Analysis & Synthesis report for Ultrasonic_instrument
Mon Oct 30 12:11:00 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top_level|key_filter:key_filter1|state
 11. State Machine - |top_level|key_filter:key_filter0|state
 12. State Machine - |top_level|CMD:CMD|state
 13. State Machine - |top_level|sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state
 14. State Machine - |top_level|state_ctrl:state_ctrl|state
 15. State Machine - |top_level|usb_stream_out:usb_stream_out|current_stream_out_state
 16. Registers Protected by Synthesis
 17. User-Specified and Inferred Latches
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component
 24. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated
 25. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p
 26. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p
 27. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram
 28. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_8d9:rdfull_reg
 29. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_brp
 30. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_bwp
 31. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 32. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14
 33. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_8d9:wrfull_reg
 34. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_brp
 35. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_bwp
 36. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 37. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17
 38. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component
 39. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated
 40. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p
 41. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p
 42. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram
 43. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_8d9:rdfull_reg
 44. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_brp
 45. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_bwp
 46. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 47. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14
 48. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_8d9:wrfull_reg
 49. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_brp
 50. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_bwp
 51. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 52. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17
 53. Source assignments for usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component
 54. Source assignments for usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated
 55. Source assignments for usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_graycounter_677:rdptr_g1p
 56. Source assignments for usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_graycounter_2lc:wrptr_g1p
 57. Source assignments for usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|altsyncram_vq41:fifo_ram
 58. Source assignments for usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|dffpipe_3dc:rdaclr
 59. Source assignments for usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|dffpipe_re9:rs_brp
 60. Source assignments for usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|dffpipe_re9:rs_bwp
 61. Source assignments for usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 62. Source assignments for usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15
 63. Source assignments for usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|dffpipe_3dc:wraclr
 64. Source assignments for usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|dffpipe_re9:ws_brp
 65. Source assignments for usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|dffpipe_re9:ws_bwp
 66. Source assignments for usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 67. Source assignments for usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe18
 68. Source assignments for DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated
 69. Source assignments for sld_signaltap:auto_signaltap_0
 70. Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component
 71. Parameter Settings for User Entity Instance: usb_stream_out:usb_stream_out
 72. Parameter Settings for User Entity Instance: sdram_control_top:sdram_control_top
 73. Parameter Settings for User Entity Instance: sdram_control_top:sdram_control_top|sdram_control:sdram_control
 74. Parameter Settings for User Entity Instance: sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init
 75. Parameter Settings for User Entity Instance: sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component
 76. Parameter Settings for User Entity Instance: sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component
 77. Parameter Settings for User Entity Instance: usb_stream_in:usb_stream_in
 78. Parameter Settings for User Entity Instance: usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component
 79. Parameter Settings for User Entity Instance: Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen
 80. Parameter Settings for User Entity Instance: UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst
 81. Parameter Settings for User Entity Instance: DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component
 82. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 83. altpll Parameter Settings by Entity Instance
 84. dcfifo Parameter Settings by Entity Instance
 85. altsyncram Parameter Settings by Entity Instance
 86. Port Connectivity Checks: "key_filter:key_filter1"
 87. Port Connectivity Checks: "key_filter:key_filter0"
 88. Port Connectivity Checks: "DDS:DDS|DDS_Module:DDS_Module"
 89. Port Connectivity Checks: "DDS:DDS"
 90. Port Connectivity Checks: "Sample_Ctrl:Sample_Ctrl"
 91. Port Connectivity Checks: "usb_stream_in:usb_stream_in|fifo:fifo"
 92. Port Connectivity Checks: "sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo"
 93. Port Connectivity Checks: "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo"
 94. Port Connectivity Checks: "sdram_control_top:sdram_control_top"
 95. Port Connectivity Checks: "usb_cmd_rx:usb_cmd_rx"
 96. Signal Tap Logic Analyzer Settings
 97. Post-Synthesis Netlist Statistics for Top Partition
 98. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 99. Elapsed Time Per Partition
100. Connections to In-System Debugging Instance "auto_signaltap_0"
101. Analysis & Synthesis Messages
102. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Oct 30 12:11:00 2023           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; Ultrasonic_instrument                           ;
; Top-level Entity Name              ; top_level                                       ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 2,910                                           ;
;     Total combinational functions  ; 1,923                                           ;
;     Dedicated logic registers      ; 2,085                                           ;
; Total registers                    ; 2085                                            ;
; Total pins                         ; 95                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 200,704                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                 ;
+------------------------------------------------------------------+--------------------+-----------------------+
; Option                                                           ; Setting            ; Default Value         ;
+------------------------------------------------------------------+--------------------+-----------------------+
; Device                                                           ; EP4CE10F17C8       ;                       ;
; Top-level entity name                                            ; top_level          ; Ultrasonic_instrument ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V             ;
; Use smart compilation                                            ; Off                ; Off                   ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                    ;
; Enable compact report table                                      ; Off                ; Off                   ;
; Restructure Multiplexers                                         ; Auto               ; Auto                  ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                   ;
; Preserve fewer node names                                        ; On                 ; On                    ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable                ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001          ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993             ;
; State Machine Processing                                         ; Auto               ; Auto                  ;
; Safe State Machine                                               ; Off                ; Off                   ;
; Extract Verilog State Machines                                   ; On                 ; On                    ;
; Extract VHDL State Machines                                      ; On                 ; On                    ;
; Ignore Verilog initial constructs                                ; Off                ; Off                   ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                  ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                   ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                    ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                    ;
; Parallel Synthesis                                               ; On                 ; On                    ;
; DSP Block Balancing                                              ; Auto               ; Auto                  ;
; NOT Gate Push-Back                                               ; On                 ; On                    ;
; Power-Up Don't Care                                              ; On                 ; On                    ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                   ;
; Remove Duplicate Registers                                       ; On                 ; On                    ;
; Ignore CARRY Buffers                                             ; Off                ; Off                   ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                   ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                   ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                   ;
; Ignore LCELL Buffers                                             ; Off                ; Off                   ;
; Ignore SOFT Buffers                                              ; On                 ; On                    ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                   ;
; Optimization Technique                                           ; Balanced           ; Balanced              ;
; Carry Chain Length                                               ; 70                 ; 70                    ;
; Auto Carry Chains                                                ; On                 ; On                    ;
; Auto Open-Drain Pins                                             ; On                 ; On                    ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                   ;
; Auto ROM Replacement                                             ; On                 ; On                    ;
; Auto RAM Replacement                                             ; On                 ; On                    ;
; Auto DSP Block Replacement                                       ; On                 ; On                    ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                  ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                  ;
; Auto Clock Enable Replacement                                    ; On                 ; On                    ;
; Strict RAM Replacement                                           ; Off                ; Off                   ;
; Allow Synchronous Control Signals                                ; On                 ; On                    ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                   ;
; Auto RAM Block Balancing                                         ; On                 ; On                    ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                   ;
; Auto Resource Sharing                                            ; Off                ; Off                   ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                   ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                   ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                   ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                    ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                   ;
; Timing-Driven Synthesis                                          ; On                 ; On                    ;
; Report Parameter Settings                                        ; On                 ; On                    ;
; Report Source Assignments                                        ; On                 ; On                    ;
; Report Connectivity Checks                                       ; On                 ; On                    ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                   ;
; Synchronization Register Chain Length                            ; 2                  ; 2                     ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation    ;
; HDL message level                                                ; Level2             ; Level2                ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                   ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                  ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                  ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                   ;
; Clock MUX Protection                                             ; On                 ; On                    ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                   ;
; Block Design Naming                                              ; Auto               ; Auto                  ;
; SDC constraint protection                                        ; Off                ; Off                   ;
; Synthesis Effort                                                 ; Auto               ; Auto                  ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                    ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                   ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium                ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                  ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                    ;
+------------------------------------------------------------------+--------------------+-----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                        ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; rtl/sdram/Sdram_Params.h                                           ; yes             ; User File                                    ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/sdram/Sdram_Params.h                                           ;             ;
; rtl/UART_Tx_Ctrl.v                                                 ; yes             ; User Verilog HDL File                        ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/UART_Tx_Ctrl.v                                                 ;             ;
; rtl/tlv5618.v                                                      ; yes             ; User Verilog HDL File                        ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/tlv5618.v                                                      ;             ;
; rtl/Sample_Ctrl.v                                                  ; yes             ; User Verilog HDL File                        ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/Sample_Ctrl.v                                                  ;             ;
; rtl/header.v                                                       ; yes             ; User Verilog HDL File                        ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/header.v                                                       ;             ;
; rtl/encode.v                                                       ; yes             ; User Verilog HDL File                        ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/encode.v                                                       ;             ;
; rtl/uart_tx/UART_Byte_Tx.v                                         ; yes             ; User Verilog HDL File                        ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/uart_tx/UART_Byte_Tx.v                                         ;             ;
; rtl/uart_tx/Tx_Bps_Gen.v                                           ; yes             ; User Verilog HDL File                        ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/uart_tx/Tx_Bps_Gen.v                                           ;             ;
; rtl/uart_rx/Uart_Byte_Rx.v                                         ; yes             ; User Verilog HDL File                        ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/uart_rx/Uart_Byte_Rx.v                                         ;             ;
; rtl/uart_rx/Rx_Bps_Gen.v                                           ; yes             ; User Verilog HDL File                        ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/uart_rx/Rx_Bps_Gen.v                                           ;             ;
; rtl/Key/key_filter.v                                               ; yes             ; User Verilog HDL File                        ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/Key/key_filter.v                                               ;             ;
; rtl/DDS/header.v                                                   ; yes             ; User Verilog HDL File                        ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/DDS/header.v                                                   ;             ;
; rtl/DDS/ddsrom.v                                                   ; yes             ; User Wizard-Generated File                   ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/DDS/ddsrom.v                                                   ;             ;
; rtl/DDS/DDS_Module.v                                               ; yes             ; User Verilog HDL File                        ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/DDS/DDS_Module.v                                               ;             ;
; rtl/DDS/DDS.v                                                      ; yes             ; User Verilog HDL File                        ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/DDS/DDS.v                                                      ;             ;
; rtl/CMD/CMD.v                                                      ; yes             ; User Verilog HDL File                        ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/CMD/CMD.v                                                      ;             ;
; rtl/acm1030/speed_ctrl.v                                           ; yes             ; User Verilog HDL File                        ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/acm1030/speed_ctrl.v                                           ;             ;
; rtl/usb/usb_stream_out.v                                           ; yes             ; User Verilog HDL File                        ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/usb/usb_stream_out.v                                           ;             ;
; rtl/usb/usb_stream_in.v                                            ; yes             ; User Verilog HDL File                        ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/usb/usb_stream_in.v                                            ;             ;
; rtl/usb/usb_cmd_rx.v                                               ; yes             ; User Verilog HDL File                        ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/usb/usb_cmd_rx.v                                               ;             ;
; rtl/usb/usb_cmd.v                                                  ; yes             ; User Verilog HDL File                        ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/usb/usb_cmd.v                                                  ;             ;
; rtl/state/state_ctrl.v                                             ; yes             ; User Verilog HDL File                        ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/state/state_ctrl.v                                             ;             ;
; rtl/sdram/sdram_init.v                                             ; yes             ; User Verilog HDL File                        ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/sdram/sdram_init.v                                             ;             ;
; rtl/sdram/sdram_control_top.v                                      ; yes             ; User Verilog HDL File                        ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/sdram/sdram_control_top.v                                      ;             ;
; rtl/sdram/sdram_control.v                                          ; yes             ; User Verilog HDL File                        ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/sdram/sdram_control.v                                          ;             ;
; rtl/acm1030/ad_10bit_to_16bit.v                                    ; yes             ; User Verilog HDL File                        ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/acm1030/ad_10bit_to_16bit.v                                    ;             ;
; ip/pll/pll.v                                                       ; yes             ; User Wizard-Generated File                   ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/ip/pll/pll.v                                                       ;             ;
; ip/fifo_rd/fifo_rd.v                                               ; yes             ; User Wizard-Generated File                   ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/ip/fifo_rd/fifo_rd.v                                               ;             ;
; ip/fifo_wr/fifo_wr.v                                               ; yes             ; User Wizard-Generated File                   ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/ip/fifo_wr/fifo_wr.v                                               ;             ;
; ip/fifo/fifo.v                                                     ; yes             ; User Wizard-Generated File                   ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/ip/fifo/fifo.v                                                     ;             ;
; rtl/ch_sel.v                                                       ; yes             ; User Verilog HDL File                        ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/ch_sel.v                                                       ;             ;
; top_level.v                                                        ; yes             ; User Verilog HDL File                        ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v                                                        ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf                                                                                        ;             ;
; aglobal180.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/aglobal180.inc                                                                                    ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                                   ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                 ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                 ;             ;
; db/pll_altpll.v                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/pll_altpll.v                                                    ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf                                                                                        ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                                   ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                   ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.inc                                                                                      ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/a_graycounter.inc                                                                                 ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/a_fefifo.inc                                                                                      ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                    ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/dffpipe.inc                                                                                       ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                 ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                                   ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                               ;             ;
; db/dcfifo_6tn1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_6tn1.tdf                                                 ;             ;
; db/a_gray2bin_6ib.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/a_gray2bin_6ib.tdf                                              ;             ;
; db/a_graycounter_577.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/a_graycounter_577.tdf                                           ;             ;
; db/a_graycounter_1lc.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/a_graycounter_1lc.tdf                                           ;             ;
; db/altsyncram_fo41.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_fo41.tdf                                             ;             ;
; db/dffpipe_8d9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dffpipe_8d9.tdf                                                 ;             ;
; db/dffpipe_oe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dffpipe_oe9.tdf                                                 ;             ;
; db/alt_synch_pipe_8pl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/alt_synch_pipe_8pl.tdf                                          ;             ;
; db/dffpipe_pe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dffpipe_pe9.tdf                                                 ;             ;
; db/alt_synch_pipe_9pl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/alt_synch_pipe_9pl.tdf                                          ;             ;
; db/dffpipe_qe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dffpipe_qe9.tdf                                                 ;             ;
; db/cmpr_n76.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/cmpr_n76.tdf                                                    ;             ;
; db/dcfifo_d4n1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_d4n1.tdf                                                 ;             ;
; db/a_gray2bin_7ib.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/a_gray2bin_7ib.tdf                                              ;             ;
; db/a_graycounter_677.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/a_graycounter_677.tdf                                           ;             ;
; db/a_graycounter_2lc.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/a_graycounter_2lc.tdf                                           ;             ;
; db/altsyncram_vq41.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_vq41.tdf                                             ;             ;
; db/dffpipe_3dc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dffpipe_3dc.tdf                                                 ;             ;
; db/dffpipe_re9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dffpipe_re9.tdf                                                 ;             ;
; db/alt_synch_pipe_apl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/alt_synch_pipe_apl.tdf                                          ;             ;
; db/dffpipe_se9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dffpipe_se9.tdf                                                 ;             ;
; db/alt_synch_pipe_bpl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/alt_synch_pipe_bpl.tdf                                          ;             ;
; db/dffpipe_te9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dffpipe_te9.tdf                                                 ;             ;
; db/cmpr_o76.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/cmpr_o76.tdf                                                    ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altrom.inc                                                                                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altram.inc                                                                                        ;             ;
; db/altsyncram_ia91.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_ia91.tdf                                             ;             ;
; sin_4k.mif                                                         ; yes             ; Auto-Found Memory Initialization File        ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/sin_4k.mif                                                         ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                 ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                            ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                               ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                  ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                                  ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/dffeea.inc                                                                                        ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                     ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                      ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                            ;             ;
; db/altsyncram_ab24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_ab24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.tdf                                                                                      ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/others/maxplus2/memmodes.inc                                                                                    ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/a_hdffe.inc                                                                                       ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                               ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.inc                                                                                    ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                       ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/muxlut.inc                                                                                        ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/bypassff.inc                                                                                      ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altshift.inc                                                                                      ;             ;
; db/mux_tsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/mux_tsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                    ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/declut.inc                                                                                        ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                   ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/cmpconst.inc                                                                                      ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                           ;             ;
; db/cntr_hgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/cntr_hgi.tdf                                                    ;             ;
; db/cmpr_sgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/cmpr_sgc.tdf                                                    ;             ;
; db/cntr_m9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/cntr_m9j.tdf                                                    ;             ;
; db/cntr_ggi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/cntr_ggi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                 ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                       ; altera_sld  ;
; db/ip/sldeca46b04/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/ip/sldeca46b04/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                  ;             ;
; uart_scope.v                                                       ; yes             ; User Verilog HDL File                        ; uart_scope.v                                                                                                                                        ;             ;
; db/ip/sldc540a22e/alt_sld_fab.v                                    ; yes             ; Encrypted Altera IP File                     ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/ip/sldc540a22e/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldc540a22e/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Altera IP File                     ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/ip/sldc540a22e/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldc540a22e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/ip/sldc540a22e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldc540a22e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Altera IP File                     ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/ip/sldc540a22e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldc540a22e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Altera IP File                     ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/ip/sldc540a22e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldc540a22e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Altera IP File                     ; F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/ip/sldc540a22e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,910                                                                      ;
;                                             ;                                                                            ;
; Total combinational functions               ; 1923                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                            ;
;     -- 4 input functions                    ; 663                                                                        ;
;     -- 3 input functions                    ; 551                                                                        ;
;     -- <=2 input functions                  ; 709                                                                        ;
;                                             ;                                                                            ;
; Logic elements by mode                      ;                                                                            ;
;     -- normal mode                          ; 1319                                                                       ;
;     -- arithmetic mode                      ; 604                                                                        ;
;                                             ;                                                                            ;
; Total registers                             ; 2085                                                                       ;
;     -- Dedicated logic registers            ; 2085                                                                       ;
;     -- I/O registers                        ; 0                                                                          ;
;                                             ;                                                                            ;
; I/O pins                                    ; 95                                                                         ;
; Total memory bits                           ; 200704                                                                     ;
;                                             ;                                                                            ;
; Embedded Multiplier 9-bit elements          ; 0                                                                          ;
;                                             ;                                                                            ;
; Total PLLs                                  ; 1                                                                          ;
;     -- PLLs                                 ; 1                                                                          ;
;                                             ;                                                                            ;
; Maximum fan-out node                        ; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 754                                                                        ;
; Total fan-out                               ; 15126                                                                      ;
; Average fan-out                             ; 3.49                                                                       ;
+---------------------------------------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top_level                                                                                                                              ; 1923 (3)            ; 2085 (0)                  ; 200704      ; 0            ; 0       ; 0         ; 95   ; 0            ; |top_level                                                                                                                                                                                                                                                                                                                                            ; top_level                         ; work         ;
;    |CMD:CMD|                                                                                                                            ; 13 (13)             ; 56 (56)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CMD:CMD                                                                                                                                                                                                                                                                                                                                    ; CMD                               ; work         ;
;    |DDS:DDS|                                                                                                                            ; 117 (41)            ; 123 (62)                  ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|DDS:DDS                                                                                                                                                                                                                                                                                                                                    ; DDS                               ; work         ;
;       |DDS_Module:DDS_Module|                                                                                                           ; 76 (76)             ; 61 (61)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|DDS:DDS|DDS_Module:DDS_Module                                                                                                                                                                                                                                                                                                              ; DDS_Module                        ; work         ;
;          |ddsrom:ddsrom|                                                                                                                ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom                                                                                                                                                                                                                                                                                                ; ddsrom                            ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ia91:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated                                                                                                                                                                                                                                 ; altsyncram_ia91                   ; work         ;
;    |UART_Byte_Tx:UART_Byte_Tx|                                                                                                          ; 54 (13)             ; 42 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART_Byte_Tx:UART_Byte_Tx                                                                                                                                                                                                                                                                                                                  ; UART_Byte_Tx                      ; work         ;
;       |Tx_Bps_Gen:Tx_Bps_Gen_inst|                                                                                                      ; 41 (41)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst                                                                                                                                                                                                                                                                                       ; Tx_Bps_Gen                        ; work         ;
;    |UART_Tx_Ctrl:UART_Tx_Ctrl|                                                                                                          ; 5 (5)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART_Tx_Ctrl:UART_Tx_Ctrl                                                                                                                                                                                                                                                                                                                  ; UART_Tx_Ctrl                      ; work         ;
;    |Uart_Byte_Rx:Uart_Byte_Rx|                                                                                                          ; 80 (52)             ; 55 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|Uart_Byte_Rx:Uart_Byte_Rx                                                                                                                                                                                                                                                                                                                  ; Uart_Byte_Rx                      ; work         ;
;       |Rx_Bps_Gen:Rx_Bps_Gen|                                                                                                           ; 28 (28)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen                                                                                                                                                                                                                                                                                            ; Rx_Bps_Gen                        ; work         ;
;    |ad_10bit_to_16bit:ad_10bit_to_16bit|                                                                                                ; 30 (30)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|ad_10bit_to_16bit:ad_10bit_to_16bit                                                                                                                                                                                                                                                                                                        ; ad_10bit_to_16bit                 ; work         ;
;    |ch_sel:ch_sel|                                                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|ch_sel:ch_sel                                                                                                                                                                                                                                                                                                                              ; ch_sel                            ; work         ;
;    |encode:encode|                                                                                                                      ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|encode:encode                                                                                                                                                                                                                                                                                                                              ; encode                            ; work         ;
;    |pll:pll|                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|pll:pll                                                                                                                                                                                                                                                                                                                                    ; pll                               ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|pll:pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                            ; altpll                            ; work         ;
;          |pll_altpll:auto_generated|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|pll:pll|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                                  ; pll_altpll                        ; work         ;
;    |sdram_control_top:sdram_control_top|                                                                                                ; 524 (53)            ; 441 (53)                  ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sdram_control_top:sdram_control_top                                                                                                                                                                                                                                                                                                        ; sdram_control_top                 ; work         ;
;       |fifo_rd:sd_rd_fifo|                                                                                                              ; 87 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo                                                                                                                                                                                                                                                                                     ; fifo_rd                           ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 87 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                             ; dcfifo                            ; work         ;
;             |dcfifo_6tn1:auto_generated|                                                                                                ; 87 (14)             ; 116 (30)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated                                                                                                                                                                                                                                  ; dcfifo_6tn1                       ; work         ;
;                |a_gray2bin_6ib:wrptr_g_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                                                                                                                                                                                                  ; a_gray2bin_6ib                    ; work         ;
;                |a_gray2bin_6ib:ws_dgrp_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                                                                                                                                                                                                  ; a_gray2bin_6ib                    ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|                                                                                            ; 22 (22)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                                                                                                                      ; a_graycounter_1lc                 ; work         ;
;                |a_graycounter_577:rdptr_g1p|                                                                                            ; 20 (20)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p                                                                                                                                                                                                      ; a_graycounter_577                 ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                                                       ; alt_synch_pipe_8pl                ; work         ;
;                   |dffpipe_pe9:dffpipe14|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14                                                                                                                                                                                 ; dffpipe_pe9                       ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                                                                                                                                       ; alt_synch_pipe_9pl                ; work         ;
;                   |dffpipe_qe9:dffpipe17|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17                                                                                                                                                                                 ; dffpipe_qe9                       ; work         ;
;                |altsyncram_fo41:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram                                                                                                                                                                                                         ; altsyncram_fo41                   ; work         ;
;                |cmpr_n76:rdempty_eq_comp|                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|cmpr_n76:rdempty_eq_comp                                                                                                                                                                                                         ; cmpr_n76                          ; work         ;
;                |cmpr_n76:wrfull_eq_comp|                                                                                                ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|cmpr_n76:wrfull_eq_comp                                                                                                                                                                                                          ; cmpr_n76                          ; work         ;
;                |dffpipe_oe9:ws_brp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                                                                               ; dffpipe_oe9                       ; work         ;
;                |dffpipe_oe9:ws_bwp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                                                                               ; dffpipe_oe9                       ; work         ;
;       |fifo_wr:sd_wr_fifo|                                                                                                              ; 83 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo                                                                                                                                                                                                                                                                                     ; fifo_wr                           ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 83 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                             ; dcfifo                            ; work         ;
;             |dcfifo_6tn1:auto_generated|                                                                                                ; 83 (15)             ; 116 (30)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated                                                                                                                                                                                                                                  ; dcfifo_6tn1                       ; work         ;
;                |a_gray2bin_6ib:rdptr_g_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                                                                                                                                                                                                  ; a_gray2bin_6ib                    ; work         ;
;                |a_gray2bin_6ib:rs_dgwp_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                                                                                                                                                                                                  ; a_gray2bin_6ib                    ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|                                                                                            ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                                                                                                                      ; a_graycounter_1lc                 ; work         ;
;                |a_graycounter_577:rdptr_g1p|                                                                                            ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p                                                                                                                                                                                                      ; a_graycounter_577                 ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                                                       ; alt_synch_pipe_8pl                ; work         ;
;                   |dffpipe_pe9:dffpipe14|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14                                                                                                                                                                                 ; dffpipe_pe9                       ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                                                                                                                                       ; alt_synch_pipe_9pl                ; work         ;
;                   |dffpipe_qe9:dffpipe17|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17                                                                                                                                                                                 ; dffpipe_qe9                       ; work         ;
;                |altsyncram_fo41:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram                                                                                                                                                                                                         ; altsyncram_fo41                   ; work         ;
;                |cmpr_n76:rdempty_eq_comp|                                                                                               ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|cmpr_n76:rdempty_eq_comp                                                                                                                                                                                                         ; cmpr_n76                          ; work         ;
;                |cmpr_n76:wrfull_eq_comp|                                                                                                ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|cmpr_n76:wrfull_eq_comp                                                                                                                                                                                                          ; cmpr_n76                          ; work         ;
;                |dffpipe_oe9:rs_brp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_brp                                                                                                                                                                                                               ; dffpipe_oe9                       ; work         ;
;                |dffpipe_oe9:rs_bwp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_bwp                                                                                                                                                                                                               ; dffpipe_oe9                       ; work         ;
;       |sdram_control:sdram_control|                                                                                                     ; 301 (263)           ; 156 (135)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sdram_control_top:sdram_control_top|sdram_control:sdram_control                                                                                                                                                                                                                                                                            ; sdram_control                     ; work         ;
;          |sdram_init:sdram_init|                                                                                                        ; 38 (38)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init                                                                                                                                                                                                                                                      ; sdram_init                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 132 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 131 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 131 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 131 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 130 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 130 (91)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 474 (2)             ; 765 (66)                  ; 135168      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 472 (0)             ; 699 (0)                   ; 135168      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 472 (88)            ; 699 (216)                 ; 135168      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 27 (0)              ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_tsc:auto_generated|                                                                                              ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                              ; mux_tsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 135168      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ab24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 135168      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ab24:auto_generated                                                                                                                                                 ; altsyncram_ab24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 93 (93)             ; 69 (69)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 79 (1)              ; 181 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 66 (0)              ; 165 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 99 (99)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 66 (0)              ; 66 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 12 (12)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 124 (11)            ; 107 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_hgi:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated                                                             ; cntr_hgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_m9j:auto_generated|                                                                                             ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                      ; cntr_m9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_ggi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                            ; cntr_ggi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 33 (33)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |speed_ctrl:speed_ctrl|                                                                                                              ; 86 (86)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|speed_ctrl:speed_ctrl                                                                                                                                                                                                                                                                                                                      ; speed_ctrl                        ; work         ;
;    |state_ctrl:state_ctrl|                                                                                                              ; 244 (244)           ; 125 (125)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|state_ctrl:state_ctrl                                                                                                                                                                                                                                                                                                                      ; state_ctrl                        ; work         ;
;    |usb_cmd:usb_cmd_inst|                                                                                                               ; 8 (8)               ; 106 (106)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|usb_cmd:usb_cmd_inst                                                                                                                                                                                                                                                                                                                       ; usb_cmd                           ; work         ;
;    |usb_cmd_rx:usb_cmd_rx|                                                                                                              ; 40 (40)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|usb_cmd_rx:usb_cmd_rx                                                                                                                                                                                                                                                                                                                      ; usb_cmd_rx                        ; work         ;
;    |usb_stream_in:usb_stream_in|                                                                                                        ; 88 (0)              ; 132 (1)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|usb_stream_in:usb_stream_in                                                                                                                                                                                                                                                                                                                ; usb_stream_in                     ; work         ;
;       |fifo:fifo|                                                                                                                       ; 88 (0)              ; 131 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|usb_stream_in:usb_stream_in|fifo:fifo                                                                                                                                                                                                                                                                                                      ; fifo                              ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 88 (0)              ; 131 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                              ; dcfifo                            ; work         ;
;             |dcfifo_d4n1:auto_generated|                                                                                                ; 88 (10)             ; 131 (33)                  ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated                                                                                                                                                                                                                                                   ; dcfifo_d4n1                       ; work         ;
;                |a_gray2bin_7ib:wrptr_g_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                                                                                                                                                                                                                   ; a_gray2bin_7ib                    ; work         ;
;                |a_gray2bin_7ib:ws_dgrp_gray2bin|                                                                                        ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                                                                                                                                                                                                                   ; a_gray2bin_7ib                    ; work         ;
;                |a_graycounter_2lc:wrptr_g1p|                                                                                            ; 21 (21)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                                                                                                                                       ; a_graycounter_2lc                 ; work         ;
;                |a_graycounter_677:rdptr_g1p|                                                                                            ; 25 (25)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                                                                                       ; a_graycounter_677                 ; work         ;
;                |alt_synch_pipe_apl:rs_dgwp|                                                                                             ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                                                                                                                                                                                        ; alt_synch_pipe_apl                ; work         ;
;                   |dffpipe_se9:dffpipe15|                                                                                               ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15                                                                                                                                                                                                  ; dffpipe_se9                       ; work         ;
;                |alt_synch_pipe_bpl:ws_dgrp|                                                                                             ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                                                                                                                                                                                        ; alt_synch_pipe_bpl                ; work         ;
;                   |dffpipe_te9:dffpipe18|                                                                                               ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe18                                                                                                                                                                                                  ; dffpipe_te9                       ; work         ;
;                |altsyncram_vq41:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|altsyncram_vq41:fifo_ram                                                                                                                                                                                                                          ; altsyncram_vq41                   ; work         ;
;                |cmpr_o76:rdempty_eq_comp|                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                                                                                                                                                          ; cmpr_o76                          ; work         ;
;                |cmpr_o76:wrfull_eq_comp|                                                                                                ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                                                                                                                                                           ; cmpr_o76                          ; work         ;
;                |dffpipe_3dc:rdaclr|                                                                                                     ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                                                                ; dffpipe_3dc                       ; work         ;
;                |dffpipe_3dc:wraclr|                                                                                                     ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                                                                ; dffpipe_3dc                       ; work         ;
;                |dffpipe_re9:ws_brp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|dffpipe_re9:ws_brp                                                                                                                                                                                                                                ; dffpipe_re9                       ; work         ;
;                |dffpipe_re9:ws_bwp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|dffpipe_re9:ws_bwp                                                                                                                                                                                                                                ; dffpipe_re9                       ; work         ;
;    |usb_stream_out:usb_stream_out|                                                                                                      ; 4 (4)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|usb_stream_out:usb_stream_out                                                                                                                                                                                                                                                                                                              ; usb_stream_out                    ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------+
; DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ALTSYNCRAM                                                                                 ; AUTO ; ROM              ; 4096         ; 10           ; --           ; --           ; 40960  ; sin_4k.mif ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None       ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ab24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 33           ; 4096         ; 33           ; 135168 ; None       ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|altsyncram_vq41:fifo_ram|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384  ; None       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                      ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                      ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                      ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                      ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                      ;
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |top_level|pll:pll                                                                                                                                                                                                                                                             ; ip/pll/pll.v         ;
; Altera ; FIFO         ; 17.1    ; N/A          ; N/A          ; |top_level|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo                                                                                                                                                                                                              ; ip/fifo_rd/fifo_rd.v ;
; Altera ; FIFO         ; 17.1    ; N/A          ; N/A          ; |top_level|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo                                                                                                                                                                                                              ; ip/fifo_wr/fifo_wr.v ;
; Altera ; FIFO         ; 17.1    ; N/A          ; N/A          ; |top_level|usb_stream_in:usb_stream_in|fifo:fifo                                                                                                                                                                                                                               ; ip/fifo/fifo.v       ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |top_level|key_filter:key_filter1|state                 ;
+---------------+---------------+------------+---------------+------------+
; Name          ; state.FILTER1 ; state.DOWN ; state.FILTER0 ; state.IDEL ;
+---------------+---------------+------------+---------------+------------+
; state.IDEL    ; 0             ; 0          ; 0             ; 0          ;
; state.FILTER0 ; 0             ; 0          ; 1             ; 1          ;
; state.DOWN    ; 0             ; 1          ; 0             ; 1          ;
; state.FILTER1 ; 1             ; 0          ; 0             ; 1          ;
+---------------+---------------+------------+---------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |top_level|key_filter:key_filter0|state                 ;
+---------------+---------------+------------+---------------+------------+
; Name          ; state.FILTER1 ; state.DOWN ; state.FILTER0 ; state.IDEL ;
+---------------+---------------+------------+---------------+------------+
; state.IDEL    ; 0             ; 0          ; 0             ; 0          ;
; state.FILTER0 ; 0             ; 0          ; 1             ; 1          ;
; state.DOWN    ; 0             ; 1          ; 0             ; 1          ;
; state.FILTER1 ; 1             ; 0          ; 0             ; 1          ;
+---------------+---------------+------------+---------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level|CMD:CMD|state                                                                                      ;
+------------------+----------------+-----------------+-----------------+-----------------+------------------+------------------+
; Name             ; state.CMD_TAIL ; state.CMD_DATAC ; state.CMD_DATAB ; state.CMD_DATAA ; state.CMD_LENGTH ; state.CMD_HEADER ;
+------------------+----------------+-----------------+-----------------+-----------------+------------------+------------------+
; state.CMD_HEADER ; 0              ; 0               ; 0               ; 0               ; 0                ; 0                ;
; state.CMD_LENGTH ; 0              ; 0               ; 0               ; 0               ; 1                ; 1                ;
; state.CMD_DATAA  ; 0              ; 0               ; 0               ; 1               ; 0                ; 1                ;
; state.CMD_DATAB  ; 0              ; 0               ; 1               ; 0               ; 0                ; 1                ;
; state.CMD_DATAC  ; 0              ; 1               ; 0               ; 0               ; 0                ; 1                ;
; state.CMD_TAIL   ; 1              ; 0               ; 0               ; 0               ; 0                ; 1                ;
+------------------+----------------+-----------------+-----------------+-----------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |top_level|sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state ;
+------------------+-----------------+------------------+-----------------+-----------------------------+
; Name             ; main_state.READ ; main_state.WRITE ; main_state.AREF ; main_state.IDLE             ;
+------------------+-----------------+------------------+-----------------+-----------------------------+
; main_state.IDLE  ; 0               ; 0                ; 0               ; 0                           ;
; main_state.AREF  ; 0               ; 0                ; 1               ; 1                           ;
; main_state.WRITE ; 0               ; 1                ; 0               ; 1                           ;
; main_state.READ  ; 1               ; 0                ; 0               ; 1                           ;
+------------------+-----------------+------------------+-----------------+-----------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level|state_ctrl:state_ctrl|state                                                                                                                  ;
+-------------------------+-------------------------+-----------------------+-----------------+---------------------+------------------+---------------------+------------+
; Name                    ; state.DATA_SEND_WORKING ; state.DATA_SEND_START ; state.RESET_USB ; state.RD_FIFO_CLEAR ; state.ADC_SAMPLE ; state.WR_FIFO_CLEAR ; state.IDLE ;
+-------------------------+-------------------------+-----------------------+-----------------+---------------------+------------------+---------------------+------------+
; state.IDLE              ; 0                       ; 0                     ; 0               ; 0                   ; 0                ; 0                   ; 0          ;
; state.WR_FIFO_CLEAR     ; 0                       ; 0                     ; 0               ; 0                   ; 0                ; 1                   ; 1          ;
; state.ADC_SAMPLE        ; 0                       ; 0                     ; 0               ; 0                   ; 1                ; 0                   ; 1          ;
; state.RD_FIFO_CLEAR     ; 0                       ; 0                     ; 0               ; 1                   ; 0                ; 0                   ; 1          ;
; state.RESET_USB         ; 0                       ; 0                     ; 1               ; 0                   ; 0                ; 0                   ; 1          ;
; state.DATA_SEND_START   ; 0                       ; 1                     ; 0               ; 0                   ; 0                ; 0                   ; 1          ;
; state.DATA_SEND_WORKING ; 1                       ; 0                     ; 0               ; 0                   ; 0                ; 0                   ; 1          ;
+-------------------------+-------------------------+-----------------------+-----------------+---------------------+------------------+---------------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level|usb_stream_out:usb_stream_out|current_stream_out_state                                                                                         ;
+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+
; Name                                     ; current_stream_out_state.stream_out_idle ; current_stream_out_state.stream_out_wait ; current_stream_out_state.stream_out_read ;
+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+
; current_stream_out_state.stream_out_wait ; 0                                        ; 0                                        ; 0                                        ;
; current_stream_out_state.stream_out_read ; 0                                        ; 1                                        ; 1                                        ;
; current_stream_out_state.stream_out_idle ; 1                                        ; 1                                        ; 0                                        ;
+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe17a[10]                 ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe17a[8]                  ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe17a[9]                  ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe17a[6]                  ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe17a[7]                  ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe17a[4]                  ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe17a[5]                  ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe17a[2]                  ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe17a[3]                  ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe17a[0]                  ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe17a[1]                  ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[8] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[9] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[6] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[7] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[4] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[5] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[2] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[3] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[0] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[1] ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe16a[10]                 ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe16a[8]                  ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe16a[9]                  ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe16a[6]                  ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe16a[7]                  ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe16a[4]                  ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe16a[5]                  ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe16a[2]                  ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe16a[3]                  ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe16a[0]                  ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe16a[1]                  ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[8] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[9] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[6] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[7] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[4] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[5] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[2] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[3] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[0] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[1] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[8] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[7] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[5] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[3] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[0] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[1] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[8] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[9] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[6] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[7] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[4] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[5] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[2] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[3] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[0] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[1] ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe18|dffe20a[10]                 ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe18|dffe20a[8]                  ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe18|dffe20a[9]                  ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe18|dffe20a[6]                  ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe18|dffe20a[7]                  ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe18|dffe20a[4]                  ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe18|dffe20a[5]                  ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe18|dffe20a[2]                  ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe18|dffe20a[3]                  ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe18|dffe20a[0]                  ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe18|dffe20a[1]                  ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[8] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[7] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[5] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[3] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[1] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[0] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[8] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[9] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[6] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[7] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[4] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[5] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[2] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[3] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[0] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[1] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[8] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[9] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[6] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[7] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[4] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[5] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[2] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[3] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[0] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[1] ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe18|dffe19a[10]                 ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe18|dffe19a[8]                  ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe18|dffe19a[9]                  ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe18|dffe19a[6]                  ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe18|dffe19a[7]                  ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe18|dffe19a[4]                  ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe18|dffe19a[5]                  ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe18|dffe19a[2]                  ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe18|dffe19a[3]                  ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe18|dffe19a[0]                  ; yes                                                              ; yes                                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe18|dffe19a[1]                  ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[9] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[8] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[7] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[6] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[5] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[4] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[3] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[2] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[1] ; yes                                                              ; yes                                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[0] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 124                                                                                                                            ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                     ;
+----------------------------------------------------+---------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal       ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------------+------------------------+
; encode:encode|position[0]                          ; encode:encode|position[7] ; yes                    ;
; encode:encode|position[1]                          ; encode:encode|position[7] ; yes                    ;
; encode:encode|position[4]                          ; encode:encode|position[7] ; yes                    ;
; encode:encode|position[3]                          ; encode:encode|position[7] ; yes                    ;
; encode:encode|position[2]                          ; encode:encode|position[7] ; yes                    ;
; encode:encode|position[5]                          ; encode:encode|position[7] ; yes                    ;
; encode:encode|position[6]                          ; encode:encode|position[7] ; yes                    ;
; encode:encode|position[7]                          ; encode:encode|position[7] ; yes                    ;
; encode:encode|state.00_145                         ; encode:encode|state.00    ; yes                    ;
; Number of user-specified and inferred latches = 9  ;                           ;                        ;
+----------------------------------------------------+---------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                           ; Reason for Removal                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|BPS_PARA[13..31]                                                                   ; Stuck at GND due to stuck port data_in                                                                     ;
; Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen|BPS_PARA[10..31]                                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Command[3]                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Saddr[3,4,6..9,11,12]                             ; Stuck at GND due to stuck port data_in                                                                     ;
; ad_10bit_to_16bit:ad_10bit_to_16bit|ad_out[12..15]                                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|dffpipe_re9:ws_bwp|dffe14a[10]                 ; Lost fanout                                                                                                ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|dffpipe_re9:ws_brp|dffe14a[10]                 ; Lost fanout                                                                                                ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_bwp|dffe13a[9] ; Lost fanout                                                                                                ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[9] ; Lost fanout                                                                                                ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[9] ; Lost fanout                                                                                                ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[9] ; Lost fanout                                                                                                ;
; UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|n_state                                                                            ; Merged with UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|BPS_EN                                    ;
; Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen|BPS_PARA[0]                                                                             ; Merged with Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen|BPS_PARA[8]                                    ;
; Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen|n_state                                                                                 ; Merged with Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen|BPS_EN                                         ;
; sdram_control_top:sdram_control_top|wr_sdram_addr[0..5]                                                                                 ; Merged with sdram_control_top:sdram_control_top|wr_sdram_addr[6]                                           ;
; sdram_control_top:sdram_control_top|rd_sdram_addr[0..5]                                                                                 ; Merged with sdram_control_top:sdram_control_top|rd_sdram_addr[6]                                           ;
; sdram_control_top:sdram_control_top|sd_caddr[0..5]                                                                                      ; Merged with sdram_control_top:sdram_control_top|sd_caddr[6]                                                ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|caddr_r[0..5]                                                           ; Merged with sdram_control_top:sdram_control_top|sdram_control:sdram_control|caddr_r[6]                     ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Saddr[1,2,5]                                      ; Merged with sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Saddr[0] ;
; Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen|BPS_PARA[9]                                                                             ; Merged with UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|BPS_PARA[12]                              ;
; Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen|BPS_PARA[8]                                                                             ; Merged with UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|BPS_PARA[11]                              ;
; sdram_control_top:sdram_control_top|wr_sdram_addr[6]                                                                                    ; Stuck at GND due to stuck port data_in                                                                     ;
; sdram_control_top:sdram_control_top|rd_sdram_addr[6]                                                                                    ; Stuck at GND due to stuck port data_in                                                                     ;
; sdram_control_top:sdram_control_top|sd_caddr[6]                                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|caddr_r[6]                                                              ; Stuck at GND due to stuck port data_in                                                                     ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Command[3]                                                              ; Stuck at GND due to stuck port data_in                                                                     ;
; usb_cmd_rx:usb_cmd_rx|start_sample                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                     ;
; start_sample_r1                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                     ;
; start_sample_r2                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                     ;
; state_ctrl:state_ctrl|state~11                                                                                                          ; Lost fanout                                                                                                ;
; state_ctrl:state_ctrl|state~12                                                                                                          ; Lost fanout                                                                                                ;
; state_ctrl:state_ctrl|state~13                                                                                                          ; Lost fanout                                                                                                ;
; state_ctrl:state_ctrl|state~14                                                                                                          ; Lost fanout                                                                                                ;
; state_ctrl:state_ctrl|state~15                                                                                                          ; Lost fanout                                                                                                ;
; key_filter:key_filter1|key_tmpa                                                                                                         ; Lost fanout                                                                                                ;
; key_filter:key_filter1|key_tmpb                                                                                                         ; Lost fanout                                                                                                ;
; key_filter:key_filter1|cnt_full                                                                                                         ; Lost fanout                                                                                                ;
; key_filter:key_filter0|key_tmpa                                                                                                         ; Lost fanout                                                                                                ;
; key_filter:key_filter0|key_tmpb                                                                                                         ; Lost fanout                                                                                                ;
; key_filter:key_filter0|cnt_full                                                                                                         ; Lost fanout                                                                                                ;
; key_filter:key_filter1|key_in_sb                                                                                                        ; Lost fanout                                                                                                ;
; key_filter:key_filter1|cnt[0..19]                                                                                                       ; Lost fanout                                                                                                ;
; key_filter:key_filter0|key_in_sb                                                                                                        ; Lost fanout                                                                                                ;
; key_filter:key_filter0|cnt[0..19]                                                                                                       ; Lost fanout                                                                                                ;
; key_filter:key_filter1|key_in_sa                                                                                                        ; Lost fanout                                                                                                ;
; key_filter:key_filter1|en_cnt                                                                                                           ; Lost fanout                                                                                                ;
; key_filter:key_filter0|key_in_sa                                                                                                        ; Lost fanout                                                                                                ;
; key_filter:key_filter0|en_cnt                                                                                                           ; Lost fanout                                                                                                ;
; key_filter:key_filter1|state.IDEL                                                                                                       ; Lost fanout                                                                                                ;
; key_filter:key_filter1|state.FILTER0                                                                                                    ; Lost fanout                                                                                                ;
; key_filter:key_filter1|state.DOWN                                                                                                       ; Lost fanout                                                                                                ;
; key_filter:key_filter1|state.FILTER1                                                                                                    ; Lost fanout                                                                                                ;
; key_filter:key_filter0|state.IDEL                                                                                                       ; Lost fanout                                                                                                ;
; key_filter:key_filter0|state.FILTER0                                                                                                    ; Lost fanout                                                                                                ;
; key_filter:key_filter0|state.DOWN                                                                                                       ; Lost fanout                                                                                                ;
; key_filter:key_filter0|state.FILTER1                                                                                                    ; Lost fanout                                                                                                ;
; usb_stream_out:usb_stream_out|current_stream_out_state.stream_out_idle                                                                  ; Lost fanout                                                                                                ;
; Total Number of Removed Registers = 166                                                                                                 ;                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------+
; Register name                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                     ;
+--------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------+
; key_filter:key_filter1|cnt_full                                                                  ; Lost Fanouts              ; key_filter:key_filter1|cnt[19], key_filter:key_filter1|cnt[18],            ;
;                                                                                                  ;                           ; key_filter:key_filter1|cnt[17], key_filter:key_filter1|cnt[16],            ;
;                                                                                                  ;                           ; key_filter:key_filter1|cnt[15], key_filter:key_filter1|cnt[14],            ;
;                                                                                                  ;                           ; key_filter:key_filter1|cnt[13], key_filter:key_filter1|cnt[12],            ;
;                                                                                                  ;                           ; key_filter:key_filter1|cnt[11], key_filter:key_filter1|en_cnt,             ;
;                                                                                                  ;                           ; key_filter:key_filter1|state.IDEL, key_filter:key_filter1|state.FILTER0,   ;
;                                                                                                  ;                           ; key_filter:key_filter1|state.DOWN, key_filter:key_filter1|state.FILTER1    ;
; key_filter:key_filter0|cnt_full                                                                  ; Lost Fanouts              ; key_filter:key_filter0|cnt[19], key_filter:key_filter0|cnt[18],            ;
;                                                                                                  ;                           ; key_filter:key_filter0|cnt[17], key_filter:key_filter0|cnt[16],            ;
;                                                                                                  ;                           ; key_filter:key_filter0|cnt[15], key_filter:key_filter0|cnt[14],            ;
;                                                                                                  ;                           ; key_filter:key_filter0|cnt[13], key_filter:key_filter0|cnt[12],            ;
;                                                                                                  ;                           ; key_filter:key_filter0|cnt[11], key_filter:key_filter0|en_cnt,             ;
;                                                                                                  ;                           ; key_filter:key_filter0|state.IDEL, key_filter:key_filter0|state.FILTER0,   ;
;                                                                                                  ;                           ; key_filter:key_filter0|state.DOWN, key_filter:key_filter0|state.FILTER1    ;
; sdram_control_top:sdram_control_top|wr_sdram_addr[6]                                             ; Stuck at GND              ; sdram_control_top:sdram_control_top|sd_caddr[6],                           ;
;                                                                                                  ; due to stuck port data_in ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|caddr_r[6] ;
; usb_cmd_rx:usb_cmd_rx|start_sample                                                               ; Stuck at VCC              ; start_sample_r1, start_sample_r2                                           ;
;                                                                                                  ; due to stuck port data_in ;                                                                            ;
; key_filter:key_filter1|key_tmpa                                                                  ; Lost Fanouts              ; key_filter:key_filter1|key_in_sb, key_filter:key_filter1|key_in_sa         ;
; key_filter:key_filter0|key_tmpa                                                                  ; Lost Fanouts              ; key_filter:key_filter0|key_in_sb, key_filter:key_filter0|key_in_sa         ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Command[3] ; Stuck at GND              ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Command[3] ;
;                                                                                                  ; due to stuck port data_in ;                                                                            ;
+--------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2085  ;
; Number of registers using Synchronous Clear  ; 360   ;
; Number of registers using Synchronous Load   ; 101   ;
; Number of registers using Asynchronous Clear ; 1412  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 914   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; UART_Byte_Tx:UART_Byte_Tx|Rs232_Tx                                                                                                                                                                                                                                                                                              ; 1       ;
; state_ctrl:state_ctrl|fx2_clear                                                                                                                                                                                                                                                                                                 ; 2       ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Command[0]                                                                                                                                                                                                                                ; 1       ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF                                                                                                                                                                                                                                                              ; 13      ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Command[1]                                                                                                                                                                                                                                ; 1       ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Command[2]                                                                                                                                                                                                                                ; 1       ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                                                                                                                                 ; 8       ;
; usb_cmd_rx:usb_cmd_rx|set_sample_num[14]                                                                                                                                                                                                                                                                                        ; 2       ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                                                                                                                                                                                ; 7       ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                                                                                                                                                                    ; 5       ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                                                                                                                                                                                   ; 4       ;
; DDS:DDS|reg_Fword_H[1]                                                                                                                                                                                                                                                                                                          ; 1       ;
; DDS:DDS|reg_Fword_H[0]                                                                                                                                                                                                                                                                                                          ; 1       ;
; DDS:DDS|reg_Fword_L[12]                                                                                                                                                                                                                                                                                                         ; 1       ;
; DDS:DDS|reg_Fword_L[9]                                                                                                                                                                                                                                                                                                          ; 1       ;
; DDS:DDS|reg_Fword_L[7]                                                                                                                                                                                                                                                                                                          ; 1       ;
; DDS:DDS|reg_Fword_L[5]                                                                                                                                                                                                                                                                                                          ; 1       ;
; DDS:DDS|reg_Fword_L[4]                                                                                                                                                                                                                                                                                                          ; 1       ;
; DDS:DDS|reg_Fword_H[7]                                                                                                                                                                                                                                                                                                          ; 1       ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                                                                                                                                                                                ; 7       ;
; UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|BPS_PARA[0]                                                                                                                                                                                                                                                                ; 1       ;
; UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|BPS_PARA[1]                                                                                                                                                                                                                                                                ; 1       ;
; UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|BPS_PARA[2]                                                                                                                                                                                                                                                                ; 1       ;
; UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|BPS_PARA[4]                                                                                                                                                                                                                                                                ; 1       ;
; UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|BPS_PARA[6]                                                                                                                                                                                                                                                                ; 1       ;
; UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|BPS_PARA[10]                                                                                                                                                                                                                                                               ; 1       ;
; UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|BPS_PARA[12]                                                                                                                                                                                                                                                               ; 2       ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                                                                                                                                                                                ; 6       ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                                                                                 ; 6       ;
; ch_sel:ch_sel|ch_sel[0]                                                                                                                                                                                                                                                                                                         ; 12      ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                                                                                                                                                                                   ; 4       ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                                                                                                                                                                                ; 7       ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                                                                                                                                                                                   ; 4       ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                                                                                                                                                                    ; 4       ;
; UART_Tx_Ctrl:UART_Tx_Ctrl|En_Tx                                                                                                                                                                                                                                                                                                 ; 2       ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                                                                                                                                                                                   ; 5       ;
; Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen|BPS_PARA[6]                                                                                                                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 52                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_level|sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[18]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top_level|state_ctrl:state_ctrl|wrfifo_clr_cnt[4]                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top_level|state_ctrl:state_ctrl|rdfifo_clr_cnt[0]                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_cnt[4]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[0]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[12]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top_level|Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen|Count[2]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |top_level|UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|Count[7]                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_level|ad_10bit_to_16bit:ad_10bit_to_16bit|ad_out[1]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |top_level|sdram_control_top:sdram_control_top|sd_raddr[2]                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_level|speed_ctrl:speed_ctrl|div_cnt[22]                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|DDS:DDS|uart_Sample_Cnt[10]                                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_level|ad_10bit_to_16bit:ad_10bit_to_16bit|ad_out[2]                                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |top_level|sdram_control_top:sdram_control_top|sdram_control:sdram_control|Ba[1]                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top_level|sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[12]                                                                                                                                                                                                                                                                                   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level|sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[5]                                                                                                                                                                                                                                                                                    ;
; 128:1              ; 2 bits    ; 170 LEs       ; 2 LEs                ; 168 LEs                ; Yes        ; |top_level|Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[7][1]                                                                                                                                                                                                                                                                                                                 ;
; 128:1              ; 2 bits    ; 170 LEs       ; 2 LEs                ; 168 LEs                ; Yes        ; |top_level|Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[6][0]                                                                                                                                                                                                                                                                                                                 ;
; 128:1              ; 2 bits    ; 170 LEs       ; 2 LEs                ; 168 LEs                ; Yes        ; |top_level|Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[5][1]                                                                                                                                                                                                                                                                                                                 ;
; 128:1              ; 2 bits    ; 170 LEs       ; 2 LEs                ; 168 LEs                ; Yes        ; |top_level|Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[4][1]                                                                                                                                                                                                                                                                                                                 ;
; 128:1              ; 2 bits    ; 170 LEs       ; 2 LEs                ; 168 LEs                ; Yes        ; |top_level|Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[3][1]                                                                                                                                                                                                                                                                                                                 ;
; 128:1              ; 2 bits    ; 170 LEs       ; 2 LEs                ; 168 LEs                ; Yes        ; |top_level|Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[2][0]                                                                                                                                                                                                                                                                                                                 ;
; 128:1              ; 2 bits    ; 170 LEs       ; 2 LEs                ; 168 LEs                ; Yes        ; |top_level|Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[1][0]                                                                                                                                                                                                                                                                                                                 ;
; 128:1              ; 2 bits    ; 170 LEs       ; 2 LEs                ; 168 LEs                ; Yes        ; |top_level|Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[0][1]                                                                                                                                                                                                                                                                                                                 ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_level|sdram_control_top:sdram_control_top|sdram_control:sdram_control|Command[0]                                                                                                                                                                                                                                                                               ;
; 256:1              ; 8 bits    ; 1360 LEs      ; 8 LEs                ; 1352 LEs               ; Yes        ; |top_level|usb_cmd_rx:usb_cmd_rx|set_sample_num[29]                                                                                                                                                                                                                                                                                                                 ;
; 130:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |top_level|usb_cmd_rx:usb_cmd_rx|set_sample_num[23]                                                                                                                                                                                                                                                                                                                 ;
; 130:1              ; 15 bits   ; 1290 LEs      ; 15 LEs               ; 1275 LEs               ; Yes        ; |top_level|usb_cmd_rx:usb_cmd_rx|set_sample_num[6]                                                                                                                                                                                                                                                                                                                  ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |top_level|sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[8]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 52 LEs               ; 36 LEs                 ; Yes        ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                        ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                         ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                   ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_8d9:rdfull_reg ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                        ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                         ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                   ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_8d9:rdfull_reg ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------+
; Assignment                      ; Value ; From ; To                                  ;
+---------------------------------+-------+------+-------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                   ;
+---------------------------------+-------+------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                       ;
+---------------------------------------+-------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                  ;
+---------------------------------------+-------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|altsyncram_vq41:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|dffpipe_re9:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|dffpipe_re9:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|dffpipe_re9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|dffpipe_re9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe18 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer       ;
; CLK1_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                     ; Signed Integer       ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; -4167                 ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_USED             ; Untyped              ;
; PORT_CLK2                     ; PORT_USED             ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usb_stream_out:usb_stream_out ;
+-----------------+-------+--------------------------------------------------+
; Parameter Name  ; Value ; Type                                             ;
+-----------------+-------+--------------------------------------------------+
; stream_out_idle ; 00    ; Unsigned Binary                                  ;
; stream_out_read ; 01    ; Unsigned Binary                                  ;
; stream_out_wait ; 10    ; Unsigned Binary                                  ;
+-----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control_top:sdram_control_top ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; C_NOP          ; 0111  ; Unsigned Binary                                         ;
; C_PRE          ; 0010  ; Unsigned Binary                                         ;
; C_AREF         ; 0001  ; Unsigned Binary                                         ;
; C_MSET         ; 0000  ; Unsigned Binary                                         ;
; C_ACT          ; 0011  ; Unsigned Binary                                         ;
; C_RD           ; 0101  ; Unsigned Binary                                         ;
; C_WR           ; 0100  ; Unsigned Binary                                         ;
; C_B_TER        ; 0110  ; Unsigned Binary                                         ;
; INIT_PRE       ; 20000 ; Signed Integer                                          ;
; REF_PRE        ; 3     ; Signed Integer                                          ;
; REF_REF        ; 10    ; Signed Integer                                          ;
; AUTO_REF       ; 781   ; Signed Integer                                          ;
; LMR_ACT        ; 2     ; Signed Integer                                          ;
; WR_PRE         ; 2     ; Signed Integer                                          ;
; SC_RCD         ; 3     ; Signed Integer                                          ;
; SC_CL          ; 2     ; Signed Integer                                          ;
; SC_BL          ; 128   ; Signed Integer                                          ;
; OP_CODE        ; 0     ; Unsigned Binary                                         ;
; SDR_BL         ; 111   ; Unsigned Binary                                         ;
; SDR_BT         ; 0     ; Unsigned Binary                                         ;
; SDR_CL         ; 010   ; Unsigned Binary                                         ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control_top:sdram_control_top|sdram_control:sdram_control ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; C_NOP          ; 0111  ; Unsigned Binary                                                                     ;
; C_PRE          ; 0010  ; Unsigned Binary                                                                     ;
; C_AREF         ; 0001  ; Unsigned Binary                                                                     ;
; C_MSET         ; 0000  ; Unsigned Binary                                                                     ;
; C_ACT          ; 0011  ; Unsigned Binary                                                                     ;
; C_RD           ; 0101  ; Unsigned Binary                                                                     ;
; C_WR           ; 0100  ; Unsigned Binary                                                                     ;
; C_B_TER        ; 0110  ; Unsigned Binary                                                                     ;
; INIT_PRE       ; 20000 ; Signed Integer                                                                      ;
; REF_PRE        ; 3     ; Signed Integer                                                                      ;
; REF_REF        ; 10    ; Signed Integer                                                                      ;
; AUTO_REF       ; 781   ; Signed Integer                                                                      ;
; LMR_ACT        ; 2     ; Signed Integer                                                                      ;
; WR_PRE         ; 2     ; Signed Integer                                                                      ;
; SC_RCD         ; 3     ; Signed Integer                                                                      ;
; SC_CL          ; 2     ; Signed Integer                                                                      ;
; SC_BL          ; 128   ; Signed Integer                                                                      ;
; OP_CODE        ; 0     ; Unsigned Binary                                                                     ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                     ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                     ;
; SDR_CL         ; 010   ; Unsigned Binary                                                                     ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; C_NOP          ; 0111  ; Unsigned Binary                                                                                           ;
; C_PRE          ; 0010  ; Unsigned Binary                                                                                           ;
; C_AREF         ; 0001  ; Unsigned Binary                                                                                           ;
; C_MSET         ; 0000  ; Unsigned Binary                                                                                           ;
; C_ACT          ; 0011  ; Unsigned Binary                                                                                           ;
; C_RD           ; 0101  ; Unsigned Binary                                                                                           ;
; C_WR           ; 0100  ; Unsigned Binary                                                                                           ;
; C_B_TER        ; 0110  ; Unsigned Binary                                                                                           ;
; INIT_PRE       ; 20000 ; Signed Integer                                                                                            ;
; REF_PRE        ; 3     ; Signed Integer                                                                                            ;
; REF_REF        ; 10    ; Signed Integer                                                                                            ;
; AUTO_REF       ; 781   ; Signed Integer                                                                                            ;
; LMR_ACT        ; 2     ; Signed Integer                                                                                            ;
; WR_PRE         ; 2     ; Signed Integer                                                                                            ;
; SC_RCD         ; 3     ; Signed Integer                                                                                            ;
; SC_CL          ; 2     ; Signed Integer                                                                                            ;
; SC_BL          ; 128   ; Signed Integer                                                                                            ;
; OP_CODE        ; 0     ; Unsigned Binary                                                                                           ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                                           ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                                           ;
; SDR_CL         ; 010   ; Unsigned Binary                                                                                           ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                               ;
+-------------------------+--------------+------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                     ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                     ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                     ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                     ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                            ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                            ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                            ;
; USE_EAB                 ; ON           ; Untyped                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                            ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                            ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                            ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                            ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                     ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                            ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                            ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                            ;
; ADD_USEDW_MSB_BIT       ; ON           ; Untyped                                                                            ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                            ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                            ;
; CBXI_PARAMETER          ; dcfifo_6tn1  ; Untyped                                                                            ;
+-------------------------+--------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                               ;
+-------------------------+--------------+------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                     ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                     ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                     ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                     ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                            ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                            ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                            ;
; USE_EAB                 ; ON           ; Untyped                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                            ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                            ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                            ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                            ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                     ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                            ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                            ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                            ;
; ADD_USEDW_MSB_BIT       ; ON           ; Untyped                                                                            ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                            ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                            ;
; CBXI_PARAMETER          ; dcfifo_6tn1  ; Untyped                                                                            ;
+-------------------------+--------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usb_stream_in:usb_stream_in ;
+-----------------+-------+------------------------------------------------+
; Parameter Name  ; Value ; Type                                           ;
+-----------------+-------+------------------------------------------------+
; stream_in_idle  ; 0     ; Unsigned Binary                                ;
; stream_in_write ; 1     ; Unsigned Binary                                ;
+-----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                              ;
+-------------------------+--------------+-------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                           ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                    ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                    ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                    ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                    ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                           ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                           ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                           ;
; USE_EAB                 ; ON           ; Untyped                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                           ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                           ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                           ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                           ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                    ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                    ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                           ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                           ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                           ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                           ;
; WRITE_ACLR_SYNCH        ; ON           ; Untyped                                                           ;
; READ_ACLR_SYNCH         ; ON           ; Untyped                                                           ;
; CBXI_PARAMETER          ; dcfifo_d4n1  ; Untyped                                                           ;
+-------------------------+--------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen ;
+----------------+----------+------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                             ;
+----------------+----------+------------------------------------------------------------------+
; system_clk     ; 50000000 ; Signed Integer                                                   ;
+----------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst ;
+----------------+----------+-----------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                  ;
+----------------+----------+-----------------------------------------------------------------------+
; system_clk     ; 50000000 ; Signed Integer                                                        ;
+----------------+----------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                      ;
; WIDTH_A                            ; 10                   ; Signed Integer                                               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; sin_4k.mif           ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_ia91      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                  ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                         ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                 ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                     ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                               ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                             ; Signed Integer ;
; sld_data_bits                                   ; 33                                                                                                                            ; Untyped        ;
; sld_trigger_bits                                ; 33                                                                                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                         ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                         ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                             ; Untyped        ;
; sld_sample_depth                                ; 4096                                                                                                                          ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                          ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                          ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                             ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                             ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                             ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                          ; String         ;
; sld_inversion_mask_length                       ; 125                                                                                                                           ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                           ; Untyped        ;
; sld_storage_qualifier_bits                      ; 33                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                             ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                             ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                             ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; pll:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                ;
+----------------------------+--------------------------------------------------------------------------------+
; Name                       ; Value                                                                          ;
+----------------------------+--------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                              ;
; Entity Instance            ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                     ;
;     -- LPM_WIDTH           ; 16                                                                             ;
;     -- LPM_NUMWORDS        ; 512                                                                            ;
;     -- LPM_SHOWAHEAD       ; ON                                                                             ;
;     -- USE_EAB             ; ON                                                                             ;
; Entity Instance            ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                     ;
;     -- LPM_WIDTH           ; 16                                                                             ;
;     -- LPM_NUMWORDS        ; 512                                                                            ;
;     -- LPM_SHOWAHEAD       ; ON                                                                             ;
;     -- USE_EAB             ; ON                                                                             ;
; Entity Instance            ; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component                  ;
;     -- FIFO Type           ; Dual Clock                                                                     ;
;     -- LPM_WIDTH           ; 16                                                                             ;
;     -- LPM_NUMWORDS        ; 1024                                                                           ;
;     -- LPM_SHOWAHEAD       ; ON                                                                             ;
;     -- USE_EAB             ; ON                                                                             ;
+----------------------------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                        ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Name                                      ; Value                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                           ;
; Entity Instance                           ; DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                         ;
;     -- WIDTH_A                            ; 10                                                                          ;
;     -- NUMWORDS_A                         ; 4096                                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                      ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "key_filter:key_filter1"                                                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; key_flag  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; key_state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "key_filter:key_filter0"                                                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; key_flag  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; key_state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "DDS:DDS|DDS_Module:DDS_Module" ;
+--------+--------+----------+------------------------------+
; Port   ; Type   ; Severity ; Details                      ;
+--------+--------+----------+------------------------------+
; DA_Clk ; Output ; Info     ; Explicitly unconnected       ;
+--------+--------+----------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DDS:DDS"                                                                                      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; DDS_Data[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; DDS_Flag       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sample_Ctrl:Sample_Ctrl"                                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; ADC_En ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "usb_stream_in:usb_stream_in|fifo:fifo"                                                                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdfull  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; rdusedw ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; wrempty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; wrfull  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo"                                                                              ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                     ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; rdusedw       ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "rdusedw[9..9]" have no fanouts ;
; wrfull        ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; wrusedw       ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "wrusedw[9..9]" have no fanouts ;
; wrusedw[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo"                                                                        ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "rdusedw[9..9]" have no fanouts ;
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "wrusedw[9..9]" have no fanouts ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_control_top:sdram_control_top"                                                                                                                                                             ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Wr_addr            ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Wr_addr[23..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Wr_max_addr        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Wr_max_addr[23..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; Wr_use             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; Rd_addr            ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Rd_addr[23..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Rd_max_addr        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Rd_max_addr[23..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; Rd_use             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "usb_cmd_rx:usb_cmd_rx"       ;
+------------+--------+----------+------------------------+
; Port       ; Type   ; Severity ; Details                ;
+------------+--------+----------+------------------------+
; adc_ch_sel ; Output ; Info     ; Explicitly unconnected ;
+------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 33                  ; 33               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 95                          ;
; cycloneiii_ff         ; 1229                        ;
;     CLR               ; 412                         ;
;     CLR SCLR          ; 267                         ;
;     CLR SLD           ; 27                          ;
;     ENA               ; 78                          ;
;     ENA CLR           ; 365                         ;
;     ENA CLR SCLR      ; 35                          ;
;     ENA SLD           ; 4                           ;
;     SCLR              ; 10                          ;
;     plain             ; 31                          ;
; cycloneiii_io_obuf    ; 32                          ;
; cycloneiii_lcell_comb ; 1323                        ;
;     arith             ; 508                         ;
;         2 data inputs ; 341                         ;
;         3 data inputs ; 167                         ;
;     normal            ; 815                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 47                          ;
;         2 data inputs ; 151                         ;
;         3 data inputs ; 203                         ;
;         4 data inputs ; 412                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 56                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 2.93                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 107                                      ;
; cycloneiii_ff         ; 91                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 33                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 132                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 124                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 25                                       ;
;         3 data inputs ; 36                                       ;
;         4 data inputs ; 56                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.89                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:02     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                      ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                 ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; ADC_DOUT[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DOUT[0]                                                                                                       ; N/A     ;
; ADC_DOUT[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DOUT[0]                                                                                                       ; N/A     ;
; ADC_DOUT[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DOUT[1]                                                                                                       ; N/A     ;
; ADC_DOUT[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DOUT[1]                                                                                                       ; N/A     ;
; ADC_DOUT[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DOUT[2]                                                                                                       ; N/A     ;
; ADC_DOUT[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DOUT[2]                                                                                                       ; N/A     ;
; ADC_DOUT[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DOUT[3]                                                                                                       ; N/A     ;
; ADC_DOUT[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DOUT[3]                                                                                                       ; N/A     ;
; ADC_DOUT[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DOUT[4]                                                                                                       ; N/A     ;
; ADC_DOUT[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DOUT[4]                                                                                                       ; N/A     ;
; ADC_DOUT[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DOUT[5]                                                                                                       ; N/A     ;
; ADC_DOUT[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DOUT[5]                                                                                                       ; N/A     ;
; ADC_DOUT[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DOUT[6]                                                                                                       ; N/A     ;
; ADC_DOUT[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DOUT[6]                                                                                                       ; N/A     ;
; ADC_DOUT[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DOUT[7]                                                                                                       ; N/A     ;
; ADC_DOUT[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DOUT[7]                                                                                                       ; N/A     ;
; Clk                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Clk                                                                                                               ; N/A     ;
; DAC_DIN[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|q_a[2] ; N/A     ;
; DAC_DIN[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|q_a[2] ; N/A     ;
; DAC_DIN[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|q_a[3] ; N/A     ;
; DAC_DIN[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|q_a[3] ; N/A     ;
; DAC_DIN[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|q_a[4] ; N/A     ;
; DAC_DIN[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|q_a[4] ; N/A     ;
; DAC_DIN[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|q_a[5] ; N/A     ;
; DAC_DIN[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|q_a[5] ; N/A     ;
; DAC_DIN[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|q_a[6] ; N/A     ;
; DAC_DIN[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|q_a[6] ; N/A     ;
; DAC_DIN[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|q_a[7] ; N/A     ;
; DAC_DIN[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|q_a[7] ; N/A     ;
; DAC_DIN[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|q_a[8] ; N/A     ;
; DAC_DIN[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|q_a[8] ; N/A     ;
; DAC_DIN[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|q_a[9] ; N/A     ;
; DAC_DIN[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|q_a[9] ; N/A     ;
; fx2_fdata[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fx2_fdata[0]                                                                                                      ; N/A     ;
; fx2_fdata[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fx2_fdata[0]                                                                                                      ; N/A     ;
; fx2_fdata[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fx2_fdata[10]                                                                                                     ; N/A     ;
; fx2_fdata[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fx2_fdata[10]                                                                                                     ; N/A     ;
; fx2_fdata[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fx2_fdata[11]                                                                                                     ; N/A     ;
; fx2_fdata[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fx2_fdata[11]                                                                                                     ; N/A     ;
; fx2_fdata[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fx2_fdata[12]                                                                                                     ; N/A     ;
; fx2_fdata[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fx2_fdata[12]                                                                                                     ; N/A     ;
; fx2_fdata[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fx2_fdata[13]                                                                                                     ; N/A     ;
; fx2_fdata[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fx2_fdata[13]                                                                                                     ; N/A     ;
; fx2_fdata[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fx2_fdata[14]                                                                                                     ; N/A     ;
; fx2_fdata[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fx2_fdata[14]                                                                                                     ; N/A     ;
; fx2_fdata[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fx2_fdata[15]                                                                                                     ; N/A     ;
; fx2_fdata[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fx2_fdata[15]                                                                                                     ; N/A     ;
; fx2_fdata[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fx2_fdata[1]                                                                                                      ; N/A     ;
; fx2_fdata[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fx2_fdata[1]                                                                                                      ; N/A     ;
; fx2_fdata[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fx2_fdata[2]                                                                                                      ; N/A     ;
; fx2_fdata[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fx2_fdata[2]                                                                                                      ; N/A     ;
; fx2_fdata[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fx2_fdata[3]                                                                                                      ; N/A     ;
; fx2_fdata[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fx2_fdata[3]                                                                                                      ; N/A     ;
; fx2_fdata[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fx2_fdata[4]                                                                                                      ; N/A     ;
; fx2_fdata[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fx2_fdata[4]                                                                                                      ; N/A     ;
; fx2_fdata[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fx2_fdata[5]                                                                                                      ; N/A     ;
; fx2_fdata[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fx2_fdata[5]                                                                                                      ; N/A     ;
; fx2_fdata[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fx2_fdata[6]                                                                                                      ; N/A     ;
; fx2_fdata[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fx2_fdata[6]                                                                                                      ; N/A     ;
; fx2_fdata[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fx2_fdata[7]                                                                                                      ; N/A     ;
; fx2_fdata[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fx2_fdata[7]                                                                                                      ; N/A     ;
; fx2_fdata[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fx2_fdata[8]                                                                                                      ; N/A     ;
; fx2_fdata[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fx2_fdata[8]                                                                                                      ; N/A     ;
; fx2_fdata[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fx2_fdata[9]                                                                                                      ; N/A     ;
; fx2_fdata[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fx2_fdata[9]                                                                                                      ; N/A     ;
; led_out              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                              ; N/A     ;
; led_out              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Mon Oct 30 12:10:26 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Ultrasonic_instrument -c Ultrasonic_instrument
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/uart_tx_ctrl.v
    Info (12023): Found entity 1: UART_Tx_Ctrl File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/UART_Tx_Ctrl.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file rtl/tlv5618.v
    Info (12023): Found entity 1: tlv5618 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/tlv5618.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sample_ctrl.v
    Info (12023): Found entity 1: Sample_Ctrl File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/Sample_Ctrl.v Line: 18
Info (12021): Found 0 design units, including 0 entities, in source file rtl/header.v
Info (12021): Found 1 design units, including 1 entities, in source file rtl/encode_ctrl.v
    Info (12023): Found entity 1: encode_Ctrl File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/encode_Ctrl.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/encode.v
    Info (12023): Found entity 1: encode File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/encode.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/adc128s022.v
    Info (12023): Found entity 1: adc128s022 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/adc128s022.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/uart_tx/uart_byte_tx.v
    Info (12023): Found entity 1: UART_Byte_Tx File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/uart_tx/UART_Byte_Tx.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file rtl/uart_tx/tx_bps_gen.v
    Info (12023): Found entity 1: Tx_Bps_Gen File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/uart_tx/Tx_Bps_Gen.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file rtl/uart_rx/uart_byte_rx.v
    Info (12023): Found entity 1: Uart_Byte_Rx File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/uart_rx/Uart_Byte_Rx.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file rtl/uart_rx/rx_bps_gen.v
    Info (12023): Found entity 1: Rx_Bps_Gen File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/uart_rx/Rx_Bps_Gen.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file rtl/key/key_filter.v
    Info (12023): Found entity 1: key_filter File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/Key/key_filter.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file rtl/dds/header.v
Info (12021): Found 1 design units, including 1 entities, in source file rtl/dds/ddsrom.v
    Info (12023): Found entity 1: ddsrom File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/DDS/ddsrom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/dds/dds_module.v
    Info (12023): Found entity 1: DDS_Module File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/DDS/DDS_Module.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file rtl/dds/dds.v
    Info (12023): Found entity 1: DDS File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/DDS/DDS.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cmd/cmd.v
    Info (12023): Found entity 1: CMD File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/CMD/CMD.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/acm1030/speed_ctrl.v
    Info (12023): Found entity 1: speed_ctrl File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/acm1030/speed_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/usb/usb_stream_out.v
    Info (12023): Found entity 1: usb_stream_out File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/usb/usb_stream_out.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file rtl/usb/usb_stream_in.v
    Info (12023): Found entity 1: usb_stream_in File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/usb/usb_stream_in.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file rtl/usb/usb_cmd_rx.v
    Info (12023): Found entity 1: usb_cmd_rx File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/usb/usb_cmd_rx.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file rtl/usb/usb_cmd.v
    Info (12023): Found entity 1: usb_cmd File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/usb/usb_cmd.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file rtl/state/state_ctrl.v
    Info (12023): Found entity 1: state_ctrl File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/state/state_ctrl.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram/sdram_init.v
    Info (12023): Found entity 1: sdram_init File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/sdram/sdram_init.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram/sdram_control_top.v
    Info (12023): Found entity 1: sdram_control_top File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/sdram/sdram_control_top.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram/sdram_control.v
    Info (12023): Found entity 1: sdram_control File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/sdram/sdram_control.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/acm1030/ad_10bit_to_16bit.v
    Info (12023): Found entity 1: ad_10bit_to_16bit File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/acm1030/ad_10bit_to_16bit.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ip/pll/pll.v
    Info (12023): Found entity 1: pll File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/ip/pll/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip/fifo_rd/fifo_rd.v
    Info (12023): Found entity 1: fifo_rd File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/ip/fifo_rd/fifo_rd.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip/fifo_wr/fifo_wr.v
    Info (12023): Found entity 1: fifo_wr File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/ip/fifo_wr/fifo_wr.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip/fifo/fifo.v
    Info (12023): Found entity 1: fifo File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/ip/fifo/fifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ch_sel.v
    Info (12023): Found entity 1: ch_sel File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/ch_sel.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top_level.v
    Info (12023): Found entity 1: top_level File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 6
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 241
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll|altpll:altpll_component" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/ip/pll/pll.v Line: 102
Info (12130): Elaborated megafunction instantiation "pll:pll|altpll:altpll_component" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/ip/pll/pll.v Line: 102
Info (12133): Instantiated megafunction "pll:pll|altpll:altpll_component" with the following parameter: File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/ip/pll/pll.v Line: 102
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-4167"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll|altpll:altpll_component|pll_altpll:auto_generated" File: d:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "usb_stream_out" for hierarchy "usb_stream_out:usb_stream_out" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 268
Info (12128): Elaborating entity "usb_cmd" for hierarchy "usb_cmd:usb_cmd_inst" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 280
Info (12128): Elaborating entity "usb_cmd_rx" for hierarchy "usb_cmd_rx:usb_cmd_rx" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 292
Info (12128): Elaborating entity "speed_ctrl" for hierarchy "speed_ctrl:speed_ctrl" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 307
Info (12128): Elaborating entity "ad_10bit_to_16bit" for hierarchy "ad_10bit_to_16bit:ad_10bit_to_16bit" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 320
Info (12128): Elaborating entity "state_ctrl" for hierarchy "state_ctrl:state_ctrl" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 346
Info (12128): Elaborating entity "sdram_control_top" for hierarchy "sdram_control_top:sdram_control_top" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 382
Warning (10230): Verilog HDL assignment warning at sdram_control_top.v(171): truncated value with size 32 to match size of target (24) File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/sdram/sdram_control_top.v Line: 171
Warning (10230): Verilog HDL assignment warning at sdram_control_top.v(188): truncated value with size 32 to match size of target (24) File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/sdram/sdram_control_top.v Line: 188
Info (12128): Elaborating entity "sdram_control" for hierarchy "sdram_control_top:sdram_control_top|sdram_control:sdram_control" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/sdram/sdram_control_top.v Line: 128
Info (10264): Verilog HDL Case Statement information at sdram_control.v(618): all case item expressions in this case statement are onehot File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/sdram/sdram_control.v Line: 618
Info (10264): Verilog HDL Case Statement information at sdram_control.v(650): all case item expressions in this case statement are onehot File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/sdram/sdram_control.v Line: 650
Info (10264): Verilog HDL Case Statement information at sdram_control.v(684): all case item expressions in this case statement are onehot File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/sdram/sdram_control.v Line: 684
Info (12128): Elaborating entity "sdram_init" for hierarchy "sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/sdram/sdram_control.v Line: 123
Warning (10230): Verilog HDL assignment warning at sdram_init.v(41): truncated value with size 32 to match size of target (16) File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/sdram/sdram_init.v Line: 41
Info (12128): Elaborating entity "fifo_wr" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/sdram/sdram_control_top.v Line: 143
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/ip/fifo_wr/fifo_wr.v Line: 96
Info (12130): Elaborated megafunction instantiation "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/ip/fifo_wr/fifo_wr.v Line: 96
Info (12133): Instantiated megafunction "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component" with the following parameter: File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/ip/fifo_wr/fifo_wr.v Line: 96
    Info (12134): Parameter "add_usedw_msb_bit" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_6tn1.tdf
    Info (12023): Found entity 1: dcfifo_6tn1 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_6tn1.tdf Line: 42
Info (12128): Elaborating entity "dcfifo_6tn1" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated" File: d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf
    Info (12023): Found entity 1: a_gray2bin_6ib File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/a_gray2bin_6ib.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_6ib" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_6tn1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf
    Info (12023): Found entity 1: a_graycounter_577 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/a_graycounter_577.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_577" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_6tn1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info (12023): Found entity 1: a_graycounter_1lc File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/a_graycounter_1lc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_1lc" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_6tn1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fo41.tdf
    Info (12023): Found entity 1: altsyncram_fo41 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_fo41.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fo41" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_6tn1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf
    Info (12023): Found entity 1: dffpipe_8d9 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dffpipe_8d9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_8d9" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_8d9:rdfull_reg" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_6tn1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dffpipe_oe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_brp" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_6tn1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_8pl File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/alt_synch_pipe_8pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_8pl" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_6tn1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dffpipe_pe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/alt_synch_pipe_8pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/alt_synch_pipe_9pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_6tn1.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dffpipe_qe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/alt_synch_pipe_9pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf
    Info (12023): Found entity 1: cmpr_n76 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/cmpr_n76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_n76" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|cmpr_n76:rdempty_eq_comp" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_6tn1.tdf Line: 85
Info (12128): Elaborating entity "fifo_rd" for hierarchy "sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/sdram/sdram_control_top.v Line: 158
Info (12128): Elaborating entity "usb_stream_in" for hierarchy "usb_stream_in:usb_stream_in" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 403
Info (12128): Elaborating entity "fifo" for hierarchy "usb_stream_in:usb_stream_in|fifo:fifo" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/usb/usb_stream_in.v Line: 151
Info (12128): Elaborating entity "dcfifo" for hierarchy "usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/ip/fifo/fifo.v Line: 104
Info (12130): Elaborated megafunction instantiation "usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/ip/fifo/fifo.v Line: 104
Info (12133): Instantiated megafunction "usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component" with the following parameter: File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/ip/fifo/fifo.v Line: 104
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_d4n1.tdf
    Info (12023): Found entity 1: dcfifo_d4n1 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_d4n1.tdf Line: 42
Info (12128): Elaborating entity "dcfifo_d4n1" for hierarchy "usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated" File: d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/a_gray2bin_7ib.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_d4n1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/a_graycounter_677.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_graycounter_677:rdptr_g1p" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_d4n1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf
    Info (12023): Found entity 1: a_graycounter_2lc File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/a_graycounter_2lc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_2lc" for hierarchy "usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_graycounter_2lc:wrptr_g1p" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_d4n1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vq41.tdf
    Info (12023): Found entity 1: altsyncram_vq41 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_vq41.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vq41" for hierarchy "usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|altsyncram_vq41:fifo_ram" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_d4n1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dffpipe_3dc.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|dffpipe_3dc:rdaclr" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_d4n1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dffpipe_re9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|dffpipe_re9:rs_brp" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_d4n1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/alt_synch_pipe_apl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_d4n1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dffpipe_se9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/alt_synch_pipe_apl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/alt_synch_pipe_bpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_bpl:ws_dgrp" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_d4n1.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dffpipe_te9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe18" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/alt_synch_pipe_bpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf
    Info (12023): Found entity 1: cmpr_o76 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/cmpr_o76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_o76" for hierarchy "usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|cmpr_o76:rdempty_eq_comp" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/dcfifo_d4n1.tdf Line: 86
Info (12128): Elaborating entity "encode" for hierarchy "encode:encode" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 417
Warning (10240): Verilog HDL Always Construct warning at encode.v(13): inferring latch(es) for variable "state", which holds its previous value in one or more paths through the always construct File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/encode.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at encode.v(13): inferring latch(es) for variable "position", which holds its previous value in one or more paths through the always construct File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/encode.v Line: 13
Info (10041): Inferred latch for "position[0]" at encode.v(13) File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/encode.v Line: 13
Info (10041): Inferred latch for "position[1]" at encode.v(13) File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/encode.v Line: 13
Info (10041): Inferred latch for "position[2]" at encode.v(13) File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/encode.v Line: 13
Info (10041): Inferred latch for "position[3]" at encode.v(13) File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/encode.v Line: 13
Info (10041): Inferred latch for "position[4]" at encode.v(13) File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/encode.v Line: 13
Info (10041): Inferred latch for "position[5]" at encode.v(13) File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/encode.v Line: 13
Info (10041): Inferred latch for "position[6]" at encode.v(13) File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/encode.v Line: 13
Info (10041): Inferred latch for "position[7]" at encode.v(13) File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/encode.v Line: 13
Info (10041): Inferred latch for "state.01" at encode.v(13) File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/encode.v Line: 13
Info (10041): Inferred latch for "state.00" at encode.v(13) File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/encode.v Line: 13
Info (12128): Elaborating entity "Uart_Byte_Rx" for hierarchy "Uart_Byte_Rx:Uart_Byte_Rx" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 428
Info (12128): Elaborating entity "Rx_Bps_Gen" for hierarchy "Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/uart_rx/Uart_Byte_Rx.v Line: 147
Info (12128): Elaborating entity "CMD" for hierarchy "CMD:CMD" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 439
Info (12128): Elaborating entity "UART_Byte_Tx" for hierarchy "UART_Byte_Tx:UART_Byte_Tx" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 450
Info (12128): Elaborating entity "Tx_Bps_Gen" for hierarchy "UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/uart_tx/UART_Byte_Tx.v Line: 43
Info (12128): Elaborating entity "UART_Tx_Ctrl" for hierarchy "UART_Tx_Ctrl:UART_Tx_Ctrl" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 463
Info (12128): Elaborating entity "Sample_Ctrl" for hierarchy "Sample_Ctrl:Sample_Ctrl" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 473
Info (12128): Elaborating entity "DDS" for hierarchy "DDS:DDS" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 498
Info (12128): Elaborating entity "DDS_Module" for hierarchy "DDS:DDS|DDS_Module:DDS_Module" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/DDS/DDS.v Line: 37
Warning (10230): Verilog HDL assignment warning at DDS_Module.v(66): truncated value with size 32 to match size of target (16) File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/DDS/DDS_Module.v Line: 66
Info (12128): Elaborating entity "ddsrom" for hierarchy "DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/DDS/DDS_Module.v Line: 79
Info (12128): Elaborating entity "altsyncram" for hierarchy "DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/DDS/ddsrom.v Line: 81
Info (12130): Elaborated megafunction instantiation "DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/DDS/ddsrom.v Line: 81
Info (12133): Instantiated megafunction "DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component" with the following parameter: File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/DDS/ddsrom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sin_4k.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ia91.tdf
    Info (12023): Found entity 1: altsyncram_ia91 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_ia91.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ia91" for hierarchy "DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated" File: d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "tlv5618" for hierarchy "tlv5618:tlv5618" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 506
Info (12128): Elaborating entity "key_filter" for hierarchy "key_filter:key_filter0" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 515
Info (12128): Elaborating entity "ch_sel" for hierarchy "ch_sel:ch_sel" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 534
Warning (10230): Verilog HDL assignment warning at ch_sel.v(26): truncated value with size 16 to match size of target (2) File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/ch_sel.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ab24.tdf
    Info (12023): Found entity 1: altsyncram_ab24 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_ab24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/mux_tsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf
    Info (12023): Found entity 1: cntr_hgi File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/cntr_hgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/cmpr_sgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf
    Info (12023): Found entity 1: cntr_m9j File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/cntr_m9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info (12023): Found entity 1: cntr_ggi File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/cntr_ggi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.10.30.12:10:45 Progress: Loading sldeca46b04/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldeca46b04/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/ip/sldeca46b04/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/ip/sldeca46b04/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|q_a[0]" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_ia91.tdf Line: 34
        Warning (14320): Synthesized away node "DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|q_a[1]" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/db/altsyncram_ia91.tdf Line: 56
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch encode:encode|state.00_145 has unsafe behavior File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/encode.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal in_a File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 62
Info (13000): Registers with preset signals will power-up high File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/uart_tx/UART_Byte_Tx.v Line: 32
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_cs_n" is stuck at GND File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 90
    Warning (13410): Pin "sdram_dqm[0]" is stuck at GND File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 94
    Warning (13410): Pin "sdram_dqm[1]" is stuck at GND File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 94
    Warning (13410): Pin "fx2_faddr[0]" is stuck at GND File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 105
    Warning (13410): Pin "fx2_pkt_end" is stuck at VCC File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 109
    Warning (13410): Pin "fx2_slcs" is stuck at GND File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 110
    Warning (13410): Pin "led_out" is stuck at GND File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 60
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 72 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/output_files/Ultrasonic_instrument.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 99 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Key_in[1]" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 61
    Warning (15610): No output dependent on input pin "Key_in[0]" File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 61
Info (21057): Implemented 3153 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 46 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 2963 logic cells
    Info (21064): Implemented 89 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings
    Info: Peak virtual memory: 4911 megabytes
    Info: Processing ended: Mon Oct 30 12:11:00 2023
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:45


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/output_files/Ultrasonic_instrument.map.smsg.


