5 18 1fd81 3 3 ffffffff *
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (trireg.vcd) 2 -o (trireg.cdd) 2 -v (trireg.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 trireg.v 1 44 1 
2 1 14 14 14 f000f 2 1 100c 0 0 1 1 e
2 2 14 14 14 b000b 2 1 100c 0 0 1 1 d
2 3 14 14 14 b000f 2 8 1184 1 2 1 18 0 1 1 1 0 0
2 4 14 14 14 70007 0 1 1410 0 0 1 1 a
2 5 14 14 14 7000f 2 35 6 3 4
2 6 15 15 15 f000f 2 1 100c 0 0 1 1 e
2 7 15 15 15 c000c 2 1 100c 0 0 1 1 d
2 8 15 15 15 c000f 2 31 1008 6 7 2 18 0 3 3 3 0 0
2 9 15 15 15 b0010 2 26 1008 8 0 2 18 0 3 3 3 0 0
2 10 15 15 15 70007 0 1 1410 0 0 2 1 b
2 11 15 15 15 70010 3 35 a 9 10
2 12 16 16 16 140014 2 1 1008 0 0 2 1 b
2 13 16 16 16 e000e 1 1 1004 0 0 1 1 a
2 14 16 16 16 c000c 1 0 1008 0 0 32 48 2 0
2 15 16 16 16 b0010 2 25 1004 13 14 2 18 0 3 3 0 0 0
2 16 16 16 16 b0014 3 9 1088 12 15 2 18 0 3 0 3 3 0
2 17 16 16 16 70007 0 1 1410 0 0 2 1 c
2 18 16 16 16 70014 3 35 a 16 17
2 19 18 18 18 100010 2 1 100c 0 0 1 1 e
2 20 18 18 18 c000c 2 1 100c 0 0 1 1 d
2 21 18 18 18 c0010 2 8 1184 19 20 1 18 0 1 1 1 0 0
2 22 18 18 18 70008 0 1 1410 0 0 1 1 a1
2 23 18 18 18 70010 2 35 6 21 22
2 24 19 19 19 100010 2 1 100c 0 0 1 1 e
2 25 19 19 19 d000d 2 1 100c 0 0 1 1 d
2 26 19 19 19 d0010 2 31 1008 24 25 2 18 0 3 3 3 0 0
2 27 19 19 19 c0011 2 26 1008 26 0 2 18 0 3 3 3 0 0
2 28 19 19 19 70008 0 1 1410 0 0 2 1 b1
2 29 19 19 19 70011 3 35 a 27 28
2 30 20 20 20 160017 2 1 1008 0 0 2 1 b1
2 31 20 20 20 f0010 1 1 1004 0 0 1 1 a1
2 32 20 20 20 d000d 1 0 1008 0 0 32 48 2 0
2 33 20 20 20 c0012 2 25 1004 31 32 2 18 0 3 3 0 0 0
2 34 20 20 20 c0017 3 9 1088 30 33 2 18 0 3 0 3 3 0
2 35 20 20 20 70008 0 1 1410 0 0 2 1 c1
2 36 20 20 20 70017 3 35 a 34 35
2 37 22 22 22 100010 2 1 100c 0 0 1 1 e
2 38 22 22 22 c000c 2 1 100c 0 0 1 1 d
2 39 22 22 22 c0010 2 8 1184 37 38 1 18 0 1 1 1 0 0
2 40 22 22 22 70008 0 1 1410 0 0 1 1 a2
2 41 22 22 22 70010 2 35 6 39 40
2 42 23 23 23 100010 2 1 100c 0 0 1 1 e
2 43 23 23 23 d000d 2 1 100c 0 0 1 1 d
2 44 23 23 23 d0010 2 31 1008 42 43 2 18 0 3 3 3 0 0
2 45 23 23 23 c0011 2 26 1008 44 0 2 18 0 3 3 3 0 0
2 46 23 23 23 70008 0 1 1410 0 0 2 1 b2
2 47 23 23 23 70011 3 35 a 45 46
2 48 24 24 24 160017 2 1 1008 0 0 2 1 b2
2 49 24 24 24 f0010 1 1 1004 0 0 1 1 a2
2 50 24 24 24 d000d 1 0 1008 0 0 32 48 2 0
2 51 24 24 24 c0012 2 25 1004 49 50 2 18 0 3 3 0 0 0
2 52 24 24 24 c0017 3 9 1088 48 51 2 18 0 3 0 3 3 0
2 53 24 24 24 70008 0 1 1410 0 0 2 1 c2
2 54 24 24 24 70017 3 35 a 52 53
2 55 26 26 26 100010 2 1 100c 0 0 1 1 e
2 56 26 26 26 c000c 2 1 100c 0 0 1 1 d
2 57 26 26 26 c0010 2 8 1184 55 56 1 18 0 1 1 1 0 0
2 58 26 26 26 70008 0 1 1410 0 0 1 1 a3
2 59 26 26 26 70010 2 35 6 57 58
2 60 27 27 27 100010 2 1 100c 0 0 1 1 e
2 61 27 27 27 d000d 2 1 100c 0 0 1 1 d
2 62 27 27 27 d0010 2 31 1008 60 61 2 18 0 3 3 3 0 0
2 63 27 27 27 c0011 2 26 1008 62 0 2 18 0 3 3 3 0 0
2 64 27 27 27 70008 0 1 1410 0 0 2 1 b3
2 65 27 27 27 70011 3 35 a 63 64
2 66 28 28 28 160017 2 1 1008 0 0 2 1 b3
2 67 28 28 28 f0010 1 1 1004 0 0 1 1 a3
2 68 28 28 28 d000d 1 0 1008 0 0 32 48 2 0
2 69 28 28 28 c0012 2 25 1004 67 68 2 18 0 3 3 0 0 0
2 70 28 28 28 c0017 3 9 1088 66 69 2 18 0 3 0 3 3 0
2 71 28 28 28 70008 0 1 1410 0 0 2 1 c3
2 72 28 28 28 70017 3 35 a 70 71
1 a 1 3 70016 1 0 0 0 1 17 0 1 0 0 0 0
1 a1 2 4 70016 1 0 0 0 1 17 0 1 0 0 0 0
1 a2 3 5 70016 1 0 0 0 1 17 0 1 0 0 0 0
1 a3 4 6 70016 1 0 0 0 1 17 0 1 0 0 0 0
1 b 5 7 70016 1 0 1 0 2 17 0 3 0 2 1 0
1 b1 6 8 70016 1 0 1 0 2 17 0 3 0 2 1 0
1 b2 7 9 70016 1 0 1 0 2 17 0 3 0 2 1 0
1 b3 8 10 70016 1 0 1 0 2 17 0 3 0 2 1 0
1 c 9 11 60016 1 0 1 0 2 17 3 3 0 2 1 0
1 c1 10 11 60019 1 0 1 0 2 17 3 3 0 2 1 0
1 c2 11 11 6001d 1 0 1 0 2 17 3 3 0 2 1 0
1 c3 12 11 60021 1 0 1 0 2 17 3 3 0 2 1 0
1 d 13 12 70016 1 0 0 0 1 17 0 1 0 1 0 0
1 e 14 12 70019 1 0 0 0 1 17 0 1 0 0 1 0
4 5 f 5 5 5
4 11 f 11 11 11
4 18 f 18 18 18
4 23 f 23 23 23
4 29 f 29 29 29
4 36 f 36 36 36
4 41 f 41 41 41
4 47 f 47 47 47
4 54 f 54 54 54
4 59 f 59 59 59
4 65 f 65 65 65
4 72 f 72 72 72
3 1 main.u$0 "main.u$0" 0 trireg.v 30 42 1 
