// Seed: 41573757
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_23 = 32'd51,
    parameter id_8  = 32'd83
) (
    id_1,
    id_2#(
        .id_3(-1),
        .id_4(id_5[1]),
        .id_6(id_7[_id_8])
    ),
    id_9,
    id_10,
    id_11#(
        .id_12(-1),
        .id_13(1),
        .id_14(1),
        .id_15(-1),
        .id_16(1 << -1'b0),
        .id_17(1 - -1)
    ),
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    _id_23,
    id_24,
    id_25,
    id_26
);
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  module_0 modCall_1 (
      id_20,
      id_3,
      id_20,
      id_25,
      id_1,
      id_21,
      id_25,
      id_12,
      id_18,
      id_13,
      id_9,
      id_10,
      id_22,
      id_26,
      id_1,
      id_11
  );
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire _id_8;
  input logic [7:0] id_7;
  input wire id_6;
  inout logic [7:0] id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_27 = 1;
  assign id_24[id_23*1 : 1] = 1'b0;
endmodule
