From 61dd6dc015a9c798e908a87af3f3ac94ef2034fc Mon Sep 17 00:00:00 2001
From: Omri Itach <omrii@marvell.com>
Date: Tue, 12 Feb 2013 16:38:30 +0200
Subject: [PATCH 0472/1825] FPGA Bringup : general cleanups & folder renaming
 according to marvell structure

https://github.com/MISL-EBU-System-SW/misl-windriver.git linux-3.4.69-14t2-read
commit 1b1ba824f50599c630566a8676c1b43c24f6eb2d

Change-Id: I705c23b97d431c7d0c94fd18ecacf1b6c5a7c74b

Signed-off-by: Zhong Hongbo <hongbo.zhong@windriver.com>
---
 .../avanta_lp_family/boardEnv/mvBoardEnvLib.c      |    6 +++---
 .../avanta_lp_family/ctrlEnv/sys/mvCpuIf.c         |    2 +-
 2 files changed, 4 insertions(+), 4 deletions(-)

diff --git a/arch/arm/mach-avantalp/avanta_lp_family/boardEnv/mvBoardEnvLib.c b/arch/arm/mach-avantalp/avanta_lp_family/boardEnv/mvBoardEnvLib.c
index 14277ad..756821c 100644
--- a/arch/arm/mach-avantalp/avanta_lp_family/boardEnv/mvBoardEnvLib.c
+++ b/arch/arm/mach-avantalp/avanta_lp_family/boardEnv/mvBoardEnvLib.c
@@ -319,7 +319,7 @@ MV_32 mvBoardQuadPhyAddr0Get(MV_U32 ethPortNum)
 		mvOsPrintf("mvBoardQuadPhyAddr0Get: Board unknown.\n");
 		return MV_ERROR;
 	}
-#if !defined(CONFIG_MACH_GENERAL_FPGA)
+#if !defined(CONFIG_MACH_AVANTA_LP_FPGA)
 	return BOARD_INFO(boardId)->pBoardMacInfo[ethPortNum].boardEthSmiAddr0;
 #else
 	return 0;
@@ -396,7 +396,7 @@ MV_BOARD_MAC_SPEED mvBoardMacSpeedGet(MV_U32 ethPortNum)
 *******************************************************************************/
 MV_U32 mvBoardTclkGet(MV_VOID)
 {
-#ifdef CONFIG_MACH_GENERAL_FPGA
+#ifdef CONFIG_MACH_AVANTA_LP_FPGA
 	/* FPGA is limited to 25Mhz */
 	return MV_FPGA_CORE_CLK;
 #else
@@ -422,7 +422,7 @@ MV_U32 mvBoardTclkGet(MV_VOID)
 *******************************************************************************/
 MV_U32 mvBoardSysClkGet(MV_VOID)
 {
-#ifdef CONFIG_MACH_GENERAL_FPGA
+#ifdef CONFIG_MACH_AVANTA_LP_FPGA
 	/* FPGA is limited to 25Mhz */
 	return MV_FPGA_SYS_CLK;
 #else
diff --git a/arch/arm/mach-avantalp/avanta_lp_family/ctrlEnv/sys/mvCpuIf.c b/arch/arm/mach-avantalp/avanta_lp_family/ctrlEnv/sys/mvCpuIf.c
index 0da9477..0fc00e1 100644
--- a/arch/arm/mach-avantalp/avanta_lp_family/ctrlEnv/sys/mvCpuIf.c
+++ b/arch/arm/mach-avantalp/avanta_lp_family/ctrlEnv/sys/mvCpuIf.c
@@ -295,7 +295,7 @@ MV_STATUS mvCpuIfInit(MV_CPU_DEC_WIN *cpuAddrWinMap)
 *******************************************************************************/
 MV_STATUS mvCpuIfDramInit()
 {
-#if !defined(CONFIG_MACH_GENERAL_FPGA)
+#if !defined(CONFIG_MACH_AVANTA_LP_FPGA)
 	MV_U64 base = 0;
 	MV_U32 size, cs, temp;
 
-- 
1.7.5.4

