// Seed: 524519791
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_19;
endmodule
module module_1 (
    input  logic id_0,
    output tri0  id_1
);
  assign id_1 = (1) | id_0;
  supply1 id_3, id_4;
  generate
    bit id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
    begin : LABEL_0
      begin : LABEL_0
        assign id_7 = 1;
      end
    end
  endgenerate
  id_13(
      -1 & 1
  );
  bit id_14, id_15, id_16;
  id_17 :
  assert property (@(posedge 1) id_5) begin : LABEL_0
    id_12 = -1;
    id_14 = -1;
    begin : LABEL_0
      begin : LABEL_0
        begin : LABEL_0
          id_5 <= id_0;
        end
      end
    end
    $display(-1'd0 ? id_6 : id_14);
    begin : LABEL_0
      if (1) id_6 <= id_14 - id_17;
    end
  end
  logic [7:0] id_18, id_19, id_20;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_4,
      id_4,
      id_4,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_4,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3
  );
  initial id_9 <= 1;
  wire id_21;
  wire id_22;
  always_comb {id_20} = id_20;
  assign id_7 = -1'd0;
  wire id_23;
  wire id_24, id_25, id_26;
  wire id_27;
  parameter id_28 = 1;
  id_29 :
  assert property (@(posedge id_28 or -1 or posedge 1) id_15)
    if (1);
    else;
  assign id_3 = 1 + 1;
  wire id_30;
  always if (-1'b0) id_8.id_15 <= id_29;
  wire id_31 = id_18[(-1'h0)], id_32 = $display;
endmodule
