from migen import *

from itertools import product
from misoc.cores.spi import SPIMaster
from misoc.interconnect.csr_bus import *

SPI_DATA_ADDR, SPI_XFER_ADDR, SPI_CONFIG_ADDR = range(3)

# Config
(
    SPI_OFFLINE,
    SPI_CS_POLARITY,
    SPI_CLK_POLARITY,
    SPI_CLK_PHASE,
    SPI_LSB_FIRST,
    SPI_HALF_DUPLEX,
) = (1 << i for i in range(6))

# Status
(
    SPI_ACTIVE,
    SPI_PENDING,
) = (1 << i for i in range(2))


def SPI_DIV_WRITE(i):
    return i << 16


def SPI_DIV_READ(i):
    return i << 24


def SPI_CS(i):
    return i << 0


def SPI_WRITE_LENGTH(i):
    return i << 16


def SPI_READ_LENGTH(i):
    return i << 24


def _test_xfer(wbus, cbus, cs, wlen, rlen, wdata):
    yield from cbus.write(8, wlen)
    yield from cbus.write(9, rlen)
    yield from cbus.write(10, (cs >> 8) & 0xFF)
    yield from cbus.write(11, cs & 0xFF)

    yield from cbus.write(4, (wdata >> 24) & 0xFF)
    yield from cbus.write(5, (wdata >> 16) & 0xFF)
    yield from cbus.write(6, (wdata >> 8) & 0xFF)
    yield from cbus.write(7, wdata & 0xFF)
    yield


def _test_read(wbus, cbus, sync=SPI_ACTIVE | SPI_PENDING):
    while (yield from cbus.read(12)) & sync:
        pass
    return ((yield from cbus.read(0)) << 24 |
            (yield from cbus.read(1)) << 16 |
            (yield from cbus.read(2)) << 8 |
            (yield from cbus.read(3)))


def _test_gen(wbus, cbus):
    yield from cbus.write(11, 0*SPI_CLK_POLARITY |
                         1*SPI_CLK_PHASE | 0*SPI_LSB_FIRST |
                         1*SPI_HALF_DUPLEX)
    yield from cbus.write(13, 3) # W
    yield from cbus.write(14, 5) # R
    yield from _test_xfer(wbus, cbus, 0b01, 4, 0, 0x90000000)
    print(hex((yield from _test_read(wbus, cbus))))
    yield from _test_xfer(wbus, cbus, 0b10, 0, 4, 0x90000000)
    print(hex((yield from _test_read(wbus, cbus))))
    yield from _test_xfer(wbus, cbus, 0b11, 4, 4, 0x81000000)
    print(hex((yield from _test_read(wbus, cbus))))
    yield from _test_xfer(wbus, cbus, 0b01, 8, 32, 0x87654321)
    yield from _test_xfer(wbus, cbus, 0b01, 0, 32, 0x12345678)
    print(hex((yield from _test_read(wbus, cbus, SPI_PENDING))))
    print(hex((yield from _test_read(wbus, cbus, SPI_ACTIVE))))
    return


    for cpol, cpha, lsb, clk in product(
            (0, 1), (0, 1), (0, 1), (0, 1)):
        yield from bus.write(SPI_CONFIG_ADDR,
                             cpol*SPI_CLK_POLARITY | cpha*SPI_CLK_PHASE |
                             lsb*SPI_LSB_FIRST | SPI_DIV_WRITE(clk) |
                             SPI_DIV_READ(clk))
        for wlen, rlen, wdata in product((0, 8, 32), (0, 8, 32),
                                         (0, 0xffffffff, 0xdeadbeef,
                                          0x5555aaaa)):
            xfer_len = wlen + rlen
            yield from _test_xferw(bus, 0b1, wlen, rlen, wdata)
            if cpha == 1 and xfer_len == 0:
                expected_rdata = rdata # Write will not register.
                                       # Use prev rdata.
            else:
                expected_rdata = _simulate_shifts(wdata, xfer_len, lsb, 32)
            rdata = (yield from _test_readw(bus))
            if expected_rdata != rdata:
                print("ERROR", end=" ")
            print(cpol, cpha, lsb, clk, wlen, rlen,
                  hex(wdata), hex(rdata), hex(expected_rdata))


# The same shift register is used to output and capture data. Tests loop back
# MOSI to MISO. Core samples the input data and then shifts. Data is valid
# after sampling phase. Three consequences of this is:
# 1. It takes n - 1 shifts for n bits of data to be valid (the last shift is
# never performed).
# 2. If MSB != LSB, the LSB or MSB (depending on shift direction) will be
# overwritten during the next sample.
# 3. The contents of the shift register are periodic every width - 1 shifts.
# Shifts begin at n = 2, so n = 1 and n = 32 and n = 63 will be equivalent, as
# will n = 2 and n = 33 etc, where n = wlen + rlen.
# When a shift occurs, the value that was previously in the LSB (or MSB) of
# the shift register is preserved.
def _simulate_shifts(write_val, num_samples, lsb=0, width=32):
    curr_val = write_val
    # n samples require n - 1 shifts
    if lsb:
        for i in range(num_samples - 1):
            curr_val = _ror(_sampr(curr_val, width), width)
        return _sampr(curr_val, width)
    else:
        for i in range(num_samples - 1):
            curr_val = _rol(_sampl(curr_val, width), width)
        return _sampl(curr_val, width)


def _sampl(val, width):
    if ((val >> (width - 1)) ^ (val & 0x01)):
        return val ^ 1
    else:
        return val


def _sampr(val, width):
    if ((val >> (width - 1)) ^ (val & 0x01)):
        return val ^ (1 << width - 1)
    else:
        return val


def _rol(val, width):
    mask = (1 << width) - 1
    msbs = (val << 1) & mask
    lsbs = (val & mask) >> (width - 1)
    return msbs | lsbs


def _ror(val, width):
    mask = (1 << width) - 1
    lsbs = (val & mask) >> 1
    msbs = (val << (width - 1)) & mask
    return msbs | lsbs


class _TestPads:
    def __init__(self):
        self.cs_n = Signal(2)
        self.clk = Signal()
        self.mosi = Signal()
        self.miso = Signal()


class _TestTristate(Module):
    def __init__(self, t):
        oe = Signal()
        self.comb += [
            t.target.eq(t.o),
            oe.eq(t.oe),
            t.i.eq(t.o),
        ]

if __name__ == "__main__":
    from migen.fhdl.specials import Tristate

    pads = _TestPads()
    dut = SPIMaster(pads)
    dut.comb += pads.miso.eq(pads.mosi)
    dut.submodules.cbus = cbus = CSRBank(dut.get_csrs())
    # from migen.fhdl.verilog import convert
    # print(convert(dut))

    Tristate.lower = _TestTristate
    run_simulation(dut, _test_gen(dut.wbus, cbus.bus), vcd_name="spi_master.vcd")
