# Ethernet-Transmitter-Tx-
# Ethernet 10GEMAC RTL Design â€“ Transmitter (Tx) Path

This project focuses on the **RTL design and verification of the Transmitter (Tx) path** of a 10-Gigabit Ethernet Media Access Controller (10GEMAC) using **Verilog HDL**. The goal is to implement key transmit-side logic aligned with Ethernet 802.3ae standards and verify its correctness through simulation.

## ğŸ› ï¸ Tools Used
- **HDL**: Verilog
- **Simulation Tool**: Questa SIM (ModelSim)

## ğŸš€ Project Highlights

- âœ… Designed the **Transmitter (Tx) module** of a 10G Ethernet MAC core.
- âš™ï¸ Implemented:
  - **Frame assembly** logic
  - **CRC-32 checksum** generation
  - **Preamble insertion** and **inter-frame gap (IFG)** logic
- ğŸ”„ Developed a **Finite State Machine (FSM)** to control data transmission based on MAC status and valid input conditions.
- ğŸ§ª Created **testbenches** to verify timing, signal integrity, and frame formatting.
- ğŸ” Simulated and debugged the Tx path to ensure correctness in:
  - Frame boundaries
  - Timing alignment
  - CRC accuracy
- ğŸ“š Gained hands-on understanding of:
  - 10G Ethernet MAC protocol
  - Frame structures
  - Transmission behavior and inter-packet timing

## ğŸ“‚ Directory Structure

10GEMAC-Tx/
â”œâ”€â”€ src/ # RTL source files (Verilog)
â”œâ”€â”€ tb/ # Testbenches and simulation files
â”œâ”€â”€ waveforms/ # Captured waveform images or .do files
â”œâ”€â”€ docs/ # Design specs or supporting documentation
â””â”€â”€ README.md # Project overview and usage instructions


## âœ… How to Run Simulation

1. Open Questa SIM.
2. Compile the RTL and testbench files.
3. Run simulation using `vsim` or GUI mode.
4. Use waveform viewer to verify output and CRC.


## ğŸ“Œ Future Scope

- Extend design to include Receiver (Rx) path.
- Integrate full 10GEMAC core with configurable parameters.
- Perform synthesis and timing analysis in FPGA tools like Vivado.
