5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd exclude6.vcd -o exclude6.cdd -v exclude6.v -e main.foo_func1
3 0 $root "$root" NA 0 0 1
3 0 main "main" exclude6.v 8 47 1
2 1 18 8000c 1 3d 121002 0 0 1 34 2 $u1
1 a 10 30004 1 0 0 0 1 33 2
1 b 10 830007 1 0 0 0 1 33 102
4 1 0 0
3 1 main.$u1 "main.$u1" exclude6.v 0 22 1
2 2 19 50008 1 0 20004 0 0 1 36 0
2 3 19 10001 0 1 400 0 0 b
2 4 19 10008 1 37 11006 2 3
2 5 20 20002 1 0 20008 0 0 32 96 11 0 0 0 0 0 0 0
2 6 20 10002 2 2c 22000a 5 0 32 34 aa aa aa aa aa aa aa aa
2 7 21 100013 1 0 20004 0 0 1 36 0
2 8 21 100013 1 47 4 7 0 foo_func2.a
2 9 21 50015 1 3a 120008 0 8 1 34 1002 foo_func2
2 10 21 10001 0 1 400 0 0 b
2 11 21 10015 1 37 a 9 10
4 11 0 0
4 6 11 0
4 4 6 6
3 1 main.$u2 "main.$u2" exclude6.v 0 31 1
3 2 main.foo_func2 "main.foo_func2" exclude6.v 40 45 1
2 12 42 20006 1 3d 131802 0 0 1 34 2 $u4
1 foo_func2 40 850009 1 0 0 0 1 33 2
1 a 41 800008 1 0 0 0 1 33 2
4 12 0 0
3 1 main.foo_func2.$u4 "main.foo_func2.$u4" exclude6.v 0 44 1
2 13 43 110011 1 1 804 0 0 a
2 14 43 100010 1 1b 20808 13 0 1 34 1002
2 15 43 4000c 0 1 c00 0 0 foo_func2
2 16 43 40011 1 37 1180a 14 15
4 16 0 0
