   1              		.cpu cortex-m0
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.code	16
  13              		.file	"PE_LDD.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.global	PE_LDD_DeviceDataList
  18              		.section	.bss.PE_LDD_DeviceDataList,"aw",%nobits
  19              		.align	2
  22              	PE_LDD_DeviceDataList:
  23 0000 00000000 		.space	8
  23      00000000 
  24              		.global	PE_CpuClockConfigurations
  25              		.section	.rodata.PE_CpuClockConfigurations,"a",%progbits
  26              		.align	2
  29              	PE_CpuClockConfigurations:
  30 0000 006CDC02 		.word	48000000
  31 0004 00366E01 		.word	24000000
  32 0008 00000000 		.word	0
  33 000c 00000000 		.word	0
  34 0010 00000000 		.word	0
  35 0014 00366E01 		.word	24000000
  36 0018 80841E00 		.word	2000000
  37 001c 00127A00 		.word	8000000
  38 0020 00000000 		.word	0
  39 0024 093D0000 		.word	15625
  40              		.section	.text.PE_FillMemory,"ax",%progbits
  41              		.align	2
  42              		.global	PE_FillMemory
  43              		.code	16
  44              		.thumb_func
  46              	PE_FillMemory:
  47              	.LFB0:
  48              		.file 1 "../Generated_Code/PE_LDD.c"
   1:../Generated_Code/PE_LDD.c **** /** ###################################################################
   2:../Generated_Code/PE_LDD.c **** **     THIS COMPONENT MODULE IS GENERATED BY THE TOOL. DO NOT MODIFY IT.
   3:../Generated_Code/PE_LDD.c **** **     Filename    : PE_LDD.c
   4:../Generated_Code/PE_LDD.c **** **     Project     : ProcessorExpert
   5:../Generated_Code/PE_LDD.c **** **     Processor   : MKL25Z128VLK4
   6:../Generated_Code/PE_LDD.c **** **     Version     : Component 01.025, Driver 01.04, CPU db: 3.00.000
   7:../Generated_Code/PE_LDD.c **** **     Compiler    : GNU C Compiler
   8:../Generated_Code/PE_LDD.c **** **     Date/Time   : 2015-10-18, 10:12, # CodeGen: 21
   9:../Generated_Code/PE_LDD.c **** **     Abstract    :
  10:../Generated_Code/PE_LDD.c **** **
  11:../Generated_Code/PE_LDD.c **** **     Settings    :
  12:../Generated_Code/PE_LDD.c **** **
  13:../Generated_Code/PE_LDD.c **** **
  14:../Generated_Code/PE_LDD.c **** **     Copyright : 1997 - 2013 Freescale Semiconductor, Inc. All Rights Reserved.
  15:../Generated_Code/PE_LDD.c **** **     SOURCE DISTRIBUTION PERMISSIBLE as directed in End User License Agreement.
  16:../Generated_Code/PE_LDD.c **** **     
  17:../Generated_Code/PE_LDD.c **** **     http      : www.freescale.com
  18:../Generated_Code/PE_LDD.c **** **     mail      : support@freescale.com
  19:../Generated_Code/PE_LDD.c **** ** ###################################################################*/
  20:../Generated_Code/PE_LDD.c **** /*!
  21:../Generated_Code/PE_LDD.c **** ** @file PE_LDD.c                                                  
  22:../Generated_Code/PE_LDD.c **** ** @version 01.04
  23:../Generated_Code/PE_LDD.c **** ** @brief
  24:../Generated_Code/PE_LDD.c **** **
  25:../Generated_Code/PE_LDD.c **** */         
  26:../Generated_Code/PE_LDD.c **** /*!
  27:../Generated_Code/PE_LDD.c **** **  @addtogroup PE_LDD_module PE_LDD module documentation
  28:../Generated_Code/PE_LDD.c **** **  @{
  29:../Generated_Code/PE_LDD.c **** */         
  30:../Generated_Code/PE_LDD.c **** 
  31:../Generated_Code/PE_LDD.c **** /* MODULE PE_LDD. */
  32:../Generated_Code/PE_LDD.c **** 
  33:../Generated_Code/PE_LDD.c **** /* {Default RTOS Adapter} No RTOS includes */
  34:../Generated_Code/PE_LDD.c **** /* {Default RTOS Adapter} No RTOS driver includes */
  35:../Generated_Code/PE_LDD.c **** 
  36:../Generated_Code/PE_LDD.c **** #include "PE_LDD.h"
  37:../Generated_Code/PE_LDD.c **** #include "Cpu.h"
  38:../Generated_Code/PE_LDD.c **** 
  39:../Generated_Code/PE_LDD.c **** /*lint -esym(765,PE_PeripheralUsed,LDD_SetClockConfiguration,PE_CpuClockConfigurations,PE_FillMemor
  40:../Generated_Code/PE_LDD.c **** 
  41:../Generated_Code/PE_LDD.c **** /*
  42:../Generated_Code/PE_LDD.c **** ** ===========================================================================
  43:../Generated_Code/PE_LDD.c **** ** Array of initialized device structures of LDD components.
  44:../Generated_Code/PE_LDD.c **** ** ===========================================================================
  45:../Generated_Code/PE_LDD.c **** */
  46:../Generated_Code/PE_LDD.c **** LDD_TDeviceData *PE_LDD_DeviceDataList[2] = {
  47:../Generated_Code/PE_LDD.c ****     NULL,
  48:../Generated_Code/PE_LDD.c ****     NULL
  49:../Generated_Code/PE_LDD.c ****   };
  50:../Generated_Code/PE_LDD.c **** 
  51:../Generated_Code/PE_LDD.c **** /*
  52:../Generated_Code/PE_LDD.c **** ** ===========================================================================
  53:../Generated_Code/PE_LDD.c **** ** The array of clock frequencies in configured clock configurations.
  54:../Generated_Code/PE_LDD.c **** ** ===========================================================================
  55:../Generated_Code/PE_LDD.c **** */
  56:../Generated_Code/PE_LDD.c **** /*! The array of clock configurations (frequencies) configured in configured clock configurations o
  57:../Generated_Code/PE_LDD.c **** const TCpuClockConfiguration PE_CpuClockConfigurations[CPU_CLOCK_CONFIG_NUMBER] = {
  58:../Generated_Code/PE_LDD.c ****   /* Clock configuration 0 */
  59:../Generated_Code/PE_LDD.c ****   {
  60:../Generated_Code/PE_LDD.c ****     CPU_CORE_CLK_HZ_CONFIG_0,          /*!< Core clock frequency in clock configuration 0 */
  61:../Generated_Code/PE_LDD.c ****     CPU_BUS_CLK_HZ_CONFIG_0,           /*!< Bus clock frequency in clock configuration 0 */
  62:../Generated_Code/PE_LDD.c ****     CPU_FLEXBUS_CLK_HZ_CONFIG_0,       /*!< Flexbus clock frequency in clock configuration 0 */
  63:../Generated_Code/PE_LDD.c ****     CPU_FLASH_CLK_HZ_CONFIG_0,         /*!< FLASH clock frequency in clock configuration 0 */
  64:../Generated_Code/PE_LDD.c ****     CPU_USB_CLK_HZ_CONFIG_0,           /*!< USB clock frequency in clock configuration 0 */
  65:../Generated_Code/PE_LDD.c ****     CPU_PLL_FLL_CLK_HZ_CONFIG_0,       /*!< PLL/FLL clock frequency in clock configuration 0 */
  66:../Generated_Code/PE_LDD.c ****     CPU_MCGIR_CLK_HZ_CONFIG_0,         /*!< MCG internal reference clock frequency in clock configu
  67:../Generated_Code/PE_LDD.c ****     CPU_OSCER_CLK_HZ_CONFIG_0,         /*!< System OSC external reference clock frequency in clock 
  68:../Generated_Code/PE_LDD.c ****     CPU_ERCLK32K_CLK_HZ_CONFIG_0,      /*!< External reference clock 32k frequency in clock configu
  69:../Generated_Code/PE_LDD.c ****     CPU_MCGFF_CLK_HZ_CONFIG_0          /*!< MCG fixed frequency clock */
  70:../Generated_Code/PE_LDD.c ****   }
  71:../Generated_Code/PE_LDD.c **** };
  72:../Generated_Code/PE_LDD.c **** 
  73:../Generated_Code/PE_LDD.c **** /*
  74:../Generated_Code/PE_LDD.c **** ** ===================================================================
  75:../Generated_Code/PE_LDD.c **** **     Method      :  Cpu_PE_FillMemory (component MKL25Z128LK4)
  76:../Generated_Code/PE_LDD.c **** */
  77:../Generated_Code/PE_LDD.c **** /*!
  78:../Generated_Code/PE_LDD.c **** **     @brief
  79:../Generated_Code/PE_LDD.c **** **         Fills a memory area block by a specified value.
  80:../Generated_Code/PE_LDD.c **** **     @param
  81:../Generated_Code/PE_LDD.c **** **       SourceAddressPtr - Source address pointer.
  82:../Generated_Code/PE_LDD.c **** **     @param
  83:../Generated_Code/PE_LDD.c **** **       c - A value used to fill a memory block.
  84:../Generated_Code/PE_LDD.c **** **     @param
  85:../Generated_Code/PE_LDD.c **** **       len - Length of a memory block to fill.
  86:../Generated_Code/PE_LDD.c **** */
  87:../Generated_Code/PE_LDD.c **** /* ===================================================================*/
  88:../Generated_Code/PE_LDD.c **** void PE_FillMemory(register void* SourceAddressPtr, register uint8_t c, register uint32_t len)
  89:../Generated_Code/PE_LDD.c **** {
  49              		.loc 1 89 0
  50              		.cfi_startproc
  51 0000 90B5     		push	{r4, r7, lr}
  52              	.LCFI0:
  53              		.cfi_def_cfa_offset 12
  54              		.cfi_offset 4, -12
  55              		.cfi_offset 7, -8
  56              		.cfi_offset 14, -4
  57 0002 00AF     		add	r7, sp, #0
  58              	.LCFI1:
  59              		.cfi_def_cfa_register 7
  60 0004 131C     		mov	r3, r2
  90:../Generated_Code/PE_LDD.c ****   register uint8_t *ptr = (uint8_t*)SourceAddressPtr;
  61              		.loc 1 90 0
  62 0006 041C     		mov	r4, r0
  91:../Generated_Code/PE_LDD.c **** 
  92:../Generated_Code/PE_LDD.c ****   if (len > 0U) {
  63              		.loc 1 92 0
  64 0008 002B     		cmp	r3, #0
  65 000a 0AD0     		beq	.L1
  93:../Generated_Code/PE_LDD.c ****     while (len--) {
  66              		.loc 1 93 0
  67 000c 02E0     		b	.L3
  68              	.L4:
  94:../Generated_Code/PE_LDD.c ****       *ptr++ = c;
  69              		.loc 1 94 0
  70 000e 0A1C     		add	r2, r1, #0
  71 0010 2270     		strb	r2, [r4]
  72 0012 0134     		add	r4, r4, #1
  73              	.L3:
  93:../Generated_Code/PE_LDD.c ****     while (len--) {
  74              		.loc 1 93 0
  75 0014 1A1C     		mov	r2, r3
  76 0016 501E     		sub	r0, r2, #1
  77 0018 8241     		sbc	r2, r2, r0
  78 001a D2B2     		uxtb	r2, r2
  79 001c 013B     		sub	r3, r3, #1
  80 001e 002A     		cmp	r2, #0
  81 0020 F5D1     		bne	.L4
  82              	.L1:
  95:../Generated_Code/PE_LDD.c ****     }
  96:../Generated_Code/PE_LDD.c ****   }
  97:../Generated_Code/PE_LDD.c **** }
  83              		.loc 1 97 0
  84 0022 BD46     		mov	sp, r7
  85              		@ sp needed for prologue
  86 0024 90BD     		pop	{r4, r7, pc}
  87              		.cfi_endproc
  88              	.LFE0:
  90 0026 C046     		.section	.text.PE_PeripheralUsed,"ax",%progbits
  91              		.align	2
  92              		.global	PE_PeripheralUsed
  93              		.code	16
  94              		.thumb_func
  96              	PE_PeripheralUsed:
  97              	.LFB1:
  98:../Generated_Code/PE_LDD.c **** 
  99:../Generated_Code/PE_LDD.c **** /*
 100:../Generated_Code/PE_LDD.c **** ** ===================================================================
 101:../Generated_Code/PE_LDD.c **** **     Method      :  Cpu_PE_PeripheralUsed (component MKL25Z128LK4)
 102:../Generated_Code/PE_LDD.c **** */
 103:../Generated_Code/PE_LDD.c **** /*!
 104:../Generated_Code/PE_LDD.c **** **     @brief
 105:../Generated_Code/PE_LDD.c **** **         Returns information whether a peripheral is allocated by PEx 
 106:../Generated_Code/PE_LDD.c **** **         or not.
 107:../Generated_Code/PE_LDD.c **** **     @param
 108:../Generated_Code/PE_LDD.c **** **       PrphBaseAddress - Base address of a peripheral.
 109:../Generated_Code/PE_LDD.c **** **     @return
 110:../Generated_Code/PE_LDD.c **** **       TRUE if a peripheral is used by PEx or FALSE if it isn't used.
 111:../Generated_Code/PE_LDD.c **** */
 112:../Generated_Code/PE_LDD.c **** /* ===================================================================*/
 113:../Generated_Code/PE_LDD.c **** bool PE_PeripheralUsed(uint32_t PrphBaseAddress)
 114:../Generated_Code/PE_LDD.c **** {
  98              		.loc 1 114 0
  99              		.cfi_startproc
 100 0000 80B5     		push	{r7, lr}
 101              	.LCFI2:
 102              		.cfi_def_cfa_offset 8
 103              		.cfi_offset 7, -8
 104              		.cfi_offset 14, -4
 105 0002 84B0     		sub	sp, sp, #16
 106              	.LCFI3:
 107              		.cfi_def_cfa_offset 24
 108 0004 00AF     		add	r7, sp, #0
 109              	.LCFI4:
 110              		.cfi_def_cfa_register 7
 111 0006 7860     		str	r0, [r7, #4]
 115:../Generated_Code/PE_LDD.c ****   bool result = FALSE;
 112              		.loc 1 115 0
 113 0008 3B1C     		mov	r3, r7
 114 000a 0F33     		add	r3, r3, #15
 115 000c 0022     		mov	r2, #0
 116 000e 1A70     		strb	r2, [r3]
 116:../Generated_Code/PE_LDD.c **** 
 117:../Generated_Code/PE_LDD.c ****   switch (PrphBaseAddress) {
 117              		.loc 1 117 0
 118 0010 7B68     		ldr	r3, [r7, #4]
 119 0012 094A     		ldr	r2, .L11
 120 0014 9342     		cmp	r3, r2
 121 0016 02D0     		beq	.L7
 122 0018 084A     		ldr	r2, .L11+4
 123 001a 9342     		cmp	r3, r2
 124 001c 04D1     		bne	.L10
 125              	.L7:
 118:../Generated_Code/PE_LDD.c ****     /* Base address allocated by peripheral(s) UART0 */
 119:../Generated_Code/PE_LDD.c ****     case 0x4006A000UL:
 120:../Generated_Code/PE_LDD.c ****     /* Base address allocated by peripheral(s) SPI1 */
 121:../Generated_Code/PE_LDD.c ****     case 0x40077000UL:
 122:../Generated_Code/PE_LDD.c ****       result = TRUE;
 126              		.loc 1 122 0
 127 001e 3B1C     		mov	r3, r7
 128 0020 0F33     		add	r3, r3, #15
 129 0022 0122     		mov	r2, #1
 130 0024 1A70     		strb	r2, [r3]
 123:../Generated_Code/PE_LDD.c ****       break;
 131              		.loc 1 123 0
 132 0026 00E0     		b	.L8
 133              	.L10:
 124:../Generated_Code/PE_LDD.c ****     default:
 125:../Generated_Code/PE_LDD.c ****       break;
 134              		.loc 1 125 0
 135 0028 C046     		mov	r8, r8
 136              	.L8:
 126:../Generated_Code/PE_LDD.c ****   }
 127:../Generated_Code/PE_LDD.c ****   return result;
 137              		.loc 1 127 0
 138 002a 3B1C     		mov	r3, r7
 139 002c 0F33     		add	r3, r3, #15
 140 002e 1B78     		ldrb	r3, [r3]
 128:../Generated_Code/PE_LDD.c **** }
 141              		.loc 1 128 0
 142 0030 181C     		mov	r0, r3
 143 0032 BD46     		mov	sp, r7
 144 0034 04B0     		add	sp, sp, #16
 145              		@ sp needed for prologue
 146 0036 80BD     		pop	{r7, pc}
 147              	.L12:
 148              		.align	2
 149              	.L11:
 150 0038 00A00640 		.word	1074176000
 151 003c 00700740 		.word	1074229248
 152              		.cfi_endproc
 153              	.LFE1:
 155              		.section	.text.LDD_SetClockConfiguration,"ax",%progbits
 156              		.align	2
 157              		.global	LDD_SetClockConfiguration
 158              		.code	16
 159              		.thumb_func
 161              	LDD_SetClockConfiguration:
 162              	.LFB2:
 129:../Generated_Code/PE_LDD.c **** 
 130:../Generated_Code/PE_LDD.c **** /*
 131:../Generated_Code/PE_LDD.c **** ** ===================================================================
 132:../Generated_Code/PE_LDD.c **** **     Method      :  Cpu_LDD_SetClockConfiguration (component MKL25Z128LK4)
 133:../Generated_Code/PE_LDD.c **** */
 134:../Generated_Code/PE_LDD.c **** /*!
 135:../Generated_Code/PE_LDD.c **** **     @brief
 136:../Generated_Code/PE_LDD.c **** **         Changes the clock configuration of all LDD components in a 
 137:../Generated_Code/PE_LDD.c **** **         project.
 138:../Generated_Code/PE_LDD.c **** **     @param
 139:../Generated_Code/PE_LDD.c **** **       ClockConfiguration - New CPU clock configuration changed by CPU SetClockConfiguration meth
 140:../Generated_Code/PE_LDD.c **** */
 141:../Generated_Code/PE_LDD.c **** /* ===================================================================*/
 142:../Generated_Code/PE_LDD.c **** void LDD_SetClockConfiguration(LDD_TClockConfiguration ClockConfiguration)
 143:../Generated_Code/PE_LDD.c **** {
 163              		.loc 1 143 0
 164              		.cfi_startproc
 165 0000 80B5     		push	{r7, lr}
 166              	.LCFI5:
 167              		.cfi_def_cfa_offset 8
 168              		.cfi_offset 7, -8
 169              		.cfi_offset 14, -4
 170 0002 82B0     		sub	sp, sp, #8
 171              	.LCFI6:
 172              		.cfi_def_cfa_offset 16
 173 0004 00AF     		add	r7, sp, #0
 174              	.LCFI7:
 175              		.cfi_def_cfa_register 7
 176 0006 021C     		mov	r2, r0
 177 0008 FB1D     		add	r3, r7, #7
 178 000a 1A70     		strb	r2, [r3]
 144:../Generated_Code/PE_LDD.c ****   (void)ClockConfiguration;            /*!< Parameter is not used, suppress unused argument warning
 145:../Generated_Code/PE_LDD.c ****   /* Just one clock configuration defined in CPU component. */
 146:../Generated_Code/PE_LDD.c **** }
 179              		.loc 1 146 0
 180 000c BD46     		mov	sp, r7
 181 000e 02B0     		add	sp, sp, #8
 182              		@ sp needed for prologue
 183 0010 80BD     		pop	{r7, pc}
 184              		.cfi_endproc
 185              	.LFE2:
 187 0012 C046     		.text
 188              	.Letext0:
 189              		.file 2 "E:/Freescale/CW MCU v10.5/MCU/ARM_GCC_Support/ewl/EWL_C/include/cstdint"
 190              		.file 3 "../Generated_Code/PE_Types.h"
 191              		.file 4 "../Generated_Code/Cpu.h"
DEFINED SYMBOLS
                            *ABS*:00000000 PE_LDD.c
C:\Users\lab\AppData\Local\Temp\ccHC65UZ.s:22     .bss.PE_LDD_DeviceDataList:00000000 PE_LDD_DeviceDataList
C:\Users\lab\AppData\Local\Temp\ccHC65UZ.s:19     .bss.PE_LDD_DeviceDataList:00000000 $d
C:\Users\lab\AppData\Local\Temp\ccHC65UZ.s:29     .rodata.PE_CpuClockConfigurations:00000000 PE_CpuClockConfigurations
C:\Users\lab\AppData\Local\Temp\ccHC65UZ.s:26     .rodata.PE_CpuClockConfigurations:00000000 $d
C:\Users\lab\AppData\Local\Temp\ccHC65UZ.s:41     .text.PE_FillMemory:00000000 $t
C:\Users\lab\AppData\Local\Temp\ccHC65UZ.s:46     .text.PE_FillMemory:00000000 PE_FillMemory
C:\Users\lab\AppData\Local\Temp\ccHC65UZ.s:91     .text.PE_PeripheralUsed:00000000 $t
C:\Users\lab\AppData\Local\Temp\ccHC65UZ.s:96     .text.PE_PeripheralUsed:00000000 PE_PeripheralUsed
C:\Users\lab\AppData\Local\Temp\ccHC65UZ.s:150    .text.PE_PeripheralUsed:00000038 $d
C:\Users\lab\AppData\Local\Temp\ccHC65UZ.s:156    .text.LDD_SetClockConfiguration:00000000 $t
C:\Users\lab\AppData\Local\Temp\ccHC65UZ.s:161    .text.LDD_SetClockConfiguration:00000000 LDD_SetClockConfiguration
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
