vendor_name = ModelSim
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/seven_segment.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/clock/freq_divider.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/testbench/testbenchCPU.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/twosComp.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux16to1_128bit.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux16to1_28bit.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux4to1_32bit.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux2to1_32bit.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux2to1_3bit.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/adder.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/register_file_module/reg_file.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/instruction_memory_module/ins_memory.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/forward_unit_modules/stage4_forward_unit.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/forward_unit_modules/stage3_forward_unit.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/data_memory_module/data_memory.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/control_unit_module/control_unit.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/branch_select_module/branch_select.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/alu_module/alu.v
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/RV32IM_pipeline.cbx.xml
source_file = 1, C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/test_prog.bin
design_name = system
instance = comp, \inst3|Add0~10\, inst3|Add0~10, system, 1
instance = comp, \inst3|Add0~42\, inst3|Add0~42, system, 1
instance = comp, \inst|PC_PLUS_4[2]~0\, inst|PC_PLUS_4[2]~0, system, 1
instance = comp, \inst|PC_PLUS_4[3]~2\, inst|PC_PLUS_4[3]~2, system, 1
instance = comp, \inst|PC_PLUS_4[4]~4\, inst|PC_PLUS_4[4]~4, system, 1
instance = comp, \inst|PC_PLUS_4[5]~6\, inst|PC_PLUS_4[5]~6, system, 1
instance = comp, \inst|PC_PLUS_4[6]~8\, inst|PC_PLUS_4[6]~8, system, 1
instance = comp, \inst|PC_PLUS_4[7]~10\, inst|PC_PLUS_4[7]~10, system, 1
instance = comp, \inst|PC_PLUS_4[11]~18\, inst|PC_PLUS_4[11]~18, system, 1
instance = comp, \inst|PC_PLUS_4[12]~20\, inst|PC_PLUS_4[12]~20, system, 1
instance = comp, \inst|PC_PLUS_4[13]~22\, inst|PC_PLUS_4[13]~22, system, 1
instance = comp, \inst|PC_PLUS_4[18]~32\, inst|PC_PLUS_4[18]~32, system, 1
instance = comp, \inst|PC_PLUS_4[19]~34\, inst|PC_PLUS_4[19]~34, system, 1
instance = comp, \inst|PC_PLUS_4[23]~42\, inst|PC_PLUS_4[23]~42, system, 1
instance = comp, \inst|PC_PLUS_4[24]~44\, inst|PC_PLUS_4[24]~44, system, 1
instance = comp, \inst|PC_PLUS_4[30]~56\, inst|PC_PLUS_4[30]~56, system, 1
instance = comp, \inst|PC_PLUS_4[31]~58\, inst|PC_PLUS_4[31]~58, system, 1
instance = comp, \inst|PR_DATA_2_S2[2]\, inst|PR_DATA_2_S2[2], system, 1
instance = comp, \inst|PR_DATA_2_S2[5]\, inst|PR_DATA_2_S2[5], system, 1
instance = comp, \inst|PR_DATA_2_S2[6]\, inst|PR_DATA_2_S2[6], system, 1
instance = comp, \inst|PR_DATA_2_S2[7]\, inst|PR_DATA_2_S2[7], system, 1
instance = comp, \inst|PR_DATA_2_S2[10]\, inst|PR_DATA_2_S2[10], system, 1
instance = comp, \inst|PR_DATA_2_S2[11]\, inst|PR_DATA_2_S2[11], system, 1
instance = comp, \inst|PR_DATA_2_S2[12]\, inst|PR_DATA_2_S2[12], system, 1
instance = comp, \inst|PR_DATA_2_S2[23]\, inst|PR_DATA_2_S2[23], system, 1
instance = comp, \inst|PR_DATA_2_S2[22]\, inst|PR_DATA_2_S2[22], system, 1
instance = comp, \inst|PR_DATA_2_S2[25]\, inst|PR_DATA_2_S2[25], system, 1
instance = comp, \inst|PR_DATA_2_S2[26]\, inst|PR_DATA_2_S2[26], system, 1
instance = comp, \inst|PR_DATA_2_S2[29]\, inst|PR_DATA_2_S2[29], system, 1
instance = comp, \inst|PR_DATA_2_S2[28]\, inst|PR_DATA_2_S2[28], system, 1
instance = comp, \inst|myAlu|INTER_ADD[3]~6\, inst|myAlu|INTER_ADD[3]~6, system, 1
instance = comp, \inst|myAlu|INTER_ADD[12]~24\, inst|myAlu|INTER_ADD[12]~24, system, 1
instance = comp, \inst|myAlu|INTER_ADD[18]~36\, inst|myAlu|INTER_ADD[18]~36, system, 1
instance = comp, \inst|myAlu|INTER_ADD[21]~42\, inst|myAlu|INTER_ADD[21]~42, system, 1
instance = comp, \inst3|count[30]\, inst3|count[30], system, 1
instance = comp, \inst3|count[29]\, inst3|count[29], system, 1
instance = comp, \inst3|count[27]\, inst3|count[27], system, 1
instance = comp, \inst3|count[23]\, inst3|count[23], system, 1
instance = comp, \inst3|count[21]\, inst3|count[21], system, 1
instance = comp, \inst3|count[14]\, inst3|count[14], system, 1
instance = comp, \inst3|count[13]\, inst3|count[13], system, 1
instance = comp, \inst3|count[11]\, inst3|count[11], system, 1
instance = comp, \inst3|count[10]\, inst3|count[10], system, 1
instance = comp, \inst3|count[5]\, inst3|count[5], system, 1
instance = comp, \inst3|count[3]\, inst3|count[3], system, 1
instance = comp, \inst3|Equal0~1\, inst3|Equal0~1, system, 1
instance = comp, \inst|PR_ALU_OUT_S4[0]\, inst|PR_ALU_OUT_S4[0], system, 1
instance = comp, \inst|PR_REGISTER_WRITE_ADDR_S5[3]\, inst|PR_REGISTER_WRITE_ADDR_S5[3], system, 1
instance = comp, \inst|myStage3Fowarding|OP1_MUX_OUT[1]~0\, inst|myStage3Fowarding|OP1_MUX_OUT[1]~0, system, 1
instance = comp, \inst|myBranchSelect|Equal0~0\, inst|myBranchSelect|Equal0~0, system, 1
instance = comp, \inst|myBranchSelect|Equal0~1\, inst|myBranchSelect|Equal0~1, system, 1
instance = comp, \inst|regWriteSelMUX|RESULT[5]~5\, inst|regWriteSelMUX|RESULT[5]~5, system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[5]~10\, inst|oparand2_mux_haz|RESULT[5]~10, system, 1
instance = comp, \inst|REG_WRITE_DATA_S5[5]\, inst|REG_WRITE_DATA_S5[5], system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[5]~11\, inst|oparand2_mux_haz|RESULT[5]~11, system, 1
instance = comp, \inst|myBranchSelect|Equal0~2\, inst|myBranchSelect|Equal0~2, system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[6]~12\, inst|oparand2_mux_haz|RESULT[6]~12, system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[6]~13\, inst|oparand2_mux_haz|RESULT[6]~13, system, 1
instance = comp, \inst|PR_ALU_OUT_S4[7]\, inst|PR_ALU_OUT_S4[7], system, 1
instance = comp, \inst|regWriteSelMUX|RESULT[7]~7\, inst|regWriteSelMUX|RESULT[7]~7, system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[7]~14\, inst|oparand2_mux_haz|RESULT[7]~14, system, 1
instance = comp, \inst|REG_WRITE_DATA_S5[7]\, inst|REG_WRITE_DATA_S5[7], system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[7]~15\, inst|oparand2_mux_haz|RESULT[7]~15, system, 1
instance = comp, \inst|myBranchSelect|Equal0~3\, inst|myBranchSelect|Equal0~3, system, 1
instance = comp, \inst|myBranchSelect|Equal0~4\, inst|myBranchSelect|Equal0~4, system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[10]~20\, inst|oparand2_mux_haz|RESULT[10]~20, system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[10]~21\, inst|oparand2_mux_haz|RESULT[10]~21, system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[11]~22\, inst|oparand2_mux_haz|RESULT[11]~22, system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[11]~23\, inst|oparand2_mux_haz|RESULT[11]~23, system, 1
instance = comp, \inst|myBranchSelect|Equal0~6\, inst|myBranchSelect|Equal0~6, system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[12]~24\, inst|oparand2_mux_haz|RESULT[12]~24, system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[12]~25\, inst|oparand2_mux_haz|RESULT[12]~25, system, 1
instance = comp, \inst|PR_DATA_1_S2[13]\, inst|PR_DATA_1_S2[13], system, 1
instance = comp, \inst|PR_DATA_1_S2[14]\, inst|PR_DATA_1_S2[14], system, 1
instance = comp, \inst|PR_DATA_1_S2[20]\, inst|PR_DATA_1_S2[20], system, 1
instance = comp, \inst|PR_ALU_OUT_S4[23]\, inst|PR_ALU_OUT_S4[23], system, 1
instance = comp, \inst|PR_DATA_1_S2[23]\, inst|PR_DATA_1_S2[23], system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[22]~46\, inst|oparand2_mux_haz|RESULT[22]~46, system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[22]~47\, inst|oparand2_mux_haz|RESULT[22]~47, system, 1
instance = comp, \inst|myBranchSelect|Equal0~13\, inst|myBranchSelect|Equal0~13, system, 1
instance = comp, \inst|REG_WRITE_DATA_S5[24]\, inst|REG_WRITE_DATA_S5[24], system, 1
instance = comp, \inst|REG_WRITE_DATA_S5[26]\, inst|REG_WRITE_DATA_S5[26], system, 1
instance = comp, \inst|PR_DATA_1_S2[27]\, inst|PR_DATA_1_S2[27], system, 1
instance = comp, \inst|PR_DATA_1_S2[28]\, inst|PR_DATA_1_S2[28], system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[28]~58\, inst|oparand2_mux_haz|RESULT[28]~58, system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[28]~59\, inst|oparand2_mux_haz|RESULT[28]~59, system, 1
instance = comp, \inst|myBranchSelect|Equal0~18\, inst|myBranchSelect|Equal0~18, system, 1
instance = comp, \inst|oparand2_mux|RESULT[28]~5\, inst|oparand2_mux|RESULT[28]~5, system, 1
instance = comp, \inst|oparand2_mux|RESULT[22]~11\, inst|oparand2_mux|RESULT[22]~11, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~56\, inst|myAlu|ShiftLeft0~56, system, 1
instance = comp, \inst|oparand2_mux|RESULT[15]~18\, inst|oparand2_mux|RESULT[15]~18, system, 1
instance = comp, \inst|oparand2_mux|RESULT[10]~21\, inst|oparand2_mux|RESULT[10]~21, system, 1
instance = comp, \inst|oparand2_mux|RESULT[7]~24\, inst|oparand2_mux|RESULT[7]~24, system, 1
instance = comp, \inst|oparand2_mux|RESULT[6]~25\, inst|oparand2_mux|RESULT[6]~25, system, 1
instance = comp, \inst|oparand2_mux|RESULT[5]~26\, inst|oparand2_mux|RESULT[5]~26, system, 1
instance = comp, \inst|oparand2_mux|RESULT[12]~27\, inst|oparand2_mux|RESULT[12]~27, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~61\, inst|myAlu|ShiftLeft0~61, system, 1
instance = comp, \inst|PR_IMMEDIATE_SELECT_OUT[11]\, inst|PR_IMMEDIATE_SELECT_OUT[11], system, 1
instance = comp, \inst|oparand2_mux|RESULT[11]~28\, inst|oparand2_mux|RESULT[11]~28, system, 1
instance = comp, \inst|myAlu|Mux0~0\, inst|myAlu|Mux0~0, system, 1
instance = comp, \inst|PR_PC_S2[25]\, inst|PR_PC_S2[25], system, 1
instance = comp, \inst|oparand1_mux|RESULT[25]~13\, inst|oparand1_mux|RESULT[25]~13, system, 1
instance = comp, \inst|myAlu|Mux0~1\, inst|myAlu|Mux0~1, system, 1
instance = comp, \inst|myAlu|Mux1~6\, inst|myAlu|Mux1~6, system, 1
instance = comp, \inst|myAlu|Mux1~7\, inst|myAlu|Mux1~7, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~93\, inst|myAlu|ShiftLeft0~93, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~117\, inst|myAlu|ShiftLeft0~117, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~125\, inst|myAlu|ShiftLeft0~125, system, 1
instance = comp, \inst3|count~0\, inst3|count~0, system, 1
instance = comp, \inst3|count~5\, inst3|count~5, system, 1
instance = comp, \inst|myreg|Mux61~0\, inst|myreg|Mux61~0, system, 1
instance = comp, \inst|myreg|REGISTERS[0][4]\, inst|myreg|REGISTERS[0][4], system, 1
instance = comp, \inst|myreg|REGISTERS[1][5]\, inst|myreg|REGISTERS[1][5], system, 1
instance = comp, \inst|myreg|Mux58~0\, inst|myreg|Mux58~0, system, 1
instance = comp, \inst|myreg|Mux57~0\, inst|myreg|Mux57~0, system, 1
instance = comp, \inst|myreg|REGISTERS[1][7]\, inst|myreg|REGISTERS[1][7], system, 1
instance = comp, \inst|myreg|Mux56~0\, inst|myreg|Mux56~0, system, 1
instance = comp, \inst|myreg|REGISTERS[1][8]\, inst|myreg|REGISTERS[1][8], system, 1
instance = comp, \inst|myreg|REGISTERS[0][10]\, inst|myreg|REGISTERS[0][10], system, 1
instance = comp, \inst|myreg|Mux53~0\, inst|myreg|Mux53~0, system, 1
instance = comp, \inst|myreg|Mux52~0\, inst|myreg|Mux52~0, system, 1
instance = comp, \inst|myreg|REGISTERS[0][12]\, inst|myreg|REGISTERS[0][12], system, 1
instance = comp, \inst|myreg|Mux51~0\, inst|myreg|Mux51~0, system, 1
instance = comp, \inst|myreg|Mux18~0\, inst|myreg|Mux18~0, system, 1
instance = comp, \inst|myreg|Mux17~0\, inst|myreg|Mux17~0, system, 1
instance = comp, \inst|myreg|REGISTERS[1][19]\, inst|myreg|REGISTERS[1][19], system, 1
instance = comp, \inst|myreg|Mux11~0\, inst|myreg|Mux11~0, system, 1
instance = comp, \inst|myreg|REGISTERS[1][23]\, inst|myreg|REGISTERS[1][23], system, 1
instance = comp, \inst|myreg|REGISTERS[0][23]\, inst|myreg|REGISTERS[0][23], system, 1
instance = comp, \inst|myreg|Mux8~0\, inst|myreg|Mux8~0, system, 1
instance = comp, \inst|myreg|Mux40~0\, inst|myreg|Mux40~0, system, 1
instance = comp, \inst|myreg|Mux41~0\, inst|myreg|Mux41~0, system, 1
instance = comp, \inst|myreg|REGISTERS[0][25]\, inst|myreg|REGISTERS[0][25], system, 1
instance = comp, \inst|myreg|Mux38~0\, inst|myreg|Mux38~0, system, 1
instance = comp, \inst|myreg|Mux4~0\, inst|myreg|Mux4~0, system, 1
instance = comp, \inst|myreg|Mux37~0\, inst|myreg|Mux37~0, system, 1
instance = comp, \inst|myreg|REGISTERS[1][28]\, inst|myreg|REGISTERS[1][28], system, 1
instance = comp, \inst|myreg|REGISTERS[0][28]\, inst|myreg|REGISTERS[0][28], system, 1
instance = comp, \inst|myreg|Mux3~0\, inst|myreg|Mux3~0, system, 1
instance = comp, \inst|myreg|Mux34~0\, inst|myreg|Mux34~0, system, 1
instance = comp, \inst|myreg|Mux35~0\, inst|myreg|Mux35~0, system, 1
instance = comp, \inst|myreg|REGISTERS[0][31]\, inst|myreg|REGISTERS[0][31], system, 1
instance = comp, \inst|myImmediate|Mux11~0\, inst|myImmediate|Mux11~0, system, 1
instance = comp, \inst|PR_PC_S1[25]\, inst|PR_PC_S1[25], system, 1
instance = comp, \inst1|readdata[22]\, inst1|readdata[22], system, 1
instance = comp, \inst|myreg|REGISTERS~25\, inst|myreg|REGISTERS~25, system, 1
instance = comp, \inst|myreg|REGISTERS~30\, inst|myreg|REGISTERS~30, system, 1
instance = comp, \inst1|Mux15~0\, inst1|Mux15~0, system, 1
instance = comp, \inst|myAlu|Mux1~10\, inst|myAlu|Mux1~10, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~137\, inst|myAlu|ShiftLeft0~137, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~155\, inst|myAlu|ShiftLeft0~155, system, 1
instance = comp, \inst|PR_PC_S1[25]~feeder\, inst|PR_PC_S1[25]~feeder, system, 1
instance = comp, \inst|PR_REGISTER_WRITE_ADDR_S5[3]~feeder\, inst|PR_REGISTER_WRITE_ADDR_S5[3]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[0][4]~feeder\, inst|myreg|REGISTERS[0][4]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[1][5]~feeder\, inst|myreg|REGISTERS[1][5]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[1][7]~feeder\, inst|myreg|REGISTERS[1][7]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[1][8]~feeder\, inst|myreg|REGISTERS[1][8]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[0][10]~feeder\, inst|myreg|REGISTERS[0][10]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[0][12]~feeder\, inst|myreg|REGISTERS[0][12]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[1][19]~feeder\, inst|myreg|REGISTERS[1][19]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[1][23]~feeder\, inst|myreg|REGISTERS[1][23]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[0][23]~feeder\, inst|myreg|REGISTERS[0][23]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[0][25]~feeder\, inst|myreg|REGISTERS[0][25]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[0][28]~feeder\, inst|myreg|REGISTERS[0][28]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[1][28]~feeder\, inst|myreg|REGISTERS[1][28]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[0][31]~feeder\, inst|myreg|REGISTERS[0][31]~feeder, system, 1
instance = comp, \reset_led~output\, reset_led~output, system, 1
instance = comp, \clock_led~output\, clock_led~output, system, 1
instance = comp, \seg_1_A~output\, seg_1_A~output, system, 1
instance = comp, \seg_1_B~output\, seg_1_B~output, system, 1
instance = comp, \seg_1_C~output\, seg_1_C~output, system, 1
instance = comp, \seg_1_D~output\, seg_1_D~output, system, 1
instance = comp, \seg_1_E~output\, seg_1_E~output, system, 1
instance = comp, \seg_1_F~output\, seg_1_F~output, system, 1
instance = comp, \seg_1_G~output\, seg_1_G~output, system, 1
instance = comp, \pc[31]~output\, pc[31]~output, system, 1
instance = comp, \pc[30]~output\, pc[30]~output, system, 1
instance = comp, \pc[29]~output\, pc[29]~output, system, 1
instance = comp, \pc[28]~output\, pc[28]~output, system, 1
instance = comp, \pc[27]~output\, pc[27]~output, system, 1
instance = comp, \pc[26]~output\, pc[26]~output, system, 1
instance = comp, \pc[25]~output\, pc[25]~output, system, 1
instance = comp, \pc[24]~output\, pc[24]~output, system, 1
instance = comp, \pc[23]~output\, pc[23]~output, system, 1
instance = comp, \pc[22]~output\, pc[22]~output, system, 1
instance = comp, \pc[21]~output\, pc[21]~output, system, 1
instance = comp, \pc[20]~output\, pc[20]~output, system, 1
instance = comp, \pc[19]~output\, pc[19]~output, system, 1
instance = comp, \pc[18]~output\, pc[18]~output, system, 1
instance = comp, \pc[17]~output\, pc[17]~output, system, 1
instance = comp, \pc[16]~output\, pc[16]~output, system, 1
instance = comp, \pc[15]~output\, pc[15]~output, system, 1
instance = comp, \pc[14]~output\, pc[14]~output, system, 1
instance = comp, \pc[13]~output\, pc[13]~output, system, 1
instance = comp, \pc[12]~output\, pc[12]~output, system, 1
instance = comp, \pc[11]~output\, pc[11]~output, system, 1
instance = comp, \pc[10]~output\, pc[10]~output, system, 1
instance = comp, \pc[9]~output\, pc[9]~output, system, 1
instance = comp, \pc[8]~output\, pc[8]~output, system, 1
instance = comp, \pc[7]~output\, pc[7]~output, system, 1
instance = comp, \pc[6]~output\, pc[6]~output, system, 1
instance = comp, \pc[5]~output\, pc[5]~output, system, 1
instance = comp, \pc[4]~output\, pc[4]~output, system, 1
instance = comp, \pc[3]~output\, pc[3]~output, system, 1
instance = comp, \pc[2]~output\, pc[2]~output, system, 1
instance = comp, \pc[1]~output\, pc[1]~output, system, 1
instance = comp, \pc[0]~output\, pc[0]~output, system, 1
instance = comp, \reset~input\, reset~input, system, 1
instance = comp, \pin_name1~input\, pin_name1~input, system, 1
instance = comp, \pin_name1~inputclkctrl\, pin_name1~inputclkctrl, system, 1
instance = comp, \inst3|count[0]\, inst3|count[0], system, 1
instance = comp, \inst3|Add0~0\, inst3|Add0~0, system, 1
instance = comp, \inst3|count[1]\, inst3|count[1], system, 1
instance = comp, \inst3|Add0~2\, inst3|Add0~2, system, 1
instance = comp, \inst3|Add0~4\, inst3|Add0~4, system, 1
instance = comp, \inst3|count[2]\, inst3|count[2], system, 1
instance = comp, \inst3|Add0~6\, inst3|Add0~6, system, 1
instance = comp, \inst3|Equal0~0\, inst3|Equal0~0, system, 1
instance = comp, \inst3|Add0~8\, inst3|Add0~8, system, 1
instance = comp, \inst3|count[4]\, inst3|count[4], system, 1
instance = comp, \inst3|Add0~12\, inst3|Add0~12, system, 1
instance = comp, \inst3|count[6]\, inst3|count[6], system, 1
instance = comp, \inst3|Add0~14\, inst3|Add0~14, system, 1
instance = comp, \inst3|count[32]\, inst3|count[32], system, 1
instance = comp, \inst3|Add0~28\, inst3|Add0~28, system, 1
instance = comp, \inst3|Add0~30\, inst3|Add0~30, system, 1
instance = comp, \inst3|Add0~58\, inst3|Add0~58, system, 1
instance = comp, \inst3|Add0~60\, inst3|Add0~60, system, 1
instance = comp, \inst3|Add0~54\, inst3|Add0~54, system, 1
instance = comp, \inst3|Add0~46\, inst3|Add0~46, system, 1
instance = comp, \inst3|Equal0~5\, inst3|Equal0~5, system, 1
instance = comp, \inst3|Equal0~6\, inst3|Equal0~6, system, 1
instance = comp, \inst3|Equal0~7\, inst3|Equal0~7, system, 1
instance = comp, \inst3|Equal0~8\, inst3|Equal0~8, system, 1
instance = comp, \inst3|Equal0~9\, inst3|Equal0~9, system, 1
instance = comp, \inst3|count~3\, inst3|count~3, system, 1
instance = comp, \inst3|count[15]\, inst3|count[15], system, 1
instance = comp, \inst3|Add0~32\, inst3|Add0~32, system, 1
instance = comp, \inst3|count[16]\, inst3|count[16], system, 1
instance = comp, \inst3|Add0~34\, inst3|Add0~34, system, 1
instance = comp, \inst3|count[17]\, inst3|count[17], system, 1
instance = comp, \inst3|Add0~36\, inst3|Add0~36, system, 1
instance = comp, \inst3|count[18]\, inst3|count[18], system, 1
instance = comp, \inst3|Add0~38\, inst3|Add0~38, system, 1
instance = comp, \inst3|count~2\, inst3|count~2, system, 1
instance = comp, \inst3|count[19]\, inst3|count[19], system, 1
instance = comp, \inst3|Add0~40\, inst3|Add0~40, system, 1
instance = comp, \inst3|count~1\, inst3|count~1, system, 1
instance = comp, \inst3|count[20]\, inst3|count[20], system, 1
instance = comp, \inst3|Add0~44\, inst3|Add0~44, system, 1
instance = comp, \inst3|count[22]\, inst3|count[22], system, 1
instance = comp, \inst3|Add0~48\, inst3|Add0~48, system, 1
instance = comp, \inst3|count[24]\, inst3|count[24], system, 1
instance = comp, \inst3|Add0~50\, inst3|Add0~50, system, 1
instance = comp, \inst3|count[25]\, inst3|count[25], system, 1
instance = comp, \inst3|Add0~52\, inst3|Add0~52, system, 1
instance = comp, \inst3|count[26]\, inst3|count[26], system, 1
instance = comp, \inst3|Add0~56\, inst3|Add0~56, system, 1
instance = comp, \inst3|count[28]\, inst3|count[28], system, 1
instance = comp, \inst3|Add0~62\, inst3|Add0~62, system, 1
instance = comp, \inst3|count[31]\, inst3|count[31], system, 1
instance = comp, \inst3|Add0~64\, inst3|Add0~64, system, 1
instance = comp, \inst3|count~7\, inst3|count~7, system, 1
instance = comp, \inst3|count[7]\, inst3|count[7], system, 1
instance = comp, \inst3|Add0~16\, inst3|Add0~16, system, 1
instance = comp, \inst3|count[8]\, inst3|count[8], system, 1
instance = comp, \inst3|Add0~18\, inst3|Add0~18, system, 1
instance = comp, \inst3|count~6\, inst3|count~6, system, 1
instance = comp, \inst3|count[9]\, inst3|count[9], system, 1
instance = comp, \inst3|Add0~20\, inst3|Add0~20, system, 1
instance = comp, \inst3|Add0~22\, inst3|Add0~22, system, 1
instance = comp, \inst3|Add0~24\, inst3|Add0~24, system, 1
instance = comp, \inst3|count~4\, inst3|count~4, system, 1
instance = comp, \inst3|count[12]\, inst3|count[12], system, 1
instance = comp, \inst3|Add0~26\, inst3|Add0~26, system, 1
instance = comp, \inst3|Equal0~3\, inst3|Equal0~3, system, 1
instance = comp, \inst3|Equal0~2\, inst3|Equal0~2, system, 1
instance = comp, \inst3|Equal0~4\, inst3|Equal0~4, system, 1
instance = comp, \inst3|clk_out~0\, inst3|clk_out~0, system, 1
instance = comp, \inst3|clk_out~feeder\, inst3|clk_out~feeder, system, 1
instance = comp, \inst3|clk_out\, inst3|clk_out, system, 1
instance = comp, \inst|PR_BRANCH_SELECT_S2[0]\, inst|PR_BRANCH_SELECT_S2[0], system, 1
instance = comp, \inst|myControl|Equal11~0\, inst|myControl|Equal11~0, system, 1
instance = comp, \inst|PR_BRANCH_SELECT_S2[3]\, inst|PR_BRANCH_SELECT_S2[3], system, 1
instance = comp, \inst|myAlu|INTER_ADD[0]~0\, inst|myAlu|INTER_ADD[0]~0, system, 1
instance = comp, \inst|PR_ALU_OUT_S3[4]\, inst|PR_ALU_OUT_S3[4], system, 1
instance = comp, \inst|PR_ALU_OUT_S4[4]\, inst|PR_ALU_OUT_S4[4], system, 1
instance = comp, \inst|regWriteSelMUX|RESULT[4]~4\, inst|regWriteSelMUX|RESULT[4]~4, system, 1
instance = comp, \inst|REG_WRITE_DATA_S5[4]\, inst|REG_WRITE_DATA_S5[4], system, 1
instance = comp, \inst|myreg|REGISTERS~6\, inst|myreg|REGISTERS~6, system, 1
instance = comp, \inst|myreg|REGISTERS[1][4]~feeder\, inst|myreg|REGISTERS[1][4]~feeder, system, 1
instance = comp, \inst|PR_REGISTER_WRITE_ADDR_S3[3]~feeder\, inst|PR_REGISTER_WRITE_ADDR_S3[3]~feeder, system, 1
instance = comp, \inst|PR_REGISTER_WRITE_ADDR_S3[3]\, inst|PR_REGISTER_WRITE_ADDR_S3[3], system, 1
instance = comp, \inst|PR_REGISTER_WRITE_ADDR_S4[3]\, inst|PR_REGISTER_WRITE_ADDR_S4[3], system, 1
instance = comp, \inst|PR_REG_WRITE_EN_S2~0\, inst|PR_REG_WRITE_EN_S2~0, system, 1
instance = comp, \inst|PR_REG_WRITE_EN_S2\, inst|PR_REG_WRITE_EN_S2, system, 1
instance = comp, \inst|PR_REG_WRITE_EN_S3~feeder\, inst|PR_REG_WRITE_EN_S3~feeder, system, 1
instance = comp, \inst|PR_REG_WRITE_EN_S3\, inst|PR_REG_WRITE_EN_S3, system, 1
instance = comp, \inst|PR_REG_WRITE_EN_S4\, inst|PR_REG_WRITE_EN_S4, system, 1
instance = comp, \inst|myreg|REGISTERS[1][18]~5\, inst|myreg|REGISTERS[1][18]~5, system, 1
instance = comp, \inst|myreg|REGISTERS[1][4]\, inst|myreg|REGISTERS[1][4], system, 1
instance = comp, \inst|myreg|Mux59~0\, inst|myreg|Mux59~0, system, 1
instance = comp, \inst|PR_INSTRUCTION~2\, inst|PR_INSTRUCTION~2, system, 1
instance = comp, \inst|PR_INSTRUCTION[23]\, inst|PR_INSTRUCTION[23], system, 1
instance = comp, \inst|PR_DATA_2_S2[4]\, inst|PR_DATA_2_S2[4], system, 1
instance = comp, \inst|PR_IMMEDIATE_SELECT_OUT[0]\, inst|PR_IMMEDIATE_SELECT_OUT[0], system, 1
instance = comp, \inst|PR_REG_WRITE_EN_S5~feeder\, inst|PR_REG_WRITE_EN_S5~feeder, system, 1
instance = comp, \inst|PR_REG_WRITE_EN_S5\, inst|PR_REG_WRITE_EN_S5, system, 1
instance = comp, \inst1|readdata[7]~feeder\, inst1|readdata[7]~feeder, system, 1
instance = comp, \inst|insReadEn~feeder\, inst|insReadEn~feeder, system, 1
instance = comp, \inst|insReadEn\, inst|insReadEn, system, 1
instance = comp, \inst1|readdata[7]\, inst1|readdata[7], system, 1
instance = comp, \inst|PR_INSTRUCTION~3\, inst|PR_INSTRUCTION~3, system, 1
instance = comp, \inst|PR_INSTRUCTION[15]\, inst|PR_INSTRUCTION[15], system, 1
instance = comp, \inst|REG_READ_ADDR1_S2[0]\, inst|REG_READ_ADDR1_S2[0], system, 1
instance = comp, \inst|PR_REGISTER_WRITE_ADDR_S3[0]\, inst|PR_REGISTER_WRITE_ADDR_S3[0], system, 1
instance = comp, \inst|PR_REGISTER_WRITE_ADDR_S4[0]\, inst|PR_REGISTER_WRITE_ADDR_S4[0], system, 1
instance = comp, \inst|PR_REGISTER_WRITE_ADDR_S5[0]\, inst|PR_REGISTER_WRITE_ADDR_S5[0], system, 1
instance = comp, \inst|myStage3Fowarding|OP2_MUX_OUT[0]~1\, inst|myStage3Fowarding|OP2_MUX_OUT[0]~1, system, 1
instance = comp, \inst|REG_READ_ADDR2_S2[3]\, inst|REG_READ_ADDR2_S2[3], system, 1
instance = comp, \inst|myStage3Fowarding|always0~0\, inst|myStage3Fowarding|always0~0, system, 1
instance = comp, \inst|myStage3Fowarding|OP2_MUX_OUT[1]~3\, inst|myStage3Fowarding|OP2_MUX_OUT[1]~3, system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[4]~8\, inst|oparand2_mux_haz|RESULT[4]~8, system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[4]~9\, inst|oparand2_mux_haz|RESULT[4]~9, system, 1
instance = comp, \inst|oparand2_mux|RESULT[4]~3\, inst|oparand2_mux|RESULT[4]~3, system, 1
instance = comp, \inst|myImmediate|Mux0~0\, inst|myImmediate|Mux0~0, system, 1
instance = comp, \inst|PR_IMMEDIATE_SELECT_OUT[2]\, inst|PR_IMMEDIATE_SELECT_OUT[2], system, 1
instance = comp, \inst|oparand2_mux|RESULT[2]~2\, inst|oparand2_mux|RESULT[2]~2, system, 1
instance = comp, \inst|oparand2_mux|RESULT[1]~0\, inst|oparand2_mux|RESULT[1]~0, system, 1
instance = comp, \inst|myAlu|INTER_ADD[1]~2\, inst|myAlu|INTER_ADD[1]~2, system, 1
instance = comp, \inst|myAlu|INTER_ADD[2]~4\, inst|myAlu|INTER_ADD[2]~4, system, 1
instance = comp, \inst|myAlu|Mux3~12\, inst|myAlu|Mux3~12, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~82\, inst|myAlu|ShiftLeft0~82, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~83\, inst|myAlu|ShiftLeft0~83, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~128\, inst|myAlu|ShiftLeft0~128, system, 1
instance = comp, \inst|myAlu|Mux29~0\, inst|myAlu|Mux29~0, system, 1
instance = comp, \inst|PR_ALU_OUT_S3[2]\, inst|PR_ALU_OUT_S3[2], system, 1
instance = comp, \inst|PR_ALU_OUT_S4[2]\, inst|PR_ALU_OUT_S4[2], system, 1
instance = comp, \inst|regWriteSelMUX|RESULT[2]~2\, inst|regWriteSelMUX|RESULT[2]~2, system, 1
instance = comp, \inst|REG_WRITE_DATA_S5[2]\, inst|REG_WRITE_DATA_S5[2], system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[2]~4\, inst|oparand2_mux_haz|RESULT[2]~4, system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[2]~5\, inst|oparand2_mux_haz|RESULT[2]~5, system, 1
instance = comp, \inst|myAlu|Mux1~3\, inst|myAlu|Mux1~3, system, 1
instance = comp, \inst|myImmediate|Mux3~0\, inst|myImmediate|Mux3~0, system, 1
instance = comp, \inst|PR_IMMEDIATE_SELECT_OUT[3]\, inst|PR_IMMEDIATE_SELECT_OUT[3], system, 1
instance = comp, \inst|regWriteSelMUX|RESULT[3]~3\, inst|regWriteSelMUX|RESULT[3]~3, system, 1
instance = comp, \inst|REG_WRITE_DATA_S5[3]\, inst|REG_WRITE_DATA_S5[3], system, 1
instance = comp, \inst|myreg|REGISTERS[1][3]~feeder\, inst|myreg|REGISTERS[1][3]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[1][3]\, inst|myreg|REGISTERS[1][3], system, 1
instance = comp, \inst|myreg|Mux60~0\, inst|myreg|Mux60~0, system, 1
instance = comp, \inst|PR_DATA_2_S2[3]\, inst|PR_DATA_2_S2[3], system, 1
instance = comp, \inst|myStage3Fowarding|OP2_MUX_OUT[1]~0\, inst|myStage3Fowarding|OP2_MUX_OUT[1]~0, system, 1
instance = comp, \inst|myStage3Fowarding|OP2_MUX_OUT[0]~2\, inst|myStage3Fowarding|OP2_MUX_OUT[0]~2, system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[3]~6\, inst|oparand2_mux_haz|RESULT[3]~6, system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[3]~7\, inst|oparand2_mux_haz|RESULT[3]~7, system, 1
instance = comp, \inst|oparand2_mux|RESULT[3]~31\, inst|oparand2_mux|RESULT[3]~31, system, 1
instance = comp, \inst|PC~0\, inst|PC~0, system, 1
instance = comp, \inst|PC_PLUS_4[1]~60\, inst|PC_PLUS_4[1]~60, system, 1
instance = comp, \inst|PC_PLUS_4[1]\, inst|PC_PLUS_4[1], system, 1
instance = comp, \inst|PR_PC_S1[1]~feeder\, inst|PR_PC_S1[1]~feeder, system, 1
instance = comp, \inst|PR_PC_S1[1]\, inst|PR_PC_S1[1], system, 1
instance = comp, \inst|PR_PC_S2[1]\, inst|PR_PC_S2[1], system, 1
instance = comp, \inst|REG_WRITE_DATA_S5[1]~feeder\, inst|REG_WRITE_DATA_S5[1]~feeder, system, 1
instance = comp, \inst|REG_WRITE_DATA_S5[1]\, inst|REG_WRITE_DATA_S5[1], system, 1
instance = comp, \inst|myStage3Fowarding|OP1_MUX_OUT[0]~1\, inst|myStage3Fowarding|OP1_MUX_OUT[0]~1, system, 1
instance = comp, \inst|myStage3Fowarding|always0~1\, inst|myStage3Fowarding|always0~1, system, 1
instance = comp, \inst|myStage3Fowarding|OP1_MUX_OUT[0]~2\, inst|myStage3Fowarding|OP1_MUX_OUT[0]~2, system, 1
instance = comp, \inst|myreg|REGISTERS~2\, inst|myreg|REGISTERS~2, system, 1
instance = comp, \inst|myreg|REGISTERS[1][1]~feeder\, inst|myreg|REGISTERS[1][1]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[1][1]\, inst|myreg|REGISTERS[1][1], system, 1
instance = comp, \inst|myreg|REGISTERS[0][2]~1\, inst|myreg|REGISTERS[0][2]~1, system, 1
instance = comp, \inst|myreg|REGISTERS[0][1]\, inst|myreg|REGISTERS[0][1], system, 1
instance = comp, \inst|myreg|Mux30~0\, inst|myreg|Mux30~0, system, 1
instance = comp, \inst|PR_DATA_1_S2[1]\, inst|PR_DATA_1_S2[1], system, 1
instance = comp, \inst|myStage3Fowarding|OP1_MUX_OUT[1]~3\, inst|myStage3Fowarding|OP1_MUX_OUT[1]~3, system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[1]~0\, inst|oparand1_mux_haz|RESULT[1]~0, system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[1]~1\, inst|oparand1_mux_haz|RESULT[1]~1, system, 1
instance = comp, \inst|oparand1_mux|RESULT[1]~19\, inst|oparand1_mux|RESULT[1]~19, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~68\, inst|myAlu|ShiftLeft0~68, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~129\, inst|myAlu|ShiftLeft0~129, system, 1
instance = comp, \inst|myAlu|Mux30~0\, inst|myAlu|Mux30~0, system, 1
instance = comp, \inst|PR_ALU_OUT_S3[1]\, inst|PR_ALU_OUT_S3[1], system, 1
instance = comp, \inst|PR_ALU_OUT_S4[1]\, inst|PR_ALU_OUT_S4[1], system, 1
instance = comp, \inst|regWriteSelMUX|RESULT[1]~1\, inst|regWriteSelMUX|RESULT[1]~1, system, 1
instance = comp, \inst|myreg|Mux62~0\, inst|myreg|Mux62~0, system, 1
instance = comp, \inst|PR_DATA_2_S2[1]\, inst|PR_DATA_2_S2[1], system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[1]~2\, inst|oparand2_mux_haz|RESULT[1]~2, system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[1]~3\, inst|oparand2_mux_haz|RESULT[1]~3, system, 1
instance = comp, \inst|PR_PC_S1[6]~feeder\, inst|PR_PC_S1[6]~feeder, system, 1
instance = comp, \inst|PR_PC_S1[6]\, inst|PR_PC_S1[6], system, 1
instance = comp, \inst|PR_PC_S2[6]\, inst|PR_PC_S2[6], system, 1
instance = comp, \inst|PR_ALU_OUT_S3[6]\, inst|PR_ALU_OUT_S3[6], system, 1
instance = comp, \inst|PR_ALU_OUT_S4[6]\, inst|PR_ALU_OUT_S4[6], system, 1
instance = comp, \inst|regWriteSelMUX|RESULT[6]~6\, inst|regWriteSelMUX|RESULT[6]~6, system, 1
instance = comp, \inst|REG_WRITE_DATA_S5[6]\, inst|REG_WRITE_DATA_S5[6], system, 1
instance = comp, \inst|myreg|REGISTERS~8\, inst|myreg|REGISTERS~8, system, 1
instance = comp, \inst|myreg|REGISTERS[1][6]~feeder\, inst|myreg|REGISTERS[1][6]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[1][6]\, inst|myreg|REGISTERS[1][6], system, 1
instance = comp, \inst|myreg|REGISTERS[0][6]~feeder\, inst|myreg|REGISTERS[0][6]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[0][6]\, inst|myreg|REGISTERS[0][6], system, 1
instance = comp, \inst|myreg|Mux25~0\, inst|myreg|Mux25~0, system, 1
instance = comp, \inst|PR_DATA_1_S2[6]\, inst|PR_DATA_1_S2[6], system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[6]~14\, inst|oparand1_mux_haz|RESULT[6]~14, system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[6]~15\, inst|oparand1_mux_haz|RESULT[6]~15, system, 1
instance = comp, \inst|oparand1_mux|RESULT[6]~21\, inst|oparand1_mux|RESULT[6]~21, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~136\, inst|myAlu|ShiftLeft0~136, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~69\, inst|myAlu|ShiftLeft0~69, system, 1
instance = comp, \inst|Add0~32\, inst|Add0~32, system, 1
instance = comp, \inst|PC[2]\, inst|PC[2], system, 1
instance = comp, \inst|PR_PC_S1[2]~feeder\, inst|PR_PC_S1[2]~feeder, system, 1
instance = comp, \inst|PR_PC_S1[2]\, inst|PR_PC_S1[2], system, 1
instance = comp, \inst|PR_PC_S2[2]\, inst|PR_PC_S2[2], system, 1
instance = comp, \inst|myreg|REGISTERS~3\, inst|myreg|REGISTERS~3, system, 1
instance = comp, \inst|myreg|REGISTERS[0][2]\, inst|myreg|REGISTERS[0][2], system, 1
instance = comp, \inst|myreg|REGISTERS[1][2]~feeder\, inst|myreg|REGISTERS[1][2]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[1][2]\, inst|myreg|REGISTERS[1][2], system, 1
instance = comp, \inst|myreg|Mux29~0\, inst|myreg|Mux29~0, system, 1
instance = comp, \inst|PR_DATA_1_S2[2]\, inst|PR_DATA_1_S2[2], system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[2]~6\, inst|oparand1_mux_haz|RESULT[2]~6, system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[2]~7\, inst|oparand1_mux_haz|RESULT[2]~7, system, 1
instance = comp, \inst|oparand1_mux|RESULT[2]~16\, inst|oparand1_mux|RESULT[2]~16, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~67\, inst|myAlu|ShiftLeft0~67, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~135\, inst|myAlu|ShiftLeft0~135, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~70\, inst|myAlu|ShiftLeft0~70, system, 1
instance = comp, \inst|PR_PC_S1[7]~feeder\, inst|PR_PC_S1[7]~feeder, system, 1
instance = comp, \inst|PR_PC_S1[7]\, inst|PR_PC_S1[7], system, 1
instance = comp, \inst|PR_PC_S2[7]\, inst|PR_PC_S2[7], system, 1
instance = comp, \inst|PR_ALU_OUT_S3[7]\, inst|PR_ALU_OUT_S3[7], system, 1
instance = comp, \inst|myreg|REGISTERS~9\, inst|myreg|REGISTERS~9, system, 1
instance = comp, \inst|myreg|REGISTERS[0][7]~feeder\, inst|myreg|REGISTERS[0][7]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[0][7]\, inst|myreg|REGISTERS[0][7], system, 1
instance = comp, \inst|myreg|Mux24~0\, inst|myreg|Mux24~0, system, 1
instance = comp, \inst|PR_DATA_1_S2[7]\, inst|PR_DATA_1_S2[7], system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[7]~12\, inst|oparand1_mux_haz|RESULT[7]~12, system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[7]~13\, inst|oparand1_mux_haz|RESULT[7]~13, system, 1
instance = comp, \inst|oparand1_mux|RESULT[7]~23\, inst|oparand1_mux|RESULT[7]~23, system, 1
instance = comp, \inst|PR_PC_S1[5]\, inst|PR_PC_S1[5], system, 1
instance = comp, \inst|PR_PC_S2[5]\, inst|PR_PC_S2[5], system, 1
instance = comp, \inst|PR_PC_S1[4]~feeder\, inst|PR_PC_S1[4]~feeder, system, 1
instance = comp, \inst|PR_PC_S1[4]\, inst|PR_PC_S1[4], system, 1
instance = comp, \inst|PR_PC_S2[4]\, inst|PR_PC_S2[4], system, 1
instance = comp, \inst|myreg|Mux27~0\, inst|myreg|Mux27~0, system, 1
instance = comp, \inst|PR_DATA_1_S2[4]\, inst|PR_DATA_1_S2[4], system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[4]~10\, inst|oparand1_mux_haz|RESULT[4]~10, system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[4]~11\, inst|oparand1_mux_haz|RESULT[4]~11, system, 1
instance = comp, \inst|oparand1_mux|RESULT[4]~20\, inst|oparand1_mux|RESULT[4]~20, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~148\, inst|myAlu|ShiftLeft0~148, system, 1
instance = comp, \inst|Add0~31\, inst|Add0~31, system, 1
instance = comp, \inst|PC[3]\, inst|PC[3], system, 1
instance = comp, \inst|PR_PC_S1[3]~feeder\, inst|PR_PC_S1[3]~feeder, system, 1
instance = comp, \inst|PR_PC_S1[3]\, inst|PR_PC_S1[3], system, 1
instance = comp, \inst|PR_PC_S2[3]\, inst|PR_PC_S2[3], system, 1
instance = comp, \inst|myreg|Mux28~0\, inst|myreg|Mux28~0, system, 1
instance = comp, \inst|PR_DATA_1_S2[3]\, inst|PR_DATA_1_S2[3], system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[3]~4\, inst|oparand1_mux_haz|RESULT[3]~4, system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[3]~5\, inst|oparand1_mux_haz|RESULT[3]~5, system, 1
instance = comp, \inst|oparand1_mux|RESULT[3]~17\, inst|oparand1_mux|RESULT[3]~17, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~145\, inst|myAlu|ShiftLeft0~145, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~90\, inst|myAlu|ShiftLeft0~90, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~91\, inst|myAlu|ShiftLeft0~91, system, 1
instance = comp, \inst|myAlu|INTER_ADD[4]~8\, inst|myAlu|INTER_ADD[4]~8, system, 1
instance = comp, \inst|myAlu|INTER_ADD[5]~10\, inst|myAlu|INTER_ADD[5]~10, system, 1
instance = comp, \inst|myAlu|Mux26~0\, inst|myAlu|Mux26~0, system, 1
instance = comp, \inst|PR_ALU_OUT_S3[5]\, inst|PR_ALU_OUT_S3[5], system, 1
instance = comp, \inst|PR_ALU_OUT_S4[5]\, inst|PR_ALU_OUT_S4[5], system, 1
instance = comp, \inst|myreg|REGISTERS~7\, inst|myreg|REGISTERS~7, system, 1
instance = comp, \inst|myreg|REGISTERS[0][5]~feeder\, inst|myreg|REGISTERS[0][5]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[0][5]\, inst|myreg|REGISTERS[0][5], system, 1
instance = comp, \inst|myreg|Mux26~0\, inst|myreg|Mux26~0, system, 1
instance = comp, \inst|PR_DATA_1_S2[5]\, inst|PR_DATA_1_S2[5], system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[5]~8\, inst|oparand1_mux_haz|RESULT[5]~8, system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[5]~9\, inst|oparand1_mux_haz|RESULT[5]~9, system, 1
instance = comp, \inst|oparand1_mux|RESULT[5]~22\, inst|oparand1_mux|RESULT[5]~22, system, 1
instance = comp, \inst|myAlu|INTER_ADD[6]~12\, inst|myAlu|INTER_ADD[6]~12, system, 1
instance = comp, \inst|myAlu|INTER_ADD[7]~14\, inst|myAlu|INTER_ADD[7]~14, system, 1
instance = comp, \inst|myAlu|Mux24~0\, inst|myAlu|Mux24~0, system, 1
instance = comp, \inst|Add0~27\, inst|Add0~27, system, 1
instance = comp, \inst|PC[7]\, inst|PC[7], system, 1
instance = comp, \inst|PC_PLUS_4[8]~12\, inst|PC_PLUS_4[8]~12, system, 1
instance = comp, \inst|PC_PLUS_4[9]~14\, inst|PC_PLUS_4[9]~14, system, 1
instance = comp, \inst|PC_PLUS_4[10]~16\, inst|PC_PLUS_4[10]~16, system, 1
instance = comp, \inst|Add0~24\, inst|Add0~24, system, 1
instance = comp, \inst|PC[10]\, inst|PC[10], system, 1
instance = comp, \inst|PR_PC_S1[10]~feeder\, inst|PR_PC_S1[10]~feeder, system, 1
instance = comp, \inst|PR_PC_S1[10]\, inst|PR_PC_S1[10], system, 1
instance = comp, \inst|PR_PC_S2[10]\, inst|PR_PC_S2[10], system, 1
instance = comp, \inst|Add0~26\, inst|Add0~26, system, 1
instance = comp, \inst|PC[8]\, inst|PC[8], system, 1
instance = comp, \inst|PR_PC_S1[8]~feeder\, inst|PR_PC_S1[8]~feeder, system, 1
instance = comp, \inst|PR_PC_S1[8]\, inst|PR_PC_S1[8], system, 1
instance = comp, \inst|PR_PC_S2[8]\, inst|PR_PC_S2[8], system, 1
instance = comp, \inst|myAlu|ShiftLeft0~121\, inst|myAlu|ShiftLeft0~121, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~104\, inst|myAlu|ShiftLeft0~104, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~101\, inst|myAlu|ShiftLeft0~101, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~102\, inst|myAlu|ShiftLeft0~102, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~122\, inst|myAlu|ShiftLeft0~122, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~123\, inst|myAlu|ShiftLeft0~123, system, 1
instance = comp, \inst|myAlu|INTER_ADD[8]~16\, inst|myAlu|INTER_ADD[8]~16, system, 1
instance = comp, \inst|myAlu|Mux23~0\, inst|myAlu|Mux23~0, system, 1
instance = comp, \inst|PR_ALU_OUT_S3[8]\, inst|PR_ALU_OUT_S3[8], system, 1
instance = comp, \inst|PR_ALU_OUT_S4[8]\, inst|PR_ALU_OUT_S4[8], system, 1
instance = comp, \inst|regWriteSelMUX|RESULT[8]~8\, inst|regWriteSelMUX|RESULT[8]~8, system, 1
instance = comp, \inst|REG_WRITE_DATA_S5[8]\, inst|REG_WRITE_DATA_S5[8], system, 1
instance = comp, \inst|myreg|REGISTERS~10\, inst|myreg|REGISTERS~10, system, 1
instance = comp, \inst|myreg|REGISTERS[0][8]~feeder\, inst|myreg|REGISTERS[0][8]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[0][8]\, inst|myreg|REGISTERS[0][8], system, 1
instance = comp, \inst|myreg|Mux23~0\, inst|myreg|Mux23~0, system, 1
instance = comp, \inst|PR_DATA_1_S2[8]\, inst|PR_DATA_1_S2[8], system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[8]~18\, inst|oparand1_mux_haz|RESULT[8]~18, system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[8]~19\, inst|oparand1_mux_haz|RESULT[8]~19, system, 1
instance = comp, \inst|oparand1_mux|RESULT[8]~24\, inst|oparand1_mux|RESULT[8]~24, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~149\, inst|myAlu|ShiftLeft0~149, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~92\, inst|myAlu|ShiftLeft0~92, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~118\, inst|myAlu|ShiftLeft0~118, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~119\, inst|myAlu|ShiftLeft0~119, system, 1
instance = comp, \inst|PR_ALU_OUT_S3[9]\, inst|PR_ALU_OUT_S3[9], system, 1
instance = comp, \inst|PR_ALU_OUT_S4[9]\, inst|PR_ALU_OUT_S4[9], system, 1
instance = comp, \inst|regWriteSelMUX|RESULT[9]~9\, inst|regWriteSelMUX|RESULT[9]~9, system, 1
instance = comp, \inst|REG_WRITE_DATA_S5[9]\, inst|REG_WRITE_DATA_S5[9], system, 1
instance = comp, \inst|myreg|REGISTERS~11\, inst|myreg|REGISTERS~11, system, 1
instance = comp, \inst|myreg|REGISTERS[1][9]~feeder\, inst|myreg|REGISTERS[1][9]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[1][9]\, inst|myreg|REGISTERS[1][9], system, 1
instance = comp, \inst|myreg|REGISTERS[0][9]~feeder\, inst|myreg|REGISTERS[0][9]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[0][9]\, inst|myreg|REGISTERS[0][9], system, 1
instance = comp, \inst|myreg|Mux54~0\, inst|myreg|Mux54~0, system, 1
instance = comp, \inst|PR_DATA_2_S2[9]\, inst|PR_DATA_2_S2[9], system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[9]~18\, inst|oparand2_mux_haz|RESULT[9]~18, system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[9]~19\, inst|oparand2_mux_haz|RESULT[9]~19, system, 1
instance = comp, \inst|oparand2_mux|RESULT[9]~22\, inst|oparand2_mux|RESULT[9]~22, system, 1
instance = comp, \inst|myAlu|INTER_ADD[9]~18\, inst|myAlu|INTER_ADD[9]~18, system, 1
instance = comp, \inst|myAlu|Mux22~0\, inst|myAlu|Mux22~0, system, 1
instance = comp, \inst|Add0~25\, inst|Add0~25, system, 1
instance = comp, \inst|PC[9]\, inst|PC[9], system, 1
instance = comp, \inst|PR_PC_S1[9]\, inst|PR_PC_S1[9], system, 1
instance = comp, \inst|PR_PC_S2[9]\, inst|PR_PC_S2[9], system, 1
instance = comp, \inst|myreg|Mux22~0\, inst|myreg|Mux22~0, system, 1
instance = comp, \inst|PR_DATA_1_S2[9]\, inst|PR_DATA_1_S2[9], system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[9]~16\, inst|oparand1_mux_haz|RESULT[9]~16, system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[9]~17\, inst|oparand1_mux_haz|RESULT[9]~17, system, 1
instance = comp, \inst|oparand1_mux|RESULT[9]~26\, inst|oparand1_mux|RESULT[9]~26, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~146\, inst|myAlu|ShiftLeft0~146, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~86\, inst|myAlu|ShiftLeft0~86, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~115\, inst|myAlu|ShiftLeft0~115, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~116\, inst|myAlu|ShiftLeft0~116, system, 1
instance = comp, \inst|myAlu|INTER_ADD[10]~20\, inst|myAlu|INTER_ADD[10]~20, system, 1
instance = comp, \inst|myAlu|Mux21~0\, inst|myAlu|Mux21~0, system, 1
instance = comp, \inst|PR_ALU_OUT_S3[10]\, inst|PR_ALU_OUT_S3[10], system, 1
instance = comp, \inst|PR_ALU_OUT_S4[10]\, inst|PR_ALU_OUT_S4[10], system, 1
instance = comp, \inst|regWriteSelMUX|RESULT[10]~10\, inst|regWriteSelMUX|RESULT[10]~10, system, 1
instance = comp, \inst|REG_WRITE_DATA_S5[10]\, inst|REG_WRITE_DATA_S5[10], system, 1
instance = comp, \inst|myreg|REGISTERS~12\, inst|myreg|REGISTERS~12, system, 1
instance = comp, \inst|myreg|REGISTERS[1][10]\, inst|myreg|REGISTERS[1][10], system, 1
instance = comp, \inst|myreg|Mux21~0\, inst|myreg|Mux21~0, system, 1
instance = comp, \inst|PR_DATA_1_S2[10]\, inst|PR_DATA_1_S2[10], system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[10]~22\, inst|oparand1_mux_haz|RESULT[10]~22, system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[10]~23\, inst|oparand1_mux_haz|RESULT[10]~23, system, 1
instance = comp, \inst|oparand1_mux|RESULT[10]~25\, inst|oparand1_mux|RESULT[10]~25, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~138\, inst|myAlu|ShiftLeft0~138, system, 1
instance = comp, \inst|myAlu|INTER_ADD[11]~22\, inst|myAlu|INTER_ADD[11]~22, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~112\, inst|myAlu|ShiftLeft0~112, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~113\, inst|myAlu|ShiftLeft0~113, system, 1
instance = comp, \inst|myAlu|Mux20~0\, inst|myAlu|Mux20~0, system, 1
instance = comp, \inst|Add0~23\, inst|Add0~23, system, 1
instance = comp, \inst|PC[11]\, inst|PC[11], system, 1
instance = comp, \inst|PR_PC_S1[11]~feeder\, inst|PR_PC_S1[11]~feeder, system, 1
instance = comp, \inst|PR_PC_S1[11]\, inst|PR_PC_S1[11], system, 1
instance = comp, \inst|PR_PC_S2[11]\, inst|PR_PC_S2[11], system, 1
instance = comp, \inst|PR_ALU_OUT_S3[11]\, inst|PR_ALU_OUT_S3[11], system, 1
instance = comp, \inst|PR_ALU_OUT_S4[11]\, inst|PR_ALU_OUT_S4[11], system, 1
instance = comp, \inst|regWriteSelMUX|RESULT[11]~11\, inst|regWriteSelMUX|RESULT[11]~11, system, 1
instance = comp, \inst|REG_WRITE_DATA_S5[11]\, inst|REG_WRITE_DATA_S5[11], system, 1
instance = comp, \inst|myreg|REGISTERS~13\, inst|myreg|REGISTERS~13, system, 1
instance = comp, \inst|myreg|REGISTERS[0][11]~feeder\, inst|myreg|REGISTERS[0][11]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[0][11]\, inst|myreg|REGISTERS[0][11], system, 1
instance = comp, \inst|myreg|REGISTERS[1][11]~feeder\, inst|myreg|REGISTERS[1][11]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[1][11]\, inst|myreg|REGISTERS[1][11], system, 1
instance = comp, \inst|myreg|Mux20~0\, inst|myreg|Mux20~0, system, 1
instance = comp, \inst|PR_DATA_1_S2[11]\, inst|PR_DATA_1_S2[11], system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[11]~20\, inst|oparand1_mux_haz|RESULT[11]~20, system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[11]~21\, inst|oparand1_mux_haz|RESULT[11]~21, system, 1
instance = comp, \inst|oparand1_mux|RESULT[11]~27\, inst|oparand1_mux|RESULT[11]~27, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~139\, inst|myAlu|ShiftLeft0~139, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~71\, inst|myAlu|ShiftLeft0~71, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~94\, inst|myAlu|ShiftLeft0~94, system, 1
instance = comp, \inst|myAlu|Mux2~0\, inst|myAlu|Mux2~0, system, 1
instance = comp, \inst|PR_ALU_OUT_S3[13]~feeder\, inst|PR_ALU_OUT_S3[13]~feeder, system, 1
instance = comp, \inst|PR_ALU_OUT_S3[13]\, inst|PR_ALU_OUT_S3[13], system, 1
instance = comp, \inst|PR_ALU_OUT_S4[13]\, inst|PR_ALU_OUT_S4[13], system, 1
instance = comp, \inst|myreg|REGISTERS~15\, inst|myreg|REGISTERS~15, system, 1
instance = comp, \inst|myreg|REGISTERS[0][13]\, inst|myreg|REGISTERS[0][13], system, 1
instance = comp, \inst|myreg|REGISTERS[1][13]~feeder\, inst|myreg|REGISTERS[1][13]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[1][13]\, inst|myreg|REGISTERS[1][13], system, 1
instance = comp, \inst|myreg|Mux50~0\, inst|myreg|Mux50~0, system, 1
instance = comp, \inst|PR_DATA_2_S2[13]\, inst|PR_DATA_2_S2[13], system, 1
instance = comp, \inst|regWriteSelMUX|RESULT[13]~13\, inst|regWriteSelMUX|RESULT[13]~13, system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[13]~26\, inst|oparand2_mux_haz|RESULT[13]~26, system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[13]~27\, inst|oparand2_mux_haz|RESULT[13]~27, system, 1
instance = comp, \inst|oparand2_mux|RESULT[13]~20\, inst|oparand2_mux|RESULT[13]~20, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~106\, inst|myAlu|ShiftLeft0~106, system, 1
instance = comp, \inst|myAlu|Mux3~6\, inst|myAlu|Mux3~6, system, 1
instance = comp, \inst|myAlu|Mux19~0\, inst|myAlu|Mux19~0, system, 1
instance = comp, \inst|Add0~22\, inst|Add0~22, system, 1
instance = comp, \inst|PC[12]\, inst|PC[12], system, 1
instance = comp, \inst|PR_PC_S1[12]~feeder\, inst|PR_PC_S1[12]~feeder, system, 1
instance = comp, \inst|PR_PC_S1[12]\, inst|PR_PC_S1[12], system, 1
instance = comp, \inst|PR_PC_S2[12]\, inst|PR_PC_S2[12], system, 1
instance = comp, \inst|PR_ALU_OUT_S3[12]\, inst|PR_ALU_OUT_S3[12], system, 1
instance = comp, \inst|PR_ALU_OUT_S4[12]\, inst|PR_ALU_OUT_S4[12], system, 1
instance = comp, \inst|regWriteSelMUX|RESULT[12]~12\, inst|regWriteSelMUX|RESULT[12]~12, system, 1
instance = comp, \inst|REG_WRITE_DATA_S5[12]\, inst|REG_WRITE_DATA_S5[12], system, 1
instance = comp, \inst|myreg|REGISTERS~14\, inst|myreg|REGISTERS~14, system, 1
instance = comp, \inst|myreg|REGISTERS[1][12]~feeder\, inst|myreg|REGISTERS[1][12]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[1][12]\, inst|myreg|REGISTERS[1][12], system, 1
instance = comp, \inst|myreg|Mux19~0\, inst|myreg|Mux19~0, system, 1
instance = comp, \inst|PR_DATA_1_S2[12]\, inst|PR_DATA_1_S2[12], system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[12]~26\, inst|oparand1_mux_haz|RESULT[12]~26, system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[12]~27\, inst|oparand1_mux_haz|RESULT[12]~27, system, 1
instance = comp, \inst|oparand1_mux|RESULT[12]~28\, inst|oparand1_mux|RESULT[12]~28, system, 1
instance = comp, \inst|myAlu|INTER_ADD[13]~26\, inst|myAlu|INTER_ADD[13]~26, system, 1
instance = comp, \inst|myAlu|Mux18~0\, inst|myAlu|Mux18~0, system, 1
instance = comp, \inst|Add0~21\, inst|Add0~21, system, 1
instance = comp, \inst|PC[13]\, inst|PC[13], system, 1
instance = comp, \inst|PC_PLUS_4[14]~24\, inst|PC_PLUS_4[14]~24, system, 1
instance = comp, \inst|PC_PLUS_4[15]~26\, inst|PC_PLUS_4[15]~26, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~74\, inst|myAlu|ShiftLeft0~74, system, 1
instance = comp, \inst|Add0~20\, inst|Add0~20, system, 1
instance = comp, \inst|PC[14]\, inst|PC[14], system, 1
instance = comp, \inst|PR_PC_S1[14]\, inst|PR_PC_S1[14], system, 1
instance = comp, \inst|PR_PC_S2[14]\, inst|PR_PC_S2[14], system, 1
instance = comp, \inst|REG_WRITE_DATA_S5[14]\, inst|REG_WRITE_DATA_S5[14], system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[14]~30\, inst|oparand1_mux_haz|RESULT[14]~30, system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[14]~31\, inst|oparand1_mux_haz|RESULT[14]~31, system, 1
instance = comp, \inst|oparand1_mux|RESULT[14]~29\, inst|oparand1_mux|RESULT[14]~29, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~140\, inst|myAlu|ShiftLeft0~140, system, 1
instance = comp, \inst|PR_PC_S1[13]~feeder\, inst|PR_PC_S1[13]~feeder, system, 1
instance = comp, \inst|PR_PC_S1[13]\, inst|PR_PC_S1[13], system, 1
instance = comp, \inst|PR_PC_S2[13]\, inst|PR_PC_S2[13], system, 1
instance = comp, \inst|REG_WRITE_DATA_S5[13]\, inst|REG_WRITE_DATA_S5[13], system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[13]~24\, inst|oparand1_mux_haz|RESULT[13]~24, system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[13]~25\, inst|oparand1_mux_haz|RESULT[13]~25, system, 1
instance = comp, \inst|oparand1_mux|RESULT[13]~30\, inst|oparand1_mux|RESULT[13]~30, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~147\, inst|myAlu|ShiftLeft0~147, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~87\, inst|myAlu|ShiftLeft0~87, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~88\, inst|myAlu|ShiftLeft0~88, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~89\, inst|myAlu|ShiftLeft0~89, system, 1
instance = comp, \inst|myAlu|INTER_ADD[14]~28\, inst|myAlu|INTER_ADD[14]~28, system, 1
instance = comp, \inst|myAlu|Mux17~0\, inst|myAlu|Mux17~0, system, 1
instance = comp, \inst|PR_ALU_OUT_S3[14]\, inst|PR_ALU_OUT_S3[14], system, 1
instance = comp, \inst|PR_ALU_OUT_S4[14]~feeder\, inst|PR_ALU_OUT_S4[14]~feeder, system, 1
instance = comp, \inst|PR_ALU_OUT_S4[14]\, inst|PR_ALU_OUT_S4[14], system, 1
instance = comp, \inst|regWriteSelMUX|RESULT[14]~14\, inst|regWriteSelMUX|RESULT[14]~14, system, 1
instance = comp, \inst|myreg|REGISTERS~16\, inst|myreg|REGISTERS~16, system, 1
instance = comp, \inst|myreg|REGISTERS[0][14]~feeder\, inst|myreg|REGISTERS[0][14]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[0][14]\, inst|myreg|REGISTERS[0][14], system, 1
instance = comp, \inst|myreg|REGISTERS[1][14]~feeder\, inst|myreg|REGISTERS[1][14]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[1][14]\, inst|myreg|REGISTERS[1][14], system, 1
instance = comp, \inst|myreg|Mux49~0\, inst|myreg|Mux49~0, system, 1
instance = comp, \inst|PR_DATA_2_S2[14]\, inst|PR_DATA_2_S2[14], system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[14]~28\, inst|oparand2_mux_haz|RESULT[14]~28, system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[14]~29\, inst|oparand2_mux_haz|RESULT[14]~29, system, 1
instance = comp, \inst|oparand2_mux|RESULT[14]~19\, inst|oparand2_mux|RESULT[14]~19, system, 1
instance = comp, \inst|myAlu|INTER_ADD[15]~30\, inst|myAlu|INTER_ADD[15]~30, system, 1
instance = comp, \inst|myAlu|Mux16~0\, inst|myAlu|Mux16~0, system, 1
instance = comp, \inst|Add0~19\, inst|Add0~19, system, 1
instance = comp, \inst|PC[15]\, inst|PC[15], system, 1
instance = comp, \inst|PR_PC_S1[15]~feeder\, inst|PR_PC_S1[15]~feeder, system, 1
instance = comp, \inst|PR_PC_S1[15]\, inst|PR_PC_S1[15], system, 1
instance = comp, \inst|PR_PC_S2[15]\, inst|PR_PC_S2[15], system, 1
instance = comp, \inst|PR_ALU_OUT_S3[15]\, inst|PR_ALU_OUT_S3[15], system, 1
instance = comp, \inst|PR_ALU_OUT_S4[15]\, inst|PR_ALU_OUT_S4[15], system, 1
instance = comp, \inst|regWriteSelMUX|RESULT[15]~15\, inst|regWriteSelMUX|RESULT[15]~15, system, 1
instance = comp, \inst|REG_WRITE_DATA_S5[15]\, inst|REG_WRITE_DATA_S5[15], system, 1
instance = comp, \inst|myreg|REGISTERS~17\, inst|myreg|REGISTERS~17, system, 1
instance = comp, \inst|myreg|REGISTERS[0][15]~feeder\, inst|myreg|REGISTERS[0][15]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[0][15]\, inst|myreg|REGISTERS[0][15], system, 1
instance = comp, \inst|myreg|REGISTERS[1][15]~feeder\, inst|myreg|REGISTERS[1][15]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[1][15]\, inst|myreg|REGISTERS[1][15], system, 1
instance = comp, \inst|myreg|Mux16~0\, inst|myreg|Mux16~0, system, 1
instance = comp, \inst|PR_DATA_1_S2[15]\, inst|PR_DATA_1_S2[15], system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[15]~28\, inst|oparand1_mux_haz|RESULT[15]~28, system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[15]~29\, inst|oparand1_mux_haz|RESULT[15]~29, system, 1
instance = comp, \inst|oparand1_mux|RESULT[15]~31\, inst|oparand1_mux|RESULT[15]~31, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~141\, inst|myAlu|ShiftLeft0~141, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~72\, inst|myAlu|ShiftLeft0~72, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~73\, inst|myAlu|ShiftLeft0~73, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~124\, inst|myAlu|ShiftLeft0~124, system, 1
instance = comp, \inst|PR_ALU_OUT_S3[23]\, inst|PR_ALU_OUT_S3[23], system, 1
instance = comp, \inst|regWriteSelMUX|RESULT[23]~23\, inst|regWriteSelMUX|RESULT[23]~23, system, 1
instance = comp, \inst|REG_WRITE_DATA_S5[23]\, inst|REG_WRITE_DATA_S5[23], system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[23]~44\, inst|oparand2_mux_haz|RESULT[23]~44, system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[23]~45\, inst|oparand2_mux_haz|RESULT[23]~45, system, 1
instance = comp, \inst|oparand2_mux|RESULT[23]~10\, inst|oparand2_mux|RESULT[23]~10, system, 1
instance = comp, \inst|PC_PLUS_4[16]~28\, inst|PC_PLUS_4[16]~28, system, 1
instance = comp, \inst|PC_PLUS_4[17]~30\, inst|PC_PLUS_4[17]~30, system, 1
instance = comp, \inst|PC_PLUS_4[20]~36\, inst|PC_PLUS_4[20]~36, system, 1
instance = comp, \inst|PC_PLUS_4[21]~38\, inst|PC_PLUS_4[21]~38, system, 1
instance = comp, \inst|PR_PC_S1[21]~feeder\, inst|PR_PC_S1[21]~feeder, system, 1
instance = comp, \inst|PR_PC_S1[21]\, inst|PR_PC_S1[21], system, 1
instance = comp, \inst|PR_PC_S2[21]\, inst|PR_PC_S2[21], system, 1
instance = comp, \inst|PR_ALU_OUT_S3[21]\, inst|PR_ALU_OUT_S3[21], system, 1
instance = comp, \inst|myreg|REGISTERS~23\, inst|myreg|REGISTERS~23, system, 1
instance = comp, \inst|myreg|REGISTERS[1][21]~feeder\, inst|myreg|REGISTERS[1][21]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[1][21]\, inst|myreg|REGISTERS[1][21], system, 1
instance = comp, \inst|myreg|REGISTERS[0][21]\, inst|myreg|REGISTERS[0][21], system, 1
instance = comp, \inst|myreg|Mux10~0\, inst|myreg|Mux10~0, system, 1
instance = comp, \inst|PR_DATA_1_S2[21]\, inst|PR_DATA_1_S2[21], system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[21]~42\, inst|oparand1_mux_haz|RESULT[21]~42, system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[21]~43\, inst|oparand1_mux_haz|RESULT[21]~43, system, 1
instance = comp, \inst|oparand1_mux|RESULT[21]~6\, inst|oparand1_mux|RESULT[21]~6, system, 1
instance = comp, \inst|PR_ALU_OUT_S3[17]\, inst|PR_ALU_OUT_S3[17], system, 1
instance = comp, \inst|PR_ALU_OUT_S4[17]\, inst|PR_ALU_OUT_S4[17], system, 1
instance = comp, \inst|regWriteSelMUX|RESULT[17]~17\, inst|regWriteSelMUX|RESULT[17]~17, system, 1
instance = comp, \inst|myreg|REGISTERS~19\, inst|myreg|REGISTERS~19, system, 1
instance = comp, \inst|myreg|REGISTERS[1][17]~feeder\, inst|myreg|REGISTERS[1][17]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[1][17]\, inst|myreg|REGISTERS[1][17], system, 1
instance = comp, \inst|myreg|REGISTERS[0][17]\, inst|myreg|REGISTERS[0][17], system, 1
instance = comp, \inst|myreg|Mux46~0\, inst|myreg|Mux46~0, system, 1
instance = comp, \inst|PR_DATA_2_S2[17]\, inst|PR_DATA_2_S2[17], system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[17]~32\, inst|oparand2_mux_haz|RESULT[17]~32, system, 1
instance = comp, \inst|REG_WRITE_DATA_S5[17]\, inst|REG_WRITE_DATA_S5[17], system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[17]~33\, inst|oparand2_mux_haz|RESULT[17]~33, system, 1
instance = comp, \inst|oparand2_mux|RESULT[17]~16\, inst|oparand2_mux|RESULT[17]~16, system, 1
instance = comp, \inst|myAlu|INTER_ADD[16]~32\, inst|myAlu|INTER_ADD[16]~32, system, 1
instance = comp, \inst|myreg|Mux55~0\, inst|myreg|Mux55~0, system, 1
instance = comp, \inst|PR_DATA_2_S2[8]\, inst|PR_DATA_2_S2[8], system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[8]~16\, inst|oparand2_mux_haz|RESULT[8]~16, system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[8]~17\, inst|oparand2_mux_haz|RESULT[8]~17, system, 1
instance = comp, \inst|oparand2_mux|RESULT[8]~23\, inst|oparand2_mux|RESULT[8]~23, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~60\, inst|myAlu|ShiftLeft0~60, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~75\, inst|myAlu|ShiftLeft0~75, system, 1
instance = comp, \inst|myAlu|Mux1~5\, inst|myAlu|Mux1~5, system, 1
instance = comp, \inst|myAlu|Mux1~4\, inst|myAlu|Mux1~4, system, 1
instance = comp, \inst|myAlu|Mux15~0\, inst|myAlu|Mux15~0, system, 1
instance = comp, \inst|myAlu|Mux15~1\, inst|myAlu|Mux15~1, system, 1
instance = comp, \inst|Add0~18\, inst|Add0~18, system, 1
instance = comp, \inst|PC[16]\, inst|PC[16], system, 1
instance = comp, \inst|PR_PC_S1[16]~feeder\, inst|PR_PC_S1[16]~feeder, system, 1
instance = comp, \inst|PR_PC_S1[16]\, inst|PR_PC_S1[16], system, 1
instance = comp, \inst|PR_PC_S2[16]\, inst|PR_PC_S2[16], system, 1
instance = comp, \inst|PR_ALU_OUT_S3[16]\, inst|PR_ALU_OUT_S3[16], system, 1
instance = comp, \inst|PR_ALU_OUT_S4[16]~feeder\, inst|PR_ALU_OUT_S4[16]~feeder, system, 1
instance = comp, \inst|PR_ALU_OUT_S4[16]\, inst|PR_ALU_OUT_S4[16], system, 1
instance = comp, \inst|regWriteSelMUX|RESULT[16]~16\, inst|regWriteSelMUX|RESULT[16]~16, system, 1
instance = comp, \inst|REG_WRITE_DATA_S5[16]\, inst|REG_WRITE_DATA_S5[16], system, 1
instance = comp, \inst|myreg|REGISTERS~18\, inst|myreg|REGISTERS~18, system, 1
instance = comp, \inst|myreg|REGISTERS[0][16]~feeder\, inst|myreg|REGISTERS[0][16]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[0][16]\, inst|myreg|REGISTERS[0][16], system, 1
instance = comp, \inst|myreg|REGISTERS[1][16]~feeder\, inst|myreg|REGISTERS[1][16]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[1][16]\, inst|myreg|REGISTERS[1][16], system, 1
instance = comp, \inst|myreg|Mux15~0\, inst|myreg|Mux15~0, system, 1
instance = comp, \inst|PR_DATA_1_S2[16]\, inst|PR_DATA_1_S2[16], system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[16]~32\, inst|oparand1_mux_haz|RESULT[16]~32, system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[16]~33\, inst|oparand1_mux_haz|RESULT[16]~33, system, 1
instance = comp, \inst|oparand1_mux|RESULT[16]~0\, inst|oparand1_mux|RESULT[16]~0, system, 1
instance = comp, \inst|myAlu|INTER_ADD[17]~34\, inst|myAlu|INTER_ADD[17]~34, system, 1
instance = comp, \inst|myAlu|Mux14~0\, inst|myAlu|Mux14~0, system, 1
instance = comp, \inst|myAlu|Mux14~1\, inst|myAlu|Mux14~1, system, 1
instance = comp, \inst|Add0~17\, inst|Add0~17, system, 1
instance = comp, \inst|PC[17]\, inst|PC[17], system, 1
instance = comp, \inst|PR_PC_S1[17]~feeder\, inst|PR_PC_S1[17]~feeder, system, 1
instance = comp, \inst|PR_PC_S1[17]\, inst|PR_PC_S1[17], system, 1
instance = comp, \inst|PR_PC_S2[17]\, inst|PR_PC_S2[17], system, 1
instance = comp, \inst|myreg|Mux14~0\, inst|myreg|Mux14~0, system, 1
instance = comp, \inst|PR_DATA_1_S2[17]\, inst|PR_DATA_1_S2[17], system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[17]~34\, inst|oparand1_mux_haz|RESULT[17]~34, system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[17]~35\, inst|oparand1_mux_haz|RESULT[17]~35, system, 1
instance = comp, \inst|oparand1_mux|RESULT[17]~2\, inst|oparand1_mux|RESULT[17]~2, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~131\, inst|myAlu|ShiftLeft0~131, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~52\, inst|myAlu|ShiftLeft0~52, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~111\, inst|myAlu|ShiftLeft0~111, system, 1
instance = comp, \inst|PR_ALU_OUT_S3[19]\, inst|PR_ALU_OUT_S3[19], system, 1
instance = comp, \inst|PR_ALU_OUT_S4[19]\, inst|PR_ALU_OUT_S4[19], system, 1
instance = comp, \inst|regWriteSelMUX|RESULT[19]~19\, inst|regWriteSelMUX|RESULT[19]~19, system, 1
instance = comp, \inst|REG_WRITE_DATA_S5[19]\, inst|REG_WRITE_DATA_S5[19], system, 1
instance = comp, \inst|myreg|REGISTERS~21\, inst|myreg|REGISTERS~21, system, 1
instance = comp, \inst|myreg|REGISTERS[0][19]~feeder\, inst|myreg|REGISTERS[0][19]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[0][19]\, inst|myreg|REGISTERS[0][19], system, 1
instance = comp, \inst|myreg|Mux44~0\, inst|myreg|Mux44~0, system, 1
instance = comp, \inst|PR_DATA_2_S2[19]\, inst|PR_DATA_2_S2[19], system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[19]~36\, inst|oparand2_mux_haz|RESULT[19]~36, system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[19]~37\, inst|oparand2_mux_haz|RESULT[19]~37, system, 1
instance = comp, \inst|oparand2_mux|RESULT[19]~14\, inst|oparand2_mux|RESULT[19]~14, system, 1
instance = comp, \inst|myAlu|Mux13~0\, inst|myAlu|Mux13~0, system, 1
instance = comp, \inst|myAlu|Mux13~1\, inst|myAlu|Mux13~1, system, 1
instance = comp, \inst|PR_ALU_OUT_S3[18]\, inst|PR_ALU_OUT_S3[18], system, 1
instance = comp, \inst|PR_ALU_OUT_S4[18]~feeder\, inst|PR_ALU_OUT_S4[18]~feeder, system, 1
instance = comp, \inst|PR_ALU_OUT_S4[18]\, inst|PR_ALU_OUT_S4[18], system, 1
instance = comp, \inst|myreg|REGISTERS~20\, inst|myreg|REGISTERS~20, system, 1
instance = comp, \inst|myreg|REGISTERS[0][18]~feeder\, inst|myreg|REGISTERS[0][18]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[0][18]\, inst|myreg|REGISTERS[0][18], system, 1
instance = comp, \inst|myreg|REGISTERS[1][18]~feeder\, inst|myreg|REGISTERS[1][18]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[1][18]\, inst|myreg|REGISTERS[1][18], system, 1
instance = comp, \inst|myreg|Mux45~0\, inst|myreg|Mux45~0, system, 1
instance = comp, \inst|PR_DATA_2_S2[18]\, inst|PR_DATA_2_S2[18], system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[18]~38\, inst|oparand2_mux_haz|RESULT[18]~38, system, 1
instance = comp, \inst|regWriteSelMUX|RESULT[18]~18\, inst|regWriteSelMUX|RESULT[18]~18, system, 1
instance = comp, \inst|REG_WRITE_DATA_S5[18]\, inst|REG_WRITE_DATA_S5[18], system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[18]~39\, inst|oparand2_mux_haz|RESULT[18]~39, system, 1
instance = comp, \inst|oparand2_mux|RESULT[18]~15\, inst|oparand2_mux|RESULT[18]~15, system, 1
instance = comp, \inst|myAlu|INTER_ADD[19]~38\, inst|myAlu|INTER_ADD[19]~38, system, 1
instance = comp, \inst|myAlu|Mux12~0\, inst|myAlu|Mux12~0, system, 1
instance = comp, \inst|myAlu|Mux12~1\, inst|myAlu|Mux12~1, system, 1
instance = comp, \inst|Add0~15\, inst|Add0~15, system, 1
instance = comp, \inst|PC[19]\, inst|PC[19], system, 1
instance = comp, \inst|PR_PC_S1[19]~feeder\, inst|PR_PC_S1[19]~feeder, system, 1
instance = comp, \inst|PR_PC_S1[19]\, inst|PR_PC_S1[19], system, 1
instance = comp, \inst|PR_PC_S2[19]\, inst|PR_PC_S2[19], system, 1
instance = comp, \inst|myreg|Mux12~0\, inst|myreg|Mux12~0, system, 1
instance = comp, \inst|PR_DATA_1_S2[19]\, inst|PR_DATA_1_S2[19], system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[19]~38\, inst|oparand1_mux_haz|RESULT[19]~38, system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[19]~39\, inst|oparand1_mux_haz|RESULT[19]~39, system, 1
instance = comp, \inst|oparand1_mux|RESULT[19]~3\, inst|oparand1_mux|RESULT[19]~3, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~143\, inst|myAlu|ShiftLeft0~143, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~126\, inst|myAlu|ShiftLeft0~126, system, 1
instance = comp, \inst|myAlu|INTER_ADD[20]~40\, inst|myAlu|INTER_ADD[20]~40, system, 1
instance = comp, \inst|myAlu|Mux11~0\, inst|myAlu|Mux11~0, system, 1
instance = comp, \inst|myAlu|Mux11~1\, inst|myAlu|Mux11~1, system, 1
instance = comp, \inst|Add0~14\, inst|Add0~14, system, 1
instance = comp, \inst|PC[20]\, inst|PC[20], system, 1
instance = comp, \inst|PR_PC_S1[20]\, inst|PR_PC_S1[20], system, 1
instance = comp, \inst|PR_PC_S2[20]\, inst|PR_PC_S2[20], system, 1
instance = comp, \inst|oparand1_mux|RESULT[20]~4\, inst|oparand1_mux|RESULT[20]~4, system, 1
instance = comp, \inst|Add0~16\, inst|Add0~16, system, 1
instance = comp, \inst|PC[18]\, inst|PC[18], system, 1
instance = comp, \inst|PR_PC_S1[18]\, inst|PR_PC_S1[18], system, 1
instance = comp, \inst|PR_PC_S2[18]\, inst|PR_PC_S2[18], system, 1
instance = comp, \inst|myreg|Mux13~0\, inst|myreg|Mux13~0, system, 1
instance = comp, \inst|PR_DATA_1_S2[18]\, inst|PR_DATA_1_S2[18], system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[18]~36\, inst|oparand1_mux_haz|RESULT[18]~36, system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[18]~37\, inst|oparand1_mux_haz|RESULT[18]~37, system, 1
instance = comp, \inst|oparand1_mux|RESULT[18]~1\, inst|oparand1_mux|RESULT[18]~1, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~153\, inst|myAlu|ShiftLeft0~153, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~98\, inst|myAlu|ShiftLeft0~98, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~152\, inst|myAlu|ShiftLeft0~152, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~142\, inst|myAlu|ShiftLeft0~142, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~97\, inst|myAlu|ShiftLeft0~97, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~99\, inst|myAlu|ShiftLeft0~99, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~154\, inst|myAlu|ShiftLeft0~154, system, 1
instance = comp, \inst|myAlu|Mux10~0\, inst|myAlu|Mux10~0, system, 1
instance = comp, \inst|myAlu|Mux10~1\, inst|myAlu|Mux10~1, system, 1
instance = comp, \inst|Add0~13\, inst|Add0~13, system, 1
instance = comp, \inst|PC[21]\, inst|PC[21], system, 1
instance = comp, \inst|PC_PLUS_4[22]~40\, inst|PC_PLUS_4[22]~40, system, 1
instance = comp, \inst|PR_ALU_OUT_S4[21]\, inst|PR_ALU_OUT_S4[21], system, 1
instance = comp, \inst|regWriteSelMUX|RESULT[21]~21\, inst|regWriteSelMUX|RESULT[21]~21, system, 1
instance = comp, \inst|REG_WRITE_DATA_S5[21]\, inst|REG_WRITE_DATA_S5[21], system, 1
instance = comp, \inst|myreg|Mux42~0\, inst|myreg|Mux42~0, system, 1
instance = comp, \inst|PR_DATA_2_S2[21]\, inst|PR_DATA_2_S2[21], system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[21]~40\, inst|oparand2_mux_haz|RESULT[21]~40, system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[21]~41\, inst|oparand2_mux_haz|RESULT[21]~41, system, 1
instance = comp, \inst|oparand2_mux|RESULT[21]~12\, inst|oparand2_mux|RESULT[21]~12, system, 1
instance = comp, \inst|myAlu|INTER_ADD[22]~44\, inst|myAlu|INTER_ADD[22]~44, system, 1
instance = comp, \inst|myAlu|Mux9~0\, inst|myAlu|Mux9~0, system, 1
instance = comp, \inst|myAlu|Mux9~1\, inst|myAlu|Mux9~1, system, 1
instance = comp, \inst|Add0~12\, inst|Add0~12, system, 1
instance = comp, \inst|PC[22]\, inst|PC[22], system, 1
instance = comp, \inst|PR_PC_S1[22]~feeder\, inst|PR_PC_S1[22]~feeder, system, 1
instance = comp, \inst|PR_PC_S1[22]\, inst|PR_PC_S1[22], system, 1
instance = comp, \inst|PR_PC_S2[22]\, inst|PR_PC_S2[22], system, 1
instance = comp, \inst|regWriteSelMUX|RESULT[22]~22\, inst|regWriteSelMUX|RESULT[22]~22, system, 1
instance = comp, \inst|REG_WRITE_DATA_S5[22]\, inst|REG_WRITE_DATA_S5[22], system, 1
instance = comp, \inst|PR_ALU_OUT_S3[22]\, inst|PR_ALU_OUT_S3[22], system, 1
instance = comp, \inst|PR_ALU_OUT_S4[22]\, inst|PR_ALU_OUT_S4[22], system, 1
instance = comp, \inst|myreg|REGISTERS~24\, inst|myreg|REGISTERS~24, system, 1
instance = comp, \inst|myreg|REGISTERS[0][22]~feeder\, inst|myreg|REGISTERS[0][22]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[0][22]\, inst|myreg|REGISTERS[0][22], system, 1
instance = comp, \inst|myreg|REGISTERS[1][22]~feeder\, inst|myreg|REGISTERS[1][22]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[1][22]\, inst|myreg|REGISTERS[1][22], system, 1
instance = comp, \inst|myreg|Mux9~0\, inst|myreg|Mux9~0, system, 1
instance = comp, \inst|PR_DATA_1_S2[22]\, inst|PR_DATA_1_S2[22], system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[22]~44\, inst|oparand1_mux_haz|RESULT[22]~44, system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[22]~45\, inst|oparand1_mux_haz|RESULT[22]~45, system, 1
instance = comp, \inst|oparand1_mux|RESULT[22]~5\, inst|oparand1_mux|RESULT[22]~5, system, 1
instance = comp, \inst|myAlu|INTER_ADD[23]~46\, inst|myAlu|INTER_ADD[23]~46, system, 1
instance = comp, \inst|myAlu|Mux8~0\, inst|myAlu|Mux8~0, system, 1
instance = comp, \inst|myAlu|Mux8~1\, inst|myAlu|Mux8~1, system, 1
instance = comp, \inst|Add0~11\, inst|Add0~11, system, 1
instance = comp, \inst|PC[23]\, inst|PC[23], system, 1
instance = comp, \inst|PC_PLUS_4[25]~46\, inst|PC_PLUS_4[25]~46, system, 1
instance = comp, \inst|PC_PLUS_4[26]~48\, inst|PC_PLUS_4[26]~48, system, 1
instance = comp, \inst|Add0~8\, inst|Add0~8, system, 1
instance = comp, \inst|PC[26]\, inst|PC[26], system, 1
instance = comp, \inst|PR_PC_S1[26]~feeder\, inst|PR_PC_S1[26]~feeder, system, 1
instance = comp, \inst|PR_PC_S1[26]\, inst|PR_PC_S1[26], system, 1
instance = comp, \inst|PR_PC_S2[26]\, inst|PR_PC_S2[26], system, 1
instance = comp, \inst|myreg|REGISTERS~28\, inst|myreg|REGISTERS~28, system, 1
instance = comp, \inst|myreg|REGISTERS[1][26]~feeder\, inst|myreg|REGISTERS[1][26]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[1][26]\, inst|myreg|REGISTERS[1][26], system, 1
instance = comp, \inst|myreg|REGISTERS[0][26]~feeder\, inst|myreg|REGISTERS[0][26]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[0][26]\, inst|myreg|REGISTERS[0][26], system, 1
instance = comp, \inst|myreg|Mux5~0\, inst|myreg|Mux5~0, system, 1
instance = comp, \inst|PR_DATA_1_S2[26]\, inst|PR_DATA_1_S2[26], system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[26]~52\, inst|oparand1_mux_haz|RESULT[26]~52, system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[26]~53\, inst|oparand1_mux_haz|RESULT[26]~53, system, 1
instance = comp, \inst|oparand1_mux|RESULT[26]~14\, inst|oparand1_mux|RESULT[26]~14, system, 1
instance = comp, \inst|myAlu|Mux6~4\, inst|myAlu|Mux6~4, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~109\, inst|myAlu|ShiftLeft0~109, system, 1
instance = comp, \inst|Add0~10\, inst|Add0~10, system, 1
instance = comp, \inst|PC[24]\, inst|PC[24], system, 1
instance = comp, \inst|PR_PC_S1[24]~feeder\, inst|PR_PC_S1[24]~feeder, system, 1
instance = comp, \inst|PR_PC_S1[24]\, inst|PR_PC_S1[24], system, 1
instance = comp, \inst|PR_PC_S2[24]\, inst|PR_PC_S2[24], system, 1
instance = comp, \inst|myreg|REGISTERS~26\, inst|myreg|REGISTERS~26, system, 1
instance = comp, \inst|myreg|REGISTERS[1][24]~feeder\, inst|myreg|REGISTERS[1][24]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[1][24]\, inst|myreg|REGISTERS[1][24], system, 1
instance = comp, \inst|myreg|REGISTERS[0][24]~feeder\, inst|myreg|REGISTERS[0][24]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[0][24]\, inst|myreg|REGISTERS[0][24], system, 1
instance = comp, \inst|myreg|Mux7~0\, inst|myreg|Mux7~0, system, 1
instance = comp, \inst|PR_DATA_1_S2[24]\, inst|PR_DATA_1_S2[24], system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[24]~48\, inst|oparand1_mux_haz|RESULT[24]~48, system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[24]~49\, inst|oparand1_mux_haz|RESULT[24]~49, system, 1
instance = comp, \inst|oparand1_mux|RESULT[24]~12\, inst|oparand1_mux|RESULT[24]~12, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~151\, inst|myAlu|ShiftLeft0~151, system, 1
instance = comp, \inst|PR_PC_S1[23]~feeder\, inst|PR_PC_S1[23]~feeder, system, 1
instance = comp, \inst|PR_PC_S1[23]\, inst|PR_PC_S1[23], system, 1
instance = comp, \inst|PR_PC_S2[23]\, inst|PR_PC_S2[23], system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[23]~46\, inst|oparand1_mux_haz|RESULT[23]~46, system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[23]~47\, inst|oparand1_mux_haz|RESULT[23]~47, system, 1
instance = comp, \inst|oparand1_mux|RESULT[23]~7\, inst|oparand1_mux|RESULT[23]~7, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~133\, inst|myAlu|ShiftLeft0~133, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~107\, inst|myAlu|ShiftLeft0~107, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~150\, inst|myAlu|ShiftLeft0~150, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~105\, inst|myAlu|ShiftLeft0~105, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~108\, inst|myAlu|ShiftLeft0~108, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~120\, inst|myAlu|ShiftLeft0~120, system, 1
instance = comp, \inst|myAlu|Mux7~1\, inst|myAlu|Mux7~1, system, 1
instance = comp, \inst|myAlu|Mux7~2\, inst|myAlu|Mux7~2, system, 1
instance = comp, \inst|myAlu|INTER_ADD[24]~48\, inst|myAlu|INTER_ADD[24]~48, system, 1
instance = comp, \inst|myAlu|Mux7~3\, inst|myAlu|Mux7~3, system, 1
instance = comp, \inst|PR_ALU_OUT_S3[24]~feeder\, inst|PR_ALU_OUT_S3[24]~feeder, system, 1
instance = comp, \inst|PR_ALU_OUT_S3[24]\, inst|PR_ALU_OUT_S3[24], system, 1
instance = comp, \inst|PR_ALU_OUT_S4[24]\, inst|PR_ALU_OUT_S4[24], system, 1
instance = comp, \inst|regWriteSelMUX|RESULT[24]~24\, inst|regWriteSelMUX|RESULT[24]~24, system, 1
instance = comp, \inst|myreg|Mux39~0\, inst|myreg|Mux39~0, system, 1
instance = comp, \inst|PR_DATA_2_S2[24]\, inst|PR_DATA_2_S2[24], system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[24]~50\, inst|oparand2_mux_haz|RESULT[24]~50, system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[24]~51\, inst|oparand2_mux_haz|RESULT[24]~51, system, 1
instance = comp, \inst|oparand2_mux|RESULT[24]~9\, inst|oparand2_mux|RESULT[24]~9, system, 1
instance = comp, \inst|myAlu|INTER_ADD[25]~50\, inst|myAlu|INTER_ADD[25]~50, system, 1
instance = comp, \inst|myAlu|Mux6~8\, inst|myAlu|Mux6~8, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~95\, inst|myAlu|ShiftLeft0~95, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~96\, inst|myAlu|ShiftLeft0~96, system, 1
instance = comp, \inst|myAlu|Mux6~5\, inst|myAlu|Mux6~5, system, 1
instance = comp, \inst|myAlu|Mux6~6\, inst|myAlu|Mux6~6, system, 1
instance = comp, \inst|myAlu|Mux6~7\, inst|myAlu|Mux6~7, system, 1
instance = comp, \inst|PR_ALU_OUT_S3[25]\, inst|PR_ALU_OUT_S3[25], system, 1
instance = comp, \inst|PR_ALU_OUT_S4[25]\, inst|PR_ALU_OUT_S4[25], system, 1
instance = comp, \inst|regWriteSelMUX|RESULT[25]~25\, inst|regWriteSelMUX|RESULT[25]~25, system, 1
instance = comp, \inst|REG_WRITE_DATA_S5[25]\, inst|REG_WRITE_DATA_S5[25], system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[25]~48\, inst|oparand2_mux_haz|RESULT[25]~48, system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[25]~49\, inst|oparand2_mux_haz|RESULT[25]~49, system, 1
instance = comp, \inst|oparand2_mux|RESULT[25]~8\, inst|oparand2_mux|RESULT[25]~8, system, 1
instance = comp, \inst|myAlu|INTER_ADD[26]~52\, inst|myAlu|INTER_ADD[26]~52, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~80\, inst|myAlu|ShiftLeft0~80, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~81\, inst|myAlu|ShiftLeft0~81, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~144\, inst|myAlu|ShiftLeft0~144, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~130\, inst|myAlu|ShiftLeft0~130, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~76\, inst|myAlu|ShiftLeft0~76, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~114\, inst|myAlu|ShiftLeft0~114, system, 1
instance = comp, \inst|myAlu|Mux5~0\, inst|myAlu|Mux5~0, system, 1
instance = comp, \inst|myAlu|Mux5~1\, inst|myAlu|Mux5~1, system, 1
instance = comp, \inst|myAlu|Mux5~2\, inst|myAlu|Mux5~2, system, 1
instance = comp, \inst|PR_ALU_OUT_S3[26]\, inst|PR_ALU_OUT_S3[26], system, 1
instance = comp, \inst|PR_ALU_OUT_S4[26]\, inst|PR_ALU_OUT_S4[26], system, 1
instance = comp, \inst|regWriteSelMUX|RESULT[26]~26\, inst|regWriteSelMUX|RESULT[26]~26, system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[26]~54\, inst|oparand2_mux_haz|RESULT[26]~54, system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[26]~55\, inst|oparand2_mux_haz|RESULT[26]~55, system, 1
instance = comp, \inst|oparand2_mux|RESULT[26]~7\, inst|oparand2_mux|RESULT[26]~7, system, 1
instance = comp, \inst|PC_PLUS_4[27]~50\, inst|PC_PLUS_4[27]~50, system, 1
instance = comp, \inst|Add0~7\, inst|Add0~7, system, 1
instance = comp, \inst|PC[27]\, inst|PC[27], system, 1
instance = comp, \inst|PR_PC_S1[27]~feeder\, inst|PR_PC_S1[27]~feeder, system, 1
instance = comp, \inst|PR_PC_S1[27]\, inst|PR_PC_S1[27], system, 1
instance = comp, \inst|PR_PC_S2[27]\, inst|PR_PC_S2[27], system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[27]~54\, inst|oparand1_mux_haz|RESULT[27]~54, system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[27]~55\, inst|oparand1_mux_haz|RESULT[27]~55, system, 1
instance = comp, \inst|oparand1_mux|RESULT[27]~15\, inst|oparand1_mux|RESULT[27]~15, system, 1
instance = comp, \inst|myAlu|INTER_ADD[27]~54\, inst|myAlu|INTER_ADD[27]~54, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~66\, inst|myAlu|ShiftLeft0~66, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~65\, inst|myAlu|ShiftLeft0~65, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~134\, inst|myAlu|ShiftLeft0~134, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~132\, inst|myAlu|ShiftLeft0~132, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~53\, inst|myAlu|ShiftLeft0~53, system, 1
instance = comp, \inst|myAlu|Mux4~0\, inst|myAlu|Mux4~0, system, 1
instance = comp, \inst|myAlu|Mux4~1\, inst|myAlu|Mux4~1, system, 1
instance = comp, \inst|myAlu|Mux4~2\, inst|myAlu|Mux4~2, system, 1
instance = comp, \inst|PR_ALU_OUT_S3[27]\, inst|PR_ALU_OUT_S3[27], system, 1
instance = comp, \inst|PR_ALU_OUT_S4[27]\, inst|PR_ALU_OUT_S4[27], system, 1
instance = comp, \inst|regWriteSelMUX|RESULT[27]~27\, inst|regWriteSelMUX|RESULT[27]~27, system, 1
instance = comp, \inst|REG_WRITE_DATA_S5[27]\, inst|REG_WRITE_DATA_S5[27], system, 1
instance = comp, \inst|myreg|REGISTERS~29\, inst|myreg|REGISTERS~29, system, 1
instance = comp, \inst|myreg|REGISTERS[0][27]~feeder\, inst|myreg|REGISTERS[0][27]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[0][27]\, inst|myreg|REGISTERS[0][27], system, 1
instance = comp, \inst|myreg|REGISTERS[1][27]~feeder\, inst|myreg|REGISTERS[1][27]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[1][27]\, inst|myreg|REGISTERS[1][27], system, 1
instance = comp, \inst|myreg|Mux36~0\, inst|myreg|Mux36~0, system, 1
instance = comp, \inst|PR_DATA_2_S2[27]\, inst|PR_DATA_2_S2[27], system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[27]~52\, inst|oparand2_mux_haz|RESULT[27]~52, system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[27]~53\, inst|oparand2_mux_haz|RESULT[27]~53, system, 1
instance = comp, \inst|oparand2_mux|RESULT[27]~6\, inst|oparand2_mux|RESULT[27]~6, system, 1
instance = comp, \inst|PC_PLUS_4[28]~52\, inst|PC_PLUS_4[28]~52, system, 1
instance = comp, \inst|myAlu|Mux3~11\, inst|myAlu|Mux3~11, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~110\, inst|myAlu|ShiftLeft0~110, system, 1
instance = comp, \inst|PR_ALU_OUT_S3[28]\, inst|PR_ALU_OUT_S3[28], system, 1
instance = comp, \inst|PR_ALU_OUT_S4[28]\, inst|PR_ALU_OUT_S4[28], system, 1
instance = comp, \inst|regWriteSelMUX|RESULT[28]~28\, inst|regWriteSelMUX|RESULT[28]~28, system, 1
instance = comp, \inst|REG_WRITE_DATA_S5[28]\, inst|REG_WRITE_DATA_S5[28], system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[28]~56\, inst|oparand1_mux_haz|RESULT[28]~56, system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[28]~57\, inst|oparand1_mux_haz|RESULT[28]~57, system, 1
instance = comp, \inst|PR_PC_S1[28]~feeder\, inst|PR_PC_S1[28]~feeder, system, 1
instance = comp, \inst|PR_PC_S1[28]\, inst|PR_PC_S1[28], system, 1
instance = comp, \inst|PR_PC_S2[28]\, inst|PR_PC_S2[28], system, 1
instance = comp, \inst|oparand1_mux|RESULT[28]~9\, inst|oparand1_mux|RESULT[28]~9, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~79\, inst|myAlu|ShiftLeft0~79, system, 1
instance = comp, \inst|myAlu|Mux3~7\, inst|myAlu|Mux3~7, system, 1
instance = comp, \inst|myAlu|Mux3~8\, inst|myAlu|Mux3~8, system, 1
instance = comp, \inst|myAlu|Mux3~9\, inst|myAlu|Mux3~9, system, 1
instance = comp, \inst|myAlu|INTER_ADD[28]~56\, inst|myAlu|INTER_ADD[28]~56, system, 1
instance = comp, \inst|myAlu|Mux3~10\, inst|myAlu|Mux3~10, system, 1
instance = comp, \inst|Add0~6\, inst|Add0~6, system, 1
instance = comp, \inst|PC[28]\, inst|PC[28], system, 1
instance = comp, \inst|PC_PLUS_4[29]~54\, inst|PC_PLUS_4[29]~54, system, 1
instance = comp, \inst|Add0~4\, inst|Add0~4, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~64\, inst|myAlu|ShiftLeft0~64, system, 1
instance = comp, \inst|myAlu|Mux2~1\, inst|myAlu|Mux2~1, system, 1
instance = comp, \inst|myAlu|Mux2~2\, inst|myAlu|Mux2~2, system, 1
instance = comp, \inst|myAlu|Mux2~3\, inst|myAlu|Mux2~3, system, 1
instance = comp, \inst|Add0~5\, inst|Add0~5, system, 1
instance = comp, \inst|PC[29]~feeder\, inst|PC[29]~feeder, system, 1
instance = comp, \inst|PC[29]\, inst|PC[29], system, 1
instance = comp, \inst|PR_PC_S1[29]~feeder\, inst|PR_PC_S1[29]~feeder, system, 1
instance = comp, \inst|PR_PC_S1[29]\, inst|PR_PC_S1[29], system, 1
instance = comp, \inst|PR_PC_S2[29]\, inst|PR_PC_S2[29], system, 1
instance = comp, \inst|PR_ALU_OUT_S4[29]\, inst|PR_ALU_OUT_S4[29], system, 1
instance = comp, \inst|regWriteSelMUX|RESULT[29]~29\, inst|regWriteSelMUX|RESULT[29]~29, system, 1
instance = comp, \inst|myreg|REGISTERS~31\, inst|myreg|REGISTERS~31, system, 1
instance = comp, \inst|myreg|REGISTERS[1][29]~feeder\, inst|myreg|REGISTERS[1][29]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[1][29]\, inst|myreg|REGISTERS[1][29], system, 1
instance = comp, \inst|myreg|REGISTERS[0][29]~feeder\, inst|myreg|REGISTERS[0][29]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[0][29]\, inst|myreg|REGISTERS[0][29], system, 1
instance = comp, \inst|myreg|Mux2~0\, inst|myreg|Mux2~0, system, 1
instance = comp, \inst|PR_DATA_1_S2[29]\, inst|PR_DATA_1_S2[29], system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[29]~58\, inst|oparand1_mux_haz|RESULT[29]~58, system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[29]~59\, inst|oparand1_mux_haz|RESULT[29]~59, system, 1
instance = comp, \inst|oparand1_mux|RESULT[29]~10\, inst|oparand1_mux|RESULT[29]~10, system, 1
instance = comp, \inst|myAlu|INTER_ADD[29]~58\, inst|myAlu|INTER_ADD[29]~58, system, 1
instance = comp, \inst|myAlu|Mux2~4\, inst|myAlu|Mux2~4, system, 1
instance = comp, \inst|PR_ALU_OUT_S3[29]\, inst|PR_ALU_OUT_S3[29], system, 1
instance = comp, \inst|REG_WRITE_DATA_S5[29]\, inst|REG_WRITE_DATA_S5[29], system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[29]~56\, inst|oparand2_mux_haz|RESULT[29]~56, system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[29]~57\, inst|oparand2_mux_haz|RESULT[29]~57, system, 1
instance = comp, \inst|oparand2_mux|RESULT[29]~4\, inst|oparand2_mux|RESULT[29]~4, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~55\, inst|myAlu|ShiftLeft0~55, system, 1
instance = comp, \inst|PR_ALU_OUT_S3[20]\, inst|PR_ALU_OUT_S3[20], system, 1
instance = comp, \inst|PR_ALU_OUT_S4[20]~feeder\, inst|PR_ALU_OUT_S4[20]~feeder, system, 1
instance = comp, \inst|PR_ALU_OUT_S4[20]\, inst|PR_ALU_OUT_S4[20], system, 1
instance = comp, \inst|myreg|REGISTERS~22\, inst|myreg|REGISTERS~22, system, 1
instance = comp, \inst|myreg|REGISTERS[1][20]~feeder\, inst|myreg|REGISTERS[1][20]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[1][20]\, inst|myreg|REGISTERS[1][20], system, 1
instance = comp, \inst|myreg|REGISTERS[0][20]~feeder\, inst|myreg|REGISTERS[0][20]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[0][20]\, inst|myreg|REGISTERS[0][20], system, 1
instance = comp, \inst|myreg|Mux43~0\, inst|myreg|Mux43~0, system, 1
instance = comp, \inst|PR_DATA_2_S2[20]\, inst|PR_DATA_2_S2[20], system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[20]~42\, inst|oparand2_mux_haz|RESULT[20]~42, system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[20]~43\, inst|oparand2_mux_haz|RESULT[20]~43, system, 1
instance = comp, \inst|oparand2_mux|RESULT[20]~13\, inst|oparand2_mux|RESULT[20]~13, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~57\, inst|myAlu|ShiftLeft0~57, system, 1
instance = comp, \inst|myreg|Mux47~0\, inst|myreg|Mux47~0, system, 1
instance = comp, \inst|PR_DATA_2_S2[16]\, inst|PR_DATA_2_S2[16], system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[16]~34\, inst|oparand2_mux_haz|RESULT[16]~34, system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[16]~35\, inst|oparand2_mux_haz|RESULT[16]~35, system, 1
instance = comp, \inst|oparand2_mux|RESULT[16]~17\, inst|oparand2_mux|RESULT[16]~17, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~58\, inst|myAlu|ShiftLeft0~58, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~59\, inst|myAlu|ShiftLeft0~59, system, 1
instance = comp, \inst|myAlu|Mux1~2\, inst|myAlu|Mux1~2, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~54\, inst|myAlu|ShiftLeft0~54, system, 1
instance = comp, \inst|Add0~0\, inst|Add0~0, system, 1
instance = comp, \inst|Add0~1\, inst|Add0~1, system, 1
instance = comp, \inst|PC[31]\, inst|PC[31], system, 1
instance = comp, \inst|PR_PC_S1[31]~feeder\, inst|PR_PC_S1[31]~feeder, system, 1
instance = comp, \inst|PR_PC_S1[31]\, inst|PR_PC_S1[31], system, 1
instance = comp, \inst|PR_PC_S2[31]\, inst|PR_PC_S2[31], system, 1
instance = comp, \inst|regWriteSelMUX|RESULT[31]~31\, inst|regWriteSelMUX|RESULT[31]~31, system, 1
instance = comp, \inst|myreg|Mux0~0\, inst|myreg|Mux0~0, system, 1
instance = comp, \inst|PR_DATA_1_S2[31]\, inst|PR_DATA_1_S2[31], system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[31]~62\, inst|oparand1_mux_haz|RESULT[31]~62, system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[31]~63\, inst|oparand1_mux_haz|RESULT[31]~63, system, 1
instance = comp, \inst|oparand1_mux|RESULT[31]~11\, inst|oparand1_mux|RESULT[31]~11, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~77\, inst|myAlu|ShiftLeft0~77, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~78\, inst|myAlu|ShiftLeft0~78, system, 1
instance = comp, \inst|myAlu|INTER_ADD[30]~60\, inst|myAlu|INTER_ADD[30]~60, system, 1
instance = comp, \inst|myAlu|Mux1~8\, inst|myAlu|Mux1~8, system, 1
instance = comp, \inst|Add0~2\, inst|Add0~2, system, 1
instance = comp, \inst|Add0~3\, inst|Add0~3, system, 1
instance = comp, \inst|PC[30]\, inst|PC[30], system, 1
instance = comp, \inst|PR_PC_S1[30]~feeder\, inst|PR_PC_S1[30]~feeder, system, 1
instance = comp, \inst|PR_PC_S1[30]\, inst|PR_PC_S1[30], system, 1
instance = comp, \inst|PR_PC_S2[30]\, inst|PR_PC_S2[30], system, 1
instance = comp, \inst|myAlu|Mux1~9\, inst|myAlu|Mux1~9, system, 1
instance = comp, \inst|PR_ALU_OUT_S3[30]\, inst|PR_ALU_OUT_S3[30], system, 1
instance = comp, \inst|PR_ALU_OUT_S4[30]~feeder\, inst|PR_ALU_OUT_S4[30]~feeder, system, 1
instance = comp, \inst|PR_ALU_OUT_S4[30]\, inst|PR_ALU_OUT_S4[30], system, 1
instance = comp, \inst|regWriteSelMUX|RESULT[30]~30\, inst|regWriteSelMUX|RESULT[30]~30, system, 1
instance = comp, \inst|myreg|REGISTERS~32\, inst|myreg|REGISTERS~32, system, 1
instance = comp, \inst|myreg|REGISTERS[0][30]\, inst|myreg|REGISTERS[0][30], system, 1
instance = comp, \inst|myreg|REGISTERS[1][30]~feeder\, inst|myreg|REGISTERS[1][30]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[1][30]\, inst|myreg|REGISTERS[1][30], system, 1
instance = comp, \inst|myreg|Mux1~0\, inst|myreg|Mux1~0, system, 1
instance = comp, \inst|PR_DATA_1_S2[30]\, inst|PR_DATA_1_S2[30], system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[30]~60\, inst|oparand1_mux_haz|RESULT[30]~60, system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[30]~61\, inst|oparand1_mux_haz|RESULT[30]~61, system, 1
instance = comp, \inst|oparand1_mux|RESULT[30]~8\, inst|oparand1_mux|RESULT[30]~8, system, 1
instance = comp, \inst|myAlu|INTER_ADD[31]~62\, inst|myAlu|INTER_ADD[31]~62, system, 1
instance = comp, \inst|myAlu|Mux0~2\, inst|myAlu|Mux0~2, system, 1
instance = comp, \inst|myAlu|Mux0~3\, inst|myAlu|Mux0~3, system, 1
instance = comp, \inst|PR_ALU_OUT_S3[31]\, inst|PR_ALU_OUT_S3[31], system, 1
instance = comp, \inst|PR_ALU_OUT_S4[31]~feeder\, inst|PR_ALU_OUT_S4[31]~feeder, system, 1
instance = comp, \inst|PR_ALU_OUT_S4[31]\, inst|PR_ALU_OUT_S4[31], system, 1
instance = comp, \inst|myreg|REGISTERS~33\, inst|myreg|REGISTERS~33, system, 1
instance = comp, \inst|myreg|REGISTERS[1][31]~feeder\, inst|myreg|REGISTERS[1][31]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[1][31]\, inst|myreg|REGISTERS[1][31], system, 1
instance = comp, \inst|myreg|Mux32~0\, inst|myreg|Mux32~0, system, 1
instance = comp, \inst|PR_DATA_2_S2[31]\, inst|PR_DATA_2_S2[31], system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[31]~60\, inst|oparand2_mux_haz|RESULT[31]~60, system, 1
instance = comp, \inst|REG_WRITE_DATA_S5[31]~feeder\, inst|REG_WRITE_DATA_S5[31]~feeder, system, 1
instance = comp, \inst|REG_WRITE_DATA_S5[31]\, inst|REG_WRITE_DATA_S5[31], system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[31]~61\, inst|oparand2_mux_haz|RESULT[31]~61, system, 1
instance = comp, \inst|oparand2_mux|RESULT[31]~29\, inst|oparand2_mux|RESULT[31]~29, system, 1
instance = comp, \inst|REG_WRITE_DATA_S5[30]\, inst|REG_WRITE_DATA_S5[30], system, 1
instance = comp, \inst|myreg|Mux33~0\, inst|myreg|Mux33~0, system, 1
instance = comp, \inst|PR_DATA_2_S2[30]\, inst|PR_DATA_2_S2[30], system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[30]~62\, inst|oparand2_mux_haz|RESULT[30]~62, system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[30]~63\, inst|oparand2_mux_haz|RESULT[30]~63, system, 1
instance = comp, \inst|oparand2_mux|RESULT[30]~30\, inst|oparand2_mux|RESULT[30]~30, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~62\, inst|myAlu|ShiftLeft0~62, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~63\, inst|myAlu|ShiftLeft0~63, system, 1
instance = comp, \inst|myAlu|Mux7~0\, inst|myAlu|Mux7~0, system, 1
instance = comp, \inst|myAlu|Mux31~0\, inst|myAlu|Mux31~0, system, 1
instance = comp, \inst|myAlu|Mux31~1\, inst|myAlu|Mux31~1, system, 1
instance = comp, \inst|PC~1\, inst|PC~1, system, 1
instance = comp, \inst|PC_PLUS_4[0]\, inst|PC_PLUS_4[0], system, 1
instance = comp, \inst|PR_PC_S1[0]~feeder\, inst|PR_PC_S1[0]~feeder, system, 1
instance = comp, \inst|PR_PC_S1[0]\, inst|PR_PC_S1[0], system, 1
instance = comp, \inst|PR_PC_S2[0]\, inst|PR_PC_S2[0], system, 1
instance = comp, \inst|regWriteSelMUX|RESULT[0]~0\, inst|regWriteSelMUX|RESULT[0]~0, system, 1
instance = comp, \inst|REG_WRITE_DATA_S5[0]\, inst|REG_WRITE_DATA_S5[0], system, 1
instance = comp, \inst|PR_ALU_OUT_S3[0]\, inst|PR_ALU_OUT_S3[0], system, 1
instance = comp, \inst|myreg|REGISTERS~0\, inst|myreg|REGISTERS~0, system, 1
instance = comp, \inst|myreg|REGISTERS[0][0]\, inst|myreg|REGISTERS[0][0], system, 1
instance = comp, \inst|myreg|Mux31~0\, inst|myreg|Mux31~0, system, 1
instance = comp, \inst|PR_DATA_1_S2[0]\, inst|PR_DATA_1_S2[0], system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[0]~2\, inst|oparand1_mux_haz|RESULT[0]~2, system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[0]~3\, inst|oparand1_mux_haz|RESULT[0]~3, system, 1
instance = comp, \inst|oparand1_mux|RESULT[0]~18\, inst|oparand1_mux|RESULT[0]~18, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~100\, inst|myAlu|ShiftLeft0~100, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~103\, inst|myAlu|ShiftLeft0~103, system, 1
instance = comp, \inst|myAlu|Mux27~0\, inst|myAlu|Mux27~0, system, 1
instance = comp, \inst|Add0~30\, inst|Add0~30, system, 1
instance = comp, \inst|PC[4]\, inst|PC[4], system, 1
instance = comp, \inst1|Mux5~1\, inst1|Mux5~1, system, 1
instance = comp, \inst1|Mux5~2\, inst1|Mux5~2, system, 1
instance = comp, \inst1|readdata[1]\, inst1|readdata[1], system, 1
instance = comp, \inst|PR_INSTRUCTION~4\, inst|PR_INSTRUCTION~4, system, 1
instance = comp, \inst|PR_INSTRUCTION[0]\, inst|PR_INSTRUCTION[0], system, 1
instance = comp, \inst|myControl|Equal13~0\, inst|myControl|Equal13~0, system, 1
instance = comp, \inst|PR_REG_WRITE_SELECT_S2[0]\, inst|PR_REG_WRITE_SELECT_S2[0], system, 1
instance = comp, \inst|PR_REG_WRITE_SELECT_S3[0]~feeder\, inst|PR_REG_WRITE_SELECT_S3[0]~feeder, system, 1
instance = comp, \inst|PR_REG_WRITE_SELECT_S3[0]\, inst|PR_REG_WRITE_SELECT_S3[0], system, 1
instance = comp, \inst|PR_REG_WRITE_SELECT_S4[0]\, inst|PR_REG_WRITE_SELECT_S4[0], system, 1
instance = comp, \inst|regWriteSelMUX|RESULT[20]~20\, inst|regWriteSelMUX|RESULT[20]~20, system, 1
instance = comp, \inst|REG_WRITE_DATA_S5[20]\, inst|REG_WRITE_DATA_S5[20], system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[20]~40\, inst|oparand1_mux_haz|RESULT[20]~40, system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[20]~41\, inst|oparand1_mux_haz|RESULT[20]~41, system, 1
instance = comp, \inst|myBranchSelect|Equal0~12\, inst|myBranchSelect|Equal0~12, system, 1
instance = comp, \inst|myBranchSelect|Equal0~10\, inst|myBranchSelect|Equal0~10, system, 1
instance = comp, \inst|myBranchSelect|Equal0~11\, inst|myBranchSelect|Equal0~11, system, 1
instance = comp, \inst|myBranchSelect|Equal0~14\, inst|myBranchSelect|Equal0~14, system, 1
instance = comp, \inst|myBranchSelect|Equal0~5\, inst|myBranchSelect|Equal0~5, system, 1
instance = comp, \inst|myreg|Mux48~0\, inst|myreg|Mux48~0, system, 1
instance = comp, \inst|PR_DATA_2_S2[15]\, inst|PR_DATA_2_S2[15], system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[15]~30\, inst|oparand2_mux_haz|RESULT[15]~30, system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[15]~31\, inst|oparand2_mux_haz|RESULT[15]~31, system, 1
instance = comp, \inst|myBranchSelect|Equal0~8\, inst|myBranchSelect|Equal0~8, system, 1
instance = comp, \inst|myBranchSelect|Equal0~7\, inst|myBranchSelect|Equal0~7, system, 1
instance = comp, \inst|myBranchSelect|Equal0~9\, inst|myBranchSelect|Equal0~9, system, 1
instance = comp, \inst|myBranchSelect|Equal0~16\, inst|myBranchSelect|Equal0~16, system, 1
instance = comp, \inst|myreg|REGISTERS~27\, inst|myreg|REGISTERS~27, system, 1
instance = comp, \inst|myreg|REGISTERS[1][25]~feeder\, inst|myreg|REGISTERS[1][25]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[1][25]\, inst|myreg|REGISTERS[1][25], system, 1
instance = comp, \inst|myreg|Mux6~0\, inst|myreg|Mux6~0, system, 1
instance = comp, \inst|PR_DATA_1_S2[25]\, inst|PR_DATA_1_S2[25], system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[25]~50\, inst|oparand1_mux_haz|RESULT[25]~50, system, 1
instance = comp, \inst|oparand1_mux_haz|RESULT[25]~51\, inst|oparand1_mux_haz|RESULT[25]~51, system, 1
instance = comp, \inst|myBranchSelect|Equal0~15\, inst|myBranchSelect|Equal0~15, system, 1
instance = comp, \inst|myBranchSelect|Equal0~17\, inst|myBranchSelect|Equal0~17, system, 1
instance = comp, \inst|myBranchSelect|Equal0~19\, inst|myBranchSelect|Equal0~19, system, 1
instance = comp, \inst|myBranchSelect|Equal0~20\, inst|myBranchSelect|Equal0~20, system, 1
instance = comp, \inst|myBranchSelect|MUX_OUT~0\, inst|myBranchSelect|MUX_OUT~0, system, 1
instance = comp, \inst|Add0~29\, inst|Add0~29, system, 1
instance = comp, \inst|PC[5]\, inst|PC[5], system, 1
instance = comp, \inst1|Mux3~0\, inst1|Mux3~0, system, 1
instance = comp, \inst1|readdata[4]\, inst1|readdata[4], system, 1
instance = comp, \inst|PR_INSTRUCTION~1\, inst|PR_INSTRUCTION~1, system, 1
instance = comp, \inst|PR_INSTRUCTION[20]\, inst|PR_INSTRUCTION[20], system, 1
instance = comp, \inst|myControl|oparand_2_select~0\, inst|myControl|oparand_2_select~0, system, 1
instance = comp, \inst|PR_OPERAND2_SEL\, inst|PR_OPERAND2_SEL, system, 1
instance = comp, \inst|myreg|REGISTERS[1][0]~feeder\, inst|myreg|REGISTERS[1][0]~feeder, system, 1
instance = comp, \inst|myreg|REGISTERS[1][0]\, inst|myreg|REGISTERS[1][0], system, 1
instance = comp, \inst|myreg|Mux63~0\, inst|myreg|Mux63~0, system, 1
instance = comp, \inst|PR_DATA_2_S2[0]\, inst|PR_DATA_2_S2[0], system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[0]~0\, inst|oparand2_mux_haz|RESULT[0]~0, system, 1
instance = comp, \inst|oparand2_mux_haz|RESULT[0]~1\, inst|oparand2_mux_haz|RESULT[0]~1, system, 1
instance = comp, \inst|oparand2_mux|RESULT[0]~1\, inst|oparand2_mux|RESULT[0]~1, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~84\, inst|myAlu|ShiftLeft0~84, system, 1
instance = comp, \inst|myAlu|ShiftLeft0~85\, inst|myAlu|ShiftLeft0~85, system, 1
instance = comp, \inst|myAlu|Mux25~0\, inst|myAlu|Mux25~0, system, 1
instance = comp, \inst|Add0~28\, inst|Add0~28, system, 1
instance = comp, \inst|PC[6]\, inst|PC[6], system, 1
instance = comp, \inst1|Mux5~0\, inst1|Mux5~0, system, 1
instance = comp, \inst1|Mux1~0\, inst1|Mux1~0, system, 1
instance = comp, \inst1|Mux1~1\, inst1|Mux1~1, system, 1
instance = comp, \inst1|readdata[6]\, inst1|readdata[6], system, 1
instance = comp, \inst|PR_INSTRUCTION~0\, inst|PR_INSTRUCTION~0, system, 1
instance = comp, \inst|PR_INSTRUCTION[30]\, inst|PR_INSTRUCTION[30], system, 1
instance = comp, \inst|myControl|funct3_mux|RESULT[0]~0\, inst|myControl|funct3_mux|RESULT[0]~0, system, 1
instance = comp, \inst|PR_ALU_SELECT[0]\, inst|PR_ALU_SELECT[0], system, 1
instance = comp, \inst|myAlu|ShiftLeft0~127\, inst|myAlu|ShiftLeft0~127, system, 1
instance = comp, \inst|myAlu|Mux28~0\, inst|myAlu|Mux28~0, system, 1
instance = comp, \inst|PR_ALU_OUT_S3[3]\, inst|PR_ALU_OUT_S3[3], system, 1
instance = comp, \inst|PR_ALU_OUT_S4[3]\, inst|PR_ALU_OUT_S4[3], system, 1
instance = comp, \inst|myreg|REGISTERS~4\, inst|myreg|REGISTERS~4, system, 1
instance = comp, \inst|myreg|REGISTERS[0][3]\, inst|myreg|REGISTERS[0][3], system, 1
instance = comp, \inst5|WideOr0~0\, inst5|WideOr0~0, system, 1
instance = comp, \inst5|WideOr1~0\, inst5|WideOr1~0, system, 1
instance = comp, \inst5|WideOr2~0\, inst5|WideOr2~0, system, 1
instance = comp, \inst5|WideOr3~0\, inst5|WideOr3~0, system, 1
instance = comp, \inst5|WideOr4~0\, inst5|WideOr4~0, system, 1
instance = comp, \inst5|WideOr5~0\, inst5|WideOr5~0, system, 1
instance = comp, \inst5|WideOr6~0\, inst5|WideOr6~0, system, 1
instance = comp, \inst3|clk_out~clkctrl\, inst3|clk_out~clkctrl, system, 1
instance = comp, \inst|Add0~9\, inst|Add0~9, system, 1
instance = comp, \inst|PC[25]\, inst|PC[25], system, 1
