$date
	Sat Feb  1 13:44:37 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Testbench $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ sel $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ sel $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10000
1#
#20000
1!
0#
1"
#30000
1#
#40000
0!
1$
0#
0"
#50000
1!
1#
#60000
0!
0#
1"
#70000
1!
1#
#80000
