Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Mar 15 19:33:21 2021
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1066 |
|    Minimum number of control sets                        |  1066 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  3031 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1066 |
| >= 0 to < 4        |   140 |
| >= 4 to < 6        |   225 |
| >= 6 to < 8        |    78 |
| >= 8 to < 10       |    58 |
| >= 10 to < 12      |    40 |
| >= 12 to < 14      |    32 |
| >= 14 to < 16      |    10 |
| >= 16              |   483 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            9924 |         2612 |
| No           | No                    | Yes                    |             126 |           44 |
| No           | Yes                   | No                     |            3701 |         1381 |
| Yes          | No                    | No                     |            8402 |         2511 |
| Yes          | No                    | Yes                    |             113 |           31 |
| Yes          | Yes                   | No                     |            4343 |         1159 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                                Set/Reset Signal                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/m05_nodes/m05_b_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                          |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/m05_nodes/m05_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                           |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                          |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_trigger_table.b_read_from_trigger_registers_del.i_read_from_trigger_registers_del/i_pipe/vsm_addr_reg[4]                                                                                               |                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_trigger_table.b_read_from_trigger_registers_del.i_read_from_trigger_registers_del/i_pipe/first_q                                                                                                       |                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/m06_nodes/m06_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/m05_nodes/m05_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/i_trigger_manager/i_trigger_selector/VALID_DEL/i_pipe/fifo_write                                                                                                                                         |                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/m04_nodes/m04_w_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/m04_nodes/m04_r_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                        |                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                      | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                         | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                               | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                           |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                    | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                      | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                    | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                               | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                           |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_id_fifo/id_fifo_write                                                                                                                                                                                       |                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                     | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                 |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                     | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                 |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/m05_nodes/m05_w_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/m05_nodes/m05_r_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                             | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.doutb_reg_reg[4]                                                                                                   |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                     |                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                           |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                             | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_rd_b.doutb_reg_reg[4]_0                                                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                          |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                      | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del/i_pipe/vsm_addr_reg[2]_0                                                                                                   |                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                       |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                     |                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                         |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                    | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[2].srl_nx1/shift                                                                                                            |                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                          |                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                          |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                          |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                              | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                          |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                              | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                          |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                                         |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                    | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                                         |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                                         |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                                        |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                       | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/m04_nodes/m04_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/m06_nodes/m06_w_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/m06_nodes/m06_r_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/m06_nodes/m06_b_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/m06_nodes/m06_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/m04_nodes/m04_b_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/m04_nodes/m04_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                       | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                 |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                       | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                           |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                           |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                                        |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                            |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                   |                1 |              2 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                               |                1 |              2 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                 |                                                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                              |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                              |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                              |                1 |              2 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                        |                1 |              2 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                       |                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                              |                1 |              2 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                      |                1 |              2 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                            |                1 |              2 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                     |                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                       |                1 |              2 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                          |                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                            |                1 |              2 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i    |                1 |              3 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]       |                1 |              3 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]       |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]       |                1 |              3 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                       |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                2 |              3 |         1.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                3 |              3 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]       |                1 |              3 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_controller_0/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                             |                1 |              3 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                1 |              3 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i  |                1 |              3 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                3 |              3 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |              3 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |              3 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                       |                1 |              3 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/shudown_ack_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                  |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                      |                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1__39_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1__40_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1__41_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1__42_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1__43_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1__44_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__45_n_0                                                                                                                                                  |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                             | BD/design_2_i/bs_monitor_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                     |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1__39_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1__40_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1__41_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1__42_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1__43_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__44_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_rst_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                      |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                     |                3 |              4 |         1.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_bitstream_monitor_0/U0/i_top/i_detect/shift_register[3]_i_1_n_0                                                                                                                                                                        | BD/design_2_i/dfx_bitstream_monitor_0/U0/i_top/i_detect/SR[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                      | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                         |                2 |              4 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                3 |              4 |         1.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                3 |              4 |         1.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |              4 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                             | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              4 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                         |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_rst_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                              | BD/design_2_i/dfx_rst_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                      |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_rst_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                | BD/design_2_i/dfx_rst_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                        |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                          |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                          |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                          |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                          |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                          |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                               |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/shudown_ack_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                            | BD/design_2_i/shudown_ack_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                      |                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                             | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                    | BD/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                            |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                     | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |                2 |              4 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/shudown_ack_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                          | BD/design_2_i/shudown_ack_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                  |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                        | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                |                2 |              4 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                  | BD/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                          |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                           | BD/design_2_i/bs_monitor_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                     |                2 |              4 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg                                           | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                            |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                      | BD/design_2_i/bs_monitor_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                     | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                             | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                             | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                             | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                            |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                        |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                             | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                2 |              4 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                      | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                    | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                               |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                  | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                         |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                    | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                2 |              4 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                               | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                2 |              4 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                  | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                | BD/design_2_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                             |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                      | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              4 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                | BD/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[6]_i_1_n_0                                                                                                                                          |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/util_vector_logic_2/Res[0]                                                                                                                                                                                                                 | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_trigger_table.b_start_axi_read_del.i_start_axi_read_del/i_pipe/opt_has_pipe.first_q_reg[0]_8                                                                                                |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                  | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              4 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                          |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/bs_monitor_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                   |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                              | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                   |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                               |                4 |              4 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                          |                2 |              5 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |              5 |         1.25 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/E[0]                                                                                                                                                                           | BD/design_2_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                    |                1 |              5 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                   | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                2 |              5 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                5 |              5 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |              5 |         1.25 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                1 |              5 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                           | BD/design_2_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                      |                1 |              5 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                     | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                |                1 |              5 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                           | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                                                                                                 |                2 |              5 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                | BD/design_2_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                    |                2 |              5 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                         |                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/bs_monitor_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                              |                1 |              5 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                  | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              5 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                      | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              5 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                 |                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                3 |              5 |         1.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                              | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                                    |                1 |              5 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_axi_lite_if/FSM_onehot_current_state[4]_i_1_n_0                                                                                                                                                                      | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/i_trigger_manager/i_trigger_fifo/reset_0                                                                                                                                                      |                2 |              5 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                           | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                3 |              5 |         1.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                           | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                1 |              5 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                         |                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                   | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                2 |              5 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                      |                2 |              6 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[5]_i_1_n_0                                                                                                                          | BD/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                3 |              6 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                     | BD/design_2_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                   |                1 |              6 |         6.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                   | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                          |                2 |              6 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                  |                3 |              6 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                         | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                1 |              6 |         6.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                           | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[185]_i_1_n_0                                                                                                    |                3 |              6 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | BD/design_2_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                            |                2 |              6 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                        |                6 |              6 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                         | BD/design_2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                      |                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                              | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              6 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2                                                                                                       |                3 |              6 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                              | BD/design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              6 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                          |                3 |              6 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                 |                2 |              6 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                         | BD/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                2 |              6 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                               | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mem_rlast_0                     |                2 |              6 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                           | BD/design_2_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1][0]                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                       |                2 |              6 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                       |                2 |              6 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[2][0]                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                       |                2 |              6 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_0[0]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                       |                2 |              6 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_rm_info.b_rm_id_valid_del.i_rm_id_valid_del/i_pipe/first_q                                                                                                                                             |                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_controller_0/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                              |                3 |              6 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                              | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              6 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                     | BD/design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                   |                1 |              6 |         6.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                             | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                2 |              6 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                             | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                2 |              6 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                       |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                   |                2 |              6 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                        |                2 |              6 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                       |                3 |              6 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_cp0/icap_o_preswap[24]_i_2_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                            |                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                       |                2 |              7 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                          | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |              7 |         1.75 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                                                                                         |                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/E[0]                                                                                        | BD/design_2_i/smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                 |                2 |              7 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer                                                                                                   | BD/design_2_i/smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[5].inst_req_counter/SR[0]                                                                            |                2 |              7 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer                                                                                                   | BD/design_2_i/smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[5].inst_req_counter/SR[0]                                                                            |                2 |              7 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                          |                3 |              7 |         2.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1[0]                                                                          | BD/design_2_i/smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                 |                3 |              7 |         2.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_controller_0/U0/i_cp0/icap_reset_ah                                                                                                                                                                                         |                7 |              7 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                5 |              7 |         1.40 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                    | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                               |                2 |              7 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[6]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_bitstream_monitor_0/U0/i_top/i_detect/SR[0]                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_2[0]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                       |                3 |              7 |         2.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                       |                3 |              7 |         2.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                     | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                |                3 |              7 |         2.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                     | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                |                2 |              7 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                            | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                |                2 |              7 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                       | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                 |                4 |              7 |         1.75 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                5 |              7 |         1.40 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                    | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                               |                2 |              7 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                       | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                          | BD/design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                1 |              7 |         7.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg                                           | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg_0[0]                                                         |                4 |              7 |         1.75 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                            | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                   |                2 |              7 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                         | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                |                2 |              7 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                           | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                               |                2 |              7 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                    | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                               |                2 |              7 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                5 |              7 |         1.40 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                        | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                               |                2 |              7 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                         |                5 |              7 |         1.40 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              7 |         2.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                  |                3 |              7 |         2.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                          | BD/design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                1 |              7 |         7.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                    | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                               |                2 |              7 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                          | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |              7 |         1.75 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                        |                2 |              7 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                         |                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                        |                2 |              8 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                     | BD/design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                      |                2 |              8 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                 |                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                          | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              8 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                              |                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                4 |              8 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                         |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                            |                3 |              8 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                    |                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                        | BD/design_2_i/dfx_controller_0/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                              |                3 |              8 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                 | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                3 |              8 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                 | BD/design_2_i/dfx_controller_0/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                              |                2 |              8 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |                3 |              8 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                            | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                         |                2 |              8 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                               |                8 |              8 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_rm_id_valid_del.i_rm_id_valid_del/i_pipe/current_state_reg[3][0]                                                                                                                                       |                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                           |                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                    | BD/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                4 |              8 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              8 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                              |                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                              |                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                                                         | BD/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                2 |              8 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                             | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                              |                3 |              8 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                    | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                3 |              8 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                    | BD/design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                      |                3 |              8 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                          |                2 |              8 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                        |                2 |              8 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_rm_id_valid_del.i_rm_id_valid_del/i_pipe/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                    | BD/design_2_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                      |                3 |              8 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              8 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                                    |                4 |              9 |         2.25 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_01                                                                                                                                                                        |                2 |              9 |         4.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                       | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                4 |              9 |         2.25 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                   | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg  |                3 |              9 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                               | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                |                3 |              9 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |              9 |         2.25 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                              | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                               |                2 |              9 |         4.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf            | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                2 |              9 |         4.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                3 |              9 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en              | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                2 |              9 |         4.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                5 |              9 |         1.80 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                              | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                               |                2 |              9 |         4.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                       |                                                                                                                                                                                                                                               |                2 |              9 |         4.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                   | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                3 |              9 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                         | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                          |                2 |              9 |         4.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                  |                2 |              9 |         4.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                2 |              9 |         4.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_2_n_0                                                                                                                           | BD/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                                                                                                |                2 |              9 |         4.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                 |                                                                                                                                                                                                                                               |                2 |              9 |         4.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                                                                                           | BD/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                2 |              9 |         4.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                        | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                         |                2 |              9 |         4.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                         |                                                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                         | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                4 |              9 |         2.25 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                         |                3 |              9 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                  |                2 |             10 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                            |                                                                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                           | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                             |                3 |             10 |         3.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                      |                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                   | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                     |                3 |             10 |         3.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                      |                                                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                       |                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                 |                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                            |                                                                                                                                                                                                                                               |                5 |             10 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                           |                3 |             10 |         3.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                   |                2 |             10 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                      | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]_0                                                                                                                                              |                8 |             10 |         1.25 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                             |                                                                                                                                                                                                                                               |                5 |             10 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                 | BD/design_2_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                         |                                                                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                            |                3 |             10 |         3.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                           | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                       |                2 |             10 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                      |                                                                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                          |                3 |             10 |         3.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                     |                                                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                                                                 | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                        |                2 |             10 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                             |                2 |             10 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                            |                2 |             10 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                   | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |                2 |             10 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                    |                2 |             10 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                |                                                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                          | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                            |                3 |             10 |         3.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                                 |                5 |             10 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                          | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                      |                2 |             10 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                     | BD/design_2_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                      |                3 |             10 |         3.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_01                                                                                                                                                                     |                3 |             10 |         3.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                  |                2 |             10 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                               |                                                                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                    |                                                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                             |                                                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                     |                3 |             11 |         3.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                    | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                4 |             12 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                 |                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                   | BD/design_2_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |             12 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                         | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                5 |             12 |         2.40 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                               | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |             12 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                 |                4 |             12 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                   | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |             12 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                              | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                        |                3 |             12 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                        |                2 |             12 |         6.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                                                               | BD/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                2 |             12 |         6.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_axi.gen_read.s_axi_rid_i                                                                                                                                              | BD/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                4 |             12 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                           | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                4 |             12 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                              | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                4 |             12 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                                                     |                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_0                                                                                                                        | BD/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                4 |             12 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0                                                                                                                      | BD/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                4 |             12 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                    |                4 |             12 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                               | BD/design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                6 |             12 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/gen_pipelined.mesg_reg_reg[2]                                                                      | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                5 |             12 |         2.40 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                                                     |                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                   | BD/design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |             12 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                     |                7 |             12 |         1.71 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                               | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |             12 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                               | BD/design_2_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |             12 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_rm_info.b_rm_id_valid_del.i_rm_id_valid_del/i_pipe/reg_rdata_rm_table_ctrl                                                                                                                             | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_rm_info.b_in_shutdown_del.i_in_shutdown_del/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                                                                            |                2 |             13 |         6.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                6 |             13 |         2.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                     | BD/design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                5 |             13 |         2.60 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                    | BD/design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                5 |             13 |         2.60 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                         |                4 |             13 |         3.25 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                6 |             13 |         2.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del/i_pipe/vsm_addr_reg[2]                                                                                                     |                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                5 |             14 |         2.80 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                         | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                5 |             14 |         2.80 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf              | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                4 |             14 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                          | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                        |                4 |             14 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                5 |             15 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[0]                                                                                                                                                               |                9 |             15 |         1.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                      | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                5 |             15 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                            | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                3 |             15 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                            | BD/design_2_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                            |                4 |             15 |         3.75 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[5]                                                                                                                                                               |                6 |             15 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                   |                                                                                                                                                                                                                                               |                9 |             16 |         1.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                   |                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[3]                                                                                                                                                        |                7 |             16 |         2.29 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                     |                9 |             16 |         1.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                    |                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                    |                7 |             16 |         2.29 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                        |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                               | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                     |                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                  | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                  | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf            |                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                           |                6 |             16 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                           | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                 |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                     | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                 |                5 |             16 |         3.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                      | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                 |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                  |                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                           |                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                              |                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                |                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                               |                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                               |                                                                                                                                                                                                                                               |                9 |             16 |         1.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                |                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                |                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                |                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                |                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                |                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                |                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                               |                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                           |                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                |                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                |                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                |                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                |                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                |                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                |                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                |                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                |                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                |                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                |                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                               |                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                               |                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                |                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                               |                9 |             16 |         1.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                |                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                               |                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                 |                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                        |                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                           |                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                        |                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                 |                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                       |                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                           |                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                        |                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                 |                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                |                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                |                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                 |                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                 |                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                 |                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                 |                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                 |                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                 |                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                 |                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                        |                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                            |                                                                                                                                                                                                                                               |                9 |             16 |         1.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                         |                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                            |                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                            |                                                                                                                                                                                                                                               |               10 |             16 |         1.60 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                           |                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                           |                                                                                                                                                                                                                                               |                9 |             16 |         1.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                           |                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                           |                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                          |                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                          |                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                           |                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                          |                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                           |                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                          |                                                                                                                                                                                                                                               |                9 |             16 |         1.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                   |                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                      |                                                                                                                                                                                                                                               |                9 |             16 |         1.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                        |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                              |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                              |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                   |                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                  |                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                   |                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                           |                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                           |                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                          |                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                          |                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                          |                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                          |                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                         |                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                          |                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                         |                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                          |                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                         |                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                          |                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                          |                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                 |                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                     |                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                             |                8 |             16 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                   |                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                           |                                                                                                                                                                                                                                               |               10 |             16 |         1.60 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                          |               10 |             16 |         1.60 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                   |                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                   |                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                          |                6 |             16 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                  |                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                  |                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awid_d                                                                                                                        |                                                                                                                                                                                                                                               |                6 |             17 |         2.83 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                       |                5 |             17 |         3.40 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                       |                5 |             17 |         3.40 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                              |                6 |             17 |         2.83 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[2]                                                                                                                                                               |                8 |             17 |         2.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[3]                                                                                                                                                               |                4 |             17 |         4.25 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[1]                                                                                                                                                               |                8 |             17 |         2.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[4]                                                                                                                                                               |                8 |             17 |         2.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                8 |             18 |         2.25 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                      |                7 |             18 |         2.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                       |                4 |             18 |         4.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                        |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                       |                3 |             18 |         6.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/util_vector_logic_2/Res[0]                                                                                                                                                                                                                 | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_bs_info.b_start_axi_read_del.i_start_axi_read_del/i_pipe/reset_0                                                                                                                            |                5 |             18 |         3.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                        |                5 |             18 |         3.60 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                            | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                        |                5 |             18 |         3.60 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                      |                                                                                                                                                                                                                                               |                5 |             19 |         3.80 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                               |                                                                                                                                                                                                                                               |                6 |             19 |         3.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/util_vector_logic_2/Res[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                               |                9 |             19 |         2.11 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_rst_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                      |                5 |             20 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |               10 |             20 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/shudown_ack_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                  |                5 |             20 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                9 |             21 |         2.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                 |                7 |             21 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                      |               15 |             21 |         1.40 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                        | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                 |                6 |             21 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                     |               14 |             21 |         1.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                 |                7 |             21 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |               10 |             22 |         2.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/bs_monitor_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                8 |             24 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                       | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                8 |             24 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                   | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                7 |             24 |         3.43 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                   | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                9 |             24 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                  | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                8 |             24 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                  | BD/design_2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |               11 |             24 |         2.18 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                  | BD/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                8 |             24 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                       |               12 |             24 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                               |               10 |             25 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                               |               10 |             25 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                               |               11 |             25 |         2.27 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                               |               10 |             25 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                               |               10 |             25 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                               |                5 |             25 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                               |               12 |             25 |         2.08 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                               |               14 |             25 |         1.79 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                               |               10 |             25 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                               |                5 |             25 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                               |               10 |             25 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                               |               10 |             25 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                               |               10 |             25 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |                5 |             25 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                               |               10 |             25 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                      |               10 |             25 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                          | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |               10 |             25 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |               10 |             25 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |               12 |             25 |         2.08 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |               12 |             25 |         2.08 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |               10 |             25 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |               10 |             25 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |               10 |             25 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |               10 |             25 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |               11 |             25 |         2.27 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                            | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |                7 |             26 |         3.71 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                       | BD/design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                6 |             26 |         4.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_cp0/icap_o_preswap[24]_i_2_n_0                                                                                                                                                                                       | BD/design_2_i/dfx_controller_0/U0/i_cp0/icap_o_preswap[24]_i_1_n_0                                                                                                                                                                            |                6 |             26 |         4.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                    | BD/design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                5 |             26 |         5.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arid_d                                                                                                                        |                                                                                                                                                                                                                                               |                8 |             27 |         3.38 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                       |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                       |                4 |             28 |         7.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                 |                                                                                                                                                                                                                                               |                4 |             29 |         7.25 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                              |                                                                                                                                                                                                                                               |                4 |             29 |         7.25 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                                                                                                   | BD/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |               11 |             30 |         2.73 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                            | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                     |                9 |             31 |         3.44 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                        |                7 |             31 |         4.43 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                          | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                4 |             31 |         7.75 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_bitstream_monitor_0/U0/i_top/i_detect/rp_id[31]_i_1_n_0                                                                                                                                                                                | BD/design_2_i/dfx_bitstream_monitor_0/U0/i_top/i_detect/SR[0]                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                             |                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                     | BD/design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                8 |             32 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                   | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                 |                7 |             32 |         4.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/Pixel_Controller_0/inst/s_axi_rdata[31]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                               |               30 |             32 |         1.07 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                   |                9 |             32 |         3.56 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del/i_pipe/opt_has_pipe.first_q_reg[0]_1                                                                                       |                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                          |               11 |             32 |         2.91 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[18]_0[0]                                                                                                                                    | BD/design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                6 |             32 |         5.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                     | BD/design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                      |               15 |             32 |         2.13 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                                                                  | BD/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                             |                8 |             32 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_bitstream_monitor_0/U0/i_top/i_detect/sp_id[31]_i_1_n_0                                                                                                                                                                                | BD/design_2_i/dfx_bitstream_monitor_0/U0/i_top/i_detect/SR[0]                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                |                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                            |                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                  |                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                             | BD/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                          |                5 |             32 |         6.40 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_bitstream_monitor_0/U0/i_top/i_detect/rm_id[31]_i_1_n_0                                                                                                                                                                                | BD/design_2_i/dfx_bitstream_monitor_0/U0/i_top/i_detect/SR[0]                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                            | BD/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                          |               10 |             32 |         3.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_bitstream_monitor_0/U0/i_top/i_detect/data_buffer[31]_i_2_n_0                                                                                                                                                                          | BD/design_2_i/dfx_bitstream_monitor_0/U0/i_top/i_detect/data_buffer[31]_i_1_n_0                                                                                                                                                               |                8 |             32 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_axi_lite_if/vsm_addr_reg[2]_2[0]                                                                                                                                                                                     | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del/i_pipe/SR[0]                                                                                                                                |                5 |             32 |         6.40 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                      |                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_axi_lite_if/vsm_addr_reg[3]_1[0]                                                                                                                                                                                     | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del/i_pipe/SR[0]                                                                                                                                |                7 |             32 |         4.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                             |                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                       | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                7 |             32 |         4.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_req_fifo/rd_avail_2_reg_0                                                                                                                                                                                   |                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                                                       |                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/Pixel_Controller_0/inst/m_axis_data0                                                                                                                                                                                                       |                                                                                                                                                                                                                                               |                5 |             32 |         6.40 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                                                                        |                                                                                                                                                                                                                                               |               21 |             33 |         1.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                               |               11 |             33 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg[0] | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1_n_0                                                                                            |                6 |             33 |         5.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_axi_lite_if/E[0]                                                                                                                                                                                                     | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/i_trigger_manager/i_trigger_fifo/reset_0                                                                                                                                                      |               10 |             33 |         3.30 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_bitstream_monitor_0/U0/i_top/power_on                                                                                                                                                                                                  |                                                                                                                                                                                                                                               |                8 |             33 |         4.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                               |               13 |             33 |         2.54 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                              |                                                                                                                                                                                                                                               |               17 |             34 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                        |                                                                                                                                                                                                                                               |               14 |             34 |         2.43 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                   |               10 |             34 |         3.40 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                |                                                                                                                                                                                                                                               |               17 |             34 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |               14 |             34 |         2.43 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                            |                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                       | BD/design_2_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                            |                6 |             34 |         5.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                       | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                            |               10 |             34 |         3.40 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                      |                9 |             34 |         3.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                             |                                                                                                                                                                                                                                               |               18 |             34 |         1.89 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                      | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                              |               11 |             34 |         3.09 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_cp0/E[0]                                                                                                                                                                                                             | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                              |               12 |             34 |         2.83 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                       |                                                                                                                                                                                                                                               |               11 |             34 |         3.09 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i_reg[0]                                                                                          |                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[39].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                             |                                                                                                                                                                                                                                               |               12 |             34 |         2.83 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |               17 |             35 |         2.06 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                      |                                                                                                                                                                                                                                               |               11 |             35 |         3.18 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                            | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                |               10 |             35 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                      |                                                                                                                                                                                                                                               |               14 |             35 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                       |                                                                                                                                                                                                                                               |                7 |             36 |         5.14 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                    |               12 |             36 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                      |                                                                                                                                                                                                                                               |                7 |             36 |         5.14 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                       |               11 |             36 |         3.27 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                          | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |                8 |             37 |         4.62 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                      | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                             |               11 |             37 |         3.36 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                     | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               10 |             37 |         3.70 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                               |                7 |             37 |         5.29 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                      |                                                                                                                                                                                                                                               |                8 |             37 |         4.62 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                           | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                        |               13 |             37 |         2.85 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                |                                                                                                                                                                                                                                               |                9 |             39 |         4.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                             |                                                                                                                                                                                                                                               |                5 |             39 |         7.80 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                               |                9 |             39 |         4.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                          | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                 |               11 |             39 |         3.55 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                   |                                                                                                                                                                                                                                               |                9 |             40 |         4.44 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                     |                                                                                                                                                                                                                                               |                7 |             40 |         5.71 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                     |                                                                                                                                                                                                                                               |                5 |             40 |         8.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                |                                                                                                                                                                                                                                               |                7 |             40 |         5.71 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                               |                8 |             40 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                               |               10 |             41 |         4.10 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                   |                                                                                                                                                                                                                                               |                9 |             41 |         4.56 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                             | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               13 |             41 |         3.15 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                     | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                      |               10 |             41 |         4.10 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                9 |             41 |         4.56 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                         |               10 |             41 |         4.10 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                     |                                                                                                                                                                                                                                               |                8 |             41 |         5.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                               |                9 |             41 |         4.56 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_valid                                                                                         |                                                                                                                                                                                                                                               |               10 |             42 |         4.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                              | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |               13 |             42 |         3.23 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                             | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                      |                6 |             42 |         7.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_valid                                                                                         |                                                                                                                                                                                                                                               |               14 |             42 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                         |                                                                                                                                                                                                                                               |                6 |             43 |         7.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                       | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                   |                7 |             43 |         6.14 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_valid                                                                                          |                                                                                                                                                                                                                                               |               15 |             43 |         2.87 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                   |                                                                                                                                                                                                                                               |                9 |             44 |         4.89 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                               |               11 |             44 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                |                                                                                                                                                                                                                                               |                8 |             44 |         5.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                     |                                                                                                                                                                                                                                               |                8 |             44 |         5.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                   | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                  |                8 |             46 |         5.75 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                     |               34 |             46 |         1.35 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                          |               13 |             47 |         3.62 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                        |               29 |             47 |         1.62 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                               |                6 |             48 |         8.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |               13 |             49 |         3.77 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                               |               15 |             49 |         3.27 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                               |               17 |             49 |         2.88 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |               13 |             49 |         3.77 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                               |               15 |             49 |         3.27 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                               |               14 |             49 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |               12 |             49 |         4.08 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |               12 |             49 |         4.08 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |               14 |             49 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                               |               14 |             49 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                               |               13 |             49 |         3.77 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                               |               11 |             49 |         4.45 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                               |               14 |             49 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                               |               14 |             49 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                      |                                                                                                                                                                                                                                               |                8 |             49 |         6.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                    |                                                                                                                                                                                                                                               |                8 |             49 |         6.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                    |               13 |             50 |         3.85 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                            | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                 |               14 |             52 |         3.71 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                               |               13 |             53 |         4.08 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                      |                                                                                                                                                                                                                                               |                9 |             53 |         5.89 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                               |               14 |             55 |         3.93 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |               24 |             55 |         2.29 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                |                                                                                                                                                                                                                                               |               15 |             56 |         3.73 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1136]_i_1__0_n_0                                                                                                                                               |                                                                                                                                                                                                                                               |               15 |             56 |         3.73 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_cmd_fifo/FSM_sequential_b_fsm.fsm_cs_reg[0]                                                                                                                                                                 |                                                                                                                                                                                                                                               |                7 |             56 |         8.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_cmd_fifo/E[0]                                                                                                                                                                                               | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                              |               14 |             57 |         4.07 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                            |                                                                                                                                                                                                                                               |               13 |             58 |         4.46 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                               |               15 |             58 |         3.87 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                           |                                                                                                                                                                                                                                               |               13 |             59 |         4.54 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                               | BD/design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                         |               15 |             59 |         3.93 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                            | BD/design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                         |               12 |             59 |         4.92 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                  | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               15 |             60 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                             |                                                                                                                                                                                                                                               |               17 |             60 |         3.53 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                              | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |               15 |             60 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               26 |             63 |         2.42 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                             |               26 |             64 |         2.46 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del/i_pipe/first_q                                                                                                                                         |                                                                                                                                                                                                                                               |               20 |             64 |         3.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                            |               26 |             64 |         2.46 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                               |               18 |             65 |         3.61 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_req_fifo/fifo_write                                                                                                                                                                                         |                                                                                                                                                                                                                                               |                9 |             65 |         7.22 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                               |               18 |             65 |         3.61 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                       |                                                                                                                                                                                                                                               |               12 |             67 |         5.58 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                               |               10 |             67 |         6.70 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                             |                                                                                                                                                                                                                                               |               26 |             70 |         2.69 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |               15 |             70 |         4.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                               |               28 |             73 |         2.61 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][139]_i_1_n_0                                                                                                                |               15 |             73 |         4.87 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                               |               20 |             73 |         3.65 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                       |                                                                                                                                                                                                                                               |               16 |             73 |         4.56 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | BD/design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               16 |             74 |         4.62 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                              | BD/design_2_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               16 |             75 |         4.69 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                 | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               17 |             76 |         4.47 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                         |               17 |             76 |         4.47 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               15 |             78 |         5.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/i_trigger_manager/i_trigger_fifo/reset_0                                                                                                                                                      |               30 |             79 |         2.63 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |               15 |             79 |         5.27 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |               16 |             80 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                               |               22 |             81 |         3.68 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                               |               20 |             81 |         4.05 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               16 |             82 |         5.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | BD/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |               16 |             88 |         5.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | BD/design_2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |               17 |             88 |         5.18 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                           |               31 |             90 |         2.90 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                               |               24 |            103 |         4.29 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                               |               28 |            103 |         3.68 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line43/icap_ila_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                               |               27 |            103 |         3.81 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                               |               27 |            103 |         3.81 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                               |               25 |            103 |         4.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/bs_monitor_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                               |               24 |            103 |         4.29 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                   |                                                                                                                                                                                                                                               |               13 |            104 |         8.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                                                                               |               13 |            104 |         8.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                                                                               |               13 |            104 |         8.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                                                                               |               13 |            104 |         8.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                                                                               |               13 |            104 |         8.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                   |                                                                                                                                                                                                                                               |               13 |            104 |         8.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                   |                                                                                                                                                                                                                                               |               14 |            112 |         8.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                                                                               |               14 |            112 |         8.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                   |                                                                                                                                                                                                                                               |               14 |            112 |         8.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                   |                                                                                                                                                                                                                                               |               14 |            112 |         8.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                            |               49 |            114 |         2.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |               55 |            116 |         2.11 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_bitstream_monitor_0/U0/i_top/i_detect/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                               |               23 |            128 |         5.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_bitstream_monitor_0/U0/i_top/i_detect/li_avail_i0                                                                                                                                                                           |               34 |            133 |         3.91 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                          |               40 |            136 |         3.40 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                          |               72 |            202 |         2.81 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                             |               74 |            262 |         3.54 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/Pixel_Controller_0/inst/p_0_in                                                                                                                                                                                                             |                                                                                                                                                                                                                                               |              361 |           1282 |         3.55 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                               |             2587 |          10825 |         4.18 |
+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


