// Seed: 2332370106
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    output wand id_2
);
  supply1 [-1 : 1] id_4;
  assign id_4 = 1'b0;
  parameter id_5 = 1;
  always_ff @(posedge id_4);
  assign id_2 = id_0;
  integer id_6 = id_4;
  always @(1 or posedge -1);
endmodule
module module_1 #(
    parameter id_2 = 32'd77
) (
    input wire id_0
    , id_10,
    input uwire id_1,
    output wand _id_2,
    output tri1 id_3,
    output tri1 id_4,
    input wand id_5,
    input tri1 id_6,
    input supply1 id_7,
    input tri id_8
    , id_11
);
  logic [{  -1  ,  -1  ,  1  *  id_2  } : id_2] id_12 = -1;
  parameter id_13 = -1;
  module_0 modCall_1 (
      id_7,
      id_0,
      id_3
  );
endmodule
