Info: Start Nativelink Simulation process
Info: NativeLink has detected a mixed Verilog and VHDL design -- vhdl simulation models will be used

========= EDA Simulation Settings =====================

Sim Mode              :  RTL
Family                :  cyclonev
Quartus root          :  /opt/intelFPGA/18.1/quartus/linux64/
Quartus sim root      :  /opt/intelFPGA/18.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  GUI
Sim Output File       :  
Sim SDF file          :  
Sim dir               :  simulation/modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script /opt/intelFPGA/18.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File fpga_intro_run_msim_rtl_vhdl.do already exists - backing up current file as fpga_intro_run_msim_rtl_vhdl.do.bak1
Info: Spawning ModelSim-Altera Simulation software 
Info: NativeLink simulation flow was successful
