0.7
v2020.2.2
Feb  9 2021
05:21:23
/home/y/fpga/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,axi_vip_v1_1_8;smartconnect_v1_0;uvm;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_8,,,,,,
/home/y/fpga/project_1/project_1.srcs/sim_1/new/test_signal_controller.sv,1618746453,systemVerilog,,,,test_signal_controller,,axi_vip_v1_1_8;smartconnect_v1_0;uvm;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_8,../../../../project_1.gen/sources_1/bd/design_1/ipshared/25b7/hdl/verilog;../../../../project_1.gen/sources_1/bd/design_1/ipshared/896c/hdl/verilog;../../../../project_1.gen/sources_1/bd/design_1/ipshared/da1e/hdl;../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
/home/y/fpga/project_1/project_1.srcs/sources_1/new/signal_controller.sv,1618745734,systemVerilog,,/home/y/fpga/project_1/project_1.srcs/sim_1/new/test_signal_controller.sv,,signal_controller,,axi_vip_v1_1_8;smartconnect_v1_0;uvm;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_8,../../../../project_1.gen/sources_1/bd/design_1/ipshared/25b7/hdl/verilog;../../../../project_1.gen/sources_1/bd/design_1/ipshared/896c/hdl/verilog;../../../../project_1.gen/sources_1/bd/design_1/ipshared/da1e/hdl;../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
