Timing Report Max Delay Analysis

SmartTime Version v11.9 SP1
Microsemi Corporation - Microsemi Libero Software Release v11.9 SP1 (Version 11.9.1.0)
Date: Fri Nov 23 01:14:13 2018


Design: creative
Family: SmartFusion2
Die: M2S025
Package: 256 VF
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Min Operating Conditions: BEST - 1.26 V - 0 C
Max Operating Conditions: WORST - 1.14 V - 85 C
Scenario for Timing Analysis: timing_analysis


-----------------------------------------------------
SUMMARY

Clock Domain:               FCCC_0/GL0
Period (ns):                6.356
Frequency (MHz):            157.332
Required Period (ns):       6.250
Required Frequency (MHz):   160.000
External Setup (ns):        0.010
Max Clock-To-Out (ns):      10.609

Clock Domain:               osc_in
Period (ns):                1.640
Frequency (MHz):            609.756
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

                            Input to Output
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain FCCC_0/GL0

SET Register to Register

Path 1
  From:                  Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.Y_fast[0]:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.single_clk_ram_rs2.mem_mem_0_0/INST_RAM64x18_IP:C_DIN[14]
  Delay (ns):            6.386                                                                           
  Slack (ns):            -0.106                                                                          
  Arrival (ns):          10.224                                                                          
  Required (ns):         10.118                                                                          
  Setup (ns):            0.109                                                                           
  Minimum Period (ns):   6.356                                                                           

Path 2
  From:                  Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.Y_ret_1:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.single_clk_ram_rs2.mem_mem_0_0/INST_RAM64x18_IP:C_DIN[10]
  Delay (ns):            6.335                                                                           
  Slack (ns):            -0.045                                                                          
  Arrival (ns):          10.202                                                                          
  Required (ns):         10.157                                                                          
  Setup (ns):            0.070                                                                           
  Minimum Period (ns):   6.295                                                                           

Path 3
  From:                  Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.Y_ret_1:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.single_clk_ram_rs2.mem_mem_0_0/INST_RAM64x18_IP:C_DIN[14]
  Delay (ns):            6.184                                                                           
  Slack (ns):            0.067                                                                           
  Arrival (ns):          10.051                                                                          
  Required (ns):         10.118                                                                          
  Setup (ns):            0.109                                                                           
  Minimum Period (ns):   6.183                                                                           

Path 4
  From:                  Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.X[4]:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.single_clk_ram_rs2.mem_mem_0_0/INST_RAM64x18_IP:C_DIN[0]
  Delay (ns):            6.153                                                                           
  Slack (ns):            0.236                                                                           
  Arrival (ns):          9.988                                                                           
  Required (ns):         10.224                                                                          
  Setup (ns):            0.003                                                                           
  Minimum Period (ns):   6.014                                                                           

Path 5
  From:                  Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.single_clk_ram_rs2.mem_mem_0_0/INST_RAM64x18_IP:A_ADDR_CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.X_ret:D
  Delay (ns):            5.600                                                                           
  Slack (ns):            0.238                                                                           
  Arrival (ns):          9.577                                                                           
  Required (ns):         9.815                                                                           
  Setup (ns):            0.254                                                                           
  Minimum Period (ns):   6.012                                                                           


Expanded Path 1
  From: Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.Y_fast[0]:CLK
  To: Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.single_clk_ram_rs2.mem_mem_0_0/INST_RAM64x18_IP:C_DIN[14]
  data required time                             10.118    
  data arrival time                          -   10.224    
  slack                                          -0.106    
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.223          Clock generation
  2.223                        
               +     0.259          net: FCCC_0/GL0_net
  2.482                        FCCC_0/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  2.659                        FCCC_0/GL0_INST:YWn (f)
               +     0.373          net: FCCC_0/GL0_INST/U0_YWn
  3.032                        FCCC_0/GL0_INST/U0_RGB1_RGB36:An (f)
               +     0.316          cell: ADLIB:RGB
  3.348                        FCCC_0/GL0_INST/U0_RGB1_RGB36:YR (r)
               +     0.490          net: FCCC_0/GL0_INST/U0_RGB1_RGB36_rgbr_net_1
  3.838                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.Y_fast[0]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  3.946                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.Y_fast[0]:Q (f)
               +     0.990          net: Reindeer_0/exe_data_to_store_fast[0]
  4.936                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.X_RNI5JNA[24]:B (f)
               +     0.221          cell: ADLIB:CFG3
  5.157                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.X_RNI5JNA[24]:Y (r)
               +     1.296          net: Reindeer_0/m22_0_0_1_1_tz
  6.453                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.Y_ret_71_RNIDJK41:A (r)
               +     0.202          cell: ADLIB:CFG4
  6.655                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.Y_ret_71_RNIDJK41:Y (r)
               +     0.091          net: Reindeer_0/m14_2_0_1
  6.746                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.Y_ret_116_RNIGH8E3:A (r)
               +     0.074          cell: ADLIB:CFG4
  6.820                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.Y_ret_116_RNIGH8E3:Y (r)
               +     0.948          net: Reindeer_0/m14_2_03
  7.768                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.branch_active_i.data_out_0_iv_0_0_a2_9_RNIBQ3N5[2]:C (r)
               +     0.332          cell: ADLIB:CFG4
  8.100                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.branch_active_i.data_out_0_iv_0_0_a2_9_RNIBQ3N5[2]:Y (f)
               +     0.304          net: Reindeer_0/reg_N_11_1_i_N_6L11_1
  8.404                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.branch_active_i.data_out_0_iv_0_0_a2_9_RNIF5M7A[2]:D (f)
               +     0.296          cell: ADLIB:CFG4
  8.700                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.branch_active_i.data_out_0_iv_0_0_a2_9_RNIF5M7A[2]:Y (f)
               +     0.093          net: Reindeer_0/reg_N_11_1_i_N_6_6
  8.793                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_data_access_i.ctl_reg_data_to_write_d_RNISRDRM[14]:D (f)
               +     0.099          cell: ADLIB:CFG4
  8.892                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_data_access_i.ctl_reg_data_to_write_d_RNISRDRM[14]:Y (r)
               +     1.089          net: Reindeer_0/reg_N_11_1_i
  9.981                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.single_clk_ram_rs2.mem_mem_0_0/CFG_17:B (r)
               +     0.191          cell: ADLIB:CFG2_IP_BC
  10.172                       Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.single_clk_ram_rs2.mem_mem_0_0/CFG_17:IPB (r)
               +     0.052          net: Reindeer_0/PulseRain_RV2T_MCU_i_PulseRain_RV2T_core_i_RV2T_reg_file_i_single_clk_ram_rs2_mem_mem_0_0/C_DIN_net[14]
  10.224                       Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.single_clk_ram_rs2.mem_mem_0_0/INST_RAM64x18_IP:C_DIN[14] (r)
                                    
  10.224                       data arrival time
  ________________________________________________________
  Data required time calculation
  6.250                        FCCC_0/GL0
               +     0.000          Clock source
  6.250                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.223          Clock generation
  8.473                        
               +     0.259          net: FCCC_0/GL0_net
  8.732                        FCCC_0/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  8.909                        FCCC_0/GL0_INST:YWn (f)
               +     0.385          net: FCCC_0/GL0_INST/U0_YWn
  9.294                        FCCC_0/GL0_INST/U0_RGB1_RGB42:An (f)
               +     0.316          cell: ADLIB:RGB
  9.610                        FCCC_0/GL0_INST/U0_RGB1_RGB42:YR (r)
               +     0.469          net: FCCC_0/GL0_INST/U0_RGB1_RGB42_rgbr_net_1
  10.079                       Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.single_clk_ram_rs2.mem_mem_0_0/FF_12:CLK (r)
               +     0.059          cell: ADLIB:SLE_IP_CLK
  10.138                       Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.single_clk_ram_rs2.mem_mem_0_0/FF_12:IPCLKn (f)
               +     0.089          net: Reindeer_0/PulseRain_RV2T_MCU_i_PulseRain_RV2T_core_i_RV2T_reg_file_i_single_clk_ram_rs2_mem_mem_0_0/C_CLK_net
  10.227                       Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.single_clk_ram_rs2.mem_mem_0_0/INST_RAM64x18_IP:C_CLK (r)
               -     0.109          Library setup time: ADLIB:RAM64x18_IP
  10.118                       Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.single_clk_ram_rs2.mem_mem_0_0/INST_RAM64x18_IP:C_DIN[14]
                                    
  10.118                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                  RXD
  To:                    Reindeer_0/ocd_i.debug_UART_i.UART_i.rxd_sr[0]:D
  Delay (ns):            3.471                                                                           
  Slack (ns):                                                                                            
  Arrival (ns):          3.471                                                                           
  Required (ns):                                                                                         
  Setup (ns):            0.254                                                                           
  External Setup (ns):   0.010                                                                           


Expanded Path 1
  From: RXD
  To: Reindeer_0/ocd_i.debug_UART_i.UART_i.rxd_sr[0]:D
  data required time                             N/C       
  data arrival time                          -   3.471     
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        RXD (r)
               +     0.000          net: RXD
  0.000                        RXD_ibuf/U0/U_IOPAD:PAD (r)
               +     1.108          cell: ADLIB:IOPAD_IN
  1.108                        RXD_ibuf/U0/U_IOPAD:Y (r)
               +    -0.014          net: RXD_ibuf/U0/YIN1
  1.094                        RXD_ibuf/U0/U_IOINFF:A (r)
               +     0.066          cell: ADLIB:IOINFF_BYPASS
  1.160                        RXD_ibuf/U0/U_IOINFF:Y (r)
               +     2.311          net: RXD_c
  3.471                        Reindeer_0/ocd_i.debug_UART_i.UART_i.rxd_sr[0]:D (r)
                                    
  3.471                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FCCC_0/GL0
               +     0.000          Clock source
  N/C                          FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.157          Clock generation
  N/C                          
               +     0.251          net: FCCC_0/GL0_net
  N/C                          FCCC_0/GL0_INST:An (r)
               +     0.173          cell: ADLIB:GBM
  N/C                          FCCC_0/GL0_INST:YEn (f)
               +     0.349          net: FCCC_0/GL0_INST/U0_YWn_GEast
  N/C                          FCCC_0/GL0_INST/U0_RGB1_RGB11:An (f)
               +     0.307          cell: ADLIB:RGB
  N/C                          FCCC_0/GL0_INST/U0_RGB1_RGB11:YL (r)
               +     0.478          net: FCCC_0/GL0_INST/U0_RGB1_RGB11_rgbl_net_1
  N/C                          Reindeer_0/ocd_i.debug_UART_i.UART_i.rxd_sr[0]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  N/C                          Reindeer_0/ocd_i.debug_UART_i.UART_i.rxd_sr[0]:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                  Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:CLK
  To:                    LED_GREEN
  Delay (ns):            6.761                                                                           
  Slack (ns):                                                                                            
  Arrival (ns):          10.609                                                                          
  Required (ns):                                                                                         
  Clock to Out (ns):     10.609                                                                          

Path 2
  From:                  Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:CLK
  To:                    LED_RED
  Delay (ns):            6.283                                                                           
  Slack (ns):                                                                                            
  Arrival (ns):          10.131                                                                          
  Required (ns):                                                                                         
  Clock to Out (ns):     10.131                                                                          

Path 3
  From:                  Reindeer_0/TXD_Z:CLK
  To:                    TXD
  Delay (ns):            4.927                                                                           
  Slack (ns):                                                                                            
  Arrival (ns):          8.765                                                                           
  Required (ns):                                                                                         
  Clock to Out (ns):     8.765                                                                           


Expanded Path 1
  From: Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:CLK
  To: LED_GREEN
  data required time                             N/C       
  data arrival time                          -   10.609    
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.223          Clock generation
  2.223                        
               +     0.259          net: FCCC_0/GL0_net
  2.482                        FCCC_0/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  2.659                        FCCC_0/GL0_INST:YWn (f)
               +     0.374          net: FCCC_0/GL0_INST/U0_YWn
  3.033                        FCCC_0/GL0_INST/U0_RGB1_RGB34:An (f)
               +     0.316          cell: ADLIB:RGB
  3.349                        FCCC_0/GL0_INST/U0_RGB1_RGB34:YR (r)
               +     0.499          net: FCCC_0/GL0_INST/U0_RGB1_RGB34_rgbr_net_1
  3.848                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  3.935                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:Q (r)
               +     2.593          net: LED_RED_c
  6.528                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state_RNIBCFF[1]:A (r)
               +     0.100          cell: ADLIB:CFG1
  6.628                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state_RNIBCFF[1]:Y (f)
               +     0.935          net: LED_GREEN_c
  7.563                        LED_GREEN_obuf/U0/U_IOOUTFF:A (f)
               +     0.330          cell: ADLIB:IOOUTFF_BYPASS
  7.893                        LED_GREEN_obuf/U0/U_IOOUTFF:Y (f)
               +     0.312          net: LED_GREEN_obuf/U0/DOUT
  8.205                        LED_GREEN_obuf/U0/U_IOPAD:D (f)
               +     2.404          cell: ADLIB:IOPAD_TRI
  10.609                       LED_GREEN_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: LED_GREEN
  10.609                       LED_GREEN (f)
                                    
  10.609                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FCCC_0/GL0
               +     0.000          Clock source
  N/C                          FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.223          Clock generation
  N/C                          
                                    
  N/C                          LED_GREEN (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                  Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.branch_addr[1]:ALn
  Delay (ns):            3.384                                                                           
  Slack (ns):            2.538                                                                           
  Arrival (ns):          7.205                                                                           
  Required (ns):         9.743                                                                           
  Recovery (ns):         0.353                                                                           
  Minimum Period (ns):   3.712                                                                           
  Skew (ns):             -0.025                                                                          

Path 2
  From:                  Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.branch_addr[11]:ALn
  Delay (ns):            3.384                                                                           
  Slack (ns):            2.538                                                                           
  Arrival (ns):          7.205                                                                           
  Required (ns):         9.743                                                                           
  Recovery (ns):         0.353                                                                           
  Minimum Period (ns):   3.712                                                                           
  Skew (ns):             -0.025                                                                          

Path 3
  From:                  Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state_ret_13:ALn
  Delay (ns):            3.381                                                                           
  Slack (ns):            2.538                                                                           
  Arrival (ns):          7.202                                                                           
  Required (ns):         9.740                                                                           
  Recovery (ns):         0.353                                                                           
  Minimum Period (ns):   3.712                                                                           
  Skew (ns):             -0.022                                                                          

Path 4
  From:                  Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.branch_addr[3]:ALn
  Delay (ns):            3.384                                                                           
  Slack (ns):            2.538                                                                           
  Arrival (ns):          7.205                                                                           
  Required (ns):         9.743                                                                           
  Recovery (ns):         0.353                                                                           
  Minimum Period (ns):   3.712                                                                           
  Skew (ns):             -0.025                                                                          

Path 5
  From:                  Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.branch_addr[5]:ALn
  Delay (ns):            3.384                                                                           
  Slack (ns):            2.538                                                                           
  Arrival (ns):          7.205                                                                           
  Required (ns):         9.743                                                                           
  Recovery (ns):         0.353                                                                           
  Minimum Period (ns):   3.712                                                                           
  Skew (ns):             -0.025                                                                          


Expanded Path 1
  From: Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To: Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.branch_addr[1]:ALn
  data required time                             9.743     
  data arrival time                          -   7.205     
  slack                                          2.538     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.223          Clock generation
  2.223                        
               +     0.259          net: FCCC_0/GL0_net
  2.482                        FCCC_0/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  2.659                        FCCC_0/GL0_INST:YWn (f)
               +     0.359          net: FCCC_0/GL0_INST/U0_YWn
  3.018                        FCCC_0/GL0_INST/U0_RGB1_RGB8:An (f)
               +     0.316          cell: ADLIB:RGB
  3.334                        FCCC_0/GL0_INST/U0_RGB1_RGB8:YR (r)
               +     0.487          net: FCCC_0/GL0_INST/U0_RGB1_RGB8_rgbr_net_1
  3.821                        Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK (r)
               +     0.108          cell: ADLIB:SLE
  3.929                        Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:Q (f)
               +     0.320          net: Reindeer_0/cpu_reset
  4.249                        Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset_RNIKJKK:A (f)
               +     0.147          cell: ADLIB:CFG2
  4.396                        Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset_RNIKJKK:Y (r)
               +     1.201          net: Reindeer_0/N_25755
  5.597                        Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset_RNIKJKK_0:An (f)
               +     0.374          cell: ADLIB:GBM
  5.971                        Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset_RNIKJKK_0:YWn (f)
               +     0.373          net: Reindeer_0/ocd_i_debug_coprocessor_i_cpu_reset_RNIKJKK_0/U0_YWn
  6.344                        Reindeer_0/ocd_i_debug_coprocessor_i_cpu_reset_RNIKJKK_0/U0_RGB1_RGB23:An (f)
               +     0.316          cell: ADLIB:RGB
  6.660                        Reindeer_0/ocd_i_debug_coprocessor_i_cpu_reset_RNIKJKK_0/U0_RGB1_RGB23:YR (r)
               +     0.545          net: Reindeer_0/ocd_i_debug_coprocessor_i_cpu_reset_RNIKJKK_0/U0_RGB1_RGB23_rgbr_net_1
  7.205                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.branch_addr[1]:ALn (r)
                                    
  7.205                        data arrival time
  ________________________________________________________
  Data required time calculation
  6.250                        FCCC_0/GL0
               +     0.000          Clock source
  6.250                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.223          Clock generation
  8.473                        
               +     0.259          net: FCCC_0/GL0_net
  8.732                        FCCC_0/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  8.909                        FCCC_0/GL0_INST:YWn (f)
               +     0.374          net: FCCC_0/GL0_INST/U0_YWn
  9.283                        FCCC_0/GL0_INST/U0_RGB1_RGB31:An (f)
               +     0.316          cell: ADLIB:RGB
  9.599                        FCCC_0/GL0_INST/U0_RGB1_RGB31:YR (r)
               +     0.497          net: FCCC_0/GL0_INST/U0_RGB1_RGB31_rgbr_net_1
  10.096                       Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.branch_addr[1]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  9.743                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.branch_addr[1]:ALn
                                    
  9.743                        data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain osc_in

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin FCCC_0/CLK0_PAD_INST/U_IOPAD:PAD

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

