{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730254148418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730254148418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 23:09:08 2024 " "Processing started: Tue Oct 29 23:09:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730254148418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730254148418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problema2 -c Problema2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problema2 -c Problema2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730254148418 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730254148601 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730254148601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.v" "" { Text "C:/Users/vrlop/Dev/Quartus/Projeto_2/Main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730254154621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730254154621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file t_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 T_FlipFlop " "Found entity 1: T_FlipFlop" {  } { { "T_FlipFlop.v" "" { Text "C:/Users/vrlop/Dev/Quartus/Projeto_2/T_FlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730254154622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730254154622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider5.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider5.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider5 " "Found entity 1: ClockDivider5" {  } { { "ClockDivider5.v" "" { Text "C:/Users/vrlop/Dev/Quartus/Projeto_2/ClockDivider5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730254154623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730254154623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter3bits.v 1 1 " "Found 1 design units, including 1 entities, in source file counter3bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter3Bits " "Found entity 1: Counter3Bits" {  } { { "Counter3Bits.v" "" { Text "C:/Users/vrlop/Dev/Quartus/Projeto_2/Counter3Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730254154624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730254154624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display1.v 1 1 " "Found 1 design units, including 1 entities, in source file display1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display1 " "Found entity 1: Display1" {  } { { "Display1.v" "" { Text "C:/Users/vrlop/Dev/Quartus/Projeto_2/Display1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730254154625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730254154625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider10.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider10.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider10 " "Found entity 1: ClockDivider10" {  } { { "ClockDivider10.v" "" { Text "C:/Users/vrlop/Dev/Quartus/Projeto_2/ClockDivider10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730254154626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730254154626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider20.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider20.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider20 " "Found entity 1: ClockDivider20" {  } { { "ClockDivider20.v" "" { Text "C:/Users/vrlop/Dev/Quartus/Projeto_2/ClockDivider20.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730254154627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730254154627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.v 1 1 " "Found 1 design units, including 1 entities, in source file button.v" { { "Info" "ISGN_ENTITY_NAME" "1 Button " "Found entity 1: Button" {  } { { "Button.v" "" { Text "C:/Users/vrlop/Dev/Quartus/Projeto_2/Button.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730254154627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730254154627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T Main.v(30) " "Verilog HDL Implicit Net warning at Main.v(30): created implicit net for \"T\"" {  } { { "Main.v" "" { Text "C:/Users/vrlop/Dev/Quartus/Projeto_2/Main.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730254154627 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730254154644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Button Button:button " "Elaborating entity \"Button\" for hierarchy \"Button:button\"" {  } { { "Main.v" "button" { Text "C:/Users/vrlop/Dev/Quartus/Projeto_2/Main.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730254154644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider10 Button:button\|ClockDivider10:DIV1 " "Elaborating entity \"ClockDivider10\" for hierarchy \"Button:button\|ClockDivider10:DIV1\"" {  } { { "Button.v" "DIV1" { Text "C:/Users/vrlop/Dev/Quartus/Projeto_2/Button.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730254154652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider5 Button:button\|ClockDivider10:DIV1\|ClockDivider5:DIV1 " "Elaborating entity \"ClockDivider5\" for hierarchy \"Button:button\|ClockDivider10:DIV1\|ClockDivider5:DIV1\"" {  } { { "ClockDivider10.v" "DIV1" { Text "C:/Users/vrlop/Dev/Quartus/Projeto_2/ClockDivider10.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730254154652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_FlipFlop Button:button\|ClockDivider10:DIV1\|ClockDivider5:DIV1\|T_FlipFlop:TFF1 " "Elaborating entity \"T_FlipFlop\" for hierarchy \"Button:button\|ClockDivider10:DIV1\|ClockDivider5:DIV1\|T_FlipFlop:TFF1\"" {  } { { "ClockDivider5.v" "TFF1" { Text "C:/Users/vrlop/Dev/Quartus/Projeto_2/ClockDivider5.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730254154653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider20 ClockDivider20:DIV " "Elaborating entity \"ClockDivider20\" for hierarchy \"ClockDivider20:DIV\"" {  } { { "Main.v" "DIV" { Text "C:/Users/vrlop/Dev/Quartus/Projeto_2/Main.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730254154655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter3Bits Counter3Bits:C3Bits " "Elaborating entity \"Counter3Bits\" for hierarchy \"Counter3Bits:C3Bits\"" {  } { { "Main.v" "C3Bits" { Text "C:/Users/vrlop/Dev/Quartus/Projeto_2/Main.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730254154658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display1 Display1:display1 " "Elaborating entity \"Display1\" for hierarchy \"Display1:display1\"" {  } { { "Main.v" "display1" { Text "C:/Users/vrlop/Dev/Quartus/Projeto_2/Main.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730254154659 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "QF Display1.v(10) " "Output port \"QF\" at Display1.v(10) has no driver" {  } { { "Display1.v" "" { Text "C:/Users/vrlop/Dev/Quartus/Projeto_2/Display1.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730254154659 "|Main|Display1:display1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "A GND " "Pin \"A\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/vrlop/Dev/Quartus/Projeto_2/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730254154804 "|Main|A"} { "Warning" "WMLS_MLS_STUCK_PIN" "B GND " "Pin \"B\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/vrlop/Dev/Quartus/Projeto_2/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730254154804 "|Main|B"} { "Warning" "WMLS_MLS_STUCK_PIN" "C GND " "Pin \"C\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/vrlop/Dev/Quartus/Projeto_2/Main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730254154804 "|Main|C"} { "Warning" "WMLS_MLS_STUCK_PIN" "D GND " "Pin \"D\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/vrlop/Dev/Quartus/Projeto_2/Main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730254154804 "|Main|D"} { "Warning" "WMLS_MLS_STUCK_PIN" "E GND " "Pin \"E\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/vrlop/Dev/Quartus/Projeto_2/Main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730254154804 "|Main|E"} { "Warning" "WMLS_MLS_STUCK_PIN" "F GND " "Pin \"F\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/vrlop/Dev/Quartus/Projeto_2/Main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730254154804 "|Main|F"} { "Warning" "WMLS_MLS_STUCK_PIN" "G GND " "Pin \"G\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/vrlop/Dev/Quartus/Projeto_2/Main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730254154804 "|Main|G"} { "Warning" "WMLS_MLS_STUCK_PIN" "P GND " "Pin \"P\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/vrlop/Dev/Quartus/Projeto_2/Main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730254154804 "|Main|P"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1730254154804 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Main.v" "" { Text "C:/Users/vrlop/Dev/Quartus/Projeto_2/Main.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730254154812 "|Main|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Main.v" "" { Text "C:/Users/vrlop/Dev/Quartus/Projeto_2/Main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730254154812 "|Main|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn " "No output dependent on input pin \"btn\"" {  } { { "Main.v" "" { Text "C:/Users/vrlop/Dev/Quartus/Projeto_2/Main.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730254154812 "|Main|btn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1730254154812 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730254154812 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730254154812 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730254154812 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730254154850 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 23:09:14 2024 " "Processing ended: Tue Oct 29 23:09:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730254154850 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730254154850 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730254154850 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730254154850 ""}
