Protel Design System Design Rule Check
PCB File : C:\Users\yibre\OneDrive\research\robot learning lab\brushless_driver\BrushlessDriver.PcbDoc
Date     : 6/7/2017
Time     : 9:53:25 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=50mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad Free-2(5380mil,1270mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad Free-2(4520mil,1270mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad Free-2(4520mil,2580mil) on Multi-Layer Actual Hole Size = 125.984mil
Rule Violations :3

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (6.315mil < 10mil) Between Via (4975mil,1455mil) from Component Side to Solder Side And Pad PWR-1(5010mil,1495mil) on Component Side [Top Solder] Mask Sliver [6.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.315mil < 10mil) Between Via (4975mil,1505mil) from Component Side to Solder Side And Pad PWR-1(5010mil,1495mil) on Component Side [Top Solder] Mask Sliver [6.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-2(5057.441mil,2060mil) on Component Side And Pad U1-1(5057.441mil,2035mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-3(5057.441mil,2085mil) on Component Side And Pad U1-2(5057.441mil,2060mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.106mil < 10mil) Between Via (5035.507mil,2083.874mil) from Component Side to Solder Side And Pad U1-2(5057.441mil,2060mil) on Component Side [Top Solder] Mask Sliver [7.106mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-4(5057.441mil,2110mil) on Component Side And Pad U1-3(5057.441mil,2085mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-5(5057.441mil,2135mil) on Component Side And Pad U1-4(5057.441mil,2110mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.349mil < 10mil) Between Via (5035.507mil,2083.874mil) from Component Side to Solder Side And Pad U1-4(5057.441mil,2110mil) on Component Side [Top Solder] Mask Sliver [9.349mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-6(5057.441mil,2160mil) on Component Side And Pad U1-5(5057.441mil,2135mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-7(5057.441mil,2185mil) on Component Side And Pad U1-6(5057.441mil,2160mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-8(5057.441mil,2210mil) on Component Side And Pad U1-7(5057.441mil,2185mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-9(5057.441mil,2235mil) on Component Side And Pad U1-8(5057.441mil,2210mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-10(5057.441mil,2260mil) on Component Side And Pad U1-9(5057.441mil,2235mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-11(5057.441mil,2285mil) on Component Side And Pad U1-10(5057.441mil,2260mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-12(5057.441mil,2310mil) on Component Side And Pad U1-11(5057.441mil,2285mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-13(5057.441mil,2335mil) on Component Side And Pad U1-12(5057.441mil,2310mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-14(5057.441mil,2360mil) on Component Side And Pad U1-13(5057.441mil,2335mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-15(5057.441mil,2385mil) on Component Side And Pad U1-14(5057.441mil,2360mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-16(5057.441mil,2410mil) on Component Side And Pad U1-15(5057.441mil,2385mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.843mil < 10mil) Between Via (5094.842mil,2385mil) from Component Side to Solder Side And Pad U1-15(5057.441mil,2385mil) on Component Side [Top Solder] Mask Sliver [0.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-17(5057.441mil,2435mil) on Component Side And Pad U1-16(5057.441mil,2410mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-18(5057.441mil,2460mil) on Component Side And Pad U1-17(5057.441mil,2435mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-19(5057.441mil,2485mil) on Component Side And Pad U1-18(5057.441mil,2460mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-20(5057.441mil,2510mil) on Component Side And Pad U1-19(5057.441mil,2485mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-21(5057.441mil,2535mil) on Component Side And Pad U1-20(5057.441mil,2510mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-22(5057.441mil,2560mil) on Component Side And Pad U1-21(5057.441mil,2535mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-43(4758.228mil,2060mil) on Component Side And Pad U1-44(4758.228mil,2035mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-42(4758.228mil,2085mil) on Component Side And Pad U1-43(4758.228mil,2060mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-41(4758.228mil,2110mil) on Component Side And Pad U1-42(4758.228mil,2085mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-40(4758.228mil,2135mil) on Component Side And Pad U1-41(4758.228mil,2110mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mil < 10mil) Between Via (4795mil,2110mil) from Component Side to Solder Side And Pad U1-41(4758.228mil,2110mil) on Component Side [Top Solder] Mask Sliver [0.213mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-39(4758.228mil,2160mil) on Component Side And Pad U1-40(4758.228mil,2135mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mil < 10mil) Between Via (4795mil,2135mil) from Component Side to Solder Side And Pad U1-40(4758.228mil,2135mil) on Component Side [Top Solder] Mask Sliver [0.213mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-38(4758.228mil,2185mil) on Component Side And Pad U1-39(4758.228mil,2160mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-37(4758.228mil,2210mil) on Component Side And Pad U1-38(4758.228mil,2185mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mil < 10mil) Between Via (4795mil,2185mil) from Component Side to Solder Side And Pad U1-38(4758.228mil,2185mil) on Component Side [Top Solder] Mask Sliver [0.213mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-36(4758.228mil,2235mil) on Component Side And Pad U1-37(4758.228mil,2210mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-35(4758.228mil,2260mil) on Component Side And Pad U1-36(4758.228mil,2235mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-34(4758.228mil,2285mil) on Component Side And Pad U1-35(4758.228mil,2260mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-33(4758.228mil,2310mil) on Component Side And Pad U1-34(4758.228mil,2285mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-32(4758.228mil,2335mil) on Component Side And Pad U1-33(4758.228mil,2310mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-31(4758.228mil,2360mil) on Component Side And Pad U1-32(4758.228mil,2335mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-30(4758.228mil,2385mil) on Component Side And Pad U1-31(4758.228mil,2360mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-29(4758.228mil,2410mil) on Component Side And Pad U1-30(4758.228mil,2385mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mil < 10mil) Between Via (4795mil,2385mil) from Component Side to Solder Side And Pad U1-30(4758.228mil,2385mil) on Component Side [Top Solder] Mask Sliver [0.213mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.332mil < 10mil) Between Via (4720mil,2390mil) from Component Side to Solder Side And Pad U1-30(4758.228mil,2385mil) on Component Side [Top Solder] Mask Sliver [2.332mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-28(4758.228mil,2435mil) on Component Side And Pad U1-29(4758.228mil,2410mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.929mil < 10mil) Between Via (4795mil,2415mil) from Component Side to Solder Side And Pad U1-29(4758.228mil,2410mil) on Component Side [Top Solder] Mask Sliver [0.929mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-27(4758.228mil,2460mil) on Component Side And Pad U1-28(4758.228mil,2435mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.431mil < 10mil) Between Via (4795mil,2415mil) from Component Side to Solder Side And Pad U1-28(4758.228mil,2435mil) on Component Side [Top Solder] Mask Sliver [9.431mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-26(4758.228mil,2485mil) on Component Side And Pad U1-27(4758.228mil,2460mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mil < 10mil) Between Via (4795mil,2460mil) from Component Side to Solder Side And Pad U1-27(4758.228mil,2460mil) on Component Side [Top Solder] Mask Sliver [0.213mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-25(4758.228mil,2510mil) on Component Side And Pad U1-26(4758.228mil,2485mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mil < 10mil) Between Via (4795mil,2485mil) from Component Side to Solder Side And Pad U1-26(4758.228mil,2485mil) on Component Side [Top Solder] Mask Sliver [0.213mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-24(4758.228mil,2535mil) on Component Side And Pad U1-25(4758.228mil,2510mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mil < 10mil) Between Via (4721.457mil,2510mil) from Component Side to Solder Side And Pad U1-25(4758.228mil,2510mil) on Component Side [Top Solder] Mask Sliver [0.213mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U1-23(4758.228mil,2560mil) on Component Side And Pad U1-24(4758.228mil,2535mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.992mil < 10mil) Between Via (4806mil,2287mil) from Component Side to Solder Side And Pad U1-45(4907.835mil,2297.5mil) on Component Side [Top Solder] Mask Sliver [7.992mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.992mil < 10mil) Between Via (4806mil,2338mil) from Component Side to Solder Side And Pad U1-45(4907.835mil,2297.5mil) on Component Side [Top Solder] Mask Sliver [7.992mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad FB1-1(4684.488mil,2435mil) on Component Side And Pad C9-1(4690mil,2482.441mil) on Component Side [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.217mil < 10mil) Between Via (4721.457mil,2510mil) from Component Side to Solder Side And Pad C9-1(4690mil,2482.441mil) on Component Side [Top Solder] Mask Sliver [9.217mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.217mil < 10mil) Between Via (4721.457mil,2510mil) from Component Side to Solder Side And Pad C9-2(4690mil,2537.559mil) on Component Side [Top Solder] Mask Sliver [9.217mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Via (4630mil,2414.528mil) from Component Side to Solder Side And Pad FB1-2(4595.512mil,2435mil) on Component Side [Top Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Via (4630mil,2440mil) from Component Side to Solder Side And Pad FB1-2(4595.512mil,2435mil) on Component Side [Top Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.408mil < 10mil) Between Via (4580mil,1970mil) from Component Side to Solder Side And Pad C21-1(4640mil,1935.118mil) on Component Side [Top Solder] Mask Sliver [8.408mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.181mil < 10mil) Between Via (4610mil,1970mil) from Component Side to Solder Side And Pad C21-1(4640mil,1935.118mil) on Component Side [Top Solder] Mask Sliver [7.181mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.181mil < 10mil) Between Via (4640mil,1970mil) from Component Side to Solder Side And Pad C21-1(4640mil,1935.118mil) on Component Side [Top Solder] Mask Sliver [7.181mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.181mil < 10mil) Between Via (4460mil,1970mil) from Component Side to Solder Side And Pad C23-1(4510mil,1935.118mil) on Component Side [Top Solder] Mask Sliver [7.181mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.181mil < 10mil) Between Via (4520mil,1970mil) from Component Side to Solder Side And Pad C23-1(4510mil,1935.118mil) on Component Side [Top Solder] Mask Sliver [7.181mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.181mil < 10mil) Between Via (4490mil,1970mil) from Component Side to Solder Side And Pad C23-1(4510mil,1935.118mil) on Component Side [Top Solder] Mask Sliver [7.181mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.181mil < 10mil) Between Via (4550mil,1970mil) from Component Side to Solder Side And Pad C23-1(4510mil,1935.118mil) on Component Side [Top Solder] Mask Sliver [7.181mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.181mil < 10mil) Between Via (4495mil,1795mil) from Component Side to Solder Side And Pad C23-2(4510mil,1824.882mil) on Component Side [Top Solder] Mask Sliver [2.181mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.181mil < 10mil) Between Via (4520mil,1795mil) from Component Side to Solder Side And Pad C23-2(4510mil,1824.882mil) on Component Side [Top Solder] Mask Sliver [2.181mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.181mil < 10mil) Between Via (4470mil,1795mil) from Component Side to Solder Side And Pad C23-2(4510mil,1824.882mil) on Component Side [Top Solder] Mask Sliver [2.181mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.716mil < 10mil) Between Via (4505mil,1600mil) from Component Side to Solder Side And Pad L1-2(4493.74mil,1655.118mil) on Component Side [Top Solder] Mask Sliver [8.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.866mil < 10mil) Between Via (5315mil,1655mil) from Component Side to Solder Side And Pad SWD-4(5300mil,1590mil) on Component Side [Top Solder] Mask Sliver [1.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.866mil < 10mil) Between Via (5450mil,1380mil) from Component Side to Solder Side And Pad SWD-9(5450mil,1450mil) on Component Side [Top Solder] Mask Sliver [6.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.866mil < 10mil) Between Via (5300mil,1380mil) from Component Side to Solder Side And Pad SWD-3(5300mil,1450mil) on Component Side [Top Solder] Mask Sliver [6.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.866mil < 10mil) Between Via (5250mil,1380mil) from Component Side to Solder Side And Pad SWD-1(5250mil,1450mil) on Component Side [Top Solder] Mask Sliver [6.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.543mil < 10mil) Between Via (5390mil,1850mil) from Component Side to Solder Side And Pad SW1-3(5358.661mil,1850.709mil) on Component Side [Top Solder] Mask Sliver [9.543mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.021mil < 10mil) Between Via (5315mil,1655mil) from Component Side to Solder Side And Pad SW2-3(5291.339mil,1689.291mil) on Component Side [Top Solder] Mask Sliver [8.021mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.717mil < 10mil) Between Via (4495mil,2105mil) from Component Side to Solder Side And Pad D4-C(4463.504mil,2105mil) on Component Side [Top Solder] Mask Sliver [8.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.717mil < 10mil) Between Via (4495mil,2105mil) from Component Side to Solder Side And Pad D4-A(4526.496mil,2105mil) on Component Side [Top Solder] Mask Sliver [8.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.717mil < 10mil) Between Via (4495mil,2040mil) from Component Side to Solder Side And Pad D3-C(4463.504mil,2040mil) on Component Side [Top Solder] Mask Sliver [8.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.717mil < 10mil) Between Via (4495mil,2040mil) from Component Side to Solder Side And Pad D3-A(4526.496mil,2040mil) on Component Side [Top Solder] Mask Sliver [8.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.26mil < 10mil) Between Via (5094.842mil,2385mil) from Component Side to Solder Side And Pad R2-1(5124.882mil,2385mil) on Component Side [Top Solder] Mask Sliver [7.26mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.226mil < 10mil) Between Via (4720mil,2615mil) from Component Side to Solder Side And Pad C4-1(4690mil,2587.441mil) on Component Side [Top Solder] Mask Sliver [8.226mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.226mil < 10mil) Between Via (4720mil,2615mil) from Component Side to Solder Side And Pad C4-2(4690mil,2642.559mil) on Component Side [Top Solder] Mask Sliver [8.226mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.315mil < 10mil) Between Via (4750mil,1800mil) from Component Side to Solder Side And Pad C1-1(4796.457mil,1770mil) on Component Side [Top Solder] Mask Sliver [1.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.768mil < 10mil) Between Via (4720mil,1800mil) from Component Side to Solder Side And Pad C1-1(4796.457mil,1770mil) on Component Side [Top Solder] Mask Sliver [6.768mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.465mil < 10mil) Between Via (4720mil,1770mil) from Component Side to Solder Side And Pad C1-1(4796.457mil,1770mil) on Component Side [Top Solder] Mask Sliver [4.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad SPI-2(5375mil,2277.74mil) on Multi-Layer And Pad SPI-1(5375mil,2356.48mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad SPI-3(5375mil,2199mil) on Multi-Layer And Pad SPI-2(5375mil,2277.74mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.906mil < 10mil) Between Via (5335mil,2170mil) from Component Side to Solder Side And Pad SPI-3(5375mil,2199mil) on Multi-Layer [Top Solder] Mask Sliver [8.906mil] / [Bottom Solder] Mask Sliver [8.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.784mil < 10mil) Between Pad C16-1(5310mil,2035.118mil) on Solder Side And Pad SPI-5(5375mil,2041mil) on Multi-Layer [Bottom Solder] Mask Sliver [9.784mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad SPI-6(5375mil,1962.26mil) on Multi-Layer And Pad SPI-5(5375mil,2041mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.794mil < 10mil) Between Pad C16-2(5310mil,1980mil) on Solder Side And Pad SPI-6(5375mil,1962.26mil) on Multi-Layer [Bottom Solder] Mask Sliver [9.794mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad RS485-2(5375mil,2530mil) on Multi-Layer And Pad RS485-1(5375mil,2608.74mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.556mil < 10mil) Between Via (5335mil,2660mil) from Component Side to Solder Side And Pad U11-5(5299.508mil,2645mil) on Solder Side [Bottom Solder] Mask Sliver [1.556mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.137mil < 10mil) Between Via (4505mil,1600mil) from Component Side to Solder Side And Pad R15-1(4532.441mil,1570mil) on Solder Side [Bottom Solder] Mask Sliver [8.137mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.283mil < 10mil) Between Via (4585mil,1535mil) from Component Side to Solder Side And Pad R15-2(4587.559mil,1570mil) on Solder Side [Bottom Solder] Mask Sliver [8.283mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.779mil < 10mil) Between Via (4495mil,2105mil) from Component Side to Solder Side And Pad R28-1(4525.559mil,2105mil) on Solder Side [Bottom Solder] Mask Sliver [7.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.78mil < 10mil) Between Via (4495mil,2105mil) from Component Side to Solder Side And Pad R28-2(4470.441mil,2105mil) on Solder Side [Bottom Solder] Mask Sliver [1.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.779mil < 10mil) Between Via (4495mil,2040mil) from Component Side to Solder Side And Pad R27-1(4525.559mil,2040mil) on Solder Side [Bottom Solder] Mask Sliver [7.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.78mil < 10mil) Between Via (4495mil,2040mil) from Component Side to Solder Side And Pad R27-2(4470.441mil,2040mil) on Solder Side [Bottom Solder] Mask Sliver [1.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.567mil < 10mil) Between Pad C17-2(4847.559mil,1850mil) on Solder Side And Pad C18-1(4847.559mil,1900mil) on Solder Side [Bottom Solder] Mask Sliver [8.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.567mil < 10mil) Between Pad C17-1(4792.441mil,1850mil) on Solder Side And Pad C18-2(4792.441mil,1900mil) on Solder Side [Bottom Solder] Mask Sliver [8.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.78mil < 10mil) Between Pad U5-5(4560mil,1753.15mil) on Solder Side And Pad U5-6(4597.402mil,1753.15mil) on Solder Side [Bottom Solder] Mask Sliver [7.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.779mil < 10mil) Between Pad U5-4(4522.599mil,1753.15mil) on Solder Side And Pad U5-5(4560mil,1753.15mil) on Solder Side [Bottom Solder] Mask Sliver [7.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.779mil < 10mil) Between Pad U5-2(4560mil,1646.85mil) on Solder Side And Pad U5-3(4522.599mil,1646.85mil) on Solder Side [Bottom Solder] Mask Sliver [7.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.78mil < 10mil) Between Pad U5-1(4597.402mil,1646.85mil) on Solder Side And Pad U5-2(4560mil,1646.85mil) on Solder Side [Bottom Solder] Mask Sliver [7.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.22mil < 10mil) Between Via (5310mil,1950mil) from Component Side to Solder Side And Pad C16-2(5310mil,1980mil) on Solder Side [Bottom Solder] Mask Sliver [7.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-2(4963.661mil,1731.26mil) on Solder Side And Pad U3-1(4963.661mil,1699.764mil) on Solder Side [Bottom Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.856mil < 10mil) Between Pad X1-2(4883mil,1660mil) on Solder Side And Pad U3-1(4963.661mil,1699.764mil) on Solder Side [Bottom Solder] Mask Sliver [6.856mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.954mil < 10mil) Between Via (5020mil,1700mil) from Component Side to Solder Side And Pad U3-1(4963.661mil,1699.764mil) on Solder Side [Bottom Solder] Mask Sliver [8.954mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-3(4963.661mil,1762.756mil) on Solder Side And Pad U3-2(4963.661mil,1731.26mil) on Solder Side [Bottom Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-4(4963.661mil,1794.252mil) on Solder Side And Pad U3-3(4963.661mil,1762.756mil) on Solder Side [Bottom Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-5(4963.661mil,1825.748mil) on Solder Side And Pad U3-4(4963.661mil,1794.252mil) on Solder Side [Bottom Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-6(4963.661mil,1857.244mil) on Solder Side And Pad U3-5(4963.661mil,1825.748mil) on Solder Side [Bottom Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.758mil < 10mil) Between Via (5017.795mil,1825mil) from Component Side to Solder Side And Pad U3-5(4963.661mil,1825.748mil) on Solder Side [Bottom Solder] Mask Sliver [6.758mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-7(4963.661mil,1888.74mil) on Solder Side And Pad U3-6(4963.661mil,1857.244mil) on Solder Side [Bottom Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-8(4963.661mil,1920.236mil) on Solder Side And Pad U3-7(4963.661mil,1888.74mil) on Solder Side [Bottom Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-10(5051.26mil,1976.339mil) on Solder Side And Pad U3-9(5019.764mil,1976.339mil) on Solder Side [Bottom Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-11(5082.756mil,1976.339mil) on Solder Side And Pad U3-10(5051.26mil,1976.339mil) on Solder Side [Bottom Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-12(5114.252mil,1976.339mil) on Solder Side And Pad U3-11(5082.756mil,1976.339mil) on Solder Side [Bottom Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-13(5145.748mil,1976.339mil) on Solder Side And Pad U3-12(5114.252mil,1976.339mil) on Solder Side [Bottom Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-14(5177.244mil,1976.339mil) on Solder Side And Pad U3-13(5145.748mil,1976.339mil) on Solder Side [Bottom Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-15(5208.74mil,1976.339mil) on Solder Side And Pad U3-14(5177.244mil,1976.339mil) on Solder Side [Bottom Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-16(5240.236mil,1976.339mil) on Solder Side And Pad U3-15(5208.74mil,1976.339mil) on Solder Side [Bottom Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.954mil < 10mil) Between Via (5240mil,1920mil) from Component Side to Solder Side And Pad U3-16(5240.236mil,1976.339mil) on Solder Side [Bottom Solder] Mask Sliver [8.954mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-18(5296.339mil,1888.74mil) on Solder Side And Pad U3-17(5296.339mil,1920.236mil) on Solder Side [Bottom Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.953mil < 10mil) Between Via (5310mil,1950mil) from Component Side to Solder Side And Pad U3-17(5296.339mil,1920.236mil) on Solder Side [Bottom Solder] Mask Sliver [8.953mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.954mil < 10mil) Between Via (5240mil,1920mil) from Component Side to Solder Side And Pad U3-17(5296.339mil,1920.236mil) on Solder Side [Bottom Solder] Mask Sliver [8.954mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-19(5296.339mil,1857.244mil) on Solder Side And Pad U3-18(5296.339mil,1888.74mil) on Solder Side [Bottom Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-20(5296.339mil,1825.748mil) on Solder Side And Pad U3-19(5296.339mil,1857.244mil) on Solder Side [Bottom Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-21(5296.339mil,1794.252mil) on Solder Side And Pad U3-20(5296.339mil,1825.748mil) on Solder Side [Bottom Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-22(5296.339mil,1762.756mil) on Solder Side And Pad U3-21(5296.339mil,1794.252mil) on Solder Side [Bottom Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-23(5296.339mil,1731.26mil) on Solder Side And Pad U3-22(5296.339mil,1762.756mil) on Solder Side [Bottom Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-24(5296.339mil,1699.764mil) on Solder Side And Pad U3-23(5296.339mil,1731.26mil) on Solder Side [Bottom Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.494mil < 10mil) Between Via (5240.467mil,1700.467mil) from Component Side to Solder Side And Pad U3-24(5296.339mil,1699.764mil) on Solder Side [Bottom Solder] Mask Sliver [8.494mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-26(5208.74mil,1643.661mil) on Solder Side And Pad U3-25(5240.236mil,1643.661mil) on Solder Side [Bottom Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.421mil < 10mil) Between Via (5240.467mil,1700.467mil) from Component Side to Solder Side And Pad U3-25(5240.236mil,1643.661mil) on Solder Side [Bottom Solder] Mask Sliver [9.421mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-27(5177.244mil,1643.661mil) on Solder Side And Pad U3-26(5208.74mil,1643.661mil) on Solder Side [Bottom Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.305mil < 10mil) Between Via (5210mil,1590mil) from Component Side to Solder Side And Pad U3-26(5208.74mil,1643.661mil) on Solder Side [Bottom Solder] Mask Sliver [6.305mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-28(5145.748mil,1643.661mil) on Solder Side And Pad U3-27(5177.244mil,1643.661mil) on Solder Side [Bottom Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-29(5114.252mil,1643.661mil) on Solder Side And Pad U3-28(5145.748mil,1643.661mil) on Solder Side [Bottom Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-30(5082.756mil,1643.661mil) on Solder Side And Pad U3-29(5114.252mil,1643.661mil) on Solder Side [Bottom Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-31(5051.26mil,1643.661mil) on Solder Side And Pad U3-30(5082.756mil,1643.661mil) on Solder Side [Bottom Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U3-32(5019.764mil,1643.661mil) on Solder Side And Pad U3-31(5051.26mil,1643.661mil) on Solder Side [Bottom Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.954mil < 10mil) Between Via (5020mil,1700mil) from Component Side to Solder Side And Pad U3-32(5019.764mil,1643.661mil) on Solder Side [Bottom Solder] Mask Sliver [8.954mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.864mil < 10mil) Between Via (5006.948mil,2529.42mil) from Component Side to Solder Side And Pad C5-1(5007.559mil,2560mil) on Solder Side [Bottom Solder] Mask Sliver [3.864mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.284mil < 10mil) Between Via (4955mil,2525mil) from Component Side to Solder Side And Pad C5-2(4952.441mil,2560mil) on Solder Side [Bottom Solder] Mask Sliver [8.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.661mil < 10mil) Between Via (4896mil,2562mil) from Component Side to Solder Side And Pad C3-2(4867.559mil,2560mil) on Solder Side [Bottom Solder] Mask Sliver [5.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.284mil < 10mil) Between Via (5175mil,2470mil) from Component Side to Solder Side And Pad C40-1(5172.441mil,2435mil) on Solder Side [Bottom Solder] Mask Sliver [8.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.411mil < 10mil) Between Via (5035.507mil,2083.874mil) from Component Side to Solder Side And Pad R7-2(5052.441mil,2120mil) on Solder Side [Bottom Solder] Mask Sliver [9.411mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.567mil < 10mil) Between Pad C17-1(4792.441mil,1850mil) on Solder Side And Pad C19-1(4792.441mil,1800mil) on Solder Side [Bottom Solder] Mask Sliver [8.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.567mil < 10mil) Between Pad C17-2(4847.559mil,1850mil) on Solder Side And Pad C19-2(4847.559mil,1800mil) on Solder Side [Bottom Solder] Mask Sliver [8.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.504mil < 10mil) Between Pad C15-1(4960mil,1580mil) on Solder Side And Pad R11-1(4994.882mil,1540mil) on Solder Side [Bottom Solder] Mask Sliver [2.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.617mil < 10mil) Between Via (4975mil,1505mil) from Component Side to Solder Side And Pad R11-1(4994.882mil,1540mil) on Solder Side [Bottom Solder] Mask Sliver [8.617mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.284mil < 10mil) Between Via (5050mil,1505mil) from Component Side to Solder Side And Pad R11-2(5050mil,1540mil) on Solder Side [Bottom Solder] Mask Sliver [8.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.284mil < 10mil) Between Via (4995mil,1580mil) from Component Side to Solder Side And Pad C15-1(4960mil,1580mil) on Solder Side [Bottom Solder] Mask Sliver [8.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.457mil < 10mil) Between Via (4780mil,1375mil) from Component Side to Solder Side And Pad U10-3(4837.795mil,1390.551mil) on Solder Side [Bottom Solder] Mask Sliver [7.457mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.457mil < 10mil) Between Via (4780mil,1400mil) from Component Side to Solder Side And Pad U10-3(4837.795mil,1390.551mil) on Solder Side [Bottom Solder] Mask Sliver [7.457mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.102mil < 10mil) Between Via (4750mil,1185mil) from Component Side to Solder Side And Pad C39-1(4750mil,1214.882mil) on Solder Side [Bottom Solder] Mask Sliver [7.102mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.284mil < 10mil) Between Via (4780mil,1375mil) from Component Side to Solder Side And Pad C2-2(4750mil,1375.118mil) on Solder Side [Bottom Solder] Mask Sliver [3.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.102mil < 10mil) Between Via (4750mil,1400mil) from Component Side to Solder Side And Pad C2-2(4750mil,1375.118mil) on Solder Side [Bottom Solder] Mask Sliver [2.102mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.322mil < 10mil) Between Via (4780mil,1400mil) from Component Side to Solder Side And Pad C2-2(4750mil,1375.118mil) on Solder Side [Bottom Solder] Mask Sliver [6.322mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.283mil < 10mil) Between Via (4505mil,1600mil) from Component Side to Solder Side And Pad R13-1(4470mil,1612.441mil) on Solder Side [Bottom Solder] Mask Sliver [8.283mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.49mil < 10mil) Between Via (4495mil,1795mil) from Component Side to Solder Side And Pad R14-2(4470mil,1767.559mil) on Solder Side [Bottom Solder] Mask Sliver [5.49mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Via (4470mil,1795mil) from Component Side to Solder Side And Pad R14-2(4470mil,1767.559mil) on Solder Side [Bottom Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U4_CS_C-5(4763.543mil,2085.597mil) on Solder Side And Pad U4_CS_C-6(4763.543mil,2060.006mil) on Solder Side [Bottom Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U4_CS_C-4(4763.543mil,2111.187mil) on Solder Side And Pad U4_CS_C-5(4763.543mil,2085.597mil) on Solder Side [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.661mil < 10mil) Between Via (4795mil,2110mil) from Component Side to Solder Side And Pad U4_CS_C-4(4763.543mil,2111.187mil) on Solder Side [Bottom Solder] Mask Sliver [9.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U4_CS_C-2(4682.835mil,2085.597mil) on Solder Side And Pad U4_CS_C-3(4682.835mil,2111.187mil) on Solder Side [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U4_CS_C-1(4682.835mil,2060.006mil) on Solder Side And Pad U4_CS_C-2(4682.835mil,2085.597mil) on Solder Side [Bottom Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.567mil < 10mil) Between Pad R10-2(4623.071mil,2260.233mil) on Solder Side And Pad R9-1(4573.071mil,2260.234mil) on Solder Side [Bottom Solder] Mask Sliver [8.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.567mil < 10mil) Between Pad R10-1(4623.071mil,2315.352mil) on Solder Side And Pad R9-2(4573.071mil,2315.352mil) on Solder Side [Bottom Solder] Mask Sliver [8.567mil]
Rule Violations :177

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (8.76mil < 10mil) Between Arc (5210mil,1425mil) on Top Overlay And Pad SWD-1(5250mil,1450mil) on Component Side [Top Overlay] to [Top Solder] clearance [8.76mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Arc (4625mil,1655mil) on Bottom Overlay And Pad U5-1(4597.402mil,1646.85mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4625mil,1655mil) on Bottom Overlay And Pad C22-1(4650mil,1642.441mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.559mil < 10mil) Between Arc (4963.661mil,1666.299mil) on Bottom Overlay And Pad C15-2(4960mil,1635.118mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.559mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4754.173mil,2250.391mil) on Bottom Overlay And Pad C12-2(4773.071mil,2260.233mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4750mil,2559.528mil) on Bottom Overlay And Pad C20_CS_A-2(4752.559mil,2580mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.685mil < 10mil) Between Track (5254.063mil,2297.126mil)(5270mil,2313.063mil) on Top Overlay And Pad D2-C(5270mil,2336.496mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (5246.378mil,2329.606mil)(5246.378mil,2358.15mil) on Top Overlay And Pad D2-C(5270mil,2336.496mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (5293.622mil,2329.606mil)(5293.622mil,2358.15mil) on Top Overlay And Pad D2-C(5270mil,2336.496mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.685mil < 10mil) Between Track (5253.268mil,2313.063mil)(5286.732mil,2313.063mil) on Top Overlay And Pad D2-C(5270mil,2336.496mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.685mil < 10mil) Between Track (5270mil,2313.063mil)(5285.937mil,2297.126mil) on Top Overlay And Pad D2-C(5270mil,2336.496mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (5246.378mil,2358.15mil)(5293.622mil,2358.15mil) on Top Overlay And Pad D2-C(5270mil,2336.496mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (5246.378mil,2251.85mil)(5246.378mil,2280.394mil) on Top Overlay And Pad D2-A(5270mil,2273.504mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.876mil < 10mil) Between Track (5254.063mil,2297.126mil)(5270mil,2313.063mil) on Top Overlay And Pad D2-A(5270mil,2273.504mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.876mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (5293.622mil,2251.85mil)(5293.622mil,2280.394mil) on Top Overlay And Pad D2-A(5270mil,2273.504mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (5246.378mil,2251.85mil)(5293.622mil,2251.85mil) on Top Overlay And Pad D2-A(5270mil,2273.504mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.876mil < 10mil) Between Track (5270mil,2313.063mil)(5285.937mil,2297.126mil) on Top Overlay And Pad D2-A(5270mil,2273.504mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.876mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5254.252mil,2297.126mil)(5285.748mil,2297.126mil) on Top Overlay And Pad D2-A(5270mil,2273.504mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5256.22mil,2438.032mil)(5256.22mil,2441.968mil) on Top Overlay And Pad R16-1(5270mil,2467.559mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5283.78mil,2438.032mil)(5283.78mil,2441.968mil) on Top Overlay And Pad R16-1(5270mil,2467.559mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5256.22mil,2438.032mil)(5256.22mil,2441.968mil) on Top Overlay And Pad R16-2(5270mil,2412.441mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5283.78mil,2438.032mil)(5283.78mil,2441.968mil) on Top Overlay And Pad R16-2(5270mil,2412.441mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.296mil < 10mil) Between Text "R31" (5115mil,2010mil) on Top Overlay And Pad U1-1(5057.441mil,2035mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.296mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.698mil < 10mil) Between Text "R31" (5115mil,2010mil) on Top Overlay And Pad U1-2(5057.441mil,2060mil) on Component Side [Top Overlay] to [Top Solder] clearance [8.698mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4703.779mil,2508.032mil)(4703.779mil,2511.969mil) on Top Overlay And Pad C9-1(4690mil,2482.441mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4676.22mil,2508.032mil)(4676.22mil,2511.969mil) on Top Overlay And Pad C9-1(4690mil,2482.441mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.255mil < 10mil) Between Text "C9" (4630mil,2475mil) on Top Overlay And Pad C9-1(4690mil,2482.441mil) on Component Side [Top Overlay] to [Top Solder] clearance [6.255mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4703.779mil,2508.032mil)(4703.779mil,2511.969mil) on Top Overlay And Pad C9-2(4690mil,2537.559mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4676.22mil,2508.032mil)(4676.22mil,2511.969mil) on Top Overlay And Pad C9-2(4690mil,2537.559mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.716mil < 10mil) Between Text "FB2" (4571.342mil,2335.626mil) on Top Overlay And Pad FB2-2(4595.512mil,2360mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.058mil < 10mil) Between Text "FB1" (4570mil,2410mil) on Top Overlay And Pad FB1-2(4595.512mil,2435mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.058mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.058mil < 10mil) Between Text "FB3" (4570mil,2150mil) on Top Overlay And Pad FB3-2(4595.512mil,2155mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.058mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.924mil < 10mil) Between Text "D1" (4460mil,1445mil) on Top Overlay And Pad D1-2(4510mil,1460mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.305mil < 10mil) Between Track (5337.008mil,1718.819mil)(5337.008mil,1821.181mil) on Top Overlay And Pad SW1-4(5358.661mil,1689.291mil) on Component Side [Top Overlay] to [Top Solder] clearance [9.305mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (5337.008mil,1718.819mil)(5462.992mil,1718.819mil) on Top Overlay And Pad SW1-4(5358.661mil,1689.291mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.305mil < 10mil) Between Track (5462.992mil,1718.819mil)(5462.992mil,1821.181mil) on Top Overlay And Pad SW1-2(5441.339mil,1689.291mil) on Component Side [Top Overlay] to [Top Solder] clearance [9.305mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (5337.008mil,1718.819mil)(5462.992mil,1718.819mil) on Top Overlay And Pad SW1-2(5441.339mil,1689.291mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.305mil < 10mil) Between Track (5337.008mil,1718.819mil)(5337.008mil,1821.181mil) on Top Overlay And Pad SW1-3(5358.661mil,1850.709mil) on Component Side [Top Overlay] to [Top Solder] clearance [9.305mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (5337.008mil,1821.181mil)(5462.992mil,1821.181mil) on Top Overlay And Pad SW1-3(5358.661mil,1850.709mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.305mil < 10mil) Between Track (5462.992mil,1718.819mil)(5462.992mil,1821.181mil) on Top Overlay And Pad SW1-1(5441.339mil,1850.709mil) on Component Side [Top Overlay] to [Top Solder] clearance [9.305mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (5337.008mil,1821.181mil)(5462.992mil,1821.181mil) on Top Overlay And Pad SW1-1(5441.339mil,1850.709mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.305mil < 10mil) Between Track (5312.992mil,1718.819mil)(5312.992mil,1821.181mil) on Top Overlay And Pad SW2-4(5291.339mil,1850.709mil) on Component Side [Top Overlay] to [Top Solder] clearance [9.305mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (5187.008mil,1821.181mil)(5312.992mil,1821.181mil) on Top Overlay And Pad SW2-4(5291.339mil,1850.709mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.305mil < 10mil) Between Track (5187.008mil,1718.819mil)(5187.008mil,1821.181mil) on Top Overlay And Pad SW2-2(5208.661mil,1850.709mil) on Component Side [Top Overlay] to [Top Solder] clearance [9.305mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (5187.008mil,1821.181mil)(5312.992mil,1821.181mil) on Top Overlay And Pad SW2-2(5208.661mil,1850.709mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.9mil < 10mil) Between Text "SW2" (5193mil,1880mil) on Top Overlay And Pad SW2-2(5208.661mil,1850.709mil) on Component Side [Top Overlay] to [Top Solder] clearance [6.9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.305mil < 10mil) Between Track (5312.992mil,1718.819mil)(5312.992mil,1821.181mil) on Top Overlay And Pad SW2-3(5291.339mil,1689.291mil) on Component Side [Top Overlay] to [Top Solder] clearance [9.305mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (5187.008mil,1718.819mil)(5312.992mil,1718.819mil) on Top Overlay And Pad SW2-3(5291.339mil,1689.291mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.305mil < 10mil) Between Track (5187.008mil,1718.819mil)(5187.008mil,1821.181mil) on Top Overlay And Pad SW2-1(5208.661mil,1689.291mil) on Component Side [Top Overlay] to [Top Solder] clearance [9.305mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (5187.008mil,1718.819mil)(5312.992mil,1718.819mil) on Top Overlay And Pad SW2-1(5208.661mil,1689.291mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (5246.378mil,2106.85mil)(5246.378mil,2135.394mil) on Top Overlay And Pad D5-C(5270mil,2128.504mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (5293.622mil,2106.85mil)(5293.622mil,2135.394mil) on Top Overlay And Pad D5-C(5270mil,2128.504mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.685mil < 10mil) Between Track (5254.063mil,2167.874mil)(5270mil,2151.937mil) on Top Overlay And Pad D5-C(5270mil,2128.504mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (5246.378mil,2106.85mil)(5293.622mil,2106.85mil) on Top Overlay And Pad D5-C(5270mil,2128.504mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.685mil < 10mil) Between Track (5253.268mil,2151.937mil)(5286.732mil,2151.937mil) on Top Overlay And Pad D5-C(5270mil,2128.504mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.685mil < 10mil) Between Track (5270mil,2151.937mil)(5285.937mil,2167.874mil) on Top Overlay And Pad D5-C(5270mil,2128.504mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (5246.378mil,2184.606mil)(5246.378mil,2213.15mil) on Top Overlay And Pad D5-A(5270mil,2191.496mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (5293.622mil,2184.606mil)(5293.622mil,2213.15mil) on Top Overlay And Pad D5-A(5270mil,2191.496mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.876mil < 10mil) Between Track (5254.063mil,2167.874mil)(5270mil,2151.937mil) on Top Overlay And Pad D5-A(5270mil,2191.496mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.876mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (5246.378mil,2213.15mil)(5293.622mil,2213.15mil) on Top Overlay And Pad D5-A(5270mil,2191.496mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5254.252mil,2167.874mil)(5285.748mil,2167.874mil) on Top Overlay And Pad D5-A(5270mil,2191.496mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.876mil < 10mil) Between Track (5270mil,2151.937mil)(5285.937mil,2167.874mil) on Top Overlay And Pad D5-A(5270mil,2191.496mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.876mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (5186.378mil,2106.85mil)(5186.378mil,2135.394mil) on Top Overlay And Pad D6-C(5210mil,2128.504mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (5233.622mil,2106.85mil)(5233.622mil,2135.394mil) on Top Overlay And Pad D6-C(5210mil,2128.504mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.685mil < 10mil) Between Track (5210mil,2151.937mil)(5225.937mil,2167.874mil) on Top Overlay And Pad D6-C(5210mil,2128.504mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (5186.378mil,2106.85mil)(5233.622mil,2106.85mil) on Top Overlay And Pad D6-C(5210mil,2128.504mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.685mil < 10mil) Between Track (5193.268mil,2151.937mil)(5226.732mil,2151.937mil) on Top Overlay And Pad D6-C(5210mil,2128.504mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.685mil < 10mil) Between Track (5194.063mil,2167.874mil)(5210mil,2151.937mil) on Top Overlay And Pad D6-C(5210mil,2128.504mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (5186.378mil,2184.606mil)(5186.378mil,2213.15mil) on Top Overlay And Pad D6-A(5210mil,2191.496mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (5233.622mil,2184.606mil)(5233.622mil,2213.15mil) on Top Overlay And Pad D6-A(5210mil,2191.496mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.876mil < 10mil) Between Track (5210mil,2151.937mil)(5225.937mil,2167.874mil) on Top Overlay And Pad D6-A(5210mil,2191.496mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.876mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (5186.378mil,2213.15mil)(5233.622mil,2213.15mil) on Top Overlay And Pad D6-A(5210mil,2191.496mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5194.252mil,2167.874mil)(5225.748mil,2167.874mil) on Top Overlay And Pad D6-A(5210mil,2191.496mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.876mil < 10mil) Between Track (5194.063mil,2167.874mil)(5210mil,2151.937mil) on Top Overlay And Pad D6-A(5210mil,2191.496mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.876mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (5168.622mil,2106.85mil)(5168.622mil,2135.394mil) on Top Overlay And Pad D7-C(5145mil,2128.504mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.685mil < 10mil) Between Track (5128.268mil,2151.937mil)(5161.732mil,2151.937mil) on Top Overlay And Pad D7-C(5145mil,2128.504mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.685mil < 10mil) Between Track (5145mil,2151.937mil)(5160.937mil,2167.874mil) on Top Overlay And Pad D7-C(5145mil,2128.504mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.685mil < 10mil) Between Track (5129.063mil,2167.874mil)(5145mil,2151.937mil) on Top Overlay And Pad D7-C(5145mil,2128.504mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (5121.378mil,2106.85mil)(5121.378mil,2135.394mil) on Top Overlay And Pad D7-C(5145mil,2128.504mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (5121.378mil,2106.85mil)(5168.622mil,2106.85mil) on Top Overlay And Pad D7-C(5145mil,2128.504mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (5168.622mil,2184.606mil)(5168.622mil,2213.15mil) on Top Overlay And Pad D7-A(5145mil,2191.496mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5129.252mil,2167.874mil)(5160.748mil,2167.874mil) on Top Overlay And Pad D7-A(5145mil,2191.496mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.876mil < 10mil) Between Track (5145mil,2151.937mil)(5160.937mil,2167.874mil) on Top Overlay And Pad D7-A(5145mil,2191.496mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.876mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.876mil < 10mil) Between Track (5129.063mil,2167.874mil)(5145mil,2151.937mil) on Top Overlay And Pad D7-A(5145mil,2191.496mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.876mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (5121.378mil,2184.606mil)(5121.378mil,2213.15mil) on Top Overlay And Pad D7-A(5145mil,2191.496mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (5121.378mil,2213.15mil)(5168.622mil,2213.15mil) on Top Overlay And Pad D7-A(5145mil,2191.496mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5256.22mil,2048.032mil)(5256.22mil,2051.968mil) on Top Overlay And Pad R29-1(5270mil,2022.441mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5283.78mil,2048.032mil)(5283.78mil,2051.968mil) on Top Overlay And Pad R29-1(5270mil,2022.441mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.882mil < 10mil) Between Text "R29" (5279.618mil,1943.757mil) on Top Overlay And Pad R29-1(5270mil,2022.441mil) on Component Side [Top Overlay] to [Top Solder] clearance [8.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5256.22mil,2048.032mil)(5256.22mil,2051.968mil) on Top Overlay And Pad R29-2(5270mil,2077.559mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5283.78mil,2048.032mil)(5283.78mil,2051.968mil) on Top Overlay And Pad R29-2(5270mil,2077.559mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5223.78mil,2048.032mil)(5223.78mil,2051.968mil) on Top Overlay And Pad R30-1(5210mil,2022.441mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5196.22mil,2048.032mil)(5196.22mil,2051.968mil) on Top Overlay And Pad R30-1(5210mil,2022.441mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.959mil < 10mil) Between Text "R30" (5219.121mil,1944.68mil) on Top Overlay And Pad R30-1(5210mil,2022.441mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.959mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5223.78mil,2048.032mil)(5223.78mil,2051.968mil) on Top Overlay And Pad R30-2(5210mil,2077.559mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5196.22mil,2048.032mil)(5196.22mil,2051.968mil) on Top Overlay And Pad R30-2(5210mil,2077.559mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5131.22mil,2048.032mil)(5131.22mil,2051.968mil) on Top Overlay And Pad R31-1(5145mil,2022.441mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5158.78mil,2048.032mil)(5158.78mil,2051.968mil) on Top Overlay And Pad R31-1(5145mil,2022.441mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.577mil < 10mil) Between Text "R31" (5115mil,2010mil) on Top Overlay And Pad R31-1(5145mil,2022.441mil) on Component Side [Top Overlay] to [Top Solder] clearance [9.577mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5131.22mil,2048.032mil)(5131.22mil,2051.968mil) on Top Overlay And Pad R31-2(5145mil,2077.559mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5158.78mil,2048.032mil)(5158.78mil,2051.968mil) on Top Overlay And Pad R31-2(5145mil,2077.559mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5150.472mil,2261.22mil)(5154.409mil,2261.22mil) on Top Overlay And Pad C38-1(5124.882mil,2275mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5150.472mil,2288.78mil)(5154.409mil,2288.78mil) on Top Overlay And Pad C38-1(5124.882mil,2275mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5150.472mil,2261.22mil)(5154.409mil,2261.22mil) on Top Overlay And Pad C38-2(5180mil,2275mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5150.472mil,2288.78mil)(5154.409mil,2288.78mil) on Top Overlay And Pad C38-2(5180mil,2275mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.521mil < 10mil) Between Text "C38" (5225mil,2260mil) on Top Overlay And Pad C38-2(5180mil,2275mil) on Component Side [Top Overlay] to [Top Solder] clearance [8.521mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (4441.85mil,2128.622mil)(4470.394mil,2128.622mil) on Top Overlay And Pad D4-C(4463.504mil,2105mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.685mil < 10mil) Between Track (4486.937mil,2088.268mil)(4486.937mil,2121.732mil) on Top Overlay And Pad D4-C(4463.504mil,2105mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.685mil < 10mil) Between Track (4486.937mil,2105mil)(4502.874mil,2089.063mil) on Top Overlay And Pad D4-C(4463.504mil,2105mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.685mil < 10mil) Between Track (4486.937mil,2105mil)(4502.874mil,2120.937mil) on Top Overlay And Pad D4-C(4463.504mil,2105mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (4441.85mil,2081.378mil)(4470.394mil,2081.378mil) on Top Overlay And Pad D4-C(4463.504mil,2105mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (4441.85mil,2081.378mil)(4441.85mil,2128.622mil) on Top Overlay And Pad D4-C(4463.504mil,2105mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (4519.606mil,2128.622mil)(4548.15mil,2128.622mil) on Top Overlay And Pad D4-A(4526.496mil,2105mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.876mil < 10mil) Between Track (4486.937mil,2105mil)(4502.874mil,2089.063mil) on Top Overlay And Pad D4-A(4526.496mil,2105mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.876mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.876mil < 10mil) Between Track (4486.937mil,2105mil)(4502.874mil,2120.937mil) on Top Overlay And Pad D4-A(4526.496mil,2105mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.876mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4502.874mil,2089.252mil)(4502.874mil,2120.748mil) on Top Overlay And Pad D4-A(4526.496mil,2105mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (4519.606mil,2081.378mil)(4548.15mil,2081.378mil) on Top Overlay And Pad D4-A(4526.496mil,2105mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (4548.15mil,2081.378mil)(4548.15mil,2128.622mil) on Top Overlay And Pad D4-A(4526.496mil,2105mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (4441.85mil,2063.622mil)(4470.394mil,2063.622mil) on Top Overlay And Pad D3-C(4463.504mil,2040mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (4441.85mil,2016.378mil)(4470.394mil,2016.378mil) on Top Overlay And Pad D3-C(4463.504mil,2040mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (4441.85mil,2016.378mil)(4441.85mil,2063.622mil) on Top Overlay And Pad D3-C(4463.504mil,2040mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.685mil < 10mil) Between Track (4486.937mil,2023.268mil)(4486.937mil,2056.732mil) on Top Overlay And Pad D3-C(4463.504mil,2040mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.685mil < 10mil) Between Track (4486.937mil,2040mil)(4502.874mil,2024.063mil) on Top Overlay And Pad D3-C(4463.504mil,2040mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.685mil < 10mil) Between Track (4486.937mil,2040mil)(4502.874mil,2055.937mil) on Top Overlay And Pad D3-C(4463.504mil,2040mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (4519.606mil,2016.378mil)(4548.15mil,2016.378mil) on Top Overlay And Pad D3-A(4526.496mil,2040mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (4548.15mil,2016.378mil)(4548.15mil,2063.622mil) on Top Overlay And Pad D3-A(4526.496mil,2040mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (4519.606mil,2063.622mil)(4548.15mil,2063.622mil) on Top Overlay And Pad D3-A(4526.496mil,2040mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.876mil < 10mil) Between Track (4486.937mil,2040mil)(4502.874mil,2024.063mil) on Top Overlay And Pad D3-A(4526.496mil,2040mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.876mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.876mil < 10mil) Between Track (4486.937mil,2040mil)(4502.874mil,2055.937mil) on Top Overlay And Pad D3-A(4526.496mil,2040mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.876mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4502.874mil,2024.252mil)(4502.874mil,2055.748mil) on Top Overlay And Pad D3-A(4526.496mil,2040mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5150.472mil,2371.22mil)(5154.409mil,2371.22mil) on Top Overlay And Pad R2-1(5124.882mil,2385mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5150.472mil,2398.78mil)(5154.409mil,2398.78mil) on Top Overlay And Pad R2-1(5124.882mil,2385mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5150.472mil,2371.22mil)(5154.409mil,2371.22mil) on Top Overlay And Pad R2-2(5180mil,2385mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5150.472mil,2398.78mil)(5154.409mil,2398.78mil) on Top Overlay And Pad R2-2(5180mil,2385mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.521mil < 10mil) Between Text "R2" (5225mil,2380mil) on Top Overlay And Pad R2-2(5180mil,2385mil) on Component Side [Top Overlay] to [Top Solder] clearance [8.521mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5150.472mil,2343.78mil)(5154.409mil,2343.78mil) on Top Overlay And Pad R1-1(5124.882mil,2330mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5150.472mil,2316.22mil)(5154.409mil,2316.22mil) on Top Overlay And Pad R1-1(5124.882mil,2330mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5150.472mil,2343.78mil)(5154.409mil,2343.78mil) on Top Overlay And Pad R1-2(5180mil,2330mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.826mil < 10mil) Between Text "C38" (5225mil,2260mil) on Top Overlay And Pad R1-2(5180mil,2330mil) on Component Side [Top Overlay] to [Top Solder] clearance [8.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.521mil < 10mil) Between Text "R1" (5225mil,2335mil) on Top Overlay And Pad R1-2(5180mil,2330mil) on Component Side [Top Overlay] to [Top Solder] clearance [8.521mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5150.472mil,2316.22mil)(5154.409mil,2316.22mil) on Top Overlay And Pad R1-2(5180mil,2330mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4703.779mil,2613.032mil)(4703.779mil,2616.969mil) on Top Overlay And Pad C4-1(4690mil,2587.441mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4676.22mil,2613.032mil)(4676.22mil,2616.969mil) on Top Overlay And Pad C4-1(4690mil,2587.441mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.759mil < 10mil) Between Text "C4" (4629.496mil,2581.735mil) on Top Overlay And Pad C4-1(4690mil,2587.441mil) on Component Side [Top Overlay] to [Top Solder] clearance [6.759mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4703.779mil,2613.032mil)(4703.779mil,2616.969mil) on Top Overlay And Pad C4-2(4690mil,2642.559mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4676.22mil,2613.032mil)(4676.22mil,2616.969mil) on Top Overlay And Pad C4-2(4690mil,2642.559mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4668.661mil,2070.239mil)(4668.661mil,2074.176mil) on Top Overlay And Pad C11-1(4682.441mil,2099.766mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4696.221mil,2070.239mil)(4696.221mil,2074.176mil) on Top Overlay And Pad C11-1(4682.441mil,2099.766mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4668.661mil,2070.239mil)(4668.661mil,2074.176mil) on Top Overlay And Pad C11-2(4682.441mil,2044.648mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4696.221mil,2070.239mil)(4696.221mil,2074.176mil) on Top Overlay And Pad C11-2(4682.441mil,2044.648mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.169mil < 10mil) Between Text "C11" (4660mil,2000mil) on Top Overlay And Pad C11-2(4682.441mil,2044.648mil) on Component Side [Top Overlay] to [Top Solder] clearance [8.169mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4613.661mil,2070.239mil)(4613.661mil,2074.176mil) on Top Overlay And Pad C8-1(4627.441mil,2044.648mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4641.22mil,2070.239mil)(4641.22mil,2074.176mil) on Top Overlay And Pad C8-1(4627.441mil,2044.648mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.169mil < 10mil) Between Text "C8" (4610mil,2000mil) on Top Overlay And Pad C8-1(4627.441mil,2044.648mil) on Component Side [Top Overlay] to [Top Solder] clearance [8.169mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4613.661mil,2070.239mil)(4613.661mil,2074.176mil) on Top Overlay And Pad C8-2(4627.441mil,2099.767mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4641.22mil,2070.239mil)(4641.22mil,2074.176mil) on Top Overlay And Pad C8-2(4627.441mil,2099.767mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4666.221mil,2268.031mil)(4666.221mil,2271.968mil) on Top Overlay And Pad C10-1(4680mil,2297.559mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4693.78mil,2268.031mil)(4693.78mil,2271.968mil) on Top Overlay And Pad C10-1(4680mil,2297.559mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.962mil < 10mil) Between Text "C10" (4660mil,2200mil) on Top Overlay And Pad C10-2(4680mil,2242.441mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.962mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4666.221mil,2268.031mil)(4666.221mil,2271.968mil) on Top Overlay And Pad C10-2(4680mil,2242.441mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4693.78mil,2268.031mil)(4693.78mil,2271.968mil) on Top Overlay And Pad C10-2(4680mil,2242.441mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4611.22mil,2268.032mil)(4611.22mil,2271.969mil) on Top Overlay And Pad C6-1(4625mil,2242.441mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.962mil < 10mil) Between Text "C6" (4605mil,2200mil) on Top Overlay And Pad C6-1(4625mil,2242.441mil) on Component Side [Top Overlay] to [Top Solder] clearance [5.962mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4638.779mil,2268.032mil)(4638.779mil,2271.969mil) on Top Overlay And Pad C6-1(4625mil,2242.441mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4611.22mil,2268.032mil)(4611.22mil,2271.969mil) on Top Overlay And Pad C6-2(4625mil,2297.559mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4638.779mil,2268.032mil)(4638.779mil,2271.969mil) on Top Overlay And Pad C6-2(4625mil,2297.559mil) on Component Side [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.741mil < 10mil) Between Text "R9" (4580mil,2210mil) on Bottom Overlay And Pad MOTOR-3(4495mil,2205mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [9.741mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.448mil < 10mil) Between Text "R12_CS_C" (4620mil,2140mil) on Bottom Overlay And Pad MOTOR-3(4495mil,2205mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [8.448mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4558.032mil,1556.22mil)(4561.968mil,1556.22mil) on Bottom Overlay And Pad R15-1(4532.441mil,1570mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4558.032mil,1583.78mil)(4561.968mil,1583.78mil) on Bottom Overlay And Pad R15-1(4532.441mil,1570mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.578mil < 10mil) Between Text "U5" (4610mil,1600mil) on Bottom Overlay And Pad R15-2(4587.559mil,1570mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [9.578mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4558.032mil,1556.22mil)(4561.968mil,1556.22mil) on Bottom Overlay And Pad R15-2(4587.559mil,1570mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4558.032mil,1583.78mil)(4561.968mil,1583.78mil) on Bottom Overlay And Pad R15-2(4587.559mil,1570mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4496.032mil,2118.78mil)(4499.968mil,2118.78mil) on Bottom Overlay And Pad R28-1(4525.559mil,2105mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4496.032mil,2091.22mil)(4499.968mil,2091.22mil) on Bottom Overlay And Pad R28-1(4525.559mil,2105mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.639mil < 10mil) Between Text "R28" (4600mil,2100mil) on Bottom Overlay And Pad R28-1(4525.559mil,2105mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [4.639mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4496.032mil,2118.78mil)(4499.968mil,2118.78mil) on Bottom Overlay And Pad R28-2(4470.441mil,2105mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4496.032mil,2091.22mil)(4499.968mil,2091.22mil) on Bottom Overlay And Pad R28-2(4470.441mil,2105mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4496.032mil,2053.78mil)(4499.968mil,2053.78mil) on Bottom Overlay And Pad R27-1(4525.559mil,2040mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4496.032mil,2026.22mil)(4499.968mil,2026.22mil) on Bottom Overlay And Pad R27-1(4525.559mil,2040mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.733mil < 10mil) Between Text "R27" (4537.744mil,1990.851mil) on Bottom Overlay And Pad R27-1(4525.559mil,2040mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [8.733mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4496.032mil,2053.78mil)(4499.968mil,2053.78mil) on Bottom Overlay And Pad R27-2(4470.441mil,2040mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4496.032mil,2026.22mil)(4499.968mil,2026.22mil) on Bottom Overlay And Pad R27-2(4470.441mil,2040mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.735mil < 10mil) Between Text "R27" (4537.744mil,1990.851mil) on Bottom Overlay And Pad R27-2(4470.441mil,2040mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [8.735mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4818.031mil,1886.22mil)(4821.968mil,1886.22mil) on Bottom Overlay And Pad C18-1(4847.559mil,1900mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4818.031mil,1913.78mil)(4821.968mil,1913.78mil) on Bottom Overlay And Pad C18-1(4847.559mil,1900mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4818.031mil,1886.22mil)(4821.968mil,1886.22mil) on Bottom Overlay And Pad C18-2(4792.441mil,1900mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4818.031mil,1913.78mil)(4821.968mil,1913.78mil) on Bottom Overlay And Pad C18-2(4792.441mil,1900mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.955mil < 10mil) Between Text "C18" (4770mil,1880mil) on Bottom Overlay And Pad C18-2(4792.441mil,1900mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [5.955mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.528mil < 10mil) Between Track (4500.945mil,1680mil)(4619.055mil,1680mil) on Bottom Overlay And Pad U5-3(4522.599mil,1646.85mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [9.528mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.031mil < 10mil) Between Text "U5" (4610mil,1600mil) on Bottom Overlay And Pad U5-2(4560mil,1646.85mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [6.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.528mil < 10mil) Between Track (4500.945mil,1680mil)(4619.055mil,1680mil) on Bottom Overlay And Pad U5-2(4560mil,1646.85mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [9.528mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.466mil < 10mil) Between Text "U5" (4610mil,1600mil) on Bottom Overlay And Pad U5-1(4597.402mil,1646.85mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [4.466mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.528mil < 10mil) Between Track (4500.945mil,1680mil)(4619.055mil,1680mil) on Bottom Overlay And Pad U5-1(4597.402mil,1646.85mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [9.528mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5323.779mil,2005.59mil)(5323.779mil,2009.527mil) on Bottom Overlay And Pad C16-1(5310mil,2035.118mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5296.22mil,2005.59mil)(5296.22mil,2009.527mil) on Bottom Overlay And Pad C16-1(5310mil,2035.118mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.577mil < 10mil) Between Text "C16" (5280mil,2030mil) on Bottom Overlay And Pad C16-1(5310mil,2035.118mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [9.577mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5323.779mil,2005.59mil)(5323.779mil,2009.527mil) on Bottom Overlay And Pad C16-2(5310mil,1980mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5296.22mil,2005.59mil)(5296.22mil,2009.527mil) on Bottom Overlay And Pad C16-2(5310mil,1980mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.564mil < 10mil) Between Text "C19" (4920mil,1790mil) on Bottom Overlay And Pad U3-4(4963.661mil,1794.252mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [2.564mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4976.22mil,2085.591mil)(4976.22mil,2089.528mil) on Bottom Overlay And Pad C37-1(4990mil,2060mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5003.779mil,2085.591mil)(5003.779mil,2089.528mil) on Bottom Overlay And Pad C37-1(4990mil,2060mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4976.22mil,2085.591mil)(4976.22mil,2089.528mil) on Bottom Overlay And Pad C37-2(4990mil,2115.118mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5003.779mil,2085.591mil)(5003.779mil,2089.528mil) on Bottom Overlay And Pad C37-2(4990mil,2115.118mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4846.221mil,2088.032mil)(4846.221mil,2091.969mil) on Bottom Overlay And Pad C7-1(4860mil,2062.441mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4873.78mil,2088.032mil)(4873.78mil,2091.969mil) on Bottom Overlay And Pad C7-1(4860mil,2062.441mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.578mil < 10mil) Between Text "C7" (4830mil,2050mil) on Bottom Overlay And Pad C7-1(4860mil,2062.441mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [9.578mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4846.221mil,2088.032mil)(4846.221mil,2091.969mil) on Bottom Overlay And Pad C7-2(4860mil,2117.559mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4873.78mil,2088.032mil)(4873.78mil,2091.969mil) on Bottom Overlay And Pad C7-2(4860mil,2117.559mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4978.031mil,2546.22mil)(4981.968mil,2546.22mil) on Bottom Overlay And Pad C5-1(5007.559mil,2560mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.584mil < 10mil) Between Text "C5" (5020mil,2510mil) on Bottom Overlay And Pad C5-1(5007.559mil,2560mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [9.584mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4978.031mil,2573.78mil)(4981.968mil,2573.78mil) on Bottom Overlay And Pad C5-1(5007.559mil,2560mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4978.031mil,2546.22mil)(4981.968mil,2546.22mil) on Bottom Overlay And Pad C5-2(4952.441mil,2560mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4978.031mil,2573.78mil)(4981.968mil,2573.78mil) on Bottom Overlay And Pad C5-2(4952.441mil,2560mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4838.032mil,2546.22mil)(4841.969mil,2546.22mil) on Bottom Overlay And Pad C3-1(4812.441mil,2560mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4838.032mil,2573.78mil)(4841.969mil,2573.78mil) on Bottom Overlay And Pad C3-1(4812.441mil,2560mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4838.032mil,2546.22mil)(4841.969mil,2546.22mil) on Bottom Overlay And Pad C3-2(4867.559mil,2560mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4838.032mil,2573.78mil)(4841.969mil,2573.78mil) on Bottom Overlay And Pad C3-2(4867.559mil,2560mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.584mil < 10mil) Between Text "C3" (4880mil,2510mil) on Bottom Overlay And Pad C3-2(4867.559mil,2560mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [9.584mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5198.032mil,2421.22mil)(5201.969mil,2421.22mil) on Bottom Overlay And Pad C40-2(5227.559mil,2435mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5198.032mil,2448.78mil)(5201.969mil,2448.78mil) on Bottom Overlay And Pad C40-2(5227.559mil,2435mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5198.032mil,2421.22mil)(5201.969mil,2421.22mil) on Bottom Overlay And Pad C40-1(5172.441mil,2435mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5198.032mil,2448.78mil)(5201.969mil,2448.78mil) on Bottom Overlay And Pad C40-1(5172.441mil,2435mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5190.472mil,2193.779mil)(5194.409mil,2193.779mil) on Bottom Overlay And Pad R6-1(5220mil,2180mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5190.472mil,2166.22mil)(5194.409mil,2166.22mil) on Bottom Overlay And Pad R6-1(5220mil,2180mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5190.472mil,2193.779mil)(5194.409mil,2193.779mil) on Bottom Overlay And Pad R6-2(5164.882mil,2180mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5190.472mil,2166.22mil)(5194.409mil,2166.22mil) on Bottom Overlay And Pad R6-2(5164.882mil,2180mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5188.032mil,2226.22mil)(5191.968mil,2226.22mil) on Bottom Overlay And Pad R4-1(5217.559mil,2240mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5188.032mil,2253.78mil)(5191.968mil,2253.78mil) on Bottom Overlay And Pad R4-1(5217.559mil,2240mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5188.032mil,2226.22mil)(5191.968mil,2226.22mil) on Bottom Overlay And Pad R4-2(5162.441mil,2240mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5188.032mil,2253.78mil)(5191.968mil,2253.78mil) on Bottom Overlay And Pad R4-2(5162.441mil,2240mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5078.032mil,2193.78mil)(5081.968mil,2193.78mil) on Bottom Overlay And Pad R5-1(5107.559mil,2180mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5078.032mil,2166.22mil)(5081.968mil,2166.22mil) on Bottom Overlay And Pad R5-1(5107.559mil,2180mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.955mil < 10mil) Between Text "R5" (5030mil,2170mil) on Bottom Overlay And Pad R5-2(5052.441mil,2180mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [5.955mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5078.032mil,2193.78mil)(5081.968mil,2193.78mil) on Bottom Overlay And Pad R5-2(5052.441mil,2180mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5078.032mil,2166.22mil)(5081.968mil,2166.22mil) on Bottom Overlay And Pad R5-2(5052.441mil,2180mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5078.032mil,2226.22mil)(5081.968mil,2226.22mil) on Bottom Overlay And Pad R3-1(5107.559mil,2240mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5078.032mil,2253.78mil)(5081.968mil,2253.78mil) on Bottom Overlay And Pad R3-1(5107.559mil,2240mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5078.032mil,2226.22mil)(5081.968mil,2226.22mil) on Bottom Overlay And Pad R3-2(5052.441mil,2240mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5078.032mil,2253.78mil)(5081.968mil,2253.78mil) on Bottom Overlay And Pad R3-2(5052.441mil,2240mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.955mil < 10mil) Between Text "R3" (5030mil,2230mil) on Bottom Overlay And Pad R3-2(5052.441mil,2240mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [5.955mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5078.032mil,2133.78mil)(5081.968mil,2133.78mil) on Bottom Overlay And Pad R7-1(5107.559mil,2120mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5078.032mil,2106.22mil)(5081.968mil,2106.22mil) on Bottom Overlay And Pad R7-1(5107.559mil,2120mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.584mil < 10mil) Between Text "R7" (5117.376mil,2070mil) on Bottom Overlay And Pad R7-1(5107.559mil,2120mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [9.584mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5078.032mil,2133.78mil)(5081.968mil,2133.78mil) on Bottom Overlay And Pad R7-2(5052.441mil,2120mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5078.032mil,2106.22mil)(5081.968mil,2106.22mil) on Bottom Overlay And Pad R7-2(5052.441mil,2120mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5188.032mil,2133.78mil)(5191.968mil,2133.78mil) on Bottom Overlay And Pad R8-1(5217.559mil,2120mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5188.032mil,2106.22mil)(5191.968mil,2106.22mil) on Bottom Overlay And Pad R8-1(5217.559mil,2120mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.872mil < 10mil) Between Text "R8" (5277.239mil,2110mil) on Bottom Overlay And Pad R8-1(5217.559mil,2120mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [9.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5188.032mil,2133.78mil)(5191.968mil,2133.78mil) on Bottom Overlay And Pad R8-2(5162.441mil,2120mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5188.032mil,2106.22mil)(5191.968mil,2106.22mil) on Bottom Overlay And Pad R8-2(5162.441mil,2120mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4818.032mil,1813.78mil)(4821.969mil,1813.78mil) on Bottom Overlay And Pad C19-1(4792.441mil,1800mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4818.032mil,1786.22mil)(4821.969mil,1786.22mil) on Bottom Overlay And Pad C19-1(4792.441mil,1800mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.998mil < 10mil) Between Text "C14" (4780mil,1755mil) on Bottom Overlay And Pad C19-1(4792.441mil,1800mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [4.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4818.032mil,1813.78mil)(4821.969mil,1813.78mil) on Bottom Overlay And Pad C19-2(4847.559mil,1800mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4818.032mil,1786.22mil)(4821.969mil,1786.22mil) on Bottom Overlay And Pad C19-2(4847.559mil,1800mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.972mil < 10mil) Between Text "C19" (4920mil,1790mil) on Bottom Overlay And Pad C19-2(4847.559mil,1800mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [5.972mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.584mil < 10mil) Between Text "C13" (4900mil,1755mil) on Bottom Overlay And Pad C19-2(4847.559mil,1800mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [4.584mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4818.032mil,1863.78mil)(4821.969mil,1863.78mil) on Bottom Overlay And Pad C17-1(4792.441mil,1850mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4818.032mil,1836.22mil)(4821.969mil,1836.22mil) on Bottom Overlay And Pad C17-1(4792.441mil,1850mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.955mil < 10mil) Between Text "C17" (4770mil,1835mil) on Bottom Overlay And Pad C17-1(4792.441mil,1850mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [5.955mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4818.032mil,1863.78mil)(4821.969mil,1863.78mil) on Bottom Overlay And Pad C17-2(4847.559mil,1850mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4818.032mil,1836.22mil)(4821.969mil,1836.22mil) on Bottom Overlay And Pad C17-2(4847.559mil,1850mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4860.472mil,1716.22mil)(4864.409mil,1716.22mil) on Bottom Overlay And Pad C13-1(4890mil,1730mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4860.472mil,1743.78mil)(4864.409mil,1743.78mil) on Bottom Overlay And Pad C13-1(4890mil,1730mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.577mil < 10mil) Between Text "C13" (4900mil,1755mil) on Bottom Overlay And Pad C13-1(4890mil,1730mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [4.577mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4860.472mil,1716.22mil)(4864.409mil,1716.22mil) on Bottom Overlay And Pad C13-2(4834.882mil,1730mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4860.472mil,1743.78mil)(4864.409mil,1743.78mil) on Bottom Overlay And Pad C13-2(4834.882mil,1730mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.044mil < 10mil) Between Text "C13" (4900mil,1755mil) on Bottom Overlay And Pad C13-2(4834.882mil,1730mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [6.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.81mil < 10mil) Between Text "C15" (4975mil,1535mil) on Bottom Overlay And Pad X1-3(4883mil,1565mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5020.472mil,1526.22mil)(5024.409mil,1526.22mil) on Bottom Overlay And Pad R11-1(4994.882mil,1540mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5020.472mil,1553.78mil)(5024.409mil,1553.78mil) on Bottom Overlay And Pad R11-1(4994.882mil,1540mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.396mil < 10mil) Between Text "C15" (4975mil,1535mil) on Bottom Overlay And Pad R11-1(4994.882mil,1540mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [3.396mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5020.472mil,1526.22mil)(5024.409mil,1526.22mil) on Bottom Overlay And Pad R11-2(5050mil,1540mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5020.472mil,1553.78mil)(5024.409mil,1553.78mil) on Bottom Overlay And Pad R11-2(5050mil,1540mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4946.22mil,1605.591mil)(4946.22mil,1609.528mil) on Bottom Overlay And Pad C15-1(4960mil,1580mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4973.779mil,1605.591mil)(4973.779mil,1609.528mil) on Bottom Overlay And Pad C15-1(4960mil,1580mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.521mil < 10mil) Between Text "C15" (4975mil,1535mil) on Bottom Overlay And Pad C15-1(4960mil,1580mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [8.521mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4946.22mil,1605.591mil)(4946.22mil,1609.528mil) on Bottom Overlay And Pad C15-2(4960mil,1635.118mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4973.779mil,1605.591mil)(4973.779mil,1609.528mil) on Bottom Overlay And Pad C15-2(4960mil,1635.118mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5009.055mil,1168.11mil)(5009.055mil,1431.89mil) on Bottom Overlay And Pad U10-4(5062.205mil,1300mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4890.945mil,1168.11mil)(4890.945mil,1431.89mil) on Bottom Overlay And Pad U10-3(4837.795mil,1390.551mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4890.945mil,1168.11mil)(4890.945mil,1431.89mil) on Bottom Overlay And Pad U10-2(4837.795mil,1300mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4890.945mil,1168.11mil)(4890.945mil,1431.89mil) on Bottom Overlay And Pad U10-1(4837.795mil,1209.449mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4763.779mil,1240.473mil)(4763.779mil,1244.409mil) on Bottom Overlay And Pad C39-2(4750mil,1270mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4736.22mil,1240.473mil)(4736.22mil,1244.409mil) on Bottom Overlay And Pad C39-2(4750mil,1270mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.578mil < 10mil) Between Text "C39" (4720mil,1260mil) on Bottom Overlay And Pad C39-2(4750mil,1270mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [9.578mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4763.779mil,1240.473mil)(4763.779mil,1244.409mil) on Bottom Overlay And Pad C39-1(4750mil,1214.882mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4736.22mil,1240.473mil)(4736.22mil,1244.409mil) on Bottom Overlay And Pad C39-1(4750mil,1214.882mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4763.779mil,1345.591mil)(4763.779mil,1349.528mil) on Bottom Overlay And Pad C2-2(4750mil,1375.118mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4736.22mil,1345.591mil)(4736.22mil,1349.528mil) on Bottom Overlay And Pad C2-2(4750mil,1375.118mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.578mil < 10mil) Between Text "C2" (4720mil,1370mil) on Bottom Overlay And Pad C2-2(4750mil,1375.118mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [9.578mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4763.779mil,1345.591mil)(4763.779mil,1349.528mil) on Bottom Overlay And Pad C2-1(4750mil,1320mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4736.22mil,1345.591mil)(4736.22mil,1349.528mil) on Bottom Overlay And Pad C2-1(4750mil,1320mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4456.22mil,1638.032mil)(4456.22mil,1641.968mil) on Bottom Overlay And Pad R13-1(4470mil,1612.441mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4483.78mil,1638.032mil)(4483.78mil,1641.968mil) on Bottom Overlay And Pad R13-1(4470mil,1612.441mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4456.22mil,1638.032mil)(4456.22mil,1641.968mil) on Bottom Overlay And Pad R13-2(4470mil,1667.559mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.291mil < 10mil) Between Track (4500.945mil,1680mil)(4500.945mil,1717.716mil) on Bottom Overlay And Pad R13-2(4470mil,1667.559mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [9.291mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.578mil < 10mil) Between Text "R13" (4440mil,1680mil) on Bottom Overlay And Pad R13-2(4470mil,1667.559mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [9.578mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4483.78mil,1638.032mil)(4483.78mil,1641.968mil) on Bottom Overlay And Pad R13-2(4470mil,1667.559mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.291mil < 10mil) Between Track (4500.945mil,1680mil)(4619.055mil,1680mil) on Bottom Overlay And Pad R13-2(4470mil,1667.559mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [9.291mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4456.22mil,1738.032mil)(4456.22mil,1741.968mil) on Bottom Overlay And Pad R14-1(4470mil,1712.441mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.291mil < 10mil) Between Track (4500.945mil,1680mil)(4500.945mil,1717.716mil) on Bottom Overlay And Pad R14-1(4470mil,1712.441mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [9.291mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4483.78mil,1738.032mil)(4483.78mil,1741.968mil) on Bottom Overlay And Pad R14-1(4470mil,1712.441mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.291mil < 10mil) Between Track (4500.945mil,1717.716mil)(4619.055mil,1717.716mil) on Bottom Overlay And Pad R14-1(4470mil,1712.441mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [9.291mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4456.22mil,1738.032mil)(4456.22mil,1741.968mil) on Bottom Overlay And Pad R14-2(4470mil,1767.559mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.578mil < 10mil) Between Text "R14" (4440mil,1780mil) on Bottom Overlay And Pad R14-2(4470mil,1767.559mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [9.578mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4483.78mil,1738.032mil)(4483.78mil,1741.968mil) on Bottom Overlay And Pad R14-2(4470mil,1767.559mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4619.764mil,2073.867mil)(4619.764mil,2077.804mil) on Bottom Overlay And Pad C20_CS_C-1(4633.543mil,2103.395mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4647.323mil,2073.867mil)(4647.323mil,2077.804mil) on Bottom Overlay And Pad C20_CS_C-1(4633.543mil,2103.395mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4619.764mil,2073.867mil)(4619.764mil,2077.804mil) on Bottom Overlay And Pad C20_CS_C-2(4633.543mil,2048.276mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4647.323mil,2073.867mil)(4647.323mil,2077.804mil) on Bottom Overlay And Pad C20_CS_C-2(4633.543mil,2048.276mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.294mil < 10mil) Between Track (4735mil,2042.29mil)(4735mil,2128.904mil) on Bottom Overlay And Pad R12_CS_C-2(4741.26mil,2162.804mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [9.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.294mil < 10mil) Between Track (4711.378mil,2128.904mil)(4735mil,2128.904mil) on Bottom Overlay And Pad R12_CS_C-2(4741.26mil,2162.804mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [9.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4586.85mil,2285.824mil)(4586.85mil,2289.761mil) on Bottom Overlay And Pad R9-1(4573.071mil,2260.234mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4559.291mil,2285.824mil)(4559.291mil,2289.761mil) on Bottom Overlay And Pad R9-1(4573.071mil,2260.234mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4586.85mil,2285.824mil)(4586.85mil,2289.761mil) on Bottom Overlay And Pad R9-2(4573.071mil,2315.352mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4559.291mil,2285.824mil)(4559.291mil,2289.761mil) on Bottom Overlay And Pad R9-2(4573.071mil,2315.352mil) on Solder Side [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
Rule Violations :318

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (6.476mil < 10mil) Between Text "U4_CS_C" (4790mil,2000mil) on Bottom Overlay And Arc (4682.835mil,2030.478mil) on Bottom Overlay Silk Text to Silk Clearance [6.476mil]
   Violation between Silk To Silk Clearance Constraint: (8.055mil < 10mil) Between Text "C12" (4800mil,2210mil) on Bottom Overlay And Arc (4754.173mil,2250.391mil) on Bottom Overlay Silk Text to Silk Clearance [8.055mil]
Rule Violations :2

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Room CS_C (Bounding Region = (4600.906mil, 2010.636mil, 4791.26mil, 2199.379mil) (InComponentClass('CS_C'))
Rule Violations :0

Processing Rule : Room CS_A (Bounding Region = (4641.575mil, 2394.625mil, 4781.26mil, 2612.638mil) (InComponentClass('CS_A'))
Rule Violations :0

Processing Rule : Room U_CurrentSenseAmpBias (Bounding Region = (4540.433mil, 2199.053mil, 4805.709mil, 2376.533mil) (InComponentClass('U_CurrentSenseAmpBias'))
Rule Violations :0

Processing Rule : Room U_RS485 (Bounding Region = (5058.988mil, 2402.362mil, 5331.012mil, 2682.362mil) (InComponentClass('U_RS485'))
Rule Violations :0

Processing Rule : Room U_MCU (Bounding Region = (4675.5mil, 1507.362mil, 5476.929mil, 2063.819mil) (InComponentClass('U_MCU'))
Rule Violations :0

Processing Rule : Room U_3V3_StepDown (Bounding Region = (4717.362mil, 1150.236mil, 5118.465mil, 1446.811mil) (InComponentClass('U_3V3_StepDown'))
Rule Violations :0

Processing Rule : Room U_12V_Buck (Bounding Region = (4415.827mil, 1387.992mil, 4742.913mil, 1969.724mil) (InComponentClass('U_12V_Buck'))
Rule Violations :0

Processing Rule : Room U_Driver (Bounding Region = (4564.055mil, 1985.63mil, 5305.591mil, 2671.26mil) (InComponentClass('U_Driver'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:02