Commands to do iverilog Simulation
```
iverilog -o Wearable_v testbench.v processor.v
vvp Wearable_v
```
![VCD FIle generation](https://github.com/Daniel4bit/RISC-V_HDP/assets/65249875/ab7fa986-0907-499e-8783-376e6e9f8250)
