{"vcs1":{"timestamp_begin":1682888349.917997101, "rt":0.62, "ut":0.29, "st":0.15}}
{"vcselab":{"timestamp_begin":1682888350.598430278, "rt":0.42, "ut":0.23, "st":0.11}}
{"link":{"timestamp_begin":1682888351.066196451, "rt":0.22, "ut":0.07, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682888349.574997712}
{"VCS_COMP_START_TIME": 1682888349.574997712}
{"VCS_COMP_END_TIME": 1682888351.351965313}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 341040}}
{"stitch_vcselab": {"peak_mem": 238996}}
