#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon May 15 21:05:51 2023
# Process ID: 21668
# Current directory: C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.runs/synth_1
# Command line: vivado.exe -log top_input_clock.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_input_clock.tcl
# Log file: C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.runs/synth_1/top_input_clock.vds
# Journal file: C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.runs/synth_1\vivado.jou
# Running On: LAPTOP-UAA2KK37, OS: Windows, CPU Frequency: 1992 MHz, CPU Physical cores: 4, Host memory: 17022 MB
#-----------------------------------------------------------
source top_input_clock.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1563.457 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_Implementation_test/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/utils_1/imports/synth_1/gtwizard_0_exdes.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_Implementation_test/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/utils_1/imports/synth_1/gtwizard_0_exdes.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_input_clock -part xc7z045ffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-86] Your Synthesis license expires in 20 day(s)
INFO: [Device 21-403] Loading part xc7z045ffg900-2
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1932
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1563.457 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_input_clock' [C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.srcs/sources_1/new/top_input_clock.vhd:82]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_exdes' [C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:101]
	Parameter TXDIFFCTRL_CONFIG bound to: 4'b1000 
	Parameter EXAMPLE_CONFIG_INDEPENDENT_LANES bound to: 1 - type: integer 
	Parameter EXAMPLE_LANE_WITH_START_CHAR bound to: 0 - type: integer 
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 16 - type: integer 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 0 - type: integer 
	Parameter TXDIFFCTRL_CONFIG bound to: 4'b1000 
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'gtwizard_0_support' declared at 'C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_support.vhd:74' bound to instance 'gtwizard_0_support_i' of component 'gtwizard_0_support' [C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:505]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_support' [C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_support.vhd:146]
	Parameter TXDIFFCTRL_CONFIG bound to: 4'b1000 
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'gtwizard_0_GT_USRCLK_SOURCE' declared at 'C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gt_usrclk_source.vhd:72' bound to instance 'gt_usrclk_source' of component 'gtwizard_0_GT_USRCLK_SOURCE' [C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_support.vhd:394]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_GT_USRCLK_SOURCE' [C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gt_usrclk_source.vhd:87]
INFO: [Synth 8-113] binding component instance 'ibufds_instq0_clk1' to cell 'IBUFDS_GTE2' [C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gt_usrclk_source.vhd:140]
INFO: [Synth 8-113] binding component instance 'txoutclk_bufg0_i' to cell 'BUFG' [C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gt_usrclk_source.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_GT_USRCLK_SOURCE' (1#1) [C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gt_usrclk_source.vhd:87]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
INFO: [Synth 8-3491] module 'gtwizard_0_common' declared at 'C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common.vhd:72' bound to instance 'common0_i' of component 'gtwizard_0_common' [C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_support.vhd:409]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_common' [C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common.vhd:94]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter COMMON_CFG bound to: 32'b00000000000000000000000000000000 
	Parameter QPLL_CFG bound to: 28'b0000011010000000000111000001 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0000100000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_LPF bound to: 4'b1111 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
INFO: [Synth 8-113] binding component instance 'gtxe2_common_i' to cell 'GTXE2_COMMON' [C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_common' (2#1) [C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common.vhd:94]
	Parameter STABLE_CLOCK_PERIOD bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'gtwizard_0_common_reset' declared at 'C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common_reset.vhd:78' bound to instance 'common_reset_i' of component 'gtwizard_0_common_reset' [C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_support.vhd:429]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_common_reset' [C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common_reset.vhd:91]
	Parameter STABLE_CLOCK_PERIOD bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common_reset.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_common_reset' (3#1) [C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common_reset.vhd:91]
	Parameter TXDIFFCTRL_CONFIG bound to: 4'b1000 
INFO: [Synth 8-3491] module 'gtwizard_0' declared at 'c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0.vhd:72' bound to instance 'gtwizard_0_init_i' of component 'gtwizard_0' [C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_support.vhd:442]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0' [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0.vhd:142]
	Parameter TXDIFFCTRL_CONFIG bound to: 4'b1000 
	Parameter TXDIFFCTRL_CONFIG bound to: 4'b1000 
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter USE_BUFG bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 16 - type: integer 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gtwizard_0_init' declared at 'c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_init.vhd:75' bound to instance 'U0' of component 'gtwizard_0_init' [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0.vhd:235]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_init' [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_init.vhd:155]
	Parameter TXDIFFCTRL_CONFIG bound to: 4'b1000 
	Parameter USE_BUFG bound to: 0 - type: integer 
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
INFO: [Synth 8-3491] module 'gtwizard_0_multi_gt' declared at 'c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_multi_gt.vhd:73' bound to instance 'gtwizard_0_i' of component 'gtwizard_0_multi_gt' [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_init.vhd:411]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_multi_gt' [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_multi_gt.vhd:149]
	Parameter TXDIFFCTRL_CONFIG bound to: 4'b1000 
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b010 
	Parameter PCS_RSVD_ATTR_IN bound to: 48'b000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'gtwizard_0_GT' declared at 'c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_gt.vhd:72' bound to instance 'gt0_gtwizard_0_i' of component 'gtwizard_0_GT' [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_multi_gt.vhd:293]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_GT' [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_gt.vhd:146]
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: ENCODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 9 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 7 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG bound to: 24'b101111000000011111011100 
	Parameter CPLL_FBDIV bound to: 2 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00111100 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_RSV bound to: 99456 - type: integer 
	Parameter PMA_RSV2 bound to: 16'b0010000010010000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 32'b00000000000000000000000000000000 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111101000000001000000000000000100000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 12'b000000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOUT_DIV bound to: 2 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 8 - type: integer 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 3'b010 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFE_GAIN_CFG bound to: 24'b000000100000111111101010 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
	Parameter RX_DFE_KL_CFG2 bound to: 806439084 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100101010100 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
	Parameter RX_DISPERR_SEQ_MATCH bound to: FALSE - type: string 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b0101 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b010 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 32'b00000000000000000000000000000000 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 12'b000000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 2 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TX_CLK25_DIV bound to: 8 - type: integer 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 16 - type: integer 
	Parameter TX_DEEMPH0 bound to: 5'b00000 
	Parameter TX_DEEMPH1 bound to: 5'b00000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 16'b0001100000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'gtxe2_i' to cell 'GTXE2_CHANNEL' [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_gt.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_GT' (4#1) [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_gt.vhd:146]
	Parameter USE_BUFG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gtwizard_0_cpll_railing' declared at 'c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_cpll_railing.vhd:75' bound to instance 'cpll_railing0_i' of component 'gtwizard_0_cpll_railing' [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_multi_gt.vhd:363]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_cpll_railing' [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_cpll_railing.vhd:88]
INFO: [Synth 8-113] binding component instance 'refclk_buf' to cell 'BUFH' [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_cpll_railing.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_cpll_railing' (5#1) [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_cpll_railing.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_multi_gt' (6#1) [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_multi_gt.vhd:149]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 16 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: 0 - type: bool 
	Parameter RX_QPLL_USED bound to: 0 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'gtwizard_0_TX_STARTUP_FSM' declared at 'c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.vhd:74' bound to instance 'gt0_txresetfsm_i' of component 'gtwizard_0_TX_STARTUP_FSM' [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_init.vhd:504]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_TX_STARTUP_FSM' [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.vhd:120]
INFO: [Synth 8-3491] module 'gtwizard_0_sync_block' declared at 'c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd:81' bound to instance 'sync_run_phase_alignment_int' of component 'gtwizard_0_sync_block' [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.vhd:276]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_sync_block' [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd:97]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg1' to cell 'FD' [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd:130]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg2' to cell 'FD' [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd:140]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg3' to cell 'FD' [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd:150]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg4' to cell 'FD' [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd:160]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg5' to cell 'FD' [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd:170]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg6' to cell 'FD' [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_sync_block' (7#1) [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd:97]
INFO: [Synth 8-3491] module 'gtwizard_0_sync_block' declared at 'c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd:81' bound to instance 'sync_tx_fsm_reset_done_int' of component 'gtwizard_0_sync_block' [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.vhd:284]
INFO: [Synth 8-3491] module 'gtwizard_0_sync_block' declared at 'c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd:81' bound to instance 'sync_TXRESETDONE' of component 'gtwizard_0_sync_block' [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.vhd:301]
INFO: [Synth 8-3491] module 'gtwizard_0_sync_block' declared at 'c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd:81' bound to instance 'sync_time_out_wait_bypass' of component 'gtwizard_0_sync_block' [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.vhd:309]
INFO: [Synth 8-3491] module 'gtwizard_0_sync_block' declared at 'c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd:81' bound to instance 'sync_mmcm_lock_reclocked' of component 'gtwizard_0_sync_block' [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.vhd:317]
INFO: [Synth 8-3491] module 'gtwizard_0_sync_block' declared at 'c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd:81' bound to instance 'sync_CPLLLOCK' of component 'gtwizard_0_sync_block' [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.vhd:337]
INFO: [Synth 8-3491] module 'gtwizard_0_sync_block' declared at 'c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd:81' bound to instance 'sync_QPLLLOCK' of component 'gtwizard_0_sync_block' [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.vhd:345]
WARNING: [Synth 8-6014] Unused sequential element cplllock_prev_reg was removed.  [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.vhd:332]
WARNING: [Synth 8-6014] Unused sequential element qplllock_prev_reg was removed.  [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.vhd:333]
WARNING: [Synth 8-6014] Unused sequential element cplllock_ris_edge_reg was removed.  [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.vhd:358]
WARNING: [Synth 8-6014] Unused sequential element qplllock_ris_edge_reg was removed.  [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.vhd:373]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_TX_STARTUP_FSM' (8#1) [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.vhd:120]
WARNING: [Synth 8-3848] Net GT0_RX_FSM_RESET_DONE_OUT in module/entity gtwizard_0_init does not have driver. [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_init.vhd:95]
WARNING: [Synth 8-3848] Net gt0_rxdfeagchold_i in module/entity gtwizard_0_init does not have driver. [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_init.vhd:362]
WARNING: [Synth 8-3848] Net gt0_rxdfelfhold_i in module/entity gtwizard_0_init does not have driver. [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_init.vhd:363]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_init' (9#1) [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_init.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0' (10#1) [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_support' (11#1) [C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_support.vhd:146]
INFO: [Synth 8-113] binding component instance 'DRP_CLK_BUFG' to cell 'BUFG' [C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:584]
INFO: [Synth 8-3491] module 'gtwizard_0_GT_FRAME_GEN' declared at 'C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.vhd:73' bound to instance 'gt0_frame_gen' of component 'gtwizard_0_GT_FRAME_GEN' [C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:620]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_GT_FRAME_GEN' [C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.vhd:91]
	Parameter WORDS_IN_BRAM bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_GT_FRAME_GEN' (12#1) [C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_exdes' (13#1) [C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:101]
INFO: [Synth 8-638] synthesizing module 'zynq_processor_wrapper' [C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/hdl/zynq_processor_wrapper.vhd:40]
INFO: [Synth 8-3491] module 'zynq_processor' declared at 'c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/synth/zynq_processor.vhd:14' bound to instance 'zynq_processor_i' of component 'zynq_processor' [C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/hdl/zynq_processor_wrapper.vhd:67]
INFO: [Synth 8-638] synthesizing module 'zynq_processor' [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/synth/zynq_processor.vhd:44]
INFO: [Synth 8-3491] module 'zynq_processor_processing_system7_0_0' declared at 'C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.runs/synth_1/.Xil/Vivado-21668-LAPTOP-UAA2KK37/realtime/zynq_processor_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'zynq_processor_processing_system7_0_0' [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/synth/zynq_processor.vhd:198]
INFO: [Synth 8-638] synthesizing module 'zynq_processor_processing_system7_0_0' [C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.runs/synth_1/.Xil/Vivado-21668-LAPTOP-UAA2KK37/realtime/zynq_processor_processing_system7_0_0_stub.vhdl:79]
INFO: [Synth 8-256] done synthesizing module 'zynq_processor' (14#1) [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/synth/zynq_processor.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'zynq_processor_wrapper' (15#1) [C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/hdl/zynq_processor_wrapper.vhd:40]
INFO: [Synth 8-113] binding component instance 'CLK_IBUFGDS' to cell 'IBUFGDS' [C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.srcs/sources_1/new/top_input_clock.vhd:156]
	Parameter BANDWIDTH bound to: LOW - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 3.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'MMCME2_BASE_inst_60' to cell 'MMCME2_BASE' [C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.srcs/sources_1/new/top_input_clock.vhd:163]
INFO: [Synth 8-113] binding component instance 'q0_CLK_OBUFDS' to cell 'OBUFDS' [C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.srcs/sources_1/new/top_input_clock.vhd:225]
INFO: [Synth 8-256] done synthesizing module 'top_input_clock' (16#1) [C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.srcs/sources_1/new/top_input_clock.vhd:82]
WARNING: [Synth 8-7129] Port QPLLREFCLKLOST in module gtwizard_0_TX_STARTUP_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT0_RX_FSM_RESET_DONE_OUT in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DONT_RESET_ON_DATA_ERROR_IN in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT0_DATA_VALID_IN in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt0_cpllreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt0_gtrxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt0_gttxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt0_txuserrdy_in in module gtwizard_0_init is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1611.754 ; gain = 48.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1629.672 ; gain = 66.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1629.672 ; gain = 66.215
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1641.711 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc] for cell 'zynq_inst/zynq_processor_i/processing_system7_0'
Finished Parsing XDC File [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc] for cell 'zynq_inst/zynq_processor_i/processing_system7_0'
Parsing XDC File [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0.xdc] for cell 'gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0'
Finished Parsing XDC File [c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0.xdc] for cell 'gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0'
Parsing XDC File [C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.srcs/constrs_1/new/real_constraints.xdc]
Finished Parsing XDC File [C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.srcs/constrs_1/new/real_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.srcs/constrs_1/new/real_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_input_clock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_input_clock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_input_clock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_input_clock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1754.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 45 instances were transformed.
  FD => FDRE: 42 instances
  IBUFGDS => IBUFDS: 1 instance 
  MMCME2_BASE => MMCME2_ADV: 1 instance 
  OBUFDS => OBUFDS: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1754.574 ; gain = 0.000
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1754.574 ; gain = 191.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1754.574 ; gain = 191.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0/zynq_processor_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property KEEP_HIERARCHY = SOFT for gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0. (constraint file  C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.runs/synth_1/dont_touch.xdc, line 18).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_inst/zynq_processor_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_inst/zynq_processor_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1754.574 ; gain = 191.117
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'gtwizard_0_TX_STARTUP_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                             0000 |                             0000
       assert_all_resets |                             0001 |                             0001
       wait_for_pll_lock |                             0010 |                             0010
       release_pll_reset |                             0011 |                             0011
       wait_for_txoutclk |                             0100 |                             0100
      release_mmcm_reset |                             0101 |                             0101
       wait_for_txusrclk |                             0110 |                             0110
         wait_reset_done |                             0111 |                             0111
      do_phase_alignment |                             1000 |                             1000
          reset_fsm_done |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'gtwizard_0_TX_STARTUP_FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1754.574 ; gain = 191.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   28 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input   28 Bit        Muxes := 1     
	  13 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 12    
	  10 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port GT0_RX_FSM_RESET_DONE_OUT in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DONT_RESET_ON_DATA_ERROR_IN in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT0_DATA_VALID_IN in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt0_cpllreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt0_gtrxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt0_gttxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt0_txuserrdy_in in module gtwizard_0_init is either unconnected or has no load
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg1) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg2) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg3) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg4) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg5) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg6) is unused and will be removed from module gtwizard_0_init.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1754.574 ; gain = 191.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1754.574 ; gain = 191.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1754.574 ; gain = 191.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1754.574 ; gain = 191.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_main/gt_txfsmresetdone_r_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_main/gt_txfsmresetdone_r2_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1754.574 ; gain = 191.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1754.574 ; gain = 191.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1754.574 ; gain = 191.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1754.574 ; gain = 191.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1754.574 ; gain = 191.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1754.574 ; gain = 191.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|gtwizard_0_init | gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[127] | 128    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|gtwizard_0_init | gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[95]     | 96     | 1     | NO           | NO                 | YES               | 0      | 3       | 
+----------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------+----------+
|      |BlackBox name                         |Instances |
+------+--------------------------------------+----------+
|1     |zynq_processor_processing_system7_0_0 |         1|
+------+--------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------------+------+
|      |Cell                                       |Count |
+------+-------------------------------------------+------+
|1     |zynq_processor_processing_system7_0_0_bbox |     1|
|2     |BUFG                                       |     2|
|3     |BUFH                                       |     1|
|4     |CARRY4                                     |    16|
|5     |GTXE2_CHANNEL                              |     1|
|6     |GTXE2_COMMON                               |     1|
|7     |IBUFDS_GTE2                                |     1|
|8     |LUT1                                       |    12|
|9     |LUT2                                       |    14|
|10    |LUT3                                       |    10|
|11    |LUT4                                       |    23|
|12    |LUT5                                       |    16|
|13    |LUT6                                       |    28|
|14    |MMCME2_BASE                                |     1|
|15    |SRLC32E                                    |     7|
|16    |FD                                         |    36|
|17    |FDCE                                       |     2|
|18    |FDRE                                       |   116|
|19    |FDSE                                       |     3|
|20    |IBUF                                       |     2|
|21    |IBUFGDS                                    |     1|
|22    |OBUF                                       |     2|
|23    |OBUFDS                                     |     1|
+------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1754.574 ; gain = 191.117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1754.574 ; gain = 66.215
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1754.574 ; gain = 191.117
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1754.574 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1754.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 39 instances were transformed.
  FD => FDRE: 36 instances
  IBUFGDS => IBUFDS: 1 instance 
  MMCME2_BASE => MMCME2_ADV: 1 instance 
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 

Synth Design complete, checksum: e6146fa6
INFO: [Common 17-83] Releasing license: Synthesis
104 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1754.574 ; gain = 191.117
INFO: [Common 17-1381] The checkpoint 'C:/Users/huhug/FPGA_workspace/Doutoramento/gtx_interface/gtwizard_0_ex.runs/synth_1/top_input_clock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_input_clock_utilization_synth.rpt -pb top_input_clock_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 15 21:06:57 2023...
