Archive member included to satisfy reference by file (symbol)

.\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (UART_1_Start)
.\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (SPIM_1_ReadRxStatus)
.\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_INT.o)
                              .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o) (SPIM_1_RX_ISR)
.\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1_IntClock.o)
                              .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o) (UART_1_IntClock_Start)
.\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_IntClock.o)
                              .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o) (SPIM_1_IntClock_Start)
.\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
                              .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o (CyHalt)
.\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(cyPm.o)
                              .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o) (CyPmReadStatus)
.\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPI_RX_ISR.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (SPI_RX_ISR_StartEx)
.\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_RX_ISR.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (UART_RX_ISR_StartEx)
.\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyBootAsmGnu.o)
                              .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o (CyDelayCycles)
.\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyFlash.o)
                              .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(cyPm.o) (CyFlash_SetWaitCycles)
.\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CySpc.o)
                              .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyFlash.o) (CySpcStart)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-errno.o)
                              .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o (__errno)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o)
                              c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o (exit)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
                              c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o) (_global_impure_ptr)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-init.o)
                              c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o (__libc_init_array)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memcpy-stub.o)
                              .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o (memcpy)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memset.o)
                              c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o (memset)

Allocating common symbols
Common symbol       size              file

SPIM_1_swStatusTx   0x1               .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
SPIM_1_swStatusRx   0x1               .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
rx_data             0x1               .\CortexM3\ARM_GCC_541\Debug\Terminal.o
dieTemperature      0x2               .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyFlash.o)

Discarded input sections

 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crti.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crti.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crti.o
 .data          0x00000000        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 .text          0x00000000       0x74 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o
 .ARM.extab     0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o
 .ARM.exidx     0x00000000        0x8 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\main.o
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\main.o
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\main.o
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.o
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.o
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Terminal.o
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Terminal.o
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Terminal.o
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text.SetAnalogRoutingPumps
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .data          0x00000000        0x4 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .text._exit    0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .text._sbrk    0x00000000       0x30 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
 .text.UART_1_Stop
                0x00000000       0x3c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
 .text.UART_1_ReadControlRegister
                0x00000000        0x4 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
 .text.UART_1_WriteControlRegister
                0x00000000        0x4 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
 .text.UART_1_SetRxInterruptMode
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
 .text.UART_1_ReadRxStatus
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
 .text.UART_1_GetChar
                0x00000000       0x2c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
 .text.UART_1_GetByte
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
 .text.UART_1_GetRxBufferSize
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
 .text.UART_1_ClearRxBuffer
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
 .text.UART_1_SetRxAddressMode
                0x00000000        0x4 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
 .text.UART_1_SetRxAddress1
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
 .text.UART_1_SetRxAddress2
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
 .text.UART_1_SetTxInterruptMode
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
 .text.UART_1_WriteTxData
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
 .text.UART_1_ReadTxStatus
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
 .text.UART_1_PutArray
                0x00000000       0x28 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
 .text.UART_1_PutCRLF
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
 .text.UART_1_GetTxBufferSize
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
 .text.UART_1_ClearTxBuffer
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
 .text.UART_1_SendBreak
                0x00000000       0x58 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
 .text.UART_1_SetTxAddressMode
                0x00000000        0x4 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
 .text.SPIM_1_EnableTxInt
                0x00000000        0x4 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
 .text.SPIM_1_DisableTxInt
                0x00000000        0x4 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
 .text.SPIM_1_DisableRxInt
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
 .text.SPIM_1_Stop
                0x00000000       0x30 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
 .text.SPIM_1_SetTxInterruptMode
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
 .text.SPIM_1_SetRxInterruptMode
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
 .text.SPIM_1_GetRxBufferSize
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
 .text.SPIM_1_GetTxBufferSize
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
 .text.SPIM_1_ClearRxBuffer
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
 .text.SPIM_1_ClearTxBuffer
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
 .text.SPIM_1_PutArray
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
 .text.SPIM_1_EnableInt
                0x00000000        0x8 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
 .text.SPIM_1_DisableInt
                0x00000000        0x8 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
 .text.SPIM_1_SetInterruptMode
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
 .text.SPIM_1_ReadStatus
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
 COMMON         0x00000000        0x2 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_INT.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_INT.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_INT.o)
 .text.SPIM_1_TX_ISR
                0x00000000        0x4 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_INT.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1_IntClock.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1_IntClock.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1_IntClock.o)
 .text.UART_1_IntClock_Stop
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1_IntClock.o)
 .text.UART_1_IntClock_StopBlock
                0x00000000       0x6c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1_IntClock.o)
 .text.UART_1_IntClock_StandbyPower
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1_IntClock.o)
 .text.UART_1_IntClock_GetDividerRegister
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1_IntClock.o)
 .text.UART_1_IntClock_SetModeRegister
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1_IntClock.o)
 .text.UART_1_IntClock_ClearModeRegister
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1_IntClock.o)
 .text.UART_1_IntClock_GetModeRegister
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1_IntClock.o)
 .text.UART_1_IntClock_GetSourceRegister
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1_IntClock.o)
 .text.UART_1_IntClock_SetDividerRegister
                0x00000000       0xdc .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1_IntClock.o)
 .text.UART_1_IntClock_SetSourceRegister
                0x00000000       0x5c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1_IntClock.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_IntClock.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_IntClock.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_IntClock.o)
 .text.SPIM_1_IntClock_Stop
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_IntClock.o)
 .text.SPIM_1_IntClock_StopBlock
                0x00000000       0x6c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_IntClock.o)
 .text.SPIM_1_IntClock_StandbyPower
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_IntClock.o)
 .text.SPIM_1_IntClock_GetDividerRegister
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_IntClock.o)
 .text.SPIM_1_IntClock_SetModeRegister
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_IntClock.o)
 .text.SPIM_1_IntClock_ClearModeRegister
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_IntClock.o)
 .text.SPIM_1_IntClock_GetModeRegister
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_IntClock.o)
 .text.SPIM_1_IntClock_GetSourceRegister
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_IntClock.o)
 .text.SPIM_1_IntClock_SetDividerRegister
                0x00000000       0xd8 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_IntClock.o)
 .text.SPIM_1_IntClock_SetSourceRegister
                0x00000000       0x5c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_IntClock.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .bss           0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyUSB_PowerOnCheck
                0x00000000       0x48 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyBusClk_Internal_SetDivider
                0x00000000       0x48 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyPLL_OUT_Stop
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyIMO_Stop
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyIMO_EnableDoubler
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyIMO_DisableDoubler
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyMasterClk_SetSource
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyMasterClk_SetDivider
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyBusClk_SetDivider
                0x00000000       0x70 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyUsbClk_SetSource
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyILO_Start1K
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyILO_Stop1K
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyILO_Start100K
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyILO_Stop100K
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyPLL_OUT_Start
                0x00000000       0x78 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyIMO_Start
                0x00000000       0x60 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyILO_Enable33K
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyILO_Disable33K
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyILO_SetSource
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyILO_SetPowerMode
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyXTAL_32KHZ_Stop
                0x00000000       0x30 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyXTAL_32KHZ_ReadStatus
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyXTAL_Start
                0x00000000       0xac .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyXTAL_Stop
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyXTAL_EnableErrStatus
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyXTAL_DisableErrStatus
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyXTAL_ReadStatus
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyXTAL_EnableFaultRecovery
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyXTAL_DisableFaultRecovery
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyXTAL_SetStartup
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyXTAL_SetFbVoltage
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyXTAL_SetWdVoltage
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyPLL_OUT_SetPQ
                0x00000000       0x60 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyPLL_OUT_SetSource
                0x00000000       0x34 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyIMO_SetTrimValue
                0x00000000       0xcc .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyIMO_SetFreq
                0x00000000       0xf4 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyIMO_SetSource
                0x00000000       0x58 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CySoftwareReset
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyDelayUs
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyXTAL_32KHZ_SetPowerMode
                0x00000000       0x84 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyXTAL_32KHZ_Start
                0x00000000       0x74 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyDelayFreq
                0x00000000       0x4c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyWdtStart
                0x00000000       0x40 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyWdtClear
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyVdStickyStatus
                0x00000000       0x2c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyVdLvDigitEnable
                0x00000000       0x84 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyVdLvAnalogEnable
                0x00000000       0x80 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyVdLvDigitDisable
                0x00000000       0x30 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyVdLvAnalogDisable
                0x00000000       0x28 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyVdHvAnalogEnable
                0x00000000       0x54 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyVdHvAnalogDisable
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyVdRealTimeStatus
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyDisableInts
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyEnableInts
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyFlushCache
                0x00000000       0x44 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyIntSetSysVector
                0x00000000       0x28 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyIntGetSysVector
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyIntGetVector
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyIntGetPriority
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyIntGetState
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CySysTickStop
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CySysTickEnableInterrupt
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CySysTickEnable
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CySysTickDisableInterrupt
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CySysTickSetReload
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CySysTickGetReload
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CySysTickGetValue
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CySysTickSetClockSource
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CySysTickGetClockSource
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CySysTickGetCountFlag
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CySysTickServiceCallbacks
                0x00000000       0x28 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CySysTickClear
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CySysTickInit
                0x00000000       0x58 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CySysTickStart
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CySysTickSetCallback
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CySysTickGetCallback
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text.CyGetUniqueId
                0x00000000       0x70 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(cyPm.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(cyPm.o)
 .bss           0x00000000       0x43 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(cyPm.o)
 .text.CyPmHibSlpSaveSet
                0x00000000      0x1dc .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(cyPm.o)
 .text.CyPmHibSlpRestore
                0x00000000       0xd8 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(cyPm.o)
 .text.CyPmHviLviSaveDisable
                0x00000000       0xa0 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(cyPm.o)
 .text.CyPmHibSaveSet
                0x00000000       0x98 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(cyPm.o)
 .text.CyPmHviLviRestore
                0x00000000       0x48 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(cyPm.o)
 .text.CyPmHibRestore
                0x00000000       0x60 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(cyPm.o)
 .text.CyPmSaveClocks
                0x00000000      0x218 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(cyPm.o)
 .text.CyPmRestoreClocks
                0x00000000      0x24c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(cyPm.o)
 .text.CyPmAltAct
                0x00000000       0x6c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(cyPm.o)
 .text.CyPmSleep
                0x00000000       0xf4 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(cyPm.o)
 .text.CyPmHibernateEx
                0x00000000       0xf4 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(cyPm.o)
 .text.CyPmHibernate
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(cyPm.o)
 .text.CyPmReadStatus
                0x00000000       0x30 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(cyPm.o)
 .text.CyPmCtwSetInterval
                0x00000000       0x5c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(cyPm.o)
 .text.CyPmOppsSet
                0x00000000       0x2c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(cyPm.o)
 .text.CyPmFtwSetInterval
                0x00000000       0x5c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(cyPm.o)
 .rodata        0x00000000        0xf .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(cyPm.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPI_RX_ISR.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPI_RX_ISR.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPI_RX_ISR.o)
 .text.SPI_RX_ISR_Interrupt
                0x00000000        0x4 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPI_RX_ISR.o)
 .text.SPI_RX_ISR_GetVector
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPI_RX_ISR.o)
 .text.SPI_RX_ISR_GetPriority
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPI_RX_ISR.o)
 .text.SPI_RX_ISR_GetState
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPI_RX_ISR.o)
 .text.SPI_RX_ISR_Start
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPI_RX_ISR.o)
 .text.SPI_RX_ISR_Stop
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPI_RX_ISR.o)
 .text.SPI_RX_ISR_SetPending
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPI_RX_ISR.o)
 .text.SPI_RX_ISR_ClearPending
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPI_RX_ISR.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_RX_ISR.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_RX_ISR.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_RX_ISR.o)
 .text.UART_RX_ISR_Interrupt
                0x00000000        0x4 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_RX_ISR.o)
 .text.UART_RX_ISR_GetVector
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_RX_ISR.o)
 .text.UART_RX_ISR_GetPriority
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_RX_ISR.o)
 .text.UART_RX_ISR_GetState
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_RX_ISR.o)
 .text.UART_RX_ISR_Start
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_RX_ISR.o)
 .text.UART_RX_ISR_Stop
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_RX_ISR.o)
 .text.UART_RX_ISR_SetPending
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_RX_ISR.o)
 .text.UART_RX_ISR_ClearPending
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_RX_ISR.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyBootAsmGnu.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyBootAsmGnu.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyFlash.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyFlash.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyFlash.o)
 .text.CySetTempInt
                0x00000000       0x60 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyFlash.o)
 .text.CyFlash_Start
                0x00000000       0x54 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyFlash.o)
 .text.CyFlash_Stop
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyFlash.o)
 .text.CyFlash_EraseRow
                0x00000000       0x78 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyFlash.o)
 .text.CyFlashGetSpcAlgorithm
                0x00000000       0x4c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyFlash.o)
 .text.CySetTemp
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyFlash.o)
 .text.CySetFlashEEBuffer
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyFlash.o)
 .text.CyWriteRowFull
                0x00000000       0xf8 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyFlash.o)
 .text.CyWriteRowData
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyFlash.o)
 .text.CyFlash_SetWaitCycles
                0x00000000       0x7c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyFlash.o)
 .text.CyEEPROM_Start
                0x00000000       0x54 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyFlash.o)
 .text.CyEEPROM_Stop
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyFlash.o)
 .text.CyEEPROM_ReadReserve
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyFlash.o)
 .text.CyEEPROM_ReadRelease
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyFlash.o)
 COMMON         0x00000000        0x2 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyFlash.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CySpc.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CySpc.o)
 .bss           0x00000000        0x8 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CySpc.o)
 .text.CySpcStart
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CySpc.o)
 .text.CySpcStop
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CySpc.o)
 .text.CySpcReadData
                0x00000000       0x34 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CySpc.o)
 .text.CySpcLoadMultiByte
                0x00000000       0x78 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CySpc.o)
 .text.CySpcLoadRow
                0x00000000       0x50 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CySpc.o)
 .text.CySpcLoadRowFull
                0x00000000       0x80 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CySpc.o)
 .text.CySpcWriteRow
                0x00000000       0x4c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CySpc.o)
 .text.CySpcEraseSector
                0x00000000       0x3c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CySpc.o)
 .text.CySpcEraseRow
                0x00000000       0x4c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CySpc.o)
 .text.CySpcGetTemp
                0x00000000       0x3c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CySpc.o)
 .text.CySpcLock
                0x00000000       0x4c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CySpc.o)
 .text.CySpcUnlock
                0x00000000       0x38 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CySpc.o)
 .text.CySpcGetAlgorithm
                0x00000000       0x28 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CySpc.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-errno.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-errno.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-errno.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o)
 .text.exit     0x00000000       0x28 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
 .rodata._global_impure_ptr
                0x00000000        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-init.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-init.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-init.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memcpy-stub.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memcpy-stub.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memcpy-stub.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memset.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memset.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memset.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtend.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtend.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtend.o
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtn.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtn.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtn.o

Memory Configuration

Name             Origin             Length             Attributes
rom              0x00000000         0x00040000         xr
ram              0x1fff8000         0x00010000         xrw
*default*        0x00000000         0xffffffff

Linker script and memory map

LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crti.o
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o
START GROUP
LOAD .\CortexM3\ARM_GCC_541\Debug\main.o
LOAD .\CortexM3\ARM_GCC_541\Debug\SPI_Master.o
LOAD .\CortexM3\ARM_GCC_541\Debug\Terminal.o
LOAD .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
LOAD .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
LOAD .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
LOAD .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a
LOAD C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CortexM3\ARM_GCC_541\Debug\CyComponentLibrary.a
END GROUP
START GROUP
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m\libgcc.a
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libc_nano.a
END GROUP
START GROUP
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m\libgcc.a
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libc_nano.a
END GROUP
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtend.o
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtn.o
START GROUP
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m\libgcc.a
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libc.a
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libnosys.a
END GROUP
                0x00000000                CY_APPL_ORIGIN = 0x0
                0x00000100                CY_FLASH_ROW_SIZE = 0x100
                0x00000020                CY_ECC_ROW_SIZE = 0x20
                0x00000000                CY_EE_IN_BTLDR = 0x0
                0x00000000                CY_APPL_LOADABLE = 0x0
                0x00000800                CY_EE_SIZE = 0x800
                0x00000001                CY_APPL_NUM = 0x1
                0x00000001                CY_APPL_MAX = 0x1
                0x00000040                CY_METADATA_SIZE = 0x40
                0x00000000                CY_APPL_LOADABLE = 0x0
                0x00000000                CY_CHECKSUM_EXCLUDE_SIZE = ALIGN (0x0, CY_FLASH_ROW_SIZE)
                [!provide]                PROVIDE (__cy_heap_start, _end)
                0x00000001                PROVIDE (__cy_region_num, ((__cy_regions_end - __cy_regions) / 0x10))
                0x20008000                PROVIDE (__cy_stack, (ORIGIN (ram) + LENGTH (ram)))
                [!provide]                PROVIDE (__cy_heap_end, (__cy_stack - 0x800))

.cybootloader   0x00000000        0x0
 *(.cybootloader)
                0x00000000                appl1_start = CY_APPL_ORIGIN?CY_APPL_ORIGIN:ALIGN (CY_FLASH_ROW_SIZE)
                0x0001ff00                appl2_start = (appl1_start + ALIGN ((((LENGTH (rom) - appl1_start) - (0x2 * CY_FLASH_ROW_SIZE)) / 0x2), CY_FLASH_ROW_SIZE))
                0x00000000                appl_start = (CY_APPL_NUM == 0x1)?appl1_start:appl2_start
                0x00000000                ecc_offset = ((appl_start / CY_FLASH_ROW_SIZE) * CY_ECC_ROW_SIZE)
                0x00000000                ee_offset = (CY_APPL_LOADABLE && ! (CY_EE_IN_BTLDR))?((CY_EE_SIZE / CY_APPL_MAX) * (CY_APPL_NUM - 0x1)):0x0
                0x00000800                ee_size = (CY_APPL_LOADABLE && ! (CY_EE_IN_BTLDR))?(CY_EE_SIZE / CY_APPL_MAX):CY_EE_SIZE
                [!provide]                PROVIDE (CY_ECC_OFFSET, ecc_offset)

.text           0x00000000      0x8b6
 CREATE_OBJECT_SYMBOLS
                0x00000000                PROVIDE (__cy_interrupt_vector, RomVectors)
 *(.romvectors)
 .romvectors    0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
                0x00000000                RomVectors
                0x00000001                ASSERT ((. != __cy_interrupt_vector), No interrupt vector)
                0x00000001                ASSERT (CY_APPL_ORIGIN?(SIZEOF (.cybootloader) <= CY_APPL_ORIGIN):0x1, Wrong image location)
                0x00000010                PROVIDE (__cy_reset, Reset)
 *(.text.Reset)
 .text.Reset    0x00000010       0x18 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
                0x00000010                Reset
                0x00000001                ASSERT ((. != __cy_reset), No reset code)
 *(.dma_init)
                0x00000001                ASSERT ((((appl_start + .) <= 0x10000) || 0x1), DMA Init must be within the first 64k of flash)
 *(.text .text.* .gnu.linkonce.t.*)
 .text          0x00000028       0x5c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 .text.SPI_RX_ISR
                0x00000084       0x18 .\CortexM3\ARM_GCC_541\Debug\main.o
                0x00000084                SPI_RX_ISR
 .text.UART_RX_ISR
                0x0000009c       0x5c .\CortexM3\ARM_GCC_541\Debug\main.o
                0x0000009c                UART_RX_ISR
 .text.main     0x000000f8       0x2c .\CortexM3\ARM_GCC_541\Debug\main.o
                0x000000f8                main
 .text.requestStatus
                0x00000124       0x10 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.o
                0x00000124                requestStatus
 .text.setData_SPI
                0x00000134        0xc .\CortexM3\ARM_GCC_541\Debug\SPI_Master.o
                0x00000134                setData_SPI
 .text.print    0x00000140       0x5c .\CortexM3\ARM_GCC_541\Debug\Terminal.o
                0x00000140                print
 .text.setData_UART
                0x0000019c        0xc .\CortexM3\ARM_GCC_541\Debug\Terminal.o
                0x0000019c                setData_UART
 .text.CyClockStartupError
                0x000001a8        0x4 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text.cfg_write_bytes32
                0x000001ac       0x34 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text.AnalogSetDefault
                0x000001e0       0x28 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text.CYMEMZERO
                0x00000208        0xc .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text.ClockSetup
                0x00000214       0xc8 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text.CYCONFIGCPY
                0x000002dc        0x8 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text.cyfitter_cfg
                0x000002e4      0x120 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
                0x000002e4                cyfitter_cfg
 .text.IntDefaultHandler
                0x00000404       0x10 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
                0x00000404                IntDefaultHandler
 .text.Start_c  0x00000414       0x4c .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
                0x00000414                Start_c
 .text.initialize_psoc
                0x00000460       0x68 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
                0x00000460                initialize_psoc
 .text.UART_1_Init
                0x000004c8       0x28 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
                0x000004c8                UART_1_Init
 .text.UART_1_Enable
                0x000004f0       0x38 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
                0x000004f0                UART_1_Enable
 .text.UART_1_Start
                0x00000528       0x1c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
                0x00000528                UART_1_Start
 .text.UART_1_ReadRxData
                0x00000544        0xc .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
                0x00000544                UART_1_ReadRxData
 .text.UART_1_PutChar
                0x00000550       0x18 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
                0x00000550                UART_1_PutChar
 .text.UART_1_PutString
                0x00000568       0x24 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
                0x00000568                UART_1_PutString
 .text.SPIM_1_EnableRxInt
                0x0000058c        0xc .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
                0x0000058c                SPIM_1_EnableRxInt
 .text.SPIM_1_Enable
                0x00000598       0x38 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
                0x00000598                SPIM_1_Enable
 .text.SPIM_1_ReadTxStatus
                0x000005d0        0xc .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
                0x000005d0                SPIM_1_ReadTxStatus
 .text.SPIM_1_ReadRxStatus
                0x000005dc        0xc .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
                0x000005dc                SPIM_1_ReadRxStatus
 .text.SPIM_1_WriteTxData
                0x000005e8       0x18 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
                0x000005e8                SPIM_1_WriteTxData
 .text.SPIM_1_ReadRxData
                0x00000600        0xc .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
                0x00000600                SPIM_1_ReadRxData
 .text.SPIM_1_ClearFIFO
                0x0000060c       0x3c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
                0x0000060c                SPIM_1_ClearFIFO
 .text.SPIM_1_Init
                0x00000648       0x4c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
                0x00000648                SPIM_1_Init
 .text.SPIM_1_Start
                0x00000694       0x1c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
                0x00000694                SPIM_1_Start
 .text.SPIM_1_RX_ISR
                0x000006b0        0x4 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_INT.o)
                0x000006b0                SPIM_1_RX_ISR
 .text.UART_1_IntClock_Start
                0x000006b4       0x1c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1_IntClock.o)
                0x000006b4                UART_1_IntClock_Start
 .text.SPIM_1_IntClock_Start
                0x000006d0       0x1c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_IntClock.o)
                0x000006d0                SPIM_1_IntClock_Start
 .text.CyHalt   0x000006ec        0x4 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
                0x000006ec                CyHalt
 .text.CyDelay  0x000006f0       0x2c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
                0x000006f0                CyDelay
 .text.CyIntSetVector
                0x0000071c       0x28 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
                0x0000071c                CyIntSetVector
 .text.CyIntSetPriority
                0x00000744       0x30 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
                0x00000744                CyIntSetPriority
 .text.SPI_RX_ISR_SetVector
                0x00000774        0xc .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPI_RX_ISR.o)
                0x00000774                SPI_RX_ISR_SetVector
 .text.SPI_RX_ISR_SetPriority
                0x00000780       0x10 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPI_RX_ISR.o)
                0x00000780                SPI_RX_ISR_SetPriority
 .text.SPI_RX_ISR_Enable
                0x00000790        0xc .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPI_RX_ISR.o)
                0x00000790                SPI_RX_ISR_Enable
 .text.SPI_RX_ISR_Disable
                0x0000079c        0xc .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPI_RX_ISR.o)
                0x0000079c                SPI_RX_ISR_Disable
 .text.SPI_RX_ISR_StartEx
                0x000007a8       0x1c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPI_RX_ISR.o)
                0x000007a8                SPI_RX_ISR_StartEx
 .text.UART_RX_ISR_SetVector
                0x000007c4        0xc .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_RX_ISR.o)
                0x000007c4                UART_RX_ISR_SetVector
 .text.UART_RX_ISR_SetPriority
                0x000007d0       0x10 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_RX_ISR.o)
                0x000007d0                UART_RX_ISR_SetPriority
 .text.UART_RX_ISR_Enable
                0x000007e0        0xc .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_RX_ISR.o)
                0x000007e0                UART_RX_ISR_Enable
 .text.UART_RX_ISR_Disable
                0x000007ec        0xc .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_RX_ISR.o)
                0x000007ec                UART_RX_ISR_Disable
 .text.UART_RX_ISR_StartEx
                0x000007f8       0x1c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_RX_ISR.o)
                0x000007f8                UART_RX_ISR_StartEx
 *fill*         0x00000814        0x4 
 .text          0x00000818       0x20 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyBootAsmGnu.o)
                0x00000818                CyDelayCycles
                0x00000828                CyEnterCriticalSection
                0x00000830                CyExitCriticalSection
 .text.__errno  0x00000838        0xc c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-errno.o)
                0x00000838                __errno
 .text.__libc_init_array
                0x00000844       0x4c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-init.o)
                0x00000844                __libc_init_array
 .text.memcpy   0x00000890       0x16 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memcpy-stub.o)
                0x00000890                memcpy
 .text.memset   0x000008a6       0x10 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memset.o)
                0x000008a6                memset
 *(.plt)
 *(.gnu.warning)
 *(.glue_7t)
 .glue_7t       0x000008b6        0x0 linker stubs
 *(.glue_7)
 .glue_7        0x000008b6        0x0 linker stubs
 *(.vfp11_veneer)
 .vfp11_veneer  0x000008b6        0x0 linker stubs
 *(.bootloader)
 *(.ARM.extab* .gnu.linkonce.armextab.*)
 *(.gcc_except_table)

.v4_bx          0x000008b8        0x0
 .v4_bx         0x000008b8        0x0 linker stubs

.iplt           0x000008b8        0x0
 .iplt          0x000008b8        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o

.eh_frame_hdr
 *(.eh_frame_hdr)

.eh_frame       0x000008b8        0x4
 *(.eh_frame)
 .eh_frame      0x000008b8        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 .eh_frame      0x000008b8        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtend.o
                [!provide]                PROVIDE (__exidx_start, .)

.ARM.exidx
 *(.ARM.exidx* .gnu.linkonce.armexidx.*)
                0x000008bc                __exidx_end = .

.rodata         0x000008bc      0x124
 *(.rodata .rodata.* .gnu.linkonce.r.*)
 .rodata.str1.4
                0x000008bc       0x62 .\CortexM3\ARM_GCC_541\Debug\main.o
 *fill*         0x0000091e        0x2 
 .rodata.str1.4
                0x00000920       0x50 .\CortexM3\ARM_GCC_541\Debug\Terminal.o
                                 0x92 (size before relaxing)
 .rodata        0x00000970       0x3a .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .rodata.str1.1
                0x000009aa        0x2 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
                0x000009ac                . = ALIGN (0x4)
 *(.init)
 .init          0x000009ac        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crti.o
                0x000009ac                _init
 .init          0x000009b0        0x8 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtn.o
                0x000009b8                . = ALIGN (0x4)
                0x000009b8                __preinit_array_start = .
 *(.preinit_array)
                0x000009b8                __preinit_array_end = .
                0x000009b8                . = ALIGN (0x4)
                0x000009b8                __init_array_start = .
 *(SORT(.init_array.*))
 *(.init_array)
 .init_array    0x000009b8        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 .init_array    0x000009bc        0x4 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
                0x000009c0                __init_array_end = .
                0x000009c0                . = ALIGN (0x4)
 *(.fini)
 .fini          0x000009c0        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crti.o
                0x000009c0                _fini
 .fini          0x000009c4        0x8 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtn.o
                0x000009cc                . = ALIGN (0x4)
                0x000009cc                __fini_array_start = .
 *(.fini_array)
 .fini_array    0x000009cc        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 *(SORT(.fini_array.*))
                0x000009d0                __fini_array_end = .
                0x000009d0                . = ALIGN (0x4)
 *crtbegin.o(.ctors)
 *(EXCLUDE_FILE(*crtend.o) .ctors)
 *(SORT(.ctors.*))
 *crtend.o(.ctors)
                0x000009d0                . = ALIGN (0x4)
 *crtbegin.o(.dtors)
 *(EXCLUDE_FILE(*crtend.o) .dtors)
 *(SORT(.dtors.*))
 *crtend.o(.dtors)
                0x000009d0                . = ALIGN (0x4)
                0x000009d0                __cy_regions = .
                0x000009d0        0x4 LONG 0x9e0 __cy_region_init_ram
                0x000009d4        0x4 LONG 0x1fff80c8 __cy_region_start_data
                0x000009d8        0x4 LONG 0x78 __cy_region_init_size_ram
                0x000009dc        0x4 LONG 0x28 __cy_region_zero_size_ram
                0x000009e0                __cy_regions_end = .
                0x000009e0                . = ALIGN (0x8)
                0x000009e0                _etext = .

.cy_checksum_exclude
                0x000009e0        0x0
 *(.cy_checksum_exclude)

.ramvectors     0x1fff8000       0xc0
                0x1fff8000                __cy_region_start_ram = .
 *(.ramvectors)
 .ramvectors    0x1fff8000       0xc0 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
                0x1fff8000                CyRamVectors

.noinit         0x1fff80c0        0x1
 *(.noinit)
 .noinit        0x1fff80c0        0x1 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
                0x1fff80c0                CyResetStatus

.data           0x1fff80c8       0x78 load address 0x000009e0
                0x1fff80c8                __cy_region_start_data = .
 *(.jcr)
 .jcr           0x1fff80c8        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 .jcr           0x1fff80c8        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtend.o
 *(.got.plt)
 *(.got)
 *(.shdata)
 *(.data .data.* .gnu.linkonce.d.*)
 .data          0x1fff80cc       0x10 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
                0x1fff80cc                cydelay_32k_ms
                0x1fff80d0                cydelay_freq_khz
                0x1fff80d4                cydelay_freq_mhz
                0x1fff80d8                cydelay_freq_hz
 .data.impure_data
                0x1fff80dc       0x60 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
 .data._impure_ptr
                0x1fff813c        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
                0x1fff813c                _impure_ptr
                0x1fff8140                . = ALIGN (0x8)
 *(.ram)
                0x1fff8140                _edata = .

.igot.plt       0x1fff8140        0x0 load address 0x00000a58
 .igot.plt      0x1fff8140        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o

.bss            0x1fff8140       0x28 load address 0x00000a58
                0x1fff8140                PROVIDE (__bss_start__, .)
 *(.shbss)
 *(.bss .bss.* .gnu.linkonce.b.*)
 .bss           0x1fff8140       0x1c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 .bss           0x1fff815c        0x1 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.o
                0x1fff815c                send_data
 .bss           0x1fff815d        0x2 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
                0x1fff815d                UART_1_initVar
 .bss           0x1fff815f        0x1 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
                0x1fff815f                SPIM_1_initVar
 *(COMMON)
 COMMON         0x1fff8160        0x1 .\CortexM3\ARM_GCC_541\Debug\Terminal.o
                0x1fff8160                rx_data
                0x1fff8168                . = ALIGN (0x8)
 *fill*         0x1fff8161        0x7 
 *(.ram.b)
                0x1fff8168                _end = .
                0x1fff8168                __end = .
                0x1fff8168                PROVIDE (end, .)
                0x1fff8168                PROVIDE (__bss_end__, .)
                0x000009e0                __cy_region_init_ram = LOADADDR (.data)
                0x00000078                __cy_region_init_size_ram = (_edata - ADDR (.data))
                0x00000028                __cy_region_zero_size_ram = (_end - _edata)

.heap           0x1fff8168       0x80 load address 0x00000a58
                0x1fff8168                . = _end
                0x1fff81e8                . = (. + 0x80)
 *fill*         0x1fff8168       0x80 
                0x1fff81e8                __cy_heap_limit = .

.stack          0x20007800      0x800
                0x20007800                __cy_stack_limit = .
                0x20008000                . = (. + 0x800)
 *fill*         0x20007800      0x800 
                0x00000001                ASSERT ((__cy_stack_limit >= __cy_heap_limit), region RAM overflowed with stack)
                0x00000000                cy_checksum_exclude_size = (CY_APPL_LOADABLE == 0x1)?SIZEOF (.cy_checksum_exclude):0x0
                0x00000001                ASSERT ((cy_checksum_exclude_size <= CY_CHECKSUM_EXCLUDE_SIZE), CY_BOOT: Section .cy_checksum_exclude size exceedes specified limit.)

.cyloadermeta
 *(.cyloadermeta)

.cyloadablemeta
 *(.cyloadablemeta)

.cyconfigecc    0x80000000      0x58c
 *(.cyconfigecc)
 .cyconfigecc   0x80000000      0x58c .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
                0x80000000                cy_meta_configecc

.cycustnvl      0x90000000        0x4
 *(.cycustnvl)
 .cycustnvl     0x90000000        0x4 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
                0x90000000                cy_meta_custnvl

.cywolatch      0x90100000        0x4
 *(.cywolatch)
 .cywolatch     0x90100000        0x4 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
                0x90100000                cy_meta_wonvl

.cyeeprom       0x90200000        0x0
 *(.cyeeprom)
                0x00000001                ASSERT ((. <= ((0x90200000 + ee_offset) + ee_size)), .cyeeprom data will not fit in EEPROM)

.cyflashprotect
                0x90400000      0x100
 *(.cyflashprotect)
 .cyflashprotect
                0x90400000      0x100 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
                0x90400000                cy_meta_flashprotect

.cymeta         0x90500000        0xc
 *(.cymeta)
 .cymeta        0x90500000        0xc .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
                0x90500000                cy_metadata

.rel.dyn        0x00000a58        0x0 load address 0x9050000c
 .rel.iplt      0x00000a58        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o

.stab
 *(.stab)

.stabstr
 *(.stabstr)

.debug
 *(.debug)

.line
 *(.line)

.debug_srcinfo
 *(.debug_srcinfo)

.debug_sfnames
 *(.debug_sfnames)

.debug_aranges  0x00000000      0x968
 *(.debug_aranges)
 .debug_aranges
                0x00000000       0x30 .\CortexM3\ARM_GCC_541\Debug\main.o
 .debug_aranges
                0x00000030       0x28 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.o
 .debug_aranges
                0x00000058       0x28 .\CortexM3\ARM_GCC_541\Debug\Terminal.o
 .debug_aranges
                0x00000080       0x58 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_aranges
                0x000000d8       0x18 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
 .debug_aranges
                0x000000f0       0x48 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .debug_aranges
                0x00000138       0xf0 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
 .debug_aranges
                0x00000228       0xd8 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
 .debug_aranges
                0x00000300       0x28 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_INT.o)
 .debug_aranges
                0x00000328       0x70 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1_IntClock.o)
 .debug_aranges
                0x00000398       0x70 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_IntClock.o)
 .debug_aranges
                0x00000408      0x2a0 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .debug_aranges
                0x000006a8       0x98 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(cyPm.o)
 .debug_aranges
                0x00000740       0x80 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPI_RX_ISR.o)
 .debug_aranges
                0x000007c0       0x80 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_RX_ISR.o)
 .debug_aranges
                0x00000840       0x20 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyBootAsmGnu.o)
 .debug_aranges
                0x00000860       0x88 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyFlash.o)
 .debug_aranges
                0x000008e8       0x80 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CySpc.o)

.debug_pubnames
 *(.debug_pubnames)

.debug_info     0x00000000     0x50cc
 *(.debug_info .gnu.linkonce.wi.*)
 .debug_info    0x00000000      0x2c6 .\CortexM3\ARM_GCC_541\Debug\main.o
 .debug_info    0x000002c6      0x12a .\CortexM3\ARM_GCC_541\Debug\SPI_Master.o
 .debug_info    0x000003f0      0x1a7 .\CortexM3\ARM_GCC_541\Debug\Terminal.o
 .debug_info    0x00000597      0x5ba .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_info    0x00000b51      0x136 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
 .debug_info    0x00000c87      0x3bb .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .debug_info    0x00001042      0x60c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
 .debug_info    0x0000164e      0x547 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
 .debug_info    0x00001b95       0xb1 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_INT.o)
 .debug_info    0x00001c46      0x283 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1_IntClock.o)
 .debug_info    0x00001ec9      0x283 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_IntClock.o)
 .debug_info    0x0000214c     0x1374 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .debug_info    0x000034c0      0xa2a .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(cyPm.o)
 .debug_info    0x00003eea      0x2d2 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPI_RX_ISR.o)
 .debug_info    0x000041bc      0x2d2 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_RX_ISR.o)
 .debug_info    0x0000448e       0xa1 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyBootAsmGnu.o)
 .debug_info    0x0000452f      0x64d .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyFlash.o)
 .debug_info    0x00004b7c      0x550 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CySpc.o)

.debug_abbrev   0x00000000     0x169f
 *(.debug_abbrev)
 .debug_abbrev  0x00000000       0xe4 .\CortexM3\ARM_GCC_541\Debug\main.o
 .debug_abbrev  0x000000e4       0xbd .\CortexM3\ARM_GCC_541\Debug\SPI_Master.o
 .debug_abbrev  0x000001a1       0xd6 .\CortexM3\ARM_GCC_541\Debug\Terminal.o
 .debug_abbrev  0x00000277      0x20d .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_abbrev  0x00000484       0x77 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
 .debug_abbrev  0x000004fb      0x1e8 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .debug_abbrev  0x000006e3      0x175 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
 .debug_abbrev  0x00000858      0x15f .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
 .debug_abbrev  0x000009b7       0x42 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_INT.o)
 .debug_abbrev  0x000009f9      0x139 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1_IntClock.o)
 .debug_abbrev  0x00000b32      0x139 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_IntClock.o)
 .debug_abbrev  0x00000c6b      0x254 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .debug_abbrev  0x00000ebf      0x1ab .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(cyPm.o)
 .debug_abbrev  0x0000106a      0x173 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPI_RX_ISR.o)
 .debug_abbrev  0x000011dd      0x173 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_RX_ISR.o)
 .debug_abbrev  0x00001350       0x14 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyBootAsmGnu.o)
 .debug_abbrev  0x00001364      0x1a7 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyFlash.o)
 .debug_abbrev  0x0000150b      0x194 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CySpc.o)

.debug_line     0x00000000     0x25a5
 *(.debug_line)
 .debug_line    0x00000000      0x204 .\CortexM3\ARM_GCC_541\Debug\main.o
 .debug_line    0x00000204      0x17b .\CortexM3\ARM_GCC_541\Debug\SPI_Master.o
 .debug_line    0x0000037f      0x180 .\CortexM3\ARM_GCC_541\Debug\Terminal.o
 .debug_line    0x000004ff      0x1f6 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_line    0x000006f5      0x141 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
 .debug_line    0x00000836      0x234 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .debug_line    0x00000a6a      0x2c0 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
 .debug_line    0x00000d2a      0x250 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
 .debug_line    0x00000f7a       0x63 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_INT.o)
 .debug_line    0x00000fdd      0x17e .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1_IntClock.o)
 .debug_line    0x0000115b      0x17e .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_IntClock.o)
 .debug_line    0x000012d9      0x816 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .debug_line    0x00001aef      0x367 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(cyPm.o)
 .debug_line    0x00001e56      0x137 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPI_RX_ISR.o)
 .debug_line    0x00001f8d      0x138 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_RX_ISR.o)
 .debug_line    0x000020c5       0x66 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyBootAsmGnu.o)
 .debug_line    0x0000212b      0x21a .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyFlash.o)
 .debug_line    0x00002345      0x260 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CySpc.o)

.debug_frame    0x00000000     0x17c0
 *(.debug_frame)
 .debug_frame   0x00000000       0x64 .\CortexM3\ARM_GCC_541\Debug\main.o
 .debug_frame   0x00000064       0x3c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.o
 .debug_frame   0x000000a0       0x3c .\CortexM3\ARM_GCC_541\Debug\Terminal.o
 .debug_frame   0x000000dc       0xe4 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_frame   0x000001c0       0xb8 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .debug_frame   0x00000278      0x250 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
 .debug_frame   0x000004c8      0x200 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
 .debug_frame   0x000006c8       0x30 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_INT.o)
 .debug_frame   0x000006f8       0xe0 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1_IntClock.o)
 .debug_frame   0x000007d8       0xe0 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_IntClock.o)
 .debug_frame   0x000008b8      0x738 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .debug_frame   0x00000ff0      0x1f8 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(cyPm.o)
 .debug_frame   0x000011e8      0x104 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPI_RX_ISR.o)
 .debug_frame   0x000012ec      0x104 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_RX_ISR.o)
 .debug_frame   0x000013f0      0x194 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyFlash.o)
 .debug_frame   0x00001584      0x180 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CySpc.o)
 .debug_frame   0x00001704       0x20 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-errno.o)
 .debug_frame   0x00001724       0x28 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o)
 .debug_frame   0x0000174c       0x2c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-init.o)
 .debug_frame   0x00001778       0x28 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memcpy-stub.o)
 .debug_frame   0x000017a0       0x20 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memset.o)

.debug_str      0x00000000     0x1e37
 *(.debug_str)
 .debug_str     0x00000000      0x24b .\CortexM3\ARM_GCC_541\Debug\main.o
                                0x298 (size before relaxing)
 .debug_str     0x0000024b       0x34 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.o
                                0x206 (size before relaxing)
 .debug_str     0x0000027f       0x13 .\CortexM3\ARM_GCC_541\Debug\Terminal.o
                                0x1f9 (size before relaxing)
 .debug_str     0x00000292      0x1b6 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
                                0x355 (size before relaxing)
 .debug_str     0x00000448       0x75 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
                                0x1f5 (size before relaxing)
 .debug_str     0x000004bd      0x144 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
                                0x31b (size before relaxing)
 .debug_str     0x00000601      0x2e2 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
                                0x4c4 (size before relaxing)
 .debug_str     0x000008e3      0x238 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
                                0x486 (size before relaxing)
 .debug_str     0x00000b1b       0x40 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_INT.o)
                                0x1cc (size before relaxing)
 .debug_str     0x00000b5b      0x19d .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1_IntClock.o)
                                0x35f (size before relaxing)
 .debug_str     0x00000cf8      0x14c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_IntClock.o)
                                0x35f (size before relaxing)
 .debug_str     0x00000e44      0x7ef .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
                                0xa58 (size before relaxing)
 .debug_str     0x00001633      0x365 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(cyPm.o)
                                0x744 (size before relaxing)
 .debug_str     0x00001998      0x119 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPI_RX_ISR.o)
                                0x2fd (size before relaxing)
 .debug_str     0x00001ab1      0x126 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_RX_ISR.o)
                                0x30b (size before relaxing)
 .debug_str     0x00001bd7      0x1b4 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyFlash.o)
                                0x3d1 (size before relaxing)
 .debug_str     0x00001d8b       0xac .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CySpc.o)
                                0x349 (size before relaxing)

.debug_loc      0x00000000     0x20b3
 *(.debug_loc)
 .debug_loc     0x00000000       0x13 .\CortexM3\ARM_GCC_541\Debug\main.o
 .debug_loc     0x00000013      0x25a .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_loc     0x0000026d      0x144 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .debug_loc     0x000003b1      0x258 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
 .debug_loc     0x00000609       0xfe .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
 .debug_loc     0x00000707      0x128 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1_IntClock.o)
 .debug_loc     0x0000082f      0x12c .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_IntClock.o)
 .debug_loc     0x0000095b      0xa11 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .debug_loc     0x0000136c      0x1e4 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(cyPm.o)
 .debug_loc     0x00001550       0x56 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPI_RX_ISR.o)
 .debug_loc     0x000015a6       0x56 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_RX_ISR.o)
 .debug_loc     0x000015fc      0x3b2 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyFlash.o)
 .debug_loc     0x000019ae      0x705 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CySpc.o)

.debug_macinfo
 *(.debug_macinfo)

.debug_ranges   0x00000000      0x830
 *(.debug_ranges)
 .debug_ranges  0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\main.o
 .debug_ranges  0x00000020       0x18 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.o
 .debug_ranges  0x00000038       0x18 .\CortexM3\ARM_GCC_541\Debug\Terminal.o
 .debug_ranges  0x00000050       0x48 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_ranges  0x00000098       0x38 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .debug_ranges  0x000000d0       0xe0 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
 .debug_ranges  0x000001b0       0xc8 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
 .debug_ranges  0x00000278       0x18 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_INT.o)
 .debug_ranges  0x00000290       0x60 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1_IntClock.o)
 .debug_ranges  0x000002f0       0x60 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_IntClock.o)
 .debug_ranges  0x00000350      0x290 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .debug_ranges  0x000005e0       0x88 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(cyPm.o)
 .debug_ranges  0x00000668       0x70 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPI_RX_ISR.o)
 .debug_ranges  0x000006d8       0x70 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_RX_ISR.o)
 .debug_ranges  0x00000748       0x78 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyFlash.o)
 .debug_ranges  0x000007c0       0x70 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CySpc.o)

.comment        0x00000000       0x6e
 .comment       0x00000000       0x6e .\CortexM3\ARM_GCC_541\Debug\main.o
                                 0x6f (size before relaxing)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\SPI_Master.o
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\Terminal.o
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_INT.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1_IntClock.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_IntClock.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(cyPm.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPI_RX_ISR.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_RX_ISR.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyFlash.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CySpc.o)

.debug_weaknames
 *(.debug_weaknames)

.debug_funcnames
 *(.debug_funcnames)

.debug_typenames
 *(.debug_typenames)

.debug_varnames
 *(.debug_varnames)

.note.gnu.arm.ident
 *(.note.gnu.arm.ident)

.ARM.attributes
                0x00000000       0x29
 *(.ARM.attributes)
 .ARM.attributes
                0x00000000       0x1d c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crti.o
 .ARM.attributes
                0x0000001d       0x2d c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 .ARM.attributes
                0x0000004a       0x1b c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o
 .ARM.attributes
                0x00000065       0x33 .\CortexM3\ARM_GCC_541\Debug\main.o
 .ARM.attributes
                0x00000098       0x33 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.o
 .ARM.attributes
                0x000000cb       0x33 .\CortexM3\ARM_GCC_541\Debug\Terminal.o
 .ARM.attributes
                0x000000fe       0x33 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .ARM.attributes
                0x00000131       0x33 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
 .ARM.attributes
                0x00000164       0x33 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .ARM.attributes
                0x00000197       0x33 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1.o)
 .ARM.attributes
                0x000001ca       0x33 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1.o)
 .ARM.attributes
                0x000001fd       0x33 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_INT.o)
 .ARM.attributes
                0x00000230       0x33 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_1_IntClock.o)
 .ARM.attributes
                0x00000263       0x33 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPIM_1_IntClock.o)
 .ARM.attributes
                0x00000296       0x33 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyLib.o)
 .ARM.attributes
                0x000002c9       0x33 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(cyPm.o)
 .ARM.attributes
                0x000002fc       0x33 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(SPI_RX_ISR.o)
 .ARM.attributes
                0x0000032f       0x33 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(UART_RX_ISR.o)
 .ARM.attributes
                0x00000362       0x21 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyBootAsmGnu.o)
 .ARM.attributes
                0x00000383       0x33 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CyFlash.o)
 .ARM.attributes
                0x000003b6       0x33 .\CortexM3\ARM_GCC_541\Debug\SPI_Master.a(CySpc.o)
 .ARM.attributes
                0x000003e9       0x2d c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-errno.o)
 .ARM.attributes
                0x00000416       0x2d c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o)
 .ARM.attributes
                0x00000443       0x2d c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
 .ARM.attributes
                0x00000470       0x2d c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-init.o)
 .ARM.attributes
                0x0000049d       0x2d c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memcpy-stub.o)
 .ARM.attributes
                0x000004ca       0x2d c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memset.o)
 .ARM.attributes
                0x000004f7       0x2d c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtend.o
 .ARM.attributes
                0x00000524       0x1d c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtn.o

/DISCARD/
 *(.note.GNU-stack)
OUTPUT(C:\Users\raduf\OneDrive\Desktop\SemesterProjekt\B-CAC\Workspace01\SPI_Master.cydsn\CortexM3\ARM_GCC_541\Debug\SPI_Master.elf elf32-littlearm)
