---
author: kevbroch
comments: false
date: 2012-05-18 18:54:13+00:00
excerpt: "\n\t\t\t\t\t\t"
layout: page
link: http://www.hotchips.org/archives/1990s/hc04/
slug: hc04
title: "\n\t\t\t\tHC04 (1992)\t\t"
wordpress_id: 302
---


				<table style="width: 100%;" >
<tbody >
<tr >

<td width="20%" >**Date**
</td>

<td >August 9-11, 1992
</td>
</tr>
<tr >

<td >**Place**
</td>

<td >Memorial Auditorium, Stanford University
</td>
</tr>
<tr >

<td >**Program**
</td>

<td >Final Program [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc04/1_Sun/HC4.Program.pdf)
</td>
</tr>
<tr >

<td >**Committees**
</td>

<td >[Organizing and Program Committees](/wp-content/uploads/hc_archives/hc04/1_Sun/committees.html)
</td>
</tr>
</tbody>
</table>



### Tutorials


<table style="width: 100%; height: 230px;" >
<tbody >
<tr >
Tutorials
Sunday, August 9, 1992
</tr>
<tr valign="top" >

<td width="20%" height="88" >**Morning Tutorial**
11:00-13:00
</td>

<td >**A Quantitative Approach to Microprocessor Architecture (Part 1) **
**Chair: **Professor Mark D. Hill
</td>
</tr>
<tr valign="top" >

<td height="107" >**Afternoon Tutorial**
13:30-15:30
</td>

<td >**A Quantitative Approach to Microprocessor Architecture (Part 2) **
**Chair: **Professor Mark D. Hill
</td>
</tr>
</tbody>
</table>



### Conference Day One


<table style="width: 100%;" >
<tbody >
<tr >
Session
Monday, August 10, 1992
</tr>
<tr valign="top" >

<td >**Opening Remarks**
08:45-09:00
</td>

<td >**General Chair: **Glen Langdon [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc04/2_Mon/HC4.Welcome/HC4.Welcome-GC.pdf)
**Program Co-Chairs: **David Patterson, John Mashey [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc04/2_Mon/HC4.Welcome/HC4.Welcome-PC.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 1**
09:00-10:15
</td>

<td >**High Performance Processors (Part 1) **
**Chair: **David Patterson, University of California, Berkeley
_DEC Alpha Architecture and 21064 Chip_, E. McLellan (Digital Equipment Corporation) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc04/2_Mon/HC4.S1/HC4.1.1.pdf)

_A 200 MFLOP HP PA-RISC Processor_, W. Jaffe, B. Miller, J. Yetter (Hewlett-Packard) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc04/2_Mon/HC4.S1/HC4.1.2.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 2**
10:45-12:15
</td>

<td >**Multiprocessor Interface Issues **
**Chair: **Ruby Lee, Hewlett-Packard
_Multiprocessor Features in a PA-RISC Processor Interface Chip_, T. Alexander, K. Chan, C. Hu, N. Noordeen, S. Ziai (Hewlett-Packard) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc04/2_Mon/HC4.S2/HC4.2.1.pdf)

_On-Chip Cache Hierarchy for 1000-MIPS Multi-Superscalar Processors_, T. Nishimukai, M. Hanawa, O. Nishii, M. Suzuki, K. Yano, M. Hiraki (Hitatchi) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc04/2_Mon/HC4.S2/HC4.2.2.pdf)

_Sparcle: Today's Micro for Tomorrow's Multiprocessor_, A. Argarwal (MIT)
</td>
</tr>
<tr valign="top" >

<td >**Session 3**
13:45-15:15
</td>

<td >**Low Cost Processors **
**Chair: **John Mashey, Silicon Graphics_Highly Integrated SPARC Processor Implementation_, S. Joshi (Sun Microsystems) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc04/2_Mon/HC4.S3/HC4.3.1.pdf)

_The LR33020 GraphX Processor: A Single Chip MIPS-RISC Based X Terminal Controller_, S. Desai (LSI Logic) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc04/2_Mon/HC4.S3/HC4.3.2.pdf)

_The ARM600 Processor and FPA_, M. Muller (Advanced RISC Machines)
</td>
</tr>
<tr valign="top" >

<td height="155" >**Session 4**
15:45-17:15
</td>

<td >**Low Power Systems **
**Chair: **Dave Ditzel, Sun Microsystems_A VLSI Chip Set for Personal Communications Systems_, R. Scauzzo (AT&T Bell Labs) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc04/2_Mon/HC4.S4/HC4.4.1.pdf)

_SPARC90 – Chipset on a Chip_, J. Pendleton (Sun Microsystems) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc04/2_Mon/HC4.S4/HC4.4.2.pdf)

_Cold Chip Design Techniques_, R. Broderson, A. Chandrakasan, S. Sheng (University of California, Berkeley) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc04/2_Mon/HC4.S4/HC4.4.3.pdf)
</td>
</tr>
<tr valign="top" >

<td height="170" >**Panel Discussion**
19:15-21:30
</td>

<td >**DRAM Choices for the '90s: 1 Gigabyte/Second or Bust**
**Moderator: **Skip Stritter, Silicon Graphics [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc04/2_Mon/HC4.Panel/HC4.Panel.pdf)
**Panelists:**
Rambus – M. Horowitz (Stanford)
Ramlink – D. James (Apple Computer)
Synchronous DRAM – W. Vokley (Texas Instruments)
Cache DRAM – C. Hart (Mitsubishi)
</td>
</tr>
</tbody>
</table>



### Conference Day Two


<table style="width: 100%;" >
<tbody >
<tr >
Session
Tuesday, August 11, 1992
</tr>
<tr valign="top" >

<td >**Session 5**
09:00-10:30
</td>

<td >**Interfaces and Interrupts **
**Chair: **John Mashey, Silicon Graphics_The SBus Goldchip_, M. Sodos (Sun Microsystems) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc04/3_Tue/HC4.S5/HC4.5.1.pdf)

_Peripheral Component Interconnect_, D. Carson (Intel) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc04/3_Tue/HC4.S5/HC4.5.2.pdf)

_Advanced Programmable Interrupt Controller (APIC) for MP and 32-bit Operating Systems_, P.K. Nizar (Intel) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc04/3_Tue/HC4.S5/HC4.5.3.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 6**
11:00-12:30
</td>

<td >**Vector and Video **
**Chair: **Dave Patterson, University of California, Berkeley_The Vector Coprocessor (VU) for the CM-5_, J. Wade (Thinking Machines Corp) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc04/3_Tue/HC4.S6/HC4.6.1.pdf)

_A 289 MFLOPS Single Chip Supercomputer_, C. Lund for H. Lino, H. Takahashi, T. Sukemura, M. Kimura, K. Fukita, S. Mori (Fujitsu) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc04/3_Tue/HC4.S6/HC4.6.2.pdf)

_A Programmable Solution for Standard Video Compression_, J. Fandrianto, T. Williams (Integrated Information Technology) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc04/3_Tue/HC4.S6/HC4.6.3.pdf)
</td>
</tr>
<tr valign="top" >

<td height="153" >**Session 7**
14:00-15:30
</td>

<td >**Electrons, Photons, and Neurons **
**Chair: **Teresa Meng, Stanford University

_Chip Pair Creates Self-Timed Network Fabirc for Paragon Parallel Supercomputers_, R. Traylor, D. Dunning (Intel Supercomputer Systems) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc04/3_Tue/HC4.S7/HC4.7.1.pdf) 

_GaAs VLSI Enhancement through Utilization of Global Optical Free Space 'Smart' Interconnects_, P. Guifoyle, F. Zeise (OptiComp Corp) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc04/3_Tue/HC4.S7/HC4.7.2.pdf)

_Silicon Based Nerve Interfaces_, G. Kovacs (Stanford University) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc04/3_Tue/HC4.S7/HC4.7.3.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 8 **
16:00-17:00
</td>

<td >**High Performance Processors (Part 2) **
**Chair: **Uri Weiser, Intel_The Second Generation SPARCore Mbus Chip_, M. Guiterrez (Ross Technology) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc04/3_Tue/HC4.S8/HC4.8.1.pdf)

_Superscalar Architecture of the P5 - X86 Next Generation Microprocessor_, D. Alpert (Intel) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc04/3_Tue/HC4.S8/HC4.8.2.pdf)

_The P5 Floating-Point Unit_, D. Avnon (Intel) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc04/3_Tue/HC4.S8/HC4.8.3.pdf)
</td>
</tr>
</tbody>
</table>		
