|project
CLOCK_50_I => CLOCK_50_I.IN6
PUSH_BUTTON_I[0] => PUSH_BUTTON_I[0].IN1
PUSH_BUTTON_I[1] => PUSH_BUTTON_I[1].IN1
PUSH_BUTTON_I[2] => PUSH_BUTTON_I[2].IN1
PUSH_BUTTON_I[3] => PUSH_BUTTON_I[3].IN1
SWITCH_I[0] => ~NO_FANOUT~
SWITCH_I[1] => ~NO_FANOUT~
SWITCH_I[2] => ~NO_FANOUT~
SWITCH_I[3] => ~NO_FANOUT~
SWITCH_I[4] => ~NO_FANOUT~
SWITCH_I[5] => ~NO_FANOUT~
SWITCH_I[6] => ~NO_FANOUT~
SWITCH_I[7] => ~NO_FANOUT~
SWITCH_I[8] => ~NO_FANOUT~
SWITCH_I[9] => ~NO_FANOUT~
SWITCH_I[10] => ~NO_FANOUT~
SWITCH_I[11] => ~NO_FANOUT~
SWITCH_I[12] => ~NO_FANOUT~
SWITCH_I[13] => ~NO_FANOUT~
SWITCH_I[14] => ~NO_FANOUT~
SWITCH_I[15] => ~NO_FANOUT~
SWITCH_I[16] => ~NO_FANOUT~
SWITCH_I[17] => resetn.IN1
SWITCH_I[17] => _.IN1
SWITCH_I[17] => _.IN1
SWITCH_I[17] => _.IN1
SEVEN_SEGMENT_N_O[0][0] <= <GND>
SEVEN_SEGMENT_N_O[0][1] <= <GND>
SEVEN_SEGMENT_N_O[0][2] <= <GND>
SEVEN_SEGMENT_N_O[0][3] <= <GND>
SEVEN_SEGMENT_N_O[0][4] <= <GND>
SEVEN_SEGMENT_N_O[0][5] <= <GND>
SEVEN_SEGMENT_N_O[0][6] <= <GND>
SEVEN_SEGMENT_N_O[1][0] <= <GND>
SEVEN_SEGMENT_N_O[1][1] <= <GND>
SEVEN_SEGMENT_N_O[1][2] <= <GND>
SEVEN_SEGMENT_N_O[1][3] <= <GND>
SEVEN_SEGMENT_N_O[1][4] <= <GND>
SEVEN_SEGMENT_N_O[1][5] <= <GND>
SEVEN_SEGMENT_N_O[1][6] <= <GND>
SEVEN_SEGMENT_N_O[2][0] <= <GND>
SEVEN_SEGMENT_N_O[2][1] <= <GND>
SEVEN_SEGMENT_N_O[2][2] <= <GND>
SEVEN_SEGMENT_N_O[2][3] <= <GND>
SEVEN_SEGMENT_N_O[2][4] <= <GND>
SEVEN_SEGMENT_N_O[2][5] <= <GND>
SEVEN_SEGMENT_N_O[2][6] <= <GND>
SEVEN_SEGMENT_N_O[3][0] <= <GND>
SEVEN_SEGMENT_N_O[3][1] <= <GND>
SEVEN_SEGMENT_N_O[3][2] <= <GND>
SEVEN_SEGMENT_N_O[3][3] <= <GND>
SEVEN_SEGMENT_N_O[3][4] <= <GND>
SEVEN_SEGMENT_N_O[3][5] <= <GND>
SEVEN_SEGMENT_N_O[3][6] <= <GND>
SEVEN_SEGMENT_N_O[4][0] <= <GND>
SEVEN_SEGMENT_N_O[4][1] <= <GND>
SEVEN_SEGMENT_N_O[4][2] <= <GND>
SEVEN_SEGMENT_N_O[4][3] <= <GND>
SEVEN_SEGMENT_N_O[4][4] <= <GND>
SEVEN_SEGMENT_N_O[4][5] <= <GND>
SEVEN_SEGMENT_N_O[4][6] <= <GND>
SEVEN_SEGMENT_N_O[5][0] <= <GND>
SEVEN_SEGMENT_N_O[5][1] <= <GND>
SEVEN_SEGMENT_N_O[5][2] <= <GND>
SEVEN_SEGMENT_N_O[5][3] <= <GND>
SEVEN_SEGMENT_N_O[5][4] <= <GND>
SEVEN_SEGMENT_N_O[5][5] <= <GND>
SEVEN_SEGMENT_N_O[5][6] <= <GND>
SEVEN_SEGMENT_N_O[6][0] <= <GND>
SEVEN_SEGMENT_N_O[6][1] <= <GND>
SEVEN_SEGMENT_N_O[6][2] <= <GND>
SEVEN_SEGMENT_N_O[6][3] <= <GND>
SEVEN_SEGMENT_N_O[6][4] <= <GND>
SEVEN_SEGMENT_N_O[6][5] <= <GND>
SEVEN_SEGMENT_N_O[6][6] <= <GND>
SEVEN_SEGMENT_N_O[7][0] <= <GND>
SEVEN_SEGMENT_N_O[7][1] <= <GND>
SEVEN_SEGMENT_N_O[7][2] <= <GND>
SEVEN_SEGMENT_N_O[7][3] <= <GND>
SEVEN_SEGMENT_N_O[7][4] <= <GND>
SEVEN_SEGMENT_N_O[7][5] <= <GND>
SEVEN_SEGMENT_N_O[7][6] <= <GND>
LED_GREEN_O[0] <= top_state[0].DB_MAX_OUTPUT_PORT_TYPE
LED_GREEN_O[1] <= top_state[1].DB_MAX_OUTPUT_PORT_TYPE
LED_GREEN_O[2] <= top_state[2].DB_MAX_OUTPUT_PORT_TYPE
LED_GREEN_O[3] <= UART_SRAM_interface:UART_unit.Frame_error
LED_GREEN_O[4] <= UART_SRAM_interface:UART_unit.Frame_error
LED_GREEN_O[5] <= UART_SRAM_interface:UART_unit.Frame_error
LED_GREEN_O[6] <= UART_SRAM_interface:UART_unit.Frame_error
LED_GREEN_O[7] <= SRAM_we_n.DB_MAX_OUTPUT_PORT_TYPE
LED_GREEN_O[8] <= VGA_enable.DB_MAX_OUTPUT_PORT_TYPE
VGA_CLOCK_O <= VGA_SRAM_interface:VGA_unit.VGA_CLOCK_O
VGA_HSYNC_O <= VGA_SRAM_interface:VGA_unit.VGA_HSYNC_O
VGA_VSYNC_O <= VGA_SRAM_interface:VGA_unit.VGA_VSYNC_O
VGA_BLANK_O <= VGA_SRAM_interface:VGA_unit.VGA_BLANK_O
VGA_SYNC_O <= VGA_SRAM_interface:VGA_unit.VGA_SYNC_O
VGA_RED_O[0] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[1] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[2] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[3] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[4] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[5] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[6] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[7] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[8] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[9] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_GREEN_O[0] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[1] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[2] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[3] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[4] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[5] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[6] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[7] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[8] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[9] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_BLUE_O[0] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[1] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[2] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[3] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[4] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[5] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[6] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[7] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[8] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[9] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
SRAM_DATA_IO[0] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[1] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[2] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[3] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[4] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[5] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[6] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[7] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[8] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[9] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[10] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[11] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[12] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[13] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[14] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[15] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_ADDRESS_O[0] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[1] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[2] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[3] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[4] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[5] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[6] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[7] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[8] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[9] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[10] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[11] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[12] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[13] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[14] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[15] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[16] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[17] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_UB_N_O <= SRAM_Controller:SRAM_unit.SRAM_UB_N_O
SRAM_LB_N_O <= SRAM_Controller:SRAM_unit.SRAM_LB_N_O
SRAM_WE_N_O <= SRAM_Controller:SRAM_unit.SRAM_WE_N_O
SRAM_CE_N_O <= SRAM_Controller:SRAM_unit.SRAM_CE_N_O
SRAM_OE_N_O <= SRAM_Controller:SRAM_unit.SRAM_OE_N_O
UART_RX_I => UART_RX_I.IN1
UART_TX_O <= <VCC>


|project|PB_Controller:PB_unit
Clock_50 => push_button_status_buf[0].CLK
Clock_50 => push_button_status_buf[1].CLK
Clock_50 => push_button_status_buf[2].CLK
Clock_50 => push_button_status_buf[3].CLK
Clock_50 => push_button_status[0].CLK
Clock_50 => push_button_status[1].CLK
Clock_50 => push_button_status[2].CLK
Clock_50 => push_button_status[3].CLK
Clock_50 => debounce_shift_reg[0][0].CLK
Clock_50 => debounce_shift_reg[0][1].CLK
Clock_50 => debounce_shift_reg[0][2].CLK
Clock_50 => debounce_shift_reg[0][3].CLK
Clock_50 => debounce_shift_reg[0][4].CLK
Clock_50 => debounce_shift_reg[0][5].CLK
Clock_50 => debounce_shift_reg[0][6].CLK
Clock_50 => debounce_shift_reg[0][7].CLK
Clock_50 => debounce_shift_reg[0][8].CLK
Clock_50 => debounce_shift_reg[0][9].CLK
Clock_50 => debounce_shift_reg[1][0].CLK
Clock_50 => debounce_shift_reg[1][1].CLK
Clock_50 => debounce_shift_reg[1][2].CLK
Clock_50 => debounce_shift_reg[1][3].CLK
Clock_50 => debounce_shift_reg[1][4].CLK
Clock_50 => debounce_shift_reg[1][5].CLK
Clock_50 => debounce_shift_reg[1][6].CLK
Clock_50 => debounce_shift_reg[1][7].CLK
Clock_50 => debounce_shift_reg[1][8].CLK
Clock_50 => debounce_shift_reg[1][9].CLK
Clock_50 => debounce_shift_reg[2][0].CLK
Clock_50 => debounce_shift_reg[2][1].CLK
Clock_50 => debounce_shift_reg[2][2].CLK
Clock_50 => debounce_shift_reg[2][3].CLK
Clock_50 => debounce_shift_reg[2][4].CLK
Clock_50 => debounce_shift_reg[2][5].CLK
Clock_50 => debounce_shift_reg[2][6].CLK
Clock_50 => debounce_shift_reg[2][7].CLK
Clock_50 => debounce_shift_reg[2][8].CLK
Clock_50 => debounce_shift_reg[2][9].CLK
Clock_50 => debounce_shift_reg[3][0].CLK
Clock_50 => debounce_shift_reg[3][1].CLK
Clock_50 => debounce_shift_reg[3][2].CLK
Clock_50 => debounce_shift_reg[3][3].CLK
Clock_50 => debounce_shift_reg[3][4].CLK
Clock_50 => debounce_shift_reg[3][5].CLK
Clock_50 => debounce_shift_reg[3][6].CLK
Clock_50 => debounce_shift_reg[3][7].CLK
Clock_50 => debounce_shift_reg[3][8].CLK
Clock_50 => debounce_shift_reg[3][9].CLK
Clock_50 => clock_1kHz_buf.CLK
Clock_50 => clock_1kHz.CLK
Clock_50 => clock_1kHz_div_count[0].CLK
Clock_50 => clock_1kHz_div_count[1].CLK
Clock_50 => clock_1kHz_div_count[2].CLK
Clock_50 => clock_1kHz_div_count[3].CLK
Clock_50 => clock_1kHz_div_count[4].CLK
Clock_50 => clock_1kHz_div_count[5].CLK
Clock_50 => clock_1kHz_div_count[6].CLK
Clock_50 => clock_1kHz_div_count[7].CLK
Clock_50 => clock_1kHz_div_count[8].CLK
Clock_50 => clock_1kHz_div_count[9].CLK
Clock_50 => clock_1kHz_div_count[10].CLK
Clock_50 => clock_1kHz_div_count[11].CLK
Clock_50 => clock_1kHz_div_count[12].CLK
Clock_50 => clock_1kHz_div_count[13].CLK
Clock_50 => clock_1kHz_div_count[14].CLK
Clock_50 => clock_1kHz_div_count[15].CLK
Resetn => debounce_shift_reg[0][0].ACLR
Resetn => debounce_shift_reg[0][1].ACLR
Resetn => debounce_shift_reg[0][2].ACLR
Resetn => debounce_shift_reg[0][3].ACLR
Resetn => debounce_shift_reg[0][4].ACLR
Resetn => debounce_shift_reg[0][5].ACLR
Resetn => debounce_shift_reg[0][6].ACLR
Resetn => debounce_shift_reg[0][7].ACLR
Resetn => debounce_shift_reg[0][8].ACLR
Resetn => debounce_shift_reg[0][9].ACLR
Resetn => debounce_shift_reg[1][0].ACLR
Resetn => debounce_shift_reg[1][1].ACLR
Resetn => debounce_shift_reg[1][2].ACLR
Resetn => debounce_shift_reg[1][3].ACLR
Resetn => debounce_shift_reg[1][4].ACLR
Resetn => debounce_shift_reg[1][5].ACLR
Resetn => debounce_shift_reg[1][6].ACLR
Resetn => debounce_shift_reg[1][7].ACLR
Resetn => debounce_shift_reg[1][8].ACLR
Resetn => debounce_shift_reg[1][9].ACLR
Resetn => debounce_shift_reg[2][0].ACLR
Resetn => debounce_shift_reg[2][1].ACLR
Resetn => debounce_shift_reg[2][2].ACLR
Resetn => debounce_shift_reg[2][3].ACLR
Resetn => debounce_shift_reg[2][4].ACLR
Resetn => debounce_shift_reg[2][5].ACLR
Resetn => debounce_shift_reg[2][6].ACLR
Resetn => debounce_shift_reg[2][7].ACLR
Resetn => debounce_shift_reg[2][8].ACLR
Resetn => debounce_shift_reg[2][9].ACLR
Resetn => debounce_shift_reg[3][0].ACLR
Resetn => debounce_shift_reg[3][1].ACLR
Resetn => debounce_shift_reg[3][2].ACLR
Resetn => debounce_shift_reg[3][3].ACLR
Resetn => debounce_shift_reg[3][4].ACLR
Resetn => debounce_shift_reg[3][5].ACLR
Resetn => debounce_shift_reg[3][6].ACLR
Resetn => debounce_shift_reg[3][7].ACLR
Resetn => debounce_shift_reg[3][8].ACLR
Resetn => debounce_shift_reg[3][9].ACLR
Resetn => clock_1kHz_div_count[0].ACLR
Resetn => clock_1kHz_div_count[1].ACLR
Resetn => clock_1kHz_div_count[2].ACLR
Resetn => clock_1kHz_div_count[3].ACLR
Resetn => clock_1kHz_div_count[4].ACLR
Resetn => clock_1kHz_div_count[5].ACLR
Resetn => clock_1kHz_div_count[6].ACLR
Resetn => clock_1kHz_div_count[7].ACLR
Resetn => clock_1kHz_div_count[8].ACLR
Resetn => clock_1kHz_div_count[9].ACLR
Resetn => clock_1kHz_div_count[10].ACLR
Resetn => clock_1kHz_div_count[11].ACLR
Resetn => clock_1kHz_div_count[12].ACLR
Resetn => clock_1kHz_div_count[13].ACLR
Resetn => clock_1kHz_div_count[14].ACLR
Resetn => clock_1kHz_div_count[15].ACLR
Resetn => clock_1kHz.PRESET
Resetn => push_button_status_buf[0].ACLR
Resetn => push_button_status_buf[1].ACLR
Resetn => push_button_status_buf[2].ACLR
Resetn => push_button_status_buf[3].ACLR
Resetn => push_button_status[0].ACLR
Resetn => push_button_status[1].ACLR
Resetn => push_button_status[2].ACLR
Resetn => push_button_status[3].ACLR
Resetn => clock_1kHz_buf.PRESET
PB_signal[0] => debounce_shift_reg[0][0].DATAIN
PB_signal[1] => debounce_shift_reg[1][0].DATAIN
PB_signal[2] => debounce_shift_reg[2][0].DATAIN
PB_signal[3] => debounce_shift_reg[3][0].DATAIN
PB_pushed[0] <= PB_pushed.DB_MAX_OUTPUT_PORT_TYPE
PB_pushed[1] <= PB_pushed.DB_MAX_OUTPUT_PORT_TYPE
PB_pushed[2] <= PB_pushed.DB_MAX_OUTPUT_PORT_TYPE
PB_pushed[3] <= PB_pushed.DB_MAX_OUTPUT_PORT_TYPE


|project|VGA_SRAM_interface:VGA_unit
Clock => Clock.IN1
Resetn => Resetn.IN1
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_sram_data[0][0].ENA
VGA_enable => SRAM_address[17]~reg0.ENA
VGA_enable => SRAM_address[16]~reg0.ENA
VGA_enable => SRAM_address[15]~reg0.ENA
VGA_enable => SRAM_address[14]~reg0.ENA
VGA_enable => SRAM_address[13]~reg0.ENA
VGA_enable => SRAM_address[12]~reg0.ENA
VGA_enable => SRAM_address[11]~reg0.ENA
VGA_enable => SRAM_address[10]~reg0.ENA
VGA_enable => SRAM_address[9]~reg0.ENA
VGA_enable => SRAM_address[8]~reg0.ENA
VGA_enable => SRAM_address[7]~reg0.ENA
VGA_enable => SRAM_address[6]~reg0.ENA
VGA_enable => SRAM_address[5]~reg0.ENA
VGA_enable => SRAM_address[4]~reg0.ENA
VGA_enable => SRAM_address[3]~reg0.ENA
VGA_enable => SRAM_address[2]~reg0.ENA
VGA_enable => SRAM_address[1]~reg0.ENA
VGA_enable => SRAM_address[0]~reg0.ENA
VGA_enable => VGA_sram_data[2][15].ENA
VGA_enable => VGA_sram_data[2][14].ENA
VGA_enable => VGA_sram_data[2][13].ENA
VGA_enable => VGA_sram_data[2][12].ENA
VGA_enable => VGA_sram_data[2][11].ENA
VGA_enable => VGA_sram_data[2][10].ENA
VGA_enable => VGA_sram_data[2][9].ENA
VGA_enable => VGA_sram_data[2][8].ENA
VGA_enable => VGA_sram_data[2][7].ENA
VGA_enable => VGA_sram_data[2][6].ENA
VGA_enable => VGA_sram_data[2][5].ENA
VGA_enable => VGA_sram_data[2][4].ENA
VGA_enable => VGA_sram_data[2][3].ENA
VGA_enable => VGA_sram_data[2][2].ENA
VGA_enable => VGA_sram_data[2][1].ENA
VGA_enable => VGA_sram_data[2][0].ENA
VGA_enable => VGA_sram_data[1][15].ENA
VGA_enable => VGA_sram_data[1][14].ENA
VGA_enable => VGA_sram_data[1][13].ENA
VGA_enable => VGA_sram_data[1][12].ENA
VGA_enable => VGA_sram_data[1][11].ENA
VGA_enable => VGA_sram_data[1][10].ENA
VGA_enable => VGA_sram_data[1][9].ENA
VGA_enable => VGA_sram_data[1][8].ENA
VGA_enable => VGA_sram_data[1][7].ENA
VGA_enable => VGA_sram_data[1][6].ENA
VGA_enable => VGA_sram_data[1][5].ENA
VGA_enable => VGA_sram_data[1][4].ENA
VGA_enable => VGA_sram_data[1][3].ENA
VGA_enable => VGA_sram_data[1][2].ENA
VGA_enable => VGA_sram_data[1][1].ENA
VGA_enable => VGA_sram_data[1][0].ENA
VGA_enable => VGA_sram_data[0][15].ENA
VGA_enable => VGA_sram_data[0][14].ENA
VGA_enable => VGA_sram_data[0][13].ENA
VGA_enable => VGA_sram_data[0][12].ENA
VGA_enable => VGA_sram_data[0][11].ENA
VGA_enable => VGA_sram_data[0][10].ENA
VGA_enable => VGA_sram_data[0][9].ENA
VGA_enable => VGA_sram_data[0][8].ENA
VGA_enable => VGA_sram_data[0][7].ENA
VGA_enable => VGA_sram_data[0][6].ENA
VGA_enable => VGA_sram_data[0][5].ENA
VGA_enable => VGA_sram_data[0][4].ENA
VGA_enable => VGA_sram_data[0][3].ENA
VGA_enable => VGA_sram_data[0][2].ENA
VGA_enable => VGA_sram_data[0][1].ENA
SRAM_base_address[0] => SRAM_address.DATAB
SRAM_base_address[1] => SRAM_address.DATAB
SRAM_base_address[2] => SRAM_address.DATAB
SRAM_base_address[3] => SRAM_address.DATAB
SRAM_base_address[4] => SRAM_address.DATAB
SRAM_base_address[5] => SRAM_address.DATAB
SRAM_base_address[6] => SRAM_address.DATAB
SRAM_base_address[7] => SRAM_address.DATAB
SRAM_base_address[8] => SRAM_address.DATAB
SRAM_base_address[9] => SRAM_address.DATAB
SRAM_base_address[10] => SRAM_address.DATAB
SRAM_base_address[11] => SRAM_address.DATAB
SRAM_base_address[12] => SRAM_address.DATAB
SRAM_base_address[13] => SRAM_address.DATAB
SRAM_base_address[14] => SRAM_address.DATAB
SRAM_base_address[15] => SRAM_address.DATAB
SRAM_base_address[16] => SRAM_address.DATAB
SRAM_base_address[17] => SRAM_address.DATAB
SRAM_address[0] <= SRAM_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[1] <= SRAM_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[2] <= SRAM_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[3] <= SRAM_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[4] <= SRAM_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[5] <= SRAM_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[6] <= SRAM_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[7] <= SRAM_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[8] <= SRAM_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[9] <= SRAM_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[10] <= SRAM_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[11] <= SRAM_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[12] <= SRAM_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[13] <= SRAM_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[14] <= SRAM_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[15] <= SRAM_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[16] <= SRAM_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[17] <= SRAM_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[0] => VGA_sram_data.DATAB
SRAM_read_data[0] => VGA_sram_data.DATAB
SRAM_read_data[0] => VGA_sram_data.DATAB
SRAM_read_data[1] => VGA_sram_data.DATAB
SRAM_read_data[1] => VGA_sram_data.DATAB
SRAM_read_data[1] => VGA_sram_data.DATAB
SRAM_read_data[2] => VGA_sram_data.DATAB
SRAM_read_data[2] => VGA_sram_data.DATAB
SRAM_read_data[2] => VGA_sram_data.DATAB
SRAM_read_data[3] => VGA_sram_data.DATAB
SRAM_read_data[3] => VGA_sram_data.DATAB
SRAM_read_data[3] => VGA_sram_data.DATAB
SRAM_read_data[4] => VGA_sram_data.DATAB
SRAM_read_data[4] => VGA_sram_data.DATAB
SRAM_read_data[4] => VGA_sram_data.DATAB
SRAM_read_data[5] => VGA_sram_data.DATAB
SRAM_read_data[5] => VGA_sram_data.DATAB
SRAM_read_data[5] => VGA_sram_data.DATAB
SRAM_read_data[6] => VGA_sram_data.DATAB
SRAM_read_data[6] => VGA_sram_data.DATAB
SRAM_read_data[6] => VGA_sram_data.DATAB
SRAM_read_data[7] => VGA_sram_data.DATAB
SRAM_read_data[7] => VGA_sram_data.DATAB
SRAM_read_data[7] => VGA_sram_data.DATAB
SRAM_read_data[8] => VGA_sram_data.DATAB
SRAM_read_data[8] => VGA_sram_data.DATAB
SRAM_read_data[8] => VGA_sram_data.DATAB
SRAM_read_data[9] => VGA_sram_data.DATAB
SRAM_read_data[9] => VGA_sram_data.DATAB
SRAM_read_data[9] => VGA_sram_data.DATAB
SRAM_read_data[10] => VGA_sram_data.DATAB
SRAM_read_data[10] => VGA_sram_data.DATAB
SRAM_read_data[10] => VGA_sram_data.DATAB
SRAM_read_data[11] => VGA_sram_data.DATAB
SRAM_read_data[11] => VGA_sram_data.DATAB
SRAM_read_data[11] => VGA_sram_data.DATAB
SRAM_read_data[12] => VGA_sram_data.DATAB
SRAM_read_data[12] => VGA_sram_data.DATAB
SRAM_read_data[12] => VGA_sram_data.DATAB
SRAM_read_data[13] => VGA_sram_data.DATAB
SRAM_read_data[13] => VGA_sram_data.DATAB
SRAM_read_data[13] => VGA_sram_data.DATAB
SRAM_read_data[14] => VGA_sram_data.DATAB
SRAM_read_data[14] => VGA_sram_data.DATAB
SRAM_read_data[14] => VGA_sram_data.DATAB
SRAM_read_data[15] => VGA_sram_data.DATAB
SRAM_read_data[15] => VGA_sram_data.DATAB
SRAM_read_data[15] => VGA_sram_data.DATAB
VGA_CLOCK_O <= VGA_Controller:VGA_unit.oVGA_CLOCK
VGA_HSYNC_O <= VGA_Controller:VGA_unit.oVGA_H_SYNC
VGA_VSYNC_O <= VGA_Controller:VGA_unit.oVGA_V_SYNC
VGA_BLANK_O <= VGA_Controller:VGA_unit.oVGA_BLANK
VGA_SYNC_O <= VGA_Controller:VGA_unit.oVGA_SYNC
VGA_RED_O[0] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[1] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[2] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[3] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[4] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[5] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[6] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[7] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[8] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[9] <= VGA_Controller:VGA_unit.oVGA_R
VGA_GREEN_O[0] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[1] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[2] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[3] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[4] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[5] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[6] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[7] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[8] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[9] <= VGA_Controller:VGA_unit.oVGA_G
VGA_BLUE_O[0] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[1] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[2] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[3] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[4] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[5] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[6] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[7] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[8] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[9] <= VGA_Controller:VGA_unit.oVGA_B


|project|VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit
Clock => oVGA_B[0]~reg0.CLK
Clock => oVGA_B[1]~reg0.CLK
Clock => oVGA_B[2]~reg0.CLK
Clock => oVGA_B[3]~reg0.CLK
Clock => oVGA_B[4]~reg0.CLK
Clock => oVGA_B[5]~reg0.CLK
Clock => oVGA_B[6]~reg0.CLK
Clock => oVGA_B[7]~reg0.CLK
Clock => oVGA_B[8]~reg0.CLK
Clock => oVGA_B[9]~reg0.CLK
Clock => oVGA_G[0]~reg0.CLK
Clock => oVGA_G[1]~reg0.CLK
Clock => oVGA_G[2]~reg0.CLK
Clock => oVGA_G[3]~reg0.CLK
Clock => oVGA_G[4]~reg0.CLK
Clock => oVGA_G[5]~reg0.CLK
Clock => oVGA_G[6]~reg0.CLK
Clock => oVGA_G[7]~reg0.CLK
Clock => oVGA_G[8]~reg0.CLK
Clock => oVGA_G[9]~reg0.CLK
Clock => oVGA_R[0]~reg0.CLK
Clock => oVGA_R[1]~reg0.CLK
Clock => oVGA_R[2]~reg0.CLK
Clock => oVGA_R[3]~reg0.CLK
Clock => oVGA_R[4]~reg0.CLK
Clock => oVGA_R[5]~reg0.CLK
Clock => oVGA_R[6]~reg0.CLK
Clock => oVGA_R[7]~reg0.CLK
Clock => oVGA_R[8]~reg0.CLK
Clock => oVGA_R[9]~reg0.CLK
Clock => oVGA_V_SYNC~reg0.CLK
Clock => V_Cont[0].CLK
Clock => V_Cont[1].CLK
Clock => V_Cont[2].CLK
Clock => V_Cont[3].CLK
Clock => V_Cont[4].CLK
Clock => V_Cont[5].CLK
Clock => V_Cont[6].CLK
Clock => V_Cont[7].CLK
Clock => V_Cont[8].CLK
Clock => V_Cont[9].CLK
Clock => oVGA_H_SYNC~reg0.CLK
Clock => H_Cont[0].CLK
Clock => H_Cont[1].CLK
Clock => H_Cont[2].CLK
Clock => H_Cont[3].CLK
Clock => H_Cont[4].CLK
Clock => H_Cont[5].CLK
Clock => H_Cont[6].CLK
Clock => H_Cont[7].CLK
Clock => H_Cont[8].CLK
Clock => H_Cont[9].CLK
Clock => counter_enable.CLK
Clock => oVGA_CLOCK.DATAIN
Resetn => oVGA_B[0]~reg0.ACLR
Resetn => oVGA_B[1]~reg0.ACLR
Resetn => oVGA_B[2]~reg0.ACLR
Resetn => oVGA_B[3]~reg0.ACLR
Resetn => oVGA_B[4]~reg0.ACLR
Resetn => oVGA_B[5]~reg0.ACLR
Resetn => oVGA_B[6]~reg0.ACLR
Resetn => oVGA_B[7]~reg0.ACLR
Resetn => oVGA_B[8]~reg0.ACLR
Resetn => oVGA_B[9]~reg0.ACLR
Resetn => oVGA_G[0]~reg0.ACLR
Resetn => oVGA_G[1]~reg0.ACLR
Resetn => oVGA_G[2]~reg0.ACLR
Resetn => oVGA_G[3]~reg0.ACLR
Resetn => oVGA_G[4]~reg0.ACLR
Resetn => oVGA_G[5]~reg0.ACLR
Resetn => oVGA_G[6]~reg0.ACLR
Resetn => oVGA_G[7]~reg0.ACLR
Resetn => oVGA_G[8]~reg0.ACLR
Resetn => oVGA_G[9]~reg0.ACLR
Resetn => oVGA_R[0]~reg0.ACLR
Resetn => oVGA_R[1]~reg0.ACLR
Resetn => oVGA_R[2]~reg0.ACLR
Resetn => oVGA_R[3]~reg0.ACLR
Resetn => oVGA_R[4]~reg0.ACLR
Resetn => oVGA_R[5]~reg0.ACLR
Resetn => oVGA_R[6]~reg0.ACLR
Resetn => oVGA_R[7]~reg0.ACLR
Resetn => oVGA_R[8]~reg0.ACLR
Resetn => oVGA_R[9]~reg0.ACLR
Resetn => oVGA_H_SYNC~reg0.ACLR
Resetn => H_Cont[0].ACLR
Resetn => H_Cont[1].ACLR
Resetn => H_Cont[2].ACLR
Resetn => H_Cont[3].ACLR
Resetn => H_Cont[4].ACLR
Resetn => H_Cont[5].ACLR
Resetn => H_Cont[6].ACLR
Resetn => H_Cont[7].ACLR
Resetn => H_Cont[8].ACLR
Resetn => H_Cont[9].ACLR
Resetn => oVGA_V_SYNC~reg0.ACLR
Resetn => V_Cont[0].ACLR
Resetn => V_Cont[1].ACLR
Resetn => V_Cont[2].ACLR
Resetn => V_Cont[3].ACLR
Resetn => V_Cont[4].ACLR
Resetn => V_Cont[5].ACLR
Resetn => V_Cont[6].ACLR
Resetn => V_Cont[7].ACLR
Resetn => V_Cont[8].ACLR
Resetn => V_Cont[9].ACLR
Resetn => counter_enable.ACLR
iRed[0] => oVGA_R.DATAB
iRed[1] => oVGA_R.DATAB
iRed[2] => oVGA_R.DATAB
iRed[3] => oVGA_R.DATAB
iRed[4] => oVGA_R.DATAB
iRed[5] => oVGA_R.DATAB
iRed[6] => oVGA_R.DATAB
iRed[7] => oVGA_R.DATAB
iRed[8] => oVGA_R.DATAB
iRed[9] => oVGA_R.DATAB
iGreen[0] => oVGA_G.DATAB
iGreen[1] => oVGA_G.DATAB
iGreen[2] => oVGA_G.DATAB
iGreen[3] => oVGA_G.DATAB
iGreen[4] => oVGA_G.DATAB
iGreen[5] => oVGA_G.DATAB
iGreen[6] => oVGA_G.DATAB
iGreen[7] => oVGA_G.DATAB
iGreen[8] => oVGA_G.DATAB
iGreen[9] => oVGA_G.DATAB
iBlue[0] => oVGA_B.DATAB
iBlue[1] => oVGA_B.DATAB
iBlue[2] => oVGA_B.DATAB
iBlue[3] => oVGA_B.DATAB
iBlue[4] => oVGA_B.DATAB
iBlue[5] => oVGA_B.DATAB
iBlue[6] => oVGA_B.DATAB
iBlue[7] => oVGA_B.DATAB
iBlue[8] => oVGA_B.DATAB
iBlue[9] => oVGA_B.DATAB
oCoord_X[0] <= H_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[1] <= H_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[2] <= H_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[3] <= H_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= oVGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= oVGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= oVGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= oVGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= oVGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= oVGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= oVGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= oVGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[8] <= oVGA_R[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[9] <= oVGA_R[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= oVGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= oVGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= oVGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= oVGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= oVGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= oVGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= oVGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= oVGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[8] <= oVGA_G[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[9] <= oVGA_G[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= oVGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= oVGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= oVGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= oVGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= oVGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= oVGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= oVGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= oVGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[8] <= oVGA_B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[9] <= oVGA_B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_H_SYNC <= oVGA_H_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_V_SYNC <= oVGA_V_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= <GND>
oVGA_BLANK <= oVGA_BLANK.DB_MAX_OUTPUT_PORT_TYPE
oVGA_CLOCK <= Clock.DB_MAX_OUTPUT_PORT_TYPE


|project|UART_SRAM_interface:UART_unit
Clock => Clock.IN1
Resetn => Resetn.IN1
UART_RX_I => UART_RX_I.IN1
Initialize => UART_rx_enable.OUTPUTSELECT
Initialize => UART_rx_unload_data.OUTPUTSELECT
Initialize => SRAM_we_n.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => new_line_count.OUTPUTSELECT
Initialize => new_line_count.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_rx_enable.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
SRAM_address[0] <= SRAM_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[1] <= SRAM_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[2] <= SRAM_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[3] <= SRAM_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[4] <= SRAM_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[5] <= SRAM_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[6] <= SRAM_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[7] <= SRAM_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[8] <= SRAM_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[9] <= SRAM_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[10] <= SRAM_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[11] <= SRAM_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[12] <= SRAM_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[13] <= SRAM_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[14] <= SRAM_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[15] <= SRAM_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[16] <= SRAM_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[17] <= SRAM_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[0] <= SRAM_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[1] <= SRAM_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[2] <= SRAM_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[3] <= SRAM_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[4] <= SRAM_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[5] <= SRAM_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[6] <= SRAM_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[7] <= SRAM_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[8] <= SRAM_write_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[9] <= SRAM_write_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[10] <= SRAM_write_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[11] <= SRAM_write_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[12] <= SRAM_write_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[13] <= SRAM_write_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[14] <= SRAM_write_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[15] <= SRAM_write_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_we_n <= SRAM_we_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
Frame_error[0] <= UART_Receive_Controller:UART_RX.Frame_error
Frame_error[1] <= UART_Receive_Controller:UART_RX.Frame_error
Frame_error[2] <= UART_Receive_Controller:UART_RX.Frame_error
Frame_error[3] <= UART_Receive_Controller:UART_RX.Frame_error


|project|UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX
Clock_50 => RX_data_in.CLK
Clock_50 => Empty~reg0.CLK
Clock_50 => Overrun~reg0.CLK
Clock_50 => Frame_error[0]~reg0.CLK
Clock_50 => Frame_error[1]~reg0.CLK
Clock_50 => Frame_error[2]~reg0.CLK
Clock_50 => Frame_error[3]~reg0.CLK
Clock_50 => data_count[0].CLK
Clock_50 => data_count[1].CLK
Clock_50 => data_count[2].CLK
Clock_50 => clock_count[0].CLK
Clock_50 => clock_count[1].CLK
Clock_50 => clock_count[2].CLK
Clock_50 => clock_count[3].CLK
Clock_50 => clock_count[4].CLK
Clock_50 => clock_count[5].CLK
Clock_50 => clock_count[6].CLK
Clock_50 => clock_count[7].CLK
Clock_50 => clock_count[8].CLK
Clock_50 => clock_count[9].CLK
Clock_50 => RX_data[0]~reg0.CLK
Clock_50 => RX_data[1]~reg0.CLK
Clock_50 => RX_data[2]~reg0.CLK
Clock_50 => RX_data[3]~reg0.CLK
Clock_50 => RX_data[4]~reg0.CLK
Clock_50 => RX_data[5]~reg0.CLK
Clock_50 => RX_data[6]~reg0.CLK
Clock_50 => RX_data[7]~reg0.CLK
Clock_50 => data_buffer[0].CLK
Clock_50 => data_buffer[1].CLK
Clock_50 => data_buffer[2].CLK
Clock_50 => data_buffer[3].CLK
Clock_50 => data_buffer[4].CLK
Clock_50 => data_buffer[5].CLK
Clock_50 => data_buffer[6].CLK
Clock_50 => data_buffer[7].CLK
Clock_50 => RXC_state~5.DATAIN
Resetn => RX_data_in.ACLR
Resetn => Empty~reg0.PRESET
Resetn => Overrun~reg0.ACLR
Resetn => Frame_error[0]~reg0.ACLR
Resetn => Frame_error[1]~reg0.ACLR
Resetn => Frame_error[2]~reg0.ACLR
Resetn => Frame_error[3]~reg0.ACLR
Resetn => data_count[0].ACLR
Resetn => data_count[1].ACLR
Resetn => data_count[2].ACLR
Resetn => clock_count[0].ACLR
Resetn => clock_count[1].ACLR
Resetn => clock_count[2].ACLR
Resetn => clock_count[3].ACLR
Resetn => clock_count[4].ACLR
Resetn => clock_count[5].ACLR
Resetn => clock_count[6].ACLR
Resetn => clock_count[7].ACLR
Resetn => clock_count[8].ACLR
Resetn => clock_count[9].ACLR
Resetn => RX_data[0]~reg0.ACLR
Resetn => RX_data[1]~reg0.ACLR
Resetn => RX_data[2]~reg0.ACLR
Resetn => RX_data[3]~reg0.ACLR
Resetn => RX_data[4]~reg0.ACLR
Resetn => RX_data[5]~reg0.ACLR
Resetn => RX_data[6]~reg0.ACLR
Resetn => RX_data[7]~reg0.ACLR
Resetn => data_buffer[0].ACLR
Resetn => data_buffer[1].ACLR
Resetn => data_buffer[2].ACLR
Resetn => data_buffer[3].ACLR
Resetn => data_buffer[4].ACLR
Resetn => data_buffer[5].ACLR
Resetn => data_buffer[6].ACLR
Resetn => data_buffer[7].ACLR
Resetn => RXC_state~7.DATAIN
Enable => RXC_state.OUTPUTSELECT
Enable => RXC_state.OUTPUTSELECT
Enable => RXC_state.OUTPUTSELECT
Enable => RXC_state.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => data_count.OUTPUTSELECT
Enable => data_count.OUTPUTSELECT
Enable => data_count.OUTPUTSELECT
Enable => Frame_error.OUTPUTSELECT
Enable => Frame_error.OUTPUTSELECT
Enable => Frame_error.OUTPUTSELECT
Enable => Frame_error.OUTPUTSELECT
Enable => Overrun.OUTPUTSELECT
Unload_data => Empty.OUTPUTSELECT
RX_data[0] <= RX_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[1] <= RX_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[2] <= RX_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[3] <= RX_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[4] <= RX_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[5] <= RX_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[6] <= RX_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[7] <= RX_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Empty <= Empty~reg0.DB_MAX_OUTPUT_PORT_TYPE
Overrun <= Overrun~reg0.DB_MAX_OUTPUT_PORT_TYPE
Frame_error[0] <= Frame_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Frame_error[1] <= Frame_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Frame_error[2] <= Frame_error[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Frame_error[3] <= Frame_error[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UART_RX_I => RX_data_in.DATAIN


|project|SRAM_Controller:SRAM_unit
Clock_50 => Clock_50.IN1
Resetn => SRAM_ready.IN1
Resetn => _.IN1
Resetn => SRAM_write_data_buf[0].ACLR
Resetn => SRAM_write_data_buf[1].ACLR
Resetn => SRAM_write_data_buf[2].ACLR
Resetn => SRAM_write_data_buf[3].ACLR
Resetn => SRAM_write_data_buf[4].ACLR
Resetn => SRAM_write_data_buf[5].ACLR
Resetn => SRAM_write_data_buf[6].ACLR
Resetn => SRAM_write_data_buf[7].ACLR
Resetn => SRAM_write_data_buf[8].ACLR
Resetn => SRAM_write_data_buf[9].ACLR
Resetn => SRAM_write_data_buf[10].ACLR
Resetn => SRAM_write_data_buf[11].ACLR
Resetn => SRAM_write_data_buf[12].ACLR
Resetn => SRAM_write_data_buf[13].ACLR
Resetn => SRAM_write_data_buf[14].ACLR
Resetn => SRAM_write_data_buf[15].ACLR
Resetn => SRAM_WE_N_O~reg0.PRESET
Resetn => SRAM_read_data[0]~reg0.ACLR
Resetn => SRAM_read_data[1]~reg0.ACLR
Resetn => SRAM_read_data[2]~reg0.ACLR
Resetn => SRAM_read_data[3]~reg0.ACLR
Resetn => SRAM_read_data[4]~reg0.ACLR
Resetn => SRAM_read_data[5]~reg0.ACLR
Resetn => SRAM_read_data[6]~reg0.ACLR
Resetn => SRAM_read_data[7]~reg0.ACLR
Resetn => SRAM_read_data[8]~reg0.ACLR
Resetn => SRAM_read_data[9]~reg0.ACLR
Resetn => SRAM_read_data[10]~reg0.ACLR
Resetn => SRAM_read_data[11]~reg0.ACLR
Resetn => SRAM_read_data[12]~reg0.ACLR
Resetn => SRAM_read_data[13]~reg0.ACLR
Resetn => SRAM_read_data[14]~reg0.ACLR
Resetn => SRAM_read_data[15]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[0]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[1]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[2]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[3]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[4]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[5]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[6]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[7]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[8]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[9]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[10]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[11]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[12]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[13]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[14]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[15]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[16]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[17]~reg0.ACLR
Resetn => SRAM_CE_N_O~reg0.PRESET
Resetn => SRAM_UB_N_O~reg0.ACLR
SRAM_address[0] => SRAM_ADDRESS_O[0]~reg0.DATAIN
SRAM_address[1] => SRAM_ADDRESS_O[1]~reg0.DATAIN
SRAM_address[2] => SRAM_ADDRESS_O[2]~reg0.DATAIN
SRAM_address[3] => SRAM_ADDRESS_O[3]~reg0.DATAIN
SRAM_address[4] => SRAM_ADDRESS_O[4]~reg0.DATAIN
SRAM_address[5] => SRAM_ADDRESS_O[5]~reg0.DATAIN
SRAM_address[6] => SRAM_ADDRESS_O[6]~reg0.DATAIN
SRAM_address[7] => SRAM_ADDRESS_O[7]~reg0.DATAIN
SRAM_address[8] => SRAM_ADDRESS_O[8]~reg0.DATAIN
SRAM_address[9] => SRAM_ADDRESS_O[9]~reg0.DATAIN
SRAM_address[10] => SRAM_ADDRESS_O[10]~reg0.DATAIN
SRAM_address[11] => SRAM_ADDRESS_O[11]~reg0.DATAIN
SRAM_address[12] => SRAM_ADDRESS_O[12]~reg0.DATAIN
SRAM_address[13] => SRAM_ADDRESS_O[13]~reg0.DATAIN
SRAM_address[14] => SRAM_ADDRESS_O[14]~reg0.DATAIN
SRAM_address[15] => SRAM_ADDRESS_O[15]~reg0.DATAIN
SRAM_address[16] => SRAM_ADDRESS_O[16]~reg0.DATAIN
SRAM_address[17] => SRAM_ADDRESS_O[17]~reg0.DATAIN
SRAM_write_data[0] => SRAM_write_data_buf[0].DATAIN
SRAM_write_data[1] => SRAM_write_data_buf[1].DATAIN
SRAM_write_data[2] => SRAM_write_data_buf[2].DATAIN
SRAM_write_data[3] => SRAM_write_data_buf[3].DATAIN
SRAM_write_data[4] => SRAM_write_data_buf[4].DATAIN
SRAM_write_data[5] => SRAM_write_data_buf[5].DATAIN
SRAM_write_data[6] => SRAM_write_data_buf[6].DATAIN
SRAM_write_data[7] => SRAM_write_data_buf[7].DATAIN
SRAM_write_data[8] => SRAM_write_data_buf[8].DATAIN
SRAM_write_data[9] => SRAM_write_data_buf[9].DATAIN
SRAM_write_data[10] => SRAM_write_data_buf[10].DATAIN
SRAM_write_data[11] => SRAM_write_data_buf[11].DATAIN
SRAM_write_data[12] => SRAM_write_data_buf[12].DATAIN
SRAM_write_data[13] => SRAM_write_data_buf[13].DATAIN
SRAM_write_data[14] => SRAM_write_data_buf[14].DATAIN
SRAM_write_data[15] => SRAM_write_data_buf[15].DATAIN
SRAM_we_n => SRAM_WE_N_O~reg0.DATAIN
SRAM_read_data[0] <= SRAM_read_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[1] <= SRAM_read_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[2] <= SRAM_read_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[3] <= SRAM_read_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[4] <= SRAM_read_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[5] <= SRAM_read_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[6] <= SRAM_read_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[7] <= SRAM_read_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[8] <= SRAM_read_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[9] <= SRAM_read_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[10] <= SRAM_read_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[11] <= SRAM_read_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[12] <= SRAM_read_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[13] <= SRAM_read_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[14] <= SRAM_read_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[15] <= SRAM_read_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ready <= SRAM_ready.DB_MAX_OUTPUT_PORT_TYPE
SRAM_DATA_IO[0] <> SRAM_DATA_IO[0]
SRAM_DATA_IO[1] <> SRAM_DATA_IO[1]
SRAM_DATA_IO[2] <> SRAM_DATA_IO[2]
SRAM_DATA_IO[3] <> SRAM_DATA_IO[3]
SRAM_DATA_IO[4] <> SRAM_DATA_IO[4]
SRAM_DATA_IO[5] <> SRAM_DATA_IO[5]
SRAM_DATA_IO[6] <> SRAM_DATA_IO[6]
SRAM_DATA_IO[7] <> SRAM_DATA_IO[7]
SRAM_DATA_IO[8] <> SRAM_DATA_IO[8]
SRAM_DATA_IO[9] <> SRAM_DATA_IO[9]
SRAM_DATA_IO[10] <> SRAM_DATA_IO[10]
SRAM_DATA_IO[11] <> SRAM_DATA_IO[11]
SRAM_DATA_IO[12] <> SRAM_DATA_IO[12]
SRAM_DATA_IO[13] <> SRAM_DATA_IO[13]
SRAM_DATA_IO[14] <> SRAM_DATA_IO[14]
SRAM_DATA_IO[15] <> SRAM_DATA_IO[15]
SRAM_ADDRESS_O[0] <= SRAM_ADDRESS_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[1] <= SRAM_ADDRESS_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[2] <= SRAM_ADDRESS_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[3] <= SRAM_ADDRESS_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[4] <= SRAM_ADDRESS_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[5] <= SRAM_ADDRESS_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[6] <= SRAM_ADDRESS_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[7] <= SRAM_ADDRESS_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[8] <= SRAM_ADDRESS_O[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[9] <= SRAM_ADDRESS_O[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[10] <= SRAM_ADDRESS_O[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[11] <= SRAM_ADDRESS_O[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[12] <= SRAM_ADDRESS_O[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[13] <= SRAM_ADDRESS_O[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[14] <= SRAM_ADDRESS_O[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[15] <= SRAM_ADDRESS_O[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[16] <= SRAM_ADDRESS_O[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[17] <= SRAM_ADDRESS_O[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_UB_N_O <= SRAM_UB_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_LB_N_O <= SRAM_UB_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_WE_N_O <= SRAM_WE_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_CE_N_O <= SRAM_CE_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_OE_N_O <= SRAM_CE_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst
areset => areset.IN1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|project|SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|project|milestone1:milestone1_unit
CLOCK_50_I => M1_SRAM_write_data[0]~reg0.CLK
CLOCK_50_I => M1_SRAM_write_data[1]~reg0.CLK
CLOCK_50_I => M1_SRAM_write_data[2]~reg0.CLK
CLOCK_50_I => M1_SRAM_write_data[3]~reg0.CLK
CLOCK_50_I => M1_SRAM_write_data[4]~reg0.CLK
CLOCK_50_I => M1_SRAM_write_data[5]~reg0.CLK
CLOCK_50_I => M1_SRAM_write_data[6]~reg0.CLK
CLOCK_50_I => M1_SRAM_write_data[7]~reg0.CLK
CLOCK_50_I => M1_SRAM_write_data[8]~reg0.CLK
CLOCK_50_I => M1_SRAM_write_data[9]~reg0.CLK
CLOCK_50_I => M1_SRAM_write_data[10]~reg0.CLK
CLOCK_50_I => M1_SRAM_write_data[11]~reg0.CLK
CLOCK_50_I => M1_SRAM_write_data[12]~reg0.CLK
CLOCK_50_I => M1_SRAM_write_data[13]~reg0.CLK
CLOCK_50_I => M1_SRAM_write_data[14]~reg0.CLK
CLOCK_50_I => M1_SRAM_write_data[15]~reg0.CLK
CLOCK_50_I => B_odd_sum[0].CLK
CLOCK_50_I => B_odd_sum[1].CLK
CLOCK_50_I => B_odd_sum[2].CLK
CLOCK_50_I => B_odd_sum[3].CLK
CLOCK_50_I => B_odd_sum[4].CLK
CLOCK_50_I => B_odd_sum[5].CLK
CLOCK_50_I => B_odd_sum[6].CLK
CLOCK_50_I => B_odd_sum[7].CLK
CLOCK_50_I => B_odd_sum[8].CLK
CLOCK_50_I => B_odd_sum[9].CLK
CLOCK_50_I => B_odd_sum[10].CLK
CLOCK_50_I => B_odd_sum[11].CLK
CLOCK_50_I => B_odd_sum[12].CLK
CLOCK_50_I => B_odd_sum[13].CLK
CLOCK_50_I => B_odd_sum[14].CLK
CLOCK_50_I => B_odd_sum[15].CLK
CLOCK_50_I => B_odd_sum[16].CLK
CLOCK_50_I => B_odd_sum[17].CLK
CLOCK_50_I => B_odd_sum[18].CLK
CLOCK_50_I => B_odd_sum[19].CLK
CLOCK_50_I => B_odd_sum[20].CLK
CLOCK_50_I => B_odd_sum[21].CLK
CLOCK_50_I => B_odd_sum[22].CLK
CLOCK_50_I => B_odd_sum[23].CLK
CLOCK_50_I => B_odd_sum[24].CLK
CLOCK_50_I => B_odd_sum[25].CLK
CLOCK_50_I => B_odd_sum[26].CLK
CLOCK_50_I => B_odd_sum[27].CLK
CLOCK_50_I => B_odd_sum[28].CLK
CLOCK_50_I => B_odd_sum[29].CLK
CLOCK_50_I => B_odd_sum[30].CLK
CLOCK_50_I => B_odd_sum[31].CLK
CLOCK_50_I => G_odd_sum[0].CLK
CLOCK_50_I => G_odd_sum[1].CLK
CLOCK_50_I => G_odd_sum[2].CLK
CLOCK_50_I => G_odd_sum[3].CLK
CLOCK_50_I => G_odd_sum[4].CLK
CLOCK_50_I => G_odd_sum[5].CLK
CLOCK_50_I => G_odd_sum[6].CLK
CLOCK_50_I => G_odd_sum[7].CLK
CLOCK_50_I => G_odd_sum[8].CLK
CLOCK_50_I => G_odd_sum[9].CLK
CLOCK_50_I => G_odd_sum[10].CLK
CLOCK_50_I => G_odd_sum[11].CLK
CLOCK_50_I => G_odd_sum[12].CLK
CLOCK_50_I => G_odd_sum[13].CLK
CLOCK_50_I => G_odd_sum[14].CLK
CLOCK_50_I => G_odd_sum[15].CLK
CLOCK_50_I => G_odd_sum[16].CLK
CLOCK_50_I => G_odd_sum[17].CLK
CLOCK_50_I => G_odd_sum[18].CLK
CLOCK_50_I => G_odd_sum[19].CLK
CLOCK_50_I => G_odd_sum[20].CLK
CLOCK_50_I => G_odd_sum[21].CLK
CLOCK_50_I => G_odd_sum[22].CLK
CLOCK_50_I => G_odd_sum[23].CLK
CLOCK_50_I => G_odd_sum[24].CLK
CLOCK_50_I => G_odd_sum[25].CLK
CLOCK_50_I => G_odd_sum[26].CLK
CLOCK_50_I => G_odd_sum[27].CLK
CLOCK_50_I => G_odd_sum[28].CLK
CLOCK_50_I => G_odd_sum[29].CLK
CLOCK_50_I => G_odd_sum[30].CLK
CLOCK_50_I => G_odd_sum[31].CLK
CLOCK_50_I => R_odd_sum[0].CLK
CLOCK_50_I => R_odd_sum[1].CLK
CLOCK_50_I => R_odd_sum[2].CLK
CLOCK_50_I => R_odd_sum[3].CLK
CLOCK_50_I => R_odd_sum[4].CLK
CLOCK_50_I => R_odd_sum[5].CLK
CLOCK_50_I => R_odd_sum[6].CLK
CLOCK_50_I => R_odd_sum[7].CLK
CLOCK_50_I => R_odd_sum[8].CLK
CLOCK_50_I => R_odd_sum[9].CLK
CLOCK_50_I => R_odd_sum[10].CLK
CLOCK_50_I => R_odd_sum[11].CLK
CLOCK_50_I => R_odd_sum[12].CLK
CLOCK_50_I => R_odd_sum[13].CLK
CLOCK_50_I => R_odd_sum[14].CLK
CLOCK_50_I => R_odd_sum[15].CLK
CLOCK_50_I => R_odd_sum[16].CLK
CLOCK_50_I => R_odd_sum[17].CLK
CLOCK_50_I => R_odd_sum[18].CLK
CLOCK_50_I => R_odd_sum[19].CLK
CLOCK_50_I => R_odd_sum[20].CLK
CLOCK_50_I => R_odd_sum[21].CLK
CLOCK_50_I => R_odd_sum[22].CLK
CLOCK_50_I => R_odd_sum[23].CLK
CLOCK_50_I => R_odd_sum[24].CLK
CLOCK_50_I => R_odd_sum[25].CLK
CLOCK_50_I => R_odd_sum[26].CLK
CLOCK_50_I => R_odd_sum[27].CLK
CLOCK_50_I => R_odd_sum[28].CLK
CLOCK_50_I => R_odd_sum[29].CLK
CLOCK_50_I => R_odd_sum[30].CLK
CLOCK_50_I => R_odd_sum[31].CLK
CLOCK_50_I => Mult3_op_1[0].CLK
CLOCK_50_I => Mult3_op_1[1].CLK
CLOCK_50_I => Mult3_op_1[2].CLK
CLOCK_50_I => Mult3_op_1[3].CLK
CLOCK_50_I => Mult3_op_1[4].CLK
CLOCK_50_I => Mult3_op_1[5].CLK
CLOCK_50_I => Mult3_op_1[6].CLK
CLOCK_50_I => Mult3_op_1[7].CLK
CLOCK_50_I => Mult3_op_1[8].CLK
CLOCK_50_I => Mult3_op_1[9].CLK
CLOCK_50_I => Mult3_op_1[10].CLK
CLOCK_50_I => Mult3_op_1[11].CLK
CLOCK_50_I => Mult3_op_1[12].CLK
CLOCK_50_I => Mult3_op_1[13].CLK
CLOCK_50_I => Mult3_op_1[14].CLK
CLOCK_50_I => Mult3_op_1[15].CLK
CLOCK_50_I => Mult3_op_1[16].CLK
CLOCK_50_I => Mult3_op_1[17].CLK
CLOCK_50_I => Mult3_op_1[18].CLK
CLOCK_50_I => Mult3_op_1[19].CLK
CLOCK_50_I => Mult3_op_1[20].CLK
CLOCK_50_I => Mult3_op_1[21].CLK
CLOCK_50_I => Mult3_op_1[22].CLK
CLOCK_50_I => Mult3_op_1[23].CLK
CLOCK_50_I => Mult3_op_1[24].CLK
CLOCK_50_I => Mult3_op_1[25].CLK
CLOCK_50_I => Mult3_op_1[26].CLK
CLOCK_50_I => Mult3_op_1[27].CLK
CLOCK_50_I => Mult3_op_1[28].CLK
CLOCK_50_I => Mult3_op_1[29].CLK
CLOCK_50_I => Mult3_op_1[30].CLK
CLOCK_50_I => Mult3_op_1[31].CLK
CLOCK_50_I => Mult3_op_2[0].CLK
CLOCK_50_I => Mult3_op_2[1].CLK
CLOCK_50_I => Mult3_op_2[2].CLK
CLOCK_50_I => Mult3_op_2[3].CLK
CLOCK_50_I => Mult3_op_2[4].CLK
CLOCK_50_I => Mult3_op_2[5].CLK
CLOCK_50_I => Mult3_op_2[6].CLK
CLOCK_50_I => Mult3_op_2[7].CLK
CLOCK_50_I => Mult3_op_2[8].CLK
CLOCK_50_I => Mult3_op_2[9].CLK
CLOCK_50_I => Mult3_op_2[10].CLK
CLOCK_50_I => Mult3_op_2[11].CLK
CLOCK_50_I => Mult3_op_2[12].CLK
CLOCK_50_I => Mult3_op_2[13].CLK
CLOCK_50_I => Mult3_op_2[14].CLK
CLOCK_50_I => Mult3_op_2[15].CLK
CLOCK_50_I => Mult3_op_2[16].CLK
CLOCK_50_I => Mult3_op_2[17].CLK
CLOCK_50_I => Mult3_op_2[18].CLK
CLOCK_50_I => Mult3_op_2[19].CLK
CLOCK_50_I => Mult3_op_2[20].CLK
CLOCK_50_I => Mult3_op_2[21].CLK
CLOCK_50_I => Mult3_op_2[22].CLK
CLOCK_50_I => Mult3_op_2[23].CLK
CLOCK_50_I => Mult3_op_2[24].CLK
CLOCK_50_I => Mult3_op_2[25].CLK
CLOCK_50_I => Mult3_op_2[26].CLK
CLOCK_50_I => Mult3_op_2[27].CLK
CLOCK_50_I => Mult3_op_2[28].CLK
CLOCK_50_I => Mult3_op_2[29].CLK
CLOCK_50_I => Mult3_op_2[30].CLK
CLOCK_50_I => Mult3_op_2[31].CLK
CLOCK_50_I => B_even_sum[0].CLK
CLOCK_50_I => B_even_sum[1].CLK
CLOCK_50_I => B_even_sum[2].CLK
CLOCK_50_I => B_even_sum[3].CLK
CLOCK_50_I => B_even_sum[4].CLK
CLOCK_50_I => B_even_sum[5].CLK
CLOCK_50_I => B_even_sum[6].CLK
CLOCK_50_I => B_even_sum[7].CLK
CLOCK_50_I => B_even_sum[8].CLK
CLOCK_50_I => B_even_sum[9].CLK
CLOCK_50_I => B_even_sum[10].CLK
CLOCK_50_I => B_even_sum[11].CLK
CLOCK_50_I => B_even_sum[12].CLK
CLOCK_50_I => B_even_sum[13].CLK
CLOCK_50_I => B_even_sum[14].CLK
CLOCK_50_I => B_even_sum[15].CLK
CLOCK_50_I => B_even_sum[16].CLK
CLOCK_50_I => B_even_sum[17].CLK
CLOCK_50_I => B_even_sum[18].CLK
CLOCK_50_I => B_even_sum[19].CLK
CLOCK_50_I => B_even_sum[20].CLK
CLOCK_50_I => B_even_sum[21].CLK
CLOCK_50_I => B_even_sum[22].CLK
CLOCK_50_I => B_even_sum[23].CLK
CLOCK_50_I => B_even_sum[24].CLK
CLOCK_50_I => B_even_sum[25].CLK
CLOCK_50_I => B_even_sum[26].CLK
CLOCK_50_I => B_even_sum[27].CLK
CLOCK_50_I => B_even_sum[28].CLK
CLOCK_50_I => B_even_sum[29].CLK
CLOCK_50_I => B_even_sum[30].CLK
CLOCK_50_I => B_even_sum[31].CLK
CLOCK_50_I => G_even_sum[0].CLK
CLOCK_50_I => G_even_sum[1].CLK
CLOCK_50_I => G_even_sum[2].CLK
CLOCK_50_I => G_even_sum[3].CLK
CLOCK_50_I => G_even_sum[4].CLK
CLOCK_50_I => G_even_sum[5].CLK
CLOCK_50_I => G_even_sum[6].CLK
CLOCK_50_I => G_even_sum[7].CLK
CLOCK_50_I => G_even_sum[8].CLK
CLOCK_50_I => G_even_sum[9].CLK
CLOCK_50_I => G_even_sum[10].CLK
CLOCK_50_I => G_even_sum[11].CLK
CLOCK_50_I => G_even_sum[12].CLK
CLOCK_50_I => G_even_sum[13].CLK
CLOCK_50_I => G_even_sum[14].CLK
CLOCK_50_I => G_even_sum[15].CLK
CLOCK_50_I => G_even_sum[16].CLK
CLOCK_50_I => G_even_sum[17].CLK
CLOCK_50_I => G_even_sum[18].CLK
CLOCK_50_I => G_even_sum[19].CLK
CLOCK_50_I => G_even_sum[20].CLK
CLOCK_50_I => G_even_sum[21].CLK
CLOCK_50_I => G_even_sum[22].CLK
CLOCK_50_I => G_even_sum[23].CLK
CLOCK_50_I => G_even_sum[24].CLK
CLOCK_50_I => G_even_sum[25].CLK
CLOCK_50_I => G_even_sum[26].CLK
CLOCK_50_I => G_even_sum[27].CLK
CLOCK_50_I => G_even_sum[28].CLK
CLOCK_50_I => G_even_sum[29].CLK
CLOCK_50_I => G_even_sum[30].CLK
CLOCK_50_I => G_even_sum[31].CLK
CLOCK_50_I => R_even_sum[0].CLK
CLOCK_50_I => R_even_sum[1].CLK
CLOCK_50_I => R_even_sum[2].CLK
CLOCK_50_I => R_even_sum[3].CLK
CLOCK_50_I => R_even_sum[4].CLK
CLOCK_50_I => R_even_sum[5].CLK
CLOCK_50_I => R_even_sum[6].CLK
CLOCK_50_I => R_even_sum[7].CLK
CLOCK_50_I => R_even_sum[8].CLK
CLOCK_50_I => R_even_sum[9].CLK
CLOCK_50_I => R_even_sum[10].CLK
CLOCK_50_I => R_even_sum[11].CLK
CLOCK_50_I => R_even_sum[12].CLK
CLOCK_50_I => R_even_sum[13].CLK
CLOCK_50_I => R_even_sum[14].CLK
CLOCK_50_I => R_even_sum[15].CLK
CLOCK_50_I => R_even_sum[16].CLK
CLOCK_50_I => R_even_sum[17].CLK
CLOCK_50_I => R_even_sum[18].CLK
CLOCK_50_I => R_even_sum[19].CLK
CLOCK_50_I => R_even_sum[20].CLK
CLOCK_50_I => R_even_sum[21].CLK
CLOCK_50_I => R_even_sum[22].CLK
CLOCK_50_I => R_even_sum[23].CLK
CLOCK_50_I => R_even_sum[24].CLK
CLOCK_50_I => R_even_sum[25].CLK
CLOCK_50_I => R_even_sum[26].CLK
CLOCK_50_I => R_even_sum[27].CLK
CLOCK_50_I => R_even_sum[28].CLK
CLOCK_50_I => R_even_sum[29].CLK
CLOCK_50_I => R_even_sum[30].CLK
CLOCK_50_I => R_even_sum[31].CLK
CLOCK_50_I => Mult4_op_1[0].CLK
CLOCK_50_I => Mult4_op_1[1].CLK
CLOCK_50_I => Mult4_op_1[2].CLK
CLOCK_50_I => Mult4_op_1[3].CLK
CLOCK_50_I => Mult4_op_1[4].CLK
CLOCK_50_I => Mult4_op_1[5].CLK
CLOCK_50_I => Mult4_op_1[6].CLK
CLOCK_50_I => Mult4_op_1[7].CLK
CLOCK_50_I => Mult4_op_1[8].CLK
CLOCK_50_I => Mult4_op_1[9].CLK
CLOCK_50_I => Mult4_op_1[10].CLK
CLOCK_50_I => Mult4_op_1[11].CLK
CLOCK_50_I => Mult4_op_1[12].CLK
CLOCK_50_I => Mult4_op_1[13].CLK
CLOCK_50_I => Mult4_op_1[14].CLK
CLOCK_50_I => Mult4_op_1[15].CLK
CLOCK_50_I => Mult4_op_1[16].CLK
CLOCK_50_I => Mult4_op_1[17].CLK
CLOCK_50_I => Mult4_op_1[18].CLK
CLOCK_50_I => Mult4_op_1[19].CLK
CLOCK_50_I => Mult4_op_1[20].CLK
CLOCK_50_I => Mult4_op_1[21].CLK
CLOCK_50_I => Mult4_op_1[22].CLK
CLOCK_50_I => Mult4_op_1[23].CLK
CLOCK_50_I => Mult4_op_1[24].CLK
CLOCK_50_I => Mult4_op_1[25].CLK
CLOCK_50_I => Mult4_op_1[26].CLK
CLOCK_50_I => Mult4_op_1[27].CLK
CLOCK_50_I => Mult4_op_1[28].CLK
CLOCK_50_I => Mult4_op_1[29].CLK
CLOCK_50_I => Mult4_op_1[30].CLK
CLOCK_50_I => Mult4_op_1[31].CLK
CLOCK_50_I => Mult4_op_2[0].CLK
CLOCK_50_I => Mult4_op_2[1].CLK
CLOCK_50_I => Mult4_op_2[2].CLK
CLOCK_50_I => Mult4_op_2[3].CLK
CLOCK_50_I => Mult4_op_2[4].CLK
CLOCK_50_I => Mult4_op_2[5].CLK
CLOCK_50_I => Mult4_op_2[6].CLK
CLOCK_50_I => Mult4_op_2[7].CLK
CLOCK_50_I => Mult4_op_2[8].CLK
CLOCK_50_I => Mult4_op_2[9].CLK
CLOCK_50_I => Mult4_op_2[10].CLK
CLOCK_50_I => Mult4_op_2[11].CLK
CLOCK_50_I => Mult4_op_2[12].CLK
CLOCK_50_I => Mult4_op_2[13].CLK
CLOCK_50_I => Mult4_op_2[14].CLK
CLOCK_50_I => Mult4_op_2[15].CLK
CLOCK_50_I => Mult4_op_2[16].CLK
CLOCK_50_I => Mult4_op_2[17].CLK
CLOCK_50_I => Mult4_op_2[18].CLK
CLOCK_50_I => Mult4_op_2[19].CLK
CLOCK_50_I => Mult4_op_2[20].CLK
CLOCK_50_I => Mult4_op_2[21].CLK
CLOCK_50_I => Mult4_op_2[22].CLK
CLOCK_50_I => Mult4_op_2[23].CLK
CLOCK_50_I => Mult4_op_2[24].CLK
CLOCK_50_I => Mult4_op_2[25].CLK
CLOCK_50_I => Mult4_op_2[26].CLK
CLOCK_50_I => Mult4_op_2[27].CLK
CLOCK_50_I => Mult4_op_2[28].CLK
CLOCK_50_I => Mult4_op_2[29].CLK
CLOCK_50_I => Mult4_op_2[30].CLK
CLOCK_50_I => Mult4_op_2[31].CLK
CLOCK_50_I => V_odd_sum[0].CLK
CLOCK_50_I => V_odd_sum[1].CLK
CLOCK_50_I => V_odd_sum[2].CLK
CLOCK_50_I => V_odd_sum[3].CLK
CLOCK_50_I => V_odd_sum[4].CLK
CLOCK_50_I => V_odd_sum[5].CLK
CLOCK_50_I => V_odd_sum[6].CLK
CLOCK_50_I => V_odd_sum[7].CLK
CLOCK_50_I => V_odd_sum[8].CLK
CLOCK_50_I => V_odd_sum[9].CLK
CLOCK_50_I => V_odd_sum[10].CLK
CLOCK_50_I => V_odd_sum[11].CLK
CLOCK_50_I => V_odd_sum[12].CLK
CLOCK_50_I => V_odd_sum[13].CLK
CLOCK_50_I => V_odd_sum[14].CLK
CLOCK_50_I => V_odd_sum[15].CLK
CLOCK_50_I => V_odd_sum[16].CLK
CLOCK_50_I => V_odd_sum[17].CLK
CLOCK_50_I => V_odd_sum[18].CLK
CLOCK_50_I => V_odd_sum[19].CLK
CLOCK_50_I => V_odd_sum[20].CLK
CLOCK_50_I => V_odd_sum[21].CLK
CLOCK_50_I => V_odd_sum[22].CLK
CLOCK_50_I => V_odd_sum[23].CLK
CLOCK_50_I => V_odd_sum[24].CLK
CLOCK_50_I => V_odd_sum[25].CLK
CLOCK_50_I => V_odd_sum[26].CLK
CLOCK_50_I => V_odd_sum[27].CLK
CLOCK_50_I => V_odd_sum[28].CLK
CLOCK_50_I => V_odd_sum[29].CLK
CLOCK_50_I => V_odd_sum[30].CLK
CLOCK_50_I => V_odd_sum[31].CLK
CLOCK_50_I => Mult2_op_1[0].CLK
CLOCK_50_I => Mult2_op_1[1].CLK
CLOCK_50_I => Mult2_op_1[2].CLK
CLOCK_50_I => Mult2_op_1[3].CLK
CLOCK_50_I => Mult2_op_1[4].CLK
CLOCK_50_I => Mult2_op_1[5].CLK
CLOCK_50_I => Mult2_op_1[6].CLK
CLOCK_50_I => Mult2_op_1[7].CLK
CLOCK_50_I => Mult2_op_1[8].CLK
CLOCK_50_I => Mult2_op_1[9].CLK
CLOCK_50_I => Mult2_op_1[10].CLK
CLOCK_50_I => Mult2_op_1[11].CLK
CLOCK_50_I => Mult2_op_1[12].CLK
CLOCK_50_I => Mult2_op_1[13].CLK
CLOCK_50_I => Mult2_op_1[14].CLK
CLOCK_50_I => Mult2_op_1[15].CLK
CLOCK_50_I => Mult2_op_1[16].CLK
CLOCK_50_I => Mult2_op_1[17].CLK
CLOCK_50_I => Mult2_op_1[18].CLK
CLOCK_50_I => Mult2_op_1[19].CLK
CLOCK_50_I => Mult2_op_1[20].CLK
CLOCK_50_I => Mult2_op_1[21].CLK
CLOCK_50_I => Mult2_op_1[22].CLK
CLOCK_50_I => Mult2_op_1[23].CLK
CLOCK_50_I => Mult2_op_1[24].CLK
CLOCK_50_I => Mult2_op_1[25].CLK
CLOCK_50_I => Mult2_op_1[26].CLK
CLOCK_50_I => Mult2_op_1[27].CLK
CLOCK_50_I => Mult2_op_1[28].CLK
CLOCK_50_I => Mult2_op_1[29].CLK
CLOCK_50_I => Mult2_op_1[30].CLK
CLOCK_50_I => Mult2_op_1[31].CLK
CLOCK_50_I => Mult2_op_2[0].CLK
CLOCK_50_I => Mult2_op_2[1].CLK
CLOCK_50_I => Mult2_op_2[2].CLK
CLOCK_50_I => Mult2_op_2[3].CLK
CLOCK_50_I => Mult2_op_2[4].CLK
CLOCK_50_I => Mult2_op_2[5].CLK
CLOCK_50_I => Mult2_op_2[6].CLK
CLOCK_50_I => Mult2_op_2[7].CLK
CLOCK_50_I => Mult2_op_2[8].CLK
CLOCK_50_I => Mult2_op_2[9].CLK
CLOCK_50_I => Mult2_op_2[10].CLK
CLOCK_50_I => Mult2_op_2[11].CLK
CLOCK_50_I => Mult2_op_2[12].CLK
CLOCK_50_I => Mult2_op_2[13].CLK
CLOCK_50_I => Mult2_op_2[14].CLK
CLOCK_50_I => Mult2_op_2[15].CLK
CLOCK_50_I => Mult2_op_2[16].CLK
CLOCK_50_I => Mult2_op_2[17].CLK
CLOCK_50_I => Mult2_op_2[18].CLK
CLOCK_50_I => Mult2_op_2[19].CLK
CLOCK_50_I => Mult2_op_2[20].CLK
CLOCK_50_I => Mult2_op_2[21].CLK
CLOCK_50_I => Mult2_op_2[22].CLK
CLOCK_50_I => Mult2_op_2[23].CLK
CLOCK_50_I => Mult2_op_2[24].CLK
CLOCK_50_I => Mult2_op_2[25].CLK
CLOCK_50_I => Mult2_op_2[26].CLK
CLOCK_50_I => Mult2_op_2[27].CLK
CLOCK_50_I => Mult2_op_2[28].CLK
CLOCK_50_I => Mult2_op_2[29].CLK
CLOCK_50_I => Mult2_op_2[30].CLK
CLOCK_50_I => Mult2_op_2[31].CLK
CLOCK_50_I => U_odd_sum[0].CLK
CLOCK_50_I => U_odd_sum[1].CLK
CLOCK_50_I => U_odd_sum[2].CLK
CLOCK_50_I => U_odd_sum[3].CLK
CLOCK_50_I => U_odd_sum[4].CLK
CLOCK_50_I => U_odd_sum[5].CLK
CLOCK_50_I => U_odd_sum[6].CLK
CLOCK_50_I => U_odd_sum[7].CLK
CLOCK_50_I => U_odd_sum[8].CLK
CLOCK_50_I => U_odd_sum[9].CLK
CLOCK_50_I => U_odd_sum[10].CLK
CLOCK_50_I => U_odd_sum[11].CLK
CLOCK_50_I => U_odd_sum[12].CLK
CLOCK_50_I => U_odd_sum[13].CLK
CLOCK_50_I => U_odd_sum[14].CLK
CLOCK_50_I => U_odd_sum[15].CLK
CLOCK_50_I => U_odd_sum[16].CLK
CLOCK_50_I => U_odd_sum[17].CLK
CLOCK_50_I => U_odd_sum[18].CLK
CLOCK_50_I => U_odd_sum[19].CLK
CLOCK_50_I => U_odd_sum[20].CLK
CLOCK_50_I => U_odd_sum[21].CLK
CLOCK_50_I => U_odd_sum[22].CLK
CLOCK_50_I => U_odd_sum[23].CLK
CLOCK_50_I => U_odd_sum[24].CLK
CLOCK_50_I => U_odd_sum[25].CLK
CLOCK_50_I => U_odd_sum[26].CLK
CLOCK_50_I => U_odd_sum[27].CLK
CLOCK_50_I => U_odd_sum[28].CLK
CLOCK_50_I => U_odd_sum[29].CLK
CLOCK_50_I => U_odd_sum[30].CLK
CLOCK_50_I => U_odd_sum[31].CLK
CLOCK_50_I => Mult1_op_1[0].CLK
CLOCK_50_I => Mult1_op_1[1].CLK
CLOCK_50_I => Mult1_op_1[2].CLK
CLOCK_50_I => Mult1_op_1[3].CLK
CLOCK_50_I => Mult1_op_1[4].CLK
CLOCK_50_I => Mult1_op_1[5].CLK
CLOCK_50_I => Mult1_op_1[6].CLK
CLOCK_50_I => Mult1_op_1[7].CLK
CLOCK_50_I => Mult1_op_1[8].CLK
CLOCK_50_I => Mult1_op_1[9].CLK
CLOCK_50_I => Mult1_op_1[10].CLK
CLOCK_50_I => Mult1_op_1[11].CLK
CLOCK_50_I => Mult1_op_1[12].CLK
CLOCK_50_I => Mult1_op_1[13].CLK
CLOCK_50_I => Mult1_op_1[14].CLK
CLOCK_50_I => Mult1_op_1[15].CLK
CLOCK_50_I => Mult1_op_1[16].CLK
CLOCK_50_I => Mult1_op_1[17].CLK
CLOCK_50_I => Mult1_op_1[18].CLK
CLOCK_50_I => Mult1_op_1[19].CLK
CLOCK_50_I => Mult1_op_1[20].CLK
CLOCK_50_I => Mult1_op_1[21].CLK
CLOCK_50_I => Mult1_op_1[22].CLK
CLOCK_50_I => Mult1_op_1[23].CLK
CLOCK_50_I => Mult1_op_1[24].CLK
CLOCK_50_I => Mult1_op_1[25].CLK
CLOCK_50_I => Mult1_op_1[26].CLK
CLOCK_50_I => Mult1_op_1[27].CLK
CLOCK_50_I => Mult1_op_1[28].CLK
CLOCK_50_I => Mult1_op_1[29].CLK
CLOCK_50_I => Mult1_op_1[30].CLK
CLOCK_50_I => Mult1_op_1[31].CLK
CLOCK_50_I => Mult1_op_2[0].CLK
CLOCK_50_I => Mult1_op_2[1].CLK
CLOCK_50_I => Mult1_op_2[2].CLK
CLOCK_50_I => Mult1_op_2[3].CLK
CLOCK_50_I => Mult1_op_2[4].CLK
CLOCK_50_I => Mult1_op_2[5].CLK
CLOCK_50_I => Mult1_op_2[6].CLK
CLOCK_50_I => Mult1_op_2[7].CLK
CLOCK_50_I => Mult1_op_2[8].CLK
CLOCK_50_I => Mult1_op_2[9].CLK
CLOCK_50_I => Mult1_op_2[10].CLK
CLOCK_50_I => Mult1_op_2[11].CLK
CLOCK_50_I => Mult1_op_2[12].CLK
CLOCK_50_I => Mult1_op_2[13].CLK
CLOCK_50_I => Mult1_op_2[14].CLK
CLOCK_50_I => Mult1_op_2[15].CLK
CLOCK_50_I => Mult1_op_2[16].CLK
CLOCK_50_I => Mult1_op_2[17].CLK
CLOCK_50_I => Mult1_op_2[18].CLK
CLOCK_50_I => Mult1_op_2[19].CLK
CLOCK_50_I => Mult1_op_2[20].CLK
CLOCK_50_I => Mult1_op_2[21].CLK
CLOCK_50_I => Mult1_op_2[22].CLK
CLOCK_50_I => Mult1_op_2[23].CLK
CLOCK_50_I => Mult1_op_2[24].CLK
CLOCK_50_I => Mult1_op_2[25].CLK
CLOCK_50_I => Mult1_op_2[26].CLK
CLOCK_50_I => Mult1_op_2[27].CLK
CLOCK_50_I => Mult1_op_2[28].CLK
CLOCK_50_I => Mult1_op_2[29].CLK
CLOCK_50_I => Mult1_op_2[30].CLK
CLOCK_50_I => Mult1_op_2[31].CLK
CLOCK_50_I => M1_SRAM_address[0]~reg0.CLK
CLOCK_50_I => M1_SRAM_address[1]~reg0.CLK
CLOCK_50_I => M1_SRAM_address[2]~reg0.CLK
CLOCK_50_I => M1_SRAM_address[3]~reg0.CLK
CLOCK_50_I => M1_SRAM_address[4]~reg0.CLK
CLOCK_50_I => M1_SRAM_address[5]~reg0.CLK
CLOCK_50_I => M1_SRAM_address[6]~reg0.CLK
CLOCK_50_I => M1_SRAM_address[7]~reg0.CLK
CLOCK_50_I => M1_SRAM_address[8]~reg0.CLK
CLOCK_50_I => M1_SRAM_address[9]~reg0.CLK
CLOCK_50_I => M1_SRAM_address[10]~reg0.CLK
CLOCK_50_I => M1_SRAM_address[11]~reg0.CLK
CLOCK_50_I => M1_SRAM_address[12]~reg0.CLK
CLOCK_50_I => M1_SRAM_address[13]~reg0.CLK
CLOCK_50_I => M1_SRAM_address[14]~reg0.CLK
CLOCK_50_I => M1_SRAM_address[15]~reg0.CLK
CLOCK_50_I => M1_SRAM_address[16]~reg0.CLK
CLOCK_50_I => M1_SRAM_address[17]~reg0.CLK
CLOCK_50_I => COL_counter[0].CLK
CLOCK_50_I => COL_counter[1].CLK
CLOCK_50_I => COL_counter[2].CLK
CLOCK_50_I => COL_counter[3].CLK
CLOCK_50_I => COL_counter[4].CLK
CLOCK_50_I => COL_counter[5].CLK
CLOCK_50_I => COL_counter[6].CLK
CLOCK_50_I => COL_counter[7].CLK
CLOCK_50_I => COL_counter[8].CLK
CLOCK_50_I => ROW_counter[0].CLK
CLOCK_50_I => ROW_counter[1].CLK
CLOCK_50_I => ROW_counter[2].CLK
CLOCK_50_I => ROW_counter[3].CLK
CLOCK_50_I => ROW_counter[4].CLK
CLOCK_50_I => ROW_counter[5].CLK
CLOCK_50_I => ROW_counter[6].CLK
CLOCK_50_I => ROW_counter[7].CLK
CLOCK_50_I => B_odd[0][0].CLK
CLOCK_50_I => B_odd[0][1].CLK
CLOCK_50_I => B_odd[0][2].CLK
CLOCK_50_I => B_odd[0][3].CLK
CLOCK_50_I => B_odd[0][4].CLK
CLOCK_50_I => B_odd[0][5].CLK
CLOCK_50_I => B_odd[0][6].CLK
CLOCK_50_I => B_odd[0][7].CLK
CLOCK_50_I => B_odd[1][0].CLK
CLOCK_50_I => B_odd[1][1].CLK
CLOCK_50_I => B_odd[1][2].CLK
CLOCK_50_I => B_odd[1][3].CLK
CLOCK_50_I => B_odd[1][4].CLK
CLOCK_50_I => B_odd[1][5].CLK
CLOCK_50_I => B_odd[1][6].CLK
CLOCK_50_I => B_odd[1][7].CLK
CLOCK_50_I => G_odd[0][0].CLK
CLOCK_50_I => G_odd[0][1].CLK
CLOCK_50_I => G_odd[0][2].CLK
CLOCK_50_I => G_odd[0][3].CLK
CLOCK_50_I => G_odd[0][4].CLK
CLOCK_50_I => G_odd[0][5].CLK
CLOCK_50_I => G_odd[0][6].CLK
CLOCK_50_I => G_odd[0][7].CLK
CLOCK_50_I => G_odd[1][0].CLK
CLOCK_50_I => G_odd[1][1].CLK
CLOCK_50_I => G_odd[1][2].CLK
CLOCK_50_I => G_odd[1][3].CLK
CLOCK_50_I => G_odd[1][4].CLK
CLOCK_50_I => G_odd[1][5].CLK
CLOCK_50_I => G_odd[1][6].CLK
CLOCK_50_I => G_odd[1][7].CLK
CLOCK_50_I => R_odd[1][0].CLK
CLOCK_50_I => R_odd[1][1].CLK
CLOCK_50_I => R_odd[1][2].CLK
CLOCK_50_I => R_odd[1][3].CLK
CLOCK_50_I => R_odd[1][4].CLK
CLOCK_50_I => R_odd[1][5].CLK
CLOCK_50_I => R_odd[1][6].CLK
CLOCK_50_I => R_odd[1][7].CLK
CLOCK_50_I => B_even[0][0].CLK
CLOCK_50_I => B_even[0][1].CLK
CLOCK_50_I => B_even[0][2].CLK
CLOCK_50_I => B_even[0][3].CLK
CLOCK_50_I => B_even[0][4].CLK
CLOCK_50_I => B_even[0][5].CLK
CLOCK_50_I => B_even[0][6].CLK
CLOCK_50_I => B_even[0][7].CLK
CLOCK_50_I => B_even[1][0].CLK
CLOCK_50_I => B_even[1][1].CLK
CLOCK_50_I => B_even[1][2].CLK
CLOCK_50_I => B_even[1][3].CLK
CLOCK_50_I => B_even[1][4].CLK
CLOCK_50_I => B_even[1][5].CLK
CLOCK_50_I => B_even[1][6].CLK
CLOCK_50_I => B_even[1][7].CLK
CLOCK_50_I => G_even[0][0].CLK
CLOCK_50_I => G_even[0][1].CLK
CLOCK_50_I => G_even[0][2].CLK
CLOCK_50_I => G_even[0][3].CLK
CLOCK_50_I => G_even[0][4].CLK
CLOCK_50_I => G_even[0][5].CLK
CLOCK_50_I => G_even[0][6].CLK
CLOCK_50_I => G_even[0][7].CLK
CLOCK_50_I => G_even[1][0].CLK
CLOCK_50_I => G_even[1][1].CLK
CLOCK_50_I => G_even[1][2].CLK
CLOCK_50_I => G_even[1][3].CLK
CLOCK_50_I => G_even[1][4].CLK
CLOCK_50_I => G_even[1][5].CLK
CLOCK_50_I => G_even[1][6].CLK
CLOCK_50_I => G_even[1][7].CLK
CLOCK_50_I => R_even[0][0].CLK
CLOCK_50_I => R_even[0][1].CLK
CLOCK_50_I => R_even[0][2].CLK
CLOCK_50_I => R_even[0][3].CLK
CLOCK_50_I => R_even[0][4].CLK
CLOCK_50_I => R_even[0][5].CLK
CLOCK_50_I => R_even[0][6].CLK
CLOCK_50_I => R_even[0][7].CLK
CLOCK_50_I => R_even[1][0].CLK
CLOCK_50_I => R_even[1][1].CLK
CLOCK_50_I => R_even[1][2].CLK
CLOCK_50_I => R_even[1][3].CLK
CLOCK_50_I => R_even[1][4].CLK
CLOCK_50_I => R_even[1][5].CLK
CLOCK_50_I => R_even[1][6].CLK
CLOCK_50_I => R_even[1][7].CLK
CLOCK_50_I => V_odd[0].CLK
CLOCK_50_I => V_odd[1].CLK
CLOCK_50_I => V_odd[2].CLK
CLOCK_50_I => V_odd[3].CLK
CLOCK_50_I => V_odd[4].CLK
CLOCK_50_I => V_odd[5].CLK
CLOCK_50_I => V_odd[6].CLK
CLOCK_50_I => V_odd[7].CLK
CLOCK_50_I => U_odd[0].CLK
CLOCK_50_I => U_odd[1].CLK
CLOCK_50_I => U_odd[2].CLK
CLOCK_50_I => U_odd[3].CLK
CLOCK_50_I => U_odd[4].CLK
CLOCK_50_I => U_odd[5].CLK
CLOCK_50_I => U_odd[6].CLK
CLOCK_50_I => U_odd[7].CLK
CLOCK_50_I => V_even[0][0].CLK
CLOCK_50_I => V_even[0][1].CLK
CLOCK_50_I => V_even[0][2].CLK
CLOCK_50_I => V_even[0][3].CLK
CLOCK_50_I => V_even[0][4].CLK
CLOCK_50_I => V_even[0][5].CLK
CLOCK_50_I => V_even[0][6].CLK
CLOCK_50_I => V_even[0][7].CLK
CLOCK_50_I => V_even[0][8].CLK
CLOCK_50_I => V_even[0][9].CLK
CLOCK_50_I => V_even[0][10].CLK
CLOCK_50_I => V_even[0][11].CLK
CLOCK_50_I => V_even[0][12].CLK
CLOCK_50_I => V_even[0][13].CLK
CLOCK_50_I => V_even[0][14].CLK
CLOCK_50_I => V_even[0][15].CLK
CLOCK_50_I => V_even[1][0].CLK
CLOCK_50_I => V_even[1][1].CLK
CLOCK_50_I => V_even[1][2].CLK
CLOCK_50_I => V_even[1][3].CLK
CLOCK_50_I => V_even[1][4].CLK
CLOCK_50_I => V_even[1][5].CLK
CLOCK_50_I => V_even[1][6].CLK
CLOCK_50_I => V_even[1][7].CLK
CLOCK_50_I => V_even[1][8].CLK
CLOCK_50_I => V_even[1][9].CLK
CLOCK_50_I => V_even[1][10].CLK
CLOCK_50_I => V_even[1][11].CLK
CLOCK_50_I => V_even[1][12].CLK
CLOCK_50_I => V_even[1][13].CLK
CLOCK_50_I => V_even[1][14].CLK
CLOCK_50_I => V_even[1][15].CLK
CLOCK_50_I => V_even[2][0].CLK
CLOCK_50_I => V_even[2][1].CLK
CLOCK_50_I => V_even[2][2].CLK
CLOCK_50_I => V_even[2][3].CLK
CLOCK_50_I => V_even[2][4].CLK
CLOCK_50_I => V_even[2][5].CLK
CLOCK_50_I => V_even[2][6].CLK
CLOCK_50_I => V_even[2][7].CLK
CLOCK_50_I => V_even[2][8].CLK
CLOCK_50_I => V_even[2][9].CLK
CLOCK_50_I => V_even[2][10].CLK
CLOCK_50_I => V_even[2][11].CLK
CLOCK_50_I => V_even[2][12].CLK
CLOCK_50_I => V_even[2][13].CLK
CLOCK_50_I => V_even[2][14].CLK
CLOCK_50_I => V_even[2][15].CLK
CLOCK_50_I => U_even[0][0].CLK
CLOCK_50_I => U_even[0][1].CLK
CLOCK_50_I => U_even[0][2].CLK
CLOCK_50_I => U_even[0][3].CLK
CLOCK_50_I => U_even[0][4].CLK
CLOCK_50_I => U_even[0][5].CLK
CLOCK_50_I => U_even[0][6].CLK
CLOCK_50_I => U_even[0][7].CLK
CLOCK_50_I => U_even[0][8].CLK
CLOCK_50_I => U_even[0][9].CLK
CLOCK_50_I => U_even[0][10].CLK
CLOCK_50_I => U_even[0][11].CLK
CLOCK_50_I => U_even[0][12].CLK
CLOCK_50_I => U_even[0][13].CLK
CLOCK_50_I => U_even[0][14].CLK
CLOCK_50_I => U_even[0][15].CLK
CLOCK_50_I => U_even[1][0].CLK
CLOCK_50_I => U_even[1][1].CLK
CLOCK_50_I => U_even[1][2].CLK
CLOCK_50_I => U_even[1][3].CLK
CLOCK_50_I => U_even[1][4].CLK
CLOCK_50_I => U_even[1][5].CLK
CLOCK_50_I => U_even[1][6].CLK
CLOCK_50_I => U_even[1][7].CLK
CLOCK_50_I => U_even[1][8].CLK
CLOCK_50_I => U_even[1][9].CLK
CLOCK_50_I => U_even[1][10].CLK
CLOCK_50_I => U_even[1][11].CLK
CLOCK_50_I => U_even[1][12].CLK
CLOCK_50_I => U_even[1][13].CLK
CLOCK_50_I => U_even[1][14].CLK
CLOCK_50_I => U_even[1][15].CLK
CLOCK_50_I => U_even[2][0].CLK
CLOCK_50_I => U_even[2][1].CLK
CLOCK_50_I => U_even[2][2].CLK
CLOCK_50_I => U_even[2][3].CLK
CLOCK_50_I => U_even[2][4].CLK
CLOCK_50_I => U_even[2][5].CLK
CLOCK_50_I => U_even[2][6].CLK
CLOCK_50_I => U_even[2][7].CLK
CLOCK_50_I => U_even[2][8].CLK
CLOCK_50_I => U_even[2][9].CLK
CLOCK_50_I => U_even[2][10].CLK
CLOCK_50_I => U_even[2][11].CLK
CLOCK_50_I => U_even[2][12].CLK
CLOCK_50_I => U_even[2][13].CLK
CLOCK_50_I => U_even[2][14].CLK
CLOCK_50_I => U_even[2][15].CLK
CLOCK_50_I => Y_buff[0][0].CLK
CLOCK_50_I => Y_buff[0][1].CLK
CLOCK_50_I => Y_buff[0][2].CLK
CLOCK_50_I => Y_buff[0][3].CLK
CLOCK_50_I => Y_buff[0][4].CLK
CLOCK_50_I => Y_buff[0][5].CLK
CLOCK_50_I => Y_buff[0][6].CLK
CLOCK_50_I => Y_buff[0][7].CLK
CLOCK_50_I => Y_buff[1][0].CLK
CLOCK_50_I => Y_buff[1][1].CLK
CLOCK_50_I => Y_buff[1][2].CLK
CLOCK_50_I => Y_buff[1][3].CLK
CLOCK_50_I => Y_buff[1][4].CLK
CLOCK_50_I => Y_buff[1][5].CLK
CLOCK_50_I => Y_buff[1][6].CLK
CLOCK_50_I => Y_buff[1][7].CLK
CLOCK_50_I => Y_buff[1][8].CLK
CLOCK_50_I => Y_buff[1][9].CLK
CLOCK_50_I => Y_buff[1][10].CLK
CLOCK_50_I => Y_buff[1][11].CLK
CLOCK_50_I => Y_buff[1][12].CLK
CLOCK_50_I => Y_buff[1][13].CLK
CLOCK_50_I => Y_buff[1][14].CLK
CLOCK_50_I => Y_buff[1][15].CLK
CLOCK_50_I => Y_buff[2][0].CLK
CLOCK_50_I => Y_buff[2][1].CLK
CLOCK_50_I => Y_buff[2][2].CLK
CLOCK_50_I => Y_buff[2][3].CLK
CLOCK_50_I => Y_buff[2][4].CLK
CLOCK_50_I => Y_buff[2][5].CLK
CLOCK_50_I => Y_buff[2][6].CLK
CLOCK_50_I => Y_buff[2][7].CLK
CLOCK_50_I => Y_buff[2][8].CLK
CLOCK_50_I => Y_buff[2][9].CLK
CLOCK_50_I => Y_buff[2][10].CLK
CLOCK_50_I => Y_buff[2][11].CLK
CLOCK_50_I => Y_buff[2][12].CLK
CLOCK_50_I => Y_buff[2][13].CLK
CLOCK_50_I => Y_buff[2][14].CLK
CLOCK_50_I => Y_buff[2][15].CLK
CLOCK_50_I => Reg_V0[0].CLK
CLOCK_50_I => Reg_V0[1].CLK
CLOCK_50_I => Reg_V0[2].CLK
CLOCK_50_I => Reg_V0[3].CLK
CLOCK_50_I => Reg_V0[4].CLK
CLOCK_50_I => Reg_V0[5].CLK
CLOCK_50_I => Reg_V0[6].CLK
CLOCK_50_I => Reg_V0[7].CLK
CLOCK_50_I => Reg_V0[8].CLK
CLOCK_50_I => Reg_V0[9].CLK
CLOCK_50_I => Reg_V0[10].CLK
CLOCK_50_I => Reg_V0[11].CLK
CLOCK_50_I => Reg_V0[12].CLK
CLOCK_50_I => Reg_V0[13].CLK
CLOCK_50_I => Reg_V0[14].CLK
CLOCK_50_I => Reg_V0[15].CLK
CLOCK_50_I => Reg_V1[0].CLK
CLOCK_50_I => Reg_V1[1].CLK
CLOCK_50_I => Reg_V1[2].CLK
CLOCK_50_I => Reg_V1[3].CLK
CLOCK_50_I => Reg_V1[4].CLK
CLOCK_50_I => Reg_V1[5].CLK
CLOCK_50_I => Reg_V1[6].CLK
CLOCK_50_I => Reg_V1[7].CLK
CLOCK_50_I => Reg_V1[8].CLK
CLOCK_50_I => Reg_V1[9].CLK
CLOCK_50_I => Reg_V1[10].CLK
CLOCK_50_I => Reg_V1[11].CLK
CLOCK_50_I => Reg_V1[12].CLK
CLOCK_50_I => Reg_V1[13].CLK
CLOCK_50_I => Reg_V1[14].CLK
CLOCK_50_I => Reg_V1[15].CLK
CLOCK_50_I => Reg_V2[0].CLK
CLOCK_50_I => Reg_V2[1].CLK
CLOCK_50_I => Reg_V2[2].CLK
CLOCK_50_I => Reg_V2[3].CLK
CLOCK_50_I => Reg_V2[4].CLK
CLOCK_50_I => Reg_V2[5].CLK
CLOCK_50_I => Reg_V2[6].CLK
CLOCK_50_I => Reg_V2[7].CLK
CLOCK_50_I => Reg_V2[8].CLK
CLOCK_50_I => Reg_V2[9].CLK
CLOCK_50_I => Reg_V2[10].CLK
CLOCK_50_I => Reg_V2[11].CLK
CLOCK_50_I => Reg_V2[12].CLK
CLOCK_50_I => Reg_V2[13].CLK
CLOCK_50_I => Reg_V2[14].CLK
CLOCK_50_I => Reg_V2[15].CLK
CLOCK_50_I => Reg_V3[0].CLK
CLOCK_50_I => Reg_V3[1].CLK
CLOCK_50_I => Reg_V3[2].CLK
CLOCK_50_I => Reg_V3[3].CLK
CLOCK_50_I => Reg_V3[4].CLK
CLOCK_50_I => Reg_V3[5].CLK
CLOCK_50_I => Reg_V3[6].CLK
CLOCK_50_I => Reg_V3[7].CLK
CLOCK_50_I => Reg_V3[8].CLK
CLOCK_50_I => Reg_V3[9].CLK
CLOCK_50_I => Reg_V3[10].CLK
CLOCK_50_I => Reg_V3[11].CLK
CLOCK_50_I => Reg_V3[12].CLK
CLOCK_50_I => Reg_V3[13].CLK
CLOCK_50_I => Reg_V3[14].CLK
CLOCK_50_I => Reg_V3[15].CLK
CLOCK_50_I => Reg_V4[0].CLK
CLOCK_50_I => Reg_V4[1].CLK
CLOCK_50_I => Reg_V4[2].CLK
CLOCK_50_I => Reg_V4[3].CLK
CLOCK_50_I => Reg_V4[4].CLK
CLOCK_50_I => Reg_V4[5].CLK
CLOCK_50_I => Reg_V4[6].CLK
CLOCK_50_I => Reg_V4[7].CLK
CLOCK_50_I => Reg_V4[8].CLK
CLOCK_50_I => Reg_V4[9].CLK
CLOCK_50_I => Reg_V4[10].CLK
CLOCK_50_I => Reg_V4[11].CLK
CLOCK_50_I => Reg_V4[12].CLK
CLOCK_50_I => Reg_V4[13].CLK
CLOCK_50_I => Reg_V4[14].CLK
CLOCK_50_I => Reg_V4[15].CLK
CLOCK_50_I => Reg_V5[0].CLK
CLOCK_50_I => Reg_V5[1].CLK
CLOCK_50_I => Reg_V5[2].CLK
CLOCK_50_I => Reg_V5[3].CLK
CLOCK_50_I => Reg_V5[4].CLK
CLOCK_50_I => Reg_V5[5].CLK
CLOCK_50_I => Reg_V5[6].CLK
CLOCK_50_I => Reg_V5[7].CLK
CLOCK_50_I => Reg_V5[8].CLK
CLOCK_50_I => Reg_V5[9].CLK
CLOCK_50_I => Reg_V5[10].CLK
CLOCK_50_I => Reg_V5[11].CLK
CLOCK_50_I => Reg_V5[12].CLK
CLOCK_50_I => Reg_V5[13].CLK
CLOCK_50_I => Reg_V5[14].CLK
CLOCK_50_I => Reg_V5[15].CLK
CLOCK_50_I => Reg_U0[0].CLK
CLOCK_50_I => Reg_U0[1].CLK
CLOCK_50_I => Reg_U0[2].CLK
CLOCK_50_I => Reg_U0[3].CLK
CLOCK_50_I => Reg_U0[4].CLK
CLOCK_50_I => Reg_U0[5].CLK
CLOCK_50_I => Reg_U0[6].CLK
CLOCK_50_I => Reg_U0[7].CLK
CLOCK_50_I => Reg_U0[8].CLK
CLOCK_50_I => Reg_U0[9].CLK
CLOCK_50_I => Reg_U0[10].CLK
CLOCK_50_I => Reg_U0[11].CLK
CLOCK_50_I => Reg_U0[12].CLK
CLOCK_50_I => Reg_U0[13].CLK
CLOCK_50_I => Reg_U0[14].CLK
CLOCK_50_I => Reg_U0[15].CLK
CLOCK_50_I => Reg_U1[0].CLK
CLOCK_50_I => Reg_U1[1].CLK
CLOCK_50_I => Reg_U1[2].CLK
CLOCK_50_I => Reg_U1[3].CLK
CLOCK_50_I => Reg_U1[4].CLK
CLOCK_50_I => Reg_U1[5].CLK
CLOCK_50_I => Reg_U1[6].CLK
CLOCK_50_I => Reg_U1[7].CLK
CLOCK_50_I => Reg_U1[8].CLK
CLOCK_50_I => Reg_U1[9].CLK
CLOCK_50_I => Reg_U1[10].CLK
CLOCK_50_I => Reg_U1[11].CLK
CLOCK_50_I => Reg_U1[12].CLK
CLOCK_50_I => Reg_U1[13].CLK
CLOCK_50_I => Reg_U1[14].CLK
CLOCK_50_I => Reg_U1[15].CLK
CLOCK_50_I => Reg_U2[0].CLK
CLOCK_50_I => Reg_U2[1].CLK
CLOCK_50_I => Reg_U2[2].CLK
CLOCK_50_I => Reg_U2[3].CLK
CLOCK_50_I => Reg_U2[4].CLK
CLOCK_50_I => Reg_U2[5].CLK
CLOCK_50_I => Reg_U2[6].CLK
CLOCK_50_I => Reg_U2[7].CLK
CLOCK_50_I => Reg_U2[8].CLK
CLOCK_50_I => Reg_U2[9].CLK
CLOCK_50_I => Reg_U2[10].CLK
CLOCK_50_I => Reg_U2[11].CLK
CLOCK_50_I => Reg_U2[12].CLK
CLOCK_50_I => Reg_U2[13].CLK
CLOCK_50_I => Reg_U2[14].CLK
CLOCK_50_I => Reg_U2[15].CLK
CLOCK_50_I => Reg_U3[0].CLK
CLOCK_50_I => Reg_U3[1].CLK
CLOCK_50_I => Reg_U3[2].CLK
CLOCK_50_I => Reg_U3[3].CLK
CLOCK_50_I => Reg_U3[4].CLK
CLOCK_50_I => Reg_U3[5].CLK
CLOCK_50_I => Reg_U3[6].CLK
CLOCK_50_I => Reg_U3[7].CLK
CLOCK_50_I => Reg_U3[8].CLK
CLOCK_50_I => Reg_U3[9].CLK
CLOCK_50_I => Reg_U3[10].CLK
CLOCK_50_I => Reg_U3[11].CLK
CLOCK_50_I => Reg_U3[12].CLK
CLOCK_50_I => Reg_U3[13].CLK
CLOCK_50_I => Reg_U3[14].CLK
CLOCK_50_I => Reg_U3[15].CLK
CLOCK_50_I => Reg_U4[0].CLK
CLOCK_50_I => Reg_U4[1].CLK
CLOCK_50_I => Reg_U4[2].CLK
CLOCK_50_I => Reg_U4[3].CLK
CLOCK_50_I => Reg_U4[4].CLK
CLOCK_50_I => Reg_U4[5].CLK
CLOCK_50_I => Reg_U4[6].CLK
CLOCK_50_I => Reg_U4[7].CLK
CLOCK_50_I => Reg_U4[8].CLK
CLOCK_50_I => Reg_U4[9].CLK
CLOCK_50_I => Reg_U4[10].CLK
CLOCK_50_I => Reg_U4[11].CLK
CLOCK_50_I => Reg_U4[12].CLK
CLOCK_50_I => Reg_U4[13].CLK
CLOCK_50_I => Reg_U4[14].CLK
CLOCK_50_I => Reg_U4[15].CLK
CLOCK_50_I => Reg_U5[0].CLK
CLOCK_50_I => Reg_U5[1].CLK
CLOCK_50_I => Reg_U5[2].CLK
CLOCK_50_I => Reg_U5[3].CLK
CLOCK_50_I => Reg_U5[4].CLK
CLOCK_50_I => Reg_U5[5].CLK
CLOCK_50_I => Reg_U5[6].CLK
CLOCK_50_I => Reg_U5[7].CLK
CLOCK_50_I => Reg_U5[8].CLK
CLOCK_50_I => Reg_U5[9].CLK
CLOCK_50_I => Reg_U5[10].CLK
CLOCK_50_I => Reg_U5[11].CLK
CLOCK_50_I => Reg_U5[12].CLK
CLOCK_50_I => Reg_U5[13].CLK
CLOCK_50_I => Reg_U5[14].CLK
CLOCK_50_I => Reg_U5[15].CLK
CLOCK_50_I => RGB_address[0].CLK
CLOCK_50_I => RGB_address[1].CLK
CLOCK_50_I => RGB_address[2].CLK
CLOCK_50_I => RGB_address[3].CLK
CLOCK_50_I => RGB_address[4].CLK
CLOCK_50_I => RGB_address[5].CLK
CLOCK_50_I => RGB_address[6].CLK
CLOCK_50_I => RGB_address[7].CLK
CLOCK_50_I => RGB_address[8].CLK
CLOCK_50_I => RGB_address[9].CLK
CLOCK_50_I => RGB_address[10].CLK
CLOCK_50_I => RGB_address[11].CLK
CLOCK_50_I => RGB_address[12].CLK
CLOCK_50_I => RGB_address[13].CLK
CLOCK_50_I => RGB_address[14].CLK
CLOCK_50_I => RGB_address[15].CLK
CLOCK_50_I => RGB_address[16].CLK
CLOCK_50_I => RGB_address[17].CLK
CLOCK_50_I => UV_address[0].CLK
CLOCK_50_I => UV_address[1].CLK
CLOCK_50_I => UV_address[2].CLK
CLOCK_50_I => UV_address[3].CLK
CLOCK_50_I => UV_address[4].CLK
CLOCK_50_I => UV_address[5].CLK
CLOCK_50_I => UV_address[6].CLK
CLOCK_50_I => UV_address[7].CLK
CLOCK_50_I => UV_address[8].CLK
CLOCK_50_I => UV_address[9].CLK
CLOCK_50_I => UV_address[10].CLK
CLOCK_50_I => UV_address[11].CLK
CLOCK_50_I => UV_address[12].CLK
CLOCK_50_I => UV_address[13].CLK
CLOCK_50_I => UV_address[14].CLK
CLOCK_50_I => UV_address[15].CLK
CLOCK_50_I => UV_address[16].CLK
CLOCK_50_I => UV_address[17].CLK
CLOCK_50_I => Y_address[0].CLK
CLOCK_50_I => Y_address[1].CLK
CLOCK_50_I => Y_address[2].CLK
CLOCK_50_I => Y_address[3].CLK
CLOCK_50_I => Y_address[4].CLK
CLOCK_50_I => Y_address[5].CLK
CLOCK_50_I => Y_address[6].CLK
CLOCK_50_I => Y_address[7].CLK
CLOCK_50_I => Y_address[8].CLK
CLOCK_50_I => Y_address[9].CLK
CLOCK_50_I => Y_address[10].CLK
CLOCK_50_I => Y_address[11].CLK
CLOCK_50_I => Y_address[12].CLK
CLOCK_50_I => Y_address[13].CLK
CLOCK_50_I => Y_address[14].CLK
CLOCK_50_I => Y_address[15].CLK
CLOCK_50_I => Y_address[16].CLK
CLOCK_50_I => Y_address[17].CLK
CLOCK_50_I => RGB_OFFSET[0].CLK
CLOCK_50_I => RGB_OFFSET[1].CLK
CLOCK_50_I => RGB_OFFSET[2].CLK
CLOCK_50_I => RGB_OFFSET[3].CLK
CLOCK_50_I => RGB_OFFSET[4].CLK
CLOCK_50_I => RGB_OFFSET[5].CLK
CLOCK_50_I => RGB_OFFSET[6].CLK
CLOCK_50_I => RGB_OFFSET[7].CLK
CLOCK_50_I => RGB_OFFSET[8].CLK
CLOCK_50_I => RGB_OFFSET[9].CLK
CLOCK_50_I => RGB_OFFSET[10].CLK
CLOCK_50_I => RGB_OFFSET[11].CLK
CLOCK_50_I => RGB_OFFSET[12].CLK
CLOCK_50_I => RGB_OFFSET[13].CLK
CLOCK_50_I => RGB_OFFSET[14].CLK
CLOCK_50_I => RGB_OFFSET[15].CLK
CLOCK_50_I => RGB_OFFSET[16].CLK
CLOCK_50_I => RGB_OFFSET[17].CLK
CLOCK_50_I => V_OFFSET[0].CLK
CLOCK_50_I => V_OFFSET[1].CLK
CLOCK_50_I => V_OFFSET[2].CLK
CLOCK_50_I => V_OFFSET[3].CLK
CLOCK_50_I => V_OFFSET[4].CLK
CLOCK_50_I => V_OFFSET[5].CLK
CLOCK_50_I => V_OFFSET[6].CLK
CLOCK_50_I => V_OFFSET[7].CLK
CLOCK_50_I => V_OFFSET[8].CLK
CLOCK_50_I => V_OFFSET[9].CLK
CLOCK_50_I => V_OFFSET[10].CLK
CLOCK_50_I => V_OFFSET[11].CLK
CLOCK_50_I => V_OFFSET[12].CLK
CLOCK_50_I => V_OFFSET[13].CLK
CLOCK_50_I => V_OFFSET[14].CLK
CLOCK_50_I => V_OFFSET[15].CLK
CLOCK_50_I => V_OFFSET[16].CLK
CLOCK_50_I => V_OFFSET[17].CLK
CLOCK_50_I => U_OFFSET[0].CLK
CLOCK_50_I => U_OFFSET[1].CLK
CLOCK_50_I => U_OFFSET[2].CLK
CLOCK_50_I => U_OFFSET[3].CLK
CLOCK_50_I => U_OFFSET[4].CLK
CLOCK_50_I => U_OFFSET[5].CLK
CLOCK_50_I => U_OFFSET[6].CLK
CLOCK_50_I => U_OFFSET[7].CLK
CLOCK_50_I => U_OFFSET[8].CLK
CLOCK_50_I => U_OFFSET[9].CLK
CLOCK_50_I => U_OFFSET[10].CLK
CLOCK_50_I => U_OFFSET[11].CLK
CLOCK_50_I => U_OFFSET[12].CLK
CLOCK_50_I => U_OFFSET[13].CLK
CLOCK_50_I => U_OFFSET[14].CLK
CLOCK_50_I => U_OFFSET[15].CLK
CLOCK_50_I => U_OFFSET[16].CLK
CLOCK_50_I => U_OFFSET[17].CLK
CLOCK_50_I => M1_SRAM_we_n~reg0.CLK
CLOCK_50_I => M1_end~reg0.CLK
CLOCK_50_I => M1_state~1.DATAIN
Resetn => COL_counter[0].ACLR
Resetn => COL_counter[1].ACLR
Resetn => COL_counter[2].ACLR
Resetn => COL_counter[3].ACLR
Resetn => COL_counter[4].ACLR
Resetn => COL_counter[5].ACLR
Resetn => COL_counter[6].ACLR
Resetn => COL_counter[7].ACLR
Resetn => COL_counter[8].ACLR
Resetn => ROW_counter[0].ACLR
Resetn => ROW_counter[1].ACLR
Resetn => ROW_counter[2].ACLR
Resetn => ROW_counter[3].ACLR
Resetn => ROW_counter[4].ACLR
Resetn => ROW_counter[5].ACLR
Resetn => ROW_counter[6].ACLR
Resetn => ROW_counter[7].ACLR
Resetn => B_odd[0][0].ACLR
Resetn => B_odd[0][1].ACLR
Resetn => B_odd[0][2].ACLR
Resetn => B_odd[0][3].ACLR
Resetn => B_odd[0][4].ACLR
Resetn => B_odd[0][5].ACLR
Resetn => B_odd[0][6].ACLR
Resetn => B_odd[0][7].ACLR
Resetn => B_odd[1][0].ACLR
Resetn => B_odd[1][1].ACLR
Resetn => B_odd[1][2].ACLR
Resetn => B_odd[1][3].ACLR
Resetn => B_odd[1][4].ACLR
Resetn => B_odd[1][5].ACLR
Resetn => B_odd[1][6].ACLR
Resetn => B_odd[1][7].ACLR
Resetn => G_odd[0][0].ACLR
Resetn => G_odd[0][1].ACLR
Resetn => G_odd[0][2].ACLR
Resetn => G_odd[0][3].ACLR
Resetn => G_odd[0][4].ACLR
Resetn => G_odd[0][5].ACLR
Resetn => G_odd[0][6].ACLR
Resetn => G_odd[0][7].ACLR
Resetn => G_odd[1][0].ACLR
Resetn => G_odd[1][1].ACLR
Resetn => G_odd[1][2].ACLR
Resetn => G_odd[1][3].ACLR
Resetn => G_odd[1][4].ACLR
Resetn => G_odd[1][5].ACLR
Resetn => G_odd[1][6].ACLR
Resetn => G_odd[1][7].ACLR
Resetn => R_odd[1][0].ACLR
Resetn => R_odd[1][1].ACLR
Resetn => R_odd[1][2].ACLR
Resetn => R_odd[1][3].ACLR
Resetn => R_odd[1][4].ACLR
Resetn => R_odd[1][5].ACLR
Resetn => R_odd[1][6].ACLR
Resetn => R_odd[1][7].ACLR
Resetn => B_even[0][0].ACLR
Resetn => B_even[0][1].ACLR
Resetn => B_even[0][2].ACLR
Resetn => B_even[0][3].ACLR
Resetn => B_even[0][4].ACLR
Resetn => B_even[0][5].ACLR
Resetn => B_even[0][6].ACLR
Resetn => B_even[0][7].ACLR
Resetn => B_even[1][0].ACLR
Resetn => B_even[1][1].ACLR
Resetn => B_even[1][2].ACLR
Resetn => B_even[1][3].ACLR
Resetn => B_even[1][4].ACLR
Resetn => B_even[1][5].ACLR
Resetn => B_even[1][6].ACLR
Resetn => B_even[1][7].ACLR
Resetn => G_even[0][0].ACLR
Resetn => G_even[0][1].ACLR
Resetn => G_even[0][2].ACLR
Resetn => G_even[0][3].ACLR
Resetn => G_even[0][4].ACLR
Resetn => G_even[0][5].ACLR
Resetn => G_even[0][6].ACLR
Resetn => G_even[0][7].ACLR
Resetn => G_even[1][0].ACLR
Resetn => G_even[1][1].ACLR
Resetn => G_even[1][2].ACLR
Resetn => G_even[1][3].ACLR
Resetn => G_even[1][4].ACLR
Resetn => G_even[1][5].ACLR
Resetn => G_even[1][6].ACLR
Resetn => G_even[1][7].ACLR
Resetn => R_even[0][0].ACLR
Resetn => R_even[0][1].ACLR
Resetn => R_even[0][2].ACLR
Resetn => R_even[0][3].ACLR
Resetn => R_even[0][4].ACLR
Resetn => R_even[0][5].ACLR
Resetn => R_even[0][6].ACLR
Resetn => R_even[0][7].ACLR
Resetn => R_even[1][0].ACLR
Resetn => R_even[1][1].ACLR
Resetn => R_even[1][2].ACLR
Resetn => R_even[1][3].ACLR
Resetn => R_even[1][4].ACLR
Resetn => R_even[1][5].ACLR
Resetn => R_even[1][6].ACLR
Resetn => R_even[1][7].ACLR
Resetn => V_odd[0].ACLR
Resetn => V_odd[1].ACLR
Resetn => V_odd[2].ACLR
Resetn => V_odd[3].ACLR
Resetn => V_odd[4].ACLR
Resetn => V_odd[5].ACLR
Resetn => V_odd[6].ACLR
Resetn => V_odd[7].ACLR
Resetn => U_odd[0].ACLR
Resetn => U_odd[1].ACLR
Resetn => U_odd[2].ACLR
Resetn => U_odd[3].ACLR
Resetn => U_odd[4].ACLR
Resetn => U_odd[5].ACLR
Resetn => U_odd[6].ACLR
Resetn => U_odd[7].ACLR
Resetn => V_even[0][0].ACLR
Resetn => V_even[0][1].ACLR
Resetn => V_even[0][2].ACLR
Resetn => V_even[0][3].ACLR
Resetn => V_even[0][4].ACLR
Resetn => V_even[0][5].ACLR
Resetn => V_even[0][6].ACLR
Resetn => V_even[0][7].ACLR
Resetn => V_even[0][8].ACLR
Resetn => V_even[0][9].ACLR
Resetn => V_even[0][10].ACLR
Resetn => V_even[0][11].ACLR
Resetn => V_even[0][12].ACLR
Resetn => V_even[0][13].ACLR
Resetn => V_even[0][14].ACLR
Resetn => V_even[0][15].ACLR
Resetn => V_even[1][0].ACLR
Resetn => V_even[1][1].ACLR
Resetn => V_even[1][2].ACLR
Resetn => V_even[1][3].ACLR
Resetn => V_even[1][4].ACLR
Resetn => V_even[1][5].ACLR
Resetn => V_even[1][6].ACLR
Resetn => V_even[1][7].ACLR
Resetn => V_even[1][8].ACLR
Resetn => V_even[1][9].ACLR
Resetn => V_even[1][10].ACLR
Resetn => V_even[1][11].ACLR
Resetn => V_even[1][12].ACLR
Resetn => V_even[1][13].ACLR
Resetn => V_even[1][14].ACLR
Resetn => V_even[1][15].ACLR
Resetn => V_even[2][0].ACLR
Resetn => V_even[2][1].ACLR
Resetn => V_even[2][2].ACLR
Resetn => V_even[2][3].ACLR
Resetn => V_even[2][4].ACLR
Resetn => V_even[2][5].ACLR
Resetn => V_even[2][6].ACLR
Resetn => V_even[2][7].ACLR
Resetn => V_even[2][8].ACLR
Resetn => V_even[2][9].ACLR
Resetn => V_even[2][10].ACLR
Resetn => V_even[2][11].ACLR
Resetn => V_even[2][12].ACLR
Resetn => V_even[2][13].ACLR
Resetn => V_even[2][14].ACLR
Resetn => V_even[2][15].ACLR
Resetn => U_even[0][0].ACLR
Resetn => U_even[0][1].ACLR
Resetn => U_even[0][2].ACLR
Resetn => U_even[0][3].ACLR
Resetn => U_even[0][4].ACLR
Resetn => U_even[0][5].ACLR
Resetn => U_even[0][6].ACLR
Resetn => U_even[0][7].ACLR
Resetn => U_even[0][8].ACLR
Resetn => U_even[0][9].ACLR
Resetn => U_even[0][10].ACLR
Resetn => U_even[0][11].ACLR
Resetn => U_even[0][12].ACLR
Resetn => U_even[0][13].ACLR
Resetn => U_even[0][14].ACLR
Resetn => U_even[0][15].ACLR
Resetn => U_even[1][0].ACLR
Resetn => U_even[1][1].ACLR
Resetn => U_even[1][2].ACLR
Resetn => U_even[1][3].ACLR
Resetn => U_even[1][4].ACLR
Resetn => U_even[1][5].ACLR
Resetn => U_even[1][6].ACLR
Resetn => U_even[1][7].ACLR
Resetn => U_even[1][8].ACLR
Resetn => U_even[1][9].ACLR
Resetn => U_even[1][10].ACLR
Resetn => U_even[1][11].ACLR
Resetn => U_even[1][12].ACLR
Resetn => U_even[1][13].ACLR
Resetn => U_even[1][14].ACLR
Resetn => U_even[1][15].ACLR
Resetn => U_even[2][0].ACLR
Resetn => U_even[2][1].ACLR
Resetn => U_even[2][2].ACLR
Resetn => U_even[2][3].ACLR
Resetn => U_even[2][4].ACLR
Resetn => U_even[2][5].ACLR
Resetn => U_even[2][6].ACLR
Resetn => U_even[2][7].ACLR
Resetn => U_even[2][8].ACLR
Resetn => U_even[2][9].ACLR
Resetn => U_even[2][10].ACLR
Resetn => U_even[2][11].ACLR
Resetn => U_even[2][12].ACLR
Resetn => U_even[2][13].ACLR
Resetn => U_even[2][14].ACLR
Resetn => U_even[2][15].ACLR
Resetn => Y_buff[0][0].ACLR
Resetn => Y_buff[0][1].ACLR
Resetn => Y_buff[0][2].ACLR
Resetn => Y_buff[0][3].ACLR
Resetn => Y_buff[0][4].ACLR
Resetn => Y_buff[0][5].ACLR
Resetn => Y_buff[0][6].ACLR
Resetn => Y_buff[0][7].ACLR
Resetn => Y_buff[1][0].ACLR
Resetn => Y_buff[1][1].ACLR
Resetn => Y_buff[1][2].ACLR
Resetn => Y_buff[1][3].ACLR
Resetn => Y_buff[1][4].ACLR
Resetn => Y_buff[1][5].ACLR
Resetn => Y_buff[1][6].ACLR
Resetn => Y_buff[1][7].ACLR
Resetn => Y_buff[1][8].ACLR
Resetn => Y_buff[1][9].ACLR
Resetn => Y_buff[1][10].ACLR
Resetn => Y_buff[1][11].ACLR
Resetn => Y_buff[1][12].ACLR
Resetn => Y_buff[1][13].ACLR
Resetn => Y_buff[1][14].ACLR
Resetn => Y_buff[1][15].ACLR
Resetn => Y_buff[2][0].ACLR
Resetn => Y_buff[2][1].ACLR
Resetn => Y_buff[2][2].ACLR
Resetn => Y_buff[2][3].ACLR
Resetn => Y_buff[2][4].ACLR
Resetn => Y_buff[2][5].ACLR
Resetn => Y_buff[2][6].ACLR
Resetn => Y_buff[2][7].ACLR
Resetn => Y_buff[2][8].ACLR
Resetn => Y_buff[2][9].ACLR
Resetn => Y_buff[2][10].ACLR
Resetn => Y_buff[2][11].ACLR
Resetn => Y_buff[2][12].ACLR
Resetn => Y_buff[2][13].ACLR
Resetn => Y_buff[2][14].ACLR
Resetn => Y_buff[2][15].ACLR
Resetn => Reg_V0[0].ACLR
Resetn => Reg_V0[1].ACLR
Resetn => Reg_V0[2].ACLR
Resetn => Reg_V0[3].ACLR
Resetn => Reg_V0[4].ACLR
Resetn => Reg_V0[5].ACLR
Resetn => Reg_V0[6].ACLR
Resetn => Reg_V0[7].ACLR
Resetn => Reg_V0[8].ACLR
Resetn => Reg_V0[9].ACLR
Resetn => Reg_V0[10].ACLR
Resetn => Reg_V0[11].ACLR
Resetn => Reg_V0[12].ACLR
Resetn => Reg_V0[13].ACLR
Resetn => Reg_V0[14].ACLR
Resetn => Reg_V0[15].ACLR
Resetn => Reg_V1[0].ACLR
Resetn => Reg_V1[1].ACLR
Resetn => Reg_V1[2].ACLR
Resetn => Reg_V1[3].ACLR
Resetn => Reg_V1[4].ACLR
Resetn => Reg_V1[5].ACLR
Resetn => Reg_V1[6].ACLR
Resetn => Reg_V1[7].ACLR
Resetn => Reg_V1[8].ACLR
Resetn => Reg_V1[9].ACLR
Resetn => Reg_V1[10].ACLR
Resetn => Reg_V1[11].ACLR
Resetn => Reg_V1[12].ACLR
Resetn => Reg_V1[13].ACLR
Resetn => Reg_V1[14].ACLR
Resetn => Reg_V1[15].ACLR
Resetn => Reg_V2[0].ACLR
Resetn => Reg_V2[1].ACLR
Resetn => Reg_V2[2].ACLR
Resetn => Reg_V2[3].ACLR
Resetn => Reg_V2[4].ACLR
Resetn => Reg_V2[5].ACLR
Resetn => Reg_V2[6].ACLR
Resetn => Reg_V2[7].ACLR
Resetn => Reg_V2[8].ACLR
Resetn => Reg_V2[9].ACLR
Resetn => Reg_V2[10].ACLR
Resetn => Reg_V2[11].ACLR
Resetn => Reg_V2[12].ACLR
Resetn => Reg_V2[13].ACLR
Resetn => Reg_V2[14].ACLR
Resetn => Reg_V2[15].ACLR
Resetn => Reg_V3[0].ACLR
Resetn => Reg_V3[1].ACLR
Resetn => Reg_V3[2].ACLR
Resetn => Reg_V3[3].ACLR
Resetn => Reg_V3[4].ACLR
Resetn => Reg_V3[5].ACLR
Resetn => Reg_V3[6].ACLR
Resetn => Reg_V3[7].ACLR
Resetn => Reg_V3[8].ACLR
Resetn => Reg_V3[9].ACLR
Resetn => Reg_V3[10].ACLR
Resetn => Reg_V3[11].ACLR
Resetn => Reg_V3[12].ACLR
Resetn => Reg_V3[13].ACLR
Resetn => Reg_V3[14].ACLR
Resetn => Reg_V3[15].ACLR
Resetn => Reg_V4[0].ACLR
Resetn => Reg_V4[1].ACLR
Resetn => Reg_V4[2].ACLR
Resetn => Reg_V4[3].ACLR
Resetn => Reg_V4[4].ACLR
Resetn => Reg_V4[5].ACLR
Resetn => Reg_V4[6].ACLR
Resetn => Reg_V4[7].ACLR
Resetn => Reg_V4[8].ACLR
Resetn => Reg_V4[9].ACLR
Resetn => Reg_V4[10].ACLR
Resetn => Reg_V4[11].ACLR
Resetn => Reg_V4[12].ACLR
Resetn => Reg_V4[13].ACLR
Resetn => Reg_V4[14].ACLR
Resetn => Reg_V4[15].ACLR
Resetn => Reg_V5[0].ACLR
Resetn => Reg_V5[1].ACLR
Resetn => Reg_V5[2].ACLR
Resetn => Reg_V5[3].ACLR
Resetn => Reg_V5[4].ACLR
Resetn => Reg_V5[5].ACLR
Resetn => Reg_V5[6].ACLR
Resetn => Reg_V5[7].ACLR
Resetn => Reg_V5[8].ACLR
Resetn => Reg_V5[9].ACLR
Resetn => Reg_V5[10].ACLR
Resetn => Reg_V5[11].ACLR
Resetn => Reg_V5[12].ACLR
Resetn => Reg_V5[13].ACLR
Resetn => Reg_V5[14].ACLR
Resetn => Reg_V5[15].ACLR
Resetn => Reg_U0[0].ACLR
Resetn => Reg_U0[1].ACLR
Resetn => Reg_U0[2].ACLR
Resetn => Reg_U0[3].ACLR
Resetn => Reg_U0[4].ACLR
Resetn => Reg_U0[5].ACLR
Resetn => Reg_U0[6].ACLR
Resetn => Reg_U0[7].ACLR
Resetn => Reg_U0[8].ACLR
Resetn => Reg_U0[9].ACLR
Resetn => Reg_U0[10].ACLR
Resetn => Reg_U0[11].ACLR
Resetn => Reg_U0[12].ACLR
Resetn => Reg_U0[13].ACLR
Resetn => Reg_U0[14].ACLR
Resetn => Reg_U0[15].ACLR
Resetn => Reg_U1[0].ACLR
Resetn => Reg_U1[1].ACLR
Resetn => Reg_U1[2].ACLR
Resetn => Reg_U1[3].ACLR
Resetn => Reg_U1[4].ACLR
Resetn => Reg_U1[5].ACLR
Resetn => Reg_U1[6].ACLR
Resetn => Reg_U1[7].ACLR
Resetn => Reg_U1[8].ACLR
Resetn => Reg_U1[9].ACLR
Resetn => Reg_U1[10].ACLR
Resetn => Reg_U1[11].ACLR
Resetn => Reg_U1[12].ACLR
Resetn => Reg_U1[13].ACLR
Resetn => Reg_U1[14].ACLR
Resetn => Reg_U1[15].ACLR
Resetn => Reg_U2[0].ACLR
Resetn => Reg_U2[1].ACLR
Resetn => Reg_U2[2].ACLR
Resetn => Reg_U2[3].ACLR
Resetn => Reg_U2[4].ACLR
Resetn => Reg_U2[5].ACLR
Resetn => Reg_U2[6].ACLR
Resetn => Reg_U2[7].ACLR
Resetn => Reg_U2[8].ACLR
Resetn => Reg_U2[9].ACLR
Resetn => Reg_U2[10].ACLR
Resetn => Reg_U2[11].ACLR
Resetn => Reg_U2[12].ACLR
Resetn => Reg_U2[13].ACLR
Resetn => Reg_U2[14].ACLR
Resetn => Reg_U2[15].ACLR
Resetn => Reg_U3[0].ACLR
Resetn => Reg_U3[1].ACLR
Resetn => Reg_U3[2].ACLR
Resetn => Reg_U3[3].ACLR
Resetn => Reg_U3[4].ACLR
Resetn => Reg_U3[5].ACLR
Resetn => Reg_U3[6].ACLR
Resetn => Reg_U3[7].ACLR
Resetn => Reg_U3[8].ACLR
Resetn => Reg_U3[9].ACLR
Resetn => Reg_U3[10].ACLR
Resetn => Reg_U3[11].ACLR
Resetn => Reg_U3[12].ACLR
Resetn => Reg_U3[13].ACLR
Resetn => Reg_U3[14].ACLR
Resetn => Reg_U3[15].ACLR
Resetn => Reg_U4[0].ACLR
Resetn => Reg_U4[1].ACLR
Resetn => Reg_U4[2].ACLR
Resetn => Reg_U4[3].ACLR
Resetn => Reg_U4[4].ACLR
Resetn => Reg_U4[5].ACLR
Resetn => Reg_U4[6].ACLR
Resetn => Reg_U4[7].ACLR
Resetn => Reg_U4[8].ACLR
Resetn => Reg_U4[9].ACLR
Resetn => Reg_U4[10].ACLR
Resetn => Reg_U4[11].ACLR
Resetn => Reg_U4[12].ACLR
Resetn => Reg_U4[13].ACLR
Resetn => Reg_U4[14].ACLR
Resetn => Reg_U4[15].ACLR
Resetn => Reg_U5[0].ACLR
Resetn => Reg_U5[1].ACLR
Resetn => Reg_U5[2].ACLR
Resetn => Reg_U5[3].ACLR
Resetn => Reg_U5[4].ACLR
Resetn => Reg_U5[5].ACLR
Resetn => Reg_U5[6].ACLR
Resetn => Reg_U5[7].ACLR
Resetn => Reg_U5[8].ACLR
Resetn => Reg_U5[9].ACLR
Resetn => Reg_U5[10].ACLR
Resetn => Reg_U5[11].ACLR
Resetn => Reg_U5[12].ACLR
Resetn => Reg_U5[13].ACLR
Resetn => Reg_U5[14].ACLR
Resetn => Reg_U5[15].ACLR
Resetn => RGB_address[0].ACLR
Resetn => RGB_address[1].ACLR
Resetn => RGB_address[2].ACLR
Resetn => RGB_address[3].ACLR
Resetn => RGB_address[4].ACLR
Resetn => RGB_address[5].ACLR
Resetn => RGB_address[6].ACLR
Resetn => RGB_address[7].ACLR
Resetn => RGB_address[8].ACLR
Resetn => RGB_address[9].ACLR
Resetn => RGB_address[10].ACLR
Resetn => RGB_address[11].ACLR
Resetn => RGB_address[12].ACLR
Resetn => RGB_address[13].ACLR
Resetn => RGB_address[14].ACLR
Resetn => RGB_address[15].ACLR
Resetn => RGB_address[16].ACLR
Resetn => RGB_address[17].ACLR
Resetn => UV_address[0].ACLR
Resetn => UV_address[1].ACLR
Resetn => UV_address[2].ACLR
Resetn => UV_address[3].ACLR
Resetn => UV_address[4].ACLR
Resetn => UV_address[5].ACLR
Resetn => UV_address[6].ACLR
Resetn => UV_address[7].ACLR
Resetn => UV_address[8].ACLR
Resetn => UV_address[9].ACLR
Resetn => UV_address[10].ACLR
Resetn => UV_address[11].ACLR
Resetn => UV_address[12].ACLR
Resetn => UV_address[13].ACLR
Resetn => UV_address[14].ACLR
Resetn => UV_address[15].ACLR
Resetn => UV_address[16].ACLR
Resetn => UV_address[17].ACLR
Resetn => Y_address[0].ACLR
Resetn => Y_address[1].ACLR
Resetn => Y_address[2].ACLR
Resetn => Y_address[3].ACLR
Resetn => Y_address[4].ACLR
Resetn => Y_address[5].ACLR
Resetn => Y_address[6].ACLR
Resetn => Y_address[7].ACLR
Resetn => Y_address[8].ACLR
Resetn => Y_address[9].ACLR
Resetn => Y_address[10].ACLR
Resetn => Y_address[11].ACLR
Resetn => Y_address[12].ACLR
Resetn => Y_address[13].ACLR
Resetn => Y_address[14].ACLR
Resetn => Y_address[15].ACLR
Resetn => Y_address[16].ACLR
Resetn => Y_address[17].ACLR
Resetn => RGB_OFFSET[0].ACLR
Resetn => RGB_OFFSET[1].ACLR
Resetn => RGB_OFFSET[2].ACLR
Resetn => RGB_OFFSET[3].ACLR
Resetn => RGB_OFFSET[4].ACLR
Resetn => RGB_OFFSET[5].ACLR
Resetn => RGB_OFFSET[6].ACLR
Resetn => RGB_OFFSET[7].ACLR
Resetn => RGB_OFFSET[8].ACLR
Resetn => RGB_OFFSET[9].PRESET
Resetn => RGB_OFFSET[10].PRESET
Resetn => RGB_OFFSET[11].PRESET
Resetn => RGB_OFFSET[12].PRESET
Resetn => RGB_OFFSET[13].PRESET
Resetn => RGB_OFFSET[14].ACLR
Resetn => RGB_OFFSET[15].ACLR
Resetn => RGB_OFFSET[16].ACLR
Resetn => RGB_OFFSET[17].PRESET
Resetn => V_OFFSET[0].ACLR
Resetn => V_OFFSET[1].ACLR
Resetn => V_OFFSET[2].ACLR
Resetn => V_OFFSET[3].ACLR
Resetn => V_OFFSET[4].ACLR
Resetn => V_OFFSET[5].ACLR
Resetn => V_OFFSET[6].ACLR
Resetn => V_OFFSET[7].ACLR
Resetn => V_OFFSET[8].PRESET
Resetn => V_OFFSET[9].ACLR
Resetn => V_OFFSET[10].ACLR
Resetn => V_OFFSET[11].ACLR
Resetn => V_OFFSET[12].ACLR
Resetn => V_OFFSET[13].PRESET
Resetn => V_OFFSET[14].PRESET
Resetn => V_OFFSET[15].PRESET
Resetn => V_OFFSET[16].ACLR
Resetn => V_OFFSET[17].ACLR
Resetn => U_OFFSET[0].ACLR
Resetn => U_OFFSET[1].ACLR
Resetn => U_OFFSET[2].ACLR
Resetn => U_OFFSET[3].ACLR
Resetn => U_OFFSET[4].ACLR
Resetn => U_OFFSET[5].ACLR
Resetn => U_OFFSET[6].ACLR
Resetn => U_OFFSET[7].ACLR
Resetn => U_OFFSET[8].ACLR
Resetn => U_OFFSET[9].PRESET
Resetn => U_OFFSET[10].PRESET
Resetn => U_OFFSET[11].ACLR
Resetn => U_OFFSET[12].PRESET
Resetn => U_OFFSET[13].ACLR
Resetn => U_OFFSET[14].ACLR
Resetn => U_OFFSET[15].PRESET
Resetn => U_OFFSET[16].ACLR
Resetn => U_OFFSET[17].ACLR
Resetn => M1_SRAM_we_n~reg0.PRESET
Resetn => M1_end~reg0.ACLR
Resetn => M1_state~3.DATAIN
Resetn => M1_SRAM_write_data[0]~reg0.ENA
Resetn => M1_SRAM_address[17]~reg0.ENA
Resetn => M1_SRAM_address[16]~reg0.ENA
Resetn => M1_SRAM_address[15]~reg0.ENA
Resetn => M1_SRAM_address[14]~reg0.ENA
Resetn => M1_SRAM_address[13]~reg0.ENA
Resetn => M1_SRAM_address[12]~reg0.ENA
Resetn => M1_SRAM_address[11]~reg0.ENA
Resetn => M1_SRAM_address[10]~reg0.ENA
Resetn => M1_SRAM_address[9]~reg0.ENA
Resetn => M1_SRAM_address[8]~reg0.ENA
Resetn => M1_SRAM_address[7]~reg0.ENA
Resetn => M1_SRAM_address[6]~reg0.ENA
Resetn => M1_SRAM_address[5]~reg0.ENA
Resetn => M1_SRAM_address[4]~reg0.ENA
Resetn => M1_SRAM_address[3]~reg0.ENA
Resetn => M1_SRAM_address[2]~reg0.ENA
Resetn => M1_SRAM_address[1]~reg0.ENA
Resetn => M1_SRAM_address[0]~reg0.ENA
Resetn => Mult1_op_2[31].ENA
Resetn => Mult1_op_2[30].ENA
Resetn => Mult1_op_2[29].ENA
Resetn => Mult1_op_2[28].ENA
Resetn => Mult1_op_2[27].ENA
Resetn => Mult1_op_2[26].ENA
Resetn => Mult1_op_2[25].ENA
Resetn => Mult1_op_2[24].ENA
Resetn => Mult1_op_2[23].ENA
Resetn => Mult1_op_2[22].ENA
Resetn => Mult1_op_2[21].ENA
Resetn => Mult1_op_2[20].ENA
Resetn => Mult1_op_2[19].ENA
Resetn => Mult1_op_2[18].ENA
Resetn => Mult1_op_2[17].ENA
Resetn => Mult1_op_2[16].ENA
Resetn => Mult1_op_2[15].ENA
Resetn => Mult1_op_2[14].ENA
Resetn => Mult1_op_2[13].ENA
Resetn => Mult1_op_2[12].ENA
Resetn => Mult1_op_2[11].ENA
Resetn => Mult1_op_2[10].ENA
Resetn => Mult1_op_2[9].ENA
Resetn => Mult1_op_2[8].ENA
Resetn => Mult1_op_2[7].ENA
Resetn => Mult1_op_2[6].ENA
Resetn => Mult1_op_2[5].ENA
Resetn => Mult1_op_2[4].ENA
Resetn => Mult1_op_2[3].ENA
Resetn => Mult1_op_2[2].ENA
Resetn => Mult1_op_2[1].ENA
Resetn => Mult1_op_2[0].ENA
Resetn => Mult1_op_1[31].ENA
Resetn => Mult1_op_1[30].ENA
Resetn => Mult1_op_1[29].ENA
Resetn => Mult1_op_1[28].ENA
Resetn => Mult1_op_1[27].ENA
Resetn => Mult1_op_1[26].ENA
Resetn => Mult1_op_1[25].ENA
Resetn => Mult1_op_1[24].ENA
Resetn => Mult1_op_1[23].ENA
Resetn => Mult1_op_1[22].ENA
Resetn => Mult1_op_1[21].ENA
Resetn => Mult1_op_1[20].ENA
Resetn => Mult1_op_1[19].ENA
Resetn => Mult1_op_1[18].ENA
Resetn => Mult1_op_1[17].ENA
Resetn => Mult1_op_1[16].ENA
Resetn => Mult1_op_1[15].ENA
Resetn => Mult1_op_1[14].ENA
Resetn => Mult1_op_1[13].ENA
Resetn => Mult1_op_1[12].ENA
Resetn => Mult1_op_1[11].ENA
Resetn => Mult1_op_1[10].ENA
Resetn => Mult1_op_1[9].ENA
Resetn => Mult1_op_1[8].ENA
Resetn => Mult1_op_1[7].ENA
Resetn => Mult1_op_1[6].ENA
Resetn => Mult1_op_1[5].ENA
Resetn => Mult1_op_1[4].ENA
Resetn => Mult1_op_1[3].ENA
Resetn => Mult1_op_1[2].ENA
Resetn => Mult1_op_1[1].ENA
Resetn => Mult1_op_1[0].ENA
Resetn => U_odd_sum[31].ENA
Resetn => U_odd_sum[30].ENA
Resetn => U_odd_sum[29].ENA
Resetn => U_odd_sum[28].ENA
Resetn => U_odd_sum[27].ENA
Resetn => U_odd_sum[26].ENA
Resetn => U_odd_sum[25].ENA
Resetn => U_odd_sum[24].ENA
Resetn => U_odd_sum[23].ENA
Resetn => U_odd_sum[22].ENA
Resetn => U_odd_sum[21].ENA
Resetn => U_odd_sum[20].ENA
Resetn => U_odd_sum[19].ENA
Resetn => U_odd_sum[18].ENA
Resetn => U_odd_sum[17].ENA
Resetn => U_odd_sum[16].ENA
Resetn => U_odd_sum[15].ENA
Resetn => U_odd_sum[14].ENA
Resetn => U_odd_sum[13].ENA
Resetn => U_odd_sum[12].ENA
Resetn => U_odd_sum[11].ENA
Resetn => U_odd_sum[10].ENA
Resetn => U_odd_sum[9].ENA
Resetn => U_odd_sum[8].ENA
Resetn => U_odd_sum[7].ENA
Resetn => U_odd_sum[6].ENA
Resetn => U_odd_sum[5].ENA
Resetn => U_odd_sum[4].ENA
Resetn => U_odd_sum[3].ENA
Resetn => U_odd_sum[2].ENA
Resetn => U_odd_sum[1].ENA
Resetn => U_odd_sum[0].ENA
Resetn => Mult2_op_2[31].ENA
Resetn => Mult2_op_2[30].ENA
Resetn => Mult2_op_2[29].ENA
Resetn => Mult2_op_2[28].ENA
Resetn => Mult2_op_2[27].ENA
Resetn => Mult2_op_2[26].ENA
Resetn => Mult2_op_2[25].ENA
Resetn => Mult2_op_2[24].ENA
Resetn => Mult2_op_2[23].ENA
Resetn => Mult2_op_2[22].ENA
Resetn => Mult2_op_2[21].ENA
Resetn => Mult2_op_2[20].ENA
Resetn => Mult2_op_2[19].ENA
Resetn => Mult2_op_2[18].ENA
Resetn => Mult2_op_2[17].ENA
Resetn => Mult2_op_2[16].ENA
Resetn => Mult2_op_2[15].ENA
Resetn => Mult2_op_2[14].ENA
Resetn => Mult2_op_2[13].ENA
Resetn => Mult2_op_2[12].ENA
Resetn => Mult2_op_2[11].ENA
Resetn => Mult2_op_2[10].ENA
Resetn => Mult2_op_2[9].ENA
Resetn => Mult2_op_2[8].ENA
Resetn => Mult2_op_2[7].ENA
Resetn => Mult2_op_2[6].ENA
Resetn => Mult2_op_2[5].ENA
Resetn => Mult2_op_2[4].ENA
Resetn => Mult2_op_2[3].ENA
Resetn => Mult2_op_2[2].ENA
Resetn => Mult2_op_2[1].ENA
Resetn => Mult2_op_2[0].ENA
Resetn => Mult2_op_1[31].ENA
Resetn => Mult2_op_1[30].ENA
Resetn => Mult2_op_1[29].ENA
Resetn => Mult2_op_1[28].ENA
Resetn => Mult2_op_1[27].ENA
Resetn => Mult2_op_1[26].ENA
Resetn => Mult2_op_1[25].ENA
Resetn => Mult2_op_1[24].ENA
Resetn => Mult2_op_1[23].ENA
Resetn => Mult2_op_1[22].ENA
Resetn => Mult2_op_1[21].ENA
Resetn => Mult2_op_1[20].ENA
Resetn => Mult2_op_1[19].ENA
Resetn => Mult2_op_1[18].ENA
Resetn => Mult2_op_1[17].ENA
Resetn => Mult2_op_1[16].ENA
Resetn => Mult2_op_1[15].ENA
Resetn => Mult2_op_1[14].ENA
Resetn => Mult2_op_1[13].ENA
Resetn => Mult2_op_1[12].ENA
Resetn => Mult2_op_1[11].ENA
Resetn => Mult2_op_1[10].ENA
Resetn => Mult2_op_1[9].ENA
Resetn => Mult2_op_1[8].ENA
Resetn => Mult2_op_1[7].ENA
Resetn => Mult2_op_1[6].ENA
Resetn => Mult2_op_1[5].ENA
Resetn => Mult2_op_1[4].ENA
Resetn => Mult2_op_1[3].ENA
Resetn => Mult2_op_1[2].ENA
Resetn => Mult2_op_1[1].ENA
Resetn => Mult2_op_1[0].ENA
Resetn => V_odd_sum[31].ENA
Resetn => V_odd_sum[30].ENA
Resetn => V_odd_sum[29].ENA
Resetn => V_odd_sum[28].ENA
Resetn => V_odd_sum[27].ENA
Resetn => V_odd_sum[26].ENA
Resetn => V_odd_sum[25].ENA
Resetn => V_odd_sum[24].ENA
Resetn => V_odd_sum[23].ENA
Resetn => V_odd_sum[22].ENA
Resetn => V_odd_sum[21].ENA
Resetn => V_odd_sum[20].ENA
Resetn => V_odd_sum[19].ENA
Resetn => V_odd_sum[18].ENA
Resetn => V_odd_sum[17].ENA
Resetn => V_odd_sum[16].ENA
Resetn => V_odd_sum[15].ENA
Resetn => V_odd_sum[14].ENA
Resetn => V_odd_sum[13].ENA
Resetn => V_odd_sum[12].ENA
Resetn => V_odd_sum[11].ENA
Resetn => V_odd_sum[10].ENA
Resetn => V_odd_sum[9].ENA
Resetn => V_odd_sum[8].ENA
Resetn => V_odd_sum[7].ENA
Resetn => V_odd_sum[6].ENA
Resetn => V_odd_sum[5].ENA
Resetn => V_odd_sum[4].ENA
Resetn => V_odd_sum[3].ENA
Resetn => V_odd_sum[2].ENA
Resetn => V_odd_sum[1].ENA
Resetn => V_odd_sum[0].ENA
Resetn => Mult4_op_2[31].ENA
Resetn => Mult4_op_2[30].ENA
Resetn => Mult4_op_2[29].ENA
Resetn => Mult4_op_2[28].ENA
Resetn => Mult4_op_2[27].ENA
Resetn => Mult4_op_2[26].ENA
Resetn => Mult4_op_2[25].ENA
Resetn => Mult4_op_2[24].ENA
Resetn => Mult4_op_2[23].ENA
Resetn => Mult4_op_2[22].ENA
Resetn => Mult4_op_2[21].ENA
Resetn => Mult4_op_2[20].ENA
Resetn => Mult4_op_2[19].ENA
Resetn => Mult4_op_2[18].ENA
Resetn => Mult4_op_2[17].ENA
Resetn => Mult4_op_2[16].ENA
Resetn => Mult4_op_2[15].ENA
Resetn => Mult4_op_2[14].ENA
Resetn => Mult4_op_2[13].ENA
Resetn => Mult4_op_2[12].ENA
Resetn => Mult4_op_2[11].ENA
Resetn => Mult4_op_2[10].ENA
Resetn => Mult4_op_2[9].ENA
Resetn => Mult4_op_2[8].ENA
Resetn => Mult4_op_2[7].ENA
Resetn => Mult4_op_2[6].ENA
Resetn => Mult4_op_2[5].ENA
Resetn => Mult4_op_2[4].ENA
Resetn => Mult4_op_2[3].ENA
Resetn => Mult4_op_2[2].ENA
Resetn => Mult4_op_2[1].ENA
Resetn => Mult4_op_2[0].ENA
Resetn => Mult4_op_1[31].ENA
Resetn => Mult4_op_1[30].ENA
Resetn => Mult4_op_1[29].ENA
Resetn => Mult4_op_1[28].ENA
Resetn => Mult4_op_1[27].ENA
Resetn => Mult4_op_1[26].ENA
Resetn => Mult4_op_1[25].ENA
Resetn => Mult4_op_1[24].ENA
Resetn => Mult4_op_1[23].ENA
Resetn => Mult4_op_1[22].ENA
Resetn => Mult4_op_1[21].ENA
Resetn => Mult4_op_1[20].ENA
Resetn => Mult4_op_1[19].ENA
Resetn => Mult4_op_1[18].ENA
Resetn => Mult4_op_1[17].ENA
Resetn => Mult4_op_1[16].ENA
Resetn => Mult4_op_1[15].ENA
Resetn => Mult4_op_1[14].ENA
Resetn => Mult4_op_1[13].ENA
Resetn => Mult4_op_1[12].ENA
Resetn => Mult4_op_1[11].ENA
Resetn => Mult4_op_1[10].ENA
Resetn => Mult4_op_1[9].ENA
Resetn => Mult4_op_1[8].ENA
Resetn => Mult4_op_1[7].ENA
Resetn => Mult4_op_1[6].ENA
Resetn => Mult4_op_1[5].ENA
Resetn => Mult4_op_1[4].ENA
Resetn => Mult4_op_1[3].ENA
Resetn => Mult4_op_1[2].ENA
Resetn => Mult4_op_1[1].ENA
Resetn => Mult4_op_1[0].ENA
Resetn => R_even_sum[31].ENA
Resetn => R_even_sum[30].ENA
Resetn => R_even_sum[29].ENA
Resetn => R_even_sum[28].ENA
Resetn => R_even_sum[27].ENA
Resetn => R_even_sum[26].ENA
Resetn => R_even_sum[25].ENA
Resetn => R_even_sum[24].ENA
Resetn => R_even_sum[23].ENA
Resetn => R_even_sum[22].ENA
Resetn => R_even_sum[21].ENA
Resetn => R_even_sum[20].ENA
Resetn => R_even_sum[19].ENA
Resetn => R_even_sum[18].ENA
Resetn => R_even_sum[17].ENA
Resetn => R_even_sum[16].ENA
Resetn => R_even_sum[15].ENA
Resetn => R_even_sum[14].ENA
Resetn => R_even_sum[13].ENA
Resetn => R_even_sum[12].ENA
Resetn => R_even_sum[11].ENA
Resetn => R_even_sum[10].ENA
Resetn => R_even_sum[9].ENA
Resetn => R_even_sum[8].ENA
Resetn => R_even_sum[7].ENA
Resetn => R_even_sum[6].ENA
Resetn => R_even_sum[5].ENA
Resetn => R_even_sum[4].ENA
Resetn => R_even_sum[3].ENA
Resetn => R_even_sum[2].ENA
Resetn => R_even_sum[1].ENA
Resetn => R_even_sum[0].ENA
Resetn => G_even_sum[31].ENA
Resetn => G_even_sum[30].ENA
Resetn => G_even_sum[29].ENA
Resetn => G_even_sum[28].ENA
Resetn => G_even_sum[27].ENA
Resetn => G_even_sum[26].ENA
Resetn => G_even_sum[25].ENA
Resetn => G_even_sum[24].ENA
Resetn => G_even_sum[23].ENA
Resetn => G_even_sum[22].ENA
Resetn => G_even_sum[21].ENA
Resetn => G_even_sum[20].ENA
Resetn => G_even_sum[19].ENA
Resetn => G_even_sum[18].ENA
Resetn => G_even_sum[17].ENA
Resetn => G_even_sum[16].ENA
Resetn => G_even_sum[15].ENA
Resetn => G_even_sum[14].ENA
Resetn => G_even_sum[13].ENA
Resetn => G_even_sum[12].ENA
Resetn => G_even_sum[11].ENA
Resetn => G_even_sum[10].ENA
Resetn => G_even_sum[9].ENA
Resetn => G_even_sum[8].ENA
Resetn => G_even_sum[7].ENA
Resetn => G_even_sum[6].ENA
Resetn => G_even_sum[5].ENA
Resetn => G_even_sum[4].ENA
Resetn => G_even_sum[3].ENA
Resetn => G_even_sum[2].ENA
Resetn => G_even_sum[1].ENA
Resetn => G_even_sum[0].ENA
Resetn => B_even_sum[31].ENA
Resetn => B_even_sum[30].ENA
Resetn => B_even_sum[29].ENA
Resetn => B_even_sum[28].ENA
Resetn => B_even_sum[27].ENA
Resetn => B_even_sum[26].ENA
Resetn => B_even_sum[25].ENA
Resetn => B_even_sum[24].ENA
Resetn => B_even_sum[23].ENA
Resetn => B_even_sum[22].ENA
Resetn => B_even_sum[21].ENA
Resetn => B_even_sum[20].ENA
Resetn => B_even_sum[19].ENA
Resetn => B_even_sum[18].ENA
Resetn => B_even_sum[17].ENA
Resetn => B_even_sum[16].ENA
Resetn => B_even_sum[15].ENA
Resetn => B_even_sum[14].ENA
Resetn => B_even_sum[13].ENA
Resetn => B_even_sum[12].ENA
Resetn => B_even_sum[11].ENA
Resetn => B_even_sum[10].ENA
Resetn => B_even_sum[9].ENA
Resetn => B_even_sum[8].ENA
Resetn => B_even_sum[7].ENA
Resetn => B_even_sum[6].ENA
Resetn => B_even_sum[5].ENA
Resetn => B_even_sum[4].ENA
Resetn => B_even_sum[3].ENA
Resetn => B_even_sum[2].ENA
Resetn => B_even_sum[1].ENA
Resetn => B_even_sum[0].ENA
Resetn => Mult3_op_2[31].ENA
Resetn => Mult3_op_2[30].ENA
Resetn => Mult3_op_2[29].ENA
Resetn => Mult3_op_2[28].ENA
Resetn => Mult3_op_2[27].ENA
Resetn => Mult3_op_2[26].ENA
Resetn => Mult3_op_2[25].ENA
Resetn => Mult3_op_2[24].ENA
Resetn => Mult3_op_2[23].ENA
Resetn => Mult3_op_2[22].ENA
Resetn => Mult3_op_2[21].ENA
Resetn => Mult3_op_2[20].ENA
Resetn => Mult3_op_2[19].ENA
Resetn => Mult3_op_2[18].ENA
Resetn => Mult3_op_2[17].ENA
Resetn => Mult3_op_2[16].ENA
Resetn => Mult3_op_2[15].ENA
Resetn => Mult3_op_2[14].ENA
Resetn => Mult3_op_2[13].ENA
Resetn => Mult3_op_2[12].ENA
Resetn => Mult3_op_2[11].ENA
Resetn => Mult3_op_2[10].ENA
Resetn => Mult3_op_2[9].ENA
Resetn => Mult3_op_2[8].ENA
Resetn => Mult3_op_2[7].ENA
Resetn => Mult3_op_2[6].ENA
Resetn => Mult3_op_2[5].ENA
Resetn => Mult3_op_2[4].ENA
Resetn => Mult3_op_2[3].ENA
Resetn => Mult3_op_2[2].ENA
Resetn => Mult3_op_2[1].ENA
Resetn => Mult3_op_2[0].ENA
Resetn => Mult3_op_1[31].ENA
Resetn => Mult3_op_1[30].ENA
Resetn => Mult3_op_1[29].ENA
Resetn => Mult3_op_1[28].ENA
Resetn => Mult3_op_1[27].ENA
Resetn => Mult3_op_1[26].ENA
Resetn => Mult3_op_1[25].ENA
Resetn => Mult3_op_1[24].ENA
Resetn => Mult3_op_1[23].ENA
Resetn => Mult3_op_1[22].ENA
Resetn => Mult3_op_1[21].ENA
Resetn => Mult3_op_1[20].ENA
Resetn => Mult3_op_1[19].ENA
Resetn => Mult3_op_1[18].ENA
Resetn => Mult3_op_1[17].ENA
Resetn => Mult3_op_1[16].ENA
Resetn => Mult3_op_1[15].ENA
Resetn => Mult3_op_1[14].ENA
Resetn => Mult3_op_1[13].ENA
Resetn => Mult3_op_1[12].ENA
Resetn => Mult3_op_1[11].ENA
Resetn => Mult3_op_1[10].ENA
Resetn => Mult3_op_1[9].ENA
Resetn => Mult3_op_1[8].ENA
Resetn => Mult3_op_1[7].ENA
Resetn => Mult3_op_1[6].ENA
Resetn => Mult3_op_1[5].ENA
Resetn => Mult3_op_1[4].ENA
Resetn => Mult3_op_1[3].ENA
Resetn => Mult3_op_1[2].ENA
Resetn => Mult3_op_1[1].ENA
Resetn => Mult3_op_1[0].ENA
Resetn => R_odd_sum[31].ENA
Resetn => R_odd_sum[30].ENA
Resetn => R_odd_sum[29].ENA
Resetn => R_odd_sum[28].ENA
Resetn => R_odd_sum[27].ENA
Resetn => R_odd_sum[26].ENA
Resetn => R_odd_sum[25].ENA
Resetn => R_odd_sum[24].ENA
Resetn => R_odd_sum[23].ENA
Resetn => R_odd_sum[22].ENA
Resetn => R_odd_sum[21].ENA
Resetn => R_odd_sum[20].ENA
Resetn => R_odd_sum[19].ENA
Resetn => R_odd_sum[18].ENA
Resetn => R_odd_sum[17].ENA
Resetn => R_odd_sum[16].ENA
Resetn => R_odd_sum[15].ENA
Resetn => R_odd_sum[14].ENA
Resetn => R_odd_sum[13].ENA
Resetn => R_odd_sum[12].ENA
Resetn => R_odd_sum[11].ENA
Resetn => R_odd_sum[10].ENA
Resetn => R_odd_sum[9].ENA
Resetn => R_odd_sum[8].ENA
Resetn => R_odd_sum[7].ENA
Resetn => R_odd_sum[6].ENA
Resetn => R_odd_sum[5].ENA
Resetn => R_odd_sum[4].ENA
Resetn => R_odd_sum[3].ENA
Resetn => R_odd_sum[2].ENA
Resetn => R_odd_sum[1].ENA
Resetn => R_odd_sum[0].ENA
Resetn => G_odd_sum[31].ENA
Resetn => G_odd_sum[30].ENA
Resetn => G_odd_sum[29].ENA
Resetn => G_odd_sum[28].ENA
Resetn => G_odd_sum[27].ENA
Resetn => G_odd_sum[26].ENA
Resetn => G_odd_sum[25].ENA
Resetn => G_odd_sum[24].ENA
Resetn => G_odd_sum[23].ENA
Resetn => G_odd_sum[22].ENA
Resetn => G_odd_sum[21].ENA
Resetn => G_odd_sum[20].ENA
Resetn => G_odd_sum[19].ENA
Resetn => G_odd_sum[18].ENA
Resetn => G_odd_sum[17].ENA
Resetn => G_odd_sum[16].ENA
Resetn => G_odd_sum[15].ENA
Resetn => G_odd_sum[14].ENA
Resetn => G_odd_sum[13].ENA
Resetn => G_odd_sum[12].ENA
Resetn => G_odd_sum[11].ENA
Resetn => G_odd_sum[10].ENA
Resetn => G_odd_sum[9].ENA
Resetn => G_odd_sum[8].ENA
Resetn => G_odd_sum[7].ENA
Resetn => G_odd_sum[6].ENA
Resetn => G_odd_sum[5].ENA
Resetn => G_odd_sum[4].ENA
Resetn => G_odd_sum[3].ENA
Resetn => G_odd_sum[2].ENA
Resetn => G_odd_sum[1].ENA
Resetn => G_odd_sum[0].ENA
Resetn => B_odd_sum[31].ENA
Resetn => B_odd_sum[30].ENA
Resetn => B_odd_sum[29].ENA
Resetn => B_odd_sum[28].ENA
Resetn => B_odd_sum[27].ENA
Resetn => B_odd_sum[26].ENA
Resetn => B_odd_sum[25].ENA
Resetn => B_odd_sum[24].ENA
Resetn => B_odd_sum[23].ENA
Resetn => B_odd_sum[22].ENA
Resetn => B_odd_sum[21].ENA
Resetn => B_odd_sum[20].ENA
Resetn => B_odd_sum[19].ENA
Resetn => B_odd_sum[18].ENA
Resetn => B_odd_sum[17].ENA
Resetn => B_odd_sum[16].ENA
Resetn => B_odd_sum[15].ENA
Resetn => B_odd_sum[14].ENA
Resetn => B_odd_sum[13].ENA
Resetn => B_odd_sum[12].ENA
Resetn => B_odd_sum[11].ENA
Resetn => B_odd_sum[10].ENA
Resetn => B_odd_sum[9].ENA
Resetn => B_odd_sum[8].ENA
Resetn => B_odd_sum[7].ENA
Resetn => B_odd_sum[6].ENA
Resetn => B_odd_sum[5].ENA
Resetn => B_odd_sum[4].ENA
Resetn => B_odd_sum[3].ENA
Resetn => B_odd_sum[2].ENA
Resetn => B_odd_sum[1].ENA
Resetn => B_odd_sum[0].ENA
Resetn => M1_SRAM_write_data[15]~reg0.ENA
Resetn => M1_SRAM_write_data[14]~reg0.ENA
Resetn => M1_SRAM_write_data[13]~reg0.ENA
Resetn => M1_SRAM_write_data[12]~reg0.ENA
Resetn => M1_SRAM_write_data[11]~reg0.ENA
Resetn => M1_SRAM_write_data[10]~reg0.ENA
Resetn => M1_SRAM_write_data[9]~reg0.ENA
Resetn => M1_SRAM_write_data[8]~reg0.ENA
Resetn => M1_SRAM_write_data[7]~reg0.ENA
Resetn => M1_SRAM_write_data[6]~reg0.ENA
Resetn => M1_SRAM_write_data[5]~reg0.ENA
Resetn => M1_SRAM_write_data[4]~reg0.ENA
Resetn => M1_SRAM_write_data[3]~reg0.ENA
Resetn => M1_SRAM_write_data[2]~reg0.ENA
Resetn => M1_SRAM_write_data[1]~reg0.ENA
M1_start => always0.IN1
M1_end <= M1_end~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1_SRAM_read_data[0] => Selector263.IN3
M1_SRAM_read_data[0] => Selector279.IN3
M1_SRAM_read_data[0] => Selector287.IN3
M1_SRAM_read_data[0] => Selector303.IN3
M1_SRAM_read_data[0] => Selector319.IN3
M1_SRAM_read_data[0] => Selector335.IN3
M1_SRAM_read_data[0] => Selector351.IN3
M1_SRAM_read_data[0] => Selector367.IN3
M1_SRAM_read_data[0] => Selector383.IN3
M1_SRAM_read_data[1] => Selector262.IN3
M1_SRAM_read_data[1] => Selector278.IN3
M1_SRAM_read_data[1] => Selector286.IN3
M1_SRAM_read_data[1] => Selector302.IN3
M1_SRAM_read_data[1] => Selector318.IN3
M1_SRAM_read_data[1] => Selector334.IN3
M1_SRAM_read_data[1] => Selector350.IN3
M1_SRAM_read_data[1] => Selector366.IN3
M1_SRAM_read_data[1] => Selector382.IN3
M1_SRAM_read_data[2] => Selector261.IN3
M1_SRAM_read_data[2] => Selector277.IN3
M1_SRAM_read_data[2] => Selector285.IN3
M1_SRAM_read_data[2] => Selector301.IN3
M1_SRAM_read_data[2] => Selector317.IN3
M1_SRAM_read_data[2] => Selector333.IN3
M1_SRAM_read_data[2] => Selector349.IN3
M1_SRAM_read_data[2] => Selector365.IN3
M1_SRAM_read_data[2] => Selector381.IN3
M1_SRAM_read_data[3] => Selector260.IN3
M1_SRAM_read_data[3] => Selector276.IN3
M1_SRAM_read_data[3] => Selector284.IN3
M1_SRAM_read_data[3] => Selector300.IN3
M1_SRAM_read_data[3] => Selector316.IN3
M1_SRAM_read_data[3] => Selector332.IN3
M1_SRAM_read_data[3] => Selector348.IN3
M1_SRAM_read_data[3] => Selector364.IN3
M1_SRAM_read_data[3] => Selector380.IN3
M1_SRAM_read_data[4] => Selector259.IN3
M1_SRAM_read_data[4] => Selector275.IN3
M1_SRAM_read_data[4] => Selector283.IN3
M1_SRAM_read_data[4] => Selector299.IN3
M1_SRAM_read_data[4] => Selector315.IN3
M1_SRAM_read_data[4] => Selector331.IN3
M1_SRAM_read_data[4] => Selector347.IN3
M1_SRAM_read_data[4] => Selector363.IN3
M1_SRAM_read_data[4] => Selector379.IN3
M1_SRAM_read_data[5] => Selector258.IN3
M1_SRAM_read_data[5] => Selector274.IN3
M1_SRAM_read_data[5] => Selector282.IN3
M1_SRAM_read_data[5] => Selector298.IN3
M1_SRAM_read_data[5] => Selector314.IN3
M1_SRAM_read_data[5] => Selector330.IN3
M1_SRAM_read_data[5] => Selector346.IN3
M1_SRAM_read_data[5] => Selector362.IN3
M1_SRAM_read_data[5] => Selector378.IN3
M1_SRAM_read_data[6] => Selector257.IN3
M1_SRAM_read_data[6] => Selector273.IN3
M1_SRAM_read_data[6] => Selector281.IN3
M1_SRAM_read_data[6] => Selector297.IN3
M1_SRAM_read_data[6] => Selector313.IN3
M1_SRAM_read_data[6] => Selector329.IN3
M1_SRAM_read_data[6] => Selector345.IN3
M1_SRAM_read_data[6] => Selector361.IN3
M1_SRAM_read_data[6] => Selector377.IN3
M1_SRAM_read_data[7] => Selector256.IN3
M1_SRAM_read_data[7] => Selector272.IN3
M1_SRAM_read_data[7] => Selector280.IN3
M1_SRAM_read_data[7] => Selector296.IN3
M1_SRAM_read_data[7] => Selector312.IN3
M1_SRAM_read_data[7] => Selector328.IN3
M1_SRAM_read_data[7] => Selector344.IN3
M1_SRAM_read_data[7] => Selector360.IN3
M1_SRAM_read_data[7] => Selector376.IN3
M1_SRAM_read_data[8] => Selector255.IN3
M1_SRAM_read_data[8] => Selector271.IN3
M1_SRAM_read_data[8] => Selector295.IN3
M1_SRAM_read_data[8] => Selector311.IN3
M1_SRAM_read_data[8] => Selector327.IN3
M1_SRAM_read_data[8] => Selector343.IN3
M1_SRAM_read_data[8] => Selector359.IN3
M1_SRAM_read_data[8] => Selector375.IN3
M1_SRAM_read_data[9] => Selector254.IN3
M1_SRAM_read_data[9] => Selector270.IN3
M1_SRAM_read_data[9] => Selector294.IN3
M1_SRAM_read_data[9] => Selector310.IN3
M1_SRAM_read_data[9] => Selector326.IN3
M1_SRAM_read_data[9] => Selector342.IN3
M1_SRAM_read_data[9] => Selector358.IN3
M1_SRAM_read_data[9] => Selector374.IN3
M1_SRAM_read_data[10] => Selector253.IN3
M1_SRAM_read_data[10] => Selector269.IN3
M1_SRAM_read_data[10] => Selector293.IN3
M1_SRAM_read_data[10] => Selector309.IN3
M1_SRAM_read_data[10] => Selector325.IN3
M1_SRAM_read_data[10] => Selector341.IN3
M1_SRAM_read_data[10] => Selector357.IN3
M1_SRAM_read_data[10] => Selector373.IN3
M1_SRAM_read_data[11] => Selector252.IN3
M1_SRAM_read_data[11] => Selector268.IN3
M1_SRAM_read_data[11] => Selector292.IN3
M1_SRAM_read_data[11] => Selector308.IN3
M1_SRAM_read_data[11] => Selector324.IN3
M1_SRAM_read_data[11] => Selector340.IN3
M1_SRAM_read_data[11] => Selector356.IN3
M1_SRAM_read_data[11] => Selector372.IN3
M1_SRAM_read_data[12] => Selector251.IN3
M1_SRAM_read_data[12] => Selector267.IN3
M1_SRAM_read_data[12] => Selector291.IN3
M1_SRAM_read_data[12] => Selector307.IN3
M1_SRAM_read_data[12] => Selector323.IN3
M1_SRAM_read_data[12] => Selector339.IN3
M1_SRAM_read_data[12] => Selector355.IN3
M1_SRAM_read_data[12] => Selector371.IN3
M1_SRAM_read_data[13] => Selector250.IN3
M1_SRAM_read_data[13] => Selector266.IN3
M1_SRAM_read_data[13] => Selector290.IN3
M1_SRAM_read_data[13] => Selector306.IN3
M1_SRAM_read_data[13] => Selector322.IN3
M1_SRAM_read_data[13] => Selector338.IN3
M1_SRAM_read_data[13] => Selector354.IN3
M1_SRAM_read_data[13] => Selector370.IN3
M1_SRAM_read_data[14] => Selector249.IN3
M1_SRAM_read_data[14] => Selector265.IN3
M1_SRAM_read_data[14] => Selector289.IN3
M1_SRAM_read_data[14] => Selector305.IN3
M1_SRAM_read_data[14] => Selector321.IN3
M1_SRAM_read_data[14] => Selector337.IN3
M1_SRAM_read_data[14] => Selector353.IN3
M1_SRAM_read_data[14] => Selector369.IN3
M1_SRAM_read_data[15] => Selector248.IN3
M1_SRAM_read_data[15] => Selector264.IN3
M1_SRAM_read_data[15] => Selector288.IN3
M1_SRAM_read_data[15] => Selector304.IN3
M1_SRAM_read_data[15] => Selector320.IN3
M1_SRAM_read_data[15] => Selector336.IN3
M1_SRAM_read_data[15] => Selector352.IN3
M1_SRAM_read_data[15] => Selector368.IN3
M1_SRAM_write_data[0] <= M1_SRAM_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1_SRAM_write_data[1] <= M1_SRAM_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1_SRAM_write_data[2] <= M1_SRAM_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1_SRAM_write_data[3] <= M1_SRAM_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1_SRAM_write_data[4] <= M1_SRAM_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1_SRAM_write_data[5] <= M1_SRAM_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1_SRAM_write_data[6] <= M1_SRAM_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1_SRAM_write_data[7] <= M1_SRAM_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1_SRAM_write_data[8] <= M1_SRAM_write_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1_SRAM_write_data[9] <= M1_SRAM_write_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1_SRAM_write_data[10] <= M1_SRAM_write_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1_SRAM_write_data[11] <= M1_SRAM_write_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1_SRAM_write_data[12] <= M1_SRAM_write_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1_SRAM_write_data[13] <= M1_SRAM_write_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1_SRAM_write_data[14] <= M1_SRAM_write_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1_SRAM_write_data[15] <= M1_SRAM_write_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1_SRAM_address[0] <= M1_SRAM_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1_SRAM_address[1] <= M1_SRAM_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1_SRAM_address[2] <= M1_SRAM_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1_SRAM_address[3] <= M1_SRAM_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1_SRAM_address[4] <= M1_SRAM_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1_SRAM_address[5] <= M1_SRAM_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1_SRAM_address[6] <= M1_SRAM_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1_SRAM_address[7] <= M1_SRAM_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1_SRAM_address[8] <= M1_SRAM_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1_SRAM_address[9] <= M1_SRAM_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1_SRAM_address[10] <= M1_SRAM_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1_SRAM_address[11] <= M1_SRAM_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1_SRAM_address[12] <= M1_SRAM_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1_SRAM_address[13] <= M1_SRAM_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1_SRAM_address[14] <= M1_SRAM_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1_SRAM_address[15] <= M1_SRAM_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1_SRAM_address[16] <= M1_SRAM_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1_SRAM_address[17] <= M1_SRAM_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1_SRAM_we_n <= M1_SRAM_we_n~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|milestone2:milestone2_unit
CLOCK_50_I => CLOCK_50_I.IN3
Resetn => S_data_write_a[0].OUTPUTSELECT
Resetn => S_data_write_a[1].OUTPUTSELECT
Resetn => S_data_write_a[2].OUTPUTSELECT
Resetn => S_data_write_a[3].OUTPUTSELECT
Resetn => S_data_write_a[4].OUTPUTSELECT
Resetn => S_data_write_a[5].OUTPUTSELECT
Resetn => S_data_write_a[6].OUTPUTSELECT
Resetn => S_data_write_a[7].OUTPUTSELECT
Resetn => S_data_write_a[8].OUTPUTSELECT
Resetn => S_data_write_a[9].OUTPUTSELECT
Resetn => S_data_write_a[10].OUTPUTSELECT
Resetn => S_data_write_a[11].OUTPUTSELECT
Resetn => S_data_write_a[12].OUTPUTSELECT
Resetn => S_data_write_a[13].OUTPUTSELECT
Resetn => S_data_write_a[14].OUTPUTSELECT
Resetn => S_data_write_a[15].OUTPUTSELECT
Resetn => S_data_write_a[16].OUTPUTSELECT
Resetn => S_data_write_a[17].OUTPUTSELECT
Resetn => S_data_write_a[18].OUTPUTSELECT
Resetn => S_data_write_a[19].OUTPUTSELECT
Resetn => S_data_write_a[20].OUTPUTSELECT
Resetn => S_data_write_a[21].OUTPUTSELECT
Resetn => S_data_write_a[22].OUTPUTSELECT
Resetn => S_data_write_a[23].OUTPUTSELECT
Resetn => S_data_write_a[24].OUTPUTSELECT
Resetn => S_data_write_a[25].OUTPUTSELECT
Resetn => S_data_write_a[26].OUTPUTSELECT
Resetn => S_data_write_a[27].OUTPUTSELECT
Resetn => S_data_write_a[28].OUTPUTSELECT
Resetn => S_data_write_a[29].OUTPUTSELECT
Resetn => S_data_write_a[30].OUTPUTSELECT
Resetn => S_data_write_a[31].OUTPUTSELECT
Resetn => T_data_write_a[0].OUTPUTSELECT
Resetn => T_data_write_a[1].OUTPUTSELECT
Resetn => T_data_write_a[2].OUTPUTSELECT
Resetn => T_data_write_a[3].OUTPUTSELECT
Resetn => T_data_write_a[4].OUTPUTSELECT
Resetn => T_data_write_a[5].OUTPUTSELECT
Resetn => T_data_write_a[6].OUTPUTSELECT
Resetn => T_data_write_a[7].OUTPUTSELECT
Resetn => T_data_write_a[8].OUTPUTSELECT
Resetn => T_data_write_a[9].OUTPUTSELECT
Resetn => T_data_write_a[10].OUTPUTSELECT
Resetn => T_data_write_a[11].OUTPUTSELECT
Resetn => T_data_write_a[12].OUTPUTSELECT
Resetn => T_data_write_a[13].OUTPUTSELECT
Resetn => T_data_write_a[14].OUTPUTSELECT
Resetn => T_data_write_a[15].OUTPUTSELECT
Resetn => T_data_write_a[16].OUTPUTSELECT
Resetn => T_data_write_a[17].OUTPUTSELECT
Resetn => T_data_write_a[18].OUTPUTSELECT
Resetn => T_data_write_a[19].OUTPUTSELECT
Resetn => T_data_write_a[20].OUTPUTSELECT
Resetn => T_data_write_a[21].OUTPUTSELECT
Resetn => T_data_write_a[22].OUTPUTSELECT
Resetn => T_data_write_a[23].OUTPUTSELECT
Resetn => T_data_write_a[24].OUTPUTSELECT
Resetn => T_data_write_a[25].OUTPUTSELECT
Resetn => T_data_write_a[26].OUTPUTSELECT
Resetn => T_data_write_a[27].OUTPUTSELECT
Resetn => T_data_write_a[28].OUTPUTSELECT
Resetn => T_data_write_a[29].OUTPUTSELECT
Resetn => T_data_write_a[30].OUTPUTSELECT
Resetn => T_data_write_a[31].OUTPUTSELECT
Resetn => SP_data_write_a[0].OUTPUTSELECT
Resetn => SP_data_write_a[1].OUTPUTSELECT
Resetn => SP_data_write_a[2].OUTPUTSELECT
Resetn => SP_data_write_a[3].OUTPUTSELECT
Resetn => SP_data_write_a[4].OUTPUTSELECT
Resetn => SP_data_write_a[5].OUTPUTSELECT
Resetn => SP_data_write_a[6].OUTPUTSELECT
Resetn => SP_data_write_a[7].OUTPUTSELECT
Resetn => SP_data_write_a[8].OUTPUTSELECT
Resetn => SP_data_write_a[9].OUTPUTSELECT
Resetn => SP_data_write_a[10].OUTPUTSELECT
Resetn => SP_data_write_a[11].OUTPUTSELECT
Resetn => SP_data_write_a[12].OUTPUTSELECT
Resetn => SP_data_write_a[13].OUTPUTSELECT
Resetn => SP_data_write_a[14].OUTPUTSELECT
Resetn => SP_data_write_a[15].OUTPUTSELECT
Resetn => SP_data_write_a[16].OUTPUTSELECT
Resetn => SP_data_write_a[17].OUTPUTSELECT
Resetn => SP_data_write_a[18].OUTPUTSELECT
Resetn => SP_data_write_a[19].OUTPUTSELECT
Resetn => SP_data_write_a[20].OUTPUTSELECT
Resetn => SP_data_write_a[21].OUTPUTSELECT
Resetn => SP_data_write_a[22].OUTPUTSELECT
Resetn => SP_data_write_a[23].OUTPUTSELECT
Resetn => SP_data_write_a[24].OUTPUTSELECT
Resetn => SP_data_write_a[25].OUTPUTSELECT
Resetn => SP_data_write_a[26].OUTPUTSELECT
Resetn => SP_data_write_a[27].OUTPUTSELECT
Resetn => SP_data_write_a[28].OUTPUTSELECT
Resetn => SP_data_write_a[29].OUTPUTSELECT
Resetn => SP_data_write_a[30].OUTPUTSELECT
Resetn => SP_data_write_a[31].OUTPUTSELECT
Resetn => S_dataCol_b[0].ACLR
Resetn => S_dataCol_b[1].ACLR
Resetn => S_dataCol_b[2].ACLR
Resetn => S_dataRow_b[0].ACLR
Resetn => S_dataRow_b[1].ACLR
Resetn => S_dataRow_b[2].ACLR
Resetn => S_dataCol_a[0].ACLR
Resetn => S_dataCol_a[1].ACLR
Resetn => S_dataCol_a[2].ACLR
Resetn => S_dataRow_a[0].ACLR
Resetn => S_dataRow_a[1].ACLR
Resetn => S_dataRow_a[2].ACLR
Resetn => T_dataCol_b[0].ACLR
Resetn => T_dataCol_b[1].ACLR
Resetn => T_dataCol_b[2].ACLR
Resetn => T_dataRow_b[0].ACLR
Resetn => T_dataRow_b[1].ACLR
Resetn => T_dataRow_b[2].ACLR
Resetn => T_dataCol_a[0].ACLR
Resetn => T_dataCol_a[1].ACLR
Resetn => T_dataCol_a[2].ACLR
Resetn => T_dataRow_a[0].ACLR
Resetn => T_dataRow_a[1].ACLR
Resetn => T_dataRow_a[2].ACLR
Resetn => SP_dataCol_b[0].ACLR
Resetn => SP_dataCol_b[1].ACLR
Resetn => SP_dataCol_b[2].ACLR
Resetn => SP_dataRow_b[0].ACLR
Resetn => SP_dataRow_b[1].ACLR
Resetn => SP_dataRow_b[2].ACLR
Resetn => SP_dataCol_a[0].ACLR
Resetn => SP_dataCol_a[1].ACLR
Resetn => SP_dataCol_a[2].ACLR
Resetn => SP_dataRow_a[0].ACLR
Resetn => SP_dataRow_a[1].ACLR
Resetn => SP_dataRow_a[2].ACLR
Resetn => S_wren_b.ACLR
Resetn => S_wren_a.PRESET
Resetn => T_wren_b.ACLR
Resetn => T_wren_a.PRESET
Resetn => SP_wren_b.ACLR
Resetn => SP_wren_a.PRESET
Resetn => YUV_buffer[0].ACLR
Resetn => YUV_buffer[1].ACLR
Resetn => YUV_buffer[2].ACLR
Resetn => YUV_buffer[3].ACLR
Resetn => YUV_buffer[4].ACLR
Resetn => YUV_buffer[5].ACLR
Resetn => YUV_buffer[6].ACLR
Resetn => YUV_buffer[7].ACLR
Resetn => YUV_Y_to_UV_flag.ACLR
Resetn => YUV_dataCol[1].ACLR
Resetn => YUV_dataCol[2].ACLR
Resetn => YUV_dataRow[0].ACLR
Resetn => YUV_dataRow[1].ACLR
Resetn => YUV_dataRow[2].ACLR
Resetn => YUV_blockCol[0].ACLR
Resetn => YUV_blockCol[1].ACLR
Resetn => YUV_blockCol[2].ACLR
Resetn => YUV_blockCol[3].ACLR
Resetn => YUV_blockCol[4].ACLR
Resetn => YUV_blockCol[5].ACLR
Resetn => YUV_blockRow[0].ACLR
Resetn => YUV_blockRow[1].ACLR
Resetn => YUV_blockRow[2].ACLR
Resetn => YUV_blockRow[3].ACLR
Resetn => YUV_blockRow[4].ACLR
Resetn => YUV_blockRow[5].ACLR
Resetn => FETCH_Y_to_UV_flag.ACLR
Resetn => FETCH_dataCol[0].ACLR
Resetn => FETCH_dataCol[1].ACLR
Resetn => FETCH_dataCol[2].ACLR
Resetn => FETCH_dataRow[0].ACLR
Resetn => FETCH_dataRow[1].ACLR
Resetn => FETCH_dataRow[2].ACLR
Resetn => FETCH_blockCol[0].ACLR
Resetn => FETCH_blockCol[1].ACLR
Resetn => FETCH_blockCol[2].ACLR
Resetn => FETCH_blockCol[3].ACLR
Resetn => FETCH_blockCol[4].ACLR
Resetn => FETCH_blockCol[5].ACLR
Resetn => FETCH_blockRow[0].ACLR
Resetn => FETCH_blockRow[1].ACLR
Resetn => FETCH_blockRow[2].ACLR
Resetn => FETCH_blockRow[3].ACLR
Resetn => FETCH_blockRow[4].ACLR
Resetn => FETCH_blockRow[5].ACLR
Resetn => M2_SRAM_we_n~reg0.PRESET
Resetn => M2_end~reg0.ACLR
Resetn => M2_state~3.DATAIN
Resetn => M2_SRAM_address[17]~reg0.ENA
Resetn => M2_SRAM_address[16]~reg0.ENA
Resetn => M2_SRAM_address[15]~reg0.ENA
Resetn => M2_SRAM_address[14]~reg0.ENA
Resetn => M2_SRAM_address[13]~reg0.ENA
Resetn => M2_SRAM_address[12]~reg0.ENA
Resetn => M2_SRAM_address[11]~reg0.ENA
Resetn => M2_SRAM_address[10]~reg0.ENA
Resetn => M2_SRAM_address[9]~reg0.ENA
Resetn => M2_SRAM_address[8]~reg0.ENA
Resetn => M2_SRAM_address[7]~reg0.ENA
Resetn => M2_SRAM_address[6]~reg0.ENA
Resetn => M2_SRAM_address[5]~reg0.ENA
Resetn => M2_SRAM_address[4]~reg0.ENA
Resetn => M2_SRAM_address[3]~reg0.ENA
Resetn => M2_SRAM_address[2]~reg0.ENA
Resetn => M2_SRAM_address[1]~reg0.ENA
Resetn => M2_SRAM_address[0]~reg0.ENA
Resetn => Mult1_op_2[31].ENA
Resetn => Mult1_op_2[30].ENA
Resetn => Mult1_op_2[29].ENA
Resetn => Mult1_op_2[28].ENA
Resetn => Mult1_op_2[27].ENA
Resetn => Mult1_op_2[26].ENA
Resetn => Mult1_op_2[25].ENA
Resetn => Mult1_op_2[24].ENA
Resetn => Mult1_op_2[23].ENA
Resetn => Mult1_op_2[22].ENA
Resetn => Mult1_op_2[21].ENA
Resetn => Mult1_op_2[20].ENA
Resetn => Mult1_op_2[19].ENA
Resetn => Mult1_op_2[18].ENA
Resetn => Mult1_op_2[17].ENA
Resetn => Mult1_op_2[16].ENA
Resetn => Mult1_op_2[15].ENA
Resetn => Mult1_op_2[14].ENA
Resetn => Mult1_op_2[13].ENA
Resetn => Mult1_op_2[12].ENA
Resetn => Mult1_op_2[11].ENA
Resetn => Mult1_op_2[10].ENA
Resetn => Mult1_op_2[9].ENA
Resetn => Mult1_op_2[8].ENA
Resetn => Mult1_op_2[7].ENA
Resetn => Mult1_op_2[6].ENA
Resetn => Mult1_op_2[5].ENA
Resetn => Mult1_op_2[4].ENA
Resetn => Mult1_op_2[3].ENA
Resetn => Mult1_op_2[2].ENA
Resetn => Mult1_op_2[1].ENA
Resetn => Mult1_op_2[0].ENA
Resetn => Mult1_op_1[31].ENA
Resetn => Mult1_op_1[30].ENA
Resetn => Mult1_op_1[29].ENA
Resetn => Mult1_op_1[28].ENA
Resetn => Mult1_op_1[27].ENA
Resetn => Mult1_op_1[26].ENA
Resetn => Mult1_op_1[25].ENA
Resetn => Mult1_op_1[24].ENA
Resetn => Mult1_op_1[23].ENA
Resetn => Mult1_op_1[22].ENA
Resetn => Mult1_op_1[21].ENA
Resetn => Mult1_op_1[20].ENA
Resetn => Mult1_op_1[19].ENA
Resetn => Mult1_op_1[18].ENA
Resetn => Mult1_op_1[17].ENA
Resetn => Mult1_op_1[16].ENA
Resetn => Mult1_op_1[15].ENA
Resetn => Mult1_op_1[14].ENA
Resetn => Mult1_op_1[13].ENA
Resetn => Mult1_op_1[12].ENA
Resetn => Mult1_op_1[11].ENA
Resetn => Mult1_op_1[10].ENA
Resetn => Mult1_op_1[9].ENA
Resetn => Mult1_op_1[8].ENA
Resetn => Mult1_op_1[7].ENA
Resetn => Mult1_op_1[6].ENA
Resetn => Mult1_op_1[5].ENA
Resetn => Mult1_op_1[4].ENA
Resetn => Mult1_op_1[3].ENA
Resetn => Mult1_op_1[2].ENA
Resetn => Mult1_op_1[1].ENA
Resetn => Mult1_op_1[0].ENA
Resetn => Mult2_op_2[31].ENA
Resetn => Mult2_op_2[30].ENA
Resetn => Mult2_op_2[29].ENA
Resetn => Mult2_op_2[28].ENA
Resetn => Mult2_op_2[27].ENA
Resetn => Mult2_op_2[26].ENA
Resetn => Mult2_op_2[25].ENA
Resetn => Mult2_op_2[24].ENA
Resetn => Mult2_op_2[23].ENA
Resetn => Mult2_op_2[22].ENA
Resetn => Mult2_op_2[21].ENA
Resetn => Mult2_op_2[20].ENA
Resetn => Mult2_op_2[19].ENA
Resetn => Mult2_op_2[18].ENA
Resetn => Mult2_op_2[17].ENA
Resetn => Mult2_op_2[16].ENA
Resetn => Mult2_op_2[15].ENA
Resetn => Mult2_op_2[14].ENA
Resetn => Mult2_op_2[13].ENA
Resetn => Mult2_op_2[12].ENA
Resetn => Mult2_op_2[11].ENA
Resetn => Mult2_op_2[10].ENA
Resetn => Mult2_op_2[9].ENA
Resetn => Mult2_op_2[8].ENA
Resetn => Mult2_op_2[7].ENA
Resetn => Mult2_op_2[6].ENA
Resetn => Mult2_op_2[5].ENA
Resetn => Mult2_op_2[4].ENA
Resetn => Mult2_op_2[3].ENA
Resetn => Mult2_op_2[2].ENA
Resetn => Mult2_op_2[1].ENA
Resetn => Mult2_op_2[0].ENA
Resetn => Mult2_op_1[31].ENA
Resetn => Mult2_op_1[30].ENA
Resetn => Mult2_op_1[29].ENA
Resetn => Mult2_op_1[28].ENA
Resetn => Mult2_op_1[27].ENA
Resetn => Mult2_op_1[26].ENA
Resetn => Mult2_op_1[25].ENA
Resetn => Mult2_op_1[24].ENA
Resetn => Mult2_op_1[23].ENA
Resetn => Mult2_op_1[22].ENA
Resetn => Mult2_op_1[21].ENA
Resetn => Mult2_op_1[20].ENA
Resetn => Mult2_op_1[19].ENA
Resetn => Mult2_op_1[18].ENA
Resetn => Mult2_op_1[17].ENA
Resetn => Mult2_op_1[16].ENA
Resetn => Mult2_op_1[15].ENA
Resetn => Mult2_op_1[14].ENA
Resetn => Mult2_op_1[13].ENA
Resetn => Mult2_op_1[12].ENA
Resetn => Mult2_op_1[11].ENA
Resetn => Mult2_op_1[10].ENA
Resetn => Mult2_op_1[9].ENA
Resetn => Mult2_op_1[8].ENA
Resetn => Mult2_op_1[7].ENA
Resetn => Mult2_op_1[6].ENA
Resetn => Mult2_op_1[5].ENA
Resetn => Mult2_op_1[4].ENA
Resetn => Mult2_op_1[3].ENA
Resetn => Mult2_op_1[2].ENA
Resetn => Mult2_op_1[1].ENA
Resetn => Mult2_op_1[0].ENA
Resetn => Mult3_op_2[31].ENA
Resetn => Mult3_op_2[30].ENA
Resetn => Mult3_op_2[29].ENA
Resetn => Mult3_op_2[28].ENA
Resetn => Mult3_op_2[27].ENA
Resetn => Mult3_op_2[26].ENA
Resetn => Mult3_op_2[25].ENA
Resetn => Mult3_op_2[24].ENA
Resetn => Mult3_op_2[23].ENA
Resetn => Mult3_op_2[22].ENA
Resetn => Mult3_op_2[21].ENA
Resetn => Mult3_op_2[20].ENA
Resetn => Mult3_op_2[19].ENA
Resetn => Mult3_op_2[18].ENA
Resetn => Mult3_op_2[17].ENA
Resetn => Mult3_op_2[16].ENA
Resetn => Mult3_op_2[15].ENA
Resetn => Mult3_op_2[14].ENA
Resetn => Mult3_op_2[13].ENA
Resetn => Mult3_op_2[12].ENA
Resetn => Mult3_op_2[11].ENA
Resetn => Mult3_op_2[10].ENA
Resetn => Mult3_op_2[9].ENA
Resetn => Mult3_op_2[8].ENA
Resetn => Mult3_op_2[7].ENA
Resetn => Mult3_op_2[6].ENA
Resetn => Mult3_op_2[5].ENA
Resetn => Mult3_op_2[4].ENA
Resetn => Mult3_op_2[3].ENA
Resetn => Mult3_op_2[2].ENA
Resetn => Mult3_op_2[1].ENA
Resetn => Mult3_op_2[0].ENA
Resetn => Mult3_op_1[31].ENA
Resetn => Mult3_op_1[30].ENA
Resetn => Mult3_op_1[29].ENA
Resetn => Mult3_op_1[28].ENA
Resetn => Mult3_op_1[27].ENA
Resetn => Mult3_op_1[26].ENA
Resetn => Mult3_op_1[25].ENA
Resetn => Mult3_op_1[24].ENA
Resetn => Mult3_op_1[23].ENA
Resetn => Mult3_op_1[22].ENA
Resetn => Mult3_op_1[21].ENA
Resetn => Mult3_op_1[20].ENA
Resetn => Mult3_op_1[19].ENA
Resetn => Mult3_op_1[18].ENA
Resetn => Mult3_op_1[17].ENA
Resetn => Mult3_op_1[16].ENA
Resetn => Mult3_op_1[15].ENA
Resetn => Mult3_op_1[14].ENA
Resetn => Mult3_op_1[13].ENA
Resetn => Mult3_op_1[12].ENA
Resetn => Mult3_op_1[11].ENA
Resetn => Mult3_op_1[10].ENA
Resetn => Mult3_op_1[9].ENA
Resetn => Mult3_op_1[8].ENA
Resetn => Mult3_op_1[7].ENA
Resetn => Mult3_op_1[6].ENA
Resetn => Mult3_op_1[5].ENA
Resetn => Mult3_op_1[4].ENA
Resetn => Mult3_op_1[3].ENA
Resetn => Mult3_op_1[2].ENA
Resetn => Mult3_op_1[1].ENA
Resetn => Mult3_op_1[0].ENA
Resetn => Mult4_op_2[31].ENA
Resetn => Mult4_op_2[30].ENA
Resetn => Mult4_op_2[29].ENA
Resetn => Mult4_op_2[28].ENA
Resetn => Mult4_op_2[27].ENA
Resetn => Mult4_op_2[26].ENA
Resetn => Mult4_op_2[25].ENA
Resetn => Mult4_op_2[24].ENA
Resetn => Mult4_op_2[23].ENA
Resetn => Mult4_op_2[22].ENA
Resetn => Mult4_op_2[21].ENA
Resetn => Mult4_op_2[20].ENA
Resetn => Mult4_op_2[19].ENA
Resetn => Mult4_op_2[18].ENA
Resetn => Mult4_op_2[17].ENA
Resetn => Mult4_op_2[16].ENA
Resetn => Mult4_op_2[15].ENA
Resetn => Mult4_op_2[14].ENA
Resetn => Mult4_op_2[13].ENA
Resetn => Mult4_op_2[12].ENA
Resetn => Mult4_op_2[11].ENA
Resetn => Mult4_op_2[10].ENA
Resetn => Mult4_op_2[9].ENA
Resetn => Mult4_op_2[8].ENA
Resetn => Mult4_op_2[7].ENA
Resetn => Mult4_op_2[6].ENA
Resetn => Mult4_op_2[5].ENA
Resetn => Mult4_op_2[4].ENA
Resetn => Mult4_op_2[3].ENA
Resetn => Mult4_op_2[2].ENA
Resetn => Mult4_op_2[1].ENA
Resetn => Mult4_op_2[0].ENA
Resetn => Mult4_op_1[31].ENA
Resetn => Mult4_op_1[30].ENA
Resetn => Mult4_op_1[29].ENA
Resetn => Mult4_op_1[28].ENA
Resetn => Mult4_op_1[27].ENA
Resetn => Mult4_op_1[26].ENA
Resetn => Mult4_op_1[25].ENA
Resetn => Mult4_op_1[24].ENA
Resetn => Mult4_op_1[23].ENA
Resetn => Mult4_op_1[22].ENA
Resetn => Mult4_op_1[21].ENA
Resetn => Mult4_op_1[20].ENA
Resetn => Mult4_op_1[19].ENA
Resetn => Mult4_op_1[18].ENA
Resetn => Mult4_op_1[17].ENA
Resetn => Mult4_op_1[16].ENA
Resetn => Mult4_op_1[15].ENA
Resetn => Mult4_op_1[14].ENA
Resetn => Mult4_op_1[13].ENA
Resetn => Mult4_op_1[12].ENA
Resetn => Mult4_op_1[11].ENA
Resetn => Mult4_op_1[10].ENA
Resetn => Mult4_op_1[9].ENA
Resetn => Mult4_op_1[8].ENA
Resetn => Mult4_op_1[7].ENA
Resetn => Mult4_op_1[6].ENA
Resetn => Mult4_op_1[5].ENA
Resetn => Mult4_op_1[4].ENA
Resetn => Mult4_op_1[3].ENA
Resetn => Mult4_op_1[2].ENA
Resetn => Mult4_op_1[1].ENA
Resetn => Mult4_op_1[0].ENA
Resetn => Mult1_sum[31].ENA
Resetn => Mult1_sum[30].ENA
Resetn => Mult1_sum[29].ENA
Resetn => Mult1_sum[28].ENA
Resetn => Mult1_sum[27].ENA
Resetn => Mult1_sum[26].ENA
Resetn => Mult1_sum[25].ENA
Resetn => Mult1_sum[24].ENA
Resetn => Mult1_sum[23].ENA
Resetn => Mult1_sum[22].ENA
Resetn => Mult1_sum[21].ENA
Resetn => Mult1_sum[20].ENA
Resetn => Mult1_sum[19].ENA
Resetn => Mult1_sum[18].ENA
Resetn => Mult1_sum[17].ENA
Resetn => Mult1_sum[16].ENA
Resetn => Mult1_sum[15].ENA
Resetn => Mult1_sum[14].ENA
Resetn => Mult1_sum[13].ENA
Resetn => Mult1_sum[12].ENA
Resetn => Mult1_sum[11].ENA
Resetn => Mult1_sum[10].ENA
Resetn => Mult1_sum[9].ENA
Resetn => Mult1_sum[8].ENA
Resetn => Mult1_sum[7].ENA
Resetn => Mult1_sum[6].ENA
Resetn => Mult1_sum[5].ENA
Resetn => Mult1_sum[4].ENA
Resetn => Mult1_sum[3].ENA
Resetn => Mult1_sum[2].ENA
Resetn => Mult1_sum[1].ENA
Resetn => Mult1_sum[0].ENA
Resetn => Mult2_sum[31].ENA
Resetn => Mult2_sum[30].ENA
Resetn => Mult2_sum[29].ENA
Resetn => Mult2_sum[28].ENA
Resetn => Mult2_sum[27].ENA
Resetn => Mult2_sum[26].ENA
Resetn => Mult2_sum[25].ENA
Resetn => Mult2_sum[24].ENA
Resetn => Mult2_sum[23].ENA
Resetn => Mult2_sum[22].ENA
Resetn => Mult2_sum[21].ENA
Resetn => Mult2_sum[20].ENA
Resetn => Mult2_sum[19].ENA
Resetn => Mult2_sum[18].ENA
Resetn => Mult2_sum[17].ENA
Resetn => Mult2_sum[16].ENA
Resetn => Mult2_sum[15].ENA
Resetn => Mult2_sum[14].ENA
Resetn => Mult2_sum[13].ENA
Resetn => Mult2_sum[12].ENA
Resetn => Mult2_sum[11].ENA
Resetn => Mult2_sum[10].ENA
Resetn => Mult2_sum[9].ENA
Resetn => Mult2_sum[8].ENA
Resetn => Mult2_sum[7].ENA
Resetn => Mult2_sum[6].ENA
Resetn => Mult2_sum[5].ENA
Resetn => Mult2_sum[4].ENA
Resetn => Mult2_sum[3].ENA
Resetn => Mult2_sum[2].ENA
Resetn => Mult2_sum[1].ENA
Resetn => Mult2_sum[0].ENA
Resetn => Mult3_sum[31].ENA
Resetn => Mult3_sum[30].ENA
Resetn => Mult3_sum[29].ENA
Resetn => Mult3_sum[28].ENA
Resetn => Mult3_sum[27].ENA
Resetn => Mult3_sum[26].ENA
Resetn => Mult3_sum[25].ENA
Resetn => Mult3_sum[24].ENA
Resetn => Mult3_sum[23].ENA
Resetn => Mult3_sum[22].ENA
Resetn => Mult3_sum[21].ENA
Resetn => Mult3_sum[20].ENA
Resetn => Mult3_sum[19].ENA
Resetn => Mult3_sum[18].ENA
Resetn => Mult3_sum[17].ENA
Resetn => Mult3_sum[16].ENA
Resetn => Mult3_sum[15].ENA
Resetn => Mult3_sum[14].ENA
Resetn => Mult3_sum[13].ENA
Resetn => Mult3_sum[12].ENA
Resetn => Mult3_sum[11].ENA
Resetn => Mult3_sum[10].ENA
Resetn => Mult3_sum[9].ENA
Resetn => Mult3_sum[8].ENA
Resetn => Mult3_sum[7].ENA
Resetn => Mult3_sum[6].ENA
Resetn => Mult3_sum[5].ENA
Resetn => Mult3_sum[4].ENA
Resetn => Mult3_sum[3].ENA
Resetn => Mult3_sum[2].ENA
Resetn => Mult3_sum[1].ENA
Resetn => Mult3_sum[0].ENA
Resetn => Mult4_sum[31].ENA
Resetn => Mult4_sum[30].ENA
Resetn => Mult4_sum[29].ENA
Resetn => Mult4_sum[28].ENA
Resetn => Mult4_sum[27].ENA
Resetn => Mult4_sum[26].ENA
Resetn => Mult4_sum[25].ENA
Resetn => Mult4_sum[24].ENA
Resetn => Mult4_sum[23].ENA
Resetn => Mult4_sum[22].ENA
Resetn => Mult4_sum[21].ENA
Resetn => Mult4_sum[20].ENA
Resetn => Mult4_sum[19].ENA
Resetn => Mult4_sum[18].ENA
Resetn => Mult4_sum[17].ENA
Resetn => Mult4_sum[16].ENA
Resetn => Mult4_sum[15].ENA
Resetn => Mult4_sum[14].ENA
Resetn => Mult4_sum[13].ENA
Resetn => Mult4_sum[12].ENA
Resetn => Mult4_sum[11].ENA
Resetn => Mult4_sum[10].ENA
Resetn => Mult4_sum[9].ENA
Resetn => Mult4_sum[8].ENA
Resetn => Mult4_sum[7].ENA
Resetn => Mult4_sum[6].ENA
Resetn => Mult4_sum[5].ENA
Resetn => Mult4_sum[4].ENA
Resetn => Mult4_sum[3].ENA
Resetn => Mult4_sum[2].ENA
Resetn => Mult4_sum[1].ENA
Resetn => Mult4_sum[0].ENA
Resetn => Mult1_buff[31].ENA
Resetn => Mult1_buff[30].ENA
Resetn => Mult1_buff[29].ENA
Resetn => Mult1_buff[28].ENA
Resetn => Mult1_buff[27].ENA
Resetn => Mult1_buff[26].ENA
Resetn => Mult1_buff[25].ENA
Resetn => Mult1_buff[24].ENA
Resetn => Mult1_buff[23].ENA
Resetn => Mult1_buff[22].ENA
Resetn => Mult1_buff[21].ENA
Resetn => Mult1_buff[20].ENA
Resetn => Mult1_buff[19].ENA
Resetn => Mult1_buff[18].ENA
Resetn => Mult1_buff[17].ENA
Resetn => Mult1_buff[16].ENA
Resetn => Mult1_buff[15].ENA
Resetn => Mult1_buff[14].ENA
Resetn => Mult1_buff[13].ENA
Resetn => Mult1_buff[12].ENA
Resetn => Mult1_buff[11].ENA
Resetn => Mult1_buff[10].ENA
Resetn => Mult1_buff[9].ENA
Resetn => Mult1_buff[8].ENA
Resetn => Mult1_buff[7].ENA
Resetn => Mult1_buff[6].ENA
Resetn => Mult1_buff[5].ENA
Resetn => Mult1_buff[4].ENA
Resetn => Mult1_buff[3].ENA
Resetn => Mult1_buff[2].ENA
Resetn => Mult1_buff[1].ENA
Resetn => Mult1_buff[0].ENA
Resetn => Mult2_buff[31].ENA
Resetn => Mult2_buff[30].ENA
Resetn => Mult2_buff[29].ENA
Resetn => Mult2_buff[28].ENA
Resetn => Mult2_buff[27].ENA
Resetn => Mult2_buff[26].ENA
Resetn => Mult2_buff[25].ENA
Resetn => Mult2_buff[24].ENA
Resetn => Mult2_buff[23].ENA
Resetn => Mult2_buff[22].ENA
Resetn => Mult2_buff[21].ENA
Resetn => Mult2_buff[20].ENA
Resetn => Mult2_buff[19].ENA
Resetn => Mult2_buff[18].ENA
Resetn => Mult2_buff[17].ENA
Resetn => Mult2_buff[16].ENA
Resetn => Mult2_buff[15].ENA
Resetn => Mult2_buff[14].ENA
Resetn => Mult2_buff[13].ENA
Resetn => Mult2_buff[12].ENA
Resetn => Mult2_buff[11].ENA
Resetn => Mult2_buff[10].ENA
Resetn => Mult2_buff[9].ENA
Resetn => Mult2_buff[8].ENA
Resetn => Mult2_buff[7].ENA
Resetn => Mult2_buff[6].ENA
Resetn => Mult2_buff[5].ENA
Resetn => Mult2_buff[4].ENA
Resetn => Mult2_buff[3].ENA
Resetn => Mult2_buff[2].ENA
Resetn => Mult2_buff[1].ENA
Resetn => Mult2_buff[0].ENA
Resetn => Mult3_buff[31].ENA
Resetn => Mult3_buff[30].ENA
Resetn => Mult3_buff[29].ENA
Resetn => Mult3_buff[28].ENA
Resetn => Mult3_buff[27].ENA
Resetn => Mult3_buff[26].ENA
Resetn => Mult3_buff[25].ENA
Resetn => Mult3_buff[24].ENA
Resetn => Mult3_buff[23].ENA
Resetn => Mult3_buff[22].ENA
Resetn => Mult3_buff[21].ENA
Resetn => Mult3_buff[20].ENA
Resetn => Mult3_buff[19].ENA
Resetn => Mult3_buff[18].ENA
Resetn => Mult3_buff[17].ENA
Resetn => Mult3_buff[16].ENA
Resetn => Mult3_buff[15].ENA
Resetn => Mult3_buff[14].ENA
Resetn => Mult3_buff[13].ENA
Resetn => Mult3_buff[12].ENA
Resetn => Mult3_buff[11].ENA
Resetn => Mult3_buff[10].ENA
Resetn => Mult3_buff[9].ENA
Resetn => Mult3_buff[8].ENA
Resetn => Mult3_buff[7].ENA
Resetn => Mult3_buff[6].ENA
Resetn => Mult3_buff[5].ENA
Resetn => Mult3_buff[4].ENA
Resetn => Mult3_buff[3].ENA
Resetn => Mult3_buff[2].ENA
Resetn => Mult3_buff[1].ENA
Resetn => Mult3_buff[0].ENA
Resetn => Mult4_buff[31].ENA
Resetn => Mult4_buff[30].ENA
Resetn => Mult4_buff[29].ENA
Resetn => Mult4_buff[28].ENA
Resetn => Mult4_buff[27].ENA
Resetn => Mult4_buff[26].ENA
Resetn => Mult4_buff[25].ENA
Resetn => Mult4_buff[24].ENA
Resetn => Mult4_buff[23].ENA
Resetn => Mult4_buff[22].ENA
Resetn => Mult4_buff[21].ENA
Resetn => Mult4_buff[20].ENA
Resetn => Mult4_buff[19].ENA
Resetn => Mult4_buff[18].ENA
Resetn => Mult4_buff[17].ENA
Resetn => Mult4_buff[16].ENA
Resetn => Mult4_buff[15].ENA
Resetn => Mult4_buff[14].ENA
Resetn => Mult4_buff[13].ENA
Resetn => Mult4_buff[12].ENA
Resetn => Mult4_buff[11].ENA
Resetn => Mult4_buff[10].ENA
Resetn => Mult4_buff[9].ENA
Resetn => Mult4_buff[8].ENA
Resetn => Mult4_buff[7].ENA
Resetn => Mult4_buff[6].ENA
Resetn => Mult4_buff[5].ENA
Resetn => Mult4_buff[4].ENA
Resetn => Mult4_buff[3].ENA
Resetn => Mult4_buff[2].ENA
Resetn => Mult4_buff[1].ENA
Resetn => Mult4_buff[0].ENA
Resetn => M2_SRAM_write_data[15]~reg0.ENA
Resetn => M2_SRAM_write_data[14]~reg0.ENA
Resetn => M2_SRAM_write_data[13]~reg0.ENA
Resetn => M2_SRAM_write_data[12]~reg0.ENA
Resetn => M2_SRAM_write_data[11]~reg0.ENA
Resetn => M2_SRAM_write_data[10]~reg0.ENA
Resetn => M2_SRAM_write_data[9]~reg0.ENA
Resetn => M2_SRAM_write_data[8]~reg0.ENA
Resetn => M2_SRAM_write_data[7]~reg0.ENA
Resetn => M2_SRAM_write_data[6]~reg0.ENA
Resetn => M2_SRAM_write_data[5]~reg0.ENA
Resetn => M2_SRAM_write_data[4]~reg0.ENA
Resetn => M2_SRAM_write_data[3]~reg0.ENA
Resetn => M2_SRAM_write_data[2]~reg0.ENA
Resetn => M2_SRAM_write_data[1]~reg0.ENA
Resetn => M2_SRAM_write_data[0]~reg0.ENA
M2_start => always0.IN1
M2_end <= M2_end~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_read_data[0] => SP_data_write_a.DATAB
M2_SRAM_read_data[1] => SP_data_write_a.DATAB
M2_SRAM_read_data[2] => SP_data_write_a.DATAB
M2_SRAM_read_data[3] => SP_data_write_a.DATAB
M2_SRAM_read_data[4] => SP_data_write_a.DATAB
M2_SRAM_read_data[5] => SP_data_write_a.DATAB
M2_SRAM_read_data[6] => SP_data_write_a.DATAB
M2_SRAM_read_data[7] => SP_data_write_a.DATAB
M2_SRAM_read_data[8] => SP_data_write_a.DATAB
M2_SRAM_read_data[9] => SP_data_write_a.DATAB
M2_SRAM_read_data[10] => SP_data_write_a.DATAB
M2_SRAM_read_data[11] => SP_data_write_a.DATAB
M2_SRAM_read_data[12] => SP_data_write_a.DATAB
M2_SRAM_read_data[13] => SP_data_write_a.DATAB
M2_SRAM_read_data[14] => SP_data_write_a.DATAB
M2_SRAM_read_data[15] => SP_data_write_a.DATAB
M2_SRAM_write_data[0] <= M2_SRAM_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_write_data[1] <= M2_SRAM_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_write_data[2] <= M2_SRAM_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_write_data[3] <= M2_SRAM_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_write_data[4] <= M2_SRAM_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_write_data[5] <= M2_SRAM_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_write_data[6] <= M2_SRAM_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_write_data[7] <= M2_SRAM_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_write_data[8] <= M2_SRAM_write_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_write_data[9] <= M2_SRAM_write_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_write_data[10] <= M2_SRAM_write_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_write_data[11] <= M2_SRAM_write_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_write_data[12] <= M2_SRAM_write_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_write_data[13] <= M2_SRAM_write_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_write_data[14] <= M2_SRAM_write_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_write_data[15] <= M2_SRAM_write_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_address[0] <= M2_SRAM_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_address[1] <= M2_SRAM_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_address[2] <= M2_SRAM_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_address[3] <= M2_SRAM_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_address[4] <= M2_SRAM_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_address[5] <= M2_SRAM_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_address[6] <= M2_SRAM_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_address[7] <= M2_SRAM_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_address[8] <= M2_SRAM_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_address[9] <= M2_SRAM_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_address[10] <= M2_SRAM_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_address[11] <= M2_SRAM_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_address[12] <= M2_SRAM_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_address[13] <= M2_SRAM_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_address[14] <= M2_SRAM_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_address[15] <= M2_SRAM_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_address[16] <= M2_SRAM_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_address[17] <= M2_SRAM_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_SRAM_we_n <= M2_SRAM_we_n~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|project|milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component
wren_a => altsyncram_tq92:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_tq92:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_tq92:auto_generated.data_a[0]
data_a[1] => altsyncram_tq92:auto_generated.data_a[1]
data_a[2] => altsyncram_tq92:auto_generated.data_a[2]
data_a[3] => altsyncram_tq92:auto_generated.data_a[3]
data_a[4] => altsyncram_tq92:auto_generated.data_a[4]
data_a[5] => altsyncram_tq92:auto_generated.data_a[5]
data_a[6] => altsyncram_tq92:auto_generated.data_a[6]
data_a[7] => altsyncram_tq92:auto_generated.data_a[7]
data_a[8] => altsyncram_tq92:auto_generated.data_a[8]
data_a[9] => altsyncram_tq92:auto_generated.data_a[9]
data_a[10] => altsyncram_tq92:auto_generated.data_a[10]
data_a[11] => altsyncram_tq92:auto_generated.data_a[11]
data_a[12] => altsyncram_tq92:auto_generated.data_a[12]
data_a[13] => altsyncram_tq92:auto_generated.data_a[13]
data_a[14] => altsyncram_tq92:auto_generated.data_a[14]
data_a[15] => altsyncram_tq92:auto_generated.data_a[15]
data_a[16] => altsyncram_tq92:auto_generated.data_a[16]
data_a[17] => altsyncram_tq92:auto_generated.data_a[17]
data_a[18] => altsyncram_tq92:auto_generated.data_a[18]
data_a[19] => altsyncram_tq92:auto_generated.data_a[19]
data_a[20] => altsyncram_tq92:auto_generated.data_a[20]
data_a[21] => altsyncram_tq92:auto_generated.data_a[21]
data_a[22] => altsyncram_tq92:auto_generated.data_a[22]
data_a[23] => altsyncram_tq92:auto_generated.data_a[23]
data_a[24] => altsyncram_tq92:auto_generated.data_a[24]
data_a[25] => altsyncram_tq92:auto_generated.data_a[25]
data_a[26] => altsyncram_tq92:auto_generated.data_a[26]
data_a[27] => altsyncram_tq92:auto_generated.data_a[27]
data_a[28] => altsyncram_tq92:auto_generated.data_a[28]
data_a[29] => altsyncram_tq92:auto_generated.data_a[29]
data_a[30] => altsyncram_tq92:auto_generated.data_a[30]
data_a[31] => altsyncram_tq92:auto_generated.data_a[31]
data_b[0] => altsyncram_tq92:auto_generated.data_b[0]
data_b[1] => altsyncram_tq92:auto_generated.data_b[1]
data_b[2] => altsyncram_tq92:auto_generated.data_b[2]
data_b[3] => altsyncram_tq92:auto_generated.data_b[3]
data_b[4] => altsyncram_tq92:auto_generated.data_b[4]
data_b[5] => altsyncram_tq92:auto_generated.data_b[5]
data_b[6] => altsyncram_tq92:auto_generated.data_b[6]
data_b[7] => altsyncram_tq92:auto_generated.data_b[7]
data_b[8] => altsyncram_tq92:auto_generated.data_b[8]
data_b[9] => altsyncram_tq92:auto_generated.data_b[9]
data_b[10] => altsyncram_tq92:auto_generated.data_b[10]
data_b[11] => altsyncram_tq92:auto_generated.data_b[11]
data_b[12] => altsyncram_tq92:auto_generated.data_b[12]
data_b[13] => altsyncram_tq92:auto_generated.data_b[13]
data_b[14] => altsyncram_tq92:auto_generated.data_b[14]
data_b[15] => altsyncram_tq92:auto_generated.data_b[15]
data_b[16] => altsyncram_tq92:auto_generated.data_b[16]
data_b[17] => altsyncram_tq92:auto_generated.data_b[17]
data_b[18] => altsyncram_tq92:auto_generated.data_b[18]
data_b[19] => altsyncram_tq92:auto_generated.data_b[19]
data_b[20] => altsyncram_tq92:auto_generated.data_b[20]
data_b[21] => altsyncram_tq92:auto_generated.data_b[21]
data_b[22] => altsyncram_tq92:auto_generated.data_b[22]
data_b[23] => altsyncram_tq92:auto_generated.data_b[23]
data_b[24] => altsyncram_tq92:auto_generated.data_b[24]
data_b[25] => altsyncram_tq92:auto_generated.data_b[25]
data_b[26] => altsyncram_tq92:auto_generated.data_b[26]
data_b[27] => altsyncram_tq92:auto_generated.data_b[27]
data_b[28] => altsyncram_tq92:auto_generated.data_b[28]
data_b[29] => altsyncram_tq92:auto_generated.data_b[29]
data_b[30] => altsyncram_tq92:auto_generated.data_b[30]
data_b[31] => altsyncram_tq92:auto_generated.data_b[31]
address_a[0] => altsyncram_tq92:auto_generated.address_a[0]
address_a[1] => altsyncram_tq92:auto_generated.address_a[1]
address_a[2] => altsyncram_tq92:auto_generated.address_a[2]
address_a[3] => altsyncram_tq92:auto_generated.address_a[3]
address_a[4] => altsyncram_tq92:auto_generated.address_a[4]
address_a[5] => altsyncram_tq92:auto_generated.address_a[5]
address_a[6] => altsyncram_tq92:auto_generated.address_a[6]
address_b[0] => altsyncram_tq92:auto_generated.address_b[0]
address_b[1] => altsyncram_tq92:auto_generated.address_b[1]
address_b[2] => altsyncram_tq92:auto_generated.address_b[2]
address_b[3] => altsyncram_tq92:auto_generated.address_b[3]
address_b[4] => altsyncram_tq92:auto_generated.address_b[4]
address_b[5] => altsyncram_tq92:auto_generated.address_b[5]
address_b[6] => altsyncram_tq92:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tq92:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tq92:auto_generated.q_a[0]
q_a[1] <= altsyncram_tq92:auto_generated.q_a[1]
q_a[2] <= altsyncram_tq92:auto_generated.q_a[2]
q_a[3] <= altsyncram_tq92:auto_generated.q_a[3]
q_a[4] <= altsyncram_tq92:auto_generated.q_a[4]
q_a[5] <= altsyncram_tq92:auto_generated.q_a[5]
q_a[6] <= altsyncram_tq92:auto_generated.q_a[6]
q_a[7] <= altsyncram_tq92:auto_generated.q_a[7]
q_a[8] <= altsyncram_tq92:auto_generated.q_a[8]
q_a[9] <= altsyncram_tq92:auto_generated.q_a[9]
q_a[10] <= altsyncram_tq92:auto_generated.q_a[10]
q_a[11] <= altsyncram_tq92:auto_generated.q_a[11]
q_a[12] <= altsyncram_tq92:auto_generated.q_a[12]
q_a[13] <= altsyncram_tq92:auto_generated.q_a[13]
q_a[14] <= altsyncram_tq92:auto_generated.q_a[14]
q_a[15] <= altsyncram_tq92:auto_generated.q_a[15]
q_a[16] <= altsyncram_tq92:auto_generated.q_a[16]
q_a[17] <= altsyncram_tq92:auto_generated.q_a[17]
q_a[18] <= altsyncram_tq92:auto_generated.q_a[18]
q_a[19] <= altsyncram_tq92:auto_generated.q_a[19]
q_a[20] <= altsyncram_tq92:auto_generated.q_a[20]
q_a[21] <= altsyncram_tq92:auto_generated.q_a[21]
q_a[22] <= altsyncram_tq92:auto_generated.q_a[22]
q_a[23] <= altsyncram_tq92:auto_generated.q_a[23]
q_a[24] <= altsyncram_tq92:auto_generated.q_a[24]
q_a[25] <= altsyncram_tq92:auto_generated.q_a[25]
q_a[26] <= altsyncram_tq92:auto_generated.q_a[26]
q_a[27] <= altsyncram_tq92:auto_generated.q_a[27]
q_a[28] <= altsyncram_tq92:auto_generated.q_a[28]
q_a[29] <= altsyncram_tq92:auto_generated.q_a[29]
q_a[30] <= altsyncram_tq92:auto_generated.q_a[30]
q_a[31] <= altsyncram_tq92:auto_generated.q_a[31]
q_b[0] <= altsyncram_tq92:auto_generated.q_b[0]
q_b[1] <= altsyncram_tq92:auto_generated.q_b[1]
q_b[2] <= altsyncram_tq92:auto_generated.q_b[2]
q_b[3] <= altsyncram_tq92:auto_generated.q_b[3]
q_b[4] <= altsyncram_tq92:auto_generated.q_b[4]
q_b[5] <= altsyncram_tq92:auto_generated.q_b[5]
q_b[6] <= altsyncram_tq92:auto_generated.q_b[6]
q_b[7] <= altsyncram_tq92:auto_generated.q_b[7]
q_b[8] <= altsyncram_tq92:auto_generated.q_b[8]
q_b[9] <= altsyncram_tq92:auto_generated.q_b[9]
q_b[10] <= altsyncram_tq92:auto_generated.q_b[10]
q_b[11] <= altsyncram_tq92:auto_generated.q_b[11]
q_b[12] <= altsyncram_tq92:auto_generated.q_b[12]
q_b[13] <= altsyncram_tq92:auto_generated.q_b[13]
q_b[14] <= altsyncram_tq92:auto_generated.q_b[14]
q_b[15] <= altsyncram_tq92:auto_generated.q_b[15]
q_b[16] <= altsyncram_tq92:auto_generated.q_b[16]
q_b[17] <= altsyncram_tq92:auto_generated.q_b[17]
q_b[18] <= altsyncram_tq92:auto_generated.q_b[18]
q_b[19] <= altsyncram_tq92:auto_generated.q_b[19]
q_b[20] <= altsyncram_tq92:auto_generated.q_b[20]
q_b[21] <= altsyncram_tq92:auto_generated.q_b[21]
q_b[22] <= altsyncram_tq92:auto_generated.q_b[22]
q_b[23] <= altsyncram_tq92:auto_generated.q_b[23]
q_b[24] <= altsyncram_tq92:auto_generated.q_b[24]
q_b[25] <= altsyncram_tq92:auto_generated.q_b[25]
q_b[26] <= altsyncram_tq92:auto_generated.q_b[26]
q_b[27] <= altsyncram_tq92:auto_generated.q_b[27]
q_b[28] <= altsyncram_tq92:auto_generated.q_b[28]
q_b[29] <= altsyncram_tq92:auto_generated.q_b[29]
q_b[30] <= altsyncram_tq92:auto_generated.q_b[30]
q_b[31] <= altsyncram_tq92:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|project|milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM0_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE


|project|milestone2:milestone2_unit|dual_port_RAM1:dual_port_RAM1_inst1
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|project|milestone2:milestone2_unit|dual_port_RAM1:dual_port_RAM1_inst1|altsyncram:altsyncram_component
wren_a => altsyncram_tq92:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_tq92:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_tq92:auto_generated.data_a[0]
data_a[1] => altsyncram_tq92:auto_generated.data_a[1]
data_a[2] => altsyncram_tq92:auto_generated.data_a[2]
data_a[3] => altsyncram_tq92:auto_generated.data_a[3]
data_a[4] => altsyncram_tq92:auto_generated.data_a[4]
data_a[5] => altsyncram_tq92:auto_generated.data_a[5]
data_a[6] => altsyncram_tq92:auto_generated.data_a[6]
data_a[7] => altsyncram_tq92:auto_generated.data_a[7]
data_a[8] => altsyncram_tq92:auto_generated.data_a[8]
data_a[9] => altsyncram_tq92:auto_generated.data_a[9]
data_a[10] => altsyncram_tq92:auto_generated.data_a[10]
data_a[11] => altsyncram_tq92:auto_generated.data_a[11]
data_a[12] => altsyncram_tq92:auto_generated.data_a[12]
data_a[13] => altsyncram_tq92:auto_generated.data_a[13]
data_a[14] => altsyncram_tq92:auto_generated.data_a[14]
data_a[15] => altsyncram_tq92:auto_generated.data_a[15]
data_a[16] => altsyncram_tq92:auto_generated.data_a[16]
data_a[17] => altsyncram_tq92:auto_generated.data_a[17]
data_a[18] => altsyncram_tq92:auto_generated.data_a[18]
data_a[19] => altsyncram_tq92:auto_generated.data_a[19]
data_a[20] => altsyncram_tq92:auto_generated.data_a[20]
data_a[21] => altsyncram_tq92:auto_generated.data_a[21]
data_a[22] => altsyncram_tq92:auto_generated.data_a[22]
data_a[23] => altsyncram_tq92:auto_generated.data_a[23]
data_a[24] => altsyncram_tq92:auto_generated.data_a[24]
data_a[25] => altsyncram_tq92:auto_generated.data_a[25]
data_a[26] => altsyncram_tq92:auto_generated.data_a[26]
data_a[27] => altsyncram_tq92:auto_generated.data_a[27]
data_a[28] => altsyncram_tq92:auto_generated.data_a[28]
data_a[29] => altsyncram_tq92:auto_generated.data_a[29]
data_a[30] => altsyncram_tq92:auto_generated.data_a[30]
data_a[31] => altsyncram_tq92:auto_generated.data_a[31]
data_b[0] => altsyncram_tq92:auto_generated.data_b[0]
data_b[1] => altsyncram_tq92:auto_generated.data_b[1]
data_b[2] => altsyncram_tq92:auto_generated.data_b[2]
data_b[3] => altsyncram_tq92:auto_generated.data_b[3]
data_b[4] => altsyncram_tq92:auto_generated.data_b[4]
data_b[5] => altsyncram_tq92:auto_generated.data_b[5]
data_b[6] => altsyncram_tq92:auto_generated.data_b[6]
data_b[7] => altsyncram_tq92:auto_generated.data_b[7]
data_b[8] => altsyncram_tq92:auto_generated.data_b[8]
data_b[9] => altsyncram_tq92:auto_generated.data_b[9]
data_b[10] => altsyncram_tq92:auto_generated.data_b[10]
data_b[11] => altsyncram_tq92:auto_generated.data_b[11]
data_b[12] => altsyncram_tq92:auto_generated.data_b[12]
data_b[13] => altsyncram_tq92:auto_generated.data_b[13]
data_b[14] => altsyncram_tq92:auto_generated.data_b[14]
data_b[15] => altsyncram_tq92:auto_generated.data_b[15]
data_b[16] => altsyncram_tq92:auto_generated.data_b[16]
data_b[17] => altsyncram_tq92:auto_generated.data_b[17]
data_b[18] => altsyncram_tq92:auto_generated.data_b[18]
data_b[19] => altsyncram_tq92:auto_generated.data_b[19]
data_b[20] => altsyncram_tq92:auto_generated.data_b[20]
data_b[21] => altsyncram_tq92:auto_generated.data_b[21]
data_b[22] => altsyncram_tq92:auto_generated.data_b[22]
data_b[23] => altsyncram_tq92:auto_generated.data_b[23]
data_b[24] => altsyncram_tq92:auto_generated.data_b[24]
data_b[25] => altsyncram_tq92:auto_generated.data_b[25]
data_b[26] => altsyncram_tq92:auto_generated.data_b[26]
data_b[27] => altsyncram_tq92:auto_generated.data_b[27]
data_b[28] => altsyncram_tq92:auto_generated.data_b[28]
data_b[29] => altsyncram_tq92:auto_generated.data_b[29]
data_b[30] => altsyncram_tq92:auto_generated.data_b[30]
data_b[31] => altsyncram_tq92:auto_generated.data_b[31]
address_a[0] => altsyncram_tq92:auto_generated.address_a[0]
address_a[1] => altsyncram_tq92:auto_generated.address_a[1]
address_a[2] => altsyncram_tq92:auto_generated.address_a[2]
address_a[3] => altsyncram_tq92:auto_generated.address_a[3]
address_a[4] => altsyncram_tq92:auto_generated.address_a[4]
address_a[5] => altsyncram_tq92:auto_generated.address_a[5]
address_a[6] => altsyncram_tq92:auto_generated.address_a[6]
address_b[0] => altsyncram_tq92:auto_generated.address_b[0]
address_b[1] => altsyncram_tq92:auto_generated.address_b[1]
address_b[2] => altsyncram_tq92:auto_generated.address_b[2]
address_b[3] => altsyncram_tq92:auto_generated.address_b[3]
address_b[4] => altsyncram_tq92:auto_generated.address_b[4]
address_b[5] => altsyncram_tq92:auto_generated.address_b[5]
address_b[6] => altsyncram_tq92:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tq92:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tq92:auto_generated.q_a[0]
q_a[1] <= altsyncram_tq92:auto_generated.q_a[1]
q_a[2] <= altsyncram_tq92:auto_generated.q_a[2]
q_a[3] <= altsyncram_tq92:auto_generated.q_a[3]
q_a[4] <= altsyncram_tq92:auto_generated.q_a[4]
q_a[5] <= altsyncram_tq92:auto_generated.q_a[5]
q_a[6] <= altsyncram_tq92:auto_generated.q_a[6]
q_a[7] <= altsyncram_tq92:auto_generated.q_a[7]
q_a[8] <= altsyncram_tq92:auto_generated.q_a[8]
q_a[9] <= altsyncram_tq92:auto_generated.q_a[9]
q_a[10] <= altsyncram_tq92:auto_generated.q_a[10]
q_a[11] <= altsyncram_tq92:auto_generated.q_a[11]
q_a[12] <= altsyncram_tq92:auto_generated.q_a[12]
q_a[13] <= altsyncram_tq92:auto_generated.q_a[13]
q_a[14] <= altsyncram_tq92:auto_generated.q_a[14]
q_a[15] <= altsyncram_tq92:auto_generated.q_a[15]
q_a[16] <= altsyncram_tq92:auto_generated.q_a[16]
q_a[17] <= altsyncram_tq92:auto_generated.q_a[17]
q_a[18] <= altsyncram_tq92:auto_generated.q_a[18]
q_a[19] <= altsyncram_tq92:auto_generated.q_a[19]
q_a[20] <= altsyncram_tq92:auto_generated.q_a[20]
q_a[21] <= altsyncram_tq92:auto_generated.q_a[21]
q_a[22] <= altsyncram_tq92:auto_generated.q_a[22]
q_a[23] <= altsyncram_tq92:auto_generated.q_a[23]
q_a[24] <= altsyncram_tq92:auto_generated.q_a[24]
q_a[25] <= altsyncram_tq92:auto_generated.q_a[25]
q_a[26] <= altsyncram_tq92:auto_generated.q_a[26]
q_a[27] <= altsyncram_tq92:auto_generated.q_a[27]
q_a[28] <= altsyncram_tq92:auto_generated.q_a[28]
q_a[29] <= altsyncram_tq92:auto_generated.q_a[29]
q_a[30] <= altsyncram_tq92:auto_generated.q_a[30]
q_a[31] <= altsyncram_tq92:auto_generated.q_a[31]
q_b[0] <= altsyncram_tq92:auto_generated.q_b[0]
q_b[1] <= altsyncram_tq92:auto_generated.q_b[1]
q_b[2] <= altsyncram_tq92:auto_generated.q_b[2]
q_b[3] <= altsyncram_tq92:auto_generated.q_b[3]
q_b[4] <= altsyncram_tq92:auto_generated.q_b[4]
q_b[5] <= altsyncram_tq92:auto_generated.q_b[5]
q_b[6] <= altsyncram_tq92:auto_generated.q_b[6]
q_b[7] <= altsyncram_tq92:auto_generated.q_b[7]
q_b[8] <= altsyncram_tq92:auto_generated.q_b[8]
q_b[9] <= altsyncram_tq92:auto_generated.q_b[9]
q_b[10] <= altsyncram_tq92:auto_generated.q_b[10]
q_b[11] <= altsyncram_tq92:auto_generated.q_b[11]
q_b[12] <= altsyncram_tq92:auto_generated.q_b[12]
q_b[13] <= altsyncram_tq92:auto_generated.q_b[13]
q_b[14] <= altsyncram_tq92:auto_generated.q_b[14]
q_b[15] <= altsyncram_tq92:auto_generated.q_b[15]
q_b[16] <= altsyncram_tq92:auto_generated.q_b[16]
q_b[17] <= altsyncram_tq92:auto_generated.q_b[17]
q_b[18] <= altsyncram_tq92:auto_generated.q_b[18]
q_b[19] <= altsyncram_tq92:auto_generated.q_b[19]
q_b[20] <= altsyncram_tq92:auto_generated.q_b[20]
q_b[21] <= altsyncram_tq92:auto_generated.q_b[21]
q_b[22] <= altsyncram_tq92:auto_generated.q_b[22]
q_b[23] <= altsyncram_tq92:auto_generated.q_b[23]
q_b[24] <= altsyncram_tq92:auto_generated.q_b[24]
q_b[25] <= altsyncram_tq92:auto_generated.q_b[25]
q_b[26] <= altsyncram_tq92:auto_generated.q_b[26]
q_b[27] <= altsyncram_tq92:auto_generated.q_b[27]
q_b[28] <= altsyncram_tq92:auto_generated.q_b[28]
q_b[29] <= altsyncram_tq92:auto_generated.q_b[29]
q_b[30] <= altsyncram_tq92:auto_generated.q_b[30]
q_b[31] <= altsyncram_tq92:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|project|milestone2:milestone2_unit|dual_port_RAM1:dual_port_RAM1_inst1|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE


|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component
wren_a => altsyncram_tq92:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_tq92:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_tq92:auto_generated.data_a[0]
data_a[1] => altsyncram_tq92:auto_generated.data_a[1]
data_a[2] => altsyncram_tq92:auto_generated.data_a[2]
data_a[3] => altsyncram_tq92:auto_generated.data_a[3]
data_a[4] => altsyncram_tq92:auto_generated.data_a[4]
data_a[5] => altsyncram_tq92:auto_generated.data_a[5]
data_a[6] => altsyncram_tq92:auto_generated.data_a[6]
data_a[7] => altsyncram_tq92:auto_generated.data_a[7]
data_a[8] => altsyncram_tq92:auto_generated.data_a[8]
data_a[9] => altsyncram_tq92:auto_generated.data_a[9]
data_a[10] => altsyncram_tq92:auto_generated.data_a[10]
data_a[11] => altsyncram_tq92:auto_generated.data_a[11]
data_a[12] => altsyncram_tq92:auto_generated.data_a[12]
data_a[13] => altsyncram_tq92:auto_generated.data_a[13]
data_a[14] => altsyncram_tq92:auto_generated.data_a[14]
data_a[15] => altsyncram_tq92:auto_generated.data_a[15]
data_a[16] => altsyncram_tq92:auto_generated.data_a[16]
data_a[17] => altsyncram_tq92:auto_generated.data_a[17]
data_a[18] => altsyncram_tq92:auto_generated.data_a[18]
data_a[19] => altsyncram_tq92:auto_generated.data_a[19]
data_a[20] => altsyncram_tq92:auto_generated.data_a[20]
data_a[21] => altsyncram_tq92:auto_generated.data_a[21]
data_a[22] => altsyncram_tq92:auto_generated.data_a[22]
data_a[23] => altsyncram_tq92:auto_generated.data_a[23]
data_a[24] => altsyncram_tq92:auto_generated.data_a[24]
data_a[25] => altsyncram_tq92:auto_generated.data_a[25]
data_a[26] => altsyncram_tq92:auto_generated.data_a[26]
data_a[27] => altsyncram_tq92:auto_generated.data_a[27]
data_a[28] => altsyncram_tq92:auto_generated.data_a[28]
data_a[29] => altsyncram_tq92:auto_generated.data_a[29]
data_a[30] => altsyncram_tq92:auto_generated.data_a[30]
data_a[31] => altsyncram_tq92:auto_generated.data_a[31]
data_b[0] => altsyncram_tq92:auto_generated.data_b[0]
data_b[1] => altsyncram_tq92:auto_generated.data_b[1]
data_b[2] => altsyncram_tq92:auto_generated.data_b[2]
data_b[3] => altsyncram_tq92:auto_generated.data_b[3]
data_b[4] => altsyncram_tq92:auto_generated.data_b[4]
data_b[5] => altsyncram_tq92:auto_generated.data_b[5]
data_b[6] => altsyncram_tq92:auto_generated.data_b[6]
data_b[7] => altsyncram_tq92:auto_generated.data_b[7]
data_b[8] => altsyncram_tq92:auto_generated.data_b[8]
data_b[9] => altsyncram_tq92:auto_generated.data_b[9]
data_b[10] => altsyncram_tq92:auto_generated.data_b[10]
data_b[11] => altsyncram_tq92:auto_generated.data_b[11]
data_b[12] => altsyncram_tq92:auto_generated.data_b[12]
data_b[13] => altsyncram_tq92:auto_generated.data_b[13]
data_b[14] => altsyncram_tq92:auto_generated.data_b[14]
data_b[15] => altsyncram_tq92:auto_generated.data_b[15]
data_b[16] => altsyncram_tq92:auto_generated.data_b[16]
data_b[17] => altsyncram_tq92:auto_generated.data_b[17]
data_b[18] => altsyncram_tq92:auto_generated.data_b[18]
data_b[19] => altsyncram_tq92:auto_generated.data_b[19]
data_b[20] => altsyncram_tq92:auto_generated.data_b[20]
data_b[21] => altsyncram_tq92:auto_generated.data_b[21]
data_b[22] => altsyncram_tq92:auto_generated.data_b[22]
data_b[23] => altsyncram_tq92:auto_generated.data_b[23]
data_b[24] => altsyncram_tq92:auto_generated.data_b[24]
data_b[25] => altsyncram_tq92:auto_generated.data_b[25]
data_b[26] => altsyncram_tq92:auto_generated.data_b[26]
data_b[27] => altsyncram_tq92:auto_generated.data_b[27]
data_b[28] => altsyncram_tq92:auto_generated.data_b[28]
data_b[29] => altsyncram_tq92:auto_generated.data_b[29]
data_b[30] => altsyncram_tq92:auto_generated.data_b[30]
data_b[31] => altsyncram_tq92:auto_generated.data_b[31]
address_a[0] => altsyncram_tq92:auto_generated.address_a[0]
address_a[1] => altsyncram_tq92:auto_generated.address_a[1]
address_a[2] => altsyncram_tq92:auto_generated.address_a[2]
address_a[3] => altsyncram_tq92:auto_generated.address_a[3]
address_a[4] => altsyncram_tq92:auto_generated.address_a[4]
address_a[5] => altsyncram_tq92:auto_generated.address_a[5]
address_a[6] => altsyncram_tq92:auto_generated.address_a[6]
address_b[0] => altsyncram_tq92:auto_generated.address_b[0]
address_b[1] => altsyncram_tq92:auto_generated.address_b[1]
address_b[2] => altsyncram_tq92:auto_generated.address_b[2]
address_b[3] => altsyncram_tq92:auto_generated.address_b[3]
address_b[4] => altsyncram_tq92:auto_generated.address_b[4]
address_b[5] => altsyncram_tq92:auto_generated.address_b[5]
address_b[6] => altsyncram_tq92:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tq92:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tq92:auto_generated.q_a[0]
q_a[1] <= altsyncram_tq92:auto_generated.q_a[1]
q_a[2] <= altsyncram_tq92:auto_generated.q_a[2]
q_a[3] <= altsyncram_tq92:auto_generated.q_a[3]
q_a[4] <= altsyncram_tq92:auto_generated.q_a[4]
q_a[5] <= altsyncram_tq92:auto_generated.q_a[5]
q_a[6] <= altsyncram_tq92:auto_generated.q_a[6]
q_a[7] <= altsyncram_tq92:auto_generated.q_a[7]
q_a[8] <= altsyncram_tq92:auto_generated.q_a[8]
q_a[9] <= altsyncram_tq92:auto_generated.q_a[9]
q_a[10] <= altsyncram_tq92:auto_generated.q_a[10]
q_a[11] <= altsyncram_tq92:auto_generated.q_a[11]
q_a[12] <= altsyncram_tq92:auto_generated.q_a[12]
q_a[13] <= altsyncram_tq92:auto_generated.q_a[13]
q_a[14] <= altsyncram_tq92:auto_generated.q_a[14]
q_a[15] <= altsyncram_tq92:auto_generated.q_a[15]
q_a[16] <= altsyncram_tq92:auto_generated.q_a[16]
q_a[17] <= altsyncram_tq92:auto_generated.q_a[17]
q_a[18] <= altsyncram_tq92:auto_generated.q_a[18]
q_a[19] <= altsyncram_tq92:auto_generated.q_a[19]
q_a[20] <= altsyncram_tq92:auto_generated.q_a[20]
q_a[21] <= altsyncram_tq92:auto_generated.q_a[21]
q_a[22] <= altsyncram_tq92:auto_generated.q_a[22]
q_a[23] <= altsyncram_tq92:auto_generated.q_a[23]
q_a[24] <= altsyncram_tq92:auto_generated.q_a[24]
q_a[25] <= altsyncram_tq92:auto_generated.q_a[25]
q_a[26] <= altsyncram_tq92:auto_generated.q_a[26]
q_a[27] <= altsyncram_tq92:auto_generated.q_a[27]
q_a[28] <= altsyncram_tq92:auto_generated.q_a[28]
q_a[29] <= altsyncram_tq92:auto_generated.q_a[29]
q_a[30] <= altsyncram_tq92:auto_generated.q_a[30]
q_a[31] <= altsyncram_tq92:auto_generated.q_a[31]
q_b[0] <= altsyncram_tq92:auto_generated.q_b[0]
q_b[1] <= altsyncram_tq92:auto_generated.q_b[1]
q_b[2] <= altsyncram_tq92:auto_generated.q_b[2]
q_b[3] <= altsyncram_tq92:auto_generated.q_b[3]
q_b[4] <= altsyncram_tq92:auto_generated.q_b[4]
q_b[5] <= altsyncram_tq92:auto_generated.q_b[5]
q_b[6] <= altsyncram_tq92:auto_generated.q_b[6]
q_b[7] <= altsyncram_tq92:auto_generated.q_b[7]
q_b[8] <= altsyncram_tq92:auto_generated.q_b[8]
q_b[9] <= altsyncram_tq92:auto_generated.q_b[9]
q_b[10] <= altsyncram_tq92:auto_generated.q_b[10]
q_b[11] <= altsyncram_tq92:auto_generated.q_b[11]
q_b[12] <= altsyncram_tq92:auto_generated.q_b[12]
q_b[13] <= altsyncram_tq92:auto_generated.q_b[13]
q_b[14] <= altsyncram_tq92:auto_generated.q_b[14]
q_b[15] <= altsyncram_tq92:auto_generated.q_b[15]
q_b[16] <= altsyncram_tq92:auto_generated.q_b[16]
q_b[17] <= altsyncram_tq92:auto_generated.q_b[17]
q_b[18] <= altsyncram_tq92:auto_generated.q_b[18]
q_b[19] <= altsyncram_tq92:auto_generated.q_b[19]
q_b[20] <= altsyncram_tq92:auto_generated.q_b[20]
q_b[21] <= altsyncram_tq92:auto_generated.q_b[21]
q_b[22] <= altsyncram_tq92:auto_generated.q_b[22]
q_b[23] <= altsyncram_tq92:auto_generated.q_b[23]
q_b[24] <= altsyncram_tq92:auto_generated.q_b[24]
q_b[25] <= altsyncram_tq92:auto_generated.q_b[25]
q_b[26] <= altsyncram_tq92:auto_generated.q_b[26]
q_b[27] <= altsyncram_tq92:auto_generated.q_b[27]
q_b[28] <= altsyncram_tq92:auto_generated.q_b[28]
q_b[29] <= altsyncram_tq92:auto_generated.q_b[29]
q_b[30] <= altsyncram_tq92:auto_generated.q_b[30]
q_b[31] <= altsyncram_tq92:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE


