Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Sun Nov  6 20:45:59 2016
| Host         : eecs-digital-10 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Oscilloscope_v1_timing_summary_routed.rpt -rpx Oscilloscope_v1_timing_summary_routed.rpx
| Design       : Oscilloscope_v1
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 202 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.101        0.000                      0                  468        0.041        0.000                      0                  468        3.000        0.000                       0                   208  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0    {0.000 4.615}        9.231           108.333         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0_1  {0.000 4.615}        9.231           108.333         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0          4.101        0.000                      0                  468        0.114        0.000                      0                  468        4.115        0.000                       0                   204  
  clkfbout_clk_wiz_0                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0_1        4.102        0.000                      0                  468        0.114        0.000                      0                  468        4.115        0.000                       0                   204  
  clkfbout_clk_wiz_0_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0          4.101        0.000                      0                  468        0.041        0.000                      0                  468  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1        4.101        0.000                      0                  468        0.041        0.000                      0                  468  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 Buffer/dataOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 2.668ns (53.086%)  route 2.358ns (46.914%))
  Logic Levels:           11  (CARRY4=7 LUT1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.451 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.286    -0.331    Buffer/CLK
    SLICE_X7Y120         FDRE                                         r  Buffer/dataOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDRE (Prop_fdre_C_Q)         0.341     0.010 f  Buffer/dataOut_reg[0]/Q
                         net (fo=7, routed)           0.204     0.214    Buffer/pixelOn_reg
    SLICE_X7Y120         LUT1 (Prop_lut1_I0_O)        0.097     0.311 r  Buffer/pixelOn2_inferred__0_carry_i_6/O
                         net (fo=1, routed)           0.421     0.732    Buffer/p_0_in[0]
    SLICE_X9Y120         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     1.164 r  Buffer/pixelOn2_inferred__0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    Buffer/pixelOn2_inferred__0_carry_i_1_n_0
    SLICE_X9Y121         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.323 f  Buffer/pixelOn2_inferred__0_carry__0_i_1/O[0]
                         net (fo=3, routed)           0.565     1.888    myCurve/dataScreenLocation[4]
    SLICE_X8Y123         LUT1 (Prop_lut1_I0_O)        0.224     2.112 r  myCurve/pixelOn2_inferred__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.112    myCurve/pixelOn2_inferred__0_carry__0_i_5_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     2.491 r  myCurve/pixelOn2_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.491    myCurve/pixelOn2_inferred__0_carry__0_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.648 r  myCurve/pixelOn2_inferred__0_carry__1/O[0]
                         net (fo=2, routed)           0.449     3.097    myCurve/pixelOn_reg_1[0]
    SLICE_X9Y124         LUT4 (Prop_lut4_I0_O)        0.209     3.306 r  myCurve/pixelOn1_inferred__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     3.306    myCurve/pixelOn1_inferred__0_carry__0_i_6_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.701 r  myCurve/pixelOn1_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.007     3.708    myCurve/pixelOn1_inferred__0_carry__0_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.797 r  myCurve/pixelOn1_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.797    myCurve/pixelOn1_inferred__0_carry__1_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.886 r  myCurve/pixelOn1_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.711     4.598    myCurve/pixelOn11_in
    SLICE_X12Y122        LUT2 (Prop_lut2_I1_O)        0.097     4.695 r  myCurve/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     4.695    myCurve/pixelOn0
    SLICE_X12Y122        FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.124     8.451    myCurve/clk_out2
    SLICE_X12Y122        FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.346     8.797    
                         clock uncertainty           -0.073     8.724    
    SLICE_X12Y122        FDRE (Setup_fdre_C_D)        0.072     8.796    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -4.695    
  -------------------------------------------------------------------
                         slack                                  4.101    

Slack (MET) :             4.767ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 0.937ns (23.163%)  route 3.108ns (76.837%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.739ns = ( 8.492 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.221    -0.396    myXVGA/clk_out2
    SLICE_X12Y123        FDRE                                         r  myXVGA/displayY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.393    -0.003 r  myXVGA/displayY_reg[0]/Q
                         net (fo=13, routed)          0.837     0.834    myXVGA/displayY[0]
    SLICE_X11Y123        LUT4 (Prop_lut4_I3_O)        0.111     0.945 r  myXVGA/displayY[8]_i_2/O
                         net (fo=5, routed)           0.522     1.467    myXVGA/displayY[8]_i_2_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I0_O)        0.239     1.706 r  myXVGA/drawStarting_i_2/O
                         net (fo=3, routed)           0.637     2.343    myXVGA/drawStarting_i_2_n_0
    SLICE_X12Y119        LUT5 (Prop_lut5_I0_O)        0.097     2.440 r  myXVGA/drawStarting_i_1/O
                         net (fo=5, routed)           0.456     2.895    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X8Y118         LUT2 (Prop_lut2_I0_O)        0.097     2.992 r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.657     3.649    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_sig_1
    RAMB18_X0Y45         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.165     8.492    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y45         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.346     8.837    
                         clock uncertainty           -0.073     8.764    
    RAMB18_X0Y45         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.348     8.416    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -3.649    
  -------------------------------------------------------------------
                         slack                                  4.767    

Slack (MET) :             4.787ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 0.937ns (23.326%)  route 3.080ns (76.674%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 8.484 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.221    -0.396    myXVGA/clk_out2
    SLICE_X12Y123        FDRE                                         r  myXVGA/displayY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.393    -0.003 r  myXVGA/displayY_reg[0]/Q
                         net (fo=13, routed)          0.837     0.834    myXVGA/displayY[0]
    SLICE_X11Y123        LUT4 (Prop_lut4_I3_O)        0.111     0.945 r  myXVGA/displayY[8]_i_2/O
                         net (fo=5, routed)           0.522     1.467    myXVGA/displayY[8]_i_2_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I0_O)        0.239     1.706 r  myXVGA/drawStarting_i_2/O
                         net (fo=3, routed)           0.637     2.343    myXVGA/drawStarting_i_2_n_0
    SLICE_X12Y119        LUT5 (Prop_lut5_I0_O)        0.097     2.440 r  myXVGA/drawStarting_i_1/O
                         net (fo=5, routed)           0.743     3.183    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X9Y119         LUT2 (Prop_lut2_I0_O)        0.097     3.280 r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.341     3.621    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_sig_3
    RAMB18_X0Y48         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.157     8.484    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y48         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.346     8.829    
                         clock uncertainty           -0.073     8.756    
    RAMB18_X0Y48         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.348     8.408    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          8.408    
                         arrival time                          -3.621    
  -------------------------------------------------------------------
                         slack                                  4.787    

Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.937ns (24.153%)  route 2.943ns (75.847%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 8.479 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.221    -0.396    myXVGA/clk_out2
    SLICE_X12Y123        FDRE                                         r  myXVGA/displayY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.393    -0.003 r  myXVGA/displayY_reg[0]/Q
                         net (fo=13, routed)          0.837     0.834    myXVGA/displayY[0]
    SLICE_X11Y123        LUT4 (Prop_lut4_I3_O)        0.111     0.945 r  myXVGA/displayY[8]_i_2/O
                         net (fo=5, routed)           0.522     1.467    myXVGA/displayY[8]_i_2_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I0_O)        0.239     1.706 r  myXVGA/drawStarting_i_2/O
                         net (fo=3, routed)           0.637     2.343    myXVGA/drawStarting_i_2_n_0
    SLICE_X12Y119        LUT5 (Prop_lut5_I0_O)        0.097     2.440 r  myXVGA/drawStarting_i_1/O
                         net (fo=5, routed)           0.430     2.870    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt_1
    SLICE_X9Y119         LUT2 (Prop_lut2_I0_O)        0.097     2.967 r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           0.516     3.483    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_4
    RAMB36_X0Y25         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.152     8.479    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y25         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.346     8.824    
                         clock uncertainty           -0.073     8.751    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348     8.403    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.403    
                         arrival time                          -3.483    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             5.081ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.937ns (25.138%)  route 2.790ns (74.862%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.743ns = ( 8.488 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.221    -0.396    myXVGA/clk_out2
    SLICE_X12Y123        FDRE                                         r  myXVGA/displayY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.393    -0.003 r  myXVGA/displayY_reg[0]/Q
                         net (fo=13, routed)          0.837     0.834    myXVGA/displayY[0]
    SLICE_X11Y123        LUT4 (Prop_lut4_I3_O)        0.111     0.945 r  myXVGA/displayY[8]_i_2/O
                         net (fo=5, routed)           0.522     1.467    myXVGA/displayY[8]_i_2_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I0_O)        0.239     1.706 r  myXVGA/drawStarting_i_2/O
                         net (fo=3, routed)           0.637     2.343    myXVGA/drawStarting_i_2_n_0
    SLICE_X12Y119        LUT5 (Prop_lut5_I0_O)        0.097     2.440 r  myXVGA/drawStarting_i_1/O
                         net (fo=5, routed)           0.553     2.993    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt_1
    SLICE_X8Y118         LUT2 (Prop_lut2_I0_O)        0.097     3.090 r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.241     3.331    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_2
    RAMB36_X0Y23         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.161     8.488    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y23         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.346     8.833    
                         clock uncertainty           -0.073     8.760    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348     8.412    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.412    
                         arrival time                          -3.331    
  -------------------------------------------------------------------
                         slack                                  5.081    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 mybs/activeBramSelect_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.663ns (23.143%)  route 2.202ns (76.857%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 8.479 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.227    -0.390    mybs/clk_out2
    SLICE_X8Y119         FDRE                                         r  mybs/activeBramSelect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.361    -0.029 r  mybs/activeBramSelect_reg/Q
                         net (fo=19, routed)          0.536     0.507    myCurve/activeBramSelect
    SLICE_X9Y119         LUT2 (Prop_lut2_I1_O)        0.199     0.706 f  myCurve/activeBramSelect_i_1/O
                         net (fo=8, routed)           0.622     1.328    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X9Y119         LUT1 (Prop_lut1_I0_O)        0.103     1.431 r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_gate_11/O
                         net (fo=2, routed)           1.044     2.475    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt_2
    RAMB36_X0Y25         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.152     8.479    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y25         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.346     8.824    
                         clock uncertainty           -0.073     8.751    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.381     8.370    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.370    
                         arrival time                          -2.475    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             5.910ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve/address_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.722ns (22.384%)  route 2.503ns (77.616%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 8.455 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.226    -0.391    myXVGA/clk_out2
    SLICE_X13Y120        FDRE                                         r  myXVGA/displayX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.078 r  myXVGA/displayX_reg[2]/Q
                         net (fo=21, routed)          0.778     0.700    myXVGA/displayX[2]
    SLICE_X12Y118        LUT4 (Prop_lut4_I1_O)        0.215     0.915 f  myXVGA/address[7]_i_3/O
                         net (fo=4, routed)           0.609     1.524    myXVGA/address[7]_i_3_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I4_O)        0.097     1.621 r  myXVGA/address[11]_i_6/O
                         net (fo=8, routed)           0.757     2.378    myXVGA/address[11]_i_6_n_0
    SLICE_X12Y118        LUT4 (Prop_lut4_I3_O)        0.097     2.475 r  myXVGA/address[4]_i_1/O
                         net (fo=1, routed)           0.360     2.834    myCurve/D[4]
    SLICE_X12Y118        FDRE                                         r  myCurve/address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.128     8.455    myCurve/clk_out2
    SLICE_X12Y118        FDRE                                         r  myCurve/address_reg[4]/C
                         clock pessimism              0.364     8.819    
                         clock uncertainty           -0.073     8.746    
    SLICE_X12Y118        FDRE (Setup_fdre_C_D)       -0.001     8.745    myCurve/address_reg[4]
  -------------------------------------------------------------------
                         required time                          8.745    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                  5.910    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve/drawStarting_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.840ns (26.248%)  route 2.360ns (73.752%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 8.455 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.221    -0.396    myXVGA/clk_out2
    SLICE_X12Y123        FDRE                                         r  myXVGA/displayY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.393    -0.003 r  myXVGA/displayY_reg[0]/Q
                         net (fo=13, routed)          0.837     0.834    myXVGA/displayY[0]
    SLICE_X11Y123        LUT4 (Prop_lut4_I3_O)        0.111     0.945 r  myXVGA/displayY[8]_i_2/O
                         net (fo=5, routed)           0.522     1.467    myXVGA/displayY[8]_i_2_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I0_O)        0.239     1.706 r  myXVGA/drawStarting_i_2/O
                         net (fo=3, routed)           0.637     2.343    myXVGA/drawStarting_i_2_n_0
    SLICE_X12Y119        LUT5 (Prop_lut5_I0_O)        0.097     2.440 r  myXVGA/drawStarting_i_1/O
                         net (fo=5, routed)           0.364     2.804    myCurve/drawStarting0
    SLICE_X10Y119        FDRE                                         r  myCurve/drawStarting_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.128     8.455    myCurve/clk_out2
    SLICE_X10Y119        FDRE                                         r  myCurve/drawStarting_reg/C
                         clock pessimism              0.346     8.801    
                         clock uncertainty           -0.073     8.728    
    SLICE_X10Y119        FDRE (Setup_fdre_C_D)       -0.001     8.727    myCurve/drawStarting_reg
  -------------------------------------------------------------------
                         required time                          8.727    
                         arrival time                          -2.804    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.956ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve/address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.729ns (24.271%)  route 2.275ns (75.729%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 8.455 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.226    -0.391    myXVGA/clk_out2
    SLICE_X13Y120        FDRE                                         r  myXVGA/displayX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.078 r  myXVGA/displayX_reg[2]/Q
                         net (fo=21, routed)          0.778     0.700    myXVGA/displayX[2]
    SLICE_X12Y118        LUT4 (Prop_lut4_I1_O)        0.215     0.915 f  myXVGA/address[7]_i_3/O
                         net (fo=4, routed)           0.609     1.524    myXVGA/address[7]_i_3_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I4_O)        0.097     1.621 r  myXVGA/address[11]_i_6/O
                         net (fo=8, routed)           0.457     2.078    myXVGA/address[11]_i_6_n_0
    SLICE_X12Y118        LUT5 (Prop_lut5_I4_O)        0.104     2.182 r  myXVGA/address[5]_i_1/O
                         net (fo=1, routed)           0.431     2.612    myCurve/D[5]
    SLICE_X12Y118        FDRE                                         r  myCurve/address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.128     8.455    myCurve/clk_out2
    SLICE_X12Y118        FDRE                                         r  myCurve/address_reg[5]/C
                         clock pessimism              0.364     8.819    
                         clock uncertainty           -0.073     8.746    
    SLICE_X12Y118        FDRE (Setup_fdre_C_D)       -0.177     8.569    myCurve/address_reg[5]
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                          -2.612    
  -------------------------------------------------------------------
                         slack                                  5.956    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.651ns (22.761%)  route 2.209ns (77.239%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 8.458 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.220    -0.397    adcc/CLK
    SLICE_X15Y125        FDRE                                         r  adcc/dataOut_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDRE (Prop_fdre_C_Q)         0.341    -0.056 r  adcc/dataOut_reg[9]/Q
                         net (fo=3, routed)           0.758     0.702    adcc/D[9]
    SLICE_X13Y123        LUT3 (Prop_lut3_I2_O)        0.097     0.799 f  adcc/trigger_address0[11]_i_4/O
                         net (fo=1, routed)           0.489     1.289    adcc/trigger_address0[11]_i_4_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I2_O)        0.097     1.386 f  adcc/trigger_address0[11]_i_2/O
                         net (fo=2, routed)           0.588     1.974    adcc/trigger_address0[11]_i_2_n_0
    SLICE_X10Y120        LUT3 (Prop_lut3_I2_O)        0.116     2.090 r  adcc/trigger_address0[11]_i_1/O
                         net (fo=12, routed)          0.373     2.463    Buffer/activeBramSelect_reg
    SLICE_X11Y116        FDRE                                         r  Buffer/trigger_address0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.131     8.458    Buffer/CLK
    SLICE_X11Y116        FDRE                                         r  Buffer/trigger_address0_reg[0]/C
                         clock pessimism              0.346     8.804    
                         clock uncertainty           -0.073     8.731    
    SLICE_X11Y116        FDRE (Setup_fdre_C_CE)      -0.306     8.425    Buffer/trigger_address0_reg[0]
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -2.463    
  -------------------------------------------------------------------
                         slack                                  5.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Buffer/ram0_addrb_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.352%)  route 0.208ns (59.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.562    -0.602    Buffer/CLK
    SLICE_X9Y118         FDRE                                         r  Buffer/ram0_addrb_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  Buffer/ram0_addrb_reg[9]/Q
                         net (fo=2, routed)           0.208    -0.253    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[9]
    RAMB36_X0Y23         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.868    -0.804    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y23         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.550    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.367    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Buffer/ram1_addrb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.035%)  route 0.208ns (55.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.559    -0.605    Buffer/CLK
    SLICE_X8Y121         FDRE                                         r  Buffer/ram1_addrb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  Buffer/ram1_addrb_reg[10]/Q
                         net (fo=2, routed)           0.208    -0.233    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]
    RAMB18_X0Y48         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.863    -0.809    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y48         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.555    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.372    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/ram0_addra_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.164ns (73.440%)  route 0.059ns (26.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.565    -0.599    Buffer/CLK
    SLICE_X8Y115         FDRE                                         r  Buffer/pointer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Buffer/pointer0_reg[1]/Q
                         net (fo=3, routed)           0.059    -0.376    Buffer/pointer0_reg[1]
    SLICE_X9Y115         FDRE                                         r  Buffer/ram0_addra_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.834    -0.839    Buffer/CLK
    SLICE_X9Y115         FDRE                                         r  Buffer/ram0_addra_reg[1]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X9Y115         FDRE (Hold_fdre_C_D)         0.047    -0.539    Buffer/ram0_addra_reg[1]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 myXVGA/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve/curveHsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.269%)  route 0.124ns (46.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.559    -0.605    myXVGA/clk_out2
    SLICE_X13Y121        FDRE                                         r  myXVGA/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  myXVGA/hsync_reg/Q
                         net (fo=2, routed)           0.124    -0.340    myCurve/hsync
    SLICE_X13Y123        FDRE                                         r  myCurve/curveHsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.825    -0.848    myCurve/clk_out2
    SLICE_X13Y123        FDRE                                         r  myCurve/curveHsync_reg/C
                         clock pessimism              0.254    -0.594    
    SLICE_X13Y123        FDRE (Hold_fdre_C_D)         0.075    -0.519    myCurve/curveHsync_reg
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Buffer/trigger_address1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/ram1_addrb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.250ns (75.986%)  route 0.079ns (24.014%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.561    -0.603    Buffer/CLK
    SLICE_X9Y119         FDRE                                         r  Buffer/trigger_address1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Buffer/trigger_address1_reg[3]/Q
                         net (fo=1, routed)           0.079    -0.383    myCurve/trigger_address1[3]
    SLICE_X8Y119         LUT2 (Prop_lut2_I1_O)        0.045    -0.338 r  myCurve/_inferred__0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.338    Buffer/address_reg[3][3]
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.274 r  Buffer/_inferred__0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.274    Buffer/ram1_addrb[3]
    SLICE_X8Y119         FDRE                                         r  Buffer/ram1_addrb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.830    -0.843    Buffer/CLK
    SLICE_X8Y119         FDRE                                         r  Buffer/ram1_addrb_reg[3]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X8Y119         FDRE (Hold_fdre_C_D)         0.134    -0.456    Buffer/ram1_addrb_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Buffer/ram1_addrb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.234%)  route 0.254ns (60.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.561    -0.603    Buffer/CLK
    SLICE_X8Y119         FDRE                                         r  Buffer/ram1_addrb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  Buffer/ram1_addrb_reg[1]/Q
                         net (fo=2, routed)           0.254    -0.185    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X0Y48         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.863    -0.809    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y48         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.555    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.372    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 myXVGA/displayY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myXVGA/displayY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.246ns (78.978%)  route 0.065ns (21.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.557    -0.607    myXVGA/clk_out2
    SLICE_X12Y123        FDRE                                         r  myXVGA/displayY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.148    -0.459 r  myXVGA/displayY_reg[1]/Q
                         net (fo=12, routed)          0.065    -0.394    myXVGA/displayY[1]
    SLICE_X12Y123        LUT6 (Prop_lut6_I3_O)        0.098    -0.296 r  myXVGA/displayY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    myXVGA/p_0_in__0[5]
    SLICE_X12Y123        FDRE                                         r  myXVGA/displayY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.825    -0.848    myXVGA/clk_out2
    SLICE_X12Y123        FDRE                                         r  myXVGA/displayY_reg[5]/C
                         clock pessimism              0.241    -0.607    
    SLICE_X12Y123        FDRE (Hold_fdre_C_D)         0.121    -0.486    myXVGA/displayY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 adcc/dataOut_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Trigger/previousData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.873%)  route 0.148ns (51.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.556    -0.608    adcc/CLK
    SLICE_X15Y125        FDRE                                         r  adcc/dataOut_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  adcc/dataOut_reg[7]/Q
                         net (fo=3, routed)           0.148    -0.320    Trigger/D[5]
    SLICE_X14Y123        FDRE                                         r  Trigger/previousData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.825    -0.848    Trigger/CLK
    SLICE_X14Y123        FDRE                                         r  Trigger/previousData_reg[7]/C
                         clock pessimism              0.275    -0.573    
    SLICE_X14Y123        FDRE (Hold_fdre_C_D)         0.063    -0.510    Trigger/previousData_reg[7]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Buffer/trigger_address1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/ram1_addrb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.256ns (74.852%)  route 0.086ns (25.148%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.561    -0.603    Buffer/CLK
    SLICE_X9Y119         FDRE                                         r  Buffer/trigger_address1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Buffer/trigger_address1_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.376    myCurve/trigger_address1[0]
    SLICE_X8Y119         LUT2 (Prop_lut2_I1_O)        0.045    -0.331 r  myCurve/_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.331    Buffer/address_reg[3][0]
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.261 r  Buffer/_inferred__0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.261    Buffer/ram1_addrb[0]
    SLICE_X8Y119         FDRE                                         r  Buffer/ram1_addrb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.830    -0.843    Buffer/CLK
    SLICE_X8Y119         FDRE                                         r  Buffer/ram1_addrb_reg[0]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X8Y119         FDRE (Hold_fdre_C_D)         0.134    -0.456    Buffer/ram1_addrb_reg[0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Buffer/ram1_addrb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.401%)  route 0.263ns (61.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.560    -0.604    Buffer/CLK
    SLICE_X8Y120         FDRE                                         r  Buffer/ram1_addrb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  Buffer/ram1_addrb_reg[4]/Q
                         net (fo=2, routed)           0.263    -0.177    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y48         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.863    -0.809    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y48         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.555    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.372    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.615 }
Period(ns):         9.231
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         9.231       5.231      XADC_X0Y0        XLXI_7/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.231       7.269      RAMB18_X0Y48     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.231       7.269      RAMB18_X0Y48     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.231       7.269      RAMB18_X0Y45     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.231       7.269      RAMB18_X0Y45     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         9.231       7.269      RAMB36_X0Y23     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         9.231       7.269      RAMB36_X0Y23     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         9.231       7.269      RAMB36_X0Y25     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         9.231       7.269      RAMB36_X0Y25     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         9.231       7.638      BUFGCTRL_X0Y16   ClockDivider/inst/clkout2_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       9.231       204.129    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X7Y120     Buffer/dataOut_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X7Y120     Buffer/dataOut_reg[1]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X8Y117     Buffer/pointer0_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X6Y119     Buffer/pointer1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X6Y119     Buffer/pointer1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X6Y119     Buffer/pointer1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X6Y119     Buffer/pointer1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X6Y120     Buffer/pointer1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X6Y120     Buffer/pointer1_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X6Y120     Buffer/pointer1_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X7Y121     Buffer/dataOut_reg[6]_inv/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X7Y121     Buffer/dataOut_reg[7]_inv/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X6Y121     Buffer/pointer1_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X6Y121     Buffer/pointer1_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X6Y121     Buffer/pointer1_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X10Y118    Buffer/trigger_address0_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X9Y119     Buffer/trigger_address1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X9Y119     Buffer/trigger_address1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X9Y119     Buffer/trigger_address1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X7Y121     Buffer/dataOut_reg[8]_inv/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   ClockDivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.102ns  (required time - arrival time)
  Source:                 Buffer/dataOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 2.668ns (53.086%)  route 2.358ns (46.914%))
  Logic Levels:           11  (CARRY4=7 LUT1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.451 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.286    -0.331    Buffer/CLK
    SLICE_X7Y120         FDRE                                         r  Buffer/dataOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDRE (Prop_fdre_C_Q)         0.341     0.010 f  Buffer/dataOut_reg[0]/Q
                         net (fo=7, routed)           0.204     0.214    Buffer/pixelOn_reg
    SLICE_X7Y120         LUT1 (Prop_lut1_I0_O)        0.097     0.311 r  Buffer/pixelOn2_inferred__0_carry_i_6/O
                         net (fo=1, routed)           0.421     0.732    Buffer/p_0_in[0]
    SLICE_X9Y120         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     1.164 r  Buffer/pixelOn2_inferred__0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    Buffer/pixelOn2_inferred__0_carry_i_1_n_0
    SLICE_X9Y121         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.323 f  Buffer/pixelOn2_inferred__0_carry__0_i_1/O[0]
                         net (fo=3, routed)           0.565     1.888    myCurve/dataScreenLocation[4]
    SLICE_X8Y123         LUT1 (Prop_lut1_I0_O)        0.224     2.112 r  myCurve/pixelOn2_inferred__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.112    myCurve/pixelOn2_inferred__0_carry__0_i_5_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     2.491 r  myCurve/pixelOn2_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.491    myCurve/pixelOn2_inferred__0_carry__0_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.648 r  myCurve/pixelOn2_inferred__0_carry__1/O[0]
                         net (fo=2, routed)           0.449     3.097    myCurve/pixelOn_reg_1[0]
    SLICE_X9Y124         LUT4 (Prop_lut4_I0_O)        0.209     3.306 r  myCurve/pixelOn1_inferred__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     3.306    myCurve/pixelOn1_inferred__0_carry__0_i_6_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.701 r  myCurve/pixelOn1_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.007     3.708    myCurve/pixelOn1_inferred__0_carry__0_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.797 r  myCurve/pixelOn1_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.797    myCurve/pixelOn1_inferred__0_carry__1_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.886 r  myCurve/pixelOn1_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.711     4.598    myCurve/pixelOn11_in
    SLICE_X12Y122        LUT2 (Prop_lut2_I1_O)        0.097     4.695 r  myCurve/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     4.695    myCurve/pixelOn0
    SLICE_X12Y122        FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.124     8.451    myCurve/clk_out2
    SLICE_X12Y122        FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.346     8.797    
                         clock uncertainty           -0.072     8.724    
    SLICE_X12Y122        FDRE (Setup_fdre_C_D)        0.072     8.796    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -4.695    
  -------------------------------------------------------------------
                         slack                                  4.102    

Slack (MET) :             4.768ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 0.937ns (23.163%)  route 3.108ns (76.837%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.739ns = ( 8.492 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.221    -0.396    myXVGA/clk_out2
    SLICE_X12Y123        FDRE                                         r  myXVGA/displayY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.393    -0.003 r  myXVGA/displayY_reg[0]/Q
                         net (fo=13, routed)          0.837     0.834    myXVGA/displayY[0]
    SLICE_X11Y123        LUT4 (Prop_lut4_I3_O)        0.111     0.945 r  myXVGA/displayY[8]_i_2/O
                         net (fo=5, routed)           0.522     1.467    myXVGA/displayY[8]_i_2_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I0_O)        0.239     1.706 r  myXVGA/drawStarting_i_2/O
                         net (fo=3, routed)           0.637     2.343    myXVGA/drawStarting_i_2_n_0
    SLICE_X12Y119        LUT5 (Prop_lut5_I0_O)        0.097     2.440 r  myXVGA/drawStarting_i_1/O
                         net (fo=5, routed)           0.456     2.895    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X8Y118         LUT2 (Prop_lut2_I0_O)        0.097     2.992 r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.657     3.649    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_sig_1
    RAMB18_X0Y45         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.165     8.492    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y45         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.346     8.837    
                         clock uncertainty           -0.072     8.765    
    RAMB18_X0Y45         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.348     8.417    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          8.417    
                         arrival time                          -3.649    
  -------------------------------------------------------------------
                         slack                                  4.768    

Slack (MET) :             4.788ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 0.937ns (23.326%)  route 3.080ns (76.674%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 8.484 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.221    -0.396    myXVGA/clk_out2
    SLICE_X12Y123        FDRE                                         r  myXVGA/displayY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.393    -0.003 r  myXVGA/displayY_reg[0]/Q
                         net (fo=13, routed)          0.837     0.834    myXVGA/displayY[0]
    SLICE_X11Y123        LUT4 (Prop_lut4_I3_O)        0.111     0.945 r  myXVGA/displayY[8]_i_2/O
                         net (fo=5, routed)           0.522     1.467    myXVGA/displayY[8]_i_2_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I0_O)        0.239     1.706 r  myXVGA/drawStarting_i_2/O
                         net (fo=3, routed)           0.637     2.343    myXVGA/drawStarting_i_2_n_0
    SLICE_X12Y119        LUT5 (Prop_lut5_I0_O)        0.097     2.440 r  myXVGA/drawStarting_i_1/O
                         net (fo=5, routed)           0.743     3.183    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X9Y119         LUT2 (Prop_lut2_I0_O)        0.097     3.280 r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.341     3.621    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_sig_3
    RAMB18_X0Y48         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.157     8.484    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y48         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.346     8.829    
                         clock uncertainty           -0.072     8.757    
    RAMB18_X0Y48         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.348     8.409    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          8.409    
                         arrival time                          -3.621    
  -------------------------------------------------------------------
                         slack                                  4.788    

Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.937ns (24.153%)  route 2.943ns (75.847%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 8.479 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.221    -0.396    myXVGA/clk_out2
    SLICE_X12Y123        FDRE                                         r  myXVGA/displayY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.393    -0.003 r  myXVGA/displayY_reg[0]/Q
                         net (fo=13, routed)          0.837     0.834    myXVGA/displayY[0]
    SLICE_X11Y123        LUT4 (Prop_lut4_I3_O)        0.111     0.945 r  myXVGA/displayY[8]_i_2/O
                         net (fo=5, routed)           0.522     1.467    myXVGA/displayY[8]_i_2_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I0_O)        0.239     1.706 r  myXVGA/drawStarting_i_2/O
                         net (fo=3, routed)           0.637     2.343    myXVGA/drawStarting_i_2_n_0
    SLICE_X12Y119        LUT5 (Prop_lut5_I0_O)        0.097     2.440 r  myXVGA/drawStarting_i_1/O
                         net (fo=5, routed)           0.430     2.870    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt_1
    SLICE_X9Y119         LUT2 (Prop_lut2_I0_O)        0.097     2.967 r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           0.516     3.483    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_4
    RAMB36_X0Y25         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.152     8.479    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y25         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.346     8.824    
                         clock uncertainty           -0.072     8.752    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348     8.404    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.404    
                         arrival time                          -3.483    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             5.082ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.937ns (25.138%)  route 2.790ns (74.862%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.743ns = ( 8.488 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.221    -0.396    myXVGA/clk_out2
    SLICE_X12Y123        FDRE                                         r  myXVGA/displayY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.393    -0.003 r  myXVGA/displayY_reg[0]/Q
                         net (fo=13, routed)          0.837     0.834    myXVGA/displayY[0]
    SLICE_X11Y123        LUT4 (Prop_lut4_I3_O)        0.111     0.945 r  myXVGA/displayY[8]_i_2/O
                         net (fo=5, routed)           0.522     1.467    myXVGA/displayY[8]_i_2_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I0_O)        0.239     1.706 r  myXVGA/drawStarting_i_2/O
                         net (fo=3, routed)           0.637     2.343    myXVGA/drawStarting_i_2_n_0
    SLICE_X12Y119        LUT5 (Prop_lut5_I0_O)        0.097     2.440 r  myXVGA/drawStarting_i_1/O
                         net (fo=5, routed)           0.553     2.993    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt_1
    SLICE_X8Y118         LUT2 (Prop_lut2_I0_O)        0.097     3.090 r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.241     3.331    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_2
    RAMB36_X0Y23         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.161     8.488    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y23         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.346     8.833    
                         clock uncertainty           -0.072     8.761    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348     8.413    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.413    
                         arrival time                          -3.331    
  -------------------------------------------------------------------
                         slack                                  5.082    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 mybs/activeBramSelect_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.663ns (23.143%)  route 2.202ns (76.857%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 8.479 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.227    -0.390    mybs/clk_out2
    SLICE_X8Y119         FDRE                                         r  mybs/activeBramSelect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.361    -0.029 r  mybs/activeBramSelect_reg/Q
                         net (fo=19, routed)          0.536     0.507    myCurve/activeBramSelect
    SLICE_X9Y119         LUT2 (Prop_lut2_I1_O)        0.199     0.706 f  myCurve/activeBramSelect_i_1/O
                         net (fo=8, routed)           0.622     1.328    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X9Y119         LUT1 (Prop_lut1_I0_O)        0.103     1.431 r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_gate_11/O
                         net (fo=2, routed)           1.044     2.475    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt_2
    RAMB36_X0Y25         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.152     8.479    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y25         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.346     8.824    
                         clock uncertainty           -0.072     8.752    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.381     8.371    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.371    
                         arrival time                          -2.475    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             5.911ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve/address_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.722ns (22.384%)  route 2.503ns (77.616%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 8.455 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.226    -0.391    myXVGA/clk_out2
    SLICE_X13Y120        FDRE                                         r  myXVGA/displayX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.078 r  myXVGA/displayX_reg[2]/Q
                         net (fo=21, routed)          0.778     0.700    myXVGA/displayX[2]
    SLICE_X12Y118        LUT4 (Prop_lut4_I1_O)        0.215     0.915 f  myXVGA/address[7]_i_3/O
                         net (fo=4, routed)           0.609     1.524    myXVGA/address[7]_i_3_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I4_O)        0.097     1.621 r  myXVGA/address[11]_i_6/O
                         net (fo=8, routed)           0.757     2.378    myXVGA/address[11]_i_6_n_0
    SLICE_X12Y118        LUT4 (Prop_lut4_I3_O)        0.097     2.475 r  myXVGA/address[4]_i_1/O
                         net (fo=1, routed)           0.360     2.834    myCurve/D[4]
    SLICE_X12Y118        FDRE                                         r  myCurve/address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.128     8.455    myCurve/clk_out2
    SLICE_X12Y118        FDRE                                         r  myCurve/address_reg[4]/C
                         clock pessimism              0.364     8.819    
                         clock uncertainty           -0.072     8.746    
    SLICE_X12Y118        FDRE (Setup_fdre_C_D)       -0.001     8.745    myCurve/address_reg[4]
  -------------------------------------------------------------------
                         required time                          8.745    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                  5.911    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve/drawStarting_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.840ns (26.248%)  route 2.360ns (73.752%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 8.455 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.221    -0.396    myXVGA/clk_out2
    SLICE_X12Y123        FDRE                                         r  myXVGA/displayY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.393    -0.003 r  myXVGA/displayY_reg[0]/Q
                         net (fo=13, routed)          0.837     0.834    myXVGA/displayY[0]
    SLICE_X11Y123        LUT4 (Prop_lut4_I3_O)        0.111     0.945 r  myXVGA/displayY[8]_i_2/O
                         net (fo=5, routed)           0.522     1.467    myXVGA/displayY[8]_i_2_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I0_O)        0.239     1.706 r  myXVGA/drawStarting_i_2/O
                         net (fo=3, routed)           0.637     2.343    myXVGA/drawStarting_i_2_n_0
    SLICE_X12Y119        LUT5 (Prop_lut5_I0_O)        0.097     2.440 r  myXVGA/drawStarting_i_1/O
                         net (fo=5, routed)           0.364     2.804    myCurve/drawStarting0
    SLICE_X10Y119        FDRE                                         r  myCurve/drawStarting_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.128     8.455    myCurve/clk_out2
    SLICE_X10Y119        FDRE                                         r  myCurve/drawStarting_reg/C
                         clock pessimism              0.346     8.801    
                         clock uncertainty           -0.072     8.728    
    SLICE_X10Y119        FDRE (Setup_fdre_C_D)       -0.001     8.727    myCurve/drawStarting_reg
  -------------------------------------------------------------------
                         required time                          8.727    
                         arrival time                          -2.804    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.957ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve/address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.729ns (24.271%)  route 2.275ns (75.729%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 8.455 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.226    -0.391    myXVGA/clk_out2
    SLICE_X13Y120        FDRE                                         r  myXVGA/displayX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.078 r  myXVGA/displayX_reg[2]/Q
                         net (fo=21, routed)          0.778     0.700    myXVGA/displayX[2]
    SLICE_X12Y118        LUT4 (Prop_lut4_I1_O)        0.215     0.915 f  myXVGA/address[7]_i_3/O
                         net (fo=4, routed)           0.609     1.524    myXVGA/address[7]_i_3_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I4_O)        0.097     1.621 r  myXVGA/address[11]_i_6/O
                         net (fo=8, routed)           0.457     2.078    myXVGA/address[11]_i_6_n_0
    SLICE_X12Y118        LUT5 (Prop_lut5_I4_O)        0.104     2.182 r  myXVGA/address[5]_i_1/O
                         net (fo=1, routed)           0.431     2.612    myCurve/D[5]
    SLICE_X12Y118        FDRE                                         r  myCurve/address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.128     8.455    myCurve/clk_out2
    SLICE_X12Y118        FDRE                                         r  myCurve/address_reg[5]/C
                         clock pessimism              0.364     8.819    
                         clock uncertainty           -0.072     8.746    
    SLICE_X12Y118        FDRE (Setup_fdre_C_D)       -0.177     8.569    myCurve/address_reg[5]
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                          -2.612    
  -------------------------------------------------------------------
                         slack                                  5.957    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.651ns (22.761%)  route 2.209ns (77.239%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 8.458 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.220    -0.397    adcc/CLK
    SLICE_X15Y125        FDRE                                         r  adcc/dataOut_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDRE (Prop_fdre_C_Q)         0.341    -0.056 r  adcc/dataOut_reg[9]/Q
                         net (fo=3, routed)           0.758     0.702    adcc/D[9]
    SLICE_X13Y123        LUT3 (Prop_lut3_I2_O)        0.097     0.799 f  adcc/trigger_address0[11]_i_4/O
                         net (fo=1, routed)           0.489     1.289    adcc/trigger_address0[11]_i_4_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I2_O)        0.097     1.386 f  adcc/trigger_address0[11]_i_2/O
                         net (fo=2, routed)           0.588     1.974    adcc/trigger_address0[11]_i_2_n_0
    SLICE_X10Y120        LUT3 (Prop_lut3_I2_O)        0.116     2.090 r  adcc/trigger_address0[11]_i_1/O
                         net (fo=12, routed)          0.373     2.463    Buffer/activeBramSelect_reg
    SLICE_X11Y116        FDRE                                         r  Buffer/trigger_address0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.131     8.458    Buffer/CLK
    SLICE_X11Y116        FDRE                                         r  Buffer/trigger_address0_reg[0]/C
                         clock pessimism              0.346     8.804    
                         clock uncertainty           -0.072     8.731    
    SLICE_X11Y116        FDRE (Setup_fdre_C_CE)      -0.306     8.425    Buffer/trigger_address0_reg[0]
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -2.463    
  -------------------------------------------------------------------
                         slack                                  5.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Buffer/ram0_addrb_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.352%)  route 0.208ns (59.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.562    -0.602    Buffer/CLK
    SLICE_X9Y118         FDRE                                         r  Buffer/ram0_addrb_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  Buffer/ram0_addrb_reg[9]/Q
                         net (fo=2, routed)           0.208    -0.253    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[9]
    RAMB36_X0Y23         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.868    -0.804    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y23         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.550    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.367    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Buffer/ram1_addrb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.035%)  route 0.208ns (55.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.559    -0.605    Buffer/CLK
    SLICE_X8Y121         FDRE                                         r  Buffer/ram1_addrb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  Buffer/ram1_addrb_reg[10]/Q
                         net (fo=2, routed)           0.208    -0.233    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]
    RAMB18_X0Y48         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.863    -0.809    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y48         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.555    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.372    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/ram0_addra_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.164ns (73.440%)  route 0.059ns (26.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.565    -0.599    Buffer/CLK
    SLICE_X8Y115         FDRE                                         r  Buffer/pointer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Buffer/pointer0_reg[1]/Q
                         net (fo=3, routed)           0.059    -0.376    Buffer/pointer0_reg[1]
    SLICE_X9Y115         FDRE                                         r  Buffer/ram0_addra_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.834    -0.839    Buffer/CLK
    SLICE_X9Y115         FDRE                                         r  Buffer/ram0_addra_reg[1]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X9Y115         FDRE (Hold_fdre_C_D)         0.047    -0.539    Buffer/ram0_addra_reg[1]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 myXVGA/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve/curveHsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.269%)  route 0.124ns (46.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.559    -0.605    myXVGA/clk_out2
    SLICE_X13Y121        FDRE                                         r  myXVGA/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  myXVGA/hsync_reg/Q
                         net (fo=2, routed)           0.124    -0.340    myCurve/hsync
    SLICE_X13Y123        FDRE                                         r  myCurve/curveHsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.825    -0.848    myCurve/clk_out2
    SLICE_X13Y123        FDRE                                         r  myCurve/curveHsync_reg/C
                         clock pessimism              0.254    -0.594    
    SLICE_X13Y123        FDRE (Hold_fdre_C_D)         0.075    -0.519    myCurve/curveHsync_reg
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Buffer/trigger_address1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/ram1_addrb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.250ns (75.986%)  route 0.079ns (24.014%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.561    -0.603    Buffer/CLK
    SLICE_X9Y119         FDRE                                         r  Buffer/trigger_address1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Buffer/trigger_address1_reg[3]/Q
                         net (fo=1, routed)           0.079    -0.383    myCurve/trigger_address1[3]
    SLICE_X8Y119         LUT2 (Prop_lut2_I1_O)        0.045    -0.338 r  myCurve/_inferred__0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.338    Buffer/address_reg[3][3]
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.274 r  Buffer/_inferred__0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.274    Buffer/ram1_addrb[3]
    SLICE_X8Y119         FDRE                                         r  Buffer/ram1_addrb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.830    -0.843    Buffer/CLK
    SLICE_X8Y119         FDRE                                         r  Buffer/ram1_addrb_reg[3]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X8Y119         FDRE (Hold_fdre_C_D)         0.134    -0.456    Buffer/ram1_addrb_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Buffer/ram1_addrb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.234%)  route 0.254ns (60.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.561    -0.603    Buffer/CLK
    SLICE_X8Y119         FDRE                                         r  Buffer/ram1_addrb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  Buffer/ram1_addrb_reg[1]/Q
                         net (fo=2, routed)           0.254    -0.185    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X0Y48         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.863    -0.809    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y48         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.555    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.372    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 myXVGA/displayY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myXVGA/displayY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.246ns (78.978%)  route 0.065ns (21.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.557    -0.607    myXVGA/clk_out2
    SLICE_X12Y123        FDRE                                         r  myXVGA/displayY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.148    -0.459 r  myXVGA/displayY_reg[1]/Q
                         net (fo=12, routed)          0.065    -0.394    myXVGA/displayY[1]
    SLICE_X12Y123        LUT6 (Prop_lut6_I3_O)        0.098    -0.296 r  myXVGA/displayY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    myXVGA/p_0_in__0[5]
    SLICE_X12Y123        FDRE                                         r  myXVGA/displayY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.825    -0.848    myXVGA/clk_out2
    SLICE_X12Y123        FDRE                                         r  myXVGA/displayY_reg[5]/C
                         clock pessimism              0.241    -0.607    
    SLICE_X12Y123        FDRE (Hold_fdre_C_D)         0.121    -0.486    myXVGA/displayY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 adcc/dataOut_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Trigger/previousData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.873%)  route 0.148ns (51.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.556    -0.608    adcc/CLK
    SLICE_X15Y125        FDRE                                         r  adcc/dataOut_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  adcc/dataOut_reg[7]/Q
                         net (fo=3, routed)           0.148    -0.320    Trigger/D[5]
    SLICE_X14Y123        FDRE                                         r  Trigger/previousData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.825    -0.848    Trigger/CLK
    SLICE_X14Y123        FDRE                                         r  Trigger/previousData_reg[7]/C
                         clock pessimism              0.275    -0.573    
    SLICE_X14Y123        FDRE (Hold_fdre_C_D)         0.063    -0.510    Trigger/previousData_reg[7]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Buffer/trigger_address1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/ram1_addrb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.256ns (74.852%)  route 0.086ns (25.148%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.561    -0.603    Buffer/CLK
    SLICE_X9Y119         FDRE                                         r  Buffer/trigger_address1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Buffer/trigger_address1_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.376    myCurve/trigger_address1[0]
    SLICE_X8Y119         LUT2 (Prop_lut2_I1_O)        0.045    -0.331 r  myCurve/_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.331    Buffer/address_reg[3][0]
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.261 r  Buffer/_inferred__0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.261    Buffer/ram1_addrb[0]
    SLICE_X8Y119         FDRE                                         r  Buffer/ram1_addrb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.830    -0.843    Buffer/CLK
    SLICE_X8Y119         FDRE                                         r  Buffer/ram1_addrb_reg[0]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X8Y119         FDRE (Hold_fdre_C_D)         0.134    -0.456    Buffer/ram1_addrb_reg[0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Buffer/ram1_addrb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.401%)  route 0.263ns (61.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.560    -0.604    Buffer/CLK
    SLICE_X8Y120         FDRE                                         r  Buffer/ram1_addrb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  Buffer/ram1_addrb_reg[4]/Q
                         net (fo=2, routed)           0.263    -0.177    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y48         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.863    -0.809    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y48         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.555    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.372    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 4.615 }
Period(ns):         9.231
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         9.231       5.231      XADC_X0Y0        XLXI_7/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.231       7.269      RAMB18_X0Y48     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.231       7.269      RAMB18_X0Y48     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.231       7.269      RAMB18_X0Y45     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.231       7.269      RAMB18_X0Y45     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         9.231       7.269      RAMB36_X0Y23     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         9.231       7.269      RAMB36_X0Y23     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         9.231       7.269      RAMB36_X0Y25     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         9.231       7.269      RAMB36_X0Y25     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         9.231       7.638      BUFGCTRL_X0Y16   ClockDivider/inst/clkout2_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       9.231       204.129    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X7Y120     Buffer/dataOut_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X7Y120     Buffer/dataOut_reg[1]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X8Y117     Buffer/pointer0_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X6Y119     Buffer/pointer1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X6Y119     Buffer/pointer1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X6Y119     Buffer/pointer1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X6Y119     Buffer/pointer1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X6Y120     Buffer/pointer1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X6Y120     Buffer/pointer1_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X6Y120     Buffer/pointer1_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X7Y121     Buffer/dataOut_reg[6]_inv/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X7Y121     Buffer/dataOut_reg[7]_inv/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X6Y121     Buffer/pointer1_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X6Y121     Buffer/pointer1_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X6Y121     Buffer/pointer1_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X10Y118    Buffer/trigger_address0_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X9Y119     Buffer/trigger_address1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X9Y119     Buffer/trigger_address1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X9Y119     Buffer/trigger_address1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X7Y121     Buffer/dataOut_reg[8]_inv/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   ClockDivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 Buffer/dataOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 2.668ns (53.086%)  route 2.358ns (46.914%))
  Logic Levels:           11  (CARRY4=7 LUT1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.451 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.286    -0.331    Buffer/CLK
    SLICE_X7Y120         FDRE                                         r  Buffer/dataOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDRE (Prop_fdre_C_Q)         0.341     0.010 f  Buffer/dataOut_reg[0]/Q
                         net (fo=7, routed)           0.204     0.214    Buffer/pixelOn_reg
    SLICE_X7Y120         LUT1 (Prop_lut1_I0_O)        0.097     0.311 r  Buffer/pixelOn2_inferred__0_carry_i_6/O
                         net (fo=1, routed)           0.421     0.732    Buffer/p_0_in[0]
    SLICE_X9Y120         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     1.164 r  Buffer/pixelOn2_inferred__0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    Buffer/pixelOn2_inferred__0_carry_i_1_n_0
    SLICE_X9Y121         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.323 f  Buffer/pixelOn2_inferred__0_carry__0_i_1/O[0]
                         net (fo=3, routed)           0.565     1.888    myCurve/dataScreenLocation[4]
    SLICE_X8Y123         LUT1 (Prop_lut1_I0_O)        0.224     2.112 r  myCurve/pixelOn2_inferred__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.112    myCurve/pixelOn2_inferred__0_carry__0_i_5_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     2.491 r  myCurve/pixelOn2_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.491    myCurve/pixelOn2_inferred__0_carry__0_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.648 r  myCurve/pixelOn2_inferred__0_carry__1/O[0]
                         net (fo=2, routed)           0.449     3.097    myCurve/pixelOn_reg_1[0]
    SLICE_X9Y124         LUT4 (Prop_lut4_I0_O)        0.209     3.306 r  myCurve/pixelOn1_inferred__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     3.306    myCurve/pixelOn1_inferred__0_carry__0_i_6_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.701 r  myCurve/pixelOn1_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.007     3.708    myCurve/pixelOn1_inferred__0_carry__0_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.797 r  myCurve/pixelOn1_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.797    myCurve/pixelOn1_inferred__0_carry__1_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.886 r  myCurve/pixelOn1_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.711     4.598    myCurve/pixelOn11_in
    SLICE_X12Y122        LUT2 (Prop_lut2_I1_O)        0.097     4.695 r  myCurve/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     4.695    myCurve/pixelOn0
    SLICE_X12Y122        FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.124     8.451    myCurve/clk_out2
    SLICE_X12Y122        FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.346     8.797    
                         clock uncertainty           -0.073     8.724    
    SLICE_X12Y122        FDRE (Setup_fdre_C_D)        0.072     8.796    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -4.695    
  -------------------------------------------------------------------
                         slack                                  4.101    

Slack (MET) :             4.767ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 0.937ns (23.163%)  route 3.108ns (76.837%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.739ns = ( 8.492 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.221    -0.396    myXVGA/clk_out2
    SLICE_X12Y123        FDRE                                         r  myXVGA/displayY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.393    -0.003 r  myXVGA/displayY_reg[0]/Q
                         net (fo=13, routed)          0.837     0.834    myXVGA/displayY[0]
    SLICE_X11Y123        LUT4 (Prop_lut4_I3_O)        0.111     0.945 r  myXVGA/displayY[8]_i_2/O
                         net (fo=5, routed)           0.522     1.467    myXVGA/displayY[8]_i_2_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I0_O)        0.239     1.706 r  myXVGA/drawStarting_i_2/O
                         net (fo=3, routed)           0.637     2.343    myXVGA/drawStarting_i_2_n_0
    SLICE_X12Y119        LUT5 (Prop_lut5_I0_O)        0.097     2.440 r  myXVGA/drawStarting_i_1/O
                         net (fo=5, routed)           0.456     2.895    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X8Y118         LUT2 (Prop_lut2_I0_O)        0.097     2.992 r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.657     3.649    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_sig_1
    RAMB18_X0Y45         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.165     8.492    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y45         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.346     8.837    
                         clock uncertainty           -0.073     8.764    
    RAMB18_X0Y45         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.348     8.416    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -3.649    
  -------------------------------------------------------------------
                         slack                                  4.767    

Slack (MET) :             4.787ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 0.937ns (23.326%)  route 3.080ns (76.674%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 8.484 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.221    -0.396    myXVGA/clk_out2
    SLICE_X12Y123        FDRE                                         r  myXVGA/displayY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.393    -0.003 r  myXVGA/displayY_reg[0]/Q
                         net (fo=13, routed)          0.837     0.834    myXVGA/displayY[0]
    SLICE_X11Y123        LUT4 (Prop_lut4_I3_O)        0.111     0.945 r  myXVGA/displayY[8]_i_2/O
                         net (fo=5, routed)           0.522     1.467    myXVGA/displayY[8]_i_2_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I0_O)        0.239     1.706 r  myXVGA/drawStarting_i_2/O
                         net (fo=3, routed)           0.637     2.343    myXVGA/drawStarting_i_2_n_0
    SLICE_X12Y119        LUT5 (Prop_lut5_I0_O)        0.097     2.440 r  myXVGA/drawStarting_i_1/O
                         net (fo=5, routed)           0.743     3.183    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X9Y119         LUT2 (Prop_lut2_I0_O)        0.097     3.280 r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.341     3.621    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_sig_3
    RAMB18_X0Y48         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.157     8.484    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y48         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.346     8.829    
                         clock uncertainty           -0.073     8.756    
    RAMB18_X0Y48         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.348     8.408    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          8.408    
                         arrival time                          -3.621    
  -------------------------------------------------------------------
                         slack                                  4.787    

Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.937ns (24.153%)  route 2.943ns (75.847%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 8.479 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.221    -0.396    myXVGA/clk_out2
    SLICE_X12Y123        FDRE                                         r  myXVGA/displayY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.393    -0.003 r  myXVGA/displayY_reg[0]/Q
                         net (fo=13, routed)          0.837     0.834    myXVGA/displayY[0]
    SLICE_X11Y123        LUT4 (Prop_lut4_I3_O)        0.111     0.945 r  myXVGA/displayY[8]_i_2/O
                         net (fo=5, routed)           0.522     1.467    myXVGA/displayY[8]_i_2_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I0_O)        0.239     1.706 r  myXVGA/drawStarting_i_2/O
                         net (fo=3, routed)           0.637     2.343    myXVGA/drawStarting_i_2_n_0
    SLICE_X12Y119        LUT5 (Prop_lut5_I0_O)        0.097     2.440 r  myXVGA/drawStarting_i_1/O
                         net (fo=5, routed)           0.430     2.870    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt_1
    SLICE_X9Y119         LUT2 (Prop_lut2_I0_O)        0.097     2.967 r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           0.516     3.483    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_4
    RAMB36_X0Y25         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.152     8.479    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y25         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.346     8.824    
                         clock uncertainty           -0.073     8.751    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348     8.403    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.403    
                         arrival time                          -3.483    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             5.081ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.937ns (25.138%)  route 2.790ns (74.862%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.743ns = ( 8.488 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.221    -0.396    myXVGA/clk_out2
    SLICE_X12Y123        FDRE                                         r  myXVGA/displayY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.393    -0.003 r  myXVGA/displayY_reg[0]/Q
                         net (fo=13, routed)          0.837     0.834    myXVGA/displayY[0]
    SLICE_X11Y123        LUT4 (Prop_lut4_I3_O)        0.111     0.945 r  myXVGA/displayY[8]_i_2/O
                         net (fo=5, routed)           0.522     1.467    myXVGA/displayY[8]_i_2_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I0_O)        0.239     1.706 r  myXVGA/drawStarting_i_2/O
                         net (fo=3, routed)           0.637     2.343    myXVGA/drawStarting_i_2_n_0
    SLICE_X12Y119        LUT5 (Prop_lut5_I0_O)        0.097     2.440 r  myXVGA/drawStarting_i_1/O
                         net (fo=5, routed)           0.553     2.993    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt_1
    SLICE_X8Y118         LUT2 (Prop_lut2_I0_O)        0.097     3.090 r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.241     3.331    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_2
    RAMB36_X0Y23         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.161     8.488    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y23         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.346     8.833    
                         clock uncertainty           -0.073     8.760    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348     8.412    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.412    
                         arrival time                          -3.331    
  -------------------------------------------------------------------
                         slack                                  5.081    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 mybs/activeBramSelect_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.663ns (23.143%)  route 2.202ns (76.857%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 8.479 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.227    -0.390    mybs/clk_out2
    SLICE_X8Y119         FDRE                                         r  mybs/activeBramSelect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.361    -0.029 r  mybs/activeBramSelect_reg/Q
                         net (fo=19, routed)          0.536     0.507    myCurve/activeBramSelect
    SLICE_X9Y119         LUT2 (Prop_lut2_I1_O)        0.199     0.706 f  myCurve/activeBramSelect_i_1/O
                         net (fo=8, routed)           0.622     1.328    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X9Y119         LUT1 (Prop_lut1_I0_O)        0.103     1.431 r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_gate_11/O
                         net (fo=2, routed)           1.044     2.475    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt_2
    RAMB36_X0Y25         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.152     8.479    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y25         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.346     8.824    
                         clock uncertainty           -0.073     8.751    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.381     8.370    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.370    
                         arrival time                          -2.475    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             5.910ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve/address_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.722ns (22.384%)  route 2.503ns (77.616%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 8.455 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.226    -0.391    myXVGA/clk_out2
    SLICE_X13Y120        FDRE                                         r  myXVGA/displayX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.078 r  myXVGA/displayX_reg[2]/Q
                         net (fo=21, routed)          0.778     0.700    myXVGA/displayX[2]
    SLICE_X12Y118        LUT4 (Prop_lut4_I1_O)        0.215     0.915 f  myXVGA/address[7]_i_3/O
                         net (fo=4, routed)           0.609     1.524    myXVGA/address[7]_i_3_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I4_O)        0.097     1.621 r  myXVGA/address[11]_i_6/O
                         net (fo=8, routed)           0.757     2.378    myXVGA/address[11]_i_6_n_0
    SLICE_X12Y118        LUT4 (Prop_lut4_I3_O)        0.097     2.475 r  myXVGA/address[4]_i_1/O
                         net (fo=1, routed)           0.360     2.834    myCurve/D[4]
    SLICE_X12Y118        FDRE                                         r  myCurve/address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.128     8.455    myCurve/clk_out2
    SLICE_X12Y118        FDRE                                         r  myCurve/address_reg[4]/C
                         clock pessimism              0.364     8.819    
                         clock uncertainty           -0.073     8.746    
    SLICE_X12Y118        FDRE (Setup_fdre_C_D)       -0.001     8.745    myCurve/address_reg[4]
  -------------------------------------------------------------------
                         required time                          8.745    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                  5.910    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve/drawStarting_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.840ns (26.248%)  route 2.360ns (73.752%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 8.455 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.221    -0.396    myXVGA/clk_out2
    SLICE_X12Y123        FDRE                                         r  myXVGA/displayY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.393    -0.003 r  myXVGA/displayY_reg[0]/Q
                         net (fo=13, routed)          0.837     0.834    myXVGA/displayY[0]
    SLICE_X11Y123        LUT4 (Prop_lut4_I3_O)        0.111     0.945 r  myXVGA/displayY[8]_i_2/O
                         net (fo=5, routed)           0.522     1.467    myXVGA/displayY[8]_i_2_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I0_O)        0.239     1.706 r  myXVGA/drawStarting_i_2/O
                         net (fo=3, routed)           0.637     2.343    myXVGA/drawStarting_i_2_n_0
    SLICE_X12Y119        LUT5 (Prop_lut5_I0_O)        0.097     2.440 r  myXVGA/drawStarting_i_1/O
                         net (fo=5, routed)           0.364     2.804    myCurve/drawStarting0
    SLICE_X10Y119        FDRE                                         r  myCurve/drawStarting_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.128     8.455    myCurve/clk_out2
    SLICE_X10Y119        FDRE                                         r  myCurve/drawStarting_reg/C
                         clock pessimism              0.346     8.801    
                         clock uncertainty           -0.073     8.728    
    SLICE_X10Y119        FDRE (Setup_fdre_C_D)       -0.001     8.727    myCurve/drawStarting_reg
  -------------------------------------------------------------------
                         required time                          8.727    
                         arrival time                          -2.804    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.956ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve/address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.729ns (24.271%)  route 2.275ns (75.729%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 8.455 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.226    -0.391    myXVGA/clk_out2
    SLICE_X13Y120        FDRE                                         r  myXVGA/displayX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.078 r  myXVGA/displayX_reg[2]/Q
                         net (fo=21, routed)          0.778     0.700    myXVGA/displayX[2]
    SLICE_X12Y118        LUT4 (Prop_lut4_I1_O)        0.215     0.915 f  myXVGA/address[7]_i_3/O
                         net (fo=4, routed)           0.609     1.524    myXVGA/address[7]_i_3_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I4_O)        0.097     1.621 r  myXVGA/address[11]_i_6/O
                         net (fo=8, routed)           0.457     2.078    myXVGA/address[11]_i_6_n_0
    SLICE_X12Y118        LUT5 (Prop_lut5_I4_O)        0.104     2.182 r  myXVGA/address[5]_i_1/O
                         net (fo=1, routed)           0.431     2.612    myCurve/D[5]
    SLICE_X12Y118        FDRE                                         r  myCurve/address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.128     8.455    myCurve/clk_out2
    SLICE_X12Y118        FDRE                                         r  myCurve/address_reg[5]/C
                         clock pessimism              0.364     8.819    
                         clock uncertainty           -0.073     8.746    
    SLICE_X12Y118        FDRE (Setup_fdre_C_D)       -0.177     8.569    myCurve/address_reg[5]
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                          -2.612    
  -------------------------------------------------------------------
                         slack                                  5.956    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.651ns (22.761%)  route 2.209ns (77.239%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 8.458 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.220    -0.397    adcc/CLK
    SLICE_X15Y125        FDRE                                         r  adcc/dataOut_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDRE (Prop_fdre_C_Q)         0.341    -0.056 r  adcc/dataOut_reg[9]/Q
                         net (fo=3, routed)           0.758     0.702    adcc/D[9]
    SLICE_X13Y123        LUT3 (Prop_lut3_I2_O)        0.097     0.799 f  adcc/trigger_address0[11]_i_4/O
                         net (fo=1, routed)           0.489     1.289    adcc/trigger_address0[11]_i_4_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I2_O)        0.097     1.386 f  adcc/trigger_address0[11]_i_2/O
                         net (fo=2, routed)           0.588     1.974    adcc/trigger_address0[11]_i_2_n_0
    SLICE_X10Y120        LUT3 (Prop_lut3_I2_O)        0.116     2.090 r  adcc/trigger_address0[11]_i_1/O
                         net (fo=12, routed)          0.373     2.463    Buffer/activeBramSelect_reg
    SLICE_X11Y116        FDRE                                         r  Buffer/trigger_address0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.131     8.458    Buffer/CLK
    SLICE_X11Y116        FDRE                                         r  Buffer/trigger_address0_reg[0]/C
                         clock pessimism              0.346     8.804    
                         clock uncertainty           -0.073     8.731    
    SLICE_X11Y116        FDRE (Setup_fdre_C_CE)      -0.306     8.425    Buffer/trigger_address0_reg[0]
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -2.463    
  -------------------------------------------------------------------
                         slack                                  5.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 Buffer/ram0_addrb_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.352%)  route 0.208ns (59.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.562    -0.602    Buffer/CLK
    SLICE_X9Y118         FDRE                                         r  Buffer/ram0_addrb_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  Buffer/ram0_addrb_reg[9]/Q
                         net (fo=2, routed)           0.208    -0.253    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[9]
    RAMB36_X0Y23         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.868    -0.804    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y23         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.550    
                         clock uncertainty            0.073    -0.477    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.294    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Buffer/ram1_addrb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.035%)  route 0.208ns (55.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.559    -0.605    Buffer/CLK
    SLICE_X8Y121         FDRE                                         r  Buffer/ram1_addrb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  Buffer/ram1_addrb_reg[10]/Q
                         net (fo=2, routed)           0.208    -0.233    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]
    RAMB18_X0Y48         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.863    -0.809    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y48         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.555    
                         clock uncertainty            0.073    -0.482    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.299    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/ram0_addra_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.164ns (73.440%)  route 0.059ns (26.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.565    -0.599    Buffer/CLK
    SLICE_X8Y115         FDRE                                         r  Buffer/pointer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Buffer/pointer0_reg[1]/Q
                         net (fo=3, routed)           0.059    -0.376    Buffer/pointer0_reg[1]
    SLICE_X9Y115         FDRE                                         r  Buffer/ram0_addra_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.834    -0.839    Buffer/CLK
    SLICE_X9Y115         FDRE                                         r  Buffer/ram0_addra_reg[1]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.073    -0.513    
    SLICE_X9Y115         FDRE (Hold_fdre_C_D)         0.047    -0.466    Buffer/ram0_addra_reg[1]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 myXVGA/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve/curveHsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.269%)  route 0.124ns (46.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.559    -0.605    myXVGA/clk_out2
    SLICE_X13Y121        FDRE                                         r  myXVGA/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  myXVGA/hsync_reg/Q
                         net (fo=2, routed)           0.124    -0.340    myCurve/hsync
    SLICE_X13Y123        FDRE                                         r  myCurve/curveHsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.825    -0.848    myCurve/clk_out2
    SLICE_X13Y123        FDRE                                         r  myCurve/curveHsync_reg/C
                         clock pessimism              0.254    -0.594    
                         clock uncertainty            0.073    -0.521    
    SLICE_X13Y123        FDRE (Hold_fdre_C_D)         0.075    -0.446    myCurve/curveHsync_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Buffer/trigger_address1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/ram1_addrb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.250ns (75.986%)  route 0.079ns (24.014%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.561    -0.603    Buffer/CLK
    SLICE_X9Y119         FDRE                                         r  Buffer/trigger_address1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Buffer/trigger_address1_reg[3]/Q
                         net (fo=1, routed)           0.079    -0.383    myCurve/trigger_address1[3]
    SLICE_X8Y119         LUT2 (Prop_lut2_I1_O)        0.045    -0.338 r  myCurve/_inferred__0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.338    Buffer/address_reg[3][3]
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.274 r  Buffer/_inferred__0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.274    Buffer/ram1_addrb[3]
    SLICE_X8Y119         FDRE                                         r  Buffer/ram1_addrb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.830    -0.843    Buffer/CLK
    SLICE_X8Y119         FDRE                                         r  Buffer/ram1_addrb_reg[3]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.073    -0.517    
    SLICE_X8Y119         FDRE (Hold_fdre_C_D)         0.134    -0.383    Buffer/ram1_addrb_reg[3]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Buffer/ram1_addrb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.234%)  route 0.254ns (60.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.561    -0.603    Buffer/CLK
    SLICE_X8Y119         FDRE                                         r  Buffer/ram1_addrb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  Buffer/ram1_addrb_reg[1]/Q
                         net (fo=2, routed)           0.254    -0.185    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X0Y48         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.863    -0.809    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y48         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.555    
                         clock uncertainty            0.073    -0.482    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.299    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 myXVGA/displayY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myXVGA/displayY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.246ns (78.978%)  route 0.065ns (21.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.557    -0.607    myXVGA/clk_out2
    SLICE_X12Y123        FDRE                                         r  myXVGA/displayY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.148    -0.459 r  myXVGA/displayY_reg[1]/Q
                         net (fo=12, routed)          0.065    -0.394    myXVGA/displayY[1]
    SLICE_X12Y123        LUT6 (Prop_lut6_I3_O)        0.098    -0.296 r  myXVGA/displayY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    myXVGA/p_0_in__0[5]
    SLICE_X12Y123        FDRE                                         r  myXVGA/displayY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.825    -0.848    myXVGA/clk_out2
    SLICE_X12Y123        FDRE                                         r  myXVGA/displayY_reg[5]/C
                         clock pessimism              0.241    -0.607    
                         clock uncertainty            0.073    -0.534    
    SLICE_X12Y123        FDRE (Hold_fdre_C_D)         0.121    -0.413    myXVGA/displayY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 adcc/dataOut_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Trigger/previousData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.873%)  route 0.148ns (51.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.556    -0.608    adcc/CLK
    SLICE_X15Y125        FDRE                                         r  adcc/dataOut_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  adcc/dataOut_reg[7]/Q
                         net (fo=3, routed)           0.148    -0.320    Trigger/D[5]
    SLICE_X14Y123        FDRE                                         r  Trigger/previousData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.825    -0.848    Trigger/CLK
    SLICE_X14Y123        FDRE                                         r  Trigger/previousData_reg[7]/C
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.073    -0.500    
    SLICE_X14Y123        FDRE (Hold_fdre_C_D)         0.063    -0.437    Trigger/previousData_reg[7]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Buffer/trigger_address1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/ram1_addrb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.256ns (74.852%)  route 0.086ns (25.148%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.561    -0.603    Buffer/CLK
    SLICE_X9Y119         FDRE                                         r  Buffer/trigger_address1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Buffer/trigger_address1_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.376    myCurve/trigger_address1[0]
    SLICE_X8Y119         LUT2 (Prop_lut2_I1_O)        0.045    -0.331 r  myCurve/_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.331    Buffer/address_reg[3][0]
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.261 r  Buffer/_inferred__0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.261    Buffer/ram1_addrb[0]
    SLICE_X8Y119         FDRE                                         r  Buffer/ram1_addrb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.830    -0.843    Buffer/CLK
    SLICE_X8Y119         FDRE                                         r  Buffer/ram1_addrb_reg[0]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.073    -0.517    
    SLICE_X8Y119         FDRE (Hold_fdre_C_D)         0.134    -0.383    Buffer/ram1_addrb_reg[0]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Buffer/ram1_addrb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.401%)  route 0.263ns (61.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.560    -0.604    Buffer/CLK
    SLICE_X8Y120         FDRE                                         r  Buffer/ram1_addrb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  Buffer/ram1_addrb_reg[4]/Q
                         net (fo=2, routed)           0.263    -0.177    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y48         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.863    -0.809    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y48         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.555    
                         clock uncertainty            0.073    -0.482    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.299    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.122    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 Buffer/dataOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 2.668ns (53.086%)  route 2.358ns (46.914%))
  Logic Levels:           11  (CARRY4=7 LUT1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 8.451 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.286    -0.331    Buffer/CLK
    SLICE_X7Y120         FDRE                                         r  Buffer/dataOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDRE (Prop_fdre_C_Q)         0.341     0.010 f  Buffer/dataOut_reg[0]/Q
                         net (fo=7, routed)           0.204     0.214    Buffer/pixelOn_reg
    SLICE_X7Y120         LUT1 (Prop_lut1_I0_O)        0.097     0.311 r  Buffer/pixelOn2_inferred__0_carry_i_6/O
                         net (fo=1, routed)           0.421     0.732    Buffer/p_0_in[0]
    SLICE_X9Y120         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     1.164 r  Buffer/pixelOn2_inferred__0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    Buffer/pixelOn2_inferred__0_carry_i_1_n_0
    SLICE_X9Y121         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.323 f  Buffer/pixelOn2_inferred__0_carry__0_i_1/O[0]
                         net (fo=3, routed)           0.565     1.888    myCurve/dataScreenLocation[4]
    SLICE_X8Y123         LUT1 (Prop_lut1_I0_O)        0.224     2.112 r  myCurve/pixelOn2_inferred__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.112    myCurve/pixelOn2_inferred__0_carry__0_i_5_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     2.491 r  myCurve/pixelOn2_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.491    myCurve/pixelOn2_inferred__0_carry__0_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.648 r  myCurve/pixelOn2_inferred__0_carry__1/O[0]
                         net (fo=2, routed)           0.449     3.097    myCurve/pixelOn_reg_1[0]
    SLICE_X9Y124         LUT4 (Prop_lut4_I0_O)        0.209     3.306 r  myCurve/pixelOn1_inferred__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     3.306    myCurve/pixelOn1_inferred__0_carry__0_i_6_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.701 r  myCurve/pixelOn1_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.007     3.708    myCurve/pixelOn1_inferred__0_carry__0_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.797 r  myCurve/pixelOn1_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.797    myCurve/pixelOn1_inferred__0_carry__1_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.886 r  myCurve/pixelOn1_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.711     4.598    myCurve/pixelOn11_in
    SLICE_X12Y122        LUT2 (Prop_lut2_I1_O)        0.097     4.695 r  myCurve/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     4.695    myCurve/pixelOn0
    SLICE_X12Y122        FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.124     8.451    myCurve/clk_out2
    SLICE_X12Y122        FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.346     8.797    
                         clock uncertainty           -0.073     8.724    
    SLICE_X12Y122        FDRE (Setup_fdre_C_D)        0.072     8.796    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -4.695    
  -------------------------------------------------------------------
                         slack                                  4.101    

Slack (MET) :             4.767ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 0.937ns (23.163%)  route 3.108ns (76.837%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.739ns = ( 8.492 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.221    -0.396    myXVGA/clk_out2
    SLICE_X12Y123        FDRE                                         r  myXVGA/displayY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.393    -0.003 r  myXVGA/displayY_reg[0]/Q
                         net (fo=13, routed)          0.837     0.834    myXVGA/displayY[0]
    SLICE_X11Y123        LUT4 (Prop_lut4_I3_O)        0.111     0.945 r  myXVGA/displayY[8]_i_2/O
                         net (fo=5, routed)           0.522     1.467    myXVGA/displayY[8]_i_2_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I0_O)        0.239     1.706 r  myXVGA/drawStarting_i_2/O
                         net (fo=3, routed)           0.637     2.343    myXVGA/drawStarting_i_2_n_0
    SLICE_X12Y119        LUT5 (Prop_lut5_I0_O)        0.097     2.440 r  myXVGA/drawStarting_i_1/O
                         net (fo=5, routed)           0.456     2.895    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X8Y118         LUT2 (Prop_lut2_I0_O)        0.097     2.992 r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.657     3.649    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_sig_1
    RAMB18_X0Y45         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.165     8.492    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y45         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.346     8.837    
                         clock uncertainty           -0.073     8.764    
    RAMB18_X0Y45         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.348     8.416    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -3.649    
  -------------------------------------------------------------------
                         slack                                  4.767    

Slack (MET) :             4.787ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 0.937ns (23.326%)  route 3.080ns (76.674%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 8.484 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.221    -0.396    myXVGA/clk_out2
    SLICE_X12Y123        FDRE                                         r  myXVGA/displayY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.393    -0.003 r  myXVGA/displayY_reg[0]/Q
                         net (fo=13, routed)          0.837     0.834    myXVGA/displayY[0]
    SLICE_X11Y123        LUT4 (Prop_lut4_I3_O)        0.111     0.945 r  myXVGA/displayY[8]_i_2/O
                         net (fo=5, routed)           0.522     1.467    myXVGA/displayY[8]_i_2_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I0_O)        0.239     1.706 r  myXVGA/drawStarting_i_2/O
                         net (fo=3, routed)           0.637     2.343    myXVGA/drawStarting_i_2_n_0
    SLICE_X12Y119        LUT5 (Prop_lut5_I0_O)        0.097     2.440 r  myXVGA/drawStarting_i_1/O
                         net (fo=5, routed)           0.743     3.183    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X9Y119         LUT2 (Prop_lut2_I0_O)        0.097     3.280 r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.341     3.621    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_sig_3
    RAMB18_X0Y48         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.157     8.484    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y48         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.346     8.829    
                         clock uncertainty           -0.073     8.756    
    RAMB18_X0Y48         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.348     8.408    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          8.408    
                         arrival time                          -3.621    
  -------------------------------------------------------------------
                         slack                                  4.787    

Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.937ns (24.153%)  route 2.943ns (75.847%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 8.479 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.221    -0.396    myXVGA/clk_out2
    SLICE_X12Y123        FDRE                                         r  myXVGA/displayY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.393    -0.003 r  myXVGA/displayY_reg[0]/Q
                         net (fo=13, routed)          0.837     0.834    myXVGA/displayY[0]
    SLICE_X11Y123        LUT4 (Prop_lut4_I3_O)        0.111     0.945 r  myXVGA/displayY[8]_i_2/O
                         net (fo=5, routed)           0.522     1.467    myXVGA/displayY[8]_i_2_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I0_O)        0.239     1.706 r  myXVGA/drawStarting_i_2/O
                         net (fo=3, routed)           0.637     2.343    myXVGA/drawStarting_i_2_n_0
    SLICE_X12Y119        LUT5 (Prop_lut5_I0_O)        0.097     2.440 r  myXVGA/drawStarting_i_1/O
                         net (fo=5, routed)           0.430     2.870    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt_1
    SLICE_X9Y119         LUT2 (Prop_lut2_I0_O)        0.097     2.967 r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           0.516     3.483    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_4
    RAMB36_X0Y25         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.152     8.479    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y25         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.346     8.824    
                         clock uncertainty           -0.073     8.751    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348     8.403    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.403    
                         arrival time                          -3.483    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             5.081ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.937ns (25.138%)  route 2.790ns (74.862%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.743ns = ( 8.488 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.221    -0.396    myXVGA/clk_out2
    SLICE_X12Y123        FDRE                                         r  myXVGA/displayY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.393    -0.003 r  myXVGA/displayY_reg[0]/Q
                         net (fo=13, routed)          0.837     0.834    myXVGA/displayY[0]
    SLICE_X11Y123        LUT4 (Prop_lut4_I3_O)        0.111     0.945 r  myXVGA/displayY[8]_i_2/O
                         net (fo=5, routed)           0.522     1.467    myXVGA/displayY[8]_i_2_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I0_O)        0.239     1.706 r  myXVGA/drawStarting_i_2/O
                         net (fo=3, routed)           0.637     2.343    myXVGA/drawStarting_i_2_n_0
    SLICE_X12Y119        LUT5 (Prop_lut5_I0_O)        0.097     2.440 r  myXVGA/drawStarting_i_1/O
                         net (fo=5, routed)           0.553     2.993    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt_1
    SLICE_X8Y118         LUT2 (Prop_lut2_I0_O)        0.097     3.090 r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.241     3.331    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_2
    RAMB36_X0Y23         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.161     8.488    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y23         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.346     8.833    
                         clock uncertainty           -0.073     8.760    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348     8.412    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.412    
                         arrival time                          -3.331    
  -------------------------------------------------------------------
                         slack                                  5.081    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 mybs/activeBramSelect_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.663ns (23.143%)  route 2.202ns (76.857%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 8.479 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.227    -0.390    mybs/clk_out2
    SLICE_X8Y119         FDRE                                         r  mybs/activeBramSelect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.361    -0.029 r  mybs/activeBramSelect_reg/Q
                         net (fo=19, routed)          0.536     0.507    myCurve/activeBramSelect
    SLICE_X9Y119         LUT2 (Prop_lut2_I1_O)        0.199     0.706 f  myCurve/activeBramSelect_i_1/O
                         net (fo=8, routed)           0.622     1.328    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X9Y119         LUT1 (Prop_lut1_I0_O)        0.103     1.431 r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_gate_11/O
                         net (fo=2, routed)           1.044     2.475    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt_2
    RAMB36_X0Y25         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.152     8.479    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y25         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.346     8.824    
                         clock uncertainty           -0.073     8.751    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.381     8.370    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.370    
                         arrival time                          -2.475    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             5.910ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve/address_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.722ns (22.384%)  route 2.503ns (77.616%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 8.455 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.226    -0.391    myXVGA/clk_out2
    SLICE_X13Y120        FDRE                                         r  myXVGA/displayX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.078 r  myXVGA/displayX_reg[2]/Q
                         net (fo=21, routed)          0.778     0.700    myXVGA/displayX[2]
    SLICE_X12Y118        LUT4 (Prop_lut4_I1_O)        0.215     0.915 f  myXVGA/address[7]_i_3/O
                         net (fo=4, routed)           0.609     1.524    myXVGA/address[7]_i_3_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I4_O)        0.097     1.621 r  myXVGA/address[11]_i_6/O
                         net (fo=8, routed)           0.757     2.378    myXVGA/address[11]_i_6_n_0
    SLICE_X12Y118        LUT4 (Prop_lut4_I3_O)        0.097     2.475 r  myXVGA/address[4]_i_1/O
                         net (fo=1, routed)           0.360     2.834    myCurve/D[4]
    SLICE_X12Y118        FDRE                                         r  myCurve/address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.128     8.455    myCurve/clk_out2
    SLICE_X12Y118        FDRE                                         r  myCurve/address_reg[4]/C
                         clock pessimism              0.364     8.819    
                         clock uncertainty           -0.073     8.746    
    SLICE_X12Y118        FDRE (Setup_fdre_C_D)       -0.001     8.745    myCurve/address_reg[4]
  -------------------------------------------------------------------
                         required time                          8.745    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                  5.910    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve/drawStarting_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.840ns (26.248%)  route 2.360ns (73.752%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 8.455 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.221    -0.396    myXVGA/clk_out2
    SLICE_X12Y123        FDRE                                         r  myXVGA/displayY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.393    -0.003 r  myXVGA/displayY_reg[0]/Q
                         net (fo=13, routed)          0.837     0.834    myXVGA/displayY[0]
    SLICE_X11Y123        LUT4 (Prop_lut4_I3_O)        0.111     0.945 r  myXVGA/displayY[8]_i_2/O
                         net (fo=5, routed)           0.522     1.467    myXVGA/displayY[8]_i_2_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I0_O)        0.239     1.706 r  myXVGA/drawStarting_i_2/O
                         net (fo=3, routed)           0.637     2.343    myXVGA/drawStarting_i_2_n_0
    SLICE_X12Y119        LUT5 (Prop_lut5_I0_O)        0.097     2.440 r  myXVGA/drawStarting_i_1/O
                         net (fo=5, routed)           0.364     2.804    myCurve/drawStarting0
    SLICE_X10Y119        FDRE                                         r  myCurve/drawStarting_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.128     8.455    myCurve/clk_out2
    SLICE_X10Y119        FDRE                                         r  myCurve/drawStarting_reg/C
                         clock pessimism              0.346     8.801    
                         clock uncertainty           -0.073     8.728    
    SLICE_X10Y119        FDRE (Setup_fdre_C_D)       -0.001     8.727    myCurve/drawStarting_reg
  -------------------------------------------------------------------
                         required time                          8.727    
                         arrival time                          -2.804    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.956ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve/address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.729ns (24.271%)  route 2.275ns (75.729%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 8.455 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.226    -0.391    myXVGA/clk_out2
    SLICE_X13Y120        FDRE                                         r  myXVGA/displayX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.078 r  myXVGA/displayX_reg[2]/Q
                         net (fo=21, routed)          0.778     0.700    myXVGA/displayX[2]
    SLICE_X12Y118        LUT4 (Prop_lut4_I1_O)        0.215     0.915 f  myXVGA/address[7]_i_3/O
                         net (fo=4, routed)           0.609     1.524    myXVGA/address[7]_i_3_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I4_O)        0.097     1.621 r  myXVGA/address[11]_i_6/O
                         net (fo=8, routed)           0.457     2.078    myXVGA/address[11]_i_6_n_0
    SLICE_X12Y118        LUT5 (Prop_lut5_I4_O)        0.104     2.182 r  myXVGA/address[5]_i_1/O
                         net (fo=1, routed)           0.431     2.612    myCurve/D[5]
    SLICE_X12Y118        FDRE                                         r  myCurve/address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.128     8.455    myCurve/clk_out2
    SLICE_X12Y118        FDRE                                         r  myCurve/address_reg[5]/C
                         clock pessimism              0.364     8.819    
                         clock uncertainty           -0.073     8.746    
    SLICE_X12Y118        FDRE (Setup_fdre_C_D)       -0.177     8.569    myCurve/address_reg[5]
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                          -2.612    
  -------------------------------------------------------------------
                         slack                                  5.956    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.651ns (22.761%)  route 2.209ns (77.239%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 8.458 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.220    -0.397    adcc/CLK
    SLICE_X15Y125        FDRE                                         r  adcc/dataOut_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDRE (Prop_fdre_C_Q)         0.341    -0.056 r  adcc/dataOut_reg[9]/Q
                         net (fo=3, routed)           0.758     0.702    adcc/D[9]
    SLICE_X13Y123        LUT3 (Prop_lut3_I2_O)        0.097     0.799 f  adcc/trigger_address0[11]_i_4/O
                         net (fo=1, routed)           0.489     1.289    adcc/trigger_address0[11]_i_4_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I2_O)        0.097     1.386 f  adcc/trigger_address0[11]_i_2/O
                         net (fo=2, routed)           0.588     1.974    adcc/trigger_address0[11]_i_2_n_0
    SLICE_X10Y120        LUT3 (Prop_lut3_I2_O)        0.116     2.090 r  adcc/trigger_address0[11]_i_1/O
                         net (fo=12, routed)          0.373     2.463    Buffer/activeBramSelect_reg
    SLICE_X11Y116        FDRE                                         r  Buffer/trigger_address0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         1.131     8.458    Buffer/CLK
    SLICE_X11Y116        FDRE                                         r  Buffer/trigger_address0_reg[0]/C
                         clock pessimism              0.346     8.804    
                         clock uncertainty           -0.073     8.731    
    SLICE_X11Y116        FDRE (Setup_fdre_C_CE)      -0.306     8.425    Buffer/trigger_address0_reg[0]
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -2.463    
  -------------------------------------------------------------------
                         slack                                  5.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 Buffer/ram0_addrb_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.352%)  route 0.208ns (59.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.562    -0.602    Buffer/CLK
    SLICE_X9Y118         FDRE                                         r  Buffer/ram0_addrb_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  Buffer/ram0_addrb_reg[9]/Q
                         net (fo=2, routed)           0.208    -0.253    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[9]
    RAMB36_X0Y23         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.868    -0.804    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y23         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.550    
                         clock uncertainty            0.073    -0.477    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.294    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Buffer/ram1_addrb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.035%)  route 0.208ns (55.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.559    -0.605    Buffer/CLK
    SLICE_X8Y121         FDRE                                         r  Buffer/ram1_addrb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  Buffer/ram1_addrb_reg[10]/Q
                         net (fo=2, routed)           0.208    -0.233    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]
    RAMB18_X0Y48         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.863    -0.809    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y48         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.555    
                         clock uncertainty            0.073    -0.482    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.299    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/ram0_addra_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.164ns (73.440%)  route 0.059ns (26.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.565    -0.599    Buffer/CLK
    SLICE_X8Y115         FDRE                                         r  Buffer/pointer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Buffer/pointer0_reg[1]/Q
                         net (fo=3, routed)           0.059    -0.376    Buffer/pointer0_reg[1]
    SLICE_X9Y115         FDRE                                         r  Buffer/ram0_addra_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.834    -0.839    Buffer/CLK
    SLICE_X9Y115         FDRE                                         r  Buffer/ram0_addra_reg[1]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.073    -0.513    
    SLICE_X9Y115         FDRE (Hold_fdre_C_D)         0.047    -0.466    Buffer/ram0_addra_reg[1]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 myXVGA/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve/curveHsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.269%)  route 0.124ns (46.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.559    -0.605    myXVGA/clk_out2
    SLICE_X13Y121        FDRE                                         r  myXVGA/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  myXVGA/hsync_reg/Q
                         net (fo=2, routed)           0.124    -0.340    myCurve/hsync
    SLICE_X13Y123        FDRE                                         r  myCurve/curveHsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.825    -0.848    myCurve/clk_out2
    SLICE_X13Y123        FDRE                                         r  myCurve/curveHsync_reg/C
                         clock pessimism              0.254    -0.594    
                         clock uncertainty            0.073    -0.521    
    SLICE_X13Y123        FDRE (Hold_fdre_C_D)         0.075    -0.446    myCurve/curveHsync_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Buffer/trigger_address1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/ram1_addrb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.250ns (75.986%)  route 0.079ns (24.014%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.561    -0.603    Buffer/CLK
    SLICE_X9Y119         FDRE                                         r  Buffer/trigger_address1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Buffer/trigger_address1_reg[3]/Q
                         net (fo=1, routed)           0.079    -0.383    myCurve/trigger_address1[3]
    SLICE_X8Y119         LUT2 (Prop_lut2_I1_O)        0.045    -0.338 r  myCurve/_inferred__0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.338    Buffer/address_reg[3][3]
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.274 r  Buffer/_inferred__0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.274    Buffer/ram1_addrb[3]
    SLICE_X8Y119         FDRE                                         r  Buffer/ram1_addrb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.830    -0.843    Buffer/CLK
    SLICE_X8Y119         FDRE                                         r  Buffer/ram1_addrb_reg[3]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.073    -0.517    
    SLICE_X8Y119         FDRE (Hold_fdre_C_D)         0.134    -0.383    Buffer/ram1_addrb_reg[3]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Buffer/ram1_addrb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.234%)  route 0.254ns (60.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.561    -0.603    Buffer/CLK
    SLICE_X8Y119         FDRE                                         r  Buffer/ram1_addrb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  Buffer/ram1_addrb_reg[1]/Q
                         net (fo=2, routed)           0.254    -0.185    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X0Y48         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.863    -0.809    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y48         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.555    
                         clock uncertainty            0.073    -0.482    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.299    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 myXVGA/displayY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myXVGA/displayY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.246ns (78.978%)  route 0.065ns (21.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.557    -0.607    myXVGA/clk_out2
    SLICE_X12Y123        FDRE                                         r  myXVGA/displayY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.148    -0.459 r  myXVGA/displayY_reg[1]/Q
                         net (fo=12, routed)          0.065    -0.394    myXVGA/displayY[1]
    SLICE_X12Y123        LUT6 (Prop_lut6_I3_O)        0.098    -0.296 r  myXVGA/displayY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    myXVGA/p_0_in__0[5]
    SLICE_X12Y123        FDRE                                         r  myXVGA/displayY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.825    -0.848    myXVGA/clk_out2
    SLICE_X12Y123        FDRE                                         r  myXVGA/displayY_reg[5]/C
                         clock pessimism              0.241    -0.607    
                         clock uncertainty            0.073    -0.534    
    SLICE_X12Y123        FDRE (Hold_fdre_C_D)         0.121    -0.413    myXVGA/displayY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 adcc/dataOut_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Trigger/previousData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.873%)  route 0.148ns (51.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.556    -0.608    adcc/CLK
    SLICE_X15Y125        FDRE                                         r  adcc/dataOut_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  adcc/dataOut_reg[7]/Q
                         net (fo=3, routed)           0.148    -0.320    Trigger/D[5]
    SLICE_X14Y123        FDRE                                         r  Trigger/previousData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.825    -0.848    Trigger/CLK
    SLICE_X14Y123        FDRE                                         r  Trigger/previousData_reg[7]/C
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.073    -0.500    
    SLICE_X14Y123        FDRE (Hold_fdre_C_D)         0.063    -0.437    Trigger/previousData_reg[7]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Buffer/trigger_address1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/ram1_addrb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.256ns (74.852%)  route 0.086ns (25.148%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.561    -0.603    Buffer/CLK
    SLICE_X9Y119         FDRE                                         r  Buffer/trigger_address1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Buffer/trigger_address1_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.376    myCurve/trigger_address1[0]
    SLICE_X8Y119         LUT2 (Prop_lut2_I1_O)        0.045    -0.331 r  myCurve/_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.331    Buffer/address_reg[3][0]
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.261 r  Buffer/_inferred__0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.261    Buffer/ram1_addrb[0]
    SLICE_X8Y119         FDRE                                         r  Buffer/ram1_addrb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.830    -0.843    Buffer/CLK
    SLICE_X8Y119         FDRE                                         r  Buffer/ram1_addrb_reg[0]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.073    -0.517    
    SLICE_X8Y119         FDRE (Hold_fdre_C_D)         0.134    -0.383    Buffer/ram1_addrb_reg[0]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Buffer/ram1_addrb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.401%)  route 0.263ns (61.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.560    -0.604    Buffer/CLK
    SLICE_X8Y120         FDRE                                         r  Buffer/ram1_addrb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  Buffer/ram1_addrb_reg[4]/Q
                         net (fo=2, routed)           0.263    -0.177    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y48         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=202, routed)         0.863    -0.809    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y48         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.555    
                         clock uncertainty            0.073    -0.482    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.299    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.122    





