# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /MYSTUFF/SV-Independent-Study/sim_build -DCOCOTB_SIM=1 --top-module I2C_main --vpi --public-flat-rw --prefix Vtop -o I2C_main -LDFLAGS -Wl,-rpath,/tools/oss-cad-suite/lib/python3.11/site-packages/cocotb/libs -L/tools/oss-cad-suite/lib/python3.11/site-packages/cocotb/libs -lcocotbvpi_verilator --trace --assert -Wall -Wno-DECLFILENAME --trace-fst --trace-structs -I/MYSTUFF/SV-Independent-Study /tools/oss-cad-suite/lib/python3.11/site-packages/cocotb/share/lib/verilator/verilator.cpp /MYSTUFF/SV-Independent-Study/TestVerilogZ.sv"
S      8982 3940649674130944  1741033360   599240300  1741033360   599240300 "/MYSTUFF/SV-Independent-Study/TestVerilogZ.sv"
T      5074 1407374883717401  1741033362   306439200  1741033362   306439200 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop.cpp"
T      3614 844424930296087  1741033362   302731600  1741033362   302731600 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop.h"
T      2300 844424930296104  1741033362   392181900  1741033362   392181900 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop.mk"
T       669 1407374883717398  1741033362   297216600  1741033362   297216600 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Dpi.cpp"
T       520 844424930296085  1741033362   282095200  1741033362   282095200 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Dpi.h"
T      4586 844424930296083  1741033362   266149900  1741033362   266149900 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Syms.cpp"
T      1293 844424930296084  1741033362   271266800  1741033362   271266800 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Syms.h"
T       290 844424930296101  1741033362   360826700  1741033362   360826700 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__TraceDecls__0__Slow.cpp"
T      3272 844424930296102  1741033362   364856100  1741033362   364856100 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Trace__0.cpp"
T      8682 844424930296100  1741033362   357524200  1741033362   357524200 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Trace__0__Slow.cpp"
T      1990 844424930296091  1741033362   314185000  1741033362   314185000 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root.h"
T      1707 1407374883717410  1741033362   333882800  1741033362   333882800 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__DepSet_h84412442__0.cpp"
T       896 1407374883717408  1741033362   323564100  1741033362   323564100 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     16759 844424930296099  1741033362   344174500  1741033362   344174500 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      9314 844424930296097  1741033362   328941100  1741033362   328941100 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       620 844424930296093  1741033362   314185000  1741033362   314185000 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__Slow.cpp"
T       773 844424930296090  1741033362   310883000  1741033362   310883000 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__pch.h"
T      1434 844424930296105  1741033362   400778900  1741033362   400778900 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__ver.d"
T         0        0  1741033362   408673200  1741033362   408673200 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__verFiles.dat"
T      1758 844424930296103  1741033362   385572600  1741033362   385572600 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop_classes.mk"
S  13716000    66948  1737993248   736705071  1736302248           0 "/tools/oss-cad-suite/libexec/verilator_bin"
S      5345    75666  1737993251    46705001  1736302248           0 "/tools/oss-cad-suite/share/verilator/include/verilated_std.sv"
S      2787    75667  1737993251    46705001  1736302248           0 "/tools/oss-cad-suite/share/verilator/include/verilated_std_waiver.vlt"
