<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated   -->
<!--     by the Xilinx ISE software.  Any direct editing or        -->
<!--     changes made to this file may result in unpredictable     -->
<!--     behavior or data corruption.  It is strongly advised that -->
<!--     users do not edit the contents of this file.              -->
<!--                                                               -->
<!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.    -->

<messages>
<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/Logsys/SP6BoardLinuxAXI/pcores/logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/axi_interface.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/Logsys/SP6BoardLinuxAXI/pcores/logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/bank_state.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">E:/Logsys/SP6BoardLinuxAXI/pcores/logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/bank_state.v</arg>&quot; Line <arg fmt="%d" index="2">36</arg>. <arg fmt="%s" index="3">Include file found: &apos;E:/Logsys/SP6BoardLinuxAXI/pcores/logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/functions.vh&apos; in file &quot;E:/Logsys/SP6BoardLinuxAXI/pcores/logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/bank_state.v&quot; line 36
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/Logsys/SP6BoardLinuxAXI/pcores/logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/fifo.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">E:/Logsys/SP6BoardLinuxAXI/pcores/logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/fifo.v</arg>&quot; Line <arg fmt="%d" index="2">38</arg>. <arg fmt="%s" index="3">Include file found: &apos;E:/Logsys/SP6BoardLinuxAXI/pcores/logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/functions.vh&apos; in file &quot;E:/Logsys/SP6BoardLinuxAXI/pcores/logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/fifo.v&quot; line 38
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/Logsys/SP6BoardLinuxAXI/pcores/logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/logsys_axi_sdram_ctrl.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">E:/Logsys/SP6BoardLinuxAXI/pcores/logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/logsys_axi_sdram_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">100</arg>. <arg fmt="%s" index="3">Include file found: &apos;E:/Logsys/SP6BoardLinuxAXI/pcores/logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/memctrl_defs.vh&apos; in file &quot;E:/Logsys/SP6BoardLinuxAXI/pcores/logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/logsys_axi_sdram_ctrl.v&quot; line 100
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">E:/Logsys/SP6BoardLinuxAXI/pcores/logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/logsys_axi_sdram_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">101</arg>. <arg fmt="%s" index="3">Include file found: &apos;E:/Logsys/SP6BoardLinuxAXI/pcores/logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/functions.vh&apos; in file &quot;E:/Logsys/SP6BoardLinuxAXI/pcores/logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/logsys_axi_sdram_ctrl.v&quot; line 101
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/Logsys/SP6BoardLinuxAXI/pcores/logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/phy.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">E:/Logsys/SP6BoardLinuxAXI/pcores/logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/phy.v</arg>&quot; Line <arg fmt="%d" index="2">54</arg>. <arg fmt="%s" index="3">Include file found: &apos;E:/Logsys/SP6BoardLinuxAXI/pcores/logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/memctrl_defs.vh&apos; in file &quot;E:/Logsys/SP6BoardLinuxAXI/pcores/logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/phy.v&quot; line 54
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">E:/Logsys/SP6BoardLinuxAXI/pcores/logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/phy.v</arg>&quot; Line <arg fmt="%d" index="2">55</arg>. <arg fmt="%s" index="3">Include file found: &apos;E:/Logsys/SP6BoardLinuxAXI/pcores/logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/functions.vh&apos; in file &quot;E:/Logsys/SP6BoardLinuxAXI/pcores/logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/phy.v&quot; line 55
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/Logsys/SP6BoardLinuxAXI/pcores/logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/sdram_ctrl.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">E:/Logsys/SP6BoardLinuxAXI/pcores/logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/sdram_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">50</arg>. <arg fmt="%s" index="3">Include file found: &apos;E:/Logsys/SP6BoardLinuxAXI/pcores/logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/memctrl_defs.vh&apos; in file &quot;E:/Logsys/SP6BoardLinuxAXI/pcores/logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/sdram_ctrl.v&quot; line 50
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">E:/Logsys/SP6BoardLinuxAXI/pcores/logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/sdram_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">51</arg>. <arg fmt="%s" index="3">Include file found: &apos;E:/Logsys/SP6BoardLinuxAXI/pcores/logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/functions.vh&apos; in file &quot;E:/Logsys/SP6BoardLinuxAXI/pcores/logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/sdram_ctrl.v&quot; line 51
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/Logsys/SP6BoardLinuxAXI/pcores/logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/sdram_timing.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">E:/Logsys/SP6BoardLinuxAXI/pcores/logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/sdram_timing.v</arg>&quot; Line <arg fmt="%d" index="2">46</arg>. <arg fmt="%s" index="3">Include file found: &apos;E:/Logsys/SP6BoardLinuxAXI/pcores/logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/functions.vh&apos; in file &quot;E:/Logsys/SP6BoardLinuxAXI/pcores/logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/sdram_timing.v&quot; line 46
</arg>
</msg>

</messages>

