[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~AddernBitModule|FullAdderModule",
    "duplicate":"~AddernBitModule|AddernBitModule/FullAdderModule:FullAdderModule",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~AddernBitModule|FullAdderModule_1",
    "duplicate":"~AddernBitModule|AddernBitModule/FullAdderModule_1:FullAdderModule",
    "index":0.3333333333333333
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~AddernBitModule|FullAdderModule_2",
    "duplicate":"~AddernBitModule|AddernBitModule/FullAdderModule_2:FullAdderModule",
    "index":0.6666666666666666
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~AddernBitModule|AddernBitModule>io_Cout",
    "sources":[
      "~AddernBitModule|AddernBitModule>io_A",
      "~AddernBitModule|AddernBitModule>io_B",
      "~AddernBitModule|AddernBitModule>io_Cin"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~AddernBitModule|AddernBitModule>io_Sum",
    "sources":[
      "~AddernBitModule|AddernBitModule>io_Cin",
      "~AddernBitModule|AddernBitModule>io_A",
      "~AddernBitModule|AddernBitModule>io_B"
    ]
  }
]