// Seed: 2796457514
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  input id_4;
  input id_3;
  input id_2;
  input id_1;
  assign #0 id_5 = 1;
  always id_5 = 1;
  reg id_5, id_6, id_7, id_8;
  always id_6 <= 1;
  assign id_5 = 1'd0;
  assign id_7 = 1'b0;
endmodule
