
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//size_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401890 <.init>:
  401890:	stp	x29, x30, [sp, #-16]!
  401894:	mov	x29, sp
  401898:	bl	401da0 <ferror@plt+0x60>
  40189c:	ldp	x29, x30, [sp], #16
  4018a0:	ret

Disassembly of section .plt:

00000000004018b0 <memcpy@plt-0x20>:
  4018b0:	stp	x16, x30, [sp, #-16]!
  4018b4:	adrp	x16, 415000 <ferror@plt+0x132c0>
  4018b8:	ldr	x17, [x16, #4088]
  4018bc:	add	x16, x16, #0xff8
  4018c0:	br	x17
  4018c4:	nop
  4018c8:	nop
  4018cc:	nop

00000000004018d0 <memcpy@plt>:
  4018d0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  4018d4:	ldr	x17, [x16]
  4018d8:	add	x16, x16, #0x0
  4018dc:	br	x17

00000000004018e0 <memmove@plt>:
  4018e0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  4018e4:	ldr	x17, [x16, #8]
  4018e8:	add	x16, x16, #0x8
  4018ec:	br	x17

00000000004018f0 <mkstemps@plt>:
  4018f0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  4018f4:	ldr	x17, [x16, #16]
  4018f8:	add	x16, x16, #0x10
  4018fc:	br	x17

0000000000401900 <strlen@plt>:
  401900:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401904:	ldr	x17, [x16, #24]
  401908:	add	x16, x16, #0x18
  40190c:	br	x17

0000000000401910 <fputs@plt>:
  401910:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401914:	ldr	x17, [x16, #32]
  401918:	add	x16, x16, #0x20
  40191c:	br	x17

0000000000401920 <bfd_scan_vma@plt>:
  401920:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401924:	ldr	x17, [x16, #40]
  401928:	add	x16, x16, #0x28
  40192c:	br	x17

0000000000401930 <exit@plt>:
  401930:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401934:	ldr	x17, [x16, #48]
  401938:	add	x16, x16, #0x30
  40193c:	br	x17

0000000000401940 <bfd_core_file_failing_command@plt>:
  401940:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401944:	ldr	x17, [x16, #56]
  401948:	add	x16, x16, #0x38
  40194c:	br	x17

0000000000401950 <bfd_arch_list@plt>:
  401950:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401954:	ldr	x17, [x16, #64]
  401958:	add	x16, x16, #0x40
  40195c:	br	x17

0000000000401960 <bfd_set_default_target@plt>:
  401960:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401964:	ldr	x17, [x16, #72]
  401968:	add	x16, x16, #0x48
  40196c:	br	x17

0000000000401970 <ftell@plt>:
  401970:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401974:	ldr	x17, [x16, #80]
  401978:	add	x16, x16, #0x50
  40197c:	br	x17

0000000000401980 <sprintf@plt>:
  401980:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401984:	ldr	x17, [x16, #88]
  401988:	add	x16, x16, #0x58
  40198c:	br	x17

0000000000401990 <putc@plt>:
  401990:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401994:	ldr	x17, [x16, #96]
  401998:	add	x16, x16, #0x60
  40199c:	br	x17

00000000004019a0 <fputc@plt>:
  4019a0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  4019a4:	ldr	x17, [x16, #104]
  4019a8:	add	x16, x16, #0x68
  4019ac:	br	x17

00000000004019b0 <ctime@plt>:
  4019b0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  4019b4:	ldr	x17, [x16, #112]
  4019b8:	add	x16, x16, #0x70
  4019bc:	br	x17

00000000004019c0 <bfd_openr@plt>:
  4019c0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  4019c4:	ldr	x17, [x16, #120]
  4019c8:	add	x16, x16, #0x78
  4019cc:	br	x17

00000000004019d0 <fclose@plt>:
  4019d0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  4019d4:	ldr	x17, [x16, #128]
  4019d8:	add	x16, x16, #0x80
  4019dc:	br	x17

00000000004019e0 <fopen@plt>:
  4019e0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  4019e4:	ldr	x17, [x16, #136]
  4019e8:	add	x16, x16, #0x88
  4019ec:	br	x17

00000000004019f0 <xrealloc@plt>:
  4019f0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  4019f4:	ldr	x17, [x16, #144]
  4019f8:	add	x16, x16, #0x90
  4019fc:	br	x17

0000000000401a00 <bindtextdomain@plt>:
  401a00:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401a04:	ldr	x17, [x16, #152]
  401a08:	add	x16, x16, #0x98
  401a0c:	br	x17

0000000000401a10 <bfd_target_list@plt>:
  401a10:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401a14:	ldr	x17, [x16, #160]
  401a18:	add	x16, x16, #0xa0
  401a1c:	br	x17

0000000000401a20 <__libc_start_main@plt>:
  401a20:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401a24:	ldr	x17, [x16, #168]
  401a28:	add	x16, x16, #0xa8
  401a2c:	br	x17

0000000000401a30 <bfd_get_error@plt>:
  401a30:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401a34:	ldr	x17, [x16, #176]
  401a38:	add	x16, x16, #0xb0
  401a3c:	br	x17

0000000000401a40 <memset@plt>:
  401a40:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401a44:	ldr	x17, [x16, #184]
  401a48:	add	x16, x16, #0xb8
  401a4c:	br	x17

0000000000401a50 <xmalloc@plt>:
  401a50:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401a54:	ldr	x17, [x16, #192]
  401a58:	add	x16, x16, #0xc0
  401a5c:	br	x17

0000000000401a60 <bfd_set_error@plt>:
  401a60:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401a64:	ldr	x17, [x16, #200]
  401a68:	add	x16, x16, #0xc8
  401a6c:	br	x17

0000000000401a70 <xmalloc_set_program_name@plt>:
  401a70:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401a74:	ldr	x17, [x16, #208]
  401a78:	add	x16, x16, #0xd0
  401a7c:	br	x17

0000000000401a80 <xstrdup@plt>:
  401a80:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401a84:	ldr	x17, [x16, #216]
  401a88:	add	x16, x16, #0xd8
  401a8c:	br	x17

0000000000401a90 <bfd_init@plt>:
  401a90:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401a94:	ldr	x17, [x16, #224]
  401a98:	add	x16, x16, #0xe0
  401a9c:	br	x17

0000000000401aa0 <strerror@plt>:
  401aa0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401aa4:	ldr	x17, [x16, #232]
  401aa8:	add	x16, x16, #0xe8
  401aac:	br	x17

0000000000401ab0 <close@plt>:
  401ab0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401ab4:	ldr	x17, [x16, #240]
  401ab8:	add	x16, x16, #0xf0
  401abc:	br	x17

0000000000401ac0 <strrchr@plt>:
  401ac0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401ac4:	ldr	x17, [x16, #248]
  401ac8:	add	x16, x16, #0xf8
  401acc:	br	x17

0000000000401ad0 <__gmon_start__@plt>:
  401ad0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401ad4:	ldr	x17, [x16, #256]
  401ad8:	add	x16, x16, #0x100
  401adc:	br	x17

0000000000401ae0 <bfd_set_format@plt>:
  401ae0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401ae4:	ldr	x17, [x16, #264]
  401ae8:	add	x16, x16, #0x108
  401aec:	br	x17

0000000000401af0 <mkdtemp@plt>:
  401af0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401af4:	ldr	x17, [x16, #272]
  401af8:	add	x16, x16, #0x110
  401afc:	br	x17

0000000000401b00 <fseek@plt>:
  401b00:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401b04:	ldr	x17, [x16, #280]
  401b08:	add	x16, x16, #0x118
  401b0c:	br	x17

0000000000401b10 <abort@plt>:
  401b10:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401b14:	ldr	x17, [x16, #288]
  401b18:	add	x16, x16, #0x120
  401b1c:	br	x17

0000000000401b20 <access@plt>:
  401b20:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401b24:	ldr	x17, [x16, #296]
  401b28:	add	x16, x16, #0x128
  401b2c:	br	x17

0000000000401b30 <bfd_close_all_done@plt>:
  401b30:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401b34:	ldr	x17, [x16, #304]
  401b38:	add	x16, x16, #0x130
  401b3c:	br	x17

0000000000401b40 <puts@plt>:
  401b40:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401b44:	ldr	x17, [x16, #312]
  401b48:	add	x16, x16, #0x138
  401b4c:	br	x17

0000000000401b50 <fread_unlocked@plt>:
  401b50:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401b54:	ldr	x17, [x16, #320]
  401b58:	add	x16, x16, #0x140
  401b5c:	br	x17

0000000000401b60 <textdomain@plt>:
  401b60:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401b64:	ldr	x17, [x16, #328]
  401b68:	add	x16, x16, #0x148
  401b6c:	br	x17

0000000000401b70 <getopt_long@plt>:
  401b70:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401b74:	ldr	x17, [x16, #336]
  401b78:	add	x16, x16, #0x150
  401b7c:	br	x17

0000000000401b80 <strcmp@plt>:
  401b80:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401b84:	ldr	x17, [x16, #344]
  401b88:	add	x16, x16, #0x158
  401b8c:	br	x17

0000000000401b90 <bfd_printable_arch_mach@plt>:
  401b90:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401b94:	ldr	x17, [x16, #352]
  401b98:	add	x16, x16, #0x160
  401b9c:	br	x17

0000000000401ba0 <strtol@plt>:
  401ba0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401ba4:	ldr	x17, [x16, #360]
  401ba8:	add	x16, x16, #0x168
  401bac:	br	x17

0000000000401bb0 <bfd_iterate_over_targets@plt>:
  401bb0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401bb4:	ldr	x17, [x16, #368]
  401bb8:	add	x16, x16, #0x170
  401bbc:	br	x17

0000000000401bc0 <free@plt>:
  401bc0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401bc4:	ldr	x17, [x16, #376]
  401bc8:	add	x16, x16, #0x178
  401bcc:	br	x17

0000000000401bd0 <bfd_openw@plt>:
  401bd0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401bd4:	ldr	x17, [x16, #384]
  401bd8:	add	x16, x16, #0x180
  401bdc:	br	x17

0000000000401be0 <fwrite@plt>:
  401be0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401be4:	ldr	x17, [x16, #392]
  401be8:	add	x16, x16, #0x188
  401bec:	br	x17

0000000000401bf0 <bfd_set_error_program_name@plt>:
  401bf0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401bf4:	ldr	x17, [x16, #400]
  401bf8:	add	x16, x16, #0x190
  401bfc:	br	x17

0000000000401c00 <fflush@plt>:
  401c00:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401c04:	ldr	x17, [x16, #408]
  401c08:	add	x16, x16, #0x198
  401c0c:	br	x17

0000000000401c10 <strcpy@plt>:
  401c10:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401c14:	ldr	x17, [x16, #416]
  401c18:	add	x16, x16, #0x1a0
  401c1c:	br	x17

0000000000401c20 <mkstemp@plt>:
  401c20:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401c24:	ldr	x17, [x16, #424]
  401c28:	add	x16, x16, #0x1a8
  401c2c:	br	x17

0000000000401c30 <xexit@plt>:
  401c30:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401c34:	ldr	x17, [x16, #432]
  401c38:	add	x16, x16, #0x1b0
  401c3c:	br	x17

0000000000401c40 <bfd_close@plt>:
  401c40:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401c44:	ldr	x17, [x16, #440]
  401c48:	add	x16, x16, #0x1b8
  401c4c:	br	x17

0000000000401c50 <bfd_check_format_matches@plt>:
  401c50:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401c54:	ldr	x17, [x16, #448]
  401c58:	add	x16, x16, #0x1c0
  401c5c:	br	x17

0000000000401c60 <bfd_errmsg@plt>:
  401c60:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401c64:	ldr	x17, [x16, #456]
  401c68:	add	x16, x16, #0x1c8
  401c6c:	br	x17

0000000000401c70 <dcgettext@plt>:
  401c70:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401c74:	ldr	x17, [x16, #464]
  401c78:	add	x16, x16, #0x1d0
  401c7c:	br	x17

0000000000401c80 <bfd_check_format@plt>:
  401c80:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401c84:	ldr	x17, [x16, #472]
  401c88:	add	x16, x16, #0x1d8
  401c8c:	br	x17

0000000000401c90 <bfd_openr_next_archived_file@plt>:
  401c90:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401c94:	ldr	x17, [x16, #480]
  401c98:	add	x16, x16, #0x1e0
  401c9c:	br	x17

0000000000401ca0 <vfprintf@plt>:
  401ca0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401ca4:	ldr	x17, [x16, #488]
  401ca8:	add	x16, x16, #0x1e8
  401cac:	br	x17

0000000000401cb0 <printf@plt>:
  401cb0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401cb4:	ldr	x17, [x16, #496]
  401cb8:	add	x16, x16, #0x1f0
  401cbc:	br	x17

0000000000401cc0 <bfd_map_over_sections@plt>:
  401cc0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401cc4:	ldr	x17, [x16, #504]
  401cc8:	add	x16, x16, #0x1f8
  401ccc:	br	x17

0000000000401cd0 <__assert_fail@plt>:
  401cd0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401cd4:	ldr	x17, [x16, #512]
  401cd8:	add	x16, x16, #0x200
  401cdc:	br	x17

0000000000401ce0 <__errno_location@plt>:
  401ce0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401ce4:	ldr	x17, [x16, #520]
  401ce8:	add	x16, x16, #0x208
  401cec:	br	x17

0000000000401cf0 <getenv@plt>:
  401cf0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401cf4:	ldr	x17, [x16, #528]
  401cf8:	add	x16, x16, #0x210
  401cfc:	br	x17

0000000000401d00 <__xstat@plt>:
  401d00:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401d04:	ldr	x17, [x16, #536]
  401d08:	add	x16, x16, #0x218
  401d0c:	br	x17

0000000000401d10 <unlink@plt>:
  401d10:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401d14:	ldr	x17, [x16, #544]
  401d18:	add	x16, x16, #0x220
  401d1c:	br	x17

0000000000401d20 <fprintf@plt>:
  401d20:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401d24:	ldr	x17, [x16, #552]
  401d28:	add	x16, x16, #0x228
  401d2c:	br	x17

0000000000401d30 <setlocale@plt>:
  401d30:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401d34:	ldr	x17, [x16, #560]
  401d38:	add	x16, x16, #0x230
  401d3c:	br	x17

0000000000401d40 <ferror@plt>:
  401d40:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401d44:	ldr	x17, [x16, #568]
  401d48:	add	x16, x16, #0x238
  401d4c:	br	x17

Disassembly of section .text:

0000000000401d50 <.text>:
  401d50:	mov	x29, #0x0                   	// #0
  401d54:	mov	x30, #0x0                   	// #0
  401d58:	mov	x5, x0
  401d5c:	ldr	x1, [sp]
  401d60:	add	x2, sp, #0x8
  401d64:	mov	x6, sp
  401d68:	movz	x0, #0x0, lsl #48
  401d6c:	movk	x0, #0x0, lsl #32
  401d70:	movk	x0, #0x40, lsl #16
  401d74:	movk	x0, #0x1e5c
  401d78:	movz	x3, #0x0, lsl #48
  401d7c:	movk	x3, #0x0, lsl #32
  401d80:	movk	x3, #0x40, lsl #16
  401d84:	movk	x3, #0x4888
  401d88:	movz	x4, #0x0, lsl #48
  401d8c:	movk	x4, #0x0, lsl #32
  401d90:	movk	x4, #0x40, lsl #16
  401d94:	movk	x4, #0x4908
  401d98:	bl	401a20 <__libc_start_main@plt>
  401d9c:	bl	401b10 <abort@plt>
  401da0:	adrp	x0, 415000 <ferror@plt+0x132c0>
  401da4:	ldr	x0, [x0, #4064]
  401da8:	cbz	x0, 401db0 <ferror@plt+0x70>
  401dac:	b	401ad0 <__gmon_start__@plt>
  401db0:	ret
  401db4:	nop
  401db8:	adrp	x0, 416000 <ferror@plt+0x142c0>
  401dbc:	add	x0, x0, #0x350
  401dc0:	adrp	x1, 416000 <ferror@plt+0x142c0>
  401dc4:	add	x1, x1, #0x350
  401dc8:	cmp	x1, x0
  401dcc:	b.eq	401de4 <ferror@plt+0xa4>  // b.none
  401dd0:	adrp	x1, 404000 <ferror@plt+0x22c0>
  401dd4:	ldr	x1, [x1, #2344]
  401dd8:	cbz	x1, 401de4 <ferror@plt+0xa4>
  401ddc:	mov	x16, x1
  401de0:	br	x16
  401de4:	ret
  401de8:	adrp	x0, 416000 <ferror@plt+0x142c0>
  401dec:	add	x0, x0, #0x350
  401df0:	adrp	x1, 416000 <ferror@plt+0x142c0>
  401df4:	add	x1, x1, #0x350
  401df8:	sub	x1, x1, x0
  401dfc:	lsr	x2, x1, #63
  401e00:	add	x1, x2, x1, asr #3
  401e04:	cmp	xzr, x1, asr #1
  401e08:	asr	x1, x1, #1
  401e0c:	b.eq	401e24 <ferror@plt+0xe4>  // b.none
  401e10:	adrp	x2, 404000 <ferror@plt+0x22c0>
  401e14:	ldr	x2, [x2, #2352]
  401e18:	cbz	x2, 401e24 <ferror@plt+0xe4>
  401e1c:	mov	x16, x2
  401e20:	br	x16
  401e24:	ret
  401e28:	stp	x29, x30, [sp, #-32]!
  401e2c:	mov	x29, sp
  401e30:	str	x19, [sp, #16]
  401e34:	adrp	x19, 416000 <ferror@plt+0x142c0>
  401e38:	ldrb	w0, [x19, #2000]
  401e3c:	cbnz	w0, 401e4c <ferror@plt+0x10c>
  401e40:	bl	401db8 <ferror@plt+0x78>
  401e44:	mov	w0, #0x1                   	// #1
  401e48:	strb	w0, [x19, #2000]
  401e4c:	ldr	x19, [sp, #16]
  401e50:	ldp	x29, x30, [sp], #32
  401e54:	ret
  401e58:	b	401de8 <ferror@plt+0xa8>
  401e5c:	sub	sp, sp, #0xa0
  401e60:	stp	x20, x19, [sp, #144]
  401e64:	adrp	x20, 404000 <ferror@plt+0x22c0>
  401e68:	add	x20, x20, #0xd6e
  401e6c:	mov	x19, x1
  401e70:	str	w0, [sp, #20]
  401e74:	str	x1, [sp, #8]
  401e78:	mov	w0, #0x5                   	// #5
  401e7c:	mov	x1, x20
  401e80:	stp	x29, x30, [sp, #64]
  401e84:	stp	x28, x27, [sp, #80]
  401e88:	stp	x26, x25, [sp, #96]
  401e8c:	stp	x24, x23, [sp, #112]
  401e90:	stp	x22, x21, [sp, #128]
  401e94:	add	x29, sp, #0x40
  401e98:	bl	401d30 <setlocale@plt>
  401e9c:	mov	w0, wzr
  401ea0:	mov	x1, x20
  401ea4:	bl	401d30 <setlocale@plt>
  401ea8:	adrp	x20, 404000 <ferror@plt+0x22c0>
  401eac:	add	x20, x20, #0x9c4
  401eb0:	adrp	x1, 404000 <ferror@plt+0x22c0>
  401eb4:	add	x1, x1, #0x9cd
  401eb8:	mov	x0, x20
  401ebc:	bl	401a00 <bindtextdomain@plt>
  401ec0:	mov	x0, x20
  401ec4:	bl	401b60 <textdomain@plt>
  401ec8:	ldr	x0, [x19]
  401ecc:	adrp	x19, 416000 <ferror@plt+0x142c0>
  401ed0:	str	x0, [x19, #2168]
  401ed4:	bl	401a70 <xmalloc_set_program_name@plt>
  401ed8:	ldr	x0, [x19, #2168]
  401edc:	bl	401bf0 <bfd_set_error_program_name@plt>
  401ee0:	add	x0, sp, #0x14
  401ee4:	add	x1, sp, #0x8
  401ee8:	bl	4042f0 <ferror@plt+0x25b0>
  401eec:	bl	401a90 <bfd_init@plt>
  401ef0:	cmp	w0, #0x118
  401ef4:	b.ne	4022a8 <ferror@plt+0x568>  // b.any
  401ef8:	bl	4032cc <ferror@plt+0x158c>
  401efc:	adrp	x19, 404000 <ferror@plt+0x22c0>
  401f00:	adrp	x20, 416000 <ferror@plt+0x142c0>
  401f04:	adrp	x25, 404000 <ferror@plt+0x22c0>
  401f08:	add	x19, x19, #0xa00
  401f0c:	add	x20, x20, #0x250
  401f10:	add	x25, x25, #0x938
  401f14:	adrp	x24, 416000 <ferror@plt+0x142c0>
  401f18:	mov	w26, #0x1                   	// #1
  401f1c:	mov	w28, #0x2                   	// #2
  401f20:	adrp	x27, 416000 <ferror@plt+0x142c0>
  401f24:	adrp	x23, 416000 <ferror@plt+0x142c0>
  401f28:	adrp	x21, 416000 <ferror@plt+0x142c0>
  401f2c:	adrp	x22, 416000 <ferror@plt+0x142c0>
  401f30:	b	401f40 <ferror@plt+0x200>
  401f34:	ldr	x8, [x22, #856]
  401f38:	adrp	x9, 416000 <ferror@plt+0x142c0>
  401f3c:	str	x8, [x9, #2016]
  401f40:	ldr	w0, [sp, #20]
  401f44:	ldr	x1, [sp, #8]
  401f48:	mov	x2, x19
  401f4c:	mov	x3, x20
  401f50:	mov	x4, xzr
  401f54:	bl	401b70 <getopt_long@plt>
  401f58:	sub	w8, w0, #0x3f
  401f5c:	cmp	w8, #0x8b
  401f60:	b.hi	401f7c <ferror@plt+0x23c>  // b.pmore
  401f64:	adr	x9, 401f34 <ferror@plt+0x1f4>
  401f68:	ldrb	w10, [x25, x8]
  401f6c:	add	x9, x9, x10, lsl #2
  401f70:	br	x9
  401f74:	str	w26, [x27, #2028]
  401f78:	b	401f40 <ferror@plt+0x200>
  401f7c:	cmn	w0, #0x1
  401f80:	b.ne	401f40 <ferror@plt+0x200>  // b.any
  401f84:	b	402050 <ferror@plt+0x310>
  401f88:	ldr	x8, [x22, #856]
  401f8c:	ldrb	w8, [x8]
  401f90:	sub	w8, w8, #0x42
  401f94:	cmp	w8, #0x31
  401f98:	b.hi	40229c <ferror@plt+0x55c>  // b.pmore
  401f9c:	lsl	x9, x26, x8
  401fa0:	tst	x9, #0x100000001
  401fa4:	b.ne	402024 <ferror@plt+0x2e4>  // b.any
  401fa8:	lsl	x9, x26, x8
  401fac:	tst	x9, #0x2000000020
  401fb0:	b.eq	40202c <ferror@plt+0x2ec>  // b.none
  401fb4:	str	w28, [x24, #2008]
  401fb8:	b	401f40 <ferror@plt+0x200>
  401fbc:	str	w28, [x24, #2008]
  401fc0:	b	401f40 <ferror@plt+0x200>
  401fc4:	str	w26, [x21, #2032]
  401fc8:	b	401f40 <ferror@plt+0x200>
  401fcc:	str	wzr, [x24, #2008]
  401fd0:	b	401f40 <ferror@plt+0x200>
  401fd4:	str	wzr, [x23, #2024]
  401fd8:	b	401f40 <ferror@plt+0x200>
  401fdc:	str	w26, [x23, #2024]
  401fe0:	b	401f40 <ferror@plt+0x200>
  401fe4:	str	w28, [x23, #2024]
  401fe8:	b	401f40 <ferror@plt+0x200>
  401fec:	ldr	x0, [x22, #856]
  401ff0:	mov	w2, #0xa                   	// #10
  401ff4:	mov	x1, xzr
  401ff8:	bl	401ba0 <strtol@plt>
  401ffc:	cmp	w0, #0x8
  402000:	b.eq	402048 <ferror@plt+0x308>  // b.none
  402004:	cmp	w0, #0x10
  402008:	b.eq	402040 <ferror@plt+0x300>  // b.none
  40200c:	cmp	w0, #0xa
  402010:	b.ne	4022c0 <ferror@plt+0x580>  // b.any
  402014:	str	wzr, [x23, #2024]
  402018:	b	401f40 <ferror@plt+0x200>
  40201c:	str	w26, [x24, #2008]
  402020:	b	401f40 <ferror@plt+0x200>
  402024:	str	wzr, [x24, #2008]
  402028:	b	401f40 <ferror@plt+0x200>
  40202c:	lsl	x8, x26, x8
  402030:	tst	x8, #0x2000000020000
  402034:	b.eq	40229c <ferror@plt+0x55c>  // b.none
  402038:	str	w26, [x24, #2008]
  40203c:	b	401f40 <ferror@plt+0x200>
  402040:	str	w28, [x23, #2024]
  402044:	b	401f40 <ferror@plt+0x200>
  402048:	str	w26, [x23, #2024]
  40204c:	b	401f40 <ferror@plt+0x200>
  402050:	ldr	w8, [x27, #2028]
  402054:	cbz	w8, 402064 <ferror@plt+0x324>
  402058:	adrp	x0, 404000 <ferror@plt+0x22c0>
  40205c:	add	x0, x0, #0xa41
  402060:	bl	403ddc <ferror@plt+0x209c>
  402064:	adrp	x8, 416000 <ferror@plt+0x142c0>
  402068:	ldr	w8, [x8, #2036]
  40206c:	cbnz	w8, 4022ec <ferror@plt+0x5ac>
  402070:	adrp	x19, 416000 <ferror@plt+0x142c0>
  402074:	ldr	w8, [x19, #864]
  402078:	ldr	w9, [sp, #20]
  40207c:	cmp	w8, w9
  402080:	b.ne	402094 <ferror@plt+0x354>  // b.any
  402084:	adrp	x0, 404000 <ferror@plt+0x22c0>
  402088:	add	x0, x0, #0xa46
  40208c:	bl	4023e4 <ferror@plt+0x6a4>
  402090:	b	4020bc <ferror@plt+0x37c>
  402094:	b.ge	4020bc <ferror@plt+0x37c>  // b.tcont
  402098:	ldr	x9, [sp, #8]
  40209c:	add	w10, w8, #0x1
  4020a0:	str	w10, [x19, #864]
  4020a4:	ldr	x0, [x9, w8, sxtw #3]
  4020a8:	bl	4023e4 <ferror@plt+0x6a4>
  4020ac:	ldr	w8, [x19, #864]
  4020b0:	ldr	w9, [sp, #20]
  4020b4:	cmp	w8, w9
  4020b8:	b.lt	402098 <ferror@plt+0x358>  // b.tstop
  4020bc:	ldr	w8, [x21, #2032]
  4020c0:	cbz	w8, 402274 <ferror@plt+0x534>
  4020c4:	ldr	w20, [x24, #2008]
  4020c8:	tst	w20, #0xfffffffd
  4020cc:	b.ne	402274 <ferror@plt+0x534>  // b.any
  4020d0:	adrp	x8, 416000 <ferror@plt+0x142c0>
  4020d4:	adrp	x19, 416000 <ferror@plt+0x142c0>
  4020d8:	ldr	w9, [x23, #2024]
  4020dc:	adrp	x10, 416000 <ferror@plt+0x142c0>
  4020e0:	ldr	x2, [x8, #2040]
  4020e4:	ldr	x8, [x19, #2048]
  4020e8:	ldr	x10, [x10, #2056]
  4020ec:	adrp	x26, 404000 <ferror@plt+0x22c0>
  4020f0:	adrp	x27, 404000 <ferror@plt+0x22c0>
  4020f4:	add	x26, x26, #0xffd
  4020f8:	add	x27, x27, #0xe13
  4020fc:	cmp	w9, #0x1
  402100:	adrp	x28, 404000 <ferror@plt+0x22c0>
  402104:	csel	x11, x27, x26, eq  // eq = none
  402108:	cmp	w9, #0x0
  40210c:	add	x28, x28, #0xe0f
  402110:	add	x8, x8, x2
  402114:	add	x8, x8, x10
  402118:	csel	x1, x28, x11, eq  // eq = none
  40211c:	add	x0, sp, #0x18
  402120:	str	x8, [sp]
  402124:	bl	401980 <sprintf@plt>
  402128:	cmp	w20, #0x0
  40212c:	mov	w8, #0xa                   	// #10
  402130:	mov	w9, #0x7                   	// #7
  402134:	adrp	x22, 405000 <ferror@plt+0x32c0>
  402138:	csel	w21, w9, w8, eq  // eq = none
  40213c:	add	x22, x22, #0x185
  402140:	mov	w8, #0x20                  	// #32
  402144:	mov	w9, #0x9                   	// #9
  402148:	add	x2, sp, #0x18
  40214c:	mov	x0, x22
  402150:	mov	w1, w21
  402154:	csel	w20, w9, w8, eq  // eq = none
  402158:	bl	401cb0 <printf@plt>
  40215c:	adrp	x25, 416000 <ferror@plt+0x142c0>
  402160:	ldr	x1, [x25, #872]
  402164:	mov	w0, w20
  402168:	bl	401990 <putc@plt>
  40216c:	ldr	w8, [x23, #2024]
  402170:	ldr	x2, [x19, #2048]
  402174:	add	x0, sp, #0x18
  402178:	cmp	w8, #0x1
  40217c:	csel	x9, x27, x26, eq  // eq = none
  402180:	cmp	w8, #0x0
  402184:	csel	x1, x28, x9, eq  // eq = none
  402188:	bl	401980 <sprintf@plt>
  40218c:	add	x2, sp, #0x18
  402190:	mov	x0, x22
  402194:	mov	w1, w21
  402198:	bl	401cb0 <printf@plt>
  40219c:	ldr	x1, [x25, #872]
  4021a0:	mov	w0, w20
  4021a4:	bl	401990 <putc@plt>
  4021a8:	ldr	w8, [x23, #2024]
  4021ac:	adrp	x9, 416000 <ferror@plt+0x142c0>
  4021b0:	ldr	x2, [x9, #2056]
  4021b4:	add	x0, sp, #0x18
  4021b8:	cmp	w8, #0x1
  4021bc:	csel	x9, x27, x26, eq  // eq = none
  4021c0:	cmp	w8, #0x0
  4021c4:	csel	x1, x28, x9, eq  // eq = none
  4021c8:	bl	401980 <sprintf@plt>
  4021cc:	add	x2, sp, #0x18
  4021d0:	mov	x0, x22
  4021d4:	mov	w1, w21
  4021d8:	bl	401cb0 <printf@plt>
  4021dc:	ldr	x1, [x25, #872]
  4021e0:	mov	w0, w20
  4021e4:	bl	401990 <putc@plt>
  4021e8:	ldr	w8, [x24, #2008]
  4021ec:	cbz	w8, 402228 <ferror@plt+0x4e8>
  4021f0:	ldr	w8, [x23, #2024]
  4021f4:	ldr	x2, [sp]
  4021f8:	add	x0, sp, #0x18
  4021fc:	cmp	w8, #0x1
  402200:	csel	x9, x27, x26, eq  // eq = none
  402204:	cmp	w8, #0x0
  402208:	csel	x1, x28, x9, eq  // eq = none
  40220c:	bl	401980 <sprintf@plt>
  402210:	adrp	x0, 405000 <ferror@plt+0x32c0>
  402214:	add	x0, x0, #0x185
  402218:	add	x2, sp, #0x18
  40221c:	mov	w1, w21
  402220:	bl	401cb0 <printf@plt>
  402224:	b	402250 <ferror@plt+0x510>
  402228:	ldr	w8, [x23, #2024]
  40222c:	ldr	x1, [sp]
  402230:	adrp	x9, 404000 <ferror@plt+0x22c0>
  402234:	adrp	x10, 404000 <ferror@plt+0x22c0>
  402238:	add	x9, x9, #0xa56
  40223c:	add	x10, x10, #0xa4c
  402240:	cmp	w8, #0x1
  402244:	csel	x0, x10, x9, eq  // eq = none
  402248:	mov	x2, x1
  40224c:	bl	401cb0 <printf@plt>
  402250:	ldr	x1, [x25, #872]
  402254:	mov	w0, w20
  402258:	bl	401990 <putc@plt>
  40225c:	ldr	x3, [x25, #872]
  402260:	adrp	x0, 404000 <ferror@plt+0x22c0>
  402264:	add	x0, x0, #0xa60
  402268:	mov	w1, #0x9                   	// #9
  40226c:	mov	w2, #0x1                   	// #1
  402270:	bl	401be0 <fwrite@plt>
  402274:	adrp	x8, 416000 <ferror@plt+0x142c0>
  402278:	ldr	w0, [x8, #2064]
  40227c:	ldp	x20, x19, [sp, #144]
  402280:	ldp	x22, x21, [sp, #128]
  402284:	ldp	x24, x23, [sp, #112]
  402288:	ldp	x26, x25, [sp, #96]
  40228c:	ldp	x28, x27, [sp, #80]
  402290:	ldp	x29, x30, [sp, #64]
  402294:	add	sp, sp, #0xa0
  402298:	ret
  40229c:	adrp	x1, 404000 <ferror@plt+0x22c0>
  4022a0:	add	x1, x1, #0xa0d
  4022a4:	b	4022c8 <ferror@plt+0x588>
  4022a8:	adrp	x1, 404000 <ferror@plt+0x22c0>
  4022ac:	add	x1, x1, #0x9df
  4022b0:	mov	w2, #0x5                   	// #5
  4022b4:	mov	x0, xzr
  4022b8:	bl	401c70 <dcgettext@plt>
  4022bc:	bl	40319c <ferror@plt+0x145c>
  4022c0:	adrp	x1, 404000 <ferror@plt+0x22c0>
  4022c4:	add	x1, x1, #0xa2e
  4022c8:	mov	w2, #0x5                   	// #5
  4022cc:	mov	x0, xzr
  4022d0:	bl	401c70 <dcgettext@plt>
  4022d4:	ldr	x1, [x22, #856]
  4022d8:	bl	403208 <ferror@plt+0x14c8>
  4022dc:	adrp	x8, 416000 <ferror@plt+0x142c0>
  4022e0:	ldr	x0, [x8, #848]
  4022e4:	mov	w1, #0x1                   	// #1
  4022e8:	bl	4022fc <ferror@plt+0x5bc>
  4022ec:	adrp	x8, 416000 <ferror@plt+0x142c0>
  4022f0:	ldr	x0, [x8, #872]
  4022f4:	mov	w1, wzr
  4022f8:	bl	4022fc <ferror@plt+0x5bc>
  4022fc:	stp	x29, x30, [sp, #-48]!
  402300:	stp	x20, x19, [sp, #32]
  402304:	mov	w19, w1
  402308:	adrp	x1, 404000 <ferror@plt+0x22c0>
  40230c:	mov	x20, x0
  402310:	add	x1, x1, #0xa99
  402314:	mov	w2, #0x5                   	// #5
  402318:	mov	x0, xzr
  40231c:	str	x21, [sp, #16]
  402320:	mov	x29, sp
  402324:	bl	401c70 <dcgettext@plt>
  402328:	adrp	x21, 416000 <ferror@plt+0x142c0>
  40232c:	ldr	x2, [x21, #2168]
  402330:	mov	x1, x0
  402334:	mov	x0, x20
  402338:	bl	401d20 <fprintf@plt>
  40233c:	adrp	x1, 404000 <ferror@plt+0x22c0>
  402340:	add	x1, x1, #0xaba
  402344:	mov	w2, #0x5                   	// #5
  402348:	mov	x0, xzr
  40234c:	bl	401c70 <dcgettext@plt>
  402350:	mov	x1, x0
  402354:	mov	x0, x20
  402358:	bl	401d20 <fprintf@plt>
  40235c:	adrp	x1, 404000 <ferror@plt+0x22c0>
  402360:	add	x1, x1, #0xaef
  402364:	mov	w2, #0x5                   	// #5
  402368:	mov	x0, xzr
  40236c:	bl	401c70 <dcgettext@plt>
  402370:	mov	x1, x0
  402374:	mov	x0, x20
  402378:	bl	401d20 <fprintf@plt>
  40237c:	adrp	x1, 404000 <ferror@plt+0x22c0>
  402380:	add	x1, x1, #0xb25
  402384:	mov	w2, #0x5                   	// #5
  402388:	mov	x0, xzr
  40238c:	bl	401c70 <dcgettext@plt>
  402390:	adrp	x2, 404000 <ferror@plt+0x22c0>
  402394:	mov	x1, x0
  402398:	add	x2, x2, #0xd6f
  40239c:	mov	x0, x20
  4023a0:	bl	401d20 <fprintf@plt>
  4023a4:	ldr	x0, [x21, #2168]
  4023a8:	mov	x1, x20
  4023ac:	bl	4033c0 <ferror@plt+0x1680>
  4023b0:	cbnz	w19, 4023dc <ferror@plt+0x69c>
  4023b4:	adrp	x1, 404000 <ferror@plt+0x22c0>
  4023b8:	add	x1, x1, #0xd78
  4023bc:	mov	w2, #0x5                   	// #5
  4023c0:	mov	x0, xzr
  4023c4:	bl	401c70 <dcgettext@plt>
  4023c8:	adrp	x2, 404000 <ferror@plt+0x22c0>
  4023cc:	mov	x1, x0
  4023d0:	add	x2, x2, #0xd8b
  4023d4:	mov	x0, x20
  4023d8:	bl	401d20 <fprintf@plt>
  4023dc:	mov	w0, w19
  4023e0:	bl	401930 <exit@plt>
  4023e4:	stp	x29, x30, [sp, #-48]!
  4023e8:	stp	x22, x21, [sp, #16]
  4023ec:	stp	x20, x19, [sp, #32]
  4023f0:	mov	x29, sp
  4023f4:	mov	x19, x0
  4023f8:	bl	403a58 <ferror@plt+0x1d18>
  4023fc:	cmp	x0, #0x1
  402400:	b.lt	4024d4 <ferror@plt+0x794>  // b.tstop
  402404:	adrp	x8, 416000 <ferror@plt+0x142c0>
  402408:	ldr	x1, [x8, #2016]
  40240c:	mov	x0, x19
  402410:	bl	4019c0 <bfd_openr@plt>
  402414:	cbz	x0, 4024cc <ferror@plt+0x78c>
  402418:	mov	w1, #0x2                   	// #2
  40241c:	mov	x20, x0
  402420:	bl	401c80 <bfd_check_format@plt>
  402424:	cbz	w0, 402484 <ferror@plt+0x744>
  402428:	mov	w0, wzr
  40242c:	bl	401a60 <bfd_set_error@plt>
  402430:	mov	x0, x20
  402434:	mov	x1, xzr
  402438:	bl	401c90 <bfd_openr_next_archived_file@plt>
  40243c:	cbz	x0, 402490 <ferror@plt+0x750>
  402440:	mov	x22, xzr
  402444:	b	402464 <ferror@plt+0x724>
  402448:	mov	w0, wzr
  40244c:	bl	401a60 <bfd_set_error@plt>
  402450:	mov	x0, x20
  402454:	mov	x1, x21
  402458:	bl	401c90 <bfd_openr_next_archived_file@plt>
  40245c:	mov	x22, x21
  402460:	cbz	x0, 402494 <ferror@plt+0x754>
  402464:	mov	x21, x0
  402468:	bl	4024f0 <ferror@plt+0x7b0>
  40246c:	cbz	x22, 402448 <ferror@plt+0x708>
  402470:	mov	x0, x22
  402474:	bl	401c40 <bfd_close@plt>
  402478:	cmp	x22, x21
  40247c:	b.ne	402448 <ferror@plt+0x708>  // b.any
  402480:	b	4024c0 <ferror@plt+0x780>
  402484:	mov	x0, x20
  402488:	bl	4024f0 <ferror@plt+0x7b0>
  40248c:	b	4024c0 <ferror@plt+0x780>
  402490:	mov	x21, xzr
  402494:	bl	401a30 <bfd_get_error@plt>
  402498:	cmp	w0, #0x9
  40249c:	b.eq	4024b4 <ferror@plt+0x774>  // b.none
  4024a0:	ldr	x0, [x20]
  4024a4:	bl	402e28 <ferror@plt+0x10e8>
  4024a8:	adrp	x8, 416000 <ferror@plt+0x142c0>
  4024ac:	mov	w9, #0x2                   	// #2
  4024b0:	str	w9, [x8, #2064]
  4024b4:	cbz	x21, 4024c0 <ferror@plt+0x780>
  4024b8:	mov	x0, x21
  4024bc:	bl	401c40 <bfd_close@plt>
  4024c0:	mov	x0, x20
  4024c4:	bl	401c40 <bfd_close@plt>
  4024c8:	cbnz	w0, 4024e0 <ferror@plt+0x7a0>
  4024cc:	mov	x0, x19
  4024d0:	bl	402e28 <ferror@plt+0x10e8>
  4024d4:	adrp	x8, 416000 <ferror@plt+0x142c0>
  4024d8:	mov	w9, #0x1                   	// #1
  4024dc:	str	w9, [x8, #2064]
  4024e0:	ldp	x20, x19, [sp, #32]
  4024e4:	ldp	x22, x21, [sp, #16]
  4024e8:	ldp	x29, x30, [sp], #48
  4024ec:	ret
  4024f0:	stp	x29, x30, [sp, #-32]!
  4024f4:	mov	w1, #0x2                   	// #2
  4024f8:	str	x19, [sp, #16]
  4024fc:	mov	x29, sp
  402500:	mov	x19, x0
  402504:	bl	401c80 <bfd_check_format@plt>
  402508:	cbnz	w0, 4025d0 <ferror@plt+0x890>
  40250c:	add	x2, x29, #0x18
  402510:	mov	w1, #0x1                   	// #1
  402514:	mov	x0, x19
  402518:	bl	401c50 <bfd_check_format_matches@plt>
  40251c:	cbz	w0, 40253c <ferror@plt+0x7fc>
  402520:	mov	x0, x19
  402524:	bl	4025f4 <ferror@plt+0x8b4>
  402528:	adrp	x8, 416000 <ferror@plt+0x142c0>
  40252c:	ldr	x1, [x8, #872]
  402530:	mov	w0, #0xa                   	// #10
  402534:	bl	401990 <putc@plt>
  402538:	b	4025d0 <ferror@plt+0x890>
  40253c:	bl	401a30 <bfd_get_error@plt>
  402540:	cmp	w0, #0xd
  402544:	b.ne	402570 <ferror@plt+0x830>  // b.any
  402548:	ldr	x0, [x19]
  40254c:	bl	402e28 <ferror@plt+0x10e8>
  402550:	ldr	x0, [x29, #24]
  402554:	bl	403328 <ferror@plt+0x15e8>
  402558:	ldr	x0, [x29, #24]
  40255c:	bl	401bc0 <free@plt>
  402560:	adrp	x8, 416000 <ferror@plt+0x142c0>
  402564:	mov	w9, #0x3                   	// #3
  402568:	str	w9, [x8, #2064]
  40256c:	b	4025d0 <ferror@plt+0x890>
  402570:	add	x2, x29, #0x18
  402574:	mov	w1, #0x3                   	// #3
  402578:	mov	x0, x19
  40257c:	bl	401c50 <bfd_check_format_matches@plt>
  402580:	cbz	w0, 4025dc <ferror@plt+0x89c>
  402584:	mov	x0, x19
  402588:	bl	4025f4 <ferror@plt+0x8b4>
  40258c:	adrp	x8, 416000 <ferror@plt+0x142c0>
  402590:	ldr	x3, [x8, #872]
  402594:	adrp	x0, 404000 <ferror@plt+0x22c0>
  402598:	add	x0, x0, #0xdb1
  40259c:	mov	w1, #0xb                   	// #11
  4025a0:	mov	w2, #0x1                   	// #1
  4025a4:	bl	401be0 <fwrite@plt>
  4025a8:	mov	x0, x19
  4025ac:	bl	401940 <bfd_core_file_failing_command@plt>
  4025b0:	cbz	x0, 4025c4 <ferror@plt+0x884>
  4025b4:	mov	x1, x0
  4025b8:	adrp	x0, 404000 <ferror@plt+0x22c0>
  4025bc:	add	x0, x0, #0xdbd
  4025c0:	bl	401cb0 <printf@plt>
  4025c4:	adrp	x0, 404000 <ferror@plt+0x22c0>
  4025c8:	add	x0, x0, #0xa67
  4025cc:	bl	401b40 <puts@plt>
  4025d0:	ldr	x19, [sp, #16]
  4025d4:	ldp	x29, x30, [sp], #32
  4025d8:	ret
  4025dc:	ldr	x0, [x19]
  4025e0:	bl	402e28 <ferror@plt+0x10e8>
  4025e4:	bl	401a30 <bfd_get_error@plt>
  4025e8:	cmp	w0, #0xd
  4025ec:	b.eq	402550 <ferror@plt+0x810>  // b.none
  4025f0:	b	402560 <ferror@plt+0x820>
  4025f4:	sub	sp, sp, #0x90
  4025f8:	stp	x24, x23, [sp, #96]
  4025fc:	adrp	x24, 416000 <ferror@plt+0x142c0>
  402600:	ldr	w8, [x24, #2100]
  402604:	stp	x22, x21, [sp, #112]
  402608:	stp	x20, x19, [sp, #128]
  40260c:	mov	x19, x0
  402610:	adrp	x21, 416000 <ferror@plt+0x142c0>
  402614:	stp	x29, x30, [sp, #48]
  402618:	stp	x28, x27, [sp, #64]
  40261c:	stp	x26, x25, [sp, #80]
  402620:	add	x29, sp, #0x30
  402624:	cbz	w8, 4026d0 <ferror@plt+0x990>
  402628:	str	xzr, [x21, #2104]
  40262c:	ldr	w8, [x19, #72]
  402630:	mov	w9, #0x52                  	// #82
  402634:	and	w8, w8, w9
  402638:	cmp	w8, #0x10
  40263c:	b.ne	4026d0 <ferror@plt+0x990>  // b.any
  402640:	ldr	x8, [x19, #8]
  402644:	mov	x0, x19
  402648:	ldr	x8, [x8, #496]
  40264c:	blr	x8
  402650:	tbnz	x0, #63, 402bf8 <ferror@plt+0xeb8>
  402654:	cbz	x0, 402664 <ferror@plt+0x924>
  402658:	bl	401a50 <xmalloc@plt>
  40265c:	mov	x20, x0
  402660:	b	402668 <ferror@plt+0x928>
  402664:	mov	x20, xzr
  402668:	ldr	x8, [x19, #8]
  40266c:	mov	x0, x19
  402670:	mov	x1, x20
  402674:	ldr	x8, [x8, #504]
  402678:	blr	x8
  40267c:	tbnz	x0, #63, 402bf8 <ferror@plt+0xeb8>
  402680:	cbz	x0, 4026c8 <ferror@plt+0x988>
  402684:	sub	x8, x20, #0x8
  402688:	b	402698 <ferror@plt+0x958>
  40268c:	add	x9, x0, #0x1
  402690:	cmp	x9, #0x1
  402694:	b.le	4026c8 <ferror@plt+0x988>
  402698:	ldr	x9, [x8, x0, lsl #3]
  40269c:	sub	x0, x0, #0x1
  4026a0:	ldr	x10, [x9, #32]
  4026a4:	ldrb	w10, [x10, #33]
  4026a8:	tbz	w10, #4, 40268c <ferror@plt+0x94c>
  4026ac:	ldrb	w10, [x9, #25]
  4026b0:	tbnz	w10, #0, 40268c <ferror@plt+0x94c>
  4026b4:	ldr	x9, [x9, #16]
  4026b8:	ldr	x10, [x21, #2104]
  4026bc:	add	x9, x10, x9
  4026c0:	str	x9, [x21, #2104]
  4026c4:	b	40268c <ferror@plt+0x94c>
  4026c8:	mov	x0, x20
  4026cc:	bl	401bc0 <free@plt>
  4026d0:	adrp	x27, 416000 <ferror@plt+0x142c0>
  4026d4:	ldr	w22, [x27, #2008]
  4026d8:	cmp	w22, #0x1
  4026dc:	b.ne	402968 <ferror@plt+0xc28>  // b.any
  4026e0:	adrp	x1, 402000 <ferror@plt+0x2c0>
  4026e4:	adrp	x23, 416000 <ferror@plt+0x142c0>
  4026e8:	adrp	x20, 416000 <ferror@plt+0x142c0>
  4026ec:	adrp	x8, 416000 <ferror@plt+0x142c0>
  4026f0:	add	x1, x1, #0xc00
  4026f4:	mov	x0, x19
  4026f8:	mov	x2, xzr
  4026fc:	str	xzr, [x23, #2072]
  402700:	str	xzr, [x20, #2080]
  402704:	str	wzr, [x8, #2088]
  402708:	bl	401cc0 <bfd_map_over_sections@plt>
  40270c:	ldr	w8, [x24, #2100]
  402710:	cbz	w8, 402740 <ferror@plt+0xa00>
  402714:	adrp	x8, 416000 <ferror@plt+0x142c0>
  402718:	ldr	w8, [x8, #2088]
  40271c:	cmp	w8, #0x4
  402720:	b.gt	402730 <ferror@plt+0x9f0>
  402724:	mov	w8, #0x5                   	// #5
  402728:	adrp	x9, 416000 <ferror@plt+0x142c0>
  40272c:	str	w8, [x9, #2088]
  402730:	ldr	x8, [x21, #2104]
  402734:	ldr	x9, [x23, #2072]
  402738:	add	x8, x9, x8
  40273c:	str	x8, [x23, #2072]
  402740:	adrp	x25, 416000 <ferror@plt+0x142c0>
  402744:	ldr	w8, [x25, #2024]
  402748:	ldr	x2, [x20, #2080]
  40274c:	adrp	x26, 404000 <ferror@plt+0x22c0>
  402750:	adrp	x27, 404000 <ferror@plt+0x22c0>
  402754:	add	x26, x26, #0xffd
  402758:	add	x27, x27, #0xe13
  40275c:	adrp	x28, 404000 <ferror@plt+0x22c0>
  402760:	cmp	w8, #0x1
  402764:	add	x28, x28, #0xe0f
  402768:	csel	x9, x27, x26, eq  // eq = none
  40276c:	cmp	w8, #0x0
  402770:	csel	x1, x28, x9, eq  // eq = none
  402774:	add	x0, sp, #0x8
  402778:	bl	401980 <sprintf@plt>
  40277c:	add	x0, sp, #0x8
  402780:	bl	401900 <strlen@plt>
  402784:	ldr	w8, [x25, #2024]
  402788:	cmp	w0, #0x4
  40278c:	mov	w20, #0x4                   	// #4
  402790:	ldr	x2, [x23, #2072]
  402794:	adrp	x24, 416000 <ferror@plt+0x142c0>
  402798:	csel	w9, w0, w20, hi  // hi = pmore
  40279c:	cmp	w8, #0x1
  4027a0:	str	w9, [x24, #2092]
  4027a4:	csel	x9, x27, x26, eq  // eq = none
  4027a8:	cmp	w8, #0x0
  4027ac:	csel	x1, x28, x9, eq  // eq = none
  4027b0:	add	x0, sp, #0x8
  4027b4:	bl	401980 <sprintf@plt>
  4027b8:	add	x0, sp, #0x8
  4027bc:	bl	401900 <strlen@plt>
  4027c0:	cmp	w0, #0x4
  4027c4:	adrp	x22, 416000 <ferror@plt+0x142c0>
  4027c8:	csel	w8, w0, w20, hi  // hi = pmore
  4027cc:	str	w8, [x22, #2096]
  4027d0:	str	xzr, [x23, #2072]
  4027d4:	ldr	x1, [x19]
  4027d8:	adrp	x0, 404000 <ferror@plt+0x22c0>
  4027dc:	add	x0, x0, #0xdcc
  4027e0:	bl	401cb0 <printf@plt>
  4027e4:	ldr	x8, [x19, #208]
  4027e8:	cbz	x8, 4027fc <ferror@plt+0xabc>
  4027ec:	ldr	x1, [x8]
  4027f0:	adrp	x0, 404000 <ferror@plt+0x22c0>
  4027f4:	add	x0, x0, #0xdd1
  4027f8:	bl	401cb0 <printf@plt>
  4027fc:	adrp	x20, 416000 <ferror@plt+0x142c0>
  402800:	ldr	w1, [x20, #2088]
  402804:	ldr	w3, [x22, #2096]
  402808:	ldr	w5, [x24, #2092]
  40280c:	adrp	x0, 404000 <ferror@plt+0x22c0>
  402810:	adrp	x2, 404000 <ferror@plt+0x22c0>
  402814:	adrp	x4, 404000 <ferror@plt+0x22c0>
  402818:	adrp	x6, 404000 <ferror@plt+0x22c0>
  40281c:	add	x0, x0, #0xdda
  402820:	add	x2, x2, #0xdee
  402824:	add	x4, x4, #0xa41
  402828:	add	x6, x6, #0xdf6
  40282c:	bl	401cb0 <printf@plt>
  402830:	adrp	x1, 402000 <ferror@plt+0x2c0>
  402834:	add	x1, x1, #0xc90
  402838:	mov	x0, x19
  40283c:	mov	x2, xzr
  402840:	bl	401cc0 <bfd_map_over_sections@plt>
  402844:	adrp	x8, 416000 <ferror@plt+0x142c0>
  402848:	ldr	w8, [x8, #2100]
  40284c:	cbz	w8, 402908 <ferror@plt+0xbc8>
  402850:	ldr	x19, [x21, #2104]
  402854:	ldr	x8, [x23, #2072]
  402858:	ldr	w1, [x20, #2088]
  40285c:	adrp	x0, 404000 <ferror@plt+0x22c0>
  402860:	adrp	x2, 404000 <ferror@plt+0x22c0>
  402864:	add	x8, x8, x19
  402868:	add	x0, x0, #0xe01
  40286c:	add	x2, x2, #0xdfb
  402870:	str	x8, [x23, #2072]
  402874:	bl	401cb0 <printf@plt>
  402878:	ldr	w8, [x25, #2024]
  40287c:	ldr	w20, [x22, #2096]
  402880:	add	x0, sp, #0x8
  402884:	mov	x2, x19
  402888:	cmp	w8, #0x1
  40288c:	csel	x9, x27, x26, eq  // eq = none
  402890:	cmp	w8, #0x0
  402894:	csel	x1, x28, x9, eq  // eq = none
  402898:	bl	401980 <sprintf@plt>
  40289c:	adrp	x19, 405000 <ferror@plt+0x32c0>
  4028a0:	add	x19, x19, #0x185
  4028a4:	add	x2, sp, #0x8
  4028a8:	mov	x0, x19
  4028ac:	mov	w1, w20
  4028b0:	bl	401cb0 <printf@plt>
  4028b4:	adrp	x0, 404000 <ferror@plt+0x22c0>
  4028b8:	add	x0, x0, #0xe05
  4028bc:	bl	401cb0 <printf@plt>
  4028c0:	ldr	w8, [x25, #2024]
  4028c4:	ldr	w20, [x24, #2092]
  4028c8:	add	x0, sp, #0x8
  4028cc:	mov	x2, xzr
  4028d0:	cmp	w8, #0x1
  4028d4:	csel	x9, x27, x26, eq  // eq = none
  4028d8:	cmp	w8, #0x0
  4028dc:	csel	x1, x28, x9, eq  // eq = none
  4028e0:	bl	401980 <sprintf@plt>
  4028e4:	add	x2, sp, #0x8
  4028e8:	mov	x0, x19
  4028ec:	mov	w1, w20
  4028f0:	adrp	x20, 416000 <ferror@plt+0x142c0>
  4028f4:	bl	401cb0 <printf@plt>
  4028f8:	adrp	x8, 416000 <ferror@plt+0x142c0>
  4028fc:	ldr	x1, [x8, #872]
  402900:	mov	w0, #0xa                   	// #10
  402904:	bl	401990 <putc@plt>
  402908:	ldr	w1, [x20, #2088]
  40290c:	adrp	x0, 404000 <ferror@plt+0x22c0>
  402910:	adrp	x2, 404000 <ferror@plt+0x22c0>
  402914:	add	x0, x0, #0xe01
  402918:	add	x2, x2, #0xe09
  40291c:	bl	401cb0 <printf@plt>
  402920:	ldr	w8, [x25, #2024]
  402924:	ldr	x2, [x23, #2072]
  402928:	ldr	w19, [x22, #2096]
  40292c:	add	x0, sp, #0x8
  402930:	cmp	w8, #0x1
  402934:	csel	x9, x27, x26, eq  // eq = none
  402938:	cmp	w8, #0x0
  40293c:	csel	x1, x28, x9, eq  // eq = none
  402940:	bl	401980 <sprintf@plt>
  402944:	adrp	x0, 405000 <ferror@plt+0x32c0>
  402948:	add	x0, x0, #0x185
  40294c:	add	x2, sp, #0x8
  402950:	mov	w1, w19
  402954:	bl	401cb0 <printf@plt>
  402958:	adrp	x0, 404000 <ferror@plt+0x22c0>
  40295c:	add	x0, x0, #0xd6d
  402960:	bl	401b40 <puts@plt>
  402964:	b	402bd8 <ferror@plt+0xe98>
  402968:	adrp	x1, 402000 <ferror@plt+0x2c0>
  40296c:	cmp	w22, #0x0
  402970:	mov	w8, #0xa                   	// #10
  402974:	mov	w9, #0x7                   	// #7
  402978:	adrp	x26, 416000 <ferror@plt+0x142c0>
  40297c:	adrp	x24, 416000 <ferror@plt+0x142c0>
  402980:	adrp	x23, 416000 <ferror@plt+0x142c0>
  402984:	add	x1, x1, #0xdd4
  402988:	mov	x0, x19
  40298c:	mov	x2, xzr
  402990:	csel	w20, w9, w8, eq  // eq = none
  402994:	str	xzr, [x26, #2120]
  402998:	str	xzr, [x24, #2128]
  40299c:	str	xzr, [x23, #2136]
  4029a0:	bl	401cc0 <bfd_map_over_sections@plt>
  4029a4:	ldr	x8, [x21, #2104]
  4029a8:	ldr	x9, [x26, #2120]
  4029ac:	adrp	x10, 416000 <ferror@plt+0x142c0>
  4029b0:	ldr	w11, [x10, #2112]
  4029b4:	adrp	x25, 416000 <ferror@plt+0x142c0>
  4029b8:	add	x8, x9, x8
  4029bc:	str	x8, [x26, #2120]
  4029c0:	add	w8, w11, #0x1
  4029c4:	str	w8, [x10, #2112]
  4029c8:	cbnz	w11, 402a00 <ferror@plt+0xcc0>
  4029cc:	ldr	w9, [x25, #2024]
  4029d0:	ldr	w8, [x27, #2008]
  4029d4:	adrp	x10, 404000 <ferror@plt+0x22c0>
  4029d8:	adrp	x11, 404000 <ferror@plt+0x22c0>
  4029dc:	add	x10, x10, #0xe49
  4029e0:	add	x11, x11, #0xe18
  4029e4:	adrp	x12, 404000 <ferror@plt+0x22c0>
  4029e8:	cmp	w9, #0x1
  4029ec:	add	x12, x12, #0xe7a
  4029f0:	csel	x9, x11, x10, eq  // eq = none
  4029f4:	cmp	w8, #0x0
  4029f8:	csel	x0, x9, x12, eq  // eq = none
  4029fc:	bl	401b40 <puts@plt>
  402a00:	ldr	x2, [x23, #2136]
  402a04:	ldr	x8, [x24, #2128]
  402a08:	ldr	x9, [x26, #2120]
  402a0c:	adrp	x10, 416000 <ferror@plt+0x142c0>
  402a10:	ldr	w10, [x10, #2032]
  402a14:	add	x11, x8, x2
  402a18:	add	x11, x11, x9
  402a1c:	str	x11, [sp]
  402a20:	cbz	w10, 402a54 <ferror@plt+0xd14>
  402a24:	adrp	x10, 416000 <ferror@plt+0x142c0>
  402a28:	adrp	x11, 416000 <ferror@plt+0x142c0>
  402a2c:	adrp	x12, 416000 <ferror@plt+0x142c0>
  402a30:	ldr	x13, [x10, #2040]
  402a34:	ldr	x14, [x11, #2048]
  402a38:	ldr	x15, [x12, #2056]
  402a3c:	add	x13, x13, x2
  402a40:	add	x8, x14, x8
  402a44:	add	x9, x15, x9
  402a48:	str	x13, [x10, #2040]
  402a4c:	str	x8, [x11, #2048]
  402a50:	str	x9, [x12, #2056]
  402a54:	ldr	w8, [x25, #2024]
  402a58:	adrp	x24, 404000 <ferror@plt+0x22c0>
  402a5c:	adrp	x28, 404000 <ferror@plt+0x22c0>
  402a60:	add	x24, x24, #0xffd
  402a64:	add	x28, x28, #0xe13
  402a68:	adrp	x21, 404000 <ferror@plt+0x22c0>
  402a6c:	cmp	w8, #0x1
  402a70:	add	x21, x21, #0xe0f
  402a74:	csel	x9, x28, x24, eq  // eq = none
  402a78:	cmp	w8, #0x0
  402a7c:	csel	x1, x21, x9, eq  // eq = none
  402a80:	add	x0, sp, #0x8
  402a84:	bl	401980 <sprintf@plt>
  402a88:	adrp	x23, 405000 <ferror@plt+0x32c0>
  402a8c:	add	x23, x23, #0x185
  402a90:	add	x2, sp, #0x8
  402a94:	mov	x0, x23
  402a98:	mov	w1, w20
  402a9c:	bl	401cb0 <printf@plt>
  402aa0:	adrp	x27, 416000 <ferror@plt+0x142c0>
  402aa4:	ldr	x1, [x27, #872]
  402aa8:	cmp	w22, #0x0
  402aac:	mov	w8, #0x20                  	// #32
  402ab0:	mov	w9, #0x9                   	// #9
  402ab4:	csel	w22, w9, w8, eq  // eq = none
  402ab8:	mov	w0, w22
  402abc:	bl	401990 <putc@plt>
  402ac0:	ldr	w8, [x25, #2024]
  402ac4:	adrp	x9, 416000 <ferror@plt+0x142c0>
  402ac8:	ldr	x2, [x9, #2128]
  402acc:	add	x0, sp, #0x8
  402ad0:	cmp	w8, #0x1
  402ad4:	csel	x9, x28, x24, eq  // eq = none
  402ad8:	cmp	w8, #0x0
  402adc:	csel	x1, x21, x9, eq  // eq = none
  402ae0:	bl	401980 <sprintf@plt>
  402ae4:	add	x2, sp, #0x8
  402ae8:	mov	x0, x23
  402aec:	mov	w1, w20
  402af0:	bl	401cb0 <printf@plt>
  402af4:	ldr	x1, [x27, #872]
  402af8:	mov	w0, w22
  402afc:	bl	401990 <putc@plt>
  402b00:	ldr	w8, [x25, #2024]
  402b04:	ldr	x2, [x26, #2120]
  402b08:	add	x0, sp, #0x8
  402b0c:	cmp	w8, #0x1
  402b10:	csel	x9, x28, x24, eq  // eq = none
  402b14:	cmp	w8, #0x0
  402b18:	csel	x1, x21, x9, eq  // eq = none
  402b1c:	bl	401980 <sprintf@plt>
  402b20:	add	x2, sp, #0x8
  402b24:	mov	x0, x23
  402b28:	mov	w1, w20
  402b2c:	bl	401cb0 <printf@plt>
  402b30:	ldr	x1, [x27, #872]
  402b34:	mov	w0, w22
  402b38:	bl	401990 <putc@plt>
  402b3c:	adrp	x8, 416000 <ferror@plt+0x142c0>
  402b40:	ldr	w8, [x8, #2008]
  402b44:	cbz	w8, 402b80 <ferror@plt+0xe40>
  402b48:	ldr	w8, [x25, #2024]
  402b4c:	ldr	x2, [sp]
  402b50:	add	x0, sp, #0x8
  402b54:	cmp	w8, #0x1
  402b58:	csel	x9, x28, x24, eq  // eq = none
  402b5c:	cmp	w8, #0x0
  402b60:	csel	x1, x21, x9, eq  // eq = none
  402b64:	bl	401980 <sprintf@plt>
  402b68:	adrp	x0, 405000 <ferror@plt+0x32c0>
  402b6c:	add	x0, x0, #0x185
  402b70:	add	x2, sp, #0x8
  402b74:	mov	w1, w20
  402b78:	bl	401cb0 <printf@plt>
  402b7c:	b	402ba8 <ferror@plt+0xe68>
  402b80:	ldr	w8, [x25, #2024]
  402b84:	ldr	x1, [sp]
  402b88:	adrp	x9, 404000 <ferror@plt+0x22c0>
  402b8c:	adrp	x10, 404000 <ferror@plt+0x22c0>
  402b90:	add	x9, x9, #0xa56
  402b94:	add	x10, x10, #0xa4c
  402b98:	cmp	w8, #0x1
  402b9c:	csel	x0, x10, x9, eq  // eq = none
  402ba0:	mov	x2, x1
  402ba4:	bl	401cb0 <printf@plt>
  402ba8:	ldr	x1, [x27, #872]
  402bac:	mov	w0, w22
  402bb0:	bl	401990 <putc@plt>
  402bb4:	ldr	x0, [x19]
  402bb8:	ldr	x1, [x27, #872]
  402bbc:	bl	401910 <fputs@plt>
  402bc0:	ldr	x8, [x19, #208]
  402bc4:	cbz	x8, 402bd8 <ferror@plt+0xe98>
  402bc8:	ldr	x1, [x8]
  402bcc:	adrp	x0, 404000 <ferror@plt+0x22c0>
  402bd0:	add	x0, x0, #0xdd1
  402bd4:	bl	401cb0 <printf@plt>
  402bd8:	ldp	x20, x19, [sp, #128]
  402bdc:	ldp	x22, x21, [sp, #112]
  402be0:	ldp	x24, x23, [sp, #96]
  402be4:	ldp	x26, x25, [sp, #80]
  402be8:	ldp	x28, x27, [sp, #64]
  402bec:	ldp	x29, x30, [sp, #48]
  402bf0:	add	sp, sp, #0x90
  402bf4:	ret
  402bf8:	ldr	x0, [x19]
  402bfc:	bl	403108 <ferror@plt+0x13c8>
  402c00:	stp	x29, x30, [sp, #-32]!
  402c04:	adrp	x8, 416000 <ferror@plt+0x142c0>
  402c08:	add	x8, x8, #0x488
  402c0c:	cmp	x1, x8
  402c10:	stp	x20, x19, [sp, #16]
  402c14:	mov	x29, sp
  402c18:	b.eq	402c84 <ferror@plt+0xf44>  // b.none
  402c1c:	ldr	w8, [x1, #32]
  402c20:	mov	x19, x1
  402c24:	cbz	w8, 402c84 <ferror@plt+0xf44>
  402c28:	adrp	x9, 416000 <ferror@plt+0x142c0>
  402c2c:	add	x9, x9, #0x5a0
  402c30:	cmp	x19, x9
  402c34:	b.eq	402c84 <ferror@plt+0xf44>  // b.none
  402c38:	tbnz	w8, #12, 402c84 <ferror@plt+0xf44>
  402c3c:	ldr	x0, [x19]
  402c40:	ldr	x20, [x19, #56]
  402c44:	bl	401900 <strlen@plt>
  402c48:	adrp	x8, 416000 <ferror@plt+0x142c0>
  402c4c:	ldr	w9, [x8, #2088]
  402c50:	cmp	w9, w0
  402c54:	b.ge	402c5c <ferror@plt+0xf1c>  // b.tcont
  402c58:	str	w0, [x8, #2088]
  402c5c:	adrp	x9, 416000 <ferror@plt+0x142c0>
  402c60:	ldr	x10, [x9, #2072]
  402c64:	adrp	x8, 416000 <ferror@plt+0x142c0>
  402c68:	add	x10, x10, x20
  402c6c:	str	x10, [x9, #2072]
  402c70:	ldr	x9, [x19, #40]
  402c74:	ldr	x10, [x8, #2080]
  402c78:	cmp	x9, x10
  402c7c:	b.ls	402c84 <ferror@plt+0xf44>  // b.plast
  402c80:	str	x9, [x8, #2080]
  402c84:	ldp	x20, x19, [sp, #16]
  402c88:	ldp	x29, x30, [sp], #32
  402c8c:	ret
  402c90:	sub	sp, sp, #0x80
  402c94:	adrp	x8, 416000 <ferror@plt+0x142c0>
  402c98:	add	x8, x8, #0x488
  402c9c:	cmp	x1, x8
  402ca0:	stp	x29, x30, [sp, #48]
  402ca4:	str	x25, [sp, #64]
  402ca8:	stp	x24, x23, [sp, #80]
  402cac:	stp	x22, x21, [sp, #96]
  402cb0:	stp	x20, x19, [sp, #112]
  402cb4:	add	x29, sp, #0x30
  402cb8:	b.eq	402db8 <ferror@plt+0x1078>  // b.none
  402cbc:	ldr	w8, [x1, #32]
  402cc0:	cbz	w8, 402db8 <ferror@plt+0x1078>
  402cc4:	adrp	x9, 416000 <ferror@plt+0x142c0>
  402cc8:	add	x9, x9, #0x5a0
  402ccc:	cmp	x1, x9
  402cd0:	b.eq	402db8 <ferror@plt+0x1078>  // b.none
  402cd4:	tbnz	w8, #12, 402db8 <ferror@plt+0x1078>
  402cd8:	adrp	x8, 416000 <ferror@plt+0x142c0>
  402cdc:	ldr	x19, [x1, #56]
  402ce0:	ldr	x9, [x8, #2072]
  402ce4:	adrp	x10, 416000 <ferror@plt+0x142c0>
  402ce8:	adrp	x0, 404000 <ferror@plt+0x22c0>
  402cec:	add	x0, x0, #0xe01
  402cf0:	add	x9, x9, x19
  402cf4:	str	x9, [x8, #2072]
  402cf8:	ldr	x2, [x1]
  402cfc:	ldr	x20, [x1, #40]
  402d00:	ldr	w1, [x10, #2088]
  402d04:	bl	401cb0 <printf@plt>
  402d08:	adrp	x22, 416000 <ferror@plt+0x142c0>
  402d0c:	ldr	w9, [x22, #2024]
  402d10:	adrp	x8, 416000 <ferror@plt+0x142c0>
  402d14:	adrp	x23, 404000 <ferror@plt+0x22c0>
  402d18:	adrp	x24, 404000 <ferror@plt+0x22c0>
  402d1c:	add	x23, x23, #0xffd
  402d20:	add	x24, x24, #0xe13
  402d24:	adrp	x25, 404000 <ferror@plt+0x22c0>
  402d28:	ldr	w21, [x8, #2096]
  402d2c:	cmp	w9, #0x1
  402d30:	add	x25, x25, #0xe0f
  402d34:	csel	x8, x24, x23, eq  // eq = none
  402d38:	cmp	w9, #0x0
  402d3c:	csel	x1, x25, x8, eq  // eq = none
  402d40:	add	x0, sp, #0x8
  402d44:	mov	x2, x19
  402d48:	bl	401980 <sprintf@plt>
  402d4c:	adrp	x19, 405000 <ferror@plt+0x32c0>
  402d50:	add	x19, x19, #0x185
  402d54:	add	x2, sp, #0x8
  402d58:	mov	x0, x19
  402d5c:	mov	w1, w21
  402d60:	bl	401cb0 <printf@plt>
  402d64:	adrp	x0, 404000 <ferror@plt+0x22c0>
  402d68:	add	x0, x0, #0xe05
  402d6c:	bl	401cb0 <printf@plt>
  402d70:	ldr	w8, [x22, #2024]
  402d74:	adrp	x9, 416000 <ferror@plt+0x142c0>
  402d78:	ldr	w21, [x9, #2092]
  402d7c:	add	x0, sp, #0x8
  402d80:	cmp	w8, #0x1
  402d84:	csel	x9, x24, x23, eq  // eq = none
  402d88:	cmp	w8, #0x0
  402d8c:	csel	x1, x25, x9, eq  // eq = none
  402d90:	mov	x2, x20
  402d94:	bl	401980 <sprintf@plt>
  402d98:	add	x2, sp, #0x8
  402d9c:	mov	x0, x19
  402da0:	mov	w1, w21
  402da4:	bl	401cb0 <printf@plt>
  402da8:	adrp	x8, 416000 <ferror@plt+0x142c0>
  402dac:	ldr	x1, [x8, #872]
  402db0:	mov	w0, #0xa                   	// #10
  402db4:	bl	401990 <putc@plt>
  402db8:	ldp	x20, x19, [sp, #112]
  402dbc:	ldp	x22, x21, [sp, #96]
  402dc0:	ldp	x24, x23, [sp, #80]
  402dc4:	ldr	x25, [sp, #64]
  402dc8:	ldp	x29, x30, [sp, #48]
  402dcc:	add	sp, sp, #0x80
  402dd0:	ret
  402dd4:	ldr	w9, [x1, #32]
  402dd8:	tbz	w9, #0, 402e24 <ferror@plt+0x10e4>
  402ddc:	ldr	x8, [x1, #56]
  402de0:	tbnz	w9, #4, 402df4 <ferror@plt+0x10b4>
  402de4:	tbz	w9, #3, 402e00 <ferror@plt+0x10c0>
  402de8:	adrp	x10, 416000 <ferror@plt+0x142c0>
  402dec:	ldr	w10, [x10, #2008]
  402df0:	cbnz	w10, 402e00 <ferror@plt+0x10c0>
  402df4:	adrp	x9, 416000 <ferror@plt+0x142c0>
  402df8:	add	x9, x9, #0x858
  402dfc:	b	402e18 <ferror@plt+0x10d8>
  402e00:	adrp	x10, 416000 <ferror@plt+0x142c0>
  402e04:	adrp	x11, 416000 <ferror@plt+0x142c0>
  402e08:	add	x10, x10, #0x850
  402e0c:	add	x11, x11, #0x848
  402e10:	tst	w9, #0x100
  402e14:	csel	x9, x11, x10, eq  // eq = none
  402e18:	ldr	x10, [x9]
  402e1c:	add	x8, x10, x8
  402e20:	str	x8, [x9]
  402e24:	ret
  402e28:	stp	x29, x30, [sp, #-32]!
  402e2c:	stp	x20, x19, [sp, #16]
  402e30:	mov	x29, sp
  402e34:	mov	x19, x0
  402e38:	bl	401a30 <bfd_get_error@plt>
  402e3c:	cbnz	w0, 402e58 <ferror@plt+0x1118>
  402e40:	adrp	x1, 404000 <ferror@plt+0x22c0>
  402e44:	add	x1, x1, #0xeaf
  402e48:	mov	w2, #0x5                   	// #5
  402e4c:	mov	x0, xzr
  402e50:	bl	401c70 <dcgettext@plt>
  402e54:	b	402e5c <ferror@plt+0x111c>
  402e58:	bl	401c60 <bfd_errmsg@plt>
  402e5c:	adrp	x8, 416000 <ferror@plt+0x142c0>
  402e60:	mov	x20, x0
  402e64:	ldr	x0, [x8, #872]
  402e68:	bl	401c00 <fflush@plt>
  402e6c:	adrp	x8, 416000 <ferror@plt+0x142c0>
  402e70:	adrp	x9, 416000 <ferror@plt+0x142c0>
  402e74:	ldr	x0, [x8, #848]
  402e78:	ldr	x2, [x9, #2168]
  402e7c:	cbnz	x19, 402e98 <ferror@plt+0x1158>
  402e80:	mov	x3, x20
  402e84:	ldp	x20, x19, [sp, #16]
  402e88:	adrp	x1, 404000 <ferror@plt+0x22c0>
  402e8c:	add	x1, x1, #0xeca
  402e90:	ldp	x29, x30, [sp], #32
  402e94:	b	401d20 <fprintf@plt>
  402e98:	mov	x3, x19
  402e9c:	mov	x4, x20
  402ea0:	ldp	x20, x19, [sp, #16]
  402ea4:	adrp	x1, 404000 <ferror@plt+0x22c0>
  402ea8:	add	x1, x1, #0xec6
  402eac:	ldp	x29, x30, [sp], #32
  402eb0:	b	401d20 <fprintf@plt>
  402eb4:	sub	sp, sp, #0x130
  402eb8:	stp	x29, x30, [sp, #224]
  402ebc:	add	x29, sp, #0xe0
  402ec0:	str	x28, [sp, #240]
  402ec4:	stp	x24, x23, [sp, #256]
  402ec8:	stp	x22, x21, [sp, #272]
  402ecc:	stp	x20, x19, [sp, #288]
  402ed0:	mov	x19, x3
  402ed4:	mov	x22, x2
  402ed8:	mov	x23, x1
  402edc:	mov	x21, x0
  402ee0:	stp	x4, x5, [x29, #-96]
  402ee4:	stp	x6, x7, [x29, #-80]
  402ee8:	stp	q0, q1, [sp]
  402eec:	stp	q2, q3, [sp, #32]
  402ef0:	stp	q4, q5, [sp, #64]
  402ef4:	stp	q6, q7, [sp, #96]
  402ef8:	bl	401a30 <bfd_get_error@plt>
  402efc:	cbnz	w0, 402f18 <ferror@plt+0x11d8>
  402f00:	adrp	x1, 404000 <ferror@plt+0x22c0>
  402f04:	add	x1, x1, #0xeaf
  402f08:	mov	w2, #0x5                   	// #5
  402f0c:	mov	x0, xzr
  402f10:	bl	401c70 <dcgettext@plt>
  402f14:	b	402f1c <ferror@plt+0x11dc>
  402f18:	bl	401c60 <bfd_errmsg@plt>
  402f1c:	adrp	x8, 416000 <ferror@plt+0x142c0>
  402f20:	mov	x20, x0
  402f24:	ldr	x0, [x8, #872]
  402f28:	bl	401c00 <fflush@plt>
  402f2c:	adrp	x24, 416000 <ferror@plt+0x142c0>
  402f30:	adrp	x11, 416000 <ferror@plt+0x142c0>
  402f34:	sub	x9, x29, #0x60
  402f38:	ldr	x1, [x24, #848]
  402f3c:	ldr	x0, [x11, #2168]
  402f40:	add	x8, x29, #0x50
  402f44:	add	x9, x9, #0x20
  402f48:	mov	x10, sp
  402f4c:	stp	x8, x9, [x29, #-32]
  402f50:	mov	x8, #0xffffffffffffffe0    	// #-32
  402f54:	add	x10, x10, #0x80
  402f58:	movk	x8, #0xff80, lsl #32
  402f5c:	stp	x10, x8, [x29, #-16]
  402f60:	bl	401910 <fputs@plt>
  402f64:	cbz	x23, 402f7c <ferror@plt+0x123c>
  402f68:	cbnz	x21, 402f78 <ferror@plt+0x1238>
  402f6c:	mov	x0, x23
  402f70:	bl	403018 <ferror@plt+0x12d8>
  402f74:	mov	x21, x0
  402f78:	cbnz	x22, 402ff4 <ferror@plt+0x12b4>
  402f7c:	ldr	x0, [x24, #848]
  402f80:	adrp	x1, 404000 <ferror@plt+0x22c0>
  402f84:	add	x1, x1, #0xf1e
  402f88:	mov	x2, x21
  402f8c:	bl	401d20 <fprintf@plt>
  402f90:	cbz	x19, 402fc4 <ferror@plt+0x1284>
  402f94:	ldr	x3, [x24, #848]
  402f98:	adrp	x0, 404000 <ferror@plt+0x22c0>
  402f9c:	add	x0, x0, #0xedd
  402fa0:	mov	w1, #0x2                   	// #2
  402fa4:	mov	w2, #0x1                   	// #1
  402fa8:	bl	401be0 <fwrite@plt>
  402fac:	ldp	q0, q1, [x29, #-32]
  402fb0:	ldr	x0, [x24, #848]
  402fb4:	sub	x2, x29, #0x40
  402fb8:	mov	x1, x19
  402fbc:	stp	q0, q1, [x29, #-64]
  402fc0:	bl	401ca0 <vfprintf@plt>
  402fc4:	ldr	x0, [x24, #848]
  402fc8:	adrp	x1, 404000 <ferror@plt+0x22c0>
  402fcc:	add	x1, x1, #0xecc
  402fd0:	mov	x2, x20
  402fd4:	bl	401d20 <fprintf@plt>
  402fd8:	ldp	x20, x19, [sp, #288]
  402fdc:	ldp	x22, x21, [sp, #272]
  402fe0:	ldp	x24, x23, [sp, #256]
  402fe4:	ldr	x28, [sp, #240]
  402fe8:	ldp	x29, x30, [sp, #224]
  402fec:	add	sp, sp, #0x130
  402ff0:	ret
  402ff4:	ldr	x3, [x22]
  402ff8:	ldr	x0, [x24, #848]
  402ffc:	cbz	x3, 402f80 <ferror@plt+0x1240>
  403000:	adrp	x1, 404000 <ferror@plt+0x22c0>
  403004:	add	x1, x1, #0xed2
  403008:	mov	x2, x21
  40300c:	bl	401d20 <fprintf@plt>
  403010:	cbnz	x19, 402f94 <ferror@plt+0x1254>
  403014:	b	402fc4 <ferror@plt+0x1284>
  403018:	stp	x29, x30, [sp, #-64]!
  40301c:	str	x23, [sp, #16]
  403020:	stp	x22, x21, [sp, #32]
  403024:	stp	x20, x19, [sp, #48]
  403028:	mov	x29, sp
  40302c:	cbz	x0, 4030e8 <ferror@plt+0x13a8>
  403030:	ldr	x8, [x0, #208]
  403034:	mov	x19, x0
  403038:	cbz	x8, 4030d0 <ferror@plt+0x1390>
  40303c:	ldrb	w9, [x8, #76]
  403040:	tbnz	w9, #7, 4030d0 <ferror@plt+0x1390>
  403044:	ldr	x20, [x8]
  403048:	mov	x0, x20
  40304c:	bl	401900 <strlen@plt>
  403050:	ldr	x21, [x19]
  403054:	mov	x22, x0
  403058:	mov	x0, x21
  40305c:	bl	401900 <strlen@plt>
  403060:	adrp	x23, 416000 <ferror@plt+0x142c0>
  403064:	ldr	x8, [x23, #2144]
  403068:	add	x9, x22, x0
  40306c:	add	x22, x9, #0x3
  403070:	cmp	x22, x8
  403074:	b.ls	4030ac <ferror@plt+0x136c>  // b.plast
  403078:	cbz	x8, 403088 <ferror@plt+0x1348>
  40307c:	adrp	x8, 416000 <ferror@plt+0x142c0>
  403080:	ldr	x0, [x8, #2152]
  403084:	bl	401bc0 <free@plt>
  403088:	add	x0, x22, x22, lsr #1
  40308c:	str	x0, [x23, #2144]
  403090:	bl	401a50 <xmalloc@plt>
  403094:	adrp	x8, 416000 <ferror@plt+0x142c0>
  403098:	str	x0, [x8, #2152]
  40309c:	ldr	x8, [x19, #208]
  4030a0:	ldr	x21, [x19]
  4030a4:	ldr	x20, [x8]
  4030a8:	b	4030b4 <ferror@plt+0x1374>
  4030ac:	adrp	x8, 416000 <ferror@plt+0x142c0>
  4030b0:	ldr	x0, [x8, #2152]
  4030b4:	adrp	x1, 405000 <ferror@plt+0x32c0>
  4030b8:	add	x1, x1, #0x129
  4030bc:	mov	x2, x20
  4030c0:	mov	x3, x21
  4030c4:	bl	401980 <sprintf@plt>
  4030c8:	adrp	x19, 416000 <ferror@plt+0x142c0>
  4030cc:	add	x19, x19, #0x868
  4030d0:	ldr	x0, [x19]
  4030d4:	ldp	x20, x19, [sp, #48]
  4030d8:	ldp	x22, x21, [sp, #32]
  4030dc:	ldr	x23, [sp, #16]
  4030e0:	ldp	x29, x30, [sp], #64
  4030e4:	ret
  4030e8:	adrp	x0, 405000 <ferror@plt+0x32c0>
  4030ec:	adrp	x1, 405000 <ferror@plt+0x32c0>
  4030f0:	adrp	x3, 405000 <ferror@plt+0x32c0>
  4030f4:	add	x0, x0, #0xd2
  4030f8:	add	x1, x1, #0xdf
  4030fc:	add	x3, x3, #0xf7
  403100:	mov	w2, #0x281                 	// #641
  403104:	bl	401cd0 <__assert_fail@plt>
  403108:	stp	x29, x30, [sp, #-16]!
  40310c:	mov	x29, sp
  403110:	bl	402e28 <ferror@plt+0x10e8>
  403114:	mov	w0, #0x1                   	// #1
  403118:	bl	401c30 <xexit@plt>
  40311c:	sub	sp, sp, #0x50
  403120:	adrp	x8, 416000 <ferror@plt+0x142c0>
  403124:	ldr	x8, [x8, #872]
  403128:	stp	x20, x19, [sp, #64]
  40312c:	mov	x20, x0
  403130:	stp	x29, x30, [sp, #32]
  403134:	mov	x0, x8
  403138:	str	x21, [sp, #48]
  40313c:	add	x29, sp, #0x20
  403140:	mov	x19, x1
  403144:	bl	401c00 <fflush@plt>
  403148:	adrp	x21, 416000 <ferror@plt+0x142c0>
  40314c:	adrp	x8, 416000 <ferror@plt+0x142c0>
  403150:	ldr	x0, [x21, #848]
  403154:	ldr	x2, [x8, #2168]
  403158:	adrp	x1, 404000 <ferror@plt+0x22c0>
  40315c:	add	x1, x1, #0xedb
  403160:	bl	401d20 <fprintf@plt>
  403164:	ldp	q1, q0, [x19]
  403168:	ldr	x0, [x21, #848]
  40316c:	mov	x2, sp
  403170:	mov	x1, x20
  403174:	stp	q1, q0, [sp]
  403178:	bl	401ca0 <vfprintf@plt>
  40317c:	ldr	x1, [x21, #848]
  403180:	mov	w0, #0xa                   	// #10
  403184:	bl	401990 <putc@plt>
  403188:	ldp	x20, x19, [sp, #64]
  40318c:	ldr	x21, [sp, #48]
  403190:	ldp	x29, x30, [sp, #32]
  403194:	add	sp, sp, #0x50
  403198:	ret
  40319c:	sub	sp, sp, #0x120
  4031a0:	stp	x29, x30, [sp, #256]
  4031a4:	add	x29, sp, #0x100
  4031a8:	mov	x8, #0xffffffffffffffc8    	// #-56
  4031ac:	mov	x9, sp
  4031b0:	sub	x10, x29, #0x78
  4031b4:	movk	x8, #0xff80, lsl #32
  4031b8:	add	x11, x29, #0x20
  4031bc:	add	x9, x9, #0x80
  4031c0:	add	x10, x10, #0x38
  4031c4:	stp	x9, x8, [x29, #-16]
  4031c8:	stp	x11, x10, [x29, #-32]
  4031cc:	stp	x1, x2, [x29, #-120]
  4031d0:	stp	x3, x4, [x29, #-104]
  4031d4:	stp	x5, x6, [x29, #-88]
  4031d8:	stur	x7, [x29, #-72]
  4031dc:	stp	q0, q1, [sp]
  4031e0:	ldp	q0, q1, [x29, #-32]
  4031e4:	sub	x1, x29, #0x40
  4031e8:	str	x28, [sp, #272]
  4031ec:	stp	q2, q3, [sp, #32]
  4031f0:	stp	q4, q5, [sp, #64]
  4031f4:	stp	q6, q7, [sp, #96]
  4031f8:	stp	q0, q1, [x29, #-64]
  4031fc:	bl	40311c <ferror@plt+0x13dc>
  403200:	mov	w0, #0x1                   	// #1
  403204:	bl	401c30 <xexit@plt>
  403208:	sub	sp, sp, #0x150
  40320c:	stp	x29, x30, [sp, #288]
  403210:	add	x29, sp, #0x120
  403214:	mov	x8, #0xffffffffffffffc8    	// #-56
  403218:	mov	x9, sp
  40321c:	add	x10, sp, #0x88
  403220:	movk	x8, #0xff80, lsl #32
  403224:	add	x11, x29, #0x30
  403228:	add	x9, x9, #0x80
  40322c:	add	x10, x10, #0x38
  403230:	adrp	x12, 416000 <ferror@plt+0x142c0>
  403234:	stp	x9, x8, [x29, #-48]
  403238:	stp	x11, x10, [x29, #-64]
  40323c:	stp	x20, x19, [sp, #320]
  403240:	mov	x19, x0
  403244:	stp	q0, q1, [sp]
  403248:	ldr	x0, [x12, #872]
  40324c:	ldp	q0, q1, [x29, #-64]
  403250:	str	x28, [sp, #304]
  403254:	stp	x1, x2, [sp, #136]
  403258:	stp	x3, x4, [sp, #152]
  40325c:	stp	x5, x6, [sp, #168]
  403260:	str	x7, [sp, #184]
  403264:	stp	q2, q3, [sp, #32]
  403268:	stp	q4, q5, [sp, #64]
  40326c:	stp	q6, q7, [sp, #96]
  403270:	stp	q0, q1, [x29, #-96]
  403274:	bl	401c00 <fflush@plt>
  403278:	adrp	x20, 416000 <ferror@plt+0x142c0>
  40327c:	adrp	x8, 416000 <ferror@plt+0x142c0>
  403280:	ldr	x0, [x20, #848]
  403284:	ldr	x2, [x8, #2168]
  403288:	adrp	x1, 404000 <ferror@plt+0x22c0>
  40328c:	add	x1, x1, #0xedb
  403290:	bl	401d20 <fprintf@plt>
  403294:	ldp	q0, q1, [x29, #-96]
  403298:	ldr	x0, [x20, #848]
  40329c:	sub	x2, x29, #0x20
  4032a0:	mov	x1, x19
  4032a4:	stp	q0, q1, [x29, #-32]
  4032a8:	bl	401ca0 <vfprintf@plt>
  4032ac:	ldr	x1, [x20, #848]
  4032b0:	mov	w0, #0xa                   	// #10
  4032b4:	bl	401990 <putc@plt>
  4032b8:	ldp	x20, x19, [sp, #320]
  4032bc:	ldr	x28, [sp, #304]
  4032c0:	ldp	x29, x30, [sp, #288]
  4032c4:	add	sp, sp, #0x150
  4032c8:	ret
  4032cc:	stp	x29, x30, [sp, #-32]!
  4032d0:	adrp	x0, 404000 <ferror@plt+0x22c0>
  4032d4:	add	x0, x0, #0xee0
  4032d8:	str	x19, [sp, #16]
  4032dc:	mov	x29, sp
  4032e0:	bl	401960 <bfd_set_default_target@plt>
  4032e4:	cbz	w0, 4032f4 <ferror@plt+0x15b4>
  4032e8:	ldr	x19, [sp, #16]
  4032ec:	ldp	x29, x30, [sp], #32
  4032f0:	ret
  4032f4:	adrp	x1, 404000 <ferror@plt+0x22c0>
  4032f8:	add	x1, x1, #0xefa
  4032fc:	mov	w2, #0x5                   	// #5
  403300:	mov	x0, xzr
  403304:	bl	401c70 <dcgettext@plt>
  403308:	mov	x19, x0
  40330c:	bl	401a30 <bfd_get_error@plt>
  403310:	bl	401c60 <bfd_errmsg@plt>
  403314:	adrp	x1, 404000 <ferror@plt+0x22c0>
  403318:	mov	x2, x0
  40331c:	add	x1, x1, #0xee0
  403320:	mov	x0, x19
  403324:	bl	40319c <ferror@plt+0x145c>
  403328:	stp	x29, x30, [sp, #-48]!
  40332c:	stp	x20, x19, [sp, #32]
  403330:	adrp	x8, 416000 <ferror@plt+0x142c0>
  403334:	ldr	x8, [x8, #872]
  403338:	mov	x19, x0
  40333c:	str	x21, [sp, #16]
  403340:	mov	x29, sp
  403344:	mov	x0, x8
  403348:	bl	401c00 <fflush@plt>
  40334c:	adrp	x21, 416000 <ferror@plt+0x142c0>
  403350:	ldr	x20, [x21, #848]
  403354:	adrp	x1, 404000 <ferror@plt+0x22c0>
  403358:	add	x1, x1, #0xf23
  40335c:	mov	w2, #0x5                   	// #5
  403360:	mov	x0, xzr
  403364:	bl	401c70 <dcgettext@plt>
  403368:	adrp	x8, 416000 <ferror@plt+0x142c0>
  40336c:	ldr	x2, [x8, #2168]
  403370:	mov	x1, x0
  403374:	mov	x0, x20
  403378:	bl	401d20 <fprintf@plt>
  40337c:	ldr	x2, [x19]
  403380:	ldr	x1, [x21, #848]
  403384:	cbz	x2, 4033ac <ferror@plt+0x166c>
  403388:	add	x20, x19, #0x8
  40338c:	adrp	x19, 404000 <ferror@plt+0x22c0>
  403390:	add	x19, x19, #0xf1f
  403394:	mov	x0, x1
  403398:	mov	x1, x19
  40339c:	bl	401d20 <fprintf@plt>
  4033a0:	ldr	x2, [x20], #8
  4033a4:	ldr	x1, [x21, #848]
  4033a8:	cbnz	x2, 403394 <ferror@plt+0x1654>
  4033ac:	ldp	x20, x19, [sp, #32]
  4033b0:	ldr	x21, [sp, #16]
  4033b4:	mov	w0, #0xa                   	// #10
  4033b8:	ldp	x29, x30, [sp], #48
  4033bc:	b	4019a0 <fputc@plt>
  4033c0:	stp	x29, x30, [sp, #-48]!
  4033c4:	stp	x20, x19, [sp, #32]
  4033c8:	mov	x19, x1
  4033cc:	stp	x22, x21, [sp, #16]
  4033d0:	mov	x29, sp
  4033d4:	cbz	x0, 403404 <ferror@plt+0x16c4>
  4033d8:	adrp	x1, 404000 <ferror@plt+0x22c0>
  4033dc:	mov	x20, x0
  4033e0:	add	x1, x1, #0xf4c
  4033e4:	mov	w2, #0x5                   	// #5
  4033e8:	mov	x0, xzr
  4033ec:	bl	401c70 <dcgettext@plt>
  4033f0:	mov	x1, x0
  4033f4:	mov	x0, x19
  4033f8:	mov	x2, x20
  4033fc:	bl	401d20 <fprintf@plt>
  403400:	b	403420 <ferror@plt+0x16e0>
  403404:	adrp	x1, 404000 <ferror@plt+0x22c0>
  403408:	add	x1, x1, #0xf39
  40340c:	mov	w2, #0x5                   	// #5
  403410:	bl	401c70 <dcgettext@plt>
  403414:	mov	x1, x0
  403418:	mov	x0, x19
  40341c:	bl	401d20 <fprintf@plt>
  403420:	bl	401a10 <bfd_target_list@plt>
  403424:	ldr	x2, [x0]
  403428:	mov	x20, x0
  40342c:	cbz	x2, 403450 <ferror@plt+0x1710>
  403430:	adrp	x21, 404000 <ferror@plt+0x22c0>
  403434:	add	x22, x20, #0x8
  403438:	add	x21, x21, #0xf1f
  40343c:	mov	x0, x19
  403440:	mov	x1, x21
  403444:	bl	401d20 <fprintf@plt>
  403448:	ldr	x2, [x22], #8
  40344c:	cbnz	x2, 40343c <ferror@plt+0x16fc>
  403450:	mov	w0, #0xa                   	// #10
  403454:	mov	x1, x19
  403458:	bl	4019a0 <fputc@plt>
  40345c:	mov	x0, x20
  403460:	ldp	x20, x19, [sp, #32]
  403464:	ldp	x22, x21, [sp, #16]
  403468:	ldp	x29, x30, [sp], #48
  40346c:	b	401bc0 <free@plt>
  403470:	stp	x29, x30, [sp, #-48]!
  403474:	stp	x20, x19, [sp, #32]
  403478:	mov	x19, x1
  40347c:	stp	x22, x21, [sp, #16]
  403480:	mov	x29, sp
  403484:	cbz	x0, 4034b4 <ferror@plt+0x1774>
  403488:	adrp	x1, 404000 <ferror@plt+0x22c0>
  40348c:	mov	x20, x0
  403490:	add	x1, x1, #0xf7c
  403494:	mov	w2, #0x5                   	// #5
  403498:	mov	x0, xzr
  40349c:	bl	401c70 <dcgettext@plt>
  4034a0:	mov	x1, x0
  4034a4:	mov	x0, x19
  4034a8:	mov	x2, x20
  4034ac:	bl	401d20 <fprintf@plt>
  4034b0:	b	4034d0 <ferror@plt+0x1790>
  4034b4:	adrp	x1, 404000 <ferror@plt+0x22c0>
  4034b8:	add	x1, x1, #0xf63
  4034bc:	mov	w2, #0x5                   	// #5
  4034c0:	bl	401c70 <dcgettext@plt>
  4034c4:	mov	x1, x0
  4034c8:	mov	x0, x19
  4034cc:	bl	401d20 <fprintf@plt>
  4034d0:	bl	401950 <bfd_arch_list@plt>
  4034d4:	ldr	x2, [x0]
  4034d8:	mov	x20, x0
  4034dc:	cbz	x2, 403500 <ferror@plt+0x17c0>
  4034e0:	adrp	x21, 404000 <ferror@plt+0x22c0>
  4034e4:	add	x22, x20, #0x8
  4034e8:	add	x21, x21, #0xf1f
  4034ec:	mov	x0, x19
  4034f0:	mov	x1, x21
  4034f4:	bl	401d20 <fprintf@plt>
  4034f8:	ldr	x2, [x22], #8
  4034fc:	cbnz	x2, 4034ec <ferror@plt+0x17ac>
  403500:	mov	w0, #0xa                   	// #10
  403504:	mov	x1, x19
  403508:	bl	4019a0 <fputc@plt>
  40350c:	mov	x0, x20
  403510:	ldp	x20, x19, [sp, #32]
  403514:	ldp	x22, x21, [sp, #16]
  403518:	ldp	x29, x30, [sp], #48
  40351c:	b	401bc0 <free@plt>
  403520:	sub	sp, sp, #0x90
  403524:	adrp	x1, 404000 <ferror@plt+0x22c0>
  403528:	add	x1, x1, #0xf99
  40352c:	mov	w2, #0x5                   	// #5
  403530:	mov	x0, xzr
  403534:	stp	x29, x30, [sp, #48]
  403538:	stp	x28, x27, [sp, #64]
  40353c:	stp	x26, x25, [sp, #80]
  403540:	stp	x24, x23, [sp, #96]
  403544:	stp	x22, x21, [sp, #112]
  403548:	stp	x20, x19, [sp, #128]
  40354c:	add	x29, sp, #0x30
  403550:	bl	401c70 <dcgettext@plt>
  403554:	adrp	x1, 404000 <ferror@plt+0x22c0>
  403558:	add	x1, x1, #0xfb5
  40355c:	bl	401cb0 <printf@plt>
  403560:	mov	x0, xzr
  403564:	bl	404878 <ferror@plt+0x2b38>
  403568:	stp	x0, xzr, [sp, #16]
  40356c:	adrp	x0, 403000 <ferror@plt+0x12c0>
  403570:	add	x0, x0, #0xbd8
  403574:	add	x1, sp, #0x10
  403578:	stp	xzr, xzr, [sp, #32]
  40357c:	bl	401bb0 <bfd_iterate_over_targets@plt>
  403580:	ldr	x0, [sp, #16]
  403584:	bl	401d10 <unlink@plt>
  403588:	ldr	x0, [sp, #16]
  40358c:	bl	401bc0 <free@plt>
  403590:	ldr	w8, [sp, #24]
  403594:	cbz	w8, 4035bc <ferror@plt+0x187c>
  403598:	ldr	w0, [sp, #24]
  40359c:	ldp	x20, x19, [sp, #128]
  4035a0:	ldp	x22, x21, [sp, #112]
  4035a4:	ldp	x24, x23, [sp, #96]
  4035a8:	ldp	x26, x25, [sp, #80]
  4035ac:	ldp	x28, x27, [sp, #64]
  4035b0:	ldp	x29, x30, [sp, #48]
  4035b4:	add	sp, sp, #0x90
  4035b8:	ret
  4035bc:	mov	w19, wzr
  4035c0:	mov	w20, #0x2                   	// #2
  4035c4:	mov	w0, w20
  4035c8:	mov	x1, xzr
  4035cc:	bl	401b90 <bfd_printable_arch_mach@plt>
  4035d0:	bl	401900 <strlen@plt>
  4035d4:	cmp	w19, w0
  4035d8:	add	w20, w20, #0x1
  4035dc:	csel	w19, w0, w19, lt  // lt = tstop
  4035e0:	cmp	w20, #0x59
  4035e4:	b.ne	4035c4 <ferror@plt+0x1884>  // b.any
  4035e8:	adrp	x0, 405000 <ferror@plt+0x32c0>
  4035ec:	add	x0, x0, #0x17c
  4035f0:	bl	401cf0 <getenv@plt>
  4035f4:	cbz	x0, 403608 <ferror@plt+0x18c8>
  4035f8:	mov	w2, #0xa                   	// #10
  4035fc:	mov	x1, xzr
  403600:	bl	401ba0 <strtol@plt>
  403604:	cbnz	w0, 40360c <ferror@plt+0x18cc>
  403608:	mov	w0, #0x50                  	// #80
  40360c:	ldr	w8, [sp, #28]
  403610:	cmp	w8, #0x1
  403614:	b.lt	403598 <ferror@plt+0x1858>  // b.tstop
  403618:	mvn	w9, w19
  40361c:	add	w10, w19, #0x1
  403620:	adrp	x23, 405000 <ferror@plt+0x32c0>
  403624:	add	w9, w0, w9
  403628:	mov	w28, wzr
  40362c:	mov	w21, #0x60                  	// #96
  403630:	adrp	x22, 416000 <ferror@plt+0x142c0>
  403634:	add	x23, x23, #0x189
  403638:	stp	w9, w10, [sp, #8]
  40363c:	b	40364c <ferror@plt+0x190c>
  403640:	ldr	w8, [sp, #28]
  403644:	cmp	w28, w8
  403648:	b.ge	403598 <ferror@plt+0x1858>  // b.tcont
  40364c:	ldr	x9, [sp, #40]
  403650:	ldr	w26, [sp, #8]
  403654:	sxtw	x24, w28
  403658:	sxtw	x20, w8
  40365c:	smaddl	x25, w28, w21, x9
  403660:	mov	x28, x24
  403664:	ldr	x0, [x25]
  403668:	bl	401900 <strlen@plt>
  40366c:	mvn	w8, w0
  403670:	adds	w26, w26, w8
  403674:	b.mi	403688 <ferror@plt+0x1948>  // b.first
  403678:	add	x28, x28, #0x1
  40367c:	cmp	x28, x20
  403680:	add	x25, x25, #0x60
  403684:	b.lt	403664 <ferror@plt+0x1924>  // b.tstop
  403688:	ldr	w1, [sp, #12]
  40368c:	adrp	x0, 405000 <ferror@plt+0x32c0>
  403690:	adrp	x2, 404000 <ferror@plt+0x22c0>
  403694:	add	x0, x0, #0x184
  403698:	add	x2, x2, #0xe07
  40369c:	bl	401cb0 <printf@plt>
  4036a0:	adrp	x26, 404000 <ferror@plt+0x22c0>
  4036a4:	cmp	w24, w28
  4036a8:	add	x26, x26, #0xff8
  4036ac:	b.eq	4036d8 <ferror@plt+0x1998>  // b.none
  4036b0:	add	x8, x24, x24, lsl #1
  4036b4:	lsl	x20, x8, #5
  4036b8:	sub	w25, w28, w24
  4036bc:	ldr	x8, [sp, #40]
  4036c0:	mov	x0, x26
  4036c4:	ldr	x1, [x8, x20]
  4036c8:	bl	401cb0 <printf@plt>
  4036cc:	subs	w25, w25, #0x1
  4036d0:	add	x20, x20, #0x60
  4036d4:	b.ne	4036bc <ferror@plt+0x197c>  // b.any
  4036d8:	ldr	x1, [x22, #872]
  4036dc:	mov	w0, #0xa                   	// #10
  4036e0:	bl	401990 <putc@plt>
  4036e4:	mov	w26, #0x2                   	// #2
  4036e8:	b	403704 <ferror@plt+0x19c4>
  4036ec:	ldr	x1, [x22, #872]
  4036f0:	mov	w0, #0xa                   	// #10
  4036f4:	bl	401990 <putc@plt>
  4036f8:	add	x26, x26, #0x1
  4036fc:	cmp	x26, #0x59
  403700:	b.eq	403640 <ferror@plt+0x1900>  // b.none
  403704:	mov	w0, w26
  403708:	mov	x1, xzr
  40370c:	bl	401b90 <bfd_printable_arch_mach@plt>
  403710:	mov	x1, x23
  403714:	bl	401b80 <strcmp@plt>
  403718:	cbz	w0, 4036f8 <ferror@plt+0x19b8>
  40371c:	mov	w0, w26
  403720:	mov	x1, xzr
  403724:	bl	401b90 <bfd_printable_arch_mach@plt>
  403728:	mov	x2, x0
  40372c:	adrp	x0, 405000 <ferror@plt+0x32c0>
  403730:	add	x0, x0, #0x192
  403734:	mov	w1, w19
  403738:	bl	401cb0 <printf@plt>
  40373c:	cmp	w24, w28
  403740:	b.eq	4036ec <ferror@plt+0x19ac>  // b.none
  403744:	sub	x25, x26, #0x2
  403748:	mov	x20, x24
  40374c:	ldr	x8, [sp, #40]
  403750:	madd	x8, x20, x21, x8
  403754:	add	x9, x8, x25
  403758:	ldrb	w9, [x9, #8]
  40375c:	ldr	x0, [x8]
  403760:	cbz	w9, 403770 <ferror@plt+0x1a30>
  403764:	ldr	x1, [x22, #872]
  403768:	bl	401910 <fputs@plt>
  40376c:	b	403790 <ferror@plt+0x1a50>
  403770:	bl	401900 <strlen@plt>
  403774:	mov	x27, x0
  403778:	cbz	w27, 403790 <ferror@plt+0x1a50>
  40377c:	ldr	x1, [x22, #872]
  403780:	mov	w0, #0x2d                  	// #45
  403784:	sub	w27, w27, #0x1
  403788:	bl	401990 <putc@plt>
  40378c:	cbnz	w27, 40377c <ferror@plt+0x1a3c>
  403790:	add	x20, x20, #0x1
  403794:	cmp	w28, w20
  403798:	b.eq	4036ec <ferror@plt+0x19ac>  // b.none
  40379c:	ldr	x1, [x22, #872]
  4037a0:	mov	w0, #0x20                  	// #32
  4037a4:	bl	401990 <putc@plt>
  4037a8:	b	40374c <ferror@plt+0x1a0c>
  4037ac:	sub	sp, sp, #0xf0
  4037b0:	stp	x22, x21, [sp, #208]
  4037b4:	stp	x20, x19, [sp, #224]
  4037b8:	mov	w21, w3
  4037bc:	mov	x20, x1
  4037c0:	mov	x19, x0
  4037c4:	stp	x29, x30, [sp, #192]
  4037c8:	add	x29, sp, #0xc0
  4037cc:	cbz	w2, 403868 <ferror@plt+0x1b28>
  4037d0:	ldr	x8, [x20, #8]
  4037d4:	add	x1, sp, #0x40
  4037d8:	mov	x0, x20
  4037dc:	ldr	x8, [x8, #480]
  4037e0:	blr	x8
  4037e4:	cbnz	w0, 403868 <ferror@plt+0x1b28>
  4037e8:	ldr	x8, [sp, #152]
  4037ec:	mov	x0, sp
  4037f0:	str	x8, [sp]
  4037f4:	bl	4019b0 <ctime@plt>
  4037f8:	cbz	x0, 403818 <ferror@plt+0x1ad8>
  4037fc:	adrp	x1, 404000 <ferror@plt+0x22c0>
  403800:	add	x2, x0, #0x4
  403804:	add	x3, x0, #0x14
  403808:	add	x1, x1, #0xfdd
  40380c:	add	x0, sp, #0xc
  403810:	bl	401980 <sprintf@plt>
  403814:	b	403834 <ferror@plt+0x1af4>
  403818:	adrp	x1, 404000 <ferror@plt+0x22c0>
  40381c:	add	x1, x1, #0xfc9
  403820:	mov	w2, #0x5                   	// #5
  403824:	bl	401c70 <dcgettext@plt>
  403828:	mov	x1, x0
  40382c:	add	x0, sp, #0xc
  403830:	bl	401980 <sprintf@plt>
  403834:	ldr	w0, [sp, #80]
  403838:	add	x1, sp, #0x34
  40383c:	add	x22, sp, #0x34
  403840:	bl	403e34 <ferror@plt+0x20f4>
  403844:	ldr	x5, [sp, #112]
  403848:	ldp	w3, w4, [sp, #88]
  40384c:	adrp	x1, 404000 <ferror@plt+0x22c0>
  403850:	orr	x2, x22, #0x1
  403854:	add	x1, x1, #0xfe8
  403858:	add	x6, sp, #0xc
  40385c:	mov	x0, x19
  403860:	strb	wzr, [sp, #62]
  403864:	bl	401d20 <fprintf@plt>
  403868:	ldr	x0, [x20]
  40386c:	mov	x1, x19
  403870:	bl	401910 <fputs@plt>
  403874:	cbz	w21, 403898 <ferror@plt+0x1b58>
  403878:	ldrb	w8, [x20, #76]
  40387c:	tbnz	w8, #7, 4038b8 <ferror@plt+0x1b78>
  403880:	ldr	x2, [x20, #88]
  403884:	cbz	x2, 403898 <ferror@plt+0x1b58>
  403888:	adrp	x1, 404000 <ferror@plt+0x22c0>
  40388c:	add	x1, x1, #0xffc
  403890:	mov	x0, x19
  403894:	bl	401d20 <fprintf@plt>
  403898:	mov	w0, #0xa                   	// #10
  40389c:	mov	x1, x19
  4038a0:	bl	4019a0 <fputc@plt>
  4038a4:	ldp	x20, x19, [sp, #224]
  4038a8:	ldp	x22, x21, [sp, #208]
  4038ac:	ldp	x29, x30, [sp, #192]
  4038b0:	add	sp, sp, #0xf0
  4038b4:	ret
  4038b8:	ldr	x2, [x20, #96]
  4038bc:	cbnz	x2, 403888 <ferror@plt+0x1b48>
  4038c0:	b	403898 <ferror@plt+0x1b58>
  4038c4:	stp	x29, x30, [sp, #-48]!
  4038c8:	mov	w1, #0x2f                  	// #47
  4038cc:	stp	x22, x21, [sp, #16]
  4038d0:	stp	x20, x19, [sp, #32]
  4038d4:	mov	x29, sp
  4038d8:	mov	x20, x0
  4038dc:	mov	w22, #0x2f                  	// #47
  4038e0:	bl	401ac0 <strrchr@plt>
  4038e4:	cbz	x0, 403910 <ferror@plt+0x1bd0>
  4038e8:	sub	x21, x0, x20
  4038ec:	add	x0, x21, #0xb
  4038f0:	bl	401a50 <xmalloc@plt>
  4038f4:	mov	x1, x20
  4038f8:	mov	x2, x21
  4038fc:	mov	x19, x0
  403900:	bl	4018d0 <memcpy@plt>
  403904:	add	x8, x21, #0x1
  403908:	strb	w22, [x19, x21]
  40390c:	b	403920 <ferror@plt+0x1be0>
  403910:	mov	w0, #0x9                   	// #9
  403914:	bl	401a50 <xmalloc@plt>
  403918:	mov	x19, x0
  40391c:	mov	x8, xzr
  403920:	adrp	x9, 405000 <ferror@plt+0x32c0>
  403924:	add	x9, x9, #0x197
  403928:	ldr	x9, [x9]
  40392c:	add	x8, x19, x8
  403930:	mov	x0, x19
  403934:	strb	wzr, [x8, #8]
  403938:	str	x9, [x8]
  40393c:	bl	401c20 <mkstemp@plt>
  403940:	cmn	w0, #0x1
  403944:	b.eq	403950 <ferror@plt+0x1c10>  // b.none
  403948:	bl	401ab0 <close@plt>
  40394c:	b	40395c <ferror@plt+0x1c1c>
  403950:	mov	x0, x19
  403954:	bl	401bc0 <free@plt>
  403958:	mov	x19, xzr
  40395c:	mov	x0, x19
  403960:	ldp	x20, x19, [sp, #32]
  403964:	ldp	x22, x21, [sp, #16]
  403968:	ldp	x29, x30, [sp], #48
  40396c:	ret
  403970:	stp	x29, x30, [sp, #-48]!
  403974:	mov	w1, #0x2f                  	// #47
  403978:	stp	x22, x21, [sp, #16]
  40397c:	stp	x20, x19, [sp, #32]
  403980:	mov	x29, sp
  403984:	mov	x20, x0
  403988:	mov	w22, #0x2f                  	// #47
  40398c:	bl	401ac0 <strrchr@plt>
  403990:	cbz	x0, 4039bc <ferror@plt+0x1c7c>
  403994:	sub	x21, x0, x20
  403998:	add	x0, x21, #0xb
  40399c:	bl	401a50 <xmalloc@plt>
  4039a0:	mov	x1, x20
  4039a4:	mov	x2, x21
  4039a8:	mov	x19, x0
  4039ac:	bl	4018d0 <memcpy@plt>
  4039b0:	add	x8, x21, #0x1
  4039b4:	strb	w22, [x19, x21]
  4039b8:	b	4039cc <ferror@plt+0x1c8c>
  4039bc:	mov	w0, #0x9                   	// #9
  4039c0:	bl	401a50 <xmalloc@plt>
  4039c4:	mov	x19, x0
  4039c8:	mov	x8, xzr
  4039cc:	adrp	x9, 405000 <ferror@plt+0x32c0>
  4039d0:	add	x9, x9, #0x197
  4039d4:	ldr	x9, [x9]
  4039d8:	add	x8, x19, x8
  4039dc:	strb	wzr, [x8, #8]
  4039e0:	mov	x0, x19
  4039e4:	str	x9, [x8]
  4039e8:	ldp	x20, x19, [sp, #32]
  4039ec:	ldp	x22, x21, [sp, #16]
  4039f0:	ldp	x29, x30, [sp], #48
  4039f4:	b	401af0 <mkdtemp@plt>
  4039f8:	sub	sp, sp, #0x30
  4039fc:	stp	x20, x19, [sp, #32]
  403a00:	mov	x20, x1
  403a04:	add	x1, sp, #0x8
  403a08:	mov	w2, wzr
  403a0c:	stp	x29, x30, [sp, #16]
  403a10:	add	x29, sp, #0x10
  403a14:	mov	x19, x0
  403a18:	bl	401920 <bfd_scan_vma@plt>
  403a1c:	ldr	x8, [sp, #8]
  403a20:	ldrb	w8, [x8]
  403a24:	cbnz	w8, 403a38 <ferror@plt+0x1cf8>
  403a28:	ldp	x20, x19, [sp, #32]
  403a2c:	ldp	x29, x30, [sp, #16]
  403a30:	add	sp, sp, #0x30
  403a34:	ret
  403a38:	adrp	x1, 405000 <ferror@plt+0x32c0>
  403a3c:	add	x1, x1, #0x3
  403a40:	mov	w2, #0x5                   	// #5
  403a44:	mov	x0, xzr
  403a48:	bl	401c70 <dcgettext@plt>
  403a4c:	mov	x1, x20
  403a50:	mov	x2, x19
  403a54:	bl	40319c <ferror@plt+0x145c>
  403a58:	sub	sp, sp, #0xa0
  403a5c:	stp	x29, x30, [sp, #128]
  403a60:	stp	x20, x19, [sp, #144]
  403a64:	add	x29, sp, #0x80
  403a68:	cbz	x0, 403b30 <ferror@plt+0x1df0>
  403a6c:	mov	x19, x0
  403a70:	mov	x2, sp
  403a74:	mov	w0, wzr
  403a78:	mov	x1, x19
  403a7c:	bl	401d00 <__xstat@plt>
  403a80:	tbnz	w0, #31, 403aa8 <ferror@plt+0x1d68>
  403a84:	ldr	w8, [sp, #16]
  403a88:	and	w8, w8, #0xf000
  403a8c:	cmp	w8, #0x8, lsl #12
  403a90:	b.eq	403ac4 <ferror@plt+0x1d84>  // b.none
  403a94:	cmp	w8, #0x4, lsl #12
  403a98:	b.ne	403ad8 <ferror@plt+0x1d98>  // b.any
  403a9c:	adrp	x1, 405000 <ferror@plt+0x32c0>
  403aa0:	add	x1, x1, #0x55
  403aa4:	b	403ae0 <ferror@plt+0x1da0>
  403aa8:	bl	401ce0 <__errno_location@plt>
  403aac:	ldr	w8, [x0]
  403ab0:	cmp	w8, #0x2
  403ab4:	b.ne	403af8 <ferror@plt+0x1db8>  // b.any
  403ab8:	adrp	x1, 405000 <ferror@plt+0x32c0>
  403abc:	add	x1, x1, #0x16
  403ac0:	b	403ae0 <ferror@plt+0x1da0>
  403ac4:	ldr	x0, [sp, #48]
  403ac8:	tbz	x0, #63, 403b34 <ferror@plt+0x1df4>
  403acc:	adrp	x1, 405000 <ferror@plt+0x32c0>
  403ad0:	add	x1, x1, #0x98
  403ad4:	b	403ae0 <ferror@plt+0x1da0>
  403ad8:	adrp	x1, 405000 <ferror@plt+0x32c0>
  403adc:	add	x1, x1, #0x72
  403ae0:	mov	w2, #0x5                   	// #5
  403ae4:	mov	x0, xzr
  403ae8:	bl	401c70 <dcgettext@plt>
  403aec:	mov	x1, x19
  403af0:	bl	403208 <ferror@plt+0x14c8>
  403af4:	b	403b30 <ferror@plt+0x1df0>
  403af8:	adrp	x1, 405000 <ferror@plt+0x32c0>
  403afc:	mov	x20, x0
  403b00:	add	x1, x1, #0x29
  403b04:	mov	w2, #0x5                   	// #5
  403b08:	mov	x0, xzr
  403b0c:	bl	401c70 <dcgettext@plt>
  403b10:	ldr	w8, [x20]
  403b14:	mov	x20, x0
  403b18:	mov	w0, w8
  403b1c:	bl	401aa0 <strerror@plt>
  403b20:	mov	x2, x0
  403b24:	mov	x0, x20
  403b28:	mov	x1, x19
  403b2c:	bl	403208 <ferror@plt+0x14c8>
  403b30:	mov	x0, #0xffffffffffffffff    	// #-1
  403b34:	ldp	x20, x19, [sp, #144]
  403b38:	ldp	x29, x30, [sp, #128]
  403b3c:	add	sp, sp, #0xa0
  403b40:	ret
  403b44:	ldrb	w9, [x0]
  403b48:	cmp	w9, #0x2f
  403b4c:	b.ne	403b5c <ferror@plt+0x1e1c>  // b.any
  403b50:	mov	w8, wzr
  403b54:	mov	w0, w8
  403b58:	ret
  403b5c:	and	w8, w9, #0xff
  403b60:	cmp	w8, #0x2e
  403b64:	b.eq	403b70 <ferror@plt+0x1e30>  // b.none
  403b68:	cbnz	w8, 403b9c <ferror@plt+0x1e5c>
  403b6c:	b	403bd0 <ferror@plt+0x1e90>
  403b70:	mov	x8, x0
  403b74:	ldrb	w9, [x8, #1]!
  403b78:	cmp	w9, #0x2e
  403b7c:	b.ne	403b98 <ferror@plt+0x1e58>  // b.any
  403b80:	ldrb	w9, [x0, #2]!
  403b84:	mov	w8, wzr
  403b88:	cbz	w9, 403b54 <ferror@plt+0x1e14>
  403b8c:	cmp	w9, #0x2f
  403b90:	b.ne	403b9c <ferror@plt+0x1e5c>  // b.any
  403b94:	b	403b54 <ferror@plt+0x1e14>
  403b98:	mov	x0, x8
  403b9c:	mov	x8, x0
  403ba0:	sub	x0, x0, #0x1
  403ba4:	and	w9, w9, #0xff
  403ba8:	cmp	w9, #0x2f
  403bac:	b.eq	403bc0 <ferror@plt+0x1e80>  // b.none
  403bb0:	cbz	w9, 403bc0 <ferror@plt+0x1e80>
  403bb4:	ldrb	w9, [x8, #1]!
  403bb8:	add	x0, x0, #0x1
  403bbc:	b	403ba4 <ferror@plt+0x1e64>
  403bc0:	ldrb	w9, [x0, #1]!
  403bc4:	cmp	w9, #0x2f
  403bc8:	b.eq	403bc0 <ferror@plt+0x1e80>  // b.none
  403bcc:	b	403b5c <ferror@plt+0x1e1c>
  403bd0:	mov	w0, #0x1                   	// #1
  403bd4:	ret
  403bd8:	stp	x29, x30, [sp, #-80]!
  403bdc:	stp	x26, x25, [sp, #16]
  403be0:	stp	x24, x23, [sp, #32]
  403be4:	stp	x22, x21, [sp, #48]
  403be8:	stp	x20, x19, [sp, #64]
  403bec:	ldrsw	x8, [x1, #12]
  403bf0:	ldr	x11, [x1, #16]
  403bf4:	mov	x19, x1
  403bf8:	mov	x20, x0
  403bfc:	add	x9, x8, #0x1
  403c00:	add	x10, x9, x9, lsl #1
  403c04:	cmp	x11, x10, lsl #5
  403c08:	mov	x29, sp
  403c0c:	str	w9, [x1, #12]
  403c10:	b.cs	403c50 <ferror@plt+0x1f10>  // b.hs, b.nlast
  403c14:	ldr	x0, [x19, #24]
  403c18:	lsl	x9, x10, #6
  403c1c:	cmp	w8, #0x3f
  403c20:	mov	w8, #0x3000                	// #12288
  403c24:	csel	x21, x8, x9, lt  // lt = tstop
  403c28:	mov	x1, x21
  403c2c:	bl	4019f0 <xrealloc@plt>
  403c30:	ldr	x8, [x19, #16]
  403c34:	str	x0, [x19, #24]
  403c38:	mov	w1, wzr
  403c3c:	add	x0, x0, x8
  403c40:	sub	x2, x21, x8
  403c44:	bl	401a40 <memset@plt>
  403c48:	ldr	w9, [x19, #12]
  403c4c:	str	x21, [x19, #16]
  403c50:	ldr	x8, [x20]
  403c54:	ldr	x10, [x19, #24]
  403c58:	sub	w9, w9, #0x1
  403c5c:	mov	w11, #0x60                  	// #96
  403c60:	adrp	x1, 405000 <ferror@plt+0x32c0>
  403c64:	smull	x9, w9, w11
  403c68:	add	x1, x1, #0x130
  403c6c:	mov	w2, #0x5                   	// #5
  403c70:	mov	x0, xzr
  403c74:	str	x8, [x10, x9]
  403c78:	bl	401c70 <dcgettext@plt>
  403c7c:	ldr	w8, [x20, #16]
  403c80:	adrp	x24, 405000 <ferror@plt+0x32c0>
  403c84:	adrp	x25, 405000 <ferror@plt+0x32c0>
  403c88:	ldr	x22, [x20]
  403c8c:	add	x24, x24, #0x169
  403c90:	add	x25, x25, #0x15b
  403c94:	adrp	x26, 405000 <ferror@plt+0x32c0>
  403c98:	cmp	w8, #0x1
  403c9c:	add	x26, x26, #0x150
  403ca0:	csel	x9, x25, x24, eq  // eq = none
  403ca4:	cmp	w8, #0x0
  403ca8:	mov	x21, x0
  403cac:	csel	x1, x26, x9, eq  // eq = none
  403cb0:	mov	w2, #0x5                   	// #5
  403cb4:	mov	x0, xzr
  403cb8:	bl	401c70 <dcgettext@plt>
  403cbc:	ldr	w8, [x20, #12]
  403cc0:	mov	x23, x0
  403cc4:	mov	w2, #0x5                   	// #5
  403cc8:	mov	x0, xzr
  403ccc:	cmp	w8, #0x1
  403cd0:	csel	x9, x25, x24, eq  // eq = none
  403cd4:	cmp	w8, #0x0
  403cd8:	csel	x1, x26, x9, eq  // eq = none
  403cdc:	bl	401c70 <dcgettext@plt>
  403ce0:	mov	x3, x0
  403ce4:	mov	x0, x21
  403ce8:	mov	x1, x22
  403cec:	mov	x2, x23
  403cf0:	bl	401cb0 <printf@plt>
  403cf4:	ldr	x0, [x19]
  403cf8:	ldr	x1, [x20]
  403cfc:	bl	401bd0 <bfd_openw@plt>
  403d00:	cbz	x0, 403d88 <ferror@plt+0x2048>
  403d04:	mov	w1, #0x1                   	// #1
  403d08:	mov	x21, x0
  403d0c:	mov	w23, #0x1                   	// #1
  403d10:	bl	401ae0 <bfd_set_format@plt>
  403d14:	cbz	w0, 403d9c <ferror@plt+0x205c>
  403d18:	adrp	x20, 405000 <ferror@plt+0x32c0>
  403d1c:	mov	w24, #0x8                   	// #8
  403d20:	add	x20, x20, #0x14a
  403d24:	mov	w25, #0x60                  	// #96
  403d28:	b	403d38 <ferror@plt+0x1ff8>
  403d2c:	add	x24, x24, #0x1
  403d30:	cmp	x24, #0x5f
  403d34:	b.eq	403db8 <ferror@plt+0x2078>  // b.none
  403d38:	ldr	x8, [x21, #8]
  403d3c:	sub	x22, x24, #0x6
  403d40:	mov	x0, x21
  403d44:	mov	w1, w22
  403d48:	ldr	x8, [x8, #656]
  403d4c:	mov	x2, xzr
  403d50:	blr	x8
  403d54:	cbz	w0, 403d2c <ferror@plt+0x1fec>
  403d58:	mov	w0, w22
  403d5c:	mov	x1, xzr
  403d60:	bl	401b90 <bfd_printable_arch_mach@plt>
  403d64:	mov	x1, x0
  403d68:	mov	x0, x20
  403d6c:	bl	401cb0 <printf@plt>
  403d70:	ldr	x8, [x19, #24]
  403d74:	ldrsw	x9, [x19, #12]
  403d78:	madd	x8, x9, x25, x8
  403d7c:	add	x8, x8, x24
  403d80:	sturb	w23, [x8, #-96]
  403d84:	b	403d2c <ferror@plt+0x1fec>
  403d88:	ldr	x0, [x19]
  403d8c:	bl	402e28 <ferror@plt+0x10e8>
  403d90:	mov	w0, #0x1                   	// #1
  403d94:	str	w0, [x19, #8]
  403d98:	b	403dc4 <ferror@plt+0x2084>
  403d9c:	bl	401a30 <bfd_get_error@plt>
  403da0:	cmp	w0, #0x5
  403da4:	b.eq	403db8 <ferror@plt+0x2078>  // b.none
  403da8:	ldr	x0, [x20]
  403dac:	bl	402e28 <ferror@plt+0x10e8>
  403db0:	mov	w8, #0x1                   	// #1
  403db4:	str	w8, [x19, #8]
  403db8:	mov	x0, x21
  403dbc:	bl	401b30 <bfd_close_all_done@plt>
  403dc0:	ldr	w0, [x19, #8]
  403dc4:	ldp	x20, x19, [sp, #64]
  403dc8:	ldp	x22, x21, [sp, #48]
  403dcc:	ldp	x24, x23, [sp, #32]
  403dd0:	ldp	x26, x25, [sp, #16]
  403dd4:	ldp	x29, x30, [sp], #80
  403dd8:	ret
  403ddc:	stp	x29, x30, [sp, #-16]!
  403de0:	mov	x1, x0
  403de4:	adrp	x0, 405000 <ferror@plt+0x32c0>
  403de8:	adrp	x2, 404000 <ferror@plt+0x22c0>
  403dec:	add	x0, x0, #0x1a0
  403df0:	add	x2, x2, #0xfb5
  403df4:	mov	x29, sp
  403df8:	bl	401cb0 <printf@plt>
  403dfc:	adrp	x1, 405000 <ferror@plt+0x32c0>
  403e00:	add	x1, x1, #0x1ab
  403e04:	mov	w2, #0x5                   	// #5
  403e08:	mov	x0, xzr
  403e0c:	bl	401c70 <dcgettext@plt>
  403e10:	bl	401cb0 <printf@plt>
  403e14:	adrp	x1, 405000 <ferror@plt+0x32c0>
  403e18:	add	x1, x1, #0x1de
  403e1c:	mov	w2, #0x5                   	// #5
  403e20:	mov	x0, xzr
  403e24:	bl	401c70 <dcgettext@plt>
  403e28:	bl	401cb0 <printf@plt>
  403e2c:	mov	w0, wzr
  403e30:	bl	401930 <exit@plt>
  403e34:	and	x8, x0, #0xf000
  403e38:	sub	x8, x8, #0x1, lsl #12
  403e3c:	lsr	x8, x8, #12
  403e40:	cmp	x8, #0xb
  403e44:	b.hi	403e74 <ferror@plt+0x2134>  // b.pmore
  403e48:	adrp	x9, 405000 <ferror@plt+0x32c0>
  403e4c:	add	x9, x9, #0x2a2
  403e50:	adr	x10, 403e64 <ferror@plt+0x2124>
  403e54:	ldrb	w11, [x9, x8]
  403e58:	add	x10, x10, x11, lsl #2
  403e5c:	mov	w8, #0x64                  	// #100
  403e60:	br	x10
  403e64:	mov	w8, #0x70                  	// #112
  403e68:	b	403e90 <ferror@plt+0x2150>
  403e6c:	mov	w8, #0x63                  	// #99
  403e70:	b	403e90 <ferror@plt+0x2150>
  403e74:	mov	w8, #0x2d                  	// #45
  403e78:	b	403e90 <ferror@plt+0x2150>
  403e7c:	mov	w8, #0x62                  	// #98
  403e80:	b	403e90 <ferror@plt+0x2150>
  403e84:	mov	w8, #0x6c                  	// #108
  403e88:	b	403e90 <ferror@plt+0x2150>
  403e8c:	mov	w8, #0x73                  	// #115
  403e90:	strb	w8, [x1]
  403e94:	tst	x0, #0x100
  403e98:	mov	w8, #0x72                  	// #114
  403e9c:	mov	w9, #0x2d                  	// #45
  403ea0:	mov	w10, #0x77                  	// #119
  403ea4:	csel	w12, w9, w8, eq  // eq = none
  403ea8:	tst	x0, #0x80
  403eac:	mov	w11, #0x78                  	// #120
  403eb0:	strb	w12, [x1, #1]
  403eb4:	csel	w12, w9, w10, eq  // eq = none
  403eb8:	tst	x0, #0x40
  403ebc:	strb	w12, [x1, #2]
  403ec0:	csel	w12, w9, w11, eq  // eq = none
  403ec4:	tst	x0, #0x20
  403ec8:	strb	w12, [x1, #3]
  403ecc:	csel	w12, w9, w8, eq  // eq = none
  403ed0:	tst	x0, #0x10
  403ed4:	strb	w12, [x1, #4]
  403ed8:	csel	w12, w9, w10, eq  // eq = none
  403edc:	tst	x0, #0x8
  403ee0:	strb	w12, [x1, #5]
  403ee4:	csel	w12, w9, w11, eq  // eq = none
  403ee8:	tst	x0, #0x4
  403eec:	csel	w8, w9, w8, eq  // eq = none
  403ef0:	tst	x0, #0x2
  403ef4:	strb	w8, [x1, #7]
  403ef8:	csel	w8, w9, w10, eq  // eq = none
  403efc:	tst	x0, #0x1
  403f00:	strb	w8, [x1, #8]
  403f04:	csel	w8, w9, w11, eq  // eq = none
  403f08:	strb	w12, [x1, #6]
  403f0c:	strb	w8, [x1, #9]
  403f10:	tbnz	w0, #11, 403f20 <ferror@plt+0x21e0>
  403f14:	tbnz	w0, #10, 403f38 <ferror@plt+0x21f8>
  403f18:	tbnz	w0, #9, 403f50 <ferror@plt+0x2210>
  403f1c:	ret
  403f20:	tst	x0, #0x40
  403f24:	mov	w8, #0x73                  	// #115
  403f28:	mov	w9, #0x53                  	// #83
  403f2c:	csel	w8, w9, w8, eq  // eq = none
  403f30:	strb	w8, [x1, #3]
  403f34:	tbz	w0, #10, 403f18 <ferror@plt+0x21d8>
  403f38:	tst	x0, #0x8
  403f3c:	mov	w8, #0x73                  	// #115
  403f40:	mov	w9, #0x53                  	// #83
  403f44:	csel	w8, w9, w8, eq  // eq = none
  403f48:	strb	w8, [x1, #6]
  403f4c:	tbz	w0, #9, 403f1c <ferror@plt+0x21dc>
  403f50:	tst	x0, #0x1
  403f54:	mov	w8, #0x74                  	// #116
  403f58:	mov	w9, #0x54                  	// #84
  403f5c:	csel	w8, w9, w8, eq  // eq = none
  403f60:	strb	w8, [x1, #9]
  403f64:	ret
  403f68:	stp	x29, x30, [sp, #-48]!
  403f6c:	str	x21, [sp, #16]
  403f70:	stp	x20, x19, [sp, #32]
  403f74:	mov	x29, sp
  403f78:	cbz	x0, 403fd4 <ferror@plt+0x2294>
  403f7c:	mov	x20, x0
  403f80:	mov	x8, xzr
  403f84:	ldr	x9, [x20, x8]
  403f88:	add	x8, x8, #0x8
  403f8c:	cbnz	x9, 403f84 <ferror@plt+0x2244>
  403f90:	and	x0, x8, #0x7fffffff8
  403f94:	bl	401a50 <xmalloc@plt>
  403f98:	ldr	x8, [x20]
  403f9c:	mov	x19, x0
  403fa0:	cbz	x8, 403fcc <ferror@plt+0x228c>
  403fa4:	mov	x21, xzr
  403fa8:	add	x20, x20, #0x8
  403fac:	mov	x0, x8
  403fb0:	bl	401a80 <xstrdup@plt>
  403fb4:	lsl	x8, x21, #3
  403fb8:	str	x0, [x19, x8]
  403fbc:	ldr	x8, [x20, x8]
  403fc0:	add	x21, x21, #0x1
  403fc4:	cbnz	x8, 403fac <ferror@plt+0x226c>
  403fc8:	and	x8, x21, #0xffffffff
  403fcc:	str	xzr, [x19, x8, lsl #3]
  403fd0:	b	403fd8 <ferror@plt+0x2298>
  403fd4:	mov	x19, xzr
  403fd8:	mov	x0, x19
  403fdc:	ldp	x20, x19, [sp, #32]
  403fe0:	ldr	x21, [sp, #16]
  403fe4:	ldp	x29, x30, [sp], #48
  403fe8:	ret
  403fec:	cbz	x0, 404028 <ferror@plt+0x22e8>
  403ff0:	stp	x29, x30, [sp, #-32]!
  403ff4:	stp	x20, x19, [sp, #16]
  403ff8:	mov	x19, x0
  403ffc:	ldr	x0, [x0]
  404000:	mov	x29, sp
  404004:	cbz	x0, 404018 <ferror@plt+0x22d8>
  404008:	add	x20, x19, #0x8
  40400c:	bl	401bc0 <free@plt>
  404010:	ldr	x0, [x20], #8
  404014:	cbnz	x0, 40400c <ferror@plt+0x22cc>
  404018:	mov	x0, x19
  40401c:	ldp	x20, x19, [sp, #16]
  404020:	ldp	x29, x30, [sp], #32
  404024:	b	401bc0 <free@plt>
  404028:	ret
  40402c:	stp	x29, x30, [sp, #-96]!
  404030:	str	x27, [sp, #16]
  404034:	stp	x26, x25, [sp, #32]
  404038:	stp	x24, x23, [sp, #48]
  40403c:	stp	x22, x21, [sp, #64]
  404040:	stp	x20, x19, [sp, #80]
  404044:	mov	x29, sp
  404048:	cbz	x0, 4041f0 <ferror@plt+0x24b0>
  40404c:	mov	x19, x0
  404050:	bl	401900 <strlen@plt>
  404054:	add	x0, x0, #0x1
  404058:	bl	401a50 <xmalloc@plt>
  40405c:	adrp	x23, 415000 <ferror@plt+0x132c0>
  404060:	ldrb	w8, [x19]
  404064:	ldr	x23, [x23, #4056]
  404068:	mov	x20, x0
  40406c:	mov	x22, xzr
  404070:	mov	w26, wzr
  404074:	mov	w25, wzr
  404078:	mov	w27, wzr
  40407c:	mov	w24, wzr
  404080:	mov	x21, xzr
  404084:	b	40408c <ferror@plt+0x234c>
  404088:	cbz	w8, 4041e4 <ferror@plt+0x24a4>
  40408c:	and	x9, x8, #0xff
  404090:	ldrh	w9, [x23, x9, lsl #1]
  404094:	tbz	w9, #6, 4040a4 <ferror@plt+0x2364>
  404098:	ldrb	w8, [x19, #1]!
  40409c:	ldrh	w9, [x23, x8, lsl #1]
  4040a0:	tbnz	w9, #6, 404098 <ferror@plt+0x2358>
  4040a4:	subs	w9, w24, #0x1
  4040a8:	b.cc	4040b8 <ferror@plt+0x2378>  // b.lo, b.ul, b.last
  4040ac:	sxtw	x9, w9
  4040b0:	cmp	x22, x9
  4040b4:	b.lt	4040ec <ferror@plt+0x23ac>  // b.tstop
  4040b8:	cbz	x21, 4040d4 <ferror@plt+0x2394>
  4040bc:	lsl	w24, w24, #1
  4040c0:	sbfiz	x1, x24, #3, #32
  4040c4:	mov	x0, x21
  4040c8:	bl	4019f0 <xrealloc@plt>
  4040cc:	mov	x21, x0
  4040d0:	b	4040e4 <ferror@plt+0x23a4>
  4040d4:	mov	w0, #0x40                  	// #64
  4040d8:	bl	401a50 <xmalloc@plt>
  4040dc:	mov	x21, x0
  4040e0:	mov	w24, #0x8                   	// #8
  4040e4:	str	xzr, [x21, x22, lsl #3]
  4040e8:	ldrb	w8, [x19]
  4040ec:	mov	x9, x20
  4040f0:	tst	w8, #0xff
  4040f4:	b.ne	404144 <ferror@plt+0x2404>  // b.any
  4040f8:	mov	x0, x20
  4040fc:	strb	wzr, [x9]
  404100:	bl	401a80 <xstrdup@plt>
  404104:	str	x0, [x21, x22, lsl #3]
  404108:	add	x22, x22, #0x1
  40410c:	str	xzr, [x21, x22, lsl #3]
  404110:	ldrb	w8, [x19]
  404114:	ldrh	w9, [x23, x8, lsl #1]
  404118:	tbz	w9, #6, 404088 <ferror@plt+0x2348>
  40411c:	ldrb	w8, [x19, #1]!
  404120:	ldrh	w9, [x23, x8, lsl #1]
  404124:	tbnz	w9, #6, 40411c <ferror@plt+0x23dc>
  404128:	b	404088 <ferror@plt+0x2348>
  40412c:	mov	w26, wzr
  404130:	mov	w25, wzr
  404134:	mov	w27, wzr
  404138:	strb	w8, [x9], #1
  40413c:	ldrb	w8, [x19, #1]!
  404140:	cbz	w8, 4040f8 <ferror@plt+0x23b8>
  404144:	orr	w10, w25, w26
  404148:	orr	w10, w10, w27
  40414c:	cbnz	w10, 40415c <ferror@plt+0x241c>
  404150:	and	x10, x8, #0xff
  404154:	ldrh	w10, [x23, x10, lsl #1]
  404158:	tbnz	w10, #6, 4040f8 <ferror@plt+0x23b8>
  40415c:	cbnz	w27, 404134 <ferror@plt+0x23f4>
  404160:	and	w10, w8, #0xff
  404164:	cmp	w10, #0x5c
  404168:	b.ne	404174 <ferror@plt+0x2434>  // b.any
  40416c:	mov	w27, #0x1                   	// #1
  404170:	b	40413c <ferror@plt+0x23fc>
  404174:	and	w10, w8, #0xff
  404178:	cbnz	w26, 4041a0 <ferror@plt+0x2460>
  40417c:	cbnz	w25, 4041b4 <ferror@plt+0x2474>
  404180:	cmp	w10, #0x27
  404184:	b.eq	4041cc <ferror@plt+0x248c>  // b.none
  404188:	cmp	w10, #0x22
  40418c:	b.ne	40412c <ferror@plt+0x23ec>  // b.any
  404190:	mov	w26, wzr
  404194:	mov	w27, wzr
  404198:	mov	w25, #0x1                   	// #1
  40419c:	b	40413c <ferror@plt+0x23fc>
  4041a0:	cmp	w10, #0x27
  4041a4:	b.ne	404134 <ferror@plt+0x23f4>  // b.any
  4041a8:	mov	w26, wzr
  4041ac:	mov	w27, wzr
  4041b0:	b	40413c <ferror@plt+0x23fc>
  4041b4:	cmp	w10, #0x22
  4041b8:	b.ne	4041dc <ferror@plt+0x249c>  // b.any
  4041bc:	mov	w26, wzr
  4041c0:	mov	w25, wzr
  4041c4:	mov	w27, wzr
  4041c8:	b	40413c <ferror@plt+0x23fc>
  4041cc:	mov	w25, wzr
  4041d0:	mov	w27, wzr
  4041d4:	mov	w26, #0x1                   	// #1
  4041d8:	b	40413c <ferror@plt+0x23fc>
  4041dc:	mov	w26, wzr
  4041e0:	b	404134 <ferror@plt+0x23f4>
  4041e4:	mov	x0, x20
  4041e8:	bl	401bc0 <free@plt>
  4041ec:	b	4041f4 <ferror@plt+0x24b4>
  4041f0:	mov	x21, xzr
  4041f4:	mov	x0, x21
  4041f8:	ldp	x20, x19, [sp, #80]
  4041fc:	ldp	x22, x21, [sp, #64]
  404200:	ldp	x24, x23, [sp, #48]
  404204:	ldp	x26, x25, [sp, #32]
  404208:	ldr	x27, [sp, #16]
  40420c:	ldp	x29, x30, [sp], #96
  404210:	ret
  404214:	stp	x29, x30, [sp, #-80]!
  404218:	str	x25, [sp, #16]
  40421c:	stp	x24, x23, [sp, #32]
  404220:	stp	x22, x21, [sp, #48]
  404224:	stp	x20, x19, [sp, #64]
  404228:	mov	x29, sp
  40422c:	cbz	x1, 4042cc <ferror@plt+0x258c>
  404230:	adrp	x22, 415000 <ferror@plt+0x132c0>
  404234:	ldr	x22, [x22, #4056]
  404238:	mov	x24, #0x21                  	// #33
  40423c:	mov	x19, x1
  404240:	mov	x20, x0
  404244:	mov	w23, #0x1                   	// #1
  404248:	movk	x24, #0x400, lsl #48
  40424c:	ldr	x25, [x20]
  404250:	cbz	x25, 4042e8 <ferror@plt+0x25a8>
  404254:	ldrb	w21, [x25]
  404258:	cbz	w21, 4042ac <ferror@plt+0x256c>
  40425c:	ldrh	w8, [x22, x21, lsl #1]
  404260:	tbnz	w8, #6, 40427c <ferror@plt+0x253c>
  404264:	sub	w8, w21, #0x22
  404268:	cmp	w8, #0x3a
  40426c:	b.hi	404290 <ferror@plt+0x2550>  // b.pmore
  404270:	lsl	x8, x23, x8
  404274:	tst	x8, x24
  404278:	b.eq	404290 <ferror@plt+0x2550>  // b.none
  40427c:	mov	w0, #0x5c                  	// #92
  404280:	mov	x1, x19
  404284:	bl	4019a0 <fputc@plt>
  404288:	cmn	w0, #0x1
  40428c:	b.eq	4042cc <ferror@plt+0x258c>  // b.none
  404290:	mov	w0, w21
  404294:	mov	x1, x19
  404298:	bl	4019a0 <fputc@plt>
  40429c:	cmn	w0, #0x1
  4042a0:	add	x25, x25, #0x1
  4042a4:	b.ne	404254 <ferror@plt+0x2514>  // b.any
  4042a8:	b	4042cc <ferror@plt+0x258c>
  4042ac:	mov	w0, #0xa                   	// #10
  4042b0:	mov	x1, x19
  4042b4:	bl	4019a0 <fputc@plt>
  4042b8:	add	x20, x20, #0x8
  4042bc:	cmn	w0, #0x1
  4042c0:	mov	w0, #0x1                   	// #1
  4042c4:	b.ne	40424c <ferror@plt+0x250c>  // b.any
  4042c8:	b	4042d0 <ferror@plt+0x2590>
  4042cc:	mov	w0, #0x1                   	// #1
  4042d0:	ldp	x20, x19, [sp, #64]
  4042d4:	ldp	x22, x21, [sp, #48]
  4042d8:	ldp	x24, x23, [sp, #32]
  4042dc:	ldr	x25, [sp, #16]
  4042e0:	ldp	x29, x30, [sp], #80
  4042e4:	ret
  4042e8:	mov	w0, wzr
  4042ec:	b	4042d0 <ferror@plt+0x2590>
  4042f0:	sub	sp, sp, #0x100
  4042f4:	stp	x29, x30, [sp, #160]
  4042f8:	stp	x28, x27, [sp, #176]
  4042fc:	stp	x26, x25, [sp, #192]
  404300:	stp	x24, x23, [sp, #208]
  404304:	stp	x22, x21, [sp, #224]
  404308:	stp	x20, x19, [sp, #240]
  40430c:	ldr	w8, [x0]
  404310:	add	x29, sp, #0xa0
  404314:	cmp	w8, #0x2
  404318:	b.lt	4045a0 <ferror@plt+0x2860>  // b.tstop
  40431c:	ldr	x8, [x1]
  404320:	adrp	x23, 415000 <ferror@plt+0x132c0>
  404324:	ldr	x23, [x23, #4056]
  404328:	adrp	x26, 404000 <ferror@plt+0x22c0>
  40432c:	mov	x20, x0
  404330:	mov	x19, x1
  404334:	mov	w28, wzr
  404338:	mov	w27, #0x7d0                 	// #2000
  40433c:	mov	w21, #0x1                   	// #1
  404340:	add	x26, x26, #0xdf9
  404344:	add	x25, x8, #0x8
  404348:	stp	x25, x8, [sp, #8]
  40434c:	ldr	x9, [x8, w21, sxtw #3]
  404350:	ldrb	w10, [x9]
  404354:	cmp	w10, #0x40
  404358:	b.ne	404424 <ferror@plt+0x26e4>  // b.any
  40435c:	subs	w27, w27, #0x1
  404360:	b.eq	4045c0 <ferror@plt+0x2880>  // b.none
  404364:	add	x22, x9, #0x1
  404368:	add	x2, sp, #0x20
  40436c:	mov	w0, wzr
  404370:	mov	x1, x22
  404374:	bl	401d00 <__xstat@plt>
  404378:	tbnz	w0, #31, 404424 <ferror@plt+0x26e4>
  40437c:	ldr	w8, [sp, #48]
  404380:	and	w8, w8, #0xf000
  404384:	cmp	w8, #0x4, lsl #12
  404388:	b.eq	4045d8 <ferror@plt+0x2898>  // b.none
  40438c:	mov	x0, x22
  404390:	mov	x1, x26
  404394:	bl	4019e0 <fopen@plt>
  404398:	cbz	x0, 404424 <ferror@plt+0x26e4>
  40439c:	mov	w2, #0x2                   	// #2
  4043a0:	mov	x1, xzr
  4043a4:	mov	x22, x0
  4043a8:	bl	401b00 <fseek@plt>
  4043ac:	cmn	w0, #0x1
  4043b0:	b.eq	404414 <ferror@plt+0x26d4>  // b.none
  4043b4:	mov	x0, x22
  4043b8:	bl	401970 <ftell@plt>
  4043bc:	cmn	x0, #0x1
  4043c0:	b.eq	404414 <ferror@plt+0x26d4>  // b.none
  4043c4:	mov	x24, x0
  4043c8:	mov	x0, x22
  4043cc:	mov	x1, xzr
  4043d0:	mov	w2, wzr
  4043d4:	bl	401b00 <fseek@plt>
  4043d8:	cmn	w0, #0x1
  4043dc:	b.eq	404414 <ferror@plt+0x26d4>  // b.none
  4043e0:	add	x0, x24, #0x1
  4043e4:	bl	401a50 <xmalloc@plt>
  4043e8:	mov	w1, #0x1                   	// #1
  4043ec:	mov	x2, x24
  4043f0:	mov	x3, x22
  4043f4:	str	x0, [sp, #24]
  4043f8:	bl	401b50 <fread_unlocked@plt>
  4043fc:	mov	x25, x0
  404400:	cmp	x0, x24
  404404:	b.eq	404440 <ferror@plt+0x2700>  // b.none
  404408:	mov	x0, x22
  40440c:	bl	401d40 <ferror@plt>
  404410:	cbz	w0, 404440 <ferror@plt+0x2700>
  404414:	mov	w28, w21
  404418:	mov	x0, x22
  40441c:	bl	4019d0 <fclose@plt>
  404420:	b	404428 <ferror@plt+0x26e8>
  404424:	mov	w28, w21
  404428:	ldr	w8, [x20]
  40442c:	add	w21, w28, #0x1
  404430:	cmp	w21, w8
  404434:	b.ge	4045a0 <ferror@plt+0x2860>  // b.tcont
  404438:	ldr	x8, [x19]
  40443c:	b	40434c <ferror@plt+0x260c>
  404440:	ldr	x0, [sp, #24]
  404444:	strb	wzr, [x0, x25]
  404448:	ldrb	w8, [x0]
  40444c:	cbz	w8, 40446c <ferror@plt+0x272c>
  404450:	mov	w9, #0x1                   	// #1
  404454:	and	x8, x8, #0xff
  404458:	ldrh	w8, [x23, x8, lsl #1]
  40445c:	tbz	w8, #6, 404480 <ferror@plt+0x2740>
  404460:	ldrb	w8, [x0, x9]
  404464:	add	x9, x9, #0x1
  404468:	cbnz	w8, 404454 <ferror@plt+0x2714>
  40446c:	mov	w0, #0x8                   	// #8
  404470:	bl	401a50 <xmalloc@plt>
  404474:	mov	x24, x0
  404478:	str	xzr, [x0]
  40447c:	b	404488 <ferror@plt+0x2748>
  404480:	bl	40402c <ferror@plt+0x22ec>
  404484:	mov	x24, x0
  404488:	ldr	x25, [x19]
  40448c:	ldr	x23, [sp, #16]
  404490:	cmp	x25, x23
  404494:	b.ne	4044f8 <ferror@plt+0x27b8>  // b.any
  404498:	cbz	x23, 4044f0 <ferror@plt+0x27b0>
  40449c:	mov	x8, xzr
  4044a0:	ldr	x9, [x23, x8]
  4044a4:	add	x8, x8, #0x8
  4044a8:	cbnz	x9, 4044a0 <ferror@plt+0x2760>
  4044ac:	and	x0, x8, #0x7fffffff8
  4044b0:	bl	401a50 <xmalloc@plt>
  4044b4:	ldr	x8, [x23]
  4044b8:	mov	x25, x0
  4044bc:	cbz	x8, 4044e8 <ferror@plt+0x27a8>
  4044c0:	ldr	x23, [sp, #8]
  4044c4:	mov	x26, xzr
  4044c8:	mov	x0, x8
  4044cc:	bl	401a80 <xstrdup@plt>
  4044d0:	lsl	x8, x26, #3
  4044d4:	str	x0, [x25, x8]
  4044d8:	ldr	x8, [x23, x8]
  4044dc:	add	x26, x26, #0x1
  4044e0:	cbnz	x8, 4044c8 <ferror@plt+0x2788>
  4044e4:	and	x8, x26, #0xffffffff
  4044e8:	str	xzr, [x25, x8, lsl #3]
  4044ec:	b	4044f4 <ferror@plt+0x27b4>
  4044f0:	mov	x25, xzr
  4044f4:	str	x25, [x19]
  4044f8:	mov	x9, xzr
  4044fc:	sxtw	x8, w21
  404500:	ldr	x10, [x24, x9, lsl #3]
  404504:	mov	x26, x9
  404508:	add	x9, x9, #0x1
  40450c:	cbnz	x10, 404500 <ferror@plt+0x27c0>
  404510:	lsl	x23, x8, #3
  404514:	ldr	x0, [x25, x23]
  404518:	bl	401bc0 <free@plt>
  40451c:	ldrsw	x8, [x20]
  404520:	ldr	x0, [x19]
  404524:	add	x8, x26, x8
  404528:	lsl	x8, x8, #3
  40452c:	add	x1, x8, #0x8
  404530:	bl	4019f0 <xrealloc@plt>
  404534:	str	x0, [x19]
  404538:	ldr	w9, [x20]
  40453c:	add	x8, x0, x23
  404540:	lsl	x25, x26, #3
  404544:	add	x0, x8, x25
  404548:	add	x1, x8, #0x8
  40454c:	sub	w8, w9, w21
  404550:	sbfiz	x2, x8, #3, #32
  404554:	bl	4018e0 <memmove@plt>
  404558:	ldr	x8, [x19]
  40455c:	mov	x1, x24
  404560:	mov	x2, x25
  404564:	add	x0, x8, x23
  404568:	bl	4018d0 <memcpy@plt>
  40456c:	ldr	w8, [x20]
  404570:	mov	x0, x24
  404574:	add	w8, w26, w8
  404578:	sub	w8, w8, #0x1
  40457c:	str	w8, [x20]
  404580:	bl	401bc0 <free@plt>
  404584:	ldr	x0, [sp, #24]
  404588:	bl	401bc0 <free@plt>
  40458c:	adrp	x23, 415000 <ferror@plt+0x132c0>
  404590:	ldr	x23, [x23, #4056]
  404594:	adrp	x26, 404000 <ferror@plt+0x22c0>
  404598:	add	x26, x26, #0xdf9
  40459c:	b	404418 <ferror@plt+0x26d8>
  4045a0:	ldp	x20, x19, [sp, #240]
  4045a4:	ldp	x22, x21, [sp, #224]
  4045a8:	ldp	x24, x23, [sp, #208]
  4045ac:	ldp	x26, x25, [sp, #192]
  4045b0:	ldp	x28, x27, [sp, #176]
  4045b4:	ldp	x29, x30, [sp, #160]
  4045b8:	add	sp, sp, #0x100
  4045bc:	ret
  4045c0:	adrp	x9, 415000 <ferror@plt+0x132c0>
  4045c4:	ldr	x9, [x9, #4048]
  4045c8:	ldr	x2, [x8]
  4045cc:	adrp	x1, 405000 <ferror@plt+0x32c0>
  4045d0:	add	x1, x1, #0x2ae
  4045d4:	b	4045f0 <ferror@plt+0x28b0>
  4045d8:	adrp	x9, 415000 <ferror@plt+0x132c0>
  4045dc:	ldr	x8, [x19]
  4045e0:	ldr	x9, [x9, #4048]
  4045e4:	adrp	x1, 405000 <ferror@plt+0x32c0>
  4045e8:	add	x1, x1, #0x2d7
  4045ec:	ldr	x2, [x8]
  4045f0:	ldr	x0, [x9]
  4045f4:	bl	401d20 <fprintf@plt>
  4045f8:	mov	w0, #0x1                   	// #1
  4045fc:	bl	401c30 <xexit@plt>
  404600:	cbz	x0, 404618 <ferror@plt+0x28d8>
  404604:	mov	x8, x0
  404608:	mov	w0, #0xffffffff            	// #-1
  40460c:	ldr	x9, [x8], #8
  404610:	add	w0, w0, #0x1
  404614:	cbnz	x9, 40460c <ferror@plt+0x28cc>
  404618:	ret
  40461c:	stp	x29, x30, [sp, #-48]!
  404620:	str	x21, [sp, #16]
  404624:	adrp	x21, 416000 <ferror@plt+0x142c0>
  404628:	ldr	x0, [x21, #2160]
  40462c:	stp	x20, x19, [sp, #32]
  404630:	mov	x29, sp
  404634:	cbnz	x0, 40473c <ferror@plt+0x29fc>
  404638:	adrp	x0, 405000 <ferror@plt+0x32c0>
  40463c:	add	x0, x0, #0x300
  404640:	bl	401cf0 <getenv@plt>
  404644:	cbz	x0, 404658 <ferror@plt+0x2918>
  404648:	mov	w1, #0x7                   	// #7
  40464c:	mov	x19, x0
  404650:	bl	401b20 <access@plt>
  404654:	cbz	w0, 4046fc <ferror@plt+0x29bc>
  404658:	adrp	x0, 405000 <ferror@plt+0x32c0>
  40465c:	add	x0, x0, #0x307
  404660:	bl	401cf0 <getenv@plt>
  404664:	cbz	x0, 404678 <ferror@plt+0x2938>
  404668:	mov	w1, #0x7                   	// #7
  40466c:	mov	x19, x0
  404670:	bl	401b20 <access@plt>
  404674:	cbz	w0, 4046fc <ferror@plt+0x29bc>
  404678:	adrp	x0, 405000 <ferror@plt+0x32c0>
  40467c:	add	x0, x0, #0x30b
  404680:	bl	401cf0 <getenv@plt>
  404684:	cbz	x0, 404698 <ferror@plt+0x2958>
  404688:	mov	w1, #0x7                   	// #7
  40468c:	mov	x19, x0
  404690:	bl	401b20 <access@plt>
  404694:	cbz	w0, 4046fc <ferror@plt+0x29bc>
  404698:	adrp	x19, 405000 <ferror@plt+0x32c0>
  40469c:	add	x19, x19, #0x33d
  4046a0:	mov	w1, #0x7                   	// #7
  4046a4:	mov	x0, x19
  4046a8:	bl	401b20 <access@plt>
  4046ac:	cbz	w0, 4046fc <ferror@plt+0x29bc>
  4046b0:	adrp	x20, 405000 <ferror@plt+0x32c0>
  4046b4:	add	x20, x20, #0x342
  4046b8:	mov	w1, #0x7                   	// #7
  4046bc:	mov	x0, x20
  4046c0:	bl	401b20 <access@plt>
  4046c4:	cbz	w0, 4046f8 <ferror@plt+0x29b8>
  4046c8:	adrp	x20, 405000 <ferror@plt+0x32c0>
  4046cc:	add	x20, x20, #0x34b
  4046d0:	mov	w1, #0x7                   	// #7
  4046d4:	mov	x0, x20
  4046d8:	bl	401b20 <access@plt>
  4046dc:	cbz	w0, 4046f8 <ferror@plt+0x29b8>
  4046e0:	mov	w1, #0x7                   	// #7
  4046e4:	mov	x0, x19
  4046e8:	bl	401b20 <access@plt>
  4046ec:	cmp	w0, #0x0
  4046f0:	csel	x19, x19, xzr, eq  // eq = none
  4046f4:	b	4046fc <ferror@plt+0x29bc>
  4046f8:	mov	x19, x20
  4046fc:	adrp	x8, 405000 <ferror@plt+0x32c0>
  404700:	add	x8, x8, #0x310
  404704:	cmp	x19, #0x0
  404708:	csel	x19, x8, x19, eq  // eq = none
  40470c:	mov	x0, x19
  404710:	bl	401900 <strlen@plt>
  404714:	mov	x20, x0
  404718:	add	w0, w20, #0x2
  40471c:	bl	401a50 <xmalloc@plt>
  404720:	mov	x1, x19
  404724:	bl	401c10 <strcpy@plt>
  404728:	mov	w8, #0x2f                  	// #47
  40472c:	add	w9, w20, #0x1
  404730:	strb	w8, [x0, w20, uxtw]
  404734:	strb	wzr, [x0, w9, uxtw]
  404738:	str	x0, [x21, #2160]
  40473c:	ldp	x20, x19, [sp, #32]
  404740:	ldr	x21, [sp, #16]
  404744:	ldp	x29, x30, [sp], #48
  404748:	ret
  40474c:	stp	x29, x30, [sp, #-80]!
  404750:	str	x25, [sp, #16]
  404754:	stp	x24, x23, [sp, #32]
  404758:	stp	x22, x21, [sp, #48]
  40475c:	stp	x20, x19, [sp, #64]
  404760:	mov	x29, sp
  404764:	mov	x20, x1
  404768:	mov	x21, x0
  40476c:	bl	40461c <ferror@plt+0x28dc>
  404770:	adrp	x8, 405000 <ferror@plt+0x32c0>
  404774:	add	x8, x8, #0x312
  404778:	cmp	x21, #0x0
  40477c:	adrp	x9, 404000 <ferror@plt+0x22c0>
  404780:	add	x9, x9, #0xd6e
  404784:	csel	x21, x8, x21, eq  // eq = none
  404788:	cmp	x20, #0x0
  40478c:	mov	x19, x0
  404790:	csel	x22, x9, x20, eq  // eq = none
  404794:	bl	401900 <strlen@plt>
  404798:	mov	x20, x0
  40479c:	mov	x0, x21
  4047a0:	bl	401900 <strlen@plt>
  4047a4:	mov	x23, x0
  4047a8:	mov	x0, x22
  4047ac:	bl	401900 <strlen@plt>
  4047b0:	sxtw	x25, w20
  4047b4:	sxtw	x23, w23
  4047b8:	mov	x24, x0
  4047bc:	add	x8, x25, x23
  4047c0:	add	x8, x8, w24, sxtw
  4047c4:	add	x0, x8, #0x7
  4047c8:	bl	401a50 <xmalloc@plt>
  4047cc:	mov	x1, x19
  4047d0:	mov	x20, x0
  4047d4:	bl	401c10 <strcpy@plt>
  4047d8:	add	x0, x20, x25
  4047dc:	mov	x1, x21
  4047e0:	bl	401c10 <strcpy@plt>
  4047e4:	add	x8, x0, x23
  4047e8:	mov	w9, #0x5858                	// #22616
  4047ec:	mov	w10, #0x5858                	// #22616
  4047f0:	movk	w9, #0x58, lsl #16
  4047f4:	movk	w10, #0x5858, lsl #16
  4047f8:	add	x0, x8, #0x6
  4047fc:	mov	x1, x22
  404800:	stur	w9, [x8, #3]
  404804:	str	w10, [x8]
  404808:	bl	401c10 <strcpy@plt>
  40480c:	mov	x0, x20
  404810:	mov	w1, w24
  404814:	bl	4018f0 <mkstemps@plt>
  404818:	cmn	w0, #0x1
  40481c:	b.eq	404844 <ferror@plt+0x2b04>  // b.none
  404820:	bl	401ab0 <close@plt>
  404824:	cbnz	w0, 404874 <ferror@plt+0x2b34>
  404828:	mov	x0, x20
  40482c:	ldp	x20, x19, [sp, #64]
  404830:	ldp	x22, x21, [sp, #48]
  404834:	ldp	x24, x23, [sp, #32]
  404838:	ldr	x25, [sp, #16]
  40483c:	ldp	x29, x30, [sp], #80
  404840:	ret
  404844:	adrp	x8, 415000 <ferror@plt+0x132c0>
  404848:	ldr	x8, [x8, #4048]
  40484c:	ldr	x20, [x8]
  404850:	bl	401ce0 <__errno_location@plt>
  404854:	ldr	w0, [x0]
  404858:	bl	401aa0 <strerror@plt>
  40485c:	adrp	x1, 405000 <ferror@plt+0x32c0>
  404860:	mov	x3, x0
  404864:	add	x1, x1, #0x315
  404868:	mov	x0, x20
  40486c:	mov	x2, x19
  404870:	bl	401d20 <fprintf@plt>
  404874:	bl	401b10 <abort@plt>
  404878:	mov	x1, x0
  40487c:	mov	x0, xzr
  404880:	b	40474c <ferror@plt+0x2a0c>
  404884:	nop
  404888:	stp	x29, x30, [sp, #-64]!
  40488c:	mov	x29, sp
  404890:	stp	x19, x20, [sp, #16]
  404894:	adrp	x20, 415000 <ferror@plt+0x132c0>
  404898:	add	x20, x20, #0xdb0
  40489c:	stp	x21, x22, [sp, #32]
  4048a0:	adrp	x21, 415000 <ferror@plt+0x132c0>
  4048a4:	add	x21, x21, #0xda8
  4048a8:	sub	x20, x20, x21
  4048ac:	mov	w22, w0
  4048b0:	stp	x23, x24, [sp, #48]
  4048b4:	mov	x23, x1
  4048b8:	mov	x24, x2
  4048bc:	bl	401890 <memcpy@plt-0x40>
  4048c0:	cmp	xzr, x20, asr #3
  4048c4:	b.eq	4048f0 <ferror@plt+0x2bb0>  // b.none
  4048c8:	asr	x20, x20, #3
  4048cc:	mov	x19, #0x0                   	// #0
  4048d0:	ldr	x3, [x21, x19, lsl #3]
  4048d4:	mov	x2, x24
  4048d8:	add	x19, x19, #0x1
  4048dc:	mov	x1, x23
  4048e0:	mov	w0, w22
  4048e4:	blr	x3
  4048e8:	cmp	x20, x19
  4048ec:	b.ne	4048d0 <ferror@plt+0x2b90>  // b.any
  4048f0:	ldp	x19, x20, [sp, #16]
  4048f4:	ldp	x21, x22, [sp, #32]
  4048f8:	ldp	x23, x24, [sp, #48]
  4048fc:	ldp	x29, x30, [sp], #64
  404900:	ret
  404904:	nop
  404908:	ret

Disassembly of section .fini:

000000000040490c <.fini>:
  40490c:	stp	x29, x30, [sp, #-16]!
  404910:	mov	x29, sp
  404914:	ldp	x29, x30, [sp], #16
  404918:	ret
