// Seed: 1608418835
module module_0 (
    output tri0 id_0
);
  wand id_2;
  wire id_3;
  wire id_4, id_5;
  integer id_6 (
      id_2,
      id_4,
      1 - id_4
  );
  wire id_7, id_8;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input wand id_2,
    output tri0 id_3,
    input tri0 id_4,
    output uwire id_5,
    input wire id_6,
    input wand id_7,
    inout supply1 id_8,
    input wand id_9,
    output tri id_10,
    input wand id_11,
    input wand id_12,
    output tri0 id_13,
    input wire id_14,
    input wor id_15,
    output wand id_16,
    inout tri id_17
);
  wire id_19;
  and (id_17, id_14, id_6, id_12, id_8, id_11, id_7, id_15, id_1);
  module_0(
      id_17
  );
endmodule
