$date
	Sat May 16 02:14:24 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ones_compl_t $end
$scope module a0 $end
$var wire 8 ! a [7:0] $end
$var wire 8 " out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11110101 "
b1010 !
$end
#50
b11000101 "
b111010 !
#100
b1010001 "
b10101110 !
#150
b0 "
b11111111 !
#200
