#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sat Nov 18 13:27:28 2017
# Process ID: 14728
# Current directory: C:/JPEG_Thesis_2/Controller_Unit/Controller_Unit.runs/synth_1
# Command line: vivado.exe -log top_module_bram_fpga.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module_bram_fpga.tcl
# Log file: C:/JPEG_Thesis_2/Controller_Unit/Controller_Unit.runs/synth_1/top_module_bram_fpga.vds
# Journal file: C:/JPEG_Thesis_2/Controller_Unit/Controller_Unit.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_module_bram_fpga.tcl -notrace
Command: synth_design -top top_module_bram_fpga -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19552 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 320.777 ; gain = 111.117
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module_bram_fpga' [C:/JPEG_Thesis_2/Controller_Unit/Controller_Unit.srcs/sources_1/new/top_module_bram_fpga.v:2]
INFO: [Synth 8-638] synthesizing module 'bram' [C:/JPEG_Thesis_2/Controller_Unit/Controller_Unit.srcs/sources_1/imports/new/bram.v:1]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter MEM bound to: 262144 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bram' (1#1) [C:/JPEG_Thesis_2/Controller_Unit/Controller_Unit.srcs/sources_1/imports/new/bram.v:1]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/JPEG_Thesis_2/Controller_Unit/Controller_Unit.srcs/sources_1/new/controller.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/JPEG_Thesis_2/Controller_Unit/Controller_Unit.srcs/sources_1/new/controller.v:22]
INFO: [Synth 8-256] done synthesizing module 'controller' (2#1) [C:/JPEG_Thesis_2/Controller_Unit/Controller_Unit.srcs/sources_1/new/controller.v:2]
WARNING: [Synth 8-689] width (2) of port connection 'write_read_bram_fsm' does not match port width (3) of module 'controller' [C:/JPEG_Thesis_2/Controller_Unit/Controller_Unit.srcs/sources_1/new/top_module_bram_fpga.v:31]
INFO: [Synth 8-256] done synthesizing module 'top_module_bram_fpga' (3#1) [C:/JPEG_Thesis_2/Controller_Unit/Controller_Unit.srcs/sources_1/new/top_module_bram_fpga.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 424.641 ; gain = 214.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 424.641 ; gain = 214.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 424.641 ; gain = 214.980
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'write_read_bram_fsm_reg' in module 'controller'
INFO: [Synth 8-5546] ROM "error_dect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data_mat_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bram_control_fpga_we" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bram_control_fpga_addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bram_control_fpga_data_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bram_control_fpga_data_out_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_read_bram_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_read_bram_fsm" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'write_read_bram_fsm_reg' using encoding 'sequential' in module 'controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 424.641 ; gain = 214.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---RAMs : 
	            4096K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bram 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---RAMs : 
	            4096K Bit         RAMs := 1     
Module controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "controller0/data_mat_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "controller0/error_dect" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design top_module_bram_fpga has port bram_control_fpga_addr[17] driven by constant 0
WARNING: [Synth 8-3917] design top_module_bram_fpga has port bram_control_fpga_addr[16] driven by constant 0
WARNING: [Synth 8-3917] design top_module_bram_fpga has port bram_control_fpga_addr[15] driven by constant 0
WARNING: [Synth 8-3917] design top_module_bram_fpga has port bram_control_fpga_addr[14] driven by constant 0
WARNING: [Synth 8-3917] design top_module_bram_fpga has port bram_control_fpga_addr[13] driven by constant 0
WARNING: [Synth 8-3917] design top_module_bram_fpga has port bram_control_fpga_addr[12] driven by constant 0
WARNING: [Synth 8-3917] design top_module_bram_fpga has port bram_control_fpga_addr[11] driven by constant 0
WARNING: [Synth 8-3917] design top_module_bram_fpga has port bram_control_fpga_addr[10] driven by constant 0
WARNING: [Synth 8-3917] design top_module_bram_fpga has port bram_control_fpga_addr[9] driven by constant 0
WARNING: [Synth 8-3917] design top_module_bram_fpga has port bram_control_fpga_addr[8] driven by constant 0
WARNING: [Synth 8-3917] design top_module_bram_fpga has port bram_control_fpga_addr[7] driven by constant 0
WARNING: [Synth 8-3917] design top_module_bram_fpga has port bram_control_fpga_addr[6] driven by constant 0
WARNING: [Synth 8-3917] design top_module_bram_fpga has port bram_control_fpga_addr[5] driven by constant 0
WARNING: [Synth 8-3917] design top_module_bram_fpga has port bram_control_fpga_addr[4] driven by constant 0
WARNING: [Synth 8-3917] design top_module_bram_fpga has port bram_control_fpga_addr[3] driven by constant 0
WARNING: [Synth 8-3917] design top_module_bram_fpga has port bram_control_fpga_data_in[15] driven by constant 0
WARNING: [Synth 8-3917] design top_module_bram_fpga has port bram_control_fpga_data_in[14] driven by constant 0
WARNING: [Synth 8-3917] design top_module_bram_fpga has port bram_control_fpga_data_in[13] driven by constant 0
WARNING: [Synth 8-3917] design top_module_bram_fpga has port bram_control_fpga_data_in[12] driven by constant 0
WARNING: [Synth 8-3917] design top_module_bram_fpga has port bram_control_fpga_data_in[11] driven by constant 0
WARNING: [Synth 8-3917] design top_module_bram_fpga has port bram_control_fpga_data_in[10] driven by constant 0
WARNING: [Synth 8-3917] design top_module_bram_fpga has port bram_control_fpga_data_in[9] driven by constant 0
WARNING: [Synth 8-3917] design top_module_bram_fpga has port bram_control_fpga_data_in[8] driven by constant 0
WARNING: [Synth 8-3917] design top_module_bram_fpga has port bram_control_fpga_data_in[7] driven by constant 0
WARNING: [Synth 8-3917] design top_module_bram_fpga has port bram_control_fpga_data_in[6] driven by constant 0
WARNING: [Synth 8-3917] design top_module_bram_fpga has port bram_control_fpga_data_in[5] driven by constant 0
WARNING: [Synth 8-3917] design top_module_bram_fpga has port bram_control_fpga_data_in[4] driven by constant 0
INFO: [Synth 8-5784] Optimized 12 bits of RAM "bram0/mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 4 bits.
INFO: [Synth 8-3886] merging instance 'i_0/bram0/mem_reg_mux_sel__9' (FD) to 'i_0/bram0/mem_reg_mux_sel__10'
INFO: [Synth 8-3886] merging instance 'i_0/bram0/mem_reg_mux_sel__5' (FD) to 'i_0/bram0/mem_reg_mux_sel__10'
INFO: [Synth 8-3886] merging instance 'i_0/bram0/mem_reg_mux_sel__1' (FD) to 'i_0/bram0/mem_reg_mux_sel__10'
INFO: [Synth 8-3886] merging instance 'i_0/bram0/mem_reg_mux_sel__7' (FD) to 'i_0/bram0/mem_reg_mux_sel__10'
INFO: [Synth 8-3886] merging instance 'i_0/bram0/mem_reg_mux_sel__3' (FD) to 'i_0/bram0/mem_reg_mux_sel__10'
INFO: [Synth 8-3886] merging instance 'i_0/bram0/mem_reg_mux_sel' (FD) to 'i_0/bram0/mem_reg_mux_sel__10'
INFO: [Synth 8-3886] merging instance 'i_0/bram0/mem_reg_mux_sel__10' (FD) to 'i_0/bram0/mem_reg_mux_sel__8'
INFO: [Synth 8-3886] merging instance 'i_0/bram0/mem_reg_mux_sel__6' (FD) to 'i_0/bram0/mem_reg_mux_sel__8'
INFO: [Synth 8-3886] merging instance 'i_0/bram0/mem_reg_mux_sel__2' (FD) to 'i_0/bram0/mem_reg_mux_sel__8'
INFO: [Synth 8-3886] merging instance 'i_0/bram0/mem_reg_mux_sel__8' (FD) to 'i_0/bram0/mem_reg_mux_sel__4'
INFO: [Synth 8-3886] merging instance 'i_0/bram0/mem_reg_mux_sel__4' (FD) to 'i_0/bram0/mem_reg_mux_sel__0'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\bram0/mem_reg_mux_sel__0 )
INFO: [Synth 8-3886] merging instance 'controller0/bram_control_fpga_data_out_reg_reg[4]' (FDE) to 'controller0/bram_control_fpga_data_out_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'controller0/bram_control_fpga_data_out_reg_reg[5]' (FDE) to 'controller0/bram_control_fpga_data_out_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'controller0/bram_control_fpga_data_out_reg_reg[6]' (FDE) to 'controller0/bram_control_fpga_data_out_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'controller0/bram_control_fpga_data_out_reg_reg[7]' (FDE) to 'controller0/bram_control_fpga_data_out_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'controller0/bram_control_fpga_data_out_reg_reg[8]' (FDE) to 'controller0/bram_control_fpga_data_out_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'controller0/bram_control_fpga_data_out_reg_reg[9]' (FDE) to 'controller0/bram_control_fpga_data_out_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'controller0/bram_control_fpga_data_out_reg_reg[10]' (FDE) to 'controller0/bram_control_fpga_data_out_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'controller0/bram_control_fpga_data_out_reg_reg[11]' (FDE) to 'controller0/bram_control_fpga_data_out_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'controller0/bram_control_fpga_data_out_reg_reg[12]' (FDE) to 'controller0/bram_control_fpga_data_out_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'controller0/bram_control_fpga_data_out_reg_reg[13]' (FDE) to 'controller0/bram_control_fpga_data_out_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'controller0/bram_control_fpga_data_out_reg_reg[14]' (FDE) to 'controller0/bram_control_fpga_data_out_reg_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controller0/bram_control_fpga_data_out_reg_reg[15] )
INFO: [Synth 8-3886] merging instance 'controller0/data_mat_in_reg[4]' (FDE) to 'controller0/data_mat_in_reg[5]'
INFO: [Synth 8-3886] merging instance 'controller0/data_mat_in_reg[5]' (FDE) to 'controller0/data_mat_in_reg[6]'
INFO: [Synth 8-3886] merging instance 'controller0/data_mat_in_reg[6]' (FDE) to 'controller0/data_mat_in_reg[7]'
INFO: [Synth 8-3886] merging instance 'controller0/data_mat_in_reg[7]' (FDE) to 'controller0/data_mat_in_reg[8]'
INFO: [Synth 8-3886] merging instance 'controller0/data_mat_in_reg[8]' (FDE) to 'controller0/data_mat_in_reg[9]'
INFO: [Synth 8-3886] merging instance 'controller0/data_mat_in_reg[9]' (FDE) to 'controller0/data_mat_in_reg[10]'
INFO: [Synth 8-3886] merging instance 'controller0/data_mat_in_reg[10]' (FDE) to 'controller0/data_mat_in_reg[11]'
INFO: [Synth 8-3886] merging instance 'controller0/data_mat_in_reg[11]' (FDE) to 'controller0/data_mat_in_reg[12]'
INFO: [Synth 8-3886] merging instance 'controller0/data_mat_in_reg[12]' (FDE) to 'controller0/data_mat_in_reg[13]'
INFO: [Synth 8-3886] merging instance 'controller0/data_mat_in_reg[13]' (FDE) to 'controller0/data_mat_in_reg[14]'
INFO: [Synth 8-3886] merging instance 'controller0/data_mat_in_reg[14]' (FDE) to 'controller0/data_mat_in_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controller0/data_mat_in_reg[15] )
INFO: [Synth 8-3886] merging instance 'controller0/data_mat_in_reg[20]' (FDE) to 'controller0/data_mat_in_reg[21]'
INFO: [Synth 8-3886] merging instance 'controller0/data_mat_in_reg[21]' (FDE) to 'controller0/data_mat_in_reg[22]'
INFO: [Synth 8-3886] merging instance 'controller0/data_mat_in_reg[22]' (FDE) to 'controller0/data_mat_in_reg[23]'
INFO: [Synth 8-3886] merging instance 'controller0/data_mat_in_reg[23]' (FDE) to 'controller0/data_mat_in_reg[24]'
INFO: [Synth 8-3886] merging instance 'controller0/data_mat_in_reg[24]' (FDE) to 'controller0/data_mat_in_reg[25]'
INFO: [Synth 8-3886] merging instance 'controller0/data_mat_in_reg[25]' (FDE) to 'controller0/data_mat_in_reg[26]'
INFO: [Synth 8-3886] merging instance 'controller0/data_mat_in_reg[26]' (FDE) to 'controller0/data_mat_in_reg[27]'
INFO: [Synth 8-3886] merging instance 'controller0/data_mat_in_reg[27]' (FDE) to 'controller0/data_mat_in_reg[28]'
INFO: [Synth 8-3886] merging instance 'controller0/data_mat_in_reg[28]' (FDE) to 'controller0/data_mat_in_reg[29]'
INFO: [Synth 8-3886] merging instance 'controller0/data_mat_in_reg[29]' (FDE) to 'controller0/data_mat_in_reg[30]'
INFO: [Synth 8-3886] merging instance 'controller0/data_mat_in_reg[30]' (FDE) to 'controller0/data_mat_in_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controller0/data_mat_in_reg[31] )
WARNING: [Synth 8-3332] Sequential element (bram0/mem_reg_mux_sel__0) is unused and will be removed from module top_module_bram_fpga.
WARNING: [Synth 8-3332] Sequential element (controller0/bram_control_fpga_data_out_reg_reg[15]) is unused and will be removed from module top_module_bram_fpga.
WARNING: [Synth 8-3332] Sequential element (controller0/data_mat_in_reg[31]) is unused and will be removed from module top_module_bram_fpga.
WARNING: [Synth 8-3332] Sequential element (controller0/data_mat_in_reg[15]) is unused and will be removed from module top_module_bram_fpga.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 524.555 ; gain = 314.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------+---------------+-------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object    | PORT A (Depth x Width)  | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+---------------+-------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_module_bram_fpga | bram0/mem_reg | 256 K x 16(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 32     | 
+---------------------+---------------+-------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 524.555 ; gain = 314.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance bram0/mem_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance bram0/mem_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance bram0/mem_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance bram0/mem_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 524.555 ; gain = 314.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 524.555 ; gain = 314.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 524.555 ; gain = 314.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 524.555 ; gain = 314.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 524.555 ; gain = 314.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 524.555 ; gain = 314.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 524.555 ; gain = 314.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT1     |     1|
|3     |LUT2     |     4|
|4     |LUT3     |     7|
|5     |LUT4     |     4|
|6     |LUT5     |     1|
|7     |LUT6     |     5|
|8     |RAMB36E1 |     8|
|9     |FDRE     |    32|
|10    |IBUF     |     1|
|11    |OBUF     |    91|
+------+---------+------+

Report Instance Areas: 
+------+--------------+-----------+------+
|      |Instance      |Module     |Cells |
+------+--------------+-----------+------+
|1     |top           |           |   155|
|2     |  bram0       |bram       |     8|
|3     |  controller0 |controller |    54|
+------+--------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 524.555 ; gain = 314.895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 524.555 ; gain = 278.875
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 524.555 ; gain = 314.895
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
84 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 593.797 ; gain = 356.605
INFO: [Common 17-1381] The checkpoint 'C:/JPEG_Thesis_2/Controller_Unit/Controller_Unit.runs/synth_1/top_module_bram_fpga.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 593.797 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Nov 18 13:28:06 2017...
