#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7fe575f06000 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fe575f06190 .scope module, "alu_tb" "alu_tb" 3 3;
 .timescale -9 -12;
v0x7fe575f174c0_0 .var "carry", 0 0;
v0x7fe575f17570_0 .var "instruction", 15 0;
v0x7fe575f17600_0 .var/i "num_tests", 31 0;
v0x7fe575f17690_0 .var "regA", 15 0;
v0x7fe575f17740_0 .var "regA_imm6", 15 0;
v0x7fe575f17810_0 .var "regA_imm8", 15 0;
v0x7fe575f178c0_0 .var "regB", 15 0;
v0x7fe575f17970_0 .net "result", 15 0, v0x7fe575f17360_0;  1 drivers
v0x7fe575f17a20_0 .var/darray "test_carry", 1;
v0x7fe575f17b30_0 .var/darray "test_expected_results", 16;
v0x7fe575f17bd0_0 .var/darray "test_instructions", 16;
v0x7fe575f17c70_0 .var/darray "test_names", 1;
v0x7fe575f17d10_0 .var/darray "test_regA", 16;
v0x7fe575f17db0_0 .var/darray "test_regA_imm6", 16;
v0x7fe575f17e50_0 .var/darray "test_regA_imm8", 16;
v0x7fe575f17ef0_0 .var/darray "test_regB", 16;
S_0x7fe575f06300 .scope task, "run_tests" "run_tests" 3 102, 3 102 0, S_0x7fe575f06190;
 .timescale -9 -12;
TD_alu_tb.run_tests ;
    %fork t_1, S_0x7fe575f064c0;
    %jmp t_0;
    .scope S_0x7fe575f064c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe575f06680_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7fe575f06680_0;
    %load/vec4 v0x7fe575f17600_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %ix/getv/s 3, v0x7fe575f06680_0;
    %load/dar/vec4 v0x7fe575f17bd0_0;
    %store/vec4 v0x7fe575f17570_0, 0, 16;
    %ix/getv/s 3, v0x7fe575f06680_0;
    %load/dar/vec4 v0x7fe575f17d10_0;
    %store/vec4 v0x7fe575f17690_0, 0, 16;
    %ix/getv/s 3, v0x7fe575f06680_0;
    %load/dar/vec4 v0x7fe575f17db0_0;
    %store/vec4 v0x7fe575f17740_0, 0, 16;
    %ix/getv/s 3, v0x7fe575f06680_0;
    %load/dar/vec4 v0x7fe575f17e50_0;
    %store/vec4 v0x7fe575f17810_0, 0, 16;
    %ix/getv/s 3, v0x7fe575f06680_0;
    %load/dar/vec4 v0x7fe575f17ef0_0;
    %store/vec4 v0x7fe575f178c0_0, 0, 16;
    %ix/getv/s 3, v0x7fe575f06680_0;
    %load/dar/vec4 v0x7fe575f17a20_0;
    %store/vec4 v0x7fe575f174c0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x7fe575f17970_0;
    %ix/getv/s 3, v0x7fe575f06680_0;
    %load/dar/vec4 v0x7fe575f17b30_0;
    %cmp/e;
    %jmp/0xz  T_0.2, 6;
    %ix/getv/s 3, v0x7fe575f06680_0;
    %load/dar/str v0x7fe575f17c70_0;
    %vpi_call/w 3 117 "$display", "Test Case %0d (%s): PASSED", v0x7fe575f06680_0, S<0,str> {0 0 1};
    %jmp T_0.3;
T_0.2 ;
    %ix/getv/s 3, v0x7fe575f06680_0;
    %load/dar/str v0x7fe575f17c70_0;
    %ix/getv/s 3, v0x7fe575f06680_0;
    %load/dar/vec4 v0x7fe575f17b30_0;
    %vpi_call/w 3 119 "$display", "Test Case %0d (%s): FAILED. Expected %0h, Got %0h", v0x7fe575f06680_0, S<0,str>, S<0,vec4,u16>, v0x7fe575f17970_0 {1 0 1};
T_0.3 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fe575f06680_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x7fe575f06680_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x7fe575f06300;
t_0 %join;
    %vpi_call/w 3 123 "$finish" {0 0 0};
    %end;
S_0x7fe575f064c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 103, 3 103 0, S_0x7fe575f06300;
 .timescale -9 -12;
v0x7fe575f06680_0 .var/2s "i", 31 0;
S_0x7fe575f16720 .scope module, "uut" "alu" 3 17, 4 1 0, S_0x7fe575f06190;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "instruction";
    .port_info 1 /INPUT 16 "regA";
    .port_info 2 /INPUT 16 "regA_imm6";
    .port_info 3 /INPUT 16 "regA_imm8";
    .port_info 4 /INPUT 16 "regB";
    .port_info 5 /INPUT 1 "carry";
    .port_info 6 /OUTPUT 16 "result";
v0x7fe575f16ef0_0 .net "carry", 0 0, v0x7fe575f174c0_0;  1 drivers
v0x7fe575f16fa0_0 .net "instruction", 15 0, v0x7fe575f17570_0;  1 drivers
v0x7fe575f17050_0 .net "regA", 15 0, v0x7fe575f17690_0;  1 drivers
v0x7fe575f17110_0 .net "regA_imm6", 15 0, v0x7fe575f17740_0;  1 drivers
v0x7fe575f171c0_0 .net "regA_imm8", 15 0, v0x7fe575f17810_0;  1 drivers
v0x7fe575f172b0_0 .net "regB", 15 0, v0x7fe575f178c0_0;  1 drivers
v0x7fe575f17360_0 .var "result", 15 0;
E_0x7fe575f169e0/0 .event anyedge, v0x7fe575f16fa0_0, v0x7fe575f16fa0_0, v0x7fe575f16fa0_0, v0x7fe575f16fa0_0;
E_0x7fe575f169e0/1 .event anyedge, v0x7fe575f17110_0, v0x7fe575f172b0_0, v0x7fe575f16ef0_0, v0x7fe575f16fa0_0;
E_0x7fe575f169e0/2 .event anyedge, v0x7fe575f17050_0;
E_0x7fe575f169e0 .event/or E_0x7fe575f169e0/0, E_0x7fe575f169e0/1, E_0x7fe575f169e0/2;
S_0x7fe575f16a70 .scope begin, "$unm_blk_1" "$unm_blk_1" 4 11, 4 11 0, S_0x7fe575f16720;
 .timescale 0 0;
v0x7fe575f16c30_0 .var "imm6", 5 0;
v0x7fe575f16ce0_0 .var "imm8", 7 0;
v0x7fe575f16d90_0 .var "is_imm_10", 0 0;
v0x7fe575f16e40_0 .var "result", 15 0;
    .scope S_0x7fe575f16720;
T_1 ;
Ewait_0 .event/or E_0x7fe575f169e0, E_0x0;
    %wait Ewait_0;
    %fork t_3, S_0x7fe575f16a70;
    %jmp t_2;
    .scope S_0x7fe575f16a70;
t_3 ;
    %load/vec4 v0x7fe575f16fa0_0;
    %parti/s 1, 10, 5;
    %store/vec4 v0x7fe575f16d90_0, 0, 1;
    %load/vec4 v0x7fe575f16fa0_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x7fe575f16c30_0, 0, 6;
    %load/vec4 v0x7fe575f16fa0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fe575f16ce0_0, 0, 8;
    %load/vec4 v0x7fe575f16fa0_0;
    %parti/s 5, 11, 5;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fe575f16e40_0, 0, 16;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x7fe575f16d90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0x7fe575f17110_0;
    %load/vec4 v0x7fe575f16c30_0;
    %pad/u 16;
    %add;
    %store/vec4 v0x7fe575f16e40_0, 0, 16;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x7fe575f17110_0;
    %load/vec4 v0x7fe575f172b0_0;
    %add;
    %store/vec4 v0x7fe575f16e40_0, 0, 16;
T_1.7 ;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x7fe575f16d90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v0x7fe575f17110_0;
    %load/vec4 v0x7fe575f16c30_0;
    %pad/u 16;
    %add;
    %load/vec4 v0x7fe575f16ef0_0;
    %pad/u 16;
    %add;
    %store/vec4 v0x7fe575f16e40_0, 0, 16;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x7fe575f17110_0;
    %load/vec4 v0x7fe575f172b0_0;
    %add;
    %load/vec4 v0x7fe575f16ef0_0;
    %pad/u 16;
    %add;
    %store/vec4 v0x7fe575f16e40_0, 0, 16;
T_1.9 ;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x7fe575f16d90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %load/vec4 v0x7fe575f17110_0;
    %load/vec4 v0x7fe575f16c30_0;
    %pad/u 16;
    %sub;
    %store/vec4 v0x7fe575f16e40_0, 0, 16;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x7fe575f17110_0;
    %load/vec4 v0x7fe575f172b0_0;
    %sub;
    %store/vec4 v0x7fe575f16e40_0, 0, 16;
T_1.11 ;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x7fe575f16fa0_0;
    %parti/s 3, 8, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fe575f16e40_0, 0, 16;
    %jmp T_1.20;
T_1.12 ;
    %load/vec4 v0x7fe575f17050_0;
    %load/vec4 v0x7fe575f172b0_0;
    %and;
    %store/vec4 v0x7fe575f16e40_0, 0, 16;
    %jmp T_1.20;
T_1.13 ;
    %load/vec4 v0x7fe575f17050_0;
    %load/vec4 v0x7fe575f172b0_0;
    %or;
    %store/vec4 v0x7fe575f16e40_0, 0, 16;
    %jmp T_1.20;
T_1.14 ;
    %load/vec4 v0x7fe575f17050_0;
    %inv;
    %store/vec4 v0x7fe575f16e40_0, 0, 16;
    %jmp T_1.20;
T_1.15 ;
    %load/vec4 v0x7fe575f17050_0;
    %load/vec4 v0x7fe575f172b0_0;
    %xor;
    %store/vec4 v0x7fe575f16e40_0, 0, 16;
    %jmp T_1.20;
T_1.16 ;
    %load/vec4 v0x7fe575f17050_0;
    %ix/getv 4, v0x7fe575f172b0_0;
    %shiftl 4;
    %store/vec4 v0x7fe575f16e40_0, 0, 16;
    %jmp T_1.20;
T_1.17 ;
    %load/vec4 v0x7fe575f17050_0;
    %ix/getv 4, v0x7fe575f172b0_0;
    %shiftr 4;
    %store/vec4 v0x7fe575f16e40_0, 0, 16;
    %jmp T_1.20;
T_1.18 ;
    %load/vec4 v0x7fe575f17050_0;
    %ix/getv 4, v0x7fe575f172b0_0;
    %shiftr 4;
    %store/vec4 v0x7fe575f16e40_0, 0, 16;
    %jmp T_1.20;
T_1.20 ;
    %pop/vec4 1;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %end;
    .scope S_0x7fe575f16720;
t_2 %join;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fe575f06190;
T_2 ;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v0x7fe575f17600_0, 0, 32;
    %ix/getv/s 4, v0x7fe575f17600_0;
    %new/darray 4, "v16";
    %store/obj v0x7fe575f17bd0_0; alu_tb2.sv:45: test_instructions = new ...
    %ix/getv/s 4, v0x7fe575f17600_0;
    %new/darray 4, "v16";
    %store/obj v0x7fe575f17d10_0; alu_tb2.sv:46: test_regA = new ...
    %ix/getv/s 4, v0x7fe575f17600_0;
    %new/darray 4, "v16";
    %store/obj v0x7fe575f17db0_0; alu_tb2.sv:47: test_regA_imm6 = new ...
    %ix/getv/s 4, v0x7fe575f17600_0;
    %new/darray 4, "v16";
    %store/obj v0x7fe575f17e50_0; alu_tb2.sv:48: test_regA_imm8 = new ...
    %ix/getv/s 4, v0x7fe575f17600_0;
    %new/darray 4, "v16";
    %store/obj v0x7fe575f17ef0_0; alu_tb2.sv:49: test_regB = new ...
    %ix/getv/s 4, v0x7fe575f17600_0;
    %new/darray 4, "v1";
    %store/obj v0x7fe575f17a20_0; alu_tb2.sv:50: test_carry = new ...
    %ix/getv/s 4, v0x7fe575f17600_0;
    %new/darray 4, "v16";
    %store/obj v0x7fe575f17b30_0; alu_tb2.sv:51: test_expected_results = new ...
    %ix/getv/s 4, v0x7fe575f17600_0;
    %new/darray 4, "S";
    %store/obj v0x7fe575f17c70_0; alu_tb2.sv:52: test_names = new ...
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %new/darray 4, "v16";
    %store/obj v0x7fe575f17bd0_0;
    %pushi/vec4 32769, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17bd0_0;
    %pushi/vec4 32801, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17bd0_0;
    %pushi/vec4 34817, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17bd0_0;
    %pushi/vec4 34849, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17bd0_0;
    %pushi/vec4 36865, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17bd0_0;
    %pushi/vec4 36897, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17bd0_0;
    %pushi/vec4 38912, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17bd0_0;
    %pushi/vec4 38976, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17bd0_0;
    %pushi/vec4 39040, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17bd0_0;
    %pushi/vec4 39104, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17bd0_0;
    %pushi/vec4 39168, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17bd0_0;
    %pushi/vec4 39232, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17bd0_0;
    %pushi/vec4 39296, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17bd0_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %new/darray 4, "v16";
    %store/obj v0x7fe575f17d10_0;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17d10_0;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17d10_0;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17d10_0;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17d10_0;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17d10_0;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17d10_0;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17d10_0;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17d10_0;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17d10_0;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17d10_0;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17d10_0;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17d10_0;
    %pushi/vec4 65520, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17d10_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %new/darray 4, "v16";
    %store/obj v0x7fe575f17db0_0;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17db0_0;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17db0_0;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17db0_0;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17db0_0;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17db0_0;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17db0_0;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17db0_0;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17db0_0;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17db0_0;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17db0_0;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17db0_0;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17db0_0;
    %pushi/vec4 65520, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17db0_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %new/darray 4, "v16";
    %store/obj v0x7fe575f17e50_0;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17e50_0;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17e50_0;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17e50_0;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17e50_0;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17e50_0;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17e50_0;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17e50_0;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17e50_0;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17e50_0;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17e50_0;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17e50_0;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17e50_0;
    %pushi/vec4 65520, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17e50_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %new/darray 4, "v16";
    %store/obj v0x7fe575f17ef0_0;
    %pushi/vec4 5, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17ef0_0;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17ef0_0;
    %pushi/vec4 5, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17ef0_0;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17ef0_0;
    %pushi/vec4 5, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17ef0_0;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17ef0_0;
    %pushi/vec4 5, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17ef0_0;
    %pushi/vec4 5, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17ef0_0;
    %pushi/vec4 5, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17ef0_0;
    %pushi/vec4 5, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17ef0_0;
    %pushi/vec4 2, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17ef0_0;
    %pushi/vec4 1, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17ef0_0;
    %pushi/vec4 1, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17ef0_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %new/darray 4, "v1";
    %store/obj v0x7fe575f17a20_0;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17a20_0;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17a20_0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17a20_0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17a20_0;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17a20_0;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17a20_0;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17a20_0;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17a20_0;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17a20_0;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17a20_0;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17a20_0;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17a20_0;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17a20_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %new/darray 4, "v16";
    %store/obj v0x7fe575f17b30_0;
    %pushi/vec4 15, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17b30_0;
    %pushi/vec4 11, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17b30_0;
    %pushi/vec4 16, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17b30_0;
    %pushi/vec4 12, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17b30_0;
    %pushi/vec4 5, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17b30_0;
    %pushi/vec4 9, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17b30_0;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17b30_0;
    %pushi/vec4 15, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17b30_0;
    %pushi/vec4 65525, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17b30_0;
    %pushi/vec4 15, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17b30_0;
    %pushi/vec4 40, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17b30_0;
    %pushi/vec4 5, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17b30_0;
    %pushi/vec4 65528, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %store/dar/vec4 v0x7fe575f17b30_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %new/darray 4, "S";
    %store/obj v0x7fe575f17c70_0;
    %pushi/str "ADD without immediate";
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %store/dar/str v0x7fe575f17c70_0;
    %pushi/str "ADD with immediate";
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %store/dar/str v0x7fe575f17c70_0;
    %pushi/str "ADC without immediate";
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %store/dar/str v0x7fe575f17c70_0;
    %pushi/str "ADC with immediate";
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %store/dar/str v0x7fe575f17c70_0;
    %pushi/str "SUB without immediate";
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %store/dar/str v0x7fe575f17c70_0;
    %pushi/str "SUB with immediate";
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %store/dar/str v0x7fe575f17c70_0;
    %pushi/str "AND";
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %store/dar/str v0x7fe575f17c70_0;
    %pushi/str "OR";
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %store/dar/str v0x7fe575f17c70_0;
    %pushi/str "NOT";
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %store/dar/str v0x7fe575f17c70_0;
    %pushi/str "XOR";
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %store/dar/str v0x7fe575f17c70_0;
    %pushi/str "SLL";
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %store/dar/str v0x7fe575f17c70_0;
    %pushi/str "SRL";
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %store/dar/str v0x7fe575f17c70_0;
    %pushi/str "SRA";
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %store/dar/str v0x7fe575f17c70_0;
    %fork TD_alu_tb.run_tests, S_0x7fe575f06300;
    %join;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "alu_tb2.sv";
    "alu.sv";
