|ED_aula1
DIG[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
DIG[2] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
DIG[3] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
DIG[4] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Clock => LPM_COUNTER:inst5.clock
Clock => inst6.CLK
Clock => LPM_COUNTER:inst4.clock
Clock => inst.CLK
SEG[0] <= Multiplexador:inst15.SegA
SEG[1] <= Multiplexador:inst15.SegB
SEG[2] <= Multiplexador:inst15.SegC
SEG[3] <= Multiplexador:inst15.SegD
SEG[4] <= Multiplexador:inst15.SegE
SEG[5] <= Multiplexador:inst15.SegF
SEG[6] <= Multiplexador:inst15.SegG


|ED_aula1|Seletor_display:inst1
7seg_1 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clock => inst.CLK
7seg_10 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
7seg_100 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
7seg_1000 <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|LPM_COUNTER:inst5
clock => cntr_9vg:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= <GND>
q[12] <= <GND>
q[13] <= <GND>
q[14] <= <GND>
cout <= cntr_9vg:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ED_aula1|LPM_COUNTER:inst5|cntr_9vg:auto_generated
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|LPM_COUNTER:inst5|cntr_9vg:auto_generated|cmpr_cic:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1


|ED_aula1|Multiplexador:inst15
SegA <= inst7.DB_MAX_OUTPUT_PORT_TYPE
7seg_1 => inst.IN0
7seg_1 => inst9.IN0
7seg_1 => inst15.IN0
7seg_1 => inst21.IN0
7seg_1 => inst27.IN0
7seg_1 => inst33.IN0
7seg_1 => inst39.IN0
A_1 => inst.IN1
7seg_100 => inst5.IN0
7seg_100 => inst11.IN0
7seg_100 => inst17.IN0
7seg_100 => inst23.IN0
7seg_100 => inst29.IN0
7seg_100 => inst35.IN0
7seg_100 => inst41.IN0
A_100 => inst5.IN1
7seg_1000 => inst6.IN0
7seg_1000 => inst12.IN0
7seg_1000 => inst18.IN0
7seg_1000 => inst24.IN0
7seg_1000 => inst30.IN0
7seg_1000 => inst36.IN0
7seg_1000 => inst42.IN0
A_1000 => inst6.IN1
7seg_10 => inst4.IN0
7seg_10 => inst10.IN0
7seg_10 => inst16.IN0
7seg_10 => inst22.IN0
7seg_10 => inst28.IN0
7seg_10 => inst34.IN0
7seg_10 => inst40.IN0
A_10 => inst4.IN1
SegB <= inst13.DB_MAX_OUTPUT_PORT_TYPE
B_1 => inst9.IN1
B_100 => inst11.IN1
B_1000 => inst12.IN1
B_10 => inst10.IN1
SegC <= inst19.DB_MAX_OUTPUT_PORT_TYPE
C_1 => inst15.IN1
C_100 => inst17.IN1
C_1000 => inst18.IN1
C_10 => inst16.IN1
SegD <= inst25.DB_MAX_OUTPUT_PORT_TYPE
D_1 => inst21.IN1
D_100 => inst23.IN1
D_1000 => inst24.IN1
D_10 => inst22.IN1
SegE <= inst31.DB_MAX_OUTPUT_PORT_TYPE
E_1 => inst27.IN1
E_100 => inst29.IN1
E_1000 => inst30.IN1
E_10 => inst28.IN1
SegF <= inst37.DB_MAX_OUTPUT_PORT_TYPE
F_1 => inst33.IN1
F_100 => inst35.IN1
F_1000 => inst36.IN1
F_10 => inst34.IN1
SegG <= inst43.DB_MAX_OUTPUT_PORT_TYPE
G_1 => inst39.IN1
G_100 => inst41.IN1
G_1000 => inst42.IN1
G_10 => inst40.IN1


|ED_aula1|7447:inst87
OG <= 87.DB_MAX_OUTPUT_PORT_TYPE
C => 25.IN0
LTN => 25.IN1
LTN => 27.IN1
LTN => 29.IN1
LTN => 13.IN5
LTN => 38.IN3
BIN => 37.IN0
B => 27.IN0
D => 14.IN0
A => 29.IN0
RBIN => 15.IN0
OF <= 86.DB_MAX_OUTPUT_PORT_TYPE
OE <= 85.DB_MAX_OUTPUT_PORT_TYPE
RBON <= 13.DB_MAX_OUTPUT_PORT_TYPE
OD <= 84.DB_MAX_OUTPUT_PORT_TYPE
OC <= 83.DB_MAX_OUTPUT_PORT_TYPE
OB <= 82.DB_MAX_OUTPUT_PORT_TYPE
OA <= 81.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Contador_3DIG:inst17
A_unidade <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst11.CLK
Clk => inst15.CLK
Clk => inst19.CLK
Clk => inst1.CLK
T => inst1.IN0
T => inst2.IN0
T => inst3.IN0
T => inst4.IN0
B_unidade <= inst11.DB_MAX_OUTPUT_PORT_TYPE
C_unidade <= inst15.DB_MAX_OUTPUT_PORT_TYPE
D_unidade <= inst19.DB_MAX_OUTPUT_PORT_TYPE
D_dezena <= inst21.DB_MAX_OUTPUT_PORT_TYPE
C_dezena <= inst46.DB_MAX_OUTPUT_PORT_TYPE
B_dezena <= inst13.DB_MAX_OUTPUT_PORT_TYPE
A_dezena <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D_centena <= inst23.DB_MAX_OUTPUT_PORT_TYPE
C_centena <= inst51.DB_MAX_OUTPUT_PORT_TYPE
B_centena <= inst260.DB_MAX_OUTPUT_PORT_TYPE
A_centena <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D_milhar <= inst25.DB_MAX_OUTPUT_PORT_TYPE
C_milhar <= inst251.DB_MAX_OUTPUT_PORT_TYPE
B_milhar <= inst60.DB_MAX_OUTPUT_PORT_TYPE
A_milhar <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|LPM_COUNTER:inst4
clock => cntr_c2h:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= <GND>
q[12] <= <GND>
q[13] <= <GND>
q[14] <= <GND>
q[15] <= <GND>
q[16] <= <GND>
cout <= cntr_c2h:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ED_aula1|LPM_COUNTER:inst4|cntr_c2h:auto_generated
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|7447:inst88
OG <= 87.DB_MAX_OUTPUT_PORT_TYPE
C => 25.IN0
LTN => 25.IN1
LTN => 27.IN1
LTN => 29.IN1
LTN => 13.IN5
LTN => 38.IN3
BIN => 37.IN0
B => 27.IN0
D => 14.IN0
A => 29.IN0
RBIN => 15.IN0
OF <= 86.DB_MAX_OUTPUT_PORT_TYPE
OE <= 85.DB_MAX_OUTPUT_PORT_TYPE
RBON <= 13.DB_MAX_OUTPUT_PORT_TYPE
OD <= 84.DB_MAX_OUTPUT_PORT_TYPE
OC <= 83.DB_MAX_OUTPUT_PORT_TYPE
OB <= 82.DB_MAX_OUTPUT_PORT_TYPE
OA <= 81.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|7447:inst89
OG <= 87.DB_MAX_OUTPUT_PORT_TYPE
C => 25.IN0
LTN => 25.IN1
LTN => 27.IN1
LTN => 29.IN1
LTN => 13.IN5
LTN => 38.IN3
BIN => 37.IN0
B => 27.IN0
D => 14.IN0
A => 29.IN0
RBIN => 15.IN0
OF <= 86.DB_MAX_OUTPUT_PORT_TYPE
OE <= 85.DB_MAX_OUTPUT_PORT_TYPE
RBON <= 13.DB_MAX_OUTPUT_PORT_TYPE
OD <= 84.DB_MAX_OUTPUT_PORT_TYPE
OC <= 83.DB_MAX_OUTPUT_PORT_TYPE
OB <= 82.DB_MAX_OUTPUT_PORT_TYPE
OA <= 81.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|7447:inst90
OG <= 87.DB_MAX_OUTPUT_PORT_TYPE
C => 25.IN0
LTN => 25.IN1
LTN => 27.IN1
LTN => 29.IN1
LTN => 13.IN5
LTN => 38.IN3
BIN => 37.IN0
B => 27.IN0
D => 14.IN0
A => 29.IN0
RBIN => 15.IN0
OF <= 86.DB_MAX_OUTPUT_PORT_TYPE
OE <= 85.DB_MAX_OUTPUT_PORT_TYPE
RBON <= 13.DB_MAX_OUTPUT_PORT_TYPE
OD <= 84.DB_MAX_OUTPUT_PORT_TYPE
OC <= 83.DB_MAX_OUTPUT_PORT_TYPE
OB <= 82.DB_MAX_OUTPUT_PORT_TYPE
OA <= 81.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Contador:inst31
A <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst11.CLK
Clk => inst15.CLK
Clk => inst19.CLK
Clk => inst1.CLK
T => inst1.IN0
B <= inst11.DB_MAX_OUTPUT_PORT_TYPE
C <= inst15.DB_MAX_OUTPUT_PORT_TYPE
D <= inst19.DB_MAX_OUTPUT_PORT_TYPE


