Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date             : Mon Apr 11 03:09:57 2016
| Host             : Daedalus running 64-bit Ubuntu 14.04.4 LTS
| Command          : report_power -file Interface_Master_BD_wrapper_power_routed.rpt -pb Interface_Master_BD_wrapper_power_summary_routed.pb
| Design           : Interface_Master_BD_wrapper
| Device           : xc7z010clg400-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.715 |
| Dynamic (W)              | 1.583 |
| Device Static (W)        | 0.132 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 65.2  |
| Junction Temperature (C) | 44.8  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.010 |        9 |       --- |             --- |
| Slice Logic             |     0.004 |     5662 |       --- |             --- |
|   LUT as Logic          |     0.004 |     2970 |     17600 |           16.87 |
|   Register              |    <0.001 |     1745 |     35200 |            4.95 |
|   CARRY4                |    <0.001 |      130 |      4400 |            2.95 |
|   F7/F8 Muxes           |    <0.001 |      110 |     17600 |            0.62 |
|   LUT as Shift Register |    <0.001 |       64 |      6000 |            1.06 |
|   Others                |     0.000 |      239 |       --- |             --- |
|   BUFG                  |     0.000 |        1 |        32 |            3.12 |
| Signals                 |     0.005 |     4113 |       --- |             --- |
| MMCM                    |     0.000 |        1 |         2 |           50.00 |
| I/O                     |     0.008 |        4 |       100 |            4.00 |
| PS7                     |     1.555 |        1 |       --- |             --- |
| Static Power            |     0.132 |          |           |                 |
| Total                   |     1.715 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.026 |       0.019 |      0.007 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.734 |       0.703 |      0.030 |
| Vccpaux   |       1.800 |     0.085 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------------+-----------------------------------------------------------------------------+-----------------+
| Clock                                    | Domain                                                                      | Constraint (ns) |
+------------------------------------------+-----------------------------------------------------------------------------+-----------------+
| clk_fpga_0                               | Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK0                   |            10.0 |
| clk_fpga_0                               | Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]      |            10.0 |
| clk_out1_Interface_Master_BD_clk_wiz_0_0 | Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0 |            14.0 |
| clk_out2_Interface_Master_BD_clk_wiz_0_0 | Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0 |           138.8 |
| clkfbout_Interface_Master_BD_clk_wiz_0_0 | Interface_Master_BD_i/clk_wiz_0/U0/clkfbout_Interface_Master_BD_clk_wiz_0_0 |            40.0 |
+------------------------------------------+-----------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| Interface_Master_BD_wrapper                      |     1.583 |
|   Interface_Master_BD_i                          |     1.575 |
|     AXIinterfacefor65816_0                       |     0.010 |
|       U0                                         |     0.010 |
|         AXIinterfacefor65816_v1_0_S00_AXI_inst   |     0.010 |
|           HEART                                  |     0.004 |
|     clk_wiz_0                                    |    <0.001 |
|       U0                                         |    <0.001 |
|     processing_system7_0                         |     1.556 |
|       inst                                       |     1.556 |
|     processing_system7_0_axi_periph              |     0.007 |
|       s00_couplers                               |     0.006 |
|         auto_pc                                  |     0.006 |
|           inst                                   |     0.006 |
|             gen_axilite.gen_b2s_conv.axilite_b2s |     0.006 |
|               RD.ar_channel_0                    |    <0.001 |
|                 ar_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               RD.r_channel_0                     |     0.002 |
|                 rd_data_fifo_0                   |     0.001 |
|                 transaction_fifo_0               |    <0.001 |
|               SI_REG                             |     0.002 |
|                 ar_pipe                          |    <0.001 |
|                 aw_pipe                          |    <0.001 |
|                 b_pipe                           |    <0.001 |
|                 r_pipe                           |    <0.001 |
|               WR.aw_channel_0                    |    <0.001 |
|                 aw_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               WR.b_channel_0                     |    <0.001 |
|                 bid_fifo_0                       |    <0.001 |
|                 bresp_fifo_0                     |    <0.001 |
|       xbar                                       |    <0.001 |
|         inst                                     |    <0.001 |
|           gen_sasd.crossbar_sasd_0               |    <0.001 |
|             addr_arbiter_inst                    |    <0.001 |
|             gen_decerr.decerr_slave_inst         |    <0.001 |
|             reg_slice_r                          |    <0.001 |
|             splitter_ar                          |    <0.001 |
|             splitter_aw                          |    <0.001 |
|     rst_processing_system7_0_71M                 |    <0.001 |
|       U0                                         |    <0.001 |
|         EXT_LPF                                  |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT              |    <0.001 |
|         SEQ                                      |    <0.001 |
|           SEQ_COUNTER                            |    <0.001 |
+--------------------------------------------------+-----------+


