
Cadence Innovus(TM) Implementation System.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v23.10-p003_1, built Thu Feb 1 13:54:57 PST 2024
Options:	
Date:		Tue Jun 10 23:44:03 2025
Host:		linrack12.bioeelocal (x86_64 w/Linux 4.18.0-553.22.1.el8_10.x86_64) (24cores*48cpus*Intel(R) Xeon(R) Gold 6240R CPU @ 2.40GHz 36608KB)
OS:		Red Hat Enterprise Linux 8.10 (Ootpa)

License:
		[23:44:04.494473] Configured Lic search path (23.02-s003): 5280@bioeelincad.ee.columbia.edu

		invs	Innovus Implementation System	23.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPSYT-1507):	The display is invalid and will start in no window mode
Change the soft stacksize limit to 0.2%RAM (1544 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 23.10 fill procedures
**WARN: Tk package not loaded. The PVS fill DRC monitor is disabled.
<CMD> set_message -id IMPLF-200 -suppress
<CMD> set_message -id IMPLF-201 -suppress
<CMD> set_message -id TECHLIB-302 -suppress
<CMD> set_message -id IMPFP-3961 -suppress
<CMD> set_message -id IMPSP-9025 -suppress
<CMD> set init_gnd_net gnd
<CMD> set init_lef_file {/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edf116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edf/svt/1.03a/lef/5.8/gf22nspslogl24edf116f.lef}
<CMD> set init_design_settop 0
<CMD> set init_verilog ../../dc/TOP/TOP.nl.v
<CMD> set init_mmmc_file ../scripts/mmmc_setup.tcl
<CMD> set init_pwr_net vdd
<CMD> init_design -setup view_slow_mission -hold view_fast_mission
#% Begin Load MMMC data ... (date=06/10 23:45:23, mem=1695.8M)
#% End Load MMMC data ... (date=06/10 23:45:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1697.1M, current mem=1697.1M)
rc_fast rc_slow
INFO: New setup and hold views overwrite old settings during design initialization

Loading LEF file /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef ...

Loading LEF file /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef ...

Loading LEF file /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef ...
Set DBUPerIGU to M1 pitch 116.
[23:45:23.016880] Periodic Lic check successful
[23:45:23.541219] Feature usage summary:
[23:45:23.541224] Innovus_Impl_System
[23:45:23.541225] Innovus_20nm_Opt

This command "init_design -setup view_slow_mission -hold view_fast_mission" required an extra checkout of license invs_20nm.
Additional license(s) checked out: 1 'Innovus_20nm_Opt' license(s)

Loading LEF file /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edf116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edf/svt/1.03a/lef/5.8/gf22nspslogl24edf116f.lef ...
**WARN: (IMPLF-378):	The spacing for cell edge type 'NOCP' and 'CP' is already defined. It will be overwritten by the new definition in LEF file '/tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edf116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edf/svt/1.03a/lef/5.8/gf22nspslogl24edf116f.lef'.
If it's defined multiple times for the same pair of types, only the last one
will be kept. Check all definitions in all LEF files to remove any duplicated
definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'SC6P75T_116CPP_CSC_ECO_FILL1' and 'SC6P75T_116CPP_CSC_BASE' is already defined. It will be overwritten by the new definition in LEF file '/tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edf116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edf/svt/1.03a/lef/5.8/gf22nspslogl24edf116f.lef'.
If it's defined multiple times for the same pair of types, only the last one
will be kept. Check all definitions in all LEF files to remove any duplicated
definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'SC6P75T_116CPP_CSC_ECO_FILL1' and 'SC6P75T_116CPP_CSC_ECO_FILL1' is already defined. It will be overwritten by the new definition in LEF file '/tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edf116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edf/svt/1.03a/lef/5.8/gf22nspslogl24edf116f.lef'.
If it's defined multiple times for the same pair of types, only the last one
will be kept. Check all definitions in all LEF files to remove any duplicated
definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'SC6P75T_116CPP_CSC_DRAIN' and 'SC6P75T_116CPP_CSC_DRAIN' is already defined. It will be overwritten by the new definition in LEF file '/tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edf116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edf/svt/1.03a/lef/5.8/gf22nspslogl24edf116f.lef'.
If it's defined multiple times for the same pair of types, only the last one
will be kept. Check all definitions in all LEF files to remove any duplicated
definitions to avoid this warning message.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from ../scripts/mmmc_setup.tcl
Reading lib_slow timing library '/tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib' ...
Read 1371 cells in library 'gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C' 
Reading lib_fast timing library '/tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_FFG_0P88V_0P00V_0P00V_0P00V_M40C.lib' ...
Read 1371 cells in library 'gf22nspslogl24edl116f_FFG_0P88V_0P00V_0P00V_0P00V_M40C' 
*** End library_loading (cpu=1.20min, real=1.18min, mem=1030.1M, fe_cpu=1.53min, fe_real=2.53min, fe_mem=2628.3M) ***
#% Begin Load netlist data ... (date=06/10 23:46:35, mem=1925.2M)
*** Begin netlist parsing (mem=2628.3M) ***
Created 1371 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../../dc/TOP/TOP.nl.v'

*** Memory Usage v#2 (Current mem = 2628.266M, initial mem = 828.590M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2628.3M) ***
#% End Load netlist data ... (date=06/10 23:46:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=2167.8M, current mem=2167.8M)
Top level cell is TOP.
Hooked 2742 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell TOP ...
***** UseNewTieNetMode *****.
*** Netlist is unique.
** info: there are 2846 modules.
** info: there are 1493 stdCell insts.
** info: there are 0 insts with no signal pins.

*** Memory Usage v#2 (Current mem = 2809.680M, initial mem = 828.590M) ***

Honor LEF defined pitches for advanced node
Start create_tracks
Extraction setup Started for TopCell TOP 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
Generating auto layer map file.

/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
Generating auto layer map file.

Completed (cpu: 0:00:05.8 real: 0:00:08.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: view_slow_mission
    RC-Corner Name        : rc_slow
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile'
 
 Analysis View: view_fast_mission
    RC-Corner Name        : rc_fast
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile'
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '../../dc/TOP/report/con.sdc' ...
Current (total cpu=0:01:40, real=0:02:43, peak res=3361.5M, current mem=2948.5M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../dc/TOP/report/con.sdc, Line 8).

INFO (CTE): Reading of timing constraints file ../../dc/TOP/report/con.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2963.1M, current mem=2963.1M)
Current (total cpu=0:01:40, real=0:02:43, peak res=3361.5M, current mem=2963.1M)
Total number of combinational cells: 890
Total number of sequential cells: 456
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 25
List of usable buffers: UDB116SVT24_BUF_1 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_24 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_3 UDB116SVT24_BUF_32 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_S_32 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_S_8
Total number of usable buffers: 48
List of unusable buffers: UDB116SVT24_BUF_20 UDB116SVT24_BUF_ECOCT_1 UDB116SVT24_BUF_ECOCT_2 UDB116SVT24_BUF_ECOCT_4
Total number of unusable buffers: 4
List of usable inverters: UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32 UDB116SVT24_INV_4 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_S_10 UDB116SVT24_INV_S_12 UDB116SVT24_INV_S_16 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_20 UDB116SVT24_INV_S_24 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_S_32 UDB116SVT24_INV_S_4 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_S_7 UDB116SVT24_INV_S_8 UDB116SVT24_INV_S_9
Total number of usable inverters: 37
List of unusable inverters: UDB116SVT24_INV_ECOCT_2 UDB116SVT24_INV_ECOCT_1 UDB116SVT24_INV_ECOCT_4
Total number of unusable inverters: 3
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: UDB116SVT24_DEL_L10D250_2 UDB116SVT24_DEL_L10D250_1 UDB116SVT24_DEL_L10D250_4 UDB116SVT24_DEL_L10D250_8 UDB116SVT24_DEL_L10D300_2 UDB116SVT24_DEL_L10D300_1 UDB116SVT24_DEL_L10D300_4 UDB116SVT24_DEL_L10D300_8 UDB116SVT24_DEL_L14D500_2 UDB116SVT24_DEL_L14D500_1 UDB116SVT24_DEL_L14D500_4 UDB116SVT24_DEL_L14D500_8 UDB116SVT24_DEL_L22D1000_2 UDB116SVT24_DEL_L22D1000_1 UDB116SVT24_DEL_L22D1000_4 UDB116SVT24_DEL_L22D1000_8 UDB116SVT24_DEL_L4D50_2 UDB116SVT24_DEL_L4D50_1 UDB116SVT24_DEL_L4D50_4 UDB116SVT24_DEL_L4D50_8 UDB116SVT24_DEL_L4D75_2 UDB116SVT24_DEL_L4D75_1 UDB116SVT24_DEL_L4D75_4 UDB116SVT24_DEL_L4D75_8 UDB116SVT24_DEL_L6D100_2 UDB116SVT24_DEL_L6D100_1 UDB116SVT24_DEL_L6D100_4 UDB116SVT24_DEL_L6D100_8 UDB116SVT24_DEL_L6D125_2 UDB116SVT24_DEL_L6D125_1 UDB116SVT24_DEL_L6D125_4 UDB116SVT24_DEL_L6D125_8 UDB116SVT24_DEL_L6D150_2 UDB116SVT24_DEL_L6D150_1 UDB116SVT24_DEL_L6D150_4 UDB116SVT24_DEL_L6D150_8 UDB116SVT24_DEL_L8D175_2 UDB116SVT24_DEL_L8D175_1 UDB116SVT24_DEL_L8D175_4 UDB116SVT24_DEL_L8D175_8 UDB116SVT24_DEL_L8D200_2 UDB116SVT24_DEL_L8D200_1 UDB116SVT24_DEL_L8D200_4 UDB116SVT24_DEL_L8D200_8
Total number of identified unusable delay cells: 44
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-378            4  The spacing for cell edge type '%s' and ...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
*** Message Summary: 5 warning(s), 0 error(s)

<CMD> setDesignMode -process 22
##  Process: 22            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 22nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
<CMD> setDesignMode -bottomRoutingLayer C1
<CMD> setMultiCpuUsage -localCpu max
<CMD> floorPlan -site GF22_DST -s 55 55 4 4 4 4
The core width changes from 55.000000 to 54.984000 when snapping to grid "PlacementGrid".
The core height changes from 55.000000 to 54.960000 when snapping to grid "PlacementGrid".
**WARN: (IMPFP-4026):	Adjusting core to 'Left' to 3.944000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Right' to 3.944000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.

Honor LEF defined pitches for advanced node
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.

Honor LEF defined pitches for advanced node
Start create_tracks
TRACKS Y 5200 DO 17 STEP 3600 LAYER  LB ;  
TRACKS X 3658 DO 17 STEP 3600 LAYER  LB ;  
TRACKS X 1544 DO 26 STEP 2400 LAYER  QB ;  
TRACKS Y 1600 DO 26 STEP 2400 LAYER  QB ;  
TRACKS Y 1600 DO 26 STEP 2400 LAYER  QA ;  
TRACKS X 1544 DO 26 STEP 2400 LAYER  QA ;  
TRACKS X 74 DO 698 STEP 90 LAYER  JA ;  
TRACKS Y 1300 DO 69 STEP 900 LAYER  JA ;  
TRACKS Y 130 DO 699 STEP 90 LAYER  C5 ;  
TRACKS X 74 DO 698 STEP 90 LAYER  C5 ;  
TRACKS X 74 DO 698 STEP 90 LAYER  C4 ;  
TRACKS Y 130 DO 699 STEP 90 LAYER  C4 ;  
TRACKS Y 130 DO 699 STEP 90 LAYER  C3 ;  
TRACKS X 74 DO 698 STEP 90 LAYER  C3 ;  
TRACKS X 74 DO 698 STEP 90 LAYER  C2 ;  
TRACKS Y 130 DO 699 STEP 90 LAYER  C2 ;  
TRACKS Y 130 DO 699 STEP 90 LAYER  C1 ;  
TRACKS X 74 DO 698 STEP 90 LAYER  C1 ;  
TRACKS X 104 DO 785 STEP 80 LAYER  M2 ;  
TRACKS Y 80 DO 786 STEP 80 LAYER  M2 ;  
TRACKS Y 80 DO 786 STEP 80 LAYER  M1 ;  
TRACKS X 58 DO 542 STEP 116 LAYER  M1 ;  
M1 pitch=116 (min=80) [80 130]  80  116  0  58 
M2 pitch=80 (min=80) [80 140]  80  80  80  80 
M3 pitch=90 (min=90) [90 151]  90  90  0  0 
M4 pitch=90 (min=90) [90 193]  90  90  0  0 
M5 pitch=90 (min=90) [90 153]  90  90  0  0 
M6 pitch=90 (min=90) [90 153]  90  90  0  0 
M7 pitch=90 (min=90) [90 293]  90  90  0  0 
M8 pitch=900 (min=900) [900 1875]  900  -  0  0 
M9 pitch=2400 (min=2400) [2400 3000]  2400  2400  0  0 
M10 pitch=2400 (min=2400) [2400 3600]  2400  2400  0  0 
M11 pitch=3600 (min=3600) [3600 4500]  3600  3600  -  - 
<CMD> editPin -pin {clk rfin rst MOSI CS SCK TX_BY RX i_CONFIG MISO TX_OUT sh_en pkt_rec} -layer 3 -pinDepth 1 -pinWidth 0.1 -side top -spreadType CENTER -unit TRACK -spacing 20
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [13] pins.
editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 4016.9M).
<CMD> editPin -pin {{osc_freq[3]} {osc_freq[2]} {osc_freq[1]} {osc_freq[0]} {arthur[15]} {arthur[14]} {arthur[13]} {arthur[12]} {arthur[11]} {arthur[10]} {arthur[9]} {arthur[8]} {arthur[7]} {arthur[6]} {arthur[5]} {arthur[4]} {arthur[3]} {arthur[2]} {arthur[1]} {arthur[0]}} -layer 3 -pinDepth 1 -pinWidth 0.1 -side bottom -spreadType CENTER -unit TRACK -spacing 20
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [20] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:01.0, mem = 4017.9M).
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd -type pgpin -pin VDD -inst * -verbose
1493 new pwr-pin connections were made to global net 'vdd'.
<CMD> globalNetConnect gnd -type pgpin -pin VSS -inst * -verbose
1493 new gnd-pin connections were made to global net 'gnd'.
<CMD> applyGlobalNets
*** Checked 2 GNC rules.
*** Applying global-net connections...
1493 new pwr-pin connections were made to global net 'vdd'.
1493 new gnd-pin connections were made to global net 'gnd'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> addRing -nets {vdd gnd} -layer {top M1 bottom M1 left M2 right M2} -width 1.0 -spacing 0.4 -offset 0.4
#% Begin addRing (date=06/10 23:46:47, mem=3064.3M)


viaInitial starts at Tue Jun 10 23:46:47 2025
viaInitial ends at Tue Jun 10 23:46:47 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 4017.9M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        4       |       NA       |
|   V1   |        8       |        0       |
|   M2   |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=06/10 23:46:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=3068.3M, current mem=3068.3M)
<CMD> sroute -nets {vdd gnd}
#% Begin sroute (date=06/10 23:46:47, mem=3068.3M)
*** Begin SPECIAL ROUTE on Tue Jun 10 23:46:47 2025 ***
SPECIAL ROUTE ran on directory: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4
SPECIAL ROUTE ran on machine: linrack12.bioeelocal (Linux 4.18.0-553.22.1.el8_10.x86_64 Xeon 2.40Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "vdd gnd"
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1501.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 23 layers, 11 routing layers, 1 overlap layer
Read in 1474 macros, 58 used
Read in 56 components
  56 core components: 56 unplaced, 0 placed, 0 fixed
Read in 33 physical pins
  33 physical pins: 0 unplaced, 33 placed, 0 fixed
Read in 33 nets
Read in 2 special nets, 2 routed
Read in 145 terminals
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (EMS-27):	Message (IMPSR-4305) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the gnd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the gnd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for vdd FollowPin 0 seconds
CPU time for gnd FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 204
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 102
End power routing: cpu: 0:00:00, real: 0:00:01, peak: 1527.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 33 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 306 wires.
ViaGen created 204 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       306      |       NA       |
|   V1   |       204      |        0       |
+--------+----------------+----------------+
#% End sroute (date=06/10 23:46:48, total cpu=0:00:01.1, real=0:00:01.0, peak res=3078.9M, current mem=3078.9M)
<CMD> saveDesign floorplan
#% Begin save design ... (date=06/10 23:46:48, mem=3082.2M)
% Begin Save ccopt configuration ... (date=06/10 23:46:48, mem=3082.2M)
% End Save ccopt configuration ... (date=06/10 23:46:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=3084.4M, current mem=3084.4M)
% Begin Save netlist data ... (date=06/10 23:46:48, mem=3084.5M)
Writing Binary DB to floorplan.dat/vbin/TOP.v.bin in multi-threaded mode...
% End Save netlist data ... (date=06/10 23:46:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=3089.7M, current mem=3089.7M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file floorplan.dat/TOP.route.congmap.gz ...
% Begin Save AAE data ... (date=06/10 23:46:48, mem=3090.3M)
Saving AAE Data ...
% End Save AAE data ... (date=06/10 23:46:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=3091.0M, current mem=3091.0M)
Saving preference file floorplan.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
*info - save blackBox cells to lef file floorplan.dat/TOP.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Saving PG file floorplan.dat/TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Tue Jun 10 23:46:49 2025)
Saving property file floorplan.dat/TOP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4104.7M) ***
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=4104.7M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=4104.7M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving preRoute extracted patterns in file 'floorplan.dat/TOP.techData.gz' ...
Saving preRoute extraction data in directory 'floorplan.dat/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=06/10 23:46:49, mem=3103.8M)
% End Save power constraints data ... (date=06/10 23:46:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=3103.8M, current mem=3103.8M)
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
Generated self-contained design floorplan.dat
lib_fast lib_slow
rc_fast rc_slow
mode_mission
../../dc/TOP/report/con.sdc
#% End save design ... (date=06/10 23:46:50, total cpu=0:00:01.1, real=0:00:02.0, peak res=3105.1M, current mem=3105.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> checkDesign -all
Creating directory checkDesign.
Total CPU(s) requested: 48
Total CPU(s) enabled with current License(s): 8
Current free CPU(s): 8
Additional license(s) checked out: 5 Innovus_CPU_Opt license(s) for 40 CPU(s)
[23:46:53.075442] Periodic Lic check successful
[23:46:53.075497] Feature usage summary:
[23:46:53.075497] Innovus_Impl_System
[23:46:53.075498] Innovus_CPU_Opt
[23:46:53.075499] Innovus_20nm_Opt

Total CPU(s) now enabled: 48
Multithreaded Timing Analysis is initialized with 48 threads

Estimated cell power/ground rail width = 0.075 um

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (EMS-27) Message (NRDB-2135) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
**Info: (IMPSP-2051): cell: "UDB116SVT24_AO2222_0P75" has been colorized, but may have problem!


**Info: (IMPSP-2051): cell: "UDB116SVT24_EN3_1" has been colorized, but may have problem!


**Info: (IMPSP-2051): cell: "UDB116SVT24_EN3_2" has been colorized, but may have problem!


**Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPQ_V3_1" has been colorized, but may have problem!


**Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPQ_V3_2" has been colorized, but may have problem!


**Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPRBQ_F4_6" has been colorized, but may have problem!


**Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPRBQM2SS_DICEY4_4" has been colorized, but may have problem!


Begin checking placement ... (start mem=4075.9M, init mem=5409.8M)
*info: Recommended don't use cell = 0           
*info: Placed = 0             
*info: Unplaced = 1493        
Placement Density:21.07%(632/2998)
Placement Density (including fixed std cells):21.07%(632/2998)
Finished checkPlace (total: cpu=0:00:05.4, real=0:00:05.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=5410.2M)
Design: TOP

------ Design Summary:
Total Standard Cell Number   (cells) : 1493
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 632.04
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 1493
Number of Non-uniquified Insts : 1476
Number of Nets                 : 1516
Average number of Pins per Net : 3.44
Maximum number of Pins in Net  : 281

------ I/O Port summary

Number of Primary I/O Ports    : 33
Number of Input Ports          : 9
Number of Output Ports         : 24
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 0
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 33
**WARN: (IMPREPO-202):	There are 33 Ports connected to core instances.

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 12
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
Number of Input/InOut Floating Pins            : 0
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

**WARN: (IMPREPO-216):	There are 12 Instances with input pins tied together.
Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 0
Number of High Fanout nets (>50)               : 1
**WARN: (IMPREPO-227):	There are 1 High Fanout nets (>50).
**WARN: (IMPREPO-213):	There are 33 I/O Pins connected to Non-IO Insts.
Checking for any assigns in the netlist...
  No assigns found.
Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....

Checking core/die box is on Grid.....

Checking snap rule ......

Checking Row is on grid......

Checking AreaIO row.....
Checking routing blockage.....
Checking components.....
Checking constraints (guide/region/fence).....
Checking groups.....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
 Design check done.
Report saved in file checkDesign/TOP.main.htm.ascii

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
WARNING   NRDB-2135          350  Color conflict in cell %s, layer %s      
WARNING   NRDB-733             2  %s %s in %s %s does not have a physical ...
WARNING   NRIF-95              4  Option setNanoRouteMode -routeTopRouting...
*** Message Summary: 360 warning(s), 0 error(s)

<CMD> check_timing
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=5412.2 CPU=0:00:00.0 REAL=0:00:01.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (48 T). (MEM=3709.71)
Total number of fetched objects 1514
End delay calculation. (MEM=3805.64 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3684.34 CPU=0:00:02.8 REAL=0:00:02.0)
     +------------------------------------------+ 
     |           TIMING CHECK SUMMARY           | 
     |------------------------------------------| 
     |  Warning |      Warning       |  Number  | 
     |          |    Description     |    of    | 
     |          |                    | Warnings | 
     |----------+--------------------+----------| 
     | no_drive | No drive assertion |        9 | 
     +------------------------------------------+ 
<CMD> timeDesign -preplace -prefix preplace_setup -outDir timingReports
Info: The option -ignoreNetLoad is different with the value of internal variable, sync the option -ignoreNetLoad to true based on the value of internal variable.
*** timeDesign #1 [begin] () : totSession cpu/real = 0:01:53.1/0:02:53.4 (0.7), mem = 5186.7M
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
INFO: setAnalysisMode clkSrcPath true -> false
INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=5563.56 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (48 T). (MEM=4280.42)
Total number of fetched objects 1514
End delay calculation. (MEM=4812.28 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4083.16 CPU=0:00:02.3 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:01:57 mem=9245.1M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.712  | 49.712  | 49.827  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

Density: 21.076%
------------------------------------------------------------------
Resetting back High Fanout Nets as non-ideal
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir timingReports
Total CPU time: 4.72 sec
Total Real time: 4.0 sec
Total Memory Usage: 8889.980469 Mbytes
*** timeDesign #1 [finish] () : cpu/real = 0:00:04.4/0:00:03.1 (1.4), totSession cpu/real = 0:01:57.5/0:02:56.5 (0.7), mem = 8890.0M
<CMD> setEndCapMode -bottomEdge UDB116SVT24_CAPT_1
<CMD> setEndCapMode -topEdge UDB116SVT24_CAPB_1
<CMD> setEndCapMode -rightEdge UDB116SVT24_CAPL9_1
<CMD> setEndCapMode -leftEdge UDB116SVT24_CAPR9_1
<CMD> setEndCapMode -rightTopCorner UDB116SVT24_CAPBOUCL9_1
<CMD> setEndCapMode -rightBottomCorner UDB116SVT24_CAPTOUCL9_1
<CMD> setEndCapMode -leftTopCorner UDB116SVT24_CAPBOUCR9_1
<CMD> setEndCapMode -leftBottomCorner UDB116SVT24_CAPTOUCR9_1
<CMD> addEndCap

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*INFO*: Added 1114 triple-well end caps with prefix 'ENDCAP'.
For 1114 new insts, <CMD> addWellTap -cell UDB116SVT24_TAPSS -cellInterval 40 -checkerBoard
skipRow option will be disabled when checkerBoard is set

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
**WARN: (IMPSP-5134):	Setting cellInterval to 39.904 (microns) as a multiple of cell UDB116SVT24_TAPSS's techSite 'GF22_DST' width of 0.116 microns
Type 'man IMPSP-5134' for more detail.
For 202 new insts, Inserted 202 well-taps <UDB116SVT24_TAPSS> cells (prefix WELLTAP).
<CMD> setPlaceMode -place_global_cong_effort high
<CMD> setPlaceMode -place_global_clock_power_driven true
<CMD> setPlaceMode -place_global_clock_power_driven_effort high
<CMD> setPlaceMode -place_detail_check_inst_space_group true
<CMD> setPlaceMode -place_detail_legalization_inst_gap 1
<CMD> setPlaceMode -place_detail_use_diffusion_transition_fill true
<CMD> place_opt_design
#% Begin place_opt_design (date=06/10 23:47:02, mem=4058.6M)
**INFO: User settings:
setDesignMode -bottomRoutingLayer                         C1
setDesignMode -process                                    22
setExtractRCMode -coupling_c_th                           0.1
setExtractRCMode -relative_c_th                           1
setExtractRCMode -total_c_th                              0
setDelayCalMode -enable_high_fanout                       true
setDelayCalMode -engine                                   aae
setDelayCalMode -ignoreNetLoad                            true
setDelayCalMode -socv_accuracy_mode                       low
setPlaceMode -place_detail_check_inst_space_group         true
setPlaceMode -place_detail_dpt_flow                       true
setPlaceMode -place_detail_legalization_inst_gap          1
setPlaceMode -place_detail_use_diffusion_transition_fill  true
setPlaceMode -place_global_clock_power_driven             true
setPlaceMode -place_global_clock_power_driven_effort      high
setPlaceMode -place_global_cong_effort                    high
setAnalysisMode -analysisType                             bcwc
setAnalysisMode -clkSrcPath                               false
setAnalysisMode -clockPropagation                         forcedIdeal

*** place_opt_design #1 [begin] () : totSession cpu/real = 0:01:58.4/0:02:57.2 (0.7), mem = 8911.7M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
Starting place_opt_design V2 flow

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:58.8/0:02:57.6 (0.7), mem = 8912.0M
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 346 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 1316 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 536 (44.8%) nets
3		: 344 (28.8%) nets
4     -	14	: 299 (25.0%) nets
15    -	39	: 15 (1.3%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 2 (0.2%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Scan chains were not defined.
#std cell=2491 (1316 fixed + 1175 movable) #buf cell=0 #inv cell=196 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=1196 #term=4577 #term/net=3.83, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=33
stdCell: 2491 single + 0 double + 0 multi
Total standard cell length = 1.6097 (mm), area = 0.0009 (mm^2)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Average module density = 0.215.
Density for the design = 0.215.
       = stdcell_area 9329 sites (584 um^2) / alloc_area 43326 sites (2714 um^2).
Pin Density = 0.09561.
            = total # of pins 4577 / total area 47874.
Enabling multi-CPU acceleration with 48 CPU(s) for placement
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.039e+03 (4.16e+02 1.62e+03)
              Est.  stn bbox = 2.325e+03 (4.82e+02 1.84e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 9172.3M
Iteration  2: Total net bbox = 2.039e+03 (4.16e+02 1.62e+03)
              Est.  stn bbox = 2.325e+03 (4.82e+02 1.84e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 9172.3M
*** Distribution of endpoint levels
  [0-9]: 376 / 582 = 64.60%
  [10-19]: 160 / 582 = 27.49%
  [20-29]: 30 / 582 = 5.15%
  [30-39]: 6 / 582 = 1.03%
  [40-49]: 2 / 582 = 0.34%
  [50-59]: 1 / 582 = 0.17%
  [60-69]: 1 / 582 = 0.17%
  [70-79]: 1 / 582 = 0.17%
  [80-89]: 1 / 582 = 0.17%
  [90+]: 4 / 582 = 0.69%
Max Level = 109, on sh_sync_inst/avg_interval_reg[0]/D
*** Finished SKP initialization (cpu=0:00:11.0, real=0:00:05.0)***
SKP will use view:
  view_slow_mission
Iteration  3: Total net bbox = 1.967e+03 (4.12e+02 1.56e+03)
              Est.  stn bbox = 2.514e+03 (5.52e+02 1.96e+03)
              cpu = 0:00:11.9 real = 0:00:05.0 mem = 12478.1M
Iteration  4: Total net bbox = 3.490e+03 (1.30e+03 2.19e+03)
              Est.  stn bbox = 4.287e+03 (1.58e+03 2.70e+03)
              cpu = 0:00:00.8 real = 0:00:00.0 mem = 12512.8M
Iteration  5: Total net bbox = 3.490e+03 (1.30e+03 2.19e+03)
              Est.  stn bbox = 4.287e+03 (1.58e+03 2.70e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 12512.8M
Iteration  6: Total net bbox = 4.883e+03 (1.99e+03 2.90e+03)
              Est.  stn bbox = 5.863e+03 (2.39e+03 3.48e+03)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 12990.8M
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 11.67 MB )
Iteration  7: Total net bbox = 5.245e+03 (2.34e+03 2.91e+03)
              Est.  stn bbox = 6.246e+03 (2.75e+03 3.49e+03)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 11998.8M
Iteration  8: Total net bbox = 5.245e+03 (2.34e+03 2.91e+03)
              Est.  stn bbox = 6.246e+03 (2.75e+03 3.49e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 11998.8M
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Iteration  9: Total net bbox = 5.732e+03 (2.60e+03 3.13e+03)
              Est.  stn bbox = 6.777e+03 (3.04e+03 3.74e+03)
              cpu = 0:00:01.6 real = 0:00:01.0 mem = 11998.8M
Iteration 10: Total net bbox = 5.732e+03 (2.60e+03 3.13e+03)
              Est.  stn bbox = 6.777e+03 (3.04e+03 3.74e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 11998.8M
Iteration 11: Total net bbox = 6.014e+03 (2.72e+03 3.30e+03)
              Est.  stn bbox = 7.055e+03 (3.15e+03 3.90e+03)
              cpu = 0:00:01.7 real = 0:00:00.0 mem = 11998.8M
Iteration 12: Total net bbox = 6.014e+03 (2.72e+03 3.30e+03)
              Est.  stn bbox = 7.055e+03 (3.15e+03 3.90e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 11998.8M
Finished Global Placement (cpu=0:00:17.8, real=0:00:08.0, mem=11998.8M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/5
Begin: Reorder Scan Chains
End: Reorder Scan Chains

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:02:18 mem=12766.8M) ***
Total net bbox length = 6.014e+03 (2.717e+03 3.298e+03) (ext = 4.003e+02)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
**WARN: (IMPSP-2041):	Found 2632 fixed insts that could not be colored.
Type 'man IMPSP-2041' for more detail.
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 1175 insts, mean move: 0.32 um, max move: 5.59 um 
	Max move on inst (sh_sync_inst/avg_interval_reg[4]): (25.04, 28.09) --> (27.61, 25.06)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 13502.8MB
Summary Report:
Instances move: 1175 (out of 1175 movable)
Instances flipped: 0
Mean displacement: 0.32 um
Max displacement: 5.59 um (Instance: sh_sync_inst/avg_interval_reg[4]) (25.044, 28.09) -> (27.608, 25.06)
	Length: 19 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_FDPRBQ_V2_1
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 5.636e+03 (2.362e+03 3.273e+03) (ext = 3.890e+02)
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 13502.8MB
*** Finished refinePlace (0:02:18 mem=13502.8M) ***
*** Finished Initial Placement (cpu=0:00:19.1, real=0:00:10.0, mem=13518.8M) ***

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
Active views:
  view_slow_mission
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 843
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 1196 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1196
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1196 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.778080e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C1 ( 3)        88( 2.68%)         9( 0.27%)   ( 2.95%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        88( 0.36%)         9( 0.04%)   ( 0.40%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.48 sec, Real: 0.17 sec, Curr Mem: 13.16 MB )
Early Global Route congestion estimation runtime: 0.17 seconds, mem = 13536.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 485um, number of vias: 853
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1V)             0   1465 
[NR-eGR]  M2  (2H)             0   4255 
[NR-eGR]  C1  (3V)          2621   6083 
[NR-eGR]  C2  (4H)          3102   1447 
[NR-eGR]  C3  (5V)          1649     20 
[NR-eGR]  C4  (6H)             4      0 
[NR-eGR]  C5  (7V)             0      0 
[NR-eGR]  JA  (8H)             0      0 
[NR-eGR]  QA  (9V)             0      0 
[NR-eGR]  QB  (10H)            0      0 
[NR-eGR]  LB  (11V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total         7375  13270 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5636um
[NR-eGR] Total length: 7375um, number of vias: 13270
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Early Global Route wiring runtime: 0.09 seconds, mem = 13536.8M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.8, real=0:00:01.0)***
Tdgp not enabled or already been cleared! skip clearing
**placeDesign ... cpu = 0: 0:21, real = 0: 0:11, mem = 12326.8M **
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:20.7/0:00:11.0 (1.9), totSession cpu/real = 0:02:19.6/0:03:08.6 (0.7), mem = 12326.8M
Enable CTE adjustment.
Enable Layer aware incrSKP.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4715.6M, totSessionCpu=0:02:20 **
GigaOpt running with 48 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:19.6/0:03:08.7 (0.7), mem = 12324.8M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
Info: Using SynthesisEngine executable '/tools/cad/cds/DDI_23.10.000/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:04, real = 0:00:21, mem = 4721.4M, totSessionCpu=0:02:23 **
#optDebug: { P: 22 W: 3195 FE: standard PE: none LDR: 1}
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0

	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[NR-eGR] Started Early Global Route ( Curr Mem: 12.04 MB )
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 12.04 MB )
[NR-eGR] Read rows... (mem=12.0M)
[NR-eGR] Done Read rows (cpu=0.000s, mem=12.0M)

[NR-eGR] Read module constraints... (mem=12.0M)
[NR-eGR] Done Read module constraints (cpu=0.000s, mem=12.0M)

[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 843
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 1196 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1196
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1196 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.815880e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C1 ( 3)        89( 2.71%)        10( 0.30%)   ( 3.01%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        89( 0.37%)        10( 0.04%)   ( 0.41%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 495um, number of vias: 845
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1V)             0   1465 
[NR-eGR]  M2  (2H)             0   4255 
[NR-eGR]  C1  (3V)          2618   6086 
[NR-eGR]  C2  (4H)          3137   1426 
[NR-eGR]  C3  (5V)          1670     24 
[NR-eGR]  C4  (6H)             3      0 
[NR-eGR]  C5  (7V)             0      0 
[NR-eGR]  JA  (8H)             0      0 
[NR-eGR]  QA  (9V)             0      0 
[NR-eGR]  QB  (10H)            0      0 
[NR-eGR]  LB  (11V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total         7429  13256 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5636um
[NR-eGR] Total length: 7429um, number of vias: 13256
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.68 sec, Real: 0.26 sec, Curr Mem: 12.05 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.68 sec, Real: 0.27 sec, Curr Mem: 12.04 MB )
Extraction called for design 'TOP' of instances=2491 and nets=1198 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 12416.895M)

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (48 T). (MEM=5064.48)
Total number of fetched objects 1196
End delay calculation. (MEM=5404.6 CPU=0:00:00.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5404.6 CPU=0:00:01.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:01.0 totSessionCpu=0:02:30 mem=12630.9M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 49.673  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   582   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.346   |      3 (3)       |
|   max_tran     |      1 (2)       |   -0.013   |      1 (2)       |
|   max_fanout   |    111 (111)     |    -276    |    112 (112)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 21.532%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:25, mem = 5118.4M, totSessionCpu=0:02:30 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:11.0/0:00:25.7 (0.4), totSession cpu/real = 0:02:30.6/0:03:34.3 (0.7), mem = 12660.9M
** INFO : this run is activating medium effort placeOptDesign flow

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting optimizing excluded clock nets MEM= 12660.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 12660.9M) ***
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:31.7/0:03:35.1 (0.7), mem = 12628.9M
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!

Footprint cell information for calculating maxBufDist
*info: There are 20 candidate Buffer cells
*info: There are 20 candidate Inverter cells

	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.8/0:00:03.6 (1.1), totSession cpu/real = 0:02:35.5/0:03:38.8 (0.7), mem = 12705.1M
Running new flow changes for HFN
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:35.7/0:03:38.9 (0.7), mem = 12703.1M
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.5 (1.1), totSession cpu/real = 0:02:37.3/0:03:40.4 (0.7), mem = 12722.9M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:37.7/0:03:40.7 (0.7), mem = 12717.9M
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     3|     5|    -0.15|     6|     6|    -0.35|   111|   111|     0|     0|    49.67|     0.00|       0|       0|       0| 21.53%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|   114|   114|     0|     0|    49.65|     0.00|       6|       3|       3| 21.69%| 0:00:01.0| 16301.0M|
|     0|     0|     0.00|     0|     0|     0.00|   114|   114|     0|     0|    49.65|     0.00|       0|       0|       0| 21.69%| 0:00:00.0| 16301.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=16301.0M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:04.4/0:00:03.7 (1.2), totSession cpu/real = 0:02:42.0/0:03:44.4 (0.7), mem = 12995.0M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:22, real = 0:00:36, mem = 5315.9M, totSessionCpu=0:02:42 **

Active setup views:
 view_slow_mission
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:42.4/0:03:44.8 (0.7), mem = 13081.9M


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*info: 1 clock net excluded
*info: 1 ideal net excluded from IPO operation.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+-----------------+---------+---------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View    |Pathgroup|                  End Point                  |
+--------+--------+---------+------------+--------+-----------------+---------+---------------------------------------------+
|   0.000|   0.000|   21.69%|   0:00:00.0|15779.7M|view_slow_mission|       NA| NA                                          |
+--------+--------+---------+------------+--------+-----------------+---------+---------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=15779.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=15779.7M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:06.5/0:00:04.3 (1.5), totSession cpu/real = 0:02:49.0/0:03:49.1 (0.7), mem = 13044.7M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:49.9/0:03:50.0 (0.7), mem = 15235.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 21.69
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   21.69%|        -|   0.000|   0.000|   0:00:00.0|15235.5M|
|   21.69%|        0|   0.000|   0.000|   0:00:00.0|15235.5M|
|   21.69%|        0|   0.000|   0.000|   0:00:00.0|15235.5M|
|   21.69%|        0|   0.000|   0.000|   0:00:00.0|15235.5M|
|   21.68%|        6|   0.000|   0.000|   0:00:01.0|16311.8M|
|   21.68%|        0|   0.000|   0.000|   0:00:00.0|16311.8M|
|   21.68%|        0|   0.000|   0.000|   0:00:00.0|16311.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 21.68
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:03.2) (real = 0:00:03.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.3/0:00:02.4 (1.4), totSession cpu/real = 0:02:53.2/0:03:52.3 (0.7), mem = 16311.8M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=13119.78M, totSessionCpu=0:02:53).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:53.5/0:03:52.6 (0.7), mem = 13119.8M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
Active views:
  view_slow_mission
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 12.71 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 843
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 1205 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1205
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1205 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.797520e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C1 ( 3)        87( 2.65%)        11( 0.33%)   ( 2.98%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        87( 0.36%)        11( 0.05%)   ( 0.40%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.45 sec, Real: 0.17 sec, Curr Mem: 12.71 MB )
Early Global Route congestion estimation runtime: 0.17 seconds, mem = 13121.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   incrNP_iter_start

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Finished SKP initialization (cpu=0:00:03.5, real=0:00:00.0)***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 14.36 MB )
SKP will use view:
  view_slow_mission
Iteration  6: Total net bbox = 4.492e+03 (1.81e+03 2.68e+03)
              Est.  stn bbox = 5.450e+03 (2.21e+03 3.24e+03)
              cpu = 0:00:01.0 real = 0:00:00.0 mem = 15531.1M
Iteration  7: Total net bbox = 4.637e+03 (1.90e+03 2.73e+03)
              Est.  stn bbox = 5.601e+03 (2.31e+03 3.29e+03)
              cpu = 0:00:00.8 real = 0:00:00.0 mem = 15529.1M
Iteration  8: Total net bbox = 5.058e+03 (2.10e+03 2.95e+03)
              Est.  stn bbox = 6.031e+03 (2.51e+03 3.52e+03)
              cpu = 0:00:02.2 real = 0:00:01.0 mem = 15529.1M
Iteration  9: Total net bbox = 5.281e+03 (2.20e+03 3.08e+03)
              Est.  stn bbox = 6.254e+03 (2.60e+03 3.66e+03)
              cpu = 0:00:06.0 real = 0:00:01.0 mem = 15529.1M
Iteration 10: Total net bbox = 5.260e+03 (2.18e+03 3.08e+03)
              Est.  stn bbox = 6.231e+03 (2.57e+03 3.66e+03)
              cpu = 0:00:01.6 real = 0:00:01.0 mem = 15561.1M
Move report: Timing Driven Placement moves 1184 insts, mean move: 2.61 um, max move: 10.50 um 
	Max move on inst (U1555): (18.33, 52.06) --> (23.34, 46.57)

Finished Incremental Placement (cpu=0:00:16.4, real=0:00:05.0, mem=14537.1M)
Begin: Reorder Scan Chains
End: Reorder Scan Chains

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:03:11 mem=14537.1M) ***
Total net bbox length = 5.543e+03 (2.454e+03 3.089e+03) (ext = 4.096e+02)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
**WARN: (IMPSP-2041):	Found 2632 fixed insts that could not be colored.
Type 'man IMPSP-2041' for more detail.
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 1184 insts, mean move: 0.19 um, max move: 3.21 um 
	Max move on inst (FE_DBTC14_n1452): (40.30, 27.61) --> (37.24, 27.76)
	Runtime: CPU: 0:00:02.6 REAL: 0:00:00.0 MEM: 14523.4MB
Summary Report:
Instances move: 1184 (out of 1184 movable)
Instances flipped: 0
Mean displacement: 0.19 um
Max displacement: 3.21 um (Instance: FE_DBTC14_n1452) (40.3, 27.613) -> (37.236, 27.76)
	Length: 2 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_INV_0P75
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 5.225e+03 (2.119e+03 3.106e+03) (ext = 3.995e+02)
Runtime: CPU: 0:00:02.6 REAL: 0:00:00.0 MEM: 14523.4MB
*** Finished refinePlace (0:03:14 mem=14523.4M) ***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 843
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 1205 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1205
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1205 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.229440e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C1 ( 3)       110( 3.35%)        15( 0.46%)   ( 3.81%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       110( 0.45%)        15( 0.06%)   ( 0.51%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.89 sec, Real: 0.22 sec, Curr Mem: 14.04 MB )
Early Global Route congestion estimation runtime: 0.22 seconds, mem = 14537.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 469um, number of vias: 843
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1V)             0   1468 
[NR-eGR]  M2  (2H)             0   4273 
[NR-eGR]  C1  (3V)          2287   5911 
[NR-eGR]  C2  (4H)          2794   1704 
[NR-eGR]  C3  (5V)          1728     25 
[NR-eGR]  C4  (6H)            16      0 
[NR-eGR]  C5  (7V)             0      0 
[NR-eGR]  JA  (8H)             0      0 
[NR-eGR]  QA  (9V)             0      0 
[NR-eGR]  QB  (10H)            0      0 
[NR-eGR]  LB  (11V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total         6825  13381 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5225um
[NR-eGR] Total length: 6825um, number of vias: 13381
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Early Global Route wiring runtime: 0.09 seconds, mem = 14537.4M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:21.8, real=0:00:06.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=13369.4M)
Extraction called for design 'TOP' of instances=2500 and nets=1207 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 13369.395M)
**optDesign ... cpu = 0:00:56, real = 0:00:50, mem = 5105.0M, totSessionCpu=0:03:15 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (48 T). (MEM=5383.09)
Total number of fetched objects 1205
End delay calculation. (MEM=5667.23 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5667.23 CPU=0:00:00.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:01.0 totSessionCpu=0:03:17 mem=13489.6M)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:24.2/0:00:07.6 (3.2), totSession cpu/real = 0:03:17.7/0:04:00.2 (0.8), mem = 13497.6M
Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:19.1/0:04:00.9 (0.8), mem = 15731.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 21.68
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   21.68%|        -|   0.000|   0.000|   0:00:00.0|15746.5M|
|   21.68%|        0|   0.000|   0.000|   0:00:00.0|15796.5M|
|   21.68%|        0|   0.000|   0.000|   0:00:00.0|15796.5M|
|   21.65%|        3|   0.000|   0.000|   0:00:00.0|16277.8M|
|   21.65%|        0|   0.000|   0.000|   0:00:00.0|16277.8M|
|   21.65%|        0|   0.000|   0.000|   0:00:00.0|16277.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 21.65
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
*** Finished re-routing un-routed nets (16277.8M) ***


*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=16279.8M) ***
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.3/0:00:00.9 (1.4), totSession cpu/real = 0:03:20.4/0:04:01.8 (0.8), mem = 16279.8M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=13608.82M, totSessionCpu=0:03:20).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:20.6/0:04:02.1 (0.8), mem = 13608.8M
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|   114|   114|     0|     0|    49.57|     0.00|       0|       0|       0| 21.65%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|   114|   114|     0|     0|    49.57|     0.00|       0|       0|       0| 21.65%| 0:00:00.0| 15849.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=15849.6M) ***

*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:01.7/0:00:01.5 (1.2), totSession cpu/real = 0:03:22.3/0:04:03.6 (0.8), mem = 13619.6M
End: GigaOpt postEco DRV Optimization
**WARN: (IMPOPT-7329):	Skipping refinePlace due to user configuration.
Register exp ratio and priority group on 0 nets on 1205 nets : 

Active setup views:
 view_slow_mission
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'TOP' of instances=2500 and nets=1207 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Grid density data update skipped
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 13399.957M)
Skewing Data Summary (End_of_FINAL)

Skew summary for view view_slow_mission:
* Accumulated skew : count = 0

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (48 T). (MEM=5498.47)
Total number of fetched objects 1205
End delay calculation. (MEM=5786.36 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5786.36 CPU=0:00:00.7 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:01.0 totSessionCpu=0:03:25 mem=13614.5M)
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:06, real = 0:00:56, mem = 5545.0M, totSessionCpu=0:03:25 **


------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.574  | 49.710  | 49.574  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    114 (114)     |    -71     |    115 (115)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 21.654%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Begin: Collecting metrics
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   49.673 |           |        0 |       21.53 |            |              | 0:00:02  |       12667 |    1 |   3 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:04  |       12703 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:02  |       12718 |      |     |
| drv_fixing_2            |     0.000 |   49.650 |         0 |        0 |       21.69 |            |              | 0:00:04  |       12993 |    0 |   0 |
| global_opt              |           |   49.650 |           |        0 |       21.69 |            |              | 0:00:05  |       13043 |      |     |
| area_reclaiming         |     0.000 |   49.569 |         0 |        0 |       21.68 |            |              | 0:00:03  |       13120 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:07  |       13498 |      |     |
| area_reclaiming_2       |    49.710 |   49.575 |         0 |        0 |       21.65 |            |              | 0:00:01  |       13609 |      |     |
| drv_eco_fixing          |    49.710 |   49.575 |         0 |        0 |       21.65 |            |              | 0:00:02  |       13616 |    0 |   0 |
| final_summary           |    49.710 |   49.574 |           |        0 |       21.65 |            |              | 0:00:03  |       13652 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:01:07, real = 0:00:59, mem = 5565.2M, totSessionCpu=0:03:27 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_prects
Info: final physical memory for 49 CRR processes is 2055.87MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Disable CTE adjustment.
Disable Layer aware incrSKP.
**place_opt_design ... cpu = 0:01:32, real = 0:01:44, mem = 13557.8M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-2041           2  Found %d fixed insts that could not be c...
WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
*** Message Summary: 3 warning(s), 0 error(s)

*** place_opt_design #1 [finish] () : cpu/real = 0:01:32.4/0:01:44.5 (0.9), totSession cpu/real = 0:03:30.8/0:04:41.7 (0.7), mem = 13557.8M
#% End place_opt_design (date=06/10 23:48:47, total cpu=0:01:32, real=0:01:45, peak res=6090.1M, current mem=5445.6M)
<CMD> checkPlace

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin checking placement ... (start mem=13557.8M, init mem=13557.8M)
*info: Placed = 2500           (Fixed = 1316)
*info: Unplaced = 0           
Placement Density:21.65%(587/2713)
Placement Density (including fixed std cells):29.09%(872/2998)
Finished checkPlace (total: cpu=0:00:01.0, real=0:00:01.0; vio checks: cpu=0:00:00.2, real=0:00:01.0; mem=13525.8M)
<CMD> reportCongestion -overflow
Usage: (3.4%H 4.2%V) = (3.197e+03um 5.219e+03um) = (2960 4832)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	4	 0.11%	0	 0.00%
  2:	55	 1.58%	0	 0.00%
  3:	0	 0.00%	59	 1.69%
  5:	3422	98.31%	3422	98.31%
<CMD> timeDesign -preCTS -prefix preCTS_setup -outDir timingReports
*** timeDesign #2 [begin] () : totSession cpu/real = 0:03:31.9/0:04:42.3 (0.8), mem = 13525.8M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=13525.8M)


------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.574  | 49.710  | 49.574  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    114 (114)     |    -71     |    115 (115)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 21.654%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.36 sec
Total Real time: 2.0 sec
Total Memory Usage: 13568.527344 Mbytes
*** timeDesign #2 [finish] () : cpu/real = 0:00:01.3/0:00:02.5 (0.5), totSession cpu/real = 0:03:33.2/0:04:44.7 (0.7), mem = 13568.5M
<CMD> timeDesign -preCTS -hold -prefix preCTS_hold -outDir timingReports
*** timeDesign #3 [begin] () : totSession cpu/real = 0:03:33.2/0:04:44.7 (0.7), mem = 13568.5M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=13364.0M)

OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (48 T). (MEM=5557.58)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 1205
End delay calculation. (MEM=5827.01 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5827.01 CPU=0:00:00.7 REAL=0:00:00.0)
Turning on fast DC mode.
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:00.0 totSessionCpu=0:03:35 mem=13746.5M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.098  | -0.069  | -0.098  |
|           TNS (ns):| -12.880 | -12.388 | -1.377  |
|    Violating Paths:|   279   |   275   |   29    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

Density: 21.654%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 2.4 sec
Total Real time: 1.0 sec
Total Memory Usage: 13482.386719 Mbytes
*** timeDesign #3 [finish] () : cpu/real = 0:00:02.4/0:00:01.3 (1.9), totSession cpu/real = 0:03:35.6/0:04:46.0 (0.8), mem = 13482.4M
<CMD> setDesignMode -powerEffort high
<CMD> setOptMode -leakageToDynamicRatio 0.5
<CMD> optPower -preCTS
*** optPower #1 [begin] () : totSession cpu/real = 0:03:35.6/0:04:46.0 (0.8), mem = 13482.4M
GigaOpt running with 48 threads.
**WARN: (IMPOPT-3802):	The optPower command does not support the distributed mode: running the simple multithreaded mode.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (48 T). (MEM=5608.47)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
Total number of fetched objects 1205
End delay calculation. (MEM=5901.12 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5901.12 CPU=0:00:00.8 REAL=0:00:00.0)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
**INFO: No dynamic/leakage power view specified, setting up the setup view "view_slow_mission" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

clk(10MHz) 
Starting Levelizing
2025-Jun-10 23:48:53 (2025-Jun-11 03:48:53 GMT)
2025-Jun-10 23:48:53 (2025-Jun-11 03:48:53 GMT): 10%
2025-Jun-10 23:48:53 (2025-Jun-11 03:48:53 GMT): 20%
2025-Jun-10 23:48:53 (2025-Jun-11 03:48:53 GMT): 30%
2025-Jun-10 23:48:53 (2025-Jun-11 03:48:53 GMT): 40%
2025-Jun-10 23:48:53 (2025-Jun-11 03:48:53 GMT): 50%
2025-Jun-10 23:48:53 (2025-Jun-11 03:48:53 GMT): 60%
2025-Jun-10 23:48:53 (2025-Jun-11 03:48:53 GMT): 70%
2025-Jun-10 23:48:53 (2025-Jun-11 03:48:53 GMT): 80%
2025-Jun-10 23:48:53 (2025-Jun-11 03:48:53 GMT): 90%

Finished Levelizing
2025-Jun-10 23:48:53 (2025-Jun-11 03:48:53 GMT)

Starting Activity Propagation
2025-Jun-10 23:48:53 (2025-Jun-11 03:48:53 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Jun-10 23:48:53 (2025-Jun-11 03:48:53 GMT): 10%
2025-Jun-10 23:48:53 (2025-Jun-11 03:48:53 GMT): 20%

Finished Activity Propagation
2025-Jun-10 23:48:53 (2025-Jun-11 03:48:53 GMT)
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 7855.1M, totSessionCpu=0:10:45 **


------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 49.574  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   582   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    114 (114)     |    -71     |    115 (115)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 21.654%
------------------------------------------------------------------
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.

 Design has 1196 nets in selected transition density range, driven by 122 HVT insts, 0 MVT insts and 1074 LVT insts

Begin: Power Optimization
env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4

Power Net Detected:
        Voltage	    Name
             0V	    gnd
          0.72V	    vdd
Using Power View: view_slow_mission.

Begin Power Analysis

             0V	    gnd
          0.72V	    vdd

Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=7928.17MB/18882.84MB/7928.29MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=7928.29MB/18882.84MB/7928.29MB)

Begin Processing Timing Window Data for Power Calculation

clk(10MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=7928.29MB/18882.84MB/7928.29MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=7928.29MB/18882.84MB/7928.29MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Jun-10 23:50:21 (2025-Jun-11 03:50:21 GMT)
2025-Jun-10 23:50:21 (2025-Jun-11 03:50:21 GMT): 10%
2025-Jun-10 23:50:21 (2025-Jun-11 03:50:21 GMT): 20%

Finished Activity Propagation
2025-Jun-10 23:50:21 (2025-Jun-11 03:50:21 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=7928.36MB/18882.84MB/7928.36MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Jun-10 23:50:21 (2025-Jun-11 03:50:21 GMT)
** WARN:  (VOLTUS_POWR-2047): The power pin of the following cells is unable to make a connection with the external/physical rail for the cell instance in the design. Check that the PG pin name given in the .lib file is consistent with the PG pin name in the LEF file, and that the connections of the PG pin in .lib to the external rail have been specified. The power will be assigned to the default rail instead of the actual rail.

POWER LEVEL         CELL                              INSTANCE
VNW_P               UDB116SVT24_INV_18                FE_OFC8_sh_en
VNW_P               UDB116SVT24_INV_0P75              FE_OFC7_sh_en
VNW_P               UDB116SVT24_BUF_1P5               FE_OFC5_i_CONFIG
VNW_P               UDB116SVT24_BUF_2                 FE_OFC3_rst
VNW_P               UDB116SVT24_FDPQ_V2_3             \fsm_sync_inst/state_pos_reg 
VNW_P               UDB116SVT24_FDNQ_V2_1             \fsm_sync_inst/state_neg_reg 
VNW_P               UDB116SVT24_FDPRBQ_V2_1           \sh_sync_inst/interval_sum_reg[15] 
VNW_P               UDB116SVT24_FDPSBQ_1              \sh_sync_inst/sh_en_done_reg 
VNW_P               UDB116SVT24_ADDF_V1_1             \intadd_0/U2 
VNW_P               UDB116SVT24_FDPCBQ_1              \fsm_sync_inst/sh_en_prev_reg 
2025-Jun-10 23:50:22 (2025-Jun-11 03:50:22 GMT): 10%
2025-Jun-10 23:50:22 (2025-Jun-11 03:50:22 GMT): 20%
2025-Jun-10 23:50:22 (2025-Jun-11 03:50:22 GMT): 30%
2025-Jun-10 23:50:22 (2025-Jun-11 03:50:22 GMT): 40%
2025-Jun-10 23:50:22 (2025-Jun-11 03:50:22 GMT): 50%
2025-Jun-10 23:50:22 (2025-Jun-11 03:50:22 GMT): 60%
2025-Jun-10 23:50:22 (2025-Jun-11 03:50:22 GMT): 70%
2025-Jun-10 23:50:22 (2025-Jun-11 03:50:22 GMT): 80%
2025-Jun-10 23:50:22 (2025-Jun-11 03:50:22 GMT): 90%

Finished Calculating power
2025-Jun-10 23:50:22 (2025-Jun-11 03:50:22 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:02, real=0:00:00, mem(process/total/peak)=7969.97MB/19080.87MB/7969.97MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=7969.97MB/19080.87MB/7969.97MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=7969.97MB/19080.87MB/7969.97MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:00, mem(process/total/peak)=7969.97MB/19080.87MB/7969.97MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=7970.08MB/19080.87MB/7970.08MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Jun-10 23:50:22 (2025-Jun-11 03:50:22 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: TOP
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00562635 	    8.4375%
Total Switching Power:       0.00349225 	    5.2371%
Total Leakage Power:         0.05756432 	   86.3254%
Total Power:                 0.06668292
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.004985   0.0009277     0.03487     0.04078       61.16
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                  0.0006418    0.002565      0.0227      0.0259       38.84
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                           0.005626    0.003492     0.05756     0.06668         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
vdd                      0.72   0.005626    0.003492     0.05756     0.06668         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                     U1064 (UDB116SVT24_INV_32):          0.00101
*              Highest Leakage Power:                     U1064 (UDB116SVT24_INV_32):        0.0004841
*                Total Cap:      6.52177e-12 F
*                Total instances in design:  1184
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=7970.63MB/19080.87MB/7970.63MB)



**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
OptDebug: Start of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.575|0.000|
|reg2reg   |49.710|0.000|
|HEPG      |49.710|0.000|
|All Paths |49.575|0.000|
+----------+------+-----+

Begin: Core Power Optimization
*** PowerOpt #1 [begin] (optPower #1) : totSession cpu/real = 0:10:53.4/0:06:20.1 (1.7), mem = 20099.0M
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
(I,S,L,T): view_slow_mission: 0.00573699, 0.00426599, 0.0571164, 0.0671194
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 21.65
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   21.65%|        -|   0.000|   0.000|   0:00:00.0|20294.3M|
|   21.63%|       29|   0.000|   0.000|   0:00:00.0|21417.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 21.63
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
Info : Out of 456 seq cells, 0 cells are internal dont use, and 67 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:03.8) (real = 0:00:02.0) **
(I,S,L,T): view_slow_mission: 0.00573313, 0.00426205, 0.0568967, 0.0668918
*** PowerOpt #1 [finish] (optPower #1) : cpu/real = 0:00:03.8/0:00:02.1 (1.8), totSession cpu/real = 0:10:57.3/0:06:22.2 (1.7), mem = 21417.6M
Checking setup slack degradation ...
env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4
Using Power View: view_slow_mission.

Begin Power Analysis

             0V	    gnd
          0.72V	    vdd
Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=10119.40MB/23000.29MB/10119.40MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=10119.40MB/23000.29MB/10119.40MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=10119.40MB/23000.29MB/10119.40MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=10119.40MB/23000.29MB/10119.40MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Jun-10 23:50:28 (2025-Jun-11 03:50:28 GMT)
2025-Jun-10 23:50:28 (2025-Jun-11 03:50:28 GMT): 10%
2025-Jun-10 23:50:28 (2025-Jun-11 03:50:28 GMT): 20%
2025-Jun-10 23:50:28 (2025-Jun-11 03:50:28 GMT): 30%
2025-Jun-10 23:50:28 (2025-Jun-11 03:50:28 GMT): 40%
2025-Jun-10 23:50:28 (2025-Jun-11 03:50:28 GMT): 50%
2025-Jun-10 23:50:28 (2025-Jun-11 03:50:28 GMT): 60%
2025-Jun-10 23:50:28 (2025-Jun-11 03:50:28 GMT): 70%
2025-Jun-10 23:50:28 (2025-Jun-11 03:50:28 GMT): 80%
2025-Jun-10 23:50:28 (2025-Jun-11 03:50:28 GMT): 90%

Finished Levelizing
2025-Jun-10 23:50:28 (2025-Jun-11 03:50:28 GMT)

Starting Activity Propagation
2025-Jun-10 23:50:28 (2025-Jun-11 03:50:28 GMT)
2025-Jun-10 23:50:28 (2025-Jun-11 03:50:28 GMT): 10%
2025-Jun-10 23:50:28 (2025-Jun-11 03:50:28 GMT): 20%

Finished Activity Propagation
2025-Jun-10 23:50:28 (2025-Jun-11 03:50:28 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=10119.42MB/23000.29MB/10119.42MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Jun-10 23:50:28 (2025-Jun-11 03:50:28 GMT)
2025-Jun-10 23:50:28 (2025-Jun-11 03:50:28 GMT): 10%
2025-Jun-10 23:50:28 (2025-Jun-11 03:50:28 GMT): 20%
2025-Jun-10 23:50:28 (2025-Jun-11 03:50:28 GMT): 30%
2025-Jun-10 23:50:28 (2025-Jun-11 03:50:28 GMT): 40%
2025-Jun-10 23:50:28 (2025-Jun-11 03:50:28 GMT): 50%
2025-Jun-10 23:50:28 (2025-Jun-11 03:50:28 GMT): 60%
2025-Jun-10 23:50:28 (2025-Jun-11 03:50:28 GMT): 70%
2025-Jun-10 23:50:28 (2025-Jun-11 03:50:28 GMT): 80%
2025-Jun-10 23:50:28 (2025-Jun-11 03:50:28 GMT): 90%

Finished Calculating power
2025-Jun-10 23:50:28 (2025-Jun-11 03:50:28 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=10130.36MB/23198.33MB/10130.36MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=10130.36MB/23198.33MB/10130.36MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=10130.36MB/23198.33MB/10130.36MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=10130.36MB/23198.33MB/10130.36MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=10130.36MB/23198.33MB/10130.36MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Jun-10 23:50:28 (2025-Jun-11 03:50:28 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: TOP
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00562161 	    8.4609%
Total Switching Power:       0.00348831 	    5.2501%
Total Leakage Power:         0.05733233 	   86.2890%
Total Power:                 0.06644224
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.004985   0.0009273     0.03487     0.04078       61.38
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                  0.0006369    0.002561     0.02246     0.02566       38.62
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                           0.005622    0.003488     0.05733     0.06644         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
vdd                      0.72   0.005622    0.003488     0.05733     0.06644         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                     U1064 (UDB116SVT24_INV_24):        0.0008928
*              Highest Leakage Power:                     U1064 (UDB116SVT24_INV_24):         0.000369
*                Total Cap:      6.51414e-12 F
*                Total instances in design:  1184
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=10130.44MB/23198.33MB/10130.44MB)

OptDebug: End of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.575|0.000|
|reg2reg   |49.710|0.000|
|HEPG      |49.710|0.000|
|All Paths |49.575|0.000|
+----------+------+-----+

End: Power Optimization (cpu=0:00:05, real=0:00:03, mem=18314.56M, totSessionCpu=0:10:59).


------------------------------------------------------------------
         After Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.574  | 49.710  | 49.574  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    114 (114)     |    -71     |    115 (115)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 21.627%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:08, mem = 9913.8M, totSessionCpu=0:10:59 **
OPTC: user 20.0
** Finished Power Reclaim Optimization (cpu = 0:07:24) (real = 0:01:38) **
*** optPower #1 [finish] () : cpu/real = 0:07:24.4/0:01:37.4 (4.6), totSession cpu/real = 0:11:00.0/0:06:23.4 (1.7), mem = 18318.7M
<CMD> saveDesign preCTS
#% Begin save design ... (date=06/10 23:50:29, mem=9695.3M)
% Begin Save ccopt configuration ... (date=06/10 23:50:29, mem=9695.3M)
% End Save ccopt configuration ... (date=06/10 23:50:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=9695.3M, current mem=9695.1M)
% Begin Save netlist data ... (date=06/10 23:50:29, mem=9695.3M)
Writing Binary DB to preCTS.dat/vbin/TOP.v.bin in multi-threaded mode...
% End Save netlist data ... (date=06/10 23:50:29, total cpu=0:00:00.2, real=0:00:00.0, peak res=9698.3M, current mem=9698.3M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file preCTS.dat/TOP.route.congmap.gz ...
% Begin Save AAE data ... (date=06/10 23:50:29, mem=9698.8M)
Saving AAE Data ...
% End Save AAE data ... (date=06/10 23:50:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=9698.8M, current mem=9697.8M)
Saving preference file preCTS.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
*info - save blackBox cells to lef file preCTS.dat/TOP.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Saving PG file preCTS.dat/TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Tue Jun 10 23:50:30 2025)
Save Adaptive View Pruning View Names to Binary file
Saving property file preCTS.dat/TOP.prop
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=18355.3M) ***
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=18355.3M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=18355.3M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving rc congestion map preCTS.dat/TOP.congmap.gz ...
Saving preRoute extracted patterns in file 'preCTS.dat/TOP.techData.gz' ...
Saving preRoute extraction data in directory 'preCTS.dat/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=06/10 23:50:31, mem=9699.2M)
% End Save power constraints data ... (date=06/10 23:50:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=9699.2M, current mem=9699.2M)
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
Generated self-contained design preCTS.dat
lib_fast lib_slow
rc_fast rc_slow
mode_mission
../../dc/TOP/report/con.sdc
#% End save design ... (date=06/10 23:50:32, total cpu=0:00:01.5, real=0:00:03.0, peak res=9699.2M, current mem=9698.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setOptMode -holdTargetSlack 0.050
<CMD> clock_opt_design
*** clock_opt_design #1 [begin] () : totSession cpu/real = 0:11:01.6/0:06:26.6 (1.7), mem = 18309.3M
**INFO: User's settings:
setOptMode -opt_view_pruning_hold_views_active_list            { view_fast_mission }
setOptMode -opt_view_pruning_setup_views_active_list           { view_slow_mission }
setOptMode -opt_view_pruning_setup_views_persistent_list       { view_slow_mission}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { view_slow_mission}
setOptMode -opt_drv_margin                                     0
setOptMode -opt_exp_pre_route_auto_flow_update                 true
setOptMode -opt_drv                                            true
setOptMode -opt_hold_target_slack                              0.05
setOptMode -opt_leakage_to_dynamic_ratio                       0.5
setOptMode -opt_resize_flip_flops                              true
setOptMode -opt_setup_target_slack                             0

Hard fence disabled

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:11:02 mem=18309.3M) ***

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer

Starting Small incrNP...
Density distribution unevenness ratio = 52.024%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=18309.3M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 18309.3MB
Summary Report:
Instances move: 0 (out of 1184 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 18309.3MB
*** Finished refinePlace (0:11:02 mem=18309.3M) ***
ccopt_args: 
Turning off fast DC mode.
Runtime...
(clock_opt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(clock_opt_design): Checking analysis view for power/activity...
(clock_opt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): mode_mission
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 280 sinks and 0 clock gates.
Extracting original clock gating for clk done.
The skew group clk/mode_mission was created. It contains 280 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
Updating ideal nets and annotations...
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:00.2 real=0:00:00.2)
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin checking placement ... (start mem=18297.8M, init mem=18297.8M)
*info: Placed = 2500           (Fixed = 1316)
*info: Unplaced = 0           
Placement Density:21.62%(586/2713)
Placement Density (including fixed std cells):29.07%(871/2998)
Finished checkPlace (total: cpu=0:00:01.3, real=0:00:00.0; vio checks: cpu=0:00:01.2, real=0:00:00.0; mem=18265.8M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:01.3 real=0:00:00.3)
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * There are 2 clocks in propagated mode.

Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
No differences between SDC and CTS ideal net status found.
No differences between SDC and CTS transition time annotations found.
No differences between SDC and CTS delay annotations found.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Found 1 ideal nets, 1 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:01.5 real=0:00:00.5)
CCOpt::Phase::Initialization done. (took cpu=0:00:01.5 real=0:00:00.5)

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
             0V	    gnd
          0.72V	    vdd

Starting Activity Propagation
2025-Jun-10 23:50:34 (2025-Jun-11 03:50:34 GMT)
2025-Jun-10 23:50:34 (2025-Jun-11 03:50:34 GMT): 10%
2025-Jun-10 23:50:34 (2025-Jun-11 03:50:34 GMT): 20%

Finished Activity Propagation
2025-Jun-10 23:50:34 (2025-Jun-11 03:50:34 GMT)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:11:06.0/0:06:29.5 (1.7), mem = 19473.8M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 280 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 280 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 843
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 1205 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1205
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1205 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.228360e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C1 ( 3)       110( 3.35%)        15( 0.46%)   ( 3.81%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       110( 0.45%)        15( 0.06%)   ( 0.51%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 469um, number of vias: 843
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1V)             0   1468 
[NR-eGR]  M2  (2H)             0   4273 
[NR-eGR]  C1  (3V)          2287   5911 
[NR-eGR]  C2  (4H)          2795   1704 
[NR-eGR]  C3  (5V)          1728     25 
[NR-eGR]  C4  (6H)            16      0 
[NR-eGR]  C5  (7V)             0      0 
[NR-eGR]  JA  (8H)             0      0 
[NR-eGR]  QA  (9V)             0      0 
[NR-eGR]  QB  (10H)            0      0 
[NR-eGR]  LB  (11V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total         6826  13381 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5226um
[NR-eGR] Total length: 6826um, number of vias: 13381
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.74 sec, Real: 0.29 sec, Curr Mem: 18.75 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.74 sec, Real: 0.30 sec, Curr Mem: 18.75 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.8 real=0:00:00.3)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.4 real=0:00:00.3)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[PSP]    Load db... (mem=18.7M)
[PSP]    Read data from FE... (mem=18.7M)
[PSP]    Read rows... (mem=18.7M)
[PSP]    Done Read rows (cpu=0.000s, mem=18.7M)

[PSP]    Done Read data from FE (cpu=0.003s, mem=18.7M)

[PSP]    Done Load db (cpu=0.003s, mem=18.7M)

[PSP]    Constructing placeable region... (mem=18.7M)
[PSP]    Compute region effective width... (mem=18.7M)
[PSP]    Done Compute region effective width (cpu=0.000s, mem=18.7M)

[PSP]    Done Constructing placeable region (cpu=0.001s, mem=18.7M)

Legalization setup done. (took cpu=0:00:00.7 real=0:00:00.6)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
    source_max_capacitance is set for at least one object
    target_max_trans_sdc is set for at least one object
  Private non-default CCOpt properties:
    cloning_copy_activity: 1 (default: false)
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
Route type trimming info:
  No route type modifications were made.
Library trimming buffers in power domain auto-default and half-corner dc_slow:setup.late removed 21 of 39 cells
Original list had 39 cells:
UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_12 UDB116SVT24_BUF_10 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_3 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_2 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 
New trimmed list has 18 cells:
UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12 UDB116SVT24_BUF_10 UDB116SVT24_BUF_9 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_4 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1 
Library trimming inverters in power domain auto-default and half-corner dc_slow:setup.late removed 1 of 18 cells
Original list had 18 cells:
UDB116SVT24_INV_32 UDB116SVT24_INV_24 UDB116SVT24_INV_20 UDB116SVT24_INV_18 UDB116SVT24_INV_16 UDB116SVT24_INV_15 UDB116SVT24_INV_12 UDB116SVT24_INV_10 UDB116SVT24_INV_9 UDB116SVT24_INV_8 UDB116SVT24_INV_6 UDB116SVT24_INV_5 UDB116SVT24_INV_4 UDB116SVT24_INV_3 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 
New trimmed list has 17 cells:
UDB116SVT24_INV_32 UDB116SVT24_INV_24 UDB116SVT24_INV_20 UDB116SVT24_INV_18 UDB116SVT24_INV_16 UDB116SVT24_INV_15 UDB116SVT24_INV_12 UDB116SVT24_INV_10 UDB116SVT24_INV_9 UDB116SVT24_INV_8 UDB116SVT24_INV_6 UDB116SVT24_INV_5 UDB116SVT24_INV_4 UDB116SVT24_INV_3 UDB116SVT24_INV_2 UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 
**WARN: (IMPCCOPT-2431):	Found 281 pin(s) with annotated transitions for the delay corner 'dc_slow' that are connected to non-ideal or non-dont_touch nets. These pins will be excluded from transition time design rule violation checking in this delay corner.
Type 'man IMPCCOPT-2431' for more detail.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    source_max_capacitance: 0.005 (default: auto)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12 UDB116SVT24_BUF_10 UDB116SVT24_BUF_9 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_4 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1
  Inverters:   UDB116SVT24_INV_32 UDB116SVT24_INV_24 UDB116SVT24_INV_20 UDB116SVT24_INV_18 UDB116SVT24_INV_16 UDB116SVT24_INV_15 UDB116SVT24_INV_12 UDB116SVT24_INV_10 UDB116SVT24_INV_9 UDB116SVT24_INV_8 UDB116SVT24_INV_6 UDB116SVT24_INV_5 UDB116SVT24_INV_4 UDB116SVT24_INV_3 UDB116SVT24_INV_2 UDB116SVT24_INV_1 UDB116SVT24_INV_0P75
  Clock gates: UDB116SVT24_CKGTPLT_V7_24 UDB116SVT24_CKGTPLT_V7_16 UDB116SVT24_CKGTPLT_V5_16 UDB116SVT24_CKGTPLT_V5_13 UDB116SVT24_CKGTPLT_V7_12 UDB116SVT24_CKGTPLT_V5_12 UDB116SVT24_CKGTPLT_V5_11 UDB116SVT24_CKGTPLT_V5_9 UDB116SVT24_CKGTPLT_V7_8 UDB116SVT24_CKGTPLT_V5_8 UDB116SVT24_CKGTPLT_V8_8 UDB116SVT24_CKGTPLT_V5_7 UDB116SVT24_CKGTPLT_V7_6 UDB116SVT24_CKGTPLT_V5_6 UDB116SVT24_CKGTPLT_V5_5 UDB116SVT24_CKGTPLT_V7_4 UDB116SVT24_CKGTPLT_V5_4 UDB116SVT24_CKGTPLT_V8_4 UDB116SVT24_CKGTPLT_V5_3P5 UDB116SVT24_CKGTPLT_V7_3 UDB116SVT24_CKGTPLT_V5_3 UDB116SVT24_CKGTPLT_V5_2P5 UDB116SVT24_CKGTPLT_V5_2 UDB116SVT24_CKGTPLT_V7_2 UDB116SVT24_CKGTPLT_V8_2 UDB116SVT24_CKGTPLT_V5_1P75 UDB116SVT24_CKGTPLT_V5_1P5 UDB116SVT24_CKGTPLT_V7_1 UDB116SVT24_CKGTPLT_V5_1 UDB116SVT24_CKGTPLT_V8_1 UDB116SVT24_CKGTPLT_V5_0P75
  Unblocked area available for placement of any clock cells in power_domain auto-default: 2856.384um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: C2/C1; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: C2/C1; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: C2/C1; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner dc_slow:setup, late and power domain auto-default:
  Slew time target (leaf):    0.060ns
  Slew time target (trunk):   0.060ns
  Slew time target (top):     0.060ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.030ns
  Buffer max distance: 253.914um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:UDB116SVT24_BUF_24, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=239.728um, saturatedSlew=0.052ns, speed=4506.165um per ns, cellArea=9.668um^2 per 1000um}
  Inverter  : {lib_cell:UDB116SVT24_INV_20, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=160.919um, saturatedSlew=0.038ns, speed=5149.408um per ns, cellArea=8.175um^2 per 1000um}
  Clock gate: {lib_cell:UDB116SVT24_CKGTPLT_V7_16, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=226.134um, saturatedSlew=0.052ns, speed=3595.135um per ns, cellArea=12.742um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/mode_mission:
 Created from constraint modes: {[]}
  Sources:                     pin clk
  Total number of sinks:       280
  Delay constrained sinks:     280
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner dc_slow:setup.late:
  Skew target:                 0.030ns
Primary reporting skew groups are:
skew_group clk/mode_mission with 280 clock sinks


Constraint summary
==================

Transition constraints are active in the following delay corners:

dc_slow:setup.late

Cap constraints are active in the following delay corners:

dc_slow:setup.late

Transition constraint summary:

------------------------------------------------------------------------------------------
Delay corner                    Target (ns)    Num pins    Target source     Clock tree(s)
------------------------------------------------------------------------------------------
dc_slow:setup.late (primary)         -            -              -                 -
             -                     0.060         282       auto extracted    all
------------------------------------------------------------------------------------------

Capacitance constraint summary:

----------------------------------------------------------------------------------------------------------
Delay corner                    Limit (pF)    Num nets    Target source                      Clock tree(s)
----------------------------------------------------------------------------------------------------------
dc_slow:setup.late (primary)        -            -                       -                         -
             -                    0.005          1        source_max_capacitance_property    all
----------------------------------------------------------------------------------------------------------


Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
  misc counts      : r=1, pp=0, mci=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
Have 48 CPUs available for CTS. Selected algorithms will run multithreaded.
**WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
Type 'man IMPCCOPT-2314' for more detail.

Ideal and dont_touch net fanout counts:

-----------------------------------------------------------
Min fanout    Max fanout    Number of ideal/dont_touch nets
-----------------------------------------------------------
      1            10                      0
     11           100                      0
    101          1000                      1
   1001         10000                      0
  10001           +                        0
-----------------------------------------------------------

Top ideal and dont_touch nets by fanout:

---------------------
Net name    Fanout ()
---------------------
clk            280
---------------------


No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:04.4 real=0:00:04.0)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
Adding driver cells for primary IOs done.
Adding driver cells for primary IOs...
Adding driver cells for primary IOs done.

----------------------------------------------------------------------------------------------
CCOpt reported the following when adding drivers below input ports and above output ports     
----------------------------------------------------------------------------------------------
  (empty table)
----------------------------------------------------------------------------------------------


Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:05.8 real=0:00:04.9)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.4 real=0:00:00.4)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:00.2 real=0:00:00.2)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:11:13 mem=92026.6M) ***
Total net bbox length = 5.226e+03 (2.120e+03 3.106e+03) (ext = 4.007e+02)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 91994.6MB
Summary Report:
Instances move: 0 (out of 1184 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 5.226e+03 (2.120e+03 3.106e+03) (ext = 4.007e+02)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 91994.6MB
*** Finished refinePlace (0:11:13 mem=91994.6M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 280).

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.0 real=0:00:00.8)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock tree timing engine global stage delay update for dc_slow:setup.late...
    Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:01.3 real=0:00:01.1)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Clustering':
      Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Clustering':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Clustering':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:01.7 real=0:00:01.4)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1206 (unrouted=2, trialRouted=1204, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 843
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute 1 out of 1205 routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 1205 nets ( ignored 1204 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.006800e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C1 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 477um, number of vias: 742
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1V)             0     0 
[NR-eGR]  M2  (2H)             0   280 
[NR-eGR]  C1  (3V)           285   460 
[NR-eGR]  C2  (4H)           187     2 
[NR-eGR]  C3  (5V)             5     0 
[NR-eGR]  C4  (6H)             0     0 
[NR-eGR]  C5  (7V)             0     0 
[NR-eGR]  JA  (8H)             0     0 
[NR-eGR]  QA  (9V)             0     0 
[NR-eGR]  QB  (10H)            0     0 
[NR-eGR]  LB  (11V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total          477   742 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 81um
[NR-eGR] Total length: 477um, number of vias: 742
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 477um, number of vias: 742
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1V)             0   1468 
[NR-eGR]  M2  (2H)             0   4273 
[NR-eGR]  C1  (3V)          2398   5943 
[NR-eGR]  C2  (4H)          2774   1571 
[NR-eGR]  C3  (5V)          1646     25 
[NR-eGR]  C4  (6H)            16      0 
[NR-eGR]  C5  (7V)             0      0 
[NR-eGR]  JA  (8H)             0      0 
[NR-eGR]  QA  (9V)             0      0 
[NR-eGR]  QB  (10H)            0      0 
[NR-eGR]  LB  (11V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total         6834  13280 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5226um
[NR-eGR] Total length: 6834um, number of vias: 13280
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.50 sec, Real: 0.26 sec, Curr Mem: 89.63 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.51 sec, Real: 0.26 sec, Curr Mem: 89.63 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.6 real=0:00:00.4)
    Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1206 (unrouted=2, trialRouted=1204, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / clock_opt_design #1) : totSession cpu/real = 0:11:14.6/0:06:36.7 (1.7), mem = 92026.8M
Info: Enable timing driven in postCTS congRepair.

*** Start incrementalPlace ***
Effort level <high> specified for tdgp_reg2reg_default path_group
No Views given, use default active views for adaptive view pruning
Active views:
  view_slow_mission
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 89.95 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 843
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 837
[NR-eGR] Read 1205 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1204
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1204 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.833080e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C1 ( 3)       107( 3.26%)        16( 0.49%)   ( 3.75%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       107( 0.44%)        16( 0.07%)   ( 0.51%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.09 sec, Real: 0.25 sec, Curr Mem: 89.95 MB )
Early Global Route congestion estimation runtime: 0.25 seconds, mem = 92266.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   incrNP_iter_start

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'TOP' of instances=2500 and nets=1207 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 92268.223M)
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (48 T). (MEM=11730)
Total number of fetched objects 1205
End delay calculation. (MEM=12019.9 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=12019.9 CPU=0:00:00.7 REAL=0:00:01.0)
*** Finished SKP initialization (cpu=0:00:02.9, real=0:00:01.0)***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 91.62 MB )
SKP will use view:
  view_slow_mission
Iteration  7: Total net bbox = 2.776e+03 (1.22e+03 1.56e+03)
              Est.  stn bbox = 3.529e+03 (1.51e+03 2.02e+03)
              cpu = 0:00:01.6 real = 0:00:00.0 mem = 94265.7M
Iteration  8: Total net bbox = 5.147e+03 (2.16e+03 2.99e+03)
              Est.  stn bbox = 6.127e+03 (2.57e+03 3.56e+03)
              cpu = 0:00:01.6 real = 0:00:01.0 mem = 94265.7M
Iteration  9: Total net bbox = 5.349e+03 (2.25e+03 3.10e+03)
              Est.  stn bbox = 6.328e+03 (2.65e+03 3.67e+03)
              cpu = 0:00:06.3 real = 0:00:01.0 mem = 94265.7M
Iteration 10: Total net bbox = 5.342e+03 (2.24e+03 3.10e+03)
              Est.  stn bbox = 6.318e+03 (2.64e+03 3.68e+03)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 94297.7M
Move report: Timing Driven Placement moves 1184 insts, mean move: 1.05 um, max move: 4.81 um 
	Max move on inst (U1403): (21.00, 32.62) --> (18.03, 34.46)

Finished Incremental Placement (cpu=0:00:14.4, real=0:00:05.0, mem=93273.7M)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:11:31 mem=93273.7M) ***
Total net bbox length = 5.623e+03 (2.519e+03 3.104e+03) (ext = 4.134e+02)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 1184 insts, mean move: 0.19 um, max move: 1.97 um 
	Max move on inst (U1474): (24.56, 26.71) --> (22.62, 26.68)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 93241.7MB
Summary Report:
Instances move: 1184 (out of 1184 movable)
Instances flipped: 0
Mean displacement: 0.19 um
Max displacement: 1.97 um (Instance: U1474) (24.559, 26.714) -> (22.62, 26.68)
	Length: 2 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_INV_0P75
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 5.431e+03 (2.319e+03 3.111e+03) (ext = 4.126e+02)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 93241.7MB
*** Finished refinePlace (0:11:32 mem=93241.7M) ***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 843
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 837
[NR-eGR] Read 1205 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1204
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1204 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.994000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C1 ( 3)       102( 3.09%)        19( 0.58%)   ( 3.67%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       102( 0.42%)        19( 0.08%)   ( 0.50%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.74 sec, Real: 0.20 sec, Curr Mem: 90.80 MB )
Early Global Route congestion estimation runtime: 0.21 seconds, mem = 93273.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1V)             0   1468 
[NR-eGR]  M2  (2H)             0   4273 
[NR-eGR]  C1  (3V)          2395   5939 
[NR-eGR]  C2  (4H)          2933   1548 
[NR-eGR]  C3  (5V)          1664     36 
[NR-eGR]  C4  (6H)            27      0 
[NR-eGR]  C5  (7V)             0      0 
[NR-eGR]  JA  (8H)             0      0 
[NR-eGR]  QA  (9V)             0      0 
[NR-eGR]  QB  (10H)            0      0 
[NR-eGR]  LB  (11V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total         7019  13264 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5431um
[NR-eGR] Total length: 7019um, number of vias: 13264
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Early Global Route wiring runtime: 0.09 seconds, mem = 93273.7M

*** Finished incrementalPlace (cpu=0:00:18.3, real=0:00:06.0)***
*** IncrReplace #1 [finish] (CTS #1 / clock_opt_design #1) : cpu/real = 0:00:18.3/0:00:06.1 (3.0), totSession cpu/real = 0:11:32.9/0:06:42.8 (1.7), mem = 92105.7M
Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
    Congestion Repair done. (took cpu=0:00:18.4 real=0:00:06.1)
  CCOpt: Starting congestion repair using flow wrapper done.

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:19.3 real=0:00:06.8)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'TOP' of instances=2500 and nets=1207 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 92105.715M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for dc_slow:setup.late...
  Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after clustering cong repair call:
    Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after clustering cong repair call:
    skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  CongRepair After Initial Clustering done. (took cpu=0:00:19.4 real=0:00:06.9)
  Stage::Clustering done. (took cpu=0:00:21.1 real=0:00:08.3)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
      Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unnecessary root buffering':
      Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unconstrained drivers':
      Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing insertion delay 1':
      Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing longest path buffering':
      Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing delay of long paths...
    Clock DAG stats after 'Reducing delay of long paths':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing delay of long paths':
      Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
    Clock DAG primary half-corner transition distribution after 'Reducing delay of long paths':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Reducing delay of long paths':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing delay of long paths':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing delay of long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction done. (took cpu=0:00:21.1 real=0:00:08.4)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock tree routing':
      Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: 
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 1':
      Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 2':
      Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.0)
  Stage::Balancing...
  Improving subtree skew...
    Clock DAG stats after 'Improving subtree skew':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving subtree skew':
      Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
    Clock DAG primary half-corner transition distribution after 'Improving subtree skew':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Improving subtree skew':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving subtree skew':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving subtree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Offloading subtrees by buffering...
    Clock DAG stats after 'Offloading subtrees by buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Offloading subtrees by buffering':
      Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
    Clock DAG primary half-corner transition distribution after 'Offloading subtrees by buffering':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Offloading subtrees by buffering':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Offloading subtrees by buffering':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Offloading subtrees by buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  AdjustingMinPinPIDs for balancing...
    Approximately balancing fragments step...
      Resolve constraints - Approximately balancing fragments...
      Resolving skew group constraints...
        Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
      Resolving skew group constraints done.
      Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      Estimate delay to be added in balancing - Approximately balancing fragments...
      Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
      Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments...
        Moving gates to improve sub-tree skew...
          Tried: 2 Succeeded: 0
          Topology Tried: 0 Succeeded: 0
          0 Succeeded with SS ratio
          0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
          Total reducing skew: 0 Average reducing skew for 0 nets : 0
          Clock DAG stats after 'Moving gates to improve sub-tree skew':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'Moving gates to improve sub-tree skew':
            Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
          Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
            Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
        Approximately balancing fragments bottom up...
          Clock DAG stats after 'Approximately balancing fragments bottom up':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'Approximately balancing fragments bottom up':
            Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
          Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
            Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
        Approximately balancing fragments, wire and cell delays...
        Approximately balancing fragments, wire and cell delays, iteration 1...
          Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
            Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
          Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
            Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
        Approximately balancing fragments, wire and cell delays, iteration 1 done.
        Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments done.
      Clock DAG stats after 'Approximately balancing fragments step':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Approximately balancing fragments step':
        Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
      Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
        Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after Approximately balancing fragments:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after Approximately balancing fragments:
      Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
    Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after Approximately balancing fragments:
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Skew group summary after Approximately balancing fragments:
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Improving fragments clock skew...
      Clock DAG stats after 'Improving fragments clock skew':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Improving fragments clock skew':
        Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
      Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
        Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
      Primary reporting skew groups after 'Improving fragments clock skew':
        skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
      Skew group summary after 'Improving fragments clock skew':
        skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  AdjustingMinPinPIDs for balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
          misc counts      : r=1, pp=0, mci=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
          Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing step':
      Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing paths':
      Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for dc_slow:setup.late...
  Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations before polishing:
    Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
  Clock DAG primary half-corner transition distribution before polishing:
    Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
  Primary reporting skew groups before polishing:
    skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
  Skew group summary before polishing:
    skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
  Merging balancing drivers for power...
    Tried: 2 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Merging balancing drivers for power':
      Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock skew':
      Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving clock skew':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates: 
        ...20% ...40% ..Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        .60% ...80% ...100% 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
    Iteration 1 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance':
      Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.000pF fall=0.000pF).
    Resizing gates: 
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving insertion delay':
      Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Orientation Wirelength Optimization: Attempted = 0 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 0 , Illegal = 0 , Other = 0
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Wire Opt OverFix':
      Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.0)
**WARN: (IMPCCOPT-1484):	No activity file is loaded; therefore the CTS activity driven optimization will not be triggered.
Type 'man IMPCCOPT-1484' for more detail.
  Total capacitance is (rise=0.000pF fall=0.000pF), of which (rise=0.000pF fall=0.000pF) is wire, and (rise=0.000pF fall=0.000pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.2 real=0:00:00.1)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 0 clock instances.
  Performing clock and sink only refine place with checks partially disabled for sinks.

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:11:34 mem=92105.9M) ***
Total net bbox length = 5.431e+03 (2.319e+03 3.111e+03) (ext = 4.126e+02)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 92073.9MB
Summary Report:
Instances move: 0 (out of 1184 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 5.431e+03 (2.319e+03 3.111e+03) (ext = 4.126e+02)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 92073.9MB
*** Finished refinePlace (0:11:34 mem=92073.9M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 280).
  Restoring pStatusCts on 0 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.7 real=0:00:00.5)
  Stage::Updating netlist done. (took cpu=0:00:00.7 real=0:00:00.5)
  CCOpt::Phase::Implementation done. (took cpu=0:00:01.0 real=0:00:00.7)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1206 (unrouted=2, trialRouted=1204, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 843
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute 1 out of 1205 routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 1205 nets ( ignored 1204 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.844800e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C1 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 456um, number of vias: 685
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1V)             0     0 
[NR-eGR]  M2  (2H)             0   280 
[NR-eGR]  C1  (3V)           307   405 
[NR-eGR]  C2  (4H)           150     0 
[NR-eGR]  C3  (5V)             0     0 
[NR-eGR]  C4  (6H)             0     0 
[NR-eGR]  C5  (7V)             0     0 
[NR-eGR]  JA  (8H)             0     0 
[NR-eGR]  QA  (9V)             0     0 
[NR-eGR]  QB  (10H)            0     0 
[NR-eGR]  LB  (11V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total          456   685 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 80um
[NR-eGR] Total length: 456um, number of vias: 685
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 456um, number of vias: 685
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1V)             0   1468 
[NR-eGR]  M2  (2H)             0   4273 
[NR-eGR]  C1  (3V)          2417   5884 
[NR-eGR]  C2  (4H)          2895   1546 
[NR-eGR]  C3  (5V)          1659     36 
[NR-eGR]  C4  (6H)            27      0 
[NR-eGR]  C5  (7V)             0      0 
[NR-eGR]  JA  (8H)             0      0 
[NR-eGR]  QA  (9V)             0      0 
[NR-eGR]  QB  (10H)            0      0 
[NR-eGR]  LB  (11V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total         6998  13207 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5431um
[NR-eGR] Total length: 6998um, number of vias: 13207
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.42 sec, Real: 0.22 sec, Curr Mem: 89.65 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.43 sec, Real: 0.23 sec, Curr Mem: 89.65 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.4)
      Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1206 (unrouted=2, trialRouted=1204, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.5 real=0:00:00.4)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'TOP' of instances=2500 and nets=1207 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 92105.895M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Loading clock net RC data...
        Preprocessing clock nets...
        Nets initialized for optimization: Seen: 1 Attempted: 1 Successful: 1 Unsuccessful: 0 Invalid: 0
        Preprocessing clock nets done. (took cpu=0:00:00.0 real=0:00:00.0)
        Loading clock net RC data done. (took cpu=0:00:00.0 real=0:00:00.0)
        ProEngine running disconnected to DB
        Disconnecting...
        Disconnecting Clock Trees
        Disconnecting done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for dc_slow:setup.late...
        Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
          misc counts      : r=1, pp=0, mci=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations eGRPC initial state:
          Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Skew group summary eGRPC initial state:
          skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Modifying slew-target multiplier from 1 to 0.9
          Artificially removing short and long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Prefiltering Summary : numPassedPreFiltering = 1, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
          Downsizing Pass 0...
          Resizing gates: ...20% ...40% ...60% ...80% ...100% 
          Downsizing Pass 0 done. (took cpu=0:00:00.0 real=0:00:00.0)
          Downsizing Pass Summary 0, attempted = 1, resized = 0, running total = 0
          DoDownSizing Summary : numSized = 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
          misc counts      : r=1, pp=0, mci=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations before routing clock trees:
          Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
        Primary reporting skew groups before routing clock trees:
          skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Skew group summary before routing clock trees:
          skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 0 clock instances.
  Performing Single Pass Refine Place.

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:11:36 mem=92106.1M) ***
Total net bbox length = 5.431e+03 (2.319e+03 3.111e+03) (ext = 4.126e+02)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 92074.1MB
Summary Report:
Instances move: 0 (out of 1184 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 5.431e+03 (2.319e+03 3.111e+03) (ext = 4.126e+02)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 92074.1MB
*** Finished refinePlace (0:11:36 mem=92074.1M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 280).
  Restoring pStatusCts on 0 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.5)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:01.6 real=0:00:01.3)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1206 (unrouted=2, trialRouted=1204, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 843
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute 1 out of 1205 routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 1205 nets ( ignored 1204 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.844800e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C1 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 456um, number of vias: 685
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1V)             0     0 
[NR-eGR]  M2  (2H)             0   280 
[NR-eGR]  C1  (3V)           307   405 
[NR-eGR]  C2  (4H)           150     0 
[NR-eGR]  C3  (5V)             0     0 
[NR-eGR]  C4  (6H)             0     0 
[NR-eGR]  C5  (7V)             0     0 
[NR-eGR]  JA  (8H)             0     0 
[NR-eGR]  QA  (9V)             0     0 
[NR-eGR]  QB  (10H)            0     0 
[NR-eGR]  LB  (11V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total          456   685 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 80um
[NR-eGR] Total length: 456um, number of vias: 685
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 456um, number of vias: 685
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1V)             0   1468 
[NR-eGR]  M2  (2H)             0   4273 
[NR-eGR]  C1  (3V)          2417   5884 
[NR-eGR]  C2  (4H)          2895   1546 
[NR-eGR]  C3  (5V)          1659     36 
[NR-eGR]  C4  (6H)            27      0 
[NR-eGR]  C5  (7V)             0      0 
[NR-eGR]  JA  (8H)             0      0 
[NR-eGR]  QA  (9V)             0      0 
[NR-eGR]  QB  (10H)            0      0 
[NR-eGR]  LB  (11V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total         6998  13207 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5431um
[NR-eGR] Total length: 6998um, number of vias: 13207
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.42 sec, Real: 0.23 sec, Curr Mem: 89.65 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.42 sec, Real: 0.23 sec, Curr Mem: 89.65 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.5 real=0:00:00.4)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 1 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
      Clock detailed routing...
        NanoRoute...
#% Begin globalDetailRoute (date=06/10 23:50:51, mem=11376.7M)

globalDetailRoute

#Start globalDetailRoute on Tue Jun 10 23:50:51 2025
#
#WARNING (NRDB-733) PIN VNW_P in CELL_VIEW UDB116SVT24_TAPSS does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
#WARNING (NRDB-733) PIN VPW_N in CELL_VIEW UDB116SVT24_TAPSS does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC8_sh_en is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC8_sh_en is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC7_sh_en is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC7_sh_en is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC6_sh_en is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC6_sh_en is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC5_i_CONFIG is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC5_i_CONFIG is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC4_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC4_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC0_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC0_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC27_PKT_LD is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC27_PKT_LD is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Wire/Via statistics before line assignment ...
#Total wire length = 456 um.
#Total half perimeter of net bounding box = 81 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 307 um.
#Total wire length on LAYER C2 = 150 um.
#Total wire length on LAYER C3 = 0 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 685
#Up-Via Summary (total 685):
#           
#-----------------------
# M2                280
# C1                405
#-----------------------
#                   685 
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Tue Jun 10 23:50:52 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 11517.70 (MB), peak = 12465.95 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:39, elapsed time = 00:00:08, memory = 11522.63 (MB), peak = 12465.95 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 32 threads...
#Set layer M1 to be advanced pin access layer.
#Set instance access analysis scope 15.13000,  6.83000, 46.69400, 65.12000
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
#
#Distribution of nets:
#  
# #pin range           #net       % 
#------------------------------------
#          2             541 ( 44.8%)
#          3             346 ( 28.7%)
#          4             137 ( 11.4%)
#          5              66 (  5.5%)
#          6              36 (  3.0%)
#          7              11 (  0.9%)
#          8              13 (  1.1%)
#          9              19 (  1.6%)
#  10  -  19              26 (  2.2%)
#  20  -  29               4 (  0.3%)
#  30  -  39               1 (  0.1%)
#  60  -  69               1 (  0.1%)
#  70  -  79               3 (  0.2%)
#  200 - 299               1 (  0.1%)
#     >=2000               0 (  0.0%)
#
#Total: 1207 nets, 1205 non-trivial nets
#                                    #net       % 
#-------------------------------------------------
#  Fully global routed                  1 ( 0.1%)
#  Clock                                1
#  Prefer layer range                1205
#
#Nets in 2 layer ranges:
#  Bottom Pref.Layer    Top Pref.Layer       #net       % 
#---------------------------------------------------------
#              -----             7 C5*       1204 ( 99.9%)
#          *    4 C2             7 C5*          1 (  0.1%)
#
#1 net selected.
#
#
#..
#
#Iteration 1.1: cpu:00:00:00, real:00:00:00, mem:11.3 GB, peak:12.2 GB --1.37 [48]--
#Iteration 1.2: cpu:00:00:00, real:00:00:00, mem:11.3 GB, peak:12.2 GB --1.26 [48]--
#Iteration 1.3: cpu:00:00:00, real:00:00:00, mem:11.3 GB, peak:12.2 GB --1.23 [48]--
#Iteration 1.4: cpu:00:00:00, real:00:00:00, mem:11.3 GB, peak:12.2 GB --1.20 [48]--
#Iteration 2.1: cpu:00:00:00, real:00:00:00, mem:11.3 GB, peak:12.2 GB --1.31 [48]--
#Iteration 2.2: cpu:00:00:00, real:00:00:00, mem:11.3 GB, peak:12.2 GB --1.22 [48]--
#Iteration 2.3: cpu:00:00:00, real:00:00:00, mem:11.3 GB, peak:12.2 GB --1.19 [48]--
#Iteration 2.4: cpu:00:00:00, real:00:00:00, mem:11.3 GB, peak:12.2 GB --1.21 [48]--
#Iteration 3.1: cpu:00:00:00, real:00:00:00, mem:11.3 GB, peak:12.2 GB --1.30 [48]--
#Iteration 3.2: cpu:00:00:00, real:00:00:00, mem:11.3 GB, peak:12.2 GB --1.21 [48]--
#Iteration 3.3: cpu:00:00:00, real:00:00:00, mem:11.3 GB, peak:12.2 GB --1.21 [48]--
#Iteration 3.4: cpu:00:00:00, real:00:00:00, mem:11.3 GB, peak:12.2 GB --1.20 [48]--
#
#Line Assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:03
#Increased memory = 3.12 (MB)
#Total memory = 11600.11 (MB)
#Peak memory = 12465.95 (MB)
#End Line Assignment: cpu:00:00:04, real:00:00:04, mem:11.3 GB, peak:12.2 GB --1.22 [48]--
#
#Wire/Via statistics after line assignment ...
#Total wire length = 477 um.
#Total half perimeter of net bounding box = 81 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 310 um.
#Total wire length on LAYER C2 = 167 um.
#Total wire length on LAYER C3 = 0 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 865
#Up-Via Summary (total 865):
#           
#-----------------------
# M2                280
# C1                585
#-----------------------
#                   865 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:44
#Elapsed time = 00:00:12
#Increased memory = 149.41 (MB)
#Total memory = 11523.66 (MB)
#Peak memory = 12465.95 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Using multithreading with 48 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 149
#
#  By Layer and Type:
#
#---------+-------+-------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| EOLSpc| Short| C2MCon| C2MCvx| Enc| Others| Totals|
#---------+-------+-------+------+-------+-------+----+-------+-------+
#  M1     |      0|      0|     0|      0|      0|   0|      0|      0|
#  M2     |     40|      0|     0|      9|      0|   3|      0|     52|
#  C1     |     46|     41|     7|      0|      1|   0|      2|     97|
#  Totals |     86|     41|     7|      9|      1|   3|      2|    149|
#---------+-------+-------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 11626.54 (MB), peak = 12465.95 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 11625.00 (MB), peak = 12465.95 (MB)
#Complete Detail Routing.
#Total wire length = 484 um.
#Total half perimeter of net bounding box = 81 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 318 um.
#Total wire length on LAYER C2 = 158 um.
#Total wire length on LAYER C3 = 8 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 492
#Up-Via Summary (total 492):
#           
#-----------------------
# M2                280
# C1                198
# C2                 14
#-----------------------
#                   492 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:03
#Elapsed time = 00:00:02
#Increased memory = 13.45 (MB)
#Total memory = 11537.12 (MB)
#Peak memory = 12465.95 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:02
#Increased memory = 13.45 (MB)
#Total memory = 11537.12 (MB)
#Peak memory = 12465.95 (MB)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#
#globalDetailRoute statistics:
#Cpu time = 00:00:48
#Elapsed time = 00:00:15
#Increased memory = 163.26 (MB)
#Total memory = 11540.50 (MB)
#Peak memory = 12465.95 (MB)
#Number of warnings = 38
#Total number of warnings = 71
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Jun 10 23:51:06 2025
#
#
#  Scalability Statistics
#
#-------------------------+---------+-------------+------------+
#  globalDetailRoute      | cpu time| elapsed time| scalability|
#-------------------------+---------+-------------+------------+
#  Pre Callback           | 00:00:00|     00:00:00|         1.0|
#  Post Callback          | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
#  DB Import              | 00:00:01|     00:00:01|         1.0|
#  DB Export              | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access        | 00:00:37|     00:00:06|         6.5|
#  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
#  Data Preparation       | 00:00:02|     00:00:02|         1.0|
#  Line Assignment        | 00:00:04|     00:00:04|         1.2|
#  Detail Routing         | 00:00:03|     00:00:02|         1.8|
#  Entire Command         | 00:00:48|     00:00:15|         3.3|
#-------------------------+---------+-------------+------------+
#
#% End globalDetailRoute (date=06/10 23:51:06, total cpu=0:00:48.3, real=0:00:15.0, peak res=12466.0M, current mem=11500.6M)
        NanoRoute done. (took cpu=0:00:48.3 real=0:00:14.8)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 1 net(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route ( Curr Mem: 89.76 MB )
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 89.76 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 843
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 541
[NR-eGR] Read 1205 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1204
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1204 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.992920e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C1 ( 3)        93( 2.82%)        25( 0.76%)   ( 3.58%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        93( 0.38%)        25( 0.10%)   ( 0.49%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1V)             0   1468 
[NR-eGR]  M2  (2H)             0   4273 
[NR-eGR]  C1  (3V)          2394   5674 
[NR-eGR]  C2  (4H)          2915   1576 
[NR-eGR]  C3  (5V)          1699     32 
[NR-eGR]  C4  (6H)            16      0 
[NR-eGR]  C5  (7V)             0      0 
[NR-eGR]  JA  (8H)             0      0 
[NR-eGR]  QA  (9V)             0      0 
[NR-eGR]  QB  (10H)            0      0 
[NR-eGR]  LB  (11V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total         7023  13023 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5432um
[NR-eGR] Total length: 7023um, number of vias: 13023
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.60 sec, Real: 0.25 sec, Curr Mem: 89.77 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.60 sec, Real: 0.26 sec, Curr Mem: 89.76 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.6 real=0:00:00.3)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1206 (unrouted=2, trialRouted=1204, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:49.5 real=0:00:15.4)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'TOP' of instances=2500 and nets=1207 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 92151.613M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for dc_slow:setup.late...
  Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after routing clock trees:
    Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
  Primary reporting skew groups after routing clock trees:
    skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after routing clock trees:
    skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  CCOpt::Phase::Routing done. (took cpu=0:00:49.7 real=0:00:15.6)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    ProEngine running partially connected to DB
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PostConditioning done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1206 (unrouted=2, trialRouted=1204, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for dc_slow:setup.late...
  Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after post-conditioning:
    Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
  Primary reporting skew groups after post-conditioning:
    skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after post-conditioning:
    skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.4 real=0:00:00.4)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------
  Cell type                 Count    Area     Capacitance
  -------------------------------------------------------
  Buffers                     0      0.000       0.000
  Inverters                   0      0.000       0.000
  Integrated Clock Gates      0      0.000       0.000
  Discrete Clock Gates        0      0.000       0.000
  Clock Logic                 0      0.000       0.000
  All                         0      0.000       0.000
  -------------------------------------------------------
  
  Clock DAG miscellaneous counts at end of CTS:
  =============================================
  
  ------------------------------
  Type                     Count
  ------------------------------
  Roots                      1
  Preserved Ports            0
  Multiple Clock Inputs      0
  ------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular              280
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total                280
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top         0.000
  Trunk       0.000
  Leaf        0.000
  Total       0.000
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top          0.000
  Trunk        0.000
  Leaf         0.000
  Total        0.000
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.000    0.000    0.000
  Leaf     0.000    0.000    0.000
  Total    0.000    0.000    0.000
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  0.000     0.000       0.000      0.000    0.000
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ----------------------------------------------------------------------------
  Type      Units    Count    Average    Std. Dev.    Sum    Top 10 violations
  ----------------------------------------------------------------------------
  Fanout      -        1        180          0        180    [180]
  ----------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Leaf        0.060       1       0.000       0.000      0.000    0.000    {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner           Skew Group          Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  dc_slow:setup.late    clk/mode_mission    0.000     0.000     0.000       0.030         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner           Skew Group          Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  dc_slow:setup.late    clk/mode_mission    0.000     0.000     0.000       0.030         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * The following are in propagated mode:
   - SDC clock clk in view view_slow_mission
   - SDC clock clk in view view_fast_mission

Setting all clocks to propagated mode.
mode_mission
External - Set all clocks to propagated mode done. (took cpu=0:00:00.6 real=0:00:00.1)
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
  misc counts      : r=1, pp=0, mci=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
  sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
  wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
Clock DAG net violations after update timingGraph:
  Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
Clock DAG primary half-corner transition distribution after update timingGraph:
  Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
Primary reporting skew groups after update timingGraph:
  skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
Skew group summary after update timingGraph:
  skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
Logging CTS constraint violations...
  Clock tree clk has 1 cts_max_fanout violation.
**WARN: (IMPCCOPT-1157):	Did not meet the max_fanout constraint. Node the root driver for clock_tree clk at (20.594,62.960), in power domain auto-default, has 280 fanout.

Type 'man IMPCCOPT-1157' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.6 real=0:00:00.2)
Runtime done. (took cpu=0:01:25 real=0:00:34.3)
Runtime Summary
===============
Clock Runtime:  (23%) Core CTS           7.57 (Init 5.41, Construction 0.72, Implementation 0.22, eGRPC 0.38, PostConditioning 0.38, Other 0.46)
Clock Runtime:  (54%) CTS services      17.84 (RefinePlace 1.72, EarlyGlobalClock 1.06, NanoRoute 14.75, ExtractRC 0.31, TimingAnalysis 0.00)
Clock Runtime:  (21%) Other CTS          7.12 (Init 0.60, CongRepair/EGR-DP 6.37, TimingUpdate 0.15, Other 0.00)
Clock Runtime: (100%) Total             32.53

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** CTS #1 [finish] (clock_opt_design #1) : cpu/real = 0:01:20.7/0:00:31.9 (2.5), totSession cpu/real = 0:12:26.6/0:07:01.4 (1.8), mem = 92293.9M
Synthesizing clock trees with CCOpt done.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   cts
Begin: Reorder Scan Chains
End: Reorder Scan Chains
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 11678.7M, totSessionCpu=0:12:28 **
GigaOpt running with 48 threads.
*** InitOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:12:27.7/0:07:01.7 (1.8), mem = 21237.9M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Info: Using SynthesisEngine executable '/tools/cad/cds/DDI_23.10.000/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
             0V	    gnd
          0.72V	    vdd

Starting Levelizing
2025-Jun-10 23:51:28 (2025-Jun-11 03:51:28 GMT)
2025-Jun-10 23:51:28 (2025-Jun-11 03:51:28 GMT): 10%
2025-Jun-10 23:51:28 (2025-Jun-11 03:51:28 GMT): 20%
2025-Jun-10 23:51:28 (2025-Jun-11 03:51:28 GMT): 30%
2025-Jun-10 23:51:28 (2025-Jun-11 03:51:28 GMT): 40%
2025-Jun-10 23:51:28 (2025-Jun-11 03:51:28 GMT): 50%
2025-Jun-10 23:51:28 (2025-Jun-11 03:51:28 GMT): 60%
2025-Jun-10 23:51:28 (2025-Jun-11 03:51:28 GMT): 70%
2025-Jun-10 23:51:28 (2025-Jun-11 03:51:28 GMT): 80%
2025-Jun-10 23:51:28 (2025-Jun-11 03:51:28 GMT): 90%

Finished Levelizing
2025-Jun-10 23:51:28 (2025-Jun-11 03:51:28 GMT)

Starting Activity Propagation
2025-Jun-10 23:51:28 (2025-Jun-11 03:51:28 GMT)
2025-Jun-10 23:51:28 (2025-Jun-11 03:51:28 GMT): 10%
2025-Jun-10 23:51:28 (2025-Jun-11 03:51:28 GMT): 20%

Finished Activity Propagation
2025-Jun-10 23:51:28 (2025-Jun-11 03:51:28 GMT)

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:07:21, real = 0:01:53, mem = 11466.6M, totSessionCpu=0:19:49 **
#optDebug: { P: 22 W: 9195 FE: standard PE: high LDR: 0.5}
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.05
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -opt_skew_eco_route false
**INFO: setOptMode -opt_power_effort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.

**WARN: (IMPOPT-7324):	The length of logic cell list for skewClock is 1020, it may lead to skewClock long TAT. It is better to set cell list if nothing has been set.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=19532.9M)
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
Compute RC Scale Done ...

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (48 T). (MEM=11847.2)
Total number of fetched objects 1205
End delay calculation. (MEM=12177.8 CPU=0:00:01.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=12177.8 CPU=0:00:01.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.2 real=0:00:01.0 totSessionCpu=0:19:54 mem=22462.6M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.570  | 49.713  | 49.570  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    114 (114)     |    -71     |    115 (115)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 21.627%
------------------------------------------------------------------
**optDesign ... cpu = 0:07:27, real = 0:01:56, mem = 11937.5M, totSessionCpu=0:19:55 **
*** InitOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:07:27.1/0:01:56.0 (3.9), totSession cpu/real = 0:19:54.8/0:08:57.7 (2.2), mem = 19942.6M
** INFO : this run is activating low effort ccoptDesign flow

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
OPTC: m4 20.0 50.0
OPTC: view 50.0

Power view               = view_slow_mission
Number of VT partitions  = 2
Standard cells in design = 1371
Instances in design      = 1184

Instance distribution across the VT partitions:

 LVT : inst = 1073 (90.6%), cells = 728 (53.10%)
   Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 1073 (90.6%)

 HVT : inst = 111 (9.4%), cells = 613 (44.71%)
   Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 111 (9.4%)

Reporting took 0 sec
-opt_post_cts_congestion_repair false      # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:19:55.9/0:08:58.2 (2.2), mem = 19911.6M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.3), totSession cpu/real = 0:19:56.0/0:08:58.3 (2.2), mem = 19943.6M
End: GigaOpt Route Type Constraints Refinement
#InfoCS: Num dontuse cells 196, Num usable cells 1279
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 196, Num usable cells 1279
*** SimplifyNetlist #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:19:56.2/0:08:58.6 (2.2), mem = 19943.6M
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
(I,S,L,T): view_slow_mission: 0.00574114, 0.00350694, 0.0568967, 0.0661447
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): view_slow_mission: 0.00574114, 0.00350694, 0.0568967, 0.0661447
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** SimplifyNetlist #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:04.1/0:00:03.7 (1.1), totSession cpu/real = 0:20:00.4/0:09:02.3 (2.2), mem = 19980.1M
*** Starting optimizing excluded clock nets MEM= 19980.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 19980.1M) ***
*** Starting optimizing excluded clock nets MEM= 19980.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 19980.1M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:20:00.9/0:09:02.8 (2.2), mem = 19980.1M
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
(I,S,L,T): view_slow_mission: 0.00574114, 0.00350694, 0.0568967, 0.0661447
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
(I,S,L,T): view_slow_mission: 0.00574114, 0.00350694, 0.0568967, 0.0661447
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** DrvOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:03.1/0:00:02.9 (1.1), totSession cpu/real = 0:20:04.0/0:09:05.7 (2.2), mem = 20005.0M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
Number of setup views: 1
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 196, Num usable cells 1279
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 196, Num usable cells 1279
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:20:04.1/0:09:05.8 (2.2), mem = 20005.0M
(I,S,L,T): view_slow_mission: 0.00574114, 0.00350694, 0.0568967, 0.0661447
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*info: 1 clock net excluded
*info: 1 ideal net excluded from IPO operation.
*info: 1 net with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+-----------------+---------+---------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View    |Pathgroup|                  End Point                  |
+--------+--------+---------+------------+--------+-----------------+---------+---------------------------------------------+
|   0.000|   0.000|   21.63%|   0:00:00.0|22827.8M|view_slow_mission|       NA| NA                                          |
+--------+--------+---------+------------+--------+-----------------+---------+---------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=22827.8M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=22827.8M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
(I,S,L,T): view_slow_mission: 0.00574114, 0.00350694, 0.0568967, 0.0661447
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** GlobalOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:06.9/0:00:05.4 (1.3), totSession cpu/real = 0:20:11.0/0:09:11.2 (2.2), mem = 20025.8M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing Is met
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 196, Num usable cells 1279
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 196, Num usable cells 1279
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.

Begin: Area Power Optimization


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin: Area Power Reclaim Optimization
*** AreaOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:20:11.7/0:09:11.9 (2.2), mem = 22218.6M
(I,S,L,T): view_slow_mission: 0.00574114, 0.00350694, 0.0568967, 0.0661447
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
Reclaim Optimization WNS Slack 0.018  TNS Slack 0.000 Density 21.63
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   21.63%|        -|   0.018|   0.000|   0:00:00.0|22220.6M|
|   21.63%|        0|   0.018|   0.000|   0:00:00.0|22292.6M|
|   21.63%|        0|   0.018|   0.000|   0:00:00.0|22292.6M|
|   21.63%|        0|   0.018|   0.000|   0:00:00.0|22292.6M|
|   21.62%|        1|   0.018|   0.000|   0:00:00.0|22378.0M|
|   21.61%|        1|   0.018|   0.000|   0:00:00.0|22469.4M|
|   21.61%|        0|   0.018|   0.000|   0:00:00.0|22469.4M|
|   21.61%|        2|   0.018|   0.000|   0:00:01.0|23370.9M|
|   21.61%|        0|   0.018|   0.000|   0:00:00.0|23370.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.018  TNS Slack 0.000 Density 21.61
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 2 skipped = 0, called in commitmove = 0, skipped in commitmove = 2
End: Core Area Reclaim Optimization (cpu = 0:00:06.1) (real = 0:00:04.0) **
(I,S,L,T): view_slow_mission: 0.00574284, 0.00350572, 0.0568071, 0.0660556
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** AreaOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:06.1/0:00:03.6 (1.7), totSession cpu/real = 0:20:17.9/0:09:15.5 (2.2), mem = 23370.9M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:04, mem=20130.95M, totSessionCpu=0:20:18).
skipped the cell partition in DRV
#InfoCS: Num dontuse cells 196, Num usable cells 1279
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 196, Num usable cells 1279
Begin: GigaOpt Optimization in WNS mode
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** WnsOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:20:18.3/0:09:15.9 (2.2), mem = 20130.9M
(I,S,L,T): view_slow_mission: 0.00574284, 0.00350572, 0.0568071, 0.0660556
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*info: 1 clock net excluded
*info: 1 ideal net excluded from IPO operation.
*info: 1 net with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack 0.009 TNS Slack 0.000 Density 21.61
OptDebug: End of Setup Fixing:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.571|0.000|
|reg2reg   |49.713|0.000|
|HEPG      |49.713|0.000|
|All Paths |49.571|0.000|
+----------+------+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=22848.8M) ***

(I,S,L,T): view_slow_mission: 0.00574284, 0.00350572, 0.0568071, 0.0660556
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** WnsOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:05.8/0:00:05.4 (1.1), totSession cpu/real = 0:20:24.1/0:09:21.3 (2.2), mem = 20161.8M
End: GigaOpt Optimization in WNS mode
#InfoCS: Num dontuse cells 196, Num usable cells 1279
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 196, Num usable cells 1279
GigaOpt: target slack met, skip TNS optimization
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.

Begin: Area Power Optimization


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin: Area Power Reclaim Optimization
*** AreaOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:20:24.9/0:09:22.0 (2.2), mem = 22350.6M
(I,S,L,T): view_slow_mission: 0.00574284, 0.00350572, 0.0568071, 0.0660556
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
Reclaim Optimization WNS Slack 0.012  TNS Slack 0.000 Density 21.61
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   21.61%|        -|   0.012|   0.000|   0:00:00.0|22354.6M|
|   21.61%|        0|   0.012|   0.000|   0:00:00.0|22370.1M|
|   21.61%|        0|   0.012|   0.000|   0:00:00.0|22370.1M|
|   21.61%|        0|   0.012|   0.000|   0:00:00.0|22370.1M|
|   21.61%|        0|   0.012|   0.000|   0:00:00.0|22370.1M|
|   21.61%|        0|   0.012|   0.000|   0:00:00.0|22370.1M|
|   21.61%|        0|   0.012|   0.000|   0:00:00.0|22370.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.012  TNS Slack 0.000 Density 21.61
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:05.2) (real = 0:00:04.0) **

*** Starting refinePlace (0:20:30 mem=22365.1M) ***
Total net bbox length = 5.432e+03 (2.320e+03 3.112e+03) (ext = 4.129e+02)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 22342.1MB
Summary Report:
Instances move: 0 (out of 1184 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 5.432e+03 (2.320e+03 3.112e+03) (ext = 4.129e+02)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 22342.1MB
*** Finished refinePlace (0:20:31 mem=22342.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (22358.1M) ***


*** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=22374.1M) ***
(I,S,L,T): view_slow_mission: 0.00574284, 0.00350572, 0.0568071, 0.0660556
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** AreaOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:06.1/0:00:03.9 (1.6), totSession cpu/real = 0:20:31.0/0:09:25.9 (2.2), mem = 22374.1M
End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:04, mem=20172.12M, totSessionCpu=0:20:31).
**optDesign ... cpu = 0:08:04, real = 0:02:25, mem = 12100.5M, totSessionCpu=0:20:31 **


------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.571  | 49.713  | 49.571  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    114 (114)     |    -71     |    115 (115)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 21.613%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.


Begin: Power Optimization
env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4
Using Power View: view_slow_mission.

Begin Power Analysis

             0V	    gnd
          0.72V	    vdd
Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=12131.24MB/23251.39MB/12131.24MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=12131.24MB/23251.39MB/12131.24MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=12131.24MB/23251.39MB/12131.24MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=12131.24MB/23251.39MB/12131.24MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Jun-10 23:53:32 (2025-Jun-11 03:53:32 GMT)
2025-Jun-10 23:53:32 (2025-Jun-11 03:53:32 GMT): 10%
2025-Jun-10 23:53:32 (2025-Jun-11 03:53:32 GMT): 20%
2025-Jun-10 23:53:32 (2025-Jun-11 03:53:32 GMT): 30%
2025-Jun-10 23:53:32 (2025-Jun-11 03:53:32 GMT): 40%
2025-Jun-10 23:53:32 (2025-Jun-11 03:53:32 GMT): 50%
2025-Jun-10 23:53:32 (2025-Jun-11 03:53:32 GMT): 60%
2025-Jun-10 23:53:32 (2025-Jun-11 03:53:32 GMT): 70%
2025-Jun-10 23:53:32 (2025-Jun-11 03:53:32 GMT): 80%
2025-Jun-10 23:53:32 (2025-Jun-11 03:53:32 GMT): 90%

Finished Levelizing
2025-Jun-10 23:53:32 (2025-Jun-11 03:53:32 GMT)

Starting Activity Propagation
2025-Jun-10 23:53:32 (2025-Jun-11 03:53:32 GMT)
2025-Jun-10 23:53:32 (2025-Jun-11 03:53:32 GMT): 10%
2025-Jun-10 23:53:32 (2025-Jun-11 03:53:32 GMT): 20%

Finished Activity Propagation
2025-Jun-10 23:53:32 (2025-Jun-11 03:53:32 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=12131.24MB/23251.39MB/12131.24MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Jun-10 23:53:32 (2025-Jun-11 03:53:32 GMT)
2025-Jun-10 23:53:32 (2025-Jun-11 03:53:32 GMT): 10%
2025-Jun-10 23:53:32 (2025-Jun-11 03:53:32 GMT): 20%
2025-Jun-10 23:53:32 (2025-Jun-11 03:53:32 GMT): 30%
2025-Jun-10 23:53:32 (2025-Jun-11 03:53:32 GMT): 40%
2025-Jun-10 23:53:32 (2025-Jun-11 03:53:32 GMT): 50%
2025-Jun-10 23:53:32 (2025-Jun-11 03:53:32 GMT): 60%
2025-Jun-10 23:53:33 (2025-Jun-11 03:53:33 GMT): 70%
2025-Jun-10 23:53:33 (2025-Jun-11 03:53:33 GMT): 80%
2025-Jun-10 23:53:33 (2025-Jun-11 03:53:33 GMT): 90%

Finished Calculating power
2025-Jun-10 23:53:33 (2025-Jun-11 03:53:33 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=12146.77MB/23473.43MB/12146.77MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=12146.77MB/23473.43MB/12146.77MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=12146.77MB/23473.43MB/12146.77MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=12146.77MB/23473.43MB/12146.77MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=12146.77MB/23473.43MB/12146.77MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Jun-10 23:53:33 (2025-Jun-11 03:53:33 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: TOP
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00563820 	    8.4930%
Total Switching Power:       0.00350572 	    5.2808%
Total Leakage Power:         0.05724275 	   86.2263%
Total Power:                 0.06638667
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.005002   0.0009281     0.03487      0.0408       61.46
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                  0.0006361    0.002578     0.02237     0.02559       38.54
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                           0.005638    0.003506     0.05724     0.06639         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
vdd                      0.72   0.005638    0.003506     0.05724     0.06639         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                     U1062 (UDB116SVT24_INV_16):        0.0008501
*              Highest Leakage Power:                     U1062 (UDB116SVT24_INV_16):        0.0003287
*                Total Cap:      6.53742e-12 F
*                Total instances in design:  1184
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=12147.02MB/23473.43MB/12147.02MB)



**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
OptDebug: Start of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.571|0.000|
|reg2reg   |49.713|0.000|
|HEPG      |49.713|0.000|
|All Paths |49.571|0.000|
+----------+------+-----+

Begin: Core Power Optimization
*** PowerOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:20:35.1/0:09:28.4 (2.2), mem = 24496.1M
(I,S,L,T): view_slow_mission: 0.00574284, 0.00350572, 0.0568071, 0.0660556
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
** INFO: The user may notice some TNS degradation **
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   21.61%|        -|  -0.030|   0.000|   0:00:00.0|24496.1M|
|   21.61%|       51|  -0.030|   0.000|   0:00:01.0|25496.3M|
+---------+---------+--------+--------+------------+--------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
Info : Out of 456 seq cells, 0 cells are internal dont use, and 67 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:03.0) (real = 0:00:01.0) **
(I,S,L,T): view_slow_mission: 0.00573929, 0.00350261, 0.0567536, 0.0659955
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** PowerOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:03.0/0:00:01.1 (2.7), totSession cpu/real = 0:20:38.1/0:09:29.5 (2.2), mem = 25496.3M
OptDebug: End of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.571|0.000|
|reg2reg   |49.713|0.000|
|HEPG      |49.713|0.000|
|All Paths |49.571|0.000|
+----------+------+-----+

End: Power Optimization (cpu=0:00:03, real=0:00:01, mem=22312.34M, totSessionCpu=0:20:38).
Storing power gain ratio parameter in DB at postCts power optimization stage 0
**optDesign ... cpu = 0:08:11, real = 0:02:28, mem = 13942.3M, totSessionCpu=0:20:38 **
*** LocalWireReclaim #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:20:38.5/0:09:29.8 (2.2), mem = 22312.3M
Starting local wire reclaim

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:20:39 mem=22312.3M) ***

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
*** Finished SKP initialization (cpu=0:00:00.8, real=0:00:01.0)***
Timing cost in AAE based: 5.6783151101553813
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Call icdpEval cleanup ...
Move report: Detail placement moves 393 insts, mean move: 0.89 um, max move: 6.64 um 
	Max move on inst (U1209): (33.52, 39.64) --> (31.20, 43.96)
	Runtime: CPU: 0:00:06.6 REAL: 0:00:04.0 MEM: 22536.3MB
Summary Report:
Instances move: 393 (out of 1184 movable)
Instances flipped: 0
Mean displacement: 0.89 um
Max displacement: 6.64 um (Instance: U1209) (33.524, 39.64) -> (31.204, 43.96)
	Length: 2 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_INV_0P75
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:06.6 REAL: 0:00:04.0 MEM: 22536.3MB
*** Finished refinePlace (0:20:45 mem=22536.3M) ***
*** LocalWireReclaim #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:06.9/0:00:03.8 (1.8), totSession cpu/real = 0:20:45.3/0:09:33.7 (2.2), mem = 22552.3M
eGR doReRoute: optGuide
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 843
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 541
[NR-eGR] Read 1205 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1204
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1204 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.789880e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C1 ( 3)        93( 2.82%)        25( 0.76%)   ( 3.58%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        93( 0.38%)        25( 0.10%)   ( 0.49%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1V)             0   1468 
[NR-eGR]  M2  (2H)             0   4273 
[NR-eGR]  C1  (3V)          2358   5524 
[NR-eGR]  C2  (4H)          2776   1498 
[NR-eGR]  C3  (5V)          1641     32 
[NR-eGR]  C4  (6H)            21      0 
[NR-eGR]  C5  (7V)             0      0 
[NR-eGR]  JA  (8H)             0      0 
[NR-eGR]  QA  (9V)             0      0 
[NR-eGR]  QB  (10H)            0      0 
[NR-eGR]  LB  (11V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total         6796  12795 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5279um
[NR-eGR] Total length: 6796um, number of vias: 12795
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.74 sec, Real: 0.26 sec, Curr Mem: 21.64 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.74 sec, Real: 0.27 sec, Curr Mem: 21.63 MB )
Extraction called for design 'TOP' of instances=2500 and nets=1207 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 22357.824M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:20:46.9/0:09:34.7 (2.2), mem = 22357.9M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.3), totSession cpu/real = 0:20:47.0/0:09:34.8 (2.2), mem = 22357.9M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (48 T). (MEM=13841.8)
Total number of fetched objects 1205
End delay calculation. (MEM=14113.1 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=14113.1 CPU=0:00:00.6 REAL=0:00:00.0)
OPT: Doing preprocessing before recovery...
OptDebug: Start of preprocessForPowerRecovery:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.569|0.000|
|reg2reg   |49.713|0.000|
|HEPG      |49.713|0.000|
|All Paths |49.569|0.000|
+----------+------+-----+

	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
OptDebug: End of preprocessForPowerRecovery:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.569|0.000|
|reg2reg   |49.713|0.000|
|HEPG      |49.713|0.000|
|All Paths |49.569|0.000|
+----------+------+-----+

Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:20:51.1/0:09:37.7 (2.2), mem = 23620.7M
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
(I,S,L,T): view_slow_mission: 0.00573813, 0.00347982, 0.0567536, 0.0659715
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2|     2|    -0.03|     0|     0|     0.00|   114|   114|     0|     0|    49.57|     0.00|       0|       0|       0| 21.61%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|   114|   114|     0|     0|    49.57|     0.00|       0|       0|       2| 21.67%| 0:00:00.0| 24718.3M|
|     0|     0|     0.00|     0|     0|     0.00|   114|   114|     0|     0|    49.57|     0.00|       0|       0|       0| 21.67%| 0:00:00.0| 24718.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=24718.3M) ***

(I,S,L,T): view_slow_mission: 0.00574324, 0.0034842, 0.0570859, 0.0663134
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** DrvOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:03.6/0:00:03.2 (1.1), totSession cpu/real = 0:20:54.7/0:09:40.9 (2.2), mem = 22245.3M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:20:55 mem=22245.3M) ***

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer

Starting Small incrNP...
Density distribution unevenness ratio = 50.976%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=22245.3M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 19 insts, mean move: 0.13 um, max move: 0.23 um 
	Max move on inst (FE_DBTC15_n1343): (30.04, 30.46) --> (30.28, 30.46)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 22213.3MB
Summary Report:
Instances move: 19 (out of 1184 movable)
Instances flipped: 2
Mean displacement: 0.13 um
Max displacement: 0.23 um (Instance: FE_DBTC15_n1343) (30.044, 30.46) -> (30.276, 30.46)
	Length: 2 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_INV_0P75
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 22213.3MB
*** Finished refinePlace (0:20:56 mem=22213.3M) ***
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: 0.000 -> 0.000
GigaOpt: Skipping post-eco TNS optimization
Adjusting target slack by 0.0 ns for power optimization
**optDesign ... cpu = 0:08:28, real = 0:02:40, mem = 13911.1M, totSessionCpu=0:20:56 **


------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.569  | 49.713  | 49.569  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    114 (114)     |    -71     |    115 (115)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 21.673%
------------------------------------------------------------------
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.


Begin: Power Optimization
             0V	    gnd
          0.72V	    vdd

Starting Levelizing
2025-Jun-10 23:53:48 (2025-Jun-11 03:53:48 GMT)
2025-Jun-10 23:53:48 (2025-Jun-11 03:53:48 GMT): 10%
2025-Jun-10 23:53:48 (2025-Jun-11 03:53:48 GMT): 20%
2025-Jun-10 23:53:48 (2025-Jun-11 03:53:48 GMT): 30%
2025-Jun-10 23:53:48 (2025-Jun-11 03:53:48 GMT): 40%
2025-Jun-10 23:53:48 (2025-Jun-11 03:53:48 GMT): 50%
2025-Jun-10 23:53:48 (2025-Jun-11 03:53:48 GMT): 60%
2025-Jun-10 23:53:48 (2025-Jun-11 03:53:48 GMT): 70%
2025-Jun-10 23:53:48 (2025-Jun-11 03:53:48 GMT): 80%
2025-Jun-10 23:53:48 (2025-Jun-11 03:53:48 GMT): 90%

Finished Levelizing
2025-Jun-10 23:53:48 (2025-Jun-11 03:53:48 GMT)

Starting Activity Propagation
2025-Jun-10 23:53:48 (2025-Jun-11 03:53:48 GMT)
2025-Jun-10 23:53:48 (2025-Jun-11 03:53:48 GMT): 10%
2025-Jun-10 23:53:48 (2025-Jun-11 03:53:48 GMT): 20%

Finished Activity Propagation
2025-Jun-10 23:53:48 (2025-Jun-11 03:53:48 GMT)


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
OptDebug: Start of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.569|0.000|
|reg2reg   |49.713|0.000|
|HEPG      |49.713|0.000|
|All Paths |49.569|0.000|
+----------+------+-----+

Begin: Core Power Optimization
*** PowerOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:20:57.5/0:09:43.0 (2.2), mem = 24519.4M
(I,S,L,T): view_slow_mission: 0.00574324, 0.0034842, 0.0570859, 0.0663134
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 21.67
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   21.67%|        -|   0.000|   0.000|   0:00:00.0|24519.4M|
|   21.67%|        0|   0.000|   0.000|   0:00:00.0|24519.4M|
|   21.66%|        2|   0.000|   0.000|   0:00:01.0|24873.0M|
|   21.61%|       63|   0.000|   0.000|   0:00:01.0|25810.0M|
|   21.61%|       16|   0.000|   0.000|   0:00:00.0|25828.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 21.61
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
Info : Out of 456 seq cells, 0 cells are internal dont use, and 67 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:09.3) (real = 0:00:03.0) **
(I,S,L,T): view_slow_mission: 0.00574718, 0.00347407, 0.0567293, 0.0659505
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** PowerOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:09.3/0:00:02.9 (3.2), totSession cpu/real = 0:21:06.8/0:09:46.0 (2.2), mem = 25828.1M

*** Starting refinePlace (0:21:07 mem=25818.1M) ***
Total net bbox length = 5.278e+03 (2.227e+03 3.051e+03) (ext = 4.090e+02)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 25786.1MB
Summary Report:
Instances move: 0 (out of 1182 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 5.278e+03 (2.227e+03 3.051e+03) (ext = 4.090e+02)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 25786.1MB
*** Finished refinePlace (0:21:07 mem=25786.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (25802.1M) ***


*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=25818.1M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (48 T). (MEM=14308)
Total number of fetched objects 1203
End delay calculation. (MEM=14745.4 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=14745.4 CPU=0:00:00.7 REAL=0:00:01.0)
Checking setup slack degradation ...
OptDebug: End of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.573|0.000|
|reg2reg   |49.708|0.000|
|HEPG      |49.708|0.000|
|All Paths |49.573|0.000|
+----------+------+-----+

End: Power Optimization (cpu=0:00:13, real=0:00:05, mem=22436.37M, totSessionCpu=0:21:10).
Storing power gain ratio parameter in DB at postCts power optimization stage 0.00547104
**optDesign ... cpu = 0:08:43, real = 0:02:46, mem = 14098.3M, totSessionCpu=0:21:10 **
Register exp ratio and priority group on 0 nets on 1203 nets : 

Active setup views:
 view_slow_mission
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'TOP' of instances=2498 and nets=1205 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Grid density data update skipped
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 22400.684M)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (48 T). (MEM=14250.9)
Total number of fetched objects 1203
End delay calculation. (MEM=14537.2 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=14537.2 CPU=0:00:00.7 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:01.0 totSessionCpu=0:21:13 mem=25258.6M)
OPTC: user 20.0
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 843
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 541
[NR-eGR] Read 1203 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1202
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1202 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.790960e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C1 ( 3)        91( 2.76%)        25( 0.76%)   ( 3.52%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        91( 0.37%)        25( 0.10%)   ( 0.48%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.46 sec, Real: 0.17 sec, Curr Mem: 21.98 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.47 sec, Real: 0.17 sec, Curr Mem: 21.98 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:08:46, real = 0:02:48, mem = 14302.6M, totSessionCpu=0:21:14 **

env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4
Using Power View: view_slow_mission.

Begin Power Analysis

             0V	    gnd
          0.72V	    vdd
Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=14319.34MB/24196.29MB/14319.34MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=14319.34MB/24196.29MB/14319.34MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=14319.34MB/24196.29MB/14319.34MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=14319.34MB/24196.29MB/14319.34MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Jun-10 23:53:55 (2025-Jun-11 03:53:55 GMT)
2025-Jun-10 23:53:55 (2025-Jun-11 03:53:55 GMT): 10%
2025-Jun-10 23:53:55 (2025-Jun-11 03:53:55 GMT): 20%
2025-Jun-10 23:53:55 (2025-Jun-11 03:53:55 GMT): 30%
2025-Jun-10 23:53:55 (2025-Jun-11 03:53:55 GMT): 40%
2025-Jun-10 23:53:55 (2025-Jun-11 03:53:55 GMT): 50%
2025-Jun-10 23:53:55 (2025-Jun-11 03:53:55 GMT): 60%
2025-Jun-10 23:53:55 (2025-Jun-11 03:53:55 GMT): 70%
2025-Jun-10 23:53:55 (2025-Jun-11 03:53:55 GMT): 80%
2025-Jun-10 23:53:55 (2025-Jun-11 03:53:55 GMT): 90%

Finished Levelizing
2025-Jun-10 23:53:55 (2025-Jun-11 03:53:55 GMT)

Starting Activity Propagation
2025-Jun-10 23:53:55 (2025-Jun-11 03:53:55 GMT)
2025-Jun-10 23:53:55 (2025-Jun-11 03:53:55 GMT): 10%
2025-Jun-10 23:53:55 (2025-Jun-11 03:53:55 GMT): 20%

Finished Activity Propagation
2025-Jun-10 23:53:56 (2025-Jun-11 03:53:56 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=14319.34MB/24196.29MB/14319.34MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Jun-10 23:53:56 (2025-Jun-11 03:53:56 GMT)
2025-Jun-10 23:53:56 (2025-Jun-11 03:53:56 GMT): 10%
2025-Jun-10 23:53:56 (2025-Jun-11 03:53:56 GMT): 20%
2025-Jun-10 23:53:56 (2025-Jun-11 03:53:56 GMT): 30%
2025-Jun-10 23:53:56 (2025-Jun-11 03:53:56 GMT): 40%
2025-Jun-10 23:53:56 (2025-Jun-11 03:53:56 GMT): 50%
2025-Jun-10 23:53:56 (2025-Jun-11 03:53:56 GMT): 60%
2025-Jun-10 23:53:56 (2025-Jun-11 03:53:56 GMT): 70%
2025-Jun-10 23:53:56 (2025-Jun-11 03:53:56 GMT): 80%
2025-Jun-10 23:53:56 (2025-Jun-11 03:53:56 GMT): 90%

Finished Calculating power
2025-Jun-10 23:53:56 (2025-Jun-11 03:53:56 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=14351.61MB/24478.35MB/14351.61MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=14351.61MB/24478.35MB/14351.61MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=14351.61MB/24478.35MB/14351.61MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=14351.61MB/24478.35MB/14351.61MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=14351.61MB/24478.35MB/14351.61MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Jun-10 23:53:56 (2025-Jun-11 03:53:56 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: TOP

*

*	Power Domain used: 

*              Rail:        vdd      Voltage:       0.72 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/TOP_postCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00563150 	    8.4989%
Total Switching Power:       0.00347333 	    5.2419%
Total Leakage Power:         0.05715629 	   86.2592%
Total Power:                 0.06626112
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.005005   0.0009224     0.03487      0.0408       61.57
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                  0.0006267    0.002551     0.02229     0.02547       38.43
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                           0.005631    0.003473     0.05716     0.06626         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
vdd                      0.72   0.005631    0.003473     0.05716     0.06626         100
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=14351.61MB/24478.35MB/14351.61MB)


Output file is ./timingReports/TOP_postCTS.power.

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.573  | 49.708  | 49.573  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    114 (114)     |    -71     |    115 (115)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 21.613%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Begin: Collecting metrics
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Power estimated                                            | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |    49.570 |   49.570 |           |        0 |       21.63 |            |              |                |               |            |              | 0:00:02  |       19943 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              |                |               |            |              | 0:00:00  |       19944 |      |     |
| simplify_netlist        |           |          |           |          |             |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:04  |       19980 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              |                |               |            |              | 0:00:00  |       19980 |      |     |
| global_opt              |           |   49.570 |           |        0 |       21.63 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:06  |       20026 |      |     |
| area_reclaiming         |    49.713 |   49.571 |         0 |        0 |       21.61 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:04  |       20131 |      |     |
| wns_fixing              |    49.713 |    0.000 |         0 |        0 |       21.61 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:05  |       22849 |      |     |
| area_reclaiming_2       |    49.713 |   49.571 |         0 |        0 |       21.61 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:04  |       20172 |      |     |
| power_reclaiming        |    49.713 |   49.571 |         0 |        0 |       21.61 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:01  |       25496 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              |                |               |            |              | 0:00:04  |       22552 |      |     |
| global_route            |           |          |           |          |             |            |              |                |               |       0.00 |         0.00 | 0:00:01  |       22358 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              |                |               |            |              | 0:00:00  |       22358 |      |     |
| drv_eco_fixing          |    49.713 |   49.569 |         0 |        0 |       21.67 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:03  |       22245 |    0 |   0 |
| power_reclaiming_2      |    49.708 |   49.573 |         0 |        0 |       21.61 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:05  |       25662 |      |     |
| final_summary           |    49.708 |   49.573 |           |        0 |       21.61 |            |              |                |               |       0.00 |         0.00 | 0:00:04  |       22888 |    0 |   0 |
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:08:48, real = 0:02:52, mem = 14335.0M, totSessionCpu=0:21:16 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postcts
Info: final physical memory for 49 CRR processes is 2051.42MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0
(clock_opt_design): dumping clock statistics to metric
Updating ideal nets and annotations...
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
No differences between SDC and CTS ideal net status found.
Clock tree timing engine global stage delay update for dc_slow:setup.early...
Clock tree timing engine global stage delay update for dc_slow:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for dc_slow:setup.late...
Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for dc_fast:hold.early...
Clock tree timing engine global stage delay update for dc_fast:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for dc_fast:hold.late...
Clock tree timing engine global stage delay update for dc_fast:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
UM: Running design category ...
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:        1075.13            381          0.000 ns         49.573 ns  clock_opt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOPT-7324          1  The length of %s cell list for skewClock...
WARNING   IMPCCOPT-1157        1  Did not meet the max_fanout constraint. ...
WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
WARNING   IMPCCOPT-2431        1  Found %u pin(s) with annotated transitio...
WARNING   IMPCCOPT-1484        1  No activity file is loaded; therefore th...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 7 warning(s), 0 error(s)

*** clock_opt_design #1 [finish] () : cpu/real = 0:10:20.4/0:04:02.8 (2.6), totSession cpu/real = 0:21:22.0/0:10:29.4 (2.0), mem = 22936.1M
Ending "clock_opt_design" (total cpu=0:10:20, real=0:04:03, peak res=14792.9M, current mem=14080.6M)
<CMD> timeDesign -postCTS -hold -prefix postCTS_hold -outDir timingReports
*** timeDesign #4 [begin] () : totSession cpu/real = 0:21:22.1/0:10:29.5 (2.0), mem = 22811.1M

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=22646.5M)

OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (48 T). (MEM=14164.5)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 1203
End delay calculation. (MEM=14377.8 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=14377.8 CPU=0:00:00.7 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:21:25 mem=25263.2M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.084  | -0.069  | -0.084  |
|           TNS (ns):| -12.657 | -12.339 | -0.789  |
|    Violating Paths:|   279   |   275   |   25    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

Density: 21.613%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 2.75 sec
Total Real time: 1.0 sec
Total Memory Usage: 22400.691406 Mbytes
*** timeDesign #4 [finish] () : cpu/real = 0:00:02.8/0:00:01.5 (1.8), totSession cpu/real = 0:21:24.8/0:10:31.0 (2.0), mem = 22400.7M
<CMD> optPower -postCTS
*** optPower #2 [begin] () : totSession cpu/real = 0:21:24.8/0:10:31.0 (2.0), mem = 22400.7M
GigaOpt running with 48 threads.
**WARN: (IMPOPT-3802):	The optPower command does not support the distributed mode: running the simple multithreaded mode.
OPTC: m4 20.0 50.0
OPTC: view 50.0
Need call spDPlaceInit before registerPrioInstLoc.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (48 T). (MEM=14189.8)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
Total number of fetched objects 1203
End delay calculation. (MEM=14414.3 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=14414.3 CPU=0:00:00.8 REAL=0:00:00.0)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
             0V	    gnd
          0.72V	    vdd

Starting Activity Propagation
2025-Jun-10 23:54:38 (2025-Jun-11 03:54:38 GMT)
2025-Jun-10 23:54:38 (2025-Jun-11 03:54:38 GMT): 10%
2025-Jun-10 23:54:38 (2025-Jun-11 03:54:38 GMT): 20%

Finished Activity Propagation
2025-Jun-10 23:54:38 (2025-Jun-11 03:54:38 GMT)
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 16233.9M, totSessionCpu=0:28:36 **


------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 49.573  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   582   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    114 (114)     |    -71     |    115 (115)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 21.613%
------------------------------------------------------------------
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.


Begin: Power Optimization
env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4
Using Power View: view_slow_mission.

Begin Power Analysis

             0V	    gnd
          0.72V	    vdd
Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=16294.40MB/27620.94MB/16294.40MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=16294.40MB/27620.94MB/16294.40MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=16294.40MB/27620.94MB/16294.40MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=16294.40MB/27620.94MB/16294.40MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Jun-10 23:56:08 (2025-Jun-11 03:56:08 GMT)
2025-Jun-10 23:56:08 (2025-Jun-11 03:56:08 GMT): 10%
2025-Jun-10 23:56:08 (2025-Jun-11 03:56:08 GMT): 20%

Finished Activity Propagation
2025-Jun-10 23:56:08 (2025-Jun-11 03:56:08 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=16294.40MB/27620.94MB/16294.40MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Jun-10 23:56:08 (2025-Jun-11 03:56:08 GMT)
2025-Jun-10 23:56:09 (2025-Jun-11 03:56:09 GMT): 10%
2025-Jun-10 23:56:09 (2025-Jun-11 03:56:09 GMT): 20%
2025-Jun-10 23:56:09 (2025-Jun-11 03:56:09 GMT): 30%
2025-Jun-10 23:56:09 (2025-Jun-11 03:56:09 GMT): 40%
2025-Jun-10 23:56:09 (2025-Jun-11 03:56:09 GMT): 50%
2025-Jun-10 23:56:09 (2025-Jun-11 03:56:09 GMT): 60%
2025-Jun-10 23:56:09 (2025-Jun-11 03:56:09 GMT): 70%
2025-Jun-10 23:56:09 (2025-Jun-11 03:56:09 GMT): 80%
2025-Jun-10 23:56:09 (2025-Jun-11 03:56:09 GMT): 90%

Finished Calculating power
2025-Jun-10 23:56:09 (2025-Jun-11 03:56:09 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:06, real=0:00:01, mem(process/total/peak)=16333.91MB/27922.98MB/16333.91MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=16333.91MB/27922.98MB/16333.91MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=16333.91MB/27922.98MB/16333.91MB)

Ended Power Analysis: (cpu=0:00:07, real=0:00:01, mem(process/total/peak)=16333.91MB/27922.98MB/16333.91MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=16333.91MB/27922.98MB/16333.91MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Jun-10 23:56:09 (2025-Jun-11 03:56:09 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: TOP
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00563150 	    8.4989%
Total Switching Power:       0.00347333 	    5.2419%
Total Leakage Power:         0.05715629 	   86.2592%
Total Power:                 0.06626112
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.005005   0.0009224     0.03487      0.0408       61.57
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                  0.0006267    0.002551     0.02229     0.02547       38.43
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                           0.005631    0.003473     0.05716     0.06626         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
vdd                      0.72   0.005631    0.003473     0.05716     0.06626         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                     U1062 (UDB116SVT24_INV_18):        0.0008893
*              Highest Leakage Power:                     U1062 (UDB116SVT24_INV_18):        0.0003671
*                Total Cap:      6.49059e-12 F
*                Total instances in design:  1182
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=16333.91MB/27922.98MB/16333.91MB)



**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
OptDebug: Start of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.573|0.000|
|reg2reg   |49.708|0.000|
|HEPG      |49.708|0.000|
|All Paths |49.573|0.000|
+----------+------+-----+

Begin: Core Power Optimization
*** PowerOpt #1 [begin] (optPower #2) : totSession cpu/real = 0:28:48.8/0:12:07.8 (2.4), mem = 28945.2M
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
(I,S,L,T): view_slow_mission: 0.00574669, 0.00347333, 0.0567293, 0.0659493
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 21.61
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   21.61%|        -|   0.000|   0.000|   0:00:00.0|29117.1M|
|   21.61%|        0|   0.000|   0.000|   0:00:00.0|29117.1M|
|   21.59%|       28|   0.000|   0.000|   0:00:01.0|30167.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 21.59
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
Info : Out of 456 seq cells, 0 cells are internal dont use, and 67 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:05.3) (real = 0:00:03.0) **
(I,S,L,T): view_slow_mission: 0.00574359, 0.00347102, 0.0565975, 0.0658121
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** PowerOpt #1 [finish] (optPower #2) : cpu/real = 0:00:05.3/0:00:02.5 (2.1), totSession cpu/real = 0:28:54.1/0:12:10.3 (2.4), mem = 30186.1M

*** Starting refinePlace (0:28:54 mem=30158.1M) ***
Total net bbox length = 5.278e+03 (2.227e+03 3.051e+03) (ext = 4.090e+02)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 30126.1MB
Summary Report:
Instances move: 0 (out of 1182 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 5.278e+03 (2.227e+03 3.051e+03) (ext = 4.090e+02)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 30126.1MB
*** Finished refinePlace (0:28:55 mem=30126.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (30140.1M) ***


*** Finish Physical Update (cpu=0:00:01.1 real=0:00:00.0 mem=30156.1M) ***
Checking setup slack degradation ...
env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4
Using Power View: view_slow_mission.

Begin Power Analysis

             0V	    gnd
          0.72V	    vdd
Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=18442.44MB/31745.50MB/18442.44MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=18442.44MB/31745.50MB/18442.44MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=18442.44MB/31745.50MB/18442.44MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=18442.44MB/31745.50MB/18442.44MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Jun-10 23:56:17 (2025-Jun-11 03:56:17 GMT)
2025-Jun-10 23:56:17 (2025-Jun-11 03:56:17 GMT): 10%
2025-Jun-10 23:56:17 (2025-Jun-11 03:56:17 GMT): 20%
2025-Jun-10 23:56:17 (2025-Jun-11 03:56:17 GMT): 30%
2025-Jun-10 23:56:17 (2025-Jun-11 03:56:17 GMT): 40%
2025-Jun-10 23:56:17 (2025-Jun-11 03:56:17 GMT): 50%
2025-Jun-10 23:56:17 (2025-Jun-11 03:56:17 GMT): 60%
2025-Jun-10 23:56:17 (2025-Jun-11 03:56:17 GMT): 70%
2025-Jun-10 23:56:17 (2025-Jun-11 03:56:17 GMT): 80%
2025-Jun-10 23:56:17 (2025-Jun-11 03:56:17 GMT): 90%

Finished Levelizing
2025-Jun-10 23:56:17 (2025-Jun-11 03:56:17 GMT)

Starting Activity Propagation
2025-Jun-10 23:56:17 (2025-Jun-11 03:56:17 GMT)
2025-Jun-10 23:56:17 (2025-Jun-11 03:56:17 GMT): 10%
2025-Jun-10 23:56:17 (2025-Jun-11 03:56:17 GMT): 20%

Finished Activity Propagation
2025-Jun-10 23:56:17 (2025-Jun-11 03:56:17 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=18442.44MB/31745.50MB/18442.44MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Jun-10 23:56:17 (2025-Jun-11 03:56:17 GMT)
2025-Jun-10 23:56:17 (2025-Jun-11 03:56:17 GMT): 10%
2025-Jun-10 23:56:17 (2025-Jun-11 03:56:17 GMT): 20%
2025-Jun-10 23:56:17 (2025-Jun-11 03:56:17 GMT): 30%
2025-Jun-10 23:56:17 (2025-Jun-11 03:56:17 GMT): 40%
2025-Jun-10 23:56:17 (2025-Jun-11 03:56:17 GMT): 50%
2025-Jun-10 23:56:17 (2025-Jun-11 03:56:17 GMT): 60%
2025-Jun-10 23:56:17 (2025-Jun-11 03:56:17 GMT): 70%
2025-Jun-10 23:56:17 (2025-Jun-11 03:56:17 GMT): 80%
2025-Jun-10 23:56:17 (2025-Jun-11 03:56:17 GMT): 90%

Finished Calculating power
2025-Jun-10 23:56:17 (2025-Jun-11 03:56:17 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=18467.77MB/32063.54MB/18467.77MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=18467.77MB/32063.54MB/18467.77MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=18467.77MB/32063.54MB/18467.77MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=18467.77MB/32063.54MB/18467.77MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=18467.77MB/32063.54MB/18467.77MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Jun-10 23:56:17 (2025-Jun-11 03:56:17 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: TOP
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00562839 	    8.5128%
Total Switching Power:       0.00347102 	    5.2499%
Total Leakage Power:         0.05701714 	   86.2373%
Total Power:                 0.06611656
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.005005   0.0009222     0.03487      0.0408        61.7
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                  0.0006236    0.002549     0.02215     0.02532        38.3
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                           0.005628    0.003471     0.05702     0.06612         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
vdd                      0.72   0.005628    0.003471     0.05702     0.06612         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                     U1062 (UDB116SVT24_INV_15):        0.0008352
*              Highest Leakage Power:                     U1062 (UDB116SVT24_INV_15):        0.0003139
*                Total Cap:      6.48624e-12 F
*                Total instances in design:  1182
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=18467.77MB/32063.54MB/18467.77MB)

OptDebug: End of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.573|0.000|
|reg2reg   |49.708|0.000|
|HEPG      |49.708|0.000|
|All Paths |49.573|0.000|
+----------+------+-----+

End: Power Optimization (cpu=0:00:08, real=0:00:04, mem=27255.08M, totSessionCpu=0:28:57).


------------------------------------------------------------------
         After Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.573  | 49.708  | 49.573  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    114 (114)     |    -71     |    115 (115)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 21.592%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:22, real = 0:00:10, mem = 18305.7M, totSessionCpu=0:28:58 **
OPTC: user 20.0
** Finished Power Reclaim Optimization (cpu = 0:07:33) (real = 0:01:42) **
*** optPower #2 [finish] () : cpu/real = 0:07:33.5/0:01:41.4 (4.5), totSession cpu/real = 0:28:58.4/0:12:12.4 (2.4), mem = 27259.3M
<CMD> saveDesign postCTSopt
#% Begin save design ... (date=06/10 23:56:18, mem=18092.8M)
% Begin Save ccopt configuration ... (date=06/10 23:56:18, mem=18092.8M)
% End Save ccopt configuration ... (date=06/10 23:56:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=18092.8M, current mem=18092.4M)
% Begin Save netlist data ... (date=06/10 23:56:18, mem=18092.6M)
Writing Binary DB to postCTSopt.dat/vbin/TOP.v.bin in multi-threaded mode...
% End Save netlist data ... (date=06/10 23:56:18, total cpu=0:00:00.2, real=0:00:00.0, peak res=18095.6M, current mem=18095.6M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file postCTSopt.dat/TOP.route.congmap.gz ...
% Begin Save AAE data ... (date=06/10 23:56:18, mem=18096.2M)
Saving AAE Data ...
% End Save AAE data ... (date=06/10 23:56:18, total cpu=0:00:00.2, real=0:00:01.0, peak res=18096.2M, current mem=18095.5M)
Saving preference file postCTSopt.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
*info - save blackBox cells to lef file postCTSopt.dat/TOP.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Saving PG file postCTSopt.dat/TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Tue Jun 10 23:56:19 2025)
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Save Adaptive View Pruning View Names to Binary file
Saving property file postCTSopt.dat/TOP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=27335.8M) ***
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=27335.8M) ***
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=27335.8M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file postCTSopt.dat/TOP.apa ...
#
Saving rc congestion map postCTSopt.dat/TOP.congmap.gz ...
Saving preRoute extracted patterns in file 'postCTSopt.dat/TOP.techData.gz' ...
Saving preRoute extraction data in directory 'postCTSopt.dat/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=06/10 23:56:21, mem=18098.4M)
% End Save power constraints data ... (date=06/10 23:56:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=18098.4M, current mem=18098.4M)
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
Generated self-contained design postCTSopt.dat
lib_fast lib_slow
rc_fast rc_slow
mode_mission
../../dc/TOP/report/con.sdc
#% End save design ... (date=06/10 23:56:21, total cpu=0:00:01.9, real=0:00:04.0, peak res=18098.4M, current mem=18097.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -routeWithTimingDriven true
<CMD> setNanoRouteMode -routeWithSiDriven true
<CMD> setNanoRouteMode -drouteFixAntenna true
<CMD> setNanoRouteMode -routeInsertAntennaDiode true
<CMD> setNanoRouteMode -drouteUseMultiCutViaEffort medium
<CMD> setNanoRouteMode -route_detail_end_iteration 50
<CMD> setNanoRouteMode -route_detail_search_and_repair true
<CMD> setNanoRouteMode -route_detail_post_route_spread_wire true
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> routeDesign
#% Begin routeDesign (date=06/10 23:56:22, mem=17706.1M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 17705.95 (MB), peak = 18523.73 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort high
**INFO: User settings:
setNanoRouteMode -route_detail_end_iteration                  50
setNanoRouteMode -route_detail_fix_antenna                    true
setNanoRouteMode -route_detail_post_route_spread_wire         true
setNanoRouteMode -route_detail_search_and_repair              true
setNanoRouteMode -route_detail_use_multi_cut_via_effort       medium
setNanoRouteMode -route_route_side                            front
setNanoRouteMode -route_extract_third_party_compatible        false
setNanoRouteMode -route_global_exp_timing_driven_std_delay    6.1
setNanoRouteMode -route_exp_design_mode_bottom_routing_layer  3
setNanoRouteMode -route_antenna_diode_insertion               true
setNanoRouteMode -route_with_si_driven                        true
setNanoRouteMode -route_with_timing_driven                    true
setDesignMode -bottomRoutingLayer                             C1
setDesignMode -powerEffort                                    high
setDesignMode -process                                        22
setDesignMode -propagateActivity                              true
setExtractRCMode -coupling_c_th                               0.1
setExtractRCMode -engine                                      preRoute
setExtractRCMode -relative_c_th                               1
setExtractRCMode -total_c_th                                  0
setDelayCalMode -enable_high_fanout                           true
setDelayCalMode -eng_enablePrePlacedFlow                      false
setDelayCalMode -engine                                       aae
setDelayCalMode -ignoreNetLoad                                false
setDelayCalMode -socv_accuracy_mode                           low
setSIMode -separate_delta_delay_on_data                       true

#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin checking placement ... (start mem=23544.3M, init mem=23544.3M)
*info: Placed = 2498           (Fixed = 1316)
*info: Unplaced = 0           
Placement Density:21.59%(585/2713)
Placement Density (including fixed std cells):29.04%(870/2998)
Finished checkPlace (total: cpu=0:00:01.0, real=0:00:00.0; vio checks: cpu=0:00:00.9, real=0:00:00.0; mem=23512.3M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (1) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=23512.3M) ***
#Start route 1 clock and analog nets...
% Begin globalDetailRoute (date=06/10 23:56:22, mem=17700.9M)

globalDetailRoute

#Start globalDetailRoute on Tue Jun 10 23:56:22 2025
#
Grid density data update skipped
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_2_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_2_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_1_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_1_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_0_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_0_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC8_sh_en is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC8_sh_en is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC7_sh_en is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC7_sh_en is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC6_sh_en is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC6_sh_en is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC5_i_CONFIG is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC5_i_CONFIG is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC4_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC4_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of nets with skipped attribute = 1202 (skipped).
#Total number of routable nets = 1.
#Total number of nets in the design = 1205.
#1 routable net do not has any wires.
#1202 skipped nets have only detail routed wires.
#1 net will be global routed.
#Using multithreading with 48 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Tue Jun 10 23:56:23 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 17746.71 (MB), peak = 18824.36 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:40, elapsed time = 00:00:07, memory = 17751.19 (MB), peak = 18824.36 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 32 threads...
#Set layer M1 to be advanced pin access layer.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1752 and Instance U1754. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1752 and Instance U1754. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1754 and Instance U1760. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1754 and Instance U1760. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1760 and Instance U1761. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1760 and Instance U1761. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1763 and Instance U1774. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1763 and Instance U1774. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1343 and Instance U1407. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1343 and Instance U1407. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1724 and Instance U1741. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1724 and Instance U1741. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1741 and Instance U1740. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1741 and Instance U1740. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1764 and Instance U1765. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1764 and Instance U1765. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1727 and Instance U1725. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1727 and Instance U1725. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1725 and Instance U1722. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1725 and Instance U1722. Inspect the area near the pin for obstacles.
#WARNING (EMS-27) Message (NRDB-2085) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#636 out of 2499(25.45%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#96 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.07 (MB)
#Total memory = 17751.12 (MB)
#Peak memory = 18824.36 (MB)
#WARNING (NRGR-8) Clock net clk bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net clk bottom preferred routing layer as 1.
#
#Finished routing data preparation on Tue Jun 10 23:56:30 2025
#
#Cpu time = 00:00:40
#Elapsed time = 00:00:07
#Increased memory = 8.52 (MB)
#Total memory = 17751.12 (MB)
#Peak memory = 18824.36 (MB)
#
#
#Start global routing on Tue Jun 10 23:56:30 2025
#
#
#Start global routing initialization on Tue Jun 10 23:56:30 2025
#
#Number of eco nets is 1
#
#Start global routing data preparation on Tue Jun 10 23:56:30 2025
#
#Start routing resource analysis on Tue Jun 10 23:56:30 2025
#
#Routing resource analysis is done on Tue Jun 10 23:56:30 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  C1             V         594         104        2209     4.98%
#  C2             H         698           0        2209     0.00%
#  C3             V         698           0        2209     0.00%
#  C4             H         698           0        2209     0.00%
#  C5             V         698           0        2209     0.00%
#  JA             H          69           0        2209     0.00%
#  QA             V          26           0        2209    44.68%
#  QB             H          26           0        2209    44.68%
#  LB             V          17           0        2209    63.83%
#  --------------------------------------------------------------
#  Total                   3524       1.66%       19881    17.57%
#
#
#
#
#Global routing data preparation is done on Tue Jun 10 23:56:30 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 17751.81 (MB), peak = 18824.36 (MB)
#
#
#Global routing initialization is done on Tue Jun 10 23:56:30 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 17752.39 (MB), peak = 18824.36 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 17752.84 (MB), peak = 18824.36 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 17752.62 (MB), peak = 18824.36 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 17752.62 (MB), peak = 18824.36 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of nets with skipped attribute = 1202 (skipped).
#Total number of routable nets = 1.
#Total number of nets in the design = 1205.
#
#1 routable net has routed wires.
#1202 skipped nets have only detail routed wires.
#
#Routed net constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               1  
#-----------------------------
#        Total               1  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1203  
#-----------------------------
#        Total            1203  
#-----------------------------
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  C1            0(0.00%)   (0.00%)
#  C2            0(0.00%)   (0.00%)
#  C3            0(0.00%)   (0.00%)
#  C4            0(0.00%)   (0.00%)
#  C5            0(0.00%)   (0.00%)
#  JA            0(0.00%)   (0.00%)
#  QA            0(0.00%)   (0.00%)
#  QB            0(0.00%)   (0.00%)
#  LB            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total wire length = 486 um.
#Total half perimeter of net bounding box = 81 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 318 um.
#Total wire length on LAYER C2 = 159 um.
#Total wire length on LAYER C3 = 8 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 494
#Up-Via Summary (total 494):
#           
#-----------------------
# M2                280
# C1                200
# C2                 14
#-----------------------
#                   494 
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.38 (MB)
#Total memory = 17752.50 (MB)
#Peak memory = 18824.36 (MB)
#
#Finished global routing on Tue Jun 10 23:56:30 2025
#
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 17751.84 (MB), peak = 18824.36 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start Track Assignment.
#Done with 1 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
#Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 486 um.
#Total half perimeter of net bounding box = 81 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 318 um.
#Total wire length on LAYER C2 = 159 um.
#Total wire length on LAYER C3 = 8 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 494
#Up-Via Summary (total 494):
#           
#-----------------------
# M2                280
# C1                200
# C2                 14
#-----------------------
#                   494 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 17750.54 (MB), peak = 18824.36 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:41
#Elapsed time = 00:00:08
#Increased memory = 10.55 (MB)
#Total memory = 17750.57 (MB)
#Peak memory = 18824.36 (MB)
#Using multithreading with 48 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 50.00% of the total area was rechecked for DRC, and 1.56% required routing.
#   number of violations = 7
#
#  By Layer and Type:
#
#---------+-------+-------+------+-------+-------+-------+
#  -      | MetSpc| EOLSpc| Short| C2MCon| C2MCvx| Totals|
#---------+-------+-------+------+-------+-------+-------+
#  M1     |      0|      0|     0|      0|      0|      0|
#  M2     |      0|      0|     0|      2|      1|      3|
#  C1     |      1|      2|     1|      0|      0|      4|
#  Totals |      1|      2|     1|      2|      1|      7|
#---------+-------+-------+------+-------+-------+-------+
#
#499 out of 2498 instances (20.0%) need to be verified(marked ipoed), dirty area = 4.6%.
#42.73% of the total area is being checked for drcs
#42.7% of the total area was checked
#   number of violations = 7
#
#  By Layer and Type:
#
#---------+-------+-------+------+-------+-------+-------+
#  -      | MetSpc| EOLSpc| Short| C2MCon| C2MCvx| Totals|
#---------+-------+-------+------+-------+-------+-------+
#  M1     |      0|      0|     0|      0|      0|      0|
#  M2     |      0|      0|     0|      2|      1|      3|
#  C1     |      1|      2|     1|      0|      0|      4|
#  Totals |      1|      2|     1|      2|      1|      7|
#---------+-------+-------+------+-------+-------+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 17780.93 (MB), peak = 18824.36 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 17780.26 (MB), peak = 18824.36 (MB)
#Complete Detail Routing.
#Total wire length = 487 um.
#Total half perimeter of net bounding box = 81 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 318 um.
#Total wire length on LAYER C2 = 161 um.
#Total wire length on LAYER C3 = 8 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 500
#Up-Via Summary (total 500):
#           
#-----------------------
# M2                280
# C1                204
# C2                 16
#-----------------------
#                   500 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = -1.91 (MB)
#Total memory = 17748.65 (MB)
#Peak memory = 18824.36 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 17748.44 (MB), peak = 18824.36 (MB)
#
#Total wire length = 487 um.
#Total half perimeter of net bounding box = 81 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 318 um.
#Total wire length on LAYER C2 = 161 um.
#Total wire length on LAYER C3 = 8 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 500
#Up-Via Summary (total 500):
#           
#-----------------------
# M2                280
# C1                204
# C2                 16
#-----------------------
#                   500 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 487 um.
#Total half perimeter of net bounding box = 81 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 318 um.
#Total wire length on LAYER C2 = 161 um.
#Total wire length on LAYER C3 = 8 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 500
#Up-Via Summary (total 500):
#           
#-----------------------
# M2                280
# C1                204
# C2                 16
#-----------------------
#                   500 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#4.03% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 17798.79 (MB), peak = 18824.36 (MB)
#CELL_VIEW TOP,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total wire length = 487 um.
#Total half perimeter of net bounding box = 81 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 318 um.
#Total wire length on LAYER C2 = 161 um.
#Total wire length on LAYER C3 = 8 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 500
#Total number of multi-cut vias = 40 (  8.0%)
#Total number of single cut vias = 460 ( 92.0%)
#Up-Via Summary (total 500):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M2               280 (100.0%)         0 (  0.0%)        280
# C1               166 ( 81.4%)        38 ( 18.6%)        204
# C2                14 ( 87.5%)         2 ( 12.5%)         16
#-----------------------------------------------------------
#                  460 ( 92.0%)        40 (  8.0%)        500 
#
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:02
#Increased memory = -1.07 (MB)
#Total memory = 17749.49 (MB)
#Peak memory = 18824.36 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:44
#Elapsed time = 00:00:10
#Increased memory = 42.65 (MB)
#Total memory = 17743.54 (MB)
#Peak memory = 18824.36 (MB)
#Number of warnings = 66
#Total number of warnings = 141
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Jun 10 23:56:32 2025
#
% End globalDetailRoute (date=06/10 23:56:32, total cpu=0:00:44.5, real=0:00:10.0, peak res=18824.4M, current mem=17707.0M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=06/10 23:56:32, mem=17707.0M)

globalDetailRoute

#Start globalDetailRoute on Tue Jun 10 23:56:32 2025
#
#Generating timing data, please wait...
#1203 total nets, 1 already routed, 1 will ignore in trialRoute
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 17744.56 (MB), peak = 18824.36 (MB)
#Reporting timing...
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 100.000 (ns)
#Stage 1: cpu time = 00:00:04, elapsed time = 00:00:03, memory = 18088.58 (MB), peak = 18824.36 (MB)
#Library Standard Delay: 6.10ps
#Slack threshold: 12.20ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 18088.52 (MB), peak = 18824.36 (MB)
#Stage 3: cpu time = 00:00:03, elapsed time = 00:00:02, memory = 18094.23 (MB), peak = 18824.36 (MB)
#Default setup view is reset to view_slow_mission.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 18094.23 (MB), peak = 18824.36 (MB)
#Current view: view_slow_mission 
#Current enabled view: view_slow_mission 
#Generating timing data took: cpu time = 00:00:07, elapsed time = 00:00:05, memory = 18092.14 (MB), peak = 18824.36 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_2_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_2_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_1_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_1_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_0_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_0_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC8_sh_en is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC8_sh_en is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC7_sh_en is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC7_sh_en is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC6_sh_en is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC6_sh_en is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC5_i_CONFIG is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC5_i_CONFIG is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC4_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC4_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Tue Jun 10 23:56:38 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 18098.02 (MB), peak = 18824.36 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 18102.47 (MB), peak = 18824.36 (MB)
#Start instance access analysis using 32 threads...
#Set layer M1 to be advanced pin access layer.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1752 and Instance U1754. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1752 and Instance U1754. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1754 and Instance U1760. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1754 and Instance U1760. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1760 and Instance U1761. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1760 and Instance U1761. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1763 and Instance U1774. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1763 and Instance U1774. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1343 and Instance U1407. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1343 and Instance U1407. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1724 and Instance U1741. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1724 and Instance U1741. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1741 and Instance U1740. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1741 and Instance U1740. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1764 and Instance U1765. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1764 and Instance U1765. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1727 and Instance U1725. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1727 and Instance U1725. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1725 and Instance U1722. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1725 and Instance U1722. Inspect the area near the pin for obstacles.
#WARNING (EMS-27) Message (NRDB-2085) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#636 out of 2499(25.45%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#96 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.07 (MB)
#Total memory = 18102.41 (MB)
#Peak memory = 18824.36 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration...
#Setup timing driven global route constraints on 0 nets
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Skipped timing-driven prevention.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 18102.41 (MB), peak = 18824.36 (MB)
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 1203.
#Total number of nets in the design = 1205.
#1202 routable nets do not have any wires.
#1 routable net has routed wires.
#1202 nets will be global routed.
#Using multithreading with 48 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Finished routing data preparation on Tue Jun 10 23:56:39 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -1.51 (MB)
#Total memory = 18103.72 (MB)
#Peak memory = 18824.36 (MB)
#
#
#Start global routing on Tue Jun 10 23:56:39 2025
#
#
#Start global routing initialization on Tue Jun 10 23:56:39 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Jun 10 23:56:39 2025
#
#Start routing resource analysis on Tue Jun 10 23:56:39 2025
#
#Routing resource analysis is done on Tue Jun 10 23:56:40 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  C1             V         585         113        2209     4.98%
#  C2             H         691           7        2209     0.00%
#  C3             V         697           1        2209     0.00%
#  C4             H         698           0        2209     0.00%
#  C5             V         698           0        2209     0.00%
#  JA             H          69           0        2209     0.00%
#  QA             V          26           0        2209    44.68%
#  QB             H          26           0        2209    44.68%
#  LB             V          17           0        2209    63.83%
#  --------------------------------------------------------------
#  Total                   3508       1.91%       19881    17.57%
#
#
#
#
#Global routing data preparation is done on Tue Jun 10 23:56:40 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 18105.15 (MB), peak = 18824.36 (MB)
#
#
#Global routing initialization is done on Tue Jun 10 23:56:40 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 18105.15 (MB), peak = 18824.36 (MB)
#
#Skip 1/2 round for no nets in the round...
#Route nets in 2/2 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 18104.91 (MB), peak = 18824.36 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 18104.88 (MB), peak = 18824.36 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 1203.
#Total number of nets in the design = 1205.
#
#1203 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1202  
#-----------------------------
#        Total            1202  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1203  
#-----------------------------
#        Total            1203  
#-----------------------------
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)         (7-9)   OverCon
#  --------------------------------------------------------------------------
#  C1          120(5.46%)     62(2.82%)      7(0.32%)      2(0.09%)   (8.69%)
#  C2            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  C3            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  C4            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  C5            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  JA            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  QA            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  QB            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  LB            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    120(0.73%)     62(0.38%)      7(0.04%)      2(0.01%)   (1.16%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 9
#  Overflow after GR: 0.00% H + 1.16% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   C1(V)    |         29.00 |         77.00 |    30.24    28.08    43.20    54.00 |
[hotspot] |   C2(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   C3(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   C4(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   C5(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   JA(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   QA(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   QB(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   LB(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   worst    | (C1)    29.00 | (C1)    77.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] | all layers |          0.00 |          0.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 6149 um.
#Total half perimeter of net bounding box = 5749 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 1856 um.
#Total wire length on LAYER C2 = 2500 um.
#Total wire length on LAYER C3 = 1669 um.
#Total wire length on LAYER C4 = 124 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 9096
#Total number of multi-cut vias = 40 (  0.4%)
#Total number of single cut vias = 9056 ( 99.6%)
#Up-Via Summary (total 9096):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1468 (100.0%)         0 (  0.0%)       1468
# M2              3625 (100.0%)         0 (  0.0%)       3625
# C1              2853 ( 98.7%)        38 (  1.3%)       2891
# C2              1072 ( 99.8%)         2 (  0.2%)       1074
# C3                38 (100.0%)         0 (  0.0%)         38
#-----------------------------------------------------------
#                 9056 ( 99.6%)        40 (  0.4%)       9096 
#
#Total number of involved regular nets 252
#Maximum src to sink distance  65.7
#Average of max src_to_sink distance  11.9
#Average of ave src_to_sink distance  7.7
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Max overcon = 9 tracks.
#Total overcon = 1.16%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -0.37 (MB)
#Total memory = 18103.35 (MB)
#Peak memory = 18824.36 (MB)
#
#Finished global routing on Tue Jun 10 23:56:40 2025
#
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 18102.79 (MB), peak = 18824.36 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start Track Assignment.
#Done with 1464 horizontal wires in 2 hboxes and 1671 vertical wires in 2 hboxes.
#Done with 447 horizontal wires in 2 hboxes and 312 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# C1          1519.54 	  1.03%  	  0.00% 	  1.01%
# C2          2280.50 	  0.05%  	  0.00% 	  0.01%
# C3          1635.29 	  0.01%  	  0.00% 	  0.00%
# C4           128.28 	  0.00%  	  0.00% 	  0.00%
# C5             0.00 	  0.00%  	  0.00% 	  0.00%
# JA             0.00 	  0.00%  	  0.00% 	  0.00%
# QA             0.00 	  0.00%  	  0.00% 	  0.00%
# QB             0.00 	  0.00%  	  0.00% 	  0.00%
# LB             0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All        5563.62  	  0.30% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 5946 um.
#Total half perimeter of net bounding box = 5749 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 1803 um.
#Total wire length on LAYER C2 = 2396 um.
#Total wire length on LAYER C3 = 1620 um.
#Total wire length on LAYER C4 = 127 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 9096
#Total number of multi-cut vias = 40 (  0.4%)
#Total number of single cut vias = 9056 ( 99.6%)
#Up-Via Summary (total 9096):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1468 (100.0%)         0 (  0.0%)       1468
# M2              3625 (100.0%)         0 (  0.0%)       3625
# C1              2853 ( 98.7%)        38 (  1.3%)       2891
# C2              1072 ( 99.8%)         2 (  0.2%)       1074
# C3                38 (100.0%)         0 (  0.0%)         38
#-----------------------------------------------------------
#                 9056 ( 99.6%)        40 (  0.4%)       9096 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 18102.82 (MB), peak = 18824.36 (MB)
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Finish check_net_pin_list step Enter extract_rc_after_routing
#Extract in track assign mode
#Start extraction data preparation
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
#Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
#(i=11, n=11 2000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#C1 -> C1 (3)
#C2 -> C2 (4)
#C3 -> C3 (5)
#C4 -> C4 (6)
#C5 -> C5 (7)
#JA -> JA (8)
#QA -> QA (9)
#QB -> QB (10)
#LB -> LB (11)
#SADV_On
# Corner(s) : 
#rc_fast [25.00] 
#rc_slow [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 2124]
#Generating the tQuantus model file automatically.
#num_tile=29070 avg_aspect_ratio=1.984855 
#Vertical num_row 61 per_row= 476 halo= 20000 
#hor_num_col = 179 final aspect_ratio= 0.635300
#Build RC corners: cpu time = 00:00:24, elapsed time = 00:00:25, memory = 18198.45 (MB), peak = 18824.36 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.01 (MB)
#Total memory = 18206.89 (MB)
#Peak memory = 18824.36 (MB)
#Using multithreading with 48 threads.
#begin processing metal fill model file
#end processing metal fill model file
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Post Track Assignment Wire Spread.
#Done with 233 horizontal wires in 2 hboxes and 322 vertical wires in 2 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Length limit = 200 pitches
#opt mode = 2
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x3 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 4 hboxes with 48 threads on machine with  Xeon 2.40GHz 36608KB Cache 48CPU...
#Process 0 special clock nets for rc extraction
#Total 1203 nets were built. 1 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:01, elapsed time = 00:00:00 .
#   Increased memory =    17.48 (MB), total memory = 18225.83 (MB), peak memory = 18824.36 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 18208.25 (MB), peak = 18824.36 (MB)
#RC Statistics: 0 Res, 3272 Ground Cap, 3241 XCap (Edge to Edge)
#Register nets and terms for rcdb /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_lr527k.rcdb.d
#Finish registering nets and terms for rcdb.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 7861 nodes, 6658 edges, and 6482 xcaps
#1 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_lr527k.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 27269.238M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_lr527k.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell TOP has rcdb /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_lr527k.rcdb.d specified
Cell TOP, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:01.0 mem: 27269.238M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:28
#Elapsed time = 00:00:28
#Increased memory = 104.84 (MB)
#Total memory = 18207.66 (MB)
#Peak memory = 18824.36 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
AAE_INFO: switching setDelayCal -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
#Reporting timing...
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 100.000 (ns)
#Stage 1: cpu time = 00:00:05, elapsed time = 00:00:04, memory = 18154.25 (MB), peak = 18824.36 (MB)
#Library Standard Delay: 6.10ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 18154.25 (MB), peak = 18824.36 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 18155.75 (MB), peak = 18824.36 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
Worst slack reported in the design = 99.654640 (late)
*** writeDesignTiming (0:00:00.1) ***
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 18155.88 (MB), peak = 18824.36 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 1203
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
Current (total cpu=0:30:33, real=0:13:11, peak res=18824.4M, current mem=17485.0M)
TOP
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=17496.4M, current mem=17496.4M)
Current (total cpu=0:30:33, real=0:13:11, peak res=18824.4M, current mem=17496.4M)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 17496.36 (MB), peak = 18824.36 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 1203
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 97 horizontal wires in 2 hboxes and 81 vertical wires in 2 hboxes.
#Done with 28 horizontal wires in 2 hboxes and 39 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# C1          1520.09 	  1.05%  	  0.00% 	  1.01%
# C2          2276.39 	  0.04%  	  0.00% 	  0.01%
# C3          1634.74 	  0.01%  	  0.00% 	  0.00%
# C4           128.28 	  0.00%  	  0.00% 	  0.00%
# C5             0.00 	  0.00%  	  0.00% 	  0.00%
# JA             0.00 	  0.00%  	  0.00% 	  0.00%
# QA             0.00 	  0.00%  	  0.00% 	  0.00%
# QB             0.00 	  0.00%  	  0.00% 	  0.00%
# LB             0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All        5559.50  	  0.31% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total wire length = 5941 um.
#Total half perimeter of net bounding box = 5749 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 1803 um.
#Total wire length on LAYER C2 = 2391 um.
#Total wire length on LAYER C3 = 1620 um.
#Total wire length on LAYER C4 = 127 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 9096
#Total number of multi-cut vias = 40 (  0.4%)
#Total number of single cut vias = 9056 ( 99.6%)
#Up-Via Summary (total 9096):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1468 (100.0%)         0 (  0.0%)       1468
# M2              3625 (100.0%)         0 (  0.0%)       3625
# C1              2853 ( 98.7%)        38 (  1.3%)       2891
# C2              1072 ( 99.8%)         2 (  0.2%)       1074
# C3                38 (100.0%)         0 (  0.0%)         38
#-----------------------------------------------------------
#                 9056 ( 99.6%)        40 (  0.4%)       9096 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 17497.82 (MB), peak = 18824.36 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:39
#Elapsed time = 00:00:36
#Increased memory = -596.25 (MB)
#Total memory = 17497.79 (MB)
#Peak memory = 18824.36 (MB)
#Using multithreading with 48 threads.
#Start reading timing information from file .timing_file_3611107.tif.gz ...
#Read in timing information for 33 ports, 1182 instances from timing file .timing_file_3611107.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 9145
#
#  By Layer and Type:
#
#---------+-------+-------+-------+------+-------+-----+-------+-------+
#  -      | MetSpc| EOLSpc| MinStp| Color| C2MCon|  Enc| Others| Totals|
#---------+-------+-------+-------+------+-------+-----+-------+-------+
#  M1     |     13|      3|     50|     0|   1553|  484|    252|   2355|
#  M2     |    823|    394|    795|   941|    698|  711|   1330|   5692|
#  C1     |    498|    224|     68|     0|      0|    0|    299|   1089|
#  C2     |      2|      1|      0|     0|      0|    1|      5|      9|
#  Totals |   1336|    622|    913|   941|   2251| 1196|   1886|   9145|
#---------+-------+-------+-------+------+-------+-----+-------+-------+
#
#cpu time = 00:00:51, elapsed time = 00:00:29, memory = 17682.09 (MB), peak = 18824.36 (MB)
#start 1st optimization iteration ...
#   number of violations = 1813
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+----+-----+-------+-------+
#  -      | MetSpc| EOLSpc| Short| Color| Mar|  Enc| Others| Totals|
#---------+-------+-------+------+------+----+-----+-------+-------+
#  M1     |      0|      0|     0|     0|   0|  638|     16|    654|
#  M2     |     38|      0|    55|    83|  17|  643|     46|    882|
#  C1     |     81|     62|    71|     0|  15|    0|     40|    269|
#  C2     |      3|      2|     1|     0|   0|    0|      2|      8|
#  Totals |    122|     64|   127|    83|  32| 1281|    104|   1813|
#---------+-------+-------+------+------+----+-----+-------+-------+
#
#cpu time = 00:01:47, elapsed time = 00:01:00, memory = 17819.93 (MB), peak = 19139.74 (MB)
#WARNING (NRDR-30) Detail routing is stopped due to too many DRC violations.
#Complete Detail Routing.
#Total wire length = 6763 um.
#Total half perimeter of net bounding box = 5749 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 1560 um.
#Total wire length on LAYER C2 = 2182 um.
#Total wire length on LAYER C3 = 2433 um.
#Total wire length on LAYER C4 = 581 um.
#Total wire length on LAYER C5 = 7 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 14037
#Total number of multi-cut vias = 467 (  3.3%)
#Total number of single cut vias = 13570 ( 96.7%)
#Up-Via Summary (total 14037):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1460 ( 99.5%)         8 (  0.5%)       1468
# M2              4141 ( 96.3%)       158 (  3.7%)       4299
# C1              4428 ( 96.0%)       185 (  4.0%)       4613
# C2              3037 ( 96.7%)       105 (  3.3%)       3142
# C3               485 ( 97.8%)        11 (  2.2%)        496
# C4                19 (100.0%)         0 (  0.0%)         19
#-----------------------------------------------------------
#                13570 ( 96.7%)       467 (  3.3%)      14037 
#
#Total number of DRC violations = 1813
#Cpu time = 00:02:38
#Elapsed time = 00:01:29
#Increased memory = 245.42 (MB)
#Total memory = 17743.21 (MB)
#Peak memory = 19139.74 (MB)
#
#Start Post Route via swapping...
#63.35% of area are rerouted by ECO routing.
#   number of violations = 1797
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+-------+-----+-------+-------+
#  -      | MetSpc| EOLSpc| Short| Color| C2MCon|  Enc| Others| Totals|
#---------+-------+-------+------+------+-------+-----+-------+-------+
#  M1     |      0|      0|     0|     0|      8|  637|      8|    653|
#  M2     |     39|      0|    55|    81|     23|  642|     38|    878|
#  C1     |     81|     58|    72|     0|      0|    0|     48|    259|
#  C2     |      3|      1|     1|     0|      0|    0|      2|      7|
#  Totals |    123|     59|   128|    81|     31| 1279|     96|   1797|
#---------+-------+-------+------+------+-------+-----+-------+-------+
#
#cpu time = 00:00:18, elapsed time = 00:00:07, memory = 17828.99 (MB), peak = 19139.74 (MB)
#CELL_VIEW TOP,init has 1797 DRC violations
#Total number of DRC violations = 1797
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total wire length = 6763 um.
#Total half perimeter of net bounding box = 5749 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 1560 um.
#Total wire length on LAYER C2 = 2182 um.
#Total wire length on LAYER C3 = 2433 um.
#Total wire length on LAYER C4 = 581 um.
#Total wire length on LAYER C5 = 7 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 14037
#Total number of multi-cut vias = 7333 ( 52.2%)
#Total number of single cut vias = 6704 ( 47.8%)
#Up-Via Summary (total 14037):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1443 ( 98.3%)        25 (  1.7%)       1468
# M2              3117 ( 72.5%)      1182 ( 27.5%)       4299
# C1              1589 ( 34.4%)      3024 ( 65.6%)       4613
# C2               525 ( 16.7%)      2617 ( 83.3%)       3142
# C3                30 (  6.0%)       466 ( 94.0%)        496
# C4                 0 (  0.0%)        19 (100.0%)         19
#-----------------------------------------------------------
#                 6704 ( 47.8%)      7333 ( 52.2%)      14037 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 1822
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+----+-----+-------+-------+
#  -      | MetSpc| EOLSpc| Short| Color| Mar|  Enc| Others| Totals|
#---------+-------+-------+------+------+----+-----+-------+-------+
#  M1     |      0|      0|     0|     0|   0|  646|     16|    662|
#  M2     |     38|      0|    57|    84|  17|  652|     46|    894|
#  C1     |     81|     58|    71|     0|  15|    0|     34|    259|
#  C2     |      3|      1|     1|     0|   0|    0|      2|      7|
#  Totals |    122|     59|   129|    84|  32| 1298|     98|   1822|
#---------+-------+-------+------+------+----+-----+-------+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 17747.39 (MB), peak = 19139.74 (MB)
#CELL_VIEW TOP,init has 1822 DRC violations
#Total number of DRC violations = 1822
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Jun 10 23:58:52 2025
#
#
#Start Post Route Wire Spread.
#Done with 102 horizontal wires in 3 hboxes and 151 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 6804 um.
#Total half perimeter of net bounding box = 5749 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 1561 um.
#Total wire length on LAYER C2 = 2190 um.
#Total wire length on LAYER C3 = 2457 um.
#Total wire length on LAYER C4 = 589 um.
#Total wire length on LAYER C5 = 7 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 14037
#Total number of multi-cut vias = 7333 ( 52.2%)
#Total number of single cut vias = 6704 ( 47.8%)
#Up-Via Summary (total 14037):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1443 ( 98.3%)        25 (  1.7%)       1468
# M2              3117 ( 72.5%)      1182 ( 27.5%)       4299
# C1              1589 ( 34.4%)      3024 ( 65.6%)       4613
# C2               525 ( 16.7%)      2617 ( 83.3%)       3142
# C3                30 (  6.0%)       466 ( 94.0%)        496
# C4                 0 (  0.0%)        19 (100.0%)         19
#-----------------------------------------------------------
#                 6704 ( 47.8%)      7333 ( 52.2%)      14037 
#
#
#Start DRC checking..
#   number of violations = 1822
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+----+-----+-------+-------+
#  -      | MetSpc| EOLSpc| Short| Color| Mar|  Enc| Others| Totals|
#---------+-------+-------+------+------+----+-----+-------+-------+
#  M1     |      0|      0|     0|     0|   0|  646|     16|    662|
#  M2     |     38|      0|    57|    84|  17|  652|     46|    894|
#  C1     |     81|     58|    71|     0|  15|    0|     34|    259|
#  C2     |      3|      1|     1|     0|   0|    0|      2|      7|
#  Totals |    122|     59|   129|    84|  32| 1298|     98|   1822|
#---------+-------+-------+------+------+----+-----+-------+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 17748.07 (MB), peak = 19139.74 (MB)
#CELL_VIEW TOP,init has 1822 DRC violations
#Total number of DRC violations = 1822
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 1822
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+----+-----+-------+-------+
#  -      | MetSpc| EOLSpc| Short| Color| Mar|  Enc| Others| Totals|
#---------+-------+-------+------+------+----+-----+-------+-------+
#  M1     |      0|      0|     0|     0|   0|  646|     16|    662|
#  M2     |     38|      0|    57|    84|  17|  652|     46|    894|
#  C1     |     81|     58|    71|     0|  15|    0|     34|    259|
#  C2     |      3|      1|     1|     0|   0|    0|      2|      7|
#  Totals |    122|     59|   129|    84|  32| 1298|     98|   1822|
#---------+-------+-------+------+------+----+-----+-------+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 17723.07 (MB), peak = 19139.74 (MB)
#CELL_VIEW TOP,init has 1822 DRC violations
#Total number of DRC violations = 1822
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 6804 um.
#Total half perimeter of net bounding box = 5749 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 1561 um.
#Total wire length on LAYER C2 = 2190 um.
#Total wire length on LAYER C3 = 2457 um.
#Total wire length on LAYER C4 = 589 um.
#Total wire length on LAYER C5 = 7 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 14037
#Total number of multi-cut vias = 7333 ( 52.2%)
#Total number of single cut vias = 6704 ( 47.8%)
#Up-Via Summary (total 14037):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1443 ( 98.3%)        25 (  1.7%)       1468
# M2              3117 ( 72.5%)      1182 ( 27.5%)       4299
# C1              1589 ( 34.4%)      3024 ( 65.6%)       4613
# C2               525 ( 16.7%)      2617 ( 83.3%)       3142
# C3                30 (  6.0%)       466 ( 94.0%)        496
# C4                 0 (  0.0%)        19 (100.0%)         19
#-----------------------------------------------------------
#                 6704 ( 47.8%)      7333 ( 52.2%)      14037 
#
#detailRoute Statistics:
#Cpu time = 00:03:02
#Elapsed time = 00:01:39
#Increased memory = 222.79 (MB)
#Total memory = 17720.59 (MB)
#Peak memory = 19139.74 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:03:50
#Elapsed time = 00:02:21
#Increased memory = -11.00 (MB)
#Total memory = 17695.97 (MB)
#Peak memory = 19139.74 (MB)
#Number of warnings = 67
#Total number of warnings = 209
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Jun 10 23:58:53 2025
#
% End globalDetailRoute (date=06/10 23:58:53, total cpu=0:03:50, real=0:02:22, peak res=19139.7M, current mem=17569.5M)
#Default setup view is reset to view_slow_mission.
#Default setup view is reset to view_slow_mission.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:04:36, elapsed time = 00:02:32, memory = 17533.11 (MB), peak = 19139.74 (MB)
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  routeDesign               | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation    | 00:00:43|     00:00:38|         1.1|
#  DB Import                 | 00:00:00|     00:00:00|         1.0|
#  DB Export                 | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access           | 00:00:39|     00:00:06|         6.6|
#  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
#  Data Preparation          | 00:00:03|     00:00:03|         1.0|
#  Global Routing            | 00:00:01|     00:00:01|         1.3|
#  Track Assignment          | 00:00:01|     00:00:01|         1.0|
#  Detail Routing            | 00:02:41|     00:01:31|         1.8|
#  Antenna Fixing            | 00:00:00|     00:00:00|         1.0|
#  Post Route Via Swapping   | 00:00:18|     00:00:07|         2.6|
#  Post Route Wire Spreading | 00:00:06|     00:00:03|         2.0|
#  Entire Command            | 00:04:36|     00:02:32|         1.8|
#----------------------------+---------+-------------+------------+
#

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   NRAG-44              1  Track pitch is too small compared with l...
WARNING   NRDB-2085           76  The pin access was impeded near Instance...
WARNING   NRDR-30              1  Detail routing is stopped due to too man...
WARNING   NRIG-1303            1  The congestion map does not match the GC...
WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
WARNING   NRIF-38              1  Option %s%s is not a Boolean option.     
WARNING   NRIF-95             52  Option setNanoRouteMode -routeTopRouting...
WARNING   TCLCMD-1403          1  '%s'                                     
*** Message Summary: 183 warning(s), 0 error(s)

#% End routeDesign (date=06/10 23:58:54, total cpu=0:04:36, real=0:02:32, peak res=19139.7M, current mem=17533.1M)
<CMD> setOptMode -fixHoldAllowSetupTnsDegrade false
<CMD> optDesign -postRoute -setup -hold -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 17533.1M, totSessionCpu=0:33:37 **
*** optDesign #1 [begin] () : totSession cpu/real = 0:33:36.5/0:14:48.9 (2.3), mem = 22826.6M
GigaOpt running with 48 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:33:36.5/0:14:48.9 (2.3), mem = 22826.6M
**INFO: User settings:
setNanoRouteMode -route_detail_end_iteration                                              50
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_spread_wire                                     true
setNanoRouteMode -route_detail_search_and_repair                                          true
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              3
setNanoRouteMode -route_antenna_diode_insertion                                           true
setNanoRouteMode -route_with_si_driven                                                    true
setNanoRouteMode -route_with_timing_driven                                                true
setNanoRouteMode -timingEngine                                                            .timing_file_3611107.tif.gz
setDesignMode -bottomRoutingLayer                                                         C1
setDesignMode -powerEffort                                                                high
setDesignMode -process                                                                    22
setDesignMode -propagateActivity                                                          true
setExtractRCMode -coupling_c_th                                                           0.1
setExtractRCMode -engine                                                                  preRoute
setExtractRCMode -relative_c_th                                                           1
setExtractRCMode -total_c_th                                                              0
setUsefulSkewMode -opt_skew_eco_route                                                     false
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -socv_accuracy_mode                                                       low
setOptMode -opt_view_pruning_setup_views_active_list                                      { view_slow_mission }
setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_slow_mission}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_slow_mission}
setOptMode -opt_drv_margin                                                                0
setOptMode -opt_exp_pre_route_auto_flow_update                                            true
setOptMode -opt_drv                                                                       true
setOptMode -opt_hold_allow_setup_tns_degradation                                          false
setOptMode -opt_hold_target_slack                                                         0.05
setOptMode -opt_leakage_to_dynamic_ratio                                                  0.5
setOptMode -opt_resize_flip_flops                                                         true
setOptMode -opt_preserve_all_sequential                                                   false
setOptMode -opt_setup_target_slack                                                        0
setSIMode -separate_delta_delay_on_data                                                   true
setPlaceMode -place_detail_check_inst_space_group                                         true
setPlaceMode -place_detail_dpt_flow                                                       true
setPlaceMode -place_detail_legalization_inst_gap                                          1
setPlaceMode -place_detail_use_diffusion_transition_fill                                  true
setPlaceMode -place_global_clock_power_driven                                             true
setPlaceMode -place_global_clock_power_driven_effort                                      high
setPlaceMode -place_global_cong_effort                                                    high
setAnalysisMode -analysisType                                                             onChipVariation
setAnalysisMode -checkType                                                                setup
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -cppr                                                                     both
setAnalysisMode -skew                                                                     true
setAnalysisMode -usefulSkew                                                               true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching setDelayCal -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
**WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################

Starting Levelizing
2025-Jun-10 23:58:56 (2025-Jun-11 03:58:56 GMT)
2025-Jun-10 23:58:56 (2025-Jun-11 03:58:56 GMT): 10%
2025-Jun-10 23:58:56 (2025-Jun-11 03:58:56 GMT): 20%
2025-Jun-10 23:58:56 (2025-Jun-11 03:58:56 GMT): 30%
2025-Jun-10 23:58:56 (2025-Jun-11 03:58:56 GMT): 40%
2025-Jun-10 23:58:56 (2025-Jun-11 03:58:56 GMT): 50%
2025-Jun-10 23:58:56 (2025-Jun-11 03:58:56 GMT): 60%
2025-Jun-10 23:58:56 (2025-Jun-11 03:58:56 GMT): 70%
2025-Jun-10 23:58:56 (2025-Jun-11 03:58:56 GMT): 80%
2025-Jun-10 23:58:56 (2025-Jun-11 03:58:56 GMT): 90%

Finished Levelizing
2025-Jun-10 23:58:56 (2025-Jun-11 03:58:56 GMT)

Starting Activity Propagation
2025-Jun-10 23:58:56 (2025-Jun-11 03:58:56 GMT)
2025-Jun-10 23:58:56 (2025-Jun-11 03:58:56 GMT): 10%
2025-Jun-10 23:58:56 (2025-Jun-11 03:58:56 GMT): 20%

Finished Activity Propagation
2025-Jun-10 23:58:56 (2025-Jun-11 03:58:56 GMT)

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:07:07, real = 0:01:31, mem = 19799.1M, totSessionCpu=0:40:43 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin checking placement ... (start mem=24982.2M, init mem=24982.2M)
*info: Placed = 2498           (Fixed = 1316)
*info: Unplaced = 0           
Placement Density:21.59%(585/2713)
Placement Density (including fixed std cells):29.04%(870/2998)
Finished checkPlace (total: cpu=0:00:01.1, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=24950.2M)
#optDebug: { P: 22 W: 4195 FE: standard PE: high LDR: 0.5}
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0.05
**INFO: setOptMode -opt_power_effort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.

*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:07:08.8/0:01:31.6 (4.7), totSession cpu/real = 0:40:45.3/0:16:20.5 (2.5), mem = 24982.2M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary

Power view               = view_slow_mission
Number of VT partitions  = 2
Standard cells in design = 1371
Instances in design      = 1182

Instance distribution across the VT partitions:

 LVT : inst = 1070 (90.5%), cells = 728 (53.10%)
   Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 1070 (90.5%)

 HVT : inst = 112 (9.5%), cells = 613 (44.71%)
   Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 112 (9.5%)

Reporting took 0 sec
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_2_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_2_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_1_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_1_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_0_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_0_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC8_sh_en is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC8_sh_en is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC7_sh_en is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC7_sh_en is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC6_sh_en is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC6_sh_en is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC5_i_CONFIG is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC5_i_CONFIG is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC4_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC4_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Jun 11 00:00:26 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 19852.80 (MB), peak = 20044.70 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Jun 11 00:00:26 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 19890.48 (MB), peak = 20044.70 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
#Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
#(i=11, n=11 2000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#C1 -> C1 (3)
#C2 -> C2 (4)
#C3 -> C3 (5)
#C4 -> C4 (6)
#C5 -> C5 (7)
#JA -> JA (8)
#QA -> QA (9)
#QB -> QB (10)
#LB -> LB (11)
#SADV-On
# Corner(s) : 
#rc_fast [25.00] 
#rc_slow [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 2124]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
#CCE Version read = IQuantus/TQuantus 22.1.1-s215
#number model r/c [2,2] [22,2124] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 19921.78 (MB), peak = 20044.70 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 19921.78 (MB)
#Peak memory = 20044.70 (MB)
#Using multithreading with 48 threads.
#begin processing metal fill model file
#end processing metal fill model file
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x3 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 4 hboxes with 48 threads on machine with  Xeon 2.40GHz 36608KB Cache 48CPU...
#Process 0 special clock nets for rc extraction
#Total 1203 nets were built. 1 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:02, elapsed time = 00:00:01 .
#   Increased memory =    73.54 (MB), total memory = 19994.75 (MB), peak memory = 20046.23 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_ftTJIx.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 19957.95 (MB), peak = 20046.23 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#RC Statistics: 6371 Res, 2999 Ground Cap, 1372 XCap (Edge to Edge)
#RC V/H edge ratio: 0.18, Avg V/H Edge Length: 674.98 (2696), Avg L-Edge Length: 2595.01 (3275)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_ftTJIx.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 7588 nodes, 6385 edges, and 2782 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 19950.09 (MB), peak = 20046.23 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_ftTJIx.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 25757.762M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_ftTJIx.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell TOP has rcdb /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_ftTJIx.rcdb.d specified
Cell TOP, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:00.0 mem: 25757.762M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:05
#Elapsed time = 00:00:04
#Increased memory = 59.20 (MB)
#Total memory = 19949.68 (MB)
#Peak memory = 20046.23 (MB)
#
#1 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Design Signature (0)
#Finish Inst Signature in MT(35159614)
#Finish Net Signature in MT(76825714)
#Finish SNet Signature in MT (83522952)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 36608KB Cache 48CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.26/48, scale score = 0.03.
#    Increased memory =    -0.03 (MB), total memory = 19861.71 (MB), peak memory = 20046.23 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 19861.79 (MB), peak memory = 20046.23 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.36/48, scale score = 0.05.
#    Increased memory =     0.03 (MB), total memory = 19861.79 (MB), peak memory = 20046.23 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 19861.75 (MB), peak memory = 20046.23 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.29/48, scale score = 0.05.
#    Increased memory =    -0.01 (MB), total memory = 19861.75 (MB), peak memory = 20046.23 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.46/48, scale score = 0.03.
#    Increased memory =   -37.44 (MB), total memory = 19861.75 (MB), peak memory = 20046.23 (MB)
Reading RCDB with compressed RC data.
** INFO: Initializing Glitch Interface
AAE DB initialization (MEM=25028.8 CPU=0:00:00.0 REAL=0:00:00.0) 
** INFO: Initializing Glitch Cache
*** BuildHoldData #1 [begin] (optDesign #1) : totSession cpu/real = 0:40:52.5/0:16:26.3 (2.5), mem = 25028.8M
AAE_INFO: switching setDelayCal -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (48 T). (MEM=20142.9)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 1203
End delay calculation. (MEM=20496.9 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=19758.1 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:03.2 real=0:00:02.0 totSessionCpu=0:40:56 mem=30751.5M)
Done building cte hold timing graph (HoldAware) cpu=0:00:03.8 real=0:00:02.0 totSessionCpu=0:40:56 mem=30751.5M ***
Warning: No proper clock gate cell delay was found for clock standard delay computation.
AAE_INFO: switching setDelayCal -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (48 T). (MEM=20043)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
Total number of fetched objects 1203
AAE_INFO-618: Total number of nets in the design is 1205,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=20302.5 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=20302.5 CPU=0:00:00.9 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/.AAE_CHha0z/.AAE_3611107/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 30856.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 30856.5M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (48 T). (MEM=20437.1)
Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 1203. 
Total number of fetched objects 1203
AAE_INFO-618: Total number of nets in the design is 1205,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=20450.4 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=20450.4 CPU=0:00:00.2 REAL=0:00:00.0)
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
*** Done Building Timing Graph (cpu=0:00:06.8 real=0:00:05.0 totSessionCpu=0:41:04 mem=31407.3M)
** INFO: Initializing Glitch Interface

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.550  | 49.693  | 49.550  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    114 (114)     |    -71     |    115 (115)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 21.592%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #1) : cpu/real = 0:00:11.7/0:00:07.4 (1.6), totSession cpu/real = 0:41:04.2/0:16:33.8 (2.5), mem = 31439.3M
**optDesign ... cpu = 0:07:28, real = 0:01:45, mem = 20927.6M, totSessionCpu=0:41:04 **
OPTC: m4 20.0 50.0
OPTC: view 50.0
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
*** ClockDrv #1 [begin] (optDesign #1) : totSession cpu/real = 0:41:05.4/0:16:34.4 (2.5), mem = 29070.9M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1204 (unrouted=2, trialRouted=0, noStatus=0, routed=1202, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
-effortLevel medium                        # enums={low medium high signoff}, default=undefined
Clock tree cells fixed by user: 0 out of 0
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[PSP]    Load db... (mem=28.2M)
[PSP]    Read data from FE... (mem=28.2M)
[PSP]    Read rows... (mem=28.2M)
[PSP]    Done Read rows (cpu=0.000s, mem=28.2M)

[PSP]    Done Read data from FE (cpu=0.003s, mem=28.2M)

[PSP]    Done Load db (cpu=0.004s, mem=28.2M)

[PSP]    Constructing placeable region... (mem=28.2M)
[PSP]    Compute region effective width... (mem=28.2M)
[PSP]    Done Compute region effective width (cpu=0.000s, mem=28.2M)

[PSP]    Done Constructing placeable region (cpu=0.001s, mem=28.2M)

  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        primary_delay_corner: dc_slow (default: )
        route_type is set for at least one object
        source_max_capacitance is set for at least one object
        target_insertion_delay is set for at least one object
        target_max_trans_sdc is set for at least one object
        target_skew is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        cloning_copy_activity: 1 (default: false)
        force_design_routing_status: 1 (default: auto)
        last_virtual_delay_scaling_factor is set for at least one object
        pro_enable_post_commit_delay_update: 1 (default: false)
        use_accurate_downstream_capacitance_in_optimization: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
    Library trimming buffers in power domain auto-default and half-corner dc_slow:setup.late removed 21 of 39 cells
    Original list had 39 cells:
    UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_12 UDB116SVT24_BUF_10 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_3 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_2 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 
    New trimmed list has 18 cells:
    UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12 UDB116SVT24_BUF_10 UDB116SVT24_BUF_9 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_4 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1 
    Library trimming inverters in power domain auto-default and half-corner dc_slow:setup.late removed 1 of 18 cells
    Original list had 18 cells:
    UDB116SVT24_INV_32 UDB116SVT24_INV_24 UDB116SVT24_INV_20 UDB116SVT24_INV_18 UDB116SVT24_INV_16 UDB116SVT24_INV_15 UDB116SVT24_INV_12 UDB116SVT24_INV_10 UDB116SVT24_INV_9 UDB116SVT24_INV_8 UDB116SVT24_INV_6 UDB116SVT24_INV_5 UDB116SVT24_INV_4 UDB116SVT24_INV_3 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 
    New trimmed list has 17 cells:
    UDB116SVT24_INV_32 UDB116SVT24_INV_24 UDB116SVT24_INV_20 UDB116SVT24_INV_18 UDB116SVT24_INV_16 UDB116SVT24_INV_15 UDB116SVT24_INV_12 UDB116SVT24_INV_10 UDB116SVT24_INV_9 UDB116SVT24_INV_8 UDB116SVT24_INV_6 UDB116SVT24_INV_5 UDB116SVT24_INV_4 UDB116SVT24_INV_3 UDB116SVT24_INV_2 UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 
**WARN: (IMPCCOPT-2431):	Found 281 pin(s) with annotated transitions for the delay corner 'dc_slow' that are connected to non-ideal or non-dont_touch nets. These pins will be excluded from transition time design rule violation checking in this delay corner.
Type 'man IMPCCOPT-2431' for more detail.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): default_route_type_nonleaf (default: default)
        source_max_capacitance: 0.005 (default: auto)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12 UDB116SVT24_BUF_10 UDB116SVT24_BUF_9 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_4 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1
      Inverters:   UDB116SVT24_INV_32 UDB116SVT24_INV_24 UDB116SVT24_INV_20 UDB116SVT24_INV_18 UDB116SVT24_INV_16 UDB116SVT24_INV_15 UDB116SVT24_INV_12 UDB116SVT24_INV_10 UDB116SVT24_INV_9 UDB116SVT24_INV_8 UDB116SVT24_INV_6 UDB116SVT24_INV_5 UDB116SVT24_INV_4 UDB116SVT24_INV_3 UDB116SVT24_INV_2 UDB116SVT24_INV_1 UDB116SVT24_INV_0P75
      Clock gates: UDB116SVT24_CKGTPLT_V7_24 UDB116SVT24_CKGTPLT_V7_16 UDB116SVT24_CKGTPLT_V5_16 UDB116SVT24_CKGTPLT_V5_13 UDB116SVT24_CKGTPLT_V7_12 UDB116SVT24_CKGTPLT_V5_12 UDB116SVT24_CKGTPLT_V5_11 UDB116SVT24_CKGTPLT_V5_9 UDB116SVT24_CKGTPLT_V7_8 UDB116SVT24_CKGTPLT_V5_8 UDB116SVT24_CKGTPLT_V8_8 UDB116SVT24_CKGTPLT_V5_7 UDB116SVT24_CKGTPLT_V7_6 UDB116SVT24_CKGTPLT_V5_6 UDB116SVT24_CKGTPLT_V5_5 UDB116SVT24_CKGTPLT_V7_4 UDB116SVT24_CKGTPLT_V5_4 UDB116SVT24_CKGTPLT_V8_4 UDB116SVT24_CKGTPLT_V5_3P5 UDB116SVT24_CKGTPLT_V7_3 UDB116SVT24_CKGTPLT_V5_3 UDB116SVT24_CKGTPLT_V5_2P5 UDB116SVT24_CKGTPLT_V5_2 UDB116SVT24_CKGTPLT_V7_2 UDB116SVT24_CKGTPLT_V8_2 UDB116SVT24_CKGTPLT_V5_1P75 UDB116SVT24_CKGTPLT_V5_1P5 UDB116SVT24_CKGTPLT_V7_1 UDB116SVT24_CKGTPLT_V5_1 UDB116SVT24_CKGTPLT_V8_1 UDB116SVT24_CKGTPLT_V5_0P75
      Unblocked area available for placement of any clock cells in power_domain auto-default: 2856.384um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: C2/C1; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: C2/C1; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: C2/C1; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner dc_slow:setup, late and power domain auto-default:
      Slew time target (leaf):    0.060ns
      Slew time target (trunk):   0.060ns
      Slew time target (top):     0.060ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.030ns
      Buffer max distance: 253.914um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:UDB116SVT24_BUF_24, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=239.728um, saturatedSlew=0.052ns, speed=4506.165um per ns, cellArea=9.668um^2 per 1000um}
      Inverter  : {lib_cell:UDB116SVT24_INV_20, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=160.919um, saturatedSlew=0.038ns, speed=5149.408um per ns, cellArea=8.175um^2 per 1000um}
      Clock gate: {lib_cell:UDB116SVT24_CKGTPLT_V7_16, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=226.134um, saturatedSlew=0.052ns, speed=3595.135um per ns, cellArea=12.742um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/mode_mission:
     Created from constraint modes: {[mode_mission]}
      Sources:                     pin clk
      Total number of sinks:       280
      Delay constrained sinks:     280
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner dc_slow:setup.late:
      Skew target:                 0.030ns
    Primary reporting skew groups are:
    skew_group clk/mode_mission with 280 clock sinks
    
    
    Constraint summary
    ==================
    
    Transition constraints are active in the following delay corners:
    
    dc_slow:setup.late
    
    Cap constraints are active in the following delay corners:
    
    dc_slow:setup.late
    
    Transition constraint summary:
    
    ------------------------------------------------------------------------------------------
    Delay corner                    Target (ns)    Num pins    Target source     Clock tree(s)
    ------------------------------------------------------------------------------------------
    dc_slow:setup.late (primary)         -            -              -                 -
                 -                     0.060         282       auto extracted    all
    ------------------------------------------------------------------------------------------
    
    Capacitance constraint summary:
    
    ----------------------------------------------------------------------------------------------------------
    Delay corner                    Limit (pF)    Num nets    Target source                      Clock tree(s)
    ----------------------------------------------------------------------------------------------------------
    dc_slow:setup.late (primary)        -            -                       -                         -
                 -                    0.005          1        source_max_capacitance_property    all
    ----------------------------------------------------------------------------------------------------------
    
    
    Clock DAG stats initial state:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
    Have 48 CPUs available for CTS. Selected algorithms will run multithreaded.
**WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
Type 'man IMPCCOPT-2314' for more detail.
    
    Ideal and dont_touch net fanout counts:
    
    -----------------------------------------------------------
    Min fanout    Max fanout    Number of ideal/dont_touch nets
    -----------------------------------------------------------
          1            10                      0
         11           100                      0
        101          1000                      1
       1001         10000                      0
      10001           +                        0
    -----------------------------------------------------------
    
    Top ideal and dont_touch nets by fanout:
    
    ---------------------
    Net name    Fanout ()
    ---------------------
    clk            280
    ---------------------
    
    
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:04.5 real=0:00:04.1)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  ProEngine running partially connected to DB
  Clock tree timing engine global stage delay update for dc_slow:setup.late...
  Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO initial state:
    Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
  Clock DAG primary half-corner transition distribution PRO initial state:
    Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
  Primary reporting skew groups PRO initial state:
  Skew group summary PRO initial state:
    skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    Statistics: Fix DRVs (cell sizing):
    ===================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'PRO Fixing DRVs':
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for dc_slow:setup.late...
  Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO final:
    Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
  Clock DAG primary half-corner transition distribution PRO final:
    Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
  Primary reporting skew groups PRO final:
  Skew group summary PRO final:
    skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
PRO done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1204 (unrouted=2, trialRouted=0, noStatus=0, routed=1202, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:04.8 real=0:00:04.5)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** ClockDrv #1 [finish] (optDesign #1) : cpu/real = 0:00:05.6/0:00:04.6 (1.2), totSession cpu/real = 0:41:11.0/0:16:39.0 (2.5), mem = 101748.6M
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 196, Num usable cells 1279
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 196, Num usable cells 1279
**INFO: Start fixing DRV (Mem = 30663.65M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:41:12.3/0:16:39.5 (2.5), mem = 30663.6M
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
(I,S,L,T): view_slow_mission: 0.00575029, 0.00365097, 0.0565975, 0.0659988
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
** INFO: Initializing Glitch Interface
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|   114|   114|     0|     0|     0|     0|    49.55|     0.00|       0|       0|       0| 21.59%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|   114|   114|     0|     0|     0|     0|    49.55|     0.00|       0|       0|       0| 21.59%| 0:00:00.0| 31501.3M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=31501.3M) ***

(I,S,L,T): view_slow_mission: 0.00575029, 0.00365097, 0.0565975, 0.0659988
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:06.6/0:00:06.2 (1.1), totSession cpu/real = 0:41:18.9/0:16:45.7 (2.5), mem = 29271.3M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:07:42, real = 0:01:57, mem = 21116.3M, totSessionCpu=0:41:19 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 29271.29M).
Leakage Power Opt: resetting the buf/inv selection

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     SI Timing Summary (cpu=0.12min real=0.10min mem=29271.3M)
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.550  | 49.693  | 49.550  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    114 (114)     |    -71     |    115 (115)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 21.592%
------------------------------------------------------------------
**optDesign ... cpu = 0:07:43, real = 0:01:58, mem = 21107.3M, totSessionCpu=0:41:20 **
** INFO: Initializing Glitch Interface
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #3 OptimizationHold

GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 807, Num usable cells 668
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 807, Num usable cells 668
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:41:22 mem=30701.1M ***
*** BuildHoldData #2 [begin] (optDesign #1) : totSession cpu/real = 0:41:22.2/0:16:48.7 (2.5), mem = 30701.1M
Saving timing graph ...
Done save timing graph
Latch borrow mode reset to max_borrow
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (48 T). (MEM=21698.4)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 1203
AAE_INFO-618: Total number of nets in the design is 1205,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=21870.5 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=21870.5 CPU=0:00:00.8 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/.AAE_CHha0z/.AAE_3611107/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 31291.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 31291.7M)

Executing IPO callback for view pruning ..

Active hold views:
 view_fast_mission
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (48 T). (MEM=20753.2)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 1203. 
Total number of fetched objects 1203
AAE_INFO-618: Total number of nets in the design is 1205,  49.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=20991.7 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=20991.7 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:02.0 totSessionCpu=0:41:28 mem=31934.7M)
Done building cte hold timing graph (fixHold) cpu=0:00:05.6 real=0:00:03.0 totSessionCpu=0:41:28 mem=31934.7M ***
Done building hold timer [4865 node(s), 7381 edge(s), 1 view(s)] (fixHold) cpu=0:00:06.1 real=0:00:03.0 totSessionCpu=0:41:28 mem=31966.7M ***
OPTC: m4 20.0 50.0
OPTC: view 50.0
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:07.7 real=0:00:05.0 totSessionCpu=0:41:30 mem=32383.6M ***
OPTC: m4 50.0 50.0
OPTC: view 50.0
Setting latch borrow mode to budget during optimization.

Starting Levelizing
2025-Jun-11 00:00:59 (2025-Jun-11 04:00:59 GMT)
2025-Jun-11 00:00:59 (2025-Jun-11 04:00:59 GMT): 10%
2025-Jun-11 00:00:59 (2025-Jun-11 04:00:59 GMT): 20%
2025-Jun-11 00:00:59 (2025-Jun-11 04:00:59 GMT): 30%
2025-Jun-11 00:00:59 (2025-Jun-11 04:00:59 GMT): 40%
2025-Jun-11 00:00:59 (2025-Jun-11 04:00:59 GMT): 50%
2025-Jun-11 00:00:59 (2025-Jun-11 04:00:59 GMT): 60%
2025-Jun-11 00:00:59 (2025-Jun-11 04:00:59 GMT): 70%
2025-Jun-11 00:00:59 (2025-Jun-11 04:00:59 GMT): 80%
2025-Jun-11 00:00:59 (2025-Jun-11 04:00:59 GMT): 90%

Finished Levelizing
2025-Jun-11 00:00:59 (2025-Jun-11 04:00:59 GMT)

Starting Activity Propagation
2025-Jun-11 00:00:59 (2025-Jun-11 04:00:59 GMT)
2025-Jun-11 00:00:59 (2025-Jun-11 04:00:59 GMT): 10%
2025-Jun-11 00:00:59 (2025-Jun-11 04:00:59 GMT): 20%

Finished Activity Propagation
2025-Jun-11 00:00:59 (2025-Jun-11 04:00:59 GMT)

*Info: minBufDelay = 13.9 ps, libStdDelay = 11.0 ps, minBufSize = 250560 (4.0)
*Info: worst delay setup view: view_slow_mission

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission
Hold views included:
 view_fast_mission

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.550  | 49.693  | 49.550  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.086  | -0.070  | -0.086  |
|           TNS (ns):| -12.236 | -11.910 | -0.716  |
|    Violating Paths:|   273   |   269   |   24    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    114 (114)     |    -71     |    115 (115)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 21.592%
------------------------------------------------------------------
**optDesign ... cpu = 0:07:57, real = 0:02:07, mem = 20969.6M, totSessionCpu=0:41:33 **
*** BuildHoldData #2 [finish] (optDesign #1) : cpu/real = 0:00:11.5/0:00:07.9 (1.5), totSession cpu/real = 0:41:33.6/0:16:56.6 (2.5), mem = 28895.6M
*** HoldOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:41:33.6/0:16:56.6 (2.5), mem = 28895.6M
(I,S,L,T): view_slow_mission: 0.00575029, 0.00365097, 0.0565975, 0.0659988
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*info: Run optDesign holdfix with 48 threads.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!

*** Starting Core Fixing (fixHold) cpu=0:00:12.4 real=0:00:09.0 totSessionCpu=0:41:35 mem=31088.4M density=21.592% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.086|   -12.24|     273|          0|       0(     0)|   21.59%|   0:00:00.0| 31252.9M|
|   1|  -0.086|   -12.24|     273|          0|       0(     0)|   21.59%|   0:00:00.0| 31252.9M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.086|   -12.24|     273|          0|       0(     0)|   21.59%|   0:00:00.0| 31252.9M|
|   1|  -0.077|    -9.47|     271|        298|       0(     0)|   24.34%|   0:00:01.0| 33262.4M|
|   2|  -0.068|    -6.41|     255|        309|       0(     0)|   27.20%|   0:00:01.0| 33300.0M|
|   3|  -0.058|    -3.75|     221|        303|       0(     0)|   30.01%|   0:00:01.0| 33327.0M|
|   4|  -0.050|    -1.70|     156|        281|       0(     0)|   32.69%|   0:00:01.0| 33327.0M|
|   5|  -0.037|    -0.63|      57|        267|       0(     0)|   35.15%|   0:00:01.0| 33327.0M|
|   6|  -0.035|    -0.30|      27|        226|       1(     0)|   37.24%|   0:00:01.0| 33327.0M|
|   7|  -0.035|    -0.14|      15|        204|       1(     0)|   39.12%|   0:00:01.0| 33327.0M|
|   8|  -0.017|    -0.04|       6|        164|       1(     0)|   40.63%|   0:00:01.0| 33327.0M|
|   9|  -0.000|    -0.00|       1|        117|       1(     0)|   41.71%|   0:00:01.0| 33327.0M|
|  10|   0.003|     0.00|       0|         77|       1(     0)|   42.43%|   0:00:00.0| 33327.0M|
|  11|   0.011|     0.00|       0|         42|       1(     0)|   42.82%|   0:00:00.0| 33327.0M|
|  12|   0.011|     0.00|       0|         27|       2(     0)|   43.08%|   0:00:01.0| 33327.0M|
|  13|   0.011|     0.00|       0|         17|       1(     0)|   43.24%|   0:00:00.0| 33327.0M|
|  14|   0.011|     0.00|       0|          5|       2(     0)|   43.29%|   0:00:00.0| 33327.0M|
|  15|   0.011|     0.00|       0|          1|       1(     0)|   43.31%|   0:00:00.0| 33327.0M|
|  16|   0.011|     0.00|       0|          0|       0(     0)|   43.31%|   0:00:00.0| 33327.0M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 2338 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)
*info:    Total 12 instances resized for Phase I
*info:        in which 0 FF resizing 
*info:        in which 0 ripple resizing (0.000%)

Phase II ......
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|   0.011|     0.00|       0|          0|       0(     0)|   43.31%|   0:00:00.0| 33372.8M|
|   1|   0.011|     0.00|       0|          0|       1(     0)|   43.31%|   0:00:00.0| 33380.8M|
|   2|   0.011|     0.00|       0|          0|       0(     0)|   43.31%|   0:00:00.0| 33380.8M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
*info:    Total 1 instances resized for Phase II
*info:        in which 0 FF resizing 
*info:        in which 0 ripple resizing (0.000%)
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 17 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:    16 net(s): Could not be fixed because of no legal loc.
*info:     1 net(s): Could not be fixed because of routing congestion.

Resizing failure reasons
------------------------------------------------
*info:    13 net(s): Could not be fixed because of no legal loc.
*info:     1 net(s): Could not be fixed because of hold slack degradation.
*info:     2 net(s): Could not be fixed because of no valid cell for resizing.


*** Finished Core Fixing (fixHold) cpu=0:01:02 real=0:00:19.0 totSessionCpu=0:42:24 mem=33380.8M density=43.309% ***

*info:
*info: Added a total of 2338 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            4 cells of type 'UDB116SVT24_BUF_1P5' used
*info:            5 cells of type 'UDB116SVT24_BUF_1P75' used
*info:          158 cells of type 'UDB116SVT24_BUF_2' used
*info:            5 cells of type 'UDB116SVT24_BUF_3' used
*info:         2165 cells of type 'UDB116SVT24_BUF_L_1' used
*info:            1 cell  of type 'UDB116SVT24_BUF_S_24' used
*info:
*info: Total 13 instances resized
*info:       in which 0 FF resizing
*info:

*** Finish Post Route Hold Fixing (cpu=0:01:02 real=0:00:19.0 totSessionCpu=0:42:24 mem=33380.8M density=43.309%) ***
(I,S,L,T): view_slow_mission: 0.00770326, 0.00531287, 0.134797, 0.147813
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
**INFO: total 2339 insts, 0 nets marked don't touch
**INFO: total 2339 insts, 0 nets marked don't touch DB property
**INFO: total 2339 insts, 0 nets unmarked don't touch
*** HoldOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:51.2/0:00:11.9 (4.3), totSession cpu/real = 0:42:24.8/0:17:08.5 (2.5), mem = 29739.8M
**INFO: Skipping refine place as no non-legal commits were detected

**INFO: flowCheckPoint #4 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:08:49, real = 0:02:20, mem = 21519.1M, totSessionCpu=0:42:25 **
** INFO: Initializing Glitch Interface
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=29738.66M, totSessionCpu=0:42:28).
**optDesign ... cpu = 0:08:51, real = 0:02:22, mem = 21526.4M, totSessionCpu=0:42:28 **

** INFO: Initializing Glitch Interface
Skipping pre eco harden opt
Running refinePlace -preserveRouting true -hardFence false

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:42:28 mem=31163.5M) ***

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 31131.5MB
Summary Report:
Instances move: 0 (out of 3520 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 31131.5MB
*** Finished refinePlace (0:42:29 mem=31131.5M) ***
Default Rule : ""
Non Default Rules :
Worst Slack : 49.482 ns

Start Layer Assignment ...
WNS(49.482ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 3543.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(3541) IPOed(2883) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 49.404 ns

Start Layer Assignment ...
WNS(49.404ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 3543.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.404  | 49.482  | 49.404  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    112 (112)     |    -71     |    113 (113)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.309%
------------------------------------------------------------------
**optDesign ... cpu = 0:08:53, real = 0:02:24, mem = 21530.3M, totSessionCpu=0:42:30 **
**INFO: flowCheckPoint #5 GlobalDetailRoute
** INFO Cleaning up Glitch Interface
-route_with_eco false                     # bool, default=false
-route_selected_net_only false            # bool, default=false
-route_with_timing_driven true            # bool, default=false, user setting
-route_with_si_driven true                # bool, default=false, user setting
Existing Dirty Nets : 2883
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 2883
*** EcoRoute #1 [begin] (optDesign #1) : totSession cpu/real = 0:42:30.3/0:17:12.8 (2.5), mem = 29741.7M

globalDetailRoute

#Start globalDetailRoute on Wed Jun 11 00:01:18 2025
#
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2365_pkt_reg_inst_pkt_reg_15 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2365_pkt_reg_inst_pkt_reg_15 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2364_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2364_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2363_SPI_slave_inst_SS_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2363_SPI_slave_inst_SS_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2362_pkt_reg_inst_pkt_reg_15 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2362_pkt_reg_inst_pkt_reg_15 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2361_CONFIG_inst_i_CONFIG_sync1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2361_CONFIG_inst_i_CONFIG_sync1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2360_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2360_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2359_SPI_slave_inst_SCK_sync_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2359_SPI_slave_inst_SCK_sync_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2358_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2358_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2357_SHIFT_OUT_22 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2357_SHIFT_OUT_22 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2356_pkt_reg_inst_n24 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2356_pkt_reg_inst_n24 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start connecting MustJoinAllPort pins ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Jun 11 00:01:18 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 2339/0 dirty instances, 1827/599 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(2339 insts marked dirty, reset pre-exisiting dirty flag on 2339 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 21570.96 (MB), peak = 23277.34 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:02, memory = 21575.53 (MB), peak = 23277.34 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 32 threads...
#Set layer M1 to be advanced pin access layer.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1752 and Instance U1754. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1752 and Instance U1754. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1754 and Instance U1760. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1754 and Instance U1760. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1760 and Instance U1761. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1760 and Instance U1761. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1763 and Instance U1774. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1763 and Instance U1774. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1343 and Instance U1407. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1343 and Instance U1407. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1724 and Instance U1741. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1724 and Instance U1741. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1741 and Instance U1740. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1741 and Instance U1740. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1764 and Instance U1765. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1764 and Instance U1765. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1727 and Instance U1725. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1727 and Instance U1725. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1725 and Instance U1722. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1725 and Instance U1722. Inspect the area near the pin for obstacles.
#WARNING (EMS-27) Message (NRDB-2085) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#638 out of 4837(13.19%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#98 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.09 (MB)
#Total memory = 21575.45 (MB)
#Peak memory = 23277.34 (MB)
#start initial via pillar insertion iteration ...
#WARNING (NRDB-2321) The must join all ports pin FE_PHC1081_CS_sync/X doesn't have enough resource.
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 21594.68 (MB), peak = 23277.34 (MB)
#start 1st via pillar insertion iteration ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 21594.68 (MB), peak = 23277.34 (MB)
#
#    Via Pillar Insert Failed Statistics
#
#+----------------------------------+---------+------------+-----------------------------------------------------------------------
#| Failed Reason                    | Count   | Pin Name   | Instance name (display       0 records only)                          
#+----------------------------------+---------+------------+-----------------------------------------------------------------------
#|  No Resource on Pin Access Layer |       1 |            | 
#+----------------------------------+---------+------------+-----------------------------------------------------------------------
#
#Total connected MustJoinAllPort pin number / total MustJoinAllPort pin number:              0/      1 =     0%
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 3541.
#Total number of nets in the design = 3543.
#2886 routable nets do not have any wires.
#655 routable nets have routed wires.
#2886 nets will be global routed.
#Using multithreading with 48 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Jun 11 00:01:21 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
#Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 21577.45 (MB), peak = 23277.34 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Jun 11 00:01:21 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -20.00 (MB)
#Total memory = 21577.45 (MB)
#Peak memory = 23277.34 (MB)
#
#
#Start global routing on Wed Jun 11 00:01:21 2025
#
#
#Start global routing initialization on Wed Jun 11 00:01:21 2025
#
#Number of eco nets is 616
#
#Start global routing data preparation on Wed Jun 11 00:01:21 2025
#
#Start routing resource analysis on Wed Jun 11 00:01:21 2025
#
#Routing resource analysis is done on Wed Jun 11 00:01:21 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  C1             V         525         173        2209     4.98%
#  C2             H         602          96        2209     0.00%
#  C3             V         632          66        2209     0.00%
#  C4             H         685          13        2209     0.00%
#  C5             V         697           1        2209     0.00%
#  JA             H          69           0        2209     0.00%
#  QA             V          26           0        2209    44.68%
#  QB             H          26           0        2209    44.68%
#  LB             V          17           0        2209    63.83%
#  --------------------------------------------------------------
#  Total                   3280       5.54%       19881    17.57%
#
#
#
#
#Global routing data preparation is done on Wed Jun 11 00:01:21 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 21578.74 (MB), peak = 23277.34 (MB)
#
#
#Global routing initialization is done on Wed Jun 11 00:01:21 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 21578.74 (MB), peak = 23277.34 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 21578.60 (MB), peak = 23277.34 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 21578.52 (MB), peak = 23277.34 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 3541.
#Total number of nets in the design = 3543.
#
#3541 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            2886  
#-----------------------------
#        Total            2886  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            3541  
#-----------------------------
#        Total            3541  
#-----------------------------
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)   OverCon
#  ------------------------------------------------------------
#  C1          234(10.6%)     80(3.64%)      4(0.18%)   (14.5%)
#  C2           44(1.99%)      7(0.32%)      0(0.00%)   (2.31%)
#  C3            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  C4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  C5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  JA            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  QA            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  QB            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  LB            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total    278(1.69%)     87(0.53%)      4(0.02%)   (2.24%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
#  Overflow after GR: 0.31% H + 1.93% V
#
#Complete Global Routing.
#Total wire length = 15260 um.
#Total half perimeter of net bounding box = 15151 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 2444 um.
#Total wire length on LAYER C2 = 4867 um.
#Total wire length on LAYER C3 = 4402 um.
#Total wire length on LAYER C4 = 3160 um.
#Total wire length on LAYER C5 = 388 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 24129
#Total number of multi-cut vias = 6706 ( 27.8%)
#Total number of single cut vias = 17423 ( 72.2%)
#Up-Via Summary (total 24129):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1452 ( 98.5%)        22 (  1.5%)       1474
# M2              7406 ( 87.8%)      1031 ( 12.2%)       8437
# C1              5113 ( 65.2%)      2733 ( 34.8%)       7846
# C2              2364 ( 49.2%)      2444 ( 50.8%)       4808
# C3               964 ( 67.8%)       458 ( 32.2%)       1422
# C4               124 ( 87.3%)        18 ( 12.7%)        142
#-----------------------------------------------------------
#                17423 ( 72.2%)      6706 ( 27.8%)      24129 
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Max overcon = 6 tracks.
#Total overcon = 2.24%.
#Worst layer Gcell overcon rate = 2.31%.
#
#Global routing statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 1.05 (MB)
#Total memory = 21578.50 (MB)
#Peak memory = 23277.34 (MB)
#
#Finished global routing on Wed Jun 11 00:01:24 2025
#
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 21577.94 (MB), peak = 23277.34 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start Track Assignment.
#Done with 2006 horizontal wires in 2 hboxes and 1549 vertical wires in 2 hboxes.
#Done with 588 horizontal wires in 2 hboxes and 347 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 15039 um.
#Total half perimeter of net bounding box = 15151 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 2381 um.
#Total wire length on LAYER C2 = 4817 um.
#Total wire length on LAYER C3 = 4322 um.
#Total wire length on LAYER C4 = 3140 um.
#Total wire length on LAYER C5 = 380 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 24129
#Total number of multi-cut vias = 6706 ( 27.8%)
#Total number of single cut vias = 17423 ( 72.2%)
#Up-Via Summary (total 24129):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1452 ( 98.5%)        22 (  1.5%)       1474
# M2              7406 ( 87.8%)      1031 ( 12.2%)       8437
# C1              5113 ( 65.2%)      2733 ( 34.8%)       7846
# C2              2364 ( 49.2%)      2444 ( 50.8%)       4808
# C3               964 ( 67.8%)       458 ( 32.2%)       1422
# C4               124 ( 87.3%)        18 ( 12.7%)        142
#-----------------------------------------------------------
#                17423 ( 72.2%)      6706 ( 27.8%)      24129 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 21576.44 (MB), peak = 23277.34 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:06
#Increased memory = 9.55 (MB)
#Total memory = 21576.44 (MB)
#Peak memory = 23277.34 (MB)
#Using multithreading with 48 threads.
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.00% of the total area was rechecked for DRC, and 60.94% required routing.
#   number of violations = 6224
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-----+-------+-------+
#  -      | MetSpc| Short| MinStp| Color| C2MCon|  Enc| Others| Totals|
#---------+-------+------+-------+------+-------+-----+-------+-------+
#  M1     |      7|     0|     12|     5|    603|  558|     90|   1275|
#  M2     |    342|   141|    285|   602|    579|  729|    621|   3299|
#  C1     |    492|   482|    228|     0|      0|    2|    368|   1572|
#  C2     |     20|    16|      4|     0|      0|   11|     23|     74|
#  C3     |      0|     3|      0|     0|      0|    1|      0|      4|
#  Totals |    861|   642|    529|   607|   1182| 1301|   1102|   6224|
#---------+-------+------+-------+------+-------+-----+-------+-------+
#
#1 out of 4836 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.1%.
#0.00% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 6225
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-----+-------+-------+
#  -      | MetSpc| Short| MinStp| Color| C2MCon|  Enc| Others| Totals|
#---------+-------+------+-------+------+-------+-----+-------+-------+
#  M1     |      7|     0|     12|     5|    603|  558|     90|   1275|
#  M2     |    342|   141|    285|   602|    579|  729|    622|   3300|
#  C1     |    492|   482|    228|     0|      0|    2|    368|   1572|
#  C2     |     20|    16|      4|     0|      0|   11|     23|     74|
#  C3     |      0|     3|      0|     0|      0|    1|      0|      4|
#  Totals |    861|   642|    529|   607|   1182| 1301|   1103|   6225|
#---------+-------+------+-------+------+-------+-----+-------+-------+
#
#cpu time = 00:00:34, elapsed time = 00:00:16, memory = 21771.00 (MB), peak = 23277.34 (MB)
#start 1st optimization iteration ...
#   number of violations = 1892
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+----+-----+-------+-------+
#  -      | MetSpc| EOLSpc| Short| Color| Mar|  Enc| Others| Totals|
#---------+-------+-------+------+------+----+-----+-------+-------+
#  M1     |      0|      0|     0|     0|   0|  573|     11|    584|
#  M2     |     72|      0|    57|   118|  53|  579|     33|    912|
#  C1     |    109|     48|   138|     0|  30|    0|     47|    372|
#  C2     |     10|      5|     2|     0|   2|    0|      3|     22|
#  C3     |      0|      0|     0|     0|   0|    0|      2|      2|
#  Totals |    191|     53|   197|   118|  85| 1152|     96|   1892|
#---------+-------+-------+------+------+----+-----+-------+-------+
#
#cpu time = 00:02:42, elapsed time = 00:01:22, memory = 21927.58 (MB), peak = 23995.61 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1789
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+----+-----+-------+-------+
#  -      | MetSpc| EOLSpc| Short| Color| Mar|  Enc| Others| Totals|
#---------+-------+-------+------+------+----+-----+-------+-------+
#  M1     |      0|      0|     0|     0|   0|  555|      7|    562|
#  M2     |     54|      0|    59|   134|  56|  556|     28|    887|
#  C1     |    100|     26|   143|     0|  35|    0|     26|    330|
#  C2     |      5|      3|     0|     0|   0|    0|      2|     10|
#  Totals |    159|     29|   202|   134|  91| 1111|     63|   1789|
#---------+-------+-------+------+------+----+-----+-------+-------+
#
#cpu time = 00:01:54, elapsed time = 00:01:01, memory = 21964.93 (MB), peak = 23995.61 (MB)
#WARNING (NRDR-30) Detail routing is stopped due to too many DRC violations.
#Complete Detail Routing.
#Total wire length = 15834 um.
#Total half perimeter of net bounding box = 15151 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 2538 um.
#Total wire length on LAYER C2 = 4089 um.
#Total wire length on LAYER C3 = 4246 um.
#Total wire length on LAYER C4 = 3961 um.
#Total wire length on LAYER C5 = 1000 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28797
#Total number of multi-cut vias = 4825 ( 16.8%)
#Total number of single cut vias = 23972 ( 83.2%)
#Up-Via Summary (total 28797):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1465 ( 99.3%)        10 (  0.7%)       1475
# M2              7465 ( 82.9%)      1537 ( 17.1%)       9002
# C1              7358 ( 83.3%)      1470 ( 16.7%)       8828
# C2              5125 ( 82.4%)      1093 ( 17.6%)       6218
# C3              2007 ( 77.5%)       584 ( 22.5%)       2591
# C4               552 ( 80.8%)       131 ( 19.2%)        683
#-----------------------------------------------------------
#                23972 ( 83.2%)      4825 ( 16.8%)      28797 
#
#Total number of DRC violations = 1789
#Cpu time = 00:05:11
#Elapsed time = 00:02:39
#Increased memory = 301.88 (MB)
#Total memory = 21878.31 (MB)
#Peak memory = 23995.61 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Jun 11 00:04:03 2025
#
#
#Start Post Route Wire Spread.
#Done with 509 horizontal wires in 3 hboxes and 320 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 15968 um.
#Total half perimeter of net bounding box = 15151 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 2538 um.
#Total wire length on LAYER C2 = 4098 um.
#Total wire length on LAYER C3 = 4280 um.
#Total wire length on LAYER C4 = 4035 um.
#Total wire length on LAYER C5 = 1016 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28797
#Total number of multi-cut vias = 4825 ( 16.8%)
#Total number of single cut vias = 23972 ( 83.2%)
#Up-Via Summary (total 28797):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1465 ( 99.3%)        10 (  0.7%)       1475
# M2              7465 ( 82.9%)      1537 ( 17.1%)       9002
# C1              7358 ( 83.3%)      1470 ( 16.7%)       8828
# C2              5125 ( 82.4%)      1093 ( 17.6%)       6218
# C3              2007 ( 77.5%)       584 ( 22.5%)       2591
# C4               552 ( 80.8%)       131 ( 19.2%)        683
#-----------------------------------------------------------
#                23972 ( 83.2%)      4825 ( 16.8%)      28797 
#
#   number of violations = 1790
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+----+-----+-------+-------+
#  -      | MetSpc| EOLSpc| Short| Color| Mar|  Enc| Others| Totals|
#---------+-------+-------+------+------+----+-----+-------+-------+
#  M1     |      0|      0|     0|     0|   0|  555|      7|    562|
#  M2     |     54|      0|    59|   134|  56|  556|     29|    888|
#  C1     |    100|     26|   143|     0|  35|    0|     26|    330|
#  C2     |      5|      3|     0|     0|   0|    0|      2|     10|
#  Totals |    159|     29|   202|   134|  91| 1111|     64|   1790|
#---------+-------+-------+------+------+----+-----+-------+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 21785.63 (MB), peak = 23995.61 (MB)
#CELL_VIEW TOP,init has 1790 DRC violations
#Total number of DRC violations = 1790
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 15968 um.
#Total half perimeter of net bounding box = 15151 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 2538 um.
#Total wire length on LAYER C2 = 4098 um.
#Total wire length on LAYER C3 = 4280 um.
#Total wire length on LAYER C4 = 4035 um.
#Total wire length on LAYER C5 = 1016 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28797
#Total number of multi-cut vias = 4825 ( 16.8%)
#Total number of single cut vias = 23972 ( 83.2%)
#Up-Via Summary (total 28797):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1465 ( 99.3%)        10 (  0.7%)       1475
# M2              7465 ( 82.9%)      1537 ( 17.1%)       9002
# C1              7358 ( 83.3%)      1470 ( 16.7%)       8828
# C2              5125 ( 82.4%)      1093 ( 17.6%)       6218
# C3              2007 ( 77.5%)       584 ( 22.5%)       2591
# C4               552 ( 80.8%)       131 ( 19.2%)        683
#-----------------------------------------------------------
#                23972 ( 83.2%)      4825 ( 16.8%)      28797 
#
#detailRoute Statistics:
#Cpu time = 00:05:12
#Elapsed time = 00:02:40
#Increased memory = 209.20 (MB)
#Total memory = 21785.63 (MB)
#Peak memory = 23995.61 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:05:21
#Elapsed time = 00:02:46
#Increased memory = -955.88 (MB)
#Total memory = 20574.57 (MB)
#Peak memory = 23995.61 (MB)
#Number of warnings = 66
#Total number of warnings = 310
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Jun 11 00:04:04 2025
#
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  globalDetailRoute         | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
#  DB Import                 | 00:00:00|     00:00:00|         1.0|
#  DB Export                 | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access           | 00:00:03|     00:00:01|         2.5|
#  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
#  Data Preparation          | 00:00:02|     00:00:02|         1.0|
#  Global Routing            | 00:00:03|     00:00:03|         1.1|
#  Track Assignment          | 00:00:01|     00:00:01|         1.0|
#  Detail Routing            | 00:05:11|     00:02:39|         2.0|
#  Post Route Wire Spreading | 00:00:01|     00:00:00|         1.0|
#  Entire Command            | 00:05:21|     00:02:46|         1.9|
#----------------------------+---------+-------------+------------+
#
*** EcoRoute #1 [finish] (optDesign #1) : cpu/real = 0:05:21.1/0:02:46.2 (1.9), totSession cpu/real = 0:47:51.4/0:19:59.0 (2.4), mem = 29914.7M
**optDesign ... cpu = 0:14:15, real = 0:05:10, mem = 20445.0M, totSessionCpu=0:47:51 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #6 PostEcoSummary
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2365_pkt_reg_inst_pkt_reg_15 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2365_pkt_reg_inst_pkt_reg_15 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2364_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2364_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2363_SPI_slave_inst_SS_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2363_SPI_slave_inst_SS_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2362_pkt_reg_inst_pkt_reg_15 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2362_pkt_reg_inst_pkt_reg_15 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2361_CONFIG_inst_i_CONFIG_sync1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2361_CONFIG_inst_i_CONFIG_sync1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2360_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2360_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2359_SPI_slave_inst_SCK_sync_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2359_SPI_slave_inst_SCK_sync_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2358_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2358_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2357_SHIFT_OUT_22 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2357_SHIFT_OUT_22 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2356_pkt_reg_inst_n24 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2356_pkt_reg_inst_n24 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Jun 11 00:04:05 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 20480.57 (MB), peak = 23995.61 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Jun 11 00:04:05 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 20490.59 (MB), peak = 23995.61 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
#Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
#(i=11, n=11 2000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#C1 -> C1 (3)
#C2 -> C2 (4)
#C3 -> C3 (5)
#C4 -> C4 (6)
#C5 -> C5 (7)
#JA -> JA (8)
#QA -> QA (9)
#QB -> QB (10)
#LB -> LB (11)
#SADV-On
# Corner(s) : 
#rc_fast [25.00] 
#rc_slow [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 2124]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
#CCE Version read = IQuantus/TQuantus 22.1.1-s215
#number model r/c [2,2] [22,2124] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 20498.06 (MB), peak = 23995.61 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 20498.06 (MB)
#Peak memory = 23995.61 (MB)
#Using multithreading with 48 threads.
#begin processing metal fill model file
#end processing metal fill model file
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x3 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 4 hboxes with 48 threads on machine with  Xeon 2.40GHz 36608KB Cache 48CPU...
#Process 0 special clock nets for rc extraction
#Total 3541 nets were built. 5 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:03, elapsed time = 00:00:01 .
#   Increased memory =    58.12 (MB), total memory = 20556.05 (MB), peak memory = 23995.61 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_tQtuD6.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 20512.58 (MB), peak = 23995.61 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#RC Statistics: 10392 Res, 4676 Ground Cap, 2761 XCap (Edge to Edge)
#RC V/H edge ratio: 0.22, Avg V/H Edge Length: 1438.13 (3972), Avg L-Edge Length: 3684.83 (5383)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_tQtuD6.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 13941 nodes, 10400 edges, and 5596 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 20503.36 (MB), peak = 23995.61 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_tQtuD6.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 29802.324M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_tQtuD6.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell TOP has rcdb /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_tQtuD6.rcdb.d specified
Cell TOP, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:00.0 mem: 29802.324M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:07
#Elapsed time = 00:00:05
#Increased memory = 12.34 (MB)
#Total memory = 20502.93 (MB)
#Peak memory = 23995.61 (MB)
#
#5 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Design Signature (0)
#Finish Inst Signature in MT(56827259)
#Finish Net Signature in MT(119246407)
#Finish SNet Signature in MT (125943645)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 36608KB Cache 48CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.15/48, scale score = 0.02.
#    Increased memory =    -0.03 (MB), total memory = 20445.93 (MB), peak memory = 23995.61 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 20446.49 (MB), peak memory = 23995.61 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.00/48, scale score = 0.08.
#    Increased memory =     0.04 (MB), total memory = 20446.49 (MB), peak memory = 23995.61 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 20446.45 (MB), peak memory = 23995.61 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.77/48, scale score = 0.08.
#    Increased memory =    -0.48 (MB), total memory = 20445.96 (MB), peak memory = 23995.61 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.80/48, scale score = 0.04.
#    Increased memory =   -37.37 (MB), total memory = 20446.45 (MB), peak memory = 23995.61 (MB)
**optDesign ... cpu = 0:14:24, real = 0:05:17, mem = 20446.0M, totSessionCpu=0:48:01 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (48 T). (MEM=20393.8)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
AAE_INFO: 48 threads acquired from CTE.
Total number of fetched objects 3541
AAE_INFO-618: Total number of nets in the design is 3543,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=20668.3 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=20668.3 CPU=0:00:01.3 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/.AAE_CHha0z/.AAE_3611107/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 31648.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 31648.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (48 T). (MEM=20993.4)
Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 3541. 
Total number of fetched objects 3541
AAE_INFO-618: Total number of nets in the design is 3543,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=21014.6 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=21014.6 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.9 real=0:00:03.0 totSessionCpu=0:48:06 mem=32138.3M)
** INFO: Initializing Glitch Interface

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.400  | 49.476  | 49.400  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    112 (112)     |    -71     |    113 (113)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.309%
------------------------------------------------------------------
**optDesign ... cpu = 0:14:30, real = 0:05:20, mem = 20999.8M, totSessionCpu=0:48:06 **
Executing marking Critical Nets1
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Cache
**INFO: flowCheckPoint #7 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:14:30, real = 0:05:20, mem = 20999.7M, totSessionCpu=0:48:07 **
** INFO: Initializing Glitch Interface
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
** INFO Cleaning up Glitch Interface
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=29759.24M, totSessionCpu=0:48:07).
**optDesign ... cpu = 0:14:30, real = 0:05:20, mem = 20999.4M, totSessionCpu=0:48:07 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #8 FinalSummary
<optDesign CMD> Restore Using all VT Cells
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:14:31, real = 0:05:21, mem = 20987.2M, totSessionCpu=0:48:08 **

Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (48 T). (MEM=22026.2)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 3541
AAE_INFO-618: Total number of nets in the design is 3543,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=22148.2 CPU=0:00:01.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=22148.2 CPU=0:00:01.3 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/.AAE_CHha0z/.AAE_3611107/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 31675.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 31675.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (48 T). (MEM=20972.3)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 3541. 
Total number of fetched objects 3541
AAE_INFO-618: Total number of nets in the design is 3543,  13.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=21104.4 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=21104.4 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.5 real=0:00:02.0 totSessionCpu=0:48:15 mem=32360.4M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 
Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.400  | 49.476  | 49.400  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.017  |  0.017  |  0.030  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    112 (112)     |    -71     |    113 (113)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.309%
------------------------------------------------------------------
Begin: Collecting metrics
 ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary    |    49.550 |   49.550 |           |        0 |       21.59 |            |              |                |               | 0:00:07  |       29060 |    0 |   0 |
| ccopt_pro          |           |          |           |          |             |            |              |                |               | 0:00:05  |      101780 |      |     |
| drv_eco_fixing     |    49.693 |   49.550 |         0 |        0 |       21.59 |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:06  |       29271 |    0 |   0 |
| initial_summary_2  |    49.550 |   49.550 |           |        0 |       21.59 |            |              |                |               | 0:00:08  |       28896 |    0 |   0 |
| hold_fixing        |           |   49.404 |           |        0 |       43.31 |       0.15 |         0.13 |           0.01 |          0.01 | 0:00:12  |       29742 |      |     |
| route_type_fixing  |           |          |           |          |             |            |              |                |               | 0:00:00  |       29739 |      |     |
| pre_route_summary  |    49.404 |   49.404 |           |        0 |       43.31 |            |              |                |               | 0:00:01  |       29742 |    0 |   0 |
| eco_route          |           |          |           |          |             |            |              |                |               | 0:02:46  |       29028 |      |     |
| post_route_summary |    49.400 |   49.400 |           |        0 |       43.31 |            |              |                |               | 0:00:03  |       29759 |    0 |   0 |
| final_summary      |    49.476 |   49.400 |           |        0 |       43.31 |            |              |                |               | 0:00:09  |       29607 |    0 |   0 |
 ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:14:42, real = 0:05:30, mem = 21372.8M, totSessionCpu=0:48:18 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_drv_postroute
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
WARNING   IMPCCOPT-2431        1  Found %u pin(s) with annotated transitio...
WARNING   NRAG-44              1  Track pitch is too small compared with l...
WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
WARNING   NRIF-95             13  Option setNanoRouteMode -routeTopRouting...
*** Message Summary: 68 warning(s), 0 error(s)

*** optDesign #1 [finish] () : cpu/real = 0:14:42.5/0:05:30.3 (2.7), totSession cpu/real = 0:48:19.1/0:20:19.2 (2.4), mem = 29598.6M
<CMD> timeDesign -postRoute -prefix postRoute_setup -outDir timingReports
*** timeDesign #5 [begin] () : totSession cpu/real = 0:48:19.1/0:20:19.2 (2.4), mem = 29598.6M

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start Design Signature (0)
#Finish Inst Signature in MT(56827259)
#Finish Net Signature in MT(119246407)
#Finish SNet Signature in MT (125943645)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 36608KB Cache 48CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.20/48, scale score = 0.03.
#    Increased memory =    -0.03 (MB), total memory = 21218.67 (MB), peak memory = 23995.61 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 21218.76 (MB), peak memory = 23995.61 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.62/48, scale score = 0.08.
#    Increased memory =    -0.02 (MB), total memory = 21218.76 (MB), peak memory = 23995.61 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 21218.77 (MB), peak memory = 23995.61 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.43/48, scale score = 0.07.
#    Increased memory =    -0.07 (MB), total memory = 21218.70 (MB), peak memory = 23995.61 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.58/48, scale score = 0.03.
#    Increased memory =  -153.45 (MB), total memory = 21218.77 (MB), peak memory = 23995.61 (MB)
The design is extracted. Skipping TQuantus.

** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.400  | 49.476  | 49.400  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    112 (112)     |    -71     |    113 (113)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.309%
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 2.57 sec
Total Real time: 2.0 sec
Total Memory Usage: 29755.734375 Mbytes
Reset AAE Options
*** timeDesign #5 [finish] () : cpu/real = 0:00:02.6/0:00:02.9 (0.9), totSession cpu/real = 0:48:21.6/0:20:22.1 (2.4), mem = 29755.7M
<CMD> timeDesign -postRoute -hold -prefix postRoute_hold -outDir timingReports
*** timeDesign #6 [begin] () : totSession cpu/real = 0:48:21.6/0:20:22.1 (2.4), mem = 29755.7M

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start Design Signature (0)
#Finish Inst Signature in MT(56827259)
#Finish Net Signature in MT(119246407)
#Finish SNet Signature in MT (125943645)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 36608KB Cache 48CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.21/48, scale score = 0.03.
#    Increased memory =    -0.02 (MB), total memory = 21471.33 (MB), peak memory = 23995.61 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 21471.43 (MB), peak memory = 23995.61 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.74/48, scale score = 0.08.
#    Increased memory =     0.02 (MB), total memory = 21471.43 (MB), peak memory = 23995.61 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 21471.42 (MB), peak memory = 23995.61 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.54/48, scale score = 0.07.
#    Increased memory =    -0.07 (MB), total memory = 21471.35 (MB), peak memory = 23995.61 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.80/48, scale score = 0.04.
#    Increased memory =     1.41 (MB), total memory = 21471.42 (MB), peak memory = 23995.61 (MB)
The design is extracted. Skipping TQuantus.

OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (48 T). (MEM=20517.2)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
AAE_INFO: 48 threads acquired from CTE.
Total number of fetched objects 3541
AAE_INFO-618: Total number of nets in the design is 3543,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=20781.3 CPU=0:00:01.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=20781.3 CPU=0:00:01.7 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/.AAE_CHha0z/.AAE_3611107/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 31892.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 31892.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (48 T). (MEM=21208.3)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 3541. 
Total number of fetched objects 3541
AAE_INFO-618: Total number of nets in the design is 3543,  13.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=21298.3 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=21298.3 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.5 real=0:00:02.0 totSessionCpu=0:48:27 mem=32643.3M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.017  |  0.017  |  0.030  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

Density: 43.309%
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 6.04 sec
Total Real time: 3.0 sec
Total Memory Usage: 29269.347656 Mbytes
Reset AAE Options
*** timeDesign #6 [finish] () : cpu/real = 0:00:06.1/0:00:02.9 (2.1), totSession cpu/real = 0:48:27.7/0:20:25.0 (2.4), mem = 29269.3M
<CMD> optDesign -postRoute -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 20263.0M, totSessionCpu=0:48:28 **
*** optDesign #2 [begin] () : totSession cpu/real = 0:48:27.7/0:20:25.0 (2.4), mem = 29269.3M
GigaOpt running with 48 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:48:27.7/0:20:25.0 (2.4), mem = 29269.3M
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_end_iteration                                              50
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_spread_wire                                     true
setNanoRouteMode -route_detail_search_and_repair                                          true
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
setNanoRouteMode -extract_design_signature                                                125943645
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              3
setNanoRouteMode -route_antenna_diode_insertion                                           true
setNanoRouteMode -route_si_effort                                                         high
setNanoRouteMode -route_with_si_driven                                                    true
setNanoRouteMode -route_with_si_post_route_fix                                            false
setNanoRouteMode -route_with_timing_driven                                                true
setNanoRouteMode -timingEngine                                                            .timing_file_3611107.tif.gz
setDesignMode -bottomRoutingLayer                                                         C1
setDesignMode -powerEffort                                                                high
setDesignMode -process                                                                    22
setDesignMode -propagateActivity                                                          true
setExtractRCMode -coupled                                                                 true
setExtractRCMode -coupling_c_th                                                           0.1
setExtractRCMode -engine                                                                  postRoute
setExtractRCMode -noCleanRCDB                                                             true
setExtractRCMode -nrNetInMemory                                                           100000
setExtractRCMode -relative_c_th                                                           1
setExtractRCMode -total_c_th                                                              0
setUsefulSkewMode -opt_skew_eco_route                                                     false
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -SIAware                                                                  true
setDelayCalMode -socv_accuracy_mode                                                       low
setOptMode -opt_view_pruning_setup_views_active_list                                      { view_slow_mission }
setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_slow_mission}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_slow_mission}
setOptMode -opt_delete_insts                                                              true
setOptMode -opt_drv_margin                                                                0
setOptMode -opt_exp_pre_route_auto_flow_update                                            true
setOptMode -opt_drv                                                                       true
setOptMode -opt_hold_allow_setup_tns_degradation                                          false
setOptMode -opt_hold_target_slack                                                         0.05
setOptMode -opt_leakage_to_dynamic_ratio                                                  0.5
setOptMode -opt_resize_flip_flops                                                         true
setOptMode -opt_preserve_all_sequential                                                   false
setOptMode -opt_setup_target_slack                                                        0
setSIMode -separate_delta_delay_on_data                                                   true
setPlaceMode -place_detail_check_inst_space_group                                         true
setPlaceMode -place_detail_dpt_flow                                                       true
setPlaceMode -place_detail_legalization_inst_gap                                          1
setPlaceMode -place_detail_use_diffusion_transition_fill                                  true
setPlaceMode -place_global_clock_power_driven                                             true
setPlaceMode -place_global_clock_power_driven_effort                                      high
setPlaceMode -place_global_cong_effort                                                    high
setAnalysisMode -analysisType                                                             onChipVariation
setAnalysisMode -checkType                                                                setup
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -cppr                                                                     both
setAnalysisMode -skew                                                                     true
setAnalysisMode -usefulSkew                                                               true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
**WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################

Starting Levelizing
2025-Jun-11 00:04:34 (2025-Jun-11 04:04:34 GMT)
2025-Jun-11 00:04:34 (2025-Jun-11 04:04:34 GMT): 10%
2025-Jun-11 00:04:34 (2025-Jun-11 04:04:34 GMT): 20%
2025-Jun-11 00:04:34 (2025-Jun-11 04:04:34 GMT): 30%
2025-Jun-11 00:04:34 (2025-Jun-11 04:04:34 GMT): 40%
2025-Jun-11 00:04:34 (2025-Jun-11 04:04:34 GMT): 50%
2025-Jun-11 00:04:34 (2025-Jun-11 04:04:34 GMT): 60%
2025-Jun-11 00:04:34 (2025-Jun-11 04:04:34 GMT): 70%
2025-Jun-11 00:04:34 (2025-Jun-11 04:04:34 GMT): 80%
2025-Jun-11 00:04:34 (2025-Jun-11 04:04:34 GMT): 90%

Finished Levelizing
2025-Jun-11 00:04:34 (2025-Jun-11 04:04:34 GMT)

Starting Activity Propagation
2025-Jun-11 00:04:34 (2025-Jun-11 04:04:34 GMT)
2025-Jun-11 00:04:34 (2025-Jun-11 04:04:34 GMT): 10%
2025-Jun-11 00:04:34 (2025-Jun-11 04:04:34 GMT): 20%
2025-Jun-11 00:04:34 (2025-Jun-11 04:04:34 GMT): 30%

Finished Activity Propagation
2025-Jun-11 00:04:34 (2025-Jun-11 04:04:34 GMT)

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:07:08, real = 0:01:32, mem = 22760.6M, totSessionCpu=0:55:36 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin checking placement ... (start mem=30884.9M, init mem=30884.9M)
*info: Placed = 4836           (Fixed = 1316)
*info: Unplaced = 0           
Placement Density:43.30%(1175/2713)
Placement Density (including fixed std cells):48.69%(1460/2998)
Finished checkPlace (total: cpu=0:00:02.5, real=0:00:00.0; vio checks: cpu=0:00:02.2, real=0:00:00.0; mem=30852.9M)
#optDebug: { P: 22 W: 8195 FE: standard PE: high LDR: 0.5}
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0.05

*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:07:10.9/0:01:32.2 (4.7), totSession cpu/real = 0:55:38.7/0:21:57.3 (2.5), mem = 30884.9M
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #9 InitialSummary

Power view               = view_slow_mission
Number of VT partitions  = 2
Standard cells in design = 1371
Instances in design      = 3520

Instance distribution across the VT partitions:

 LVT : inst = 3407 (96.8%), cells = 728 (53.10%)
   Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 3407 (96.8%)

 HVT : inst = 113 (3.2%), cells = 613 (44.71%)
   Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 113 (3.2%)

Reporting took 0 sec
#Start Design Signature (0)
#Finish Inst Signature in MT(56827259)
#Finish Net Signature in MT(119246407)
#Finish SNet Signature in MT (125943645)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 36608KB Cache 48CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.19/48, scale score = 0.02.
#    Increased memory =    -0.03 (MB), total memory = 22769.53 (MB), peak memory = 23995.61 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 22769.59 (MB), peak memory = 23995.61 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.37/48, scale score = 0.07.
#    Increased memory =     0.06 (MB), total memory = 22769.59 (MB), peak memory = 23995.61 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 22769.53 (MB), peak memory = 23995.61 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.22/48, scale score = 0.07.
#    Increased memory =     0.03 (MB), total memory = 22769.56 (MB), peak memory = 23995.61 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.84/48, scale score = 0.04.
#    Increased memory =   -18.90 (MB), total memory = 22769.53 (MB), peak memory = 23995.61 (MB)
The design is extracted. Skipping TQuantus.

** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Cache
**INFO: flowCheckPoint #10 OptimizationHold

GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 807, Num usable cells 668
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 807, Num usable cells 668
Reading RCDB with compressed RC data.
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:55:42 mem=30916.0M ***
*** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:55:41.8/0:22:00.1 (2.5), mem = 30916.0M
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (48 T). (MEM=22617.6)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 3541
AAE_INFO-618: Total number of nets in the design is 3543,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=22939.6 CPU=0:00:01.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=22939.6 CPU=0:00:01.6 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/.AAE_CHha0z/.AAE_3611107/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 33888.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 33888.3M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (48 T). (MEM=23192.2)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 3541. 
Total number of fetched objects 3541
AAE_INFO-618: Total number of nets in the design is 3543,  13.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=23334.8 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=23334.8 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.9 real=0:00:02.0 totSessionCpu=0:55:48 mem=34366.2M)

Active hold views:
 view_fast_mission
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:06.4 real=0:00:03.0 totSessionCpu=0:55:48 mem=34398.2M ***
OPTC: user 20.0
Done building hold timer [9540 node(s), 12052 edge(s), 1 view(s)] (fixHold) cpu=0:00:06.8 real=0:00:03.0 totSessionCpu=0:55:49 mem=34398.2M ***
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (48 T). (MEM=22897.4)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
Total number of fetched objects 3541
AAE_INFO-618: Total number of nets in the design is 3543,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=23049.9 CPU=0:00:01.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=23049.9 CPU=0:00:01.2 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/.AAE_CHha0z/.AAE_3611107/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 33790.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 33790.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (48 T). (MEM=23325.3)
Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 3541. 
Total number of fetched objects 3541
AAE_INFO-618: Total number of nets in the design is 3543,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=23341.7 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=23341.7 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:07.3 real=0:00:05.0 totSessionCpu=0:55:56 mem=34302.4M)
Done building cte setup timing graph (fixHold) cpu=0:00:14.6 real=0:00:08.0 totSessionCpu=0:55:56 mem=34302.4M ***
** INFO: Initializing Glitch Interface
OPTC: m4 20.0 50.0
OPTC: view 50.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 13.9 ps, libStdDelay = 11.0 ps, minBufSize = 250560 (4.0)
*Info: worst delay setup view: view_slow_mission

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission
Hold views included:
 view_fast_mission

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.400  | 49.476  | 49.400  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.017  |  0.017  |  0.030  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    112 (112)     |    -71     |    113 (113)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.309%
------------------------------------------------------------------
**optDesign ... cpu = 0:07:31, real = 0:01:43, mem = 23817.3M, totSessionCpu=0:55:58 **
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:16.9/0:00:08.5 (2.0), totSession cpu/real = 0:55:58.7/0:22:08.6 (2.5), mem = 31939.4M
*** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:55:58.7/0:22:08.6 (2.5), mem = 31939.4M
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
(I,S,L,T): view_slow_mission: 0.00771019, 0.00522404, 0.134797, 0.147731
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*info: Run optDesign holdfix with 48 threads.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Info: Done creating the CCOpt slew target map.


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!

*** Starting Core Fixing (fixHold) cpu=0:00:18.6 real=0:00:10.0 totSessionCpu=0:56:00 mem=34263.4M density=43.309% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|   0.017|     0.00|       0|          0|       0(     0)|   43.31%|   0:00:00.0| 34430.8M|
|   1|   0.017|     0.00|       0|          0|       0(     0)|   43.31%|   0:00:00.0| 34430.8M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|   0.017|     0.00|       0|          0|       0(     0)|   43.31%|   0:00:00.0| 34430.8M|
|   1|   0.037|     0.00|       0|         22|      11(     0)|   43.54%|   0:00:00.0| 36226.7M|
|   2|   0.049|     0.00|       0|          4|       0(     0)|   43.58%|   0:00:00.0| 36253.2M|
|   3|   0.050|     0.00|       0|          1|       0(     0)|   43.59%|   0:00:00.0| 36277.2M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 27 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)
*info:    Total 11 instances resized for Phase I
*info:        in which 0 FF resizing 
*info:        in which 0 ripple resizing (0.000%)
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finished Core Fixing (fixHold) cpu=0:00:21.7 real=0:00:11.0 totSessionCpu=0:56:04 mem=36366.6M density=43.586% ***

*info:
*info: Added a total of 27 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'UDB116SVT24_BUF_2' used
*info:           26 cells of type 'UDB116SVT24_BUF_L_1' used
*info:
*info: Total 11 instances resized
*info:       in which 0 FF resizing
*info:

*** Finish Post Route Hold Fixing (cpu=0:00:21.7 real=0:00:11.0 totSessionCpu=0:56:04 mem=36366.6M density=43.586%) ***
(I,S,L,T): view_slow_mission: 0.00773848, 0.00524913, 0.136013, 0.149001
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
**INFO: total 38 insts, 0 nets marked don't touch
**INFO: total 38 insts, 0 nets marked don't touch DB property
**INFO: total 38 insts, 0 nets unmarked don't touch
*** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:05.3/0:00:02.8 (1.9), totSession cpu/real = 0:56:04.0/0:22:11.4 (2.5), mem = 32759.6M
**INFO: Skipping refine place as no non-legal commits were detected

Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:07:37, real = 0:01:47, mem = 24325.7M, totSessionCpu=0:56:04 **
** INFO: Initializing Glitch Interface
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=32763.45M, totSessionCpu=0:56:07).
**optDesign ... cpu = 0:07:39, real = 0:01:49, mem = 24329.3M, totSessionCpu=0:56:07 **

** INFO: Initializing Glitch Interface
Running refinePlace -preserveRouting true -hardFence false

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:56:07 mem=34188.3M) ***

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 34156.3MB
Summary Report:
Instances move: 0 (out of 3547 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 34156.3MB
*** Finished refinePlace (0:56:08 mem=34156.3M) ***

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.374  | 49.476  | 49.374  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    112 (112)     |    -71     |    113 (113)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.586%
------------------------------------------------------------------
**optDesign ... cpu = 0:07:41, real = 0:01:50, mem = 24328.4M, totSessionCpu=0:56:09 **
**INFO: flowCheckPoint #11 GlobalDetailRoute
** INFO Cleaning up Glitch Interface
-route_with_eco false                     # bool, default=false
-route_selected_net_only false            # bool, default=false
-route_with_timing_driven true            # bool, default=false, user setting
-route_with_si_driven true                # bool, default=false, user setting
Existing Dirty Nets : 50
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 50
*** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:56:09.3/0:22:15.4 (2.5), mem = 32769.5M

globalDetailRoute

#Start globalDetailRoute on Wed Jun 11 00:06:21 2025
#
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2392_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2392_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2391_pkt_reg_inst_pkt_reg_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2391_pkt_reg_inst_pkt_reg_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2390_SHIFT_OUT_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2390_SHIFT_OUT_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2389_pkt_reg_inst_n23 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2389_pkt_reg_inst_n23 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2388_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2388_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2387_SHIFT_OUT_17 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2387_SHIFT_OUT_17 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2386_fsm_sync_inst_N12 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2386_fsm_sync_inst_N12 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2385_sh_sync_inst_pulse_pack_count_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2385_sh_sync_inst_pulse_pack_count_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2384_sh_sync_inst_counter_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2384_sh_sync_inst_counter_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2383_pkt_reg_inst_pkt_reg_16 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2383_pkt_reg_inst_pkt_reg_16 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start connecting MustJoinAllPort pins ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Jun 11 00:06:21 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 46/0 dirty instances, 74/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(38 insts marked dirty, reset pre-exisiting dirty flag on 38 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 24369.44 (MB), peak = 24966.28 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 24374.07 (MB), peak = 24966.28 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 32 threads...
#Set layer M1 to be advanced pin access layer.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1752 and Instance U1754. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1752 and Instance U1754. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1754 and Instance U1760. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1754 and Instance U1760. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1760 and Instance U1761. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1760 and Instance U1761. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1763 and Instance U1774. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1763 and Instance U1774. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1343 and Instance U1407. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1343 and Instance U1407. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1724 and Instance U1741. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1724 and Instance U1741. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1741 and Instance U1740. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1741 and Instance U1740. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1764 and Instance U1765. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1764 and Instance U1765. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1727 and Instance U1725. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1727 and Instance U1725. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1725 and Instance U1722. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1725 and Instance U1722. Inspect the area near the pin for obstacles.
#WARNING (EMS-27) Message (NRDB-2085) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#638 out of 4864(13.12%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#98 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.21 (MB)
#Total memory = 24374.29 (MB)
#Peak memory = 24966.28 (MB)
#start initial via pillar insertion iteration ...
#WARNING (NRDB-2321) The must join all ports pin FE_PHC1081_CS_sync/X doesn't have enough resource.
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 24393.34 (MB), peak = 24966.28 (MB)
#start 1st via pillar insertion iteration ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 24393.34 (MB), peak = 24966.28 (MB)
#
#    Via Pillar Insert Failed Statistics
#
#+----------------------------------+---------+------------+-----------------------------------------------------------------------
#| Failed Reason                    | Count   | Pin Name   | Instance name (display       0 records only)                          
#+----------------------------------+---------+------------+-----------------------------------------------------------------------
#|  No Resource on Pin Access Layer |       1 |            | 
#+----------------------------------+---------+------------+-----------------------------------------------------------------------
#
#Total connected MustJoinAllPort pin number / total MustJoinAllPort pin number:              0/      1 =     0%
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 3568.
#Total number of nets in the design = 3570.
#70 routable nets do not have any wires.
#3498 routable nets have routed wires.
#70 nets will be global routed.
#Using multithreading with 48 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Jun 11 00:06:23 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
#Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 24375.95 (MB), peak = 24966.28 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Jun 11 00:06:23 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -20.15 (MB)
#Total memory = 24375.95 (MB)
#Peak memory = 24966.28 (MB)
#
#
#Start global routing on Wed Jun 11 00:06:23 2025
#
#
#Start global routing initialization on Wed Jun 11 00:06:23 2025
#
#Number of eco nets is 43
#
#Start global routing data preparation on Wed Jun 11 00:06:23 2025
#
#Start routing resource analysis on Wed Jun 11 00:06:23 2025
#
#Routing resource analysis is done on Wed Jun 11 00:06:23 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  C1             V         436         262        2209     4.98%
#  C2             H         490         208        2209     0.00%
#  C3             V         536         162        2209     0.00%
#  C4             H         572         126        2209     0.00%
#  C5             V         669          29        2209     0.00%
#  JA             H          69           0        2209     0.00%
#  QA             V          26           0        2209    44.68%
#  QB             H          26           0        2209    44.68%
#  LB             V          17           0        2209    63.83%
#  --------------------------------------------------------------
#  Total                   2841      12.52%       19881    17.57%
#
#
#
#
#Global routing data preparation is done on Wed Jun 11 00:06:23 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 24377.39 (MB), peak = 24966.28 (MB)
#
#
#Global routing initialization is done on Wed Jun 11 00:06:23 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 24377.39 (MB), peak = 24966.28 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 24379.33 (MB), peak = 24966.28 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 24379.33 (MB), peak = 24966.28 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 3568.
#Total number of nets in the design = 3570.
#
#3568 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              70  
#-----------------------------
#        Total              70  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            3568  
#-----------------------------
#        Total            3568  
#-----------------------------
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  C1           12(0.55%)   (0.55%)
#  C2            0(0.00%)   (0.00%)
#  C3            0(0.00%)   (0.00%)
#  C4            0(0.00%)   (0.00%)
#  C5            0(0.00%)   (0.00%)
#  JA            0(0.00%)   (0.00%)
#  QA            0(0.00%)   (0.00%)
#  QB            0(0.00%)   (0.00%)
#  LB            0(0.00%)   (0.00%)
#  --------------------------------
#     Total     12(0.07%)   (0.07%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.07% V
#
#Complete Global Routing.
#Total wire length = 16185 um.
#Total half perimeter of net bounding box = 15374 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 2555 um.
#Total wire length on LAYER C2 = 4161 um.
#Total wire length on LAYER C3 = 4297 um.
#Total wire length on LAYER C4 = 4133 um.
#Total wire length on LAYER C5 = 1016 um.
#Total wire length on LAYER JA = 23 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28939
#Total number of multi-cut vias = 4801 ( 16.6%)
#Total number of single cut vias = 24138 ( 83.4%)
#Up-Via Summary (total 28939):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1465 ( 99.3%)        10 (  0.7%)       1475
# M2              7520 ( 83.1%)      1524 ( 16.9%)       9044
# C1              7408 ( 83.5%)      1462 ( 16.5%)       8870
# C2              5148 ( 82.5%)      1090 ( 17.5%)       6238
# C3              2037 ( 77.7%)       584 ( 22.3%)       2621
# C4               556 ( 80.9%)       131 ( 19.1%)        687
# C5                 4 (100.0%)         0 (  0.0%)          4
#-----------------------------------------------------------
#                24138 ( 83.4%)      4801 ( 16.6%)      28939 
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Max overcon = 1 tracks.
#Total overcon = 0.07%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 3.36 (MB)
#Total memory = 24379.32 (MB)
#Peak memory = 24966.28 (MB)
#
#Finished global routing on Wed Jun 11 00:06:23 2025
#
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 24378.75 (MB), peak = 24966.28 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start Track Assignment.
#Done with 54 horizontal wires in 2 hboxes and 31 vertical wires in 2 hboxes.
#Done with 7 horizontal wires in 2 hboxes and 6 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 16186 um.
#Total half perimeter of net bounding box = 15374 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 2555 um.
#Total wire length on LAYER C2 = 4162 um.
#Total wire length on LAYER C3 = 4297 um.
#Total wire length on LAYER C4 = 4133 um.
#Total wire length on LAYER C5 = 1016 um.
#Total wire length on LAYER JA = 23 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28939
#Total number of multi-cut vias = 4801 ( 16.6%)
#Total number of single cut vias = 24138 ( 83.4%)
#Up-Via Summary (total 28939):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1465 ( 99.3%)        10 (  0.7%)       1475
# M2              7520 ( 83.1%)      1524 ( 16.9%)       9044
# C1              7408 ( 83.5%)      1462 ( 16.5%)       8870
# C2              5148 ( 82.5%)      1090 ( 17.5%)       6238
# C3              2037 ( 77.7%)       584 ( 22.3%)       2621
# C4               556 ( 80.9%)       131 ( 19.1%)        687
# C5                 4 (100.0%)         0 (  0.0%)          4
#-----------------------------------------------------------
#                24138 ( 83.4%)      4801 ( 16.6%)      28939 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 24377.78 (MB), peak = 24966.28 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 13.05 (MB)
#Total memory = 24377.78 (MB)
#Peak memory = 24966.28 (MB)
#Using multithreading with 48 threads.
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 6.25% of the total area was rechecked for DRC, and 31.25% required routing.
#   number of violations = 1868
#
#  By Layer and Type:
#
#---------+-------+------+------+----+-------+-----+-------+-------+
#  -      | MetSpc| Short| Color| Mar| C2MCon|  Enc| Others| Totals|
#---------+-------+------+------+----+-------+-----+-------+-------+
#  M1     |      0|     0|     0|   0|     14|  554|      8|    576|
#  M2     |     60|    60|   137|  57|     33|  562|     23|    932|
#  C1     |    107|   148|     0|  36|      0|    0|     55|    346|
#  C2     |      5|     0|     0|   0|      0|    0|      5|     10|
#  C3     |      0|     0|     0|   0|      0|    0|      0|      0|
#  C4     |      1|     1|     0|   0|      0|    0|      1|      3|
#  C5     |      0|     0|     0|   0|      0|    0|      1|      1|
#  Totals |    173|   209|   137|  93|     47| 1116|     93|   1868|
#---------+-------+------+------+----+-------+-----+-------+-------+
#
#1 out of 4863 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.1%.
#0.00% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 1869
#
#  By Layer and Type:
#
#---------+-------+------+------+----+-------+-----+-------+-------+
#  -      | MetSpc| Short| Color| Mar| C2MCon|  Enc| Others| Totals|
#---------+-------+------+------+----+-------+-----+-------+-------+
#  M1     |      0|     0|     0|   0|     14|  554|      8|    576|
#  M2     |     60|    60|   137|  57|     33|  562|     24|    933|
#  C1     |    107|   148|     0|  36|      0|    0|     55|    346|
#  C2     |      5|     0|     0|   0|      0|    0|      5|     10|
#  C3     |      0|     0|     0|   0|      0|    0|      0|      0|
#  C4     |      1|     1|     0|   0|      0|    0|      1|      3|
#  C5     |      0|     0|     0|   0|      0|    0|      1|      1|
#  Totals |    173|   209|   137|  93|     47| 1116|     94|   1869|
#---------+-------+------+------+----+-------+-----+-------+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:04, memory = 24483.22 (MB), peak = 24966.28 (MB)
#start 1st optimization iteration ...
#   number of violations = 1787
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+----+-----+-------+-------+
#  -      | MetSpc| EOLSpc| Short| Color| Mar|  Enc| Others| Totals|
#---------+-------+-------+------+------+----+-----+-------+-------+
#  M1     |      0|      0|     0|     0|   0|  544|     16|    560|
#  M2     |     61|      0|    53|   123|  61|  549|     26|    873|
#  C1     |    101|     27|   140|     0|  34|    0|     35|    337|
#  C2     |      8|      3|     2|     0|   0|    0|      2|     15|
#  C3     |      0|      0|     0|     0|   0|    0|      0|      0|
#  C4     |      0|      0|     0|     0|   0|    0|      0|      0|
#  C5     |      0|      0|     0|     0|   0|    0|      2|      2|
#  Totals |    170|     30|   195|   123|  95| 1093|     81|   1787|
#---------+-------+-------+------+------+----+-----+-------+-------+
#
#    number of process antenna violations = 4
#cpu time = 00:01:23, elapsed time = 00:00:41, memory = 24712.61 (MB), peak = 26138.00 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1683
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+----+-----+-------+-------+
#  -      | MetSpc| EOLSpc| Short| Color| Mar|  Enc| Others| Totals|
#---------+-------+-------+------+------+----+-----+-------+-------+
#  M1     |      0|      0|     0|     0|   0|  519|     11|    530|
#  M2     |     53|      1|    49|   115|  60|  518|     19|    815|
#  C1     |     91|     20|   149|     0|  37|    0|     29|    326|
#  C2     |      9|      2|     0|     0|   0|    0|      1|     12|
#  Totals |    153|     23|   198|   115|  97| 1037|     60|   1683|
#---------+-------+-------+------+------+----+-----+-------+-------+
#
#    number of process antenna violations = 4
#cpu time = 00:01:43, elapsed time = 00:00:53, memory = 24729.09 (MB), peak = 26383.69 (MB)
#WARNING (NRDR-30) Detail routing is stopped due to too many DRC violations.
#Complete Detail Routing.
#Total wire length = 16172 um.
#Total half perimeter of net bounding box = 15374 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 2551 um.
#Total wire length on LAYER C2 = 4170 um.
#Total wire length on LAYER C3 = 4284 um.
#Total wire length on LAYER C4 = 4129 um.
#Total wire length on LAYER C5 = 1012 um.
#Total wire length on LAYER JA = 25 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28899
#Total number of multi-cut vias = 4851 ( 16.8%)
#Total number of single cut vias = 24048 ( 83.2%)
#Up-Via Summary (total 28899):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1465 ( 99.3%)        10 (  0.7%)       1475
# M2              7516 ( 83.0%)      1541 ( 17.0%)       9057
# C1              7366 ( 83.2%)      1485 ( 16.8%)       8851
# C2              5137 ( 82.4%)      1094 ( 17.6%)       6231
# C3              2013 ( 77.5%)       586 ( 22.5%)       2599
# C4               548 ( 80.4%)       134 ( 19.6%)        682
# C5                 3 ( 75.0%)         1 ( 25.0%)          4
#-----------------------------------------------------------
#                24048 ( 83.2%)      4851 ( 16.8%)      28899 
#
#Total number of DRC violations = 1683
#Cpu time = 00:03:13
#Elapsed time = 00:01:38
#Increased memory = 270.02 (MB)
#Total memory = 24647.80 (MB)
#Peak memory = 26383.69 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Jun 11 00:08:02 2025
#
#
#Start Post Route Wire Spread.
#Done with 119 horizontal wires in 3 hboxes and 65 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 16200 um.
#Total half perimeter of net bounding box = 15374 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 2551 um.
#Total wire length on LAYER C2 = 4172 um.
#Total wire length on LAYER C3 = 4292 um.
#Total wire length on LAYER C4 = 4146 um.
#Total wire length on LAYER C5 = 1013 um.
#Total wire length on LAYER JA = 25 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28899
#Total number of multi-cut vias = 4851 ( 16.8%)
#Total number of single cut vias = 24048 ( 83.2%)
#Up-Via Summary (total 28899):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1465 ( 99.3%)        10 (  0.7%)       1475
# M2              7516 ( 83.0%)      1541 ( 17.0%)       9057
# C1              7366 ( 83.2%)      1485 ( 16.8%)       8851
# C2              5137 ( 82.4%)      1094 ( 17.6%)       6231
# C3              2013 ( 77.5%)       586 ( 22.5%)       2599
# C4               548 ( 80.4%)       134 ( 19.6%)        682
# C5                 3 ( 75.0%)         1 ( 25.0%)          4
#-----------------------------------------------------------
#                24048 ( 83.2%)      4851 ( 16.8%)      28899 
#
#   number of violations = 1684
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+----+-----+-------+-------+
#  -      | MetSpc| EOLSpc| Short| Color| Mar|  Enc| Others| Totals|
#---------+-------+-------+------+------+----+-----+-------+-------+
#  M1     |      0|      0|     0|     0|   0|  519|     11|    530|
#  M2     |     53|      1|    49|   115|  60|  518|     20|    816|
#  C1     |     91|     20|   149|     0|  37|    0|     29|    326|
#  C2     |      9|      2|     0|     0|   0|    0|      1|     12|
#  Totals |    153|     23|   198|   115|  97| 1037|     61|   1684|
#---------+-------+-------+------+------+----+-----+-------+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 24581.90 (MB), peak = 26383.69 (MB)
#CELL_VIEW TOP,init has 1684 DRC violations
#Total number of DRC violations = 1684
#Total number of process antenna violations = 2
#Total number of net violated process antenna rule = 2
#Post Route wire spread is done.
#Total wire length = 16200 um.
#Total half perimeter of net bounding box = 15374 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 2551 um.
#Total wire length on LAYER C2 = 4172 um.
#Total wire length on LAYER C3 = 4292 um.
#Total wire length on LAYER C4 = 4146 um.
#Total wire length on LAYER C5 = 1013 um.
#Total wire length on LAYER JA = 25 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28899
#Total number of multi-cut vias = 4851 ( 16.8%)
#Total number of single cut vias = 24048 ( 83.2%)
#Up-Via Summary (total 28899):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1465 ( 99.3%)        10 (  0.7%)       1475
# M2              7516 ( 83.0%)      1541 ( 17.0%)       9057
# C1              7366 ( 83.2%)      1485 ( 16.8%)       8851
# C2              5137 ( 82.4%)      1094 ( 17.6%)       6231
# C3              2013 ( 77.5%)       586 ( 22.5%)       2599
# C4               548 ( 80.4%)       134 ( 19.6%)        682
# C5                 3 ( 75.0%)         1 ( 25.0%)          4
#-----------------------------------------------------------
#                24048 ( 83.2%)      4851 ( 16.8%)      28899 
#
#detailRoute Statistics:
#Cpu time = 00:03:14
#Elapsed time = 00:01:38
#Increased memory = 202.70 (MB)
#Total memory = 24580.48 (MB)
#Peak memory = 26383.69 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:03:18
#Elapsed time = 00:01:42
#Increased memory = -800.55 (MB)
#Total memory = 23528.05 (MB)
#Peak memory = 26383.69 (MB)
#Number of warnings = 66
#Total number of warnings = 411
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Jun 11 00:08:02 2025
#
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  globalDetailRoute         | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
#  DB Import                 | 00:00:00|     00:00:00|         1.0|
#  DB Export                 | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
#  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
#  Data Preparation          | 00:00:02|     00:00:02|         1.1|
#  Global Routing            | 00:00:01|     00:00:00|         1.0|
#  Track Assignment          | 00:00:00|     00:00:00|         1.0|
#  Detail Routing            | 00:03:12|     00:01:38|         2.0|
#  Post Route Wire Spreading | 00:00:01|     00:00:00|         1.0|
#  Entire Command            | 00:03:18|     00:01:42|         1.9|
#----------------------------+---------+-------------+------------+
#
*** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:03:18.4/0:01:41.9 (1.9), totSession cpu/real = 0:59:27.7/0:23:57.3 (2.5), mem = 33054.2M
**optDesign ... cpu = 0:11:00, real = 0:03:33, mem = 23379.4M, totSessionCpu=0:59:28 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #12 PostEcoSummary
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2392_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2392_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2391_pkt_reg_inst_pkt_reg_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2391_pkt_reg_inst_pkt_reg_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2390_SHIFT_OUT_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2390_SHIFT_OUT_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2389_pkt_reg_inst_n23 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2389_pkt_reg_inst_n23 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2388_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2388_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2387_SHIFT_OUT_17 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2387_SHIFT_OUT_17 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2386_fsm_sync_inst_N12 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2386_fsm_sync_inst_N12 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2385_sh_sync_inst_pulse_pack_count_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2385_sh_sync_inst_pulse_pack_count_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2384_sh_sync_inst_counter_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2384_sh_sync_inst_counter_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2383_pkt_reg_inst_pkt_reg_16 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2383_pkt_reg_inst_pkt_reg_16 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Jun 11 00:08:03 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23414.52 (MB), peak = 26383.69 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Jun 11 00:08:03 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23422.25 (MB), peak = 26383.69 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
#Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
#(i=11, n=11 2000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#C1 -> C1 (3)
#C2 -> C2 (4)
#C3 -> C3 (5)
#C4 -> C4 (6)
#C5 -> C5 (7)
#JA -> JA (8)
#QA -> QA (9)
#QB -> QB (10)
#LB -> LB (11)
#SADV-On
# Corner(s) : 
#rc_fast [25.00] 
#rc_slow [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 2124]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
#CCE Version read = IQuantus/TQuantus 22.1.1-s215
#number model r/c [2,2] [22,2124] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 23429.93 (MB), peak = 26383.69 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 23429.93 (MB)
#Peak memory = 26383.69 (MB)
#Using multithreading with 48 threads.
#begin processing metal fill model file
#end processing metal fill model file
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x3 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 4 hboxes with 48 threads on machine with  Xeon 2.40GHz 36608KB Cache 48CPU...
#Process 0 special clock nets for rc extraction
#Total 3568 nets were built. 5 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:03, elapsed time = 00:00:01 .
#   Increased memory =    68.07 (MB), total memory = 23497.82 (MB), peak memory = 26383.69 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_ND0ksF.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23444.08 (MB), peak = 26383.69 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#RC Statistics: 10474 Res, 4731 Ground Cap, 2789 XCap (Edge to Edge)
#RC V/H edge ratio: 0.23, Avg V/H Edge Length: 1455.92 (4033), Avg L-Edge Length: 3721.72 (5406)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_ND0ksF.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 14050 nodes, 10482 edges, and 5656 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23436.67 (MB), peak = 26383.69 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_ND0ksF.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 32924.824M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_ND0ksF.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell TOP has rcdb /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_ND0ksF.rcdb.d specified
Cell TOP, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:00.0 mem: 32924.824M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:06
#Elapsed time = 00:00:05
#Increased memory = 13.76 (MB)
#Total memory = 23436.00 (MB)
#Peak memory = 26383.69 (MB)
#
#5 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Design Signature (0)
#Finish Inst Signature in MT(22877418)
#Finish Net Signature in MT(58340873)
#Finish SNet Signature in MT (65038111)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 36608KB Cache 48CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.18/48, scale score = 0.02.
#    Increased memory =    -0.03 (MB), total memory = 23379.07 (MB), peak memory = 26383.69 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 23380.15 (MB), peak memory = 26383.69 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.69/48, scale score = 0.08.
#    Increased memory =     0.06 (MB), total memory = 23380.15 (MB), peak memory = 26383.69 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 23380.09 (MB), peak memory = 26383.69 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.46/48, scale score = 0.07.
#    Increased memory =    -0.99 (MB), total memory = 23379.10 (MB), peak memory = 26383.69 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.82/48, scale score = 0.04.
#    Increased memory =   -35.59 (MB), total memory = 23380.09 (MB), peak memory = 26383.69 (MB)
**optDesign ... cpu = 0:11:09, real = 0:03:40, mem = 23379.1M, totSessionCpu=0:59:37 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (48 T). (MEM=23348.4)
Reading RCDB with compressed RC data.
AAE_INFO: 48 threads acquired from CTE.
Total number of fetched objects 3568
AAE_INFO-618: Total number of nets in the design is 3570,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=23591.4 CPU=0:00:01.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=23591.4 CPU=0:00:01.2 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/.AAE_CHha0z/.AAE_3611107/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 34747.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 34747.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (48 T). (MEM=23856.2)
Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 3568. 
Total number of fetched objects 3568
AAE_INFO-618: Total number of nets in the design is 3570,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=23873.4 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=23873.4 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:05.0 real=0:00:02.0 totSessionCpu=0:59:42 mem=35075.8M)
** INFO: Initializing Glitch Interface

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.376  | 49.476  | 49.376  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    112 (112)     |    -71     |    113 (113)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.586%
------------------------------------------------------------------
**optDesign ... cpu = 0:11:14, real = 0:03:42, mem = 23862.7M, totSessionCpu=0:59:42 **
Executing marking Critical Nets1
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Cache
GigaOpt: LEF-safe TNS opt is disabled in the current flow
**INFO: flowCheckPoint #13 OptimizationRecovery
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:11:15, real = 0:03:43, mem = 23862.6M, totSessionCpu=0:59:42 **
** INFO: Initializing Glitch Interface
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
** INFO Cleaning up Glitch Interface
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=32696.70M, totSessionCpu=0:59:43).
**optDesign ... cpu = 0:11:15, real = 0:03:43, mem = 23862.1M, totSessionCpu=0:59:43 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #14 FinalSummary
<optDesign CMD> Restore Using all VT Cells
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:11:16, real = 0:03:43, mem = 23852.1M, totSessionCpu=0:59:44 **

Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (48 T). (MEM=24876.2)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 3568
AAE_INFO-618: Total number of nets in the design is 3570,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=25035.2 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=25035.2 CPU=0:00:01.3 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/.AAE_CHha0z/.AAE_3611107/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 34746.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 34746.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (48 T). (MEM=23846.7)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 3568. 
Total number of fetched objects 3568
AAE_INFO-618: Total number of nets in the design is 3570,  11.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=24009.1 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=24009.1 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.5 real=0:00:02.0 totSessionCpu=0:59:51 mem=35231.4M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 
Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.376  | 49.476  | 49.376  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.050  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    112 (112)     |    -71     |    113 (113)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.586%
------------------------------------------------------------------
Begin: Collecting metrics
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                | TNS | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns)     |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+--------+-----+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary    |    49.400 | 49.400 |   0 |       43.31 |            |              |                |               | 0:00:09  |       31939 |    0 |   0 |
| hold_fixing        |           | 49.374 |   0 |       43.59 |       0.15 |         0.14 |           0.01 |          0.01 | 0:00:03  |       32760 |      |     |
| pre_route_summary  |    49.374 | 49.374 |   0 |       43.59 |            |              |                |               | 0:00:00  |       32770 |    0 |   0 |
| eco_route          |           |        |     |             |            |              |                |               | 0:01:42  |       32151 |      |     |
| post_route_summary |    49.376 | 49.376 |   0 |       43.59 |            |              |                |               | 0:00:02  |       32693 |    0 |   0 |
| final_summary      |    49.476 | 49.376 |   0 |       43.59 |            |              |                |               | 0:00:09  |       32291 |    0 |   0 |
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:11:27, real = 0:03:52, mem = 24000.7M, totSessionCpu=0:59:54 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postroute_hold
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
WARNING   NRAG-44              1  Track pitch is too small compared with l...
WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
WARNING   NRIF-95             13  Option setNanoRouteMode -routeTopRouting...
*** Message Summary: 65 warning(s), 0 error(s)

*** optDesign #2 [finish] () : cpu/real = 0:11:27.5/0:03:52.8 (3.0), totSession cpu/real = 0:59:55.2/0:24:17.8 (2.5), mem = 32283.0M
<CMD> editDelete -regular_wire_with_drc
<CMD> setDesignMode -bottomRoutingLayer M2
<CMD> ecoRoute
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_end_iteration                                              50
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_spread_wire                                     true
setNanoRouteMode -route_detail_search_and_repair                                          true
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
setNanoRouteMode -extract_design_signature                                                65038111
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              3
setNanoRouteMode -route_antenna_diode_insertion                                           true
setNanoRouteMode -route_si_effort                                                         high
setNanoRouteMode -route_with_si_driven                                                    true
setNanoRouteMode -route_with_si_post_route_fix                                            false
setNanoRouteMode -route_with_timing_driven                                                true
setNanoRouteMode -timingEngine                                                            .timing_file_3611107.tif.gz
setDesignMode -bottomRoutingLayer                                                         M2
setDesignMode -powerEffort                                                                high
setDesignMode -process                                                                    22
setDesignMode -propagateActivity                                                          true

#% Begin globalDetailRoute (date=06/11 00:08:23, mem=23788.8M)

globalDetailRoute

#Start globalDetailRoute on Wed Jun 11 00:08:23 2025
#
#WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
#WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2392_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2392_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2391_pkt_reg_inst_pkt_reg_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2391_pkt_reg_inst_pkt_reg_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2390_SHIFT_OUT_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2390_SHIFT_OUT_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2389_pkt_reg_inst_n23 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2389_pkt_reg_inst_n23 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2388_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2388_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2387_SHIFT_OUT_17 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2387_SHIFT_OUT_17 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2386_fsm_sync_inst_N12 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2386_fsm_sync_inst_N12 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2385_sh_sync_inst_pulse_pack_count_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2385_sh_sync_inst_pulse_pack_count_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2384_sh_sync_inst_counter_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2384_sh_sync_inst_counter_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2383_pkt_reg_inst_pkt_reg_16 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2383_pkt_reg_inst_pkt_reg_16 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start connecting MustJoinAllPort pins ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Jun 11 00:08:24 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=2(M2), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23826.27 (MB), peak = 26383.69 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23830.09 (MB), peak = 26383.69 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 32 threads...
#Set layer M1 to be advanced pin access layer.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1752 and Instance U1754. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1752 and Instance U1754. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1754 and Instance U1760. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1754 and Instance U1760. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1760 and Instance U1761. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1760 and Instance U1761. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1763 and Instance U1774. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1763 and Instance U1774. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1343 and Instance U1407. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1343 and Instance U1407. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1724 and Instance U1741. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1724 and Instance U1741. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1741 and Instance U1740. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1741 and Instance U1740. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1764 and Instance U1765. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1764 and Instance U1765. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1727 and Instance U1725. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1727 and Instance U1725. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1725 and Instance U1722. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1725 and Instance U1722. Inspect the area near the pin for obstacles.
#WARNING (EMS-27) Message (NRDB-2085) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#638 out of 4864(13.12%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#98 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.10 (MB)
#Total memory = 23829.99 (MB)
#Peak memory = 26383.69 (MB)
#start initial via pillar insertion iteration ...
#WARNING (NRDB-2321) The must join all ports pin FE_PHC1081_CS_sync/X doesn't have enough resource.
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23849.07 (MB), peak = 26383.69 (MB)
#start 1st via pillar insertion iteration ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23849.07 (MB), peak = 26383.69 (MB)
#
#    Via Pillar Insert Failed Statistics
#
#+----------------------------------+---------+------------+-----------------------------------------------------------------------
#| Failed Reason                    | Count   | Pin Name   | Instance name (display       0 records only)                          
#+----------------------------------+---------+------------+-----------------------------------------------------------------------
#|  No Resource on Pin Access Layer |       1 |            | 
#+----------------------------------+---------+------------+-----------------------------------------------------------------------
#
#Total connected MustJoinAllPort pin number / total MustJoinAllPort pin number:              0/      1 =     0%
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 3568.
#Total number of nets in the design = 3570.
#693 routable nets do not have any wires.
#2875 routable nets have routed wires.
#693 nets will be global routed.
#Using multithreading with 48 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Jun 11 00:08:25 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
#Bottom routing layer index=2(M2), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23830.12 (MB), peak = 26383.69 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Finished routing data preparation on Wed Jun 11 00:08:25 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -20.90 (MB)
#Total memory = 23830.12 (MB)
#Peak memory = 26383.69 (MB)
#
#
#Start global routing on Wed Jun 11 00:08:25 2025
#
#
#Start global routing initialization on Wed Jun 11 00:08:25 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Wed Jun 11 00:08:25 2025
#
#Start routing resource analysis on Wed Jun 11 00:08:25 2025
#
#Routing resource analysis is done on Wed Jun 11 00:08:26 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M2             H         411         375        2209    14.85%
#  C1             V         455         243        2209     4.98%
#  C2             H         532         166        2209     0.00%
#  C3             V         582         116        2209     0.00%
#  C4             H         595         103        2209     0.00%
#  C5             V         677          21        2209     0.00%
#  JA             H          69           0        2209     0.00%
#  QA             V          26           0        2209    44.68%
#  QB             H          26           0        2209    44.68%
#  LB             V          17           0        2209    63.83%
#  --------------------------------------------------------------
#  Total                   3391      14.05%       22090    17.30%
#
#
#
#
#Global routing data preparation is done on Wed Jun 11 00:08:26 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23830.68 (MB), peak = 26383.69 (MB)
#
#
#Global routing initialization is done on Wed Jun 11 00:08:26 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23831.07 (MB), peak = 26383.69 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23831.05 (MB), peak = 26383.69 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23830.64 (MB), peak = 26383.69 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23830.64 (MB), peak = 26383.69 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 3568.
#Total number of nets in the design = 3570.
#
#3568 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             693  
#-----------------------------
#        Total             693  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            3568  
#-----------------------------
#        Total            3568  
#-----------------------------
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)   OverCon
#  ------------------------------------------------------------
#  M2          220(10.9%)     50(2.48%)      5(0.25%)   (13.6%)
#  C1          266(12.1%)     14(0.64%)      0(0.00%)   (12.7%)
#  C2            4(0.18%)      0(0.00%)      0(0.00%)   (0.18%)
#  C3            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  C4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  C5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  JA            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  QA            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  QB            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  LB            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total    490(2.65%)     64(0.35%)      5(0.03%)   (3.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
#  Overflow after GR: 1.51% H + 1.51% V
#
#Complete Global Routing.
#Total wire length = 16581 um.
#Total half perimeter of net bounding box = 15374 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 1227 um.
#Total wire length on LAYER C1 = 2309 um.
#Total wire length on LAYER C2 = 3784 um.
#Total wire length on LAYER C3 = 4116 um.
#Total wire length on LAYER C4 = 4038 um.
#Total wire length on LAYER C5 = 1040 um.
#Total wire length on LAYER JA = 66 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 24599
#Total number of multi-cut vias = 4121 ( 16.8%)
#Total number of single cut vias = 20478 ( 83.2%)
#Up-Via Summary (total 24599):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1468 ( 99.5%)         7 (  0.5%)       1475
# M2              6624 ( 82.3%)      1421 ( 17.7%)       8045
# C1              6030 ( 83.5%)      1193 ( 16.5%)       7223
# C2              4165 ( 82.1%)       910 ( 17.9%)       5075
# C3              1704 ( 78.2%)       476 ( 21.8%)       2180
# C4               475 ( 80.6%)       114 ( 19.4%)        589
# C5                12 (100.0%)         0 (  0.0%)         12
#-----------------------------------------------------------
#                20478 ( 83.2%)      4121 ( 16.8%)      24599 
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Max overcon = 6 tracks.
#Total overcon = 3.02%.
#Worst layer Gcell overcon rate = 0.18%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.67 (MB)
#Total memory = 23830.79 (MB)
#Peak memory = 26383.69 (MB)
#
#Finished global routing on Wed Jun 11 00:08:27 2025
#
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23830.23 (MB), peak = 26383.69 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start Track Assignment.
#Done with 1490 horizontal wires in 2 hboxes and 1085 vertical wires in 2 hboxes.
#Done with 307 horizontal wires in 2 hboxes and 235 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 16403 um.
#Total half perimeter of net bounding box = 15374 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 1192 um.
#Total wire length on LAYER C1 = 2286 um.
#Total wire length on LAYER C2 = 3730 um.
#Total wire length on LAYER C3 = 4069 um.
#Total wire length on LAYER C4 = 4025 um.
#Total wire length on LAYER C5 = 1033 um.
#Total wire length on LAYER JA = 67 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 24599
#Total number of multi-cut vias = 4121 ( 16.8%)
#Total number of single cut vias = 20478 ( 83.2%)
#Up-Via Summary (total 24599):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1468 ( 99.5%)         7 (  0.5%)       1475
# M2              6624 ( 82.3%)      1421 ( 17.7%)       8045
# C1              6030 ( 83.5%)      1193 ( 16.5%)       7223
# C2              4165 ( 82.1%)       910 ( 17.9%)       5075
# C3              1704 ( 78.2%)       476 ( 21.8%)       2180
# C4               475 ( 80.6%)       114 ( 19.4%)        589
# C5                12 (100.0%)         0 (  0.0%)         12
#-----------------------------------------------------------
#                20478 ( 83.2%)      4121 ( 16.8%)      24599 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23828.70 (MB), peak = 26383.69 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 5.76 (MB)
#Total memory = 23828.73 (MB)
#Peak memory = 26383.69 (MB)
#Using multithreading with 48 threads.
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.56% of the total area was rechecked for DRC, and 62.50% required routing.
#   number of violations = 3907
#
#  By Layer and Type:
#
#---------+-------+-------+-------+------+-------+----+-------+-------+
#  -      | MetSpc| EOLSpc| MinStp| Color| C2MCon| Enc| Others| Totals|
#---------+-------+-------+-------+------+-------+----+-------+-------+
#  M1     |     18|      0|     39|     0|    391| 106|     89|    643|
#  M2     |    236|    133|    279|   502|    596| 239|    586|   2571|
#  C1     |    312|    160|     55|     0|      0|   2|    139|    668|
#  C2     |      5|      3|      0|     0|      0|   1|     14|     23|
#  C3     |      0|      0|      0|     0|      0|   0|      0|      0|
#  C4     |      2|      0|      0|     0|      0|   0|      0|      2|
#  Totals |    573|    296|    373|   502|    987| 348|    828|   3907|
#---------+-------+-------+-------+------+-------+----+-------+-------+
#
#1 out of 4863 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.1%.
#0.00% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 3908
#
#  By Layer and Type:
#
#---------+-------+-------+-------+------+-------+----+-------+-------+
#  -      | MetSpc| EOLSpc| MinStp| Color| C2MCon| Enc| Others| Totals|
#---------+-------+-------+-------+------+-------+----+-------+-------+
#  M1     |     18|      0|     39|     0|    391| 106|     89|    643|
#  M2     |    236|    133|    279|   502|    596| 239|    587|   2572|
#  C1     |    312|    160|     55|     0|      0|   2|    139|    668|
#  C2     |      5|      3|      0|     0|      0|   1|     14|     23|
#  C3     |      0|      0|      0|     0|      0|   0|      0|      0|
#  C4     |      2|      0|      0|     0|      0|   0|      0|      2|
#  Totals |    573|    296|    373|   502|    987| 348|    829|   3908|
#---------+-------+-------+-------+------+-------+----+-------+-------+
#
#cpu time = 00:00:37, elapsed time = 00:00:18, memory = 23990.13 (MB), peak = 26383.69 (MB)
#start 1st optimization iteration ...
#   number of violations = 569
#
#  By Layer and Type:
#
#---------+-------+-------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| EOLSpc| Color| C2MCon| C2MCvx| Enc| Others| Totals|
#---------+-------+-------+------+-------+-------+----+-------+-------+
#  M1     |      0|      0|     0|     12|      0|  14|      7|     33|
#  M2     |      1|      0|    77|    150|     59|  32|     42|    361|
#  C1     |     59|     58|     0|      0|      5|   1|     50|    173|
#  C2     |      1|      1|     0|      0|      0|   0|      0|      2|
#  Totals |     61|     59|    77|    162|     64|  47|     99|    569|
#---------+-------+-------+------+-------+-------+----+-------+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:59, elapsed time = 00:00:31, memory = 24101.29 (MB), peak = 26383.69 (MB)
#start 2nd optimization iteration ...
#   number of violations = 484
#
#  By Layer and Type:
#
#---------+-------+-------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| EOLSpc| Color| C2MCon| C2MCvx| Enc| Others| Totals|
#---------+-------+-------+------+-------+-------+----+-------+-------+
#  M1     |      0|      0|     0|      7|      0|  12|      4|     23|
#  M2     |      2|      0|    32|    150|     59|  30|     34|    307|
#  C1     |     56|     48|     0|      0|      3|   1|     46|    154|
#  Totals |     58|     48|    32|    157|     62|  43|     84|    484|
#---------+-------+-------+------+-------+-------+----+-------+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:25, elapsed time = 00:00:12, memory = 24113.38 (MB), peak = 26383.69 (MB)
#start 3rd optimization iteration ...
#   number of violations = 81
#
#  By Layer and Type:
#
#---------+-------+-------+-------+------+-------+----+-------+-------+
#  -      | MetSpc| EOLSpc| MinStp| Color| C2MCon| Enc| Others| Totals|
#---------+-------+-------+-------+------+-------+----+-------+-------+
#  M1     |      0|      0|      4|     0|     11|  11|      1|     27|
#  M2     |      2|      0|      6|     9|      1|   5|     12|     35|
#  C1     |     10|      6|      0|     0|      0|   0|      1|     17|
#  C2     |      1|      1|      0|     0|      0|   0|      0|      2|
#  Totals |     13|      7|     10|     9|     12|  16|     14|     81|
#---------+-------+-------+-------+------+-------+----+-------+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:24, elapsed time = 00:00:13, memory = 24073.93 (MB), peak = 26383.69 (MB)
#start 4th optimization iteration ...
#   number of violations = 56
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+-------+
#  -      | MetSpc| Short| MinStp| Color| C2MCon| Enc| Others| Totals|
#---------+-------+------+-------+------+-------+----+-------+-------+
#  M1     |      0|     0|      4|     0|      6|  10|      0|     20|
#  M2     |      0|     7|      6|     7|      2|   3|      5|     30|
#  C1     |      3|     0|      1|     0|      0|   0|      1|      5|
#  C2     |      0|     0|      0|     0|      0|   0|      1|      1|
#  Totals |      3|     7|     11|     7|      8|  13|      7|     56|
#---------+-------+------+-------+------+-------+----+-------+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:07, elapsed time = 00:00:04, memory = 24037.34 (MB), peak = 26383.69 (MB)
#start 5th optimization iteration ...
#   number of violations = 49
#
#  By Layer and Type:
#
#---------+-------+-------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+-------+------+-------+-------+----+-------+-------+
#  M1     |      0|      4|     0|      0|      6|   6|      1|     17|
#  M2     |      2|      3|     9|      5|      0|   1|      8|     28|
#  C1     |      3|      0|     0|      0|      0|   0|      1|      4|
#  Totals |      5|      7|     9|      5|      6|   7|     10|     49|
#---------+-------+-------+------+-------+-------+----+-------+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:07, elapsed time = 00:00:05, memory = 24027.87 (MB), peak = 26383.69 (MB)
#start 6th optimization iteration ...
#   number of violations = 31
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+-------+
#  -      | MetSpc| Short| MinStp| Color| C2MCon| Enc| Others| Totals|
#---------+-------+------+-------+------+-------+----+-------+-------+
#  M1     |      0|     0|      4|     0|      4|   5|      1|     14|
#  M2     |      0|     1|      2|     7|      0|   0|      3|     13|
#  C1     |      3|     0|      0|     0|      0|   0|      1|      4|
#  Totals |      3|     1|      6|     7|      4|   5|      5|     31|
#---------+-------+------+-------+------+-------+----+-------+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:09, elapsed time = 00:00:08, memory = 24025.48 (MB), peak = 26383.69 (MB)
#start 7th optimization iteration ...
#   number of violations = 27
#
#  By Layer and Type:
#
#---------+-------+-------+-------+------+-------+----+-------+-------+
#  -      | MetSpc| EOLSpc| MinStp| Color| C2MCon| Enc| Others| Totals|
#---------+-------+-------+-------+------+-------+----+-------+-------+
#  M1     |      0|      0|      3|     0|      2|   4|      0|      9|
#  M2     |      0|      0|      2|     6|      0|   2|      4|     14|
#  C1     |      3|      1|      0|     0|      0|   0|      0|      4|
#  Totals |      3|      1|      5|     6|      2|   6|      4|     27|
#---------+-------+-------+-------+------+-------+----+-------+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:10, elapsed time = 00:00:09, memory = 24024.21 (MB), peak = 26383.69 (MB)
#start 8th optimization iteration ...
#   number of violations = 20
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+-------+
#  -      | MetSpc| Short| MinStp| Color| C2MCon| Enc| Others| Totals|
#---------+-------+------+-------+------+-------+----+-------+-------+
#  M1     |      0|     0|      3|     0|      2|   4|      0|      9|
#  M2     |      0|     1|      2|     1|      0|   1|      2|      7|
#  C1     |      3|     0|      0|     0|      0|   0|      1|      4|
#  Totals |      3|     1|      5|     1|      2|   5|      3|     20|
#---------+-------+------+-------+------+-------+----+-------+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:11, elapsed time = 00:00:10, memory = 24023.98 (MB), peak = 26383.69 (MB)
#start 9th optimization iteration ...
#   number of violations = 25
#
#  By Layer and Type:
#
#---------+-------+-------+-------+------+-------+----+-------+-------+
#  -      | MetSpc| PinAcc| MinStp| Color| C2MCon| Enc| Others| Totals|
#---------+-------+-------+-------+------+-------+----+-------+-------+
#  M1     |      0|      0|      3|     0|      3|   5|      0|     11|
#  M2     |      3|      1|      3|     1|      0|   1|      1|     10|
#  C1     |      3|      0|      0|     0|      0|   0|      1|      4|
#  Totals |      6|      1|      6|     1|      3|   6|      2|     25|
#---------+-------+-------+-------+------+-------+----+-------+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 24024.05 (MB), peak = 26383.69 (MB)
#start 10th optimization iteration ...
#   number of violations = 26
#
#  By Layer and Type:
#
#---------+-------+-------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+-------+------+-------+-------+----+-------+-------+
#  M1     |      0|      3|     0|      0|      3|   5|      0|     11|
#  M2     |      1|      3|     3|      2|      0|   0|      1|     10|
#  C1     |      4|      0|     0|      0|      0|   0|      1|      5|
#  Totals |      5|      6|     3|      2|      3|   5|      2|     26|
#---------+-------+-------+------+-------+-------+----+-------+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 24024.18 (MB), peak = 26383.69 (MB)
#start 11th optimization iteration ...
#   number of violations = 23
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+-------+
#  -      | MetSpc| Short| MinStp| Color| C2MCon| Enc| Others| Totals|
#---------+-------+------+-------+------+-------+----+-------+-------+
#  M1     |      0|     0|      3|     0|      2|   4|      0|      9|
#  M2     |      3|     1|      2|     2|      0|   1|      1|     10|
#  C1     |      3|     0|      0|     0|      0|   0|      1|      4|
#  Totals |      6|     1|      5|     2|      2|   5|      2|     23|
#---------+-------+------+-------+------+-------+----+-------+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 24024.07 (MB), peak = 26383.69 (MB)
#start 12th optimization iteration ...
#   number of violations = 22
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+-------+
#  -      | MetSpc| Short| MinStp| Color| C2MCon| Enc| Others| Totals|
#---------+-------+------+-------+------+-------+----+-------+-------+
#  M1     |      0|     0|      3|     0|      2|   4|      0|      9|
#  M2     |      0|     2|      2|     2|      0|   2|      1|      9|
#  C1     |      3|     0|      0|     0|      0|   0|      1|      4|
#  Totals |      3|     2|      5|     2|      2|   6|      2|     22|
#---------+-------+------+-------+------+-------+----+-------+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:05, elapsed time = 00:00:04, memory = 24023.30 (MB), peak = 26383.69 (MB)
#start 13th optimization iteration ...
#   number of violations = 14
#
#  By Layer and Type:
#
#---------+-------+-------+-------+-------+------+-------+----+-------+
#  -      | MetSpc| EOLSpc| PinAcc| MinStp| Color| C2MCon| Enc| Totals|
#---------+-------+-------+-------+-------+------+-------+----+-------+
#  M1     |      0|      0|      0|      3|     0|      1|   3|      7|
#  M2     |      0|      0|      1|      1|     1|      0|   0|      3|
#  C1     |      3|      1|      0|      0|     0|      0|   0|      4|
#  Totals |      3|      1|      1|      4|     1|      1|   3|     14|
#---------+-------+-------+-------+-------+------+-------+----+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:07, elapsed time = 00:00:06, memory = 24024.01 (MB), peak = 26383.69 (MB)
#start 14th optimization iteration ...
#   number of violations = 16
#
#  By Layer and Type:
#
#---------+-------+-------+-------+------+-------+----+-------+-------+
#  -      | MetSpc| EOLSpc| MinStp| Color| EOLCol| Enc| Others| Totals|
#---------+-------+-------+-------+------+-------+----+-------+-------+
#  M1     |      0|      0|      3|     0|      0|   2|      2|      7|
#  M2     |      0|      0|      0|     3|      1|   0|      1|      5|
#  C1     |      3|      1|      0|     0|      0|   0|      0|      4|
#  Totals |      3|      1|      3|     3|      1|   2|      3|     16|
#---------+-------+-------+-------+------+-------+----+-------+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:07, elapsed time = 00:00:06, memory = 24024.41 (MB), peak = 26383.69 (MB)
#start 15th optimization iteration ...
#   number of violations = 28
#
#  By Layer and Type:
#
#---------+-------+-------+-------+------+-------+----+-------+-------+
#  -      | MetSpc| EOLSpc| MinStp| Color| C2MCon| Enc| Others| Totals|
#---------+-------+-------+-------+------+-------+----+-------+-------+
#  M1     |      0|      0|      3|     0|      4|   4|      0|     11|
#  M2     |      1|      1|      2|     4|      0|   0|      5|     13|
#  C1     |      3|      1|      0|     0|      0|   0|      0|      4|
#  Totals |      4|      2|      5|     4|      4|   4|      5|     28|
#---------+-------+-------+-------+------+-------+----+-------+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 24023.26 (MB), peak = 26383.69 (MB)
#start 16th optimization iteration ...
#   number of violations = 24
#
#  By Layer and Type:
#
#---------+-------+-------+-------+-----+-------+----+-------+-------+
#  -      | MetSpc| EOLSpc| MinStp| Loop| C2MCon| Enc| Others| Totals|
#---------+-------+-------+-------+-----+-------+----+-------+-------+
#  M1     |      0|      0|      3|    0|      1|   3|      0|      7|
#  M2     |      1|      1|      1|    1|      1|   1|      6|     12|
#  C1     |      2|      2|      0|    1|      0|   0|      0|      5|
#  Totals |      3|      3|      4|    2|      2|   4|      6|     24|
#---------+-------+-------+-------+-----+-------+----+-------+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 24022.58 (MB), peak = 26383.69 (MB)
#start 17th optimization iteration ...
#   number of violations = 11
#
#  By Layer and Type:
#
#---------+-------+-------+-------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| PinAcc| MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+-------+-------+-------+----+-------+
#  M1     |      0|      0|      0|      3|      1|   3|      7|
#  M2     |      0|      0|      1|      1|      0|   0|      2|
#  C1     |      1|      1|      0|      0|      0|   0|      2|
#  Totals |      1|      1|      1|      4|      1|   3|     11|
#---------+-------+-------+-------+-------+-------+----+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 24022.35 (MB), peak = 26383.69 (MB)
#start 18th optimization iteration ...
#   number of violations = 11
#
#  By Layer and Type:
#
#---------+-------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+-------+----+-------+
#  M1     |      0|      3|      1|   3|      7|
#  M2     |      1|      1|      2|   0|      4|
#  Totals |      1|      4|      3|   3|     11|
#---------+-------+-------+-------+----+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 24022.60 (MB), peak = 26383.69 (MB)
#start 19th optimization iteration ...
#   number of violations = 11
#
#  By Layer and Type:
#
#---------+-------+-------+-------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| PinAcc| MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+-------+-------+-------+----+-------+
#  M1     |      0|      0|      0|      3|      1|   3|      7|
#  M2     |      0|      0|      1|      1|      0|   0|      2|
#  C1     |      1|      1|      0|      0|      0|   0|      2|
#  Totals |      1|      1|      1|      4|      1|   3|     11|
#---------+-------+-------+-------+-------+-------+----+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 24021.58 (MB), peak = 26383.69 (MB)
#start 20th optimization iteration ...
#   number of violations = 11
#
#  By Layer and Type:
#
#---------+-------+-------+-------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| PinAcc| MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+-------+-------+-------+----+-------+
#  M1     |      0|      0|      0|      3|      1|   3|      7|
#  M2     |      0|      0|      1|      1|      0|   0|      2|
#  C1     |      1|      1|      0|      0|      0|   0|      2|
#  Totals |      1|      1|      1|      4|      1|   3|     11|
#---------+-------+-------+-------+-------+-------+----+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:05, elapsed time = 00:00:04, memory = 24020.89 (MB), peak = 26383.69 (MB)
#start 21th optimization iteration ...
#   number of violations = 11
#
#  By Layer and Type:
#
#---------+-------+-------+-------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| PinAcc| MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+-------+-------+-------+----+-------+
#  M1     |      0|      0|      0|      3|      1|   3|      7|
#  M2     |      0|      0|      1|      1|      0|   0|      2|
#  C1     |      1|      1|      0|      0|      0|   0|      2|
#  Totals |      1|      1|      1|      4|      1|   3|     11|
#---------+-------+-------+-------+-------+-------+----+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 24020.72 (MB), peak = 26383.69 (MB)
#start 22th optimization iteration ...
#   number of violations = 11
#
#  By Layer and Type:
#
#---------+-------+-------+-------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| PinAcc| MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+-------+-------+-------+----+-------+
#  M1     |      0|      0|      0|      3|      1|   3|      7|
#  M2     |      0|      0|      1|      1|      0|   0|      2|
#  C1     |      1|      1|      0|      0|      0|   0|      2|
#  Totals |      1|      1|      1|      4|      1|   3|     11|
#---------+-------+-------+-------+-------+-------+----+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 24020.95 (MB), peak = 26383.69 (MB)
#start 23th optimization iteration ...
#   number of violations = 11
#
#  By Layer and Type:
#
#---------+-------+-------+-------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| PinAcc| MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+-------+-------+-------+----+-------+
#  M1     |      0|      0|      0|      3|      1|   3|      7|
#  M2     |      0|      0|      1|      1|      0|   0|      2|
#  C1     |      1|      1|      0|      0|      0|   0|      2|
#  Totals |      1|      1|      1|      4|      1|   3|     11|
#---------+-------+-------+-------+-------+-------+----+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 24020.17 (MB), peak = 26383.69 (MB)
#start 24th optimization iteration ...
#   number of violations = 11
#
#  By Layer and Type:
#
#---------+-------+-------+-------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| PinAcc| MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+-------+-------+-------+----+-------+
#  M1     |      0|      0|      0|      3|      1|   3|      7|
#  M2     |      0|      0|      1|      1|      0|   0|      2|
#  C1     |      1|      1|      0|      0|      0|   0|      2|
#  Totals |      1|      1|      1|      4|      1|   3|     11|
#---------+-------+-------+-------+-------+-------+----+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 24020.41 (MB), peak = 26383.69 (MB)
#start 25th optimization iteration ...
#   number of violations = 11
#
#  By Layer and Type:
#
#---------+-------+-------+-------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| PinAcc| MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+-------+-------+-------+----+-------+
#  M1     |      0|      0|      0|      3|      1|   3|      7|
#  M2     |      0|      0|      1|      1|      0|   0|      2|
#  C1     |      1|      1|      0|      0|      0|   0|      2|
#  Totals |      1|      1|      1|      4|      1|   3|     11|
#---------+-------+-------+-------+-------+-------+----+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 24020.52 (MB), peak = 26383.69 (MB)
#start 26th optimization iteration ...
#   number of violations = 11
#
#  By Layer and Type:
#
#---------+-------+-------+-------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| PinAcc| MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+-------+-------+-------+----+-------+
#  M1     |      0|      0|      0|      3|      1|   3|      7|
#  M2     |      0|      0|      1|      1|      0|   0|      2|
#  C1     |      1|      1|      0|      0|      0|   0|      2|
#  Totals |      1|      1|      1|      4|      1|   3|     11|
#---------+-------+-------+-------+-------+-------+----+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:05, elapsed time = 00:00:04, memory = 24019.94 (MB), peak = 26383.69 (MB)
#start 27th optimization iteration ...
#   number of violations = 11
#
#  By Layer and Type:
#
#---------+-------+-------+-------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| PinAcc| MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+-------+-------+-------+----+-------+
#  M1     |      0|      0|      0|      3|      1|   3|      7|
#  M2     |      0|      0|      1|      1|      0|   0|      2|
#  C1     |      1|      1|      0|      0|      0|   0|      2|
#  Totals |      1|      1|      1|      4|      1|   3|     11|
#---------+-------+-------+-------+-------+-------+----+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 24020.04 (MB), peak = 26383.69 (MB)
#start 28th optimization iteration ...
#   number of violations = 11
#
#  By Layer and Type:
#
#---------+-------+-------+-------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| PinAcc| MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+-------+-------+-------+----+-------+
#  M1     |      0|      0|      0|      3|      1|   3|      7|
#  M2     |      0|      0|      1|      1|      0|   0|      2|
#  C1     |      1|      1|      0|      0|      0|   0|      2|
#  Totals |      1|      1|      1|      4|      1|   3|     11|
#---------+-------+-------+-------+-------+-------+----+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 24019.48 (MB), peak = 26383.69 (MB)
#start 29th optimization iteration ...
#   number of violations = 11
#
#  By Layer and Type:
#
#---------+-------+-------+-------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| PinAcc| MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+-------+-------+-------+----+-------+
#  M1     |      0|      0|      0|      3|      1|   3|      7|
#  M2     |      0|      0|      1|      1|      0|   0|      2|
#  C1     |      1|      1|      0|      0|      0|   0|      2|
#  Totals |      1|      1|      1|      4|      1|   3|     11|
#---------+-------+-------+-------+-------+-------+----+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 24019.36 (MB), peak = 26383.69 (MB)
#start 30th optimization iteration ...
#   number of violations = 10
#
#  By Layer and Type:
#
#---------+-------+-------+-------+-------+-------+----+------+-------+
#  -      | MetSpc| EOLSpc| PinAcc| MinStp| C2MCon| Enc| EncEO| Totals|
#---------+-------+-------+-------+-------+-------+----+------+-------+
#  M1     |      0|      0|      0|      3|      1|   2|     1|      7|
#  M2     |      0|      0|      1|      0|      0|   0|     0|      1|
#  C1     |      1|      1|      0|      0|      0|   0|     0|      2|
#  Totals |      1|      1|      1|      3|      1|   2|     1|     10|
#---------+-------+-------+-------+-------+-------+----+------+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:05, elapsed time = 00:00:04, memory = 24019.62 (MB), peak = 26383.69 (MB)
#start 31th optimization iteration ...
#   number of violations = 11
#
#  By Layer and Type:
#
#---------+-------+-------+-------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| PinAcc| MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+-------+-------+-------+----+-------+
#  M1     |      0|      0|      0|      3|      1|   3|      7|
#  M2     |      0|      0|      1|      1|      0|   0|      2|
#  C1     |      1|      1|      0|      0|      0|   0|      2|
#  Totals |      1|      1|      1|      4|      1|   3|     11|
#---------+-------+-------+-------+-------+-------+----+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:05, elapsed time = 00:00:04, memory = 24019.85 (MB), peak = 26383.69 (MB)
#start 32th optimization iteration ...
#   number of violations = 11
#
#  By Layer and Type:
#
#---------+-------+-------+-------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| PinAcc| MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+-------+-------+-------+----+-------+
#  M1     |      0|      0|      0|      3|      1|   3|      7|
#  M2     |      0|      0|      1|      1|      0|   0|      2|
#  C1     |      1|      1|      0|      0|      0|   0|      2|
#  Totals |      1|      1|      1|      4|      1|   3|     11|
#---------+-------+-------+-------+-------+-------+----+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:05, elapsed time = 00:00:04, memory = 24019.83 (MB), peak = 26383.69 (MB)
#start 33th optimization iteration ...
#   number of violations = 11
#
#  By Layer and Type:
#
#---------+-------+-------+-------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| PinAcc| MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+-------+-------+-------+----+-------+
#  M1     |      0|      0|      0|      3|      1|   3|      7|
#  M2     |      0|      0|      1|      1|      0|   0|      2|
#  C1     |      1|      1|      0|      0|      0|   0|      2|
#  Totals |      1|      1|      1|      4|      1|   3|     11|
#---------+-------+-------+-------+-------+-------+----+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:07, elapsed time = 00:00:06, memory = 24019.89 (MB), peak = 26383.69 (MB)
#start 34th optimization iteration ...
#   number of violations = 11
#
#  By Layer and Type:
#
#---------+-------+-------+-------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| PinAcc| MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+-------+-------+-------+----+-------+
#  M1     |      0|      0|      0|      3|      1|   3|      7|
#  M2     |      0|      0|      1|      1|      0|   0|      2|
#  C1     |      1|      1|      0|      0|      0|   0|      2|
#  Totals |      1|      1|      1|      4|      1|   3|     11|
#---------+-------+-------+-------+-------+-------+----+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 24020.44 (MB), peak = 26383.69 (MB)
#start 35th optimization iteration ...
#   number of violations = 11
#
#  By Layer and Type:
#
#---------+-------+-------+-------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| PinAcc| MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+-------+-------+-------+----+-------+
#  M1     |      0|      0|      0|      3|      1|   3|      7|
#  M2     |      0|      0|      1|      1|      0|   0|      2|
#  C1     |      1|      1|      0|      0|      0|   0|      2|
#  Totals |      1|      1|      1|      4|      1|   3|     11|
#---------+-------+-------+-------+-------+-------+----+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:07, elapsed time = 00:00:06, memory = 24020.60 (MB), peak = 26383.69 (MB)
#start 36th optimization iteration ...
#   number of violations = 11
#
#  By Layer and Type:
#
#---------+-------+-------+-------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| PinAcc| MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+-------+-------+-------+----+-------+
#  M1     |      0|      0|      0|      3|      1|   3|      7|
#  M2     |      0|      0|      1|      1|      0|   0|      2|
#  C1     |      1|      1|      0|      0|      0|   0|      2|
#  Totals |      1|      1|      1|      4|      1|   3|     11|
#---------+-------+-------+-------+-------+-------+----+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:09, elapsed time = 00:00:08, memory = 24020.54 (MB), peak = 26383.69 (MB)
#start 37th optimization iteration ...
#   number of violations = 11
#
#  By Layer and Type:
#
#---------+-------+-------+-------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| PinAcc| MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+-------+-------+-------+----+-------+
#  M1     |      0|      0|      0|      3|      1|   3|      7|
#  M2     |      0|      0|      1|      1|      0|   0|      2|
#  C1     |      1|      1|      0|      0|      0|   0|      2|
#  Totals |      1|      1|      1|      4|      1|   3|     11|
#---------+-------+-------+-------+-------+-------+----+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 24020.93 (MB), peak = 26383.69 (MB)
#start 38th optimization iteration ...
#   number of violations = 9
#
#  By Layer and Type:
#
#---------+-------+-------+-------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| PinAcc| MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+-------+-------+-------+----+-------+
#  M1     |      0|      0|      0|      3|      1|   2|      6|
#  M2     |      0|      0|      1|      0|      0|   0|      1|
#  C1     |      1|      1|      0|      0|      0|   0|      2|
#  Totals |      1|      1|      1|      3|      1|   2|      9|
#---------+-------+-------+-------+-------+-------+----+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 24021.32 (MB), peak = 26383.69 (MB)
#start 39th optimization iteration ...
#   number of violations = 11
#
#  By Layer and Type:
#
#---------+-------+-------+-------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| PinAcc| MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+-------+-------+-------+----+-------+
#  M1     |      0|      0|      0|      3|      1|   3|      7|
#  M2     |      0|      0|      1|      1|      0|   0|      2|
#  C1     |      1|      1|      0|      0|      0|   0|      2|
#  Totals |      1|      1|      1|      4|      1|   3|     11|
#---------+-------+-------+-------+-------+-------+----+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:11, elapsed time = 00:00:10, memory = 24021.49 (MB), peak = 26383.69 (MB)
#start 40th optimization iteration ...
#   number of violations = 11
#
#  By Layer and Type:
#
#---------+-------+-------+-------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| PinAcc| MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+-------+-------+-------+----+-------+
#  M1     |      0|      0|      0|      3|      1|   3|      7|
#  M2     |      0|      0|      1|      1|      0|   0|      2|
#  C1     |      1|      1|      0|      0|      0|   0|      2|
#  Totals |      1|      1|      1|      4|      1|   3|     11|
#---------+-------+-------+-------+-------+-------+----+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:11, elapsed time = 00:00:10, memory = 24021.71 (MB), peak = 26383.69 (MB)
#start 41th optimization iteration ...
#   number of violations = 11
#
#  By Layer and Type:
#
#---------+-------+-------+-------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| PinAcc| MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+-------+-------+-------+----+-------+
#  M1     |      0|      0|      0|      3|      1|   3|      7|
#  M2     |      0|      0|      1|      1|      0|   0|      2|
#  C1     |      1|      1|      0|      0|      0|   0|      2|
#  Totals |      1|      1|      1|      4|      1|   3|     11|
#---------+-------+-------+-------+-------+-------+----+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:05, elapsed time = 00:00:04, memory = 24022.09 (MB), peak = 26383.69 (MB)
#start 42th optimization iteration ...
#   number of violations = 11
#
#  By Layer and Type:
#
#---------+-------+-------+-------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| PinAcc| MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+-------+-------+-------+----+-------+
#  M1     |      0|      0|      0|      3|      1|   3|      7|
#  M2     |      0|      0|      1|      1|      0|   0|      2|
#  C1     |      1|      1|      0|      0|      0|   0|      2|
#  Totals |      1|      1|      1|      4|      1|   3|     11|
#---------+-------+-------+-------+-------+-------+----+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:05, elapsed time = 00:00:04, memory = 24022.18 (MB), peak = 26383.69 (MB)
#start 43th optimization iteration ...
#   number of violations = 11
#
#  By Layer and Type:
#
#---------+-------+-------+-------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| PinAcc| MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+-------+-------+-------+----+-------+
#  M1     |      0|      0|      0|      3|      1|   3|      7|
#  M2     |      0|      0|      1|      1|      0|   0|      2|
#  C1     |      1|      1|      0|      0|      0|   0|      2|
#  Totals |      1|      1|      1|      4|      1|   3|     11|
#---------+-------+-------+-------+-------+-------+----+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:05, elapsed time = 00:00:04, memory = 24022.56 (MB), peak = 26383.69 (MB)
#start 44th optimization iteration ...
#   number of violations = 11
#
#  By Layer and Type:
#
#---------+-------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+-------+----+-------+
#  M1     |      0|      3|      1|   3|      7|
#  M2     |      1|      1|      2|   0|      4|
#  Totals |      1|      4|      3|   3|     11|
#---------+-------+-------+-------+----+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:05, elapsed time = 00:00:04, memory = 24022.56 (MB), peak = 26383.69 (MB)
#start 45th optimization iteration ...
#   number of violations = 11
#
#  By Layer and Type:
#
#---------+-------+-------+-------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| PinAcc| MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+-------+-------+-------+----+-------+
#  M1     |      0|      0|      0|      3|      1|   3|      7|
#  M2     |      0|      0|      1|      1|      0|   0|      2|
#  C1     |      1|      1|      0|      0|      0|   0|      2|
#  Totals |      1|      1|      1|      4|      1|   3|     11|
#---------+-------+-------+-------+-------+-------+----+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:05, elapsed time = 00:00:04, memory = 24022.75 (MB), peak = 26383.69 (MB)
#start 46th optimization iteration ...
#   number of violations = 11
#
#  By Layer and Type:
#
#---------+-------+-------+-------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| PinAcc| MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+-------+-------+-------+----+-------+
#  M1     |      0|      0|      0|      3|      1|   3|      7|
#  M2     |      0|      0|      1|      1|      0|   0|      2|
#  C1     |      1|      1|      0|      0|      0|   0|      2|
#  Totals |      1|      1|      1|      4|      1|   3|     11|
#---------+-------+-------+-------+-------+-------+----+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:05, elapsed time = 00:00:04, memory = 24022.90 (MB), peak = 26383.69 (MB)
#start 47th optimization iteration ...
#   number of violations = 11
#
#  By Layer and Type:
#
#---------+-------+-------+-------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| PinAcc| MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+-------+-------+-------+----+-------+
#  M1     |      0|      0|      0|      3|      1|   3|      7|
#  M2     |      0|      0|      1|      1|      0|   0|      2|
#  C1     |      1|      1|      0|      0|      0|   0|      2|
#  Totals |      1|      1|      1|      4|      1|   3|     11|
#---------+-------+-------+-------+-------+-------+----+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:05, elapsed time = 00:00:04, memory = 24023.06 (MB), peak = 26383.69 (MB)
#start 48th optimization iteration ...
#   number of violations = 11
#
#  By Layer and Type:
#
#---------+-------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+-------+----+-------+
#  M1     |      0|      3|      1|   3|      7|
#  M2     |      1|      1|      2|   0|      4|
#  Totals |      1|      4|      3|   3|     11|
#---------+-------+-------+-------+----+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:05, elapsed time = 00:00:04, memory = 24023.31 (MB), peak = 26383.69 (MB)
#start 49th optimization iteration ...
#   number of violations = 11
#
#  By Layer and Type:
#
#---------+-------+-------+-------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| PinAcc| MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+-------+-------+-------+----+-------+
#  M1     |      0|      0|      0|      3|      1|   3|      7|
#  M2     |      0|      0|      1|      1|      0|   0|      2|
#  C1     |      1|      1|      0|      0|      0|   0|      2|
#  Totals |      1|      1|      1|      4|      1|   3|     11|
#---------+-------+-------+-------+-------+-------+----+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:05, elapsed time = 00:00:04, memory = 24023.77 (MB), peak = 26383.69 (MB)
#start 50th optimization iteration ...
#   number of violations = 11
#
#  By Layer and Type:
#
#---------+-------+-------+-------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| PinAcc| MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+-------+-------+-------+----+-------+
#  M1     |      0|      0|      0|      3|      1|   3|      7|
#  M2     |      0|      0|      1|      1|      0|   0|      2|
#  C1     |      1|      1|      0|      0|      0|   0|      2|
#  Totals |      1|      1|      1|      4|      1|   3|     11|
#---------+-------+-------+-------+-------+-------+----+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:05, elapsed time = 00:00:04, memory = 24023.95 (MB), peak = 26383.69 (MB)
#Complete Detail Routing.
#Total wire length = 16734 um.
#Total half perimeter of net bounding box = 15374 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 620 um.
#Total wire length on LAYER C1 = 2665 um.
#Total wire length on LAYER C2 = 3981 um.
#Total wire length on LAYER C3 = 4133 um.
#Total wire length on LAYER C4 = 4179 um.
#Total wire length on LAYER C5 = 1095 um.
#Total wire length on LAYER JA = 61 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28325
#Total number of multi-cut vias = 5044 ( 17.8%)
#Total number of single cut vias = 23281 ( 82.2%)
#Up-Via Summary (total 28325):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1467 ( 99.5%)         8 (  0.5%)       1475
# M2              7593 ( 81.2%)      1759 ( 18.8%)       9352
# C1              7117 ( 83.8%)      1371 ( 16.2%)       8488
# C2              4730 ( 81.0%)      1109 ( 19.0%)       5839
# C3              1859 ( 74.8%)       625 ( 25.2%)       2484
# C4               510 ( 75.6%)       165 ( 24.4%)        675
# C5                 5 ( 41.7%)         7 ( 58.3%)         12
#-----------------------------------------------------------
#                23281 ( 82.2%)      5044 ( 17.8%)      28325 
#
#Total number of DRC violations = 11
#Cpu time = 00:06:37
#Elapsed time = 00:04:39
#Increased memory = 125.12 (MB)
#Total memory = 23953.84 (MB)
#Peak memory = 26383.69 (MB)
#
#start routing for process antenna violation fix ...
#- start antenna fix number of process antenna vio = 6.
#- start antenna fix number of net violated process antenna rule = 5.
#
#  By Layer and Type:
#
#---------+-------+-------+-------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| PinAcc| MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+-------+-------+-------+----+-------+
#  M1     |      0|      0|      0|      3|      1|   3|      7|
#  M2     |      0|      0|      2|      1|      0|   0|      3|
#  C1     |      1|      1|      0|      0|      0|   0|      2|
#  Totals |      1|      1|      2|      4|      1|   3|     12|
#---------+-------+-------+-------+-------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 23953.58 (MB), peak = 26383.69 (MB)
#
#Total wire length = 16734 um.
#Total half perimeter of net bounding box = 15374 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 620 um.
#Total wire length on LAYER C1 = 2665 um.
#Total wire length on LAYER C2 = 3981 um.
#Total wire length on LAYER C3 = 4133 um.
#Total wire length on LAYER C4 = 4179 um.
#Total wire length on LAYER C5 = 1095 um.
#Total wire length on LAYER JA = 61 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28325
#Total number of multi-cut vias = 5044 ( 17.8%)
#Total number of single cut vias = 23281 ( 82.2%)
#Up-Via Summary (total 28325):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1467 ( 99.5%)         8 (  0.5%)       1475
# M2              7593 ( 81.2%)      1759 ( 18.8%)       9352
# C1              7117 ( 83.8%)      1371 ( 16.2%)       8488
# C2              4730 ( 81.0%)      1109 ( 19.0%)       5839
# C3              1859 ( 74.8%)       625 ( 25.2%)       2484
# C4               510 ( 75.6%)       165 ( 24.4%)        675
# C5                 5 ( 41.7%)         7 ( 58.3%)         12
#-----------------------------------------------------------
#                23281 ( 82.2%)      5044 ( 17.8%)      28325 
#
#Total number of DRC violations = 12
#Total number of process antenna violations = 6
#Total number of net violated process antenna rule = 5
#
#
# start diode insertion for process antenna violation fix ...
# output diode eco list to '.nano_eco_diode.list'.
#

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
# ** Added 5 diode instances.
# All diodes placed at ideal locations.
#
# 5 diode(s) added
# 0 old filler cell(s) deleted
# 0 new filler cell(s) added
#
#- start antenna fix number of process antenna vio = 1.
#- start antenna fix number of net violated process antenna rule = 1.
#cpu time = 00:00:19, elapsed time = 00:00:17, memory = 23955.11 (MB), peak = 26383.69 (MB)
#
#Total wire length = 16757 um.
#Total half perimeter of net bounding box = 15381 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 629 um.
#Total wire length on LAYER C1 = 2667 um.
#Total wire length on LAYER C2 = 3995 um.
#Total wire length on LAYER C3 = 4136 um.
#Total wire length on LAYER C4 = 4193 um.
#Total wire length on LAYER C5 = 1094 um.
#Total wire length on LAYER JA = 44 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28340
#Total number of multi-cut vias = 5053 ( 17.8%)
#Total number of single cut vias = 23287 ( 82.2%)
#Up-Via Summary (total 28340):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1467 ( 99.1%)        13 (  0.9%)       1480
# M2              7593 ( 81.1%)      1766 ( 18.9%)       9359
# C1              7117 ( 83.8%)      1375 ( 16.2%)       8492
# C2              4735 ( 81.0%)      1109 ( 19.0%)       5844
# C3              1864 ( 74.9%)       624 ( 25.1%)       2488
# C4               508 ( 75.9%)       161 ( 24.1%)        669
# C5                 3 ( 37.5%)         5 ( 62.5%)          8
#-----------------------------------------------------------
#                23287 ( 82.2%)      5053 ( 17.8%)      28340 
#
#Total number of DRC violations = 12
#Total number of process antenna violations = 1
#Total number of net violated process antenna rule = 1
#
#
#Total wire length = 16757 um.
#Total half perimeter of net bounding box = 15381 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 629 um.
#Total wire length on LAYER C1 = 2667 um.
#Total wire length on LAYER C2 = 3995 um.
#Total wire length on LAYER C3 = 4136 um.
#Total wire length on LAYER C4 = 4193 um.
#Total wire length on LAYER C5 = 1094 um.
#Total wire length on LAYER JA = 44 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28340
#Total number of multi-cut vias = 5053 ( 17.8%)
#Total number of single cut vias = 23287 ( 82.2%)
#Up-Via Summary (total 28340):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1467 ( 99.1%)        13 (  0.9%)       1480
# M2              7593 ( 81.1%)      1766 ( 18.9%)       9359
# C1              7117 ( 83.8%)      1375 ( 16.2%)       8492
# C2              4735 ( 81.0%)      1109 ( 19.0%)       5844
# C3              1864 ( 74.9%)       624 ( 25.1%)       2488
# C4               508 ( 75.9%)       161 ( 24.1%)        669
# C5                 3 ( 37.5%)         5 ( 62.5%)          8
#-----------------------------------------------------------
#                23287 ( 82.2%)      5053 ( 17.8%)      28340 
#
#Total number of DRC violations = 12
#Total number of process antenna violations = 1
#Total number of net violated process antenna rule = 1
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Jun 11 00:13:24 2025
#
#
#Start Post Route Wire Spread.
#Done with 311 horizontal wires in 3 hboxes and 219 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 16839 um.
#Total half perimeter of net bounding box = 15381 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 630 um.
#Total wire length on LAYER C1 = 2667 um.
#Total wire length on LAYER C2 = 3999 um.
#Total wire length on LAYER C3 = 4160 um.
#Total wire length on LAYER C4 = 4236 um.
#Total wire length on LAYER C5 = 1103 um.
#Total wire length on LAYER JA = 44 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28340
#Total number of multi-cut vias = 5053 ( 17.8%)
#Total number of single cut vias = 23287 ( 82.2%)
#Up-Via Summary (total 28340):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1467 ( 99.1%)        13 (  0.9%)       1480
# M2              7593 ( 81.1%)      1766 ( 18.9%)       9359
# C1              7117 ( 83.8%)      1375 ( 16.2%)       8492
# C2              4735 ( 81.0%)      1109 ( 19.0%)       5844
# C3              1864 ( 74.9%)       624 ( 25.1%)       2488
# C4               508 ( 75.9%)       161 ( 24.1%)        669
# C5                 3 ( 37.5%)         5 ( 62.5%)          8
#-----------------------------------------------------------
#                23287 ( 82.2%)      5053 ( 17.8%)      28340 
#
#   number of violations = 13
#
#  By Layer and Type:
#
#---------+-------+-------+-------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| PinAcc| MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+-------+-------+-------+----+-------+
#  M1     |      0|      0|      0|      3|      1|   3|      7|
#  M2     |      0|      0|      3|      1|      0|   0|      4|
#  C1     |      1|      1|      0|      0|      0|   0|      2|
#  Totals |      1|      1|      3|      4|      1|   3|     13|
#---------+-------+-------+-------+-------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 23954.11 (MB), peak = 26383.69 (MB)
#CELL_VIEW TOP,init has 13 DRC violations
#Total number of DRC violations = 13
#Total number of process antenna violations = 1
#Total number of net violated process antenna rule = 1
#Post Route wire spread is done.
#Total wire length = 16839 um.
#Total half perimeter of net bounding box = 15381 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 630 um.
#Total wire length on LAYER C1 = 2667 um.
#Total wire length on LAYER C2 = 3999 um.
#Total wire length on LAYER C3 = 4160 um.
#Total wire length on LAYER C4 = 4236 um.
#Total wire length on LAYER C5 = 1103 um.
#Total wire length on LAYER JA = 44 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28340
#Total number of multi-cut vias = 5053 ( 17.8%)
#Total number of single cut vias = 23287 ( 82.2%)
#Up-Via Summary (total 28340):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1467 ( 99.1%)        13 (  0.9%)       1480
# M2              7593 ( 81.1%)      1766 ( 18.9%)       9359
# C1              7117 ( 83.8%)      1375 ( 16.2%)       8492
# C2              4735 ( 81.0%)      1109 ( 19.0%)       5844
# C3              1864 ( 74.9%)       624 ( 25.1%)       2488
# C4               508 ( 75.9%)       161 ( 24.1%)        669
# C5                 3 ( 37.5%)         5 ( 62.5%)          8
#-----------------------------------------------------------
#                23287 ( 82.2%)      5053 ( 17.8%)      28340 
#
#detailRoute Statistics:
#Cpu time = 00:06:59
#Elapsed time = 00:04:57
#Increased memory = 125.38 (MB)
#Total memory = 23954.11 (MB)
#Peak memory = 26383.69 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:07:04
#Elapsed time = 00:05:01
#Increased memory = -711.24 (MB)
#Total memory = 23077.57 (MB)
#Peak memory = 26383.69 (MB)
#Number of warnings = 66
#Total number of warnings = 513
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Jun 11 00:13:24 2025
#
#% End globalDetailRoute (date=06/11 00:13:25, total cpu=0:07:05, real=0:05:02, peak res=25113.7M, current mem=22983.4M)
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  ecoRoute                  | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
#  DB Import                 | 00:00:00|     00:00:00|         1.0|
#  DB Export                 | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
#  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
#  Data Preparation          | 00:00:02|     00:00:02|         1.1|
#  Global Routing            | 00:00:02|     00:00:01|         1.3|
#  Track Assignment          | 00:00:01|     00:00:01|         1.0|
#  Detail Routing            | 00:06:37|     00:04:39|         1.4|
#  Antenna Fixing            | 00:00:20|     00:00:16|         1.2|
#  Post Route Wire Spreading | 00:00:01|     00:00:00|         1.0|
#  Entire Command            | 00:07:05|     00:05:02|         1.4|
#----------------------------+---------+-------------+------------+
#
<CMD> ecoRoute -fix_drc
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_end_iteration                                              50
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_spread_wire                                     true
setNanoRouteMode -route_detail_search_and_repair                                          true
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
setNanoRouteMode -extract_design_signature                                                65038111
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              2
setNanoRouteMode -route_antenna_diode_insertion                                           true
setNanoRouteMode -route_si_effort                                                         high
setNanoRouteMode -route_with_si_driven                                                    true
setNanoRouteMode -route_with_si_post_route_fix                                            false
setNanoRouteMode -route_with_timing_driven                                                true
setNanoRouteMode -timingEngine                                                            .timing_file_3611107.tif.gz
setDesignMode -bottomRoutingLayer                                                         M2
setDesignMode -powerEffort                                                                high
setDesignMode -process                                                                    22
setDesignMode -propagateActivity                                                          true

#% Begin detailRoute (date=06/11 00:13:25, mem=22983.3M)

detailRoute -fix_drc

#Start detailRoute on Wed Jun 11 00:13:25 2025
#
#WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
#WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2392_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2392_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2391_pkt_reg_inst_pkt_reg_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2391_pkt_reg_inst_pkt_reg_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2390_SHIFT_OUT_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2390_SHIFT_OUT_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2389_pkt_reg_inst_n23 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2389_pkt_reg_inst_n23 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2388_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2388_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRDR-122) Fix drc only. Post-routing optimization cannot be done.
#WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Using multithreading with 48 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Jun 11 00:13:25 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=2(M2), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23020.35 (MB), peak = 26383.69 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23024.73 (MB), peak = 26383.69 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 32 threads...
#Set layer M1 to be advanced pin access layer.
#5 out of 4869 (0.10%) instances are not legally placed.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1752 and Instance U1754. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1752 and Instance U1754. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1754 and Instance U1760. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1754 and Instance U1760. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1760 and Instance U1761. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1760 and Instance U1761. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1763 and Instance U1774. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1763 and Instance U1774. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1343 and Instance U1407. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1343 and Instance U1407. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1724 and Instance U1741. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1724 and Instance U1741. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1741 and Instance U1740. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1741 and Instance U1740. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1764 and Instance U1765. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1764 and Instance U1765. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1727 and Instance U1725. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1727 and Instance U1725. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1725 and Instance U1722. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1725 and Instance U1722. Inspect the area near the pin for obstacles.
#WARNING (EMS-27) Message (NRDB-2085) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#638 out of 4869(13.10%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#98 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.09 (MB)
#Total memory = 23024.64 (MB)
#Peak memory = 26383.69 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 14
#
#  By Layer and Type:
#
#---------+-------+-------+-------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| PinAcc| MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+-------+-------+-------+----+-------+
#  M1     |      0|      0|      0|      3|      1|   3|      7|
#  M2     |      0|      0|      4|      1|      0|   0|      5|
#  C1     |      1|      1|      0|      0|      0|   0|      2|
#  Totals |      1|      1|      4|      4|      1|   3|     14|
#---------+-------+-------+-------+-------+-------+----+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23040.11 (MB), peak = 26383.69 (MB)
#start 1st fixing drc iteration ...
#   number of violations = 7
#
#  By Layer and Type:
#
#---------+-------+-------+------+----+-------+
#  -      | PinAcc| MinStp| Color| Enc| Totals|
#---------+-------+-------+------+----+-------+
#  M1     |      0|      3|     0|   2|      5|
#  M2     |      1|      0|     1|   0|      2|
#  Totals |      1|      3|     1|   2|      7|
#---------+-------+-------+------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 23054.14 (MB), peak = 26383.69 (MB)
#start 2nd fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23053.80 (MB), peak = 26383.69 (MB)
#start 3rd fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23053.61 (MB), peak = 26383.69 (MB)
#start 4th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 23053.08 (MB), peak = 26383.69 (MB)
#start 5th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 23053.04 (MB), peak = 26383.69 (MB)
#start 6th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 23053.45 (MB), peak = 26383.69 (MB)
#start 7th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23053.52 (MB), peak = 26383.69 (MB)
#start 8th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23053.59 (MB), peak = 26383.69 (MB)
#start 9th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23053.72 (MB), peak = 26383.69 (MB)
#start 10th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 23053.99 (MB), peak = 26383.69 (MB)
#start 11th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 23054.11 (MB), peak = 26383.69 (MB)
#start 12th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 23054.63 (MB), peak = 26383.69 (MB)
#start 13th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23054.48 (MB), peak = 26383.69 (MB)
#start 14th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23054.32 (MB), peak = 26383.69 (MB)
#start 15th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23054.00 (MB), peak = 26383.69 (MB)
#start 16th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 23054.11 (MB), peak = 26383.69 (MB)
#start 17th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 23054.39 (MB), peak = 26383.69 (MB)
#start 18th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 23054.74 (MB), peak = 26383.69 (MB)
#start 19th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23054.74 (MB), peak = 26383.69 (MB)
#start 20th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23055.05 (MB), peak = 26383.69 (MB)
#start 21th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23055.72 (MB), peak = 26383.69 (MB)
#start 22th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 23055.92 (MB), peak = 26383.69 (MB)
#start 23th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 23055.98 (MB), peak = 26383.69 (MB)
#start 24th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 23056.67 (MB), peak = 26383.69 (MB)
#start 25th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 23056.73 (MB), peak = 26383.69 (MB)
#start 26th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 23057.29 (MB), peak = 26383.69 (MB)
#start 27th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 23057.68 (MB), peak = 26383.69 (MB)
#start 28th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 23057.80 (MB), peak = 26383.69 (MB)
#start 29th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 23058.08 (MB), peak = 26383.69 (MB)
#start 30th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 23058.64 (MB), peak = 26383.69 (MB)
#start 31th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 23058.91 (MB), peak = 26383.69 (MB)
#start 32th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 23059.19 (MB), peak = 26383.69 (MB)
#start 33th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:05, elapsed time = 00:00:04, memory = 23059.48 (MB), peak = 26383.69 (MB)
#start 34th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:05, elapsed time = 00:00:04, memory = 23059.92 (MB), peak = 26383.69 (MB)
#start 35th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:05, elapsed time = 00:00:04, memory = 23060.48 (MB), peak = 26383.69 (MB)
#start 36th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:07, elapsed time = 00:00:06, memory = 23061.02 (MB), peak = 26383.69 (MB)
#start 37th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:07, elapsed time = 00:00:06, memory = 23061.39 (MB), peak = 26383.69 (MB)
#start 38th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:07, elapsed time = 00:00:06, memory = 23061.72 (MB), peak = 26383.69 (MB)
#start 39th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 23062.07 (MB), peak = 26383.69 (MB)
#start 40th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 23062.31 (MB), peak = 26383.69 (MB)
#start 41th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 23062.86 (MB), peak = 26383.69 (MB)
#start 42th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 23062.93 (MB), peak = 26383.69 (MB)
#start 43th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 23063.14 (MB), peak = 26383.69 (MB)
#start 44th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 23063.43 (MB), peak = 26383.69 (MB)
#start 45th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 23063.62 (MB), peak = 26383.69 (MB)
#start 46th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 23063.89 (MB), peak = 26383.69 (MB)
#start 47th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 23064.31 (MB), peak = 26383.69 (MB)
#start 48th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 23064.43 (MB), peak = 26383.69 (MB)
#start 49th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 23064.70 (MB), peak = 26383.69 (MB)
#start 50th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 23064.98 (MB), peak = 26383.69 (MB)
#Complete Detail Routing.
#Total wire length = 16839 um.
#Total half perimeter of net bounding box = 15381 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 630 um.
#Total wire length on LAYER C1 = 2670 um.
#Total wire length on LAYER C2 = 3998 um.
#Total wire length on LAYER C3 = 4157 um.
#Total wire length on LAYER C4 = 4236 um.
#Total wire length on LAYER C5 = 1103 um.
#Total wire length on LAYER JA = 44 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28340
#Total number of multi-cut vias = 5052 ( 17.8%)
#Total number of single cut vias = 23288 ( 82.2%)
#Up-Via Summary (total 28340):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1467 ( 99.1%)        13 (  0.9%)       1480
# M2              7594 ( 81.1%)      1766 ( 18.9%)       9360
# C1              7116 ( 83.8%)      1375 ( 16.2%)       8491
# C2              4733 ( 81.0%)      1108 ( 19.0%)       5841
# C3              1867 ( 74.9%)       624 ( 25.1%)       2491
# C4               508 ( 75.9%)       161 ( 24.1%)        669
# C5                 3 ( 37.5%)         5 ( 62.5%)          8
#-----------------------------------------------------------
#                23288 ( 82.2%)      5052 ( 17.8%)      28340 
#
#Total number of DRC violations = 6
#Cpu time = 00:02:46
#Elapsed time = 00:02:27
#Increased memory = 22.84 (MB)
#Total memory = 23039.81 (MB)
#Peak memory = 26383.69 (MB)
#
#detailRoute statistics:
#Cpu time = 00:02:47
#Elapsed time = 00:02:27
#Increased memory = 50.34 (MB)
#Total memory = 23033.64 (MB)
#Peak memory = 26383.69 (MB)
#Number of warnings = 56
#Total number of warnings = 570
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Wed Jun 11 00:15:52 2025
#
#% End detailRoute (date=06/11 00:15:52, total cpu=0:02:47, real=0:02:27, peak res=23451.1M, current mem=22986.5M)
#
#  Scalability Statistics
#
#-------------------------+---------+-------------+------------+
#  ecoRoute               | cpu time| elapsed time| scalability|
#-------------------------+---------+-------------+------------+
#  Pre Callback           | 00:00:00|     00:00:00|         1.0|
#  Post Callback          | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
#  DB Import              | 00:00:00|     00:00:00|         1.0|
#  DB Export              | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
#  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
#  Data Preparation       | 00:00:01|     00:00:01|         1.0|
#  Detail Routing         | 00:02:44|     00:02:25|         1.1|
#  Entire Command         | 00:02:47|     00:02:28|         1.1|
#-------------------------+---------+-------------+------------+
#
<CMD> verify_connectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Jun 11 00:15:52 2025

Design Name: TOP
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (62.8720, 62.9600)
Error Limit = 1000; Warning Limit = 50
Check all nets
Use 48 pthreads
Net FE_PHN1081_CS_sync: has regular routing with opens.

Begin Summary 
    1 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
    1 total info(s) created.
End Summary

End Time: Wed Jun 11 00:15:53 2025
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 1 Viols.  0 Wrngs.
  (CPU Time: 0:00:02.8  MEM: 0.000M)

<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 31669.1) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
 VERIFY_DRC: checking all layers except LB to LB ...
**WARN: (IMPVFG-1198):	The number of CPUs requested 48 is larger than that verify_drc used 4. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
 Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
  VERIFY DRC ...... Using new threading
 VERIFY DRC ...... Thread : 0 finished.
 VERIFY DRC ...... Thread : 3 finished.
 VERIFY DRC ...... Thread : 2 finished.
 VERIFY DRC ...... Thread : 1 finished.
 VERIFY_DRC: checking layers from LB to LB ...
**WARN: (IMPVFG-1198):	The number of CPUs requested 48 is larger than that verify_drc used 1. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
 Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
  VERIFY DRC ...... Using new threading

  Verification Complete : 8 Viols.

 Violation Summary By Layer and Type:

	         MinStp      Enc   Totals
	M1            6        0        6
	V1            0        2        2
	Totals        6        2        8

 *** End Verify DRC (CPU TIME: 0:00:01.1  ELAPSED TIME: 0:00:01.0  MEM: 256.1M) ***

<CMD> reportCongestion -overflow
Usage: (3.1%H 3.9%V) = (2.958e+03um 4.865e+03um) = (2739 4505)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	4	 0.11%	0	 0.00%
  2:	55	 1.58%	0	 0.00%
  3:	0	 0.00%	59	 1.69%
  5:	3422	98.31%	3422	98.31%
<CMD> timeDesign -postRoute -prefix postRoute_setup -outDir timingReports
*** timeDesign #7 [begin] () : totSession cpu/real = 1:09:51.4/0:31:48.5 (2.2), mem = 32692.8M

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
 Reset EOS DB
Ignoring AAE DB Resetting ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2392_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2392_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2391_pkt_reg_inst_pkt_reg_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2391_pkt_reg_inst_pkt_reg_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2390_SHIFT_OUT_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2390_SHIFT_OUT_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2389_pkt_reg_inst_n23 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2389_pkt_reg_inst_n23 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2388_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2388_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Jun 11 00:15:54 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23017.78 (MB), peak = 26383.69 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Jun 11 00:15:54 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Bottom routing layer index=2(M2), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23026.02 (MB), peak = 26383.69 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
#Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
#(i=11, n=11 2000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#C1 -> C1 (3)
#C2 -> C2 (4)
#C3 -> C3 (5)
#C4 -> C4 (6)
#C5 -> C5 (7)
#JA -> JA (8)
#QA -> QA (9)
#QB -> QB (10)
#LB -> LB (11)
#SADV-On
# Corner(s) : 
#rc_fast [25.00] 
#rc_slow [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 2124]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
#CCE Version read = IQuantus/TQuantus 22.1.1-s215
#number model r/c [2,2] [22,2124] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 23033.48 (MB), peak = 26383.69 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.03 (MB)
#Total memory = 23033.50 (MB)
#Peak memory = 26383.69 (MB)
#Using multithreading with 48 threads.
#begin processing metal fill model file
#end processing metal fill model file
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x3 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 4 hboxes with 48 threads on machine with  Xeon 2.40GHz 36608KB Cache 48CPU...
#Process 0 special clock nets for rc extraction
#Total 3568 nets were built. 6 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:04, elapsed time = 00:00:02 .
#   Increased memory =    47.76 (MB), total memory = 23081.04 (MB), peak memory = 26383.69 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_lPhMqa.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23043.95 (MB), peak = 26383.69 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#RC Statistics: 10599 Res, 4849 Ground Cap, 2791 XCap (Edge to Edge)
#RC V/H edge ratio: 0.22, Avg V/H Edge Length: 1552.53 (3758), Avg L-Edge Length: 3611.16 (5758)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_lPhMqa.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 14173 nodes, 10605 edges, and 5770 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23036.64 (MB), peak = 26383.69 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_lPhMqa.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 32442.785M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_lPhMqa.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell TOP has rcdb /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_lPhMqa.rcdb.d specified
Cell TOP, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:00.0 mem: 32442.785M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:07
#Elapsed time = 00:00:05
#Increased memory = 10.20 (MB)
#Total memory = 23036.22 (MB)
#Peak memory = 26383.69 (MB)
#
#6 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Design Signature (0)
#Finish Inst Signature in MT(33813231)
#Finish Net Signature in MT(34394782)
#Finish SNet Signature in MT (41092020)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 36608KB Cache 48CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.16/48, scale score = 0.02.
#    Increased memory =    -0.02 (MB), total memory = 22990.73 (MB), peak memory = 26383.69 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 22990.81 (MB), peak memory = 26383.69 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.81/48, scale score = 0.08.
#    Increased memory =    -0.02 (MB), total memory = 22990.81 (MB), peak memory = 26383.69 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 22990.82 (MB), peak memory = 26383.69 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.59/48, scale score = 0.07.
#    Increased memory =    -0.08 (MB), total memory = 22990.75 (MB), peak memory = 26383.69 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.80/48, scale score = 0.04.
#    Increased memory =   -35.87 (MB), total memory = 22990.82 (MB), peak memory = 26383.69 (MB)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (48 T). (MEM=22851.4)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
AAE_INFO: 48 threads acquired from CTE.
Total number of fetched objects 3568
AAE_INFO-618: Total number of nets in the design is 3570,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=23134.7 CPU=0:00:01.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=23134.7 CPU=0:00:01.3 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/.AAE_CHha0z/.AAE_3611107/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 34523.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 34523.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (48 T). (MEM=23435)
Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 3568. 
Total number of fetched objects 3568
AAE_INFO-618: Total number of nets in the design is 3570,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=23461.2 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=23461.2 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.5 real=0:00:02.0 totSessionCpu=1:10:06 mem=34918.8M)

** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.384  | 49.480  | 49.384  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    112 (112)     |    -71     |    113 (113)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.713%
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 15.98 sec
Total Real time: 11.0 sec
Total Memory Usage: 32806.453125 Mbytes
Reset AAE Options
*** timeDesign #7 [finish] () : cpu/real = 0:00:16.0/0:00:11.5 (1.4), totSession cpu/real = 1:10:07.4/0:32:00.0 (2.2), mem = 32806.5M
<CMD> timeDesign -postRoute -hold -prefix postRoute_hold -outDir timingReports
*** timeDesign #8 [begin] () : totSession cpu/real = 1:10:07.4/0:32:00.0 (2.2), mem = 32806.5M

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start Design Signature (0)
#Finish Inst Signature in MT(33813231)
#Finish Net Signature in MT(34394782)
#Finish SNet Signature in MT (41092020)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 36608KB Cache 48CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.18/48, scale score = 0.02.
#    Increased memory =    -0.02 (MB), total memory = 23716.84 (MB), peak memory = 26383.69 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 23716.91 (MB), peak memory = 26383.69 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.91/48, scale score = 0.08.
#    Increased memory =     0.02 (MB), total memory = 23716.91 (MB), peak memory = 26383.69 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 23716.89 (MB), peak memory = 26383.69 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.62/48, scale score = 0.08.
#    Increased memory =    -0.04 (MB), total memory = 23716.85 (MB), peak memory = 26383.69 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.71/48, scale score = 0.04.
#    Increased memory =    -0.77 (MB), total memory = 23716.89 (MB), peak memory = 26383.69 (MB)
The design is extracted. Skipping TQuantus.

OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (48 T). (MEM=23261)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
AAE_INFO: 48 threads acquired from CTE.
Total number of fetched objects 3568
AAE_INFO-618: Total number of nets in the design is 3570,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=23506.7 CPU=0:00:01.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=23506.7 CPU=0:00:01.3 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/.AAE_CHha0z/.AAE_3611107/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 34875.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 34875.6M)
Starting SI iteration 2
Start delay calculation (fullDC) (48 T). (MEM=23886.4)
AAE_INFO: 48 threads acquired from CTE.
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 3568. 
Total number of fetched objects 3568
AAE_INFO-618: Total number of nets in the design is 3570,  11.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=24035.5 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=24035.5 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:04.6 real=0:00:02.0 totSessionCpu=1:10:13 mem=35514.5M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.048  |  0.048  |  0.048  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

Density: 43.713%
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 6.06 sec
Total Real time: 3.0 sec
Total Memory Usage: 32137.566406 Mbytes
Reset AAE Options
*** timeDesign #8 [finish] () : cpu/real = 0:00:06.1/0:00:02.9 (2.1), totSession cpu/real = 1:10:13.5/0:32:03.0 (2.2), mem = 32137.6M
<CMD> saveDesign postRoute
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=06/11 00:16:08, mem=23010.6M)
% Begin Save ccopt configuration ... (date=06/11 00:16:08, mem=23010.6M)
% End Save ccopt configuration ... (date=06/11 00:16:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=23010.6M, current mem=23010.3M)
% Begin Save netlist data ... (date=06/11 00:16:09, mem=23010.3M)
Writing Binary DB to postRoute.dat/vbin/TOP.v.bin in multi-threaded mode...
% End Save netlist data ... (date=06/11 00:16:09, total cpu=0:00:00.2, real=0:00:00.0, peak res=23012.6M, current mem=23012.6M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file postRoute.dat/TOP.route.congmap.gz ...
% Begin Save AAE data ... (date=06/11 00:16:09, mem=23013.2M)
Saving AAE Data ...
% End Save AAE data ... (date=06/11 00:16:09, total cpu=0:00:00.2, real=0:00:00.0, peak res=23013.2M, current mem=23012.4M)
Saving preference file postRoute.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
*info - save blackBox cells to lef file postRoute.dat/TOP.bbox.lef
Saving Drc markers ...
... 15 markers are saved ...
... 14 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Saving PG file postRoute.dat/TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Wed Jun 11 00:16:10 2025)
Saving property file postRoute.dat/TOP.prop
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 1 : CPU = 0 : MEM = 0.
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:01.0 mem=32216.1M) ***
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:01.0 mem=32216.1M) ***
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 1 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=32216.1M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 1 : CPU = 0 : MEM = 0.
#Saving pin access data to file postRoute.dat/TOP.apa ...
#
Saving preRoute extracted patterns in file 'postRoute.dat/TOP.techData.gz' ...
Saving preRoute extraction data in directory 'postRoute.dat/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=06/11 00:16:11, mem=23199.6M)
% End Save power constraints data ... (date=06/11 00:16:11, total cpu=0:00:00.1, real=0:00:01.0, peak res=23199.6M, current mem=23199.6M)
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
Generated self-contained design postRoute.dat
lib_fast lib_slow
rc_fast rc_slow
mode_mission
../../dc/TOP/report/con.sdc
#% End save design ... (date=06/11 00:16:12, total cpu=0:00:02.3, real=0:00:05.0, peak res=23199.6M, current mem=23197.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> addDeCapCellCandidates UDB116SVT24_DCAP_ECOCT_16 16
<CMD> addDeCapCellCandidates UDB116SVT24_DCAP_ECOCT_12 12
<CMD> addDeCapCellCandidates UDB116SVT24_DCAP_ECOCT_8 8
<CMD> addDeCapCellCandidates UDB116SVT24_DCAP_ECOCT_4 4
<CMD> addDeCap -totCap 1000

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Add decoupling capacitance in area (3.944 4) (58.928 58.96).
Total decoupling capacitance threshold is 1000 fF.
The capacitance of the already placed decoupling capacitance instances is 0 fF.
The decoupling capacitance needed is 1000 fF.
Add decoupling capacitance cells with low effort (homogeneous) approach.
Iteration 0:
   Added 67 instances (1000 fF).
   Checking for DRC violations on added decoupling instances.
   Found -4 DRC violations. (CPU 0:00:00.2)
   Deleted 1 instances (16 fF) due to DRC violation.
Iteration 1:
   Added 2 instances (16 fF).
   Checking for DRC violations on added decoupling instances.
   Found 0 DRC violations. (CPU 0:00:00.2)
Added 68 decoupling capacitance instances. Total capacitance is 1000 fF.
<CMD> setFillerMode -core {UDB116SVT24_FILL64 UDB116SVT24_FILL32 UDB116SVT24_FILL16 UDB116SVT24_FILL12 UDB116SVT24_FILL8 UDB116SVT24_FILL6 UDB116SVT24_FILL5 UDB116SVT24_FILL4 UDB116SVT24_FILL3 UDB116SVT24_FILL2 UDB116SVT24_FILL1} -diffCellViol true
<CMD> addFiller
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**Info: (IMPSP-2055): Transparent Filler Flow is OFF !

INFO: No filler could be restored

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*INFO: Adding fillers to top-module.
*INFO:   Added 175 filler insts (cell UDB116SVT24_FILL64 / prefix FILLER).
*INFO:   Added 90 filler insts (cell UDB116SVT24_FILL32 / prefix FILLER).
*INFO:   Added 112 filler insts (cell UDB116SVT24_FILL16 / prefix FILLER).
*INFO:   Added 58 filler insts (cell UDB116SVT24_FILL12 / prefix FILLER).
*INFO:   Added 62 filler insts (cell UDB116SVT24_FILL8 / prefix FILLER).
*INFO:   Added 42 filler insts (cell UDB116SVT24_FILL6 / prefix FILLER).
*INFO:   Added 41 filler insts (cell UDB116SVT24_FILL5 / prefix FILLER).
*INFO:   Added 166 filler insts (cell UDB116SVT24_FILL4 / prefix FILLER).
*INFO:   Added 343 filler insts (cell UDB116SVT24_FILL3 / prefix FILLER).
*INFO:   Added 372 filler insts (cell UDB116SVT24_FILL2 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL1 / prefix FILLER).
*INFO: Total 1461 filler insts added - prefix FILLER (CPU: 0:00:00.9).
For 1461 new insts, *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL64 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL32 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL16 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL12 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL8 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL6 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL5 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL4 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL3 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL2 / prefix FILLER_incr).
*INFO:   Added 1929 filler insts (cell UDB116SVT24_FILL1 / prefix FILLER_incr).
*INFO: Total 1929 filler insts added - prefix FILLER_incr (CPU: 0:00:00.1).
For 1929 new insts, <CMD> editDelete -regular_wire_with_drc
<CMD> route_opt_design
*** route_opt_design #1 [begin] () : totSession cpu/real = 1:10:18.0/0:32:08.9 (2.2), mem = 32149.0M
GigaOpt running with 48 threads.
**INFO: Running RouteOpt flow with FullDrOpt GlobalOpt.
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_end_iteration                                              50
setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_spread_wire                                     true
setNanoRouteMode -route_detail_search_and_repair                                          true
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
setNanoRouteMode -extract_design_signature                                                41092020
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              2
setNanoRouteMode -route_antenna_diode_insertion                                           true
setNanoRouteMode -route_si_effort                                                         high
setNanoRouteMode -route_strict_honor_route_rule                                           false
setNanoRouteMode -route_with_si_driven                                                    true
setNanoRouteMode -route_with_si_post_route_fix                                            false
setNanoRouteMode -route_with_timing_driven                                                true
setNanoRouteMode -timingEngine                                                            .timing_file_3611107.tif.gz
setDesignMode -bottomRoutingLayer                                                         M2
setDesignMode -powerEffort                                                                high
setDesignMode -process                                                                    22
setDesignMode -propagateActivity                                                          true
setExtractRCMode -coupled                                                                 true
setExtractRCMode -coupling_c_th                                                           0.1
setExtractRCMode -engine                                                                  postRoute
setExtractRCMode -noCleanRCDB                                                             true
setExtractRCMode -nrNetInMemory                                                           100000
setExtractRCMode -relative_c_th                                                           1
setExtractRCMode -total_c_th                                                              0
setUsefulSkewMode -opt_skew_eco_route                                                     false
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -SIAware                                                                  true
setDelayCalMode -socv_accuracy_mode                                                       low
setOptMode -opt_view_pruning_setup_views_active_list                                      { view_slow_mission }
setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_slow_mission}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_slow_mission}
setOptMode -opt_delete_insts                                                              true
setOptMode -opt_drv_margin                                                                0
setOptMode -opt_exp_pre_route_auto_flow_update                                            true
setOptMode -opt_drv                                                                       true
setOptMode -opt_hold_allow_setup_tns_degradation                                          false
setOptMode -opt_hold_target_slack                                                         0.05
setOptMode -opt_leakage_to_dynamic_ratio                                                  0.5
setOptMode -opt_resize_flip_flops                                                         true
setOptMode -opt_preserve_all_sequential                                                   false
setOptMode -opt_setup_target_slack                                                        0
setSIMode -separate_delta_delay_on_data                                                   true
setPlaceMode -place_detail_check_inst_space_group                                         true
setPlaceMode -place_detail_dpt_flow                                                       true
setPlaceMode -place_detail_legalization_inst_gap                                          1
setPlaceMode -place_detail_use_diffusion_transition_fill                                  true
setPlaceMode -place_global_clock_power_driven                                             true
setPlaceMode -place_global_clock_power_driven_effort                                      high
setPlaceMode -place_global_cong_effort                                                    high
setAnalysisMode -analysisType                                                             onChipVariation
setAnalysisMode -checkType                                                                setup
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -cppr                                                                     both
setAnalysisMode -skew                                                                     true
setAnalysisMode -usefulSkew                                                               true


**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
RODC: v2.8s
AAE_INFO: Pre Route call back at the beginning of routeDesign
**INFO: flowCheckPoint #15 GlobalDetailRoute
*** RouteDesign #1 [begin] (route_opt_design #1) : totSession cpu/real = 1:10:18.1/0:32:08.9 (2.2), mem = 32149.0M
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23225.06 (MB), peak = 26383.69 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort high
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin checking placement ... (start mem=32149.0M, init mem=32149.2M)
*info: Placed = 8326           (Fixed = 1316)
*info: Unplaced = 0           
Placement Density:100.00%(2713/2713)
Placement Density (including fixed std cells):100.00%(2998/2998)
Finished checkPlace (total: cpu=0:00:00.4, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=32117.2M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=32117.2M) ***
#Start route 1 clock and analog nets...

globalDetailRoute

#Start globalDetailRoute on Wed Jun 11 00:16:14 2025
#
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2392_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2392_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2391_pkt_reg_inst_pkt_reg_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2391_pkt_reg_inst_pkt_reg_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2390_SHIFT_OUT_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2390_SHIFT_OUT_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2389_pkt_reg_inst_n23 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2389_pkt_reg_inst_n23 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2388_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2388_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-649) NET osc_freq[1] has incorrect extension.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start connecting MustJoinAllPort pins ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Jun 11 00:16:15 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=2(M2), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23402.43 (MB), peak = 26383.69 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:43, elapsed time = 00:00:07, memory = 23406.77 (MB), peak = 26383.69 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of nets with skipped attribute = 3567 (skipped).
#Total number of routable nets = 1.
#Total number of nets in the design = 3570.
#1 routable net has routed wires.
#3567 skipped nets have only detail routed wires.
#No nets have been global routed.
#Using multithreading with 48 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 32 threads...
#Set layer M1 to be advanced pin access layer.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1752 and Instance U1754. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1752 and Instance U1754. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1754 and Instance U1760. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1754 and Instance U1760. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1760 and Instance U1761. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1760 and Instance U1761. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1763 and Instance U1774. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1763 and Instance U1774. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1343 and Instance U1407. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1343 and Instance U1407. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1724 and Instance U1741. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1724 and Instance U1741. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1741 and Instance U1740. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1741 and Instance U1740. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1764 and Instance U1765. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1764 and Instance U1765. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1727 and Instance U1725. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1727 and Instance U1725. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1725 and Instance U1722. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1725 and Instance U1722. Inspect the area near the pin for obstacles.
#WARNING (EMS-27) Message (NRDB-2085) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#638 out of 8327(7.66%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#98 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -1.81 (MB)
#Total memory = 23406.76 (MB)
#Peak memory = 26383.69 (MB)
#WARNING (NRGR-8) Clock net clk bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net clk bottom preferred routing layer as 1.
#
#Finished routing data preparation on Wed Jun 11 00:16:22 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -1.81 (MB)
#Total memory = 23406.76 (MB)
#Peak memory = 26383.69 (MB)
#
#
#Start global routing on Wed Jun 11 00:16:22 2025
#
#
#Start global routing initialization on Wed Jun 11 00:16:22 2025
#
#WARNING (NRGR-22) Design is already detail routed.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:43
#Elapsed time = 00:00:07
#Increased memory = 145.02 (MB)
#Total memory = 23406.76 (MB)
#Peak memory = 26383.69 (MB)
#Using multithreading with 48 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#68 out of 8326 instances (0.8%) need to be verified(marked ipoed), dirty area = 4.5%.
#52.33% of the total area is being checked for drcs
#52.3% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 23430.24 (MB), peak = 26383.69 (MB)
#Complete Detail Routing.
#Total wire length = 520 um.
#Total half perimeter of net bounding box = 81 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 30 um.
#Total wire length on LAYER C1 = 190 um.
#Total wire length on LAYER C2 = 190 um.
#Total wire length on LAYER C3 = 108 um.
#Total wire length on LAYER C4 = 3 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 684
#Total number of multi-cut vias = 116 ( 17.0%)
#Total number of single cut vias = 568 ( 83.0%)
#Up-Via Summary (total 684):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M2               283 ( 89.8%)        32 ( 10.2%)        315
# C1               180 ( 82.9%)        37 ( 17.1%)        217
# C2               104 ( 70.7%)        43 ( 29.3%)        147
# C3                 1 ( 20.0%)         4 ( 80.0%)          5
#-----------------------------------------------------------
#                  568 ( 83.0%)       116 ( 17.0%)        684 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.44 (MB)
#Total memory = 23412.20 (MB)
#Peak memory = 26383.69 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23412.00 (MB), peak = 26383.69 (MB)
#
#Total wire length = 520 um.
#Total half perimeter of net bounding box = 81 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 30 um.
#Total wire length on LAYER C1 = 190 um.
#Total wire length on LAYER C2 = 190 um.
#Total wire length on LAYER C3 = 108 um.
#Total wire length on LAYER C4 = 3 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 684
#Total number of multi-cut vias = 116 ( 17.0%)
#Total number of single cut vias = 568 ( 83.0%)
#Up-Via Summary (total 684):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M2               283 ( 89.8%)        32 ( 10.2%)        315
# C1               180 ( 82.9%)        37 ( 17.1%)        217
# C2               104 ( 70.7%)        43 ( 29.3%)        147
# C3                 1 ( 20.0%)         4 ( 80.0%)          5
#-----------------------------------------------------------
#                  568 ( 83.0%)       116 ( 17.0%)        684 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 520 um.
#Total half perimeter of net bounding box = 81 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 30 um.
#Total wire length on LAYER C1 = 190 um.
#Total wire length on LAYER C2 = 190 um.
#Total wire length on LAYER C3 = 108 um.
#Total wire length on LAYER C4 = 3 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 684
#Total number of multi-cut vias = 116 ( 17.0%)
#Total number of single cut vias = 568 ( 83.0%)
#Up-Via Summary (total 684):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M2               283 ( 89.8%)        32 ( 10.2%)        315
# C1               180 ( 82.9%)        37 ( 17.1%)        217
# C2               104 ( 70.7%)        43 ( 29.3%)        147
# C3                 1 ( 20.0%)         4 ( 80.0%)          5
#-----------------------------------------------------------
#                  568 ( 83.0%)       116 ( 17.0%)        684 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Start Post Route via swapping..
#No area is rerouted by ECO routing. Post route via swapping is skipped.
#   number of violations = 0
#cpu time = 01:11:00, elapsed time = 486004:16:23, memory = 23412.03 (MB), peak = 26383.69 (MB)
#CELL_VIEW TOP,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total wire length = 520 um.
#Total half perimeter of net bounding box = 81 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 30 um.
#Total wire length on LAYER C1 = 190 um.
#Total wire length on LAYER C2 = 190 um.
#Total wire length on LAYER C3 = 108 um.
#Total wire length on LAYER C4 = 3 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 684
#Total number of multi-cut vias = 116 ( 17.0%)
#Total number of single cut vias = 568 ( 83.0%)
#Up-Via Summary (total 684):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M2               283 ( 89.8%)        32 ( 10.2%)        315
# C1               180 ( 82.9%)        37 ( 17.1%)        217
# C2               104 ( 70.7%)        43 ( 29.3%)        147
# C3                 1 ( 20.0%)         4 ( 80.0%)          5
#-----------------------------------------------------------
#                  568 ( 83.0%)       116 ( 17.0%)        684 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.27 (MB)
#Total memory = 23412.03 (MB)
#Peak memory = 26383.69 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:45
#Elapsed time = 00:00:09
#Increased memory = 173.29 (MB)
#Total memory = 23397.14 (MB)
#Peak memory = 26383.69 (MB)
#Number of warnings = 67
#Total number of warnings = 682
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Jun 11 00:16:23 2025
#
#**INFO: auto set of droutePostRouteSwapVia to multiCut

globalDetailRoute

#Start globalDetailRoute on Wed Jun 11 00:16:23 2025
#
#Warning: design is detail-routed. Trial route is skipped!
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2392_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2392_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2391_pkt_reg_inst_pkt_reg_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2391_pkt_reg_inst_pkt_reg_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2390_SHIFT_OUT_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2390_SHIFT_OUT_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2389_pkt_reg_inst_n23 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2389_pkt_reg_inst_n23 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2388_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2388_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start reading timing information from file .timing_file_3611107.tif.gz ...
#Read in timing information for 33 ports, 1182 instances from timing file .timing_file_3611107.tif.gz.
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start connecting MustJoinAllPort pins ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Jun 11 00:16:23 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=2(M2), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23396.47 (MB), peak = 26383.69 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23401.09 (MB), peak = 26383.69 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 32 threads...
#Set layer M1 to be advanced pin access layer.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1752 and Instance U1754. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1752 and Instance U1754. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1754 and Instance U1760. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1754 and Instance U1760. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1760 and Instance U1761. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1760 and Instance U1761. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1763 and Instance U1774. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1763 and Instance U1774. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1343 and Instance U1407. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1343 and Instance U1407. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1724 and Instance U1741. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1724 and Instance U1741. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1741 and Instance U1740. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1741 and Instance U1740. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1764 and Instance U1765. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1764 and Instance U1765. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1727 and Instance U1725. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1727 and Instance U1725. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1725 and Instance U1722. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1725 and Instance U1722. Inspect the area near the pin for obstacles.
#WARNING (EMS-27) Message (NRDB-2085) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#638 out of 8327(7.66%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#98 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.05 (MB)
#Total memory = 23401.04 (MB)
#Peak memory = 26383.69 (MB)
#start initial via pillar insertion iteration ...
#WARNING (NRDB-2321) The must join all ports pin FE_PHC1081_CS_sync/X doesn't have enough resource.
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23420.18 (MB), peak = 26383.69 (MB)
#start 1st via pillar insertion iteration ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23420.18 (MB), peak = 26383.69 (MB)
#
#    Via Pillar Insert Failed Statistics
#
#+----------------------------------+---------+------------+-----------------------------------------------------------------------
#| Failed Reason                    | Count   | Pin Name   | Instance name (display       0 records only)                          
#+----------------------------------+---------+------------+-----------------------------------------------------------------------
#|  No Resource on Pin Access Layer |       1 |            | 
#+----------------------------------+---------+------------+-----------------------------------------------------------------------
#
#Total connected MustJoinAllPort pin number / total MustJoinAllPort pin number:              0/      1 =     0%
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 3568.
#Total number of nets in the design = 3570.
#1 routable net do not has any wires.
#3567 routable nets have routed wires.
#1 net will be global routed.
#Using multithreading with 48 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Jun 11 00:16:25 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
#Bottom routing layer index=2(M2), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23401.94 (MB), peak = 26383.69 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Finished routing data preparation on Wed Jun 11 00:16:25 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -20.04 (MB)
#Total memory = 23401.94 (MB)
#Peak memory = 26383.69 (MB)
#
#
#Start global routing on Wed Jun 11 00:16:25 2025
#
#
#Start global routing initialization on Wed Jun 11 00:16:25 2025
#
#Number of eco nets is 1
#
#Start global routing data preparation on Wed Jun 11 00:16:25 2025
#
#Start routing resource analysis on Wed Jun 11 00:16:25 2025
#
#Routing resource analysis is done on Wed Jun 11 00:16:25 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M2             H         386         400        2209    14.85%
#  C1             V         433         265        2209     4.98%
#  C2             H         488         210        2209     0.00%
#  C3             V         536         162        2209     0.00%
#  C4             H         561         137        2209     0.00%
#  C5             V         664          34        2209     0.00%
#  JA             H          68           1        2209     0.00%
#  QA             V          26           0        2209    44.68%
#  QB             H          26           0        2209    44.68%
#  LB             V          17           0        2209    63.83%
#  --------------------------------------------------------------
#  Total                   3206      16.79%       22090    17.30%
#
#
#
#
#Global routing data preparation is done on Wed Jun 11 00:16:25 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23402.44 (MB), peak = 26383.69 (MB)
#
#
#Global routing initialization is done on Wed Jun 11 00:16:25 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23402.44 (MB), peak = 26383.69 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23402.60 (MB), peak = 26383.69 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23402.66 (MB), peak = 26383.69 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 3568.
#Total number of nets in the design = 3570.
#
#3568 routable nets have routed wires.
#
#Routed net constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               1  
#-----------------------------
#        Total               1  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            3568  
#-----------------------------
#        Total            3568  
#-----------------------------
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M2            0(0.00%)   (0.00%)
#  C1            0(0.00%)   (0.00%)
#  C2            0(0.00%)   (0.00%)
#  C3            0(0.00%)   (0.00%)
#  C4            0(0.00%)   (0.00%)
#  C5            0(0.00%)   (0.00%)
#  JA            0(0.00%)   (0.00%)
#  QA            0(0.00%)   (0.00%)
#  QB            0(0.00%)   (0.00%)
#  LB            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   M2(H)    |          3.00 |         18.00 |    17.28    38.88    21.60    43.20 |
[hotspot] |   C1(V)    |          9.00 |         61.00 |    25.92     8.64    38.88    15.12 |
[hotspot] |   C2(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   C3(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   C4(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   C5(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   JA(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   QA(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   QB(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   LB(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   worst    | (C1)     9.00 | (C1)    61.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] | all layers |          0.00 |          0.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 16841 um.
#Total half perimeter of net bounding box = 15381 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 631 um.
#Total wire length on LAYER C1 = 2670 um.
#Total wire length on LAYER C2 = 4000 um.
#Total wire length on LAYER C3 = 4157 um.
#Total wire length on LAYER C4 = 4236 um.
#Total wire length on LAYER C5 = 1103 um.
#Total wire length on LAYER JA = 44 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28340
#Total number of multi-cut vias = 5052 ( 17.8%)
#Total number of single cut vias = 23288 ( 82.2%)
#Up-Via Summary (total 28340):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1467 ( 99.1%)        13 (  0.9%)       1480
# M2              7594 ( 81.1%)      1766 ( 18.9%)       9360
# C1              7116 ( 83.8%)      1375 ( 16.2%)       8491
# C2              4733 ( 81.0%)      1108 ( 19.0%)       5841
# C3              1867 ( 74.9%)       624 ( 25.1%)       2491
# C4               508 ( 75.9%)       161 ( 24.1%)        669
# C5                 3 ( 37.5%)         5 ( 62.5%)          8
#-----------------------------------------------------------
#                23288 ( 82.2%)      5052 ( 17.8%)      28340 
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -1.01 (MB)
#Total memory = 23400.93 (MB)
#Peak memory = 26383.69 (MB)
#
#Finished global routing on Wed Jun 11 00:16:26 2025
#
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23400.37 (MB), peak = 26383.69 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start Track Assignment.
#Done with 2 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
#Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M2             1.39 	  0.00%  	  0.00% 	  0.00%
# C1             0.00 	  0.00%  	  0.00% 	  0.00%
# C2             1.39 	  0.00%  	  0.00% 	  0.00%
# C3             0.00 	  0.00%  	  0.00% 	  0.00%
# C4             0.00 	  0.00%  	  0.00% 	  0.00%
# C5             0.00 	  0.00%  	  0.00% 	  0.00%
# JA             0.00 	  0.00%  	  0.00% 	  0.00%
# QA             0.00 	  0.00%  	  0.00% 	  0.00%
# QB             0.00 	  0.00%  	  0.00% 	  0.00%
# LB             0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All           2.78  	  0.00% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 16841 um.
#Total half perimeter of net bounding box = 15381 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 631 um.
#Total wire length on LAYER C1 = 2670 um.
#Total wire length on LAYER C2 = 4000 um.
#Total wire length on LAYER C3 = 4157 um.
#Total wire length on LAYER C4 = 4236 um.
#Total wire length on LAYER C5 = 1103 um.
#Total wire length on LAYER JA = 44 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28340
#Total number of multi-cut vias = 5052 ( 17.8%)
#Total number of single cut vias = 23288 ( 82.2%)
#Up-Via Summary (total 28340):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1467 ( 99.1%)        13 (  0.9%)       1480
# M2              7594 ( 81.1%)      1766 ( 18.9%)       9360
# C1              7116 ( 83.8%)      1375 ( 16.2%)       8491
# C2              4733 ( 81.0%)      1108 ( 19.0%)       5841
# C3              1867 ( 74.9%)       624 ( 25.1%)       2491
# C4               508 ( 75.9%)       161 ( 24.1%)        669
# C5                 3 ( 37.5%)         5 ( 62.5%)          8
#-----------------------------------------------------------
#                23288 ( 82.2%)      5052 ( 17.8%)      28340 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23400.41 (MB), peak = 26383.69 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:03
#Increased memory = 8.41 (MB)
#Total memory = 23400.45 (MB)
#Peak memory = 26383.69 (MB)
#Using multithreading with 48 threads.
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23419.57 (MB), peak = 26383.69 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 23460.75 (MB), peak = 26383.69 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23460.71 (MB), peak = 26383.69 (MB)
#start 3rd optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23459.68 (MB), peak = 26383.69 (MB)
#start 4th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23459.70 (MB), peak = 26383.69 (MB)
#start 5th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23459.81 (MB), peak = 26383.69 (MB)
#start 6th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23459.70 (MB), peak = 26383.69 (MB)
#start 7th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23459.25 (MB), peak = 26383.69 (MB)
#start 8th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23458.55 (MB), peak = 26383.69 (MB)
#start 9th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23458.65 (MB), peak = 26383.69 (MB)
#start 10th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23458.72 (MB), peak = 26383.69 (MB)
#start 11th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23457.54 (MB), peak = 26383.69 (MB)
#start 12th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23456.64 (MB), peak = 26383.69 (MB)
#start 13th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23455.89 (MB), peak = 26383.69 (MB)
#start 14th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23455.93 (MB), peak = 26383.69 (MB)
#start 15th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23455.86 (MB), peak = 26383.69 (MB)
#start 16th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23455.87 (MB), peak = 26383.69 (MB)
#start 17th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23455.91 (MB), peak = 26383.69 (MB)
#start 18th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23455.85 (MB), peak = 26383.69 (MB)
#start 19th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23456.00 (MB), peak = 26383.69 (MB)
#start 20th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23456.01 (MB), peak = 26383.69 (MB)
#start 21th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23455.68 (MB), peak = 26383.69 (MB)
#start 22th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23453.51 (MB), peak = 26383.69 (MB)
#start 23th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23453.09 (MB), peak = 26383.69 (MB)
#start 24th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23453.09 (MB), peak = 26383.69 (MB)
#start 25th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23452.86 (MB), peak = 26383.69 (MB)
#start 26th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23453.01 (MB), peak = 26383.69 (MB)
#start 27th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23452.08 (MB), peak = 26383.69 (MB)
#start 28th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23452.12 (MB), peak = 26383.69 (MB)
#start 29th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23452.34 (MB), peak = 26383.69 (MB)
#start 30th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23452.77 (MB), peak = 26383.69 (MB)
#start 31th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23452.65 (MB), peak = 26383.69 (MB)
#start 32th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23451.81 (MB), peak = 26383.69 (MB)
#start 33th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 23451.93 (MB), peak = 26383.69 (MB)
#start 34th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23451.87 (MB), peak = 26383.69 (MB)
#start 35th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23452.00 (MB), peak = 26383.69 (MB)
#start 36th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23451.33 (MB), peak = 26383.69 (MB)
#start 37th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23451.38 (MB), peak = 26383.69 (MB)
#start 38th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23450.92 (MB), peak = 26383.69 (MB)
#start 39th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23450.50 (MB), peak = 26383.69 (MB)
#start 40th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23450.87 (MB), peak = 26383.69 (MB)
#start 41th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23450.99 (MB), peak = 26383.69 (MB)
#start 42th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23451.00 (MB), peak = 26383.69 (MB)
#start 43th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23451.04 (MB), peak = 26383.69 (MB)
#start 44th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23451.28 (MB), peak = 26383.69 (MB)
#start 45th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23451.48 (MB), peak = 26383.69 (MB)
#start 46th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23452.00 (MB), peak = 26383.69 (MB)
#start 47th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23452.26 (MB), peak = 26383.69 (MB)
#start 48th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23452.21 (MB), peak = 26383.69 (MB)
#start 49th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 23452.12 (MB), peak = 26383.69 (MB)
#start 50th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      1|      1|
#  Totals |      1|      1|
#---------+-------+-------+
#
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23452.21 (MB), peak = 26383.69 (MB)
#Complete Detail Routing.
#Total wire length = 16839 um.
#Total half perimeter of net bounding box = 15381 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 630 um.
#Total wire length on LAYER C1 = 2671 um.
#Total wire length on LAYER C2 = 3998 um.
#Total wire length on LAYER C3 = 4156 um.
#Total wire length on LAYER C4 = 4236 um.
#Total wire length on LAYER C5 = 1103 um.
#Total wire length on LAYER JA = 44 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28338
#Total number of multi-cut vias = 5052 ( 17.8%)
#Total number of single cut vias = 23286 ( 82.2%)
#Up-Via Summary (total 28338):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1467 ( 99.1%)        13 (  0.9%)       1480
# M2              7594 ( 81.1%)      1766 ( 18.9%)       9360
# C1              7114 ( 83.8%)      1375 ( 16.2%)       8489
# C2              4733 ( 81.0%)      1108 ( 19.0%)       5841
# C3              1867 ( 74.9%)       624 ( 25.1%)       2491
# C4               508 ( 75.9%)       161 ( 24.1%)        669
# C5                 3 ( 37.5%)         5 ( 62.5%)          8
#-----------------------------------------------------------
#                23286 ( 82.2%)      5052 ( 17.8%)      28338 
#
#Total number of DRC violations = 1
#Cpu time = 00:00:19
#Elapsed time = 00:00:17
#Increased memory = 31.05 (MB)
#Total memory = 23431.50 (MB)
#Peak memory = 26383.69 (MB)
#
#start routing for process antenna violation fix ...
#- start antenna fix number of process antenna vio = 1.
#- start antenna fix number of net violated process antenna rule = 1.
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | PinAcc| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      2|      2|
#  Totals |      2|      2|
#---------+-------+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 23465.49 (MB), peak = 26383.69 (MB)
#
#Total wire length = 16839 um.
#Total half perimeter of net bounding box = 15381 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 630 um.
#Total wire length on LAYER C1 = 2671 um.
#Total wire length on LAYER C2 = 3998 um.
#Total wire length on LAYER C3 = 4156 um.
#Total wire length on LAYER C4 = 4236 um.
#Total wire length on LAYER C5 = 1103 um.
#Total wire length on LAYER JA = 44 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28338
#Total number of multi-cut vias = 5052 ( 17.8%)
#Total number of single cut vias = 23286 ( 82.2%)
#Up-Via Summary (total 28338):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1467 ( 99.1%)        13 (  0.9%)       1480
# M2              7594 ( 81.1%)      1766 ( 18.9%)       9360
# C1              7114 ( 83.8%)      1375 ( 16.2%)       8489
# C2              4733 ( 81.0%)      1108 ( 19.0%)       5841
# C3              1867 ( 74.9%)       624 ( 25.1%)       2491
# C4               508 ( 75.9%)       161 ( 24.1%)        669
# C5                 3 ( 37.5%)         5 ( 62.5%)          8
#-----------------------------------------------------------
#                23286 ( 82.2%)      5052 ( 17.8%)      28338 
#
#Total number of DRC violations = 2
#Total number of process antenna violations = 1
#Total number of net violated process antenna rule = 1
#
#
# start diode insertion for process antenna violation fix ...
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL64,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL64,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL16,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL8,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL2,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL64,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL64,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL32,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL3,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL64,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL32,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL6,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL1,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL64,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL64,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL64,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL64,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL64,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL6,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL64,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (EMS-27) Message (NRDB-2366) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
# output diode eco list to '.nano_eco_diode.list1'.
#

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
# ** Added 1 diode instances.
# All diodes placed at ideal locations.
#

# 1 diode(s) added
# 1 old filler cell(s) deleted
# 4 new filler cell(s) added
#
#- start antenna fix number of process antenna vio = 1.
#- start antenna fix number of net violated process antenna rule = 1.
#cpu time = 00:00:16, elapsed time = 00:00:14, memory = 23463.02 (MB), peak = 26383.69 (MB)
#
#Total wire length = 16840 um.
#Total half perimeter of net bounding box = 15382 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 631 um.
#Total wire length on LAYER C1 = 2671 um.
#Total wire length on LAYER C2 = 3998 um.
#Total wire length on LAYER C3 = 4157 um.
#Total wire length on LAYER C4 = 4236 um.
#Total wire length on LAYER C5 = 1103 um.
#Total wire length on LAYER JA = 44 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28339
#Total number of multi-cut vias = 5053 ( 17.8%)
#Total number of single cut vias = 23286 ( 82.2%)
#Up-Via Summary (total 28339):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1467 ( 99.1%)        14 (  0.9%)       1481
# M2              7594 ( 81.1%)      1766 ( 18.9%)       9360
# C1              7114 ( 83.8%)      1375 ( 16.2%)       8489
# C2              4733 ( 81.0%)      1108 ( 19.0%)       5841
# C3              1867 ( 74.9%)       624 ( 25.1%)       2491
# C4               508 ( 75.9%)       161 ( 24.1%)        669
# C5                 3 ( 37.5%)         5 ( 62.5%)          8
#-----------------------------------------------------------
#                23286 ( 82.2%)      5053 ( 17.8%)      28339 
#
#Total number of DRC violations = 3
#Total number of process antenna violations = 1
#Total number of net violated process antenna rule = 1
#
#
#start delete and reroute for process antenna violation fix ...
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 23467.01 (MB), peak = 26383.69 (MB)
#Total wire length = 16842 um.
#Total half perimeter of net bounding box = 15382 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 632 um.
#Total wire length on LAYER C1 = 2671 um.
#Total wire length on LAYER C2 = 3997 um.
#Total wire length on LAYER C3 = 4158 um.
#Total wire length on LAYER C4 = 4251 um.
#Total wire length on LAYER C5 = 1103 um.
#Total wire length on LAYER JA = 30 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28337
#Total number of multi-cut vias = 5056 ( 17.8%)
#Total number of single cut vias = 23281 ( 82.2%)
#Up-Via Summary (total 28337):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1467 ( 99.1%)        14 (  0.9%)       1481
# M2              7593 ( 81.1%)      1767 ( 18.9%)       9360
# C1              7113 ( 83.8%)      1376 ( 16.2%)       8489
# C2              4732 ( 81.0%)      1109 ( 19.0%)       5841
# C3              1866 ( 74.8%)       627 ( 25.2%)       2493
# C4               508 ( 76.2%)       159 ( 23.8%)        667
# C5                 2 ( 33.3%)         4 ( 66.7%)          6
#-----------------------------------------------------------
#                23281 ( 82.2%)      5056 ( 17.8%)      28337 
#
#Total number of DRC violations = 3
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 16842 um.
#Total half perimeter of net bounding box = 15382 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 632 um.
#Total wire length on LAYER C1 = 2671 um.
#Total wire length on LAYER C2 = 3997 um.
#Total wire length on LAYER C3 = 4158 um.
#Total wire length on LAYER C4 = 4251 um.
#Total wire length on LAYER C5 = 1103 um.
#Total wire length on LAYER JA = 30 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28337
#Total number of multi-cut vias = 5056 ( 17.8%)
#Total number of single cut vias = 23281 ( 82.2%)
#Up-Via Summary (total 28337):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1467 ( 99.1%)        14 (  0.9%)       1481
# M2              7593 ( 81.1%)      1767 ( 18.9%)       9360
# C1              7113 ( 83.8%)      1376 ( 16.2%)       8489
# C2              4732 ( 81.0%)      1109 ( 19.0%)       5841
# C3              1866 ( 74.8%)       627 ( 25.2%)       2493
# C4               508 ( 76.2%)       159 ( 23.8%)        667
# C5                 2 ( 33.3%)         4 ( 66.7%)          6
#-----------------------------------------------------------
#                23281 ( 82.2%)      5056 ( 17.8%)      28337 
#
#Total number of DRC violations = 3
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#13.85% of area are rerouted by ECO routing.
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | PinAcc| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      0|   1|      1|
#  M2     |      1|   0|      1|
#  Totals |      1|   1|      2|
#---------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:02, memory = 23495.55 (MB), peak = 26383.69 (MB)
#CELL_VIEW TOP,init has 2 DRC violations
#Total number of DRC violations = 2
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total wire length = 16842 um.
#Total half perimeter of net bounding box = 15382 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 632 um.
#Total wire length on LAYER C1 = 2671 um.
#Total wire length on LAYER C2 = 3997 um.
#Total wire length on LAYER C3 = 4158 um.
#Total wire length on LAYER C4 = 4251 um.
#Total wire length on LAYER C5 = 1103 um.
#Total wire length on LAYER JA = 30 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28337
#Total number of multi-cut vias = 9574 ( 33.8%)
#Total number of single cut vias = 18763 ( 66.2%)
#Up-Via Summary (total 28337):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1439 ( 97.2%)        42 (  2.8%)       1481
# M2              6317 ( 67.5%)      3043 ( 32.5%)       9360
# C1              5619 ( 66.2%)      2870 ( 33.8%)       8489
# C2              3620 ( 62.0%)      2221 ( 38.0%)       5841
# C3              1376 ( 55.2%)      1117 ( 44.8%)       2493
# C4               390 ( 58.5%)       277 ( 41.5%)        667
# C5                 2 ( 33.3%)         4 ( 66.7%)          6
#-----------------------------------------------------------
#                18763 ( 66.2%)      9574 ( 33.8%)      28337 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 23525.25 (MB), peak = 26383.69 (MB)
#CELL_VIEW TOP,init has 6 DRC violations
#Total number of DRC violations = 6
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Jun 11 00:17:03 2025
#
#
#Start Post Route Wire Spread.
#Done with 42 horizontal wires in 3 hboxes and 28 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 16850 um.
#Total half perimeter of net bounding box = 15382 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 633 um.
#Total wire length on LAYER C1 = 2671 um.
#Total wire length on LAYER C2 = 3998 um.
#Total wire length on LAYER C3 = 4159 um.
#Total wire length on LAYER C4 = 4254 um.
#Total wire length on LAYER C5 = 1104 um.
#Total wire length on LAYER JA = 30 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28337
#Total number of multi-cut vias = 9574 ( 33.8%)
#Total number of single cut vias = 18763 ( 66.2%)
#Up-Via Summary (total 28337):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1439 ( 97.2%)        42 (  2.8%)       1481
# M2              6317 ( 67.5%)      3043 ( 32.5%)       9360
# C1              5619 ( 66.2%)      2870 ( 33.8%)       8489
# C2              3620 ( 62.0%)      2221 ( 38.0%)       5841
# C3              1376 ( 55.2%)      1117 ( 44.8%)       2493
# C4               390 ( 58.5%)       277 ( 41.5%)        667
# C5                 2 ( 33.3%)         4 ( 66.7%)          6
#-----------------------------------------------------------
#                18763 ( 66.2%)      9574 ( 33.8%)      28337 
#
#
#Start DRC checking..
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      1|      0|   0|      1|
#  Totals |      1|      3|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 23552.16 (MB), peak = 26383.69 (MB)
#CELL_VIEW TOP,init has 6 DRC violations
#Total number of DRC violations = 6
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 7
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | PinAcc| MinStp| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      3|   2|      5|
#  M2     |      2|      0|   0|      2|
#  Totals |      2|      3|   2|      7|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:05, elapsed time = 00:00:02, memory = 23512.16 (MB), peak = 26383.69 (MB)
#CELL_VIEW TOP,init has 7 DRC violations
#Total number of DRC violations = 7
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 16850 um.
#Total half perimeter of net bounding box = 15382 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 633 um.
#Total wire length on LAYER C1 = 2671 um.
#Total wire length on LAYER C2 = 3998 um.
#Total wire length on LAYER C3 = 4159 um.
#Total wire length on LAYER C4 = 4254 um.
#Total wire length on LAYER C5 = 1104 um.
#Total wire length on LAYER JA = 30 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28337
#Total number of multi-cut vias = 9574 ( 33.8%)
#Total number of single cut vias = 18763 ( 66.2%)
#Up-Via Summary (total 28337):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1439 ( 97.2%)        42 (  2.8%)       1481
# M2              6317 ( 67.5%)      3043 ( 32.5%)       9360
# C1              5619 ( 66.2%)      2870 ( 33.8%)       8489
# C2              3620 ( 62.0%)      2221 ( 38.0%)       5841
# C3              1376 ( 55.2%)      1117 ( 44.8%)       2493
# C4               390 ( 58.5%)       277 ( 41.5%)        667
# C5                 2 ( 33.3%)         4 ( 66.7%)          6
#-----------------------------------------------------------
#                18763 ( 66.2%)      9574 ( 33.8%)      28337 
#
#detailRoute Statistics:
#Cpu time = 00:00:53
#Elapsed time = 00:00:39
#Increased memory = 109.21 (MB)
#Total memory = 23509.66 (MB)
#Peak memory = 26383.69 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:57
#Elapsed time = 00:00:42
#Increased memory = 99.95 (MB)
#Total memory = 23499.20 (MB)
#Peak memory = 26383.69 (MB)
#Number of warnings = 86
#Total number of warnings = 769
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Jun 11 00:17:06 2025
#
#Default setup view is reset to view_slow_mission.
#Default setup view is reset to view_slow_mission.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:01:43, elapsed time = 00:00:52, memory = 23388.25 (MB), peak = 26383.69 (MB)
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  routeDesign               | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
#  DB Import                 | 00:00:01|     00:00:01|         1.0|
#  DB Export                 | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access           | 00:00:42|     00:00:06|         7.2|
#  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
#  Data Preparation          | 00:00:04|     00:00:03|         1.1|
#  Global Routing            | 00:00:02|     00:00:01|         2.0|
#  Track Assignment          | 00:00:00|     00:00:00|         1.0|
#  Detail Routing            | 00:00:20|     00:00:18|         1.1|
#  Antenna Fixing            | 00:00:20|     00:00:16|         1.3|
#  Post Route Via Swapping   | 00:00:04|     00:00:02|         2.1|
#  Post Route Wire Spreading | 00:00:08|     00:00:04|         2.2|
#  Entire Command            | 00:01:43|     00:00:52|         2.0|
#----------------------------+---------+-------------+------------+
#
*** RouteDesign #1 [finish] (route_opt_design #1) : cpu/real = 0:01:43.4/0:00:51.9 (2.0), totSession cpu/real = 1:12:01.5/0:33:00.9 (2.2), mem = 29180.5M

Optimization is working on the following views:
  Setup views: view_slow_mission 
  Hold  views: view_fast_mission 
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 23388.3M, totSessionCpu=1:12:01 **
*** InitOpt #1 [begin] (route_opt_design #1) : totSession cpu/real = 1:12:01.5/0:33:00.9 (2.2), mem = 29180.5M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
**WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################

Starting Levelizing
2025-Jun-11 00:17:10 (2025-Jun-11 04:17:10 GMT)
2025-Jun-11 00:17:10 (2025-Jun-11 04:17:10 GMT): 10%
2025-Jun-11 00:17:10 (2025-Jun-11 04:17:10 GMT): 20%
2025-Jun-11 00:17:10 (2025-Jun-11 04:17:10 GMT): 30%
2025-Jun-11 00:17:10 (2025-Jun-11 04:17:10 GMT): 40%
2025-Jun-11 00:17:10 (2025-Jun-11 04:17:10 GMT): 50%
2025-Jun-11 00:17:10 (2025-Jun-11 04:17:10 GMT): 60%
2025-Jun-11 00:17:10 (2025-Jun-11 04:17:10 GMT): 70%
2025-Jun-11 00:17:10 (2025-Jun-11 04:17:10 GMT): 80%
2025-Jun-11 00:17:10 (2025-Jun-11 04:17:10 GMT): 90%

Finished Levelizing
2025-Jun-11 00:17:10 (2025-Jun-11 04:17:10 GMT)

Starting Activity Propagation
2025-Jun-11 00:17:10 (2025-Jun-11 04:17:10 GMT)
2025-Jun-11 00:17:10 (2025-Jun-11 04:17:10 GMT): 10%
2025-Jun-11 00:17:10 (2025-Jun-11 04:17:10 GMT): 20%
2025-Jun-11 00:17:10 (2025-Jun-11 04:17:10 GMT): 30%

Finished Activity Propagation
2025-Jun-11 00:17:10 (2025-Jun-11 04:17:10 GMT)

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:07:10, real = 0:01:31, mem = 25548.1M, totSessionCpu=1:19:11 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
#optDebug: { P: 22 W: 1195 FE: standard PE: high LDR: 0.5}
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0.05
**INFO: setOptMode -opt_power_effort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.

*** InitOpt #1 [finish] (route_opt_design #1) : cpu/real = 0:07:10.2/0:01:31.0 (4.7), totSession cpu/real = 1:19:11.6/0:34:31.9 (2.3), mem = 30773.7M
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton
 ReSet Options after AAE Based Opt flow 
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
**INFO: flowCheckPoint #16 InitialSummary

Power view               = view_slow_mission
Number of VT partitions  = 2
Standard cells in design = 1371
Instances in design      = 3553

Instance distribution across the VT partitions:

 LVT : inst = 3434 (96.7%), cells = 728 (53.10%)
   Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 3434 (96.7%)

 HVT : inst = 113 (3.2%), cells = 613 (44.71%)
   Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 113 (3.2%)

Reporting took 0 sec
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2392_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2392_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2391_pkt_reg_inst_pkt_reg_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2391_pkt_reg_inst_pkt_reg_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2390_SHIFT_OUT_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2390_SHIFT_OUT_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2389_pkt_reg_inst_n23 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2389_pkt_reg_inst_n23 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Jun 11 00:18:38 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 25597.72 (MB), peak = 26383.69 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Jun 11 00:18:38 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Bottom routing layer index=2(M2), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 25635.46 (MB), peak = 26383.69 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
#Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
#(i=11, n=11 2000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#C1 -> C1 (3)
#C2 -> C2 (4)
#C3 -> C3 (5)
#C4 -> C4 (6)
#C5 -> C5 (7)
#JA -> JA (8)
#QA -> QA (9)
#QB -> QB (10)
#LB -> LB (11)
#SADV-On
# Corner(s) : 
#rc_fast [25.00] 
#rc_slow [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 2124]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
#CCE Version read = IQuantus/TQuantus 22.1.1-s215
#number model r/c [2,2] [22,2124] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 25663.45 (MB), peak = 26383.69 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.01 (MB)
#Total memory = 25663.46 (MB)
#Peak memory = 26383.69 (MB)
#Using multithreading with 48 threads.
#begin processing metal fill model file
#end processing metal fill model file
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x3 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 4 hboxes with 48 threads on machine with  Xeon 2.40GHz 36608KB Cache 48CPU...
#Process 0 special clock nets for rc extraction
#Total 3568 nets were built. 6 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:03, elapsed time = 00:00:02 .
#   Increased memory =   148.50 (MB), total memory = 25812.57 (MB), peak memory = 26383.69 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_xuveOL.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 25732.96 (MB), peak = 26383.69 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#RC Statistics: 10605 Res, 4856 Ground Cap, 2778 XCap (Edge to Edge)
#RC V/H edge ratio: 0.22, Avg V/H Edge Length: 1551.48 (3775), Avg L-Edge Length: 3607.21 (5765)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_xuveOL.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 14181 nodes, 10613 edges, and 5742 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 25726.85 (MB), peak = 26383.69 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_xuveOL.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 31545.340M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_xuveOL.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell TOP has rcdb /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_xuveOL.rcdb.d specified
Cell TOP, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 31545.340M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:07
#Elapsed time = 00:00:05
#Increased memory = 91.27 (MB)
#Total memory = 25726.73 (MB)
#Peak memory = 26383.69 (MB)
#
#6 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Design Signature (0)
#Finish Inst Signature in MT(41922025)
#Finish Net Signature in MT(85054212)
#Finish SNet Signature in MT (91751450)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 36608KB Cache 48CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.18/48, scale score = 0.02.
#    Increased memory =    -0.02 (MB), total memory = 25605.27 (MB), peak memory = 26383.69 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 25605.86 (MB), peak memory = 26383.69 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.69/48, scale score = 0.08.
#    Increased memory =     0.02 (MB), total memory = 25605.86 (MB), peak memory = 26383.69 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 25605.85 (MB), peak memory = 26383.69 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.43/48, scale score = 0.07.
#    Increased memory =    -0.56 (MB), total memory = 25605.29 (MB), peak memory = 26383.69 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.35/48, scale score = 0.05.
#    Increased memory =   -37.89 (MB), total memory = 25605.85 (MB), peak memory = 26383.69 (MB)
Reading RCDB with compressed RC data.
Suspended 174 physical insts (cell UDB116SVT24_FILL64 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL64 / prefix -).
Suspended 91 physical insts (cell UDB116SVT24_FILL32 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL32 / prefix -).
Suspended 113 physical insts (cell UDB116SVT24_FILL16 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL16 / prefix -).
Suspended 58 physical insts (cell UDB116SVT24_FILL12 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL12 / prefix -).
Suspended 62 physical insts (cell UDB116SVT24_FILL8 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL8 / prefix -).
Suspended 42 physical insts (cell UDB116SVT24_FILL6 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL6 / prefix -).
Suspended 41 physical insts (cell UDB116SVT24_FILL5 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL5 / prefix -).
Suspended 167 physical insts (cell UDB116SVT24_FILL4 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL4 / prefix -).
Suspended 343 physical insts (cell UDB116SVT24_FILL3 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL3 / prefix -).
Suspended 372 physical insts (cell UDB116SVT24_FILL2 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL2 / prefix -).
Suspended 0 physical inst  (cell UDB116SVT24_FILL1 / prefix -).
Deleted 1930 physical insts (cell UDB116SVT24_FILL1 / prefix -).

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
** INFO: Initializing Glitch Interface
AAE DB initialization (MEM=30816.1 CPU=0:00:00.0 REAL=0:00:00.0) 
** INFO: Initializing Glitch Cache
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (48 T). (MEM=25396.4)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
Total number of fetched objects 3568
AAE_INFO-618: Total number of nets in the design is 3570,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=26286.6 CPU=0:00:01.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=25738.8 CPU=0:00:02.9 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/.AAE_5N8s2L/.AAE_3611107/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 37494.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 37494.8M)

Executing IPO callback for view pruning (simultaneousMode=0)..

Active setup views:
 view_slow_mission
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (48 T). (MEM=26569)
Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 3568. 
Total number of fetched objects 3568
AAE_INFO-618: Total number of nets in the design is 3570,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=26602.4 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=26602.4 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:09.8 real=0:00:06.0 totSessionCpu=1:19:32 mem=37779.2M)
** INFO: Initializing Glitch Interface

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.380  | 49.479  | 49.380  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    112 (112)     |    -71     |    113 (113)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.738%
       (49.508% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:07:31, real = 0:01:46, mem = 26639.9M, totSessionCpu=1:19:32 **
OPTC: m4 20.0 50.0
OPTC: view 50.0
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #17 OptimizationPass1
*** ClockDrv #1 [begin] (route_opt_design #1) : totSession cpu/real = 1:19:33.7/0:34:47.1 (2.3), mem = 35391.5M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  3569 (unrouted=2, trialRouted=0, noStatus=0, routed=3567, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
-effortLevel medium                        # enums={low medium high signoff}, default=undefined
Clock tree cells fixed by user: 0 out of 0
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[PSP]    Load db... (mem=34.2M)
[PSP]    Read data from FE... (mem=34.2M)
[PSP]    Read rows... (mem=34.2M)
[PSP]    Done Read rows (cpu=0.000s, mem=34.2M)

[PSP]    Done Read data from FE (cpu=0.005s, mem=34.2M)

[PSP]    Done Load db (cpu=0.006s, mem=34.2M)

[PSP]    Constructing placeable region... (mem=34.2M)
[PSP]    Compute region effective width... (mem=34.2M)
[PSP]    Done Compute region effective width (cpu=0.000s, mem=34.2M)

[PSP]    Done Constructing placeable region (cpu=0.001s, mem=34.2M)

  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        primary_delay_corner: dc_slow (default: )
        route_type is set for at least one object
        source_max_capacitance is set for at least one object
        target_insertion_delay is set for at least one object
        target_max_trans_sdc is set for at least one object
        target_skew is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        cloning_copy_activity: 1 (default: false)
        force_design_routing_status: 1 (default: auto)
        last_virtual_delay_scaling_factor is set for at least one object
        pro_enable_post_commit_delay_update: 1 (default: false)
        use_accurate_downstream_capacitance_in_optimization: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
Reading RCDB with compressed RC data.
    Library trimming buffers in power domain auto-default and half-corner dc_slow:setup.late removed 21 of 39 cells
    Original list had 39 cells:
    UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_12 UDB116SVT24_BUF_10 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_3 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_2 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 
    New trimmed list has 18 cells:
    UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12 UDB116SVT24_BUF_10 UDB116SVT24_BUF_9 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_4 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1 
    Library trimming inverters in power domain auto-default and half-corner dc_slow:setup.late removed 1 of 18 cells
    Original list had 18 cells:
    UDB116SVT24_INV_32 UDB116SVT24_INV_24 UDB116SVT24_INV_20 UDB116SVT24_INV_18 UDB116SVT24_INV_16 UDB116SVT24_INV_15 UDB116SVT24_INV_12 UDB116SVT24_INV_10 UDB116SVT24_INV_9 UDB116SVT24_INV_8 UDB116SVT24_INV_6 UDB116SVT24_INV_5 UDB116SVT24_INV_4 UDB116SVT24_INV_3 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 
    New trimmed list has 17 cells:
    UDB116SVT24_INV_32 UDB116SVT24_INV_24 UDB116SVT24_INV_20 UDB116SVT24_INV_18 UDB116SVT24_INV_16 UDB116SVT24_INV_15 UDB116SVT24_INV_12 UDB116SVT24_INV_10 UDB116SVT24_INV_9 UDB116SVT24_INV_8 UDB116SVT24_INV_6 UDB116SVT24_INV_5 UDB116SVT24_INV_4 UDB116SVT24_INV_3 UDB116SVT24_INV_2 UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 
**WARN: (IMPCCOPT-2431):	Found 281 pin(s) with annotated transitions for the delay corner 'dc_slow' that are connected to non-ideal or non-dont_touch nets. These pins will be excluded from transition time design rule violation checking in this delay corner.
Type 'man IMPCCOPT-2431' for more detail.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): default_route_type_nonleaf (default: default)
        source_max_capacitance: 0.005 (default: auto)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12 UDB116SVT24_BUF_10 UDB116SVT24_BUF_9 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_4 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1
      Inverters:   UDB116SVT24_INV_32 UDB116SVT24_INV_24 UDB116SVT24_INV_20 UDB116SVT24_INV_18 UDB116SVT24_INV_16 UDB116SVT24_INV_15 UDB116SVT24_INV_12 UDB116SVT24_INV_10 UDB116SVT24_INV_9 UDB116SVT24_INV_8 UDB116SVT24_INV_6 UDB116SVT24_INV_5 UDB116SVT24_INV_4 UDB116SVT24_INV_3 UDB116SVT24_INV_2 UDB116SVT24_INV_1 UDB116SVT24_INV_0P75
      Clock gates: UDB116SVT24_CKGTPLT_V7_24 UDB116SVT24_CKGTPLT_V7_16 UDB116SVT24_CKGTPLT_V5_16 UDB116SVT24_CKGTPLT_V5_13 UDB116SVT24_CKGTPLT_V7_12 UDB116SVT24_CKGTPLT_V5_12 UDB116SVT24_CKGTPLT_V5_11 UDB116SVT24_CKGTPLT_V5_9 UDB116SVT24_CKGTPLT_V7_8 UDB116SVT24_CKGTPLT_V5_8 UDB116SVT24_CKGTPLT_V8_8 UDB116SVT24_CKGTPLT_V5_7 UDB116SVT24_CKGTPLT_V7_6 UDB116SVT24_CKGTPLT_V5_6 UDB116SVT24_CKGTPLT_V5_5 UDB116SVT24_CKGTPLT_V7_4 UDB116SVT24_CKGTPLT_V5_4 UDB116SVT24_CKGTPLT_V8_4 UDB116SVT24_CKGTPLT_V5_3P5 UDB116SVT24_CKGTPLT_V7_3 UDB116SVT24_CKGTPLT_V5_3 UDB116SVT24_CKGTPLT_V5_2P5 UDB116SVT24_CKGTPLT_V5_2 UDB116SVT24_CKGTPLT_V7_2 UDB116SVT24_CKGTPLT_V8_2 UDB116SVT24_CKGTPLT_V5_1P75 UDB116SVT24_CKGTPLT_V5_1P5 UDB116SVT24_CKGTPLT_V7_1 UDB116SVT24_CKGTPLT_V5_1 UDB116SVT24_CKGTPLT_V8_1 UDB116SVT24_CKGTPLT_V5_0P75
      Unblocked area available for placement of any clock cells in power_domain auto-default: 2856.384um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: C2/C1; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: C2/C1; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: C2/C1; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner dc_slow:setup, late and power domain auto-default:
      Slew time target (leaf):    0.060ns
      Slew time target (trunk):   0.060ns
      Slew time target (top):     0.060ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.030ns
      Buffer max distance: 247.294um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:UDB116SVT24_BUF_16P5, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=231.428um, saturatedSlew=0.050ns, speed=4467.722um per ns, cellArea=7.308um^2 per 1000um}
      Inverter  : {lib_cell:UDB116SVT24_INV_20, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=158.394um, saturatedSlew=0.038ns, speed=5117.738um per ns, cellArea=8.305um^2 per 1000um}
      Clock gate: {lib_cell:UDB116SVT24_CKGTPLT_V7_24, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=219.750um, saturatedSlew=0.051ns, speed=3555.825um per ns, cellArea=18.243um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/mode_mission:
     Created from constraint modes: {[mode_mission]}
      Sources:                     pin clk
      Total number of sinks:       280
      Delay constrained sinks:     280
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner dc_slow:setup.late:
      Skew target:                 0.030ns
    Primary reporting skew groups are:
    skew_group clk/mode_mission with 280 clock sinks
    
    
    Constraint summary
    ==================
    
    Transition constraints are active in the following delay corners:
    
    dc_slow:setup.late
    
    Cap constraints are active in the following delay corners:
    
    dc_slow:setup.late
    
    Transition constraint summary:
    
    ------------------------------------------------------------------------------------------
    Delay corner                    Target (ns)    Num pins    Target source     Clock tree(s)
    ------------------------------------------------------------------------------------------
    dc_slow:setup.late (primary)         -            -              -                 -
                 -                     0.060         282       auto extracted    all
    ------------------------------------------------------------------------------------------
    
    Capacitance constraint summary:
    
    ----------------------------------------------------------------------------------------------------------
    Delay corner                    Limit (pF)    Num nets    Target source                      Clock tree(s)
    ----------------------------------------------------------------------------------------------------------
    dc_slow:setup.late (primary)        -            -                       -                         -
                 -                    0.005          1        source_max_capacitance_property    all
    ----------------------------------------------------------------------------------------------------------
    
    
    Clock DAG stats initial state:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
    Have 48 CPUs available for CTS. Selected algorithms will run multithreaded.
**WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
Type 'man IMPCCOPT-2314' for more detail.
    
    Ideal and dont_touch net fanout counts:
    
    -----------------------------------------------------------
    Min fanout    Max fanout    Number of ideal/dont_touch nets
    -----------------------------------------------------------
          1            10                      0
         11           100                      0
        101          1000                      1
       1001         10000                      0
      10001           +                        0
    -----------------------------------------------------------
    
    Top ideal and dont_touch nets by fanout:
    
    ---------------------
    Net name    Fanout ()
    ---------------------
    clk            280
    ---------------------
    
    
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:04.6 real=0:00:04.2)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  ProEngine running partially connected to DB
  Clock tree timing engine global stage delay update for dc_slow:setup.late...
  Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO initial state:
    Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
  Clock DAG primary half-corner transition distribution PRO initial state:
    Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
  Primary reporting skew groups PRO initial state:
  Skew group summary PRO initial state:
    skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    Statistics: Fix DRVs (cell sizing):
    ===================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'PRO Fixing DRVs':
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for dc_slow:setup.late...
  Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO final:
    Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
  Clock DAG primary half-corner transition distribution PRO final:
    Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
  Primary reporting skew groups PRO final:
  Skew group summary PRO final:
    skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
PRO done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  3569 (unrouted=2, trialRouted=0, noStatus=0, routed=3567, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:05.0 real=0:00:04.6)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** ClockDrv #1 [finish] (route_opt_design #1) : cpu/real = 0:00:05.2/0:00:04.6 (1.1), totSession cpu/real = 1:19:38.9/0:34:51.8 (2.3), mem = 108087.8M
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 196, Num usable cells 1279
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 196, Num usable cells 1279
**INFO: Start fixing DRV (Mem = 36964.77M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #1 [begin] (route_opt_design #1) : totSession cpu/real = 1:19:39.4/0:34:52.3 (2.3), mem = 36964.8M
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
(I,S,L,T): view_slow_mission: 0.00774054, 0.0052802, 0.137813, 0.150834
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
** INFO: Initializing Glitch Interface
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|   112|   112|     0|     0|     0|     0|    49.38|     0.00|       0|       0|       0| 49.51%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|   112|   112|     0|     0|     0|     0|    49.38|     0.00|       0|       0|       0| 49.51%| 0:00:00.0| 37837.5M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=37837.5M) ***

(I,S,L,T): view_slow_mission: 0.00774054, 0.0052802, 0.137813, 0.150834
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** DrvOpt #1 [finish] (route_opt_design #1) : cpu/real = 0:00:07.0/0:00:06.5 (1.1), totSession cpu/real = 1:19:46.5/0:34:58.7 (2.3), mem = 35590.5M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:07:45, real = 0:01:58, mem = 26785.1M, totSessionCpu=1:19:46 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 35590.48M).
Leakage Power Opt: resetting the buf/inv selection

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     SI Timing Summary (cpu=0.12min real=0.10min mem=35590.5M)
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.380  | 49.479  | 49.380  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    112 (112)     |    -71     |    113 (113)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.738%
       (49.508% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:07:46, real = 0:01:59, mem = 26777.3M, totSessionCpu=1:19:47 **
** INFO: Initializing Glitch Interface
#InfoCS: Num dontuse cells 196, Num usable cells 1279
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 196, Num usable cells 1279
GigaOpt: target slack met, skip TNS optimization
**INFO: flowCheckPoint #18 OptimizationPass2
*** BuildHoldData #1 [begin] (route_opt_design #1) : totSession cpu/real = 1:19:47.5/0:34:59.6 (2.3), mem = 35586.5M
Saving timing graph ...
Done save timing graph
**INFO: Starting Blocking QThread with 48 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 48 CPU(s).
*** QThread HoldInit [begin] (BuildHoldData #1 / route_opt_design #1) : mem = 0.2M
Multithreaded Timing Analysis is initialized with 48 threads

Latch borrow mode reset to max_borrow
AAE_INFO: switching setDelayCal -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (48 T). (MEM=26790.4)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 3568. 
Total number of fetched objects 3568
End delay calculation. (MEM=26888.2 CPU=0:00:00.9 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=26888.2 CPU=0:00:01.9 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:01.0 totSessionCpu=0:00:03.7 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:03.7 real=0:00:01.0 totSessionCpu=0:00:03.7 mem=0.0M ***
Warning: No proper clock gate cell delay was found for clock standard delay computation.
*** QThread HoldInit [finish] (BuildHoldData #1 / route_opt_design #1) : cpu/real = 0:00:04.0/0:00:01.4 (2.9), mem = 0.0M

_______________________________________________________________________
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
** INFO: Initializing Glitch Interface

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
         Before 2nd PASS Opt
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.380  | 49.479  | 49.380  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    112 (112)     |    -71     |    113 (113)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.738%
       (49.508% with Fillers)
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (route_opt_design #1) : cpu/real = 0:00:07.9/0:00:05.0 (1.6), totSession cpu/real = 1:19:55.4/0:35:04.6 (2.3), mem = 37062.1M
Glitch fixing enabled
#InfoCS: Num dontuse cells 196, Num usable cells 1279
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 196, Num usable cells 1279
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #19 OptimizationPower
**optDesign ... cpu = 0:07:56, real = 0:02:06, mem = 26345.2M, totSessionCpu=1:19:58 **

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.380  | 49.479  | 49.380  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    112 (112)     |    -71     |    113 (113)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.738%
       (49.508% with Fillers)
------------------------------------------------------------------
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.


Starting Levelizing
2025-Jun-11 00:19:13 (2025-Jun-11 04:19:13 GMT)
2025-Jun-11 00:19:13 (2025-Jun-11 04:19:13 GMT): 10%
2025-Jun-11 00:19:13 (2025-Jun-11 04:19:13 GMT): 20%
2025-Jun-11 00:19:13 (2025-Jun-11 04:19:13 GMT): 30%
2025-Jun-11 00:19:13 (2025-Jun-11 04:19:13 GMT): 40%
2025-Jun-11 00:19:13 (2025-Jun-11 04:19:13 GMT): 50%
2025-Jun-11 00:19:13 (2025-Jun-11 04:19:13 GMT): 60%
2025-Jun-11 00:19:13 (2025-Jun-11 04:19:13 GMT): 70%
2025-Jun-11 00:19:13 (2025-Jun-11 04:19:13 GMT): 80%
2025-Jun-11 00:19:13 (2025-Jun-11 04:19:13 GMT): 90%

Finished Levelizing
2025-Jun-11 00:19:13 (2025-Jun-11 04:19:13 GMT)

Starting Activity Propagation
2025-Jun-11 00:19:13 (2025-Jun-11 04:19:13 GMT)
2025-Jun-11 00:19:13 (2025-Jun-11 04:19:13 GMT): 10%
2025-Jun-11 00:19:13 (2025-Jun-11 04:19:13 GMT): 20%
2025-Jun-11 00:19:13 (2025-Jun-11 04:19:13 GMT): 30%

Finished Activity Propagation
2025-Jun-11 00:19:13 (2025-Jun-11 04:19:13 GMT)

Begin: Power Optimization
env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4
Using Power View: view_slow_mission.

Begin Power Analysis

             0V	    gnd
          0.72V	    vdd
Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=26438.12MB/38331.83MB/28084.32MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=26438.12MB/38331.83MB/28084.32MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=26438.13MB/38331.83MB/28084.32MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=26438.38MB/38331.83MB/28084.32MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Jun-11 00:19:14 (2025-Jun-11 04:19:14 GMT)
2025-Jun-11 00:19:14 (2025-Jun-11 04:19:14 GMT): 10%
2025-Jun-11 00:19:14 (2025-Jun-11 04:19:14 GMT): 20%
2025-Jun-11 00:19:14 (2025-Jun-11 04:19:14 GMT): 30%

Finished Activity Propagation
2025-Jun-11 00:19:14 (2025-Jun-11 04:19:14 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=26438.38MB/38331.83MB/28084.32MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Jun-11 00:19:14 (2025-Jun-11 04:19:14 GMT)
2025-Jun-11 00:19:14 (2025-Jun-11 04:19:14 GMT): 10%
2025-Jun-11 00:19:14 (2025-Jun-11 04:19:14 GMT): 20%
2025-Jun-11 00:19:14 (2025-Jun-11 04:19:14 GMT): 30%
2025-Jun-11 00:19:14 (2025-Jun-11 04:19:14 GMT): 40%
2025-Jun-11 00:19:14 (2025-Jun-11 04:19:14 GMT): 50%
2025-Jun-11 00:19:14 (2025-Jun-11 04:19:14 GMT): 60%
2025-Jun-11 00:19:14 (2025-Jun-11 04:19:14 GMT): 70%
2025-Jun-11 00:19:14 (2025-Jun-11 04:19:14 GMT): 80%
2025-Jun-11 00:19:14 (2025-Jun-11 04:19:14 GMT): 90%

Finished Calculating power
2025-Jun-11 00:19:14 (2025-Jun-11 04:19:14 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:03, real=0:00:00, mem(process/total/peak)=26462.86MB/38561.87MB/28084.32MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=26462.86MB/38561.87MB/28084.32MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=26462.86MB/38561.87MB/28084.32MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:00, mem(process/total/peak)=26462.86MB/38561.87MB/28084.32MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=26462.86MB/38561.87MB/28084.32MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Jun-11 00:19:14 (2025-Jun-11 04:19:14 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: TOP
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00757572 	    5.0215%
Total Switching Power:       0.00528020 	    3.4999%
Total Leakage Power:         0.13801096 	   91.4786%
Total Power:                 0.15086688
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.005005   0.0008207     0.03487     0.04069       26.97
Macro                          1.353e-09           0   1.079e-10   1.461e-09   9.681e-07
IO                                     0           0           0           0           0
Physical-Only                          0           0      0.0018      0.0018       1.193
Combinational                    0.00257     0.00446      0.1013      0.1084       71.83
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                           0.007576     0.00528       0.138      0.1509         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
vdd                      0.72   0.007576     0.00528       0.138      0.1509         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                     U1062 (UDB116SVT24_INV_15):        0.0008351
*              Highest Leakage Power:        FE_PHC1081_CS_sync (UDB116SVT24_BUF_S_24):        0.0005337
*                Total Cap:      9.59281e-12 F
*                Total instances in design:  3621
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:    68
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=26463.59MB/38561.87MB/28084.32MB)

OptDebug: Start of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.380|0.000|
|reg2reg   |49.479|0.000|
|HEPG      |49.479|0.000|
|All Paths |49.380|0.000|
+----------+------+-----+

Begin: Core Power Optimization
*** PowerOpt #1 [begin] (route_opt_design #1) : totSession cpu/real = 1:20:03.9/0:35:09.5 (2.3), mem = 39543.0M
(I,S,L,T): view_slow_mission: 0.00774054, 0.0052802, 0.137813, 0.150834
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
** INFO: Initializing Glitch Interface
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 49.51
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   49.51%|        -|   0.000|   0.000|   0:00:00.0|39543.0M|
|   48.92%|      196|   0.000|   0.000|   0:00:01.0|40740.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 48.92
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0

Number of times islegalLocAvaiable called = 241 skipped = 0, called in commitmove = 0, skipped in commitmove = 196
Info : Out of 456 seq cells, 0 cells are internal dont use, and 67 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:05.5) (real = 0:00:02.0) **
(I,S,L,T): view_slow_mission: 0.00766505, 0.00527965, 0.134422, 0.147367
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** PowerOpt #1 [finish] (route_opt_design #1) : cpu/real = 0:00:05.6/0:00:02.4 (2.4), totSession cpu/real = 1:20:09.5/0:35:11.8 (2.3), mem = 40740.9M
**INFO: Skipping refine place as no non-legal commits were detected
Running postRoute recovery in powerReclaim mode
**optDesign ... cpu = 0:08:09, real = 0:02:12, mem = 28454.6M, totSessionCpu=1:20:10 **
** INFO: Initializing Glitch Interface
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in powerReclaim mode (cpu=0:00:00, real=0:00:00, mem=40695.88M, totSessionCpu=1:20:10).
**optDesign ... cpu = 0:08:09, real = 0:02:12, mem = 28454.8M, totSessionCpu=1:20:10 **

env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4
Using Power View: view_slow_mission.

Begin Power Analysis

             0V	    gnd
          0.72V	    vdd
Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=28454.80MB/42297.55MB/28454.80MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=28454.80MB/42297.55MB/28454.80MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=28454.80MB/42297.55MB/28454.80MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=28454.80MB/42297.55MB/28454.80MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Jun-11 00:19:18 (2025-Jun-11 04:19:18 GMT)
2025-Jun-11 00:19:18 (2025-Jun-11 04:19:18 GMT): 10%
2025-Jun-11 00:19:18 (2025-Jun-11 04:19:18 GMT): 20%
2025-Jun-11 00:19:18 (2025-Jun-11 04:19:18 GMT): 30%
2025-Jun-11 00:19:18 (2025-Jun-11 04:19:18 GMT): 40%
2025-Jun-11 00:19:18 (2025-Jun-11 04:19:18 GMT): 50%
2025-Jun-11 00:19:18 (2025-Jun-11 04:19:18 GMT): 60%
2025-Jun-11 00:19:18 (2025-Jun-11 04:19:18 GMT): 70%
2025-Jun-11 00:19:18 (2025-Jun-11 04:19:18 GMT): 80%
2025-Jun-11 00:19:18 (2025-Jun-11 04:19:18 GMT): 90%

Finished Levelizing
2025-Jun-11 00:19:18 (2025-Jun-11 04:19:18 GMT)

Starting Activity Propagation
2025-Jun-11 00:19:18 (2025-Jun-11 04:19:18 GMT)
2025-Jun-11 00:19:18 (2025-Jun-11 04:19:18 GMT): 10%
2025-Jun-11 00:19:18 (2025-Jun-11 04:19:18 GMT): 20%
2025-Jun-11 00:19:18 (2025-Jun-11 04:19:18 GMT): 30%

Finished Activity Propagation
2025-Jun-11 00:19:18 (2025-Jun-11 04:19:18 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=28454.80MB/42297.55MB/28454.80MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Jun-11 00:19:18 (2025-Jun-11 04:19:18 GMT)
2025-Jun-11 00:19:18 (2025-Jun-11 04:19:18 GMT): 10%
2025-Jun-11 00:19:18 (2025-Jun-11 04:19:18 GMT): 20%
2025-Jun-11 00:19:18 (2025-Jun-11 04:19:18 GMT): 30%
2025-Jun-11 00:19:18 (2025-Jun-11 04:19:18 GMT): 40%
2025-Jun-11 00:19:18 (2025-Jun-11 04:19:18 GMT): 50%
2025-Jun-11 00:19:18 (2025-Jun-11 04:19:18 GMT): 60%
2025-Jun-11 00:19:18 (2025-Jun-11 04:19:18 GMT): 70%
2025-Jun-11 00:19:18 (2025-Jun-11 04:19:18 GMT): 80%
2025-Jun-11 00:19:18 (2025-Jun-11 04:19:18 GMT): 90%

Finished Calculating power
2025-Jun-11 00:19:18 (2025-Jun-11 04:19:18 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:04, real=0:00:00, mem(process/total/peak)=28469.91MB/42607.59MB/28469.91MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=28469.91MB/42607.59MB/28469.91MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=28469.91MB/42607.59MB/28469.91MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:00, mem(process/total/peak)=28469.91MB/42607.59MB/28469.91MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=28469.91MB/42607.59MB/28469.91MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Jun-11 00:19:19 (2025-Jun-11 04:19:19 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: TOP
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00750227 	    5.0919%
Total Switching Power:       0.00527965 	    3.5834%
Total Leakage Power:         0.13455536 	   91.3247%
Total Power:                 0.14733728
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.005005   0.0008207     0.03487     0.04069       27.62
Macro                           1.42e-09           0   1.079e-10   1.527e-09   1.037e-06
IO                                     0           0           0           0           0
Physical-Only                          0           0      0.0018      0.0018       1.221
Combinational                   0.002497    0.004459     0.09789      0.1048       71.16
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                           0.007502     0.00528      0.1346      0.1473         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
vdd                      0.72   0.007502     0.00528      0.1346      0.1473         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                     U1062 (UDB116SVT24_INV_15):        0.0008351
*              Highest Leakage Power:                     U1062 (UDB116SVT24_INV_15):        0.0003139
*                Total Cap:      9.59134e-12 F
*                Total instances in design:  3621
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:    68
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=28470.43MB/42607.59MB/28470.43MB)

OptDebug: End of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.378|0.000|
|reg2reg   |49.478|0.000|
|HEPG      |49.478|0.000|
|All Paths |49.378|0.000|
+----------+------+-----+

End: Power Optimization (cpu=0:00:11, real=0:00:04, mem=37709.88M, totSessionCpu=1:20:15).
**optDesign ... cpu = 0:08:13, real = 0:02:13, mem = 28281.9M, totSessionCpu=1:20:15 **
** INFO: Initializing Glitch Interface
**INFO: flowCheckPoint #20 OptimizationHold

GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 807, Num usable cells 668
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 807, Num usable cells 668
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:20:17 mem=39134.7M ***
*** BuildHoldData #2 [begin] (route_opt_design #1) : totSession cpu/real = 1:20:17.3/0:35:15.6 (2.3), mem = 39134.7M
Saving timing graph ...
Done save timing graph
Latch borrow mode reset to max_borrow
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (48 T). (MEM=30693.5)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 3568
AAE_INFO-618: Total number of nets in the design is 3570,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=30911.9 CPU=0:00:01.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=30911.9 CPU=0:00:01.2 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/.AAE_5N8s2L/.AAE_3611107/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 41070.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 41070.7M)

Executing IPO callback for view pruning (simultaneousMode=0)..

Active hold views:
 view_fast_mission
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (48 T). (MEM=29689.3)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 3568. 
Total number of fetched objects 3568
AAE_INFO-618: Total number of nets in the design is 3570,  9.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=29839.2 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=29839.2 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:03.0 totSessionCpu=1:20:24 mem=41683.6M)
Done building cte hold timing graph (fixHold) cpu=0:00:06.8 real=0:00:04.0 totSessionCpu=1:20:24 mem=41683.6M ***
Done building hold timer [9594 node(s), 12106 edge(s), 1 view(s)] (fixHold) cpu=0:00:07.5 real=0:00:04.0 totSessionCpu=1:20:25 mem=41715.6M ***
OPTC: m4 20.0 50.0
OPTC: view 50.0
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:08.9 real=0:00:05.0 totSessionCpu=1:20:26 mem=41788.8M ***
OPTC: m4 50.0 50.0
OPTC: view 50.0
Setting latch borrow mode to budget during optimization.

Starting Levelizing
2025-Jun-11 00:19:27 (2025-Jun-11 04:19:27 GMT)
2025-Jun-11 00:19:27 (2025-Jun-11 04:19:27 GMT): 10%
2025-Jun-11 00:19:27 (2025-Jun-11 04:19:27 GMT): 20%
2025-Jun-11 00:19:27 (2025-Jun-11 04:19:27 GMT): 30%
2025-Jun-11 00:19:27 (2025-Jun-11 04:19:27 GMT): 40%
2025-Jun-11 00:19:27 (2025-Jun-11 04:19:27 GMT): 50%
2025-Jun-11 00:19:27 (2025-Jun-11 04:19:27 GMT): 60%
2025-Jun-11 00:19:27 (2025-Jun-11 04:19:27 GMT): 70%
2025-Jun-11 00:19:27 (2025-Jun-11 04:19:27 GMT): 80%
2025-Jun-11 00:19:27 (2025-Jun-11 04:19:27 GMT): 90%

Finished Levelizing
2025-Jun-11 00:19:27 (2025-Jun-11 04:19:27 GMT)

Starting Activity Propagation
2025-Jun-11 00:19:27 (2025-Jun-11 04:19:27 GMT)
2025-Jun-11 00:19:27 (2025-Jun-11 04:19:27 GMT): 10%
2025-Jun-11 00:19:27 (2025-Jun-11 04:19:27 GMT): 20%
2025-Jun-11 00:19:27 (2025-Jun-11 04:19:27 GMT): 30%

Finished Activity Propagation
2025-Jun-11 00:19:27 (2025-Jun-11 04:19:27 GMT)

*Info: minBufDelay = 13.9 ps, libStdDelay = 11.0 ps, minBufSize = 250560 (4.0)
*Info: worst delay setup view: view_slow_mission

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission
Hold views included:
 view_fast_mission

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.378  | 49.478  | 49.378  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.048  |  0.048  |  0.050  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    112 (112)     |    -71     |    113 (113)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.152%
       (48.922% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:08:28, real = 0:02:23, mem = 30225.5M, totSessionCpu=1:20:30 **
*** BuildHoldData #2 [finish] (route_opt_design #1) : cpu/real = 0:00:13.1/0:00:08.8 (1.5), totSession cpu/real = 1:20:30.4/0:35:24.3 (2.3), mem = 38972.8M
*** HoldOpt #1 [begin] (route_opt_design #1) : totSession cpu/real = 1:20:30.4/0:35:24.3 (2.3), mem = 38972.8M
(I,S,L,T): view_slow_mission: 0.00766505, 0.00527965, 0.134422, 0.147367
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*info: Run optDesign holdfix with 48 threads.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!

*** Starting Core Fixing (fixHold) cpu=0:00:14.1 real=0:00:10.0 totSessionCpu=1:20:31 mem=41167.6M density=48.922% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|   0.048|     0.00|       0|          0|       0(     0)|   48.92%|   0:00:00.0| 41334.0M|
|   1|   0.048|     0.00|       0|          0|       0(     0)|   48.92%|   0:00:00.0| 41334.0M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|   0.048|     0.00|       0|          0|       0(     0)|   48.92%|   0:00:00.0| 41334.0M|
|   1|   0.050|     0.00|       0|          2|       5(     0)|   48.96%|   0:00:00.0| 42552.5M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 2 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)
*info:    Total 5 instances resized for Phase I
*info:        in which 0 FF resizing 
*info:        in which 0 ripple resizing (0.000%)
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finished Core Fixing (fixHold) cpu=0:00:15.5 real=0:00:10.0 totSessionCpu=1:20:33 mem=42598.3M density=48.959% ***

*info:
*info: Added a total of 2 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            2 cells of type 'UDB116SVT24_BUF_L_1' used
*info:
*info: Total 5 instances resized
*info:       in which 0 FF resizing
*info:

*** Finish Post Route Hold Fixing (cpu=0:00:15.5 real=0:00:10.0 totSessionCpu=1:20:33 mem=42598.3M density=48.959%) ***
(I,S,L,T): view_slow_mission: 0.00767107, 0.00528065, 0.134661, 0.147613
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
**INFO: total 7 insts, 0 nets marked don't touch
**INFO: total 7 insts, 0 nets marked don't touch DB property
**INFO: total 7 insts, 0 nets unmarked don't touch
*** HoldOpt #1 [finish] (route_opt_design #1) : cpu/real = 0:00:03.0/0:00:01.9 (1.6), totSession cpu/real = 1:20:33.4/0:35:26.3 (2.3), mem = 39063.3M
**INFO: Skipping refine place as no non-legal commits were detected

**INFO: flowCheckPoint #21 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:08:32, real = 0:02:26, mem = 30271.6M, totSessionCpu=1:20:34 **
** INFO: Initializing Glitch Interface
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=39066.12M, totSessionCpu=1:20:36).
**optDesign ... cpu = 0:08:35, real = 0:02:28, mem = 30277.5M, totSessionCpu=1:20:36 **

** INFO: Initializing Glitch Interface
**INFO: total 7 insts, 0 nets marked don't touch
Running post route harden opt
#InfoCS: Num dontuse cells 204, Num usable cells 1271
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 204, Num usable cells 1271
Begin: GigaOpt harden opt
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** HardenOpt #1 [begin] (route_opt_design #1) : totSession cpu/real = 1:20:36.2/0:35:28.8 (2.3), mem = 40491.0M
(I,S,L,T): view_slow_mission: 0.00767107, 0.00528065, 0.134661, 0.147613
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*info: 1 clock net excluded
*info: 1 ideal net excluded from IPO operation.
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+-----------------+---------+---------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View    |Pathgroup|                  End Point                  |
+--------+---------+--------+---------+---------+------------+--------+-----------------+---------+---------------------------------------------+
|   0.037|   49.378|   0.000|    0.000|   48.96%|   0:00:00.0|41888.7M|view_slow_mission|       NA| NA                                          |
+--------+---------+--------+---------+---------+------------+--------+-----------------+---------+---------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=41888.7M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=41888.7M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
(I,S,L,T): view_slow_mission: 0.00767107, 0.00528065, 0.134661, 0.147613
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** HardenOpt #1 [finish] (route_opt_design #1) : cpu/real = 0:00:03.3/0:00:03.0 (1.1), totSession cpu/real = 1:20:39.5/0:35:31.8 (2.3), mem = 39100.7M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt harden opt

**INFO: total 7 insts, 0 nets unmarked don't touch
Running refinePlace -preserveRouting true -hardFence false

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (1:20:40 mem=39100.7M) ***

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 103 insts, mean move: 0.30 um, max move: 2.66 um 
	Max move on inst (FE_PHC1060_ext_counter_flag_RX): (36.19, 16.96) --> (35.15, 15.34)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 39105.3MB
Summary Report:
Instances move: 103 (out of 3555 movable)
Instances flipped: 6
Mean displacement: 0.30 um
Max displacement: 2.66 um (Instance: FE_PHC1060_ext_counter_flag_RX) (36.192, 16.96) -> (35.148, 15.34)
	Length: 4 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_BUF_L_1
Physical-only instances move: 0 (out of 68 movable physical-only)
Runtime: CPU: 0:00:01.0 REAL: 0:00:00.0 MEM: 39105.3MB
*** Finished refinePlace (1:20:41 mem=39105.3M) ***
Default Rule : ""
Non Default Rules :
Worst Slack : 49.478 ns

Start Layer Assignment ...
WNS(49.478ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 3572.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(3570) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 49.378 ns

Start Layer Assignment ...
WNS(49.378ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 3572.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.378  | 49.478  | 49.378  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    112 (112)     |    -71     |    113 (113)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.189%
       (48.959% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:08:41, real = 0:02:33, mem = 30279.5M, totSessionCpu=1:20:42 **
**INFO: flowCheckPoint #22 GlobalDetailRoute
** INFO Cleaning up Glitch Interface
**Info: (IMPSP-2055): Transparent Filler Flow is ON !


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!

Total 1463 restored filler insts, overlapped: 16, violated: 0,  16 are deleted!

TransFiller Info: Number of restored fillers: 1463
                  Number of being kept:       1447
                  Keeping Rate:               98.906%

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL64 / prefix FILLER).
*INFO:   Added 2 filler insts (cell UDB116SVT24_FILL32 / prefix FILLER).
*INFO:   Added 1 filler inst  (cell UDB116SVT24_FILL16 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL12 / prefix FILLER).
*INFO:   Added 1 filler inst  (cell UDB116SVT24_FILL8 / prefix FILLER).
*INFO:   Added 1 filler inst  (cell UDB116SVT24_FILL6 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL5 / prefix FILLER).
*INFO:   Added 1 filler inst  (cell UDB116SVT24_FILL4 / prefix FILLER).
*INFO:   Added 14 filler insts (cell UDB116SVT24_FILL3 / prefix FILLER).
*INFO:   Added 23 filler insts (cell UDB116SVT24_FILL2 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL1 / prefix FILLER).
*INFO: Total 43 filler insts added - prefix FILLER (CPU: 0:00:01.9).
For 43 new insts, *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
-route_with_eco false                     # bool, default=false, user setting
-route_selected_net_only false            # bool, default=false
-route_with_timing_driven true            # bool, default=false, user setting
-route_with_si_driven true                # bool, default=false, user setting
Existing Dirty Nets : 4
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 4
*** EcoRoute #1 [begin] (route_opt_design #1) : totSession cpu/real = 1:20:45.0/0:35:36.0 (2.3), mem = 39069.3M

globalDetailRoute

#Start globalDetailRoute on Wed Jun 11 00:19:41 2025
#
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2394_n1179 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2394_n1179 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2393_CS is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2393_CS is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2392_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2392_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2391_pkt_reg_inst_pkt_reg_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2391_pkt_reg_inst_pkt_reg_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 3570.
#Total number of nets in the design = 3572.
#131 routable nets do not have any wires.
#3439 routable nets have routed wires.
#131 nets will be global routed.
#Using multithreading with 48 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Jun 11 00:19:42 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=2(M2), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 2322/0 dirty instances, 10/530 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(265 insts marked dirty, reset pre-exisiting dirty flag on 223 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 30318.69 (MB), peak = 32351.20 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 30323.03 (MB), peak = 32351.20 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 32 threads...
#Set layer M1 to be advanced pin access layer.
#43 out of 6430 (0.67%) instances are not legally placed.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1752 and Instance U1754. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1752 and Instance U1754. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1754 and Instance U1760. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1754 and Instance U1760. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1760 and Instance U1761. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1760 and Instance U1761. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1763 and Instance U1774. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1763 and Instance U1774. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1343 and Instance U1407. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1343 and Instance U1407. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1724 and Instance U1741. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1724 and Instance U1741. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1741 and Instance U1740. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1741 and Instance U1740. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1764 and Instance U1765. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1764 and Instance U1765. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1727 and Instance U1725. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1727 and Instance U1725. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1725 and Instance U1722. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1725 and Instance U1722. Inspect the area near the pin for obstacles.
#WARNING (EMS-27) Message (NRDB-2085) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#640 out of 6430(9.95%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#109 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.22 (MB)
#Total memory = 30323.25 (MB)
#Peak memory = 32351.20 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Jun 11 00:19:43 2025
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 7.25 (MB)
#Total memory = 30323.25 (MB)
#Peak memory = 32351.20 (MB)
#
#
#Start global routing on Wed Jun 11 00:19:43 2025
#
#
#Start global routing initialization on Wed Jun 11 00:19:43 2025
#
#Number of eco nets is 130
#
#Start global routing data preparation on Wed Jun 11 00:19:43 2025
#
#Start routing resource analysis on Wed Jun 11 00:19:44 2025
#
#Routing resource analysis is done on Wed Jun 11 00:19:44 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M2             H         384         402        2209    14.94%
#  C1             V         434         264        2209     4.98%
#  C2             H         485         213        2209     0.00%
#  C3             V         531         167        2209     0.00%
#  C4             H         564         134        2209     0.00%
#  C5             V         664          34        2209     0.00%
#  JA             H          68           1        2209     0.00%
#  QA             V          26           0        2209    44.68%
#  QB             H          26           0        2209    44.68%
#  LB             V          17           0        2209    63.83%
#  --------------------------------------------------------------
#  Total                   3201      16.86%       22090    17.31%
#
#
#
#
#Global routing data preparation is done on Wed Jun 11 00:19:44 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 30323.82 (MB), peak = 32351.20 (MB)
#
#
#Global routing initialization is done on Wed Jun 11 00:19:44 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 30323.82 (MB), peak = 32351.20 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 30323.95 (MB), peak = 32351.20 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 30324.14 (MB), peak = 32351.20 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 3570.
#Total number of nets in the design = 3572.
#
#3570 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             131  
#-----------------------------
#        Total             131  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            3570  
#-----------------------------
#        Total            3570  
#-----------------------------
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M2            7(0.35%)   (0.35%)
#  C1            1(0.05%)   (0.05%)
#  C2            0(0.00%)   (0.00%)
#  C3            0(0.00%)   (0.00%)
#  C4            0(0.00%)   (0.00%)
#  C5            0(0.00%)   (0.00%)
#  JA            0(0.00%)   (0.00%)
#  QA            0(0.00%)   (0.00%)
#  QB            0(0.00%)   (0.00%)
#  LB            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      8(0.04%)   (0.04%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.04% H + 0.01% V
#
#Complete Global Routing.
#Total wire length = 16897 um.
#Total half perimeter of net bounding box = 15399 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 663 um.
#Total wire length on LAYER C1 = 2671 um.
#Total wire length on LAYER C2 = 4010 um.
#Total wire length on LAYER C3 = 4161 um.
#Total wire length on LAYER C4 = 4257 um.
#Total wire length on LAYER C5 = 1104 um.
#Total wire length on LAYER JA = 30 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28313
#Total number of multi-cut vias = 9545 ( 33.7%)
#Total number of single cut vias = 18768 ( 66.3%)
#Up-Via Summary (total 28313):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1434 ( 97.2%)        41 (  2.8%)       1475
# M2              6320 ( 67.6%)      3030 ( 32.4%)       9350
# C1              5621 ( 66.3%)      2859 ( 33.7%)       8480
# C2              3625 ( 62.1%)      2217 ( 37.9%)       5842
# C3              1376 ( 55.2%)      1117 ( 44.8%)       2493
# C4               390 ( 58.5%)       277 ( 41.5%)        667
# C5                 2 ( 33.3%)         4 ( 66.7%)          6
#-----------------------------------------------------------
#                18768 ( 66.3%)      9545 ( 33.7%)      28313 
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Max overcon = 1 tracks.
#Total overcon = 0.04%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 0.70 (MB)
#Total memory = 30323.95 (MB)
#Peak memory = 32351.20 (MB)
#
#Finished global routing on Wed Jun 11 00:19:44 2025
#
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 30323.39 (MB), peak = 32351.20 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start Track Assignment.
#Done with 29 horizontal wires in 2 hboxes and 12 vertical wires in 2 hboxes.
#Done with 1 horizontal wires in 2 hboxes and 3 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 16896 um.
#Total half perimeter of net bounding box = 15399 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 663 um.
#Total wire length on LAYER C1 = 2672 um.
#Total wire length on LAYER C2 = 4009 um.
#Total wire length on LAYER C3 = 4161 um.
#Total wire length on LAYER C4 = 4258 um.
#Total wire length on LAYER C5 = 1104 um.
#Total wire length on LAYER JA = 30 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28313
#Total number of multi-cut vias = 9545 ( 33.7%)
#Total number of single cut vias = 18768 ( 66.3%)
#Up-Via Summary (total 28313):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1434 ( 97.2%)        41 (  2.8%)       1475
# M2              6320 ( 67.6%)      3030 ( 32.4%)       9350
# C1              5621 ( 66.3%)      2859 ( 33.7%)       8480
# C2              3625 ( 62.1%)      2217 ( 37.9%)       5842
# C3              1376 ( 55.2%)      1117 ( 44.8%)       2493
# C4               390 ( 58.5%)       277 ( 41.5%)        667
# C5                 2 ( 33.3%)         4 ( 66.7%)          6
#-----------------------------------------------------------
#                18768 ( 66.3%)      9545 ( 33.7%)      28313 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 30321.91 (MB), peak = 32351.20 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 8.79 (MB)
#Total memory = 30321.94 (MB)
#Peak memory = 32351.20 (MB)
#Using multithreading with 48 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 18.75% of the total area was rechecked for DRC, and 39.06% required routing.
#   number of violations = 164
#
#  By Layer and Type:
#
#---------+-------+-------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| ColChg| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+-------+------+-------+-------+----+-------+-------+
#  M1     |      0|      0|     0|      0|     16|   6|      7|     29|
#  M2     |     11|     34|    39|     15|     10|   5|     13|    127|
#  C1     |      3|      0|     0|      0|      0|   0|      5|      8|
#  Totals |     14|     34|    39|     15|     26|  11|     25|    164|
#---------+-------+-------+------+-------+-------+----+-------+-------+
#
#265 out of 6429 instances (4.1%) need to be verified(marked ipoed), dirty area = 2.0%.
#11.79% of the total area is being checked for drcs
#11.8% of the total area was checked
#   number of violations = 164
#
#  By Layer and Type:
#
#---------+-------+-------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| ColChg| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+-------+------+-------+-------+----+-------+-------+
#  M1     |      0|      0|     0|      0|     16|   6|      7|     29|
#  M2     |     11|     34|    39|     15|     10|   5|     13|    127|
#  C1     |      3|      0|     0|      0|      0|   0|      5|      8|
#  Totals |     14|     34|    39|     15|     26|  11|     25|    164|
#---------+-------+-------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:16, elapsed time = 00:00:08, memory = 30452.49 (MB), peak = 32351.20 (MB)
#start 1st optimization iteration ...
#   number of violations = 43
#
#  By Layer and Type:
#
#---------+------+-------+------+-------+-------+----+-------+-------+
#  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+------+-------+------+-------+-------+----+-------+-------+
#  M1     |     0|      3|     0|      0|      7|   5|      0|     15|
#  M2     |     3|      5|     5|      5|      0|   2|      8|     28|
#  Totals |     3|      8|     5|      5|      7|   7|      8|     43|
#---------+------+-------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:10, elapsed time = 00:00:06, memory = 30467.46 (MB), peak = 32351.20 (MB)
#start 2nd optimization iteration ...
#   number of violations = 21
#
#  By Layer and Type:
#
#---------+------+-------+------+-------+-------+----+-------+-------+
#  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+------+-------+------+-------+-------+----+-------+-------+
#  M1     |     0|      3|     0|      0|      2|   3|      0|      8|
#  M2     |     1|      1|     4|      5|      0|   0|      2|     13|
#  Totals |     1|      4|     4|      5|      2|   3|      2|     21|
#---------+------+-------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 30457.91 (MB), peak = 32351.20 (MB)
#start 3rd optimization iteration ...
#   number of violations = 10
#
#  By Layer and Type:
#
#---------+------+-------+------+-------+-------+----+-------+
#  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Totals|
#---------+------+-------+------+-------+-------+----+-------+
#  M1     |     0|      3|     0|      0|      1|   2|      6|
#  M2     |     2|      0|     1|      1|      0|   0|      4|
#  Totals |     2|      3|     1|      1|      1|   2|     10|
#---------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 30458.05 (MB), peak = 32351.20 (MB)
#start 4th optimization iteration ...
#   number of violations = 15
#
#  By Layer and Type:
#
#---------+------+------+-------+------+-------+-------+----+-------+
#  -      | Notch| Short| MinStp| Color| EOLCol| C2MCon| Enc| Totals|
#---------+------+------+-------+------+-------+-------+----+-------+
#  M1     |     0|     0|      3|     0|      0|      2|   3|      8|
#  M2     |     1|     2|      2|     1|      1|      0|   0|      7|
#  Totals |     1|     2|      5|     1|      1|      2|   3|     15|
#---------+------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 30456.71 (MB), peak = 32351.20 (MB)
#start 5th optimization iteration ...
#   number of violations = 16
#
#  By Layer and Type:
#
#---------+------+------+-------+------+-------+-------+----+-------+
#  -      | Notch| Short| MinStp| Color| EOLCol| C2MCon| Enc| Totals|
#---------+------+------+-------+------+-------+-------+----+-------+
#  M1     |     0|     0|      3|     0|      0|      2|   3|      8|
#  M2     |     1|     1|      2|     3|      1|      0|   0|      8|
#  Totals |     1|     1|      5|     3|      1|      2|   3|     16|
#---------+------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 30456.31 (MB), peak = 32351.20 (MB)
#start 6th optimization iteration ...
#   number of violations = 15
#
#  By Layer and Type:
#
#---------+------+------+-------+------+-------+-------+----+-------+
#  -      | Notch| Short| MinStp| Color| EOLCol| C2MCon| Enc| Totals|
#---------+------+------+-------+------+-------+-------+----+-------+
#  M1     |     0|     0|      3|     0|      0|      2|   3|      8|
#  M2     |     1|     1|      2|     2|      1|      0|   0|      7|
#  Totals |     1|     1|      5|     2|      1|      2|   3|     15|
#---------+------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 30456.65 (MB), peak = 32351.20 (MB)
#start 7th optimization iteration ...
#   number of violations = 12
#
#  By Layer and Type:
#
#---------+------+-------+------+----+-------+----+-------+
#  -      | Short| MinStp| Color| Mar| C2MCon| Enc| Totals|
#---------+------+-------+------+----+-------+----+-------+
#  M1     |     0|      3|     0|   0|      1|   3|      7|
#  M2     |     1|      0|     3|   1|      0|   0|      5|
#  Totals |     1|      3|     3|   1|      1|   3|     12|
#---------+------+-------+------+----+-------+----+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 30454.93 (MB), peak = 32351.20 (MB)
#start 8th optimization iteration ...
#   number of violations = 12
#
#  By Layer and Type:
#
#---------+-------+------+-------+----+-------+
#  -      | MinStp| Color| C2MCon| Enc| Totals|
#---------+-------+------+-------+----+-------+
#  M1     |      3|     0|      2|   3|      8|
#  M2     |      2|     2|      0|   0|      4|
#  Totals |      5|     2|      2|   3|     12|
#---------+-------+------+-------+----+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 30454.19 (MB), peak = 32351.20 (MB)
#start 9th optimization iteration ...
#   number of violations = 13
#
#  By Layer and Type:
#
#---------+-------+------+-------+----+-------+----+-------+
#  -      | MinStp| Color| EOLCol| Mar| C2MCon| Enc| Totals|
#---------+-------+------+-------+----+-------+----+-------+
#  M1     |      3|     0|      0|   0|      1|   3|      7|
#  M2     |      0|     3|      2|   1|      0|   0|      6|
#  Totals |      3|     3|      2|   1|      1|   3|     13|
#---------+-------+------+-------+----+-------+----+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 30454.00 (MB), peak = 32351.20 (MB)
#start 10th optimization iteration ...
#   number of violations = 22
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+-------+
#  -      | EOLSpc| Notch| MinStp| Color| C2MCon| Enc| Others| Totals|
#---------+-------+------+-------+------+-------+----+-------+-------+
#  M1     |      0|     0|      3|     0|      4|   4|      0|     11|
#  M2     |      1|     1|      2|     4|      0|   0|      3|     11|
#  Totals |      1|     1|      5|     4|      4|   4|      3|     22|
#---------+-------+------+-------+------+-------+----+-------+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 30454.46 (MB), peak = 32351.20 (MB)
#start 11th optimization iteration ...
#   number of violations = 22
#
#  By Layer and Type:
#
#---------+-------+-------+------+-------+----+------+-------+-------+
#  -      | EOLSpc| MinStp| Color| C2MCon| Enc| EncEO| Others| Totals|
#---------+-------+-------+------+-------+----+------+-------+-------+
#  M1     |      0|      3|     0|      3|   2|     2|      0|     10|
#  M2     |      2|      1|     3|      0|   0|     0|      6|     12|
#  Totals |      2|      4|     3|      3|   2|     2|      6|     22|
#---------+-------+-------+------+-------+----+------+-------+-------+
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 30453.85 (MB), peak = 32351.20 (MB)
#start 12th optimization iteration ...
#   number of violations = 13
#
#  By Layer and Type:
#
#---------+------+-------+------+-------+----+-------+
#  -      | Notch| MinStp| Color| C2MCon| Enc| Totals|
#---------+------+-------+------+-------+----+-------+
#  M1     |     0|      3|     0|      2|   3|      8|
#  M2     |     1|      2|     2|      0|   0|      5|
#  Totals |     1|      5|     2|      2|   3|     13|
#---------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 30453.50 (MB), peak = 32351.20 (MB)
#start 13th optimization iteration ...
#   number of violations = 17
#
#  By Layer and Type:
#
#---------+------+------+-------+------+-------+----+-------+-------+
#  -      | Notch| Short| MinStp| Color| C2MCon| Enc| Others| Totals|
#---------+------+------+-------+------+-------+----+-------+-------+
#  M1     |     0|     0|      3|     0|      2|   3|      0|      8|
#  M2     |     1|     2|      2|     2|      0|   0|      2|      9|
#  Totals |     1|     2|      5|     2|      2|   3|      2|     17|
#---------+------+------+-------+------+-------+----+-------+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 30450.47 (MB), peak = 32351.20 (MB)
#start 14th optimization iteration ...
#   number of violations = 13
#
#  By Layer and Type:
#
#---------+-------+------+-------+----+-------+----+-------+
#  -      | MinStp| Color| EOLCol| Mar| C2MCon| Enc| Totals|
#---------+-------+------+-------+----+-------+----+-------+
#  M1     |      3|     0|      0|   0|      1|   3|      7|
#  M2     |      0|     3|      1|   1|      0|   1|      6|
#  Totals |      3|     3|      1|   1|      1|   4|     13|
#---------+-------+------+-------+----+-------+----+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 30450.65 (MB), peak = 32351.20 (MB)
#start 15th optimization iteration ...
#   number of violations = 15
#
#  By Layer and Type:
#
#---------+------+------+-------+------+-------+-------+----+-------+
#  -      | Notch| Short| MinStp| Color| EOLCol| C2MCon| Enc| Totals|
#---------+------+------+-------+------+-------+-------+----+-------+
#  M1     |     0|     0|      3|     0|      0|      2|   3|      8|
#  M2     |     1|     1|      2|     2|      1|      0|   0|      7|
#  Totals |     1|     1|      5|     2|      1|      2|   3|     15|
#---------+------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 30450.87 (MB), peak = 32351.20 (MB)
#start 16th optimization iteration ...
#   number of violations = 17
#
#  By Layer and Type:
#
#---------+------+------+-------+------+-------+-------+----+-------+
#  -      | Notch| Short| MinStp| Color| EOLCol| C2MCon| Enc| Totals|
#---------+------+------+-------+------+-------+-------+----+-------+
#  M1     |     0|     0|      3|     0|      0|      2|   3|      8|
#  M2     |     1|     2|      2|     2|      1|      0|   1|      9|
#  Totals |     1|     2|      5|     2|      1|      2|   4|     17|
#---------+------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 30450.17 (MB), peak = 32351.20 (MB)
#start 17th optimization iteration ...
#   number of violations = 20
#
#  By Layer and Type:
#
#---------+------+-------+------+-------+----+-------+----+-------+
#  -      | Notch| MinStp| Color| EOLCol| Mar| C2MCon| Enc| Totals|
#---------+------+-------+------+-------+----+-------+----+-------+
#  M1     |     0|      3|     0|      0|   0|      3|   4|     10|
#  M2     |     1|      2|     4|      2|   1|      0|   0|     10|
#  Totals |     1|      5|     4|      2|   1|      3|   4|     20|
#---------+------+-------+------+-------+----+-------+----+-------+
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 30450.19 (MB), peak = 32351.20 (MB)
#start 18th optimization iteration ...
#   number of violations = 14
#
#  By Layer and Type:
#
#---------+------+-------+------+-------+-------+----+-------+
#  -      | Short| MinStp| Color| C2MCon| AdjCut| Enc| Totals|
#---------+------+-------+------+-------+-------+----+-------+
#  M1     |     0|      3|     0|      1|      0|   3|      7|
#  M2     |     2|      0|     2|      0|      0|   2|      6|
#  C1     |     0|      0|     0|      0|      0|   0|      0|
#  C2     |     0|      0|     0|      0|      1|   0|      1|
#  Totals |     2|      3|     2|      1|      1|   5|     14|
#---------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 30449.96 (MB), peak = 32351.20 (MB)
#start 19th optimization iteration ...
#   number of violations = 14
#
#  By Layer and Type:
#
#---------+------+-------+------+-------+----+-------+----+-------+
#  -      | Short| MinStp| Color| EOLCol| Mar| C2MCon| Enc| Totals|
#---------+------+-------+------+-------+----+-------+----+-------+
#  M1     |     0|      3|     0|      0|   0|      1|   2|      6|
#  M2     |     1|      0|     3|      2|   1|      0|   1|      8|
#  Totals |     1|      3|     3|      2|   1|      1|   3|     14|
#---------+------+-------+------+-------+----+-------+----+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 30450.01 (MB), peak = 32351.20 (MB)
#start 20th optimization iteration ...
#   number of violations = 18
#
#  By Layer and Type:
#
#---------+------+------+-------+------+-------+----+-------+-------+
#  -      | Notch| Short| MinStp| Color| C2MCon| Enc| Others| Totals|
#---------+------+------+-------+------+-------+----+-------+-------+
#  M1     |     0|     0|      3|     0|      2|   3|      0|      8|
#  M2     |     1|     2|      2|     2|      0|   0|      2|      9|
#  C1     |     0|     0|      0|     0|      0|   0|      1|      1|
#  Totals |     1|     2|      5|     2|      2|   3|      3|     18|
#---------+------+------+-------+------+-------+----+-------+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 30449.47 (MB), peak = 32351.20 (MB)
#start 21th optimization iteration ...
#   number of violations = 13
#
#  By Layer and Type:
#
#---------+------+-------+------+-------+----+-------+
#  -      | Notch| MinStp| Color| C2MCon| Enc| Totals|
#---------+------+-------+------+-------+----+-------+
#  M1     |     0|      3|     0|      2|   3|      8|
#  M2     |     1|      2|     2|      0|   0|      5|
#  Totals |     1|      5|     2|      2|   3|     13|
#---------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 30449.80 (MB), peak = 32351.20 (MB)
#start 22th optimization iteration ...
#   number of violations = 15
#
#  By Layer and Type:
#
#---------+------+------+-------+------+----+-------+----+-------+
#  -      | Notch| Short| MinStp| Color| Mar| C2MCon| Enc| Totals|
#---------+------+------+-------+------+----+-------+----+-------+
#  M1     |     0|     0|      3|     0|   0|      2|   3|      8|
#  M2     |     1|     2|      2|     1|   1|      0|   0|      7|
#  Totals |     1|     2|      5|     1|   1|      2|   3|     15|
#---------+------+------+-------+------+----+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 30449.39 (MB), peak = 32351.20 (MB)
#start 23th optimization iteration ...
#   number of violations = 19
#
#  By Layer and Type:
#
#---------+------+------+-------+------+-------+----+-------+-------+
#  -      | Notch| Short| MinStp| Color| C2MCon| Enc| JCSCol| Totals|
#---------+------+------+-------+------+-------+----+-------+-------+
#  M1     |     0|     0|      3|     0|      3|   3|      0|      9|
#  M2     |     1|     1|      1|     5|      0|   1|      1|     10|
#  Totals |     1|     1|      4|     5|      3|   4|      1|     19|
#---------+------+------+-------+------+-------+----+-------+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 30465.09 (MB), peak = 32351.20 (MB)
#start 24th optimization iteration ...
#   number of violations = 20
#
#  By Layer and Type:
#
#---------+------+------+-------+------+-------+----+-------+-------+
#  -      | Notch| Short| MinStp| Color| C2MCon| Enc| JCSCol| Totals|
#---------+------+------+-------+------+-------+----+-------+-------+
#  M1     |     0|     0|      3|     0|      3|   4|      0|     10|
#  M2     |     1|     1|      1|     5|      0|   1|      1|     10|
#  Totals |     1|     1|      4|     5|      3|   5|      1|     20|
#---------+------+------+-------+------+-------+----+-------+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 30459.09 (MB), peak = 32351.20 (MB)
#start 25th optimization iteration ...
#   number of violations = 12
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| MinStp| Color| EOLCol| C2MCon| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      0|     0|      3|     0|      0|      1|   2|      6|
#  M2     |      1|     1|      0|     3|      1|      0|   0|      6|
#  Totals |      1|     1|      3|     3|      1|      1|   2|     12|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 30453.74 (MB), peak = 32351.20 (MB)
#start 26th optimization iteration ...
#   number of violations = 10
#
#  By Layer and Type:
#
#---------+------+-------+------+-------+----+-------+
#  -      | Short| MinStp| Color| C2MCon| Enc| Totals|
#---------+------+-------+------+-------+----+-------+
#  M1     |     0|      3|     0|      1|   2|      6|
#  M2     |     2|      0|     1|      0|   1|      4|
#  Totals |     2|      3|     1|      1|   3|     10|
#---------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 30453.18 (MB), peak = 32351.20 (MB)
#start 27th optimization iteration ...
#   number of violations = 20
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+-------+
#  -      | EOLSpc| Notch| MinStp| Color| C2MCon| Enc| Others| Totals|
#---------+-------+------+-------+------+-------+----+-------+-------+
#  M1     |      0|     0|      3|     0|      3|   4|      0|     10|
#  M2     |      1|     1|      2|     2|      0|   1|      3|     10|
#  Totals |      1|     1|      5|     2|      3|   5|      3|     20|
#---------+-------+------+-------+------+-------+----+-------+-------+
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 30453.41 (MB), peak = 32351.20 (MB)
#start 28th optimization iteration ...
#   number of violations = 10
#
#  By Layer and Type:
#
#---------+-------+-------+------+-------+----+------+-------+
#  -      | MetSpc| MinStp| Color| C2MCon| Enc| EncEO| Totals|
#---------+-------+-------+------+-------+----+------+-------+
#  M1     |      0|      3|     0|      1|   2|     1|      7|
#  M2     |      1|      0|     2|      0|   0|     0|      3|
#  Totals |      1|      3|     2|      1|   2|     1|     10|
#---------+-------+-------+------+-------+----+------+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 30453.75 (MB), peak = 32351.20 (MB)
#start 29th optimization iteration ...
#   number of violations = 11
#
#  By Layer and Type:
#
#---------+------+-------+------+-------+----+-------+
#  -      | Short| MinStp| Color| C2MCon| Enc| Totals|
#---------+------+-------+------+-------+----+-------+
#  M1     |     0|      3|     0|      1|   3|      7|
#  M2     |     1|      0|     2|      0|   1|      4|
#  Totals |     1|      3|     2|      1|   4|     11|
#---------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 30454.12 (MB), peak = 32351.20 (MB)
#start 30th optimization iteration ...
#   number of violations = 14
#
#  By Layer and Type:
#
#---------+-------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| MinStp| Color| EOLCol| C2MCon| Enc| Totals|
#---------+-------+-------+------+-------+-------+----+-------+
#  M1     |      0|      3|     0|      0|      2|   4|      9|
#  M2     |      1|      1|     2|      1|      0|   0|      5|
#  Totals |      1|      4|     2|      1|      2|   4|     14|
#---------+-------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 30454.60 (MB), peak = 32351.20 (MB)
#start 31th optimization iteration ...
#   number of violations = 18
#
#  By Layer and Type:
#
#---------+------+-------+------+-------+-------+----+-------+-------+
#  -      | Notch| MinStp| Color| CutSpc| C2MCon| Enc| Others| Totals|
#---------+------+-------+------+-------+-------+----+-------+-------+
#  M1     |     0|      3|     0|      0|      3|   4|      0|     10|
#  M2     |     1|      3|     1|      1|      0|   0|      2|      8|
#  Totals |     1|      6|     1|      1|      3|   4|      2|     18|
#---------+------+-------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:05, memory = 30454.69 (MB), peak = 32351.20 (MB)
#start 32th optimization iteration ...
#   number of violations = 14
#
#  By Layer and Type:
#
#---------+-------+-------+------+-------+-------+-------+----+-------+
#  -      | MetSpc| MinStp| Color| EOLCol| CutSpc| C2MCon| Enc| Totals|
#---------+-------+-------+------+-------+-------+-------+----+-------+
#  M1     |      0|      3|     0|      0|      0|      2|   4|      9|
#  M2     |      1|      1|     1|      1|      1|      0|   0|      5|
#  Totals |      1|      4|     1|      1|      1|      2|   4|     14|
#---------+-------+-------+------+-------+-------+-------+----+-------+
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 30454.57 (MB), peak = 32351.20 (MB)
#start 33th optimization iteration ...
#   number of violations = 13
#
#  By Layer and Type:
#
#---------+------+-------+------+-------+----+------+-------+
#  -      | Short| MinStp| Color| C2MCon| Enc| EncEO| Totals|
#---------+------+-------+------+-------+----+------+-------+
#  M1     |     0|      3|     0|      1|   2|     1|      7|
#  M2     |     2|      0|     2|      0|   2|     0|      6|
#  Totals |     2|      3|     2|      1|   4|     1|     13|
#---------+------+-------+------+-------+----+------+-------+
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 30454.47 (MB), peak = 32351.20 (MB)
#start 34th optimization iteration ...
#   number of violations = 22
#
#  By Layer and Type:
#
#---------+------+-------+------+-------+----+-------+-------+
#  -      | Notch| MinStp| Color| C2MCon| Enc| JCSCol| Totals|
#---------+------+-------+------+-------+----+-------+-------+
#  M1     |     0|      3|     0|      4|   4|      0|     11|
#  M2     |     2|      3|     5|      0|   0|      1|     11|
#  Totals |     2|      6|     5|      4|   4|      1|     22|
#---------+------+-------+------+-------+----+-------+-------+
#
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 30454.62 (MB), peak = 32351.20 (MB)
#start 35th optimization iteration ...
#   number of violations = 15
#
#  By Layer and Type:
#
#---------+------+------+-------+------+-------+----+-------+
#  -      | Notch| Short| MinStp| Color| C2MCon| Enc| Totals|
#---------+------+------+-------+------+-------+----+-------+
#  M1     |     0|     0|      3|     0|      2|   3|      8|
#  M2     |     1|     1|      2|     2|      0|   1|      7|
#  Totals |     1|     1|      5|     2|      2|   4|     15|
#---------+------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 30454.62 (MB), peak = 32351.20 (MB)
#start 36th optimization iteration ...
#   number of violations = 15
#
#  By Layer and Type:
#
#---------+------+-------+------+-------+----+-------+
#  -      | Notch| MinStp| Color| C2MCon| Enc| Totals|
#---------+------+-------+------+-------+----+-------+
#  M1     |     0|      3|     0|      3|   4|     10|
#  M2     |     1|      2|     2|      0|   0|      5|
#  Totals |     1|      5|     2|      3|   4|     15|
#---------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 30454.94 (MB), peak = 32351.20 (MB)
#start 37th optimization iteration ...
#   number of violations = 12
#
#  By Layer and Type:
#
#---------+-------+------+----+-------+----+-------+
#  -      | MinStp| Color| Mar| C2MCon| Enc| Totals|
#---------+-------+------+----+-------+----+-------+
#  M1     |      3|     0|   0|      2|   4|      9|
#  M2     |      0|     2|   1|      0|   0|      3|
#  Totals |      3|     2|   1|      2|   4|     12|
#---------+-------+------+----+-------+----+-------+
#
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 30455.51 (MB), peak = 32351.20 (MB)
#start 38th optimization iteration ...
#   number of violations = 12
#
#  By Layer and Type:
#
#---------+-------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| MinStp| Color| EOLCol| C2MCon| Enc| Totals|
#---------+-------+-------+------+-------+-------+----+-------+
#  M1     |      0|      3|     0|      0|      2|   3|      8|
#  M2     |      1|      1|     1|      1|      0|   0|      4|
#  Totals |      1|      4|     1|      1|      2|   3|     12|
#---------+-------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 30455.75 (MB), peak = 32351.20 (MB)
#start 39th optimization iteration ...
#   number of violations = 12
#
#  By Layer and Type:
#
#---------+------+-------+------+-------+----+-------+
#  -      | Notch| MinStp| Color| C2MCon| Enc| Totals|
#---------+------+-------+------+-------+----+-------+
#  M1     |     0|      3|     0|      2|   3|      8|
#  M2     |     1|      2|     1|      0|   0|      4|
#  Totals |     1|      5|     1|      2|   3|     12|
#---------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 30471.15 (MB), peak = 32351.20 (MB)
#start 40th optimization iteration ...
#   number of violations = 13
#
#  By Layer and Type:
#
#---------+------+------+-------+------+-------+----+-------+
#  -      | Notch| Short| MinStp| Color| C2MCon| Enc| Totals|
#---------+------+------+-------+------+-------+----+-------+
#  M1     |     0|     0|      3|     0|      2|   3|      8|
#  M2     |     1|     1|      2|     1|      0|   0|      5|
#  Totals |     1|     1|      5|     1|      2|   3|     13|
#---------+------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 30468.29 (MB), peak = 32351.20 (MB)
#start 41th optimization iteration ...
#   number of violations = 10
#
#  By Layer and Type:
#
#---------+------+-------+------+-------+----+-------+
#  -      | Short| MinStp| Color| C2MCon| Enc| Totals|
#---------+------+-------+------+-------+----+-------+
#  M1     |     0|      3|     0|      1|   3|      7|
#  M2     |     1|      0|     1|      0|   1|      3|
#  Totals |     1|      3|     1|      1|   4|     10|
#---------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 30464.29 (MB), peak = 32351.20 (MB)
#start 42th optimization iteration ...
#   number of violations = 9
#
#  By Layer and Type:
#
#---------+-------+------+-------+----+-------+
#  -      | MinStp| Color| C2MCon| Enc| Totals|
#---------+-------+------+-------+----+-------+
#  M1     |      3|     0|      1|   3|      7|
#  M2     |      1|     1|      0|   0|      2|
#  Totals |      4|     1|      1|   3|      9|
#---------+-------+------+-------+----+-------+
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 30462.38 (MB), peak = 32351.20 (MB)
#start 43th optimization iteration ...
#   number of violations = 13
#
#  By Layer and Type:
#
#---------+-------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| MinStp| Color| EOLCol| C2MCon| Enc| Totals|
#---------+-------+-------+------+-------+-------+----+-------+
#  M1     |      0|      3|     0|      0|      2|   4|      9|
#  M2     |      1|      1|     1|      1|      0|   0|      4|
#  Totals |      1|      4|     1|      1|      2|   4|     13|
#---------+-------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 30462.15 (MB), peak = 32351.20 (MB)
#start 44th optimization iteration ...
#   number of violations = 9
#
#  By Layer and Type:
#
#---------+-------+------+-------+----+-------+
#  -      | MinStp| Color| C2MCon| Enc| Totals|
#---------+-------+------+-------+----+-------+
#  M1     |      3|     0|      1|   3|      7|
#  M2     |      1|     1|      0|   0|      2|
#  Totals |      4|     1|      1|   3|      9|
#---------+-------+------+-------+----+-------+
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 30462.41 (MB), peak = 32351.20 (MB)
#start 45th optimization iteration ...
#   number of violations = 7
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   3|      7|
#  Totals |      3|      1|   3|      7|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 30462.02 (MB), peak = 32351.20 (MB)
#start 46th optimization iteration ...
#   number of violations = 8
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   3|      7|
#  M2     |      1|      0|   0|      1|
#  Totals |      4|      1|   3|      8|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 30461.70 (MB), peak = 32351.20 (MB)
#start 47th optimization iteration ...
#   number of violations = 7
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   3|      7|
#  Totals |      3|      1|   3|      7|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 30462.05 (MB), peak = 32351.20 (MB)
#start 48th optimization iteration ...
#   number of violations = 8
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   3|      7|
#  M2     |      1|      0|   0|      1|
#  Totals |      4|      1|   3|      8|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 30461.98 (MB), peak = 32351.20 (MB)
#start 49th optimization iteration ...
#   number of violations = 7
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   3|      7|
#  Totals |      3|      1|   3|      7|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 30461.70 (MB), peak = 32351.20 (MB)
#start 50th optimization iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 30461.35 (MB), peak = 32351.20 (MB)
#Complete Detail Routing.
#Total wire length = 16930 um.
#Total half perimeter of net bounding box = 15399 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 718 um.
#Total wire length on LAYER C1 = 2659 um.
#Total wire length on LAYER C2 = 3988 um.
#Total wire length on LAYER C3 = 4154 um.
#Total wire length on LAYER C4 = 4273 um.
#Total wire length on LAYER C5 = 1107 um.
#Total wire length on LAYER JA = 30 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28234
#Total number of multi-cut vias = 9010 ( 31.9%)
#Total number of single cut vias = 19224 ( 68.1%)
#Up-Via Summary (total 28234):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1444 ( 97.8%)        33 (  2.2%)       1477
# M2              6446 ( 69.1%)      2878 ( 30.9%)       9324
# C1              5748 ( 68.2%)      2678 ( 31.8%)       8426
# C2              3739 ( 64.2%)      2089 ( 35.8%)       5828
# C3              1441 ( 57.5%)      1065 ( 42.5%)       2506
# C4               404 ( 60.6%)       263 ( 39.4%)        667
# C5                 2 ( 33.3%)         4 ( 66.7%)          6
#-----------------------------------------------------------
#                19224 ( 68.1%)      9010 ( 31.9%)      28234 
#
#Total number of DRC violations = 6
#Cpu time = 00:04:37
#Elapsed time = 00:04:18
#Increased memory = 101.47 (MB)
#Total memory = 30423.41 (MB)
#Peak memory = 32351.20 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 30435.98 (MB), peak = 32351.20 (MB)
#
#Total wire length = 16930 um.
#Total half perimeter of net bounding box = 15399 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 718 um.
#Total wire length on LAYER C1 = 2659 um.
#Total wire length on LAYER C2 = 3988 um.
#Total wire length on LAYER C3 = 4154 um.
#Total wire length on LAYER C4 = 4273 um.
#Total wire length on LAYER C5 = 1107 um.
#Total wire length on LAYER JA = 30 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28234
#Total number of multi-cut vias = 9010 ( 31.9%)
#Total number of single cut vias = 19224 ( 68.1%)
#Up-Via Summary (total 28234):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1444 ( 97.8%)        33 (  2.2%)       1477
# M2              6446 ( 69.1%)      2878 ( 30.9%)       9324
# C1              5748 ( 68.2%)      2678 ( 31.8%)       8426
# C2              3739 ( 64.2%)      2089 ( 35.8%)       5828
# C3              1441 ( 57.5%)      1065 ( 42.5%)       2506
# C4               404 ( 60.6%)       263 ( 39.4%)        667
# C5                 2 ( 33.3%)         4 ( 66.7%)          6
#-----------------------------------------------------------
#                19224 ( 68.1%)      9010 ( 31.9%)      28234 
#
#Total number of DRC violations = 6
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 16930 um.
#Total half perimeter of net bounding box = 15399 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 718 um.
#Total wire length on LAYER C1 = 2659 um.
#Total wire length on LAYER C2 = 3988 um.
#Total wire length on LAYER C3 = 4154 um.
#Total wire length on LAYER C4 = 4273 um.
#Total wire length on LAYER C5 = 1107 um.
#Total wire length on LAYER JA = 30 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28234
#Total number of multi-cut vias = 9010 ( 31.9%)
#Total number of single cut vias = 19224 ( 68.1%)
#Up-Via Summary (total 28234):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1444 ( 97.8%)        33 (  2.2%)       1477
# M2              6446 ( 69.1%)      2878 ( 30.9%)       9324
# C1              5748 ( 68.2%)      2678 ( 31.8%)       8426
# C2              3739 ( 64.2%)      2089 ( 35.8%)       5828
# C3              1441 ( 57.5%)      1065 ( 42.5%)       2506
# C4               404 ( 60.6%)       263 ( 39.4%)        667
# C5                 2 ( 33.3%)         4 ( 66.7%)          6
#-----------------------------------------------------------
#                19224 ( 68.1%)      9010 ( 31.9%)      28234 
#
#Total number of DRC violations = 6
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Jun 11 00:24:02 2025
#
#
#Start Post Route Wire Spread.
#Done with 32 horizontal wires in 3 hboxes and 31 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 16936 um.
#Total half perimeter of net bounding box = 15399 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 718 um.
#Total wire length on LAYER C1 = 2659 um.
#Total wire length on LAYER C2 = 3989 um.
#Total wire length on LAYER C3 = 4156 um.
#Total wire length on LAYER C4 = 4276 um.
#Total wire length on LAYER C5 = 1108 um.
#Total wire length on LAYER JA = 30 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28234
#Total number of multi-cut vias = 9010 ( 31.9%)
#Total number of single cut vias = 19224 ( 68.1%)
#Up-Via Summary (total 28234):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1444 ( 97.8%)        33 (  2.2%)       1477
# M2              6446 ( 69.1%)      2878 ( 30.9%)       9324
# C1              5748 ( 68.2%)      2678 ( 31.8%)       8426
# C2              3739 ( 64.2%)      2089 ( 35.8%)       5828
# C3              1441 ( 57.5%)      1065 ( 42.5%)       2506
# C4               404 ( 60.6%)       263 ( 39.4%)        667
# C5                 2 ( 33.3%)         4 ( 66.7%)          6
#-----------------------------------------------------------
#                19224 ( 68.1%)      9010 ( 31.9%)      28234 
#
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 30443.34 (MB), peak = 32351.20 (MB)
#CELL_VIEW TOP,init has 6 DRC violations
#Total number of DRC violations = 6
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 16936 um.
#Total half perimeter of net bounding box = 15399 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 718 um.
#Total wire length on LAYER C1 = 2659 um.
#Total wire length on LAYER C2 = 3989 um.
#Total wire length on LAYER C3 = 4156 um.
#Total wire length on LAYER C4 = 4276 um.
#Total wire length on LAYER C5 = 1108 um.
#Total wire length on LAYER JA = 30 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28234
#Total number of multi-cut vias = 9010 ( 31.9%)
#Total number of single cut vias = 19224 ( 68.1%)
#Up-Via Summary (total 28234):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1444 ( 97.8%)        33 (  2.2%)       1477
# M2              6446 ( 69.1%)      2878 ( 30.9%)       9324
# C1              5748 ( 68.2%)      2678 ( 31.8%)       8426
# C2              3739 ( 64.2%)      2089 ( 35.8%)       5828
# C3              1441 ( 57.5%)      1065 ( 42.5%)       2506
# C4               404 ( 60.6%)       263 ( 39.4%)        667
# C5                 2 ( 33.3%)         4 ( 66.7%)          6
#-----------------------------------------------------------
#                19224 ( 68.1%)      9010 ( 31.9%)      28234 
#
#detailRoute Statistics:
#Cpu time = 00:04:40
#Elapsed time = 00:04:18
#Increased memory = 120.98 (MB)
#Total memory = 30442.92 (MB)
#Peak memory = 32351.20 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:04:44
#Elapsed time = 00:04:22
#Increased memory = -791.03 (MB)
#Total memory = 29486.37 (MB)
#Peak memory = 32351.20 (MB)
#Number of warnings = 64
#Total number of warnings = 868
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Jun 11 00:24:03 2025
#
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  globalDetailRoute         | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
#  DB Import                 | 00:00:00|     00:00:00|         1.0|
#  DB Export                 | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
#  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
#  Data Preparation          | 00:00:02|     00:00:01|         1.1|
#  Global Routing            | 00:00:01|     00:00:00|         1.0|
#  Track Assignment          | 00:00:00|     00:00:00|         1.0|
#  Detail Routing            | 00:04:37|     00:04:17|         1.1|
#  Antenna Fixing            | 00:00:02|     00:00:00|         1.0|
#  Post Route Wire Spreading | 00:00:01|     00:00:00|         1.0|
#  Entire Command            | 00:04:44|     00:04:22|         1.1|
#----------------------------+---------+-------------+------------+
#
*** EcoRoute #1 [finish] (route_opt_design #1) : cpu/real = 0:04:44.5/0:04:21.8 (1.1), totSession cpu/real = 1:25:29.5/0:39:57.9 (2.1), mem = 39300.8M
**optDesign ... cpu = 0:13:28, real = 0:06:57, mem = 29401.2M, totSessionCpu=1:25:30 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #23 PostEcoSummary
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2394_n1179 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2394_n1179 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2393_CS is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2393_CS is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2392_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2392_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2391_pkt_reg_inst_pkt_reg_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2391_pkt_reg_inst_pkt_reg_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Jun 11 00:24:04 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 29436.02 (MB), peak = 32351.20 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Jun 11 00:24:04 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Bottom routing layer index=2(M2), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 29444.25 (MB), peak = 32351.20 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
#Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
#(i=11, n=11 2000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#C1 -> C1 (3)
#C2 -> C2 (4)
#C3 -> C3 (5)
#C4 -> C4 (6)
#C5 -> C5 (7)
#JA -> JA (8)
#QA -> QA (9)
#QB -> QB (10)
#LB -> LB (11)
#SADV-On
# Corner(s) : 
#rc_fast [25.00] 
#rc_slow [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 2124]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
#CCE Version read = IQuantus/TQuantus 22.1.1-s215
#number model r/c [2,2] [22,2124] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 29451.62 (MB), peak = 32351.20 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 29451.62 (MB)
#Peak memory = 32351.20 (MB)
#Using multithreading with 48 threads.
#begin processing metal fill model file
#end processing metal fill model file
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x3 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 4 hboxes with 48 threads on machine with  Xeon 2.40GHz 36608KB Cache 48CPU...
#Process 0 special clock nets for rc extraction
#Total 3570 nets were built. 6 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:04, elapsed time = 00:00:02 .
#   Increased memory =    43.48 (MB), total memory = 29494.97 (MB), peak memory = 32351.20 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_SGcOfI.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 29464.57 (MB), peak = 32351.20 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#RC Statistics: 10629 Res, 4880 Ground Cap, 2795 XCap (Edge to Edge)
#RC V/H edge ratio: 0.22, Avg V/H Edge Length: 1532.46 (3791), Avg L-Edge Length: 3620.47 (5804)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_SGcOfI.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 14209 nodes, 10639 edges, and 5770 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 29454.55 (MB), peak = 32351.20 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_SGcOfI.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 39269.410M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_SGcOfI.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell TOP has rcdb /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_SGcOfI.rcdb.d specified
Cell TOP, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:00.0 mem: 39269.410M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:07
#Elapsed time = 00:00:05
#Increased memory = 9.95 (MB)
#Total memory = 29454.21 (MB)
#Peak memory = 32351.20 (MB)
#
#6 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Design Signature (0)
#Finish Inst Signature in MT(14933893)
#Finish Net Signature in MT(20651074)
#Finish SNet Signature in MT (27348312)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 36608KB Cache 48CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.12/48, scale score = 0.02.
#    Increased memory =     0.05 (MB), total memory = 29397.12 (MB), peak memory = 32351.20 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 29397.12 (MB), peak memory = 32351.20 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.00/48, scale score = 0.12.
#    Increased memory =     0.04 (MB), total memory = 29397.12 (MB), peak memory = 32351.20 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 29397.07 (MB), peak memory = 32351.20 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.73/48, scale score = 0.12.
#    Increased memory =     0.00 (MB), total memory = 29397.07 (MB), peak memory = 32351.20 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.06/48, scale score = 0.04.
#    Increased memory =   -35.76 (MB), total memory = 29397.07 (MB), peak memory = 32351.20 (MB)
**optDesign ... cpu = 0:13:38, real = 0:07:05, mem = 29397.1M, totSessionCpu=1:25:40 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (48 T). (MEM=29250.4)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
AAE_INFO: 48 threads acquired from CTE.
Total number of fetched objects 3570
AAE_INFO-618: Total number of nets in the design is 3572,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=29548.6 CPU=0:00:01.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=29548.6 CPU=0:00:01.4 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/.AAE_5N8s2L/.AAE_3611107/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 41361.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 41361.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (48 T). (MEM=29897.9)
Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 3570. 
Total number of fetched objects 3570
AAE_INFO-618: Total number of nets in the design is 3572,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=29914.9 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=29914.9 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:05.0 real=0:00:02.0 totSessionCpu=1:25:45 mem=41777.1M)
** INFO: Initializing Glitch Interface

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.377  | 49.476  | 49.377  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    112 (112)     |    -71     |    113 (113)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.189%
       (95.167% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:13:44, real = 0:07:07, mem = 29900.5M, totSessionCpu=1:25:45 **
Executing marking Critical Nets1
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Cache
**INFO: flowCheckPoint #24 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:13:44, real = 0:07:08, mem = 29900.3M, totSessionCpu=1:25:46 **
** INFO: Initializing Glitch Interface
**INFO: Skipping setup slack recovery as it is disabled
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
** INFO Cleaning up Glitch Interface
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=39399.22M, totSessionCpu=1:25:46).
**optDesign ... cpu = 0:13:45, real = 0:07:08, mem = 29899.8M, totSessionCpu=1:25:46 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #25 FinalSummary
<optDesign CMD> Restore Using all VT Cells
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:13:46, real = 0:07:08, mem = 29891.5M, totSessionCpu=1:25:47 **

Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (48 T). (MEM=30932.3)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 3570
AAE_INFO-618: Total number of nets in the design is 3572,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=31067.3 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=31067.3 CPU=0:00:01.2 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/.AAE_5N8s2L/.AAE_3611107/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 41418.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 41418.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (48 T). (MEM=30008.4)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 3570. 
Total number of fetched objects 3570
AAE_INFO-618: Total number of nets in the design is 3572,  9.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=30158.5 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=30158.5 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.6 real=0:00:02.0 totSessionCpu=1:25:55 mem=42091.2M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4
Using Power View: view_slow_mission.

Begin Power Analysis

             0V	    gnd
          0.72V	    vdd

Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=30323.43MB/40881.37MB/30925.82MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=30323.43MB/40881.37MB/30925.82MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=30323.43MB/40881.37MB/30925.82MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=30323.43MB/40881.37MB/30925.82MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Jun-11 00:24:20 (2025-Jun-11 04:24:20 GMT)
2025-Jun-11 00:24:20 (2025-Jun-11 04:24:20 GMT): 10%
2025-Jun-11 00:24:20 (2025-Jun-11 04:24:20 GMT): 20%
2025-Jun-11 00:24:20 (2025-Jun-11 04:24:20 GMT): 30%
2025-Jun-11 00:24:20 (2025-Jun-11 04:24:20 GMT): 40%
2025-Jun-11 00:24:20 (2025-Jun-11 04:24:20 GMT): 50%
2025-Jun-11 00:24:20 (2025-Jun-11 04:24:20 GMT): 60%
2025-Jun-11 00:24:20 (2025-Jun-11 04:24:20 GMT): 70%
2025-Jun-11 00:24:20 (2025-Jun-11 04:24:20 GMT): 80%
2025-Jun-11 00:24:20 (2025-Jun-11 04:24:20 GMT): 90%

Finished Levelizing
2025-Jun-11 00:24:20 (2025-Jun-11 04:24:20 GMT)

Starting Activity Propagation
2025-Jun-11 00:24:20 (2025-Jun-11 04:24:20 GMT)
2025-Jun-11 00:24:20 (2025-Jun-11 04:24:20 GMT): 10%
2025-Jun-11 00:24:20 (2025-Jun-11 04:24:20 GMT): 20%
2025-Jun-11 00:24:20 (2025-Jun-11 04:24:20 GMT): 30%

Finished Activity Propagation
2025-Jun-11 00:24:20 (2025-Jun-11 04:24:20 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=30323.58MB/40881.37MB/30925.82MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Jun-11 00:24:20 (2025-Jun-11 04:24:20 GMT)
2025-Jun-11 00:24:20 (2025-Jun-11 04:24:20 GMT): 10%
2025-Jun-11 00:24:20 (2025-Jun-11 04:24:20 GMT): 20%
2025-Jun-11 00:24:20 (2025-Jun-11 04:24:20 GMT): 30%
2025-Jun-11 00:24:20 (2025-Jun-11 04:24:20 GMT): 40%
2025-Jun-11 00:24:20 (2025-Jun-11 04:24:20 GMT): 50%
2025-Jun-11 00:24:20 (2025-Jun-11 04:24:20 GMT): 60%
2025-Jun-11 00:24:20 (2025-Jun-11 04:24:20 GMT): 70%
2025-Jun-11 00:24:20 (2025-Jun-11 04:24:20 GMT): 80%
2025-Jun-11 00:24:20 (2025-Jun-11 04:24:20 GMT): 90%

Finished Calculating power
2025-Jun-11 00:24:20 (2025-Jun-11 04:24:20 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=30375.28MB/41183.43MB/30925.82MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=30375.28MB/41183.43MB/30925.82MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=30375.28MB/41183.43MB/30925.82MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=30375.28MB/41183.43MB/30925.82MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=30375.28MB/41183.43MB/30925.82MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Jun-11 00:24:20 (2025-Jun-11 04:24:20 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: TOP

*

*	Power Domain used: 

*              Rail:        vdd      Voltage:       0.72 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/TOP_postRoute.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00750817 	    5.0872%
Total Switching Power:       0.00528259 	    3.5792%
Total Leakage Power:         0.13479910 	   91.3336%
Total Power:                 0.14758986
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.005005   0.0008206     0.03487     0.04069       27.57
Macro                          1.415e-09           0   1.079e-10   1.523e-09   1.032e-06
IO                                     0           0           0           0           0
Physical-Only                          0           0      0.0018      0.0018       1.219
Combinational                   0.002503    0.004462     0.09813      0.1051       71.21
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                           0.007508    0.005283      0.1348      0.1476         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
vdd                      0.72   0.007508    0.005283      0.1348      0.1476         100
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=30375.99MB/41183.43MB/30925.82MB)


Output file is ./timingReports/TOP_postRoute.power.
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 
Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.377  | 49.476  | 49.377  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.049  |  0.049  |  0.051  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    112 (112)     |    -71     |    113 (113)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.189%
       (95.167% with Fillers)
------------------------------------------------------------------
Begin: Collecting metrics
 ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary    |    49.380 |   49.380 |           |        0 |       43.74 |            |              |                |               | 0:00:01  |       35422 |    0 |   0 |
| ccopt_pro          |           |          |           |          |             |            |              |                |               | 0:00:05  |      108139 |      |     |
| drv_eco_fixing     |    49.479 |   49.380 |         0 |        0 |       49.51 |       0.15 |         0.14 |           0.01 |          0.01 | 0:00:06  |       35590 |    0 |   0 |
| power_reclaiming   |    49.478 |   49.378 |         0 |        0 |       48.92 |       0.15 |         0.13 |           0.01 |          0.01 | 0:00:02  |       40741 |      |     |
| initial_summary_2  |    49.378 |   49.378 |           |        0 |       43.15 |            |              |                |               | 0:00:08  |       38973 |    0 |   0 |
| hold_fixing        |           |   49.378 |           |        0 |       48.96 |       0.15 |         0.13 |           0.01 |          0.01 | 0:00:01  |       39063 |      |     |
| harden_opt_fixing  |           |          |           |          |             |       0.15 |         0.13 |           0.01 |          0.01 | 0:00:03  |       39101 |      |     |
| route_type_fixing  |           |          |           |          |             |            |              |                |               | 0:00:00  |       39101 |      |     |
| pre_route_summary  |    49.378 |   49.378 |           |        0 |       43.19 |            |              |                |               | 0:00:01  |       39099 |    0 |   0 |
| eco_route          |           |          |           |          |             |            |              |                |               | 0:04:22  |       38498 |      |     |
| post_route_summary |    49.377 |   49.377 |           |        0 |       43.19 |            |              |                |               | 0:00:02  |       39398 |    0 |   0 |
| final_summary      |    49.476 |   49.377 |           |        0 |       43.19 |            |              |                |               | 0:00:10  |       39575 |    0 |   0 |
 ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:13:58, real = 0:07:18, mem = 30361.0M, totSessionCpu=1:25:59 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   route_opt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
WARNING   IMPCCOPT-2431        1  Found %u pin(s) with annotated transitio...
WARNING   NRAG-44              2  Track pitch is too small compared with l...
WARNING   NRDB-2085           78  The pin access was impeded near Instance...
WARNING   NRDB-2321            1  The must join all ports pin %s/%s doesn'...
WARNING   NRDB-2366         3390  Cell %s exists in design, will trigger f...
WARNING   NRIG-34            100  Power/Ground pin %s of instance %s is no...
WARNING   NRIF-95             84  Option setNanoRouteMode -routeTopRouting...
*** Message Summary: 3658 warning(s), 0 error(s)

*** route_opt_design #1 [finish] () : cpu/real = 0:15:42.2/0:08:10.8 (1.9), totSession cpu/real = 1:26:00.2/0:40:19.7 (2.1), mem = 39566.9M
<CMD> ecoRoute -fix_drc
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_end_iteration                                              50
setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_spread_wire                                     true
setNanoRouteMode -route_detail_search_and_repair                                          true
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
setNanoRouteMode -extract_design_signature                                                27348312
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  true
setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              2
setNanoRouteMode -route_antenna_diode_insertion                                           true
setNanoRouteMode -route_re_insert_filler_cell_list                                        {UDB116SVT24_FILL64 UDB116SVT24_FILL32 UDB116SVT24_FILL16 UDB116SVT24_FILL12 UDB116SVT24_FILL8 UDB116SVT24_FILL6 UDB116SVT24_FILL5 UDB116SVT24_FILL4 UDB116SVT24_FILL3 UDB116SVT24_FILL2 UDB116SVT24_FILL1}
setNanoRouteMode -route_re_insert_filler_cell_list_from_file                              false
setNanoRouteMode -route_si_effort                                                         high
setNanoRouteMode -route_strict_honor_route_rule                                           false
setNanoRouteMode -route_with_eco                                                          false
setNanoRouteMode -route_with_si_driven                                                    true
setNanoRouteMode -route_with_si_post_route_fix                                            false
setNanoRouteMode -route_with_timing_driven                                                true
setNanoRouteMode -timingEngine                                                            .timing_file_3611107.tif.gz
setDesignMode -bottomRoutingLayer                                                         M2
setDesignMode -powerEffort                                                                high
setDesignMode -process                                                                    22
setDesignMode -propagateActivity                                                          true

#% Begin detailRoute (date=06/11 00:24:25, mem=30206.6M)

detailRoute -fix_drc

#Start detailRoute on Wed Jun 11 00:24:25 2025
#
#WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
#WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2394_n1179 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2394_n1179 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2393_CS is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2393_CS is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2392_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2392_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2391_pkt_reg_inst_pkt_reg_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2391_pkt_reg_inst_pkt_reg_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRDR-122) Fix drc only. Post-routing optimization cannot be done.
#WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Using multithreading with 48 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Jun 11 00:24:25 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=2(M2), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 30245.85 (MB), peak = 32351.20 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 30250.25 (MB), peak = 32351.20 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 32 threads...
#Set layer M1 to be advanced pin access layer.
#43 out of 6430 (0.67%) instances are not legally placed.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1752 and Instance U1754. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1752 and Instance U1754. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1754 and Instance U1760. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1754 and Instance U1760. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1760 and Instance U1761. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1760 and Instance U1761. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1763 and Instance U1774. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1763 and Instance U1774. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1343 and Instance U1407. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1343 and Instance U1407. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1724 and Instance U1741. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1724 and Instance U1741. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1741 and Instance U1740. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1741 and Instance U1740. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1764 and Instance U1765. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1764 and Instance U1765. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1727 and Instance U1725. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1727 and Instance U1725. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1725 and Instance U1722. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1725 and Instance U1722. Inspect the area near the pin for obstacles.
#WARNING (EMS-27) Message (NRDB-2085) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#640 out of 6430(9.95%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#109 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.12 (MB)
#Total memory = 30250.13 (MB)
#Peak memory = 32351.20 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 30268.28 (MB), peak = 32351.20 (MB)
#start 1st fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 30272.45 (MB), peak = 32351.20 (MB)
#start 2nd fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 30274.06 (MB), peak = 32351.20 (MB)
#start 3rd fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 30273.46 (MB), peak = 32351.20 (MB)
#start 4th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 30273.35 (MB), peak = 32351.20 (MB)
#start 5th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 30272.70 (MB), peak = 32351.20 (MB)
#start 6th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 30273.01 (MB), peak = 32351.20 (MB)
#start 7th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 30273.09 (MB), peak = 32351.20 (MB)
#start 8th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 30272.88 (MB), peak = 32351.20 (MB)
#start 9th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 30272.99 (MB), peak = 32351.20 (MB)
#start 10th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 30273.21 (MB), peak = 32351.20 (MB)
#start 11th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 30273.24 (MB), peak = 32351.20 (MB)
#start 12th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 30273.42 (MB), peak = 32351.20 (MB)
#start 13th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 30273.65 (MB), peak = 32351.20 (MB)
#start 14th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 30273.80 (MB), peak = 32351.20 (MB)
#start 15th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 30273.69 (MB), peak = 32351.20 (MB)
#start 16th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 30273.84 (MB), peak = 32351.20 (MB)
#start 17th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 30274.04 (MB), peak = 32351.20 (MB)
#start 18th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 30274.18 (MB), peak = 32351.20 (MB)
#start 19th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 30276.27 (MB), peak = 32351.20 (MB)
#start 20th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 30276.35 (MB), peak = 32351.20 (MB)
#start 21th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 30276.62 (MB), peak = 32351.20 (MB)
#start 22th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 30276.79 (MB), peak = 32351.20 (MB)
#start 23th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 30276.93 (MB), peak = 32351.20 (MB)
#start 24th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 30279.48 (MB), peak = 32351.20 (MB)
#start 25th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 30279.06 (MB), peak = 32351.20 (MB)
#start 26th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 30279.02 (MB), peak = 32351.20 (MB)
#start 27th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 30285.77 (MB), peak = 32351.20 (MB)
#start 28th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 30286.09 (MB), peak = 32351.20 (MB)
#start 29th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 30286.38 (MB), peak = 32351.20 (MB)
#start 30th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 30288.80 (MB), peak = 32351.20 (MB)
#start 31th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 30288.87 (MB), peak = 32351.20 (MB)
#start 32th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 30289.21 (MB), peak = 32351.20 (MB)
#start 33th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 30290.69 (MB), peak = 32351.20 (MB)
#start 34th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 30290.91 (MB), peak = 32351.20 (MB)
#start 35th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 30291.29 (MB), peak = 32351.20 (MB)
#start 36th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 30291.52 (MB), peak = 32351.20 (MB)
#start 37th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 30291.66 (MB), peak = 32351.20 (MB)
#start 38th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 30291.88 (MB), peak = 32351.20 (MB)
#start 39th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 30292.09 (MB), peak = 32351.20 (MB)
#start 40th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 30292.30 (MB), peak = 32351.20 (MB)
#start 41th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 30292.70 (MB), peak = 32351.20 (MB)
#start 42th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 30292.82 (MB), peak = 32351.20 (MB)
#start 43th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 30292.98 (MB), peak = 32351.20 (MB)
#start 44th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 30294.02 (MB), peak = 32351.20 (MB)
#start 45th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 30294.11 (MB), peak = 32351.20 (MB)
#start 46th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 30294.32 (MB), peak = 32351.20 (MB)
#start 47th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 30294.50 (MB), peak = 32351.20 (MB)
#start 48th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 30295.59 (MB), peak = 32351.20 (MB)
#start 49th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 30295.73 (MB), peak = 32351.20 (MB)
#start 50th fixing drc iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   2|      6|
#  Totals |      3|      1|   2|      6|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 30296.07 (MB), peak = 32351.20 (MB)
#Complete Detail Routing.
#Total wire length = 16936 um.
#Total half perimeter of net bounding box = 15399 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 718 um.
#Total wire length on LAYER C1 = 2659 um.
#Total wire length on LAYER C2 = 3989 um.
#Total wire length on LAYER C3 = 4156 um.
#Total wire length on LAYER C4 = 4276 um.
#Total wire length on LAYER C5 = 1108 um.
#Total wire length on LAYER JA = 30 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28234
#Total number of multi-cut vias = 9010 ( 31.9%)
#Total number of single cut vias = 19224 ( 68.1%)
#Up-Via Summary (total 28234):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1444 ( 97.8%)        33 (  2.2%)       1477
# M2              6446 ( 69.1%)      2878 ( 30.9%)       9324
# C1              5748 ( 68.2%)      2678 ( 31.8%)       8426
# C2              3739 ( 64.2%)      2089 ( 35.8%)       5828
# C3              1441 ( 57.5%)      1065 ( 42.5%)       2506
# C4               404 ( 60.6%)       263 ( 39.4%)        667
# C5                 2 ( 33.3%)         4 ( 66.7%)          6
#-----------------------------------------------------------
#                19224 ( 68.1%)      9010 ( 31.9%)      28234 
#
#Total number of DRC violations = 6
#Cpu time = 00:03:10
#Elapsed time = 00:03:07
#Increased memory = 27.97 (MB)
#Total memory = 30270.01 (MB)
#Peak memory = 32351.20 (MB)
#
#detailRoute statistics:
#Cpu time = 00:03:11
#Elapsed time = 00:03:08
#Increased memory = -815.95 (MB)
#Total memory = 29390.69 (MB)
#Peak memory = 32351.20 (MB)
#Number of warnings = 56
#Total number of warnings = 960
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Wed Jun 11 00:27:33 2025
#
#% End detailRoute (date=06/11 00:27:33, total cpu=0:03:11, real=0:03:08, peak res=30709.3M, current mem=29345.1M)
#
#  Scalability Statistics
#
#-------------------------+---------+-------------+------------+
#  ecoRoute               | cpu time| elapsed time| scalability|
#-------------------------+---------+-------------+------------+
#  Pre Callback           | 00:00:00|     00:00:00|         1.0|
#  Post Callback          | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
#  DB Import              | 00:00:01|     00:00:00|         1.0|
#  DB Export              | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
#  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
#  Data Preparation       | 00:00:01|     00:00:01|         1.0|
#  Detail Routing         | 00:03:08|     00:03:05|         1.0|
#  Entire Command         | 00:03:11|     00:03:08|         1.0|
#-------------------------+---------+-------------+------------+
#
<CMD> addFiller
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**Info: (IMPSP-2055): Transparent Filler Flow is OFF !

INFO: No filler could be restored

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL64 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL32 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL16 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL12 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL8 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL6 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL5 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL4 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL3 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL2 / prefix FILLER_incr).
*INFO:   Added 2094 filler insts (cell UDB116SVT24_FILL1 / prefix FILLER_incr).
*INFO: Total 2094 filler insts added - prefix FILLER_incr (CPU: 0:00:00.1).
For 2094 new insts, <CMD> editDelete -regular_wire_with_drc
<CMD> route_opt_design
*** route_opt_design #2 [begin] () : totSession cpu/real = 1:29:13.2/0:43:28.7 (2.1), mem = 38828.2M
GigaOpt running with 48 threads.
**INFO: Running RouteOpt flow with FullDrOpt GlobalOpt.
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_end_iteration                                              50
setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_spread_wire                                     true
setNanoRouteMode -route_detail_search_and_repair                                          true
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
setNanoRouteMode -extract_design_signature                                                27348312
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  true
setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              2
setNanoRouteMode -route_antenna_diode_insertion                                           true
setNanoRouteMode -route_re_insert_filler_cell_list                                        {UDB116SVT24_FILL64 UDB116SVT24_FILL32 UDB116SVT24_FILL16 UDB116SVT24_FILL12 UDB116SVT24_FILL8 UDB116SVT24_FILL6 UDB116SVT24_FILL5 UDB116SVT24_FILL4 UDB116SVT24_FILL3 UDB116SVT24_FILL2 UDB116SVT24_FILL1}
setNanoRouteMode -route_re_insert_filler_cell_list_from_file                              false
setNanoRouteMode -route_si_effort                                                         high
setNanoRouteMode -route_strict_honor_route_rule                                           false
setNanoRouteMode -route_with_eco                                                          false
setNanoRouteMode -route_with_si_driven                                                    true
setNanoRouteMode -route_with_si_post_route_fix                                            false
setNanoRouteMode -route_with_timing_driven                                                true
setNanoRouteMode -timingEngine                                                            .timing_file_3611107.tif.gz
setDesignMode -bottomRoutingLayer                                                         M2
setDesignMode -powerEffort                                                                high
setDesignMode -process                                                                    22
setDesignMode -propagateActivity                                                          true
setExtractRCMode -coupled                                                                 true
setExtractRCMode -coupling_c_th                                                           0.1
setExtractRCMode -engine                                                                  postRoute
setExtractRCMode -noCleanRCDB                                                             true
setExtractRCMode -nrNetInMemory                                                           100000
setExtractRCMode -relative_c_th                                                           1
setExtractRCMode -total_c_th                                                              0
setUsefulSkewMode -opt_skew_eco_route                                                     false
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -SIAware                                                                  true
setDelayCalMode -socv_accuracy_mode                                                       low
setOptMode -opt_view_pruning_setup_views_active_list                                      { view_slow_mission }
setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_slow_mission}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_slow_mission}
setOptMode -opt_delete_insts                                                              true
setOptMode -opt_drv_margin                                                                0
setOptMode -opt_exp_pre_route_auto_flow_update                                            true
setOptMode -opt_drv                                                                       true
setOptMode -opt_hold_allow_setup_tns_degradation                                          false
setOptMode -opt_hold_target_slack                                                         0.05
setOptMode -opt_leakage_to_dynamic_ratio                                                  0.5
setOptMode -opt_resize_flip_flops                                                         true
setOptMode -opt_preserve_all_sequential                                                   false
setOptMode -opt_setup_target_slack                                                        0
setSIMode -separate_delta_delay_on_data                                                   true
setPlaceMode -place_detail_check_inst_space_group                                         true
setPlaceMode -place_detail_dpt_flow                                                       true
setPlaceMode -place_detail_legalization_inst_gap                                          1
setPlaceMode -place_detail_use_diffusion_transition_fill                                  true
setPlaceMode -place_global_clock_power_driven                                             true
setPlaceMode -place_global_clock_power_driven_effort                                      high
setPlaceMode -place_global_cong_effort                                                    high
setAnalysisMode -analysisType                                                             onChipVariation
setAnalysisMode -checkType                                                                setup
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -cppr                                                                     both
setAnalysisMode -skew                                                                     true
setAnalysisMode -usefulSkew                                                               true


**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
RODC: v2.8s
AAE_INFO: Pre Route call back at the beginning of routeDesign
**INFO: flowCheckPoint #26 GlobalDetailRoute
*** RouteDesign #1 [begin] (route_opt_design #2) : totSession cpu/real = 1:29:13.3/0:43:28.7 (2.1), mem = 38828.2M
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 29349.96 (MB), peak = 32351.20 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort high
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin checking placement ... (start mem=38828.2M, init mem=38828.4M)
*info: Placed = 8523           (Fixed = 1316)
*info: Unplaced = 0           
Placement Density:100.00%(2713/2713)
Placement Density (including fixed std cells):100.00%(2998/2998)
Finished checkPlace (total: cpu=0:00:00.4, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=38796.4M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=38796.4M) ***
#Start route 1 clock and analog nets...

globalDetailRoute

#Start globalDetailRoute on Wed Jun 11 00:27:34 2025
#
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2394_n1179 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2394_n1179 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2393_CS is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2393_CS is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2392_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2392_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2391_pkt_reg_inst_pkt_reg_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2391_pkt_reg_inst_pkt_reg_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-649) NET osc_freq[1] has incorrect extension.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of nets with skipped attribute = 3569 (skipped).
#Total number of routable nets = 1.
#Total number of nets in the design = 3572.
#1 routable net has routed wires.
#3569 skipped nets have only detail routed wires.
#No nets have been global routed.
#Using multithreading with 48 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Jun 11 00:27:35 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=2(M2), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 29393.45 (MB), peak = 32351.20 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:42, elapsed time = 00:00:07, memory = 29397.85 (MB), peak = 32351.20 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 32 threads...
#Set layer M1 to be advanced pin access layer.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1752 and Instance U1754. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1752 and Instance U1754. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1754 and Instance U1760. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1754 and Instance U1760. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1760 and Instance U1761. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1760 and Instance U1761. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1763 and Instance U1774. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1763 and Instance U1774. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1343 and Instance U1407. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1343 and Instance U1407. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1724 and Instance U1741. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1724 and Instance U1741. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1741 and Instance U1740. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1741 and Instance U1740. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1764 and Instance U1765. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1764 and Instance U1765. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1727 and Instance U1725. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1727 and Instance U1725. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1725 and Instance U1722. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1725 and Instance U1722. Inspect the area near the pin for obstacles.
#WARNING (EMS-27) Message (NRDB-2085) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#640 out of 8524(7.51%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#109 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.20 (MB)
#Total memory = 29398.05 (MB)
#Peak memory = 32351.20 (MB)
#WARNING (NRGR-8) Clock net clk bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net clk bottom preferred routing layer as 1.
#
#Finished routing data preparation on Wed Jun 11 00:27:42 2025
#
#Cpu time = 00:00:42
#Elapsed time = 00:00:07
#Increased memory = 9.66 (MB)
#Total memory = 29398.05 (MB)
#Peak memory = 32351.20 (MB)
#
#
#Start global routing on Wed Jun 11 00:27:42 2025
#
#
#Start global routing initialization on Wed Jun 11 00:27:42 2025
#
#WARNING (NRGR-22) Design is already detail routed.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:42
#Elapsed time = 00:00:08
#Increased memory = 11.56 (MB)
#Total memory = 29398.05 (MB)
#Peak memory = 32351.20 (MB)
#Using multithreading with 48 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 51.56% of the total area was rechecked for DRC, and 0.00% required routing.
#   number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 29465.11 (MB), peak = 32351.20 (MB)
#Complete Detail Routing.
#Total wire length = 521 um.
#Total half perimeter of net bounding box = 81 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 30 um.
#Total wire length on LAYER C1 = 190 um.
#Total wire length on LAYER C2 = 190 um.
#Total wire length on LAYER C3 = 108 um.
#Total wire length on LAYER C4 = 3 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 684
#Total number of multi-cut vias = 206 ( 30.1%)
#Total number of single cut vias = 478 ( 69.9%)
#Up-Via Summary (total 684):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M2               276 ( 87.6%)        39 ( 12.4%)        315
# C1               131 ( 60.4%)        86 ( 39.6%)        217
# C2                70 ( 47.6%)        77 ( 52.4%)        147
# C3                 1 ( 20.0%)         4 ( 80.0%)          5
#-----------------------------------------------------------
#                  478 ( 69.9%)       206 ( 30.1%)        684 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:01
#Increased memory = 37.73 (MB)
#Total memory = 29435.78 (MB)
#Peak memory = 32351.20 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 29435.05 (MB), peak = 32351.20 (MB)
#
#Total wire length = 521 um.
#Total half perimeter of net bounding box = 81 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 30 um.
#Total wire length on LAYER C1 = 190 um.
#Total wire length on LAYER C2 = 190 um.
#Total wire length on LAYER C3 = 108 um.
#Total wire length on LAYER C4 = 3 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 684
#Total number of multi-cut vias = 206 ( 30.1%)
#Total number of single cut vias = 478 ( 69.9%)
#Up-Via Summary (total 684):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M2               276 ( 87.6%)        39 ( 12.4%)        315
# C1               131 ( 60.4%)        86 ( 39.6%)        217
# C2                70 ( 47.6%)        77 ( 52.4%)        147
# C3                 1 ( 20.0%)         4 ( 80.0%)          5
#-----------------------------------------------------------
#                  478 ( 69.9%)       206 ( 30.1%)        684 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 521 um.
#Total half perimeter of net bounding box = 81 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 30 um.
#Total wire length on LAYER C1 = 190 um.
#Total wire length on LAYER C2 = 190 um.
#Total wire length on LAYER C3 = 108 um.
#Total wire length on LAYER C4 = 3 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 684
#Total number of multi-cut vias = 206 ( 30.1%)
#Total number of single cut vias = 478 ( 69.9%)
#Up-Via Summary (total 684):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M2               276 ( 87.6%)        39 ( 12.4%)        315
# C1               131 ( 60.4%)        86 ( 39.6%)        217
# C2                70 ( 47.6%)        77 ( 52.4%)        147
# C3                 1 ( 20.0%)         4 ( 80.0%)          5
#-----------------------------------------------------------
#                  478 ( 69.9%)       206 ( 30.1%)        684 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Post Route via swapping..
#No area is rerouted by ECO routing. Post route via swapping is skipped.
#   number of violations = 0
#cpu time = 01:29:55, elapsed time = 486004:27:44, memory = 29428.38 (MB), peak = 32351.20 (MB)
#CELL_VIEW TOP,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total wire length = 521 um.
#Total half perimeter of net bounding box = 81 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 30 um.
#Total wire length on LAYER C1 = 190 um.
#Total wire length on LAYER C2 = 190 um.
#Total wire length on LAYER C3 = 108 um.
#Total wire length on LAYER C4 = 3 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 684
#Total number of multi-cut vias = 206 ( 30.1%)
#Total number of single cut vias = 478 ( 69.9%)
#Up-Via Summary (total 684):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M2               276 ( 87.6%)        39 ( 12.4%)        315
# C1               131 ( 60.4%)        86 ( 39.6%)        217
# C2                70 ( 47.6%)        77 ( 52.4%)        147
# C3                 1 ( 20.0%)         4 ( 80.0%)          5
#-----------------------------------------------------------
#                  478 ( 69.9%)       206 ( 30.1%)        684 
#
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:02
#Increased memory = 30.22 (MB)
#Total memory = 29428.27 (MB)
#Peak memory = 32351.20 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:47
#Elapsed time = 00:00:10
#Increased memory = 72.80 (MB)
#Total memory = 29421.41 (MB)
#Peak memory = 32351.20 (MB)
#Number of warnings = 66
#Total number of warnings = 1030
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Jun 11 00:27:44 2025
#
#**INFO: auto set of droutePostRouteSwapVia to multiCut

globalDetailRoute

#Start globalDetailRoute on Wed Jun 11 00:27:44 2025
#
#Warning: design is detail-routed. Trial route is skipped!
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2394_n1179 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2394_n1179 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2393_CS is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2393_CS is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2392_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2392_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2391_pkt_reg_inst_pkt_reg_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2391_pkt_reg_inst_pkt_reg_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start reading timing information from file .timing_file_3611107.tif.gz ...
#Read in timing information for 33 ports, 1182 instances from timing file .timing_file_3611107.tif.gz.
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 3570.
#Total number of nets in the design = 3572.
#5 routable nets do not have any wires.
#3565 routable nets have routed wires.
#5 nets will be global routed.
#Using multithreading with 48 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Jun 11 00:27:45 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=2(M2), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 29406.29 (MB), peak = 32351.20 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 29410.72 (MB), peak = 32351.20 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 32 threads...
#Set layer M1 to be advanced pin access layer.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1752 and Instance U1754. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1752 and Instance U1754. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1754 and Instance U1760. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1754 and Instance U1760. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1760 and Instance U1761. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1760 and Instance U1761. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1763 and Instance U1774. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1763 and Instance U1774. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1343 and Instance U1407. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1343 and Instance U1407. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1724 and Instance U1741. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1724 and Instance U1741. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1741 and Instance U1740. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1741 and Instance U1740. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1764 and Instance U1765. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1764 and Instance U1765. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1727 and Instance U1725. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1727 and Instance U1725. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1725 and Instance U1722. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1725 and Instance U1722. Inspect the area near the pin for obstacles.
#WARNING (EMS-27) Message (NRDB-2085) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#640 out of 8524(7.51%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#109 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.02 (MB)
#Total memory = 29410.71 (MB)
#Peak memory = 32351.20 (MB)
#
#Finished routing data preparation on Wed Jun 11 00:27:46 2025
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 6.49 (MB)
#Total memory = 29410.71 (MB)
#Peak memory = 32351.20 (MB)
#
#
#Start global routing on Wed Jun 11 00:27:46 2025
#
#
#Start global routing initialization on Wed Jun 11 00:27:46 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Wed Jun 11 00:27:46 2025
#
#Start routing resource analysis on Wed Jun 11 00:27:46 2025
#
#Routing resource analysis is done on Wed Jun 11 00:27:46 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M2             H         382         404        2209    14.94%
#  C1             V         432         266        2209     4.98%
#  C2             H         480         218        2209     0.00%
#  C3             V         524         174        2209     0.00%
#  C4             H         557         141        2209     0.00%
#  C5             V         662          36        2209     0.00%
#  JA             H          68           1        2209     0.00%
#  QA             V          26           0        2209    44.68%
#  QB             H          26           0        2209    44.68%
#  LB             V          17           0        2209    63.83%
#  --------------------------------------------------------------
#  Total                   3176      17.21%       22090    17.31%
#
#
#
#
#Global routing data preparation is done on Wed Jun 11 00:27:46 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 29411.24 (MB), peak = 32351.20 (MB)
#
#
#Global routing initialization is done on Wed Jun 11 00:27:46 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 29411.24 (MB), peak = 32351.20 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 29411.24 (MB), peak = 32351.20 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 29411.50 (MB), peak = 32351.20 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 3570.
#Total number of nets in the design = 3572.
#
#3570 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               5  
#-----------------------------
#        Total               5  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            3570  
#-----------------------------
#        Total            3570  
#-----------------------------
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M2            7(0.35%)      3(0.15%)   (0.50%)
#  C1            5(0.23%)      0(0.00%)   (0.23%)
#  C2            0(0.00%)      0(0.00%)   (0.00%)
#  C3            0(0.00%)      0(0.00%)   (0.00%)
#  C4            0(0.00%)      0(0.00%)   (0.00%)
#  C5            0(0.00%)      0(0.00%)   (0.00%)
#  JA            0(0.00%)      0(0.00%)   (0.00%)
#  QA            0(0.00%)      0(0.00%)   (0.00%)
#  QB            0(0.00%)      0(0.00%)   (0.00%)
#  LB            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     12(0.06%)      3(0.02%)   (0.08%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.05% H + 0.03% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   M2(H)    |          8.00 |         38.00 |    28.08    47.52    38.88    54.00 |
[hotspot] |   C1(V)    |         19.00 |         78.00 |    25.92    28.08    38.88    41.04 |
[hotspot] |   C2(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   C3(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   C4(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   C5(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   JA(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   QA(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   QB(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   LB(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   worst    | (C1)    19.00 | (C1)    78.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] | all layers |          0.00 |          0.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 16946 um.
#Total half perimeter of net bounding box = 15399 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 729 um.
#Total wire length on LAYER C1 = 2658 um.
#Total wire length on LAYER C2 = 3989 um.
#Total wire length on LAYER C3 = 4156 um.
#Total wire length on LAYER C4 = 4265 um.
#Total wire length on LAYER C5 = 1108 um.
#Total wire length on LAYER JA = 41 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28194
#Total number of multi-cut vias = 8991 ( 31.9%)
#Total number of single cut vias = 19203 ( 68.1%)
#Up-Via Summary (total 28194):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1444 ( 97.8%)        33 (  2.2%)       1477
# M2              6435 ( 69.1%)      2872 ( 30.9%)       9307
# C1              5738 ( 68.2%)      2674 ( 31.8%)       8412
# C2              3739 ( 64.2%)      2084 ( 35.8%)       5823
# C3              1437 ( 57.5%)      1061 ( 42.5%)       2498
# C4               406 ( 60.7%)       263 ( 39.3%)        669
# C5                 4 ( 50.0%)         4 ( 50.0%)          8
#-----------------------------------------------------------
#                19203 ( 68.1%)      8991 ( 31.9%)      28194 
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Max overcon = 2 tracks.
#Total overcon = 0.08%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -0.96 (MB)
#Total memory = 29409.74 (MB)
#Peak memory = 32351.20 (MB)
#
#Finished global routing on Wed Jun 11 00:27:47 2025
#
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 29409.18 (MB), peak = 32351.20 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start Track Assignment.
#Done with 20 horizontal wires in 2 hboxes and 8 vertical wires in 2 hboxes.
#Done with 0 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M2            25.95 	  1.13%  	  0.00% 	  0.00%
# C1            12.01 	  0.70%  	  0.00% 	  0.70%
# C2             8.57 	  2.57%  	  0.00% 	  0.00%
# C3             6.25 	  0.00%  	  0.00% 	  0.00%
# C4             9.54 	  3.46%  	  0.00% 	  0.00%
# C5             0.00 	  0.00%  	  0.00% 	  0.00%
# JA            10.82 	  0.00%  	  0.00% 	  0.00%
# QA             0.00 	  0.00%  	  0.00% 	  0.00%
# QB             0.00 	  0.00%  	  0.00% 	  0.00%
# LB             0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All          73.14  	  1.27% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 16941 um.
#Total half perimeter of net bounding box = 15399 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 728 um.
#Total wire length on LAYER C1 = 2656 um.
#Total wire length on LAYER C2 = 3988 um.
#Total wire length on LAYER C3 = 4155 um.
#Total wire length on LAYER C4 = 4265 um.
#Total wire length on LAYER C5 = 1108 um.
#Total wire length on LAYER JA = 41 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28194
#Total number of multi-cut vias = 8991 ( 31.9%)
#Total number of single cut vias = 19203 ( 68.1%)
#Up-Via Summary (total 28194):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1444 ( 97.8%)        33 (  2.2%)       1477
# M2              6435 ( 69.1%)      2872 ( 30.9%)       9307
# C1              5738 ( 68.2%)      2674 ( 31.8%)       8412
# C2              3739 ( 64.2%)      2084 ( 35.8%)       5823
# C3              1437 ( 57.5%)      1061 ( 42.5%)       2498
# C4               406 ( 60.7%)       263 ( 39.3%)        669
# C5                 4 ( 50.0%)         4 ( 50.0%)          8
#-----------------------------------------------------------
#                19203 ( 68.1%)      8991 ( 31.9%)      28194 
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 29409.12 (MB), peak = 32351.20 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:03
#Increased memory = 6.82 (MB)
#Total memory = 29409.12 (MB)
#Peak memory = 32351.20 (MB)
#Using multithreading with 48 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 14
#
#  By Layer and Type:
#
#---------+-------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| Short| MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+------+-------+-------+----+-------+
#  M1     |      2|      0|     0|      5|      1|   2|     10|
#  M2     |      1|      0|     0|      1|      0|   0|      2|
#  C1     |      0|      1|     0|      0|      0|   0|      1|
#  C2     |      0|      0|     1|      0|      0|   0|      1|
#  Totals |      3|      1|     1|      6|      1|   2|     14|
#---------+-------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 29433.00 (MB), peak = 32351.20 (MB)
#start 1st optimization iteration ...
#   number of violations = 11
#
#  By Layer and Type:
#
#---------+-------+------+----+-------+----+-------+
#  -      | MinStp| Color| Mar| C2MCon| Enc| Totals|
#---------+-------+------+----+-------+----+-------+
#  M1     |      3|     0|   0|      1|   3|      7|
#  M2     |      1|     1|   1|      0|   1|      4|
#  Totals |      4|     1|   1|      1|   4|     11|
#---------+-------+------+----+-------+----+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 29432.45 (MB), peak = 32351.20 (MB)
#start 2nd optimization iteration ...
#   number of violations = 10
#
#  By Layer and Type:
#
#---------+-------+------+-------+-------+----+-------+
#  -      | MinStp| Color| EOLCol| C2MCon| Enc| Totals|
#---------+-------+------+-------+-------+----+-------+
#  M1     |      3|     0|      0|      1|   3|      7|
#  M2     |      0|     2|      1|      0|   0|      3|
#  Totals |      3|     2|      1|      1|   3|     10|
#---------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 29432.83 (MB), peak = 32351.20 (MB)
#start 3rd optimization iteration ...
#   number of violations = 11
#
#  By Layer and Type:
#
#---------+------+-------+-------+----+-------+
#  -      | Notch| MinStp| C2MCon| Enc| Totals|
#---------+------+-------+-------+----+-------+
#  M1     |     0|      3|      2|   3|      8|
#  M2     |     1|      2|      0|   0|      3|
#  Totals |     1|      5|      2|   3|     11|
#---------+------+-------+-------+----+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 29432.88 (MB), peak = 32351.20 (MB)
#start 4th optimization iteration ...
#   number of violations = 7
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MinStp| C2MCon| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      3|      1|   3|      7|
#  Totals |      3|      1|   3|      7|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 29433.02 (MB), peak = 32351.20 (MB)
#start 5th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 29433.59 (MB), peak = 32351.20 (MB)
#start 6th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 29433.83 (MB), peak = 32351.20 (MB)
#start 7th optimization iteration ...
#   number of violations = 7
#
#  By Layer and Type:
#
#---------+-------+----+----+-------+
#  -      | MinStp| Mar| Enc| Totals|
#---------+-------+----+----+-------+
#  M1     |      3|   0|   2|      5|
#  M2     |      0|   1|   1|      2|
#  Totals |      3|   1|   3|      7|
#---------+-------+----+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 29433.73 (MB), peak = 32351.20 (MB)
#start 8th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 29434.59 (MB), peak = 32351.20 (MB)
#start 9th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 29434.81 (MB), peak = 32351.20 (MB)
#start 10th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 29435.06 (MB), peak = 32351.20 (MB)
#start 11th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 29435.34 (MB), peak = 32351.20 (MB)
#start 12th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 29435.67 (MB), peak = 32351.20 (MB)
#start 13th optimization iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+----+----+-------+
#  -      | MinStp| Mar| Enc| Totals|
#---------+-------+----+----+-------+
#  M1     |      3|   0|   2|      5|
#  M2     |      0|   1|   0|      1|
#  Totals |      3|   1|   2|      6|
#---------+-------+----+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 29436.92 (MB), peak = 32351.20 (MB)
#start 14th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 29436.96 (MB), peak = 32351.20 (MB)
#start 15th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 29437.09 (MB), peak = 32351.20 (MB)
#start 16th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 29437.03 (MB), peak = 32351.20 (MB)
#start 17th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 29437.27 (MB), peak = 32351.20 (MB)
#start 18th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 29437.52 (MB), peak = 32351.20 (MB)
#start 19th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 29438.28 (MB), peak = 32351.20 (MB)
#start 20th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 29438.54 (MB), peak = 32351.20 (MB)
#start 21th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 29438.15 (MB), peak = 32351.20 (MB)
#start 22th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 29438.31 (MB), peak = 32351.20 (MB)
#start 23th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 29438.41 (MB), peak = 32351.20 (MB)
#start 24th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 29438.80 (MB), peak = 32351.20 (MB)
#start 25th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 29438.84 (MB), peak = 32351.20 (MB)
#start 26th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 29439.11 (MB), peak = 32351.20 (MB)
#start 27th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 29439.29 (MB), peak = 32351.20 (MB)
#start 28th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 29439.46 (MB), peak = 32351.20 (MB)
#start 29th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 29440.35 (MB), peak = 32351.20 (MB)
#start 30th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 29440.63 (MB), peak = 32351.20 (MB)
#start 31th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 29440.89 (MB), peak = 32351.20 (MB)
#start 32th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 29441.04 (MB), peak = 32351.20 (MB)
#start 33th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 29441.02 (MB), peak = 32351.20 (MB)
#start 34th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 29441.09 (MB), peak = 32351.20 (MB)
#start 35th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 29441.47 (MB), peak = 32351.20 (MB)
#start 36th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 29441.82 (MB), peak = 32351.20 (MB)
#start 37th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 29442.02 (MB), peak = 32351.20 (MB)
#start 38th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 29442.20 (MB), peak = 32351.20 (MB)
#start 39th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 29442.62 (MB), peak = 32351.20 (MB)
#start 40th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 29442.88 (MB), peak = 32351.20 (MB)
#start 41th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 29443.18 (MB), peak = 32351.20 (MB)
#start 42th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 29443.33 (MB), peak = 32351.20 (MB)
#start 43th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 29443.79 (MB), peak = 32351.20 (MB)
#start 44th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 29443.90 (MB), peak = 32351.20 (MB)
#start 45th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 29444.01 (MB), peak = 32351.20 (MB)
#start 46th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 29444.12 (MB), peak = 32351.20 (MB)
#start 47th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 29444.20 (MB), peak = 32351.20 (MB)
#start 48th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 29444.42 (MB), peak = 32351.20 (MB)
#start 49th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 29444.62 (MB), peak = 32351.20 (MB)
#start 50th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 29444.83 (MB), peak = 32351.20 (MB)
#Complete Detail Routing.
#Total wire length = 16937 um.
#Total half perimeter of net bounding box = 15399 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 731 um.
#Total wire length on LAYER C1 = 2663 um.
#Total wire length on LAYER C2 = 3993 um.
#Total wire length on LAYER C3 = 4150 um.
#Total wire length on LAYER C4 = 4262 um.
#Total wire length on LAYER C5 = 1108 um.
#Total wire length on LAYER JA = 30 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28189
#Total number of multi-cut vias = 9003 ( 31.9%)
#Total number of single cut vias = 19186 ( 68.1%)
#Up-Via Summary (total 28189):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1444 ( 97.8%)        33 (  2.2%)       1477
# M2              6444 ( 69.1%)      2881 ( 30.9%)       9325
# C1              5737 ( 68.2%)      2675 ( 31.8%)       8412
# C2              3723 ( 64.1%)      2085 ( 35.9%)       5808
# C3              1430 ( 57.4%)      1062 ( 42.6%)       2492
# C4               406 ( 60.7%)       263 ( 39.3%)        669
# C5                 2 ( 33.3%)         4 ( 66.7%)          6
#-----------------------------------------------------------
#                19186 ( 68.1%)      9003 ( 31.9%)      28189 
#
#Total number of DRC violations = 5
#Cpu time = 00:02:28
#Elapsed time = 00:02:26
#Increased memory = 5.75 (MB)
#Total memory = 29414.87 (MB)
#Peak memory = 32351.20 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 29413.24 (MB), peak = 32351.20 (MB)
#
#Total wire length = 16937 um.
#Total half perimeter of net bounding box = 15399 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 731 um.
#Total wire length on LAYER C1 = 2663 um.
#Total wire length on LAYER C2 = 3993 um.
#Total wire length on LAYER C3 = 4150 um.
#Total wire length on LAYER C4 = 4262 um.
#Total wire length on LAYER C5 = 1108 um.
#Total wire length on LAYER JA = 30 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28189
#Total number of multi-cut vias = 9003 ( 31.9%)
#Total number of single cut vias = 19186 ( 68.1%)
#Up-Via Summary (total 28189):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1444 ( 97.8%)        33 (  2.2%)       1477
# M2              6444 ( 69.1%)      2881 ( 30.9%)       9325
# C1              5737 ( 68.2%)      2675 ( 31.8%)       8412
# C2              3723 ( 64.1%)      2085 ( 35.9%)       5808
# C3              1430 ( 57.4%)      1062 ( 42.6%)       2492
# C4               406 ( 60.7%)       263 ( 39.3%)        669
# C5                 2 ( 33.3%)         4 ( 66.7%)          6
#-----------------------------------------------------------
#                19186 ( 68.1%)      9003 ( 31.9%)      28189 
#
#Total number of DRC violations = 5
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 16937 um.
#Total half perimeter of net bounding box = 15399 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 731 um.
#Total wire length on LAYER C1 = 2663 um.
#Total wire length on LAYER C2 = 3993 um.
#Total wire length on LAYER C3 = 4150 um.
#Total wire length on LAYER C4 = 4262 um.
#Total wire length on LAYER C5 = 1108 um.
#Total wire length on LAYER JA = 30 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28189
#Total number of multi-cut vias = 9003 ( 31.9%)
#Total number of single cut vias = 19186 ( 68.1%)
#Up-Via Summary (total 28189):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1444 ( 97.8%)        33 (  2.2%)       1477
# M2              6444 ( 69.1%)      2881 ( 30.9%)       9325
# C1              5737 ( 68.2%)      2675 ( 31.8%)       8412
# C2              3723 ( 64.1%)      2085 ( 35.9%)       5808
# C3              1430 ( 57.4%)      1062 ( 42.6%)       2492
# C4               406 ( 60.7%)       263 ( 39.3%)        669
# C5                 2 ( 33.3%)         4 ( 66.7%)          6
#-----------------------------------------------------------
#                19186 ( 68.1%)      9003 ( 31.9%)      28189 
#
#Total number of DRC violations = 5
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#20.59% of area are rerouted by ECO routing.
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:03, memory = 29439.33 (MB), peak = 32351.20 (MB)
#CELL_VIEW TOP,init has 5 DRC violations
#Total number of DRC violations = 5
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total wire length = 16937 um.
#Total half perimeter of net bounding box = 15399 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 731 um.
#Total wire length on LAYER C1 = 2663 um.
#Total wire length on LAYER C2 = 3993 um.
#Total wire length on LAYER C3 = 4150 um.
#Total wire length on LAYER C4 = 4262 um.
#Total wire length on LAYER C5 = 1108 um.
#Total wire length on LAYER JA = 30 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28189
#Total number of multi-cut vias = 14515 ( 51.5%)
#Total number of single cut vias = 13674 ( 48.5%)
#Up-Via Summary (total 28189):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1394 ( 94.4%)        83 (  5.6%)       1477
# M2              4834 ( 51.8%)      4491 ( 48.2%)       9325
# C1              3943 ( 46.9%)      4469 ( 53.1%)       8412
# C2              2427 ( 41.8%)      3381 ( 58.2%)       5808
# C3               850 ( 34.1%)      1642 ( 65.9%)       2492
# C4               224 ( 33.5%)       445 ( 66.5%)        669
# C5                 2 ( 33.3%)         4 ( 66.7%)          6
#-----------------------------------------------------------
#                13674 ( 48.5%)     14515 ( 51.5%)      28189 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 29458.54 (MB), peak = 32351.20 (MB)
#CELL_VIEW TOP,init has 5 DRC violations
#Total number of DRC violations = 5
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Jun 11 00:30:18 2025
#
#
#Start Post Route Wire Spread.
#Done with 26 horizontal wires in 3 hboxes and 22 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 16940 um.
#Total half perimeter of net bounding box = 15399 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 732 um.
#Total wire length on LAYER C1 = 2663 um.
#Total wire length on LAYER C2 = 3993 um.
#Total wire length on LAYER C3 = 4151 um.
#Total wire length on LAYER C4 = 4263 um.
#Total wire length on LAYER C5 = 1108 um.
#Total wire length on LAYER JA = 30 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28189
#Total number of multi-cut vias = 14515 ( 51.5%)
#Total number of single cut vias = 13674 ( 48.5%)
#Up-Via Summary (total 28189):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1394 ( 94.4%)        83 (  5.6%)       1477
# M2              4834 ( 51.8%)      4491 ( 48.2%)       9325
# C1              3943 ( 46.9%)      4469 ( 53.1%)       8412
# C2              2427 ( 41.8%)      3381 ( 58.2%)       5808
# C3               850 ( 34.1%)      1642 ( 65.9%)       2492
# C4               224 ( 33.5%)       445 ( 66.5%)        669
# C5                 2 ( 33.3%)         4 ( 66.7%)          6
#-----------------------------------------------------------
#                13674 ( 48.5%)     14515 ( 51.5%)      28189 
#
#
#Start DRC checking..
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 29464.95 (MB), peak = 32351.20 (MB)
#CELL_VIEW TOP,init has 5 DRC violations
#Total number of DRC violations = 5
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:05, elapsed time = 00:00:02, memory = 29439.93 (MB), peak = 32351.20 (MB)
#CELL_VIEW TOP,init has 5 DRC violations
#Total number of DRC violations = 5
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 16940 um.
#Total half perimeter of net bounding box = 15399 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 732 um.
#Total wire length on LAYER C1 = 2663 um.
#Total wire length on LAYER C2 = 3993 um.
#Total wire length on LAYER C3 = 4151 um.
#Total wire length on LAYER C4 = 4263 um.
#Total wire length on LAYER C5 = 1108 um.
#Total wire length on LAYER JA = 30 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28189
#Total number of multi-cut vias = 14515 ( 51.5%)
#Total number of single cut vias = 13674 ( 48.5%)
#Up-Via Summary (total 28189):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1394 ( 94.4%)        83 (  5.6%)       1477
# M2              4834 ( 51.8%)      4491 ( 48.2%)       9325
# C1              3943 ( 46.9%)      4469 ( 53.1%)       8412
# C2              2427 ( 41.8%)      3381 ( 58.2%)       5808
# C3               850 ( 34.1%)      1642 ( 65.9%)       2492
# C4               224 ( 33.5%)       445 ( 66.5%)        669
# C5                 2 ( 33.3%)         4 ( 66.7%)          6
#-----------------------------------------------------------
#                13674 ( 48.5%)     14515 ( 51.5%)      28189 
#
#detailRoute Statistics:
#Cpu time = 00:02:44
#Elapsed time = 00:02:32
#Increased memory = 30.81 (MB)
#Total memory = 29439.93 (MB)
#Peak memory = 32351.20 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:02:49
#Elapsed time = 00:02:36
#Increased memory = 15.02 (MB)
#Total memory = 29434.91 (MB)
#Peak memory = 32351.20 (MB)
#Number of warnings = 64
#Total number of warnings = 1096
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Jun 11 00:30:20 2025
#
#Default setup view is reset to view_slow_mission.
#Default setup view is reset to view_slow_mission.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:03:37, elapsed time = 00:02:47, memory = 29346.18 (MB), peak = 32351.20 (MB)
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  routeDesign               | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
#  DB Import                 | 00:00:01|     00:00:01|         1.0|
#  DB Export                 | 00:00:01|     00:00:00|         1.0|
#  Cell Pin Access           | 00:00:41|     00:00:06|         6.8|
#  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
#  Data Preparation          | 00:00:03|     00:00:03|         1.0|
#  Global Routing            | 00:00:01|     00:00:01|         1.0|
#  Track Assignment          | 00:00:01|     00:00:00|         1.0|
#  Detail Routing            | 00:02:32|     00:02:27|         1.0|
#  Antenna Fixing            | 00:00:02|     00:00:01|         1.0|
#  Post Route Via Swapping   | 00:00:06|     00:00:03|         2.1|
#  Post Route Wire Spreading | 00:00:08|     00:00:04|         2.2|
#  Entire Command            | 00:03:37|     00:02:47|         1.3|
#----------------------------+---------+-------------+------------+
#
*** RouteDesign #1 [finish] (route_opt_design #2) : cpu/real = 0:03:36.9/0:02:46.7 (1.3), totSession cpu/real = 1:32:50.2/0:46:15.4 (2.0), mem = 35229.4M

Optimization is working on the following views:
  Setup views: view_slow_mission 
  Hold  views: view_fast_mission 
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 29346.2M, totSessionCpu=1:32:50 **
*** InitOpt #1 [begin] (route_opt_design #2) : totSession cpu/real = 1:32:50.2/0:46:15.4 (2.0), mem = 35229.4M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
**WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
             0V	    gnd
          0.72V	    vdd

Starting Activity Propagation
2025-Jun-11 00:30:25 (2025-Jun-11 04:30:25 GMT)
2025-Jun-11 00:30:25 (2025-Jun-11 04:30:25 GMT): 10%
2025-Jun-11 00:30:25 (2025-Jun-11 04:30:25 GMT): 20%
2025-Jun-11 00:30:25 (2025-Jun-11 04:30:25 GMT): 30%

Finished Activity Propagation
2025-Jun-11 00:30:25 (2025-Jun-11 04:30:25 GMT)

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:07:20, real = 0:01:33, mem = 31583.9M, totSessionCpu=1:40:10 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
#optDebug: { P: 22 W: 0195 FE: standard PE: high LDR: 0.5}
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0.05
**INFO: setOptMode -opt_power_effort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.

*** InitOpt #1 [finish] (route_opt_design #2) : cpu/real = 0:07:19.8/0:01:33.1 (4.7), totSession cpu/real = 1:40:10.0/0:47:48.5 (2.1), mem = 37036.7M
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton
 ReSet Options after AAE Based Opt flow 
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
**INFO: flowCheckPoint #27 InitialSummary

Power view               = view_slow_mission
Number of VT partitions  = 2
Standard cells in design = 1371
Instances in design      = 3555

Instance distribution across the VT partitions:

 LVT : inst = 3436 (96.7%), cells = 728 (53.10%)
   Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 3436 (96.7%)

 HVT : inst = 113 (3.2%), cells = 613 (44.71%)
   Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 113 (3.2%)

Reporting took 0 sec
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2394_n1179 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2394_n1179 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2393_CS is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2393_CS is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2392_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2392_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2391_pkt_reg_inst_pkt_reg_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2391_pkt_reg_inst_pkt_reg_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Jun 11 00:31:54 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31632.64 (MB), peak = 32351.20 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Jun 11 00:31:54 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Bottom routing layer index=2(M2), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31670.47 (MB), peak = 32351.20 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
#Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
#(i=11, n=11 2000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#C1 -> C1 (3)
#C2 -> C2 (4)
#C3 -> C3 (5)
#C4 -> C4 (6)
#C5 -> C5 (7)
#JA -> JA (8)
#QA -> QA (9)
#QB -> QB (10)
#LB -> LB (11)
#SADV-On
# Corner(s) : 
#rc_fast [25.00] 
#rc_slow [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 2124]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
#CCE Version read = IQuantus/TQuantus 22.1.1-s215
#number model r/c [2,2] [22,2124] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 31699.03 (MB), peak = 32351.20 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.02 (MB)
#Total memory = 31699.05 (MB)
#Peak memory = 32351.20 (MB)
#Using multithreading with 48 threads.
#begin processing metal fill model file
#end processing metal fill model file
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x3 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 4 hboxes with 48 threads on machine with  Xeon 2.40GHz 36608KB Cache 48CPU...
#Process 0 special clock nets for rc extraction
#Total 3570 nets were built. 6 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:04, elapsed time = 00:00:02 .
#   Increased memory =   163.90 (MB), total memory = 31863.49 (MB), peak memory = 32351.20 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_uDWcWk.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31782.09 (MB), peak = 32351.20 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#RC Statistics: 10625 Res, 4876 Ground Cap, 2762 XCap (Edge to Edge)
#RC V/H edge ratio: 0.22, Avg V/H Edge Length: 1523.03 (3805), Avg L-Edge Length: 3619.72 (5807)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_uDWcWk.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 14205 nodes, 10635 edges, and 5698 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31777.46 (MB), peak = 32351.20 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_uDWcWk.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 37808.316M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_uDWcWk.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell TOP has rcdb /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_uDWcWk.rcdb.d specified
Cell TOP, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:01.0 mem: 37808.316M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:07
#Elapsed time = 00:00:05
#Increased memory = 106.84 (MB)
#Total memory = 31777.32 (MB)
#Peak memory = 32351.20 (MB)
#
#6 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Design Signature (0)
#Finish Inst Signature in MT(13038589)
#Finish Net Signature in MT(57664930)
#Finish SNet Signature in MT (64362168)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 36608KB Cache 48CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.09/48, scale score = 0.02.
#    Increased memory =    -0.04 (MB), total memory = 31643.07 (MB), peak memory = 32351.20 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 31643.63 (MB), peak memory = 32351.20 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.03/48, scale score = 0.13.
#    Increased memory =     0.09 (MB), total memory = 31643.63 (MB), peak memory = 32351.20 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 31643.54 (MB), peak memory = 32351.20 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.72/48, scale score = 0.12.
#    Increased memory =    -0.44 (MB), total memory = 31643.11 (MB), peak memory = 32351.20 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.39/48, scale score = 0.05.
#    Increased memory =   -43.19 (MB), total memory = 31643.54 (MB), peak memory = 32351.20 (MB)
Reading RCDB with compressed RC data.
Suspended 173 physical insts (cell UDB116SVT24_FILL64 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL64 / prefix -).
Suspended 93 physical insts (cell UDB116SVT24_FILL32 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL32 / prefix -).
Suspended 114 physical insts (cell UDB116SVT24_FILL16 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL16 / prefix -).
Suspended 58 physical insts (cell UDB116SVT24_FILL12 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL12 / prefix -).
Suspended 63 physical insts (cell UDB116SVT24_FILL8 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL8 / prefix -).
Suspended 43 physical insts (cell UDB116SVT24_FILL6 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL6 / prefix -).
Suspended 39 physical insts (cell UDB116SVT24_FILL5 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL5 / prefix -).
Suspended 167 physical insts (cell UDB116SVT24_FILL4 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL4 / prefix -).
Suspended 347 physical insts (cell UDB116SVT24_FILL3 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL3 / prefix -).
Suspended 393 physical insts (cell UDB116SVT24_FILL2 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL2 / prefix -).
Suspended 0 physical inst  (cell UDB116SVT24_FILL1 / prefix -).
Deleted 2094 physical insts (cell UDB116SVT24_FILL1 / prefix -).

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
** INFO: Initializing Glitch Interface
AAE DB initialization (MEM=37079.1 CPU=0:00:00.0 REAL=0:00:00.0) 
** INFO: Initializing Glitch Cache
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (48 T). (MEM=31430.8)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
Total number of fetched objects 3570
AAE_INFO-618: Total number of nets in the design is 3572,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=32276.2 CPU=0:00:01.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=31728.5 CPU=0:00:03.2 REAL=0:00:02.0)
Save waveform /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/.AAE_9pgdqT/.AAE_3611107/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 43924.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 43924.6M)

Executing IPO callback for view pruning (simultaneousMode=0)..

Active setup views:
 view_slow_mission
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (48 T). (MEM=32610.6)
Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 3570. 
Total number of fetched objects 3570
AAE_INFO-618: Total number of nets in the design is 3572,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=32650.8 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=32650.8 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:09.9 real=0:00:06.0 totSessionCpu=1:40:31 mem=44224.0M)
** INFO: Initializing Glitch Interface

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.374  | 49.473  | 49.374  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    112 (112)     |    -71     |    113 (113)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.189%
       (48.959% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:07:41, real = 0:01:47, mem = 32706.0M, totSessionCpu=1:40:31 **
OPTC: m4 20.0 50.0
OPTC: view 50.0
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #28 OptimizationPass1
*** ClockDrv #1 [begin] (route_opt_design #2) : totSession cpu/real = 1:40:32.7/0:48:03.9 (2.1), mem = 41865.2M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  3571 (unrouted=2, trialRouted=0, noStatus=0, routed=3569, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
-effortLevel medium                        # enums={low medium high signoff}, default=undefined
Clock tree cells fixed by user: 0 out of 0
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[PSP]    Load db... (mem=40.3M)
[PSP]    Read data from FE... (mem=40.3M)
[PSP]    Read rows... (mem=40.3M)
[PSP]    Done Read rows (cpu=0.000s, mem=40.3M)

[PSP]    Done Read data from FE (cpu=0.005s, mem=40.3M)

[PSP]    Done Load db (cpu=0.006s, mem=40.3M)

[PSP]    Constructing placeable region... (mem=40.3M)
[PSP]    Compute region effective width... (mem=40.3M)
[PSP]    Done Compute region effective width (cpu=0.000s, mem=40.3M)

[PSP]    Done Constructing placeable region (cpu=0.002s, mem=40.3M)

  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        primary_delay_corner: dc_slow (default: )
        route_type is set for at least one object
        source_max_capacitance is set for at least one object
        target_insertion_delay is set for at least one object
        target_max_trans_sdc is set for at least one object
        target_skew is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        cloning_copy_activity: 1 (default: false)
        force_design_routing_status: 1 (default: auto)
        last_virtual_delay_scaling_factor is set for at least one object
        pro_enable_post_commit_delay_update: 1 (default: false)
        use_accurate_downstream_capacitance_in_optimization: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
    Library trimming buffers in power domain auto-default and half-corner dc_slow:setup.late removed 21 of 39 cells
    Original list had 39 cells:
    UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_12 UDB116SVT24_BUF_10 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_3 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_2 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 
    New trimmed list has 18 cells:
    UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12 UDB116SVT24_BUF_10 UDB116SVT24_BUF_9 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_4 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1 
    Library trimming inverters in power domain auto-default and half-corner dc_slow:setup.late removed 1 of 18 cells
    Original list had 18 cells:
    UDB116SVT24_INV_32 UDB116SVT24_INV_24 UDB116SVT24_INV_20 UDB116SVT24_INV_18 UDB116SVT24_INV_16 UDB116SVT24_INV_15 UDB116SVT24_INV_12 UDB116SVT24_INV_10 UDB116SVT24_INV_9 UDB116SVT24_INV_8 UDB116SVT24_INV_6 UDB116SVT24_INV_5 UDB116SVT24_INV_4 UDB116SVT24_INV_3 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 
    New trimmed list has 17 cells:
    UDB116SVT24_INV_32 UDB116SVT24_INV_24 UDB116SVT24_INV_20 UDB116SVT24_INV_18 UDB116SVT24_INV_16 UDB116SVT24_INV_15 UDB116SVT24_INV_12 UDB116SVT24_INV_10 UDB116SVT24_INV_9 UDB116SVT24_INV_8 UDB116SVT24_INV_6 UDB116SVT24_INV_5 UDB116SVT24_INV_4 UDB116SVT24_INV_3 UDB116SVT24_INV_2 UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 
**WARN: (IMPCCOPT-2431):	Found 281 pin(s) with annotated transitions for the delay corner 'dc_slow' that are connected to non-ideal or non-dont_touch nets. These pins will be excluded from transition time design rule violation checking in this delay corner.
Type 'man IMPCCOPT-2431' for more detail.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): default_route_type_nonleaf (default: default)
        source_max_capacitance: 0.005 (default: auto)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12 UDB116SVT24_BUF_10 UDB116SVT24_BUF_9 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_4 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1
      Inverters:   UDB116SVT24_INV_32 UDB116SVT24_INV_24 UDB116SVT24_INV_20 UDB116SVT24_INV_18 UDB116SVT24_INV_16 UDB116SVT24_INV_15 UDB116SVT24_INV_12 UDB116SVT24_INV_10 UDB116SVT24_INV_9 UDB116SVT24_INV_8 UDB116SVT24_INV_6 UDB116SVT24_INV_5 UDB116SVT24_INV_4 UDB116SVT24_INV_3 UDB116SVT24_INV_2 UDB116SVT24_INV_1 UDB116SVT24_INV_0P75
      Clock gates: UDB116SVT24_CKGTPLT_V7_24 UDB116SVT24_CKGTPLT_V7_16 UDB116SVT24_CKGTPLT_V5_16 UDB116SVT24_CKGTPLT_V5_13 UDB116SVT24_CKGTPLT_V7_12 UDB116SVT24_CKGTPLT_V5_12 UDB116SVT24_CKGTPLT_V5_11 UDB116SVT24_CKGTPLT_V5_9 UDB116SVT24_CKGTPLT_V7_8 UDB116SVT24_CKGTPLT_V5_8 UDB116SVT24_CKGTPLT_V8_8 UDB116SVT24_CKGTPLT_V5_7 UDB116SVT24_CKGTPLT_V7_6 UDB116SVT24_CKGTPLT_V5_6 UDB116SVT24_CKGTPLT_V5_5 UDB116SVT24_CKGTPLT_V7_4 UDB116SVT24_CKGTPLT_V5_4 UDB116SVT24_CKGTPLT_V8_4 UDB116SVT24_CKGTPLT_V5_3P5 UDB116SVT24_CKGTPLT_V7_3 UDB116SVT24_CKGTPLT_V5_3 UDB116SVT24_CKGTPLT_V5_2P5 UDB116SVT24_CKGTPLT_V5_2 UDB116SVT24_CKGTPLT_V7_2 UDB116SVT24_CKGTPLT_V8_2 UDB116SVT24_CKGTPLT_V5_1P75 UDB116SVT24_CKGTPLT_V5_1P5 UDB116SVT24_CKGTPLT_V7_1 UDB116SVT24_CKGTPLT_V5_1 UDB116SVT24_CKGTPLT_V8_1 UDB116SVT24_CKGTPLT_V5_0P75
      Unblocked area available for placement of any clock cells in power_domain auto-default: 2856.384um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: C2/C1; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: C2/C1; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: C2/C1; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner dc_slow:setup, late and power domain auto-default:
      Slew time target (leaf):    0.060ns
      Slew time target (trunk):   0.060ns
      Slew time target (top):     0.060ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.030ns
      Buffer max distance: 247.294um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:UDB116SVT24_BUF_16P5, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=231.428um, saturatedSlew=0.050ns, speed=4467.722um per ns, cellArea=7.308um^2 per 1000um}
      Inverter  : {lib_cell:UDB116SVT24_INV_20, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=158.394um, saturatedSlew=0.038ns, speed=5117.738um per ns, cellArea=8.305um^2 per 1000um}
      Clock gate: {lib_cell:UDB116SVT24_CKGTPLT_V7_24, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=219.750um, saturatedSlew=0.051ns, speed=3555.825um per ns, cellArea=18.243um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/mode_mission:
     Created from constraint modes: {[mode_mission]}
      Sources:                     pin clk
      Total number of sinks:       280
      Delay constrained sinks:     280
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner dc_slow:setup.late:
      Skew target:                 0.030ns
    Primary reporting skew groups are:
    skew_group clk/mode_mission with 280 clock sinks
    
    
    Constraint summary
    ==================
    
    Transition constraints are active in the following delay corners:
    
    dc_slow:setup.late
    
    Cap constraints are active in the following delay corners:
    
    dc_slow:setup.late
    
    Transition constraint summary:
    
    ------------------------------------------------------------------------------------------
    Delay corner                    Target (ns)    Num pins    Target source     Clock tree(s)
    ------------------------------------------------------------------------------------------
    dc_slow:setup.late (primary)         -            -              -                 -
                 -                     0.060         282       auto extracted    all
    ------------------------------------------------------------------------------------------
    
    Capacitance constraint summary:
    
    ----------------------------------------------------------------------------------------------------------
    Delay corner                    Limit (pF)    Num nets    Target source                      Clock tree(s)
    ----------------------------------------------------------------------------------------------------------
    dc_slow:setup.late (primary)        -            -                       -                         -
                 -                    0.005          1        source_max_capacitance_property    all
    ----------------------------------------------------------------------------------------------------------
    
    
    Clock DAG stats initial state:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
    Have 48 CPUs available for CTS. Selected algorithms will run multithreaded.
**WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
Type 'man IMPCCOPT-2314' for more detail.
    
    Ideal and dont_touch net fanout counts:
    
    -----------------------------------------------------------
    Min fanout    Max fanout    Number of ideal/dont_touch nets
    -----------------------------------------------------------
          1            10                      0
         11           100                      0
        101          1000                      1
       1001         10000                      0
      10001           +                        0
    -----------------------------------------------------------
    
    Top ideal and dont_touch nets by fanout:
    
    ---------------------
    Net name    Fanout ()
    ---------------------
    clk            280
    ---------------------
    
    
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:04.7 real=0:00:04.3)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  ProEngine running partially connected to DB
  Clock tree timing engine global stage delay update for dc_slow:setup.late...
  Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO initial state:
    Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
  Clock DAG primary half-corner transition distribution PRO initial state:
    Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
  Primary reporting skew groups PRO initial state:
  Skew group summary PRO initial state:
    skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    Statistics: Fix DRVs (cell sizing):
    ===================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'PRO Fixing DRVs':
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for dc_slow:setup.late...
  Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=280, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=280
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO final:
    Fanout : {count=1, worst=[180]} avg=180 sd=0 sum=180
  Clock DAG primary half-corner transition distribution PRO final:
    Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
  Primary reporting skew groups PRO final:
  Skew group summary PRO final:
    skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
PRO done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  3571 (unrouted=2, trialRouted=0, noStatus=0, routed=3569, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:05.0 real=0:00:04.7)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
*** ClockDrv #1 [finish] (route_opt_design #2) : cpu/real = 0:00:05.1/0:00:04.7 (1.1), totSession cpu/real = 1:40:37.8/0:48:08.6 (2.1), mem = 114477.8M
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 196, Num usable cells 1279
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 196, Num usable cells 1279
**INFO: Start fixing DRV (Mem = 43409.76M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #1 [begin] (route_opt_design #2) : totSession cpu/real = 1:40:39.9/0:48:09.3 (2.1), mem = 43409.8M
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
(I,S,L,T): view_slow_mission: 0.00767167, 0.00531048, 0.134661, 0.147643
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
** INFO: Initializing Glitch Interface
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|   112|   112|     0|     0|     0|     0|    49.37|     0.00|       0|       0|       0| 48.96%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|   112|   112|     0|     0|     0|     0|    49.37|     0.00|       0|       0|       0| 48.96%| 0:00:00.0| 44230.0M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=44230.0M) ***

(I,S,L,T): view_slow_mission: 0.00767167, 0.00531048, 0.134661, 0.147643
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** DrvOpt #1 [finish] (route_opt_design #2) : cpu/real = 0:00:06.9/0:00:06.2 (1.1), totSession cpu/real = 1:40:46.9/0:48:15.6 (2.1), mem = 42006.0M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:07:57, real = 0:02:00, mem = 32867.0M, totSessionCpu=1:40:47 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 42006.02M).
Leakage Power Opt: resetting the buf/inv selection

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     SI Timing Summary (cpu=0.12min real=0.10min mem=42006.0M)
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.374  | 49.473  | 49.374  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    112 (112)     |    -71     |    113 (113)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.189%
       (48.959% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:07:58, real = 0:02:01, mem = 32858.1M, totSessionCpu=1:40:48 **
** INFO: Initializing Glitch Interface
#InfoCS: Num dontuse cells 196, Num usable cells 1279
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 196, Num usable cells 1279
GigaOpt: target slack met, skip TNS optimization
**INFO: flowCheckPoint #29 OptimizationPass2
*** BuildHoldData #1 [begin] (route_opt_design #2) : totSession cpu/real = 1:40:48.0/0:48:16.5 (2.1), mem = 42003.0M
Saving timing graph ...
Done save timing graph
**INFO: Starting Blocking QThread with 48 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 48 CPU(s).
*** QThread HoldInit [begin] (BuildHoldData #1 / route_opt_design #2) : mem = 0.7M
Multithreaded Timing Analysis is initialized with 48 threads

Latch borrow mode reset to max_borrow
AAE_INFO: switching setDelayCal -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (48 T). (MEM=32868.5)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 3570. 
Total number of fetched objects 3570
End delay calculation. (MEM=32996 CPU=0:00:00.9 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=32996 CPU=0:00:01.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:01.0 totSessionCpu=0:00:03.3 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:03.3 real=0:00:01.0 totSessionCpu=0:00:03.3 mem=0.0M ***
Warning: No proper clock gate cell delay was found for clock standard delay computation.
*** QThread HoldInit [finish] (BuildHoldData #1 / route_opt_design #2) : cpu/real = 0:00:03.6/0:00:01.2 (2.9), mem = 0.0M

_______________________________________________________________________
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
** INFO: Initializing Glitch Interface

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
         Before 2nd PASS Opt
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.374  | 49.473  | 49.374  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    112 (112)     |    -71     |    113 (113)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.189%
       (48.959% with Fillers)
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (route_opt_design #2) : cpu/real = 0:00:05.4/0:00:04.6 (1.2), totSession cpu/real = 1:40:53.4/0:48:21.1 (2.1), mem = 43526.8M
Glitch fixing enabled
#InfoCS: Num dontuse cells 196, Num usable cells 1279
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 196, Num usable cells 1279
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #30 OptimizationPower
**optDesign ... cpu = 0:08:06, real = 0:02:08, mem = 32332.4M, totSessionCpu=1:40:56 **

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.374  | 49.473  | 49.374  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    112 (112)     |    -71     |    113 (113)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.189%
       (48.959% with Fillers)
------------------------------------------------------------------
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.


Starting Levelizing
2025-Jun-11 00:32:29 (2025-Jun-11 04:32:29 GMT)
2025-Jun-11 00:32:29 (2025-Jun-11 04:32:29 GMT): 10%
2025-Jun-11 00:32:29 (2025-Jun-11 04:32:29 GMT): 20%
2025-Jun-11 00:32:29 (2025-Jun-11 04:32:29 GMT): 30%
2025-Jun-11 00:32:29 (2025-Jun-11 04:32:29 GMT): 40%
2025-Jun-11 00:32:29 (2025-Jun-11 04:32:29 GMT): 50%
2025-Jun-11 00:32:29 (2025-Jun-11 04:32:29 GMT): 60%
2025-Jun-11 00:32:29 (2025-Jun-11 04:32:29 GMT): 70%
2025-Jun-11 00:32:29 (2025-Jun-11 04:32:29 GMT): 80%
2025-Jun-11 00:32:29 (2025-Jun-11 04:32:29 GMT): 90%

Finished Levelizing
2025-Jun-11 00:32:29 (2025-Jun-11 04:32:29 GMT)

Starting Activity Propagation
2025-Jun-11 00:32:29 (2025-Jun-11 04:32:29 GMT)
2025-Jun-11 00:32:29 (2025-Jun-11 04:32:29 GMT): 10%
2025-Jun-11 00:32:29 (2025-Jun-11 04:32:29 GMT): 20%
2025-Jun-11 00:32:29 (2025-Jun-11 04:32:29 GMT): 30%

Finished Activity Propagation
2025-Jun-11 00:32:29 (2025-Jun-11 04:32:29 GMT)

Begin: Power Optimization
env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4
Using Power View: view_slow_mission.

Begin Power Analysis

             0V	    gnd
          0.72V	    vdd
Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=32426.01MB/44630.45MB/32866.45MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=32426.01MB/44630.45MB/32866.45MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=32426.01MB/44630.45MB/32866.45MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=32426.26MB/44630.45MB/32866.45MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Jun-11 00:32:30 (2025-Jun-11 04:32:30 GMT)
2025-Jun-11 00:32:30 (2025-Jun-11 04:32:30 GMT): 10%
2025-Jun-11 00:32:30 (2025-Jun-11 04:32:30 GMT): 20%
2025-Jun-11 00:32:30 (2025-Jun-11 04:32:30 GMT): 30%

Finished Activity Propagation
2025-Jun-11 00:32:30 (2025-Jun-11 04:32:30 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=32426.34MB/44630.45MB/32866.45MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Jun-11 00:32:30 (2025-Jun-11 04:32:30 GMT)
2025-Jun-11 00:32:31 (2025-Jun-11 04:32:31 GMT): 10%
2025-Jun-11 00:32:31 (2025-Jun-11 04:32:31 GMT): 20%
2025-Jun-11 00:32:31 (2025-Jun-11 04:32:31 GMT): 30%
2025-Jun-11 00:32:31 (2025-Jun-11 04:32:31 GMT): 40%
2025-Jun-11 00:32:31 (2025-Jun-11 04:32:31 GMT): 50%
2025-Jun-11 00:32:31 (2025-Jun-11 04:32:31 GMT): 60%
2025-Jun-11 00:32:31 (2025-Jun-11 04:32:31 GMT): 70%
2025-Jun-11 00:32:31 (2025-Jun-11 04:32:31 GMT): 80%
2025-Jun-11 00:32:31 (2025-Jun-11 04:32:31 GMT): 90%

Finished Calculating power
2025-Jun-11 00:32:31 (2025-Jun-11 04:32:31 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:08, real=0:00:01, mem(process/total/peak)=32457.53MB/44948.49MB/32866.45MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=32457.53MB/44948.49MB/32866.45MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=32457.53MB/44948.49MB/32866.45MB)

Ended Power Analysis: (cpu=0:00:09, real=0:00:01, mem(process/total/peak)=32457.53MB/44948.49MB/32866.45MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=32457.53MB/44948.49MB/32866.45MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Jun-11 00:32:31 (2025-Jun-11 04:32:31 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: TOP
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00750878 	    5.0866%
Total Switching Power:       0.00531048 	    3.5974%
Total Leakage Power:         0.13479910 	   91.3159%
Total Power:                 0.14761836
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.005005    0.000822     0.03487      0.0407       27.57
Macro                          1.414e-09           0   1.079e-10   1.522e-09   1.031e-06
IO                                     0           0           0           0           0
Physical-Only                          0           0      0.0018      0.0018       1.219
Combinational                   0.002503    0.004489     0.09813      0.1051       71.21
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                           0.007509     0.00531      0.1348      0.1476         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
vdd                      0.72   0.007509     0.00531      0.1348      0.1476         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                     U1062 (UDB116SVT24_INV_15):        0.0008351
*              Highest Leakage Power:                     U1062 (UDB116SVT24_INV_15):        0.0003139
*                Total Cap:      9.64345e-12 F
*                Total instances in design:  3623
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:    68
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=32458.25MB/44948.49MB/32866.45MB)

OptDebug: Start of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.374|0.000|
|reg2reg   |49.473|0.000|
|HEPG      |49.473|0.000|
|All Paths |49.374|0.000|
+----------+------+-----+

Begin: Core Power Optimization
*** PowerOpt #1 [begin] (route_opt_design #2) : totSession cpu/real = 1:41:06.9/0:48:26.6 (2.1), mem = 45930.2M
(I,S,L,T): view_slow_mission: 0.00767167, 0.00531048, 0.134661, 0.147643
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
** INFO: Initializing Glitch Interface
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 48.96
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   48.96%|        -|   0.000|   0.000|   0:00:00.0|45930.2M|
|   48.93%|       26|   0.000|   0.000|   0:00:01.0|46995.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 48.93
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0

Number of times islegalLocAvaiable called = 26 skipped = 0, called in commitmove = 0, skipped in commitmove = 26
Info : Out of 456 seq cells, 0 cells are internal dont use, and 67 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:07.0) (real = 0:00:02.0) **
(I,S,L,T): view_slow_mission: 0.00767591, 0.00531036, 0.13448, 0.147466
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** PowerOpt #1 [finish] (route_opt_design #2) : cpu/real = 0:00:07.1/0:00:02.3 (3.2), totSession cpu/real = 1:41:14.0/0:48:28.9 (2.1), mem = 46979.3M
**INFO: Skipping refine place as no non-legal commits were detected
Running postRoute recovery in powerReclaim mode
**optDesign ... cpu = 0:08:24, real = 0:02:14, mem = 34375.7M, totSessionCpu=1:41:15 **
** INFO: Initializing Glitch Interface
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in powerReclaim mode (cpu=0:00:00, real=0:00:00, mem=46934.27M, totSessionCpu=1:41:15).
**optDesign ... cpu = 0:08:25, real = 0:02:14, mem = 34375.8M, totSessionCpu=1:41:15 **

env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4
Using Power View: view_slow_mission.

Begin Power Analysis

             0V	    gnd
          0.72V	    vdd
Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=34375.83MB/48535.95MB/34375.83MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=34375.83MB/48535.95MB/34375.83MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=34375.83MB/48535.95MB/34375.83MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=34375.83MB/48535.95MB/34375.83MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Jun-11 00:32:35 (2025-Jun-11 04:32:35 GMT)
2025-Jun-11 00:32:35 (2025-Jun-11 04:32:35 GMT): 10%
2025-Jun-11 00:32:35 (2025-Jun-11 04:32:35 GMT): 20%
2025-Jun-11 00:32:35 (2025-Jun-11 04:32:35 GMT): 30%
2025-Jun-11 00:32:35 (2025-Jun-11 04:32:35 GMT): 40%
2025-Jun-11 00:32:35 (2025-Jun-11 04:32:35 GMT): 50%
2025-Jun-11 00:32:35 (2025-Jun-11 04:32:35 GMT): 60%
2025-Jun-11 00:32:35 (2025-Jun-11 04:32:35 GMT): 70%
2025-Jun-11 00:32:35 (2025-Jun-11 04:32:35 GMT): 80%
2025-Jun-11 00:32:35 (2025-Jun-11 04:32:35 GMT): 90%

Finished Levelizing
2025-Jun-11 00:32:35 (2025-Jun-11 04:32:35 GMT)

Starting Activity Propagation
2025-Jun-11 00:32:35 (2025-Jun-11 04:32:35 GMT)
2025-Jun-11 00:32:35 (2025-Jun-11 04:32:35 GMT): 10%
2025-Jun-11 00:32:35 (2025-Jun-11 04:32:35 GMT): 20%
2025-Jun-11 00:32:35 (2025-Jun-11 04:32:35 GMT): 30%

Finished Activity Propagation
2025-Jun-11 00:32:35 (2025-Jun-11 04:32:35 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=34375.83MB/48535.95MB/34375.83MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Jun-11 00:32:35 (2025-Jun-11 04:32:35 GMT)
2025-Jun-11 00:32:35 (2025-Jun-11 04:32:35 GMT): 10%
2025-Jun-11 00:32:35 (2025-Jun-11 04:32:35 GMT): 20%
2025-Jun-11 00:32:35 (2025-Jun-11 04:32:35 GMT): 30%
2025-Jun-11 00:32:35 (2025-Jun-11 04:32:35 GMT): 40%
2025-Jun-11 00:32:35 (2025-Jun-11 04:32:35 GMT): 50%
2025-Jun-11 00:32:35 (2025-Jun-11 04:32:35 GMT): 60%
2025-Jun-11 00:32:35 (2025-Jun-11 04:32:35 GMT): 70%
2025-Jun-11 00:32:35 (2025-Jun-11 04:32:35 GMT): 80%
2025-Jun-11 00:32:35 (2025-Jun-11 04:32:35 GMT): 90%

Finished Calculating power
2025-Jun-11 00:32:35 (2025-Jun-11 04:32:35 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=34392.31MB/48853.98MB/34392.31MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=34392.31MB/48853.98MB/34392.31MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=34392.31MB/48853.98MB/34392.31MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=34392.31MB/48853.98MB/34392.31MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=34392.31MB/48853.98MB/34392.31MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Jun-11 00:32:35 (2025-Jun-11 04:32:35 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: TOP
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00750650 	    5.0913%
Total Switching Power:       0.00531036 	    3.6017%
Total Leakage Power:         0.13462238 	   91.3070%
Total Power:                 0.14743924
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.005007    0.000822     0.03487      0.0407        27.6
Macro                          1.414e-09           0   1.079e-10   1.522e-09   1.032e-06
IO                                     0           0           0           0           0
Physical-Only                          0           0      0.0018      0.0018       1.221
Combinational                     0.0025    0.004488     0.09795      0.1049       71.18
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                           0.007507     0.00531      0.1346      0.1474         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
vdd                      0.72   0.007507     0.00531      0.1346      0.1474         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                     U1062 (UDB116SVT24_INV_15):        0.0008351
*              Highest Leakage Power:                     U1062 (UDB116SVT24_INV_15):        0.0003139
*                Total Cap:      9.64294e-12 F
*                Total instances in design:  3623
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:    68
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=34392.82MB/48853.98MB/34392.82MB)

OptDebug: End of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.364|0.000|
|reg2reg   |49.473|0.000|
|HEPG      |49.473|0.000|
|All Paths |49.364|0.000|
+----------+------+-----+

End: Power Optimization (cpu=0:00:09, real=0:00:03, mem=43977.27M, totSessionCpu=1:41:16).
**optDesign ... cpu = 0:08:26, real = 0:02:14, mem = 34223.3M, totSessionCpu=1:41:16 **
** INFO: Initializing Glitch Interface
**INFO: flowCheckPoint #31 OptimizationHold

GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 807, Num usable cells 668
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 807, Num usable cells 668
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:41:19 mem=45402.1M ***
*** BuildHoldData #2 [begin] (route_opt_design #2) : totSession cpu/real = 1:41:18.5/0:48:32.2 (2.1), mem = 45402.1M
Saving timing graph ...
Done save timing graph
Latch borrow mode reset to max_borrow
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (48 T). (MEM=36581.9)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 3570
AAE_INFO-618: Total number of nets in the design is 3572,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=36779.2 CPU=0:00:01.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=36779.2 CPU=0:00:01.2 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/.AAE_9pgdqT/.AAE_3611107/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 47271.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 47271.5M)

Executing IPO callback for view pruning (simultaneousMode=0)..

Active hold views:
 view_fast_mission
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (48 T). (MEM=35663.2)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 3570. 
Total number of fetched objects 3570
AAE_INFO-618: Total number of nets in the design is 3572,  8.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=35811.6 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=35811.6 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.6 real=0:00:02.0 totSessionCpu=1:41:25 mem=47958.5M)
Done building cte hold timing graph (fixHold) cpu=0:00:06.9 real=0:00:03.0 totSessionCpu=1:41:25 mem=47958.5M ***
Done building hold timer [9598 node(s), 12110 edge(s), 1 view(s)] (fixHold) cpu=0:00:07.6 real=0:00:04.0 totSessionCpu=1:41:26 mem=47990.5M ***
OPTC: m4 20.0 50.0
OPTC: view 50.0
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:09.0 real=0:00:05.0 totSessionCpu=1:41:28 mem=48033.1M ***
OPTC: m4 50.0 50.0
OPTC: view 50.0
Setting latch borrow mode to budget during optimization.

Starting Levelizing
2025-Jun-11 00:32:43 (2025-Jun-11 04:32:43 GMT)
2025-Jun-11 00:32:43 (2025-Jun-11 04:32:43 GMT): 10%
2025-Jun-11 00:32:43 (2025-Jun-11 04:32:43 GMT): 20%
2025-Jun-11 00:32:43 (2025-Jun-11 04:32:43 GMT): 30%
2025-Jun-11 00:32:43 (2025-Jun-11 04:32:43 GMT): 40%
2025-Jun-11 00:32:43 (2025-Jun-11 04:32:43 GMT): 50%
2025-Jun-11 00:32:43 (2025-Jun-11 04:32:43 GMT): 60%
2025-Jun-11 00:32:43 (2025-Jun-11 04:32:43 GMT): 70%
2025-Jun-11 00:32:43 (2025-Jun-11 04:32:43 GMT): 80%
2025-Jun-11 00:32:43 (2025-Jun-11 04:32:43 GMT): 90%

Finished Levelizing
2025-Jun-11 00:32:43 (2025-Jun-11 04:32:43 GMT)

Starting Activity Propagation
2025-Jun-11 00:32:43 (2025-Jun-11 04:32:43 GMT)
2025-Jun-11 00:32:43 (2025-Jun-11 04:32:43 GMT): 10%
2025-Jun-11 00:32:43 (2025-Jun-11 04:32:43 GMT): 20%
2025-Jun-11 00:32:43 (2025-Jun-11 04:32:43 GMT): 30%

Finished Activity Propagation
2025-Jun-11 00:32:43 (2025-Jun-11 04:32:43 GMT)

*Info: minBufDelay = 13.9 ps, libStdDelay = 11.0 ps, minBufSize = 250560 (4.0)
*Info: worst delay setup view: view_slow_mission

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission
Hold views included:
 view_fast_mission

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.365  | 49.473  | 49.365  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.049  |  0.049  |  0.051  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    112 (112)     |    -71     |    113 (113)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.161%
       (48.931% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:08:41, real = 0:02:25, mem = 36193.9M, totSessionCpu=1:41:31 **
*** BuildHoldData #2 [finish] (route_opt_design #2) : cpu/real = 0:00:13.4/0:00:08.8 (1.5), totSession cpu/real = 1:41:31.9/0:48:41.0 (2.1), mem = 45277.1M
*** HoldOpt #1 [begin] (route_opt_design #2) : totSession cpu/real = 1:41:31.9/0:48:41.0 (2.1), mem = 45277.1M
(I,S,L,T): view_slow_mission: 0.00767591, 0.00531036, 0.13448, 0.147466
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*info: Run optDesign holdfix with 48 threads.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!

*** Starting Core Fixing (fixHold) cpu=0:00:14.4 real=0:00:09.0 totSessionCpu=1:41:33 mem=47469.9M density=48.931% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|   0.049|     0.00|       0|          0|       0(     0)|   48.93%|   0:00:00.0| 47633.4M|
|   1|   0.049|     0.00|       0|          0|       0(     0)|   48.93%|   0:00:00.0| 47633.4M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|   0.049|     0.00|       0|          0|       0(     0)|   48.93%|   0:00:00.0| 47633.4M|
|   1|   0.050|     0.00|       0|          1|       4(     0)|   48.95%|   0:00:01.0| 48872.8M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 1 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)
*info:    Total 4 instances resized for Phase I
*info:        in which 0 FF resizing 
*info:        in which 0 ripple resizing (0.000%)
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finished Core Fixing (fixHold) cpu=0:00:15.8 real=0:00:10.0 totSessionCpu=1:41:34 mem=48920.6M density=48.952% ***

*info:
*info: Added a total of 1 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'UDB116SVT24_BUF_L_1' used
*info:
*info: Total 4 instances resized
*info:       in which 0 FF resizing
*info:

*** Finish Post Route Hold Fixing (cpu=0:00:15.8 real=0:00:10.0 totSessionCpu=1:41:34 mem=48920.6M density=48.952%) ***
(I,S,L,T): view_slow_mission: 0.00767923, 0.00531268, 0.134613, 0.147605
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
**INFO: total 5 insts, 0 nets marked don't touch
**INFO: total 5 insts, 0 nets marked don't touch DB property
**INFO: total 5 insts, 0 nets unmarked don't touch
*** HoldOpt #1 [finish] (route_opt_design #2) : cpu/real = 0:00:03.1/0:00:02.0 (1.6), totSession cpu/real = 1:41:35.0/0:48:43.0 (2.1), mem = 45359.6M
**INFO: Skipping refine place as no non-legal commits were detected

**INFO: flowCheckPoint #32 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:08:45, real = 0:02:28, mem = 36221.1M, totSessionCpu=1:41:35 **
** INFO: Initializing Glitch Interface
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=45363.45M, totSessionCpu=1:41:38).
**optDesign ... cpu = 0:08:48, real = 0:02:30, mem = 36227.8M, totSessionCpu=1:41:38 **

** INFO: Initializing Glitch Interface
**INFO: total 5 insts, 0 nets marked don't touch
Running post route harden opt
#InfoCS: Num dontuse cells 204, Num usable cells 1271
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 204, Num usable cells 1271
Begin: GigaOpt harden opt
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** HardenOpt #1 [begin] (route_opt_design #2) : totSession cpu/real = 1:41:37.9/0:48:45.5 (2.1), mem = 46788.3M
(I,S,L,T): view_slow_mission: 0.00767923, 0.00531268, 0.134613, 0.147605
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*info: 1 clock net excluded
*info: 1 ideal net excluded from IPO operation.
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+-----------------+---------+---------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View    |Pathgroup|                  End Point                  |
+--------+---------+--------+---------+---------+------------+--------+-----------------+---------+---------------------------------------------+
|   0.037|   49.364|   0.000|    0.000|   48.95%|   0:00:00.0|48204.0M|view_slow_mission|       NA| NA                                          |
+--------+---------+--------+---------+---------+------------+--------+-----------------+---------+---------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=48204.0M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=48204.0M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
(I,S,L,T): view_slow_mission: 0.00767923, 0.00531268, 0.134613, 0.147605
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** HardenOpt #1 [finish] (route_opt_design #2) : cpu/real = 0:00:03.6/0:00:03.1 (1.2), totSession cpu/real = 1:41:41.6/0:48:48.5 (2.1), mem = 45400.0M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt harden opt

**INFO: total 5 insts, 0 nets unmarked don't touch
Running refinePlace -preserveRouting true -hardFence false

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (1:41:43 mem=45400.0M) ***

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 1 insts, mean move: 0.12 um, max move: 0.12 um 
	Max move on inst (FE_PHC1563_CONFIG_inst_opcode_q_4): (41.41, 16.42) --> (41.53, 16.42)
	Runtime: CPU: 0:00:02.6 REAL: 0:00:00.0 MEM: 45368.0MB
Summary Report:
Instances move: 1 (out of 3556 movable)
Instances flipped: 0
Mean displacement: 0.12 um
Max displacement: 0.12 um (Instance: FE_PHC1563_CONFIG_inst_opcode_q_4) (41.412, 16.42) -> (41.528, 16.42)
	Length: 3 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_BUF_1
Physical-only instances move: 0 (out of 68 movable physical-only)
Runtime: CPU: 0:00:02.6 REAL: 0:00:00.0 MEM: 45368.0MB
*** Finished refinePlace (1:41:45 mem=45368.0M) ***
Default Rule : ""
Non Default Rules :
Worst Slack : 49.473 ns

Start Layer Assignment ...
WNS(49.473ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 3573.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(3571) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 49.364 ns

Start Layer Assignment ...
WNS(49.364ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 3573.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.365  | 49.473  | 49.365  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    112 (112)     |    -71     |    113 (113)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.182%
       (48.952% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:08:56, real = 0:02:35, mem = 36236.7M, totSessionCpu=1:41:46 **
**INFO: flowCheckPoint #33 GlobalDetailRoute
** INFO Cleaning up Glitch Interface
**Info: (IMPSP-2055): Transparent Filler Flow is ON !


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!

Total 1490 restored filler insts, overlapped: 4, violated: 0,  4 are deleted!

TransFiller Info: Number of restored fillers: 1490
                  Number of being kept:       1486
                  Keeping Rate:               99.732%

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL64 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL32 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL16 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL12 / prefix FILLER).
*INFO:   Added 1 filler inst  (cell UDB116SVT24_FILL8 / prefix FILLER).
*INFO:   Added 1 filler inst  (cell UDB116SVT24_FILL6 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL5 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL4 / prefix FILLER).
*INFO:   Added 2 filler insts (cell UDB116SVT24_FILL3 / prefix FILLER).
*INFO:   Added 3 filler insts (cell UDB116SVT24_FILL2 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL1 / prefix FILLER).
*INFO: Total 7 filler insts added - prefix FILLER (CPU: 0:00:01.6).
For 7 new insts, *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
-route_with_eco false                     # bool, default=false, user setting
-route_selected_net_only false            # bool, default=false
-route_with_timing_driven true            # bool, default=false, user setting
-route_with_si_driven true                # bool, default=false, user setting
Existing Dirty Nets : 2
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 2
*** EcoRoute #1 [begin] (route_opt_design #2) : totSession cpu/real = 1:41:48.6/0:48:53.0 (2.1), mem = 45365.0M

globalDetailRoute

#Start globalDetailRoute on Wed Jun 11 00:32:58 2025
#
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2395_n1288 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2395_n1288 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2394_n1179 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2394_n1179 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2393_CS is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2393_CS is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2392_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2392_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 3571.
#Total number of nets in the design = 3573.
#17 routable nets do not have any wires.
#3554 routable nets have routed wires.
#17 nets will be global routed.
#Using multithreading with 48 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Jun 11 00:32:59 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=2(M2), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 2134/0 dirty instances, 3/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(34 insts marked dirty, reset pre-exisiting dirty flag on 30 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 36279.04 (MB), peak = 38182.52 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 36283.41 (MB), peak = 38182.52 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 32 threads...
#Set layer M1 to be advanced pin access layer.
#7 out of 6434 (0.11%) instances are not legally placed.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1752 and Instance U1754. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1752 and Instance U1754. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1754 and Instance U1760. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1754 and Instance U1760. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1760 and Instance U1761. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1760 and Instance U1761. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1763 and Instance U1774. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1763 and Instance U1774. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1343 and Instance U1407. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1343 and Instance U1407. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1724 and Instance U1741. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1724 and Instance U1741. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1741 and Instance U1740. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1741 and Instance U1740. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1764 and Instance U1765. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1764 and Instance U1765. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1727 and Instance U1725. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1727 and Instance U1725. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1725 and Instance U1722. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1725 and Instance U1722. Inspect the area near the pin for obstacles.
#WARNING (EMS-27) Message (NRDB-2085) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#639 out of 6434(9.93%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#109 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.03 (MB)
#Total memory = 36283.38 (MB)
#Peak memory = 38182.52 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Jun 11 00:33:00 2025
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 6.77 (MB)
#Total memory = 36283.38 (MB)
#Peak memory = 38182.52 (MB)
#
#
#Start global routing on Wed Jun 11 00:33:00 2025
#
#
#Start global routing initialization on Wed Jun 11 00:33:00 2025
#
#Number of eco nets is 16
#
#Start global routing data preparation on Wed Jun 11 00:33:00 2025
#
#Start routing resource analysis on Wed Jun 11 00:33:00 2025
#
#Routing resource analysis is done on Wed Jun 11 00:33:00 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M2             H         380         406        2209    14.94%
#  C1             V         430         268        2209     4.98%
#  C2             H         469         229        2209     0.00%
#  C3             V         512         186        2209     0.00%
#  C4             H         552         146        2209     0.00%
#  C5             V         659          39        2209     0.00%
#  JA             H          68           1        2209     0.00%
#  QA             V          26           0        2209    44.68%
#  QB             H          26           0        2209    44.68%
#  LB             V          17           0        2209    63.83%
#  --------------------------------------------------------------
#  Total                   3140      17.73%       22090    17.31%
#
#
#
#
#Global routing data preparation is done on Wed Jun 11 00:33:00 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 36283.92 (MB), peak = 38182.52 (MB)
#
#
#Global routing initialization is done on Wed Jun 11 00:33:00 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 36283.92 (MB), peak = 38182.52 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 36284.06 (MB), peak = 38182.52 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 36284.25 (MB), peak = 38182.52 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 3571.
#Total number of nets in the design = 3573.
#
#3571 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              17  
#-----------------------------
#        Total              17  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            3571  
#-----------------------------
#        Total            3571  
#-----------------------------
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M2            1(0.05%)   (0.05%)
#  C1            1(0.05%)   (0.05%)
#  C2            1(0.05%)   (0.05%)
#  C3            0(0.00%)   (0.00%)
#  C4            0(0.00%)   (0.00%)
#  C5            0(0.00%)   (0.00%)
#  JA            0(0.00%)   (0.00%)
#  QA            0(0.00%)   (0.00%)
#  QB            0(0.00%)   (0.00%)
#  LB            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      3(0.02%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.01% H + 0.01% V
#
#Complete Global Routing.
#Total wire length = 16978 um.
#Total half perimeter of net bounding box = 15435 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 731 um.
#Total wire length on LAYER C1 = 2664 um.
#Total wire length on LAYER C2 = 3995 um.
#Total wire length on LAYER C3 = 4154 um.
#Total wire length on LAYER C4 = 4278 um.
#Total wire length on LAYER C5 = 1110 um.
#Total wire length on LAYER JA = 47 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28207
#Total number of multi-cut vias = 14513 ( 51.5%)
#Total number of single cut vias = 13694 ( 48.5%)
#Up-Via Summary (total 28207):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1391 ( 94.4%)        83 (  5.6%)       1474
# M2              4835 ( 51.8%)      4490 ( 48.2%)       9325
# C1              3947 ( 46.9%)      4468 ( 53.1%)       8415
# C2              2433 ( 41.8%)      3381 ( 58.2%)       5814
# C3               854 ( 34.2%)      1642 ( 65.8%)       2496
# C4               228 ( 33.9%)       445 ( 66.1%)        673
# C5                 6 ( 60.0%)         4 ( 40.0%)         10
#-----------------------------------------------------------
#                13694 ( 48.5%)     14513 ( 51.5%)      28207 
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Max overcon = 1 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.05%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 0.63 (MB)
#Total memory = 36284.02 (MB)
#Peak memory = 38182.52 (MB)
#
#Finished global routing on Wed Jun 11 00:33:01 2025
#
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 36283.45 (MB), peak = 38182.52 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start Track Assignment.
#Done with 8 horizontal wires in 2 hboxes and 4 vertical wires in 2 hboxes.
#Done with 1 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 16979 um.
#Total half perimeter of net bounding box = 15435 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 731 um.
#Total wire length on LAYER C1 = 2663 um.
#Total wire length on LAYER C2 = 3997 um.
#Total wire length on LAYER C3 = 4154 um.
#Total wire length on LAYER C4 = 4277 um.
#Total wire length on LAYER C5 = 1110 um.
#Total wire length on LAYER JA = 47 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28207
#Total number of multi-cut vias = 14513 ( 51.5%)
#Total number of single cut vias = 13694 ( 48.5%)
#Up-Via Summary (total 28207):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1391 ( 94.4%)        83 (  5.6%)       1474
# M2              4835 ( 51.8%)      4490 ( 48.2%)       9325
# C1              3947 ( 46.9%)      4468 ( 53.1%)       8415
# C2              2433 ( 41.8%)      3381 ( 58.2%)       5814
# C3               854 ( 34.2%)      1642 ( 65.8%)       2496
# C4               228 ( 33.9%)       445 ( 66.1%)        673
# C5                 6 ( 60.0%)         4 ( 40.0%)         10
#-----------------------------------------------------------
#                13694 ( 48.5%)     14513 ( 51.5%)      28207 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 36282.03 (MB), peak = 38182.52 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:02
#Increased memory = 8.24 (MB)
#Total memory = 36282.06 (MB)
#Peak memory = 38182.52 (MB)
#Using multithreading with 48 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 32.81% of the total area was rechecked for DRC, and 17.19% required routing.
#   number of violations = 12
#
#  By Layer and Type:
#
#---------+-------+------+-------+-------+----+-------+
#  -      | EOLSpc| Short| ColChg| MinStp| Enc| Totals|
#---------+-------+------+-------+-------+----+-------+
#  M1     |      0|     0|      0|      6|   2|      8|
#  M2     |      0|     0|      1|      0|   0|      1|
#  C1     |      0|     1|      0|      0|   0|      1|
#  C2     |      1|     1|      0|      0|   0|      2|
#  Totals |      1|     2|      1|      6|   2|     12|
#---------+-------+------+-------+-------+----+-------+
#
#34 out of 6433 instances (0.5%) need to be verified(marked ipoed), dirty area = 0.3%.
#16.95% of the total area is being checked for drcs
#16.9% of the total area was checked
#   number of violations = 12
#
#  By Layer and Type:
#
#---------+-------+------+-------+-------+----+-------+
#  -      | EOLSpc| Short| ColChg| MinStp| Enc| Totals|
#---------+-------+------+-------+-------+----+-------+
#  M1     |      0|     0|      0|      6|   2|      8|
#  M2     |      0|     0|      1|      0|   0|      1|
#  C1     |      0|     1|      0|      0|   0|      1|
#  C2     |      1|     1|      0|      0|   0|      2|
#  Totals |      1|     2|      1|      6|   2|     12|
#---------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:09, elapsed time = 00:00:04, memory = 36400.73 (MB), peak = 38182.52 (MB)
#start 1st optimization iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+----+----+-------+
#  -      | MinStp| Mar| Enc| Totals|
#---------+-------+----+----+-------+
#  M1     |      3|   0|   2|      5|
#  M2     |      0|   1|   0|      1|
#  Totals |      3|   1|   2|      6|
#---------+-------+----+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 36405.96 (MB), peak = 38182.52 (MB)
#start 2nd optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 36404.50 (MB), peak = 38182.52 (MB)
#start 3rd optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 36404.73 (MB), peak = 38182.52 (MB)
#start 4th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 36403.67 (MB), peak = 38182.52 (MB)
#start 5th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 36404.16 (MB), peak = 38182.52 (MB)
#start 6th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 36402.08 (MB), peak = 38182.52 (MB)
#start 7th optimization iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+----+----+-------+
#  -      | MinStp| Mar| Enc| Totals|
#---------+-------+----+----+-------+
#  M1     |      3|   0|   2|      5|
#  M2     |      0|   1|   0|      1|
#  Totals |      3|   1|   2|      6|
#---------+-------+----+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 36401.28 (MB), peak = 38182.52 (MB)
#start 8th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 36401.00 (MB), peak = 38182.52 (MB)
#start 9th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 36400.60 (MB), peak = 38182.52 (MB)
#start 10th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 36398.38 (MB), peak = 38182.52 (MB)
#start 11th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 36398.31 (MB), peak = 38182.52 (MB)
#start 12th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 36396.74 (MB), peak = 38182.52 (MB)
#start 13th optimization iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+----+----+-------+
#  -      | MinStp| Mar| Enc| Totals|
#---------+-------+----+----+-------+
#  M1     |      3|   0|   2|      5|
#  M2     |      0|   1|   0|      1|
#  Totals |      3|   1|   2|      6|
#---------+-------+----+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 36396.84 (MB), peak = 38182.52 (MB)
#start 14th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 36396.36 (MB), peak = 38182.52 (MB)
#start 15th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 36396.46 (MB), peak = 38182.52 (MB)
#start 16th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 36395.81 (MB), peak = 38182.52 (MB)
#start 17th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 36396.02 (MB), peak = 38182.52 (MB)
#start 18th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 36394.08 (MB), peak = 38182.52 (MB)
#start 19th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 36394.14 (MB), peak = 38182.52 (MB)
#start 20th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 36393.98 (MB), peak = 38182.52 (MB)
#start 21th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 36394.23 (MB), peak = 38182.52 (MB)
#start 22th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 36393.52 (MB), peak = 38182.52 (MB)
#start 23th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 36393.65 (MB), peak = 38182.52 (MB)
#start 24th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 36393.03 (MB), peak = 38182.52 (MB)
#start 25th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 36393.21 (MB), peak = 38182.52 (MB)
#start 26th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 36393.46 (MB), peak = 38182.52 (MB)
#start 27th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 36393.64 (MB), peak = 38182.52 (MB)
#start 28th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 36393.62 (MB), peak = 38182.52 (MB)
#start 29th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 36392.81 (MB), peak = 38182.52 (MB)
#start 30th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 36393.29 (MB), peak = 38182.52 (MB)
#start 31th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 36393.37 (MB), peak = 38182.52 (MB)
#start 32th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 36393.59 (MB), peak = 38182.52 (MB)
#start 33th optimization iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-----+----+-------+
#  -      | MinStp| Loop| Enc| Totals|
#---------+-------+-----+----+-------+
#  M1     |      3|    0|   2|      5|
#  M2     |      0|    0|   0|      0|
#  C1     |      0|    1|   0|      1|
#  Totals |      3|    1|   2|      6|
#---------+-------+-----+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 36393.91 (MB), peak = 38182.52 (MB)
#start 34th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 36422.22 (MB), peak = 38182.52 (MB)
#start 35th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 36417.03 (MB), peak = 38182.52 (MB)
#start 36th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 36414.75 (MB), peak = 38182.52 (MB)
#start 37th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 36413.57 (MB), peak = 38182.52 (MB)
#start 38th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 36413.32 (MB), peak = 38182.52 (MB)
#start 39th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 36412.37 (MB), peak = 38182.52 (MB)
#start 40th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 36412.55 (MB), peak = 38182.52 (MB)
#start 41th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 36412.74 (MB), peak = 38182.52 (MB)
#start 42th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 36412.96 (MB), peak = 38182.52 (MB)
#start 43th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 36413.21 (MB), peak = 38182.52 (MB)
#start 44th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 36412.72 (MB), peak = 38182.52 (MB)
#start 45th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 36412.89 (MB), peak = 38182.52 (MB)
#start 46th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 36412.98 (MB), peak = 38182.52 (MB)
#start 47th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 36413.20 (MB), peak = 38182.52 (MB)
#start 48th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 36412.26 (MB), peak = 38182.52 (MB)
#start 49th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 36412.50 (MB), peak = 38182.52 (MB)
#start 50th optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#    number of process antenna violations = 6
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 36411.14 (MB), peak = 38182.52 (MB)
#Complete Detail Routing.
#Total wire length = 16983 um.
#Total half perimeter of net bounding box = 15435 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 736 um.
#Total wire length on LAYER C1 = 2665 um.
#Total wire length on LAYER C2 = 3994 um.
#Total wire length on LAYER C3 = 4155 um.
#Total wire length on LAYER C4 = 4275 um.
#Total wire length on LAYER C5 = 1110 um.
#Total wire length on LAYER JA = 49 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28194
#Total number of multi-cut vias = 14457 ( 51.3%)
#Total number of single cut vias = 13737 ( 48.7%)
#Up-Via Summary (total 28194):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1391 ( 94.4%)        83 (  5.6%)       1474
# M2              4859 ( 52.1%)      4461 ( 47.9%)       9320
# C1              3956 ( 47.0%)      4453 ( 53.0%)       8409
# C2              2439 ( 42.0%)      3370 ( 58.0%)       5809
# C3               860 ( 34.4%)      1637 ( 65.6%)       2497
# C4               228 ( 33.8%)       447 ( 66.2%)        675
# C5                 4 ( 40.0%)         6 ( 60.0%)         10
#-----------------------------------------------------------
#                13737 ( 48.7%)     14457 ( 51.3%)      28194 
#
#Total number of DRC violations = 5
#Cpu time = 00:02:36
#Elapsed time = 00:02:28
#Increased memory = 90.58 (MB)
#Total memory = 36372.64 (MB)
#Peak memory = 38182.52 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#- start antenna fix number of process antenna vio = 3.
#- start antenna fix number of net violated process antenna rule = 2.
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 36404.56 (MB), peak = 38182.52 (MB)
#
#Total wire length = 16983 um.
#Total half perimeter of net bounding box = 15435 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 736 um.
#Total wire length on LAYER C1 = 2665 um.
#Total wire length on LAYER C2 = 3994 um.
#Total wire length on LAYER C3 = 4155 um.
#Total wire length on LAYER C4 = 4275 um.
#Total wire length on LAYER C5 = 1110 um.
#Total wire length on LAYER JA = 49 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28194
#Total number of multi-cut vias = 14457 ( 51.3%)
#Total number of single cut vias = 13737 ( 48.7%)
#Up-Via Summary (total 28194):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1391 ( 94.4%)        83 (  5.6%)       1474
# M2              4859 ( 52.1%)      4461 ( 47.9%)       9320
# C1              3956 ( 47.0%)      4453 ( 53.0%)       8409
# C2              2439 ( 42.0%)      3370 ( 58.0%)       5809
# C3               860 ( 34.4%)      1637 ( 65.6%)       2497
# C4               228 ( 33.8%)       447 ( 66.2%)        675
# C5                 4 ( 40.0%)         6 ( 60.0%)         10
#-----------------------------------------------------------
#                13737 ( 48.7%)     14457 ( 51.3%)      28194 
#
#Total number of DRC violations = 5
#Total number of process antenna violations = 3
#Total number of net violated process antenna rule = 2
#
#
# start diode insertion for process antenna violation fix ...
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL64,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL64,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL16,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL8,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL2,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL64,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL64,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL32,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL3,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL64,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL32,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL6,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL64,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL64,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL64,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL64,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL64,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL6,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL64,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (NRDB-2366) Cell UDB116SVT24_FILL32,abstract exists in design, will trigger filler insert mode in antenna fixing(diode insertion) stage.
#WARNING (EMS-27) Message (NRDB-2366) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
# output diode eco list to '.nano_eco_diode.list2'.
#

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
# ** Added 3 diode instances.
# All diodes placed at ideal locations.
#


# 3 diode(s) added
# 2 old filler cell(s) deleted
# 3 new filler cell(s) added
#
#cpu time = 00:00:10, elapsed time = 00:00:08, memory = 36408.31 (MB), peak = 38182.52 (MB)
#
#Total wire length = 17040 um.
#Total half perimeter of net bounding box = 15468 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 756 um.
#Total wire length on LAYER C1 = 2679 um.
#Total wire length on LAYER C2 = 3999 um.
#Total wire length on LAYER C3 = 4163 um.
#Total wire length on LAYER C4 = 4281 um.
#Total wire length on LAYER C5 = 1118 um.
#Total wire length on LAYER JA = 45 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28216
#Total number of multi-cut vias = 14433 ( 51.2%)
#Total number of single cut vias = 13783 ( 48.8%)
#Up-Via Summary (total 28216):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1392 ( 94.2%)        85 (  5.8%)       1477
# M2              4871 ( 52.2%)      4452 ( 47.8%)       9323
# C1              3970 ( 47.2%)      4445 ( 52.8%)       8415
# C2              2449 ( 42.1%)      3362 ( 57.9%)       5811
# C3               865 ( 34.6%)      1636 ( 65.4%)       2501
# C4               232 ( 34.2%)       447 ( 65.8%)        679
# C5                 4 ( 40.0%)         6 ( 60.0%)         10
#-----------------------------------------------------------
#                13783 ( 48.8%)     14433 ( 51.2%)      28216 
#
#Total number of DRC violations = 5
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 17040 um.
#Total half perimeter of net bounding box = 15468 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 756 um.
#Total wire length on LAYER C1 = 2679 um.
#Total wire length on LAYER C2 = 3999 um.
#Total wire length on LAYER C3 = 4163 um.
#Total wire length on LAYER C4 = 4281 um.
#Total wire length on LAYER C5 = 1118 um.
#Total wire length on LAYER JA = 45 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28216
#Total number of multi-cut vias = 14433 ( 51.2%)
#Total number of single cut vias = 13783 ( 48.8%)
#Up-Via Summary (total 28216):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1392 ( 94.2%)        85 (  5.8%)       1477
# M2              4871 ( 52.2%)      4452 ( 47.8%)       9323
# C1              3970 ( 47.2%)      4445 ( 52.8%)       8415
# C2              2449 ( 42.1%)      3362 ( 57.9%)       5811
# C3               865 ( 34.6%)      1636 ( 65.4%)       2501
# C4               232 ( 34.2%)       447 ( 65.8%)        679
# C5                 4 ( 40.0%)         6 ( 60.0%)         10
#-----------------------------------------------------------
#                13783 ( 48.8%)     14433 ( 51.2%)      28216 
#
#Total number of DRC violations = 5
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Jun 11 00:35:37 2025
#
#
#Start Post Route Wire Spread.
#Done with 15 horizontal wires in 3 hboxes and 15 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 17042 um.
#Total half perimeter of net bounding box = 15468 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 756 um.
#Total wire length on LAYER C1 = 2679 um.
#Total wire length on LAYER C2 = 3999 um.
#Total wire length on LAYER C3 = 4163 um.
#Total wire length on LAYER C4 = 4282 um.
#Total wire length on LAYER C5 = 1118 um.
#Total wire length on LAYER JA = 45 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28216
#Total number of multi-cut vias = 14433 ( 51.2%)
#Total number of single cut vias = 13783 ( 48.8%)
#Up-Via Summary (total 28216):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1392 ( 94.2%)        85 (  5.8%)       1477
# M2              4871 ( 52.2%)      4452 ( 47.8%)       9323
# C1              3970 ( 47.2%)      4445 ( 52.8%)       8415
# C2              2449 ( 42.1%)      3362 ( 57.9%)       5811
# C3               865 ( 34.6%)      1636 ( 65.4%)       2501
# C4               232 ( 34.2%)       447 ( 65.8%)        679
# C5                 4 ( 40.0%)         6 ( 60.0%)         10
#-----------------------------------------------------------
#                13783 ( 48.8%)     14433 ( 51.2%)      28216 
#
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 36404.78 (MB), peak = 38182.52 (MB)
#CELL_VIEW TOP,init has 5 DRC violations
#Total number of DRC violations = 5
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 17042 um.
#Total half perimeter of net bounding box = 15468 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 756 um.
#Total wire length on LAYER C1 = 2679 um.
#Total wire length on LAYER C2 = 3999 um.
#Total wire length on LAYER C3 = 4163 um.
#Total wire length on LAYER C4 = 4282 um.
#Total wire length on LAYER C5 = 1118 um.
#Total wire length on LAYER JA = 45 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28216
#Total number of multi-cut vias = 14433 ( 51.2%)
#Total number of single cut vias = 13783 ( 48.8%)
#Up-Via Summary (total 28216):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1392 ( 94.2%)        85 (  5.8%)       1477
# M2              4871 ( 52.2%)      4452 ( 47.8%)       9323
# C1              3970 ( 47.2%)      4445 ( 52.8%)       8415
# C2              2449 ( 42.1%)      3362 ( 57.9%)       5811
# C3               865 ( 34.6%)      1636 ( 65.4%)       2501
# C4               232 ( 34.2%)       447 ( 65.8%)        679
# C5                 4 ( 40.0%)         6 ( 60.0%)         10
#-----------------------------------------------------------
#                13783 ( 48.8%)     14433 ( 51.2%)      28216 
#
#detailRoute Statistics:
#Cpu time = 00:02:49
#Elapsed time = 00:02:37
#Increased memory = 122.22 (MB)
#Total memory = 36404.28 (MB)
#Peak memory = 38182.52 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:02:54
#Elapsed time = 00:02:40
#Increased memory = -732.91 (MB)
#Total memory = 35505.12 (MB)
#Peak memory = 38182.52 (MB)
#Number of warnings = 85
#Total number of warnings = 1216
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Jun 11 00:35:38 2025
#
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  globalDetailRoute         | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
#  DB Import                 | 00:00:00|     00:00:00|         1.0|
#  DB Export                 | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
#  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
#  Data Preparation          | 00:00:02|     00:00:02|         1.1|
#  Global Routing            | 00:00:01|     00:00:01|         1.0|
#  Track Assignment          | 00:00:00|     00:00:00|         1.0|
#  Detail Routing            | 00:02:36|     00:02:28|         1.1|
#  Antenna Fixing            | 00:00:11|     00:00:08|         1.5|
#  Post Route Wire Spreading | 00:00:01|     00:00:00|         1.0|
#  Entire Command            | 00:02:54|     00:02:40|         1.1|
#----------------------------+---------+-------------+------------+
#
*** EcoRoute #1 [finish] (route_opt_design #2) : cpu/real = 0:02:53.6/0:02:40.1 (1.1), totSession cpu/real = 1:44:42.2/0:51:33.1 (2.0), mem = 45624.2M
**optDesign ... cpu = 0:11:52, real = 0:05:17, mem = 35433.1M, totSessionCpu=1:44:42 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #34 PostEcoSummary
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2395_n1288 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2395_n1288 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2394_n1179 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2394_n1179 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2393_CS is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2393_CS is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Jun 11 00:35:39 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 35467.77 (MB), peak = 38182.52 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Jun 11 00:35:39 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Bottom routing layer index=2(M2), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 35476.13 (MB), peak = 38182.52 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
#Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
#(i=11, n=11 2000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#C1 -> C1 (3)
#C2 -> C2 (4)
#C3 -> C3 (5)
#C4 -> C4 (6)
#C5 -> C5 (7)
#JA -> JA (8)
#QA -> QA (9)
#QB -> QB (10)
#LB -> LB (11)
#SADV-On
# Corner(s) : 
#rc_fast [25.00] 
#rc_slow [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 2124]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
#CCE Version read = IQuantus/TQuantus 22.1.1-s215
#number model r/c [2,2] [22,2124] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 35483.46 (MB), peak = 38182.52 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.09 (MB)
#Total memory = 35483.55 (MB)
#Peak memory = 38182.52 (MB)
#Using multithreading with 48 threads.
#begin processing metal fill model file
#end processing metal fill model file
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x3 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 4 hboxes with 48 threads on machine with  Xeon 2.40GHz 36608KB Cache 48CPU...
#Process 0 special clock nets for rc extraction
#Total 3571 nets were built. 6 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:03, elapsed time = 00:00:02 .
#   Increased memory =    53.04 (MB), total memory = 35536.41 (MB), peak memory = 38182.52 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_jtFgeX.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 35494.31 (MB), peak = 38182.52 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#RC Statistics: 10645 Res, 4892 Ground Cap, 2771 XCap (Edge to Edge)
#RC V/H edge ratio: 0.22, Avg V/H Edge Length: 1517.68 (3823), Avg L-Edge Length: 3644.94 (5811)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_jtFgeX.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 14226 nodes, 10655 edges, and 5716 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 35488.01 (MB), peak = 38182.52 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_jtFgeX.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 45619.832M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_jtFgeX.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell TOP has rcdb /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_jtFgeX.rcdb.d specified
Cell TOP, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:01.0 mem: 45619.832M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:07
#Elapsed time = 00:00:05
#Increased memory = 11.72 (MB)
#Total memory = 35487.85 (MB)
#Peak memory = 38182.52 (MB)
#
#6 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Design Signature (0)
#Finish Inst Signature in MT(53623076)
#Finish Net Signature in MT(59282123)
#Finish SNet Signature in MT (65979361)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 36608KB Cache 48CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.18/48, scale score = 0.02.
#    Increased memory =     0.01 (MB), total memory = 35429.15 (MB), peak memory = 38182.52 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 35429.67 (MB), peak memory = 38182.52 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.82/48, scale score = 0.08.
#    Increased memory =     0.03 (MB), total memory = 35429.67 (MB), peak memory = 38182.52 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 35429.64 (MB), peak memory = 38182.52 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.47/48, scale score = 0.07.
#    Increased memory =    -0.50 (MB), total memory = 35429.14 (MB), peak memory = 38182.52 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.03/48, scale score = 0.04.
#    Increased memory =   -35.91 (MB), total memory = 35429.64 (MB), peak memory = 38182.52 (MB)
**optDesign ... cpu = 0:12:02, real = 0:05:25, mem = 35429.2M, totSessionCpu=1:44:52 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (48 T). (MEM=35303.4)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
AAE_INFO: 48 threads acquired from CTE.
Total number of fetched objects 3571
AAE_INFO-618: Total number of nets in the design is 3573,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=35600.7 CPU=0:00:01.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=35600.7 CPU=0:00:01.2 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/.AAE_9pgdqT/.AAE_3611107/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 47761.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 47761.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (48 T). (MEM=35952.1)
Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 3571. 
Total number of fetched objects 3571
AAE_INFO-618: Total number of nets in the design is 3573,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=35967.1 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=35967.1 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:02.0 totSessionCpu=1:44:57 mem=48125.7M)
** INFO: Initializing Glitch Interface

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.363  | 49.473  | 49.363  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    112 (112)     |    -71     |    113 (113)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.258%
       (95.167% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:12:07, real = 0:05:28, mem = 35956.8M, totSessionCpu=1:44:57 **
Executing marking Critical Nets1
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Cache
**INFO: flowCheckPoint #35 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:12:08, real = 0:05:28, mem = 35956.9M, totSessionCpu=1:44:58 **
** INFO: Initializing Glitch Interface
**INFO: Skipping setup slack recovery as it is disabled
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
** INFO Cleaning up Glitch Interface
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=45749.88M, totSessionCpu=1:44:58).
**optDesign ... cpu = 0:12:08, real = 0:05:28, mem = 35956.7M, totSessionCpu=1:44:58 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #36 FinalSummary
<optDesign CMD> Restore Using all VT Cells
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:12:09, real = 0:05:29, mem = 35947.4M, totSessionCpu=1:44:59 **

Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (48 T). (MEM=36982.7)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 3571
AAE_INFO-618: Total number of nets in the design is 3573,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=37105.8 CPU=0:00:01.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=37105.8 CPU=0:00:01.2 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/.AAE_9pgdqT/.AAE_3611107/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 47677.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 47677.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (48 T). (MEM=36075.4)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 3571. 
Total number of fetched objects 3571
AAE_INFO-618: Total number of nets in the design is 3573,  8.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=36219 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=36219 CPU=0:00:00.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:04.4 real=0:00:02.0 totSessionCpu=1:45:07 mem=48486.0M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4
Using Power View: view_slow_mission.

Begin Power Analysis

             0V	    gnd
          0.72V	    vdd

Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=36399.91MB/47194.70MB/36847.60MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=36399.91MB/47194.70MB/36847.60MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=36400.09MB/47194.70MB/36847.60MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=36400.09MB/47194.70MB/36847.60MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Jun-11 00:35:55 (2025-Jun-11 04:35:55 GMT)
2025-Jun-11 00:35:55 (2025-Jun-11 04:35:55 GMT): 10%
2025-Jun-11 00:35:55 (2025-Jun-11 04:35:55 GMT): 20%
2025-Jun-11 00:35:55 (2025-Jun-11 04:35:55 GMT): 30%
2025-Jun-11 00:35:55 (2025-Jun-11 04:35:55 GMT): 40%
2025-Jun-11 00:35:55 (2025-Jun-11 04:35:55 GMT): 50%
2025-Jun-11 00:35:55 (2025-Jun-11 04:35:55 GMT): 60%
2025-Jun-11 00:35:55 (2025-Jun-11 04:35:55 GMT): 70%
2025-Jun-11 00:35:55 (2025-Jun-11 04:35:55 GMT): 80%
2025-Jun-11 00:35:55 (2025-Jun-11 04:35:55 GMT): 90%

Finished Levelizing
2025-Jun-11 00:35:55 (2025-Jun-11 04:35:55 GMT)

Starting Activity Propagation
2025-Jun-11 00:35:55 (2025-Jun-11 04:35:55 GMT)
2025-Jun-11 00:35:55 (2025-Jun-11 04:35:55 GMT): 10%
2025-Jun-11 00:35:55 (2025-Jun-11 04:35:55 GMT): 20%
2025-Jun-11 00:35:55 (2025-Jun-11 04:35:55 GMT): 30%

Finished Activity Propagation
2025-Jun-11 00:35:55 (2025-Jun-11 04:35:55 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=36400.17MB/47194.70MB/36847.60MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Jun-11 00:35:55 (2025-Jun-11 04:35:55 GMT)
2025-Jun-11 00:35:55 (2025-Jun-11 04:35:55 GMT): 10%
2025-Jun-11 00:35:55 (2025-Jun-11 04:35:55 GMT): 20%
2025-Jun-11 00:35:55 (2025-Jun-11 04:35:55 GMT): 30%
2025-Jun-11 00:35:55 (2025-Jun-11 04:35:55 GMT): 40%
2025-Jun-11 00:35:55 (2025-Jun-11 04:35:55 GMT): 50%
2025-Jun-11 00:35:55 (2025-Jun-11 04:35:55 GMT): 60%
2025-Jun-11 00:35:55 (2025-Jun-11 04:35:55 GMT): 70%
2025-Jun-11 00:35:55 (2025-Jun-11 04:35:55 GMT): 80%
2025-Jun-11 00:35:55 (2025-Jun-11 04:35:55 GMT): 90%

Finished Calculating power
2025-Jun-11 00:35:55 (2025-Jun-11 04:35:55 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=36452.16MB/47488.76MB/36847.60MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=36452.16MB/47488.76MB/36847.60MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=36452.16MB/47488.76MB/36847.60MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=36452.16MB/47488.76MB/36847.60MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=36452.16MB/47488.76MB/36847.60MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Jun-11 00:35:55 (2025-Jun-11 04:35:55 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: TOP

*

*	Power Domain used: 

*              Rail:        vdd      Voltage:       0.72 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/TOP_postRoute.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00750988 	    5.0884%
Total Switching Power:       0.00531803 	    3.6033%
Total Leakage Power:         0.13475995 	   91.3083%
Total Power:                 0.14758787
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.005007    0.000822     0.03487      0.0407       27.57
Macro                          1.591e-09           0   1.623e-10   1.753e-09   1.188e-06
IO                                     0           0           0           0           0
Physical-Only                          0           0      0.0018      0.0018       1.219
Combinational                   0.002503    0.004496     0.09809      0.1051       71.21
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                            0.00751    0.005318      0.1348      0.1476         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
vdd                      0.72    0.00751    0.005318      0.1348      0.1476         100
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=36452.83MB/47488.76MB/36847.60MB)


Output file is ./timingReports/TOP_postRoute.power.
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 
Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.363  | 49.473  | 49.363  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.051  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    112 (112)     |    -71     |    113 (113)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.258%
       (95.167% with Fillers)
------------------------------------------------------------------
Begin: Collecting metrics
 ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary    |    49.374 |   49.374 |           |        0 |       43.19 |            |              |                |               | 0:00:01  |       41897 |    0 |   0 |
| ccopt_pro          |           |          |           |          |             |            |              |                |               | 0:00:05  |      114541 |      |     |
| drv_eco_fixing     |    49.473 |   49.374 |         0 |        0 |       48.96 |       0.15 |         0.13 |           0.01 |          0.01 | 0:00:06  |       42006 |    0 |   0 |
| power_reclaiming   |    49.473 |   49.364 |         0 |        0 |       48.93 |       0.15 |         0.13 |           0.01 |          0.01 | 0:00:02  |       46979 |      |     |
| initial_summary_2  |    49.365 |   49.365 |           |        0 |       43.16 |            |              |                |               | 0:00:08  |       45277 |    0 |   0 |
| hold_fixing        |           |   49.365 |           |        0 |       48.95 |       0.15 |         0.13 |           0.01 |          0.01 | 0:00:02  |       45360 |      |     |
| harden_opt_fixing  |           |          |           |          |             |       0.15 |         0.13 |           0.01 |          0.01 | 0:00:03  |       45400 |      |     |
| route_type_fixing  |           |          |           |          |             |            |              |                |               | 0:00:00  |       45397 |      |     |
| pre_route_summary  |    49.365 |   49.365 |           |        0 |       43.18 |            |              |                |               | 0:00:01  |       45394 |    0 |   0 |
| eco_route          |           |          |           |          |             |            |              |                |               | 0:02:41  |       44845 |      |     |
| post_route_summary |    49.363 |   49.363 |           |        0 |       43.26 |            |              |                |               | 0:00:03  |       45748 |    0 |   0 |
| final_summary      |    49.473 |   49.363 |           |        0 |       43.26 |            |              |                |               | 0:00:09  |       45881 |    0 |   0 |
 ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:12:21, real = 0:05:39, mem = 36436.8M, totSessionCpu=1:45:11 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   route_opt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
WARNING   IMPCCOPT-2431        1  Found %u pin(s) with annotated transitio...
WARNING   NRAG-44              2  Track pitch is too small compared with l...
WARNING   NRDB-2085           94  The pin access was impeded near Instance...
WARNING   NRIG-34            100  Power/Ground pin %s of instance %s is no...
WARNING   NRIF-95             50  Option setNanoRouteMode -routeTopRouting...
*** Message Summary: 249 warning(s), 0 error(s)

*** route_opt_design #2 [finish] () : cpu/real = 0:15:59.2/0:08:26.7 (1.9), totSession cpu/real = 1:45:12.4/0:51:55.3 (2.0), mem = 45873.2M
<CMD> ecoRoute -fix_drc
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_end_iteration                                              50
setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_spread_wire                                     true
setNanoRouteMode -route_detail_search_and_repair                                          true
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
setNanoRouteMode -extract_design_signature                                                65979361
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  true
setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              2
setNanoRouteMode -route_antenna_diode_insertion                                           true
setNanoRouteMode -route_re_insert_filler_cell_list                                        {UDB116SVT24_FILL64 UDB116SVT24_FILL32 UDB116SVT24_FILL16 UDB116SVT24_FILL12 UDB116SVT24_FILL8 UDB116SVT24_FILL6 UDB116SVT24_FILL5 UDB116SVT24_FILL4 UDB116SVT24_FILL3 UDB116SVT24_FILL2 UDB116SVT24_FILL1}
setNanoRouteMode -route_re_insert_filler_cell_list_from_file                              false
setNanoRouteMode -route_si_effort                                                         high
setNanoRouteMode -route_strict_honor_route_rule                                           false
setNanoRouteMode -route_with_eco                                                          false
setNanoRouteMode -route_with_si_driven                                                    true
setNanoRouteMode -route_with_si_post_route_fix                                            false
setNanoRouteMode -route_with_timing_driven                                                true
setNanoRouteMode -timingEngine                                                            .timing_file_3611107.tif.gz
setDesignMode -bottomRoutingLayer                                                         M2
setDesignMode -powerEffort                                                                high
setDesignMode -process                                                                    22
setDesignMode -propagateActivity                                                          true

#% Begin detailRoute (date=06/11 00:36:01, mem=36282.5M)

detailRoute -fix_drc

#Start detailRoute on Wed Jun 11 00:36:01 2025
#
#WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
#WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2395_n1288 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2395_n1288 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2394_n1179 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2394_n1179 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2393_CS is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2393_CS is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRDR-122) Fix drc only. Post-routing optimization cannot be done.
#WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Using multithreading with 48 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Jun 11 00:36:01 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=2(M2), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 36322.15 (MB), peak = 38237.40 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 36326.58 (MB), peak = 38237.40 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 32 threads...
#Set layer M1 to be advanced pin access layer.
#6 out of 6438 (0.09%) instances are not legally placed.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1752 and Instance U1754. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1752 and Instance U1754. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1754 and Instance U1760. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1754 and Instance U1760. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1760 and Instance U1761. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1760 and Instance U1761. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1763 and Instance U1774. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1763 and Instance U1774. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1343 and Instance U1407. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1343 and Instance U1407. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1724 and Instance U1741. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1724 and Instance U1741. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1741 and Instance U1740. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1741 and Instance U1740. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1764 and Instance U1765. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1764 and Instance U1765. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1727 and Instance U1725. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1727 and Instance U1725. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1725 and Instance U1722. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1725 and Instance U1722. Inspect the area near the pin for obstacles.
#WARNING (EMS-27) Message (NRDB-2085) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#639 out of 6438(9.93%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#109 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.04 (MB)
#Total memory = 36326.61 (MB)
#Peak memory = 38237.40 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 36339.46 (MB), peak = 38237.40 (MB)
#start 1st fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 36341.79 (MB), peak = 38237.40 (MB)
#start 2nd fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 36346.17 (MB), peak = 38237.40 (MB)
#start 3rd fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 36346.37 (MB), peak = 38237.40 (MB)
#start 4th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 36345.95 (MB), peak = 38237.40 (MB)
#start 5th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 36345.40 (MB), peak = 38237.40 (MB)
#start 6th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 36345.51 (MB), peak = 38237.40 (MB)
#start 7th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 36345.66 (MB), peak = 38237.40 (MB)
#start 8th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 36345.90 (MB), peak = 38237.40 (MB)
#start 9th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 36345.95 (MB), peak = 38237.40 (MB)
#start 10th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 36346.14 (MB), peak = 38237.40 (MB)
#start 11th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 36346.26 (MB), peak = 38237.40 (MB)
#start 12th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 36346.27 (MB), peak = 38237.40 (MB)
#start 13th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 36345.71 (MB), peak = 38237.40 (MB)
#start 14th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 36345.92 (MB), peak = 38237.40 (MB)
#start 15th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 36345.93 (MB), peak = 38237.40 (MB)
#start 16th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 36346.16 (MB), peak = 38237.40 (MB)
#start 17th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 36346.02 (MB), peak = 38237.40 (MB)
#start 18th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 36346.22 (MB), peak = 38237.40 (MB)
#start 19th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 36346.43 (MB), peak = 38237.40 (MB)
#start 20th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 36346.34 (MB), peak = 38237.40 (MB)
#start 21th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 36346.38 (MB), peak = 38237.40 (MB)
#start 22th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 36346.61 (MB), peak = 38237.40 (MB)
#start 23th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 36346.89 (MB), peak = 38237.40 (MB)
#start 24th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 36347.11 (MB), peak = 38237.40 (MB)
#start 25th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 36347.13 (MB), peak = 38237.40 (MB)
#start 26th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 36347.29 (MB), peak = 38237.40 (MB)
#start 27th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 36347.50 (MB), peak = 38237.40 (MB)
#start 28th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 36347.59 (MB), peak = 38237.40 (MB)
#start 29th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 36347.71 (MB), peak = 38237.40 (MB)
#start 30th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 36348.26 (MB), peak = 38237.40 (MB)
#start 31th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 36348.35 (MB), peak = 38237.40 (MB)
#start 32th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 36348.38 (MB), peak = 38237.40 (MB)
#start 33th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 36348.49 (MB), peak = 38237.40 (MB)
#start 34th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 36348.70 (MB), peak = 38237.40 (MB)
#start 35th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 36348.79 (MB), peak = 38237.40 (MB)
#start 36th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 36348.89 (MB), peak = 38237.40 (MB)
#start 37th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 36350.45 (MB), peak = 38237.40 (MB)
#start 38th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 36350.55 (MB), peak = 38237.40 (MB)
#start 39th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 36350.70 (MB), peak = 38237.40 (MB)
#start 40th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 36351.02 (MB), peak = 38237.40 (MB)
#start 41th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 36351.28 (MB), peak = 38237.40 (MB)
#start 42th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 36351.53 (MB), peak = 38237.40 (MB)
#start 43th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 36351.82 (MB), peak = 38237.40 (MB)
#start 44th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 36351.81 (MB), peak = 38237.40 (MB)
#start 45th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 36352.02 (MB), peak = 38237.40 (MB)
#start 46th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 36352.04 (MB), peak = 38237.40 (MB)
#start 47th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 36352.14 (MB), peak = 38237.40 (MB)
#start 48th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 36352.32 (MB), peak = 38237.40 (MB)
#start 49th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 36352.49 (MB), peak = 38237.40 (MB)
#start 50th fixing drc iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   2|      5|
#  Totals |      3|   2|      5|
#---------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 36352.66 (MB), peak = 38237.40 (MB)
#Complete Detail Routing.
#Total wire length = 17042 um.
#Total half perimeter of net bounding box = 15468 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 756 um.
#Total wire length on LAYER C1 = 2679 um.
#Total wire length on LAYER C2 = 3999 um.
#Total wire length on LAYER C3 = 4163 um.
#Total wire length on LAYER C4 = 4282 um.
#Total wire length on LAYER C5 = 1118 um.
#Total wire length on LAYER JA = 45 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28216
#Total number of multi-cut vias = 14433 ( 51.2%)
#Total number of single cut vias = 13783 ( 48.8%)
#Up-Via Summary (total 28216):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1392 ( 94.2%)        85 (  5.8%)       1477
# M2              4871 ( 52.2%)      4452 ( 47.8%)       9323
# C1              3970 ( 47.2%)      4445 ( 52.8%)       8415
# C2              2449 ( 42.1%)      3362 ( 57.9%)       5811
# C3               865 ( 34.6%)      1636 ( 65.4%)       2501
# C4               232 ( 34.2%)       447 ( 65.8%)        679
# C5                 4 ( 40.0%)         6 ( 60.0%)         10
#-----------------------------------------------------------
#                13783 ( 48.8%)     14433 ( 51.2%)      28216 
#
#Total number of DRC violations = 5
#Cpu time = 00:02:34
#Elapsed time = 00:02:32
#Increased memory = 12.25 (MB)
#Total memory = 36330.14 (MB)
#Peak memory = 38237.40 (MB)
#
#detailRoute statistics:
#Cpu time = 00:02:36
#Elapsed time = 00:02:32
#Increased memory = -841.61 (MB)
#Total memory = 35440.85 (MB)
#Peak memory = 38237.40 (MB)
#Number of warnings = 56
#Total number of warnings = 1308
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Wed Jun 11 00:38:33 2025
#
#% End detailRoute (date=06/11 00:38:33, total cpu=0:02:36, real=0:02:32, peak res=36603.5M, current mem=35397.0M)
#
#  Scalability Statistics
#
#-------------------------+---------+-------------+------------+
#  ecoRoute               | cpu time| elapsed time| scalability|
#-------------------------+---------+-------------+------------+
#  Pre Callback           | 00:00:00|     00:00:00|         1.0|
#  Post Callback          | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
#  DB Import              | 00:00:01|     00:00:00|         1.0|
#  DB Export              | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
#  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
#  Data Preparation       | 00:00:01|     00:00:01|         1.0|
#  Detail Routing         | 00:02:33|     00:02:30|         1.0|
#  Entire Command         | 00:02:36|     00:02:33|         1.0|
#-------------------------+---------+-------------+------------+
#
<CMD> addFiller
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**Info: (IMPSP-2055): Transparent Filler Flow is OFF !

INFO: No filler could be restored

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL64 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL32 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL16 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL12 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL8 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL6 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL5 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL4 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL3 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL2 / prefix FILLER_incr).
*INFO:   Added 2094 filler insts (cell UDB116SVT24_FILL1 / prefix FILLER_incr).
*INFO: Total 2094 filler insts added - prefix FILLER_incr (CPU: 0:00:00.1).
For 2094 new insts, <CMD> setDesignMode -bottomRoutingLayer M1
<CMD> ecoRoute
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_end_iteration                                              50
setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_spread_wire                                     true
setNanoRouteMode -route_detail_search_and_repair                                          true
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
setNanoRouteMode -extract_design_signature                                                65979361
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  true
setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              2
setNanoRouteMode -route_antenna_diode_insertion                                           true
setNanoRouteMode -route_re_insert_filler_cell_list                                        {UDB116SVT24_FILL64 UDB116SVT24_FILL32 UDB116SVT24_FILL16 UDB116SVT24_FILL12 UDB116SVT24_FILL8 UDB116SVT24_FILL6 UDB116SVT24_FILL5 UDB116SVT24_FILL4 UDB116SVT24_FILL3 UDB116SVT24_FILL2 UDB116SVT24_FILL1}
setNanoRouteMode -route_re_insert_filler_cell_list_from_file                              false
setNanoRouteMode -route_si_effort                                                         high
setNanoRouteMode -route_strict_honor_route_rule                                           false
setNanoRouteMode -route_with_eco                                                          false
setNanoRouteMode -route_with_si_driven                                                    true
setNanoRouteMode -route_with_si_post_route_fix                                            false
setNanoRouteMode -route_with_timing_driven                                                true
setNanoRouteMode -timingEngine                                                            .timing_file_3611107.tif.gz
setDesignMode -bottomRoutingLayer                                                         M1
setDesignMode -powerEffort                                                                high
setDesignMode -process                                                                    22
setDesignMode -propagateActivity                                                          true

#% Begin globalDetailRoute (date=06/11 00:38:34, mem=35396.8M)

globalDetailRoute

#Start globalDetailRoute on Wed Jun 11 00:38:34 2025
#
#WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
#WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2395_n1288 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2395_n1288 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2394_n1179 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2394_n1179 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2393_CS is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2393_CS is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 3571.
#Total number of nets in the design = 3573.
#3571 routable nets have routed wires.
#No nets have been global routed.
#Using multithreading with 48 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Jun 11 00:38:35 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 2094/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(2094 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 35437.48 (MB), peak = 38237.40 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 35442.00 (MB), peak = 38237.40 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 32 threads...
#Set layer M1 to be advanced pin access layer.
#2100 out of 8532 (24.61%) instances are not legally placed.
#639 out of 8532(7.49%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#109 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.03 (MB)
#Total memory = 35441.96 (MB)
#Peak memory = 38237.40 (MB)
#WARNING (NRGR-8) Clock net clk bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net clk bottom preferred routing layer as 1.
#
#Finished routing data preparation on Wed Jun 11 00:38:36 2025
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 6.97 (MB)
#Total memory = 35441.96 (MB)
#Peak memory = 38237.40 (MB)
#
#
#Start global routing on Wed Jun 11 00:38:36 2025
#
#
#Start global routing initialization on Wed Jun 11 00:38:36 2025
#
#WARNING (NRGR-22) Design is already detail routed.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 8.83 (MB)
#Total memory = 35441.96 (MB)
#Peak memory = 38237.40 (MB)
#Using multithreading with 48 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 43.75% of the total area was rechecked for DRC, and 0.00% required routing.
#   number of violations = 4
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   1|      4|
#  Totals |      3|   1|      4|
#---------+-------+----+-------+
#
#2094 out of 8531 instances (24.5%) need to be verified(marked ipoed), dirty area = 7.4%.
#23.58% of the total area is being checked for drcs
#23.6% of the total area was checked
#   number of violations = 4
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | MinStp| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      3|   1|      4|
#  Totals |      3|   1|      4|
#---------+-------+----+-------+
#
#cpu time = 00:00:05, elapsed time = 00:00:02, memory = 35498.28 (MB), peak = 38237.40 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 35493.38 (MB), peak = 38237.40 (MB)
#Complete Detail Routing.
#Total wire length = 17042 um.
#Total half perimeter of net bounding box = 15468 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 756 um.
#Total wire length on LAYER C1 = 2679 um.
#Total wire length on LAYER C2 = 3999 um.
#Total wire length on LAYER C3 = 4163 um.
#Total wire length on LAYER C4 = 4282 um.
#Total wire length on LAYER C5 = 1118 um.
#Total wire length on LAYER JA = 45 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28216
#Total number of multi-cut vias = 14433 ( 51.2%)
#Total number of single cut vias = 13783 ( 48.8%)
#Up-Via Summary (total 28216):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1392 ( 94.2%)        85 (  5.8%)       1477
# M2              4871 ( 52.2%)      4452 ( 47.8%)       9323
# C1              3970 ( 47.2%)      4445 ( 52.8%)       8415
# C2              2449 ( 42.1%)      3362 ( 57.9%)       5811
# C3               865 ( 34.6%)      1636 ( 65.4%)       2501
# C4               232 ( 34.2%)       447 ( 65.8%)        679
# C5                 4 ( 40.0%)         6 ( 60.0%)         10
#-----------------------------------------------------------
#                13783 ( 48.8%)     14433 ( 51.2%)      28216 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:07
#Elapsed time = 00:00:03
#Increased memory = 24.98 (MB)
#Total memory = 35466.94 (MB)
#Peak memory = 38237.40 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 35462.07 (MB), peak = 38237.40 (MB)
#
#Total wire length = 17042 um.
#Total half perimeter of net bounding box = 15468 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 756 um.
#Total wire length on LAYER C1 = 2679 um.
#Total wire length on LAYER C2 = 3999 um.
#Total wire length on LAYER C3 = 4163 um.
#Total wire length on LAYER C4 = 4282 um.
#Total wire length on LAYER C5 = 1118 um.
#Total wire length on LAYER JA = 45 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28216
#Total number of multi-cut vias = 14433 ( 51.2%)
#Total number of single cut vias = 13783 ( 48.8%)
#Up-Via Summary (total 28216):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1392 ( 94.2%)        85 (  5.8%)       1477
# M2              4871 ( 52.2%)      4452 ( 47.8%)       9323
# C1              3970 ( 47.2%)      4445 ( 52.8%)       8415
# C2              2449 ( 42.1%)      3362 ( 57.9%)       5811
# C3               865 ( 34.6%)      1636 ( 65.4%)       2501
# C4               232 ( 34.2%)       447 ( 65.8%)        679
# C5                 4 ( 40.0%)         6 ( 60.0%)         10
#-----------------------------------------------------------
#                13783 ( 48.8%)     14433 ( 51.2%)      28216 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 17042 um.
#Total half perimeter of net bounding box = 15468 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 756 um.
#Total wire length on LAYER C1 = 2679 um.
#Total wire length on LAYER C2 = 3999 um.
#Total wire length on LAYER C3 = 4163 um.
#Total wire length on LAYER C4 = 4282 um.
#Total wire length on LAYER C5 = 1118 um.
#Total wire length on LAYER JA = 45 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28216
#Total number of multi-cut vias = 14433 ( 51.2%)
#Total number of single cut vias = 13783 ( 48.8%)
#Up-Via Summary (total 28216):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1392 ( 94.2%)        85 (  5.8%)       1477
# M2              4871 ( 52.2%)      4452 ( 47.8%)       9323
# C1              3970 ( 47.2%)      4445 ( 52.8%)       8415
# C2              2449 ( 42.1%)      3362 ( 57.9%)       5811
# C3               865 ( 34.6%)      1636 ( 65.4%)       2501
# C4               232 ( 34.2%)       447 ( 65.8%)        679
# C5                 4 ( 40.0%)         6 ( 60.0%)         10
#-----------------------------------------------------------
#                13783 ( 48.8%)     14433 ( 51.2%)      28216 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Post Route wire spreading..
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Jun 11 00:38:40 2025
#
#
#Start Post Route Wire Spread.
#Done with 11 horizontal wires in 3 hboxes and 13 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 17043 um.
#Total half perimeter of net bounding box = 15468 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 756 um.
#Total wire length on LAYER C1 = 2679 um.
#Total wire length on LAYER C2 = 3999 um.
#Total wire length on LAYER C3 = 4163 um.
#Total wire length on LAYER C4 = 4282 um.
#Total wire length on LAYER C5 = 1118 um.
#Total wire length on LAYER JA = 45 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28216
#Total number of multi-cut vias = 14433 ( 51.2%)
#Total number of single cut vias = 13783 ( 48.8%)
#Up-Via Summary (total 28216):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1392 ( 94.2%)        85 (  5.8%)       1477
# M2              4871 ( 52.2%)      4452 ( 47.8%)       9323
# C1              3970 ( 47.2%)      4445 ( 52.8%)       8415
# C2              2449 ( 42.1%)      3362 ( 57.9%)       5811
# C3               865 ( 34.6%)      1636 ( 65.4%)       2501
# C4               232 ( 34.2%)       447 ( 65.8%)        679
# C5                 4 ( 40.0%)         6 ( 60.0%)         10
#-----------------------------------------------------------
#                13783 ( 48.8%)     14433 ( 51.2%)      28216 
#
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 35460.90 (MB), peak = 38237.40 (MB)
#CELL_VIEW TOP,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 17043 um.
#Total half perimeter of net bounding box = 15468 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 756 um.
#Total wire length on LAYER C1 = 2679 um.
#Total wire length on LAYER C2 = 3999 um.
#Total wire length on LAYER C3 = 4163 um.
#Total wire length on LAYER C4 = 4282 um.
#Total wire length on LAYER C5 = 1118 um.
#Total wire length on LAYER JA = 45 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28216
#Total number of multi-cut vias = 14433 ( 51.2%)
#Total number of single cut vias = 13783 ( 48.8%)
#Up-Via Summary (total 28216):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1392 ( 94.2%)        85 (  5.8%)       1477
# M2              4871 ( 52.2%)      4452 ( 47.8%)       9323
# C1              3970 ( 47.2%)      4445 ( 52.8%)       8415
# C2              2449 ( 42.1%)      3362 ( 57.9%)       5811
# C3               865 ( 34.6%)      1636 ( 65.4%)       2501
# C4               232 ( 34.2%)       447 ( 65.8%)        679
# C5                 4 ( 40.0%)         6 ( 60.0%)         10
#-----------------------------------------------------------
#                13783 ( 48.8%)     14433 ( 51.2%)      28216 
#
#detailRoute Statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:04
#Increased memory = 18.43 (MB)
#Total memory = 35460.40 (MB)
#Peak memory = 38237.40 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:06
#Increased memory = 58.36 (MB)
#Total memory = 35455.14 (MB)
#Peak memory = 38237.40 (MB)
#Number of warnings = 46
#Total number of warnings = 1359
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Jun 11 00:38:41 2025
#
#% End globalDetailRoute (date=06/11 00:38:41, total cpu=0:00:12.8, real=0:00:07.0, peak res=35409.0M, current mem=35409.0M)
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  ecoRoute                  | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
#  DB Import                 | 00:00:01|     00:00:00|         1.0|
#  DB Export                 | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
#  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
#  Data Preparation          | 00:00:02|     00:00:02|         1.1|
#  Global Routing            | 00:00:00|     00:00:00|         1.0|
#  Track Assignment          | 00:00:00|     00:00:00|         1.0|
#  Detail Routing            | 00:00:07|     00:00:03|         2.2|
#  Antenna Fixing            | 00:00:02|     00:00:00|         1.0|
#  Post Route Wire Spreading | 00:00:01|     00:00:00|         1.0|
#  Entire Command            | 00:00:13|     00:00:07|         1.9|
#----------------------------+---------+-------------+------------+
#
<CMD> editDelete -regular_wire_with_drc
<CMD> ecoRoute
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_end_iteration                                              50
setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_spread_wire                                     true
setNanoRouteMode -route_detail_search_and_repair                                          true
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
setNanoRouteMode -extract_design_signature                                                65979361
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  true
setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              1
setNanoRouteMode -route_antenna_diode_insertion                                           true
setNanoRouteMode -route_re_insert_filler_cell_list                                        {UDB116SVT24_FILL64 UDB116SVT24_FILL32 UDB116SVT24_FILL16 UDB116SVT24_FILL12 UDB116SVT24_FILL8 UDB116SVT24_FILL6 UDB116SVT24_FILL5 UDB116SVT24_FILL4 UDB116SVT24_FILL3 UDB116SVT24_FILL2 UDB116SVT24_FILL1}
setNanoRouteMode -route_re_insert_filler_cell_list_from_file                              false
setNanoRouteMode -route_si_effort                                                         high
setNanoRouteMode -route_strict_honor_route_rule                                           false
setNanoRouteMode -route_with_eco                                                          false
setNanoRouteMode -route_with_si_driven                                                    true
setNanoRouteMode -route_with_si_post_route_fix                                            false
setNanoRouteMode -route_with_timing_driven                                                true
setNanoRouteMode -timingEngine                                                            .timing_file_3611107.tif.gz
setDesignMode -bottomRoutingLayer                                                         M1
setDesignMode -powerEffort                                                                high
setDesignMode -process                                                                    22
setDesignMode -propagateActivity                                                          true

#% Begin globalDetailRoute (date=06/11 00:38:41, mem=35409.0M)

globalDetailRoute

#Start globalDetailRoute on Wed Jun 11 00:38:41 2025
#
#WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
#WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2395_n1288 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2395_n1288 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2394_n1179 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2394_n1179 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2393_CS is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2393_CS is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 3571.
#Total number of nets in the design = 3573.
#3571 routable nets have routed wires.
#No nets have been global routed.
#Using multithreading with 48 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Jun 11 00:38:41 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 35450.54 (MB), peak = 38237.40 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 35455.05 (MB), peak = 38237.40 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 32 threads...
#Set layer M1 to be advanced pin access layer.
#2100 out of 8532 (24.61%) instances are not legally placed.
#639 out of 8532(7.49%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#109 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.05 (MB)
#Total memory = 35454.99 (MB)
#Peak memory = 38237.40 (MB)
#WARNING (NRGR-8) Clock net clk bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net clk bottom preferred routing layer as 1.
#
#Finished routing data preparation on Wed Jun 11 00:38:43 2025
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 7.46 (MB)
#Total memory = 35454.99 (MB)
#Peak memory = 38237.40 (MB)
#
#
#Start global routing on Wed Jun 11 00:38:43 2025
#
#
#Start global routing initialization on Wed Jun 11 00:38:43 2025
#
#WARNING (NRGR-22) Design is already detail routed.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 9.23 (MB)
#Total memory = 35454.99 (MB)
#Peak memory = 38237.40 (MB)
#Using multithreading with 48 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 35469.34 (MB), peak = 38237.40 (MB)
#Complete Detail Routing.
#Total wire length = 17043 um.
#Total half perimeter of net bounding box = 15468 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 756 um.
#Total wire length on LAYER C1 = 2679 um.
#Total wire length on LAYER C2 = 3999 um.
#Total wire length on LAYER C3 = 4163 um.
#Total wire length on LAYER C4 = 4282 um.
#Total wire length on LAYER C5 = 1118 um.
#Total wire length on LAYER JA = 45 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28216
#Total number of multi-cut vias = 14433 ( 51.2%)
#Total number of single cut vias = 13783 ( 48.8%)
#Up-Via Summary (total 28216):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1392 ( 94.2%)        85 (  5.8%)       1477
# M2              4871 ( 52.2%)      4452 ( 47.8%)       9323
# C1              3970 ( 47.2%)      4445 ( 52.8%)       8415
# C2              2449 ( 42.1%)      3362 ( 57.9%)       5811
# C3               865 ( 34.6%)      1636 ( 65.4%)       2501
# C4               232 ( 34.2%)       447 ( 65.8%)        679
# C5                 4 ( 40.0%)         6 ( 60.0%)         10
#-----------------------------------------------------------
#                13783 ( 48.8%)     14433 ( 51.2%)      28216 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.49 (MB)
#Total memory = 35455.48 (MB)
#Peak memory = 38237.40 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 35455.72 (MB), peak = 38237.40 (MB)
#
#Total wire length = 17043 um.
#Total half perimeter of net bounding box = 15468 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 756 um.
#Total wire length on LAYER C1 = 2679 um.
#Total wire length on LAYER C2 = 3999 um.
#Total wire length on LAYER C3 = 4163 um.
#Total wire length on LAYER C4 = 4282 um.
#Total wire length on LAYER C5 = 1118 um.
#Total wire length on LAYER JA = 45 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28216
#Total number of multi-cut vias = 14433 ( 51.2%)
#Total number of single cut vias = 13783 ( 48.8%)
#Up-Via Summary (total 28216):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1392 ( 94.2%)        85 (  5.8%)       1477
# M2              4871 ( 52.2%)      4452 ( 47.8%)       9323
# C1              3970 ( 47.2%)      4445 ( 52.8%)       8415
# C2              2449 ( 42.1%)      3362 ( 57.9%)       5811
# C3               865 ( 34.6%)      1636 ( 65.4%)       2501
# C4               232 ( 34.2%)       447 ( 65.8%)        679
# C5                 4 ( 40.0%)         6 ( 60.0%)         10
#-----------------------------------------------------------
#                13783 ( 48.8%)     14433 ( 51.2%)      28216 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 17043 um.
#Total half perimeter of net bounding box = 15468 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 756 um.
#Total wire length on LAYER C1 = 2679 um.
#Total wire length on LAYER C2 = 3999 um.
#Total wire length on LAYER C3 = 4163 um.
#Total wire length on LAYER C4 = 4282 um.
#Total wire length on LAYER C5 = 1118 um.
#Total wire length on LAYER JA = 45 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28216
#Total number of multi-cut vias = 14433 ( 51.2%)
#Total number of single cut vias = 13783 ( 48.8%)
#Up-Via Summary (total 28216):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1392 ( 94.2%)        85 (  5.8%)       1477
# M2              4871 ( 52.2%)      4452 ( 47.8%)       9323
# C1              3970 ( 47.2%)      4445 ( 52.8%)       8415
# C2              2449 ( 42.1%)      3362 ( 57.9%)       5811
# C3               865 ( 34.6%)      1636 ( 65.4%)       2501
# C4               232 ( 34.2%)       447 ( 65.8%)        679
# C5                 4 ( 40.0%)         6 ( 60.0%)         10
#-----------------------------------------------------------
#                13783 ( 48.8%)     14433 ( 51.2%)      28216 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Post Route wire spreading..
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Jun 11 00:38:44 2025
#
#
#Start Post Route Wire Spread.
#Done with 8 horizontal wires in 3 hboxes and 13 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 17043 um.
#Total half perimeter of net bounding box = 15468 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 756 um.
#Total wire length on LAYER C1 = 2679 um.
#Total wire length on LAYER C2 = 3999 um.
#Total wire length on LAYER C3 = 4163 um.
#Total wire length on LAYER C4 = 4282 um.
#Total wire length on LAYER C5 = 1118 um.
#Total wire length on LAYER JA = 45 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28216
#Total number of multi-cut vias = 14433 ( 51.2%)
#Total number of single cut vias = 13783 ( 48.8%)
#Up-Via Summary (total 28216):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1392 ( 94.2%)        85 (  5.8%)       1477
# M2              4871 ( 52.2%)      4452 ( 47.8%)       9323
# C1              3970 ( 47.2%)      4445 ( 52.8%)       8415
# C2              2449 ( 42.1%)      3362 ( 57.9%)       5811
# C3               865 ( 34.6%)      1636 ( 65.4%)       2501
# C4               232 ( 34.2%)       447 ( 65.8%)        679
# C5                 4 ( 40.0%)         6 ( 60.0%)         10
#-----------------------------------------------------------
#                13783 ( 48.8%)     14433 ( 51.2%)      28216 
#
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 35452.73 (MB), peak = 38237.40 (MB)
#CELL_VIEW TOP,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 17043 um.
#Total half perimeter of net bounding box = 15468 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 756 um.
#Total wire length on LAYER C1 = 2679 um.
#Total wire length on LAYER C2 = 3999 um.
#Total wire length on LAYER C3 = 4163 um.
#Total wire length on LAYER C4 = 4282 um.
#Total wire length on LAYER C5 = 1118 um.
#Total wire length on LAYER JA = 45 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 28216
#Total number of multi-cut vias = 14433 ( 51.2%)
#Total number of single cut vias = 13783 ( 48.8%)
#Up-Via Summary (total 28216):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1392 ( 94.2%)        85 (  5.8%)       1477
# M2              4871 ( 52.2%)      4452 ( 47.8%)       9323
# C1              3970 ( 47.2%)      4445 ( 52.8%)       8415
# C2              2449 ( 42.1%)      3362 ( 57.9%)       5811
# C3               865 ( 34.6%)      1636 ( 65.4%)       2501
# C4               232 ( 34.2%)       447 ( 65.8%)        679
# C5                 4 ( 40.0%)         6 ( 60.0%)         10
#-----------------------------------------------------------
#                13783 ( 48.8%)     14433 ( 51.2%)      28216 
#
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:01
#Increased memory = -2.26 (MB)
#Total memory = 35452.73 (MB)
#Peak memory = 38237.40 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:03
#Increased memory = 38.04 (MB)
#Total memory = 35447.05 (MB)
#Peak memory = 38237.40 (MB)
#Number of warnings = 46
#Total number of warnings = 1406
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Jun 11 00:38:44 2025
#
#% End globalDetailRoute (date=06/11 00:38:45, total cpu=0:00:06.8, real=0:00:04.0, peak res=35413.4M, current mem=35413.4M)
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  ecoRoute                  | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
#  DB Import                 | 00:00:01|     00:00:00|         1.0|
#  DB Export                 | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
#  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
#  Data Preparation          | 00:00:02|     00:00:01|         1.1|
#  Global Routing            | 00:00:00|     00:00:00|         1.0|
#  Track Assignment          | 00:00:00|     00:00:00|         1.0|
#  Detail Routing            | 00:00:00|     00:00:00|         1.0|
#  Antenna Fixing            | 00:00:02|     00:00:00|         1.0|
#  Post Route Wire Spreading | 00:00:01|     00:00:00|         1.0|
#  Entire Command            | 00:00:07|     00:00:04|         1.8|
#----------------------------+---------+-------------+------------+
#
<CMD> verify_connectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Jun 11 00:38:45 2025

Design Name: TOP
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (62.8720, 62.9600)
Error Limit = 1000; Warning Limit = 50
Check all nets
Use 48 pthreads

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Jun 11 00:38:45 2025
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.6  MEM: 0.000M)

<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 45167.3) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
 VERIFY_DRC: checking all layers except LB to LB ...
**WARN: (IMPVFG-1198):	The number of CPUs requested 48 is larger than that verify_drc used 4. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
 Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
  VERIFY DRC ...... Using new threading
 VERIFY DRC ...... Thread : 0 finished.
 VERIFY DRC ...... Thread : 3 finished.
 VERIFY DRC ...... Thread : 2 finished.
 VERIFY DRC ...... Thread : 1 finished.
 VERIFY_DRC: checking layers from LB to LB ...
**WARN: (IMPVFG-1198):	The number of CPUs requested 48 is larger than that verify_drc used 1. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
 Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU TIME: 0:00:01.6  ELAPSED TIME: 0:00:01.0  MEM: 256.1M) ***

<CMD> verify_antenna
 *** Starting Verify Antenna (MEM: 46191.0) ***

Report File: TOP.verify_antenna.rpt
  VERIFY Antenna ...... Starting Verification
  VERIFY Antenna ...... Using new threading
 VERIFY Antenna...... Thread : 7 finished.
 VERIFY Antenna...... Thread : 26 finished.
 VERIFY Antenna...... Thread : 41 finished.
 VERIFY Antenna...... Thread : 2 finished.
 VERIFY Antenna...... Thread : 46 finished.
 VERIFY Antenna...... Thread : 5 finished.
 VERIFY Antenna...... Thread : 4 finished.
 VERIFY Antenna...... Thread : 17 finished.
 VERIFY Antenna...... Thread : 21 finished.
 VERIFY Antenna...... Thread : 0 finished.
 VERIFY Antenna...... Thread : 33 finished.
 VERIFY Antenna...... Thread : 35 finished.
 VERIFY Antenna...... Thread : 11 finished.
 VERIFY Antenna...... Thread : 27 finished.
 VERIFY Antenna...... Thread : 1 finished.
 VERIFY Antenna...... Thread : 6 finished.
 VERIFY Antenna...... Thread : 32 finished.
 VERIFY Antenna...... Thread : 43 finished.
 VERIFY Antenna...... Thread : 40 finished.
 VERIFY Antenna...... Thread : 19 finished.
 VERIFY Antenna...... Thread : 28 finished.
 VERIFY Antenna...... Thread : 39 finished.
 VERIFY Antenna...... Thread : 8 finished.
 VERIFY Antenna...... Thread : 34 finished.
 VERIFY Antenna...... Thread : 14 finished.
 VERIFY Antenna...... Thread : 12 finished.
 VERIFY Antenna...... Thread : 9 finished.
 VERIFY Antenna...... Thread : 36 finished.
 VERIFY Antenna...... Thread : 37 finished.
 VERIFY Antenna...... Thread : 25 finished.
 VERIFY Antenna...... Thread : 18 finished.
 VERIFY Antenna...... Thread : 20 finished.
 VERIFY Antenna...... Thread : 38 finished.
 VERIFY Antenna...... Thread : 10 finished.
 VERIFY Antenna...... Thread : 22 finished.
 VERIFY Antenna...... Thread : 16 finished.
 VERIFY Antenna...... Thread : 31 finished.
 VERIFY Antenna...... Thread : 44 finished.
 VERIFY Antenna...... Thread : 47 finished.
 VERIFY Antenna...... Thread : 24 finished.
 VERIFY Antenna...... Thread : 42 finished.
 VERIFY Antenna...... Thread : 45 finished.
 VERIFY Antenna...... Thread : 3 finished.
 VERIFY Antenna...... Thread : 23 finished.
 VERIFY Antenna...... Thread : 13 finished.
 VERIFY Antenna...... Thread : 29 finished.
 VERIFY Antenna...... Thread : 30 finished.
 VERIFY Antenna...... Thread : 15 finished.
Verification Complete: 0 Violations
 *** End Verify Antenna (CPU: 0:00:00.8  ELAPSED TIME: 0.00  MEM: 0.0M) ***

******* DONE VERIFY ANTENNA ********
<CMD> verifyEndCap

******Begin verifyEndCap******
Enable neighbor cell of inner corner cells

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
For 0 new insts, *** Applied 0 GNC rules.
Found no problem.
******End verifyEndCap******
<CMD> verifyMetalDensity

******** Start: VERIFY DENSITY ********
**WARN: (IMPVMD-31):	Minimum window density for layer "M1" is missing. Using default value 20.0.
**WARN: (IMPVMD-32):	Maximum window density for layer "M1" is missing. Using default value 80.0.
**WARN: (IMPVMD-33):	Window size (width) for layer "M1" is missing. Using default value 100.
**WARN: (IMPVMD-34):	Window size (height) for layer "M1" is missing. Using default value 100.
**WARN: (IMPVMD-35):	Window step (horizontal) for layer "M1" is missing. Using default value 50.
**WARN: (IMPVMD-36):	Window step (vertical) for layer "M1" is missing. Using default value 50.
**WARN: (IMPVMD-42):	Area box width is less than window size for layer "M1".
**WARN: (IMPVMD-43):	Window size and window step are changed to area box width."M1".
**WARN: (IMPVMD-44):	Area box height is less than window size for layer "M1".
**WARN: (IMPVMD-45):	Window size and window step are changed to area box height."M1".
**WARN: (IMPVMD-31):	Minimum window density for layer "M2" is missing. Using default value 20.0.
**WARN: (IMPVMD-32):	Maximum window density for layer "M2" is missing. Using default value 80.0.
**WARN: (IMPVMD-33):	Window size (width) for layer "M2" is missing. Using default value 100.
**WARN: (IMPVMD-34):	Window size (height) for layer "M2" is missing. Using default value 100.
**WARN: (IMPVMD-35):	Window step (horizontal) for layer "M2" is missing. Using default value 50.
**WARN: (IMPVMD-36):	Window step (vertical) for layer "M2" is missing. Using default value 50.
**WARN: (IMPVMD-42):	Area box width is less than window size for layer "M2".
**WARN: (IMPVMD-43):	Window size and window step are changed to area box width."M2".
**WARN: (IMPVMD-44):	Area box height is less than window size for layer "M2".
**WARN: (IMPVMD-45):	Window size and window step are changed to area box height."M2".
**WARN: (IMPVMD-31):	Minimum window density for layer "C1" is missing. Using default value 20.0.
**WARN: (IMPVMD-32):	Maximum window density for layer "C1" is missing. Using default value 80.0.
**WARN: (IMPVMD-33):	Window size (width) for layer "C1" is missing. Using default value 100.
**WARN: (IMPVMD-34):	Window size (height) for layer "C1" is missing. Using default value 100.
**WARN: (IMPVMD-35):	Window step (horizontal) for layer "C1" is missing. Using default value 50.
**WARN: (IMPVMD-36):	Window step (vertical) for layer "C1" is missing. Using default value 50.
**WARN: (IMPVMD-42):	Area box width is less than window size for layer "C1".
**WARN: (IMPVMD-43):	Window size and window step are changed to area box width."C1".
**WARN: (IMPVMD-44):	Area box height is less than window size for layer "C1".
**WARN: (IMPVMD-45):	Window size and window step are changed to area box height."C1".
**WARN: (IMPVMD-31):	Minimum window density for layer "C2" is missing. Using default value 20.0.
**WARN: (IMPVMD-32):	Maximum window density for layer "C2" is missing. Using default value 80.0.
**WARN: (IMPVMD-33):	Window size (width) for layer "C2" is missing. Using default value 100.
**WARN: (IMPVMD-34):	Window size (height) for layer "C2" is missing. Using default value 100.
**WARN: (IMPVMD-35):	Window step (horizontal) for layer "C2" is missing. Using default value 50.
**WARN: (IMPVMD-36):	Window step (vertical) for layer "C2" is missing. Using default value 50.
**WARN: (IMPVMD-42):	Area box width is less than window size for layer "C2".
**WARN: (IMPVMD-43):	Window size and window step are changed to area box width."C2".
**WARN: (IMPVMD-44):	Area box height is less than window size for layer "C2".
**WARN: (IMPVMD-45):	Window size and window step are changed to area box height."C2".
**WARN: (IMPVMD-31):	Minimum window density for layer "C3" is missing. Using default value 20.0.
**WARN: (IMPVMD-32):	Maximum window density for layer "C3" is missing. Using default value 80.0.
**WARN: (IMPVMD-33):	Window size (width) for layer "C3" is missing. Using default value 100.
**WARN: (IMPVMD-34):	Window size (height) for layer "C3" is missing. Using default value 100.
**WARN: (IMPVMD-35):	Window step (horizontal) for layer "C3" is missing. Using default value 50.
**WARN: (IMPVMD-36):	Window step (vertical) for layer "C3" is missing. Using default value 50.
**WARN: (IMPVMD-42):	Area box width is less than window size for layer "C3".
**WARN: (IMPVMD-43):	Window size and window step are changed to area box width."C3".
**WARN: (IMPVMD-44):	Area box height is less than window size for layer "C3".
**WARN: (IMPVMD-45):	Window size and window step are changed to area box height."C3".
**WARN: (IMPVMD-31):	Minimum window density for layer "C4" is missing. Using default value 20.0.
**WARN: (IMPVMD-32):	Maximum window density for layer "C4" is missing. Using default value 80.0.
**WARN: (IMPVMD-33):	Window size (width) for layer "C4" is missing. Using default value 100.
**WARN: (IMPVMD-34):	Window size (height) for layer "C4" is missing. Using default value 100.
**WARN: (IMPVMD-35):	Window step (horizontal) for layer "C4" is missing. Using default value 50.
**WARN: (IMPVMD-36):	Window step (vertical) for layer "C4" is missing. Using default value 50.
**WARN: (IMPVMD-42):	Area box width is less than window size for layer "C4".
**WARN: (IMPVMD-43):	Window size and window step are changed to area box width."C4".
**WARN: (IMPVMD-44):	Area box height is less than window size for layer "C4".
**WARN: (IMPVMD-45):	Window size and window step are changed to area box height."C4".
**WARN: (IMPVMD-31):	Minimum window density for layer "C5" is missing. Using default value 20.0.
**WARN: (IMPVMD-32):	Maximum window density for layer "C5" is missing. Using default value 80.0.
**WARN: (IMPVMD-33):	Window size (width) for layer "C5" is missing. Using default value 100.
**WARN: (IMPVMD-34):	Window size (height) for layer "C5" is missing. Using default value 100.
**WARN: (IMPVMD-35):	Window step (horizontal) for layer "C5" is missing. Using default value 50.
**WARN: (IMPVMD-36):	Window step (vertical) for layer "C5" is missing. Using default value 50.
**WARN: (IMPVMD-42):	Area box width is less than window size for layer "C5".
**WARN: (IMPVMD-43):	Window size and window step are changed to area box width."C5".
**WARN: (IMPVMD-44):	Area box height is less than window size for layer "C5".
**WARN: (IMPVMD-45):	Window size and window step are changed to area box height."C5".
**WARN: (IMPVMD-31):	Minimum window density for layer "JA" is missing. Using default value 20.0.
**WARN: (IMPVMD-32):	Maximum window density for layer "JA" is missing. Using default value 80.0.
**WARN: (IMPVMD-33):	Window size (width) for layer "JA" is missing. Using default value 100.
**WARN: (IMPVMD-34):	Window size (height) for layer "JA" is missing. Using default value 100.
**WARN: (IMPVMD-35):	Window step (horizontal) for layer "JA" is missing. Using default value 50.
**WARN: (IMPVMD-36):	Window step (vertical) for layer "JA" is missing. Using default value 50.
**WARN: (IMPVMD-42):	Area box width is less than window size for layer "JA".
**WARN: (IMPVMD-43):	Window size and window step are changed to area box width."JA".
**WARN: (IMPVMD-44):	Area box height is less than window size for layer "JA".
**WARN: (IMPVMD-45):	Window size and window step are changed to area box height."JA".
**WARN: (IMPVMD-31):	Minimum window density for layer "QA" is missing. Using default value 20.0.
**WARN: (IMPVMD-32):	Maximum window density for layer "QA" is missing. Using default value 80.0.
**WARN: (IMPVMD-33):	Window size (width) for layer "QA" is missing. Using default value 100.
**WARN: (IMPVMD-34):	Window size (height) for layer "QA" is missing. Using default value 100.
**WARN: (IMPVMD-35):	Window step (horizontal) for layer "QA" is missing. Using default value 50.
**WARN: (IMPVMD-36):	Window step (vertical) for layer "QA" is missing. Using default value 50.
**WARN: (IMPVMD-42):	Area box width is less than window size for layer "QA".
**WARN: (IMPVMD-43):	Window size and window step are changed to area box width."QA".
**WARN: (IMPVMD-44):	Area box height is less than window size for layer "QA".
**WARN: (IMPVMD-45):	Window size and window step are changed to area box height."QA".
**WARN: (IMPVMD-31):	Minimum window density for layer "QB" is missing. Using default value 20.0.
**WARN: (IMPVMD-32):	Maximum window density for layer "QB" is missing. Using default value 80.0.
**WARN: (IMPVMD-33):	Window size (width) for layer "QB" is missing. Using default value 100.
**WARN: (IMPVMD-34):	Window size (height) for layer "QB" is missing. Using default value 100.
**WARN: (IMPVMD-35):	Window step (horizontal) for layer "QB" is missing. Using default value 50.
**WARN: (IMPVMD-36):	Window step (vertical) for layer "QB" is missing. Using default value 50.
**WARN: (IMPVMD-42):	Area box width is less than window size for layer "QB".
**WARN: (IMPVMD-43):	Window size and window step are changed to area box width."QB".
**WARN: (IMPVMD-44):	Area box height is less than window size for layer "QB".
**WARN: (IMPVMD-45):	Window size and window step are changed to area box height."QB".
**WARN: (IMPVMD-31):	Minimum window density for layer "LB" is missing. Using default value 20.0.
**WARN: (IMPVMD-32):	Maximum window density for layer "LB" is missing. Using default value 80.0.
**WARN: (IMPVMD-33):	Window size (width) for layer "LB" is missing. Using default value 100.
**WARN: (IMPVMD-34):	Window size (height) for layer "LB" is missing. Using default value 100.
**WARN: (IMPVMD-35):	Window step (horizontal) for layer "LB" is missing. Using default value 50.
**WARN: (IMPVMD-36):	Window step (vertical) for layer "LB" is missing. Using default value 50.
**WARN: (IMPVMD-42):	Area box width is less than window size for layer "LB".
**WARN: (IMPVMD-43):	Window size and window step are changed to area box width."LB".
**WARN: (IMPVMD-44):	Area box height is less than window size for layer "LB".
**WARN: (IMPVMD-45):	Window size and window step are changed to area box height."LB".
Multi-CPU acceleration using 48 CPU(s).
Density calculation ...... Slot :   0 of   1 Thread : 0


Densities of non-overlapping windows have been saved in FE DB.

A total of 10 density violation(s).
Windows < Min. Density = 10
Windows > Max. Density = 0
Windows < Min. Union. Density = 0
Windows > Max. Union. Density = 0

******** End: VERIFY DENSITY ********
VMD: elapsed time: 10.00
     (CPU Time: 0:00:10.0  MEM: 0.000M)

<CMD> timeDesign -postRoute -prefix postRoute_setup -outDir timingReports
*** timeDesign #9 [begin] () : totSession cpu/real = 1:48:22.8/0:54:52.0 (2.0), mem = 45166.4M

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
 Reset EOS DB
Ignoring AAE DB Resetting ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2395_n1288 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2395_n1288 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2394_n1179 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2394_n1179 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2393_CS is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2393_CS is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance DIODE_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance DIODE_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Jun 11 00:38:58 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 35450.57 (MB), peak = 38237.40 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Jun 11 00:38:58 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 35458.91 (MB), peak = 38237.40 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
#Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
#(i=11, n=11 2000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#C1 -> C1 (3)
#C2 -> C2 (4)
#C3 -> C3 (5)
#C4 -> C4 (6)
#C5 -> C5 (7)
#JA -> JA (8)
#QA -> QA (9)
#QB -> QB (10)
#LB -> LB (11)
#SADV-On
# Corner(s) : 
#rc_fast [25.00] 
#rc_slow [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 2124]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
#CCE Version read = IQuantus/TQuantus 22.1.1-s215
#number model r/c [2,2] [22,2124] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 35465.36 (MB), peak = 38237.40 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.08 (MB)
#Total memory = 35465.44 (MB)
#Peak memory = 38237.40 (MB)
#Using multithreading with 48 threads.
#begin processing metal fill model file
#end processing metal fill model file
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x3 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 4 hboxes with 48 threads on machine with  Xeon 2.40GHz 36608KB Cache 48CPU...
#Process 0 special clock nets for rc extraction
#Total 3571 nets were built. 6 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:06, elapsed time = 00:00:02 .
#   Increased memory =    24.23 (MB), total memory = 35489.38 (MB), peak memory = 38237.40 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_oQlCIu.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 35470.80 (MB), peak = 38237.40 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#RC Statistics: 10645 Res, 4892 Ground Cap, 2772 XCap (Edge to Edge)
#RC V/H edge ratio: 0.22, Avg V/H Edge Length: 1517.54 (3823), Avg L-Edge Length: 3645.10 (5811)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_oQlCIu.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 14226 nodes, 10655 edges, and 5718 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 35467.33 (MB), peak = 38237.40 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_oQlCIu.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 45942.012M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_oQlCIu.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell TOP has rcdb /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/nr3611107_oQlCIu.rcdb.d specified
Cell TOP, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:00.0 mem: 45942.012M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:09
#Elapsed time = 00:00:05
#Increased memory = 7.94 (MB)
#Total memory = 35466.85 (MB)
#Peak memory = 38237.40 (MB)
#
#6 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Design Signature (0)
#Finish Inst Signature in MT(5230300)
#Finish Net Signature in MT(64596107)
#Finish SNet Signature in MT (71293345)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 36608KB Cache 48CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.08/48, scale score = 0.02.
#    Increased memory =    -0.03 (MB), total memory = 35424.24 (MB), peak memory = 38237.40 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 35424.34 (MB), peak memory = 38237.40 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.44/48, scale score = 0.11.
#    Increased memory =     0.02 (MB), total memory = 35424.34 (MB), peak memory = 38237.40 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 35424.32 (MB), peak memory = 38237.40 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.00/48, scale score = 0.10.
#    Increased memory =    -0.05 (MB), total memory = 35424.27 (MB), peak memory = 38237.40 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.29/48, scale score = 0.05.
#    Increased memory =   -35.73 (MB), total memory = 35424.32 (MB), peak memory = 38237.40 (MB)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (48 T). (MEM=35268)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
AAE_INFO: 48 threads acquired from CTE.
Total number of fetched objects 3571
AAE_INFO-618: Total number of nets in the design is 3573,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=35579 CPU=0:00:01.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=35579 CPU=0:00:01.3 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/.AAE_9pgdqT/.AAE_3611107/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 47779.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 47779.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (48 T). (MEM=35871.3)
Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 3571. 
Total number of fetched objects 3571
AAE_INFO-618: Total number of nets in the design is 3573,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=35886.2 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=35886.2 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.5 real=0:00:02.0 totSessionCpu=1:48:39 mem=48186.1M)

** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.363  | 49.473  | 49.363  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    112 (112)     |    -71     |    113 (113)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.258%
       (100.000% with Fillers)
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 18.06 sec
Total Real time: 12.0 sec
Total Memory Usage: 45951.890625 Mbytes
Reset AAE Options
*** timeDesign #9 [finish] () : cpu/real = 0:00:18.1/0:00:12.1 (1.5), totSession cpu/real = 1:48:40.8/0:55:04.1 (2.0), mem = 45951.9M
<CMD> timeDesign -postRoute -hold -prefix postRoute_hold -outDir timingReports
*** timeDesign #10 [begin] () : totSession cpu/real = 1:48:40.8/0:55:04.1 (2.0), mem = 45951.9M

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start Design Signature (0)
#Finish Inst Signature in MT(5230300)
#Finish Net Signature in MT(64596107)
#Finish SNet Signature in MT (71293345)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 36608KB Cache 48CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.17/48, scale score = 0.02.
#    Increased memory =     0.02 (MB), total memory = 36039.25 (MB), peak memory = 38237.40 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 36039.29 (MB), peak memory = 38237.40 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.77/48, scale score = 0.08.
#    Increased memory =    -0.02 (MB), total memory = 36039.29 (MB), peak memory = 38237.40 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 36039.31 (MB), peak memory = 38237.40 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.38/48, scale score = 0.07.
#    Increased memory =    -0.07 (MB), total memory = 36039.24 (MB), peak memory = 38237.40 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.30/48, scale score = 0.05.
#    Increased memory =    -0.77 (MB), total memory = 36039.31 (MB), peak memory = 38237.40 (MB)
The design is extracted. Skipping TQuantus.

OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (48 T). (MEM=35537.2)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
AAE_INFO: 48 threads acquired from CTE.
Total number of fetched objects 3571
AAE_INFO-618: Total number of nets in the design is 3573,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=35825.6 CPU=0:00:01.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=35825.6 CPU=0:00:01.3 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/.AAE_9pgdqT/.AAE_3611107/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 48189.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 48189.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (48 T). (MEM=36154.6)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 3571. 
Total number of fetched objects 3571
AAE_INFO-618: Total number of nets in the design is 3573,  8.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=36258.2 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=36258.2 CPU=0:00:00.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:02.0 totSessionCpu=1:48:46 mem=48648.9M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.051  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

Density: 43.258%
       (100.000% with Fillers)
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 5.62 sec
Total Real time: 3.0 sec
Total Memory Usage: 45301.894531 Mbytes
Reset AAE Options
*** timeDesign #10 [finish] () : cpu/real = 0:00:05.6/0:00:02.9 (1.9), totSession cpu/real = 1:48:46.5/0:55:07.0 (2.0), mem = 45301.9M
<CMD> saveDesign signoff
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=06/11 00:39:12, mem=35286.9M)
% Begin Save ccopt configuration ... (date=06/11 00:39:12, mem=35286.9M)
% End Save ccopt configuration ... (date=06/11 00:39:13, total cpu=0:00:00.2, real=0:00:00.0, peak res=35286.9M, current mem=35286.8M)
% Begin Save netlist data ... (date=06/11 00:39:13, mem=35286.8M)
Writing Binary DB to signoff.dat/vbin/TOP.v.bin in multi-threaded mode...
% End Save netlist data ... (date=06/11 00:39:13, total cpu=0:00:00.3, real=0:00:00.0, peak res=35289.0M, current mem=35289.0M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file signoff.dat/TOP.route.congmap.gz ...
% Begin Save AAE data ... (date=06/11 00:39:13, mem=35289.7M)
Saving AAE Data ...
% End Save AAE data ... (date=06/11 00:39:13, total cpu=0:00:00.2, real=0:00:01.0, peak res=35289.7M, current mem=35288.8M)
Saving preference file signoff.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
*info - save blackBox cells to lef file signoff.dat/TOP.bbox.lef
Saving Drc markers ...
... 10 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Saving PG file signoff.dat/TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Wed Jun 11 00:39:15 2025)
Saving property file signoff.dat/TOP.prop
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=45380.4M) ***
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=45380.4M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=45380.4M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file signoff.dat/TOP.apa ...
#
Saving preRoute extracted patterns in file 'signoff.dat/TOP.techData.gz' ...
Saving preRoute extraction data in directory 'signoff.dat/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=06/11 00:39:16, mem=35475.9M)
% End Save power constraints data ... (date=06/11 00:39:16, total cpu=0:00:00.2, real=0:00:00.0, peak res=35475.9M, current mem=35475.9M)
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
Generated self-contained design signoff.dat
lib_fast lib_slow
rc_fast rc_slow
mode_mission
../../dc/TOP/report/con.sdc
#% End save design ... (date=06/11 00:39:17, total cpu=0:00:02.7, real=0:00:05.0, peak res=35475.9M, current mem=35475.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> write_sdf TOP_par.sdf -version 3.0 -min_view view_fast_mission -max_view view_slow_mission -collapse_internal_pins
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (48 T). (MEM=35418.9)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
Total number of fetched objects 3571
AAE_INFO-618: Total number of nets in the design is 3573,  100.0 percent of the nets selected for SI analysis
Total number of fetched objects 3571
AAE_INFO-618: Total number of nets in the design is 3573,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=36058 CPU=0:00:02.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=36058 CPU=0:00:02.5 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/.AAE_9pgdqT/.AAE_3611107/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 48047.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 48047.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (48 T). (MEM=36299.4)
Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 3571
AAE_INFO-618: Total number of nets in the design is 3573,  0.1 percent of the nets selected for SI analysis
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 3571. 
Total number of fetched objects 3571
AAE_INFO-618: Total number of nets in the design is 3573,  8.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=36518.7 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=36518.7 CPU=0:00:00.5 REAL=0:00:00.0)
<CMD> saveNetlist TOP_netlist_no_phys_inst.v -includePowerGround
Writing Netlist "TOP_netlist_no_phys_inst.v" ...
Warning (Quiet mode): There are 16604 pg terms not connected to  global special net.
**WARN: (IMPVL-505):	PG terms are not connected to global pg nets.
**WARN: (IMPVL-520):	P/G pin 'VPW_N' of instance 'DIODE_9' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (IMPVL-520):	P/G pin 'VNW_P' of instance 'DIODE_9' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (IMPVL-520):	P/G pin 'VPW_N' of instance 'DIODE_8' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (IMPVL-520):	P/G pin 'VNW_P' of instance 'DIODE_8' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (IMPVL-520):	P/G pin 'VPW_N' of instance 'DIODE_7' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (IMPVL-520):	P/G pin 'VNW_P' of instance 'DIODE_7' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (IMPVL-520):	P/G pin 'VPW_N' of instance 'FE_PHC2395_n1288' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (IMPVL-520):	P/G pin 'VNW_P' of instance 'FE_PHC2395_n1288' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (IMPVL-520):	P/G pin 'VPW_N' of instance 'FE_PHC2394_n1179' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (IMPVL-520):	P/G pin 'VNW_P' of instance 'FE_PHC2394_n1179' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (IMPVL-520):	P/G pin 'VPW_N' of instance 'FE_PHC2393_CS' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (IMPVL-520):	P/G pin 'VNW_P' of instance 'FE_PHC2393_CS' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (IMPVL-520):	P/G pin 'VPW_N' of instance 'DIODE_6' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (IMPVL-520):	P/G pin 'VNW_P' of instance 'DIODE_6' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (IMPVL-520):	P/G pin 'VPW_N' of instance 'DIODE_5' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (IMPVL-520):	P/G pin 'VNW_P' of instance 'DIODE_5' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (IMPVL-520):	P/G pin 'VPW_N' of instance 'DIODE_4' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (IMPVL-520):	P/G pin 'VNW_P' of instance 'DIODE_4' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (IMPVL-520):	P/G pin 'VPW_N' of instance 'DIODE_3' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (IMPVL-520):	P/G pin 'VNW_P' of instance 'DIODE_3' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (EMS-27):	Message (IMPVL-520) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Pwr name (vdd).
Gnd name (gnd).
1 Pwr names and 1 Gnd names.
<CMD> saveNetlist TOP_netlist_no_pwr.v
Writing Netlist "TOP_netlist_no_pwr.v" ...
<CMD> saveNetlist TOP_netlist.v -includePowerGround -includePhysicalInst
Writing Netlist "TOP_netlist.v" ...
Warning (Quiet mode): There are 16604 pg terms not connected to  global special net.
**WARN: (IMPVL-505):	PG terms are not connected to global pg nets.
**WARN: (IMPVL-520):	P/G pin 'VPW_N' of instance 'DIODE_9' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (IMPVL-520):	P/G pin 'VNW_P' of instance 'DIODE_9' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (IMPVL-520):	P/G pin 'VPW_N' of instance 'DIODE_8' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (IMPVL-520):	P/G pin 'VNW_P' of instance 'DIODE_8' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (IMPVL-520):	P/G pin 'VPW_N' of instance 'DIODE_7' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (IMPVL-520):	P/G pin 'VNW_P' of instance 'DIODE_7' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (IMPVL-520):	P/G pin 'VPW_N' of instance 'FE_PHC2395_n1288' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (IMPVL-520):	P/G pin 'VNW_P' of instance 'FE_PHC2395_n1288' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (IMPVL-520):	P/G pin 'VPW_N' of instance 'FE_PHC2394_n1179' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (IMPVL-520):	P/G pin 'VNW_P' of instance 'FE_PHC2394_n1179' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (IMPVL-520):	P/G pin 'VPW_N' of instance 'FE_PHC2393_CS' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (IMPVL-520):	P/G pin 'VNW_P' of instance 'FE_PHC2393_CS' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (IMPVL-520):	P/G pin 'VPW_N' of instance 'DIODE_6' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (IMPVL-520):	P/G pin 'VNW_P' of instance 'DIODE_6' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (IMPVL-520):	P/G pin 'VPW_N' of instance 'DIODE_5' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (IMPVL-520):	P/G pin 'VNW_P' of instance 'DIODE_5' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (IMPVL-520):	P/G pin 'VPW_N' of instance 'DIODE_4' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (IMPVL-520):	P/G pin 'VNW_P' of instance 'DIODE_4' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (IMPVL-520):	P/G pin 'VPW_N' of instance 'DIODE_3' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (IMPVL-520):	P/G pin 'VNW_P' of instance 'DIODE_3' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
Type 'man IMPVL-520' for more detail.
**WARN: (EMS-27):	Message (IMPVL-520) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Pwr name (vdd).
Gnd name (gnd).
1 Pwr names and 1 Gnd names.
<CMD> streamOut TOP.gds -mapFile /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_edi2gds_colored.layermap
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (EMS-27):	Message (IMPOGDS-1168) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Output for via structure generation total number 185
**WARN: (IMPOGDS-1171):	Structure name VIA01_BAR_H_10_20_0_37_V1_R_MASK_1_0_1 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
**WARN: (IMPOGDS-1171):	Structure name VIA01_BAR_V_20_20_20_20_V1_MASK_1_0_1 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
**WARN: (IMPOGDS-1171):	Structure name VIA01_BAR_V_0_30_20_20_V1_MASK_2_0_1 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
**WARN: (IMPOGDS-1171):	Structure name NR_VOLTAGE_SPACING_1980_VIA1_VxBAR_VH_VS_MASK_2_0_1 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
**WARN: (IMPOGDS-1171):	Structure name VIA01_BAR_V_0_30_0_30_V1_UN_MASK_2_0_1 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
**WARN: (IMPOGDS-1171):	Structure name VIA01_0_30_0_40_VV_V1_R_MASK_2_0_2 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
**WARN: (IMPOGDS-1171):	Structure name VIA01_0_30_0_35_VV_V1_R_MASK_1_0_2 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
**WARN: (IMPOGDS-1171):	Structure name VIA01_BAR_H_10_20_0_30_V1_LW_MASK_2_0_1 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
**WARN: (IMPOGDS-1171):	Structure name VIA01_BAR_H_10_20_0_30_V1_LE_MASK_2_0_1 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
**WARN: (IMPOGDS-1171):	Structure name VIA01_BAR_H_10_20_0_30_V1_LW_MASK_2_0_2 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
**WARN: (IMPOGDS-1171):	Structure name VIA01_10_20_0_30_VV_V1_MASK_2_0_1 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
**WARN: (IMPOGDS-1171):	Structure name VIA02_BAR_H_0_30_2_30_AY_MASK_1_0_0 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
**WARN: (IMPOGDS-1171):	Structure name VIA02_BAR_V_7_25_2_55_AY_R_MASK_1_0_0 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
**WARN: (IMPOGDS-1171):	Structure name VIA02_BAR_H_10_20_2_30_AY_MASK_2_0_0 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
**WARN: (IMPOGDS-1171):	Structure name VIA02_BAR_H_0_30_30_30_AY_MASK_1_0_0 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
**WARN: (IMPOGDS-1171):	Structure name VIA02_20_20_30_30_HV_2CUT_H_AY_R_MASK_2_0_0 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
**WARN: (IMPOGDS-1171):	Structure name VIA02_20_20_20_20_HV_2CUT_H_AY_R_MASK_2_0_0 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
**WARN: (IMPOGDS-1171):	Structure name VIA01_BAR_H_10_20_0_30_V1_LW_MASK_1_0_2 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
**WARN: (IMPOGDS-1171):	Structure name VIA01_0_30_0_35_VV_V1_R_MASK_2_0_2 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
**WARN: (IMPOGDS-1171):	Structure name VIA01_BAR_H_10_20_0_30_V1_LE_MASK_2_0_2 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
**WARN: (EMS-27):	Message (IMPOGDS-1171) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    62                           DIEAREA
    1019                           MIXVT
    676                       CLIB_MKR61
    513                        CLIB_MKR3
    690                       CLIB_MKR51
    651                        CLIB_MKR5
    675                       CLIB_MKR41
    141                               C5
    140                               C3
    187                               C1
    139                               QA
    39                                QB
    41                                C4
    197                               C2
    7                                 PC
    17                                M2
    153                               A4
    138                               A2
    213                               AY
    54                                JV
    55                                JW
    70                                VV
    33                                YS
    152                               A3
    188                               A1
    16                                V1
    14                                CA
    69                                LB
    15                                M1
    4349                              JA
    245                               CB
    511                        CLIB_MKR1
    514                        CLIB_MKR4


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                           8531

Ports/Pins                            33
    metal layer C1                    33

Nets                               44666
    metal layer M1                     6
    metal layer M2                  4172
    metal layer C1                 18306
    metal layer C2                 10116
    metal layer C3                  6439
    metal layer C4                  4806
    metal layer C5                   816
    metal layer JA                     5

    Via Instances                  28216

Special Nets                         314
    metal layer M1                   310
    metal layer M2                     4

    Via Instances                    212

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                7179
    metal layer M1                    22
    metal layer M2                  7106
    metal layer C1                    51


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> verify_connectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Jun 11 00:39:20 2025

Design Name: TOP
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (62.8720, 62.9600)
Error Limit = 1000; Warning Limit = 50
Check all nets
Use 48 pthreads

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Jun 11 00:39:20 2025
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.6  MEM: 24.000M)

<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 48222.1) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
 VERIFY_DRC: checking all layers except LB to LB ...
**WARN: (IMPVFG-1198):	The number of CPUs requested 48 is larger than that verify_drc used 4. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
 Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
  VERIFY DRC ...... Using new threading
 VERIFY DRC ...... Thread : 2 finished.
 VERIFY DRC ...... Thread : 3 finished.
 VERIFY DRC ...... Thread : 0 finished.
 VERIFY DRC ...... Thread : 1 finished.
 VERIFY_DRC: checking layers from LB to LB ...
**WARN: (IMPVFG-1198):	The number of CPUs requested 48 is larger than that verify_drc used 1. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
 Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU TIME: 0:00:01.6  ELAPSED TIME: 0:00:01.0  MEM: 256.1M) ***

<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 48477.8) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
 VERIFY_DRC: checking all layers except LB to LB ...
**WARN: (IMPVFG-1198):	The number of CPUs requested 48 is larger than that verify_drc used 4. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
 Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
  VERIFY DRC ...... Using new threading
 VERIFY DRC ...... Thread : 2 finished.
 VERIFY DRC ...... Thread : 3 finished.
 VERIFY DRC ...... Thread : 0 finished.
 VERIFY DRC ...... Thread : 1 finished.
 VERIFY_DRC: checking layers from LB to LB ...
**WARN: (IMPVFG-1198):	The number of CPUs requested 48 is larger than that verify_drc used 1. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
 Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU TIME: 0:00:01.6  ELAPSED TIME: 0:00:01.0  MEM: 0.0M) ***

<CMD> verify_connectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Jun 11 08:15:01 2025

Design Name: TOP
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (62.8720, 62.9600)
Error Limit = 1000; Warning Limit = 50
Check all nets
Use 48 pthreads

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Jun 11 08:15:02 2025
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.4  MEM: 0.000M)

invalid command name "verfy_antenna"
<CMD> verify_antenna
 *** Starting Verify Antenna (MEM: 48477.8) ***

Report File: TOP.verify_antenna.rpt
  VERIFY Antenna ...... Starting Verification
  VERIFY Antenna ...... Using new threading
 VERIFY Antenna...... Thread : 4 finished.
 VERIFY Antenna...... Thread : 10 finished.
 VERIFY Antenna...... Thread : 17 finished.
 VERIFY Antenna...... Thread : 24 finished.
 VERIFY Antenna...... Thread : 42 finished.
 VERIFY Antenna...... Thread : 23 finished.
 VERIFY Antenna...... Thread : 41 finished.
 VERIFY Antenna...... Thread : 2 finished.
 VERIFY Antenna...... Thread : 3 finished.
 VERIFY Antenna...... Thread : 19 finished.
 VERIFY Antenna...... Thread : 30 finished.
 VERIFY Antenna...... Thread : 37 finished.
 VERIFY Antenna...... Thread : 0 finished.
 VERIFY Antenna...... Thread : 5 finished.
 VERIFY Antenna...... Thread : 25 finished.
 VERIFY Antenna...... Thread : 33 finished.
 VERIFY Antenna...... Thread : 1 finished.
 VERIFY Antenna...... Thread : 14 finished.
 VERIFY Antenna...... Thread : 8 finished.
 VERIFY Antenna...... Thread : 20 finished.
 VERIFY Antenna...... Thread : 16 finished.
 VERIFY Antenna...... Thread : 9 finished.
 VERIFY Antenna...... Thread : 31 finished.
 VERIFY Antenna...... Thread : 34 finished.
 VERIFY Antenna...... Thread : 15 finished.
 VERIFY Antenna...... Thread : 43 finished.
 VERIFY Antenna...... Thread : 40 finished.
 VERIFY Antenna...... Thread : 44 finished.
 VERIFY Antenna...... Thread : 12 finished.
 VERIFY Antenna...... Thread : 13 finished.
 VERIFY Antenna...... Thread : 6 finished.
 VERIFY Antenna...... Thread : 28 finished.
 VERIFY Antenna...... Thread : 47 finished.
 VERIFY Antenna...... Thread : 27 finished.
 VERIFY Antenna...... Thread : 26 finished.
 VERIFY Antenna...... Thread : 35 finished.
 VERIFY Antenna...... Thread : 22 finished.
 VERIFY Antenna...... Thread : 18 finished.
 VERIFY Antenna...... Thread : 38 finished.
 VERIFY Antenna...... Thread : 21 finished.
 VERIFY Antenna...... Thread : 29 finished.
 VERIFY Antenna...... Thread : 46 finished.
 VERIFY Antenna...... Thread : 7 finished.
 VERIFY Antenna...... Thread : 11 finished.
 VERIFY Antenna...... Thread : 45 finished.
 VERIFY Antenna...... Thread : 39 finished.
 VERIFY Antenna...... Thread : 32 finished.
 VERIFY Antenna...... Thread : 36 finished.
Verification Complete: 0 Violations
 *** End Verify Antenna (CPU: 0:00:01.8  ELAPSED TIME: 0.00  MEM: 0.0M) ***

******* DONE VERIFY ANTENNA ********
<CMD> timeDesign -postRoute -hold
*** Time Design ... ***
*** timeDesign #11 [begin] () : totSession cpu/real = 1:51:24.9/8:31:28.8 (0.2), mem = 48477.8M

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start Design Signature (0)
#Finish Inst Signature in MT(5230300)
#Finish Net Signature in MT(64596107)
#Finish SNet Signature in MT (71293345)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 36608KB Cache 48CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.16/48, scale score = 0.02.
#    Increased memory =    -0.52 (MB), total memory = 36221.50 (MB), peak memory = 38237.40 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 36222.17 (MB), peak memory = 38237.40 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.49/48, scale score = 0.07.
#    Increased memory =     0.04 (MB), total memory = 36222.17 (MB), peak memory = 38237.40 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 36222.12 (MB), peak memory = 38237.40 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.19/48, scale score = 0.07.
#    Increased memory =    -0.11 (MB), total memory = 36222.01 (MB), peak memory = 38237.40 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.98/48, scale score = 0.04.
#    Increased memory =  -557.23 (MB), total memory = 36222.12 (MB), peak memory = 38237.40 (MB)
The design is extracted. Skipping TQuantus.

OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (48 T). (MEM=36508.3)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
AAE_INFO: 48 threads acquired from CTE.
Total number of fetched objects 3571
AAE_INFO-618: Total number of nets in the design is 3573,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=36747.8 CPU=0:00:01.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=36747.8 CPU=0:00:01.3 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/.AAE_9pgdqT/.AAE_3611107/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 48288.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 48288.0M)
Starting SI iteration 2
Start delay calculation (fullDC) (48 T). (MEM=37012.7)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 3571. 
Total number of fetched objects 3571
AAE_INFO-618: Total number of nets in the design is 3573,  8.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=37163.6 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=37163.6 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.8 real=0:00:02.0 totSessionCpu=1:51:30 mem=49037.0M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.051  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

Density: 43.258%
       (100.000% with Fillers)
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 5.4 sec
Total Real time: 3.0 sec
Total Memory Usage: 45718.980469 Mbytes
Reset AAE Options
*** timeDesign #11 [finish] () : cpu/real = 0:00:05.4/0:00:02.8 (1.9), totSession cpu/real = 1:51:30.3/8:31:31.6 (0.2), mem = 45719.0M
<CMD> timeDesign -postRoute -setup
*** Time Design ... ***
*** timeDesign #12 [begin] () : totSession cpu/real = 1:51:30.4/8:31:48.8 (0.2), mem = 45719.0M

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start Design Signature (0)
#Finish Inst Signature in MT(5230300)
#Finish Net Signature in MT(64596107)
#Finish SNet Signature in MT (71293345)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 36608KB Cache 48CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.18/48, scale score = 0.02.
#    Increased memory =    -0.03 (MB), total memory = 36127.73 (MB), peak memory = 38237.40 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 36127.79 (MB), peak memory = 38237.40 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.36/48, scale score = 0.07.
#    Increased memory =     0.07 (MB), total memory = 36127.79 (MB), peak memory = 38237.40 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 36127.71 (MB), peak memory = 38237.40 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.08/48, scale score = 0.06.
#    Increased memory =     0.05 (MB), total memory = 36127.76 (MB), peak memory = 38237.40 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.19/48, scale score = 0.05.
#    Increased memory =    -0.16 (MB), total memory = 36127.71 (MB), peak memory = 38237.40 (MB)
The design is extracted. Skipping TQuantus.
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (48 T). (MEM=36456.7)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
AAE_INFO: 48 threads acquired from CTE.
Total number of fetched objects 3571
AAE_INFO-618: Total number of nets in the design is 3573,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=36795.2 CPU=0:00:01.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=36795.2 CPU=0:00:01.3 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_3611107_linrack12.bioeelocal_ssokolovskiy_G85tUQ/.AAE_9pgdqT/.AAE_3611107/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 48470.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 48470.0M)
Starting SI iteration 2
Start delay calculation (fullDC) (48 T). (MEM=37093.6)
Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 3571. 
Total number of fetched objects 3571
AAE_INFO-618: Total number of nets in the design is 3573,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=37117 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=37117 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:02.0 totSessionCpu=1:51:35 mem=48876.3M)

** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.363  | 49.473  | 49.363  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   582   |   276   |   362   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    112 (112)     |    -71     |    113 (113)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.258%
       (100.000% with Fillers)
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 6.07 sec
Total Real time: 5.0 sec
Total Memory Usage: 46542.296875 Mbytes
Reset AAE Options
*** timeDesign #12 [finish] () : cpu/real = 0:00:06.1/0:00:04.6 (1.3), totSession cpu/real = 1:51:36.5/8:31:53.4 (0.2), mem = 46542.3M

*** Memory Usage v#2 (Current mem = 46542.297M, initial mem = 828.590M) ***
*** Message Summary: 46443 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=1:51:37, real=8:33:21, mem=46542.3M) ---
