Protel Design System Design Rule Check
PCB File : D:\ALTIUM_DO_AN_2\DO_AN_2\PCB2.PcbDoc
Date     : 11/14/2024
Time     : 9:38:43 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=8mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=80mil) (Preferred=20mil) (All)
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=7.992mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.459mil < 7.992mil) Between Arc (174mil,2129mil) on Top Overlay And Pad TP2-1(174mil,2129mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.459mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.459mil < 7.992mil) Between Arc (1837.052mil,918.569mil) on Top Overlay And Pad TP4-1(1837.052mil,918.569mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.459mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.459mil < 7.992mil) Between Arc (1975mil,979mil) on Top Overlay And Pad TP3-1(1975mil,979mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.459mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.459mil < 7.992mil) Between Arc (2115.07mil,918.569mil) on Top Overlay And Pad TP1-1(2115.07mil,918.569mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.459mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.535mil < 7.992mil) Between Arc (2821.079mil,1192mil) on Top Overlay And Pad Q4-1(2823mil,1153mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.535mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.535mil < 7.992mil) Between Arc (2821.079mil,1675mil) on Top Overlay And Pad Q5-1(2823mil,1636mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.535mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.535mil < 7.992mil) Between Arc (2821.079mil,2156mil) on Top Overlay And Pad Q6-1(2823mil,2117mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.535mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.535mil < 7.992mil) Between Arc (2821.079mil,716mil) on Top Overlay And Pad Q3-1(2823mil,677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.535mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.535mil < 7.992mil) Between Arc (534mil,320.079mil) on Top Overlay And Pad Q2-1(573mil,322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.535mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.223mil < 7.992mil) Between Arc (602.645mil,501.473mil) on Top Overlay And Pad U4-1(632.37mil,516.241mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.223mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.535mil < 7.992mil) Between Arc (803.55mil,248.124mil) on Top Overlay And Pad Q1-1(764.55mil,246.203mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.535mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C10-1(1179.594mil,2477.338mil) on Top Layer And Track (1152.594mil,2399.795mil)(1152.594mil,2498.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C10-1(1179.594mil,2477.338mil) on Top Layer And Track (1152.594mil,2498.008mil)(1207.153mil,2498.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C10-1(1179.594mil,2477.338mil) on Top Layer And Track (1207.153mil,2399.795mil)(1207.153mil,2498.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C10-2(1179.594mil,2420.252mil) on Top Layer And Track (1152.594mil,2399.795mil)(1152.594mil,2498.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad C10-2(1179.594mil,2420.252mil) on Top Layer And Track (1152.594mil,2399.795mil)(1207.153mil,2399.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C10-2(1179.594mil,2420.252mil) on Top Layer And Track (1207.153mil,2399.795mil)(1207.153mil,2498.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 7.992mil) Between Pad C1-1(860.205mil,2338.559mil) on Top Layer And Track (803.118mil,2320.843mil)(816.898mil,2320.843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 7.992mil) Between Pad C1-1(860.205mil,2338.559mil) on Top Layer And Track (903.512mil,2320.843mil)(917.291mil,2320.843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C11-1(1100.854mil,2477.338mil) on Top Layer And Track (1073.854mil,2399.795mil)(1073.854mil,2498.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C11-1(1100.854mil,2477.338mil) on Top Layer And Track (1073.854mil,2498.008mil)(1128.413mil,2498.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C11-1(1100.854mil,2477.338mil) on Top Layer And Track (1128.413mil,2399.795mil)(1128.413mil,2498.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C11-2(1100.854mil,2420.252mil) on Top Layer And Track (1073.854mil,2399.795mil)(1073.854mil,2498.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad C11-2(1100.854mil,2420.252mil) on Top Layer And Track (1073.854mil,2399.795mil)(1128.413mil,2399.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C11-2(1100.854mil,2420.252mil) on Top Layer And Track (1128.413mil,2399.795mil)(1128.413mil,2498.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 7.992mil) Between Pad C1-2(860.205mil,2480.291mil) on Top Layer And Track (771.622mil,2498.008mil)(816.898mil,2498.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 7.992mil) Between Pad C1-2(860.205mil,2480.291mil) on Top Layer And Track (903.512mil,2498.008mil)(948.787mil,2498.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C12-1(1259mil,2099.457mil) on Top Layer And Track (1231.441mil,2078.787mil)(1231.441mil,2177mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C12-1(1259mil,2099.457mil) on Top Layer And Track (1231.441mil,2078.787mil)(1286mil,2078.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C12-1(1259mil,2099.457mil) on Top Layer And Track (1286mil,2078.787mil)(1286mil,2177mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C12-2(1259mil,2156.543mil) on Top Layer And Track (1231.441mil,2078.787mil)(1231.441mil,2177mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad C12-2(1259mil,2156.543mil) on Top Layer And Track (1231.441mil,2177mil)(1286mil,2177mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C12-2(1259mil,2156.543mil) on Top Layer And Track (1286mil,2078.787mil)(1286mil,2177mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C13-1(1332mil,2099.457mil) on Top Layer And Track (1304.441mil,2078.787mil)(1304.441mil,2177mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C13-1(1332mil,2099.457mil) on Top Layer And Track (1304.441mil,2078.787mil)(1359mil,2078.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C13-1(1332mil,2099.457mil) on Top Layer And Track (1359mil,2078.787mil)(1359mil,2177mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C13-2(1332mil,2156.543mil) on Top Layer And Track (1304.441mil,2078.787mil)(1304.441mil,2177mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad C13-2(1332mil,2156.543mil) on Top Layer And Track (1304.441mil,2177mil)(1359mil,2177mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C13-2(1332mil,2156.543mil) on Top Layer And Track (1359mil,2078.787mil)(1359mil,2177mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C14-1(1022.113mil,2306.331mil) on Top Layer And Track (1049.672mil,2228.787mil)(1049.672mil,2327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C14-1(1022.113mil,2306.331mil) on Top Layer And Track (995.113mil,2228.787mil)(995.113mil,2327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C14-1(1022.113mil,2306.331mil) on Top Layer And Track (995.113mil,2327mil)(1049.672mil,2327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C14-2(1022.113mil,2249.244mil) on Top Layer And Track (1049.672mil,2228.787mil)(1049.672mil,2327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad C14-2(1022.113mil,2249.244mil) on Top Layer And Track (995.113mil,2228.787mil)(1049.672mil,2228.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C14-2(1022.113mil,2249.244mil) on Top Layer And Track (995.113mil,2228.787mil)(995.113mil,2327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C15-1(1745.093mil,1242.811mil) on Top Layer And Track (1718.093mil,1165.268mil)(1718.093mil,1263.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C15-1(1745.093mil,1242.811mil) on Top Layer And Track (1718.093mil,1263.48mil)(1772.652mil,1263.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C15-1(1745.093mil,1242.811mil) on Top Layer And Track (1772.652mil,1165.268mil)(1772.652mil,1263.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C15-2(1745.093mil,1185.724mil) on Top Layer And Track (1718.093mil,1165.268mil)(1718.093mil,1263.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad C15-2(1745.093mil,1185.724mil) on Top Layer And Track (1718.093mil,1165.268mil)(1772.652mil,1165.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C15-2(1745.093mil,1185.724mil) on Top Layer And Track (1772.652mil,1165.268mil)(1772.652mil,1263.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C16-1(2089.953mil,1219.189mil) on Top Layer And Track (2062.394mil,1198.52mil)(2062.394mil,1296.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C16-1(2089.953mil,1219.189mil) on Top Layer And Track (2062.394mil,1198.52mil)(2116.953mil,1198.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C16-1(2089.953mil,1219.189mil) on Top Layer And Track (2116.953mil,1198.52mil)(2116.953mil,1296.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C16-2(2089.953mil,1276.276mil) on Top Layer And Track (2062.394mil,1198.52mil)(2062.394mil,1296.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad C16-2(2089.953mil,1276.276mil) on Top Layer And Track (2062.394mil,1296.732mil)(2116.953mil,1296.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C16-2(2089.953mil,1276.276mil) on Top Layer And Track (2116.953mil,1198.52mil)(2116.953mil,1296.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C17-2(1869.574mil,1615.13mil) on Top Layer And Track (1842.574mil,1594.674mil)(1842.574mil,1692.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad C17-2(1869.574mil,1615.13mil) on Top Layer And Track (1842.574mil,1594.674mil)(1897.133mil,1594.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C17-2(1869.574mil,1615.13mil) on Top Layer And Track (1897.133mil,1594.674mil)(1897.133mil,1692.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C18-1(1067.784mil,1681.967mil) on Top Layer And Track (1040.784mil,1604.423mil)(1040.784mil,1702.636mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C18-1(1067.784mil,1681.967mil) on Top Layer And Track (1040.784mil,1702.636mil)(1095.343mil,1702.636mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C18-1(1067.784mil,1681.967mil) on Top Layer And Track (1095.343mil,1604.423mil)(1095.343mil,1702.636mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C18-2(1067.784mil,1624.88mil) on Top Layer And Track (1040.784mil,1604.423mil)(1040.784mil,1702.636mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad C18-2(1067.784mil,1624.88mil) on Top Layer And Track (1040.784mil,1604.423mil)(1095.343mil,1604.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C18-2(1067.784mil,1624.88mil) on Top Layer And Track (1095.343mil,1604.423mil)(1095.343mil,1702.636mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C19-1(1168.991mil,1681.967mil) on Top Layer And Track (1141.991mil,1604.423mil)(1141.991mil,1702.636mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C19-1(1168.991mil,1681.967mil) on Top Layer And Track (1141.991mil,1702.636mil)(1196.55mil,1702.636mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C19-1(1168.991mil,1681.967mil) on Top Layer And Track (1196.55mil,1604.423mil)(1196.55mil,1702.636mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C19-2(1168.991mil,1624.88mil) on Top Layer And Track (1141.991mil,1604.423mil)(1141.991mil,1702.636mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad C19-2(1168.991mil,1624.88mil) on Top Layer And Track (1141.991mil,1604.423mil)(1196.55mil,1604.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C19-2(1168.991mil,1624.88mil) on Top Layer And Track (1196.55mil,1604.423mil)(1196.55mil,1702.636mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C20-1(1452.51mil,1681.966mil) on Top Layer And Track (1425.51mil,1604.423mil)(1425.51mil,1702.636mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C20-1(1452.51mil,1681.966mil) on Top Layer And Track (1425.51mil,1702.636mil)(1480.069mil,1702.636mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C20-1(1452.51mil,1681.966mil) on Top Layer And Track (1480.069mil,1604.423mil)(1480.069mil,1702.636mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C20-2(1452.51mil,1624.88mil) on Top Layer And Track (1425.51mil,1604.423mil)(1425.51mil,1702.636mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad C20-2(1452.51mil,1624.88mil) on Top Layer And Track (1425.51mil,1604.423mil)(1480.069mil,1604.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C20-2(1452.51mil,1624.88mil) on Top Layer And Track (1480.069mil,1604.423mil)(1480.069mil,1702.636mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C2-1(1341mil,1868.362mil) on Top Layer And Track (1313.441mil,1847.693mil)(1313.441mil,1945.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C2-1(1341mil,1868.362mil) on Top Layer And Track (1313.441mil,1847.693mil)(1368mil,1847.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C2-1(1341mil,1868.362mil) on Top Layer And Track (1368mil,1847.693mil)(1368mil,1945.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C21-1(1553.717mil,1681.966mil) on Top Layer And Track (1526.717mil,1604.423mil)(1526.717mil,1702.636mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C21-1(1553.717mil,1681.966mil) on Top Layer And Track (1526.717mil,1702.636mil)(1581.276mil,1702.636mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C21-1(1553.717mil,1681.966mil) on Top Layer And Track (1581.276mil,1604.423mil)(1581.276mil,1702.636mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C21-2(1553.717mil,1624.88mil) on Top Layer And Track (1526.717mil,1604.423mil)(1526.717mil,1702.636mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad C21-2(1553.717mil,1624.88mil) on Top Layer And Track (1526.717mil,1604.423mil)(1581.276mil,1604.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C21-2(1553.717mil,1624.88mil) on Top Layer And Track (1581.276mil,1604.423mil)(1581.276mil,1702.636mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C2-2(1341mil,1925.449mil) on Top Layer And Track (1313.441mil,1847.693mil)(1313.441mil,1945.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad C2-2(1341mil,1925.449mil) on Top Layer And Track (1313.441mil,1945.906mil)(1368mil,1945.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C2-2(1341mil,1925.449mil) on Top Layer And Track (1368mil,1847.693mil)(1368mil,1945.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C22-1(1391mil,867.457mil) on Top Layer And Track (1363.441mil,846.787mil)(1363.441mil,945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C22-1(1391mil,867.457mil) on Top Layer And Track (1363.441mil,846.787mil)(1418mil,846.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C22-1(1391mil,867.457mil) on Top Layer And Track (1418mil,846.787mil)(1418mil,945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C22-2(1391mil,924.543mil) on Top Layer And Track (1363.441mil,846.787mil)(1363.441mil,945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad C22-2(1391mil,924.543mil) on Top Layer And Track (1363.441mil,945mil)(1418mil,945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C22-2(1391mil,924.543mil) on Top Layer And Track (1418mil,846.787mil)(1418mil,945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C23-1(1471mil,924.543mil) on Top Layer And Track (1444mil,847mil)(1444mil,945.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C23-1(1471mil,924.543mil) on Top Layer And Track (1444mil,945.213mil)(1498.559mil,945.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C23-1(1471mil,924.543mil) on Top Layer And Track (1498.559mil,847mil)(1498.559mil,945.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C23-2(1471mil,867.457mil) on Top Layer And Track (1444mil,847mil)(1444mil,945.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad C23-2(1471mil,867.457mil) on Top Layer And Track (1444mil,847mil)(1498.559mil,847mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C23-2(1471mil,867.457mil) on Top Layer And Track (1498.559mil,847mil)(1498.559mil,945.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C24-1(1711.79mil,921.101mil) on Top Layer And Track (1684.231mil,900.432mil)(1684.231mil,998.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C24-1(1711.79mil,921.101mil) on Top Layer And Track (1684.231mil,900.432mil)(1738.79mil,900.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C24-1(1711.79mil,921.101mil) on Top Layer And Track (1738.79mil,900.432mil)(1738.79mil,998.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C24-2(1711.79mil,978.187mil) on Top Layer And Track (1684.231mil,900.432mil)(1684.231mil,998.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad C24-2(1711.79mil,978.187mil) on Top Layer And Track (1684.231mil,998.644mil)(1738.79mil,998.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C24-2(1711.79mil,978.187mil) on Top Layer And Track (1738.79mil,900.432mil)(1738.79mil,998.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C25-1(1624.045mil,921.101mil) on Top Layer And Track (1596.486mil,900.432mil)(1596.486mil,998.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C25-1(1624.045mil,921.101mil) on Top Layer And Track (1596.486mil,900.432mil)(1651.045mil,900.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C25-1(1624.045mil,921.101mil) on Top Layer And Track (1651.045mil,900.432mil)(1651.045mil,998.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C25-2(1624.045mil,978.187mil) on Top Layer And Track (1596.486mil,900.432mil)(1596.486mil,998.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad C25-2(1624.045mil,978.187mil) on Top Layer And Track (1596.486mil,998.644mil)(1651.045mil,998.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C25-2(1624.045mil,978.187mil) on Top Layer And Track (1651.045mil,900.432mil)(1651.045mil,998.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C26-1(1012mil,867.101mil) on Top Layer And Track (1039mil,846.431mil)(1039mil,944.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C26-1(1012mil,867.101mil) on Top Layer And Track (984.441mil,846.431mil)(1039mil,846.431mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C26-1(1012mil,867.101mil) on Top Layer And Track (984.441mil,846.431mil)(984.441mil,944.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C26-2(1012mil,924.187mil) on Top Layer And Track (1039mil,846.431mil)(1039mil,944.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C26-2(1012mil,924.187mil) on Top Layer And Track (984.441mil,846.431mil)(984.441mil,944.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad C26-2(1012mil,924.187mil) on Top Layer And Track (984.441mil,944.644mil)(1039mil,944.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C27-1(926mil,867.101mil) on Top Layer And Track (898.441mil,846.431mil)(898.441mil,944.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C27-1(926mil,867.101mil) on Top Layer And Track (898.441mil,846.431mil)(953mil,846.431mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C27-1(926mil,867.101mil) on Top Layer And Track (953mil,846.431mil)(953mil,944.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C27-2(926mil,924.187mil) on Top Layer And Track (898.441mil,846.431mil)(898.441mil,944.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad C27-2(926mil,924.187mil) on Top Layer And Track (898.441mil,944.644mil)(953mil,944.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C27-2(926mil,924.187mil) on Top Layer And Track (953mil,846.431mil)(953mil,944.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C28-1(1653.979mil,1570.059mil) on Top Layer And Track (1626.979mil,1492.515mil)(1626.979mil,1590.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C28-1(1653.979mil,1570.059mil) on Top Layer And Track (1626.979mil,1590.728mil)(1681.538mil,1590.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C28-1(1653.979mil,1570.059mil) on Top Layer And Track (1681.538mil,1492.515mil)(1681.538mil,1590.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C28-2(1653.979mil,1512.972mil) on Top Layer And Track (1626.979mil,1492.515mil)(1626.979mil,1590.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad C28-2(1653.979mil,1512.972mil) on Top Layer And Track (1626.979mil,1492.515mil)(1681.538mil,1492.515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C28-2(1653.979mil,1512.972mil) on Top Layer And Track (1681.538mil,1492.515mil)(1681.538mil,1590.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C29-1(1747.458mil,1570.059mil) on Top Layer And Track (1720.458mil,1492.515mil)(1720.458mil,1590.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C29-1(1747.458mil,1570.059mil) on Top Layer And Track (1720.458mil,1590.728mil)(1775.018mil,1590.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C29-1(1747.458mil,1570.059mil) on Top Layer And Track (1775.018mil,1492.515mil)(1775.018mil,1590.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C29-2(1747.458mil,1512.972mil) on Top Layer And Track (1720.458mil,1492.515mil)(1720.458mil,1590.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad C29-2(1747.458mil,1512.972mil) on Top Layer And Track (1720.458mil,1492.515mil)(1775.018mil,1492.515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C29-2(1747.458mil,1512.972mil) on Top Layer And Track (1775.018mil,1492.515mil)(1775.018mil,1590.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C30-1(785.465mil,411.283mil) on Top Layer And Track (707.922mil,383.724mil)(806.134mil,383.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C30-1(785.465mil,411.283mil) on Top Layer And Track (707.922mil,438.283mil)(806.134mil,438.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C30-1(785.465mil,411.283mil) on Top Layer And Track (806.134mil,383.724mil)(806.134mil,438.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad C30-2(728.378mil,411.283mil) on Top Layer And Track (707.922mil,383.724mil)(707.922mil,438.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C30-2(728.378mil,411.283mil) on Top Layer And Track (707.922mil,383.724mil)(806.134mil,383.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C30-2(728.378mil,411.283mil) on Top Layer And Track (707.922mil,438.283mil)(806.134mil,438.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C3-1(1235mil,1925.236mil) on Top Layer And Track (1208mil,1847.693mil)(1208mil,1945.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C3-1(1235mil,1925.236mil) on Top Layer And Track (1208mil,1945.906mil)(1262.559mil,1945.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C3-1(1235mil,1925.236mil) on Top Layer And Track (1262.559mil,1847.693mil)(1262.559mil,1945.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C31-(2213.572mil,221.457mil) on Top Layer And Track (2186.013mil,200.787mil)(2186.013mil,299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C31-(2213.572mil,221.457mil) on Top Layer And Track (2186.013mil,200.787mil)(2240.572mil,200.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C31-(2213.572mil,221.457mil) on Top Layer And Track (2240.572mil,200.787mil)(2240.572mil,299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C31-2(2213.572mil,278.543mil) on Top Layer And Track (2186.013mil,200.787mil)(2186.013mil,299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad C31-2(2213.572mil,278.543mil) on Top Layer And Track (2186.013mil,299mil)(2240.572mil,299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C31-2(2213.572mil,278.543mil) on Top Layer And Track (2240.572mil,200.787mil)(2240.572mil,299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C3-2(1235mil,1868.15mil) on Top Layer And Track (1208mil,1847.693mil)(1208mil,1945.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad C3-2(1235mil,1868.15mil) on Top Layer And Track (1208mil,1847.693mil)(1262.559mil,1847.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C3-2(1235mil,1868.15mil) on Top Layer And Track (1262.559mil,1847.693mil)(1262.559mil,1945.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C32-1(2213.572mil,110.643mil) on Top Layer And Track (2186.572mil,131.312mil)(2241.131mil,131.312mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C32-1(2213.572mil,110.643mil) on Top Layer And Track (2186.572mil,33.1mil)(2186.572mil,131.312mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C32-1(2213.572mil,110.643mil) on Top Layer And Track (2241.131mil,33.1mil)(2241.131mil,131.312mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C32-2(2213.572mil,53.557mil) on Top Layer And Track (2186.572mil,33.1mil)(2186.572mil,131.312mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad C32-2(2213.572mil,53.557mil) on Top Layer And Track (2186.572mil,33.1mil)(2241.131mil,33.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C32-2(2213.572mil,53.557mil) on Top Layer And Track (2241.131mil,33.1mil)(2241.131mil,131.312mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C33-1(1184.539mil,591.315mil) on Top Layer And Track (1157.539mil,513.772mil)(1157.539mil,611.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C33-1(1184.539mil,591.315mil) on Top Layer And Track (1157.539mil,611.984mil)(1212.098mil,611.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C33-1(1184.539mil,591.315mil) on Top Layer And Track (1212.098mil,513.772mil)(1212.098mil,611.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C33-2(1184.539mil,534.229mil) on Top Layer And Track (1157.539mil,513.772mil)(1157.539mil,611.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad C33-2(1184.539mil,534.229mil) on Top Layer And Track (1157.539mil,513.772mil)(1212.098mil,513.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C33-2(1184.539mil,534.229mil) on Top Layer And Track (1212.098mil,513.772mil)(1212.098mil,611.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C34-1(1097.531mil,591.315mil) on Top Layer And Track (1070.531mil,513.772mil)(1070.531mil,611.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C34-1(1097.531mil,591.315mil) on Top Layer And Track (1070.531mil,611.984mil)(1125.09mil,611.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C34-1(1097.531mil,591.315mil) on Top Layer And Track (1125.09mil,513.772mil)(1125.09mil,611.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C34-2(1097.531mil,534.229mil) on Top Layer And Track (1070.531mil,513.772mil)(1070.531mil,611.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad C34-2(1097.531mil,534.229mil) on Top Layer And Track (1070.531mil,513.772mil)(1125.09mil,513.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C34-2(1097.531mil,534.229mil) on Top Layer And Track (1125.09mil,513.772mil)(1125.09mil,611.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C35-1(1290.561mil,285.763mil) on Top Layer And Track (1263.002mil,265.094mil)(1263.002mil,363.306mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C35-1(1290.561mil,285.763mil) on Top Layer And Track (1263.002mil,265.094mil)(1317.561mil,265.094mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C35-1(1290.561mil,285.763mil) on Top Layer And Track (1317.561mil,265.094mil)(1317.561mil,363.306mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C35-2(1290.561mil,342.849mil) on Top Layer And Track (1263.002mil,265.094mil)(1263.002mil,363.306mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad C35-2(1290.561mil,342.849mil) on Top Layer And Track (1263.002mil,363.306mil)(1317.561mil,363.306mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C35-2(1290.561mil,342.849mil) on Top Layer And Track (1317.561mil,265.094mil)(1317.561mil,363.306mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C36-1(947.001mil,349.743mil) on Top Layer And Track (920.001mil,272.2mil)(920.001mil,370.412mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C36-1(947.001mil,349.743mil) on Top Layer And Track (920.001mil,370.412mil)(974.56mil,370.412mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C36-1(947.001mil,349.743mil) on Top Layer And Track (974.56mil,272.2mil)(974.56mil,370.412mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C37-1(1283.614mil,534.441mil) on Top Layer And Track (1256.055mil,513.772mil)(1256.055mil,611.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C37-1(1283.614mil,534.441mil) on Top Layer And Track (1256.055mil,513.772mil)(1310.614mil,513.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C37-1(1283.614mil,534.441mil) on Top Layer And Track (1310.614mil,513.772mil)(1310.614mil,611.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C37-2(1283.614mil,591.528mil) on Top Layer And Track (1256.055mil,513.772mil)(1256.055mil,611.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad C37-2(1283.614mil,591.528mil) on Top Layer And Track (1256.055mil,611.984mil)(1310.614mil,611.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C37-2(1283.614mil,591.528mil) on Top Layer And Track (1310.614mil,513.772mil)(1310.614mil,611.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C38-1(817mil,145.543mil) on Top Layer And Track (790mil,166.213mil)(844.559mil,166.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C38-1(817mil,145.543mil) on Top Layer And Track (790mil,68mil)(790mil,166.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C38-1(817mil,145.543mil) on Top Layer And Track (844.559mil,68mil)(844.559mil,166.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C38-2(817mil,88.457mil) on Top Layer And Track (790mil,68mil)(790mil,166.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad C38-2(817mil,88.457mil) on Top Layer And Track (790mil,68mil)(844.559mil,68mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C38-2(817mil,88.457mil) on Top Layer And Track (844.559mil,68mil)(844.559mil,166.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C39-1(476.486mil,1935.569mil) on Top Layer And Track (448.927mil,1914.9mil)(448.927mil,2013.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C39-1(476.486mil,1935.569mil) on Top Layer And Track (448.927mil,1914.9mil)(503.486mil,1914.9mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C39-1(476.486mil,1935.569mil) on Top Layer And Track (503.486mil,1914.9mil)(503.486mil,2013.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C39-2(476.486mil,1992.656mil) on Top Layer And Track (448.927mil,1914.9mil)(448.927mil,2013.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad C39-2(476.486mil,1992.656mil) on Top Layer And Track (448.927mil,2013.112mil)(503.486mil,2013.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C39-2(476.486mil,1992.656mil) on Top Layer And Track (503.486mil,1914.9mil)(503.486mil,2013.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C40-1(476.486mil,1576.299mil) on Top Layer And Track (448.927mil,1555.63mil)(448.927mil,1653.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C40-1(476.486mil,1576.299mil) on Top Layer And Track (448.927mil,1555.63mil)(503.486mil,1555.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C40-1(476.486mil,1576.299mil) on Top Layer And Track (503.486mil,1555.63mil)(503.486mil,1653.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C40-2(476.486mil,1633.386mil) on Top Layer And Track (448.927mil,1555.63mil)(448.927mil,1653.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad C40-2(476.486mil,1633.386mil) on Top Layer And Track (448.927mil,1653.842mil)(503.486mil,1653.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C40-2(476.486mil,1633.386mil) on Top Layer And Track (503.486mil,1555.63mil)(503.486mil,1653.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C4-1(767.609mil,1925.236mil) on Top Layer And Track (740.609mil,1847.693mil)(740.609mil,1945.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C4-1(767.609mil,1925.236mil) on Top Layer And Track (740.609mil,1945.906mil)(795.168mil,1945.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C4-1(767.609mil,1925.236mil) on Top Layer And Track (795.168mil,1847.693mil)(795.168mil,1945.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C41-1(476.487mil,1217.029mil) on Top Layer And Track (448.928mil,1196.359mil)(448.928mil,1294.572mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C41-1(476.487mil,1217.029mil) on Top Layer And Track (448.928mil,1196.359mil)(503.487mil,1196.359mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C41-1(476.487mil,1217.029mil) on Top Layer And Track (503.487mil,1196.359mil)(503.487mil,1294.572mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C41-2(476.487mil,1274.115mil) on Top Layer And Track (448.928mil,1196.359mil)(448.928mil,1294.572mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad C41-2(476.487mil,1274.115mil) on Top Layer And Track (448.928mil,1294.572mil)(503.487mil,1294.572mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C41-2(476.487mil,1274.115mil) on Top Layer And Track (503.487mil,1196.359mil)(503.487mil,1294.572mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C4-2(767.609mil,1868.15mil) on Top Layer And Track (740.609mil,1847.693mil)(740.609mil,1945.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad C4-2(767.609mil,1868.15mil) on Top Layer And Track (740.609mil,1847.693mil)(795.168mil,1847.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C4-2(767.609mil,1868.15mil) on Top Layer And Track (795.168mil,1847.693mil)(795.168mil,1945.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C42-1(476.487mil,857.759mil) on Top Layer And Track (448.928mil,837.09mil)(448.928mil,935.302mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C42-1(476.487mil,857.759mil) on Top Layer And Track (448.928mil,837.09mil)(503.487mil,837.09mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C42-1(476.487mil,857.759mil) on Top Layer And Track (503.487mil,837.09mil)(503.487mil,935.302mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C42-2(476.487mil,914.845mil) on Top Layer And Track (448.928mil,837.09mil)(448.928mil,935.302mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad C42-2(476.487mil,914.845mil) on Top Layer And Track (448.928mil,935.302mil)(503.487mil,935.302mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C42-2(476.487mil,914.845mil) on Top Layer And Track (503.487mil,837.09mil)(503.487mil,935.302mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C5-1(679.609mil,1925.236mil) on Top Layer And Track (652.609mil,1847.693mil)(652.609mil,1945.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C5-1(679.609mil,1925.236mil) on Top Layer And Track (652.609mil,1945.906mil)(707.168mil,1945.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C5-1(679.609mil,1925.236mil) on Top Layer And Track (707.168mil,1847.693mil)(707.168mil,1945.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C5-2(679.609mil,1868.15mil) on Top Layer And Track (652.609mil,1847.693mil)(652.609mil,1945.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad C5-2(679.609mil,1868.15mil) on Top Layer And Track (652.609mil,1847.693mil)(707.168mil,1847.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C5-2(679.609mil,1868.15mil) on Top Layer And Track (707.168mil,1847.693mil)(707.168mil,1945.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C6-1(1343.579mil,2492.795mil) on Top Layer And Track (1322.909mil,2465.795mil)(1322.909mil,2520.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C6-1(1343.579mil,2492.795mil) on Top Layer And Track (1322.909mil,2465.795mil)(1421.122mil,2465.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C6-1(1343.579mil,2492.795mil) on Top Layer And Track (1322.909mil,2520.354mil)(1421.122mil,2520.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C6-2(1400.665mil,2492.795mil) on Top Layer And Track (1322.909mil,2465.795mil)(1421.122mil,2465.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C6-2(1400.665mil,2492.795mil) on Top Layer And Track (1322.909mil,2520.354mil)(1421.122mil,2520.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad C6-2(1400.665mil,2492.795mil) on Top Layer And Track (1421.122mil,2465.795mil)(1421.122mil,2520.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 7.992mil) Between Pad C7-1(1915mil,1986.251mil) on Top Layer And Track (1846.102mil,2007.904mil)(1871.693mil,2007.904mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 7.992mil) Between Pad C7-1(1915mil,1986.251mil) on Top Layer And Track (1958.307mil,2007.904mil)(1983.898mil,2007.904mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 7.992mil) Between Pad C7-2(1915mil,1813.022mil) on Top Layer And Track (1806.732mil,1791.369mil)(1871.693mil,1791.369mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 7.992mil) Between Pad C7-2(1915mil,1813.022mil) on Top Layer And Track (1958.307mil,1791.369mil)(2023.268mil,1791.369mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 7.992mil) Between Pad C8-1(1620.008mil,1986.251mil) on Top Layer And Track (1551.11mil,2007.904mil)(1576.701mil,2007.904mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 7.992mil) Between Pad C8-1(1620.008mil,1986.251mil) on Top Layer And Track (1663.315mil,2007.904mil)(1688.905mil,2007.904mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 7.992mil) Between Pad C8-2(1620.008mil,1813.022mil) on Top Layer And Track (1511.74mil,1791.369mil)(1576.701mil,1791.369mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 7.992mil) Between Pad C8-2(1620.008mil,1813.022mil) on Top Layer And Track (1663.315mil,1791.369mil)(1728.275mil,1791.369mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C9-1(1022.113mil,2477.338mil) on Top Layer And Track (1049.672mil,2399.795mil)(1049.672mil,2498.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C9-1(1022.113mil,2477.338mil) on Top Layer And Track (995.113mil,2399.795mil)(995.113mil,2498.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C9-1(1022.113mil,2477.338mil) on Top Layer And Track (995.113mil,2498.008mil)(1049.672mil,2498.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad C9-2(1022.113mil,2420.252mil) on Top Layer And Track (1049.672mil,2399.795mil)(1049.672mil,2498.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad C9-2(1022.113mil,2420.252mil) on Top Layer And Track (995.113mil,2399.795mil)(1049.672mil,2399.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad C9-2(1022.113mil,2420.252mil) on Top Layer And Track (995.113mil,2399.795mil)(995.113mil,2498.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 7.992mil) Between Pad F1-0(653.874mil,2496.74mil) on Top Layer And Track (575.874mil,2292.331mil)(575.874mil,2535.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.591mil < 7.992mil) Between Pad F1-0(653.874mil,2496.74mil) on Top Layer And Track (575.874mil,2535.331mil)(732.874mil,2535.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 7.992mil) Between Pad F1-0(653.874mil,2496.74mil) on Top Layer And Track (732.874mil,2292.331mil)(732.874mil,2535.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 7.992mil) Between Pad F1-1(653.874mil,2331.331mil) on Top Layer And Track (575.874mil,2292.331mil)(575.874mil,2535.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 7.992mil) Between Pad F1-1(653.874mil,2331.331mil) on Top Layer And Track (575.874mil,2292.331mil)(732.874mil,2292.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 7.992mil) Between Pad F1-1(653.874mil,2331.331mil) on Top Layer And Track (732.874mil,2292.331mil)(732.874mil,2535.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.403mil < 7.992mil) Between Pad J1-Shell(393.249mil,213.292mil) on Multi-Layer And Track (404.075mil,110.929mil)(404.075mil,164.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.403mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.403mil < 7.992mil) Between Pad J1-Shell(99.942mil,213.292mil) on Multi-Layer And Track (89.115mil,110.929mil)(89.115mil,164.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.403mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.992mil) Between Pad JDC1-1(489mil,2426mil) on Multi-Layer And Track (484mil,2246mil)(484mil,2576mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.992mil) Between Pad JDC1-3(389mil,2226mil) on Multi-Layer And Track (-61mil,2246mil)(484mil,2246mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.992mil) Between Pad L1-1(1915mil,2508mil) on Top Layer And Track (1718.15mil,2508mil)(1915mil,2508mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.992mil) Between Pad L1-1(1915mil,2508mil) on Top Layer And Track (1915mil,2508mil)(2111.85mil,2508mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7.992mil) Between Pad L1-2(1915mil,2130.047mil) on Top Layer And Track (1718.15mil,2130.047mil)(2111.85mil,2130.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.401mil < 7.992mil) Between Pad P2-2(3806.142mil,1024.798mil) on Multi-Layer And Track (3758.898mil,1048.027mil)(3758.898mil,1123.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.401mil < 7.992mil) Between Pad P2-2(3806.142mil,1024.798mil) on Multi-Layer And Track (3758.898mil,927.948mil)(3758.898mil,1001.57mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.199mil < 7.992mil) Between Pad P3-2(3806.142mil,1509.371mil) on Multi-Layer And Text "a" (3756mil,1433.124mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.199mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.401mil < 7.992mil) Between Pad P3-2(3806.142mil,1509.371mil) on Multi-Layer And Track (3758.898mil,1412.52mil)(3758.898mil,1486.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.401mil < 7.992mil) Between Pad P3-2(3806.142mil,1509.371mil) on Multi-Layer And Track (3758.898mil,1532.599mil)(3758.898mil,1607.796mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.401mil < 7.992mil) Between Pad P4-2(3807.339mil,1993.943mil) on Multi-Layer And Track (3760.095mil,1897.092mil)(3760.095mil,1970.715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.401mil < 7.992mil) Between Pad P4-2(3807.339mil,1993.943mil) on Multi-Layer And Track (3760.095mil,2017.171mil)(3760.095mil,2092.368mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.401mil < 7.992mil) Between Pad P5-2(3807.339mil,2478.515mil) on Multi-Layer And Track (3760.095mil,2381.665mil)(3760.095mil,2455.287mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.401mil < 7.992mil) Between Pad P5-2(3807.339mil,2478.515mil) on Multi-Layer And Track (3760.095mil,2501.744mil)(3760.095mil,2576.94mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.401mil < 7.992mil) Between Pad P6-2(3806.142mil,515.352mil) on Multi-Layer And Track (3758.898mil,418.502mil)(3758.898mil,492.124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.401mil < 7.992mil) Between Pad P6-2(3806.142mil,515.352mil) on Multi-Layer And Track (3758.898mil,538.581mil)(3758.898mil,613.778mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R10-1(1885mil,1088mil) on Top Layer And Track (1807.457mil,1060.441mil)(1905.669mil,1060.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R10-1(1885mil,1088mil) on Top Layer And Track (1807.457mil,1115mil)(1905.669mil,1115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R10-1(1885mil,1088mil) on Top Layer And Track (1905.669mil,1060.441mil)(1905.669mil,1115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad R10-2(1827.913mil,1088mil) on Top Layer And Track (1807.457mil,1060.441mil)(1807.457mil,1115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R10-2(1827.913mil,1088mil) on Top Layer And Track (1807.457mil,1060.441mil)(1905.669mil,1060.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R10-2(1827.913mil,1088mil) on Top Layer And Track (1807.457mil,1115mil)(1905.669mil,1115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R11-1(1101.531mil,923.975mil) on Top Layer And Track (1074.531mil,846.431mil)(1074.531mil,944.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R11-1(1101.531mil,923.975mil) on Top Layer And Track (1074.531mil,944.644mil)(1129.09mil,944.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R11-1(1101.531mil,923.975mil) on Top Layer And Track (1129.09mil,846.431mil)(1129.09mil,944.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R11-2(1101.531mil,866.888mil) on Top Layer And Track (1074.531mil,846.431mil)(1074.531mil,944.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad R11-2(1101.531mil,866.888mil) on Top Layer And Track (1074.531mil,846.431mil)(1129.09mil,846.431mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R11-2(1101.531mil,866.888mil) on Top Layer And Track (1129.09mil,846.431mil)(1129.09mil,944.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R12-1(1282.122mil,866.888mil) on Top Layer And Track (1254.563mil,846.219mil)(1254.563mil,944.431mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R12-1(1282.122mil,866.888mil) on Top Layer And Track (1254.563mil,846.219mil)(1309.122mil,846.219mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R12-1(1282.122mil,866.888mil) on Top Layer And Track (1309.122mil,846.219mil)(1309.122mil,944.431mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R12-2(1282.122mil,923.975mil) on Top Layer And Track (1254.563mil,846.219mil)(1254.563mil,944.431mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad R12-2(1282.122mil,923.975mil) on Top Layer And Track (1254.563mil,944.431mil)(1309.122mil,944.431mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R12-2(1282.122mil,923.975mil) on Top Layer And Track (1309.122mil,846.219mil)(1309.122mil,944.431mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R13-1(1191.903mil,867.284mil) on Top Layer And Track (1164.343mil,846.615mil)(1164.343mil,944.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R13-1(1191.903mil,867.284mil) on Top Layer And Track (1164.343mil,846.615mil)(1218.903mil,846.615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R13-2(1191.903mil,924.371mil) on Top Layer And Track (1164.343mil,846.615mil)(1164.343mil,944.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad R13-2(1191.903mil,924.371mil) on Top Layer And Track (1164.343mil,944.827mil)(1218.903mil,944.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R13-2(1191.903mil,924.371mil) on Top Layer And Track (1218.903mil,846.615mil)(1218.903mil,944.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R14-1(635.458mil,320.605mil) on Top Layer And Track (614.788mil,293.605mil)(614.788mil,348.164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R14-1(635.458mil,320.605mil) on Top Layer And Track (614.788mil,293.605mil)(713.001mil,293.605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R14-1(635.458mil,320.605mil) on Top Layer And Track (614.788mil,348.164mil)(713.001mil,348.164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R14-2(692.544mil,320.605mil) on Top Layer And Track (614.788mil,293.605mil)(713.001mil,293.605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R14-2(692.544mil,320.605mil) on Top Layer And Track (614.788mil,348.164mil)(713.001mil,348.164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad R14-2(692.544mil,320.605mil) on Top Layer And Track (713.001mil,293.605mil)(713.001mil,348.164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R15-1(691.987mil,246.203mil) on Top Layer And Track (614.444mil,218.644mil)(712.656mil,218.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R15-1(691.987mil,246.203mil) on Top Layer And Track (614.444mil,273.203mil)(712.656mil,273.203mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R15-1(691.987mil,246.203mil) on Top Layer And Track (712.656mil,218.644mil)(712.656mil,273.203mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad R15-2(634.9mil,246.203mil) on Top Layer And Track (614.444mil,218.644mil)(614.444mil,273.203mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R15-2(634.9mil,246.203mil) on Top Layer And Track (614.444mil,218.644mil)(712.656mil,218.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R15-2(634.9mil,246.203mil) on Top Layer And Track (614.444mil,273.203mil)(712.656mil,273.203mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R16-1(1290.561mil,86.457mil) on Top Layer And Track (1263.002mil,65.787mil)(1263.002mil,164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R16-1(1290.561mil,86.457mil) on Top Layer And Track (1263.002mil,65.787mil)(1317.561mil,65.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R16-1(1290.561mil,86.457mil) on Top Layer And Track (1317.561mil,65.787mil)(1317.561mil,164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad R16-2(1290.561mil,143.543mil) on Top Layer And Track (1263.002mil,164mil)(1317.561mil,164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R16-2(1290.561mil,143.543mil) on Top Layer And Track (1263.002mil,65.787mil)(1263.002mil,164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R16-2(1290.561mil,143.543mil) on Top Layer And Track (1317.561mil,65.787mil)(1317.561mil,164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R17-1(920.444mil,88.669mil) on Top Layer And Track (892.885mil,68mil)(892.885mil,166.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R17-1(920.444mil,88.669mil) on Top Layer And Track (892.885mil,68mil)(947.444mil,68mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R17-1(920.444mil,88.669mil) on Top Layer And Track (947.444mil,68mil)(947.444mil,166.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad R17-2(920.444mil,145.756mil) on Top Layer And Track (892.885mil,166.213mil)(947.444mil,166.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R17-2(920.444mil,145.756mil) on Top Layer And Track (892.885mil,68mil)(892.885mil,166.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R17-2(920.444mil,145.756mil) on Top Layer And Track (947.444mil,68mil)(947.444mil,166.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R18-1(2387mil,802.543mil) on Top Layer And Track (2360mil,725mil)(2360mil,823.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R18-1(2387mil,802.543mil) on Top Layer And Track (2360mil,823.213mil)(2414.559mil,823.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R18-1(2387mil,802.543mil) on Top Layer And Track (2414.559mil,725mil)(2414.559mil,823.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R18-2(2387mil,745.457mil) on Top Layer And Track (2360mil,725mil)(2360mil,823.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad R18-2(2387mil,745.457mil) on Top Layer And Track (2360mil,725mil)(2414.559mil,725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R18-2(2387mil,745.457mil) on Top Layer And Track (2414.559mil,725mil)(2414.559mil,823.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R19-1(2631.782mil,754.543mil) on Top Layer And Track (2604.782mil,677mil)(2604.782mil,775.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R19-1(2631.782mil,754.543mil) on Top Layer And Track (2604.782mil,775.213mil)(2659.341mil,775.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R19-1(2631.782mil,754.543mil) on Top Layer And Track (2659.341mil,677mil)(2659.341mil,775.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R19-2(2631.782mil,697.457mil) on Top Layer And Track (2604.782mil,677mil)(2604.782mil,775.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad R19-2(2631.782mil,697.457mil) on Top Layer And Track (2604.782mil,677mil)(2659.341mil,677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R19-2(2631.782mil,697.457mil) on Top Layer And Track (2659.341mil,677mil)(2659.341mil,775.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R20-1(2282.782mil,1173.563mil) on Top Layer And Track (2255.223mil,1152.894mil)(2255.223mil,1251.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R20-1(2282.782mil,1173.563mil) on Top Layer And Track (2255.223mil,1152.894mil)(2309.782mil,1152.894mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R20-1(2282.782mil,1173.563mil) on Top Layer And Track (2309.782mil,1152.894mil)(2309.782mil,1251.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R20-2(2282.782mil,1230.65mil) on Top Layer And Track (2255.223mil,1152.894mil)(2255.223mil,1251.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad R20-2(2282.782mil,1230.65mil) on Top Layer And Track (2255.223mil,1251.106mil)(2309.782mil,1251.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R20-2(2282.782mil,1230.65mil) on Top Layer And Track (2309.782mil,1152.894mil)(2309.782mil,1251.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R2-1(590mil,1925.236mil) on Top Layer And Track (563mil,1847.693mil)(563mil,1945.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R2-1(590mil,1925.236mil) on Top Layer And Track (563mil,1945.906mil)(617.559mil,1945.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R2-1(590mil,1925.236mil) on Top Layer And Track (617.559mil,1847.693mil)(617.559mil,1945.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R21-1(2631.782mil,1230.437mil) on Top Layer And Track (2604.782mil,1152.894mil)(2604.782mil,1251.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R21-1(2631.782mil,1230.437mil) on Top Layer And Track (2604.782mil,1251.106mil)(2659.341mil,1251.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R21-1(2631.782mil,1230.437mil) on Top Layer And Track (2659.341mil,1152.894mil)(2659.341mil,1251.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R21-2(2631.782mil,1173.35mil) on Top Layer And Track (2604.782mil,1152.894mil)(2604.782mil,1251.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad R21-2(2631.782mil,1173.35mil) on Top Layer And Track (2604.782mil,1152.894mil)(2659.341mil,1152.894mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R21-2(2631.782mil,1173.35mil) on Top Layer And Track (2659.341mil,1152.894mil)(2659.341mil,1251.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R2-2(590mil,1868.15mil) on Top Layer And Track (563mil,1847.693mil)(563mil,1945.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad R2-2(590mil,1868.15mil) on Top Layer And Track (563mil,1847.693mil)(617.559mil,1847.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R2-2(590mil,1868.15mil) on Top Layer And Track (617.559mil,1847.693mil)(617.559mil,1945.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R22-1(2282.782mil,1656.563mil) on Top Layer And Track (2255.223mil,1635.894mil)(2255.223mil,1734.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R22-1(2282.782mil,1656.563mil) on Top Layer And Track (2255.223mil,1635.894mil)(2309.782mil,1635.894mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R22-1(2282.782mil,1656.563mil) on Top Layer And Track (2309.782mil,1635.894mil)(2309.782mil,1734.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R22-2(2282.782mil,1713.65mil) on Top Layer And Track (2255.223mil,1635.894mil)(2255.223mil,1734.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad R22-2(2282.782mil,1713.65mil) on Top Layer And Track (2255.223mil,1734.106mil)(2309.782mil,1734.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R22-2(2282.782mil,1713.65mil) on Top Layer And Track (2309.782mil,1635.894mil)(2309.782mil,1734.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R23-1(2631.782mil,1713.437mil) on Top Layer And Track (2604.782mil,1635.894mil)(2604.782mil,1734.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R23-1(2631.782mil,1713.437mil) on Top Layer And Track (2604.782mil,1734.106mil)(2659.341mil,1734.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R23-1(2631.782mil,1713.437mil) on Top Layer And Track (2659.341mil,1635.894mil)(2659.341mil,1734.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R23-2(2631.782mil,1656.35mil) on Top Layer And Track (2604.782mil,1635.894mil)(2604.782mil,1734.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad R23-2(2631.782mil,1656.35mil) on Top Layer And Track (2604.782mil,1635.894mil)(2659.341mil,1635.894mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R23-2(2631.782mil,1656.35mil) on Top Layer And Track (2659.341mil,1635.894mil)(2659.341mil,1734.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R24-1(2282.782mil,2137.563mil) on Top Layer And Track (2255.223mil,2116.894mil)(2255.223mil,2215.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R24-1(2282.782mil,2137.563mil) on Top Layer And Track (2255.223mil,2116.894mil)(2309.782mil,2116.894mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R24-1(2282.782mil,2137.563mil) on Top Layer And Track (2309.782mil,2116.894mil)(2309.782mil,2215.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R24-2(2282.782mil,2194.65mil) on Top Layer And Track (2255.223mil,2116.894mil)(2255.223mil,2215.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad R24-2(2282.782mil,2194.65mil) on Top Layer And Track (2255.223mil,2215.106mil)(2309.782mil,2215.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R24-2(2282.782mil,2194.65mil) on Top Layer And Track (2309.782mil,2116.894mil)(2309.782mil,2215.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R25-1(2631.782mil,2194.437mil) on Top Layer And Track (2604.782mil,2116.894mil)(2604.782mil,2215.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R25-1(2631.782mil,2194.437mil) on Top Layer And Track (2604.782mil,2215.106mil)(2659.341mil,2215.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R25-1(2631.782mil,2194.437mil) on Top Layer And Track (2659.341mil,2116.894mil)(2659.341mil,2215.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R25-2(2631.782mil,2137.35mil) on Top Layer And Track (2604.782mil,2116.894mil)(2604.782mil,2215.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad R25-2(2631.782mil,2137.35mil) on Top Layer And Track (2604.782mil,2116.894mil)(2659.341mil,2116.894mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R25-2(2631.782mil,2137.35mil) on Top Layer And Track (2659.341mil,2116.894mil)(2659.341mil,2215.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R26-1(476.486mil,1784.782mil) on Top Layer And Track (448.927mil,1764.113mil)(448.927mil,1862.325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R26-1(476.486mil,1784.782mil) on Top Layer And Track (448.927mil,1764.113mil)(503.486mil,1764.113mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R26-1(476.486mil,1784.782mil) on Top Layer And Track (503.486mil,1764.113mil)(503.486mil,1862.325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R26-2(476.486mil,1841.869mil) on Top Layer And Track (448.927mil,1764.113mil)(448.927mil,1862.325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad R26-2(476.486mil,1841.869mil) on Top Layer And Track (448.927mil,1862.325mil)(503.486mil,1862.325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R26-2(476.486mil,1841.869mil) on Top Layer And Track (503.486mil,1764.113mil)(503.486mil,1862.325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R27-1(476.487mil,1425.512mil) on Top Layer And Track (448.928mil,1404.842mil)(448.928mil,1503.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R27-1(476.487mil,1425.512mil) on Top Layer And Track (448.928mil,1404.842mil)(503.487mil,1404.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R27-1(476.487mil,1425.512mil) on Top Layer And Track (503.487mil,1404.842mil)(503.487mil,1503.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R27-2(476.487mil,1482.598mil) on Top Layer And Track (448.928mil,1404.842mil)(448.928mil,1503.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad R27-2(476.487mil,1482.598mil) on Top Layer And Track (448.928mil,1503.055mil)(503.487mil,1503.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R27-2(476.487mil,1482.598mil) on Top Layer And Track (503.487mil,1404.842mil)(503.487mil,1503.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R28-1(476.486mil,1059.032mil) on Top Layer And Track (448.927mil,1038.362mil)(448.927mil,1136.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R28-1(476.486mil,1059.032mil) on Top Layer And Track (448.927mil,1038.362mil)(503.486mil,1038.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R28-1(476.486mil,1059.032mil) on Top Layer And Track (503.486mil,1038.362mil)(503.486mil,1136.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R28-2(476.486mil,1116.118mil) on Top Layer And Track (448.927mil,1038.362mil)(448.927mil,1136.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad R28-2(476.486mil,1116.118mil) on Top Layer And Track (448.927mil,1136.575mil)(503.486mil,1136.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R28-2(476.486mil,1116.118mil) on Top Layer And Track (503.486mil,1038.362mil)(503.486mil,1136.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R29-1(476.487mil,706.971mil) on Top Layer And Track (448.928mil,686.302mil)(448.928mil,784.515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R29-1(476.487mil,706.971mil) on Top Layer And Track (448.928mil,686.302mil)(503.487mil,686.302mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R29-1(476.487mil,706.971mil) on Top Layer And Track (503.487mil,686.302mil)(503.487mil,784.515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R29-2(476.487mil,764.058mil) on Top Layer And Track (448.928mil,686.302mil)(448.928mil,784.515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad R29-2(476.487mil,764.058mil) on Top Layer And Track (448.928mil,784.515mil)(503.487mil,784.515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R29-2(476.487mil,764.058mil) on Top Layer And Track (503.487mil,686.302mil)(503.487mil,784.515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R30-1(1192.106mil,706.971mil) on Top Layer And Track (1164.547mil,686.302mil)(1164.547mil,784.515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R30-1(1192.106mil,706.971mil) on Top Layer And Track (1164.547mil,686.302mil)(1219.106mil,686.302mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R30-1(1192.106mil,706.971mil) on Top Layer And Track (1219.106mil,686.302mil)(1219.106mil,784.515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R30-2(1192.106mil,764.058mil) on Top Layer And Track (1164.547mil,686.302mil)(1164.547mil,784.515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad R30-2(1192.106mil,764.058mil) on Top Layer And Track (1164.547mil,784.515mil)(1219.106mil,784.515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R30-2(1192.106mil,764.058mil) on Top Layer And Track (1219.106mil,686.302mil)(1219.106mil,784.515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R3-1(1180.153mil,2249.457mil) on Top Layer And Track (1152.594mil,2228.787mil)(1152.594mil,2327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R3-1(1180.153mil,2249.457mil) on Top Layer And Track (1152.594mil,2228.787mil)(1207.153mil,2228.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R3-1(1180.153mil,2249.457mil) on Top Layer And Track (1207.153mil,2228.787mil)(1207.153mil,2327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R31-2(1282.122mil,764.058mil) on Top Layer And Track (1254.563mil,686.302mil)(1254.563mil,784.515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad R31-2(1282.122mil,764.058mil) on Top Layer And Track (1254.563mil,784.515mil)(1309.122mil,784.515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R31-2(1282.122mil,764.058mil) on Top Layer And Track (1309.122mil,686.302mil)(1309.122mil,784.515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R4-1(1480.283mil,2159.543mil) on Top Layer And Track (1453.283mil,2082mil)(1453.283mil,2180.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R4-1(1480.283mil,2159.543mil) on Top Layer And Track (1453.283mil,2180.213mil)(1507.842mil,2180.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R4-1(1480.283mil,2159.543mil) on Top Layer And Track (1507.842mil,2082mil)(1507.842mil,2180.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R4-2(1480.283mil,2102.457mil) on Top Layer And Track (1453.283mil,2082mil)(1453.283mil,2180.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad R4-2(1480.283mil,2102.457mil) on Top Layer And Track (1453.283mil,2082mil)(1507.842mil,2082mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R4-2(1480.283mil,2102.457mil) on Top Layer And Track (1507.842mil,2082mil)(1507.842mil,2180.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R5-1(1443mil,1925.236mil) on Top Layer And Track (1416mil,1847.693mil)(1416mil,1945.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R5-1(1443mil,1925.236mil) on Top Layer And Track (1416mil,1945.906mil)(1470.559mil,1945.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R5-1(1443mil,1925.236mil) on Top Layer And Track (1470.559mil,1847.693mil)(1470.559mil,1945.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R5-2(1443mil,1868.15mil) on Top Layer And Track (1416mil,1847.693mil)(1416mil,1945.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad R5-2(1443mil,1868.15mil) on Top Layer And Track (1416mil,1847.693mil)(1470.559mil,1847.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R5-2(1443mil,1868.15mil) on Top Layer And Track (1470.559mil,1847.693mil)(1470.559mil,1945.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R6-1(1182mil,2155.543mil) on Top Layer And Track (1155mil,2078mil)(1155mil,2176.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R6-1(1182mil,2155.543mil) on Top Layer And Track (1155mil,2176.213mil)(1209.559mil,2176.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R6-1(1182mil,2155.543mil) on Top Layer And Track (1209.559mil,2078mil)(1209.559mil,2176.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R6-2(1182mil,2098.457mil) on Top Layer And Track (1155mil,2078mil)(1155mil,2176.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad R6-2(1182mil,2098.457mil) on Top Layer And Track (1155mil,2078mil)(1209.559mil,2078mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R6-2(1182mil,2098.457mil) on Top Layer And Track (1209.559mil,2078mil)(1209.559mil,2176.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R7-1(1100.854mil,2306.331mil) on Top Layer And Track (1073.854mil,2228.787mil)(1073.854mil,2327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R7-1(1100.854mil,2306.331mil) on Top Layer And Track (1073.854mil,2327mil)(1128.413mil,2327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R7-1(1100.854mil,2306.331mil) on Top Layer And Track (1128.413mil,2228.787mil)(1128.413mil,2327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R7-2(1100.854mil,2249.244mil) on Top Layer And Track (1073.854mil,2228.787mil)(1073.854mil,2327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad R7-2(1100.854mil,2249.244mil) on Top Layer And Track (1073.854mil,2228.787mil)(1128.413mil,2228.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R7-2(1100.854mil,2249.244mil) on Top Layer And Track (1128.413mil,2228.787mil)(1128.413mil,2327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R8-1(1407mil,2102.457mil) on Top Layer And Track (1379.441mil,2081.787mil)(1379.441mil,2180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R8-1(1407mil,2102.457mil) on Top Layer And Track (1379.441mil,2081.787mil)(1434mil,2081.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R8-1(1407mil,2102.457mil) on Top Layer And Track (1434mil,2081.787mil)(1434mil,2180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R8-2(1407mil,2159.543mil) on Top Layer And Track (1379.441mil,2081.787mil)(1379.441mil,2180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad R8-2(1407mil,2159.543mil) on Top Layer And Track (1379.441mil,2180mil)(1434mil,2180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R8-2(1407mil,2159.543mil) on Top Layer And Track (1434mil,2081.787mil)(1434mil,2180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R9-1(2117.606mil,1614.914mil) on Top Layer And Track (2090.047mil,1594.244mil)(2090.047mil,1692.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R9-1(2117.606mil,1614.914mil) on Top Layer And Track (2090.047mil,1594.244mil)(2144.606mil,1594.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R9-1(2117.606mil,1614.914mil) on Top Layer And Track (2144.606mil,1594.244mil)(2144.606mil,1692.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 7.992mil) Between Pad R9-2(2117.606mil,1672mil) on Top Layer And Track (2090.047mil,1594.244mil)(2090.047mil,1692.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 7.992mil) Between Pad R9-2(2117.606mil,1672mil) on Top Layer And Track (2090.047mil,1692.457mil)(2144.606mil,1692.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 7.992mil) Between Pad R9-2(2117.606mil,1672mil) on Top Layer And Track (2144.606mil,1594.244mil)(2144.606mil,1692.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.826mil < 7.992mil) Between Pad RL1-1(2936mil,1055.008mil) on Multi-Layer And Track (2890.724mil,1100.284mil)(3709.622mil,1100.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.826mil < 7.992mil) Between Pad RL1-1(2936mil,1055.008mil) on Multi-Layer And Track (2890.724mil,824.693mil)(2890.724mil,1100.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.826mil < 7.992mil) Between Pad RL1-2(2936mil,873.906mil) on Multi-Layer And Track (2890.724mil,824.693mil)(2890.724mil,1100.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.888mil < 7.992mil) Between Pad RL1-3(3388.756mil,873.906mil) on Multi-Layer And Track (2890.724mil,824.693mil)(3709.622mil,824.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.888mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.888mil < 7.992mil) Between Pad RL1-4(3664.346mil,873.906mil) on Multi-Layer And Track (2890.724mil,824.693mil)(3709.622mil,824.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.888mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.888mil < 7.992mil) Between Pad RL1-4(3664.346mil,873.906mil) on Multi-Layer And Track (3709.622mil,824.693mil)(3709.622mil,1100.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.888mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.826mil < 7.992mil) Between Pad RL2-1(2936mil,1540.473mil) on Multi-Layer And Track (2890.724mil,1310.158mil)(2890.724mil,1585.749mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.826mil < 7.992mil) Between Pad RL2-1(2936mil,1540.473mil) on Multi-Layer And Track (2890.724mil,1585.749mil)(3709.622mil,1585.749mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.826mil < 7.992mil) Between Pad RL2-2(2936mil,1359.371mil) on Multi-Layer And Track (2890.724mil,1310.158mil)(2890.724mil,1585.749mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.888mil < 7.992mil) Between Pad RL2-3(3388.756mil,1359.371mil) on Multi-Layer And Track (2890.724mil,1310.158mil)(3709.622mil,1310.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.888mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.888mil < 7.992mil) Between Pad RL2-4(3664.346mil,1359.371mil) on Multi-Layer And Track (2890.724mil,1310.158mil)(3709.622mil,1310.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.888mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.888mil < 7.992mil) Between Pad RL2-4(3664.346mil,1359.371mil) on Multi-Layer And Track (3709.622mil,1310.158mil)(3709.622mil,1585.749mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.888mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.826mil < 7.992mil) Between Pad RL3-1(2936mil,2025.045mil) on Multi-Layer And Track (2890.724mil,1794.73mil)(2890.724mil,2070.321mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.826mil < 7.992mil) Between Pad RL3-1(2936mil,2025.045mil) on Multi-Layer And Track (2890.724mil,2070.321mil)(3709.622mil,2070.321mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.826mil < 7.992mil) Between Pad RL3-2(2936mil,1843.943mil) on Multi-Layer And Track (2890.724mil,1794.73mil)(2890.724mil,2070.321mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.888mil < 7.992mil) Between Pad RL3-3(3388.756mil,1843.943mil) on Multi-Layer And Track (2890.724mil,1794.73mil)(3709.622mil,1794.73mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.888mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.888mil < 7.992mil) Between Pad RL3-4(3664.346mil,1843.943mil) on Multi-Layer And Track (2890.724mil,1794.73mil)(3709.622mil,1794.73mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.888mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.888mil < 7.992mil) Between Pad RL3-4(3664.346mil,1843.943mil) on Multi-Layer And Track (3709.622mil,1794.73mil)(3709.622mil,2070.321mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.888mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.826mil < 7.992mil) Between Pad RL4-1(2936mil,2509.618mil) on Multi-Layer And Track (2890.724mil,2279.303mil)(2890.724mil,2554.893mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.826mil < 7.992mil) Between Pad RL4-1(2936mil,2509.618mil) on Multi-Layer And Track (2890.724mil,2554.893mil)(3709.622mil,2554.893mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.826mil < 7.992mil) Between Pad RL4-2(2936mil,2328.515mil) on Multi-Layer And Track (2890.724mil,2279.303mil)(2890.724mil,2554.893mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.888mil < 7.992mil) Between Pad RL4-3(3388.756mil,2328.515mil) on Multi-Layer And Track (2890.724mil,2279.303mil)(3709.622mil,2279.303mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.888mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.888mil < 7.992mil) Between Pad RL4-4(3664.346mil,2328.515mil) on Multi-Layer And Track (2890.724mil,2279.303mil)(3709.622mil,2279.303mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.888mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.888mil < 7.992mil) Between Pad RL4-4(3664.346mil,2328.515mil) on Multi-Layer And Track (3709.622mil,2279.303mil)(3709.622mil,2554.893mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.888mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 7.992mil) Between Pad S2-1(1010.449mil,146.496mil) on Top Layer And Track (1011mil,110mil)(1011mil,120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 7.992mil) Between Pad S2-1(1010.449mil,146.496mil) on Top Layer And Track (1011mil,175mil)(1192.102mil,175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 7.992mil) Between Pad S2-2(1191.551mil,146.496mil) on Top Layer And Track (1011mil,175mil)(1192.102mil,175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 7.992mil) Between Pad S2-2(1191.551mil,146.496mil) on Top Layer And Track (1191mil,110mil)(1191mil,120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.961mil < 7.992mil) Between Pad S2-3(1191.551mil,83.504mil) on Top Layer And Track (1010.449mil,55.827mil)(1191.551mil,55.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 7.992mil) Between Pad S2-3(1191.551mil,83.504mil) on Top Layer And Track (1191mil,110mil)(1191mil,120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.961mil < 7.992mil) Between Pad S2-4(1010.449mil,83.504mil) on Top Layer And Track (1010.449mil,55.827mil)(1191.551mil,55.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 7.992mil) Between Pad S2-4(1010.449mil,83.504mil) on Top Layer And Track (1011mil,110mil)(1011mil,120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 7.992mil) Between Pad S3-1(536.449mil,146.496mil) on Top Layer And Track (537mil,110mil)(537mil,120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 7.992mil) Between Pad S3-1(536.449mil,146.496mil) on Top Layer And Track (537mil,175mil)(718.102mil,175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 7.992mil) Between Pad S3-2(717.551mil,146.496mil) on Top Layer And Track (537mil,175mil)(718.102mil,175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 7.992mil) Between Pad S3-2(717.551mil,146.496mil) on Top Layer And Track (717mil,110mil)(717mil,120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.961mil < 7.992mil) Between Pad S3-3(717.551mil,83.504mil) on Top Layer And Track (536.449mil,55.827mil)(717.551mil,55.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 7.992mil) Between Pad S3-3(717.551mil,83.504mil) on Top Layer And Track (717mil,110mil)(717mil,120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.961mil < 7.992mil) Between Pad S3-4(536.449mil,83.504mil) on Top Layer And Track (536.449mil,55.827mil)(717.551mil,55.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.78mil < 7.992mil) Between Pad S3-4(536.449mil,83.504mil) on Top Layer And Track (537mil,110mil)(537mil,120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.616mil < 7.992mil) Between Pad U11-1(2381.488mil,172.228mil) on Multi-Layer And Track (2331.488mil,122.228mil)(2331.488mil,222.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.616mil < 7.992mil) Between Pad U11-3(2581.488mil,172.228mil) on Multi-Layer And Track (2631.488mil,122.228mil)(2631.488mil,222.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.811mil < 7.992mil) Between Pad U6-15(1976.142mil,769.118mil) on Top Layer And Track (2005.669mil,769.118mil)(2105.276mil,769.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.39mil < 7.992mil) Between Pad Y1-1(1837.197mil,1185.724mil) on Top Layer And Text "R10" (1826.482mil,1126.193mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.39mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 7.992mil) Between Pad Y1-1(1837.197mil,1185.724mil) on Top Layer And Track (1880.504mil,1166.039mil)(1943.496mil,1166.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 7.992mil) Between Pad Y1-2(1986.803mil,1185.724mil) on Top Layer And Track (1880.504mil,1166.039mil)(1943.496mil,1166.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 7.992mil) Between Pad Y1-3(1986.803mil,1276.276mil) on Top Layer And Track (1880.504mil,1295.961mil)(1943.496mil,1295.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 7.992mil) Between Pad Y1-4(1837.197mil,1276.276mil) on Top Layer And Track (1880.504mil,1295.961mil)(1943.496mil,1295.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 7.992mil) Between Pad Y2-1(1193.804mil,359.475mil) on Top Layer And Track (1087.505mil,379.16mil)(1150.497mil,379.16mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 7.992mil) Between Pad Y2-2(1044.198mil,359.475mil) on Top Layer And Track (1087.505mil,379.16mil)(1150.497mil,379.16mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 7.992mil) Between Pad Y2-3(1044.198mil,268.924mil) on Top Layer And Track (1087.505mil,249.239mil)(1150.497mil,249.239mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 7.992mil) Between Pad Y2-4(1193.804mil,268.924mil) on Top Layer And Track (1087.505mil,249.239mil)(1150.497mil,249.239mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
Rule Violations :500

Processing Rule : Silk to Silk (Clearance=5mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:01