**RISC-V 32-bit instruction formats

![Format](https://github.com/user-attachments/assets/6f8f96a8-9126-4f84-b372-ca1c4f36e366)

**RISC-V supported integer instructions

![ins](https://github.com/user-attachments/assets/23a558d7-411c-4b3c-ba04-4b173bbc8b65)

**simple architecture which modified to add more instructions

![archi](https://github.com/user-attachments/assets/a2cc2ba9-7c94-410f-8be2-1765c42eeb52)

**simple decoder which modified to add more instructions

![dec](https://github.com/user-attachments/assets/22f3fd1b-a825-45f6-8bb7-64c795e2c5aa)

**Top architecture with external memory Ram and Rom

![Top](https://github.com/user-attachments/assets/aa2f30dc-3770-45d3-9570-2607a9926d3c)

**simple code to test processor in test bench

![code1](https://github.com/user-attachments/assets/54928264-2f1d-4ea0-8911-16f721b5c288)

**transcript output

![trans](https://github.com/user-attachments/assets/e97d616d-5682-47f0-be7e-3025a938d290)

**waveform

![wave](https://github.com/user-attachments/assets/4b70953b-9b43-46b0-9c8a-d5066000e412)
