Ackland, B. et al. 2000. A single chip, 1.6 billion, 16-b mac/s multiprocessor dsp. IEEE Journal of Solid State Circuits 35, 3 (Mar.).
AMBA Home Page. http://www.arm.com/products/solutions/AMBAHomePage.html.
ARM11 MPCore. http://www.arm.com/products/CPUs/ARM11MPCoreMultiprocessor.html.
Benini, L. et al. 2001. A power modeling and estimation framework for vliw-based embedded systems. In Proceedings of PATMOS'01. 26--28.
J. Carter , W. Hsieh , L. Stoller , M. Swanson , L. Zhang , E. Brunvand , A. Davis , C.-C. Kuo , R. Kuramkote , M. Parker , L. Schaelicke , T. Tateyama, Impulse: Building a Smarter Memory Controller, Proceedings of the 5th International Symposium on High Performance Computer Architecture, p.70, January 09-12, 1999
Mauro Chinosi , Roberto Zafalon , Carlo Guardiani, Automatic characterization and modeling of power consumption in static RAMs, Proceedings of the 1998 international symposium on Low power electronics and design, p.112-114, August 10-12, 1998, Monterey, California, USA[doi>10.1145/280756.280815]
David E. Culler , Anoop Gupta , Jaswinder Pal Singh, Parallel Computer Architecture: A Hardware/Software Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1997
Cumming, P. 2003. The TI OMAP Platform Approach to SoC. Kluwer Academic Publ, Boston, MA.
Ekman, M., Dahlgren, F., and Stenström, P. 2002a. Evaluation of snoop-energy reduction techniques for chip-multiprocessors. In Proceedings of WDDD-1.
Magnus Ekman , Per Stenström , Fredrik Dahlgren, TLB and snoop energy-reduction using virtual caches in low-power chip-multiprocessors, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA[doi>10.1145/566408.566471]
L. Geppert, Sun's big splash [Niagara microprocessor chip], IEEE Spectrum, v.42 n.1, p.56-60, January 2005[doi>10.1109/MSPEC.2005.1377878(410)]
Miltos Grammatikakis , Marcello Coppola , Fabrizio Sensini, Software for multiprocessor networks on chip, Networks on chip, Kluwer Academic Publishers, Hingham, MA, 2003
Gries, M. 2000. The impact of recent dram architectures on embedded systems performance. In Proceedings of the 26th Euromicro Conference. 282--289.
Mark D. Hill, Multiprocessors Should Support Simple Memory-Consistency Models, Computer, v.31 n.8, p.28-34, August 1998[doi>10.1109/2.707614]
Sung I. Hong , Sally A. McKee , Maximo H. Salinas , Robert H. Klenke , James H. Aylor , Wm. A. Wulf, Access Order and Effective Bandwidth for Streams on a Direct Rambus Memory, Proceedings of the 5th International Symposium on High Performance Computer Architecture, p.80, January 09-12, 1999
Ron Kalla , Balaram Sinharoy , Joel M. Tendler, IBM Power5 Chip: A Dual-Core Multithreaded Processor, IEEE Micro, v.24 n.2, p.40-47, March 2004[doi>10.1109/MM.2004.1289290]
Chetana N. Keltcher , Kevin J. McGrath , Ardsher Ahmed , Pat Conway, The AMD Opteron Processor for Multiprocessor Servers, IEEE Micro, v.23 n.2, p.66-76, March 2003[doi>10.1109/MM.2003.1196116]
Mirko Loghi , Federico Angiolini , Davide Bertozzi , Luca Benini , Roberto Zafalon, Analyzing On-Chip Communication in a MPSoC Environment, Proceedings of the conference on Design, automation and test in Europe, p.20752, February 16-20, 2004
P. Marchal , J. I. Gomez , L. Pinuel , D. Bruni , L. Benini , F. Catthoor , H. Corporaal, SDRAM-Energy-Aware Memory Allocation for Dynamic Multi-Media Applications on Multi-Processor Platforms, Proceedings of the conference on Design, Automation and Test in Europe, p.10516, March 03-07, 2003
Cameron McNairy , Rohit Bhatia, Montecito: A Dual-Core, Dual-Thread Itanium Processor, IEEE Micro, v.25 n.2, p.10-20, March 2005[doi>10.1109/MM.2005.34]
Andreas Moshovos , Gokhan Memik , Alok Choudhary , Babak Falsafi, JETTY: Filtering Snoops for Reduced Energy Consumption in SMP Servers, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.85, January 20-24, 2001
Philips Semiconductor. Philips nexperia platform. http://www.semiconductors.philips.com/products/nexperia/home.
Richardson, S. 2002. Mpoc: A chip multiprocessor for embedded systems. HP Technical Report, HPL-2002-186.
RTEMS Home Page. http://www.rtems.com.
Haldun Hadimioglu , David R. Kaeli , Ashwini Nanda, High Performance Memory Systems, SpringerVerlag, 2003
SiliconHive. http://www.silicon-hive.com.
Jaswinder Pal Singh , Wolf-Dietrich Weber , Anoop Gupta, SPLASH: Stanford parallel applications for shared-memory, ACM SIGARCH Computer Architecture News, v.20 n.1, p.5-44, March 1992[doi>10.1145/130823.130824]
Software ARM. http://www.g141.com/projects/swarm.
Per Stenström, A Survey of Cache Coherence Schemes for Multiprocessors, Computer, v.23 n.6, p.12-24, June 1990[doi>10.1109/2.55497]
Igor Tartalja , Veljko ${\bf Milutinovi \acute c}$, Classifying Software-Based Cache Coherence Solutions, IEEE Software, v.14 n.3, p.90-101, May 1997[doi>10.1109/52.589244]
Milo Tomasevic , Veljko Milutinovic, Hardware Approaches Coherence in Shared-Memory Multiprocessors, Part 1, IEEE Micro, v.14 n.5, p.52-59, October 1994[doi>10.1109/MM.1994.363067]
