(set-logic ALL)
(declare-fun seed0_c_main_~i~0 () Int)
(declare-fun seed0_Q1_v_main_~c~0_17 () Int)
(declare-fun seed0_Q1_v_main_~c~0_19 () Int)
(declare-fun seed0_Q1_v_main_~c~0_18 () Int)
(declare-fun seed0_Q2_v_main_~c~0_17 () Int)
(declare-fun seed0_Q2_v_main_~c~0_19 () Int)
(declare-fun seed0_Q2_v_main_~c~0_18 () Int)
(assert (and (or (or (and (<= (mod (+ (* 10 (mod (+ (mod seed0_Q1_v_main_~c~0_18  256) (* 10 (mod (+ (mod seed0_Q1_v_main_~c~0_17  256) 4294967248) 4294967296)) 4294967248) 4294967296)) (mod seed0_Q1_v_main_~c~0_19  256) 4294967248) 4294967296) (+ seed0_c_main_~i~0 4294967296)) (<= (mod seed0_Q1_v_main_~c~0_19  256) 57) (<= (mod (+ (mod seed0_Q1_v_main_~c~0_18  256) (* 10 (mod (+ (mod seed0_Q1_v_main_~c~0_17  256) 4294967248) 4294967296)) 4294967248) 4294967296) 2147483647) (<= (mod (+ (mod seed0_Q1_v_main_~c~0_17  256) 4294967248) 4294967296) 2147483647) (<= seed0_Q1_v_main_~c~0_17  127) (<= (mod seed0_Q1_v_main_~c~0_17  256) 57) (<= 48 (mod seed0_Q1_v_main_~c~0_19  256)) (< 2147483647 (mod (+ (* 10 (mod (+ (mod seed0_Q1_v_main_~c~0_18  256) (* 10 (mod (+ (mod seed0_Q1_v_main_~c~0_17  256) 4294967248) 4294967296)) 4294967248) 4294967296)) (mod seed0_Q1_v_main_~c~0_19  256) 4294967248) 4294967296)) (<= (mod seed0_Q1_v_main_~c~0_18  256) 57) (<= 0 (+ seed0_Q1_v_main_~c~0_17  128)) (<= 48 (mod seed0_Q1_v_main_~c~0_18  256)) (<= 48 (mod seed0_Q1_v_main_~c~0_17  256))) (and (<= (mod (+ (* 10 (mod (+ (mod seed0_Q2_v_main_~c~0_18  256) (* 10 (mod (+ (mod seed0_Q2_v_main_~c~0_17  256) 4294967248) 4294967296)) 4294967248) 4294967296)) (mod seed0_Q2_v_main_~c~0_19  256) 4294967248) 4294967296) 2147483647) (<= (mod seed0_Q2_v_main_~c~0_19  256) 57) (<= (mod (+ (mod seed0_Q2_v_main_~c~0_18  256) (* 10 (mod (+ (mod seed0_Q2_v_main_~c~0_17  256) 4294967248) 4294967296)) 4294967248) 4294967296) 2147483647) (<= (mod (+ (mod seed0_Q2_v_main_~c~0_17  256) 4294967248) 4294967296) 2147483647) (<= seed0_Q2_v_main_~c~0_17  127) (<= (mod seed0_Q2_v_main_~c~0_17  256) 57) (<= 48 (mod seed0_Q2_v_main_~c~0_19  256)) (<= (mod seed0_Q2_v_main_~c~0_18  256) 57) (<= 0 (+ seed0_Q2_v_main_~c~0_17  128)) (<= 48 (mod seed0_Q2_v_main_~c~0_18  256)) (<= 48 (mod seed0_Q2_v_main_~c~0_17  256)) (<= (mod (+ (* 10 (mod (+ (mod seed0_Q2_v_main_~c~0_18  256) (* 10 (mod (+ (mod seed0_Q2_v_main_~c~0_17  256) 4294967248) 4294967296)) 4294967248) 4294967296)) (mod seed0_Q2_v_main_~c~0_19  256) 4294967248) 4294967296) seed0_c_main_~i~0))) (or (distinct (div seed0_Q1_v_main_~c~0_17 seed0_Q1_v_main_~c~0_19) (mod seed0_Q1_v_main_~c~0_19 seed0_Q1_v_main_~c~0_18)) (distinct (- seed0_Q2_v_main_~c~0_17 seed0_Q1_v_main_~c~0_19) (mod seed0_Q1_v_main_~c~0_19 seed0_Q2_v_main_~c~0_18)))) (or (forall ((seed0_Q3_v_main_~c~0_17 Int) (seed0_Q3_v_main_~c~0_18 Int)) (or (not (<= (mod (+ (mod seed0_Q3_v_main_~c~0_18 256) (* 10 (mod (+ (mod seed0_Q3_v_main_~c~0_17 256) 4294967248) 4294967296)) 4294967248) 4294967296) 2147483647)) (not (<= (mod (+ (mod seed0_Q3_v_main_~c~0_17 256) 4294967248) 4294967296) 2147483647)) (not (<= seed0_Q3_v_main_~c~0_17 127)) (not (= seed0_c_main_~i~0 (mod (+ (mod seed0_Q3_v_main_~c~0_18 256) (* 10 (mod (+ (mod seed0_Q3_v_main_~c~0_17 256) 4294967248) 4294967296)) 4294967248) 4294967296))) (not (<= (mod seed0_Q3_v_main_~c~0_17 256) 57)) (not (<= (mod seed0_Q3_v_main_~c~0_18 256) 57)) (not (<= 0 (+ seed0_Q3_v_main_~c~0_17 128))) (not (<= 48 (mod seed0_Q3_v_main_~c~0_18 256))) (not (<= 48 (mod seed0_Q3_v_main_~c~0_17 256))))) (xor (> (+ seed0_Q2_v_main_~c~0_19 seed0_Q2_v_main_~c~0_17) (mod seed0_c_main_~i~0 seed0_Q1_v_main_~c~0_17)) (> (+ seed0_Q2_v_main_~c~0_18 seed0_Q1_v_main_~c~0_19) (+ seed0_Q1_v_main_~c~0_19 seed0_Q2_v_main_~c~0_18))))))
(check-sat)
(exit)