#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5d4515669110 .scope module, "sel4to16" "sel4to16" 2 23;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "select";
    .port_info 1 /OUTPUT 16 "path";
    .port_info 2 /INPUT 1 "clk1";
P_0x5d451565a790 .param/l "limit" 0 2 28, +C4<00000000000000000000000000000100>;
L_0x5d4515687d10 .functor BUFZ 16, v0x5d45156871f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5d4515687110_0 .net "PathBuff", 7 0, L_0x5d4515687bd0;  1 drivers
v0x5d45156871f0_0 .var "Pathreg", 15 0;
v0x5d45156872d0_0 .var "Selreg", 3 0;
o0x7d11e31a0078 .functor BUFZ 1, C4<z>; HiZ drive
v0x5d4515687390_0 .net "clk1", 0 0, o0x7d11e31a0078;  0 drivers
v0x5d4515687480_0 .var/i "i", 31 0;
v0x5d45156875b0_0 .var/i "j", 31 0;
v0x5d4515687690_0 .net "path", 15 0, L_0x5d4515687d10;  1 drivers
o0x7d11e31a0408 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x5d4515687770_0 .net "select", 3 0, o0x7d11e31a0408;  0 drivers
E_0x5d4515666a20 .event anyedge, v0x5d4515687110_0;
E_0x5d45156666b0 .event anyedge, v0x5d4515687770_0;
L_0x5d4515687940 .part v0x5d45156872d0_0, 2, 2;
L_0x5d4515687ab0 .part v0x5d45156872d0_0, 0, 2;
L_0x5d4515687bd0 .concat8 [ 4 4 0 0], v0x5d45156694d0_0, v0x5d4515686c40_0;
S_0x5d45156692f0 .scope module, "se0" "sel2to4" 2 37, 3 9 0, S_0x5d4515669110;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select";
    .port_info 1 /OUTPUT 4 "path";
    .port_info 2 /INPUT 1 "clk1";
v0x5d45156694d0_0 .var "Pathreg", 3 0;
v0x5d45156865c0_0 .var "Selreg", 1 0;
v0x5d45156866a0_0 .net "clk1", 0 0, o0x7d11e31a0078;  alias, 0 drivers
v0x5d4515686740_0 .net "path", 3 0, v0x5d45156694d0_0;  1 drivers
v0x5d4515686820_0 .net "select", 1 0, L_0x5d4515687ab0;  1 drivers
E_0x5d4515666340 .event anyedge, v0x5d4515686820_0, v0x5d45156865c0_0;
S_0x5d45156869d0 .scope module, "se1" "sel2to4" 2 36, 3 9 0, S_0x5d4515669110;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select";
    .port_info 1 /OUTPUT 4 "path";
    .port_info 2 /INPUT 1 "clk1";
v0x5d4515686c40_0 .var "Pathreg", 3 0;
v0x5d4515686d40_0 .var "Selreg", 1 0;
v0x5d4515686e20_0 .net "clk1", 0 0, o0x7d11e31a0078;  alias, 0 drivers
v0x5d4515686ec0_0 .net "path", 3 0, v0x5d4515686c40_0;  1 drivers
v0x5d4515686f60_0 .net "select", 1 0, L_0x5d4515687940;  1 drivers
E_0x5d451562df70 .event anyedge, v0x5d4515686f60_0, v0x5d4515686d40_0;
    .scope S_0x5d45156869d0;
T_0 ;
    %wait E_0x5d451562df70;
    %load/vec4 v0x5d4515686f60_0;
    %store/vec4 v0x5d4515686d40_0, 0, 2;
    %load/vec4 v0x5d4515686d40_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5d4515686d40_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0x5d4515686d40_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 0, 0, 1;
    %or;
    %or;
    %load/vec4 v0x5d4515686d40_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 0, 0, 1;
    %or;
    %or;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5d4515686c40_0, 4, 1;
    %load/vec4 v0x5d4515686d40_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5d4515686d40_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0x5d4515686d40_0;
    %parti/s 1, 0, 2;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5d4515686c40_0, 4, 1;
    %load/vec4 v0x5d4515686d40_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5d4515686d40_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0x5d4515686d40_0;
    %parti/s 1, 1, 2;
    %and;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5d4515686c40_0, 4, 1;
    %load/vec4 v0x5d4515686d40_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5d4515686d40_0;
    %parti/s 1, 1, 2;
    %xor;
    %inv;
    %load/vec4 v0x5d4515686d40_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 0, 0, 1;
    %or;
    %and;
    %load/vec4 v0x5d4515686d40_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 0, 0, 1;
    %or;
    %and;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5d4515686c40_0, 4, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5d45156692f0;
T_1 ;
    %wait E_0x5d4515666340;
    %load/vec4 v0x5d4515686820_0;
    %store/vec4 v0x5d45156865c0_0, 0, 2;
    %load/vec4 v0x5d45156865c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5d45156865c0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0x5d45156865c0_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 0, 0, 1;
    %or;
    %or;
    %load/vec4 v0x5d45156865c0_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 0, 0, 1;
    %or;
    %or;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5d45156694d0_0, 4, 1;
    %load/vec4 v0x5d45156865c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5d45156865c0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0x5d45156865c0_0;
    %parti/s 1, 0, 2;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5d45156694d0_0, 4, 1;
    %load/vec4 v0x5d45156865c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5d45156865c0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0x5d45156865c0_0;
    %parti/s 1, 1, 2;
    %and;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5d45156694d0_0, 4, 1;
    %load/vec4 v0x5d45156865c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5d45156865c0_0;
    %parti/s 1, 1, 2;
    %xor;
    %inv;
    %load/vec4 v0x5d45156865c0_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 0, 0, 1;
    %or;
    %and;
    %load/vec4 v0x5d45156865c0_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 0, 0, 1;
    %or;
    %and;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5d45156694d0_0, 4, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5d4515669110;
T_2 ;
    %wait E_0x5d45156666b0;
    %load/vec4 v0x5d4515687770_0;
    %store/vec4 v0x5d45156872d0_0, 0, 4;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5d4515669110;
T_3 ;
    %wait E_0x5d4515666a20;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4515687480_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x5d4515687480_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d45156875b0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x5d45156875b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %load/vec4 v0x5d4515687110_0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x5d4515687480_0;
    %add;
    %part/s 1;
    %load/vec4 v0x5d4515687110_0;
    %load/vec4 v0x5d45156875b0_0;
    %part/s 1;
    %and;
    %load/vec4 v0x5d4515687480_0;
    %muli 4, 0, 32;
    %load/vec4 v0x5d45156875b0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4 v0x5d45156871f0_0, 4, 1;
    %load/vec4 v0x5d45156875b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d45156875b0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %load/vec4 v0x5d4515687480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4515687480_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/home/liang-tong/learn/lang/verilog/selector/sel4to16.v";
    "./sel2to4.v";
