<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces" showClockDomains="0" showResetDomains="0">
  <columns>
   <connections preferredWidth="191" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="1280" height="984" x="1183" y="38" />
 <clocktable>
  <columns>
   <clockname preferredWidth="268" />
   <clocksource preferredWidth="265" />
   <frequency preferredWidth="251" />
  </columns>
 </clocktable>
 <hdlexample language="VERILOG" />
</preferences>
