
Dashboard.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000564  00800100  000032ea  0000337e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000032ea  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000120  00800664  00800664  000038e2  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  000038e4  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  00003fb0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000002c0  00000000  00000000  00004038  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000596f  00000000  00000000  000042f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001646  00000000  00000000  00009c67  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001ebf  00000000  00000000  0000b2ad  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000cb0  00000000  00000000  0000d16c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00001723  00000000  00000000  0000de1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000350b  00000000  00000000  0000f53f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4b 01 	jmp	0x296	; 0x296 <__ctors_end>
       4:	0c 94 68 01 	jmp	0x2d0	; 0x2d0 <__bad_interrupt>
       8:	0c 94 68 01 	jmp	0x2d0	; 0x2d0 <__bad_interrupt>
       c:	0c 94 68 01 	jmp	0x2d0	; 0x2d0 <__bad_interrupt>
      10:	0c 94 68 01 	jmp	0x2d0	; 0x2d0 <__bad_interrupt>
      14:	0c 94 68 01 	jmp	0x2d0	; 0x2d0 <__bad_interrupt>
      18:	0c 94 68 01 	jmp	0x2d0	; 0x2d0 <__bad_interrupt>
      1c:	0c 94 68 01 	jmp	0x2d0	; 0x2d0 <__bad_interrupt>
      20:	0c 94 68 01 	jmp	0x2d0	; 0x2d0 <__bad_interrupt>
      24:	0c 94 68 01 	jmp	0x2d0	; 0x2d0 <__bad_interrupt>
      28:	0c 94 68 01 	jmp	0x2d0	; 0x2d0 <__bad_interrupt>
      2c:	0c 94 68 01 	jmp	0x2d0	; 0x2d0 <__bad_interrupt>
      30:	0c 94 9e 17 	jmp	0x2f3c	; 0x2f3c <__vector_12>
      34:	0c 94 cb 17 	jmp	0x2f96	; 0x2f96 <__vector_13>
      38:	0c 94 f8 17 	jmp	0x2ff0	; 0x2ff0 <__vector_14>
      3c:	0c 94 ac 18 	jmp	0x3158	; 0x3158 <__vector_15>
      40:	0c 94 8a 17 	jmp	0x2f14	; 0x2f14 <__vector_16>
      44:	0c 94 94 17 	jmp	0x2f28	; 0x2f28 <__vector_17>
      48:	0c 94 5c 03 	jmp	0x6b8	; 0x6b8 <__vector_18>
      4c:	0c 94 68 01 	jmp	0x2d0	; 0x2d0 <__bad_interrupt>
      50:	0c 94 68 01 	jmp	0x2d0	; 0x2d0 <__bad_interrupt>
      54:	0c 94 68 01 	jmp	0x2d0	; 0x2d0 <__bad_interrupt>
      58:	0c 94 68 01 	jmp	0x2d0	; 0x2d0 <__bad_interrupt>
      5c:	0c 94 68 01 	jmp	0x2d0	; 0x2d0 <__bad_interrupt>
      60:	0c 94 68 01 	jmp	0x2d0	; 0x2d0 <__bad_interrupt>
      64:	0c 94 68 01 	jmp	0x2d0	; 0x2d0 <__bad_interrupt>
      68:	0c 94 68 01 	jmp	0x2d0	; 0x2d0 <__bad_interrupt>
      6c:	0c 94 68 01 	jmp	0x2d0	; 0x2d0 <__bad_interrupt>
      70:	0c 94 25 18 	jmp	0x304a	; 0x304a <__vector_28>
      74:	0c 94 52 18 	jmp	0x30a4	; 0x30a4 <__vector_29>
      78:	0c 94 7f 18 	jmp	0x30fe	; 0x30fe <__vector_30>
      7c:	0c 94 b6 18 	jmp	0x316c	; 0x316c <__vector_31>
      80:	0c 94 68 01 	jmp	0x2d0	; 0x2d0 <__bad_interrupt>
      84:	0c 94 68 01 	jmp	0x2d0	; 0x2d0 <__bad_interrupt>
      88:	0c 94 68 01 	jmp	0x2d0	; 0x2d0 <__bad_interrupt>
      8c:	0c 94 68 01 	jmp	0x2d0	; 0x2d0 <__bad_interrupt>
      90:	0c 94 68 01 	jmp	0x2d0	; 0x2d0 <__bad_interrupt>
      94:	6d 0f       	add	r22, r29
      96:	76 0f       	add	r23, r22
      98:	7f 0f       	add	r23, r31
      9a:	91 0f       	add	r25, r17
      9c:	88 0f       	add	r24, r24
      9e:	9a 0f       	add	r25, r26
      a0:	a3 0f       	add	r26, r19
      a2:	ac 0f       	add	r26, r28
      a4:	60 10       	cpse	r6, r0
      a6:	60 10       	cpse	r6, r0
      a8:	60 10       	cpse	r6, r0
      aa:	b5 0f       	add	r27, r21
      ac:	60 10       	cpse	r6, r0
      ae:	60 10       	cpse	r6, r0
      b0:	60 10       	cpse	r6, r0
      b2:	60 10       	cpse	r6, r0
      b4:	60 10       	cpse	r6, r0
      b6:	60 10       	cpse	r6, r0
      b8:	60 10       	cpse	r6, r0
      ba:	60 10       	cpse	r6, r0
      bc:	60 10       	cpse	r6, r0
      be:	be 0f       	add	r27, r30
      c0:	c7 0f       	add	r28, r23
      c2:	d0 0f       	add	r29, r16
      c4:	60 10       	cpse	r6, r0
      c6:	60 10       	cpse	r6, r0
      c8:	60 10       	cpse	r6, r0
      ca:	60 10       	cpse	r6, r0
      cc:	60 10       	cpse	r6, r0
      ce:	60 10       	cpse	r6, r0
      d0:	60 10       	cpse	r6, r0
      d2:	60 10       	cpse	r6, r0
      d4:	60 10       	cpse	r6, r0
      d6:	60 10       	cpse	r6, r0
      d8:	60 10       	cpse	r6, r0
      da:	60 10       	cpse	r6, r0
      dc:	60 10       	cpse	r6, r0
      de:	60 10       	cpse	r6, r0
      e0:	60 10       	cpse	r6, r0
      e2:	60 10       	cpse	r6, r0
      e4:	60 10       	cpse	r6, r0
      e6:	60 10       	cpse	r6, r0
      e8:	60 10       	cpse	r6, r0
      ea:	60 10       	cpse	r6, r0
      ec:	60 10       	cpse	r6, r0
      ee:	60 10       	cpse	r6, r0
      f0:	60 10       	cpse	r6, r0
      f2:	60 10       	cpse	r6, r0
      f4:	60 10       	cpse	r6, r0
      f6:	60 10       	cpse	r6, r0
      f8:	60 10       	cpse	r6, r0
      fa:	60 10       	cpse	r6, r0
      fc:	60 10       	cpse	r6, r0
      fe:	60 10       	cpse	r6, r0
     100:	60 10       	cpse	r6, r0
     102:	60 10       	cpse	r6, r0
     104:	60 10       	cpse	r6, r0
     106:	60 10       	cpse	r6, r0
     108:	60 10       	cpse	r6, r0
     10a:	60 10       	cpse	r6, r0
     10c:	60 10       	cpse	r6, r0
     10e:	60 10       	cpse	r6, r0
     110:	60 10       	cpse	r6, r0
     112:	60 10       	cpse	r6, r0
     114:	60 10       	cpse	r6, r0
     116:	60 10       	cpse	r6, r0
     118:	60 10       	cpse	r6, r0
     11a:	60 10       	cpse	r6, r0
     11c:	60 10       	cpse	r6, r0
     11e:	60 10       	cpse	r6, r0
     120:	60 10       	cpse	r6, r0
     122:	60 10       	cpse	r6, r0
     124:	60 10       	cpse	r6, r0
     126:	60 10       	cpse	r6, r0
     128:	60 10       	cpse	r6, r0
     12a:	60 10       	cpse	r6, r0
     12c:	60 10       	cpse	r6, r0
     12e:	60 10       	cpse	r6, r0
     130:	60 10       	cpse	r6, r0
     132:	60 10       	cpse	r6, r0
     134:	60 10       	cpse	r6, r0
     136:	60 10       	cpse	r6, r0
     138:	60 10       	cpse	r6, r0
     13a:	60 10       	cpse	r6, r0
     13c:	60 10       	cpse	r6, r0
     13e:	60 10       	cpse	r6, r0
     140:	60 10       	cpse	r6, r0
     142:	60 10       	cpse	r6, r0
     144:	60 10       	cpse	r6, r0
     146:	60 10       	cpse	r6, r0
     148:	d9 0f       	add	r29, r25
     14a:	e2 0f       	add	r30, r18
     14c:	eb 0f       	add	r30, r27
     14e:	f4 0f       	add	r31, r20
     150:	06 10       	cpse	r0, r6
     152:	fd 0f       	add	r31, r29
     154:	0f 10       	cpse	r0, r15
     156:	60 10       	cpse	r6, r0
     158:	60 10       	cpse	r6, r0
     15a:	60 10       	cpse	r6, r0
     15c:	60 10       	cpse	r6, r0
     15e:	18 10       	cpse	r1, r8
     160:	21 10       	cpse	r2, r1
     162:	2a 10       	cpse	r2, r10
     164:	60 10       	cpse	r6, r0
     166:	33 10       	cpse	r3, r3
     168:	3c 10       	cpse	r3, r12
     16a:	60 10       	cpse	r6, r0
     16c:	60 10       	cpse	r6, r0
     16e:	60 10       	cpse	r6, r0
     170:	60 10       	cpse	r6, r0
     172:	60 10       	cpse	r6, r0
     174:	60 10       	cpse	r6, r0
     176:	60 10       	cpse	r6, r0
     178:	60 10       	cpse	r6, r0
     17a:	60 10       	cpse	r6, r0
     17c:	60 10       	cpse	r6, r0
     17e:	60 10       	cpse	r6, r0
     180:	60 10       	cpse	r6, r0
     182:	60 10       	cpse	r6, r0
     184:	60 10       	cpse	r6, r0
     186:	60 10       	cpse	r6, r0
     188:	60 10       	cpse	r6, r0
     18a:	60 10       	cpse	r6, r0
     18c:	60 10       	cpse	r6, r0
     18e:	60 10       	cpse	r6, r0
     190:	60 10       	cpse	r6, r0
     192:	60 10       	cpse	r6, r0
     194:	60 10       	cpse	r6, r0
     196:	60 10       	cpse	r6, r0
     198:	60 10       	cpse	r6, r0
     19a:	60 10       	cpse	r6, r0
     19c:	60 10       	cpse	r6, r0
     19e:	60 10       	cpse	r6, r0
     1a0:	60 10       	cpse	r6, r0
     1a2:	60 10       	cpse	r6, r0
     1a4:	60 10       	cpse	r6, r0
     1a6:	60 10       	cpse	r6, r0
     1a8:	60 10       	cpse	r6, r0
     1aa:	60 10       	cpse	r6, r0
     1ac:	60 10       	cpse	r6, r0
     1ae:	60 10       	cpse	r6, r0
     1b0:	60 10       	cpse	r6, r0
     1b2:	60 10       	cpse	r6, r0
     1b4:	60 10       	cpse	r6, r0
     1b6:	60 10       	cpse	r6, r0
     1b8:	60 10       	cpse	r6, r0
     1ba:	60 10       	cpse	r6, r0
     1bc:	60 10       	cpse	r6, r0
     1be:	60 10       	cpse	r6, r0
     1c0:	60 10       	cpse	r6, r0
     1c2:	60 10       	cpse	r6, r0
     1c4:	60 10       	cpse	r6, r0
     1c6:	60 10       	cpse	r6, r0
     1c8:	60 10       	cpse	r6, r0
     1ca:	60 10       	cpse	r6, r0
     1cc:	60 10       	cpse	r6, r0
     1ce:	60 10       	cpse	r6, r0
     1d0:	60 10       	cpse	r6, r0
     1d2:	60 10       	cpse	r6, r0
     1d4:	60 10       	cpse	r6, r0
     1d6:	60 10       	cpse	r6, r0
     1d8:	60 10       	cpse	r6, r0
     1da:	60 10       	cpse	r6, r0
     1dc:	60 10       	cpse	r6, r0
     1de:	60 10       	cpse	r6, r0
     1e0:	60 10       	cpse	r6, r0
     1e2:	60 10       	cpse	r6, r0
     1e4:	60 10       	cpse	r6, r0
     1e6:	60 10       	cpse	r6, r0
     1e8:	60 10       	cpse	r6, r0
     1ea:	60 10       	cpse	r6, r0
     1ec:	60 10       	cpse	r6, r0
     1ee:	60 10       	cpse	r6, r0
     1f0:	60 10       	cpse	r6, r0
     1f2:	60 10       	cpse	r6, r0
     1f4:	60 10       	cpse	r6, r0
     1f6:	60 10       	cpse	r6, r0
     1f8:	60 10       	cpse	r6, r0
     1fa:	60 10       	cpse	r6, r0
     1fc:	60 10       	cpse	r6, r0
     1fe:	60 10       	cpse	r6, r0
     200:	60 10       	cpse	r6, r0
     202:	60 10       	cpse	r6, r0
     204:	60 10       	cpse	r6, r0
     206:	60 10       	cpse	r6, r0
     208:	60 10       	cpse	r6, r0
     20a:	60 10       	cpse	r6, r0
     20c:	60 10       	cpse	r6, r0
     20e:	60 10       	cpse	r6, r0
     210:	60 10       	cpse	r6, r0
     212:	60 10       	cpse	r6, r0
     214:	60 10       	cpse	r6, r0
     216:	60 10       	cpse	r6, r0
     218:	60 10       	cpse	r6, r0
     21a:	60 10       	cpse	r6, r0
     21c:	60 10       	cpse	r6, r0
     21e:	60 10       	cpse	r6, r0
     220:	60 10       	cpse	r6, r0
     222:	60 10       	cpse	r6, r0
     224:	60 10       	cpse	r6, r0
     226:	45 10       	cpse	r4, r5
     228:	4e 10       	cpse	r4, r14
     22a:	57 10       	cpse	r5, r7
     22c:	5a 12       	cpse	r5, r26
     22e:	a1 12       	cpse	r10, r17
     230:	ad 12       	cpse	r10, r29
     232:	bb 12       	cpse	r11, r27
     234:	c9 12       	cpse	r12, r25
     236:	e2 12       	cpse	r14, r18
     238:	d5 12       	cpse	r13, r21
     23a:	fb 12       	cpse	r15, r27
     23c:	ef 12       	cpse	r14, r31
     23e:	07 13       	cpse	r16, r23
     240:	13 13       	cpse	r17, r19
     242:	7b 12       	cpse	r7, r27
     244:	65 12       	cpse	r6, r21
     246:	32 13       	cpse	r19, r18
     248:	3e 13       	cpse	r19, r30
     24a:	49 13       	cpse	r20, r25
     24c:	49 13       	cpse	r20, r25
     24e:	49 13       	cpse	r20, r25
     250:	49 13       	cpse	r20, r25
     252:	49 13       	cpse	r20, r25
     254:	49 13       	cpse	r20, r25
     256:	49 13       	cpse	r20, r25
     258:	49 13       	cpse	r20, r25
     25a:	49 13       	cpse	r20, r25
     25c:	49 13       	cpse	r20, r25
     25e:	49 13       	cpse	r20, r25
     260:	49 13       	cpse	r20, r25
     262:	49 13       	cpse	r20, r25
     264:	49 13       	cpse	r20, r25
     266:	49 13       	cpse	r20, r25
     268:	49 13       	cpse	r20, r25
     26a:	49 13       	cpse	r20, r25
     26c:	49 13       	cpse	r20, r25
     26e:	49 13       	cpse	r20, r25
     270:	49 13       	cpse	r20, r25
     272:	49 13       	cpse	r20, r25
     274:	49 13       	cpse	r20, r25
     276:	49 13       	cpse	r20, r25
     278:	49 13       	cpse	r20, r25
     27a:	49 13       	cpse	r20, r25
     27c:	49 13       	cpse	r20, r25
     27e:	49 13       	cpse	r20, r25
     280:	49 13       	cpse	r20, r25
     282:	49 13       	cpse	r20, r25
     284:	49 13       	cpse	r20, r25
     286:	49 13       	cpse	r20, r25
     288:	49 13       	cpse	r20, r25
     28a:	49 13       	cpse	r20, r25
     28c:	49 13       	cpse	r20, r25
     28e:	49 13       	cpse	r20, r25
     290:	49 13       	cpse	r20, r25
     292:	1f 13       	cpse	r17, r31
     294:	2b 13       	cpse	r18, r27

00000296 <__ctors_end>:
     296:	11 24       	eor	r1, r1
     298:	1f be       	out	0x3f, r1	; 63
     29a:	cf ef       	ldi	r28, 0xFF	; 255
     29c:	d8 e0       	ldi	r29, 0x08	; 8
     29e:	de bf       	out	0x3e, r29	; 62
     2a0:	cd bf       	out	0x3d, r28	; 61

000002a2 <__do_copy_data>:
     2a2:	16 e0       	ldi	r17, 0x06	; 6
     2a4:	a0 e0       	ldi	r26, 0x00	; 0
     2a6:	b1 e0       	ldi	r27, 0x01	; 1
     2a8:	ea ee       	ldi	r30, 0xEA	; 234
     2aa:	f2 e3       	ldi	r31, 0x32	; 50
     2ac:	02 c0       	rjmp	.+4      	; 0x2b2 <__do_copy_data+0x10>
     2ae:	05 90       	lpm	r0, Z+
     2b0:	0d 92       	st	X+, r0
     2b2:	a4 36       	cpi	r26, 0x64	; 100
     2b4:	b1 07       	cpc	r27, r17
     2b6:	d9 f7       	brne	.-10     	; 0x2ae <__do_copy_data+0xc>

000002b8 <__do_clear_bss>:
     2b8:	17 e0       	ldi	r17, 0x07	; 7
     2ba:	a4 e6       	ldi	r26, 0x64	; 100
     2bc:	b6 e0       	ldi	r27, 0x06	; 6
     2be:	01 c0       	rjmp	.+2      	; 0x2c2 <.do_clear_bss_start>

000002c0 <.do_clear_bss_loop>:
     2c0:	1d 92       	st	X+, r1

000002c2 <.do_clear_bss_start>:
     2c2:	a4 38       	cpi	r26, 0x84	; 132
     2c4:	b1 07       	cpc	r27, r17
     2c6:	e1 f7       	brne	.-8      	; 0x2c0 <.do_clear_bss_loop>
     2c8:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <main>
     2cc:	0c 94 73 19 	jmp	0x32e6	; 0x32e6 <_exit>

000002d0 <__bad_interrupt>:
     2d0:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000002d4 <main>:
#include "includes/Led.h"


int main(void){	

	main_init();
     2d4:	0e 94 ed 16 	call	0x2dda	; 0x2dda <main_init>
	
	while(1){	
		wdt_reset();
     2d8:	a8 95       	wdr
		EventHandleEvent();
     2da:	0e 94 3b 15 	call	0x2a76	; 0x2a76 <EventHandleEvent>
     2de:	fc cf       	rjmp	.-8      	; 0x2d8 <main+0x4>

000002e0 <button_read_col>:
		uint8_t r4=0;
				
		/* ROW 1 READ */

		
		r1=PINE;
     2e0:	9c b1       	in	r25, 0x0c	; 12
		
		if(!((r1>>ROW_1_PIN)&1)){
     2e2:	92 95       	swap	r25
     2e4:	9f 70       	andi	r25, 0x0F	; 15
     2e6:	90 fd       	sbrc	r25, 0
     2e8:	0b c0       	rjmp	.+22     	; 0x300 <button_read_col+0x20>
			button_state[0+col*BUTTON_ROW_NUMBER]=1;
     2ea:	e8 2f       	mov	r30, r24
     2ec:	f0 e0       	ldi	r31, 0x00	; 0
     2ee:	ee 0f       	add	r30, r30
     2f0:	ff 1f       	adc	r31, r31
     2f2:	ee 0f       	add	r30, r30
     2f4:	ff 1f       	adc	r31, r31
     2f6:	ea 50       	subi	r30, 0x0A	; 10
     2f8:	f9 4f       	sbci	r31, 0xF9	; 249
     2fa:	91 e0       	ldi	r25, 0x01	; 1
     2fc:	90 83       	st	Z, r25
     2fe:	09 c0       	rjmp	.+18     	; 0x312 <button_read_col+0x32>
		}else{
			button_state[0+col*BUTTON_ROW_NUMBER]=0;
     300:	e8 2f       	mov	r30, r24
     302:	f0 e0       	ldi	r31, 0x00	; 0
     304:	ee 0f       	add	r30, r30
     306:	ff 1f       	adc	r31, r31
     308:	ee 0f       	add	r30, r30
     30a:	ff 1f       	adc	r31, r31
     30c:	ea 50       	subi	r30, 0x0A	; 10
     30e:	f9 4f       	sbci	r31, 0xF9	; 249
     310:	10 82       	st	Z, r1
		}
	
		/* ROW 2 READ */
		
		r2=PINE;
     312:	9c b1       	in	r25, 0x0c	; 12
		if(!((r2>>ROW_2_PIN)&1)){		
     314:	92 95       	swap	r25
     316:	96 95       	lsr	r25
     318:	97 70       	andi	r25, 0x07	; 7
     31a:	90 fd       	sbrc	r25, 0
     31c:	0b c0       	rjmp	.+22     	; 0x334 <button_read_col+0x54>
			button_state[1+col*BUTTON_ROW_NUMBER]=1;
     31e:	e8 2f       	mov	r30, r24
     320:	f0 e0       	ldi	r31, 0x00	; 0
     322:	ee 0f       	add	r30, r30
     324:	ff 1f       	adc	r31, r31
     326:	ee 0f       	add	r30, r30
     328:	ff 1f       	adc	r31, r31
     32a:	ea 50       	subi	r30, 0x0A	; 10
     32c:	f9 4f       	sbci	r31, 0xF9	; 249
     32e:	91 e0       	ldi	r25, 0x01	; 1
     330:	91 83       	std	Z+1, r25	; 0x01
     332:	09 c0       	rjmp	.+18     	; 0x346 <button_read_col+0x66>
		}else{
			button_state[1+col*BUTTON_ROW_NUMBER]=0;
     334:	e8 2f       	mov	r30, r24
     336:	f0 e0       	ldi	r31, 0x00	; 0
     338:	ee 0f       	add	r30, r30
     33a:	ff 1f       	adc	r31, r31
     33c:	ee 0f       	add	r30, r30
     33e:	ff 1f       	adc	r31, r31
     340:	ea 50       	subi	r30, 0x0A	; 10
     342:	f9 4f       	sbci	r31, 0xF9	; 249
     344:	11 82       	std	Z+1, r1	; 0x01
		}
		
		/* ROW 3 READ */
		
		r3=PINC;
     346:	96 b1       	in	r25, 0x06	; 6
		if(!((r3>>ROW_3_PIN)&1)){	
     348:	92 95       	swap	r25
     34a:	96 95       	lsr	r25
     34c:	96 95       	lsr	r25
     34e:	93 70       	andi	r25, 0x03	; 3
     350:	90 fd       	sbrc	r25, 0
     352:	0b c0       	rjmp	.+22     	; 0x36a <button_read_col+0x8a>
			button_state[2+col*BUTTON_ROW_NUMBER]=1;
     354:	e8 2f       	mov	r30, r24
     356:	f0 e0       	ldi	r31, 0x00	; 0
     358:	ee 0f       	add	r30, r30
     35a:	ff 1f       	adc	r31, r31
     35c:	ee 0f       	add	r30, r30
     35e:	ff 1f       	adc	r31, r31
     360:	ea 50       	subi	r30, 0x0A	; 10
     362:	f9 4f       	sbci	r31, 0xF9	; 249
     364:	91 e0       	ldi	r25, 0x01	; 1
     366:	92 83       	std	Z+2, r25	; 0x02
     368:	09 c0       	rjmp	.+18     	; 0x37c <button_read_col+0x9c>
		}else{
			button_state[2+col*BUTTON_ROW_NUMBER]=0;
     36a:	e8 2f       	mov	r30, r24
     36c:	f0 e0       	ldi	r31, 0x00	; 0
     36e:	ee 0f       	add	r30, r30
     370:	ff 1f       	adc	r31, r31
     372:	ee 0f       	add	r30, r30
     374:	ff 1f       	adc	r31, r31
     376:	ea 50       	subi	r30, 0x0A	; 10
     378:	f9 4f       	sbci	r31, 0xF9	; 249
     37a:	12 82       	std	Z+2, r1	; 0x02
			
		}
		
		/* ROW 3 READ */
				
		r4=PINC;
     37c:	96 b1       	in	r25, 0x06	; 6
		if(!((r4>>ROW_4_PIN)&1)){
     37e:	96 95       	lsr	r25
     380:	96 95       	lsr	r25
     382:	96 95       	lsr	r25
     384:	90 fd       	sbrc	r25, 0
     386:	0b c0       	rjmp	.+22     	; 0x39e <button_read_col+0xbe>
			button_state[3+col*BUTTON_ROW_NUMBER]=1;
     388:	e8 2f       	mov	r30, r24
     38a:	f0 e0       	ldi	r31, 0x00	; 0
     38c:	ee 0f       	add	r30, r30
     38e:	ff 1f       	adc	r31, r31
     390:	ee 0f       	add	r30, r30
     392:	ff 1f       	adc	r31, r31
     394:	ea 50       	subi	r30, 0x0A	; 10
     396:	f9 4f       	sbci	r31, 0xF9	; 249
     398:	81 e0       	ldi	r24, 0x01	; 1
     39a:	83 83       	std	Z+3, r24	; 0x03
     39c:	08 95       	ret
			
		}else{
			button_state[3+col*BUTTON_ROW_NUMBER]=0;
     39e:	e8 2f       	mov	r30, r24
     3a0:	f0 e0       	ldi	r31, 0x00	; 0
     3a2:	ee 0f       	add	r30, r30
     3a4:	ff 1f       	adc	r31, r31
     3a6:	ee 0f       	add	r30, r30
     3a8:	ff 1f       	adc	r31, r31
     3aa:	ea 50       	subi	r30, 0x0A	; 10
     3ac:	f9 4f       	sbci	r31, 0xF9	; 249
     3ae:	13 82       	std	Z+3, r1	; 0x03
     3b0:	08 95       	ret

000003b2 <col1_input_high>:
}


void col1_input_high(void){
	/* COL 1 INPUT HIGH */
	DDRE&=~(1<<COLOUMN_1_PIN);
     3b2:	6e 98       	cbi	0x0d, 6	; 13
	PORTE|=(0x01)<<COLOUMN_1_PIN;
     3b4:	76 9a       	sbi	0x0e, 6	; 14
}
     3b6:	08 95       	ret

000003b8 <col2_input_high>:

void col2_input_high(void){
	/* COL 2 INPUT HIGH */
	DDRE&=~(1<<COLOUMN_2_PIN);
     3b8:	6f 98       	cbi	0x0d, 7	; 13
	PORTE|=(0x01)<<COLOUMN_2_PIN;
     3ba:	77 9a       	sbi	0x0e, 7	; 14
}
     3bc:	08 95       	ret

000003be <col3_input_high>:

void col3_input_high(void){
	/* COL 3 HIGH */
	DDRB&=~(1<<COLOUMN_3_PIN);
     3be:	24 98       	cbi	0x04, 4	; 4
	PORTB|=(0x01)<<COLOUMN_3_PIN;
     3c0:	2c 9a       	sbi	0x05, 4	; 5
	
}	
     3c2:	08 95       	ret

000003c4 <col1_low>:

void col1_low(void){
	/* COL 1 LOW */
	PORTE&=~(1<<COLOUMN_1_PIN);
     3c4:	76 98       	cbi	0x0e, 6	; 14
	DDRE|=(0x01)<<COLOUMN_1_PIN;
     3c6:	6e 9a       	sbi	0x0d, 6	; 13
}
     3c8:	08 95       	ret

000003ca <col2_low>:

void col2_low(void){
	/* COL 2 LOW */
	PORTE&=~(1<<COLOUMN_2_PIN);
     3ca:	77 98       	cbi	0x0e, 7	; 14
	DDRE|=(0x01)<<COLOUMN_2_PIN;
     3cc:	6f 9a       	sbi	0x0d, 7	; 13
}
     3ce:	08 95       	ret

000003d0 <col3_low>:

void col3_low(void){
	/* COL 3 LOW  */
	PORTB&=~(1<<COLOUMN_3_PIN);
     3d0:	2c 98       	cbi	0x05, 4	; 5
	DDRB|=(0x01)<<COLOUMN_3_PIN;
     3d2:	24 9a       	sbi	0x04, 4	; 4

}
     3d4:	08 95       	ret

000003d6 <buttons_react>:

void buttons_react(void){

	
	if(button_press[BUTTON_ID_UP]){
     3d6:	80 91 17 07 	lds	r24, 0x0717
     3da:	88 23       	and	r24, r24
     3dc:	21 f0       	breq	.+8      	; 0x3e6 <buttons_react+0x10>
		button_press[BUTTON_ID_UP]=0;
     3de:	10 92 17 07 	sts	0x0717, r1
		display_down();
     3e2:	0e 94 9d 13 	call	0x273a	; 0x273a <display_down>
	}
	
	if(button_press[BUTTON_ID_DOWN]){
     3e6:	80 91 18 07 	lds	r24, 0x0718
     3ea:	88 23       	and	r24, r24
     3ec:	21 f0       	breq	.+8      	; 0x3f6 <buttons_react+0x20>
		button_press[BUTTON_ID_DOWN]=0;
     3ee:	10 92 18 07 	sts	0x0718, r1
		display_up();		
     3f2:	0e 94 7f 13 	call	0x26fe	; 0x26fe <display_up>
	}
	
	/* LEDS on BUTTONS */
	if(button_state[BUTTON_ID_TV]){
     3f6:	80 91 00 07 	lds	r24, 0x0700
     3fa:	88 23       	and	r24, r24
     3fc:	21 f0       	breq	.+8      	; 0x406 <buttons_react+0x30>
		led_set(LED_ID_TC);
     3fe:	85 e0       	ldi	r24, 0x05	; 5
     400:	0e 94 5c 15 	call	0x2ab8	; 0x2ab8 <led_set>
     404:	03 c0       	rjmp	.+6      	; 0x40c <buttons_react+0x36>
	}else{
		led_clear(LED_ID_TC);
     406:	85 e0       	ldi	r24, 0x05	; 5
     408:	0e 94 94 15 	call	0x2b28	; 0x2b28 <led_clear>
	}
	if(button_state[BUTTON_ID_TC]){
     40c:	80 91 fc 06 	lds	r24, 0x06FC
     410:	88 23       	and	r24, r24
     412:	21 f0       	breq	.+8      	; 0x41c <buttons_react+0x46>
		led_set(LED_ID_TV);
     414:	86 e0       	ldi	r24, 0x06	; 6
     416:	0e 94 5c 15 	call	0x2ab8	; 0x2ab8 <led_set>
     41a:	03 c0       	rjmp	.+6      	; 0x422 <buttons_react+0x4c>
	}else{
		led_clear(LED_ID_TV);
     41c:	86 e0       	ldi	r24, 0x06	; 6
     41e:	0e 94 94 15 	call	0x2b28	; 0x2b28 <led_clear>
	}
	
	if(button_state[BUTTON_ID_RECUP]){
     422:	80 91 f9 06 	lds	r24, 0x06F9
     426:	88 23       	and	r24, r24
     428:	21 f0       	breq	.+8      	; 0x432 <buttons_react+0x5c>
		led_set(LED_ID_RECUP);
     42a:	87 e0       	ldi	r24, 0x07	; 7
     42c:	0e 94 5c 15 	call	0x2ab8	; 0x2ab8 <led_set>
     430:	03 c0       	rjmp	.+6      	; 0x438 <buttons_react+0x62>
	}else{
		led_clear(LED_ID_RECUP);
     432:	87 e0       	ldi	r24, 0x07	; 7
     434:	0e 94 94 15 	call	0x2b28	; 0x2b28 <led_clear>
	}
	
	if(button_state[BUTTON_ID_AD]){
     438:	80 91 01 07 	lds	r24, 0x0701
     43c:	88 23       	and	r24, r24
     43e:	21 f0       	breq	.+8      	; 0x448 <buttons_react+0x72>
		led_set(LED_ID_KOBI);
     440:	88 e0       	ldi	r24, 0x08	; 8
     442:	0e 94 5c 15 	call	0x2ab8	; 0x2ab8 <led_set>
     446:	03 c0       	rjmp	.+6      	; 0x44e <buttons_react+0x78>
	}else{
		led_clear(LED_ID_KOBI);
     448:	88 e0       	ldi	r24, 0x08	; 8
     44a:	0e 94 94 15 	call	0x2b28	; 0x2b28 <led_clear>
	}
	
	if(button_state[BUTTON_ID_KOBI]){
     44e:	80 91 fd 06 	lds	r24, 0x06FD
     452:	88 23       	and	r24, r24
     454:	21 f0       	breq	.+8      	; 0x45e <buttons_react+0x88>
		led_set(LED_ID_AD);
     456:	89 e0       	ldi	r24, 0x09	; 9
     458:	0e 94 5c 15 	call	0x2ab8	; 0x2ab8 <led_set>
     45c:	03 c0       	rjmp	.+6      	; 0x464 <buttons_react+0x8e>
	}else{
		led_clear(LED_ID_AD);
     45e:	89 e0       	ldi	r24, 0x09	; 9
     460:	0e 94 94 15 	call	0x2b28	; 0x2b28 <led_clear>
	}
		
		
	
	
	button_key1=0;
     464:	10 92 65 06 	sts	0x0665, r1
	if(button_state[BUTTON_ID_TMS]){
     468:	80 91 f8 06 	lds	r24, 0x06F8
     46c:	88 23       	and	r24, r24
     46e:	19 f0       	breq	.+6      	; 0x476 <buttons_react+0xa0>
		button_key1|=1;
     470:	81 e0       	ldi	r24, 0x01	; 1
     472:	80 93 65 06 	sts	0x0665, r24
	}
	if(button_state[BUTTON_ID_TV]){
     476:	80 91 00 07 	lds	r24, 0x0700
     47a:	88 23       	and	r24, r24
     47c:	29 f0       	breq	.+10     	; 0x488 <buttons_react+0xb2>
		button_key1|=1<<1;
     47e:	80 91 65 06 	lds	r24, 0x0665
     482:	82 60       	ori	r24, 0x02	; 2
     484:	80 93 65 06 	sts	0x0665, r24
	}
	if(button_state[BUTTON_ID_TC]){
     488:	80 91 fc 06 	lds	r24, 0x06FC
     48c:	88 23       	and	r24, r24
     48e:	29 f0       	breq	.+10     	; 0x49a <buttons_react+0xc4>
		button_key1|=1<<2;
     490:	80 91 65 06 	lds	r24, 0x0665
     494:	84 60       	ori	r24, 0x04	; 4
     496:	80 93 65 06 	sts	0x0665, r24
	}
	if(button_state[BUTTON_ID_RECUP]){
     49a:	80 91 f9 06 	lds	r24, 0x06F9
     49e:	88 23       	and	r24, r24
     4a0:	29 f0       	breq	.+10     	; 0x4ac <buttons_react+0xd6>
		button_key1|=1<<3;
     4a2:	80 91 65 06 	lds	r24, 0x0665
     4a6:	88 60       	ori	r24, 0x08	; 8
     4a8:	80 93 65 06 	sts	0x0665, r24
	}
	if(button_state[BUTTON_ID_KOBI]){
     4ac:	80 91 fd 06 	lds	r24, 0x06FD
     4b0:	88 23       	and	r24, r24
     4b2:	29 f0       	breq	.+10     	; 0x4be <buttons_react+0xe8>
		button_key1|=1<<4;
     4b4:	80 91 65 06 	lds	r24, 0x0665
     4b8:	80 61       	ori	r24, 0x10	; 16
     4ba:	80 93 65 06 	sts	0x0665, r24
	}
	if(button_state[BUTTON_ID_AD]){
     4be:	80 91 01 07 	lds	r24, 0x0701
     4c2:	88 23       	and	r24, r24
     4c4:	29 f0       	breq	.+10     	; 0x4d0 <buttons_react+0xfa>
		button_key1|=1<<5;
     4c6:	80 91 65 06 	lds	r24, 0x0665
     4ca:	80 62       	ori	r24, 0x20	; 32
     4cc:	80 93 65 06 	sts	0x0665, r24
	}
	
	button_key2=0;
     4d0:	10 92 64 06 	sts	0x0664, r1
	
	if(button_state[BUTTON_ID_PLUS]){
     4d4:	80 91 fa 06 	lds	r24, 0x06FA
     4d8:	88 23       	and	r24, r24
     4da:	19 f0       	breq	.+6      	; 0x4e2 <buttons_react+0x10c>
		button_key2|=1<<1;
     4dc:	82 e0       	ldi	r24, 0x02	; 2
     4de:	80 93 64 06 	sts	0x0664, r24
	}
	if(button_state[BUTTON_ID_MINUS]){
     4e2:	80 91 fb 06 	lds	r24, 0x06FB
     4e6:	88 23       	and	r24, r24
     4e8:	29 f0       	breq	.+10     	; 0x4f4 <buttons_react+0x11e>
		button_key2|=1;
     4ea:	80 91 64 06 	lds	r24, 0x0664
     4ee:	81 60       	ori	r24, 0x01	; 1
     4f0:	80 93 64 06 	sts	0x0664, r24
	}
	
	if(button_state[BUTTON_ID_FLAPPY_RADIO]){
     4f4:	80 91 f7 06 	lds	r24, 0x06F7
     4f8:	88 23       	and	r24, r24
     4fa:	29 f0       	breq	.+10     	; 0x506 <buttons_react+0x130>
		button_key2|=1<<2;
     4fc:	80 91 64 06 	lds	r24, 0x0664
     500:	84 60       	ori	r24, 0x04	; 4
     502:	80 93 64 06 	sts	0x0664, r24
	}
		
	
	if(button_state[BUTTON_ID_FLAPPY_DRS]){
     506:	80 91 f6 06 	lds	r24, 0x06F6
     50a:	88 23       	and	r24, r24
     50c:	29 f0       	breq	.+10     	; 0x518 <buttons_react+0x142>
		button_key2|=1<<3;
     50e:	80 91 64 06 	lds	r24, 0x0664
     512:	88 60       	ori	r24, 0x08	; 8
     514:	80 93 64 06 	sts	0x0664, r24
	}
	

	if(button_state[BUTTON_ID_UP]){
     518:	80 91 fe 06 	lds	r24, 0x06FE
     51c:	88 23       	and	r24, r24
     51e:	29 f0       	breq	.+10     	; 0x52a <buttons_react+0x154>
		button_key2|=1<<4;
     520:	80 91 64 06 	lds	r24, 0x0664
     524:	80 61       	ori	r24, 0x10	; 16
     526:	80 93 64 06 	sts	0x0664, r24
	}
	
	if(button_state[BUTTON_ID_DOWN]){
     52a:	80 91 ff 06 	lds	r24, 0x06FF
     52e:	88 23       	and	r24, r24
     530:	29 f0       	breq	.+10     	; 0x53c <buttons_react+0x166>
		button_key2|=1<<5;
     532:	80 91 64 06 	lds	r24, 0x0664
     536:	80 62       	ori	r24, 0x20	; 32
     538:	80 93 64 06 	sts	0x0664, r24
     53c:	08 95       	ret

0000053e <button_init>:
{

	
	/* enable pull-ups */
	
	MCUCR&=~(1<<PUD);
     53e:	85 b7       	in	r24, 0x35	; 53
     540:	8f 7e       	andi	r24, 0xEF	; 239
     542:	85 bf       	out	0x35, r24	; 53
	
	
	/* COL 1 INPUT HIGH */
	DDRE|=~(1<<COLOUMN_1_PIN);
     544:	8d b1       	in	r24, 0x0d	; 13
     546:	8f 6b       	ori	r24, 0xBF	; 191
     548:	8d b9       	out	0x0d, r24	; 13
	PORTE|=(0x01)<<COLOUMN_1_PIN;
     54a:	76 9a       	sbi	0x0e, 6	; 14
	/* COL 2 INPUT HIGH */
	DDRE|=~(1<<COLOUMN_2_PIN);
     54c:	8d b1       	in	r24, 0x0d	; 13
     54e:	8f 67       	ori	r24, 0x7F	; 127
     550:	8d b9       	out	0x0d, r24	; 13
	PORTE|=(0x01)<<COLOUMN_2_PIN;
     552:	77 9a       	sbi	0x0e, 7	; 14
	/* COL 3 INPUT HIGH */
	DDRB|=~(1<<COLOUMN_3_PIN);
     554:	84 b1       	in	r24, 0x04	; 4
     556:	8f 6e       	ori	r24, 0xEF	; 239
     558:	84 b9       	out	0x04, r24	; 4
	PORTB|=(0x01)<<COLOUMN_3_PIN;
     55a:	2c 9a       	sbi	0x05, 4	; 5
	
	
	/* ROW 1 INPUT, PULLUP */
	DDRE&=~(1<<ROW_1_PIN);
     55c:	6c 98       	cbi	0x0d, 4	; 13
	PORTE|=1<<ROW_1_PIN;
     55e:	74 9a       	sbi	0x0e, 4	; 14
	/* ROW 2 INPUT, PULLUP */
	DDRE&=~(1<<ROW_2_PIN);
     560:	6d 98       	cbi	0x0d, 5	; 13
	PORTE|=1<<ROW_2_PIN;
     562:	75 9a       	sbi	0x0e, 5	; 14
	/* ROW 3 INPUT, PULLUP */
	DDRC&=~(1<<ROW_3_PIN);
     564:	3e 98       	cbi	0x07, 6	; 7
	PORTC|=1<<ROW_3_PIN;
     566:	46 9a       	sbi	0x08, 6	; 8
	/* ROW 4 INPUT, PULLUP */
	DDRC&=~(1<<ROW_4_PIN);
     568:	3b 98       	cbi	0x07, 3	; 7
	PORTC|=1<<ROW_4_PIN;
     56a:	43 9a       	sbi	0x08, 3	; 8
     56c:	ed e1       	ldi	r30, 0x1D	; 29
     56e:	f7 e0       	ldi	r31, 0x07	; 7
#include "../includes/Led.h"

 uint8_t button_key1=0;
 uint8_t button_key2=0;

void button_init( void )
     570:	cf 01       	movw	r24, r30
     572:	0c 96       	adiw	r24, 0x0c	; 12
	DDRC&=~(1<<ROW_4_PIN);
	PORTC|=1<<ROW_4_PIN;
	
	uint8_t i;
	for(i=0;i<12;i++){
		button_released[i]=1;
     574:	21 e0       	ldi	r18, 0x01	; 1
     576:	21 93       	st	Z+, r18
	/* ROW 4 INPUT, PULLUP */
	DDRC&=~(1<<ROW_4_PIN);
	PORTC|=1<<ROW_4_PIN;
	
	uint8_t i;
	for(i=0;i<12;i++){
     578:	e8 17       	cp	r30, r24
     57a:	f9 07       	cpc	r31, r25
     57c:	e1 f7       	brne	.-8      	; 0x576 <button_init+0x38>
		button_released[i]=1;
	}
	
} /* end button_init */
     57e:	08 95       	ret

00000580 <button_multiplex_cycle>:

void button_multiplex_cycle(void){
     580:	cf 92       	push	r12
     582:	df 92       	push	r13
     584:	ef 92       	push	r14
     586:	ff 92       	push	r15
     588:	0f 93       	push	r16
     58a:	1f 93       	push	r17
     58c:	cf 93       	push	r28
     58e:	df 93       	push	r29
		
		
	col1_input_high();
     590:	c9 ed       	ldi	r28, 0xD9	; 217
     592:	d1 e0       	ldi	r29, 0x01	; 1
     594:	fe 01       	movw	r30, r28
     596:	09 95       	icall
	col2_input_high();
     598:	0c ed       	ldi	r16, 0xDC	; 220
     59a:	11 e0       	ldi	r17, 0x01	; 1
     59c:	f8 01       	movw	r30, r16
     59e:	09 95       	icall
	col3_input_high();
     5a0:	0f 2e       	mov	r0, r31
     5a2:	ff ed       	ldi	r31, 0xDF	; 223
     5a4:	ef 2e       	mov	r14, r31
     5a6:	f1 e0       	ldi	r31, 0x01	; 1
     5a8:	ff 2e       	mov	r15, r31
     5aa:	f0 2d       	mov	r31, r0
     5ac:	f7 01       	movw	r30, r14
     5ae:	09 95       	icall
	
	/* Cycle 1 */

	col2_input_high();
     5b0:	f8 01       	movw	r30, r16
     5b2:	09 95       	icall
	col3_input_high();
     5b4:	f7 01       	movw	r30, r14
     5b6:	09 95       	icall
	col1_low();
     5b8:	0e 94 e2 01 	call	0x3c4	; 0x3c4 <col1_low>
	
		
	button_read_col(0);
     5bc:	0f 2e       	mov	r0, r31
     5be:	f0 e7       	ldi	r31, 0x70	; 112
     5c0:	cf 2e       	mov	r12, r31
     5c2:	f1 e0       	ldi	r31, 0x01	; 1
     5c4:	df 2e       	mov	r13, r31
     5c6:	f0 2d       	mov	r31, r0
     5c8:	80 e0       	ldi	r24, 0x00	; 0
     5ca:	90 e0       	ldi	r25, 0x00	; 0
     5cc:	f6 01       	movw	r30, r12
     5ce:	09 95       	icall

	/* Cycle 2 */

	
	col1_input_high();
     5d0:	fe 01       	movw	r30, r28
     5d2:	09 95       	icall
	col3_input_high();
     5d4:	f7 01       	movw	r30, r14
     5d6:	09 95       	icall
	col2_low();
     5d8:	0e 94 e5 01 	call	0x3ca	; 0x3ca <col2_low>
	
	button_read_col(1);
     5dc:	81 e0       	ldi	r24, 0x01	; 1
     5de:	90 e0       	ldi	r25, 0x00	; 0
     5e0:	f6 01       	movw	r30, r12
     5e2:	09 95       	icall
	
	
	/* Cycle 3 */
	
	col1_input_high();
     5e4:	fe 01       	movw	r30, r28
     5e6:	09 95       	icall
	col2_input_high();
     5e8:	f8 01       	movw	r30, r16
     5ea:	09 95       	icall
	col3_low();	
     5ec:	0e 94 e8 01 	call	0x3d0	; 0x3d0 <col3_low>
	
	button_read_col(2);
     5f0:	82 e0       	ldi	r24, 0x02	; 2
     5f2:	90 e0       	ldi	r25, 0x00	; 0
     5f4:	f6 01       	movw	r30, r12
     5f6:	09 95       	icall
	
			
	col1_input_high();
     5f8:	fe 01       	movw	r30, r28
     5fa:	09 95       	icall
	col2_input_high();
     5fc:	f8 01       	movw	r30, r16
     5fe:	09 95       	icall
	col3_input_high();
     600:	f7 01       	movw	r30, r14
     602:	09 95       	icall
     604:	e3 e0       	ldi	r30, 0x03	; 3
     606:	f7 e0       	ldi	r31, 0x07	; 7
     608:	a6 ef       	ldi	r26, 0xF6	; 246
     60a:	b6 e0       	ldi	r27, 0x06	; 6
     60c:	0d e1       	ldi	r16, 0x1D	; 29
     60e:	17 e0       	ldi	r17, 0x07	; 7
     610:	8f e0       	ldi	r24, 0x0F	; 15
     612:	97 e0       	ldi	r25, 0x07	; 7
		button_released[i]=1;
	}
	
} /* end button_init */

void button_multiplex_cycle(void){
     614:	af 01       	movw	r20, r30
     616:	44 5f       	subi	r20, 0xF4	; 244
     618:	5f 4f       	sbci	r21, 0xFF	; 255
		if(button_previous_state[i]==0 && button_state[i]==1 && button_released[i]==1){
			button_press[i]=1;
			button_released[i]=0;
		}
		if(button_previous_state[i]==1 && button_state[i]==0 && button_released[i]==0){
			button_released[i]=1;
     61a:	71 e0       	ldi	r23, 0x01	; 1
		button_released[i]=1;
	}
	
} /* end button_init */

void button_multiplex_cycle(void){
     61c:	9f 01       	movw	r18, r30
	col2_input_high();
	col3_input_high();
	
	uint8_t i=0;
	for(i;i<12;i++){
		if(button_previous_state[i]==0 && button_state[i]==1 && button_released[i]==1){
     61e:	60 81       	ld	r22, Z
     620:	66 23       	and	r22, r22
     622:	59 f4       	brne	.+22     	; 0x63a <button_multiplex_cycle+0xba>
     624:	6c 91       	ld	r22, X
     626:	61 30       	cpi	r22, 0x01	; 1
     628:	41 f4       	brne	.+16     	; 0x63a <button_multiplex_cycle+0xba>
     62a:	e8 01       	movw	r28, r16
     62c:	68 81       	ld	r22, Y
     62e:	61 30       	cpi	r22, 0x01	; 1
     630:	81 f4       	brne	.+32     	; 0x652 <button_multiplex_cycle+0xd2>
			button_press[i]=1;
     632:	ec 01       	movw	r28, r24
     634:	78 83       	st	Y, r23
			button_released[i]=0;
     636:	e8 01       	movw	r28, r16
     638:	18 82       	st	Y, r1
		}
		if(button_previous_state[i]==1 && button_state[i]==0 && button_released[i]==0){
     63a:	e9 01       	movw	r28, r18
     63c:	28 81       	ld	r18, Y
     63e:	21 30       	cpi	r18, 0x01	; 1
     640:	41 f4       	brne	.+16     	; 0x652 <button_multiplex_cycle+0xd2>
     642:	2c 91       	ld	r18, X
     644:	22 23       	and	r18, r18
     646:	29 f4       	brne	.+10     	; 0x652 <button_multiplex_cycle+0xd2>
     648:	e8 01       	movw	r28, r16
     64a:	28 81       	ld	r18, Y
     64c:	22 23       	and	r18, r18
     64e:	09 f4       	brne	.+2      	; 0x652 <button_multiplex_cycle+0xd2>
			button_released[i]=1;
     650:	78 83       	st	Y, r23
     652:	31 96       	adiw	r30, 0x01	; 1
     654:	11 96       	adiw	r26, 0x01	; 1
     656:	0f 5f       	subi	r16, 0xFF	; 255
     658:	1f 4f       	sbci	r17, 0xFF	; 255
     65a:	01 96       	adiw	r24, 0x01	; 1
	col1_input_high();
	col2_input_high();
	col3_input_high();
	
	uint8_t i=0;
	for(i;i<12;i++){
     65c:	e4 17       	cp	r30, r20
     65e:	f5 07       	cpc	r31, r21
     660:	e9 f6       	brne	.-70     	; 0x61c <button_multiplex_cycle+0x9c>
			button_released[i]=1;
		}			
	}
	
	
	buttons_react();
     662:	0e 94 eb 01 	call	0x3d6	; 0x3d6 <buttons_react>
	
	
	memcpy(button_previous_state,button_state,12);
     666:	a3 e0       	ldi	r26, 0x03	; 3
     668:	b7 e0       	ldi	r27, 0x07	; 7
     66a:	e6 ef       	ldi	r30, 0xF6	; 246
     66c:	f6 e0       	ldi	r31, 0x06	; 6
     66e:	8c e0       	ldi	r24, 0x0C	; 12
     670:	01 90       	ld	r0, Z+
     672:	0d 92       	st	X+, r0
     674:	81 50       	subi	r24, 0x01	; 1
     676:	e1 f7       	brne	.-8      	; 0x670 <button_multiplex_cycle+0xf0>
	
} /* end button_multiplex_cycle */
     678:	df 91       	pop	r29
     67a:	cf 91       	pop	r28
     67c:	1f 91       	pop	r17
     67e:	0f 91       	pop	r16
     680:	ff 90       	pop	r15
     682:	ef 90       	pop	r14
     684:	df 90       	pop	r13
     686:	cf 90       	pop	r12
     688:	08 95       	ret

0000068a <button_get_button_state>:
	
}/*end button_read_rows */


uint8_t button_get_button_state(uint8_t button_id){
	return button_state[button_id];
     68a:	26 ef       	ldi	r18, 0xF6	; 246
     68c:	36 e0       	ldi	r19, 0x06	; 6
     68e:	28 0f       	add	r18, r24
     690:	31 1d       	adc	r19, r1
}
     692:	f9 01       	movw	r30, r18
     694:	80 81       	ld	r24, Z
     696:	08 95       	ret

00000698 <buzzer_init>:
uint8_t buzzer_count=0;
uint8_t buzz_cycles=0;

void buzzer_init( void )
{
	DDRA|=(1)<<BUZZER_PIN;
     698:	08 9a       	sbi	0x01, 0	; 1
	PORTA&=~((1)<<BUZZER_PIN);
     69a:	10 98       	cbi	0x02, 0	; 2
}
     69c:	08 95       	ret

0000069e <buzzer_on>:

void buzzer_on( void )
{
	PORTA|=1<<BUZZER_PIN;
     69e:	10 9a       	sbi	0x02, 0	; 2
}
     6a0:	08 95       	ret

000006a2 <buzzer_off>:

void buzzer_off( void )
{
	PORTA&=~(1<<BUZZER_PIN);
     6a2:	10 98       	cbi	0x02, 0	; 2
}
     6a4:	08 95       	ret

000006a6 <buzzer_buzz_ready_to_drive>:


void buzzer_buzz_ready_to_drive(){
	buzzer_on();
     6a6:	0e 94 4f 03 	call	0x69e	; 0x69e <buzzer_on>
	buzz_cycles=3;
     6aa:	83 e0       	ldi	r24, 0x03	; 3
     6ac:	80 93 66 06 	sts	0x0666, r24
	buzzer_count=4;	
     6b0:	84 e0       	ldi	r24, 0x04	; 4
     6b2:	80 93 67 06 	sts	0x0667, r24
}
     6b6:	08 95       	ret

000006b8 <__vector_18>:

/* +--------------------------------+ */
/* | CODE							| */
/* +--------------------------------+ */

ISR(CANIT_vect){
     6b8:	1f 92       	push	r1
     6ba:	0f 92       	push	r0
     6bc:	0f b6       	in	r0, 0x3f	; 63
     6be:	0f 92       	push	r0
     6c0:	11 24       	eor	r1, r1
     6c2:	2f 93       	push	r18
     6c4:	3f 93       	push	r19
     6c6:	4f 93       	push	r20
     6c8:	5f 93       	push	r21
     6ca:	6f 93       	push	r22
     6cc:	7f 93       	push	r23
     6ce:	8f 93       	push	r24
     6d0:	9f 93       	push	r25
     6d2:	af 93       	push	r26
     6d4:	bf 93       	push	r27
     6d6:	cf 93       	push	r28
     6d8:	ef 93       	push	r30
     6da:	ff 93       	push	r31
	U8 interrupts=CANSTMOB;
     6dc:	c0 91 ee 00 	lds	r28, 0x00EE
	if(interrupts&(1<<AERR)){
     6e0:	c0 ff       	sbrs	r28, 0
     6e2:	08 c0       	rjmp	.+16     	; 0x6f4 <__vector_18+0x3c>
		EventAddEvent(EVENT_CANERROR);
     6e4:	87 e0       	ldi	r24, 0x07	; 7
     6e6:	0e 94 df 13 	call	0x27be	; 0x27be <EventAddEvent>
		CANSTMOB&=~(1<<AERR);
     6ea:	ee ee       	ldi	r30, 0xEE	; 238
     6ec:	f0 e0       	ldi	r31, 0x00	; 0
     6ee:	80 81       	ld	r24, Z
     6f0:	8e 7f       	andi	r24, 0xFE	; 254
     6f2:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<TXOK)){
     6f4:	c6 ff       	sbrs	r28, 6
     6f6:	08 c0       	rjmp	.+16     	; 0x708 <__vector_18+0x50>
		EventAddEvent(EVENT_CANTX);
     6f8:	88 e0       	ldi	r24, 0x08	; 8
     6fa:	0e 94 df 13 	call	0x27be	; 0x27be <EventAddEvent>
		CANSTMOB&=~(1<<TXOK);
     6fe:	ee ee       	ldi	r30, 0xEE	; 238
     700:	f0 e0       	ldi	r31, 0x00	; 0
     702:	80 81       	ld	r24, Z
     704:	8f 7b       	andi	r24, 0xBF	; 191
     706:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<RXOK)){
     708:	c5 ff       	sbrs	r28, 5
     70a:	08 c0       	rjmp	.+16     	; 0x71c <__vector_18+0x64>
		EventAddEvent(EVENT_CANRX);
     70c:	89 e0       	ldi	r24, 0x09	; 9
     70e:	0e 94 df 13 	call	0x27be	; 0x27be <EventAddEvent>
		//can_get_status(RxT);
		//CANSTMOB&=~(1<<RXOK);
		CANGIE&=~(1<<ENIT);
     712:	eb ed       	ldi	r30, 0xDB	; 219
     714:	f0 e0       	ldi	r31, 0x00	; 0
     716:	80 81       	ld	r24, Z
     718:	8f 77       	andi	r24, 0x7F	; 127
     71a:	80 83       	st	Z, r24
	}
	return;
}
     71c:	ff 91       	pop	r31
     71e:	ef 91       	pop	r30
     720:	cf 91       	pop	r28
     722:	bf 91       	pop	r27
     724:	af 91       	pop	r26
     726:	9f 91       	pop	r25
     728:	8f 91       	pop	r24
     72a:	7f 91       	pop	r23
     72c:	6f 91       	pop	r22
     72e:	5f 91       	pop	r21
     730:	4f 91       	pop	r20
     732:	3f 91       	pop	r19
     734:	2f 91       	pop	r18
     736:	0f 90       	pop	r0
     738:	0f be       	out	0x3f, r0	; 63
     73a:	0f 90       	pop	r0
     73c:	1f 90       	pop	r1
     73e:	18 95       	reti

00000740 <CANInit>:

void CANInit(void){
	can_init(CAN_BAUDRATE);
     740:	85 e0       	ldi	r24, 0x05	; 5
     742:	0e 94 57 07 	call	0xeae	; 0xeae <can_init>
	CANSTMOB=0;
     746:	10 92 ee 00 	sts	0x00EE, r1
	CANGIE|=((1<<ENRX)|(1<<ENTX)|(1<<ENERR)|(1<<ENIT));
     74a:	eb ed       	ldi	r30, 0xDB	; 219
     74c:	f0 e0       	ldi	r31, 0x00	; 0
     74e:	80 81       	ld	r24, Z
     750:	88 6b       	ori	r24, 0xB8	; 184
     752:	80 83       	st	Z, r24
	CANIE1=0x7F;
     754:	8f e7       	ldi	r24, 0x7F	; 127
     756:	80 93 df 00 	sts	0x00DF, r24
	CANIE2=0xFF;
     75a:	8f ef       	ldi	r24, 0xFF	; 255
     75c:	80 93 de 00 	sts	0x00DE, r24
	can_queue_head=0;
     760:	10 92 34 07 	sts	0x0734, r1
	can_queue_tail=0;
     764:	10 92 36 07 	sts	0x0736, r1
	can_Status=CAN_Ready;
     768:	10 92 35 07 	sts	0x0735, r1
	can_rx=0;
     76c:	10 92 38 07 	sts	0x0738, r1
     770:	10 92 37 07 	sts	0x0737, r1
}
     774:	08 95       	ret

00000776 <CANGetStruct>:

void CANGetStruct(st_cmd_t* st,U8* datapt, U16 ID, U8 length){
     776:	fc 01       	movw	r30, r24
	st->pt_data=datapt;
     778:	70 87       	std	Z+8, r23	; 0x08
     77a:	67 83       	std	Z+7, r22	; 0x07
	st->ctrl.ide=0;
     77c:	17 86       	std	Z+15, r1	; 0x0f
	st->ctrl.rtr=0;
     77e:	16 86       	std	Z+14, r1	; 0x0e
	st->id.std=ID;
     780:	53 83       	std	Z+3, r21	; 0x03
     782:	42 83       	std	Z+2, r20	; 0x02
	st->dlc=length;
     784:	26 83       	std	Z+6, r18	; 0x06
	st->id_mask=0x07FF;
     786:	8f ef       	ldi	r24, 0xFF	; 255
     788:	97 e0       	ldi	r25, 0x07	; 7
     78a:	a0 e0       	ldi	r26, 0x00	; 0
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	82 87       	std	Z+10, r24	; 0x0a
     790:	93 87       	std	Z+11, r25	; 0x0b
     792:	a4 87       	std	Z+12, r26	; 0x0c
     794:	b5 87       	std	Z+13, r27	; 0x0d
}
     796:	08 95       	ret

00000798 <CANStartRx>:

void CANStartRx(st_cmd_t* Rx){
	can_rx=Rx;
     798:	90 93 38 07 	sts	0x0738, r25
     79c:	80 93 37 07 	sts	0x0737, r24
	can_rx->cmd=CMD_RX_DATA;
     7a0:	25 e0       	ldi	r18, 0x05	; 5
     7a2:	fc 01       	movw	r30, r24
     7a4:	21 83       	std	Z+1, r18	; 0x01
	can_cmd(can_rx);
     7a6:	80 91 37 07 	lds	r24, 0x0737
     7aa:	90 91 38 07 	lds	r25, 0x0738
     7ae:	0e 94 6c 07 	call	0xed8	; 0xed8 <can_cmd>
}
     7b2:	08 95       	ret

000007b4 <CANGetData>:

void CANGetData(st_cmd_t* Rx){
	can_get_status(Rx);
     7b4:	0e 94 46 0d 	call	0x1a8c	; 0x1a8c <can_get_status>
	CANGIE|=(1<<ENIT);
     7b8:	eb ed       	ldi	r30, 0xDB	; 219
     7ba:	f0 e0       	ldi	r31, 0x00	; 0
     7bc:	80 81       	ld	r24, Z
     7be:	80 68       	ori	r24, 0x80	; 128
     7c0:	80 83       	st	Z, r24
}
     7c2:	08 95       	ret

000007c4 <CANSendData>:

void CANSendData(void){
	if(can_queue_head!=can_queue_tail){
     7c4:	90 91 34 07 	lds	r25, 0x0734
     7c8:	80 91 36 07 	lds	r24, 0x0736
     7cc:	98 17       	cp	r25, r24
     7ce:	41 f1       	breq	.+80     	; 0x820 <CANSendData+0x5c>
		if(can_rx!=0){
     7d0:	e0 91 37 07 	lds	r30, 0x0737
     7d4:	f0 91 38 07 	lds	r31, 0x0738
     7d8:	30 97       	sbiw	r30, 0x00	; 0
     7da:	41 f0       	breq	.+16     	; 0x7ec <CANSendData+0x28>
			can_rx->cmd=CMD_ABORT;
     7dc:	8c e0       	ldi	r24, 0x0C	; 12
     7de:	81 83       	std	Z+1, r24	; 0x01
			can_cmd(can_rx);
     7e0:	80 91 37 07 	lds	r24, 0x0737
     7e4:	90 91 38 07 	lds	r25, 0x0738
     7e8:	0e 94 6c 07 	call	0xed8	; 0xed8 <can_cmd>
		}
		can_queue[can_queue_tail]->cmd=CMD_TX_DATA;
     7ec:	e0 91 36 07 	lds	r30, 0x0736
     7f0:	f0 e0       	ldi	r31, 0x00	; 0
     7f2:	ee 0f       	add	r30, r30
     7f4:	ff 1f       	adc	r31, r31
     7f6:	e6 5d       	subi	r30, 0xD6	; 214
     7f8:	f8 4f       	sbci	r31, 0xF8	; 248
     7fa:	a0 81       	ld	r26, Z
     7fc:	b1 81       	ldd	r27, Z+1	; 0x01
     7fe:	82 e0       	ldi	r24, 0x02	; 2
     800:	11 96       	adiw	r26, 0x01	; 1
     802:	8c 93       	st	X, r24
		if(can_cmd(can_queue[can_queue_tail])!=CAN_CMD_ACCEPTED){
     804:	80 81       	ld	r24, Z
     806:	91 81       	ldd	r25, Z+1	; 0x01
     808:	0e 94 6c 07 	call	0xed8	; 0xed8 <can_cmd>
     80c:	88 23       	and	r24, r24
     80e:	21 f0       	breq	.+8      	; 0x818 <CANSendData+0x54>
			AddError(ERROR_CAN_ACCEPTED);
     810:	81 e0       	ldi	r24, 0x01	; 1
     812:	0e 94 cc 13 	call	0x2798	; 0x2798 <AddError>
     816:	08 95       	ret
		}else{
			can_Status=CAN_Send;
     818:	81 e0       	ldi	r24, 0x01	; 1
     81a:	80 93 35 07 	sts	0x0735, r24
     81e:	08 95       	ret
		}		
	}else if(can_rx!=0){
     820:	e0 91 37 07 	lds	r30, 0x0737
     824:	f0 91 38 07 	lds	r31, 0x0738
     828:	30 97       	sbiw	r30, 0x00	; 0
     82a:	41 f0       	breq	.+16     	; 0x83c <CANSendData+0x78>
		can_rx->cmd=CMD_RX_DATA;
     82c:	85 e0       	ldi	r24, 0x05	; 5
     82e:	81 83       	std	Z+1, r24	; 0x01
		can_cmd(can_rx);
     830:	80 91 37 07 	lds	r24, 0x0737
     834:	90 91 38 07 	lds	r25, 0x0738
     838:	0e 94 6c 07 	call	0xed8	; 0xed8 <can_cmd>
     83c:	08 95       	ret

0000083e <CANAddSendData>:
	}
}

void CANAddSendData(st_cmd_t* Tx){
     83e:	cf 93       	push	r28
     840:	df 93       	push	r29
     842:	ec 01       	movw	r28, r24
	if((can_queue_head+1)%CAN_QUEUE_SIZE!=can_queue_tail){
     844:	e0 91 34 07 	lds	r30, 0x0734
     848:	f0 e0       	ldi	r31, 0x00	; 0
     84a:	cf 01       	movw	r24, r30
     84c:	01 96       	adiw	r24, 0x01	; 1
     84e:	65 e0       	ldi	r22, 0x05	; 5
     850:	70 e0       	ldi	r23, 0x00	; 0
     852:	0e 94 4c 19 	call	0x3298	; 0x3298 <__divmodhi4>
     856:	20 91 36 07 	lds	r18, 0x0736
     85a:	30 e0       	ldi	r19, 0x00	; 0
     85c:	82 17       	cp	r24, r18
     85e:	93 07       	cpc	r25, r19
     860:	49 f0       	breq	.+18     	; 0x874 <CANAddSendData+0x36>
		can_queue[can_queue_head]=Tx;
     862:	ee 0f       	add	r30, r30
     864:	ff 1f       	adc	r31, r31
     866:	e6 5d       	subi	r30, 0xD6	; 214
     868:	f8 4f       	sbci	r31, 0xF8	; 248
     86a:	d1 83       	std	Z+1, r29	; 0x01
     86c:	c0 83       	st	Z, r28
		can_queue_head=(can_queue_head+1)%CAN_QUEUE_SIZE;
     86e:	80 93 34 07 	sts	0x0734, r24
     872:	03 c0       	rjmp	.+6      	; 0x87a <CANAddSendData+0x3c>
	}else{
		AddError(ERROR_CANQUEUE_FULL);
     874:	84 e0       	ldi	r24, 0x04	; 4
     876:	0e 94 cc 13 	call	0x2798	; 0x2798 <AddError>
	}
	if(can_Status==CAN_Ready){
     87a:	80 91 35 07 	lds	r24, 0x0735
     87e:	88 23       	and	r24, r24
     880:	11 f4       	brne	.+4      	; 0x886 <CANAddSendData+0x48>
		CANSendData();
     882:	0e 94 e2 03 	call	0x7c4	; 0x7c4 <CANSendData>
	}
}
     886:	df 91       	pop	r29
     888:	cf 91       	pop	r28
     88a:	08 95       	ret

0000088c <CANGetCurrentTx>:

st_cmd_t* CANGetCurrentTx(void){
	return can_queue[can_queue_tail];
     88c:	e0 91 36 07 	lds	r30, 0x0736
     890:	f0 e0       	ldi	r31, 0x00	; 0
     892:	ee 0f       	add	r30, r30
     894:	ff 1f       	adc	r31, r31
     896:	e6 5d       	subi	r30, 0xD6	; 214
     898:	f8 4f       	sbci	r31, 0xF8	; 248
}
     89a:	80 81       	ld	r24, Z
     89c:	91 81       	ldd	r25, Z+1	; 0x01
     89e:	08 95       	ret

000008a0 <CANSendNext>:

void CANSendNext(void){
	can_queue[can_queue_tail]->cmd = CMD_ABORT;
     8a0:	e0 91 36 07 	lds	r30, 0x0736
     8a4:	f0 e0       	ldi	r31, 0x00	; 0
     8a6:	ee 0f       	add	r30, r30
     8a8:	ff 1f       	adc	r31, r31
     8aa:	e6 5d       	subi	r30, 0xD6	; 214
     8ac:	f8 4f       	sbci	r31, 0xF8	; 248
     8ae:	a0 81       	ld	r26, Z
     8b0:	b1 81       	ldd	r27, Z+1	; 0x01
     8b2:	8c e0       	ldi	r24, 0x0C	; 12
     8b4:	11 96       	adiw	r26, 0x01	; 1
     8b6:	8c 93       	st	X, r24
	can_cmd(can_queue[can_queue_tail]);
     8b8:	80 81       	ld	r24, Z
     8ba:	91 81       	ldd	r25, Z+1	; 0x01
     8bc:	0e 94 6c 07 	call	0xed8	; 0xed8 <can_cmd>
	can_Status=CAN_Ready;
     8c0:	10 92 35 07 	sts	0x0735, r1
	can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     8c4:	80 91 36 07 	lds	r24, 0x0736
     8c8:	90 e0       	ldi	r25, 0x00	; 0
     8ca:	01 96       	adiw	r24, 0x01	; 1
     8cc:	65 e0       	ldi	r22, 0x05	; 5
     8ce:	70 e0       	ldi	r23, 0x00	; 0
     8d0:	0e 94 4c 19 	call	0x3298	; 0x3298 <__divmodhi4>
     8d4:	80 93 36 07 	sts	0x0736, r24
	CANSendData();
     8d8:	0e 94 e2 03 	call	0x7c4	; 0x7c4 <CANSendData>
}
     8dc:	08 95       	ret

000008de <CANAbortCMD>:

void CANAbortCMD(void){
	if(can_Status==CAN_Send){
     8de:	80 91 35 07 	lds	r24, 0x0735
     8e2:	81 30       	cpi	r24, 0x01	; 1
     8e4:	f9 f4       	brne	.+62     	; 0x924 <__stack+0x25>
		can_queue[can_queue_tail]->cmd = CMD_ABORT;
     8e6:	e0 91 36 07 	lds	r30, 0x0736
     8ea:	f0 e0       	ldi	r31, 0x00	; 0
     8ec:	ee 0f       	add	r30, r30
     8ee:	ff 1f       	adc	r31, r31
     8f0:	e6 5d       	subi	r30, 0xD6	; 214
     8f2:	f8 4f       	sbci	r31, 0xF8	; 248
     8f4:	a0 81       	ld	r26, Z
     8f6:	b1 81       	ldd	r27, Z+1	; 0x01
     8f8:	8c e0       	ldi	r24, 0x0C	; 12
     8fa:	11 96       	adiw	r26, 0x01	; 1
     8fc:	8c 93       	st	X, r24
		can_cmd(can_queue[can_queue_tail]);
     8fe:	80 81       	ld	r24, Z
     900:	91 81       	ldd	r25, Z+1	; 0x01
     902:	0e 94 6c 07 	call	0xed8	; 0xed8 <can_cmd>
		AddError(ERROR_CAN_SEND);
     906:	82 e0       	ldi	r24, 0x02	; 2
     908:	0e 94 cc 13 	call	0x2798	; 0x2798 <AddError>
		can_Status=CAN_Ready;
     90c:	10 92 35 07 	sts	0x0735, r1
		can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     910:	80 91 36 07 	lds	r24, 0x0736
     914:	90 e0       	ldi	r25, 0x00	; 0
     916:	01 96       	adiw	r24, 0x01	; 1
     918:	65 e0       	ldi	r22, 0x05	; 5
     91a:	70 e0       	ldi	r23, 0x00	; 0
     91c:	0e 94 4c 19 	call	0x3298	; 0x3298 <__divmodhi4>
     920:	80 93 36 07 	sts	0x0736, r24
     924:	08 95       	ret

00000926 <CANRestartReceive>:
	if(canstate == CAN_STATUS_ERROR)
	{
	}
}*/

void CANRestartReceive(st_cmd_t* Rx){// Braucht es fieleicht nicht
     926:	cf 93       	push	r28
     928:	df 93       	push	r29
     92a:	ec 01       	movw	r28, r24
	Rx->cmd = CMD_ABORT;
     92c:	8c e0       	ldi	r24, 0x0C	; 12
     92e:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     930:	ce 01       	movw	r24, r28
     932:	0e 94 6c 07 	call	0xed8	; 0xed8 <can_cmd>
	while(can_get_status(Rx) == CAN_STATUS_NOT_COMPLETED);
     936:	ce 01       	movw	r24, r28
     938:	0e 94 46 0d 	call	0x1a8c	; 0x1a8c <can_get_status>
     93c:	81 30       	cpi	r24, 0x01	; 1
     93e:	d9 f3       	breq	.-10     	; 0x936 <CANRestartReceive+0x10>
	Rx->cmd = CMD_RX_DATA;
     940:	85 e0       	ldi	r24, 0x05	; 5
     942:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     944:	ce 01       	movw	r24, r28
     946:	0e 94 6c 07 	call	0xed8	; 0xed8 <can_cmd>
}
     94a:	df 91       	pop	r29
     94c:	cf 91       	pop	r28
     94e:	08 95       	ret

00000950 <can_clear_all_mob>:
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     950:	20 e0       	ldi	r18, 0x00	; 0
    {
        CANPAGE = (mob_number << 4);    //! Page index
     952:	ad ee       	ldi	r26, 0xED	; 237
     954:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();                //! All MOb Registers=0
     956:	8e ee       	ldi	r24, 0xEE	; 238
     958:	90 e0       	ldi	r25, 0x00	; 0
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        CANPAGE = (mob_number << 4);    //! Page index
     95a:	32 2f       	mov	r19, r18
     95c:	32 95       	swap	r19
     95e:	30 7f       	andi	r19, 0xF0	; 240
     960:	3c 93       	st	X, r19
        Can_clear_mob();                //! All MOb Registers=0
     962:	fc 01       	movw	r30, r24
     964:	11 92       	st	Z+, r1
     966:	e8 3f       	cpi	r30, 0xF8	; 248
     968:	f1 05       	cpc	r31, r1
     96a:	e1 f7       	brne	.-8      	; 0x964 <can_clear_all_mob+0x14>
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     96c:	2f 5f       	subi	r18, 0xFF	; 255
     96e:	2f 30       	cpi	r18, 0x0F	; 15
     970:	a1 f7       	brne	.-24     	; 0x95a <can_clear_all_mob+0xa>
        {
            CANMSG = 0;                 //! MOb data FIFO
        }
*/
    }
}
     972:	08 95       	ret

00000974 <can_get_mob_free>:
//------------------------------------------------------------------------------
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
     974:	ed ee       	ldi	r30, 0xED	; 237
     976:	f0 e0       	ldi	r31, 0x00	; 0
     978:	20 81       	ld	r18, Z
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     97a:	10 82       	st	Z, r1
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     97c:	80 91 ef 00 	lds	r24, 0x00EF
     980:	80 7c       	andi	r24, 0xC0	; 192
     982:	69 f0       	breq	.+26     	; 0x99e <can_get_mob_free+0x2a>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     984:	81 e0       	ldi	r24, 0x01	; 1
    {
        Can_set_mob(mob_number);
     986:	ad ee       	ldi	r26, 0xED	; 237
     988:	b0 e0       	ldi	r27, 0x00	; 0
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     98a:	ef ee       	ldi	r30, 0xEF	; 239
     98c:	f0 e0       	ldi	r31, 0x00	; 0
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     98e:	98 2f       	mov	r25, r24
     990:	92 95       	swap	r25
     992:	90 7f       	andi	r25, 0xF0	; 240
     994:	9c 93       	st	X, r25
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     996:	90 81       	ld	r25, Z
     998:	90 7c       	andi	r25, 0xC0	; 192
     99a:	29 f4       	brne	.+10     	; 0x9a6 <can_get_mob_free+0x32>
     99c:	01 c0       	rjmp	.+2      	; 0x9a0 <can_get_mob_free+0x2c>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     99e:	80 e0       	ldi	r24, 0x00	; 0
    {
        Can_set_mob(mob_number);
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
        {
            CANPAGE = page_saved;
     9a0:	20 93 ed 00 	sts	0x00ED, r18
            return (mob_number);
     9a4:	08 95       	ret
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     9a6:	8f 5f       	subi	r24, 0xFF	; 255
     9a8:	8f 30       	cpi	r24, 0x0F	; 15
     9aa:	89 f7       	brne	.-30     	; 0x98e <can_get_mob_free+0x1a>
        {
            CANPAGE = page_saved;
            return (mob_number);
        }
    }
    CANPAGE = page_saved;
     9ac:	20 93 ed 00 	sts	0x00ED, r18
    return (NO_MOB);
     9b0:	8f ef       	ldi	r24, 0xFF	; 255
}
     9b2:	08 95       	ret

000009b4 <can_get_mob_status>:
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     9b4:	80 91 ef 00 	lds	r24, 0x00EF
     9b8:	80 7c       	andi	r24, 0xC0	; 192
     9ba:	69 f0       	breq	.+26     	; 0x9d6 <can_get_mob_status+0x22>

    canstmob_copy = CANSTMOB; // Copy for test integrity
     9bc:	90 91 ee 00 	lds	r25, 0x00EE

    // If MOb is ENABLE, test if MOb is COMPLETED
    // - MOb Status = 0x20 then MOB_RX_COMPLETED
    // - MOb Status = 0x40 then MOB_TX_COMPLETED
    // - MOb Status = 0xA0 then MOB_RX_COMPLETED_DLCW
    mob_status = canstmob_copy & ((1<<DLCW)|(1<<TXOK)|(1<<RXOK));
     9c0:	89 2f       	mov	r24, r25
     9c2:	80 7e       	andi	r24, 0xE0	; 224
    if ( (mob_status==MOB_RX_COMPLETED) ||   \
     9c4:	80 32       	cpi	r24, 0x20	; 32
     9c6:	41 f0       	breq	.+16     	; 0x9d8 <can_get_mob_status+0x24>
     9c8:	80 34       	cpi	r24, 0x40	; 64
     9ca:	31 f0       	breq	.+12     	; 0x9d8 <can_get_mob_status+0x24>
         (mob_status==MOB_TX_COMPLETED) ||   \
     9cc:	80 3a       	cpi	r24, 0xA0	; 160
     9ce:	21 f0       	breq	.+8      	; 0x9d8 <can_get_mob_status+0x24>
    // - MOb Status bit_0 = MOB_ACK_ERROR
    // - MOb Status bit_1 = MOB_FORM_ERROR
    // - MOb Status bit_2 = MOB_CRC_ERROR
    // - MOb Status bit_3 = MOB_STUFF_ERROR
    // - MOb Status bit_4 = MOB_BIT_ERROR
    mob_status = canstmob_copy & ERR_MOB_MSK;
     9d0:	89 2f       	mov	r24, r25
     9d2:	8f 71       	andi	r24, 0x1F	; 31
     9d4:	08 95       	ret
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     9d6:	8f ef       	ldi	r24, 0xFF	; 255
    mob_status = canstmob_copy & ERR_MOB_MSK;
    if (mob_status != 0) { return(mob_status); }

    // If CANSTMOB = 0 then MOB_NOT_COMPLETED
    return(MOB_NOT_COMPLETED);
}
     9d8:	08 95       	ret

000009da <can_get_data>:
//! @param CAN message data address.
//!
//! @return none.
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
     9da:	cf 93       	push	r28
     9dc:	df 93       	push	r29
     9de:	ac 01       	movw	r20, r24
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     9e0:	80 91 ef 00 	lds	r24, 0x00EF
     9e4:	90 e0       	ldi	r25, 0x00	; 0
     9e6:	8f 70       	andi	r24, 0x0F	; 15
     9e8:	90 70       	andi	r25, 0x00	; 0
     9ea:	18 16       	cp	r1, r24
     9ec:	19 06       	cpc	r1, r25
     9ee:	a4 f4       	brge	.+40     	; 0xa18 <can_get_data+0x3e>
     9f0:	60 e0       	ldi	r22, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     9f2:	ea ef       	ldi	r30, 0xFA	; 250
     9f4:	f0 e0       	ldi	r31, 0x00	; 0
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     9f6:	cf ee       	ldi	r28, 0xEF	; 239
     9f8:	d0 e0       	ldi	r29, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     9fa:	80 81       	ld	r24, Z
     9fc:	da 01       	movw	r26, r20
     9fe:	a6 0f       	add	r26, r22
     a00:	b1 1d       	adc	r27, r1
     a02:	8c 93       	st	X, r24
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     a04:	6f 5f       	subi	r22, 0xFF	; 255
     a06:	88 81       	ld	r24, Y
     a08:	26 2f       	mov	r18, r22
     a0a:	30 e0       	ldi	r19, 0x00	; 0
     a0c:	90 e0       	ldi	r25, 0x00	; 0
     a0e:	8f 70       	andi	r24, 0x0F	; 15
     a10:	90 70       	andi	r25, 0x00	; 0
     a12:	28 17       	cp	r18, r24
     a14:	39 07       	cpc	r19, r25
     a16:	8c f3       	brlt	.-30     	; 0x9fa <can_get_data+0x20>
    {
        *(p_can_message_data + data_index) = CANMSG;
    }
}
     a18:	df 91       	pop	r29
     a1a:	cf 91       	pop	r28
     a1c:	08 95       	ret

00000a1e <can_auto_baudrate>:
//! @return Baudrate Status
//!         ==0: research of bit timing configuration failed
//!         ==1: baudrate performed
//------------------------------------------------------------------------------
U8 can_auto_baudrate (U8 mode)
{
     a1e:	2f 92       	push	r2
     a20:	3f 92       	push	r3
     a22:	4f 92       	push	r4
     a24:	5f 92       	push	r5
     a26:	6f 92       	push	r6
     a28:	7f 92       	push	r7
     a2a:	8f 92       	push	r8
     a2c:	9f 92       	push	r9
     a2e:	af 92       	push	r10
     a30:	bf 92       	push	r11
     a32:	cf 92       	push	r12
     a34:	df 92       	push	r13
     a36:	ef 92       	push	r14
     a38:	ff 92       	push	r15
     a3a:	0f 93       	push	r16
     a3c:	1f 93       	push	r17
     a3e:	cf 93       	push	r28
     a40:	df 93       	push	r29
     a42:	00 d0       	rcall	.+0      	; 0xa44 <can_auto_baudrate+0x26>
     a44:	00 d0       	rcall	.+0      	; 0xa46 <can_auto_baudrate+0x28>
     a46:	00 d0       	rcall	.+0      	; 0xa48 <can_auto_baudrate+0x2a>
     a48:	cd b7       	in	r28, 0x3d	; 61
     a4a:	de b7       	in	r29, 0x3e	; 62
    conf_index = 0;
    bt_not_found = 1;

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
     a4c:	88 23       	and	r24, r24
     a4e:	09 f4       	brne	.+2      	; 0xa52 <can_auto_baudrate+0x34>
     a50:	7c c0       	rjmp	.+248    	; 0xb4a <can_auto_baudrate+0x12c>
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
    }
    else //! mode = 1
    {
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
     a52:	80 91 e2 00 	lds	r24, 0x00E2
     a56:	90 e0       	ldi	r25, 0x00	; 0
     a58:	8e 77       	andi	r24, 0x7E	; 126
     a5a:	90 70       	andi	r25, 0x00	; 0
     a5c:	95 95       	asr	r25
     a5e:	87 95       	ror	r24
     a60:	01 96       	adiw	r24, 0x01	; 1
     a62:	82 30       	cpi	r24, 0x02	; 2
     a64:	91 05       	cpc	r25, r1
     a66:	5c f0       	brlt	.+22     	; 0xa7e <can_auto_baudrate+0x60>
     a68:	80 91 e2 00 	lds	r24, 0x00E2
     a6c:	90 e0       	ldi	r25, 0x00	; 0
     a6e:	8e 77       	andi	r24, 0x7E	; 126
     a70:	90 70       	andi	r25, 0x00	; 0
     a72:	95 95       	asr	r25
     a74:	87 95       	ror	r24
     a76:	28 2f       	mov	r18, r24
     a78:	2f 5f       	subi	r18, 0xFF	; 255
     a7a:	29 83       	std	Y+1, r18	; 0x01
     a7c:	02 c0       	rjmp	.+4      	; 0xa82 <can_auto_baudrate+0x64>
     a7e:	81 e0       	ldi	r24, 0x01	; 1
     a80:	89 83       	std	Y+1, r24	; 0x01
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
     a82:	80 91 e3 00 	lds	r24, 0x00E3
     a86:	90 e0       	ldi	r25, 0x00	; 0
     a88:	8e 70       	andi	r24, 0x0E	; 14
     a8a:	90 70       	andi	r25, 0x00	; 0
     a8c:	95 95       	asr	r25
     a8e:	87 95       	ror	r24
     a90:	01 96       	adiw	r24, 0x01	; 1
     a92:	82 30       	cpi	r24, 0x02	; 2
     a94:	91 05       	cpc	r25, r1
     a96:	54 f0       	brlt	.+20     	; 0xaac <can_auto_baudrate+0x8e>
     a98:	80 91 e3 00 	lds	r24, 0x00E3
     a9c:	90 e0       	ldi	r25, 0x00	; 0
     a9e:	8e 70       	andi	r24, 0x0E	; 14
     aa0:	90 70       	andi	r25, 0x00	; 0
     aa2:	95 95       	asr	r25
     aa4:	87 95       	ror	r24
     aa6:	38 2e       	mov	r3, r24
     aa8:	33 94       	inc	r3
     aaa:	02 c0       	rjmp	.+4      	; 0xab0 <can_auto_baudrate+0x92>
     aac:	33 24       	eor	r3, r3
     aae:	33 94       	inc	r3
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
     ab0:	80 91 e4 00 	lds	r24, 0x00E4
     ab4:	90 e0       	ldi	r25, 0x00	; 0
     ab6:	8e 70       	andi	r24, 0x0E	; 14
     ab8:	90 70       	andi	r25, 0x00	; 0
     aba:	95 95       	asr	r25
     abc:	87 95       	ror	r24
     abe:	01 96       	adiw	r24, 0x01	; 1
     ac0:	83 30       	cpi	r24, 0x03	; 3
     ac2:	91 05       	cpc	r25, r1
     ac4:	54 f0       	brlt	.+20     	; 0xada <can_auto_baudrate+0xbc>
     ac6:	80 91 e4 00 	lds	r24, 0x00E4
     aca:	90 e0       	ldi	r25, 0x00	; 0
     acc:	8e 70       	andi	r24, 0x0E	; 14
     ace:	90 70       	andi	r25, 0x00	; 0
     ad0:	95 95       	asr	r25
     ad2:	87 95       	ror	r24
     ad4:	78 2e       	mov	r7, r24
     ad6:	73 94       	inc	r7
     ad8:	03 c0       	rjmp	.+6      	; 0xae0 <can_auto_baudrate+0xc2>
     ada:	77 24       	eor	r7, r7
     adc:	68 94       	set
     ade:	71 f8       	bld	r7, 1
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
     ae0:	80 91 e4 00 	lds	r24, 0x00E4
     ae4:	90 e0       	ldi	r25, 0x00	; 0
     ae6:	80 77       	andi	r24, 0x70	; 112
     ae8:	90 70       	andi	r25, 0x00	; 0
     aea:	95 95       	asr	r25
     aec:	87 95       	ror	r24
     aee:	95 95       	asr	r25
     af0:	87 95       	ror	r24
     af2:	95 95       	asr	r25
     af4:	87 95       	ror	r24
     af6:	95 95       	asr	r25
     af8:	87 95       	ror	r24
     afa:	01 96       	adiw	r24, 0x01	; 1
     afc:	83 30       	cpi	r24, 0x03	; 3
     afe:	91 05       	cpc	r25, r1
     b00:	84 f0       	brlt	.+32     	; 0xb22 <can_auto_baudrate+0x104>
     b02:	80 91 e4 00 	lds	r24, 0x00E4
     b06:	90 e0       	ldi	r25, 0x00	; 0
     b08:	80 77       	andi	r24, 0x70	; 112
     b0a:	90 70       	andi	r25, 0x00	; 0
     b0c:	95 95       	asr	r25
     b0e:	87 95       	ror	r24
     b10:	95 95       	asr	r25
     b12:	87 95       	ror	r24
     b14:	95 95       	asr	r25
     b16:	87 95       	ror	r24
     b18:	95 95       	asr	r25
     b1a:	87 95       	ror	r24
     b1c:	68 2e       	mov	r6, r24
     b1e:	63 94       	inc	r6
     b20:	03 c0       	rjmp	.+6      	; 0xb28 <can_auto_baudrate+0x10a>
     b22:	66 24       	eor	r6, r6
     b24:	68 94       	set
     b26:	61 f8       	bld	r6, 1
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
     b28:	87 2d       	mov	r24, r7
     b2a:	90 e0       	ldi	r25, 0x00	; 0
     b2c:	83 0d       	add	r24, r3
     b2e:	91 1d       	adc	r25, r1
     b30:	86 0d       	add	r24, r6
     b32:	91 1d       	adc	r25, r1
     b34:	01 96       	adiw	r24, 0x01	; 1
     b36:	88 30       	cpi	r24, 0x08	; 8
     b38:	91 05       	cpc	r25, r1
     b3a:	14 f4       	brge	.+4      	; 0xb40 <can_auto_baudrate+0x122>
     b3c:	88 e0       	ldi	r24, 0x08	; 8
     b3e:	90 e0       	ldi	r25, 0x00	; 0
     b40:	8a 83       	std	Y+2, r24	; 0x02
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
     b42:	40 e0       	ldi	r20, 0x00	; 0
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
     b44:	22 24       	eor	r2, r2
     b46:	23 94       	inc	r2
     b48:	10 c0       	rjmp	.+32     	; 0xb6a <can_auto_baudrate+0x14c>
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
     b4a:	41 e0       	ldi	r20, 0x01	; 1
    U8  ovrtim_flag=0;                          //! Timer overflow count
    U16 conf_index;                             //! Count of bit timing configuration tried
    U8  bt_performed;                           //! Return flag

    //! --- Default setting
    phs1_inc = evaluate = 0;
     b4c:	22 24       	eor	r2, r2
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
     b4e:	66 24       	eor	r6, r6
     b50:	68 94       	set
     b52:	61 f8       	bld	r6, 1
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
     b54:	77 24       	eor	r7, r7
     b56:	68 94       	set
     b58:	71 f8       	bld	r7, 1
    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
     b5a:	98 e0       	ldi	r25, 0x08	; 8
     b5c:	9a 83       	std	Y+2, r25	; 0x02
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
     b5e:	0f 2e       	mov	r0, r31
     b60:	f3 e0       	ldi	r31, 0x03	; 3
     b62:	3f 2e       	mov	r3, r31
     b64:	f0 2d       	mov	r31, r0

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
     b66:	a1 e0       	ldi	r26, 0x01	; 1
     b68:	a9 83       	std	Y+1, r26	; 0x01
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     b6a:	20 e0       	ldi	r18, 0x00	; 0
    {
        Can_set_mob(u8_temp0);  //! Page index
     b6c:	ad ee       	ldi	r26, 0xED	; 237
     b6e:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();        //! All MOb Registers = 0x00
     b70:	8e ee       	ldi	r24, 0xEE	; 238
     b72:	90 e0       	ldi	r25, 0x00	; 0
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
    {
        Can_set_mob(u8_temp0);  //! Page index
     b74:	32 2f       	mov	r19, r18
     b76:	32 95       	swap	r19
     b78:	30 7f       	andi	r19, 0xF0	; 240
     b7a:	3c 93       	st	X, r19
        Can_clear_mob();        //! All MOb Registers = 0x00
     b7c:	fc 01       	movw	r30, r24
     b7e:	11 92       	st	Z+, r1
     b80:	e8 3f       	cpi	r30, 0xF8	; 248
     b82:	f1 05       	cpc	r31, r1
     b84:	e1 f7       	brne	.-8      	; 0xb7e <can_auto_baudrate+0x160>
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     b86:	2f 5f       	subi	r18, 0xFF	; 255
     b88:	2f 30       	cpi	r18, 0x0F	; 15
     b8a:	a1 f7       	brne	.-24     	; 0xb74 <can_auto_baudrate+0x156>
     b8c:	a4 2e       	mov	r10, r20
     b8e:	62 2d       	mov	r22, r2
     b90:	dd 24       	eor	r13, r13
     b92:	88 24       	eor	r8, r8
     b94:	99 24       	eor	r9, r9
     b96:	70 e0       	ldi	r23, 0x00	; 0

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
        {
            Can_reset();
     b98:	0f 2e       	mov	r0, r31
     b9a:	f8 ed       	ldi	r31, 0xD8	; 216
     b9c:	ef 2e       	mov	r14, r31
     b9e:	ff 24       	eor	r15, r15
     ba0:	f0 2d       	mov	r31, r0
     ba2:	51 e0       	ldi	r21, 0x01	; 1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     ba4:	e9 ed       	ldi	r30, 0xD9	; 217
     ba6:	f0 e0       	ldi	r31, 0x00	; 0
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     ba8:	0a ed       	ldi	r16, 0xDA	; 218
     baa:	10 e0       	ldi	r17, 0x00	; 0
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     bac:	20 e0       	ldi	r18, 0x00	; 0
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     bae:	c5 2e       	mov	r12, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     bb0:	b2 2e       	mov	r11, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     bb2:	b2 e0       	ldi	r27, 0x02	; 2
     bb4:	bb 83       	std	Y+3, r27	; 0x03
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     bb6:	88 e0       	ldi	r24, 0x08	; 8
     bb8:	8e 83       	std	Y+6, r24	; 0x06
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
     bba:	91 e0       	ldi	r25, 0x01	; 1
     bbc:	a9 16       	cp	r10, r25
     bbe:	09 f0       	breq	.+2      	; 0xbc2 <can_auto_baudrate+0x1a4>
     bc0:	57 c0       	rjmp	.+174    	; 0xc70 <can_auto_baudrate+0x252>
        {
            Can_reset();
     bc2:	d7 01       	movw	r26, r14
     bc4:	5c 93       	st	X, r21
            conf_index++;
     bc6:	08 94       	sec
     bc8:	81 1c       	adc	r8, r1
     bca:	91 1c       	adc	r9, r1
            ovrtim_flag=0;

            //! --- CANBTx registers update (sjw = phs2/2, 3 sample points)
            CANBT1 = ((brp-1) << BRP);
     bcc:	89 81       	ldd	r24, Y+1	; 0x01
     bce:	81 50       	subi	r24, 0x01	; 1
     bd0:	88 0f       	add	r24, r24
     bd2:	a2 ee       	ldi	r26, 0xE2	; 226
     bd4:	b0 e0       	ldi	r27, 0x00	; 0
     bd6:	8c 93       	st	X, r24
            CANBT2 = (((phs2 >> 1)-1) << SJW) |((prs-1) << PRS);
     bd8:	86 2d       	mov	r24, r6
     bda:	86 95       	lsr	r24
     bdc:	90 e0       	ldi	r25, 0x00	; 0
     bde:	01 97       	sbiw	r24, 0x01	; 1
     be0:	2c 01       	movw	r4, r24
     be2:	44 0c       	add	r4, r4
     be4:	55 1c       	adc	r5, r5
     be6:	44 0c       	add	r4, r4
     be8:	55 1c       	adc	r5, r5
     bea:	44 0c       	add	r4, r4
     bec:	55 1c       	adc	r5, r5
     bee:	44 0c       	add	r4, r4
     bf0:	55 1c       	adc	r5, r5
     bf2:	44 0c       	add	r4, r4
     bf4:	55 1c       	adc	r5, r5
     bf6:	83 2d       	mov	r24, r3
     bf8:	90 e0       	ldi	r25, 0x00	; 0
     bfa:	01 97       	sbiw	r24, 0x01	; 1
     bfc:	88 0f       	add	r24, r24
     bfe:	99 1f       	adc	r25, r25
     c00:	84 29       	or	r24, r4
     c02:	a3 ee       	ldi	r26, 0xE3	; 227
     c04:	b0 e0       	ldi	r27, 0x00	; 0
     c06:	8c 93       	st	X, r24
            CANBT3 = (((phs2-1) << PHS2) | ((phs1-1) << PHS1) | (1<<SMP));
     c08:	86 2d       	mov	r24, r6
     c0a:	90 e0       	ldi	r25, 0x00	; 0
     c0c:	01 97       	sbiw	r24, 0x01	; 1
     c0e:	2c 01       	movw	r4, r24
     c10:	44 0c       	add	r4, r4
     c12:	55 1c       	adc	r5, r5
     c14:	44 0c       	add	r4, r4
     c16:	55 1c       	adc	r5, r5
     c18:	44 0c       	add	r4, r4
     c1a:	55 1c       	adc	r5, r5
     c1c:	44 0c       	add	r4, r4
     c1e:	55 1c       	adc	r5, r5
     c20:	87 2d       	mov	r24, r7
     c22:	90 e0       	ldi	r25, 0x00	; 0
     c24:	01 97       	sbiw	r24, 0x01	; 1
     c26:	88 0f       	add	r24, r24
     c28:	99 1f       	adc	r25, r25
     c2a:	84 29       	or	r24, r4
     c2c:	81 60       	ori	r24, 0x01	; 1
     c2e:	a4 ee       	ldi	r26, 0xE4	; 228
     c30:	b0 e0       	ldi	r27, 0x00	; 0
     c32:	8c 93       	st	X, r24

            //! --- Set CAN-Timer - Used for time-out
            //!     There are 641 (0x281) possible evaluations. The first one provides the faster
            //!         the faster bit timing, the last one gives the slower. It is necessary to
            //!         modulate the time-out versus bit timing (0x281>>3=0x50, matching an U8).
            CANTCON = (U8)(conf_index >> 3);
     c34:	c4 01       	movw	r24, r8
     c36:	96 95       	lsr	r25
     c38:	87 95       	ror	r24
     c3a:	96 95       	lsr	r25
     c3c:	87 95       	ror	r24
     c3e:	96 95       	lsr	r25
     c40:	87 95       	ror	r24
     c42:	a5 ee       	ldi	r26, 0xE5	; 229
     c44:	b0 e0       	ldi	r27, 0x00	; 0
     c46:	8c 93       	st	X, r24

            //! --- MOb configuration
            Can_set_mob(MOB_0);                 //! Use MOb-0
     c48:	ad ee       	ldi	r26, 0xED	; 237
     c4a:	b0 e0       	ldi	r27, 0x00	; 0
     c4c:	1c 92       	st	X, r1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
     c4e:	ae ee       	ldi	r26, 0xEE	; 238
     c50:	b0 e0       	ldi	r27, 0x00	; 0
     c52:	1c 92       	st	X, r1
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode
     c54:	80 e8       	ldi	r24, 0x80	; 128
     c56:	af ee       	ldi	r26, 0xEF	; 239
     c58:	b0 e0       	ldi	r27, 0x00	; 0
     c5a:	8c 93       	st	X, r24

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
     c5c:	8a e0       	ldi	r24, 0x0A	; 10
     c5e:	d7 01       	movw	r26, r14
     c60:	8c 93       	st	X, r24
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     c62:	80 81       	ld	r24, Z
     c64:	82 ff       	sbrs	r24, 2
     c66:	fd cf       	rjmp	.-6      	; 0xc62 <can_auto_baudrate+0x244>
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     c68:	8f ef       	ldi	r24, 0xFF	; 255
     c6a:	d8 01       	movw	r26, r16
     c6c:	8c 93       	st	X, r24
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     c6e:	72 2f       	mov	r23, r18
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     c70:	41 30       	cpi	r20, 0x01	; 1
     c72:	b1 f5       	brne	.+108    	; 0xce0 <can_auto_baudrate+0x2c2>
        {
            u8_temp0 = CANSTMOB;
     c74:	ae ee       	ldi	r26, 0xEE	; 238
     c76:	b0 e0       	ldi	r27, 0x00	; 0
     c78:	8c 91       	ld	r24, X
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
     c7a:	90 e0       	ldi	r25, 0x00	; 0
     c7c:	85 ff       	sbrs	r24, 5
     c7e:	0e c0       	rjmp	.+28     	; 0xc9c <can_auto_baudrate+0x27e>
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
                DISABLE_MOB;        //! Disable MOb-0
     c80:	af ee       	ldi	r26, 0xEF	; 239
     c82:	b0 e0       	ldi	r27, 0x00	; 0
     c84:	8c 91       	ld	r24, X
     c86:	8f 73       	andi	r24, 0x3F	; 63
     c88:	8c 93       	st	X, r24
                CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     c8a:	d7 01       	movw	r26, r14
     c8c:	1c 92       	st	X, r1
                while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     c8e:	80 81       	ld	r24, Z
     c90:	82 fd       	sbrc	r24, 2
     c92:	fd cf       	rjmp	.-6      	; 0xc8e <can_auto_baudrate+0x270>
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
     c94:	d5 2e       	mov	r13, r21
            u8_temp0 = CANSTMOB;
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
     c96:	62 2f       	mov	r22, r18
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     c98:	32 2f       	mov	r19, r18
     c9a:	be c0       	rjmp	.+380    	; 0xe18 <can_auto_baudrate+0x3fa>
            }
             //! --- Else stop if any errors
             else
            {
                //! --- MOb error ?
                if ((u8_temp0 & ((1<<BERR)|(1<<SERR)|(1<<CERR)|(1<<FERR)|(1<<AERR))) !=0)
     c9c:	8f 71       	andi	r24, 0x1F	; 31
     c9e:	90 70       	andi	r25, 0x00	; 0
     ca0:	00 97       	sbiw	r24, 0x00	; 0
     ca2:	11 f0       	breq	.+4      	; 0xca8 <can_auto_baudrate+0x28a>
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     ca4:	6c 2d       	mov	r22, r12
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
     ca6:	4b 2d       	mov	r20, r11
                }

                u8_temp0 = CANGIT;
     ca8:	d8 01       	movw	r26, r16
     caa:	4c 90       	ld	r4, X

                //! --- Time_out reached ?
                if ((u8_temp0 & (1<<OVRTIM)) !=0 )
     cac:	55 24       	eor	r5, r5
     cae:	45 fe       	sbrs	r4, 5
     cb0:	0d c0       	rjmp	.+26     	; 0xccc <can_auto_baudrate+0x2ae>
                {
                    if (ovrtim_flag==0)
     cb2:	77 23       	and	r23, r23
     cb4:	29 f4       	brne	.+10     	; 0xcc0 <can_auto_baudrate+0x2a2>
                    {
                        //! --- First Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     cb6:	8c 91       	ld	r24, X
     cb8:	80 62       	ori	r24, 0x20	; 32
     cba:	8c 93       	st	X, r24
                        ovrtim_flag++;
     cbc:	7c 2d       	mov	r23, r12
     cbe:	06 c0       	rjmp	.+12     	; 0xccc <can_auto_baudrate+0x2ae>
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     cc0:	d8 01       	movw	r26, r16
     cc2:	8c 91       	ld	r24, X
     cc4:	80 62       	ori	r24, 0x20	; 32
     cc6:	8c 93       	st	X, r24
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     cc8:	6c 2d       	mov	r22, r12
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     cca:	4b 2d       	mov	r20, r11
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     ccc:	c2 01       	movw	r24, r4
     cce:	8f 70       	andi	r24, 0x0F	; 15
     cd0:	90 70       	andi	r25, 0x00	; 0
     cd2:	00 97       	sbiw	r24, 0x00	; 0
     cd4:	09 f0       	breq	.+2      	; 0xcd8 <can_auto_baudrate+0x2ba>
     cd6:	9d c0       	rjmp	.+314    	; 0xe12 <can_auto_baudrate+0x3f4>
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     cd8:	41 30       	cpi	r20, 0x01	; 1
     cda:	61 f2       	breq	.-104    	; 0xc74 <can_auto_baudrate+0x256>
     cdc:	35 2f       	mov	r19, r21
     cde:	01 c0       	rjmp	.+2      	; 0xce2 <can_auto_baudrate+0x2c4>
     ce0:	35 2f       	mov	r19, r21
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     ce2:	61 30       	cpi	r22, 0x01	; 1
     ce4:	09 f0       	breq	.+2      	; 0xce8 <can_auto_baudrate+0x2ca>
     ce6:	78 c0       	rjmp	.+240    	; 0xdd8 <can_auto_baudrate+0x3ba>
     ce8:	83 2f       	mov	r24, r19
     cea:	37 2d       	mov	r19, r7
     cec:	7a 2c       	mov	r7, r10
     cee:	ad 2c       	mov	r10, r13
     cf0:	d7 2e       	mov	r13, r23
     cf2:	78 2f       	mov	r23, r24
        {
            if (phs1_inc != 0) phs1++;
     cf4:	21 10       	cpse	r2, r1
     cf6:	3f 5f       	subi	r19, 0xFF	; 255
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
     cf8:	39 30       	cpi	r19, 0x09	; 9
     cfa:	78 f1       	brcs	.+94     	; 0xd5a <can_auto_baudrate+0x33c>
     cfc:	b7 e0       	ldi	r27, 0x07	; 7
     cfe:	b6 15       	cp	r27, r6
     d00:	60 f5       	brcc	.+88     	; 0xd5a <can_auto_baudrate+0x33c>
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
     d02:	8a 81       	ldd	r24, Y+2	; 0x02
     d04:	89 31       	cpi	r24, 0x19	; 25
     d06:	31 f0       	breq	.+12     	; 0xd14 <can_auto_baudrate+0x2f6>
     d08:	8f 5f       	subi	r24, 0xFF	; 255
     d0a:	8a 83       	std	Y+2, r24	; 0x02
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     d0c:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     d0e:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     d10:	36 2d       	mov	r19, r6
     d12:	59 c0       	rjmp	.+178    	; 0xdc6 <can_auto_baudrate+0x3a8>
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
                    if (brp != BRP_MAX) brp++;
     d14:	99 81       	ldd	r25, Y+1	; 0x01
     d16:	90 34       	cpi	r25, 0x40	; 64
     d18:	41 f0       	breq	.+16     	; 0xd2a <can_auto_baudrate+0x30c>
     d1a:	9f 5f       	subi	r25, 0xFF	; 255
     d1c:	99 83       	std	Y+1, r25	; 0x01
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     d1e:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     d20:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     d22:	36 2d       	mov	r19, r6
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     d24:	ae 81       	ldd	r26, Y+6	; 0x06
     d26:	aa 83       	std	Y+2, r26	; 0x02
     d28:	4e c0       	rjmp	.+156    	; 0xdc6 <can_auto_baudrate+0x3a8>
     d2a:	a7 2c       	mov	r10, r7
     d2c:	7d 2d       	mov	r23, r13
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                        DISABLE_MOB;        //! Disable MOb-0
     d2e:	af ee       	ldi	r26, 0xEF	; 239
     d30:	b0 e0       	ldi	r27, 0x00	; 0
     d32:	8c 91       	ld	r24, X
     d34:	8f 73       	andi	r24, 0x3F	; 63
     d36:	8c 93       	st	X, r24
                        CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     d38:	d7 01       	movw	r26, r14
     d3a:	1c 92       	st	X, r1
                        while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     d3c:	80 81       	ld	r24, Z
     d3e:	82 fd       	sbrc	r24, 2
     d40:	fd cf       	rjmp	.-6      	; 0xd3c <can_auto_baudrate+0x31e>
                    if (brp != BRP_MAX) brp++;
                    else
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
     d42:	d2 2e       	mov	r13, r18
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     d44:	32 2f       	mov	r19, r18
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     d46:	22 2e       	mov	r2, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     d48:	66 24       	eor	r6, r6
     d4a:	68 94       	set
     d4c:	61 f8       	bld	r6, 1
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     d4e:	77 24       	eor	r7, r7
     d50:	68 94       	set
     d52:	71 f8       	bld	r7, 1
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     d54:	b8 e0       	ldi	r27, 0x08	; 8
     d56:	ba 83       	std	Y+2, r27	; 0x02
     d58:	69 c0       	rjmp	.+210    	; 0xe2c <can_auto_baudrate+0x40e>
                }
            }
            else    // if (phs1 > PHS1_MAX ...
            {
                //! --- If psh1 > 5 then phs1 =phs2 or =phs2+1, else phs1=phs2
                if (phs1>5)
     d5a:	36 30       	cpi	r19, 0x06	; 6
     d5c:	58 f0       	brcs	.+22     	; 0xd74 <can_auto_baudrate+0x356>
                {
                    if (phs1>(phs2+1)) phs1=(++phs2);
     d5e:	43 2e       	mov	r4, r19
     d60:	55 24       	eor	r5, r5
     d62:	86 2d       	mov	r24, r6
     d64:	90 e0       	ldi	r25, 0x00	; 0
     d66:	01 96       	adiw	r24, 0x01	; 1
     d68:	84 15       	cp	r24, r4
     d6a:	95 05       	cpc	r25, r5
     d6c:	24 f4       	brge	.+8      	; 0xd76 <can_auto_baudrate+0x358>
     d6e:	63 94       	inc	r6
     d70:	36 2d       	mov	r19, r6
     d72:	01 c0       	rjmp	.+2      	; 0xd76 <can_auto_baudrate+0x358>
                }
                else
                {
                phs2=phs1;
     d74:	63 2e       	mov	r6, r19
                }
                prs = ntq - ( phs1 + phs2 + 1 );
     d76:	36 2c       	mov	r3, r6
     d78:	33 0e       	add	r3, r19
     d7a:	30 94       	com	r3
     d7c:	8a 81       	ldd	r24, Y+2	; 0x02
     d7e:	38 0e       	add	r3, r24

                //! --- Test PRS limits
                if ((prs <= PRS_MAX) && (prs >= PRS_MIN))
     d80:	83 2d       	mov	r24, r3
     d82:	81 50       	subi	r24, 0x01	; 1
     d84:	88 30       	cpi	r24, 0x08	; 8
     d86:	e0 f4       	brcc	.+56     	; 0xdc0 <can_auto_baudrate+0x3a2>
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
     d88:	46 2c       	mov	r4, r6
     d8a:	55 24       	eor	r5, r5
     d8c:	83 2d       	mov	r24, r3
     d8e:	90 e0       	ldi	r25, 0x00	; 0
     d90:	dc 01       	movw	r26, r24
     d92:	11 96       	adiw	r26, 0x01	; 1
     d94:	a3 0f       	add	r26, r19
     d96:	b1 1d       	adc	r27, r1
     d98:	bd 83       	std	Y+5, r27	; 0x05
     d9a:	ac 83       	std	Y+4, r26	; 0x04
     d9c:	c2 01       	movw	r24, r4
     d9e:	88 0f       	add	r24, r24
     da0:	99 1f       	adc	r25, r25
     da2:	88 0f       	add	r24, r24
     da4:	99 1f       	adc	r25, r25
     da6:	8a 17       	cp	r24, r26
     da8:	9b 07       	cpc	r25, r27
     daa:	64 f0       	brlt	.+24     	; 0xdc4 <can_auto_baudrate+0x3a6>
     dac:	c2 01       	movw	r24, r4
     dae:	88 0f       	add	r24, r24
     db0:	99 1f       	adc	r25, r25
     db2:	84 0d       	add	r24, r4
     db4:	95 1d       	adc	r25, r5
     db6:	a8 17       	cp	r26, r24
     db8:	b9 07       	cpc	r27, r25
     dba:	84 f5       	brge	.+96     	; 0xe1c <can_auto_baudrate+0x3fe>
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     dbc:	2c 2c       	mov	r2, r12
     dbe:	03 c0       	rjmp	.+6      	; 0xdc6 <can_auto_baudrate+0x3a8>
     dc0:	2c 2c       	mov	r2, r12
     dc2:	01 c0       	rjmp	.+2      	; 0xdc6 <can_auto_baudrate+0x3a8>
     dc4:	2c 2c       	mov	r2, r12
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     dc6:	61 30       	cpi	r22, 0x01	; 1
     dc8:	09 f4       	brne	.+2      	; 0xdcc <can_auto_baudrate+0x3ae>
     dca:	94 cf       	rjmp	.-216    	; 0xcf4 <can_auto_baudrate+0x2d6>
     dcc:	87 2f       	mov	r24, r23
     dce:	7d 2d       	mov	r23, r13
     dd0:	da 2c       	mov	r13, r10
     dd2:	a7 2c       	mov	r10, r7
     dd4:	73 2e       	mov	r7, r19
     dd6:	38 2f       	mov	r19, r24
    {
        Can_set_mob(u8_temp0);  //! Page index
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
     dd8:	31 30       	cpi	r19, 0x01	; 1
     dda:	09 f4       	brne	.+2      	; 0xdde <can_auto_baudrate+0x3c0>
     ddc:	ee ce       	rjmp	.-548    	; 0xbba <can_auto_baudrate+0x19c>
            }
        } // while (evaluate ...
    } // while (bt_not_found ...

    return (bt_performed);
}
     dde:	8d 2d       	mov	r24, r13
     de0:	26 96       	adiw	r28, 0x06	; 6
     de2:	0f b6       	in	r0, 0x3f	; 63
     de4:	f8 94       	cli
     de6:	de bf       	out	0x3e, r29	; 62
     de8:	0f be       	out	0x3f, r0	; 63
     dea:	cd bf       	out	0x3d, r28	; 61
     dec:	df 91       	pop	r29
     dee:	cf 91       	pop	r28
     df0:	1f 91       	pop	r17
     df2:	0f 91       	pop	r16
     df4:	ff 90       	pop	r15
     df6:	ef 90       	pop	r14
     df8:	df 90       	pop	r13
     dfa:	cf 90       	pop	r12
     dfc:	bf 90       	pop	r11
     dfe:	af 90       	pop	r10
     e00:	9f 90       	pop	r9
     e02:	8f 90       	pop	r8
     e04:	7f 90       	pop	r7
     e06:	6f 90       	pop	r6
     e08:	5f 90       	pop	r5
     e0a:	4f 90       	pop	r4
     e0c:	3f 90       	pop	r3
     e0e:	2f 90       	pop	r2
     e10:	08 95       	ret
                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                    try_conf = 1;       //! Try this configuration
     e12:	a5 2e       	mov	r10, r21
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     e14:	65 2f       	mov	r22, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     e16:	35 2f       	mov	r19, r21
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     e18:	42 2f       	mov	r20, r18
     e1a:	63 cf       	rjmp	.-314    	; 0xce2 <can_auto_baudrate+0x2c4>
     e1c:	87 2f       	mov	r24, r23
     e1e:	7d 2d       	mov	r23, r13
     e20:	da 2c       	mov	r13, r10
     e22:	a7 2c       	mov	r10, r7
     e24:	73 2e       	mov	r7, r19
     e26:	38 2f       	mov	r19, r24
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
                    {
                        evaluate = 0;     //! Out of "while (evaluate ..." loop &
                        wait_for_rx = 1;  //!    new "while (bt_not_found ..." loop
     e28:	45 2f       	mov	r20, r21
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     e2a:	25 2e       	mov	r2, r21
     e2c:	62 2f       	mov	r22, r18
     e2e:	d4 cf       	rjmp	.-88     	; 0xdd8 <can_auto_baudrate+0x3ba>

00000e30 <Can_conf_bt_flex>:
//!
//! This function programs the CANBTx registers with the Userdefinded values
//! 
U8 Can_conf_bt_flex(U8 bt1, U8 bt2, U8 bt3)
{
	CANBT1=bt1;
     e30:	80 93 e2 00 	sts	0x00E2, r24
	CANBT2=bt2;
     e34:	60 93 e3 00 	sts	0x00E3, r22
	CANBT3=bt3;
     e38:	40 93 e4 00 	sts	0x00E4, r20
	
	
    return 1;
}
     e3c:	81 e0       	ldi	r24, 0x01	; 1
     e3e:	08 95       	ret

00000e40 <can_fixed_baudrate>:
		else if (baudrate == CAN_1000) Can_conf_bt_flex(0x00, 0x0C, 0x37 ); //!< -- 1000Kb/s, 16x Tscl, sampling at 75%
		else Can_conf_bt();
		return 1;
	#endif
	#if FOSC == 12000
		Can_reset();
     e40:	91 e0       	ldi	r25, 0x01	; 1
     e42:	90 93 d8 00 	sts	0x00D8, r25
		if(baudrate == CAN_500) Can_conf_bt_flex(0x02, 0x08, 0x25); //!< -- 500Kb/s, 8x 2Tscl, sampling at 75%
     e46:	85 30       	cpi	r24, 0x05	; 5
     e48:	31 f4       	brne	.+12     	; 0xe56 <can_fixed_baudrate+0x16>
     e4a:	82 e0       	ldi	r24, 0x02	; 2
     e4c:	68 e0       	ldi	r22, 0x08	; 8
     e4e:	45 e2       	ldi	r20, 0x25	; 37
     e50:	0e 94 18 07 	call	0xe30	; 0xe30 <Can_conf_bt_flex>
     e54:	06 c0       	rjmp	.+12     	; 0xe62 <can_fixed_baudrate+0x22>
		else(Can_conf_bt());
     e56:	10 92 e2 00 	sts	0x00E2, r1
     e5a:	10 92 e3 00 	sts	0x00E3, r1
     e5e:	10 92 e4 00 	sts	0x00E4, r1
		return 1;
	#else
	#   error This FOSC value is not yet programmed, please add values above
	#endif
}
     e62:	81 e0       	ldi	r24, 0x01	; 1
     e64:	08 95       	ret

00000e66 <get_idmask>:
//!
//!	Autor: 	 Muri Christian
//!
//------------------------------------------------------------------------------
static U32 get_idmask (st_cmd_t* cmd)
{	
     e66:	0f 93       	push	r16
     e68:	1f 93       	push	r17
     e6a:	fc 01       	movw	r30, r24
	U32 mask;	

	//Maske 11 Bit
	if((cmd->ctrl.ide)==0){
     e6c:	87 85       	ldd	r24, Z+15	; 0x0f
     e6e:	88 23       	and	r24, r24
     e70:	91 f4       	brne	.+36     	; 0xe96 <get_idmask+0x30>
		mask = cmd->id_mask;
     e72:	02 85       	ldd	r16, Z+10	; 0x0a
     e74:	13 85       	ldd	r17, Z+11	; 0x0b
     e76:	24 85       	ldd	r18, Z+12	; 0x0c
     e78:	35 85       	ldd	r19, Z+13	; 0x0d
		mask = mask << 18;
     e7a:	0f 2e       	mov	r0, r31
     e7c:	f2 e1       	ldi	r31, 0x12	; 18
     e7e:	00 0f       	add	r16, r16
     e80:	11 1f       	adc	r17, r17
     e82:	22 1f       	adc	r18, r18
     e84:	33 1f       	adc	r19, r19
     e86:	fa 95       	dec	r31
     e88:	d1 f7       	brne	.-12     	; 0xe7e <get_idmask+0x18>
     e8a:	f0 2d       	mov	r31, r0
		mask = mask | 0xE003FFFF;
     e8c:	0f 6f       	ori	r16, 0xFF	; 255
     e8e:	1f 6f       	ori	r17, 0xFF	; 255
     e90:	23 60       	ori	r18, 0x03	; 3
     e92:	30 6e       	ori	r19, 0xE0	; 224
		return mask;
     e94:	05 c0       	rjmp	.+10     	; 0xea0 <get_idmask+0x3a>
	}
	
	//Maske 29 Bit
	mask = cmd->id_mask;
     e96:	02 85       	ldd	r16, Z+10	; 0x0a
     e98:	13 85       	ldd	r17, Z+11	; 0x0b
     e9a:	24 85       	ldd	r18, Z+12	; 0x0c
     e9c:	35 85       	ldd	r19, Z+13	; 0x0d
	mask = mask | 0xE0000000;
     e9e:	30 6e       	ori	r19, 0xE0	; 224
	return mask;

}
     ea0:	60 2f       	mov	r22, r16
     ea2:	71 2f       	mov	r23, r17
     ea4:	82 2f       	mov	r24, r18
     ea6:	93 2f       	mov	r25, r19
     ea8:	1f 91       	pop	r17
     eaa:	0f 91       	pop	r16
     eac:	08 95       	ret

00000eae <can_init>:
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     eae:	0e 94 20 07 	call	0xe40	; 0xe40 <can_fixed_baudrate>
     eb2:	88 23       	and	r24, r24
     eb4:	49 f0       	breq	.+18     	; 0xec8 <can_init+0x1a>
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
     eb6:	0e 94 a8 04 	call	0x950	; 0x950 <can_clear_all_mob>
    Can_enable();                               // c.f. macro in "can_drv.h" 
     eba:	e8 ed       	ldi	r30, 0xD8	; 216
     ebc:	f0 e0       	ldi	r31, 0x00	; 0
     ebe:	80 81       	ld	r24, Z
     ec0:	82 60       	ori	r24, 0x02	; 2
     ec2:	80 83       	st	Z, r24
    return (1);
     ec4:	81 e0       	ldi	r24, 0x01	; 1
     ec6:	08 95       	ret
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     ec8:	80 e0       	ldi	r24, 0x00	; 0
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
    Can_enable();                               // c.f. macro in "can_drv.h" 
    return (1);
}
     eca:	08 95       	ret

00000ecc <can_off>:
//!
//------------------------------------------------------------------------------

void can_off (void)								//nderung Muri Christian
{
	Can_disable();								// c.f. macro in "can_drv.h" 
     ecc:	e8 ed       	ldi	r30, 0xD8	; 216
     ece:	f0 e0       	ldi	r31, 0x00	; 0
     ed0:	80 81       	ld	r24, Z
     ed2:	8d 7f       	andi	r24, 0xFD	; 253
     ed4:	80 83       	st	Z, r24
}
     ed6:	08 95       	ret

00000ed8 <can_cmd>:
//! @return CAN_CMD_ACCEPTED - command is accepted
//!         CAN_CMD_REFUSED  - command is refused
//!
//------------------------------------------------------------------------------
U8 can_cmd(st_cmd_t* cmd)
{
     ed8:	0f 93       	push	r16
     eda:	1f 93       	push	r17
     edc:	cf 93       	push	r28
     ede:	df 93       	push	r29
     ee0:	00 d0       	rcall	.+0      	; 0xee2 <can_cmd+0xa>
     ee2:	00 d0       	rcall	.+0      	; 0xee4 <can_cmd+0xc>
     ee4:	cd b7       	in	r28, 0x3d	; 61
     ee6:	de b7       	in	r29, 0x3e	; 62
     ee8:	8c 01       	movw	r16, r24
  U8 mob_handle, cpt;
  U32 u32_temp;
  
  if (cmd->cmd == CMD_ABORT)
     eea:	dc 01       	movw	r26, r24
     eec:	11 96       	adiw	r26, 0x01	; 1
     eee:	8c 91       	ld	r24, X
     ef0:	11 97       	sbiw	r26, 0x01	; 1
     ef2:	8c 30       	cpi	r24, 0x0C	; 12
     ef4:	b1 f4       	brne	.+44     	; 0xf22 <can_cmd+0x4a>
  {
    if (cmd->status == MOB_PENDING)
     ef6:	19 96       	adiw	r26, 0x09	; 9
     ef8:	8c 91       	ld	r24, X
     efa:	19 97       	sbiw	r26, 0x09	; 9
     efc:	80 36       	cpi	r24, 0x60	; 96
     efe:	69 f4       	brne	.+26     	; 0xf1a <can_cmd+0x42>
    {
      // Rx or Tx not yet performed
      Can_set_mob(cmd->handle);
     f00:	8c 91       	ld	r24, X
     f02:	82 95       	swap	r24
     f04:	80 7f       	andi	r24, 0xF0	; 240
     f06:	80 93 ed 00 	sts	0x00ED, r24
      Can_mob_abort();
     f0a:	ef ee       	ldi	r30, 0xEF	; 239
     f0c:	f0 e0       	ldi	r31, 0x00	; 0
     f0e:	80 81       	ld	r24, Z
     f10:	8f 73       	andi	r24, 0x3F	; 63
     f12:	80 83       	st	Z, r24
      Can_clear_status_mob();       // To be sure !
     f14:	10 92 ee 00 	sts	0x00EE, r1
      cmd->handle = 0;
     f18:	1c 92       	st	X, r1
    }
    cmd->status = STATUS_CLEARED; 
     f1a:	f8 01       	movw	r30, r16
     f1c:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     f1e:	80 e0       	ldi	r24, 0x00	; 0
     f20:	ac c5       	rjmp	.+2904   	; 0x1a7a <can_cmd+0xba2>
    }
    cmd->status = STATUS_CLEARED; 
  }
  else
  {
    mob_handle = can_get_mob_free();
     f22:	0e 94 ba 04 	call	0x974	; 0x974 <can_get_mob_free>
    if (mob_handle!= NO_MOB)
     f26:	8f 3f       	cpi	r24, 0xFF	; 255
     f28:	09 f4       	brne	.+2      	; 0xf2c <can_cmd+0x54>
     f2a:	a1 c5       	rjmp	.+2882   	; 0x1a6e <can_cmd+0xb96>
    {
      cmd->status = MOB_PENDING; 
     f2c:	90 e6       	ldi	r25, 0x60	; 96
     f2e:	d8 01       	movw	r26, r16
     f30:	19 96       	adiw	r26, 0x09	; 9
     f32:	9c 93       	st	X, r25
     f34:	19 97       	sbiw	r26, 0x09	; 9
      cmd->handle = mob_handle;
     f36:	8c 93       	st	X, r24
      Can_set_mob(mob_handle);
     f38:	82 95       	swap	r24
     f3a:	80 7f       	andi	r24, 0xF0	; 240
     f3c:	80 93 ed 00 	sts	0x00ED, r24
      Can_clear_mob();
     f40:	ee ee       	ldi	r30, 0xEE	; 238
     f42:	f0 e0       	ldi	r31, 0x00	; 0
     f44:	11 92       	st	Z+, r1
     f46:	e8 3f       	cpi	r30, 0xF8	; 248
     f48:	f1 05       	cpc	r31, r1
     f4a:	e1 f7       	brne	.-8      	; 0xf44 <can_cmd+0x6c>
          
      switch (cmd->cmd)
     f4c:	f8 01       	movw	r30, r16
     f4e:	81 81       	ldd	r24, Z+1	; 0x01
     f50:	86 30       	cpi	r24, 0x06	; 6
     f52:	09 f4       	brne	.+2      	; 0xf56 <can_cmd+0x7e>
     f54:	56 c2       	rjmp	.+1196   	; 0x1402 <can_cmd+0x52a>
     f56:	87 30       	cpi	r24, 0x07	; 7
     f58:	90 f4       	brcc	.+36     	; 0xf7e <can_cmd+0xa6>
     f5a:	83 30       	cpi	r24, 0x03	; 3
     f5c:	09 f4       	brne	.+2      	; 0xf60 <can_cmd+0x88>
     f5e:	12 c1       	rjmp	.+548    	; 0x1184 <can_cmd+0x2ac>
     f60:	84 30       	cpi	r24, 0x04	; 4
     f62:	30 f4       	brcc	.+12     	; 0xf70 <can_cmd+0x98>
     f64:	81 30       	cpi	r24, 0x01	; 1
     f66:	11 f1       	breq	.+68     	; 0xfac <can_cmd+0xd4>
     f68:	82 30       	cpi	r24, 0x02	; 2
     f6a:	09 f0       	breq	.+2      	; 0xf6e <can_cmd+0x96>
     f6c:	7c c5       	rjmp	.+2808   	; 0x1a66 <can_cmd+0xb8e>
     f6e:	98 c0       	rjmp	.+304    	; 0x10a0 <can_cmd+0x1c8>
     f70:	84 30       	cpi	r24, 0x04	; 4
     f72:	09 f4       	brne	.+2      	; 0xf76 <can_cmd+0x9e>
     f74:	67 c1       	rjmp	.+718    	; 0x1244 <can_cmd+0x36c>
     f76:	85 30       	cpi	r24, 0x05	; 5
     f78:	09 f0       	breq	.+2      	; 0xf7c <can_cmd+0xa4>
     f7a:	75 c5       	rjmp	.+2794   	; 0x1a66 <can_cmd+0xb8e>
     f7c:	aa c1       	rjmp	.+852    	; 0x12d2 <can_cmd+0x3fa>
     f7e:	89 30       	cpi	r24, 0x09	; 9
     f80:	09 f4       	brne	.+2      	; 0xf84 <can_cmd+0xac>
     f82:	be c3       	rjmp	.+1916   	; 0x1700 <can_cmd+0x828>
     f84:	8a 30       	cpi	r24, 0x0A	; 10
     f86:	38 f4       	brcc	.+14     	; 0xf96 <can_cmd+0xbe>
     f88:	87 30       	cpi	r24, 0x07	; 7
     f8a:	09 f4       	brne	.+2      	; 0xf8e <can_cmd+0xb6>
     f8c:	8f c2       	rjmp	.+1310   	; 0x14ac <can_cmd+0x5d4>
     f8e:	88 30       	cpi	r24, 0x08	; 8
     f90:	09 f0       	breq	.+2      	; 0xf94 <can_cmd+0xbc>
     f92:	69 c5       	rjmp	.+2770   	; 0x1a66 <can_cmd+0xb8e>
     f94:	1b c3       	rjmp	.+1590   	; 0x15cc <can_cmd+0x6f4>
     f96:	8a 30       	cpi	r24, 0x0A	; 10
     f98:	21 f0       	breq	.+8      	; 0xfa2 <can_cmd+0xca>
     f9a:	8b 30       	cpi	r24, 0x0B	; 11
     f9c:	09 f0       	breq	.+2      	; 0xfa0 <can_cmd+0xc8>
     f9e:	63 c5       	rjmp	.+2758   	; 0x1a66 <can_cmd+0xb8e>
     fa0:	b1 c4       	rjmp	.+2402   	; 0x1904 <can_cmd+0xa2c>
          Can_set_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     fa2:	86 81       	ldd	r24, Z+6	; 0x06
     fa4:	88 23       	and	r24, r24
     fa6:	09 f0       	breq	.+2      	; 0xfaa <can_cmd+0xd2>
     fa8:	49 c4       	rjmp	.+2194   	; 0x183c <can_cmd+0x964>
     faa:	57 c4       	rjmp	.+2222   	; 0x185a <can_cmd+0x982>
          
      switch (cmd->cmd)
      {
        //------------      
        case CMD_TX:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     fac:	f8 01       	movw	r30, r16
     fae:	87 85       	ldd	r24, Z+15	; 0x0f
     fb0:	88 23       	and	r24, r24
     fb2:	69 f1       	breq	.+90     	; 0x100e <can_cmd+0x136>
     fb4:	94 81       	ldd	r25, Z+4	; 0x04
     fb6:	92 95       	swap	r25
     fb8:	96 95       	lsr	r25
     fba:	97 70       	andi	r25, 0x07	; 7
     fbc:	85 81       	ldd	r24, Z+5	; 0x05
     fbe:	88 0f       	add	r24, r24
     fc0:	88 0f       	add	r24, r24
     fc2:	88 0f       	add	r24, r24
     fc4:	89 0f       	add	r24, r25
     fc6:	80 93 f3 00 	sts	0x00F3, r24
     fca:	93 81       	ldd	r25, Z+3	; 0x03
     fcc:	92 95       	swap	r25
     fce:	96 95       	lsr	r25
     fd0:	97 70       	andi	r25, 0x07	; 7
     fd2:	84 81       	ldd	r24, Z+4	; 0x04
     fd4:	88 0f       	add	r24, r24
     fd6:	88 0f       	add	r24, r24
     fd8:	88 0f       	add	r24, r24
     fda:	89 0f       	add	r24, r25
     fdc:	80 93 f2 00 	sts	0x00F2, r24
     fe0:	92 81       	ldd	r25, Z+2	; 0x02
     fe2:	92 95       	swap	r25
     fe4:	96 95       	lsr	r25
     fe6:	97 70       	andi	r25, 0x07	; 7
     fe8:	83 81       	ldd	r24, Z+3	; 0x03
     fea:	88 0f       	add	r24, r24
     fec:	88 0f       	add	r24, r24
     fee:	88 0f       	add	r24, r24
     ff0:	89 0f       	add	r24, r25
     ff2:	80 93 f1 00 	sts	0x00F1, r24
     ff6:	82 81       	ldd	r24, Z+2	; 0x02
     ff8:	88 0f       	add	r24, r24
     ffa:	88 0f       	add	r24, r24
     ffc:	88 0f       	add	r24, r24
     ffe:	80 93 f0 00 	sts	0x00F0, r24
    1002:	ef ee       	ldi	r30, 0xEF	; 239
    1004:	f0 e0       	ldi	r31, 0x00	; 0
    1006:	80 81       	ld	r24, Z
    1008:	80 61       	ori	r24, 0x10	; 16
    100a:	80 83       	st	Z, r24
    100c:	16 c0       	rjmp	.+44     	; 0x103a <can_cmd+0x162>
          else              { Can_set_std_id(cmd->id.std);}
    100e:	92 81       	ldd	r25, Z+2	; 0x02
    1010:	96 95       	lsr	r25
    1012:	96 95       	lsr	r25
    1014:	96 95       	lsr	r25
    1016:	83 81       	ldd	r24, Z+3	; 0x03
    1018:	82 95       	swap	r24
    101a:	88 0f       	add	r24, r24
    101c:	80 7e       	andi	r24, 0xE0	; 224
    101e:	89 0f       	add	r24, r25
    1020:	80 93 f3 00 	sts	0x00F3, r24
    1024:	82 81       	ldd	r24, Z+2	; 0x02
    1026:	82 95       	swap	r24
    1028:	88 0f       	add	r24, r24
    102a:	80 7e       	andi	r24, 0xE0	; 224
    102c:	80 93 f2 00 	sts	0x00F2, r24
    1030:	ef ee       	ldi	r30, 0xEF	; 239
    1032:	f0 e0       	ldi	r31, 0x00	; 0
    1034:	80 81       	ld	r24, Z
    1036:	8f 7e       	andi	r24, 0xEF	; 239
    1038:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    103a:	f8 01       	movw	r30, r16
    103c:	86 81       	ldd	r24, Z+6	; 0x06
    103e:	88 23       	and	r24, r24
    1040:	79 f0       	breq	.+30     	; 0x1060 <can_cmd+0x188>
    1042:	80 e0       	ldi	r24, 0x00	; 0
    1044:	2a ef       	ldi	r18, 0xFA	; 250
    1046:	30 e0       	ldi	r19, 0x00	; 0
    1048:	f8 01       	movw	r30, r16
    104a:	a7 81       	ldd	r26, Z+7	; 0x07
    104c:	b0 85       	ldd	r27, Z+8	; 0x08
    104e:	a8 0f       	add	r26, r24
    1050:	b1 1d       	adc	r27, r1
    1052:	9c 91       	ld	r25, X
    1054:	d9 01       	movw	r26, r18
    1056:	9c 93       	st	X, r25
    1058:	8f 5f       	subi	r24, 0xFF	; 255
    105a:	96 81       	ldd	r25, Z+6	; 0x06
    105c:	89 17       	cp	r24, r25
    105e:	a0 f3       	brcs	.-24     	; 0x1048 <can_cmd+0x170>
          if (cmd->ctrl.rtr) Can_set_rtr(); 
    1060:	f8 01       	movw	r30, r16
    1062:	86 85       	ldd	r24, Z+14	; 0x0e
    1064:	88 23       	and	r24, r24
    1066:	31 f0       	breq	.+12     	; 0x1074 <can_cmd+0x19c>
    1068:	e0 ef       	ldi	r30, 0xF0	; 240
    106a:	f0 e0       	ldi	r31, 0x00	; 0
    106c:	80 81       	ld	r24, Z
    106e:	84 60       	ori	r24, 0x04	; 4
    1070:	80 83       	st	Z, r24
    1072:	05 c0       	rjmp	.+10     	; 0x107e <can_cmd+0x1a6>
            else Can_clear_rtr();    
    1074:	e0 ef       	ldi	r30, 0xF0	; 240
    1076:	f0 e0       	ldi	r31, 0x00	; 0
    1078:	80 81       	ld	r24, Z
    107a:	8b 7f       	andi	r24, 0xFB	; 251
    107c:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
    107e:	ef ee       	ldi	r30, 0xEF	; 239
    1080:	f0 e0       	ldi	r31, 0x00	; 0
    1082:	90 81       	ld	r25, Z
    1084:	d8 01       	movw	r26, r16
    1086:	16 96       	adiw	r26, 0x06	; 6
    1088:	8c 91       	ld	r24, X
    108a:	16 97       	sbiw	r26, 0x06	; 6
    108c:	89 2b       	or	r24, r25
    108e:	80 83       	st	Z, r24
          Can_config_tx();
    1090:	80 81       	ld	r24, Z
    1092:	8f 73       	andi	r24, 0x3F	; 63
    1094:	80 83       	st	Z, r24
    1096:	80 81       	ld	r24, Z
    1098:	80 64       	ori	r24, 0x40	; 64
    109a:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    109c:	80 e0       	ldi	r24, 0x00	; 0
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          if (cmd->ctrl.rtr) Can_set_rtr(); 
            else Can_clear_rtr();    
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
    109e:	ed c4       	rjmp	.+2522   	; 0x1a7a <can_cmd+0xba2>
        //------------      
        case CMD_TX_DATA:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    10a0:	f8 01       	movw	r30, r16
    10a2:	87 85       	ldd	r24, Z+15	; 0x0f
    10a4:	88 23       	and	r24, r24
    10a6:	69 f1       	breq	.+90     	; 0x1102 <can_cmd+0x22a>
    10a8:	94 81       	ldd	r25, Z+4	; 0x04
    10aa:	92 95       	swap	r25
    10ac:	96 95       	lsr	r25
    10ae:	97 70       	andi	r25, 0x07	; 7
    10b0:	85 81       	ldd	r24, Z+5	; 0x05
    10b2:	88 0f       	add	r24, r24
    10b4:	88 0f       	add	r24, r24
    10b6:	88 0f       	add	r24, r24
    10b8:	89 0f       	add	r24, r25
    10ba:	80 93 f3 00 	sts	0x00F3, r24
    10be:	93 81       	ldd	r25, Z+3	; 0x03
    10c0:	92 95       	swap	r25
    10c2:	96 95       	lsr	r25
    10c4:	97 70       	andi	r25, 0x07	; 7
    10c6:	84 81       	ldd	r24, Z+4	; 0x04
    10c8:	88 0f       	add	r24, r24
    10ca:	88 0f       	add	r24, r24
    10cc:	88 0f       	add	r24, r24
    10ce:	89 0f       	add	r24, r25
    10d0:	80 93 f2 00 	sts	0x00F2, r24
    10d4:	92 81       	ldd	r25, Z+2	; 0x02
    10d6:	92 95       	swap	r25
    10d8:	96 95       	lsr	r25
    10da:	97 70       	andi	r25, 0x07	; 7
    10dc:	83 81       	ldd	r24, Z+3	; 0x03
    10de:	88 0f       	add	r24, r24
    10e0:	88 0f       	add	r24, r24
    10e2:	88 0f       	add	r24, r24
    10e4:	89 0f       	add	r24, r25
    10e6:	80 93 f1 00 	sts	0x00F1, r24
    10ea:	82 81       	ldd	r24, Z+2	; 0x02
    10ec:	88 0f       	add	r24, r24
    10ee:	88 0f       	add	r24, r24
    10f0:	88 0f       	add	r24, r24
    10f2:	80 93 f0 00 	sts	0x00F0, r24
    10f6:	ef ee       	ldi	r30, 0xEF	; 239
    10f8:	f0 e0       	ldi	r31, 0x00	; 0
    10fa:	80 81       	ld	r24, Z
    10fc:	80 61       	ori	r24, 0x10	; 16
    10fe:	80 83       	st	Z, r24
    1100:	16 c0       	rjmp	.+44     	; 0x112e <can_cmd+0x256>
          else              { Can_set_std_id(cmd->id.std);}
    1102:	92 81       	ldd	r25, Z+2	; 0x02
    1104:	96 95       	lsr	r25
    1106:	96 95       	lsr	r25
    1108:	96 95       	lsr	r25
    110a:	83 81       	ldd	r24, Z+3	; 0x03
    110c:	82 95       	swap	r24
    110e:	88 0f       	add	r24, r24
    1110:	80 7e       	andi	r24, 0xE0	; 224
    1112:	89 0f       	add	r24, r25
    1114:	80 93 f3 00 	sts	0x00F3, r24
    1118:	82 81       	ldd	r24, Z+2	; 0x02
    111a:	82 95       	swap	r24
    111c:	88 0f       	add	r24, r24
    111e:	80 7e       	andi	r24, 0xE0	; 224
    1120:	80 93 f2 00 	sts	0x00F2, r24
    1124:	ef ee       	ldi	r30, 0xEF	; 239
    1126:	f0 e0       	ldi	r31, 0x00	; 0
    1128:	80 81       	ld	r24, Z
    112a:	8f 7e       	andi	r24, 0xEF	; 239
    112c:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    112e:	f8 01       	movw	r30, r16
    1130:	86 81       	ldd	r24, Z+6	; 0x06
    1132:	88 23       	and	r24, r24
    1134:	79 f0       	breq	.+30     	; 0x1154 <can_cmd+0x27c>
    1136:	80 e0       	ldi	r24, 0x00	; 0
    1138:	2a ef       	ldi	r18, 0xFA	; 250
    113a:	30 e0       	ldi	r19, 0x00	; 0
    113c:	f8 01       	movw	r30, r16
    113e:	a7 81       	ldd	r26, Z+7	; 0x07
    1140:	b0 85       	ldd	r27, Z+8	; 0x08
    1142:	a8 0f       	add	r26, r24
    1144:	b1 1d       	adc	r27, r1
    1146:	9c 91       	ld	r25, X
    1148:	d9 01       	movw	r26, r18
    114a:	9c 93       	st	X, r25
    114c:	8f 5f       	subi	r24, 0xFF	; 255
    114e:	96 81       	ldd	r25, Z+6	; 0x06
    1150:	89 17       	cp	r24, r25
    1152:	a0 f3       	brcs	.-24     	; 0x113c <can_cmd+0x264>
          cmd->ctrl.rtr=0; Can_clear_rtr();
    1154:	f8 01       	movw	r30, r16
    1156:	16 86       	std	Z+14, r1	; 0x0e
    1158:	e0 ef       	ldi	r30, 0xF0	; 240
    115a:	f0 e0       	ldi	r31, 0x00	; 0
    115c:	80 81       	ld	r24, Z
    115e:	8b 7f       	andi	r24, 0xFB	; 251
    1160:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
    1162:	ef ee       	ldi	r30, 0xEF	; 239
    1164:	f0 e0       	ldi	r31, 0x00	; 0
    1166:	90 81       	ld	r25, Z
    1168:	d8 01       	movw	r26, r16
    116a:	16 96       	adiw	r26, 0x06	; 6
    116c:	8c 91       	ld	r24, X
    116e:	16 97       	sbiw	r26, 0x06	; 6
    1170:	89 2b       	or	r24, r25
    1172:	80 83       	st	Z, r24
          Can_config_tx();
    1174:	80 81       	ld	r24, Z
    1176:	8f 73       	andi	r24, 0x3F	; 63
    1178:	80 83       	st	Z, r24
    117a:	80 81       	ld	r24, Z
    117c:	80 64       	ori	r24, 0x40	; 64
    117e:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1180:	80 e0       	ldi	r24, 0x00	; 0
          else              { Can_set_std_id(cmd->id.std);}
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          cmd->ctrl.rtr=0; Can_clear_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
    1182:	7b c4       	rjmp	.+2294   	; 0x1a7a <can_cmd+0xba2>
        //------------      
        case CMD_TX_REMOTE:       
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1184:	f8 01       	movw	r30, r16
    1186:	87 85       	ldd	r24, Z+15	; 0x0f
    1188:	88 23       	and	r24, r24
    118a:	69 f1       	breq	.+90     	; 0x11e6 <can_cmd+0x30e>
    118c:	94 81       	ldd	r25, Z+4	; 0x04
    118e:	92 95       	swap	r25
    1190:	96 95       	lsr	r25
    1192:	97 70       	andi	r25, 0x07	; 7
    1194:	85 81       	ldd	r24, Z+5	; 0x05
    1196:	88 0f       	add	r24, r24
    1198:	88 0f       	add	r24, r24
    119a:	88 0f       	add	r24, r24
    119c:	89 0f       	add	r24, r25
    119e:	80 93 f3 00 	sts	0x00F3, r24
    11a2:	93 81       	ldd	r25, Z+3	; 0x03
    11a4:	92 95       	swap	r25
    11a6:	96 95       	lsr	r25
    11a8:	97 70       	andi	r25, 0x07	; 7
    11aa:	84 81       	ldd	r24, Z+4	; 0x04
    11ac:	88 0f       	add	r24, r24
    11ae:	88 0f       	add	r24, r24
    11b0:	88 0f       	add	r24, r24
    11b2:	89 0f       	add	r24, r25
    11b4:	80 93 f2 00 	sts	0x00F2, r24
    11b8:	92 81       	ldd	r25, Z+2	; 0x02
    11ba:	92 95       	swap	r25
    11bc:	96 95       	lsr	r25
    11be:	97 70       	andi	r25, 0x07	; 7
    11c0:	83 81       	ldd	r24, Z+3	; 0x03
    11c2:	88 0f       	add	r24, r24
    11c4:	88 0f       	add	r24, r24
    11c6:	88 0f       	add	r24, r24
    11c8:	89 0f       	add	r24, r25
    11ca:	80 93 f1 00 	sts	0x00F1, r24
    11ce:	82 81       	ldd	r24, Z+2	; 0x02
    11d0:	88 0f       	add	r24, r24
    11d2:	88 0f       	add	r24, r24
    11d4:	88 0f       	add	r24, r24
    11d6:	80 93 f0 00 	sts	0x00F0, r24
    11da:	ef ee       	ldi	r30, 0xEF	; 239
    11dc:	f0 e0       	ldi	r31, 0x00	; 0
    11de:	80 81       	ld	r24, Z
    11e0:	80 61       	ori	r24, 0x10	; 16
    11e2:	80 83       	st	Z, r24
    11e4:	16 c0       	rjmp	.+44     	; 0x1212 <can_cmd+0x33a>
          else              { Can_set_std_id(cmd->id.std);}
    11e6:	92 81       	ldd	r25, Z+2	; 0x02
    11e8:	96 95       	lsr	r25
    11ea:	96 95       	lsr	r25
    11ec:	96 95       	lsr	r25
    11ee:	83 81       	ldd	r24, Z+3	; 0x03
    11f0:	82 95       	swap	r24
    11f2:	88 0f       	add	r24, r24
    11f4:	80 7e       	andi	r24, 0xE0	; 224
    11f6:	89 0f       	add	r24, r25
    11f8:	80 93 f3 00 	sts	0x00F3, r24
    11fc:	82 81       	ldd	r24, Z+2	; 0x02
    11fe:	82 95       	swap	r24
    1200:	88 0f       	add	r24, r24
    1202:	80 7e       	andi	r24, 0xE0	; 224
    1204:	80 93 f2 00 	sts	0x00F2, r24
    1208:	ef ee       	ldi	r30, 0xEF	; 239
    120a:	f0 e0       	ldi	r31, 0x00	; 0
    120c:	80 81       	ld	r24, Z
    120e:	8f 7e       	andi	r24, 0xEF	; 239
    1210:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtr();
    1212:	81 e0       	ldi	r24, 0x01	; 1
    1214:	f8 01       	movw	r30, r16
    1216:	86 87       	std	Z+14, r24	; 0x0e
    1218:	e0 ef       	ldi	r30, 0xF0	; 240
    121a:	f0 e0       	ldi	r31, 0x00	; 0
    121c:	80 81       	ld	r24, Z
    121e:	84 60       	ori	r24, 0x04	; 4
    1220:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
    1222:	ef ee       	ldi	r30, 0xEF	; 239
    1224:	f0 e0       	ldi	r31, 0x00	; 0
    1226:	90 81       	ld	r25, Z
    1228:	d8 01       	movw	r26, r16
    122a:	16 96       	adiw	r26, 0x06	; 6
    122c:	8c 91       	ld	r24, X
    122e:	16 97       	sbiw	r26, 0x06	; 6
    1230:	89 2b       	or	r24, r25
    1232:	80 83       	st	Z, r24
          Can_config_tx();
    1234:	80 81       	ld	r24, Z
    1236:	8f 73       	andi	r24, 0x3F	; 63
    1238:	80 83       	st	Z, r24
    123a:	80 81       	ld	r24, Z
    123c:	80 64       	ori	r24, 0x40	; 64
    123e:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1240:	80 e0       	ldi	r24, 0x00	; 0
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
          else              { Can_set_std_id(cmd->id.std);}
          cmd->ctrl.rtr=1; Can_set_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
    1242:	1b c4       	rjmp	.+2102   	; 0x1a7a <can_cmd+0xba2>
        //------------      
        case CMD_RX:

		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
    1244:	8f ef       	ldi	r24, 0xFF	; 255
    1246:	9f ef       	ldi	r25, 0xFF	; 255
    1248:	dc 01       	movw	r26, r24
    124a:	89 83       	std	Y+1, r24	; 0x01
    124c:	9a 83       	std	Y+2, r25	; 0x02
    124e:	ab 83       	std	Y+3, r26	; 0x03
    1250:	bc 83       	std	Y+4, r27	; 0x04
    1252:	9b 81       	ldd	r25, Y+3	; 0x03
    1254:	92 95       	swap	r25
    1256:	96 95       	lsr	r25
    1258:	97 70       	andi	r25, 0x07	; 7
    125a:	8c 81       	ldd	r24, Y+4	; 0x04
    125c:	88 0f       	add	r24, r24
    125e:	88 0f       	add	r24, r24
    1260:	88 0f       	add	r24, r24
    1262:	89 0f       	add	r24, r25
    1264:	80 93 f7 00 	sts	0x00F7, r24
    1268:	9a 81       	ldd	r25, Y+2	; 0x02
    126a:	92 95       	swap	r25
    126c:	96 95       	lsr	r25
    126e:	97 70       	andi	r25, 0x07	; 7
    1270:	8b 81       	ldd	r24, Y+3	; 0x03
    1272:	88 0f       	add	r24, r24
    1274:	88 0f       	add	r24, r24
    1276:	88 0f       	add	r24, r24
    1278:	89 0f       	add	r24, r25
    127a:	80 93 f6 00 	sts	0x00F6, r24
    127e:	99 81       	ldd	r25, Y+1	; 0x01
    1280:	92 95       	swap	r25
    1282:	96 95       	lsr	r25
    1284:	97 70       	andi	r25, 0x07	; 7
    1286:	8a 81       	ldd	r24, Y+2	; 0x02
    1288:	88 0f       	add	r24, r24
    128a:	88 0f       	add	r24, r24
    128c:	88 0f       	add	r24, r24
    128e:	89 0f       	add	r24, r25
    1290:	80 93 f5 00 	sts	0x00F5, r24
    1294:	89 81       	ldd	r24, Y+1	; 0x01
    1296:	88 0f       	add	r24, r24
    1298:	88 0f       	add	r24, r24
    129a:	88 0f       	add	r24, r24
    129c:	24 ef       	ldi	r18, 0xF4	; 244
    129e:	30 e0       	ldi	r19, 0x00	; 0
    12a0:	f9 01       	movw	r30, r18
    12a2:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    12a4:	ef ee       	ldi	r30, 0xEF	; 239
    12a6:	f0 e0       	ldi	r31, 0x00	; 0
    12a8:	90 81       	ld	r25, Z
    12aa:	d8 01       	movw	r26, r16
    12ac:	16 96       	adiw	r26, 0x06	; 6
    12ae:	8c 91       	ld	r24, X
    12b0:	89 2b       	or	r24, r25
    12b2:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
    12b4:	d9 01       	movw	r26, r18
    12b6:	8c 91       	ld	r24, X
    12b8:	8b 7f       	andi	r24, 0xFB	; 251
    12ba:	8c 93       	st	X, r24
          Can_clear_idemsk();
    12bc:	8c 91       	ld	r24, X
    12be:	8e 7f       	andi	r24, 0xFE	; 254
    12c0:	8c 93       	st	X, r24
          Can_config_rx();       
    12c2:	80 81       	ld	r24, Z
    12c4:	8f 73       	andi	r24, 0x3F	; 63
    12c6:	80 83       	st	Z, r24
    12c8:	80 81       	ld	r24, Z
    12ca:	80 68       	ori	r24, 0x80	; 128
    12cc:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    12ce:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    12d0:	d4 c3       	rjmp	.+1960   	; 0x1a7a <can_cmd+0xba2>
        //------------      
        case CMD_RX_DATA:
		
		  if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    12d2:	f8 01       	movw	r30, r16
    12d4:	87 85       	ldd	r24, Z+15	; 0x0f
    12d6:	88 23       	and	r24, r24
    12d8:	69 f1       	breq	.+90     	; 0x1334 <can_cmd+0x45c>
    12da:	94 81       	ldd	r25, Z+4	; 0x04
    12dc:	92 95       	swap	r25
    12de:	96 95       	lsr	r25
    12e0:	97 70       	andi	r25, 0x07	; 7
    12e2:	85 81       	ldd	r24, Z+5	; 0x05
    12e4:	88 0f       	add	r24, r24
    12e6:	88 0f       	add	r24, r24
    12e8:	88 0f       	add	r24, r24
    12ea:	89 0f       	add	r24, r25
    12ec:	80 93 f3 00 	sts	0x00F3, r24
    12f0:	93 81       	ldd	r25, Z+3	; 0x03
    12f2:	92 95       	swap	r25
    12f4:	96 95       	lsr	r25
    12f6:	97 70       	andi	r25, 0x07	; 7
    12f8:	84 81       	ldd	r24, Z+4	; 0x04
    12fa:	88 0f       	add	r24, r24
    12fc:	88 0f       	add	r24, r24
    12fe:	88 0f       	add	r24, r24
    1300:	89 0f       	add	r24, r25
    1302:	80 93 f2 00 	sts	0x00F2, r24
    1306:	92 81       	ldd	r25, Z+2	; 0x02
    1308:	92 95       	swap	r25
    130a:	96 95       	lsr	r25
    130c:	97 70       	andi	r25, 0x07	; 7
    130e:	83 81       	ldd	r24, Z+3	; 0x03
    1310:	88 0f       	add	r24, r24
    1312:	88 0f       	add	r24, r24
    1314:	88 0f       	add	r24, r24
    1316:	89 0f       	add	r24, r25
    1318:	80 93 f1 00 	sts	0x00F1, r24
    131c:	82 81       	ldd	r24, Z+2	; 0x02
    131e:	88 0f       	add	r24, r24
    1320:	88 0f       	add	r24, r24
    1322:	88 0f       	add	r24, r24
    1324:	80 93 f0 00 	sts	0x00F0, r24
    1328:	ef ee       	ldi	r30, 0xEF	; 239
    132a:	f0 e0       	ldi	r31, 0x00	; 0
    132c:	80 81       	ld	r24, Z
    132e:	80 61       	ori	r24, 0x10	; 16
    1330:	80 83       	st	Z, r24
    1332:	16 c0       	rjmp	.+44     	; 0x1360 <can_cmd+0x488>
          else              { Can_set_std_id(cmd->id.std);}
    1334:	92 81       	ldd	r25, Z+2	; 0x02
    1336:	96 95       	lsr	r25
    1338:	96 95       	lsr	r25
    133a:	96 95       	lsr	r25
    133c:	83 81       	ldd	r24, Z+3	; 0x03
    133e:	82 95       	swap	r24
    1340:	88 0f       	add	r24, r24
    1342:	80 7e       	andi	r24, 0xE0	; 224
    1344:	89 0f       	add	r24, r25
    1346:	80 93 f3 00 	sts	0x00F3, r24
    134a:	82 81       	ldd	r24, Z+2	; 0x02
    134c:	82 95       	swap	r24
    134e:	88 0f       	add	r24, r24
    1350:	80 7e       	andi	r24, 0xE0	; 224
    1352:	80 93 f2 00 	sts	0x00F2, r24
    1356:	ef ee       	ldi	r30, 0xEF	; 239
    1358:	f0 e0       	ldi	r31, 0x00	; 0
    135a:	80 81       	ld	r24, Z
    135c:	8f 7e       	andi	r24, 0xEF	; 239
    135e:	80 83       	st	Z, r24

		  u32_temp = ~0x00;	//nderung durch Muri Christian
    1360:	8f ef       	ldi	r24, 0xFF	; 255
    1362:	9f ef       	ldi	r25, 0xFF	; 255
    1364:	dc 01       	movw	r26, r24
    1366:	89 83       	std	Y+1, r24	; 0x01
    1368:	9a 83       	std	Y+2, r25	; 0x02
    136a:	ab 83       	std	Y+3, r26	; 0x03
    136c:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    136e:	9b 81       	ldd	r25, Y+3	; 0x03
    1370:	92 95       	swap	r25
    1372:	96 95       	lsr	r25
    1374:	97 70       	andi	r25, 0x07	; 7
    1376:	8c 81       	ldd	r24, Y+4	; 0x04
    1378:	88 0f       	add	r24, r24
    137a:	88 0f       	add	r24, r24
    137c:	88 0f       	add	r24, r24
    137e:	89 0f       	add	r24, r25
    1380:	80 93 f7 00 	sts	0x00F7, r24
    1384:	9a 81       	ldd	r25, Y+2	; 0x02
    1386:	92 95       	swap	r25
    1388:	96 95       	lsr	r25
    138a:	97 70       	andi	r25, 0x07	; 7
    138c:	8b 81       	ldd	r24, Y+3	; 0x03
    138e:	88 0f       	add	r24, r24
    1390:	88 0f       	add	r24, r24
    1392:	88 0f       	add	r24, r24
    1394:	89 0f       	add	r24, r25
    1396:	80 93 f6 00 	sts	0x00F6, r24
    139a:	99 81       	ldd	r25, Y+1	; 0x01
    139c:	92 95       	swap	r25
    139e:	96 95       	lsr	r25
    13a0:	97 70       	andi	r25, 0x07	; 7
    13a2:	8a 81       	ldd	r24, Y+2	; 0x02
    13a4:	88 0f       	add	r24, r24
    13a6:	88 0f       	add	r24, r24
    13a8:	88 0f       	add	r24, r24
    13aa:	89 0f       	add	r24, r25
    13ac:	80 93 f5 00 	sts	0x00F5, r24
    13b0:	89 81       	ldd	r24, Y+1	; 0x01
    13b2:	88 0f       	add	r24, r24
    13b4:	88 0f       	add	r24, r24
    13b6:	88 0f       	add	r24, r24
    13b8:	44 ef       	ldi	r20, 0xF4	; 244
    13ba:	50 e0       	ldi	r21, 0x00	; 0
    13bc:	fa 01       	movw	r30, r20
    13be:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    13c0:	ef ee       	ldi	r30, 0xEF	; 239
    13c2:	f0 e0       	ldi	r31, 0x00	; 0
    13c4:	90 81       	ld	r25, Z
    13c6:	d8 01       	movw	r26, r16
    13c8:	16 96       	adiw	r26, 0x06	; 6
    13ca:	8c 91       	ld	r24, X
    13cc:	16 97       	sbiw	r26, 0x06	; 6
    13ce:	89 2b       	or	r24, r25
    13d0:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    13d2:	1e 96       	adiw	r26, 0x0e	; 14
    13d4:	1c 92       	st	X, r1
    13d6:	da 01       	movw	r26, r20
    13d8:	8c 91       	ld	r24, X
    13da:	84 60       	ori	r24, 0x04	; 4
    13dc:	8c 93       	st	X, r24
    13de:	80 ef       	ldi	r24, 0xF0	; 240
    13e0:	90 e0       	ldi	r25, 0x00	; 0
    13e2:	dc 01       	movw	r26, r24
    13e4:	2c 91       	ld	r18, X
    13e6:	2b 7f       	andi	r18, 0xFB	; 251
    13e8:	2c 93       	st	X, r18
          Can_set_idemsk();
    13ea:	da 01       	movw	r26, r20
    13ec:	8c 91       	ld	r24, X
    13ee:	81 60       	ori	r24, 0x01	; 1
    13f0:	8c 93       	st	X, r24
          Can_config_rx()    
    13f2:	80 81       	ld	r24, Z
    13f4:	8f 73       	andi	r24, 0x3F	; 63
    13f6:	80 83       	st	Z, r24
    13f8:	80 81       	ld	r24, Z
    13fa:	80 68       	ori	r24, 0x80	; 128
    13fc:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    13fe:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx()    
          break;
    1400:	3c c3       	rjmp	.+1656   	; 0x1a7a <can_cmd+0xba2>
        //------------      
        case CMD_RX_REMOTE:
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
    1402:	8f ef       	ldi	r24, 0xFF	; 255
    1404:	9f ef       	ldi	r25, 0xFF	; 255
    1406:	dc 01       	movw	r26, r24
    1408:	89 83       	std	Y+1, r24	; 0x01
    140a:	9a 83       	std	Y+2, r25	; 0x02
    140c:	ab 83       	std	Y+3, r26	; 0x03
    140e:	bc 83       	std	Y+4, r27	; 0x04
    1410:	9b 81       	ldd	r25, Y+3	; 0x03
    1412:	92 95       	swap	r25
    1414:	96 95       	lsr	r25
    1416:	97 70       	andi	r25, 0x07	; 7
    1418:	8c 81       	ldd	r24, Y+4	; 0x04
    141a:	88 0f       	add	r24, r24
    141c:	88 0f       	add	r24, r24
    141e:	88 0f       	add	r24, r24
    1420:	89 0f       	add	r24, r25
    1422:	80 93 f7 00 	sts	0x00F7, r24
    1426:	9a 81       	ldd	r25, Y+2	; 0x02
    1428:	92 95       	swap	r25
    142a:	96 95       	lsr	r25
    142c:	97 70       	andi	r25, 0x07	; 7
    142e:	8b 81       	ldd	r24, Y+3	; 0x03
    1430:	88 0f       	add	r24, r24
    1432:	88 0f       	add	r24, r24
    1434:	88 0f       	add	r24, r24
    1436:	89 0f       	add	r24, r25
    1438:	80 93 f6 00 	sts	0x00F6, r24
    143c:	99 81       	ldd	r25, Y+1	; 0x01
    143e:	92 95       	swap	r25
    1440:	96 95       	lsr	r25
    1442:	97 70       	andi	r25, 0x07	; 7
    1444:	8a 81       	ldd	r24, Y+2	; 0x02
    1446:	88 0f       	add	r24, r24
    1448:	88 0f       	add	r24, r24
    144a:	88 0f       	add	r24, r24
    144c:	89 0f       	add	r24, r25
    144e:	80 93 f5 00 	sts	0x00F5, r24
    1452:	89 81       	ldd	r24, Y+1	; 0x01
    1454:	88 0f       	add	r24, r24
    1456:	88 0f       	add	r24, r24
    1458:	88 0f       	add	r24, r24
    145a:	44 ef       	ldi	r20, 0xF4	; 244
    145c:	50 e0       	ldi	r21, 0x00	; 0
    145e:	fa 01       	movw	r30, r20
    1460:	80 83       	st	Z, r24
		  
		  
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //orginal
          Can_set_dlc(cmd->dlc);
    1462:	ef ee       	ldi	r30, 0xEF	; 239
    1464:	f0 e0       	ldi	r31, 0x00	; 0
    1466:	90 81       	ld	r25, Z
    1468:	d8 01       	movw	r26, r16
    146a:	16 96       	adiw	r26, 0x06	; 6
    146c:	8c 91       	ld	r24, X
    146e:	16 97       	sbiw	r26, 0x06	; 6
    1470:	89 2b       	or	r24, r25
    1472:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1474:	81 e0       	ldi	r24, 0x01	; 1
    1476:	1e 96       	adiw	r26, 0x0e	; 14
    1478:	8c 93       	st	X, r24
    147a:	da 01       	movw	r26, r20
    147c:	8c 91       	ld	r24, X
    147e:	84 60       	ori	r24, 0x04	; 4
    1480:	8c 93       	st	X, r24
    1482:	80 ef       	ldi	r24, 0xF0	; 240
    1484:	90 e0       	ldi	r25, 0x00	; 0
    1486:	dc 01       	movw	r26, r24
    1488:	2c 91       	ld	r18, X
    148a:	24 60       	ori	r18, 0x04	; 4
    148c:	2c 93       	st	X, r18
          Can_clear_rplv();
    148e:	80 81       	ld	r24, Z
    1490:	8f 7d       	andi	r24, 0xDF	; 223
    1492:	80 83       	st	Z, r24
          Can_clear_idemsk();
    1494:	da 01       	movw	r26, r20
    1496:	8c 91       	ld	r24, X
    1498:	8e 7f       	andi	r24, 0xFE	; 254
    149a:	8c 93       	st	X, r24
          Can_config_rx();       
    149c:	80 81       	ld	r24, Z
    149e:	8f 73       	andi	r24, 0x3F	; 63
    14a0:	80 83       	st	Z, r24
    14a2:	80 81       	ld	r24, Z
    14a4:	80 68       	ori	r24, 0x80	; 128
    14a6:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    14a8:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    14aa:	e7 c2       	rjmp	.+1486   	; 0x1a7a <can_cmd+0xba2>
        //------------      
        case CMD_RX_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    14ac:	f8 01       	movw	r30, r16
    14ae:	87 85       	ldd	r24, Z+15	; 0x0f
    14b0:	88 23       	and	r24, r24
    14b2:	69 f1       	breq	.+90     	; 0x150e <can_cmd+0x636>
    14b4:	94 81       	ldd	r25, Z+4	; 0x04
    14b6:	92 95       	swap	r25
    14b8:	96 95       	lsr	r25
    14ba:	97 70       	andi	r25, 0x07	; 7
    14bc:	85 81       	ldd	r24, Z+5	; 0x05
    14be:	88 0f       	add	r24, r24
    14c0:	88 0f       	add	r24, r24
    14c2:	88 0f       	add	r24, r24
    14c4:	89 0f       	add	r24, r25
    14c6:	80 93 f3 00 	sts	0x00F3, r24
    14ca:	93 81       	ldd	r25, Z+3	; 0x03
    14cc:	92 95       	swap	r25
    14ce:	96 95       	lsr	r25
    14d0:	97 70       	andi	r25, 0x07	; 7
    14d2:	84 81       	ldd	r24, Z+4	; 0x04
    14d4:	88 0f       	add	r24, r24
    14d6:	88 0f       	add	r24, r24
    14d8:	88 0f       	add	r24, r24
    14da:	89 0f       	add	r24, r25
    14dc:	80 93 f2 00 	sts	0x00F2, r24
    14e0:	92 81       	ldd	r25, Z+2	; 0x02
    14e2:	92 95       	swap	r25
    14e4:	96 95       	lsr	r25
    14e6:	97 70       	andi	r25, 0x07	; 7
    14e8:	83 81       	ldd	r24, Z+3	; 0x03
    14ea:	88 0f       	add	r24, r24
    14ec:	88 0f       	add	r24, r24
    14ee:	88 0f       	add	r24, r24
    14f0:	89 0f       	add	r24, r25
    14f2:	80 93 f1 00 	sts	0x00F1, r24
    14f6:	82 81       	ldd	r24, Z+2	; 0x02
    14f8:	88 0f       	add	r24, r24
    14fa:	88 0f       	add	r24, r24
    14fc:	88 0f       	add	r24, r24
    14fe:	80 93 f0 00 	sts	0x00F0, r24
    1502:	ef ee       	ldi	r30, 0xEF	; 239
    1504:	f0 e0       	ldi	r31, 0x00	; 0
    1506:	80 81       	ld	r24, Z
    1508:	80 61       	ori	r24, 0x10	; 16
    150a:	80 83       	st	Z, r24
    150c:	16 c0       	rjmp	.+44     	; 0x153a <can_cmd+0x662>
          else              { Can_set_std_id(cmd->id.std);}
    150e:	92 81       	ldd	r25, Z+2	; 0x02
    1510:	96 95       	lsr	r25
    1512:	96 95       	lsr	r25
    1514:	96 95       	lsr	r25
    1516:	83 81       	ldd	r24, Z+3	; 0x03
    1518:	82 95       	swap	r24
    151a:	88 0f       	add	r24, r24
    151c:	80 7e       	andi	r24, 0xE0	; 224
    151e:	89 0f       	add	r24, r25
    1520:	80 93 f3 00 	sts	0x00F3, r24
    1524:	82 81       	ldd	r24, Z+2	; 0x02
    1526:	82 95       	swap	r24
    1528:	88 0f       	add	r24, r24
    152a:	80 7e       	andi	r24, 0xE0	; 224
    152c:	80 93 f2 00 	sts	0x00F2, r24
    1530:	ef ee       	ldi	r30, 0xEF	; 239
    1532:	f0 e0       	ldi	r31, 0x00	; 0
    1534:	80 81       	ld	r24, Z
    1536:	8f 7e       	andi	r24, 0xEF	; 239
    1538:	80 83       	st	Z, r24
          
		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    153a:	c8 01       	movw	r24, r16
    153c:	0e 94 33 07 	call	0xe66	; 0xe66 <get_idmask>
    1540:	dc 01       	movw	r26, r24
    1542:	cb 01       	movw	r24, r22
    1544:	89 83       	std	Y+1, r24	; 0x01
    1546:	9a 83       	std	Y+2, r25	; 0x02
    1548:	ab 83       	std	Y+3, r26	; 0x03
    154a:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    154c:	9b 81       	ldd	r25, Y+3	; 0x03
    154e:	92 95       	swap	r25
    1550:	96 95       	lsr	r25
    1552:	97 70       	andi	r25, 0x07	; 7
    1554:	8c 81       	ldd	r24, Y+4	; 0x04
    1556:	88 0f       	add	r24, r24
    1558:	88 0f       	add	r24, r24
    155a:	88 0f       	add	r24, r24
    155c:	89 0f       	add	r24, r25
    155e:	80 93 f7 00 	sts	0x00F7, r24
    1562:	9a 81       	ldd	r25, Y+2	; 0x02
    1564:	92 95       	swap	r25
    1566:	96 95       	lsr	r25
    1568:	97 70       	andi	r25, 0x07	; 7
    156a:	8b 81       	ldd	r24, Y+3	; 0x03
    156c:	88 0f       	add	r24, r24
    156e:	88 0f       	add	r24, r24
    1570:	88 0f       	add	r24, r24
    1572:	89 0f       	add	r24, r25
    1574:	80 93 f6 00 	sts	0x00F6, r24
    1578:	99 81       	ldd	r25, Y+1	; 0x01
    157a:	92 95       	swap	r25
    157c:	96 95       	lsr	r25
    157e:	97 70       	andi	r25, 0x07	; 7
    1580:	8a 81       	ldd	r24, Y+2	; 0x02
    1582:	88 0f       	add	r24, r24
    1584:	88 0f       	add	r24, r24
    1586:	88 0f       	add	r24, r24
    1588:	89 0f       	add	r24, r25
    158a:	80 93 f5 00 	sts	0x00F5, r24
    158e:	89 81       	ldd	r24, Y+1	; 0x01
    1590:	88 0f       	add	r24, r24
    1592:	88 0f       	add	r24, r24
    1594:	88 0f       	add	r24, r24
    1596:	24 ef       	ldi	r18, 0xF4	; 244
    1598:	30 e0       	ldi	r19, 0x00	; 0
    159a:	f9 01       	movw	r30, r18
    159c:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    159e:	ef ee       	ldi	r30, 0xEF	; 239
    15a0:	f0 e0       	ldi	r31, 0x00	; 0
    15a2:	90 81       	ld	r25, Z
    15a4:	d8 01       	movw	r26, r16
    15a6:	16 96       	adiw	r26, 0x06	; 6
    15a8:	8c 91       	ld	r24, X
    15aa:	89 2b       	or	r24, r25
    15ac:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
    15ae:	d9 01       	movw	r26, r18
    15b0:	8c 91       	ld	r24, X
    15b2:	8b 7f       	andi	r24, 0xFB	; 251
    15b4:	8c 93       	st	X, r24
          Can_set_idemsk();
    15b6:	8c 91       	ld	r24, X
    15b8:	81 60       	ori	r24, 0x01	; 1
    15ba:	8c 93       	st	X, r24
          Can_config_rx();       
    15bc:	80 81       	ld	r24, Z
    15be:	8f 73       	andi	r24, 0x3F	; 63
    15c0:	80 83       	st	Z, r24
    15c2:	80 81       	ld	r24, Z
    15c4:	80 68       	ori	r24, 0x80	; 128
    15c6:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    15c8:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    15ca:	57 c2       	rjmp	.+1198   	; 0x1a7a <can_cmd+0xba2>
        //------------      
        case CMD_RX_DATA_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    15cc:	f8 01       	movw	r30, r16
    15ce:	87 85       	ldd	r24, Z+15	; 0x0f
    15d0:	88 23       	and	r24, r24
    15d2:	69 f1       	breq	.+90     	; 0x162e <can_cmd+0x756>
    15d4:	94 81       	ldd	r25, Z+4	; 0x04
    15d6:	92 95       	swap	r25
    15d8:	96 95       	lsr	r25
    15da:	97 70       	andi	r25, 0x07	; 7
    15dc:	85 81       	ldd	r24, Z+5	; 0x05
    15de:	88 0f       	add	r24, r24
    15e0:	88 0f       	add	r24, r24
    15e2:	88 0f       	add	r24, r24
    15e4:	89 0f       	add	r24, r25
    15e6:	80 93 f3 00 	sts	0x00F3, r24
    15ea:	93 81       	ldd	r25, Z+3	; 0x03
    15ec:	92 95       	swap	r25
    15ee:	96 95       	lsr	r25
    15f0:	97 70       	andi	r25, 0x07	; 7
    15f2:	84 81       	ldd	r24, Z+4	; 0x04
    15f4:	88 0f       	add	r24, r24
    15f6:	88 0f       	add	r24, r24
    15f8:	88 0f       	add	r24, r24
    15fa:	89 0f       	add	r24, r25
    15fc:	80 93 f2 00 	sts	0x00F2, r24
    1600:	92 81       	ldd	r25, Z+2	; 0x02
    1602:	92 95       	swap	r25
    1604:	96 95       	lsr	r25
    1606:	97 70       	andi	r25, 0x07	; 7
    1608:	83 81       	ldd	r24, Z+3	; 0x03
    160a:	88 0f       	add	r24, r24
    160c:	88 0f       	add	r24, r24
    160e:	88 0f       	add	r24, r24
    1610:	89 0f       	add	r24, r25
    1612:	80 93 f1 00 	sts	0x00F1, r24
    1616:	82 81       	ldd	r24, Z+2	; 0x02
    1618:	88 0f       	add	r24, r24
    161a:	88 0f       	add	r24, r24
    161c:	88 0f       	add	r24, r24
    161e:	80 93 f0 00 	sts	0x00F0, r24
    1622:	ef ee       	ldi	r30, 0xEF	; 239
    1624:	f0 e0       	ldi	r31, 0x00	; 0
    1626:	80 81       	ld	r24, Z
    1628:	80 61       	ori	r24, 0x10	; 16
    162a:	80 83       	st	Z, r24
    162c:	16 c0       	rjmp	.+44     	; 0x165a <can_cmd+0x782>
          else              { Can_set_std_id(cmd->id.std);}
    162e:	92 81       	ldd	r25, Z+2	; 0x02
    1630:	96 95       	lsr	r25
    1632:	96 95       	lsr	r25
    1634:	96 95       	lsr	r25
    1636:	83 81       	ldd	r24, Z+3	; 0x03
    1638:	82 95       	swap	r24
    163a:	88 0f       	add	r24, r24
    163c:	80 7e       	andi	r24, 0xE0	; 224
    163e:	89 0f       	add	r24, r25
    1640:	80 93 f3 00 	sts	0x00F3, r24
    1644:	82 81       	ldd	r24, Z+2	; 0x02
    1646:	82 95       	swap	r24
    1648:	88 0f       	add	r24, r24
    164a:	80 7e       	andi	r24, 0xE0	; 224
    164c:	80 93 f2 00 	sts	0x00F2, r24
    1650:	ef ee       	ldi	r30, 0xEF	; 239
    1652:	f0 e0       	ldi	r31, 0x00	; 0
    1654:	80 81       	ld	r24, Z
    1656:	8f 7e       	andi	r24, 0xEF	; 239
    1658:	80 83       	st	Z, r24

		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    165a:	c8 01       	movw	r24, r16
    165c:	0e 94 33 07 	call	0xe66	; 0xe66 <get_idmask>
    1660:	dc 01       	movw	r26, r24
    1662:	cb 01       	movw	r24, r22
    1664:	89 83       	std	Y+1, r24	; 0x01
    1666:	9a 83       	std	Y+2, r25	; 0x02
    1668:	ab 83       	std	Y+3, r26	; 0x03
    166a:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    166c:	9b 81       	ldd	r25, Y+3	; 0x03
    166e:	92 95       	swap	r25
    1670:	96 95       	lsr	r25
    1672:	97 70       	andi	r25, 0x07	; 7
    1674:	8c 81       	ldd	r24, Y+4	; 0x04
    1676:	88 0f       	add	r24, r24
    1678:	88 0f       	add	r24, r24
    167a:	88 0f       	add	r24, r24
    167c:	89 0f       	add	r24, r25
    167e:	80 93 f7 00 	sts	0x00F7, r24
    1682:	9a 81       	ldd	r25, Y+2	; 0x02
    1684:	92 95       	swap	r25
    1686:	96 95       	lsr	r25
    1688:	97 70       	andi	r25, 0x07	; 7
    168a:	8b 81       	ldd	r24, Y+3	; 0x03
    168c:	88 0f       	add	r24, r24
    168e:	88 0f       	add	r24, r24
    1690:	88 0f       	add	r24, r24
    1692:	89 0f       	add	r24, r25
    1694:	80 93 f6 00 	sts	0x00F6, r24
    1698:	99 81       	ldd	r25, Y+1	; 0x01
    169a:	92 95       	swap	r25
    169c:	96 95       	lsr	r25
    169e:	97 70       	andi	r25, 0x07	; 7
    16a0:	8a 81       	ldd	r24, Y+2	; 0x02
    16a2:	88 0f       	add	r24, r24
    16a4:	88 0f       	add	r24, r24
    16a6:	88 0f       	add	r24, r24
    16a8:	89 0f       	add	r24, r25
    16aa:	80 93 f5 00 	sts	0x00F5, r24
    16ae:	89 81       	ldd	r24, Y+1	; 0x01
    16b0:	88 0f       	add	r24, r24
    16b2:	88 0f       	add	r24, r24
    16b4:	88 0f       	add	r24, r24
    16b6:	44 ef       	ldi	r20, 0xF4	; 244
    16b8:	50 e0       	ldi	r21, 0x00	; 0
    16ba:	fa 01       	movw	r30, r20
    16bc:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    16be:	ef ee       	ldi	r30, 0xEF	; 239
    16c0:	f0 e0       	ldi	r31, 0x00	; 0
    16c2:	90 81       	ld	r25, Z
    16c4:	d8 01       	movw	r26, r16
    16c6:	16 96       	adiw	r26, 0x06	; 6
    16c8:	8c 91       	ld	r24, X
    16ca:	16 97       	sbiw	r26, 0x06	; 6
    16cc:	89 2b       	or	r24, r25
    16ce:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    16d0:	1e 96       	adiw	r26, 0x0e	; 14
    16d2:	1c 92       	st	X, r1
    16d4:	da 01       	movw	r26, r20
    16d6:	8c 91       	ld	r24, X
    16d8:	84 60       	ori	r24, 0x04	; 4
    16da:	8c 93       	st	X, r24
    16dc:	80 ef       	ldi	r24, 0xF0	; 240
    16de:	90 e0       	ldi	r25, 0x00	; 0
    16e0:	dc 01       	movw	r26, r24
    16e2:	2c 91       	ld	r18, X
    16e4:	2b 7f       	andi	r18, 0xFB	; 251
    16e6:	2c 93       	st	X, r18
          Can_set_idemsk();
    16e8:	da 01       	movw	r26, r20
    16ea:	8c 91       	ld	r24, X
    16ec:	81 60       	ori	r24, 0x01	; 1
    16ee:	8c 93       	st	X, r24
          Can_config_rx();       
    16f0:	80 81       	ld	r24, Z
    16f2:	8f 73       	andi	r24, 0x3F	; 63
    16f4:	80 83       	st	Z, r24
    16f6:	80 81       	ld	r24, Z
    16f8:	80 68       	ori	r24, 0x80	; 128
    16fa:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    16fc:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    16fe:	bd c1       	rjmp	.+890    	; 0x1a7a <can_cmd+0xba2>
        //------------      
        case CMD_RX_REMOTE_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1700:	f8 01       	movw	r30, r16
    1702:	87 85       	ldd	r24, Z+15	; 0x0f
    1704:	88 23       	and	r24, r24
    1706:	69 f1       	breq	.+90     	; 0x1762 <can_cmd+0x88a>
    1708:	94 81       	ldd	r25, Z+4	; 0x04
    170a:	92 95       	swap	r25
    170c:	96 95       	lsr	r25
    170e:	97 70       	andi	r25, 0x07	; 7
    1710:	85 81       	ldd	r24, Z+5	; 0x05
    1712:	88 0f       	add	r24, r24
    1714:	88 0f       	add	r24, r24
    1716:	88 0f       	add	r24, r24
    1718:	89 0f       	add	r24, r25
    171a:	80 93 f3 00 	sts	0x00F3, r24
    171e:	93 81       	ldd	r25, Z+3	; 0x03
    1720:	92 95       	swap	r25
    1722:	96 95       	lsr	r25
    1724:	97 70       	andi	r25, 0x07	; 7
    1726:	84 81       	ldd	r24, Z+4	; 0x04
    1728:	88 0f       	add	r24, r24
    172a:	88 0f       	add	r24, r24
    172c:	88 0f       	add	r24, r24
    172e:	89 0f       	add	r24, r25
    1730:	80 93 f2 00 	sts	0x00F2, r24
    1734:	92 81       	ldd	r25, Z+2	; 0x02
    1736:	92 95       	swap	r25
    1738:	96 95       	lsr	r25
    173a:	97 70       	andi	r25, 0x07	; 7
    173c:	83 81       	ldd	r24, Z+3	; 0x03
    173e:	88 0f       	add	r24, r24
    1740:	88 0f       	add	r24, r24
    1742:	88 0f       	add	r24, r24
    1744:	89 0f       	add	r24, r25
    1746:	80 93 f1 00 	sts	0x00F1, r24
    174a:	82 81       	ldd	r24, Z+2	; 0x02
    174c:	88 0f       	add	r24, r24
    174e:	88 0f       	add	r24, r24
    1750:	88 0f       	add	r24, r24
    1752:	80 93 f0 00 	sts	0x00F0, r24
    1756:	ef ee       	ldi	r30, 0xEF	; 239
    1758:	f0 e0       	ldi	r31, 0x00	; 0
    175a:	80 81       	ld	r24, Z
    175c:	80 61       	ori	r24, 0x10	; 16
    175e:	80 83       	st	Z, r24
    1760:	16 c0       	rjmp	.+44     	; 0x178e <can_cmd+0x8b6>
          else              { Can_set_std_id(cmd->id.std);}
    1762:	92 81       	ldd	r25, Z+2	; 0x02
    1764:	96 95       	lsr	r25
    1766:	96 95       	lsr	r25
    1768:	96 95       	lsr	r25
    176a:	83 81       	ldd	r24, Z+3	; 0x03
    176c:	82 95       	swap	r24
    176e:	88 0f       	add	r24, r24
    1770:	80 7e       	andi	r24, 0xE0	; 224
    1772:	89 0f       	add	r24, r25
    1774:	80 93 f3 00 	sts	0x00F3, r24
    1778:	82 81       	ldd	r24, Z+2	; 0x02
    177a:	82 95       	swap	r24
    177c:	88 0f       	add	r24, r24
    177e:	80 7e       	andi	r24, 0xE0	; 224
    1780:	80 93 f2 00 	sts	0x00F2, r24
    1784:	ef ee       	ldi	r30, 0xEF	; 239
    1786:	f0 e0       	ldi	r31, 0x00	; 0
    1788:	80 81       	ld	r24, Z
    178a:	8f 7e       	andi	r24, 0xEF	; 239
    178c:	80 83       	st	Z, r24

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    178e:	c8 01       	movw	r24, r16
    1790:	0e 94 33 07 	call	0xe66	; 0xe66 <get_idmask>
    1794:	dc 01       	movw	r26, r24
    1796:	cb 01       	movw	r24, r22
    1798:	89 83       	std	Y+1, r24	; 0x01
    179a:	9a 83       	std	Y+2, r25	; 0x02
    179c:	ab 83       	std	Y+3, r26	; 0x03
    179e:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    17a0:	9b 81       	ldd	r25, Y+3	; 0x03
    17a2:	92 95       	swap	r25
    17a4:	96 95       	lsr	r25
    17a6:	97 70       	andi	r25, 0x07	; 7
    17a8:	8c 81       	ldd	r24, Y+4	; 0x04
    17aa:	88 0f       	add	r24, r24
    17ac:	88 0f       	add	r24, r24
    17ae:	88 0f       	add	r24, r24
    17b0:	89 0f       	add	r24, r25
    17b2:	80 93 f7 00 	sts	0x00F7, r24
    17b6:	9a 81       	ldd	r25, Y+2	; 0x02
    17b8:	92 95       	swap	r25
    17ba:	96 95       	lsr	r25
    17bc:	97 70       	andi	r25, 0x07	; 7
    17be:	8b 81       	ldd	r24, Y+3	; 0x03
    17c0:	88 0f       	add	r24, r24
    17c2:	88 0f       	add	r24, r24
    17c4:	88 0f       	add	r24, r24
    17c6:	89 0f       	add	r24, r25
    17c8:	80 93 f6 00 	sts	0x00F6, r24
    17cc:	99 81       	ldd	r25, Y+1	; 0x01
    17ce:	92 95       	swap	r25
    17d0:	96 95       	lsr	r25
    17d2:	97 70       	andi	r25, 0x07	; 7
    17d4:	8a 81       	ldd	r24, Y+2	; 0x02
    17d6:	88 0f       	add	r24, r24
    17d8:	88 0f       	add	r24, r24
    17da:	88 0f       	add	r24, r24
    17dc:	89 0f       	add	r24, r25
    17de:	80 93 f5 00 	sts	0x00F5, r24
    17e2:	89 81       	ldd	r24, Y+1	; 0x01
    17e4:	88 0f       	add	r24, r24
    17e6:	88 0f       	add	r24, r24
    17e8:	88 0f       	add	r24, r24
    17ea:	44 ef       	ldi	r20, 0xF4	; 244
    17ec:	50 e0       	ldi	r21, 0x00	; 0
    17ee:	fa 01       	movw	r30, r20
    17f0:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    17f2:	ef ee       	ldi	r30, 0xEF	; 239
    17f4:	f0 e0       	ldi	r31, 0x00	; 0
    17f6:	90 81       	ld	r25, Z
    17f8:	d8 01       	movw	r26, r16
    17fa:	16 96       	adiw	r26, 0x06	; 6
    17fc:	8c 91       	ld	r24, X
    17fe:	16 97       	sbiw	r26, 0x06	; 6
    1800:	89 2b       	or	r24, r25
    1802:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1804:	81 e0       	ldi	r24, 0x01	; 1
    1806:	1e 96       	adiw	r26, 0x0e	; 14
    1808:	8c 93       	st	X, r24
    180a:	da 01       	movw	r26, r20
    180c:	8c 91       	ld	r24, X
    180e:	84 60       	ori	r24, 0x04	; 4
    1810:	8c 93       	st	X, r24
    1812:	80 ef       	ldi	r24, 0xF0	; 240
    1814:	90 e0       	ldi	r25, 0x00	; 0
    1816:	dc 01       	movw	r26, r24
    1818:	2c 91       	ld	r18, X
    181a:	24 60       	ori	r18, 0x04	; 4
    181c:	2c 93       	st	X, r18
          Can_clear_rplv();
    181e:	80 81       	ld	r24, Z
    1820:	8f 7d       	andi	r24, 0xDF	; 223
    1822:	80 83       	st	Z, r24
          Can_set_idemsk();
    1824:	da 01       	movw	r26, r20
    1826:	8c 91       	ld	r24, X
    1828:	81 60       	ori	r24, 0x01	; 1
    182a:	8c 93       	st	X, r24
          Can_config_rx();       
    182c:	80 81       	ld	r24, Z
    182e:	8f 73       	andi	r24, 0x3F	; 63
    1830:	80 83       	st	Z, r24
    1832:	80 81       	ld	r24, Z
    1834:	80 68       	ori	r24, 0x80	; 128
    1836:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1838:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    183a:	1f c1       	rjmp	.+574    	; 0x1a7a <can_cmd+0xba2>
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    183c:	80 e0       	ldi	r24, 0x00	; 0
    183e:	2a ef       	ldi	r18, 0xFA	; 250
    1840:	30 e0       	ldi	r19, 0x00	; 0
    1842:	f8 01       	movw	r30, r16
    1844:	a7 81       	ldd	r26, Z+7	; 0x07
    1846:	b0 85       	ldd	r27, Z+8	; 0x08
    1848:	a8 0f       	add	r26, r24
    184a:	b1 1d       	adc	r27, r1
    184c:	9c 91       	ld	r25, X
    184e:	d9 01       	movw	r26, r18
    1850:	9c 93       	st	X, r25
    1852:	8f 5f       	subi	r24, 0xFF	; 255
    1854:	96 81       	ldd	r25, Z+6	; 0x06
    1856:	89 17       	cp	r24, r25
    1858:	a0 f3       	brcs	.-24     	; 0x1842 <can_cmd+0x96a>
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian		  
    185a:	8f ef       	ldi	r24, 0xFF	; 255
    185c:	9f ef       	ldi	r25, 0xFF	; 255
    185e:	dc 01       	movw	r26, r24
    1860:	89 83       	std	Y+1, r24	; 0x01
    1862:	9a 83       	std	Y+2, r25	; 0x02
    1864:	ab 83       	std	Y+3, r26	; 0x03
    1866:	bc 83       	std	Y+4, r27	; 0x04
    1868:	9b 81       	ldd	r25, Y+3	; 0x03
    186a:	92 95       	swap	r25
    186c:	96 95       	lsr	r25
    186e:	97 70       	andi	r25, 0x07	; 7
    1870:	8c 81       	ldd	r24, Y+4	; 0x04
    1872:	88 0f       	add	r24, r24
    1874:	88 0f       	add	r24, r24
    1876:	88 0f       	add	r24, r24
    1878:	89 0f       	add	r24, r25
    187a:	80 93 f7 00 	sts	0x00F7, r24
    187e:	9a 81       	ldd	r25, Y+2	; 0x02
    1880:	92 95       	swap	r25
    1882:	96 95       	lsr	r25
    1884:	97 70       	andi	r25, 0x07	; 7
    1886:	8b 81       	ldd	r24, Y+3	; 0x03
    1888:	88 0f       	add	r24, r24
    188a:	88 0f       	add	r24, r24
    188c:	88 0f       	add	r24, r24
    188e:	89 0f       	add	r24, r25
    1890:	80 93 f6 00 	sts	0x00F6, r24
    1894:	99 81       	ldd	r25, Y+1	; 0x01
    1896:	92 95       	swap	r25
    1898:	96 95       	lsr	r25
    189a:	97 70       	andi	r25, 0x07	; 7
    189c:	8a 81       	ldd	r24, Y+2	; 0x02
    189e:	88 0f       	add	r24, r24
    18a0:	88 0f       	add	r24, r24
    18a2:	88 0f       	add	r24, r24
    18a4:	89 0f       	add	r24, r25
    18a6:	80 93 f5 00 	sts	0x00F5, r24
    18aa:	89 81       	ldd	r24, Y+1	; 0x01
    18ac:	88 0f       	add	r24, r24
    18ae:	88 0f       	add	r24, r24
    18b0:	88 0f       	add	r24, r24
    18b2:	44 ef       	ldi	r20, 0xF4	; 244
    18b4:	50 e0       	ldi	r21, 0x00	; 0
    18b6:	fa 01       	movw	r30, r20
    18b8:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    18ba:	ef ee       	ldi	r30, 0xEF	; 239
    18bc:	f0 e0       	ldi	r31, 0x00	; 0
    18be:	90 81       	ld	r25, Z
    18c0:	d8 01       	movw	r26, r16
    18c2:	16 96       	adiw	r26, 0x06	; 6
    18c4:	8c 91       	ld	r24, X
    18c6:	16 97       	sbiw	r26, 0x06	; 6
    18c8:	89 2b       	or	r24, r25
    18ca:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    18cc:	81 e0       	ldi	r24, 0x01	; 1
    18ce:	1e 96       	adiw	r26, 0x0e	; 14
    18d0:	8c 93       	st	X, r24
    18d2:	da 01       	movw	r26, r20
    18d4:	8c 91       	ld	r24, X
    18d6:	84 60       	ori	r24, 0x04	; 4
    18d8:	8c 93       	st	X, r24
    18da:	80 ef       	ldi	r24, 0xF0	; 240
    18dc:	90 e0       	ldi	r25, 0x00	; 0
    18de:	dc 01       	movw	r26, r24
    18e0:	2c 91       	ld	r18, X
    18e2:	24 60       	ori	r18, 0x04	; 4
    18e4:	2c 93       	st	X, r18
          Can_set_rplv();
    18e6:	80 81       	ld	r24, Z
    18e8:	80 62       	ori	r24, 0x20	; 32
    18ea:	80 83       	st	Z, r24
          Can_clear_idemsk();
    18ec:	da 01       	movw	r26, r20
    18ee:	8c 91       	ld	r24, X
    18f0:	8e 7f       	andi	r24, 0xFE	; 254
    18f2:	8c 93       	st	X, r24
          Can_config_rx();       
    18f4:	80 81       	ld	r24, Z
    18f6:	8f 73       	andi	r24, 0x3F	; 63
    18f8:	80 83       	st	Z, r24
    18fa:	80 81       	ld	r24, Z
    18fc:	80 68       	ori	r24, 0x80	; 128
    18fe:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1900:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    1902:	bb c0       	rjmp	.+374    	; 0x1a7a <can_cmd+0xba2>
        //------------      
        case CMD_REPLY_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1904:	f8 01       	movw	r30, r16
    1906:	87 85       	ldd	r24, Z+15	; 0x0f
    1908:	88 23       	and	r24, r24
    190a:	69 f1       	breq	.+90     	; 0x1966 <can_cmd+0xa8e>
    190c:	94 81       	ldd	r25, Z+4	; 0x04
    190e:	92 95       	swap	r25
    1910:	96 95       	lsr	r25
    1912:	97 70       	andi	r25, 0x07	; 7
    1914:	85 81       	ldd	r24, Z+5	; 0x05
    1916:	88 0f       	add	r24, r24
    1918:	88 0f       	add	r24, r24
    191a:	88 0f       	add	r24, r24
    191c:	89 0f       	add	r24, r25
    191e:	80 93 f3 00 	sts	0x00F3, r24
    1922:	93 81       	ldd	r25, Z+3	; 0x03
    1924:	92 95       	swap	r25
    1926:	96 95       	lsr	r25
    1928:	97 70       	andi	r25, 0x07	; 7
    192a:	84 81       	ldd	r24, Z+4	; 0x04
    192c:	88 0f       	add	r24, r24
    192e:	88 0f       	add	r24, r24
    1930:	88 0f       	add	r24, r24
    1932:	89 0f       	add	r24, r25
    1934:	80 93 f2 00 	sts	0x00F2, r24
    1938:	92 81       	ldd	r25, Z+2	; 0x02
    193a:	92 95       	swap	r25
    193c:	96 95       	lsr	r25
    193e:	97 70       	andi	r25, 0x07	; 7
    1940:	83 81       	ldd	r24, Z+3	; 0x03
    1942:	88 0f       	add	r24, r24
    1944:	88 0f       	add	r24, r24
    1946:	88 0f       	add	r24, r24
    1948:	89 0f       	add	r24, r25
    194a:	80 93 f1 00 	sts	0x00F1, r24
    194e:	82 81       	ldd	r24, Z+2	; 0x02
    1950:	88 0f       	add	r24, r24
    1952:	88 0f       	add	r24, r24
    1954:	88 0f       	add	r24, r24
    1956:	80 93 f0 00 	sts	0x00F0, r24
    195a:	ef ee       	ldi	r30, 0xEF	; 239
    195c:	f0 e0       	ldi	r31, 0x00	; 0
    195e:	80 81       	ld	r24, Z
    1960:	80 61       	ori	r24, 0x10	; 16
    1962:	80 83       	st	Z, r24
    1964:	16 c0       	rjmp	.+44     	; 0x1992 <can_cmd+0xaba>
          else              { Can_set_std_id(cmd->id.std);}
    1966:	92 81       	ldd	r25, Z+2	; 0x02
    1968:	96 95       	lsr	r25
    196a:	96 95       	lsr	r25
    196c:	96 95       	lsr	r25
    196e:	83 81       	ldd	r24, Z+3	; 0x03
    1970:	82 95       	swap	r24
    1972:	88 0f       	add	r24, r24
    1974:	80 7e       	andi	r24, 0xE0	; 224
    1976:	89 0f       	add	r24, r25
    1978:	80 93 f3 00 	sts	0x00F3, r24
    197c:	82 81       	ldd	r24, Z+2	; 0x02
    197e:	82 95       	swap	r24
    1980:	88 0f       	add	r24, r24
    1982:	80 7e       	andi	r24, 0xE0	; 224
    1984:	80 93 f2 00 	sts	0x00F2, r24
    1988:	ef ee       	ldi	r30, 0xEF	; 239
    198a:	f0 e0       	ldi	r31, 0x00	; 0
    198c:	80 81       	ld	r24, Z
    198e:	8f 7e       	andi	r24, 0xEF	; 239
    1990:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    1992:	f8 01       	movw	r30, r16
    1994:	86 81       	ldd	r24, Z+6	; 0x06
    1996:	88 23       	and	r24, r24
    1998:	79 f0       	breq	.+30     	; 0x19b8 <can_cmd+0xae0>
    199a:	80 e0       	ldi	r24, 0x00	; 0
    199c:	2a ef       	ldi	r18, 0xFA	; 250
    199e:	30 e0       	ldi	r19, 0x00	; 0
    19a0:	f8 01       	movw	r30, r16
    19a2:	a7 81       	ldd	r26, Z+7	; 0x07
    19a4:	b0 85       	ldd	r27, Z+8	; 0x08
    19a6:	a8 0f       	add	r26, r24
    19a8:	b1 1d       	adc	r27, r1
    19aa:	9c 91       	ld	r25, X
    19ac:	d9 01       	movw	r26, r18
    19ae:	9c 93       	st	X, r25
    19b0:	8f 5f       	subi	r24, 0xFF	; 255
    19b2:	96 81       	ldd	r25, Z+6	; 0x06
    19b4:	89 17       	cp	r24, r25
    19b6:	a0 f3       	brcs	.-24     	; 0x19a0 <can_cmd+0xac8>

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    19b8:	c8 01       	movw	r24, r16
    19ba:	0e 94 33 07 	call	0xe66	; 0xe66 <get_idmask>
    19be:	dc 01       	movw	r26, r24
    19c0:	cb 01       	movw	r24, r22
    19c2:	89 83       	std	Y+1, r24	; 0x01
    19c4:	9a 83       	std	Y+2, r25	; 0x02
    19c6:	ab 83       	std	Y+3, r26	; 0x03
    19c8:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    19ca:	9b 81       	ldd	r25, Y+3	; 0x03
    19cc:	92 95       	swap	r25
    19ce:	96 95       	lsr	r25
    19d0:	97 70       	andi	r25, 0x07	; 7
    19d2:	8c 81       	ldd	r24, Y+4	; 0x04
    19d4:	88 0f       	add	r24, r24
    19d6:	88 0f       	add	r24, r24
    19d8:	88 0f       	add	r24, r24
    19da:	89 0f       	add	r24, r25
    19dc:	80 93 f7 00 	sts	0x00F7, r24
    19e0:	9a 81       	ldd	r25, Y+2	; 0x02
    19e2:	92 95       	swap	r25
    19e4:	96 95       	lsr	r25
    19e6:	97 70       	andi	r25, 0x07	; 7
    19e8:	8b 81       	ldd	r24, Y+3	; 0x03
    19ea:	88 0f       	add	r24, r24
    19ec:	88 0f       	add	r24, r24
    19ee:	88 0f       	add	r24, r24
    19f0:	89 0f       	add	r24, r25
    19f2:	80 93 f6 00 	sts	0x00F6, r24
    19f6:	99 81       	ldd	r25, Y+1	; 0x01
    19f8:	92 95       	swap	r25
    19fa:	96 95       	lsr	r25
    19fc:	97 70       	andi	r25, 0x07	; 7
    19fe:	8a 81       	ldd	r24, Y+2	; 0x02
    1a00:	88 0f       	add	r24, r24
    1a02:	88 0f       	add	r24, r24
    1a04:	88 0f       	add	r24, r24
    1a06:	89 0f       	add	r24, r25
    1a08:	80 93 f5 00 	sts	0x00F5, r24
    1a0c:	89 81       	ldd	r24, Y+1	; 0x01
    1a0e:	88 0f       	add	r24, r24
    1a10:	88 0f       	add	r24, r24
    1a12:	88 0f       	add	r24, r24
    1a14:	44 ef       	ldi	r20, 0xF4	; 244
    1a16:	50 e0       	ldi	r21, 0x00	; 0
    1a18:	fa 01       	movw	r30, r20
    1a1a:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1a1c:	ef ee       	ldi	r30, 0xEF	; 239
    1a1e:	f0 e0       	ldi	r31, 0x00	; 0
    1a20:	90 81       	ld	r25, Z
    1a22:	d8 01       	movw	r26, r16
    1a24:	16 96       	adiw	r26, 0x06	; 6
    1a26:	8c 91       	ld	r24, X
    1a28:	16 97       	sbiw	r26, 0x06	; 6
    1a2a:	89 2b       	or	r24, r25
    1a2c:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1a2e:	81 e0       	ldi	r24, 0x01	; 1
    1a30:	1e 96       	adiw	r26, 0x0e	; 14
    1a32:	8c 93       	st	X, r24
    1a34:	da 01       	movw	r26, r20
    1a36:	8c 91       	ld	r24, X
    1a38:	84 60       	ori	r24, 0x04	; 4
    1a3a:	8c 93       	st	X, r24
    1a3c:	80 ef       	ldi	r24, 0xF0	; 240
    1a3e:	90 e0       	ldi	r25, 0x00	; 0
    1a40:	dc 01       	movw	r26, r24
    1a42:	2c 91       	ld	r18, X
    1a44:	24 60       	ori	r18, 0x04	; 4
    1a46:	2c 93       	st	X, r18
          Can_set_rplv();
    1a48:	80 81       	ld	r24, Z
    1a4a:	80 62       	ori	r24, 0x20	; 32
    1a4c:	80 83       	st	Z, r24
          Can_set_idemsk();
    1a4e:	da 01       	movw	r26, r20
    1a50:	8c 91       	ld	r24, X
    1a52:	81 60       	ori	r24, 0x01	; 1
    1a54:	8c 93       	st	X, r24
          Can_config_rx();       
    1a56:	80 81       	ld	r24, Z
    1a58:	8f 73       	andi	r24, 0x3F	; 63
    1a5a:	80 83       	st	Z, r24
    1a5c:	80 81       	ld	r24, Z
    1a5e:	80 68       	ori	r24, 0x80	; 128
    1a60:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1a62:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1a64:	0a c0       	rjmp	.+20     	; 0x1a7a <can_cmd+0xba2>
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
    1a66:	f8 01       	movw	r30, r16
    1a68:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1a6a:	80 e0       	ldi	r24, 0x00	; 0
          break;
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
          break;
    1a6c:	06 c0       	rjmp	.+12     	; 0x1a7a <can_cmd+0xba2>
        //------------      
      } // switch (cmd ...
    } // if (mob_handle ...
    else
    {
      cmd->status = MOB_NOT_REACHED;
    1a6e:	8f e1       	ldi	r24, 0x1F	; 31
    1a70:	d8 01       	movw	r26, r16
    1a72:	19 96       	adiw	r26, 0x09	; 9
    1a74:	8c 93       	st	X, r24
    1a76:	19 97       	sbiw	r26, 0x09	; 9
      return CAN_CMD_REFUSED;
    1a78:	8f ef       	ldi	r24, 0xFF	; 255
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
}
    1a7a:	0f 90       	pop	r0
    1a7c:	0f 90       	pop	r0
    1a7e:	0f 90       	pop	r0
    1a80:	0f 90       	pop	r0
    1a82:	df 91       	pop	r29
    1a84:	cf 91       	pop	r28
    1a86:	1f 91       	pop	r17
    1a88:	0f 91       	pop	r16
    1a8a:	08 95       	ret

00001a8c <can_get_status>:
//!         CAN_STATUS_ERROR         - Error in configuration or in the
//!                                    CAN communication
//!
//------------------------------------------------------------------------------
U8 can_get_status (st_cmd_t* cmd)
{
    1a8c:	ef 92       	push	r14
    1a8e:	ff 92       	push	r15
    1a90:	1f 93       	push	r17
    1a92:	cf 93       	push	r28
    1a94:	df 93       	push	r29
    1a96:	ec 01       	movw	r28, r24
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    1a98:	89 85       	ldd	r24, Y+9	; 0x09
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    1a9a:	88 23       	and	r24, r24
    1a9c:	09 f4       	brne	.+2      	; 0x1aa0 <can_get_status+0x14>
    1a9e:	96 c0       	rjmp	.+300    	; 0x1bcc <can_get_status+0x140>
    1aa0:	8f 31       	cpi	r24, 0x1F	; 31
    1aa2:	09 f4       	brne	.+2      	; 0x1aa6 <can_get_status+0x1a>
    1aa4:	95 c0       	rjmp	.+298    	; 0x1bd0 <can_get_status+0x144>
    1aa6:	8f 3f       	cpi	r24, 0xFF	; 255
    1aa8:	09 f4       	brne	.+2      	; 0x1aac <can_get_status+0x20>
    1aaa:	94 c0       	rjmp	.+296    	; 0x1bd4 <can_get_status+0x148>
    {
        return CAN_STATUS_ERROR;
    }

    Can_set_mob(cmd->handle);
    1aac:	88 81       	ld	r24, Y
    1aae:	82 95       	swap	r24
    1ab0:	80 7f       	andi	r24, 0xF0	; 240
    1ab2:	80 93 ed 00 	sts	0x00ED, r24
    a_status = can_get_mob_status();
    1ab6:	0e 94 da 04 	call	0x9b4	; 0x9b4 <can_get_mob_status>
    1aba:	18 2f       	mov	r17, r24
    
    switch (a_status)
    1abc:	80 32       	cpi	r24, 0x20	; 32
    1abe:	61 f0       	breq	.+24     	; 0x1ad8 <can_get_status+0x4c>
    1ac0:	81 32       	cpi	r24, 0x21	; 33
    1ac2:	20 f4       	brcc	.+8      	; 0x1acc <can_get_status+0x40>
    1ac4:	88 23       	and	r24, r24
    1ac6:	09 f4       	brne	.+2      	; 0x1aca <can_get_status+0x3e>
    1ac8:	87 c0       	rjmp	.+270    	; 0x1bd8 <can_get_status+0x14c>
    1aca:	76 c0       	rjmp	.+236    	; 0x1bb8 <can_get_status+0x12c>
    1acc:	80 34       	cpi	r24, 0x40	; 64
    1ace:	09 f4       	brne	.+2      	; 0x1ad2 <can_get_status+0x46>
    1ad0:	68 c0       	rjmp	.+208    	; 0x1ba2 <can_get_status+0x116>
    1ad2:	80 3a       	cpi	r24, 0xA0	; 160
    1ad4:	09 f0       	breq	.+2      	; 0x1ad8 <can_get_status+0x4c>
    1ad6:	70 c0       	rjmp	.+224    	; 0x1bb8 <can_get_status+0x12c>
            rtn_val = CAN_STATUS_NOT_COMPLETED;
            break;
        //---------------      
        case MOB_RX_COMPLETED:     
        case MOB_RX_COMPLETED_DLCW:
            cmd->dlc = Can_get_dlc();
    1ad8:	0f 2e       	mov	r0, r31
    1ada:	ff ee       	ldi	r31, 0xEF	; 239
    1adc:	ef 2e       	mov	r14, r31
    1ade:	ff 24       	eor	r15, r15
    1ae0:	f0 2d       	mov	r31, r0
    1ae2:	f7 01       	movw	r30, r14
    1ae4:	80 81       	ld	r24, Z
    1ae6:	8f 70       	andi	r24, 0x0F	; 15
    1ae8:	8e 83       	std	Y+6, r24	; 0x06
            can_get_data(cmd->pt_data);
    1aea:	8f 81       	ldd	r24, Y+7	; 0x07
    1aec:	98 85       	ldd	r25, Y+8	; 0x08
    1aee:	0e 94 ed 04 	call	0x9da	; 0x9da <can_get_data>
            cmd->ctrl.rtr = Can_get_rtr();
    1af2:	80 91 f0 00 	lds	r24, 0x00F0
    1af6:	90 e0       	ldi	r25, 0x00	; 0
    1af8:	84 70       	andi	r24, 0x04	; 4
    1afa:	90 70       	andi	r25, 0x00	; 0
    1afc:	95 95       	asr	r25
    1afe:	87 95       	ror	r24
    1b00:	95 95       	asr	r25
    1b02:	87 95       	ror	r24
    1b04:	8e 87       	std	Y+14, r24	; 0x0e
            if (Can_get_ide()) // if extended frame
    1b06:	f7 01       	movw	r30, r14
    1b08:	80 81       	ld	r24, Z
    1b0a:	84 ff       	sbrs	r24, 4
    1b0c:	2d c0       	rjmp	.+90     	; 0x1b68 <can_get_status+0xdc>
            {
                cmd->ctrl.ide = 1; // extended frame
    1b0e:	81 e0       	ldi	r24, 0x01	; 1
    1b10:	8f 87       	std	Y+15, r24	; 0x0f
                Can_get_ext_id(cmd->id.ext);
    1b12:	e3 ef       	ldi	r30, 0xF3	; 243
    1b14:	f0 e0       	ldi	r31, 0x00	; 0
    1b16:	80 81       	ld	r24, Z
    1b18:	86 95       	lsr	r24
    1b1a:	86 95       	lsr	r24
    1b1c:	86 95       	lsr	r24
    1b1e:	8d 83       	std	Y+5, r24	; 0x05
    1b20:	a2 ef       	ldi	r26, 0xF2	; 242
    1b22:	b0 e0       	ldi	r27, 0x00	; 0
    1b24:	8c 91       	ld	r24, X
    1b26:	90 81       	ld	r25, Z
    1b28:	92 95       	swap	r25
    1b2a:	99 0f       	add	r25, r25
    1b2c:	90 7e       	andi	r25, 0xE0	; 224
    1b2e:	86 95       	lsr	r24
    1b30:	86 95       	lsr	r24
    1b32:	86 95       	lsr	r24
    1b34:	89 0f       	add	r24, r25
    1b36:	8c 83       	std	Y+4, r24	; 0x04
    1b38:	e1 ef       	ldi	r30, 0xF1	; 241
    1b3a:	f0 e0       	ldi	r31, 0x00	; 0
    1b3c:	80 81       	ld	r24, Z
    1b3e:	9c 91       	ld	r25, X
    1b40:	92 95       	swap	r25
    1b42:	99 0f       	add	r25, r25
    1b44:	90 7e       	andi	r25, 0xE0	; 224
    1b46:	86 95       	lsr	r24
    1b48:	86 95       	lsr	r24
    1b4a:	86 95       	lsr	r24
    1b4c:	89 0f       	add	r24, r25
    1b4e:	8b 83       	std	Y+3, r24	; 0x03
    1b50:	80 91 f0 00 	lds	r24, 0x00F0
    1b54:	90 81       	ld	r25, Z
    1b56:	92 95       	swap	r25
    1b58:	99 0f       	add	r25, r25
    1b5a:	90 7e       	andi	r25, 0xE0	; 224
    1b5c:	86 95       	lsr	r24
    1b5e:	86 95       	lsr	r24
    1b60:	86 95       	lsr	r24
    1b62:	89 0f       	add	r24, r25
    1b64:	8a 83       	std	Y+2, r24	; 0x02
    1b66:	13 c0       	rjmp	.+38     	; 0x1b8e <can_get_status+0x102>
            }
            else // else standard frame
                {
                    cmd->ctrl.ide = 0;
    1b68:	1f 86       	std	Y+15, r1	; 0x0f
                    Can_get_std_id(cmd->id.std);
    1b6a:	e3 ef       	ldi	r30, 0xF3	; 243
    1b6c:	f0 e0       	ldi	r31, 0x00	; 0
    1b6e:	80 81       	ld	r24, Z
    1b70:	82 95       	swap	r24
    1b72:	86 95       	lsr	r24
    1b74:	87 70       	andi	r24, 0x07	; 7
    1b76:	8b 83       	std	Y+3, r24	; 0x03
    1b78:	80 91 f2 00 	lds	r24, 0x00F2
    1b7c:	90 81       	ld	r25, Z
    1b7e:	99 0f       	add	r25, r25
    1b80:	99 0f       	add	r25, r25
    1b82:	99 0f       	add	r25, r25
    1b84:	82 95       	swap	r24
    1b86:	86 95       	lsr	r24
    1b88:	87 70       	andi	r24, 0x07	; 7
    1b8a:	89 0f       	add	r24, r25
    1b8c:	8a 83       	std	Y+2, r24	; 0x02
                }
            // Status field of descriptor: 0x20 if Rx completed
            // Status field of descriptor: 0xA0 if Rx completed with DLCWarning    
            cmd->status = a_status;
    1b8e:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    1b90:	ef ee       	ldi	r30, 0xEF	; 239
    1b92:	f0 e0       	ldi	r31, 0x00	; 0
    1b94:	80 81       	ld	r24, Z
    1b96:	8f 73       	andi	r24, 0x3F	; 63
    1b98:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1b9a:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    1b9e:	80 e0       	ldi	r24, 0x00	; 0
            break;
    1ba0:	1c c0       	rjmp	.+56     	; 0x1bda <can_get_status+0x14e>
        //---------------      
        case MOB_TX_COMPLETED:     
            // Status field of descriptor: 0x40 if Tx completed
            cmd->status = a_status;
    1ba2:	80 e4       	ldi	r24, 0x40	; 64
    1ba4:	89 87       	std	Y+9, r24	; 0x09
            Can_mob_abort();        // Freed the MOB
    1ba6:	ef ee       	ldi	r30, 0xEF	; 239
    1ba8:	f0 e0       	ldi	r31, 0x00	; 0
    1baa:	80 81       	ld	r24, Z
    1bac:	8f 73       	andi	r24, 0x3F	; 63
    1bae:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1bb0:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    1bb4:	80 e0       	ldi	r24, 0x00	; 0
            break;
    1bb6:	11 c0       	rjmp	.+34     	; 0x1bda <can_get_status+0x14e>
        //---------------      
        default:
            // Status field of descriptor: (bin)000b.scfa if MOb error
            cmd->status = a_status;
    1bb8:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    1bba:	ef ee       	ldi	r30, 0xEF	; 239
    1bbc:	f0 e0       	ldi	r31, 0x00	; 0
    1bbe:	80 81       	ld	r24, Z
    1bc0:	8f 73       	andi	r24, 0x3F	; 63
    1bc2:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1bc4:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_ERROR;
    1bc8:	82 e0       	ldi	r24, 0x02	; 2
            break;
    1bca:	07 c0       	rjmp	.+14     	; 0x1bda <can_get_status+0x14e>
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    {
        return CAN_STATUS_ERROR;
    1bcc:	82 e0       	ldi	r24, 0x02	; 2
    1bce:	05 c0       	rjmp	.+10     	; 0x1bda <can_get_status+0x14e>
    1bd0:	82 e0       	ldi	r24, 0x02	; 2
    1bd2:	03 c0       	rjmp	.+6      	; 0x1bda <can_get_status+0x14e>
    1bd4:	82 e0       	ldi	r24, 0x02	; 2
    1bd6:	01 c0       	rjmp	.+2      	; 0x1bda <can_get_status+0x14e>
    
    switch (a_status)
    {
        case MOB_NOT_COMPLETED:
            // cmd->status not updated
            rtn_val = CAN_STATUS_NOT_COMPLETED;
    1bd8:	81 e0       	ldi	r24, 0x01	; 1
            break;
             
    } // switch (a_status...
 
    return (rtn_val);
}
    1bda:	df 91       	pop	r29
    1bdc:	cf 91       	pop	r28
    1bde:	1f 91       	pop	r17
    1be0:	ff 90       	pop	r15
    1be2:	ef 90       	pop	r14
    1be4:	08 95       	ret

00001be6 <display_make_display_line_percent>:

void display_set_display_string(display_string_t s){
	memcpy(s,display_string,20);
}/* end display_set_display_string*/

void display_make_display_line_percent(char* dpl,uint8_t percent){
    1be6:	fc 01       	movw	r30, r24
    1be8:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_PERCENT(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_PERCENT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_PERCENT(x) (char)(0b00110000+((x)%10))
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
    1bea:	86 2f       	mov	r24, r22
    1bec:	64 e6       	ldi	r22, 0x64	; 100
    1bee:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    1bf2:	48 2f       	mov	r20, r24
    1bf4:	40 5d       	subi	r20, 0xD0	; 208
	char pos_2=GET_DEC_POS2_PERCENT(percent);
    1bf6:	2a e0       	ldi	r18, 0x0A	; 10
    1bf8:	83 2f       	mov	r24, r19
    1bfa:	62 2f       	mov	r22, r18
    1bfc:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    1c00:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    1c04:	90 5d       	subi	r25, 0xD0	; 208
	
	if(pos_1=='0'){
    1c06:	40 33       	cpi	r20, 0x30	; 48
    1c08:	31 f4       	brne	.+12     	; 0x1c16 <display_make_display_line_percent+0x30>
		pos_1=' ';
		if(pos_2=='0'){
    1c0a:	90 33       	cpi	r25, 0x30	; 48
    1c0c:	11 f0       	breq	.+4      	; 0x1c12 <display_make_display_line_percent+0x2c>
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
	char pos_2=GET_DEC_POS2_PERCENT(percent);
	
	if(pos_1=='0'){
		pos_1=' ';
    1c0e:	40 e2       	ldi	r20, 0x20	; 32
    1c10:	02 c0       	rjmp	.+4      	; 0x1c16 <display_make_display_line_percent+0x30>
		if(pos_2=='0'){
			pos_2=' ';
    1c12:	90 e2       	ldi	r25, 0x20	; 32
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
	char pos_2=GET_DEC_POS2_PERCENT(percent);
	
	if(pos_1=='0'){
		pos_1=' ';
    1c14:	40 e2       	ldi	r20, 0x20	; 32
			pos_2=' ';
		}
	}	
	
	display_line_t display_line_percent={' ',' ',' ',' ',' ',' ',' ',' ',pos_1,pos_2,GET_DEC_POS3_PERCENT(percent),'%',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,display_line_percent,20);
    1c16:	20 e2       	ldi	r18, 0x20	; 32
    1c18:	20 83       	st	Z, r18
    1c1a:	21 83       	std	Z+1, r18	; 0x01
    1c1c:	22 83       	std	Z+2, r18	; 0x02
    1c1e:	23 83       	std	Z+3, r18	; 0x03
    1c20:	24 83       	std	Z+4, r18	; 0x04
    1c22:	25 83       	std	Z+5, r18	; 0x05
    1c24:	26 83       	std	Z+6, r18	; 0x06
    1c26:	27 83       	std	Z+7, r18	; 0x07
    1c28:	40 87       	std	Z+8, r20	; 0x08
    1c2a:	91 87       	std	Z+9, r25	; 0x09
		if(pos_2=='0'){
			pos_2=' ';
		}
	}	
	
	display_line_t display_line_percent={' ',' ',' ',' ',' ',' ',' ',' ',pos_1,pos_2,GET_DEC_POS3_PERCENT(percent),'%',' ',' ',' ',' ',' ',' ',' ',' '};
    1c2c:	83 2f       	mov	r24, r19
    1c2e:	6a e0       	ldi	r22, 0x0A	; 10
    1c30:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    1c34:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,display_line_percent,20);
    1c36:	92 87       	std	Z+10, r25	; 0x0a
    1c38:	85 e2       	ldi	r24, 0x25	; 37
    1c3a:	83 87       	std	Z+11, r24	; 0x0b
    1c3c:	24 87       	std	Z+12, r18	; 0x0c
    1c3e:	25 87       	std	Z+13, r18	; 0x0d
    1c40:	26 87       	std	Z+14, r18	; 0x0e
    1c42:	27 87       	std	Z+15, r18	; 0x0f
    1c44:	20 8b       	std	Z+16, r18	; 0x10
    1c46:	21 8b       	std	Z+17, r18	; 0x11
    1c48:	22 8b       	std	Z+18, r18	; 0x12
    1c4a:	23 8b       	std	Z+19, r18	; 0x13
}/* end display_make_display_line_percent */
    1c4c:	08 95       	ret

00001c4e <display_make_display_line_min_av_max_volt>:

void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
    1c4e:	cf 93       	push	r28
    1c50:	fc 01       	movw	r30, r24
    1c52:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1c54:	c4 e6       	ldi	r28, 0x64	; 100
    1c56:	86 2f       	mov	r24, r22
    1c58:	6c 2f       	mov	r22, r28
    1c5a:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    1c5e:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    1c60:	80 83       	st	Z, r24
    1c62:	be e2       	ldi	r27, 0x2E	; 46
    1c64:	b1 83       	std	Z+1, r27	; 0x01
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1c66:	5a e0       	ldi	r21, 0x0A	; 10
    1c68:	83 2f       	mov	r24, r19
    1c6a:	65 2f       	mov	r22, r21
    1c6c:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    1c70:	39 2f       	mov	r19, r25
    1c72:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    1c76:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1c78:	92 83       	std	Z+2, r25	; 0x02
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1c7a:	30 5d       	subi	r19, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1c7c:	33 83       	std	Z+3, r19	; 0x03
    1c7e:	a6 e5       	ldi	r26, 0x56	; 86
    1c80:	a4 83       	std	Z+4, r26	; 0x04
    1c82:	30 e2       	ldi	r19, 0x20	; 32
    1c84:	35 83       	std	Z+5, r19	; 0x05
    1c86:	36 83       	std	Z+6, r19	; 0x06
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1c88:	84 2f       	mov	r24, r20
    1c8a:	6c 2f       	mov	r22, r28
    1c8c:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    1c90:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    1c92:	87 83       	std	Z+7, r24	; 0x07
    1c94:	b0 87       	std	Z+8, r27	; 0x08
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1c96:	84 2f       	mov	r24, r20
    1c98:	65 2f       	mov	r22, r21
    1c9a:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    1c9e:	49 2f       	mov	r20, r25
    1ca0:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    1ca4:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1ca6:	91 87       	std	Z+9, r25	; 0x09
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1ca8:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1caa:	42 87       	std	Z+10, r20	; 0x0a
    1cac:	a3 87       	std	Z+11, r26	; 0x0b
    1cae:	34 87       	std	Z+12, r19	; 0x0c
    1cb0:	35 87       	std	Z+13, r19	; 0x0d
    1cb2:	36 87       	std	Z+14, r19	; 0x0e
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1cb4:	82 2f       	mov	r24, r18
    1cb6:	6c 2f       	mov	r22, r28
    1cb8:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    1cbc:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    1cbe:	87 87       	std	Z+15, r24	; 0x0f
    1cc0:	b0 8b       	std	Z+16, r27	; 0x10
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1cc2:	82 2f       	mov	r24, r18
    1cc4:	65 2f       	mov	r22, r21
    1cc6:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    1cca:	29 2f       	mov	r18, r25
    1ccc:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    1cd0:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1cd2:	91 8b       	std	Z+17, r25	; 0x11
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1cd4:	20 5d       	subi	r18, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1cd6:	22 8b       	std	Z+18, r18	; 0x12
    1cd8:	a3 8b       	std	Z+19, r26	; 0x13
}/*display_make_display_line_min_av_max_volt */
    1cda:	cf 91       	pop	r28
    1cdc:	08 95       	ret

00001cde <display_make_display_line_percent_bar>:

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    1cde:	1f 93       	push	r17
    1ce0:	cf 93       	push	r28
    1ce2:	df 93       	push	r29
    1ce4:	cd b7       	in	r28, 0x3d	; 61
    1ce6:	de b7       	in	r29, 0x3e	; 62
    1ce8:	64 97       	sbiw	r28, 0x14	; 20
    1cea:	0f b6       	in	r0, 0x3f	; 63
    1cec:	f8 94       	cli
    1cee:	de bf       	out	0x3e, r29	; 62
    1cf0:	0f be       	out	0x3f, r0	; 63
    1cf2:	cd bf       	out	0x3d, r28	; 61
    1cf4:	58 2f       	mov	r21, r24
    1cf6:	19 2f       	mov	r17, r25
    1cf8:	46 2f       	mov	r20, r22
	#define GET_DEC_POS1_PERCENT_BAR(x) (x/100)
	#define GET_DEC_POS2_PERCENT_BAR(x) (char)(0b00110000+((x/10)%10))
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};
    1cfa:	ce 01       	movw	r24, r28
    1cfc:	01 96       	adiw	r24, 0x01	; 1
    1cfe:	e0 e0       	ldi	r30, 0x00	; 0
    1d00:	f1 e0       	ldi	r31, 0x01	; 1
    1d02:	24 e1       	ldi	r18, 0x14	; 20
    1d04:	01 90       	ld	r0, Z+
    1d06:	dc 01       	movw	r26, r24
    1d08:	0d 92       	st	X+, r0
    1d0a:	cd 01       	movw	r24, r26
    1d0c:	21 50       	subi	r18, 0x01	; 1
    1d0e:	d1 f7       	brne	.-12     	; 0x1d04 <display_make_display_line_percent_bar+0x26>

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1d10:	84 2f       	mov	r24, r20
    1d12:	6a e0       	ldi	r22, 0x0A	; 10
    1d14:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    1d18:	b8 2f       	mov	r27, r24
    1d1a:	6b e0       	ldi	r22, 0x0B	; 11
    1d1c:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    1d20:	29 2f       	mov	r18, r25
    1d22:	30 e0       	ldi	r19, 0x00	; 0
    1d24:	12 16       	cp	r1, r18
    1d26:	13 06       	cpc	r1, r19
    1d28:	44 f0       	brlt	.+16     	; 0x1d3a <display_make_display_line_percent_bar+0x5c>
    1d2a:	20 e0       	ldi	r18, 0x00	; 0
    1d2c:	30 e0       	ldi	r19, 0x00	; 0
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
	memcpy(dpl,dpl_volt,20);
}/*display_make_display_line_min_av_max_volt */

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    1d2e:	fe 01       	movw	r30, r28
    1d30:	e2 0f       	add	r30, r18
    1d32:	f3 1f       	adc	r31, r19
    1d34:	35 96       	adiw	r30, 0x05	; 5
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
		display_line_percent[i+4]=0b00101010;
    1d36:	8a e2       	ldi	r24, 0x2A	; 42
    1d38:	0f c0       	rjmp	.+30     	; 0x1d58 <display_make_display_line_percent_bar+0x7a>
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1d3a:	fe 01       	movw	r30, r28
    1d3c:	35 96       	adiw	r30, 0x05	; 5
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
	memcpy(dpl,dpl_volt,20);
}/*display_make_display_line_min_av_max_volt */

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    1d3e:	bf 01       	movw	r22, r30
    1d40:	69 0f       	add	r22, r25
    1d42:	71 1d       	adc	r23, r1
    1d44:	cb 01       	movw	r24, r22
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
    1d46:	66 e1       	ldi	r22, 0x16	; 22
    1d48:	61 93       	st	Z+, r22
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1d4a:	e8 17       	cp	r30, r24
    1d4c:	f9 07       	cpc	r31, r25
    1d4e:	e1 f7       	brne	.-8      	; 0x1d48 <display_make_display_line_percent_bar+0x6a>
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
    1d50:	2a 30       	cpi	r18, 0x0A	; 10
    1d52:	31 05       	cpc	r19, r1
    1d54:	64 f3       	brlt	.-40     	; 0x1d2e <display_make_display_line_percent_bar+0x50>
    1d56:	06 c0       	rjmp	.+12     	; 0x1d64 <display_make_display_line_percent_bar+0x86>
		display_line_percent[i+4]=0b00101010;
    1d58:	81 93       	st	Z+, r24
	int i;
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
    1d5a:	2f 5f       	subi	r18, 0xFF	; 255
    1d5c:	3f 4f       	sbci	r19, 0xFF	; 255
    1d5e:	2a 30       	cpi	r18, 0x0A	; 10
    1d60:	31 05       	cpc	r19, r1
    1d62:	d4 f3       	brlt	.-12     	; 0x1d58 <display_make_display_line_percent_bar+0x7a>
		display_line_percent[i+4]=0b00101010;
	}
	i++;
	if(GET_DEC_POS1_PERCENT_BAR(percent)==1){
    1d64:	44 56       	subi	r20, 0x64	; 100
    1d66:	44 36       	cpi	r20, 0x64	; 100
    1d68:	30 f4       	brcc	.+12     	; 0x1d76 <display_make_display_line_percent_bar+0x98>
		display_line_percent[i+4]='1';
    1d6a:	fe 01       	movw	r30, r28
    1d6c:	e2 0f       	add	r30, r18
    1d6e:	f3 1f       	adc	r31, r19
    1d70:	81 e3       	ldi	r24, 0x31	; 49
    1d72:	86 83       	std	Z+6, r24	; 0x06
    1d74:	05 c0       	rjmp	.+10     	; 0x1d80 <display_make_display_line_percent_bar+0xa2>
	}else{
		display_line_percent[i+4]=' ';
    1d76:	fe 01       	movw	r30, r28
    1d78:	e2 0f       	add	r30, r18
    1d7a:	f3 1f       	adc	r31, r19
    1d7c:	80 e2       	ldi	r24, 0x20	; 32
    1d7e:	86 83       	std	Z+6, r24	; 0x06
	}
	i++;	
	display_line_percent[i+4]=GET_DEC_POS2_PERCENT_BAR(percent);
    1d80:	fe 01       	movw	r30, r28
    1d82:	e2 0f       	add	r30, r18
    1d84:	f3 1f       	adc	r31, r19
    1d86:	8b 2f       	mov	r24, r27
    1d88:	6a e0       	ldi	r22, 0x0A	; 10
    1d8a:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    1d8e:	90 5d       	subi	r25, 0xD0	; 208
    1d90:	97 83       	std	Z+7, r25	; 0x07
	i++;
	display_line_percent[i+4]='0';
    1d92:	fe 01       	movw	r30, r28
    1d94:	e2 0f       	add	r30, r18
    1d96:	f3 1f       	adc	r31, r19
    1d98:	80 e3       	ldi	r24, 0x30	; 48
    1d9a:	80 87       	std	Z+8, r24	; 0x08
	i++;
	display_line_percent[i+4]='%';
    1d9c:	85 e2       	ldi	r24, 0x25	; 37
    1d9e:	81 87       	std	Z+9, r24	; 0x09
	memcpy(dpl,display_line_percent,20);
    1da0:	e5 2f       	mov	r30, r21
    1da2:	f1 2f       	mov	r31, r17
    1da4:	de 01       	movw	r26, r28
    1da6:	11 96       	adiw	r26, 0x01	; 1
    1da8:	84 e1       	ldi	r24, 0x14	; 20
    1daa:	0d 90       	ld	r0, X+
    1dac:	01 92       	st	Z+, r0
    1dae:	81 50       	subi	r24, 0x01	; 1
    1db0:	e1 f7       	brne	.-8      	; 0x1daa <display_make_display_line_percent_bar+0xcc>
	
}/* end display_make_display_line_percent_bar */	
    1db2:	64 96       	adiw	r28, 0x14	; 20
    1db4:	0f b6       	in	r0, 0x3f	; 63
    1db6:	f8 94       	cli
    1db8:	de bf       	out	0x3e, r29	; 62
    1dba:	0f be       	out	0x3f, r0	; 63
    1dbc:	cd bf       	out	0x3d, r28	; 61
    1dbe:	df 91       	pop	r29
    1dc0:	cf 91       	pop	r28
    1dc2:	1f 91       	pop	r17
    1dc4:	08 95       	ret

00001dc6 <display_make_display_line_min_av_max_temp>:

void display_make_display_line_min_av_max_temp(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
    1dc6:	cf 93       	push	r28
    1dc8:	fc 01       	movw	r30, r24
    1dca:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1dcc:	c4 e6       	ldi	r28, 0x64	; 100
    1dce:	86 2f       	mov	r24, r22
    1dd0:	6c 2f       	mov	r22, r28
    1dd2:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    1dd6:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1dd8:	80 83       	st	Z, r24
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1dda:	5a e0       	ldi	r21, 0x0A	; 10
    1ddc:	83 2f       	mov	r24, r19
    1dde:	65 2f       	mov	r22, r21
    1de0:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    1de4:	39 2f       	mov	r19, r25
    1de6:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    1dea:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1dec:	91 83       	std	Z+1, r25	; 0x01
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1dee:	30 5d       	subi	r19, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1df0:	32 83       	std	Z+2, r19	; 0x02
    1df2:	b0 eb       	ldi	r27, 0xB0	; 176
    1df4:	b3 83       	std	Z+3, r27	; 0x03
    1df6:	a3 e4       	ldi	r26, 0x43	; 67
    1df8:	a4 83       	std	Z+4, r26	; 0x04
    1dfa:	30 e2       	ldi	r19, 0x20	; 32
    1dfc:	35 83       	std	Z+5, r19	; 0x05
    1dfe:	36 83       	std	Z+6, r19	; 0x06
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1e00:	84 2f       	mov	r24, r20
    1e02:	6c 2f       	mov	r22, r28
    1e04:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    1e08:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1e0a:	87 83       	std	Z+7, r24	; 0x07
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1e0c:	84 2f       	mov	r24, r20
    1e0e:	65 2f       	mov	r22, r21
    1e10:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    1e14:	49 2f       	mov	r20, r25
    1e16:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    1e1a:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1e1c:	90 87       	std	Z+8, r25	; 0x08
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1e1e:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1e20:	41 87       	std	Z+9, r20	; 0x09
    1e22:	b2 87       	std	Z+10, r27	; 0x0a
    1e24:	a3 87       	std	Z+11, r26	; 0x0b
    1e26:	34 87       	std	Z+12, r19	; 0x0c
    1e28:	35 87       	std	Z+13, r19	; 0x0d
    1e2a:	36 87       	std	Z+14, r19	; 0x0e
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1e2c:	82 2f       	mov	r24, r18
    1e2e:	6c 2f       	mov	r22, r28
    1e30:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    1e34:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1e36:	87 87       	std	Z+15, r24	; 0x0f
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1e38:	82 2f       	mov	r24, r18
    1e3a:	65 2f       	mov	r22, r21
    1e3c:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    1e40:	29 2f       	mov	r18, r25
    1e42:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    1e46:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1e48:	90 8b       	std	Z+16, r25	; 0x10
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1e4a:	20 5d       	subi	r18, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1e4c:	21 8b       	std	Z+17, r18	; 0x11
    1e4e:	b2 8b       	std	Z+18, r27	; 0x12
    1e50:	a3 8b       	std	Z+19, r26	; 0x13
}/* end display_make_display_line_min_av_max_temp*/
    1e52:	cf 91       	pop	r28
    1e54:	08 95       	ret

00001e56 <display_make_display_line_lv_voltage>:



void display_make_display_line_lv_voltage(char *dpl,uint8_t value1){
    1e56:	fc 01       	movw	r30, r24
    1e58:	46 2f       	mov	r20, r22
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,dpl_volt,20);
    1e5a:	20 e2       	ldi	r18, 0x20	; 32
    1e5c:	20 83       	st	Z, r18
    1e5e:	21 83       	std	Z+1, r18	; 0x01
    1e60:	22 83       	std	Z+2, r18	; 0x02
    1e62:	23 83       	std	Z+3, r18	; 0x03
    1e64:	24 83       	std	Z+4, r18	; 0x04
    1e66:	25 83       	std	Z+5, r18	; 0x05
    1e68:	26 83       	std	Z+6, r18	; 0x06
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1e6a:	86 2f       	mov	r24, r22
    1e6c:	64 e6       	ldi	r22, 0x64	; 100
    1e6e:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    1e72:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1e74:	87 83       	std	Z+7, r24	; 0x07
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1e76:	3a e0       	ldi	r19, 0x0A	; 10
    1e78:	84 2f       	mov	r24, r20
    1e7a:	63 2f       	mov	r22, r19
    1e7c:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    1e80:	49 2f       	mov	r20, r25
    1e82:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    1e86:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1e88:	90 87       	std	Z+8, r25	; 0x08
    1e8a:	8e e2       	ldi	r24, 0x2E	; 46
    1e8c:	81 87       	std	Z+9, r24	; 0x09
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1e8e:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1e90:	42 87       	std	Z+10, r20	; 0x0a
    1e92:	86 e5       	ldi	r24, 0x56	; 86
    1e94:	83 87       	std	Z+11, r24	; 0x0b
    1e96:	24 87       	std	Z+12, r18	; 0x0c
    1e98:	25 87       	std	Z+13, r18	; 0x0d
    1e9a:	26 87       	std	Z+14, r18	; 0x0e
    1e9c:	27 87       	std	Z+15, r18	; 0x0f
    1e9e:	20 8b       	std	Z+16, r18	; 0x10
    1ea0:	21 8b       	std	Z+17, r18	; 0x11
    1ea2:	22 8b       	std	Z+18, r18	; 0x12
    1ea4:	23 8b       	std	Z+19, r18	; 0x13
	
} /*end display_make_display_line_lv_voltage */
    1ea6:	08 95       	ret

00001ea8 <display_make_display_line_error_or_message>:
	display_line_t dpl_volt={' ',pos_1a,pos_2a,GET_DEC_POS1_MOTOR_TEMP(value1),'','C',' ',' ',' ',' ',' ',' ',' ',' ',pos_1b,pos_1b,GET_DEC_POS3_MOTOR_TEMP(value2),'','C',' '};
	memcpy(dpl,dpl_volt,20);
	
} /*end display_make_display_line_motor_temp*/

void display_make_display_line_error_or_message(char * dpl,uint8_t code){
    1ea8:	cf 93       	push	r28
    1eaa:	df 93       	push	r29
    1eac:	ec 01       	movw	r28, r24
	
	uint8_t bpd;
	if((code>9)&&(code<20)){
    1eae:	36 2f       	mov	r19, r22
    1eb0:	3a 50       	subi	r19, 0x0A	; 10
    1eb2:	3a 30       	cpi	r19, 0x0A	; 10
    1eb4:	18 f0       	brcs	.+6      	; 0x1ebc <display_make_display_line_error_or_message+0x14>
    1eb6:	36 2f       	mov	r19, r22
		bpd=1;
		code=code-10;
	}else{
		bpd=0;
    1eb8:	80 e0       	ldi	r24, 0x00	; 0
    1eba:	01 c0       	rjmp	.+2      	; 0x1ebe <display_make_display_line_error_or_message+0x16>

void display_make_display_line_error_or_message(char * dpl,uint8_t code){
	
	uint8_t bpd;
	if((code>9)&&(code<20)){
		bpd=1;
    1ebc:	81 e0       	ldi	r24, 0x01	; 1
	
	#define GET_DEC_POS3_ERROR(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_ERROR(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS1_ERROR(x) (char)(0b00110000+((x)%10))
		
	switch(code){
    1ebe:	e3 2f       	mov	r30, r19
    1ec0:	f0 e0       	ldi	r31, 0x00	; 0
    1ec2:	ec 3c       	cpi	r30, 0xCC	; 204
    1ec4:	f1 05       	cpc	r31, r1
    1ec6:	08 f0       	brcs	.+2      	; 0x1eca <display_make_display_line_error_or_message+0x22>
    1ec8:	fb c0       	rjmp	.+502    	; 0x20c0 <display_make_display_line_error_or_message+0x218>
    1eca:	e6 5b       	subi	r30, 0xB6	; 182
    1ecc:	ff 4f       	sbci	r31, 0xFF	; 255
    1ece:	ee 0f       	add	r30, r30
    1ed0:	ff 1f       	adc	r31, r31
    1ed2:	05 90       	lpm	r0, Z+
    1ed4:	f4 91       	lpm	r31, Z
    1ed6:	e0 2d       	mov	r30, r0
    1ed8:	09 94       	ijmp
		case ERRROR_NONE:
			memcpy(dpl,display_line_error_none,20);
    1eda:	fe 01       	movw	r30, r28
    1edc:	a0 e5       	ldi	r26, 0x50	; 80
    1ede:	b6 e0       	ldi	r27, 0x06	; 6
    1ee0:	94 e1       	ldi	r25, 0x14	; 20
    1ee2:	0d 90       	ld	r0, X+
    1ee4:	01 92       	st	Z+, r0
    1ee6:	91 50       	subi	r25, 0x01	; 1
    1ee8:	e1 f7       	brne	.-8      	; 0x1ee2 <display_make_display_line_error_or_message+0x3a>
    1eea:	f2 c0       	rjmp	.+484    	; 0x20d0 <display_make_display_line_error_or_message+0x228>
			break;
		case ERROR_SC_DOWN:
			memcpy(dpl,display_line_error_sc_down,20);
    1eec:	fe 01       	movw	r30, r28
    1eee:	ac e3       	ldi	r26, 0x3C	; 60
    1ef0:	b6 e0       	ldi	r27, 0x06	; 6
    1ef2:	94 e1       	ldi	r25, 0x14	; 20
    1ef4:	0d 90       	ld	r0, X+
    1ef6:	01 92       	st	Z+, r0
    1ef8:	91 50       	subi	r25, 0x01	; 1
    1efa:	e1 f7       	brne	.-8      	; 0x1ef4 <display_make_display_line_error_or_message+0x4c>
    1efc:	e9 c0       	rjmp	.+466    	; 0x20d0 <display_make_display_line_error_or_message+0x228>
			break;
		case ERROR_PRE_ENRE:
			memcpy(dpl,display_line_error_pre_enre,20);
    1efe:	fe 01       	movw	r30, r28
    1f00:	a4 e1       	ldi	r26, 0x14	; 20
    1f02:	b6 e0       	ldi	r27, 0x06	; 6
    1f04:	94 e1       	ldi	r25, 0x14	; 20
    1f06:	0d 90       	ld	r0, X+
    1f08:	01 92       	st	Z+, r0
    1f0a:	91 50       	subi	r25, 0x01	; 1
    1f0c:	e1 f7       	brne	.-8      	; 0x1f06 <display_make_display_line_error_or_message+0x5e>
    1f0e:	e0 c0       	rjmp	.+448    	; 0x20d0 <display_make_display_line_error_or_message+0x228>
			break;
		case ERROR_PRE_BOTS:
			memcpy(dpl,display_line_error_pre_bots,20);
    1f10:	fe 01       	movw	r30, r28
    1f12:	a0 e0       	ldi	r26, 0x00	; 0
    1f14:	b6 e0       	ldi	r27, 0x06	; 6
    1f16:	94 e1       	ldi	r25, 0x14	; 20
    1f18:	0d 90       	ld	r0, X+
    1f1a:	01 92       	st	Z+, r0
    1f1c:	91 50       	subi	r25, 0x01	; 1
    1f1e:	e1 f7       	brne	.-8      	; 0x1f18 <display_make_display_line_error_or_message+0x70>
    1f20:	d7 c0       	rjmp	.+430    	; 0x20d0 <display_make_display_line_error_or_message+0x228>
			break;
		case ERROR_BOTS:
			memcpy(dpl,display_line_error_bots,20);
    1f22:	fe 01       	movw	r30, r28
    1f24:	ac ee       	ldi	r26, 0xEC	; 236
    1f26:	b5 e0       	ldi	r27, 0x05	; 5
    1f28:	94 e1       	ldi	r25, 0x14	; 20
    1f2a:	0d 90       	ld	r0, X+
    1f2c:	01 92       	st	Z+, r0
    1f2e:	91 50       	subi	r25, 0x01	; 1
    1f30:	e1 f7       	brne	.-8      	; 0x1f2a <display_make_display_line_error_or_message+0x82>
    1f32:	ce c0       	rjmp	.+412    	; 0x20d0 <display_make_display_line_error_or_message+0x228>
			break;
		case ERROR_HVDI:
			memcpy(dpl,display_line_error_hvdi,20);
    1f34:	fe 01       	movw	r30, r28
    1f36:	a8 ed       	ldi	r26, 0xD8	; 216
    1f38:	b5 e0       	ldi	r27, 0x05	; 5
    1f3a:	94 e1       	ldi	r25, 0x14	; 20
    1f3c:	0d 90       	ld	r0, X+
    1f3e:	01 92       	st	Z+, r0
    1f40:	91 50       	subi	r25, 0x01	; 1
    1f42:	e1 f7       	brne	.-8      	; 0x1f3c <display_make_display_line_error_or_message+0x94>
    1f44:	c5 c0       	rjmp	.+394    	; 0x20d0 <display_make_display_line_error_or_message+0x228>
			break;
		case ERROR_IMD:
			memcpy(dpl,display_line_error_imd,20);
    1f46:	fe 01       	movw	r30, r28
    1f48:	a4 ec       	ldi	r26, 0xC4	; 196
    1f4a:	b5 e0       	ldi	r27, 0x05	; 5
    1f4c:	94 e1       	ldi	r25, 0x14	; 20
    1f4e:	0d 90       	ld	r0, X+
    1f50:	01 92       	st	Z+, r0
    1f52:	91 50       	subi	r25, 0x01	; 1
    1f54:	e1 f7       	brne	.-8      	; 0x1f4e <display_make_display_line_error_or_message+0xa6>
    1f56:	bc c0       	rjmp	.+376    	; 0x20d0 <display_make_display_line_error_or_message+0x228>
			break;
		case ERROR_IMDF:
			memcpy(dpl,display_line_error_imdf,20);
    1f58:	fe 01       	movw	r30, r28
    1f5a:	a0 eb       	ldi	r26, 0xB0	; 176
    1f5c:	b5 e0       	ldi	r27, 0x05	; 5
    1f5e:	94 e1       	ldi	r25, 0x14	; 20
    1f60:	0d 90       	ld	r0, X+
    1f62:	01 92       	st	Z+, r0
    1f64:	91 50       	subi	r25, 0x01	; 1
    1f66:	e1 f7       	brne	.-8      	; 0x1f60 <display_make_display_line_error_or_message+0xb8>
    1f68:	b3 c0       	rjmp	.+358    	; 0x20d0 <display_make_display_line_error_or_message+0x228>
			break;
		case ERRROR_PBD:
			memcpy(dpl,display_line_error_bpd,20);
    1f6a:	fe 01       	movw	r30, r28
    1f6c:	ac e9       	ldi	r26, 0x9C	; 156
    1f6e:	b5 e0       	ldi	r27, 0x05	; 5
    1f70:	94 e1       	ldi	r25, 0x14	; 20
    1f72:	0d 90       	ld	r0, X+
    1f74:	01 92       	st	Z+, r0
    1f76:	91 50       	subi	r25, 0x01	; 1
    1f78:	e1 f7       	brne	.-8      	; 0x1f72 <display_make_display_line_error_or_message+0xca>
    1f7a:	aa c0       	rjmp	.+340    	; 0x20d0 <display_make_display_line_error_or_message+0x228>
			break;
		case ERROR_BMS_UNDERVOLTAGE:
			memcpy(dpl,display_line_bms_undervoltage,20);
    1f7c:	fe 01       	movw	r30, r28
    1f7e:	a8 e3       	ldi	r26, 0x38	; 56
    1f80:	b5 e0       	ldi	r27, 0x05	; 5
    1f82:	94 e1       	ldi	r25, 0x14	; 20
    1f84:	0d 90       	ld	r0, X+
    1f86:	01 92       	st	Z+, r0
    1f88:	91 50       	subi	r25, 0x01	; 1
    1f8a:	e1 f7       	brne	.-8      	; 0x1f84 <display_make_display_line_error_or_message+0xdc>
    1f8c:	a1 c0       	rjmp	.+322    	; 0x20d0 <display_make_display_line_error_or_message+0x228>
			break;
		case ERROR_BMS_OVERCURRENT:
			memcpy(dpl,display_line_bms_overcurrent,20);
    1f8e:	fe 01       	movw	r30, r28
    1f90:	a4 e2       	ldi	r26, 0x24	; 36
    1f92:	b5 e0       	ldi	r27, 0x05	; 5
    1f94:	94 e1       	ldi	r25, 0x14	; 20
    1f96:	0d 90       	ld	r0, X+
    1f98:	01 92       	st	Z+, r0
    1f9a:	91 50       	subi	r25, 0x01	; 1
    1f9c:	e1 f7       	brne	.-8      	; 0x1f96 <display_make_display_line_error_or_message+0xee>
    1f9e:	98 c0       	rjmp	.+304    	; 0x20d0 <display_make_display_line_error_or_message+0x228>
			break;
		case ERROR_BMS_OVERTEMP:
			memcpy(dpl,display_line_bms_overtemp,20);
    1fa0:	fe 01       	movw	r30, r28
    1fa2:	a0 e1       	ldi	r26, 0x10	; 16
    1fa4:	b5 e0       	ldi	r27, 0x05	; 5
    1fa6:	94 e1       	ldi	r25, 0x14	; 20
    1fa8:	0d 90       	ld	r0, X+
    1faa:	01 92       	st	Z+, r0
    1fac:	91 50       	subi	r25, 0x01	; 1
    1fae:	e1 f7       	brne	.-8      	; 0x1fa8 <display_make_display_line_error_or_message+0x100>
    1fb0:	8f c0       	rjmp	.+286    	; 0x20d0 <display_make_display_line_error_or_message+0x228>
			break;
		case ERROR_MISSING_MCM_REAR:
			memcpy(dpl,display_line_error_missing_mcm_rear,20);
    1fb2:	fe 01       	movw	r30, r28
    1fb4:	ac ef       	ldi	r26, 0xFC	; 252
    1fb6:	b4 e0       	ldi	r27, 0x04	; 4
    1fb8:	94 e1       	ldi	r25, 0x14	; 20
    1fba:	0d 90       	ld	r0, X+
    1fbc:	01 92       	st	Z+, r0
    1fbe:	91 50       	subi	r25, 0x01	; 1
    1fc0:	e1 f7       	brne	.-8      	; 0x1fba <display_make_display_line_error_or_message+0x112>
    1fc2:	86 c0       	rjmp	.+268    	; 0x20d0 <display_make_display_line_error_or_message+0x228>
			break;
		case ERROR_MISSING_MCM_FRONT:
			memcpy(dpl,display_line_error_missing_mcm_front,20);
    1fc4:	fe 01       	movw	r30, r28
    1fc6:	a8 ee       	ldi	r26, 0xE8	; 232
    1fc8:	b4 e0       	ldi	r27, 0x04	; 4
    1fca:	94 e1       	ldi	r25, 0x14	; 20
    1fcc:	0d 90       	ld	r0, X+
    1fce:	01 92       	st	Z+, r0
    1fd0:	91 50       	subi	r25, 0x01	; 1
    1fd2:	e1 f7       	brne	.-8      	; 0x1fcc <display_make_display_line_error_or_message+0x124>
    1fd4:	7d c0       	rjmp	.+250    	; 0x20d0 <display_make_display_line_error_or_message+0x228>
			break;
		case ERROR_MISSING_MCM_LVB:
			memcpy(dpl,display_line_error_missing_mcm_lvb,20);
    1fd6:	fe 01       	movw	r30, r28
    1fd8:	a4 ed       	ldi	r26, 0xD4	; 212
    1fda:	b4 e0       	ldi	r27, 0x04	; 4
    1fdc:	94 e1       	ldi	r25, 0x14	; 20
    1fde:	0d 90       	ld	r0, X+
    1fe0:	01 92       	st	Z+, r0
    1fe2:	91 50       	subi	r25, 0x01	; 1
    1fe4:	e1 f7       	brne	.-8      	; 0x1fde <display_make_display_line_error_or_message+0x136>
    1fe6:	74 c0       	rjmp	.+232    	; 0x20d0 <display_make_display_line_error_or_message+0x228>
			break;
		case ERROR_MISSING_MCM_AB:
			memcpy(dpl,display_line_error_missing_mcm_ab,20);
    1fe8:	fe 01       	movw	r30, r28
    1fea:	a0 ec       	ldi	r26, 0xC0	; 192
    1fec:	b4 e0       	ldi	r27, 0x04	; 4
    1fee:	94 e1       	ldi	r25, 0x14	; 20
    1ff0:	0d 90       	ld	r0, X+
    1ff2:	01 92       	st	Z+, r0
    1ff4:	91 50       	subi	r25, 0x01	; 1
    1ff6:	e1 f7       	brne	.-8      	; 0x1ff0 <display_make_display_line_error_or_message+0x148>
    1ff8:	6b c0       	rjmp	.+214    	; 0x20d0 <display_make_display_line_error_or_message+0x228>
			break;
		case ERROR_MISSING_MC_LEFT:
			memcpy(dpl,display_line_error_missing_mc_left,20);
    1ffa:	fe 01       	movw	r30, r28
    1ffc:	ac ea       	ldi	r26, 0xAC	; 172
    1ffe:	b4 e0       	ldi	r27, 0x04	; 4
    2000:	94 e1       	ldi	r25, 0x14	; 20
    2002:	0d 90       	ld	r0, X+
    2004:	01 92       	st	Z+, r0
    2006:	91 50       	subi	r25, 0x01	; 1
    2008:	e1 f7       	brne	.-8      	; 0x2002 <display_make_display_line_error_or_message+0x15a>
    200a:	62 c0       	rjmp	.+196    	; 0x20d0 <display_make_display_line_error_or_message+0x228>
			break;
		case ERROR_MISSING_MC_RIGHT:
			memcpy(dpl,display_line_error_missing_mc_right,20);
    200c:	fe 01       	movw	r30, r28
    200e:	a8 e9       	ldi	r26, 0x98	; 152
    2010:	b4 e0       	ldi	r27, 0x04	; 4
    2012:	94 e1       	ldi	r25, 0x14	; 20
    2014:	0d 90       	ld	r0, X+
    2016:	01 92       	st	Z+, r0
    2018:	91 50       	subi	r25, 0x01	; 1
    201a:	e1 f7       	brne	.-8      	; 0x2014 <display_make_display_line_error_or_message+0x16c>
    201c:	59 c0       	rjmp	.+178    	; 0x20d0 <display_make_display_line_error_or_message+0x228>
			break;
		case ERROR_MISSING_SHUNT:
			memcpy(dpl,display_line_error_missing_shunt,20);
    201e:	fe 01       	movw	r30, r28
    2020:	a4 e8       	ldi	r26, 0x84	; 132
    2022:	b4 e0       	ldi	r27, 0x04	; 4
    2024:	94 e1       	ldi	r25, 0x14	; 20
    2026:	0d 90       	ld	r0, X+
    2028:	01 92       	st	Z+, r0
    202a:	91 50       	subi	r25, 0x01	; 1
    202c:	e1 f7       	brne	.-8      	; 0x2026 <display_make_display_line_error_or_message+0x17e>
    202e:	50 c0       	rjmp	.+160    	; 0x20d0 <display_make_display_line_error_or_message+0x228>
			break;
		case MESSAGE_STARTING_TS:
			memcpy(dpl,display_line_message_starting_ts,20);
    2030:	fe 01       	movw	r30, r28
    2032:	a0 e7       	ldi	r26, 0x70	; 112
    2034:	b4 e0       	ldi	r27, 0x04	; 4
    2036:	94 e1       	ldi	r25, 0x14	; 20
    2038:	0d 90       	ld	r0, X+
    203a:	01 92       	st	Z+, r0
    203c:	91 50       	subi	r25, 0x01	; 1
    203e:	e1 f7       	brne	.-8      	; 0x2038 <display_make_display_line_error_or_message+0x190>
    2040:	47 c0       	rjmp	.+142    	; 0x20d0 <display_make_display_line_error_or_message+0x228>
			break;
		case MESSAGE_CHECK_MS:
			memcpy(dpl,display_line_message_check_ms,20);
    2042:	fe 01       	movw	r30, r28
    2044:	ac e5       	ldi	r26, 0x5C	; 92
    2046:	b4 e0       	ldi	r27, 0x04	; 4
    2048:	94 e1       	ldi	r25, 0x14	; 20
    204a:	0d 90       	ld	r0, X+
    204c:	01 92       	st	Z+, r0
    204e:	91 50       	subi	r25, 0x01	; 1
    2050:	e1 f7       	brne	.-8      	; 0x204a <display_make_display_line_error_or_message+0x1a2>
    2052:	3e c0       	rjmp	.+124    	; 0x20d0 <display_make_display_line_error_or_message+0x228>
			break;
		case MESSAGE_PRECHARGING:
			memcpy(dpl,display_line_message_precharged,20);
    2054:	fe 01       	movw	r30, r28
    2056:	a4 e3       	ldi	r26, 0x34	; 52
    2058:	b4 e0       	ldi	r27, 0x04	; 4
    205a:	94 e1       	ldi	r25, 0x14	; 20
    205c:	0d 90       	ld	r0, X+
    205e:	01 92       	st	Z+, r0
    2060:	91 50       	subi	r25, 0x01	; 1
    2062:	e1 f7       	brne	.-8      	; 0x205c <display_make_display_line_error_or_message+0x1b4>
    2064:	35 c0       	rjmp	.+106    	; 0x20d0 <display_make_display_line_error_or_message+0x228>
			break;
		case MESSAGE_STARTING_MOTOR_CONTROLLER:
			memcpy(dpl,display_line_message_precharged,20);
    2066:	fe 01       	movw	r30, r28
    2068:	a4 e3       	ldi	r26, 0x34	; 52
    206a:	b4 e0       	ldi	r27, 0x04	; 4
    206c:	94 e1       	ldi	r25, 0x14	; 20
    206e:	0d 90       	ld	r0, X+
    2070:	01 92       	st	Z+, r0
    2072:	91 50       	subi	r25, 0x01	; 1
    2074:	e1 f7       	brne	.-8      	; 0x206e <display_make_display_line_error_or_message+0x1c6>
    2076:	2c c0       	rjmp	.+88     	; 0x20d0 <display_make_display_line_error_or_message+0x228>
			break;
		case MESSAGE_READY_2_DRIVE:
			memcpy(dpl,display_line_message_ready_2_drive,20);
    2078:	fe 01       	movw	r30, r28
    207a:	ac e0       	ldi	r26, 0x0C	; 12
    207c:	b4 e0       	ldi	r27, 0x04	; 4
    207e:	94 e1       	ldi	r25, 0x14	; 20
    2080:	0d 90       	ld	r0, X+
    2082:	01 92       	st	Z+, r0
    2084:	91 50       	subi	r25, 0x01	; 1
    2086:	e1 f7       	brne	.-8      	; 0x2080 <display_make_display_line_error_or_message+0x1d8>
    2088:	23 c0       	rjmp	.+70     	; 0x20d0 <display_make_display_line_error_or_message+0x228>
			break;
		case MESSAGE_ENRE_FAIL:
			memcpy(dpl,display_line_message_enre_fail,20);
    208a:	fe 01       	movw	r30, r28
    208c:	a8 ef       	ldi	r26, 0xF8	; 248
    208e:	b3 e0       	ldi	r27, 0x03	; 3
    2090:	94 e1       	ldi	r25, 0x14	; 20
    2092:	0d 90       	ld	r0, X+
    2094:	01 92       	st	Z+, r0
    2096:	91 50       	subi	r25, 0x01	; 1
    2098:	e1 f7       	brne	.-8      	; 0x2092 <display_make_display_line_error_or_message+0x1ea>
    209a:	1a c0       	rjmp	.+52     	; 0x20d0 <display_make_display_line_error_or_message+0x228>
			break;
		case MESSAGE_MS_OPEN:
			memcpy(dpl,display_line_message_ms_open,20);
    209c:	fe 01       	movw	r30, r28
    209e:	a4 ee       	ldi	r26, 0xE4	; 228
    20a0:	b3 e0       	ldi	r27, 0x03	; 3
    20a2:	94 e1       	ldi	r25, 0x14	; 20
    20a4:	0d 90       	ld	r0, X+
    20a6:	01 92       	st	Z+, r0
    20a8:	91 50       	subi	r25, 0x01	; 1
    20aa:	e1 f7       	brne	.-8      	; 0x20a4 <display_make_display_line_error_or_message+0x1fc>
    20ac:	11 c0       	rjmp	.+34     	; 0x20d0 <display_make_display_line_error_or_message+0x228>
			break;
		case MESSAGE_PRECHARGE_FAIL:
			memcpy(dpl,display_line_message_mc_fail,20);
    20ae:	fe 01       	movw	r30, r28
    20b0:	ac eb       	ldi	r26, 0xBC	; 188
    20b2:	b3 e0       	ldi	r27, 0x03	; 3
    20b4:	94 e1       	ldi	r25, 0x14	; 20
    20b6:	0d 90       	ld	r0, X+
    20b8:	01 92       	st	Z+, r0
    20ba:	91 50       	subi	r25, 0x01	; 1
    20bc:	e1 f7       	brne	.-8      	; 0x20b6 <display_make_display_line_error_or_message+0x20e>
    20be:	08 c0       	rjmp	.+16     	; 0x20d0 <display_make_display_line_error_or_message+0x228>
			break;
		default:
			memcpy(dpl,display_line_error_unknown_code,20);
    20c0:	fe 01       	movw	r30, r28
    20c2:	a8 e2       	ldi	r26, 0x28	; 40
    20c4:	b6 e0       	ldi	r27, 0x06	; 6
    20c6:	94 e1       	ldi	r25, 0x14	; 20
    20c8:	0d 90       	ld	r0, X+
    20ca:	01 92       	st	Z+, r0
    20cc:	91 50       	subi	r25, 0x01	; 1
    20ce:	e1 f7       	brne	.-8      	; 0x20c8 <display_make_display_line_error_or_message+0x220>
		break;
	}
	
	if(bpd){
    20d0:	88 23       	and	r24, r24
    20d2:	11 f0       	breq	.+4      	; 0x20d8 <display_make_display_line_error_or_message+0x230>
		dpl[19]='P';
		dpl[19]='+';		
    20d4:	8b e2       	ldi	r24, 0x2B	; 43
    20d6:	8b 8b       	std	Y+19, r24	; 0x13
	}
	
	/* switch case for categories */
	switch((code/10)*10){
    20d8:	83 2f       	mov	r24, r19
    20da:	6a e0       	ldi	r22, 0x0A	; 10
    20dc:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    20e0:	28 2f       	mov	r18, r24
    20e2:	48 2f       	mov	r20, r24
    20e4:	50 e0       	ldi	r21, 0x00	; 0
    20e6:	ca 01       	movw	r24, r20
    20e8:	88 0f       	add	r24, r24
    20ea:	99 1f       	adc	r25, r25
    20ec:	ac 01       	movw	r20, r24
    20ee:	44 0f       	add	r20, r20
    20f0:	55 1f       	adc	r21, r21
    20f2:	44 0f       	add	r20, r20
    20f4:	55 1f       	adc	r21, r21
    20f6:	84 0f       	add	r24, r20
    20f8:	95 1f       	adc	r25, r21
    20fa:	8e 31       	cpi	r24, 0x1E	; 30
    20fc:	91 05       	cpc	r25, r1
    20fe:	b9 f0       	breq	.+46     	; 0x212e <display_make_display_line_error_or_message+0x286>
    2100:	8f 31       	cpi	r24, 0x1F	; 31
    2102:	91 05       	cpc	r25, r1
    2104:	24 f4       	brge	.+8      	; 0x210e <display_make_display_line_error_or_message+0x266>
    2106:	84 31       	cpi	r24, 0x14	; 20
    2108:	91 05       	cpc	r25, r1
    210a:	59 f5       	brne	.+86     	; 0x2162 <display_make_display_line_error_or_message+0x2ba>
    210c:	07 c0       	rjmp	.+14     	; 0x211c <display_make_display_line_error_or_message+0x274>
    210e:	88 32       	cpi	r24, 0x28	; 40
    2110:	91 05       	cpc	r25, r1
    2112:	b1 f0       	breq	.+44     	; 0x2140 <display_make_display_line_error_or_message+0x298>
    2114:	82 33       	cpi	r24, 0x32	; 50
    2116:	91 05       	cpc	r25, r1
    2118:	21 f5       	brne	.+72     	; 0x2162 <display_make_display_line_error_or_message+0x2ba>
    211a:	1b c0       	rjmp	.+54     	; 0x2152 <display_make_display_line_error_or_message+0x2aa>
		case ERROR_BMS:
			memcpy(dpl,display_line_error_bms,20);
    211c:	de 01       	movw	r26, r28
    211e:	e4 e7       	ldi	r30, 0x74	; 116
    2120:	f5 e0       	ldi	r31, 0x05	; 5
    2122:	84 e1       	ldi	r24, 0x14	; 20
    2124:	01 90       	ld	r0, Z+
    2126:	0d 92       	st	X+, r0
    2128:	81 50       	subi	r24, 0x01	; 1
    212a:	e1 f7       	brne	.-8      	; 0x2124 <display_make_display_line_error_or_message+0x27c>
    212c:	1a c0       	rjmp	.+52     	; 0x2162 <display_make_display_line_error_or_message+0x2ba>
			break;
		case ERROR_MC:
			memcpy(dpl,display_line_error_mc,20);
    212e:	de 01       	movw	r26, r28
    2130:	e0 e6       	ldi	r30, 0x60	; 96
    2132:	f5 e0       	ldi	r31, 0x05	; 5
    2134:	84 e1       	ldi	r24, 0x14	; 20
    2136:	01 90       	ld	r0, Z+
    2138:	0d 92       	st	X+, r0
    213a:	81 50       	subi	r24, 0x01	; 1
    213c:	e1 f7       	brne	.-8      	; 0x2136 <display_make_display_line_error_or_message+0x28e>
    213e:	11 c0       	rjmp	.+34     	; 0x2162 <display_make_display_line_error_or_message+0x2ba>
			break;
		case ERROR_MCM_A:
			memcpy(dpl,display_line_error_mcm,20);
    2140:	de 01       	movw	r26, r28
    2142:	ec e4       	ldi	r30, 0x4C	; 76
    2144:	f5 e0       	ldi	r31, 0x05	; 5
    2146:	84 e1       	ldi	r24, 0x14	; 20
    2148:	01 90       	ld	r0, Z+
    214a:	0d 92       	st	X+, r0
    214c:	81 50       	subi	r24, 0x01	; 1
    214e:	e1 f7       	brne	.-8      	; 0x2148 <display_make_display_line_error_or_message+0x2a0>
    2150:	08 c0       	rjmp	.+16     	; 0x2162 <display_make_display_line_error_or_message+0x2ba>
			break;
		case ERROR_MCM_B:
			memcpy(dpl,display_line_error_mcm,20);
    2152:	de 01       	movw	r26, r28
    2154:	ec e4       	ldi	r30, 0x4C	; 76
    2156:	f5 e0       	ldi	r31, 0x05	; 5
    2158:	84 e1       	ldi	r24, 0x14	; 20
    215a:	01 90       	ld	r0, Z+
    215c:	0d 92       	st	X+, r0
    215e:	81 50       	subi	r24, 0x01	; 1
    2160:	e1 f7       	brne	.-8      	; 0x215a <display_make_display_line_error_or_message+0x2b2>
		default:
			break;
	}	
	
	
	dpl[1]=GET_DEC_POS3_ERROR(code);
    2162:	83 2f       	mov	r24, r19
    2164:	64 e6       	ldi	r22, 0x64	; 100
    2166:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    216a:	80 5d       	subi	r24, 0xD0	; 208
    216c:	89 83       	std	Y+1, r24	; 0x01
	dpl[2]=GET_DEC_POS2_ERROR(code);
    216e:	4a e0       	ldi	r20, 0x0A	; 10
    2170:	82 2f       	mov	r24, r18
    2172:	64 2f       	mov	r22, r20
    2174:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    2178:	90 5d       	subi	r25, 0xD0	; 208
    217a:	9a 83       	std	Y+2, r25	; 0x02
	dpl[3]=GET_DEC_POS1_ERROR(code);
    217c:	83 2f       	mov	r24, r19
    217e:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    2182:	90 5d       	subi	r25, 0xD0	; 208
    2184:	9b 83       	std	Y+3, r25	; 0x03
	
} /*end display_make_display_error*/
    2186:	df 91       	pop	r29
    2188:	cf 91       	pop	r28
    218a:	08 95       	ret

0000218c <display_make_display_line_button_test>:

void display_make_display_line_button_test(char* dpl,uint8_t b1,uint8_t b2){
	

	dpl[b1]=(char) (char)(0b00110000+b2);
    218c:	fc 01       	movw	r30, r24
    218e:	e6 0f       	add	r30, r22
    2190:	f1 1d       	adc	r31, r1
    2192:	40 5d       	subi	r20, 0xD0	; 208
    2194:	40 83       	st	Z, r20

	
}	
    2196:	08 95       	ret

00002198 <display_make_display_line_blank>:

void display_make_display_line_blank(char *dpl){
    2198:	cf 93       	push	r28
    219a:	df 93       	push	r29
    219c:	cd b7       	in	r28, 0x3d	; 61
    219e:	de b7       	in	r29, 0x3e	; 62
    21a0:	64 97       	sbiw	r28, 0x14	; 20
    21a2:	0f b6       	in	r0, 0x3f	; 63
    21a4:	f8 94       	cli
    21a6:	de bf       	out	0x3e, r29	; 62
    21a8:	0f be       	out	0x3f, r0	; 63
    21aa:	cd bf       	out	0x3d, r28	; 61
	display_line_t blank={' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' '};
    21ac:	de 01       	movw	r26, r28
    21ae:	11 96       	adiw	r26, 0x01	; 1
    21b0:	e4 e1       	ldi	r30, 0x14	; 20
    21b2:	f1 e0       	ldi	r31, 0x01	; 1
    21b4:	24 e1       	ldi	r18, 0x14	; 20
    21b6:	01 90       	ld	r0, Z+
    21b8:	0d 92       	st	X+, r0
    21ba:	21 50       	subi	r18, 0x01	; 1
    21bc:	e1 f7       	brne	.-8      	; 0x21b6 <display_make_display_line_blank+0x1e>
	memcpy(dpl,blank,20);
    21be:	e8 2f       	mov	r30, r24
    21c0:	f9 2f       	mov	r31, r25
    21c2:	de 01       	movw	r26, r28
    21c4:	11 96       	adiw	r26, 0x01	; 1
    21c6:	84 e1       	ldi	r24, 0x14	; 20
    21c8:	0d 90       	ld	r0, X+
    21ca:	01 92       	st	Z+, r0
    21cc:	81 50       	subi	r24, 0x01	; 1
    21ce:	e1 f7       	brne	.-8      	; 0x21c8 <display_make_display_line_blank+0x30>
}
    21d0:	64 96       	adiw	r28, 0x14	; 20
    21d2:	0f b6       	in	r0, 0x3f	; 63
    21d4:	f8 94       	cli
    21d6:	de bf       	out	0x3e, r29	; 62
    21d8:	0f be       	out	0x3f, r0	; 63
    21da:	cd bf       	out	0x3d, r28	; 61
    21dc:	df 91       	pop	r29
    21de:	cf 91       	pop	r28
    21e0:	08 95       	ret

000021e2 <display_make_display_line_select_player>:
	#define DISPLAY_PLAYER_YOSHI (2)
	#define DISPLAY_PLAYER_DKONG (3)
	#define DISPLAY_PLAYER_PPEACH (4)
	#define DISPLAY_PLAYER_BOWSER (5)
	
	switch(value1){
    21e2:	62 30       	cpi	r22, 0x02	; 2
    21e4:	21 f1       	breq	.+72     	; 0x222e <display_make_display_line_select_player+0x4c>
    21e6:	63 30       	cpi	r22, 0x03	; 3
    21e8:	30 f4       	brcc	.+12     	; 0x21f6 <display_make_display_line_select_player+0x14>
    21ea:	66 23       	and	r22, r22
    21ec:	61 f0       	breq	.+24     	; 0x2206 <display_make_display_line_select_player+0x24>
    21ee:	61 30       	cpi	r22, 0x01	; 1
    21f0:	09 f0       	breq	.+2      	; 0x21f4 <display_make_display_line_select_player+0x12>
    21f2:	44 c0       	rjmp	.+136    	; 0x227c <display_make_display_line_select_player+0x9a>
    21f4:	12 c0       	rjmp	.+36     	; 0x221a <display_make_display_line_select_player+0x38>
    21f6:	64 30       	cpi	r22, 0x04	; 4
    21f8:	71 f1       	breq	.+92     	; 0x2256 <display_make_display_line_select_player+0x74>
    21fa:	64 30       	cpi	r22, 0x04	; 4
    21fc:	10 f1       	brcs	.+68     	; 0x2242 <display_make_display_line_select_player+0x60>
    21fe:	65 30       	cpi	r22, 0x05	; 5
    2200:	09 f0       	breq	.+2      	; 0x2204 <display_make_display_line_select_player+0x22>
    2202:	3c c0       	rjmp	.+120    	; 0x227c <display_make_display_line_select_player+0x9a>
    2204:	32 c0       	rjmp	.+100    	; 0x226a <display_make_display_line_select_player+0x88>
		case DISPLAY_PLAYER_MARIO:
			memcpy(dpl,display_line_player_mario,20);
    2206:	e8 2f       	mov	r30, r24
    2208:	f9 2f       	mov	r31, r25
    220a:	a4 eb       	ldi	r26, 0xB4	; 180
    220c:	b1 e0       	ldi	r27, 0x01	; 1
    220e:	84 e1       	ldi	r24, 0x14	; 20
    2210:	0d 90       	ld	r0, X+
    2212:	01 92       	st	Z+, r0
    2214:	81 50       	subi	r24, 0x01	; 1
    2216:	e1 f7       	brne	.-8      	; 0x2210 <display_make_display_line_select_player+0x2e>
    2218:	08 95       	ret
			break;
		case DISPLAY_PLAYER_LUIGI:
			memcpy(dpl,display_line_player_luigi,20);
    221a:	e8 2f       	mov	r30, r24
    221c:	f9 2f       	mov	r31, r25
    221e:	a0 ea       	ldi	r26, 0xA0	; 160
    2220:	b1 e0       	ldi	r27, 0x01	; 1
    2222:	84 e1       	ldi	r24, 0x14	; 20
    2224:	0d 90       	ld	r0, X+
    2226:	01 92       	st	Z+, r0
    2228:	81 50       	subi	r24, 0x01	; 1
    222a:	e1 f7       	brne	.-8      	; 0x2224 <display_make_display_line_select_player+0x42>
    222c:	08 95       	ret
			break;
		case DISPLAY_PLAYER_YOSHI:
			memcpy(dpl,display_line_player_yoshi,20);
    222e:	e8 2f       	mov	r30, r24
    2230:	f9 2f       	mov	r31, r25
    2232:	a8 ec       	ldi	r26, 0xC8	; 200
    2234:	b1 e0       	ldi	r27, 0x01	; 1
    2236:	84 e1       	ldi	r24, 0x14	; 20
    2238:	0d 90       	ld	r0, X+
    223a:	01 92       	st	Z+, r0
    223c:	81 50       	subi	r24, 0x01	; 1
    223e:	e1 f7       	brne	.-8      	; 0x2238 <display_make_display_line_select_player+0x56>
    2240:	08 95       	ret
			break;
		case DISPLAY_PLAYER_DKONG:
			memcpy(dpl,display_line_player_donkey_kong,20);
    2242:	e8 2f       	mov	r30, r24
    2244:	f9 2f       	mov	r31, r25
    2246:	a8 e7       	ldi	r26, 0x78	; 120
    2248:	b1 e0       	ldi	r27, 0x01	; 1
    224a:	84 e1       	ldi	r24, 0x14	; 20
    224c:	0d 90       	ld	r0, X+
    224e:	01 92       	st	Z+, r0
    2250:	81 50       	subi	r24, 0x01	; 1
    2252:	e1 f7       	brne	.-8      	; 0x224c <display_make_display_line_select_player+0x6a>
    2254:	08 95       	ret
			break;
		case DISPLAY_PLAYER_PPEACH:
			memcpy(dpl,display_line_player_princess_peach,20);
    2256:	e8 2f       	mov	r30, r24
    2258:	f9 2f       	mov	r31, r25
    225a:	a4 e6       	ldi	r26, 0x64	; 100
    225c:	b1 e0       	ldi	r27, 0x01	; 1
    225e:	84 e1       	ldi	r24, 0x14	; 20
    2260:	0d 90       	ld	r0, X+
    2262:	01 92       	st	Z+, r0
    2264:	81 50       	subi	r24, 0x01	; 1
    2266:	e1 f7       	brne	.-8      	; 0x2260 <display_make_display_line_select_player+0x7e>
    2268:	08 95       	ret
			break;
		case DISPLAY_PLAYER_BOWSER:
			memcpy(dpl,display_line_player_bowser,20);
    226a:	e8 2f       	mov	r30, r24
    226c:	f9 2f       	mov	r31, r25
    226e:	ac e8       	ldi	r26, 0x8C	; 140
    2270:	b1 e0       	ldi	r27, 0x01	; 1
    2272:	84 e1       	ldi	r24, 0x14	; 20
    2274:	0d 90       	ld	r0, X+
    2276:	01 92       	st	Z+, r0
    2278:	81 50       	subi	r24, 0x01	; 1
    227a:	e1 f7       	brne	.-8      	; 0x2274 <display_make_display_line_select_player+0x92>
    227c:	08 95       	ret

0000227e <display_make_display_line_brake_balance>:
			break;
	}
}


void display_make_display_line_brake_balance(char *dpl,uint8_t percent){
    227e:	0f 93       	push	r16
    2280:	1f 93       	push	r17
    2282:	cf 93       	push	r28
    2284:	df 93       	push	r29
    2286:	cd b7       	in	r28, 0x3d	; 61
    2288:	de b7       	in	r29, 0x3e	; 62
    228a:	64 97       	sbiw	r28, 0x14	; 20
    228c:	0f b6       	in	r0, 0x3f	; 63
    228e:	f8 94       	cli
    2290:	de bf       	out	0x3e, r29	; 62
    2292:	0f be       	out	0x3f, r0	; 63
    2294:	cd bf       	out	0x3d, r28	; 61
    2296:	8c 01       	movw	r16, r24
	if(percent>100) return; //illegal
    2298:	65 36       	cpi	r22, 0x65	; 101
    229a:	88 f5       	brcc	.+98     	; 0x22fe <display_make_display_line_brake_balance+0x80>
	
	uint8_t compliment_percent=100-percent;	
    229c:	44 e6       	ldi	r20, 0x64	; 100
    229e:	46 1b       	sub	r20, r22
	
	
	#define GET_DEC_POS2_BRAKE_BALANCE(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS1_BRAKE_BALANCE(x) (char)(0b00110000+(x%10))
	
	display_line_t template={' ','a','b','%',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ','c','d','%',' '};
    22a0:	9e 01       	movw	r18, r28
    22a2:	2f 5f       	subi	r18, 0xFF	; 255
    22a4:	3f 4f       	sbci	r19, 0xFF	; 255
    22a6:	a8 e2       	ldi	r26, 0x28	; 40
    22a8:	b1 e0       	ldi	r27, 0x01	; 1
    22aa:	84 e1       	ldi	r24, 0x14	; 20
    22ac:	0d 90       	ld	r0, X+
    22ae:	f9 01       	movw	r30, r18
    22b0:	01 92       	st	Z+, r0
    22b2:	9f 01       	movw	r18, r30
    22b4:	81 50       	subi	r24, 0x01	; 1
    22b6:	d1 f7       	brne	.-12     	; 0x22ac <display_make_display_line_brake_balance+0x2e>
	template[1]=GET_DEC_POS2_BRAKE_BALANCE(percent);
	template[2]=GET_DEC_POS1_BRAKE_BALANCE(percent);
	template[16]=GET_DEC_POS2_BRAKE_BALANCE(compliment_percent);
	template[17]=GET_DEC_POS1_BRAKE_BALANCE(compliment_percent);
	
	memcpy(dpl,template,20);
    22b8:	98 01       	movw	r18, r16
    22ba:	de 01       	movw	r26, r28
    22bc:	11 96       	adiw	r26, 0x01	; 1
    22be:	84 e1       	ldi	r24, 0x14	; 20
    22c0:	0d 90       	ld	r0, X+
    22c2:	f9 01       	movw	r30, r18
    22c4:	01 92       	st	Z+, r0
    22c6:	9f 01       	movw	r18, r30
    22c8:	81 50       	subi	r24, 0x01	; 1
    22ca:	d1 f7       	brne	.-12     	; 0x22c0 <display_make_display_line_brake_balance+0x42>
	#define GET_DEC_POS1_BRAKE_BALANCE(x) (char)(0b00110000+(x%10))
	
	display_line_t template={' ','a','b','%',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ','c','d','%',' '};
	
	
	template[1]=GET_DEC_POS2_BRAKE_BALANCE(percent);
    22cc:	2a e0       	ldi	r18, 0x0A	; 10
    22ce:	86 2f       	mov	r24, r22
    22d0:	62 2f       	mov	r22, r18
    22d2:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    22d6:	39 2f       	mov	r19, r25
    22d8:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    22dc:	89 2f       	mov	r24, r25
    22de:	80 5d       	subi	r24, 0xD0	; 208
	template[2]=GET_DEC_POS1_BRAKE_BALANCE(percent);
	template[16]=GET_DEC_POS2_BRAKE_BALANCE(compliment_percent);
	template[17]=GET_DEC_POS1_BRAKE_BALANCE(compliment_percent);
	
	memcpy(dpl,template,20);
    22e0:	f8 01       	movw	r30, r16
    22e2:	81 83       	std	Z+1, r24	; 0x01
	
	display_line_t template={' ','a','b','%',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ','c','d','%',' '};
	
	
	template[1]=GET_DEC_POS2_BRAKE_BALANCE(percent);
	template[2]=GET_DEC_POS1_BRAKE_BALANCE(percent);
    22e4:	30 5d       	subi	r19, 0xD0	; 208
	template[16]=GET_DEC_POS2_BRAKE_BALANCE(compliment_percent);
	template[17]=GET_DEC_POS1_BRAKE_BALANCE(compliment_percent);
	
	memcpy(dpl,template,20);
    22e6:	32 83       	std	Z+2, r19	; 0x02
	display_line_t template={' ','a','b','%',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ','c','d','%',' '};
	
	
	template[1]=GET_DEC_POS2_BRAKE_BALANCE(percent);
	template[2]=GET_DEC_POS1_BRAKE_BALANCE(percent);
	template[16]=GET_DEC_POS2_BRAKE_BALANCE(compliment_percent);
    22e8:	84 2f       	mov	r24, r20
    22ea:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    22ee:	39 2f       	mov	r19, r25
    22f0:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    22f4:	89 2f       	mov	r24, r25
    22f6:	80 5d       	subi	r24, 0xD0	; 208
	template[17]=GET_DEC_POS1_BRAKE_BALANCE(compliment_percent);
	
	memcpy(dpl,template,20);
    22f8:	80 8b       	std	Z+16, r24	; 0x10
	
	
	template[1]=GET_DEC_POS2_BRAKE_BALANCE(percent);
	template[2]=GET_DEC_POS1_BRAKE_BALANCE(percent);
	template[16]=GET_DEC_POS2_BRAKE_BALANCE(compliment_percent);
	template[17]=GET_DEC_POS1_BRAKE_BALANCE(compliment_percent);
    22fa:	30 5d       	subi	r19, 0xD0	; 208
	
	memcpy(dpl,template,20);
    22fc:	31 8b       	std	Z+17, r19	; 0x11
	
}
    22fe:	64 96       	adiw	r28, 0x14	; 20
    2300:	0f b6       	in	r0, 0x3f	; 63
    2302:	f8 94       	cli
    2304:	de bf       	out	0x3e, r29	; 62
    2306:	0f be       	out	0x3f, r0	; 63
    2308:	cd bf       	out	0x3d, r28	; 61
    230a:	df 91       	pop	r29
    230c:	cf 91       	pop	r28
    230e:	1f 91       	pop	r17
    2310:	0f 91       	pop	r16
    2312:	08 95       	ret

00002314 <display_make_display_line_motor_temp>:
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,dpl_volt,20);
	
} /*end display_make_display_line_lv_voltage */

void display_make_display_line_motor_temp(dpl,value1,value2){
    2314:	cf 92       	push	r12
    2316:	df 92       	push	r13
    2318:	ef 92       	push	r14
    231a:	ff 92       	push	r15
    231c:	0f 93       	push	r16
    231e:	1f 93       	push	r17
    2320:	cf 93       	push	r28
    2322:	df 93       	push	r29
    2324:	cd b7       	in	r28, 0x3d	; 61
    2326:	de b7       	in	r29, 0x3e	; 62
    2328:	64 97       	sbiw	r28, 0x14	; 20
    232a:	0f b6       	in	r0, 0x3f	; 63
    232c:	f8 94       	cli
    232e:	de bf       	out	0x3e, r29	; 62
    2330:	0f be       	out	0x3f, r0	; 63
    2332:	cd bf       	out	0x3d, r28	; 61
    2334:	f8 2e       	mov	r15, r24
    2336:	e9 2e       	mov	r14, r25
    2338:	9b 01       	movw	r18, r22
    233a:	6a 01       	movw	r12, r20
	
	#define GET_DEC_POS1_MOTOR_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_MOTOR_TEMP(x) (char)(0b00110000+((x/10)%10))		
	#define GET_DEC_POS3_MOTOR_TEMP(x) (char)(0b00110000+((x)%10))
	
	char pos_1a=GET_DEC_POS1_MOTOR_TEMP(value1);
    233c:	04 e6       	ldi	r16, 0x64	; 100
    233e:	10 e0       	ldi	r17, 0x00	; 0
    2340:	cb 01       	movw	r24, r22
    2342:	b8 01       	movw	r22, r16
    2344:	0e 94 4c 19 	call	0x3298	; 0x3298 <__divmodhi4>
    2348:	46 2f       	mov	r20, r22
    234a:	40 5d       	subi	r20, 0xD0	; 208
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
    234c:	ea e0       	ldi	r30, 0x0A	; 10
    234e:	f0 e0       	ldi	r31, 0x00	; 0
    2350:	c9 01       	movw	r24, r18
    2352:	bf 01       	movw	r22, r30
    2354:	0e 94 4c 19 	call	0x3298	; 0x3298 <__divmodhi4>
    2358:	cb 01       	movw	r24, r22
    235a:	bf 01       	movw	r22, r30
    235c:	0e 94 4c 19 	call	0x3298	; 0x3298 <__divmodhi4>
    2360:	38 2f       	mov	r19, r24
    2362:	30 5d       	subi	r19, 0xD0	; 208
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
    2364:	c6 01       	movw	r24, r12
    2366:	b8 01       	movw	r22, r16
    2368:	0e 94 4c 19 	call	0x3298	; 0x3298 <__divmodhi4>
    236c:	60 5d       	subi	r22, 0xD0	; 208
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
    236e:	40 33       	cpi	r20, 0x30	; 48
    2370:	21 f4       	brne	.+8      	; 0x237a <display_make_display_line_motor_temp+0x66>
		pos_1a=' ';
		if(pos_2a=='0'){
    2372:	30 33       	cpi	r19, 0x30	; 48
    2374:	21 f0       	breq	.+8      	; 0x237e <display_make_display_line_motor_temp+0x6a>
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
    2376:	80 e2       	ldi	r24, 0x20	; 32
    2378:	04 c0       	rjmp	.+8      	; 0x2382 <display_make_display_line_motor_temp+0x6e>
	
	#define GET_DEC_POS1_MOTOR_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_MOTOR_TEMP(x) (char)(0b00110000+((x/10)%10))		
	#define GET_DEC_POS3_MOTOR_TEMP(x) (char)(0b00110000+((x)%10))
	
	char pos_1a=GET_DEC_POS1_MOTOR_TEMP(value1);
    237a:	84 2f       	mov	r24, r20
    237c:	02 c0       	rjmp	.+4      	; 0x2382 <display_make_display_line_motor_temp+0x6e>
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
		if(pos_2a=='0'){
			pos_2a=' ';			
    237e:	30 e2       	ldi	r19, 0x20	; 32
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
    2380:	80 e2       	ldi	r24, 0x20	; 32
		if(pos_2a=='0'){
			pos_2a=' ';			
		}
	}	
	
	if(pos_1b=='0'){
    2382:	60 33       	cpi	r22, 0x30	; 48
    2384:	09 f4       	brne	.+2      	; 0x2388 <display_make_display_line_motor_temp+0x74>
			pos_1b=' ';
    2386:	60 e2       	ldi	r22, 0x20	; 32
				pos_2b=' ';
			}
	}	
		
			
	display_line_t dpl_volt={' ',pos_1a,pos_2a,GET_DEC_POS1_MOTOR_TEMP(value1),'','C',' ',' ',' ',' ',' ',' ',' ',' ',pos_1b,pos_1b,GET_DEC_POS3_MOTOR_TEMP(value2),'','C',' '};
    2388:	20 e2       	ldi	r18, 0x20	; 32
    238a:	29 83       	std	Y+1, r18	; 0x01
    238c:	8a 83       	std	Y+2, r24	; 0x02
    238e:	3b 83       	std	Y+3, r19	; 0x03
    2390:	4c 83       	std	Y+4, r20	; 0x04
    2392:	40 eb       	ldi	r20, 0xB0	; 176
    2394:	4d 83       	std	Y+5, r20	; 0x05
    2396:	33 e4       	ldi	r19, 0x43	; 67
    2398:	3e 83       	std	Y+6, r19	; 0x06
    239a:	2f 83       	std	Y+7, r18	; 0x07
    239c:	28 87       	std	Y+8, r18	; 0x08
    239e:	29 87       	std	Y+9, r18	; 0x09
    23a0:	2a 87       	std	Y+10, r18	; 0x0a
    23a2:	2b 87       	std	Y+11, r18	; 0x0b
    23a4:	2c 87       	std	Y+12, r18	; 0x0c
    23a6:	2d 87       	std	Y+13, r18	; 0x0d
    23a8:	2e 87       	std	Y+14, r18	; 0x0e
    23aa:	6f 87       	std	Y+15, r22	; 0x0f
    23ac:	68 8b       	std	Y+16, r22	; 0x10
    23ae:	c6 01       	movw	r24, r12
    23b0:	6a e0       	ldi	r22, 0x0A	; 10
    23b2:	70 e0       	ldi	r23, 0x00	; 0
    23b4:	0e 94 4c 19 	call	0x3298	; 0x3298 <__divmodhi4>
    23b8:	80 5d       	subi	r24, 0xD0	; 208
    23ba:	89 8b       	std	Y+17, r24	; 0x11
    23bc:	4a 8b       	std	Y+18, r20	; 0x12
    23be:	3b 8b       	std	Y+19, r19	; 0x13
    23c0:	2c 8b       	std	Y+20, r18	; 0x14
	memcpy(dpl,dpl_volt,20);
    23c2:	ef 2d       	mov	r30, r15
    23c4:	fe 2d       	mov	r31, r14
    23c6:	de 01       	movw	r26, r28
    23c8:	11 96       	adiw	r26, 0x01	; 1
    23ca:	84 e1       	ldi	r24, 0x14	; 20
    23cc:	0d 90       	ld	r0, X+
    23ce:	01 92       	st	Z+, r0
    23d0:	81 50       	subi	r24, 0x01	; 1
    23d2:	e1 f7       	brne	.-8      	; 0x23cc <display_make_display_line_motor_temp+0xb8>
	
} /*end display_make_display_line_motor_temp*/
    23d4:	64 96       	adiw	r28, 0x14	; 20
    23d6:	0f b6       	in	r0, 0x3f	; 63
    23d8:	f8 94       	cli
    23da:	de bf       	out	0x3e, r29	; 62
    23dc:	0f be       	out	0x3f, r0	; 63
    23de:	cd bf       	out	0x3d, r28	; 61
    23e0:	df 91       	pop	r29
    23e2:	cf 91       	pop	r28
    23e4:	1f 91       	pop	r17
    23e6:	0f 91       	pop	r16
    23e8:	ff 90       	pop	r15
    23ea:	ef 90       	pop	r14
    23ec:	df 90       	pop	r13
    23ee:	cf 90       	pop	r12
    23f0:	08 95       	ret

000023f2 <display_write_data>:
					 'A','B','C','D','E','F','G','H','I','J'};




void display_write_data(uint8_t data){
    23f2:	cf 93       	push	r28
    23f4:	c8 2f       	mov	r28, r24
	SPI_START_PORT&=~(1<<SPI_START_PIN);
    23f6:	28 98       	cbi	0x05, 0	; 5
	spi_putchar(START_BITS_WRITE_DATA);
    23f8:	8a ef       	ldi	r24, 0xFA	; 250
    23fa:	0e 94 2c 17 	call	0x2e58	; 0x2e58 <spi_putchar>
	spi_putchar(data);
    23fe:	8c 2f       	mov	r24, r28
    2400:	0e 94 2c 17 	call	0x2e58	; 0x2e58 <spi_putchar>
	SPI_START_PORT|=(1<<SPI_START_PIN);
    2404:	28 9a       	sbi	0x05, 0	; 5
}
    2406:	cf 91       	pop	r28
    2408:	08 95       	ret

0000240a <display_write_instruction>:

void display_write_instruction(uint8_t inst){
    240a:	cf 93       	push	r28
    240c:	c8 2f       	mov	r28, r24
	SPI_START_PORT&=~(1<<SPI_START_PIN);
    240e:	28 98       	cbi	0x05, 0	; 5
	spi_putchar(START_BITS_WRITE_INSTRUCTION);
    2410:	88 ef       	ldi	r24, 0xF8	; 248
    2412:	0e 94 2c 17 	call	0x2e58	; 0x2e58 <spi_putchar>
	spi_putchar(inst);
    2416:	8c 2f       	mov	r24, r28
    2418:	0e 94 2c 17 	call	0x2e58	; 0x2e58 <spi_putchar>
	SPI_START_PORT|=(1<<SPI_START_PIN);
    241c:	28 9a       	sbi	0x05, 0	; 5
}
    241e:	cf 91       	pop	r28
    2420:	08 95       	ret

00002422 <display_write_display_lines>:

void display_write_display_lines(display_line_t s1,display_line_t s2){
    2422:	ef 92       	push	r14
    2424:	ff 92       	push	r15
    2426:	0f 93       	push	r16
    2428:	1f 93       	push	r17
    242a:	cf 93       	push	r28
    242c:	df 93       	push	r29
    242e:	d8 2f       	mov	r29, r24
    2430:	c9 2f       	mov	r28, r25
    2432:	f6 2e       	mov	r15, r22
    2434:	e7 2e       	mov	r14, r23
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
    2436:	82 e0       	ldi	r24, 0x02	; 2
    2438:	0e 94 05 12 	call	0x240a	; 0x240a <display_write_instruction>
    243c:	0d 2f       	mov	r16, r29
    243e:	1c 2f       	mov	r17, r28
	for(i=0;i<20;i++){
    2440:	c0 e0       	ldi	r28, 0x00	; 0
    2442:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_data(s1[i]);
    2444:	f8 01       	movw	r30, r16
    2446:	81 91       	ld	r24, Z+
    2448:	8f 01       	movw	r16, r30
    244a:	0e 94 f9 11 	call	0x23f2	; 0x23f2 <display_write_data>
}

void display_write_display_lines(display_line_t s1,display_line_t s2){
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
	for(i=0;i<20;i++){
    244e:	21 96       	adiw	r28, 0x01	; 1
    2450:	c4 31       	cpi	r28, 0x14	; 20
    2452:	d1 05       	cpc	r29, r1
    2454:	b9 f7       	brne	.-18     	; 0x2444 <display_write_display_lines+0x22>
    2456:	c4 e1       	ldi	r28, 0x14	; 20
    2458:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_data(s1[i]);
	}
	
	for(int i=0;i<20;i++){
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
    245a:	84 e1       	ldi	r24, 0x14	; 20
    245c:	0e 94 05 12 	call	0x240a	; 0x240a <display_write_instruction>
    2460:	21 97       	sbiw	r28, 0x01	; 1
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
	for(i=0;i<20;i++){
		display_write_data(s1[i]);
	}
	
	for(int i=0;i<20;i++){
    2462:	d9 f7       	brne	.-10     	; 0x245a <display_write_display_lines+0x38>
    2464:	0f 2d       	mov	r16, r15
    2466:	1e 2d       	mov	r17, r14
    2468:	c0 e0       	ldi	r28, 0x00	; 0
    246a:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
	};
			
	for(i=0;i<20;i++){
		display_write_data(s2[i]);
    246c:	f8 01       	movw	r30, r16
    246e:	81 91       	ld	r24, Z+
    2470:	8f 01       	movw	r16, r30
    2472:	0e 94 f9 11 	call	0x23f2	; 0x23f2 <display_write_data>
	
	for(int i=0;i<20;i++){
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
	};
			
	for(i=0;i<20;i++){
    2476:	21 96       	adiw	r28, 0x01	; 1
    2478:	c4 31       	cpi	r28, 0x14	; 20
    247a:	d1 05       	cpc	r29, r1
    247c:	b9 f7       	brne	.-18     	; 0x246c <display_write_display_lines+0x4a>
		display_write_data(s2[i]);
	}	
}
    247e:	df 91       	pop	r29
    2480:	cf 91       	pop	r28
    2482:	1f 91       	pop	r17
    2484:	0f 91       	pop	r16
    2486:	ff 90       	pop	r15
    2488:	ef 90       	pop	r14
    248a:	08 95       	ret

0000248c <display_update>:
	
	/* init last menu before error to none */
	selected_menu_pre_error=255;	
}

void display_update(uint8_t request_id, uint8_t value1,uint8_t value2,uint8_t value3, uint8_t value4, uint8_t value5,uint8_t error){
    248c:	cf 92       	push	r12
    248e:	0f 93       	push	r16
    2490:	1f 93       	push	r17
    2492:	cf 93       	push	r28
    2494:	df 93       	push	r29
    2496:	c6 2f       	mov	r28, r22
	char * dpl=display_line_blank;
	
	switch(request_id){
    2498:	e8 2f       	mov	r30, r24
    249a:	f0 e0       	ldi	r31, 0x00	; 0
    249c:	e5 33       	cpi	r30, 0x35	; 53
    249e:	f1 05       	cpc	r31, r1
    24a0:	08 f0       	brcs	.+2      	; 0x24a4 <display_update+0x18>
    24a2:	f7 c0       	rjmp	.+494    	; 0x2692 <display_update+0x206>
    24a4:	ea 5e       	subi	r30, 0xEA	; 234
    24a6:	fe 4f       	sbci	r31, 0xFE	; 254
    24a8:	ee 0f       	add	r30, r30
    24aa:	ff 1f       	adc	r31, r31
    24ac:	05 90       	lpm	r0, Z+
    24ae:	f4 91       	lpm	r31, Z
    24b0:	e0 2d       	mov	r30, r0
    24b2:	09 94       	ijmp
		case DISPLAY_MENU_HOME:
				display_make_display_line_blank(dpl);
    24b4:	c0 e4       	ldi	r28, 0x40	; 64
    24b6:	d2 e0       	ldi	r29, 0x02	; 2
    24b8:	ce 01       	movw	r24, r28
    24ba:	0e 94 cc 10 	call	0x2198	; 0x2198 <display_make_display_line_blank>
				display_write_display_lines(display_line_home,dpl);
    24be:	88 ea       	ldi	r24, 0xA8	; 168
    24c0:	93 e0       	ldi	r25, 0x03	; 3
    24c2:	be 01       	movw	r22, r28
    24c4:	0e 94 11 12 	call	0x2422	; 0x2422 <display_write_display_lines>
			break;
    24c8:	e4 c0       	rjmp	.+456    	; 0x2692 <display_update+0x206>
		case DISPLAY_MENU_ERROR:
				display_make_display_line_error_or_message(dpl,error);
    24ca:	80 e4       	ldi	r24, 0x40	; 64
    24cc:	92 e0       	ldi	r25, 0x02	; 2
    24ce:	6c 2d       	mov	r22, r12
    24d0:	70 e0       	ldi	r23, 0x00	; 0
    24d2:	0e 94 54 0f 	call	0x1ea8	; 0x1ea8 <display_make_display_line_error_or_message>
				if(value1>=200){// is message
    24d6:	c8 3c       	cpi	r28, 0xC8	; 200
    24d8:	38 f0       	brcs	.+14     	; 0x24e8 <display_update+0x5c>
					display_write_display_lines(display_line_message,dpl);
    24da:	80 e8       	ldi	r24, 0x80	; 128
    24dc:	93 e0       	ldi	r25, 0x03	; 3
    24de:	60 e4       	ldi	r22, 0x40	; 64
    24e0:	72 e0       	ldi	r23, 0x02	; 2
    24e2:	0e 94 11 12 	call	0x2422	; 0x2422 <display_write_display_lines>
    24e6:	d5 c0       	rjmp	.+426    	; 0x2692 <display_update+0x206>
				}else{ //is error
					display_write_display_lines(display_line_error,dpl);
    24e8:	84 e9       	ldi	r24, 0x94	; 148
    24ea:	93 e0       	ldi	r25, 0x03	; 3
    24ec:	60 e4       	ldi	r22, 0x40	; 64
    24ee:	72 e0       	ldi	r23, 0x02	; 2
    24f0:	0e 94 11 12 	call	0x2422	; 0x2422 <display_write_display_lines>
    24f4:	ce c0       	rjmp	.+412    	; 0x2692 <display_update+0x206>
				}				
			break;
		case DISPLAY_MENU_ACCLERATION_MODE:
				switch(value1){
    24f6:	62 30       	cpi	r22, 0x02	; 2
    24f8:	61 f0       	breq	.+24     	; 0x2512 <display_update+0x86>
    24fa:	63 30       	cpi	r22, 0x03	; 3
    24fc:	b9 f0       	breq	.+46     	; 0x252c <display_update+0xa0>
    24fe:	61 30       	cpi	r22, 0x01	; 1
    2500:	09 f0       	breq	.+2      	; 0x2504 <display_update+0x78>
    2502:	c7 c0       	rjmp	.+398    	; 0x2692 <display_update+0x206>
					case 1: // normal drive
							display_write_display_lines(display_line_accleration_mode,display_line_accleration_mode_normal);
    2504:	84 ea       	ldi	r24, 0xA4	; 164
    2506:	92 e0       	ldi	r25, 0x02	; 2
    2508:	60 e9       	ldi	r22, 0x90	; 144
    250a:	72 e0       	ldi	r23, 0x02	; 2
    250c:	0e 94 11 12 	call	0x2422	; 0x2422 <display_write_display_lines>
						break;
    2510:	c0 c0       	rjmp	.+384    	; 0x2692 <display_update+0x206>
					case 2: // Ready, both buttons pressed, show break percent
							display_make_display_line_percent_bar(dpl,value1);
    2512:	c0 e4       	ldi	r28, 0x40	; 64
    2514:	d2 e0       	ldi	r29, 0x02	; 2
    2516:	ce 01       	movw	r24, r28
    2518:	62 e0       	ldi	r22, 0x02	; 2
    251a:	70 e0       	ldi	r23, 0x00	; 0
    251c:	0e 94 6f 0e 	call	0x1cde	; 0x1cde <display_make_display_line_percent_bar>
							display_write_display_lines(display_line_accleration_mode_ready,dpl);
    2520:	8c e7       	ldi	r24, 0x7C	; 124
    2522:	92 e0       	ldi	r25, 0x02	; 2
    2524:	be 01       	movw	r22, r28
    2526:	0e 94 11 12 	call	0x2422	; 0x2422 <display_write_display_lines>
						break;
    252a:	b3 c0       	rjmp	.+358    	; 0x2692 <display_update+0x206>
					case 3: // acceleration GO GO GO
							display_make_display_line_blank(dpl);
    252c:	c0 e4       	ldi	r28, 0x40	; 64
    252e:	d2 e0       	ldi	r29, 0x02	; 2
    2530:	ce 01       	movw	r24, r28
    2532:	0e 94 cc 10 	call	0x2198	; 0x2198 <display_make_display_line_blank>
							display_write_display_lines(display_line_accleration_mode_go_go,dpl);
    2536:	88 e6       	ldi	r24, 0x68	; 104
    2538:	92 e0       	ldi	r25, 0x02	; 2
    253a:	be 01       	movw	r22, r28
    253c:	0e 94 11 12 	call	0x2422	; 0x2422 <display_write_display_lines>
						break;
    2540:	a8 c0       	rjmp	.+336    	; 0x2692 <display_update+0x206>
						break;					
				}
				
			break;
		case DISPLAY_MENU_SOC:
				display_make_display_line_percent(dpl,value1);
    2542:	00 e4       	ldi	r16, 0x40	; 64
    2544:	12 e0       	ldi	r17, 0x02	; 2
    2546:	c8 01       	movw	r24, r16
    2548:	70 e0       	ldi	r23, 0x00	; 0
    254a:	0e 94 f3 0d 	call	0x1be6	; 0x1be6 <display_make_display_line_percent>
				display_write_display_lines(display_line_soc,dpl);
    254e:	8c e6       	ldi	r24, 0x6C	; 108
    2550:	93 e0       	ldi	r25, 0x03	; 3
    2552:	b8 01       	movw	r22, r16
    2554:	0e 94 11 12 	call	0x2422	; 0x2422 <display_write_display_lines>
			break;
    2558:	9c c0       	rjmp	.+312    	; 0x2692 <display_update+0x206>
		case DISPLAY_MENU_MIN_AV_MAX_VOLT:
				display_make_display_line_min_av_max_volt(dpl,value1,value2,value3);
    255a:	00 e4       	ldi	r16, 0x40	; 64
    255c:	12 e0       	ldi	r17, 0x02	; 2
    255e:	c8 01       	movw	r24, r16
    2560:	70 e0       	ldi	r23, 0x00	; 0
    2562:	50 e0       	ldi	r21, 0x00	; 0
    2564:	30 e0       	ldi	r19, 0x00	; 0
    2566:	0e 94 27 0e 	call	0x1c4e	; 0x1c4e <display_make_display_line_min_av_max_volt>
				display_write_display_lines(display_line_min_cv_max,dpl);
    256a:	88 e5       	ldi	r24, 0x58	; 88
    256c:	93 e0       	ldi	r25, 0x03	; 3
    256e:	b8 01       	movw	r22, r16
    2570:	0e 94 11 12 	call	0x2422	; 0x2422 <display_write_display_lines>
			break;
    2574:	8e c0       	rjmp	.+284    	; 0x2692 <display_update+0x206>
		case DISPLAY_MENU_MIN_AV_MAX_TEMP:
				display_make_display_line_min_av_max_temp(dpl,value1,value2,value3);
    2576:	00 e4       	ldi	r16, 0x40	; 64
    2578:	12 e0       	ldi	r17, 0x02	; 2
    257a:	c8 01       	movw	r24, r16
    257c:	70 e0       	ldi	r23, 0x00	; 0
    257e:	50 e0       	ldi	r21, 0x00	; 0
    2580:	30 e0       	ldi	r19, 0x00	; 0
    2582:	0e 94 e3 0e 	call	0x1dc6	; 0x1dc6 <display_make_display_line_min_av_max_temp>
				display_write_display_lines(display_line_cel_temp,dpl);
    2586:	84 e4       	ldi	r24, 0x44	; 68
    2588:	93 e0       	ldi	r25, 0x03	; 3
    258a:	b8 01       	movw	r22, r16
    258c:	0e 94 11 12 	call	0x2422	; 0x2422 <display_write_display_lines>
			break;
    2590:	80 c0       	rjmp	.+256    	; 0x2692 <display_update+0x206>
		case DISPLAY_MENU_LV_VOLTAGE:
				display_make_display_line_lv_voltage(dpl,value1);
    2592:	00 e4       	ldi	r16, 0x40	; 64
    2594:	12 e0       	ldi	r17, 0x02	; 2
    2596:	c8 01       	movw	r24, r16
    2598:	70 e0       	ldi	r23, 0x00	; 0
    259a:	0e 94 2b 0f 	call	0x1e56	; 0x1e56 <display_make_display_line_lv_voltage>
				display_write_display_lines(display_line_lv_voltage,dpl);
    259e:	80 e3       	ldi	r24, 0x30	; 48
    25a0:	93 e0       	ldi	r25, 0x03	; 3
    25a2:	b8 01       	movw	r22, r16
    25a4:	0e 94 11 12 	call	0x2422	; 0x2422 <display_write_display_lines>
			break;
    25a8:	74 c0       	rjmp	.+232    	; 0x2692 <display_update+0x206>
		case DISPLAY_MENU_MOTOR_TEMP_REAR:
				display_make_display_line_motor_temp(dpl,value1,value2);
    25aa:	00 e4       	ldi	r16, 0x40	; 64
    25ac:	12 e0       	ldi	r17, 0x02	; 2
    25ae:	c8 01       	movw	r24, r16
    25b0:	70 e0       	ldi	r23, 0x00	; 0
    25b2:	50 e0       	ldi	r21, 0x00	; 0
    25b4:	0e 94 8a 11 	call	0x2314	; 0x2314 <display_make_display_line_motor_temp>
				display_write_display_lines(display_line_motor_temp_rear,dpl);
    25b8:	80 ee       	ldi	r24, 0xE0	; 224
    25ba:	92 e0       	ldi	r25, 0x02	; 2
    25bc:	b8 01       	movw	r22, r16
    25be:	0e 94 11 12 	call	0x2422	; 0x2422 <display_write_display_lines>
			break;
    25c2:	67 c0       	rjmp	.+206    	; 0x2692 <display_update+0x206>
		case DISPLAY_MENU_MOTOR_TEMP_FRONT:
				display_make_display_line_motor_temp(dpl,value1,value2);
    25c4:	00 e4       	ldi	r16, 0x40	; 64
    25c6:	12 e0       	ldi	r17, 0x02	; 2
    25c8:	c8 01       	movw	r24, r16
    25ca:	70 e0       	ldi	r23, 0x00	; 0
    25cc:	50 e0       	ldi	r21, 0x00	; 0
    25ce:	0e 94 8a 11 	call	0x2314	; 0x2314 <display_make_display_line_motor_temp>
				display_write_display_lines(display_line_motor_temp_front,dpl);
    25d2:	84 ef       	ldi	r24, 0xF4	; 244
    25d4:	92 e0       	ldi	r25, 0x02	; 2
    25d6:	b8 01       	movw	r22, r16
    25d8:	0e 94 11 12 	call	0x2422	; 0x2422 <display_write_display_lines>
			break;
    25dc:	5a c0       	rjmp	.+180    	; 0x2692 <display_update+0x206>
		case DISPLAY_MENU_MOTOR_POWER_REAR:
				display_make_display_line_percent_bar(dpl,value1);
    25de:	00 e4       	ldi	r16, 0x40	; 64
    25e0:	12 e0       	ldi	r17, 0x02	; 2
    25e2:	c8 01       	movw	r24, r16
    25e4:	70 e0       	ldi	r23, 0x00	; 0
    25e6:	0e 94 6f 0e 	call	0x1cde	; 0x1cde <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_motor_power_rear,dpl);
    25ea:	88 e0       	ldi	r24, 0x08	; 8
    25ec:	93 e0       	ldi	r25, 0x03	; 3
    25ee:	b8 01       	movw	r22, r16
    25f0:	0e 94 11 12 	call	0x2422	; 0x2422 <display_write_display_lines>
			break;	
    25f4:	4e c0       	rjmp	.+156    	; 0x2692 <display_update+0x206>
		case DISPLAY_MENU_MOTOR_POWER_FRONT:
				display_make_display_line_percent_bar(dpl,value1);
    25f6:	00 e4       	ldi	r16, 0x40	; 64
    25f8:	12 e0       	ldi	r17, 0x02	; 2
    25fa:	c8 01       	movw	r24, r16
    25fc:	70 e0       	ldi	r23, 0x00	; 0
    25fe:	0e 94 6f 0e 	call	0x1cde	; 0x1cde <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_motor_power_front,dpl);
    2602:	8c e1       	ldi	r24, 0x1C	; 28
    2604:	93 e0       	ldi	r25, 0x03	; 3
    2606:	b8 01       	movw	r22, r16
    2608:	0e 94 11 12 	call	0x2422	; 0x2422 <display_write_display_lines>
			break;
    260c:	42 c0       	rjmp	.+132    	; 0x2692 <display_update+0x206>
		case DISPLAY_MENU_TRACTION_CONTROL:
				display_make_display_line_percent_bar(dpl,value1);
    260e:	00 e4       	ldi	r16, 0x40	; 64
    2610:	12 e0       	ldi	r17, 0x02	; 2
    2612:	c8 01       	movw	r24, r16
    2614:	70 e0       	ldi	r23, 0x00	; 0
    2616:	0e 94 6f 0e 	call	0x1cde	; 0x1cde <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_traction_control,dpl);
    261a:	8c ec       	ldi	r24, 0xCC	; 204
    261c:	92 e0       	ldi	r25, 0x02	; 2
    261e:	b8 01       	movw	r22, r16
    2620:	0e 94 11 12 	call	0x2422	; 0x2422 <display_write_display_lines>
			break;				
    2624:	36 c0       	rjmp	.+108    	; 0x2692 <display_update+0x206>
		case DISPLAY_MENU_TORQUE_VECTORING:
				display_make_display_line_percent_bar(dpl,value1);
    2626:	00 e4       	ldi	r16, 0x40	; 64
    2628:	12 e0       	ldi	r17, 0x02	; 2
    262a:	c8 01       	movw	r24, r16
    262c:	70 e0       	ldi	r23, 0x00	; 0
    262e:	0e 94 6f 0e 	call	0x1cde	; 0x1cde <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_torque_vectoring,dpl);		
    2632:	88 eb       	ldi	r24, 0xB8	; 184
    2634:	92 e0       	ldi	r25, 0x02	; 2
    2636:	b8 01       	movw	r22, r16
    2638:	0e 94 11 12 	call	0x2422	; 0x2422 <display_write_display_lines>
				break;
    263c:	2a c0       	rjmp	.+84     	; 0x2692 <display_update+0x206>
		case DISPLAY_MENU_BUTTON_TEST:
				display_make_display_line_button_test(dpl,value1);
    263e:	00 e4       	ldi	r16, 0x40	; 64
    2640:	12 e0       	ldi	r17, 0x02	; 2
    2642:	c8 01       	movw	r24, r16
    2644:	70 e0       	ldi	r23, 0x00	; 0
    2646:	0e 94 c6 10 	call	0x218c	; 0x218c <display_make_display_line_button_test>
				display_write_display_lines(display_line_buttons_pressed,dpl);
    264a:	84 e5       	ldi	r24, 0x54	; 84
    264c:	92 e0       	ldi	r25, 0x02	; 2
    264e:	b8 01       	movw	r22, r16
    2650:	0e 94 11 12 	call	0x2422	; 0x2422 <display_write_display_lines>
			break;
    2654:	1e c0       	rjmp	.+60     	; 0x2692 <display_update+0x206>
		case DISPLAY_MENU_TSAL:
				display_write_display_lines(display_line_tsal1,display_line_tsal2);
    2656:	8c e2       	ldi	r24, 0x2C	; 44
    2658:	92 e0       	ldi	r25, 0x02	; 2
    265a:	68 e1       	ldi	r22, 0x18	; 24
    265c:	72 e0       	ldi	r23, 0x02	; 2
    265e:	0e 94 11 12 	call	0x2422	; 0x2422 <display_write_display_lines>
			break;
    2662:	17 c0       	rjmp	.+46     	; 0x2692 <display_update+0x206>
		case DISPLAY_MENU_SELECT_PLAYER:
				display_make_display_line_select_player(dpl,value1);
    2664:	00 e4       	ldi	r16, 0x40	; 64
    2666:	12 e0       	ldi	r17, 0x02	; 2
    2668:	c8 01       	movw	r24, r16
    266a:	70 e0       	ldi	r23, 0x00	; 0
    266c:	0e 94 f1 10 	call	0x21e2	; 0x21e2 <display_make_display_line_select_player>
				display_write_display_lines(display_line_player_select,dpl);
    2670:	8c ed       	ldi	r24, 0xDC	; 220
    2672:	91 e0       	ldi	r25, 0x01	; 1
    2674:	b8 01       	movw	r22, r16
    2676:	0e 94 11 12 	call	0x2422	; 0x2422 <display_write_display_lines>
			break;
    267a:	0b c0       	rjmp	.+22     	; 0x2692 <display_update+0x206>
		case DISPLAY_MENU_BRAKE_BALANCE:
				 display_make_display_line_brake_balance(dpl,value1);
    267c:	00 e4       	ldi	r16, 0x40	; 64
    267e:	12 e0       	ldi	r17, 0x02	; 2
    2680:	c8 01       	movw	r24, r16
    2682:	70 e0       	ldi	r23, 0x00	; 0
    2684:	0e 94 3f 11 	call	0x227e	; 0x227e <display_make_display_line_brake_balance>
				 display_write_display_lines(display_line_brake_balance,dpl);
    2688:	80 ef       	ldi	r24, 0xF0	; 240
    268a:	91 e0       	ldi	r25, 0x01	; 1
    268c:	b8 01       	movw	r22, r16
    268e:	0e 94 11 12 	call	0x2422	; 0x2422 <display_write_display_lines>
			break;
		default:
			break;		
	}/* end switch */
}/* end display update */
    2692:	df 91       	pop	r29
    2694:	cf 91       	pop	r28
    2696:	1f 91       	pop	r17
    2698:	0f 91       	pop	r16
    269a:	cf 90       	pop	r12
    269c:	08 95       	ret

0000269e <display_init>:
		display_write_data(s2[i]);
	}	
}


void display_init(void){
    269e:	cf 92       	push	r12
    26a0:	ef 92       	push	r14
    26a2:	0f 93       	push	r16
		/* Clock phase is change on leading edge */
		/* parity is none */
		/* chip select toggle is no */
		/* clock rate index is 0 */
		/* clock rate is CPU clock, so 12MHz and 16Mhz withe new quarz */
	spi_init(SPI_MASTER|SPI_MSB_FIRST|SPI_DATA_MODE_3|SPI_CLKIO_BY_64);
    26a4:	8e e1       	ldi	r24, 0x1E	; 30
    26a6:	0e 94 16 17 	call	0x2e2c	; 0x2e2c <spi_init>
	Spi_disable_it();	
    26aa:	8c b5       	in	r24, 0x2c	; 44
    26ac:	8f 77       	andi	r24, 0x7F	; 127
    26ae:	8c bd       	out	0x2c, r24	; 44
	Spi_select_master_mode();
    26b0:	8c b5       	in	r24, 0x2c	; 44
    26b2:	80 61       	ori	r24, 0x10	; 16
    26b4:	8c bd       	out	0x2c, r24	; 44

	/* Display selected Menu init */
	selected_menu=DISPLAY_MENU_HOME;
    26b6:	10 92 02 07 	sts	0x0702, r1
	
	
	/*toggle button init */
	SPI_START_DDR|=(1<<SPI_START_PIN);
    26ba:	20 9a       	sbi	0x04, 0	; 4
	SPI_START_PORT|=(1<<SPI_START_PIN);
    26bc:	28 9a       	sbi	0x05, 0	; 5
	
	/* turn display on */
	display_write_instruction(INSTRUCTION_DISPLAY_ON);
    26be:	8c e0       	ldi	r24, 0x0C	; 12
    26c0:	0e 94 05 12 	call	0x240a	; 0x240a <display_write_instruction>
	
	/* set brigthness to max*/
	display_write_instruction(INSTRUCTION_BRIGHTNESS_100);
    26c4:	88 e3       	ldi	r24, 0x38	; 56
    26c6:	0e 94 05 12 	call	0x240a	; 0x240a <display_write_instruction>

	/* set menu to home */
	display_update(DISPLAY_MENU_HOME,0,0,0,0,0,0);
    26ca:	80 e0       	ldi	r24, 0x00	; 0
    26cc:	60 e0       	ldi	r22, 0x00	; 0
    26ce:	40 e0       	ldi	r20, 0x00	; 0
    26d0:	20 e0       	ldi	r18, 0x00	; 0
    26d2:	00 e0       	ldi	r16, 0x00	; 0
    26d4:	ee 24       	eor	r14, r14
    26d6:	cc 24       	eor	r12, r12
    26d8:	0e 94 46 12 	call	0x248c	; 0x248c <display_update>
	
	/* init last menu before error to none */
	selected_menu_pre_error=255;	
    26dc:	8f ef       	ldi	r24, 0xFF	; 255
    26de:	80 93 bf 06 	sts	0x06BF, r24
}
    26e2:	0f 91       	pop	r16
    26e4:	ef 90       	pop	r14
    26e6:	cf 90       	pop	r12
    26e8:	08 95       	ret

000026ea <display_set_display_string>:
			break;		
	}/* end switch */
}/* end display update */

void display_set_display_string(display_string_t s){
	memcpy(s,display_string,20);
    26ea:	e8 2f       	mov	r30, r24
    26ec:	f9 2f       	mov	r31, r25
    26ee:	a0 ec       	ldi	r26, 0xC0	; 192
    26f0:	b6 e0       	ldi	r27, 0x06	; 6
    26f2:	84 e1       	ldi	r24, 0x14	; 20
    26f4:	0d 90       	ld	r0, X+
    26f6:	01 92       	st	Z+, r0
    26f8:	81 50       	subi	r24, 0x01	; 1
    26fa:	e1 f7       	brne	.-8      	; 0x26f4 <display_set_display_string+0xa>
}/* end display_set_display_string*/
    26fc:	08 95       	ret

000026fe <display_up>:
	memcpy(dpl,blank,20);
}

void display_up( void )
{
	if((selected_menu==DISPLAY_MENU_ERROR)&&(selected_menu_pre_error!=255)){
    26fe:	80 91 02 07 	lds	r24, 0x0702
    2702:	8c 30       	cpi	r24, 0x0C	; 12
    2704:	51 f4       	brne	.+20     	; 0x271a <display_up+0x1c>
    2706:	90 91 bf 06 	lds	r25, 0x06BF
    270a:	9f 3f       	cpi	r25, 0xFF	; 255
    270c:	31 f0       	breq	.+12     	; 0x271a <display_up+0x1c>
		selected_menu=selected_menu_pre_error;
    270e:	90 93 02 07 	sts	0x0702, r25
		selected_menu_pre_error=255;
    2712:	8f ef       	ldi	r24, 0xFF	; 255
    2714:	80 93 bf 06 	sts	0x06BF, r24
    2718:	03 c0       	rjmp	.+6      	; 0x2720 <display_up+0x22>
	}else{
		selected_menu++;
    271a:	8f 5f       	subi	r24, 0xFF	; 255
    271c:	80 93 02 07 	sts	0x0702, r24
	}		
	selected_menu%=(DISPLAY_MENU_NUMBER);
    2720:	80 91 02 07 	lds	r24, 0x0702
    2724:	6f e0       	ldi	r22, 0x0F	; 15
    2726:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    272a:	90 93 02 07 	sts	0x0702, r25
	if(selected_menu==0) selected_menu=1;
    272e:	99 23       	and	r25, r25
    2730:	19 f4       	brne	.+6      	; 0x2738 <display_up+0x3a>
    2732:	81 e0       	ldi	r24, 0x01	; 1
    2734:	80 93 02 07 	sts	0x0702, r24
    2738:	08 95       	ret

0000273a <display_down>:
	return;
}

void display_down( void )
{
	if((selected_menu==1)||(selected_menu==0)){
    273a:	80 91 02 07 	lds	r24, 0x0702
    273e:	82 30       	cpi	r24, 0x02	; 2
    2740:	20 f4       	brcc	.+8      	; 0x274a <display_down+0x10>
		selected_menu=(DISPLAY_MENU_NUMBER-1);
    2742:	8e e0       	ldi	r24, 0x0E	; 14
    2744:	80 93 02 07 	sts	0x0702, r24
		return;
    2748:	08 95       	ret
	}
	
	if((selected_menu==DISPLAY_MENU_ERROR)&&(selected_menu_pre_error!=255)){
    274a:	8c 30       	cpi	r24, 0x0C	; 12
    274c:	51 f4       	brne	.+20     	; 0x2762 <display_down+0x28>
    274e:	90 91 bf 06 	lds	r25, 0x06BF
    2752:	9f 3f       	cpi	r25, 0xFF	; 255
    2754:	31 f0       	breq	.+12     	; 0x2762 <display_down+0x28>
		selected_menu=selected_menu_pre_error;
    2756:	90 93 02 07 	sts	0x0702, r25
		selected_menu_pre_error=255;
    275a:	8f ef       	ldi	r24, 0xFF	; 255
    275c:	80 93 bf 06 	sts	0x06BF, r24
    2760:	08 95       	ret
	}else{
		selected_menu--;	
    2762:	81 50       	subi	r24, 0x01	; 1
    2764:	80 93 02 07 	sts	0x0702, r24
    2768:	08 95       	ret

0000276a <display_starting>:
	}	
	return;

}

void display_starting(uint8_t percent){
    276a:	cf 93       	push	r28
    276c:	df 93       	push	r29
    276e:	68 2f       	mov	r22, r24
	char * dpl=display_line_blank;
	
	display_make_display_line_percent(dpl,percent);
    2770:	c0 e4       	ldi	r28, 0x40	; 64
    2772:	d2 e0       	ldi	r29, 0x02	; 2
    2774:	ce 01       	movw	r24, r28
    2776:	0e 94 f3 0d 	call	0x1be6	; 0x1be6 <display_make_display_line_percent>
	display_write_display_lines(display_line_starting,dpl);
    277a:	84 e0       	ldi	r24, 0x04	; 4
    277c:	92 e0       	ldi	r25, 0x02	; 2
    277e:	be 01       	movw	r22, r28
    2780:	0e 94 11 12 	call	0x2422	; 0x2422 <display_write_display_lines>
	
}
    2784:	df 91       	pop	r29
    2786:	cf 91       	pop	r28
    2788:	08 95       	ret

0000278a <InitError>:
#include "../includes/compiler.h"

static U8* errorCode;

void InitError(U8* errorCodeTx){
	errorCode=errorCodeTx;
    278a:	90 93 69 06 	sts	0x0669, r25
    278e:	80 93 68 06 	sts	0x0668, r24
	CheckWDT();
    2792:	0e 94 36 19 	call	0x326c	; 0x326c <CheckWDT>
}
    2796:	08 95       	ret

00002798 <AddError>:

void AddError(ERROR_Code er){
	(*errorCode)|=er;
    2798:	e0 91 68 06 	lds	r30, 0x0668
    279c:	f0 91 69 06 	lds	r31, 0x0669
    27a0:	90 81       	ld	r25, Z
    27a2:	89 2b       	or	r24, r25
    27a4:	80 83       	st	Z, r24
}
    27a6:	08 95       	ret

000027a8 <ClearErrors>:

void ClearErrors(void){
	(*errorCode)=0;
    27a8:	e0 91 68 06 	lds	r30, 0x0668
    27ac:	f0 91 69 06 	lds	r31, 0x0669
    27b0:	10 82       	st	Z, r1
    27b2:	08 95       	ret

000027b4 <EventInit>:

EVENT_Handle event_queue[EVENT_QUEUE_SIZE];
U8 event_queue_head, event_queue_tail;

void EventInit(void){
	event_queue_head=0;
    27b4:	10 92 82 07 	sts	0x0782, r1
	event_queue_tail=0;
    27b8:	10 92 83 07 	sts	0x0783, r1
}
    27bc:	08 95       	ret

000027be <EventAddEvent>:

void EventAddEvent(EVENT_Handle event){
    27be:	cf 93       	push	r28
    27c0:	df 93       	push	r29
    27c2:	e8 2f       	mov	r30, r24
	if((event_queue_head+1)%EVENT_QUEUE_SIZE!=event_queue_tail){
    27c4:	c0 91 82 07 	lds	r28, 0x0782
    27c8:	d0 e0       	ldi	r29, 0x00	; 0
    27ca:	ce 01       	movw	r24, r28
    27cc:	01 96       	adiw	r24, 0x01	; 1
    27ce:	60 e1       	ldi	r22, 0x10	; 16
    27d0:	70 e0       	ldi	r23, 0x00	; 0
    27d2:	0e 94 4c 19 	call	0x3298	; 0x3298 <__divmodhi4>
    27d6:	40 91 83 07 	lds	r20, 0x0783
    27da:	50 e0       	ldi	r21, 0x00	; 0
    27dc:	84 17       	cp	r24, r20
    27de:	95 07       	cpc	r25, r21
    27e0:	31 f0       	breq	.+12     	; 0x27ee <EventAddEvent+0x30>
		event_queue[event_queue_head]=event;
    27e2:	ce 58       	subi	r28, 0x8E	; 142
    27e4:	d8 4f       	sbci	r29, 0xF8	; 248
    27e6:	e8 83       	st	Y, r30
		event_queue_head=(event_queue_head+1)%EVENT_QUEUE_SIZE;
    27e8:	80 93 82 07 	sts	0x0782, r24
    27ec:	03 c0       	rjmp	.+6      	; 0x27f4 <EventAddEvent+0x36>
	}else{
		AddError(ERROR_EVENTQUEUE_FULL);
    27ee:	88 e0       	ldi	r24, 0x08	; 8
    27f0:	0e 94 cc 13 	call	0x2798	; 0x2798 <AddError>
	}
}
    27f4:	df 91       	pop	r29
    27f6:	cf 91       	pop	r28
    27f8:	08 95       	ret

000027fa <EventGetNextEvent>:

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
	if(event_queue_head!=event_queue_tail){
    27fa:	80 91 83 07 	lds	r24, 0x0783
    27fe:	90 91 82 07 	lds	r25, 0x0782
    2802:	98 17       	cp	r25, r24
    2804:	31 f0       	breq	.+12     	; 0x2812 <EventGetNextEvent+0x18>
		e=event_queue[event_queue_tail];
    2806:	e2 e7       	ldi	r30, 0x72	; 114
    2808:	f7 e0       	ldi	r31, 0x07	; 7
    280a:	e8 0f       	add	r30, r24
    280c:	f1 1d       	adc	r31, r1
    280e:	80 81       	ld	r24, Z
    2810:	08 95       	ret
		AddError(ERROR_EVENTQUEUE_FULL);
	}
}

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
    2812:	8a e0       	ldi	r24, 0x0A	; 10
	if(event_queue_head!=event_queue_tail){
		e=event_queue[event_queue_tail];
	}
	return e;
}
    2814:	08 95       	ret

00002816 <Dashboard>:



void Dashboard(void){
    2816:	cf 92       	push	r12
    2818:	ef 92       	push	r14
    281a:	0f 93       	push	r16
    281c:	1f 93       	push	r17
    281e:	cf 93       	push	r28
    2820:	df 93       	push	r29
	
	switch(event_queue[event_queue_tail]){
    2822:	80 91 83 07 	lds	r24, 0x0783
    2826:	e2 e7       	ldi	r30, 0x72	; 114
    2828:	f7 e0       	ldi	r31, 0x07	; 7
    282a:	e8 0f       	add	r30, r24
    282c:	f1 1d       	adc	r31, r1
    282e:	80 81       	ld	r24, Z
    2830:	86 30       	cpi	r24, 0x06	; 6
    2832:	09 f4       	brne	.+2      	; 0x2836 <Dashboard+0x20>
    2834:	4c c0       	rjmp	.+152    	; 0x28ce <Dashboard+0xb8>
    2836:	87 30       	cpi	r24, 0x07	; 7
    2838:	40 f4       	brcc	.+16     	; 0x284a <Dashboard+0x34>
    283a:	81 30       	cpi	r24, 0x01	; 1
    283c:	81 f1       	breq	.+96     	; 0x289e <Dashboard+0x88>
    283e:	81 30       	cpi	r24, 0x01	; 1
    2840:	70 f0       	brcs	.+28     	; 0x285e <Dashboard+0x48>
    2842:	84 30       	cpi	r24, 0x04	; 4
    2844:	09 f0       	breq	.+2      	; 0x2848 <Dashboard+0x32>
    2846:	10 c1       	rjmp	.+544    	; 0x2a68 <Dashboard+0x252>
    2848:	22 c0       	rjmp	.+68     	; 0x288e <Dashboard+0x78>
    284a:	88 30       	cpi	r24, 0x08	; 8
    284c:	09 f4       	brne	.+2      	; 0x2850 <Dashboard+0x3a>
    284e:	6d c0       	rjmp	.+218    	; 0x292a <Dashboard+0x114>
    2850:	88 30       	cpi	r24, 0x08	; 8
    2852:	08 f4       	brcc	.+2      	; 0x2856 <Dashboard+0x40>
    2854:	67 c0       	rjmp	.+206    	; 0x2924 <Dashboard+0x10e>
    2856:	89 30       	cpi	r24, 0x09	; 9
    2858:	09 f0       	breq	.+2      	; 0x285c <Dashboard+0x46>
    285a:	06 c1       	rjmp	.+524    	; 0x2a68 <Dashboard+0x252>
    285c:	69 c0       	rjmp	.+210    	; 0x2930 <Dashboard+0x11a>
		case EVENT_INIT:
			/* make structs for can  */
			/* Tx Structs */
			/* Tx Frame 1 */
			CANGetStruct(&dashboard_10_tx,dashboard_10_data.dataBuf,CAN_TX_10_ID,CAN_TX_10_LEN);
    285e:	8a e6       	ldi	r24, 0x6A	; 106
    2860:	96 e0       	ldi	r25, 0x06	; 6
    2862:	6a e7       	ldi	r22, 0x7A	; 122
    2864:	76 e0       	ldi	r23, 0x06	; 6
    2866:	42 e0       	ldi	r20, 0x02	; 2
    2868:	55 e0       	ldi	r21, 0x05	; 5
    286a:	28 e0       	ldi	r18, 0x08	; 8
    286c:	0e 94 bb 03 	call	0x776	; 0x776 <CANGetStruct>
			/* Rx Structs*/
			/* Rx Frame*/
			CANGetStruct(&dashboard_rx,dashboard_rx_general_data.dataBuf,CAN_RX_ID,CAN_RX_ID);
    2870:	c2 e8       	ldi	r28, 0x82	; 130
    2872:	d6 e0       	ldi	r29, 0x06	; 6
    2874:	ce 01       	movw	r24, r28
    2876:	62 e9       	ldi	r22, 0x92	; 146
    2878:	76 e0       	ldi	r23, 0x06	; 6
    287a:	41 e0       	ldi	r20, 0x01	; 1
    287c:	55 e0       	ldi	r21, 0x05	; 5
    287e:	21 e0       	ldi	r18, 0x01	; 1
    2880:	0e 94 bb 03 	call	0x776	; 0x776 <CANGetStruct>
			
			sei(); /* enable interrupts*/
    2884:	78 94       	sei
			/* start Rx */
			/* Frame 1 */
			CANStartRx(&dashboard_rx);
    2886:	ce 01       	movw	r24, r28
    2888:	0e 94 cc 03 	call	0x798	; 0x798 <CANStartRx>
		
				
			return;
    288c:	ed c0       	rjmp	.+474    	; 0x2a68 <Dashboard+0x252>
		break;
		case EVENT_10HZ:
			if(dashboard_state!=DASHBOARD_STATE_STARTING) return;
    288e:	80 91 a6 06 	lds	r24, 0x06A6
    2892:	88 23       	and	r24, r24
    2894:	09 f0       	breq	.+2      	; 0x2898 <Dashboard+0x82>
    2896:	e8 c0       	rjmp	.+464    	; 0x2a68 <Dashboard+0x252>
			startup_sequence();
    2898:	0e 94 45 17 	call	0x2e8a	; 0x2e8a <startup_sequence>
			
		return;
    289c:	e5 c0       	rjmp	.+458    	; 0x2a68 <Dashboard+0x252>
		break;
		case EVENT_50HZ:
		
			if(dashboard_state!=DASHBOARD_STATE_RUNNING) return;
    289e:	80 91 a6 06 	lds	r24, 0x06A6
    28a2:	81 30       	cpi	r24, 0x01	; 1
    28a4:	09 f0       	breq	.+2      	; 0x28a8 <Dashboard+0x92>
    28a6:	e0 c0       	rjmp	.+448    	; 0x2a68 <Dashboard+0x252>
		
			/* Multiplex */
			#if HAS_BUTTONS
				button_multiplex_cycle();				
    28a8:	0e 94 c0 02 	call	0x580	; 0x580 <button_multiplex_cycle>
			#endif	

			
			dashboard_10_data.dataStruct.REQUEST_ID=selected_menu;
    28ac:	80 91 02 07 	lds	r24, 0x0702
    28b0:	80 93 7a 06 	sts	0x067A, r24
			
			
			dashboard_10_data.dataStruct.KEYS_1=button_key1;
    28b4:	80 91 65 06 	lds	r24, 0x0665
    28b8:	80 93 7b 06 	sts	0x067B, r24

			dashboard_10_data.dataStruct.KEYS_2=button_key2;
    28bc:	80 91 64 06 	lds	r24, 0x0664
    28c0:	80 93 7c 06 	sts	0x067C, r24
			
			
			// Send tx Frame
			CANAddSendData(&dashboard_10_tx);
    28c4:	8a e6       	ldi	r24, 0x6A	; 106
    28c6:	96 e0       	ldi	r25, 0x06	; 6
    28c8:	0e 94 1f 04 	call	0x83e	; 0x83e <CANAddSendData>
		
			
		return;
    28cc:	cd c0       	rjmp	.+410    	; 0x2a68 <Dashboard+0x252>
		break;
		case EVENT_4HZ:
			if(dashboard_state!=DASHBOARD_STATE_RUNNING) return;
    28ce:	80 91 a6 06 	lds	r24, 0x06A6
    28d2:	81 30       	cpi	r24, 0x01	; 1
    28d4:	09 f0       	breq	.+2      	; 0x28d8 <Dashboard+0xc2>
    28d6:	c8 c0       	rjmp	.+400    	; 0x2a68 <Dashboard+0x252>
	
			if(buzz_cycles!=0){
    28d8:	80 91 66 06 	lds	r24, 0x0666
    28dc:	88 23       	and	r24, r24
    28de:	f9 f0       	breq	.+62     	; 0x291e <Dashboard+0x108>
				if(buzzer_count<=2){
    28e0:	80 91 67 06 	lds	r24, 0x0667
    28e4:	83 30       	cpi	r24, 0x03	; 3
    28e6:	40 f4       	brcc	.+16     	; 0x28f8 <Dashboard+0xe2>
					buzzer_off();
    28e8:	0e 94 51 03 	call	0x6a2	; 0x6a2 <buzzer_off>
					buzzer_count--;
    28ec:	80 91 67 06 	lds	r24, 0x0667
    28f0:	81 50       	subi	r24, 0x01	; 1
    28f2:	80 93 67 06 	sts	0x0667, r24
    28f6:	03 c0       	rjmp	.+6      	; 0x28fe <Dashboard+0xe8>
				}else{
					buzzer_count--;
    28f8:	81 50       	subi	r24, 0x01	; 1
    28fa:	80 93 67 06 	sts	0x0667, r24
				}
				if(buzzer_count==0){
    28fe:	80 91 67 06 	lds	r24, 0x0667
    2902:	88 23       	and	r24, r24
    2904:	09 f0       	breq	.+2      	; 0x2908 <Dashboard+0xf2>
    2906:	b0 c0       	rjmp	.+352    	; 0x2a68 <Dashboard+0x252>
					buzzer_count=4;
    2908:	84 e0       	ldi	r24, 0x04	; 4
    290a:	80 93 67 06 	sts	0x0667, r24
					buzzer_on();
    290e:	0e 94 4f 03 	call	0x69e	; 0x69e <buzzer_on>
					buzz_cycles--;
    2912:	80 91 66 06 	lds	r24, 0x0666
    2916:	81 50       	subi	r24, 0x01	; 1
    2918:	80 93 66 06 	sts	0x0666, r24
    291c:	a5 c0       	rjmp	.+330    	; 0x2a68 <Dashboard+0x252>
				}
			}else{
				buzzer_off();
    291e:	0e 94 51 03 	call	0x6a2	; 0x6a2 <buzzer_off>
    2922:	a2 c0       	rjmp	.+324    	; 0x2a68 <Dashboard+0x252>
				
			return;
			break;
		case EVENT_CANERROR:
			/* Catch Can Errors*/
			CANAbortCMD();
    2924:	0e 94 6f 04 	call	0x8de	; 0x8de <CANAbortCMD>
		return;
    2928:	9f c0       	rjmp	.+318    	; 0x2a68 <Dashboard+0x252>
		break;
		case EVENT_CANTX:
			CANSendNext();
    292a:	0e 94 50 04 	call	0x8a0	; 0x8a0 <CANSendNext>
		break;
    292e:	9c c0       	rjmp	.+312    	; 0x2a68 <Dashboard+0x252>
		case EVENT_CANRX:
			if(dashboard_state!=DASHBOARD_STATE_RUNNING) return;
    2930:	80 91 a6 06 	lds	r24, 0x06A6
    2934:	81 30       	cpi	r24, 0x01	; 1
    2936:	09 f0       	breq	.+2      	; 0x293a <Dashboard+0x124>
    2938:	97 c0       	rjmp	.+302    	; 0x2a68 <Dashboard+0x252>
			// ToDo use RX to build display
			CANGetData(&dashboard_rx);
    293a:	82 e8       	ldi	r24, 0x82	; 130
    293c:	96 e0       	ldi	r25, 0x06	; 6
    293e:	0e 94 da 03 	call	0x7b4	; 0x7b4 <CANGetData>
			// check for communication error
			
			uint8_t id=dashboard_rx_general_data.dataStruct.REQUEST_ID;	
    2942:	d0 91 94 06 	lds	r29, 0x0694
			uint8_t leds=dashboard_rx_general_data.dataStruct.LEDS;
    2946:	e2 e9       	ldi	r30, 0x92	; 146
    2948:	f6 e0       	ldi	r31, 0x06	; 6
    294a:	10 81       	ld	r17, Z
			uint8_t error_code=dashboard_rx_general_data.dataStruct.ERRCODE;
    294c:	c1 81       	ldd	r28, Z+1	; 0x01
			
			
			if(leds&1){
    294e:	10 ff       	sbrs	r17, 0
    2950:	04 c0       	rjmp	.+8      	; 0x295a <Dashboard+0x144>
				led_set(LED_ID_START);
    2952:	80 e0       	ldi	r24, 0x00	; 0
    2954:	0e 94 5c 15 	call	0x2ab8	; 0x2ab8 <led_set>
    2958:	03 c0       	rjmp	.+6      	; 0x2960 <Dashboard+0x14a>
			}else{
				led_clear(LED_ID_START);
    295a:	80 e0       	ldi	r24, 0x00	; 0
    295c:	0e 94 94 15 	call	0x2b28	; 0x2b28 <led_clear>
			}
			if((leds>>1)&1){
    2960:	81 2f       	mov	r24, r17
    2962:	86 95       	lsr	r24
    2964:	80 ff       	sbrs	r24, 0
    2966:	04 c0       	rjmp	.+8      	; 0x2970 <Dashboard+0x15a>
				led_set(LED_ID_LV_LOW);
    2968:	8a e0       	ldi	r24, 0x0A	; 10
    296a:	0e 94 5c 15 	call	0x2ab8	; 0x2ab8 <led_set>
    296e:	03 c0       	rjmp	.+6      	; 0x2976 <Dashboard+0x160>
			}else{
				led_clear(LED_ID_LV_LOW);
    2970:	8a e0       	ldi	r24, 0x0A	; 10
    2972:	0e 94 94 15 	call	0x2b28	; 0x2b28 <led_clear>
			}
			if((leds>>2)&1){
    2976:	81 2f       	mov	r24, r17
    2978:	86 95       	lsr	r24
    297a:	86 95       	lsr	r24
    297c:	80 ff       	sbrs	r24, 0
    297e:	04 c0       	rjmp	.+8      	; 0x2988 <Dashboard+0x172>
				led_set(LED_ID_IMD);
    2980:	82 e0       	ldi	r24, 0x02	; 2
    2982:	0e 94 5c 15 	call	0x2ab8	; 0x2ab8 <led_set>
    2986:	03 c0       	rjmp	.+6      	; 0x298e <Dashboard+0x178>
			}else{
				led_clear(LED_ID_IMD);
    2988:	82 e0       	ldi	r24, 0x02	; 2
    298a:	0e 94 94 15 	call	0x2b28	; 0x2b28 <led_clear>
			}	
			if((leds>>3)&1){
    298e:	81 2f       	mov	r24, r17
    2990:	86 95       	lsr	r24
    2992:	86 95       	lsr	r24
    2994:	86 95       	lsr	r24
    2996:	80 ff       	sbrs	r24, 0
    2998:	04 c0       	rjmp	.+8      	; 0x29a2 <Dashboard+0x18c>
				led_set(LED_ID_OK);
    299a:	83 e0       	ldi	r24, 0x03	; 3
    299c:	0e 94 5c 15 	call	0x2ab8	; 0x2ab8 <led_set>
    29a0:	03 c0       	rjmp	.+6      	; 0x29a8 <Dashboard+0x192>
			}else{
				led_clear(LED_ID_OK);			
    29a2:	83 e0       	ldi	r24, 0x03	; 3
    29a4:	0e 94 94 15 	call	0x2b28	; 0x2b28 <led_clear>
			}
			if((leds>>4)&1){
    29a8:	81 2f       	mov	r24, r17
    29aa:	82 95       	swap	r24
    29ac:	8f 70       	andi	r24, 0x0F	; 15
    29ae:	80 ff       	sbrs	r24, 0
    29b0:	04 c0       	rjmp	.+8      	; 0x29ba <Dashboard+0x1a4>
				led_set(LED_ID_BRAKE);
    29b2:	84 e0       	ldi	r24, 0x04	; 4
    29b4:	0e 94 5c 15 	call	0x2ab8	; 0x2ab8 <led_set>
    29b8:	03 c0       	rjmp	.+6      	; 0x29c0 <Dashboard+0x1aa>
			}else{
				led_clear(LED_ID_BRAKE);
    29ba:	84 e0       	ldi	r24, 0x04	; 4
    29bc:	0e 94 94 15 	call	0x2b28	; 0x2b28 <led_clear>
			}
			if((leds>>5)&1){
    29c0:	81 2f       	mov	r24, r17
    29c2:	82 95       	swap	r24
    29c4:	86 95       	lsr	r24
    29c6:	87 70       	andi	r24, 0x07	; 7
    29c8:	80 ff       	sbrs	r24, 0
    29ca:	02 c0       	rjmp	.+4      	; 0x29d0 <Dashboard+0x1ba>
				buzzer_buzz_ready_to_drive();
    29cc:	0e 94 53 03 	call	0x6a6	; 0x6a6 <buzzer_buzz_ready_to_drive>
			}
			if((leds>>6)&1){
    29d0:	12 95       	swap	r17
    29d2:	16 95       	lsr	r17
    29d4:	16 95       	lsr	r17
    29d6:	13 70       	andi	r17, 0x03	; 3
    29d8:	10 ff       	sbrs	r17, 0
    29da:	04 c0       	rjmp	.+8      	; 0x29e4 <Dashboard+0x1ce>
				led_set(LED_ID_AMS);
    29dc:	81 e0       	ldi	r24, 0x01	; 1
    29de:	0e 94 5c 15 	call	0x2ab8	; 0x2ab8 <led_set>
    29e2:	03 c0       	rjmp	.+6      	; 0x29ea <Dashboard+0x1d4>
			}else{
				led_clear(LED_ID_AMS);							
    29e4:	81 e0       	ldi	r24, 0x01	; 1
    29e6:	0e 94 94 15 	call	0x2b28	; 0x2b28 <led_clear>
			}
			
			if((display_current_error!=error_code)&(error_code!=0)&(error_code!=255)){
    29ea:	21 e0       	ldi	r18, 0x01	; 1
    29ec:	80 91 29 07 	lds	r24, 0x0729
    29f0:	8c 17       	cp	r24, r28
    29f2:	09 f4       	brne	.+2      	; 0x29f6 <Dashboard+0x1e0>
    29f4:	20 e0       	ldi	r18, 0x00	; 0
    29f6:	81 e0       	ldi	r24, 0x01	; 1
    29f8:	cc 23       	and	r28, r28
    29fa:	09 f4       	brne	.+2      	; 0x29fe <Dashboard+0x1e8>
    29fc:	80 e0       	ldi	r24, 0x00	; 0
    29fe:	28 23       	and	r18, r24
    2a00:	30 e0       	ldi	r19, 0x00	; 0
    2a02:	81 e0       	ldi	r24, 0x01	; 1
    2a04:	90 e0       	ldi	r25, 0x00	; 0
    2a06:	cf 3f       	cpi	r28, 0xFF	; 255
    2a08:	11 f4       	brne	.+4      	; 0x2a0e <Dashboard+0x1f8>
    2a0a:	80 e0       	ldi	r24, 0x00	; 0
    2a0c:	90 e0       	ldi	r25, 0x00	; 0
    2a0e:	82 23       	and	r24, r18
    2a10:	93 23       	and	r25, r19
    2a12:	00 97       	sbiw	r24, 0x00	; 0
    2a14:	b9 f0       	breq	.+46     	; 0x2a44 <Dashboard+0x22e>
				display_current_error=error_code;
    2a16:	c0 93 29 07 	sts	0x0729, r28
				selected_menu_pre_error=selected_menu;
    2a1a:	80 91 02 07 	lds	r24, 0x0702
    2a1e:	80 93 bf 06 	sts	0x06BF, r24
				selected_menu=DISPLAY_MENU_ERROR;
    2a22:	8c e0       	ldi	r24, 0x0C	; 12
    2a24:	80 93 02 07 	sts	0x0702, r24
				display_update(selected_menu,dashboard_rx_general_data.dataStruct.VALUE1,dashboard_rx_general_data.dataStruct.VALUE2,dashboard_rx_general_data.dataStruct.VALUE3,dashboard_rx_general_data.dataStruct.VALUE4,dashboard_rx_general_data.dataStruct.VALUE5,error_code);
    2a28:	60 91 95 06 	lds	r22, 0x0695
    2a2c:	40 91 96 06 	lds	r20, 0x0696
    2a30:	20 91 97 06 	lds	r18, 0x0697
    2a34:	00 91 98 06 	lds	r16, 0x0698
    2a38:	e0 90 99 06 	lds	r14, 0x0699
    2a3c:	cc 2e       	mov	r12, r28
    2a3e:	0e 94 46 12 	call	0x248c	; 0x248c <display_update>
    2a42:	12 c0       	rjmp	.+36     	; 0x2a68 <Dashboard+0x252>
			}else if(id==selected_menu){			
    2a44:	80 91 02 07 	lds	r24, 0x0702
    2a48:	d8 17       	cp	r29, r24
    2a4a:	71 f4       	brne	.+28     	; 0x2a68 <Dashboard+0x252>
				display_update(selected_menu,dashboard_rx_general_data.dataStruct.VALUE1,dashboard_rx_general_data.dataStruct.VALUE2,dashboard_rx_general_data.dataStruct.VALUE3,dashboard_rx_general_data.dataStruct.VALUE4,dashboard_rx_general_data.dataStruct.VALUE5,error_code);
    2a4c:	8d 2f       	mov	r24, r29
    2a4e:	60 91 95 06 	lds	r22, 0x0695
    2a52:	40 91 96 06 	lds	r20, 0x0696
    2a56:	20 91 97 06 	lds	r18, 0x0697
    2a5a:	00 91 98 06 	lds	r16, 0x0698
    2a5e:	e0 90 99 06 	lds	r14, 0x0699
    2a62:	cc 2e       	mov	r12, r28
    2a64:	0e 94 46 12 	call	0x248c	; 0x248c <display_update>
		return;
		break;
		default:
		break;
	}
}
    2a68:	df 91       	pop	r29
    2a6a:	cf 91       	pop	r28
    2a6c:	1f 91       	pop	r17
    2a6e:	0f 91       	pop	r16
    2a70:	ef 90       	pop	r14
    2a72:	cf 90       	pop	r12
    2a74:	08 95       	ret

00002a76 <EventHandleEvent>:


void EventHandleEvent(void){
	if(event_queue_head!=event_queue_tail){
    2a76:	90 91 82 07 	lds	r25, 0x0782
    2a7a:	80 91 83 07 	lds	r24, 0x0783
    2a7e:	98 17       	cp	r25, r24
    2a80:	61 f0       	breq	.+24     	; 0x2a9a <EventHandleEvent+0x24>
		Dashboard();		
    2a82:	0e 94 0b 14 	call	0x2816	; 0x2816 <Dashboard>
		event_queue_tail=(event_queue_tail+1)%EVENT_QUEUE_SIZE;
    2a86:	80 91 83 07 	lds	r24, 0x0783
    2a8a:	90 e0       	ldi	r25, 0x00	; 0
    2a8c:	01 96       	adiw	r24, 0x01	; 1
    2a8e:	60 e1       	ldi	r22, 0x10	; 16
    2a90:	70 e0       	ldi	r23, 0x00	; 0
    2a92:	0e 94 4c 19 	call	0x3298	; 0x3298 <__divmodhi4>
    2a96:	80 93 83 07 	sts	0x0783, r24
    2a9a:	08 95       	ret

00002a9c <led_init>:
void led_init(void){
	
	
	// Set Data Direction of LED I/O Pins 
	
	DDRD|=(0x01)<<(7);/* set data direction to output*/
    2a9c:	57 9a       	sbi	0x0a, 7	; 10
	DDRA|=(0x01)<<(1);/* set data direction to output*/
    2a9e:	09 9a       	sbi	0x01, 1	; 1
	DDRA|=(0x01)<<(3);/* set data direction to output*/
    2aa0:	0b 9a       	sbi	0x01, 3	; 1
	DDRA|=(0x01)<<(4);/* set data direction to output*/
    2aa2:	0c 9a       	sbi	0x01, 4	; 1
	DDRG|=(0x01)<<(2);/* set data direction to output*/
    2aa4:	9a 9a       	sbi	0x13, 2	; 19
	DDRC|=(0x01)<<(4);/* set data direction to output*/
    2aa6:	3c 9a       	sbi	0x07, 4	; 7
	DDRC|=(0x01)<<(0);/* set data direction to output*/
    2aa8:	38 9a       	sbi	0x07, 0	; 7
	DDRG|=(0x01)<<(1);/* set data direction to output*/
    2aaa:	99 9a       	sbi	0x13, 1	; 19
	DDRG|=(0x01)<<(0);/* set data direction to output*/
    2aac:	98 9a       	sbi	0x13, 0	; 19
	DDRC|=(0x01)<<(1);/* set data direction to output*/
    2aae:	39 9a       	sbi	0x07, 1	; 7
	DDRA|=(0x01)<<(2);/* set data direction to output*/
    2ab0:	0a 9a       	sbi	0x01, 2	; 1
	
	// turn off all leds to start with	
	led_clear_all();
    2ab2:	0e 94 cc 15 	call	0x2b98	; 0x2b98 <led_clear_all>
	
}
    2ab6:	08 95       	ret

00002ab8 <led_set>:

void led_set(uint8_t led_id){	
	if(led_id>11) return; /* illegal id */
    2ab8:	8c 30       	cpi	r24, 0x0C	; 12
    2aba:	a8 f5       	brcc	.+106    	; 0x2b26 <led_set+0x6e>
	
	switch(led_id){
    2abc:	85 30       	cpi	r24, 0x05	; 5
    2abe:	91 f1       	breq	.+100    	; 0x2b24 <led_set+0x6c>
    2ac0:	86 30       	cpi	r24, 0x06	; 6
    2ac2:	70 f4       	brcc	.+28     	; 0x2ae0 <led_set+0x28>
    2ac4:	82 30       	cpi	r24, 0x02	; 2
    2ac6:	31 f1       	breq	.+76     	; 0x2b14 <led_set+0x5c>
    2ac8:	83 30       	cpi	r24, 0x03	; 3
    2aca:	28 f4       	brcc	.+10     	; 0x2ad6 <led_set+0x1e>
    2acc:	88 23       	and	r24, r24
    2ace:	41 f1       	breq	.+80     	; 0x2b20 <led_set+0x68>
    2ad0:	81 30       	cpi	r24, 0x01	; 1
    2ad2:	49 f5       	brne	.+82     	; 0x2b26 <led_set+0x6e>
    2ad4:	13 c0       	rjmp	.+38     	; 0x2afc <led_set+0x44>
    2ad6:	83 30       	cpi	r24, 0x03	; 3
    2ad8:	09 f1       	breq	.+66     	; 0x2b1c <led_set+0x64>
    2ada:	84 30       	cpi	r24, 0x04	; 4
    2adc:	21 f5       	brne	.+72     	; 0x2b26 <led_set+0x6e>
    2ade:	1c c0       	rjmp	.+56     	; 0x2b18 <led_set+0x60>
    2ae0:	88 30       	cpi	r24, 0x08	; 8
    2ae2:	91 f0       	breq	.+36     	; 0x2b08 <led_set+0x50>
    2ae4:	89 30       	cpi	r24, 0x09	; 9
    2ae6:	28 f4       	brcc	.+10     	; 0x2af2 <led_set+0x3a>
    2ae8:	86 30       	cpi	r24, 0x06	; 6
    2aea:	51 f0       	breq	.+20     	; 0x2b00 <led_set+0x48>
    2aec:	87 30       	cpi	r24, 0x07	; 7
    2aee:	d9 f4       	brne	.+54     	; 0x2b26 <led_set+0x6e>
    2af0:	09 c0       	rjmp	.+18     	; 0x2b04 <led_set+0x4c>
    2af2:	89 30       	cpi	r24, 0x09	; 9
    2af4:	59 f0       	breq	.+22     	; 0x2b0c <led_set+0x54>
    2af6:	8a 30       	cpi	r24, 0x0A	; 10
    2af8:	b1 f4       	brne	.+44     	; 0x2b26 <led_set+0x6e>
    2afa:	0a c0       	rjmp	.+20     	; 0x2b10 <led_set+0x58>
		case LED_ID_AMS:
				PORTD|=(0x01)<<(7);	/* turn on led */
    2afc:	5f 9a       	sbi	0x0b, 7	; 11
			break;
    2afe:	08 95       	ret
		case LED_ID_TV:
				PORTA|=(0x01)<<(1);/* turn on led */
    2b00:	11 9a       	sbi	0x02, 1	; 2
			break;
    2b02:	08 95       	ret
		case LED_ID_RECUP:
				PORTA|=(0x01)<<(3);/* turn on led */
    2b04:	13 9a       	sbi	0x02, 3	; 2
			break;
    2b06:	08 95       	ret
		case LED_ID_KOBI:
				PORTA|=(0x01)<<(4);/* turn on led */
    2b08:	14 9a       	sbi	0x02, 4	; 2
				break;
    2b0a:	08 95       	ret
		case LED_ID_AD:
				PORTG|=(0x01)<<(2);/* turn on led */
    2b0c:	a2 9a       	sbi	0x14, 2	; 20
				break;
    2b0e:	08 95       	ret
		case LED_ID_LV_LOW:
				PORTC|=(0x01)<<(4);/* turn on led */
    2b10:	44 9a       	sbi	0x08, 4	; 8
				break;
    2b12:	08 95       	ret
		case LED_ID_IMD:
				PORTC|=(0x01)<<(0);/* turn on led */
    2b14:	40 9a       	sbi	0x08, 0	; 8
				break;
    2b16:	08 95       	ret
		case LED_ID_BRAKE:
				PORTG|=(0x01)<<(1);/* turn on led */
    2b18:	a1 9a       	sbi	0x14, 1	; 20
				break;
    2b1a:	08 95       	ret
		case LED_ID_OK:
				PORTG|=(0x01)<<(0);/* turn on led */
    2b1c:	a0 9a       	sbi	0x14, 0	; 20
				break;
    2b1e:	08 95       	ret
		case LED_ID_START:
				PORTC|=(0x01)<<(1);/* turn on led */
    2b20:	41 9a       	sbi	0x08, 1	; 8
				break;
    2b22:	08 95       	ret
		case LED_ID_TC:
				PORTA|=(0x01)<<(2);/* turn on led*/
    2b24:	12 9a       	sbi	0x02, 2	; 2
    2b26:	08 95       	ret

00002b28 <led_clear>:
				
				
}

void led_clear(uint8_t led_id){
	if(led_id>11) return; /* illegal id */
    2b28:	8c 30       	cpi	r24, 0x0C	; 12
    2b2a:	a8 f5       	brcc	.+106    	; 0x2b96 <led_clear+0x6e>
	
	switch(led_id){
    2b2c:	85 30       	cpi	r24, 0x05	; 5
    2b2e:	91 f1       	breq	.+100    	; 0x2b94 <led_clear+0x6c>
    2b30:	86 30       	cpi	r24, 0x06	; 6
    2b32:	70 f4       	brcc	.+28     	; 0x2b50 <led_clear+0x28>
    2b34:	82 30       	cpi	r24, 0x02	; 2
    2b36:	31 f1       	breq	.+76     	; 0x2b84 <led_clear+0x5c>
    2b38:	83 30       	cpi	r24, 0x03	; 3
    2b3a:	28 f4       	brcc	.+10     	; 0x2b46 <led_clear+0x1e>
    2b3c:	88 23       	and	r24, r24
    2b3e:	41 f1       	breq	.+80     	; 0x2b90 <led_clear+0x68>
    2b40:	81 30       	cpi	r24, 0x01	; 1
    2b42:	49 f5       	brne	.+82     	; 0x2b96 <led_clear+0x6e>
    2b44:	13 c0       	rjmp	.+38     	; 0x2b6c <led_clear+0x44>
    2b46:	83 30       	cpi	r24, 0x03	; 3
    2b48:	09 f1       	breq	.+66     	; 0x2b8c <led_clear+0x64>
    2b4a:	84 30       	cpi	r24, 0x04	; 4
    2b4c:	21 f5       	brne	.+72     	; 0x2b96 <led_clear+0x6e>
    2b4e:	1c c0       	rjmp	.+56     	; 0x2b88 <led_clear+0x60>
    2b50:	88 30       	cpi	r24, 0x08	; 8
    2b52:	91 f0       	breq	.+36     	; 0x2b78 <led_clear+0x50>
    2b54:	89 30       	cpi	r24, 0x09	; 9
    2b56:	28 f4       	brcc	.+10     	; 0x2b62 <led_clear+0x3a>
    2b58:	86 30       	cpi	r24, 0x06	; 6
    2b5a:	51 f0       	breq	.+20     	; 0x2b70 <led_clear+0x48>
    2b5c:	87 30       	cpi	r24, 0x07	; 7
    2b5e:	d9 f4       	brne	.+54     	; 0x2b96 <led_clear+0x6e>
    2b60:	09 c0       	rjmp	.+18     	; 0x2b74 <led_clear+0x4c>
    2b62:	89 30       	cpi	r24, 0x09	; 9
    2b64:	59 f0       	breq	.+22     	; 0x2b7c <led_clear+0x54>
    2b66:	8a 30       	cpi	r24, 0x0A	; 10
    2b68:	b1 f4       	brne	.+44     	; 0x2b96 <led_clear+0x6e>
    2b6a:	0a c0       	rjmp	.+20     	; 0x2b80 <led_clear+0x58>
		case LED_ID_AMS:
				PORTD&=~(1<<(7));	/* turn off led */
    2b6c:	5f 98       	cbi	0x0b, 7	; 11
				break;
    2b6e:	08 95       	ret
		case LED_ID_TV:
				PORTA&=~(1<<(1));/* turn off led */
    2b70:	11 98       	cbi	0x02, 1	; 2
				break;
    2b72:	08 95       	ret
		case LED_ID_RECUP:
				PORTA&=~(1<<(3));/* turn off led */
    2b74:	13 98       	cbi	0x02, 3	; 2
				break;
    2b76:	08 95       	ret
		case LED_ID_KOBI:
				PORTA&=~(1<<(4));/* turn off led */
    2b78:	14 98       	cbi	0x02, 4	; 2
				break;
    2b7a:	08 95       	ret
		case LED_ID_AD:
				PORTG&=~(1<<(2));/* turn off led */
    2b7c:	a2 98       	cbi	0x14, 2	; 20
				break;
    2b7e:	08 95       	ret
		case LED_ID_LV_LOW:
				PORTC&=~(1<<(4));/* turn off led */
    2b80:	44 98       	cbi	0x08, 4	; 8
				break;
    2b82:	08 95       	ret
		case LED_ID_IMD:
				PORTC&=~(1<<(0));/* turn off led */
    2b84:	40 98       	cbi	0x08, 0	; 8
				break;
    2b86:	08 95       	ret
		case LED_ID_BRAKE:
				PORTG&=~(1<<(1));/* turn off led */
    2b88:	a1 98       	cbi	0x14, 1	; 20
				break;
    2b8a:	08 95       	ret
		case LED_ID_OK:
				PORTG&=~(1<<(0));/* turn off led */
    2b8c:	a0 98       	cbi	0x14, 0	; 20
				break;
    2b8e:	08 95       	ret
		case LED_ID_START:
				PORTC&=~(1<<(1));/* turn off led */
    2b90:	41 98       	cbi	0x08, 1	; 8
				break;
    2b92:	08 95       	ret
		case LED_ID_TC:
				PORTA&=~(1<<(2));/* turn off led*/
    2b94:	12 98       	cbi	0x02, 2	; 2
    2b96:	08 95       	ret

00002b98 <led_clear_all>:
	
	
	
}

void led_clear_all(void){
    2b98:	cf 93       	push	r28
	uint8_t j=0;
    2b9a:	c0 e0       	ldi	r28, 0x00	; 0
	for(j;j<12;j++){
		led_clear(j);
    2b9c:	8c 2f       	mov	r24, r28
    2b9e:	0e 94 94 15 	call	0x2b28	; 0x2b28 <led_clear>
	
}

void led_clear_all(void){
	uint8_t j=0;
	for(j;j<12;j++){
    2ba2:	cf 5f       	subi	r28, 0xFF	; 255
    2ba4:	cc 30       	cpi	r28, 0x0C	; 12
    2ba6:	d1 f7       	brne	.-12     	; 0x2b9c <led_clear_all+0x4>
		led_clear(j);
	}
    2ba8:	cf 91       	pop	r28
    2baa:	08 95       	ret

00002bac <led_is_set>:
				break;
	}			
}				
			
uint8_t led_is_set(uint8_t led_id){
	if(led_id>11) return; /* illegal id */
    2bac:	8c 30       	cpi	r24, 0x0C	; 12
    2bae:	08 f0       	brcs	.+2      	; 0x2bb2 <led_is_set+0x6>
    2bb0:	79 c0       	rjmp	.+242    	; 0x2ca4 <led_is_set+0xf8>
	
	switch(led_id){
    2bb2:	85 30       	cpi	r24, 0x05	; 5
    2bb4:	59 f1       	breq	.+86     	; 0x2c0c <led_is_set+0x60>
    2bb6:	86 30       	cpi	r24, 0x06	; 6
    2bb8:	98 f4       	brcc	.+38     	; 0x2be0 <led_is_set+0x34>
    2bba:	82 30       	cpi	r24, 0x02	; 2
    2bbc:	09 f4       	brne	.+2      	; 0x2bc0 <led_is_set+0x14>
    2bbe:	4f c0       	rjmp	.+158    	; 0x2c5e <led_is_set+0xb2>
    2bc0:	83 30       	cpi	r24, 0x03	; 3
    2bc2:	38 f4       	brcc	.+14     	; 0x2bd2 <led_is_set+0x26>
    2bc4:	88 23       	and	r24, r24
    2bc6:	09 f4       	brne	.+2      	; 0x2bca <led_is_set+0x1e>
    2bc8:	5d c0       	rjmp	.+186    	; 0x2c84 <led_is_set+0xd8>
    2bca:	81 30       	cpi	r24, 0x01	; 1
    2bcc:	09 f0       	breq	.+2      	; 0x2bd0 <led_is_set+0x24>
    2bce:	69 c0       	rjmp	.+210    	; 0x2ca2 <led_is_set+0xf6>
    2bd0:	18 c0       	rjmp	.+48     	; 0x2c02 <led_is_set+0x56>
    2bd2:	83 30       	cpi	r24, 0x03	; 3
    2bd4:	09 f4       	brne	.+2      	; 0x2bd8 <led_is_set+0x2c>
    2bd6:	50 c0       	rjmp	.+160    	; 0x2c78 <led_is_set+0xcc>
    2bd8:	84 30       	cpi	r24, 0x04	; 4
    2bda:	09 f0       	breq	.+2      	; 0x2bde <led_is_set+0x32>
    2bdc:	62 c0       	rjmp	.+196    	; 0x2ca2 <led_is_set+0xf6>
    2bde:	45 c0       	rjmp	.+138    	; 0x2c6a <led_is_set+0xbe>
    2be0:	88 30       	cpi	r24, 0x08	; 8
    2be2:	69 f1       	breq	.+90     	; 0x2c3e <led_is_set+0x92>
    2be4:	89 30       	cpi	r24, 0x09	; 9
    2be6:	38 f4       	brcc	.+14     	; 0x2bf6 <led_is_set+0x4a>
    2be8:	86 30       	cpi	r24, 0x06	; 6
    2bea:	09 f4       	brne	.+2      	; 0x2bee <led_is_set+0x42>
    2bec:	52 c0       	rjmp	.+164    	; 0x2c92 <led_is_set+0xe6>
    2bee:	87 30       	cpi	r24, 0x07	; 7
    2bf0:	09 f0       	breq	.+2      	; 0x2bf4 <led_is_set+0x48>
    2bf2:	57 c0       	rjmp	.+174    	; 0x2ca2 <led_is_set+0xf6>
    2bf4:	13 c0       	rjmp	.+38     	; 0x2c1c <led_is_set+0x70>
    2bf6:	89 30       	cpi	r24, 0x09	; 9
    2bf8:	d1 f0       	breq	.+52     	; 0x2c2e <led_is_set+0x82>
    2bfa:	8a 30       	cpi	r24, 0x0A	; 10
    2bfc:	09 f0       	breq	.+2      	; 0x2c00 <led_is_set+0x54>
    2bfe:	51 c0       	rjmp	.+162    	; 0x2ca2 <led_is_set+0xf6>
    2c00:	26 c0       	rjmp	.+76     	; 0x2c4e <led_is_set+0xa2>
		case LED_ID_AMS:
			return 0x01==(PORTD>>(7));	
    2c02:	81 e0       	ldi	r24, 0x01	; 1
    2c04:	5f 99       	sbic	0x0b, 7	; 11
    2c06:	4e c0       	rjmp	.+156    	; 0x2ca4 <led_is_set+0xf8>
    2c08:	80 e0       	ldi	r24, 0x00	; 0
    2c0a:	08 95       	ret
			break;
		case LED_ID_TC:
			return 0x01==(PORTA>>(1));
    2c0c:	92 b1       	in	r25, 0x02	; 2
    2c0e:	96 95       	lsr	r25
    2c10:	81 e0       	ldi	r24, 0x01	; 1
    2c12:	91 30       	cpi	r25, 0x01	; 1
    2c14:	09 f4       	brne	.+2      	; 0x2c18 <led_is_set+0x6c>
    2c16:	46 c0       	rjmp	.+140    	; 0x2ca4 <led_is_set+0xf8>
    2c18:	80 e0       	ldi	r24, 0x00	; 0
    2c1a:	08 95       	ret
			break;
		case LED_ID_RECUP:
			return 0x01==(PORTA>>(3));
    2c1c:	92 b1       	in	r25, 0x02	; 2
    2c1e:	96 95       	lsr	r25
    2c20:	96 95       	lsr	r25
    2c22:	96 95       	lsr	r25
    2c24:	81 e0       	ldi	r24, 0x01	; 1
    2c26:	91 30       	cpi	r25, 0x01	; 1
    2c28:	e9 f1       	breq	.+122    	; 0x2ca4 <led_is_set+0xf8>
    2c2a:	80 e0       	ldi	r24, 0x00	; 0
    2c2c:	08 95       	ret
			break;
		case LED_ID_AD:
			return 0x01==(PORTA>>(4));
    2c2e:	92 b1       	in	r25, 0x02	; 2
    2c30:	92 95       	swap	r25
    2c32:	9f 70       	andi	r25, 0x0F	; 15
    2c34:	81 e0       	ldi	r24, 0x01	; 1
    2c36:	91 30       	cpi	r25, 0x01	; 1
    2c38:	a9 f1       	breq	.+106    	; 0x2ca4 <led_is_set+0xf8>
    2c3a:	80 e0       	ldi	r24, 0x00	; 0
    2c3c:	08 95       	ret
			break;
		case LED_ID_KOBI:
			return 0x01==(PORTG>>(2));
    2c3e:	94 b3       	in	r25, 0x14	; 20
    2c40:	96 95       	lsr	r25
    2c42:	96 95       	lsr	r25
    2c44:	81 e0       	ldi	r24, 0x01	; 1
    2c46:	91 30       	cpi	r25, 0x01	; 1
    2c48:	69 f1       	breq	.+90     	; 0x2ca4 <led_is_set+0xf8>
    2c4a:	80 e0       	ldi	r24, 0x00	; 0
    2c4c:	08 95       	ret
			break;
		case LED_ID_LV_LOW:
			return 0x01==(PORTC>>(4));
    2c4e:	98 b1       	in	r25, 0x08	; 8
    2c50:	92 95       	swap	r25
    2c52:	9f 70       	andi	r25, 0x0F	; 15
    2c54:	81 e0       	ldi	r24, 0x01	; 1
    2c56:	91 30       	cpi	r25, 0x01	; 1
    2c58:	29 f1       	breq	.+74     	; 0x2ca4 <led_is_set+0xf8>
    2c5a:	80 e0       	ldi	r24, 0x00	; 0
    2c5c:	08 95       	ret
			break;
		case LED_ID_IMD:
			return 0x01==(PORTC>>(0));
    2c5e:	98 b1       	in	r25, 0x08	; 8
    2c60:	81 e0       	ldi	r24, 0x01	; 1
    2c62:	91 30       	cpi	r25, 0x01	; 1
    2c64:	f9 f0       	breq	.+62     	; 0x2ca4 <led_is_set+0xf8>
    2c66:	80 e0       	ldi	r24, 0x00	; 0
    2c68:	08 95       	ret
			break;
		case LED_ID_BRAKE:
			return 0x01==(PORTG>>(1));
    2c6a:	94 b3       	in	r25, 0x14	; 20
    2c6c:	96 95       	lsr	r25
    2c6e:	81 e0       	ldi	r24, 0x01	; 1
    2c70:	91 30       	cpi	r25, 0x01	; 1
    2c72:	c1 f0       	breq	.+48     	; 0x2ca4 <led_is_set+0xf8>
    2c74:	80 e0       	ldi	r24, 0x00	; 0
    2c76:	08 95       	ret
			break;
		case LED_ID_OK:
			return 0x01==(PORTG>>(0));
    2c78:	94 b3       	in	r25, 0x14	; 20
    2c7a:	81 e0       	ldi	r24, 0x01	; 1
    2c7c:	91 30       	cpi	r25, 0x01	; 1
    2c7e:	91 f0       	breq	.+36     	; 0x2ca4 <led_is_set+0xf8>
    2c80:	80 e0       	ldi	r24, 0x00	; 0
    2c82:	08 95       	ret
			break;
		case LED_ID_START:
			return 0x01==(PORTC>>(1));
    2c84:	98 b1       	in	r25, 0x08	; 8
    2c86:	96 95       	lsr	r25
    2c88:	81 e0       	ldi	r24, 0x01	; 1
    2c8a:	91 30       	cpi	r25, 0x01	; 1
    2c8c:	59 f0       	breq	.+22     	; 0x2ca4 <led_is_set+0xf8>
    2c8e:	80 e0       	ldi	r24, 0x00	; 0
    2c90:	08 95       	ret
			break;
		case LED_ID_TV:
			return 0x01==(PORTA>>(2));
    2c92:	92 b1       	in	r25, 0x02	; 2
    2c94:	96 95       	lsr	r25
    2c96:	96 95       	lsr	r25
    2c98:	81 e0       	ldi	r24, 0x01	; 1
    2c9a:	91 30       	cpi	r25, 0x01	; 1
    2c9c:	19 f0       	breq	.+6      	; 0x2ca4 <led_is_set+0xf8>
    2c9e:	80 e0       	ldi	r24, 0x00	; 0
    2ca0:	08 95       	ret
    2ca2:	08 95       	ret
			break;
		default:
		break;
	}
}
    2ca4:	08 95       	ret

00002ca6 <led_toggle>:



void led_toggle(uint8_t led_id){
    2ca6:	cf 93       	push	r28
    2ca8:	c8 2f       	mov	r28, r24
	if(led_is_set(led_id)){
    2caa:	0e 94 d6 15 	call	0x2bac	; 0x2bac <led_is_set>
    2cae:	88 23       	and	r24, r24
    2cb0:	21 f0       	breq	.+8      	; 0x2cba <led_toggle+0x14>
		led_clear(led_id);
    2cb2:	8c 2f       	mov	r24, r28
    2cb4:	0e 94 94 15 	call	0x2b28	; 0x2b28 <led_clear>
    2cb8:	03 c0       	rjmp	.+6      	; 0x2cc0 <led_toggle+0x1a>
	}else{
		led_set(led_id);
    2cba:	8c 2f       	mov	r24, r28
    2cbc:	0e 94 5c 15 	call	0x2ab8	; 0x2ab8 <led_set>
	}
}
    2cc0:	cf 91       	pop	r28
    2cc2:	08 95       	ret

00002cc4 <led_state_set>:


void led_state_set(uint16_t led_new_state){
    2cc4:	ef 92       	push	r14
    2cc6:	ff 92       	push	r15
    2cc8:	0f 93       	push	r16
    2cca:	1f 93       	push	r17
    2ccc:	cf 93       	push	r28
    2cce:	df 93       	push	r29
    2cd0:	7c 01       	movw	r14, r24
    2cd2:	c0 e0       	ldi	r28, 0x00	; 0
    2cd4:	d0 e0       	ldi	r29, 0x00	; 0
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    2cd6:	01 e0       	ldi	r16, 0x01	; 1
    2cd8:	10 e0       	ldi	r17, 0x00	; 0
		led_set(led_id);
	}
}


void led_state_set(uint16_t led_new_state){
    2cda:	8c 2f       	mov	r24, r28
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    2cdc:	98 01       	movw	r18, r16
    2cde:	0c 2e       	mov	r0, r28
    2ce0:	02 c0       	rjmp	.+4      	; 0x2ce6 <led_state_set+0x22>
    2ce2:	22 0f       	add	r18, r18
    2ce4:	33 1f       	adc	r19, r19
    2ce6:	0a 94       	dec	r0
    2ce8:	e2 f7       	brpl	.-8      	; 0x2ce2 <led_state_set+0x1e>
    2cea:	2e 21       	and	r18, r14
    2cec:	3f 21       	and	r19, r15
    2cee:	21 15       	cp	r18, r1
    2cf0:	31 05       	cpc	r19, r1
    2cf2:	11 f0       	breq	.+4      	; 0x2cf8 <led_state_set+0x34>
			led_set(i);
    2cf4:	0e 94 5c 15 	call	0x2ab8	; 0x2ab8 <led_set>
    2cf8:	21 96       	adiw	r28, 0x01	; 1
}


void led_state_set(uint16_t led_new_state){
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
    2cfa:	cb 30       	cpi	r28, 0x0B	; 11
    2cfc:	d1 05       	cpc	r29, r1
    2cfe:	69 f7       	brne	.-38     	; 0x2cda <led_state_set+0x16>
		if(led_new_state&(1<<i)){
			led_set(i);
		}
	}
}
    2d00:	df 91       	pop	r29
    2d02:	cf 91       	pop	r28
    2d04:	1f 91       	pop	r17
    2d06:	0f 91       	pop	r16
    2d08:	ff 90       	pop	r15
    2d0a:	ef 90       	pop	r14
    2d0c:	08 95       	ret

00002d0e <led_state_return>:

uint16_t led_state_return(void){
    2d0e:	0f 93       	push	r16
    2d10:	1f 93       	push	r17
    2d12:	cf 93       	push	r28
    2d14:	df 93       	push	r29
    2d16:	c0 e0       	ldi	r28, 0x00	; 0
    2d18:	d0 e0       	ldi	r29, 0x00	; 0
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
			led_state|=led_is_set(i)<<i;
    2d1a:	8c 2f       	mov	r24, r28
    2d1c:	0e 94 d6 15 	call	0x2bac	; 0x2bac <led_is_set>
    2d20:	90 e0       	ldi	r25, 0x00	; 0
    2d22:	0c 2e       	mov	r0, r28
    2d24:	02 c0       	rjmp	.+4      	; 0x2d2a <led_state_return+0x1c>
    2d26:	88 0f       	add	r24, r24
    2d28:	99 1f       	adc	r25, r25
    2d2a:	0a 94       	dec	r0
    2d2c:	e2 f7       	brpl	.-8      	; 0x2d26 <led_state_return+0x18>
    2d2e:	08 2b       	or	r16, r24
    2d30:	19 2b       	or	r17, r25
    2d32:	21 96       	adiw	r28, 0x01	; 1
}

uint16_t led_state_return(void){
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
    2d34:	cb 30       	cpi	r28, 0x0B	; 11
    2d36:	d1 05       	cpc	r29, r1
    2d38:	81 f7       	brne	.-32     	; 0x2d1a <led_state_return+0xc>
			led_state|=led_is_set(i)<<i;
		}
	return led_state;
}
    2d3a:	80 2f       	mov	r24, r16
    2d3c:	91 2f       	mov	r25, r17
    2d3e:	df 91       	pop	r29
    2d40:	cf 91       	pop	r28
    2d42:	1f 91       	pop	r17
    2d44:	0f 91       	pop	r16
    2d46:	08 95       	ret

00002d48 <led_percent_bar>:




void led_percent_bar(uint8_t percent){	
    2d48:	cf 93       	push	r28
    2d4a:	c8 2f       	mov	r28, r24
	
	if(percent<19){
    2d4c:	83 31       	cpi	r24, 0x13	; 19
    2d4e:	10 f4       	brcc	.+4      	; 0x2d54 <led_percent_bar+0xc>
		//clear all leds
		led_clear_all();
    2d50:	0e 94 cc 15 	call	0x2b98	; 0x2b98 <led_clear_all>
	}
	
	if(percent>19){
    2d54:	c4 31       	cpi	r28, 0x14	; 20
    2d56:	30 f0       	brcs	.+12     	; 0x2d64 <led_percent_bar+0x1c>
		// turn on IMD and AD
		led_set(LED_ID_IMD);
    2d58:	82 e0       	ldi	r24, 0x02	; 2
    2d5a:	0e 94 5c 15 	call	0x2ab8	; 0x2ab8 <led_set>
		led_set(LED_ID_AD);
    2d5e:	89 e0       	ldi	r24, 0x09	; 9
    2d60:	0e 94 5c 15 	call	0x2ab8	; 0x2ab8 <led_set>
	}
	
	if(percent>39){
    2d64:	c8 32       	cpi	r28, 0x28	; 40
    2d66:	30 f0       	brcs	.+12     	; 0x2d74 <led_percent_bar+0x2c>
		// turn on LV LOW and KOBI	
		led_set(LED_ID_LV_LOW);
    2d68:	8a e0       	ldi	r24, 0x0A	; 10
    2d6a:	0e 94 5c 15 	call	0x2ab8	; 0x2ab8 <led_set>
		led_set(LED_ID_KOBI);
    2d6e:	88 e0       	ldi	r24, 0x08	; 8
    2d70:	0e 94 5c 15 	call	0x2ab8	; 0x2ab8 <led_set>
	}		
	
	if(percent>59){
    2d74:	cc 33       	cpi	r28, 0x3C	; 60
    2d76:	30 f0       	brcs	.+12     	; 0x2d84 <led_percent_bar+0x3c>
		//turn on AMS and RECUP
		led_set(LED_ID_START);
    2d78:	80 e0       	ldi	r24, 0x00	; 0
    2d7a:	0e 94 5c 15 	call	0x2ab8	; 0x2ab8 <led_set>
		led_set(LED_ID_RECUP);
    2d7e:	87 e0       	ldi	r24, 0x07	; 7
    2d80:	0e 94 5c 15 	call	0x2ab8	; 0x2ab8 <led_set>
	}		
	
	if(percent>79){
    2d84:	c0 35       	cpi	r28, 0x50	; 80
    2d86:	30 f0       	brcs	.+12     	; 0x2d94 <led_percent_bar+0x4c>
		//turn on OK and TV
		led_set(LED_ID_OK);
    2d88:	83 e0       	ldi	r24, 0x03	; 3
    2d8a:	0e 94 5c 15 	call	0x2ab8	; 0x2ab8 <led_set>
		led_set(LED_ID_TV);
    2d8e:	86 e0       	ldi	r24, 0x06	; 6
    2d90:	0e 94 5c 15 	call	0x2ab8	; 0x2ab8 <led_set>
	}
	
	if(percent>99){
    2d94:	c4 36       	cpi	r28, 0x64	; 100
    2d96:	30 f0       	brcs	.+12     	; 0x2da4 <led_percent_bar+0x5c>
		//turn on Brake and TC
		led_set(LED_ID_BRAKE);
    2d98:	84 e0       	ldi	r24, 0x04	; 4
    2d9a:	0e 94 5c 15 	call	0x2ab8	; 0x2ab8 <led_set>
		led_set(LED_ID_TC);
    2d9e:	85 e0       	ldi	r24, 0x05	; 5
    2da0:	0e 94 5c 15 	call	0x2ab8	; 0x2ab8 <led_set>
	}		
		
	
	
	
}
    2da4:	cf 91       	pop	r28
    2da6:	08 95       	ret

00002da8 <main_deinit>:
		
}

void main_deinit(){
	
}
    2da8:	08 95       	ret

00002daa <ports_init>:
	*/
	
	
	/* Init Ports */
	// Default Pin config for PORT A,B,C,D,E,F (Input with pull up)
	DDRA=0x00;
    2daa:	11 b8       	out	0x01, r1	; 1
	DDRB=0x00;
    2dac:	14 b8       	out	0x04, r1	; 4
	DDRC&=~(0b10011111);;
    2dae:	87 b1       	in	r24, 0x07	; 7
    2db0:	80 76       	andi	r24, 0x60	; 96
    2db2:	87 b9       	out	0x07, r24	; 7
	DDRD=0xFF;
    2db4:	8f ef       	ldi	r24, 0xFF	; 255
    2db6:	8a b9       	out	0x0a, r24	; 10
	DDRE=0x00;
    2db8:	1d b8       	out	0x0d, r1	; 13
	DDRF=0x00;
    2dba:	10 ba       	out	0x10, r1	; 16
	DDRG&=~(0b00011111); // Port G Pins 7,8 and 6 not written
    2dbc:	93 b3       	in	r25, 0x13	; 19
    2dbe:	90 7e       	andi	r25, 0xE0	; 224
    2dc0:	93 bb       	out	0x13, r25	; 19
	
	PORTA=0xFF;
    2dc2:	82 b9       	out	0x02, r24	; 2
	PORTB=0xFF;
    2dc4:	85 b9       	out	0x05, r24	; 5
	PORTC=0xFF;
    2dc6:	88 b9       	out	0x08, r24	; 8
	PORTD|=(0b10011111);
    2dc8:	9b b1       	in	r25, 0x0b	; 11
    2dca:	9f 69       	ori	r25, 0x9F	; 159
    2dcc:	9b b9       	out	0x0b, r25	; 11
	PORTE=0xFF;
    2dce:	8e b9       	out	0x0e, r24	; 14
	PORTF=0xFF;
    2dd0:	81 bb       	out	0x11, r24	; 17
	PORTG|=(0b00011111); // Port G Pins 7,8 and 6 not written
    2dd2:	84 b3       	in	r24, 0x14	; 20
    2dd4:	8f 61       	ori	r24, 0x1F	; 31
    2dd6:	84 bb       	out	0x14, r24	; 20
	
}
    2dd8:	08 95       	ret

00002dda <main_init>:



void main_init(){

	dashboard_state=DASHBOARD_STATE_STARTING;
    2dda:	10 92 a6 06 	sts	0x06A6, r1
	
	ports_init();
    2dde:	0e 94 d5 16 	call	0x2daa	; 0x2daa <ports_init>
	
	CANInit();
    2de2:	0e 94 a0 03 	call	0x740	; 0x740 <CANInit>

	#if HAS_50HZ|HAS_200HZ|HAS_50HZ
	Timer1_init(TMR1_PRESCALER,FALSE);
    2de6:	82 e0       	ldi	r24, 0x02	; 2
    2de8:	60 e0       	ldi	r22, 0x00	; 0
    2dea:	0e 94 c0 18 	call	0x3180	; 0x3180 <Timer1_init>
	#endif

	#if HAS_10HZ|HAS_5HZ|HAS_4HZ
	Timer3_init(TMR3_PRESCALER,FALSE);
    2dee:	83 e0       	ldi	r24, 0x03	; 3
    2df0:	60 e0       	ldi	r22, 0x00	; 0
    2df2:	0e 94 c5 18 	call	0x318a	; 0x318a <Timer3_init>
	#endif

	#if HAS_50HZ
	TIMER_Timer1_OCR1A_on();
    2df6:	0e 94 ca 18 	call	0x3194	; 0x3194 <TIMER_Timer1_OCR1A_on>
	#if HAS_200HZ
	TIMER_Timer1_OCR1C_on();
	#endif

	#if HAS_10HZ
	TIMER_Timer3_OCR3A_on();
    2dfa:	0e 94 fa 18 	call	0x31f4	; 0x31f4 <TIMER_Timer3_OCR3A_on>
	#endif

	#if HAS_BUZZER
	buzzer_init();
    2dfe:	0e 94 4c 03 	call	0x698	; 0x698 <buzzer_init>
	TIMER_Timer3_OCR3C_on();
    2e02:	0e 94 1a 19 	call	0x3234	; 0x3234 <TIMER_Timer3_OCR3C_on>
	#endif
	
	#if HAS_LEDS
	led_init();
    2e06:	0e 94 4e 15 	call	0x2a9c	; 0x2a9c <led_init>
	#endif
	
	#if HAS_BUTTONS
	button_init();
    2e0a:	0e 94 9f 02 	call	0x53e	; 0x53e <button_init>
	#endif
	
	#if HAS_DISPLAY
	display_init();
    2e0e:	0e 94 4f 13 	call	0x269e	; 0x269e <display_init>
	
	#if HAS_RADIO
	radio_init();
	#endif
	
	InitWDT();
    2e12:	0e 94 2a 19 	call	0x3254	; 0x3254 <InitWDT>
	
	EventAddEvent(EVENT_INIT);
    2e16:	80 e0       	ldi	r24, 0x00	; 0
    2e18:	0e 94 df 13 	call	0x27be	; 0x27be <EventAddEvent>
	
		
}
    2e1c:	08 95       	ret

00002e1e <radio_init>:
#include <stdint.h>
#include <avr/io.h>
#include "../includes/Radio.h"

void radio_init(void){
	RADIO_DDR|=1<<RADIO_PIN;
    2e1e:	52 9a       	sbi	0x0a, 2	; 10
	RADIO_PORT&=~(1<<RADIO_PIN);
    2e20:	5a 98       	cbi	0x0b, 2	; 11
}
    2e22:	08 95       	ret

00002e24 <radio_on>:

void radio_on(void){
	RADIO_PORT|=(1<<RADIO_PIN);
    2e24:	5a 9a       	sbi	0x0b, 2	; 11
}
    2e26:	08 95       	ret

00002e28 <radio_off>:

void radio_off(void){
	RADIO_PORT&=~(1<<RADIO_PIN);
    2e28:	5a 98       	cbi	0x0b, 2	; 11
}
    2e2a:	08 95       	ret

00002e2c <spi_init>:
//! @return == TRUE:  (always)
//!
//------------------------------------------------------------------------------
Bool spi_init (U8 config)
{
	Spi_init_ss();
    2e2c:	20 9a       	sbi	0x04, 0	; 4
	
    Spi_init_config(config);
    2e2e:	20 9a       	sbi	0x04, 0	; 4
    2e30:	94 b1       	in	r25, 0x04	; 4
    2e32:	96 60       	ori	r25, 0x06	; 6
    2e34:	94 b9       	out	0x04, r25	; 4
    2e36:	9c b5       	in	r25, 0x2c	; 44
    2e38:	90 7c       	andi	r25, 0xC0	; 192
    2e3a:	9c bd       	out	0x2c, r25	; 44
    2e3c:	9c b5       	in	r25, 0x2c	; 44
    2e3e:	8f 73       	andi	r24, 0x3F	; 63
    2e40:	89 2b       	or	r24, r25
    2e42:	8c bd       	out	0x2c, r24	; 44
    2e44:	8d b5       	in	r24, 0x2d	; 45
    2e46:	8d bd       	out	0x2d, r24	; 45
    Spi_enable();
    2e48:	8c b5       	in	r24, 0x2c	; 44
    2e4a:	80 64       	ori	r24, 0x40	; 64
    2e4c:	8c bd       	out	0x2c, r24	; 44
	
    return TRUE;
}
    2e4e:	81 e0       	ldi	r24, 0x01	; 1
    2e50:	08 95       	ret

00002e52 <spi_test_hit>:
//!         == FALSE: NO byte received
//!
//------------------------------------------------------------------------------
Bool spi_test_hit (void)
{
    return Spi_rx_ready();
    2e52:	8d b5       	in	r24, 0x2d	; 45
}
    2e54:	80 78       	andi	r24, 0x80	; 128
    2e56:	08 95       	ret

00002e58 <spi_putchar>:
//! @return  character sent.
//!
//------------------------------------------------------------------------------
U8 spi_putchar (U8 ch)
{
    Spi_send_byte(ch);
    2e58:	8e bd       	out	0x2e, r24	; 46
    Spi_wait_spif();
    2e5a:	0d b4       	in	r0, 0x2d	; 45
    2e5c:	07 fe       	sbrs	r0, 7
    2e5e:	fd cf       	rjmp	.-6      	; 0x2e5a <spi_putchar+0x2>
    return ch;
}
    2e60:	08 95       	ret

00002e62 <spi_getchar>:
//------------------------------------------------------------------------------
U8 spi_getchar (void)
{
    U8 ch;

    Spi_wait_spif();
    2e62:	0d b4       	in	r0, 0x2d	; 45
    2e64:	07 fe       	sbrs	r0, 7
    2e66:	fd cf       	rjmp	.-6      	; 0x2e62 <spi_getchar>
    ch = Spi_get_byte();
    2e68:	8e b5       	in	r24, 0x2e	; 46
    return ch;
}
    2e6a:	08 95       	ret

00002e6c <spi_transmit_master>:
//!
//------------------------------------------------------------------------------
void  spi_transmit_master(U8 ch)
{
    //-- Wait for transmission complete
    Spi_wait_eot();
    2e6c:	0d b4       	in	r0, 0x2d	; 45
    2e6e:	07 fe       	sbrs	r0, 7
    2e70:	fd cf       	rjmp	.-6      	; 0x2e6c <spi_transmit_master>
    
    //-- Start new transmission
    Spi_send_byte(ch);
    2e72:	8e bd       	out	0x2e, r24	; 46
}
    2e74:	08 95       	ret

00002e76 <__vector_20>:
//! @param  buffer:  buffer of length 2 with characters to send on the SPI
//!
//! @return  none
//!

static ISR(SPI_STC_vect){
    2e76:	1f 92       	push	r1
    2e78:	0f 92       	push	r0
    2e7a:	0f b6       	in	r0, 0x3f	; 63
    2e7c:	0f 92       	push	r0
    2e7e:	11 24       	eor	r1, r1
}
    2e80:	0f 90       	pop	r0
    2e82:	0f be       	out	0x3f, r0	; 63
    2e84:	0f 90       	pop	r0
    2e86:	1f 90       	pop	r1
    2e88:	18 95       	reti

00002e8a <startup_sequence>:
#include "../includes/MyCommon.h"
#include "../includes/Display.h"

uint8_t start_up_count=0;

void startup_sequence(void){
    2e8a:	cf 92       	push	r12
    2e8c:	ef 92       	push	r14
    2e8e:	0f 93       	push	r16
    2e90:	cf 93       	push	r28
			start_up_count++;
    2e92:	20 91 9a 06 	lds	r18, 0x069A
    2e96:	2f 5f       	subi	r18, 0xFF	; 255
    2e98:	20 93 9a 06 	sts	0x069A, r18
			
			if((start_up_count%6)==0){
    2e9c:	82 2f       	mov	r24, r18
    2e9e:	66 e0       	ldi	r22, 0x06	; 6
    2ea0:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    2ea4:	99 23       	and	r25, r25
    2ea6:	e9 f4       	brne	.+58     	; 0x2ee2 <startup_sequence+0x58>
				display_starting((start_up_count/6)*10);
    2ea8:	c6 e0       	ldi	r28, 0x06	; 6
    2eaa:	82 2f       	mov	r24, r18
    2eac:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    2eb0:	88 0f       	add	r24, r24
    2eb2:	98 2f       	mov	r25, r24
    2eb4:	99 0f       	add	r25, r25
    2eb6:	99 0f       	add	r25, r25
    2eb8:	89 0f       	add	r24, r25
    2eba:	0e 94 b5 13 	call	0x276a	; 0x276a <display_starting>
				led_percent_bar((start_up_count/6)*10);
    2ebe:	80 91 9a 06 	lds	r24, 0x069A
    2ec2:	6c 2f       	mov	r22, r28
    2ec4:	0e 94 40 19 	call	0x3280	; 0x3280 <__udivmodqi4>
    2ec8:	28 2f       	mov	r18, r24
    2eca:	30 e0       	ldi	r19, 0x00	; 0
    2ecc:	22 0f       	add	r18, r18
    2ece:	33 1f       	adc	r19, r19
    2ed0:	c9 01       	movw	r24, r18
    2ed2:	88 0f       	add	r24, r24
    2ed4:	99 1f       	adc	r25, r25
    2ed6:	88 0f       	add	r24, r24
    2ed8:	99 1f       	adc	r25, r25
    2eda:	82 0f       	add	r24, r18
    2edc:	93 1f       	adc	r25, r19
    2ede:	0e 94 a4 16 	call	0x2d48	; 0x2d48 <led_percent_bar>
			}
			
			if(start_up_count>=60){
    2ee2:	80 91 9a 06 	lds	r24, 0x069A
    2ee6:	8c 33       	cpi	r24, 0x3C	; 60
    2ee8:	80 f0       	brcs	.+32     	; 0x2f0a <startup_sequence+0x80>
				dashboard_state=DASHBOARD_STATE_RUNNING;
    2eea:	81 e0       	ldi	r24, 0x01	; 1
    2eec:	80 93 a6 06 	sts	0x06A6, r24
				selected_menu=DISPLAY_MENU_HOME;
    2ef0:	10 92 02 07 	sts	0x0702, r1
				display_update(selected_menu,0,0,0,0,0,0);
    2ef4:	80 e0       	ldi	r24, 0x00	; 0
    2ef6:	60 e0       	ldi	r22, 0x00	; 0
    2ef8:	40 e0       	ldi	r20, 0x00	; 0
    2efa:	20 e0       	ldi	r18, 0x00	; 0
    2efc:	00 e0       	ldi	r16, 0x00	; 0
    2efe:	ee 24       	eor	r14, r14
    2f00:	cc 24       	eor	r12, r12
    2f02:	0e 94 46 12 	call	0x248c	; 0x248c <display_update>
				//clear all leds
				led_clear_all();
    2f06:	0e 94 cc 15 	call	0x2b98	; 0x2b98 <led_clear_all>
			}
    2f0a:	cf 91       	pop	r28
    2f0c:	0f 91       	pop	r16
    2f0e:	ef 90       	pop	r14
    2f10:	cf 90       	pop	r12
    2f12:	08 95       	ret

00002f14 <__vector_16>:

/* +--------------------------------+ */
/* | Interrupt Service Routines		| */
/* +--------------------------------+ */

ISR(TIMER0_COMP_vect){
    2f14:	1f 92       	push	r1
    2f16:	0f 92       	push	r0
    2f18:	0f b6       	in	r0, 0x3f	; 63
    2f1a:	0f 92       	push	r0
    2f1c:	11 24       	eor	r1, r1
	return;
}
    2f1e:	0f 90       	pop	r0
    2f20:	0f be       	out	0x3f, r0	; 63
    2f22:	0f 90       	pop	r0
    2f24:	1f 90       	pop	r1
    2f26:	18 95       	reti

00002f28 <__vector_17>:

ISR(TIMER0_OVF_vect){
    2f28:	1f 92       	push	r1
    2f2a:	0f 92       	push	r0
    2f2c:	0f b6       	in	r0, 0x3f	; 63
    2f2e:	0f 92       	push	r0
    2f30:	11 24       	eor	r1, r1
	return;
}
    2f32:	0f 90       	pop	r0
    2f34:	0f be       	out	0x3f, r0	; 63
    2f36:	0f 90       	pop	r0
    2f38:	1f 90       	pop	r1
    2f3a:	18 95       	reti

00002f3c <__vector_12>:

ISR(TIMER1_COMPA_vect){
    2f3c:	1f 92       	push	r1
    2f3e:	0f 92       	push	r0
    2f40:	0f b6       	in	r0, 0x3f	; 63
    2f42:	0f 92       	push	r0
    2f44:	11 24       	eor	r1, r1
    2f46:	2f 93       	push	r18
    2f48:	3f 93       	push	r19
    2f4a:	4f 93       	push	r20
    2f4c:	5f 93       	push	r21
    2f4e:	6f 93       	push	r22
    2f50:	7f 93       	push	r23
    2f52:	8f 93       	push	r24
    2f54:	9f 93       	push	r25
    2f56:	af 93       	push	r26
    2f58:	bf 93       	push	r27
    2f5a:	ef 93       	push	r30
    2f5c:	ff 93       	push	r31
	OCR1A+=OCR1A_PERIOD_CNT;
    2f5e:	e8 e8       	ldi	r30, 0x88	; 136
    2f60:	f0 e0       	ldi	r31, 0x00	; 0
    2f62:	80 81       	ld	r24, Z
    2f64:	91 81       	ldd	r25, Z+1	; 0x01
    2f66:	80 5d       	subi	r24, 0xD0	; 208
    2f68:	9a 48       	sbci	r25, 0x8A	; 138
    2f6a:	91 83       	std	Z+1, r25	; 0x01
    2f6c:	80 83       	st	Z, r24
	EventAddEvent(EVENT_50HZ);
    2f6e:	81 e0       	ldi	r24, 0x01	; 1
    2f70:	0e 94 df 13 	call	0x27be	; 0x27be <EventAddEvent>
	return;
}
    2f74:	ff 91       	pop	r31
    2f76:	ef 91       	pop	r30
    2f78:	bf 91       	pop	r27
    2f7a:	af 91       	pop	r26
    2f7c:	9f 91       	pop	r25
    2f7e:	8f 91       	pop	r24
    2f80:	7f 91       	pop	r23
    2f82:	6f 91       	pop	r22
    2f84:	5f 91       	pop	r21
    2f86:	4f 91       	pop	r20
    2f88:	3f 91       	pop	r19
    2f8a:	2f 91       	pop	r18
    2f8c:	0f 90       	pop	r0
    2f8e:	0f be       	out	0x3f, r0	; 63
    2f90:	0f 90       	pop	r0
    2f92:	1f 90       	pop	r1
    2f94:	18 95       	reti

00002f96 <__vector_13>:

ISR(TIMER1_COMPB_vect){
    2f96:	1f 92       	push	r1
    2f98:	0f 92       	push	r0
    2f9a:	0f b6       	in	r0, 0x3f	; 63
    2f9c:	0f 92       	push	r0
    2f9e:	11 24       	eor	r1, r1
    2fa0:	2f 93       	push	r18
    2fa2:	3f 93       	push	r19
    2fa4:	4f 93       	push	r20
    2fa6:	5f 93       	push	r21
    2fa8:	6f 93       	push	r22
    2faa:	7f 93       	push	r23
    2fac:	8f 93       	push	r24
    2fae:	9f 93       	push	r25
    2fb0:	af 93       	push	r26
    2fb2:	bf 93       	push	r27
    2fb4:	ef 93       	push	r30
    2fb6:	ff 93       	push	r31
	OCR1B+=OCR1B_PERIOD_CNT;
    2fb8:	ea e8       	ldi	r30, 0x8A	; 138
    2fba:	f0 e0       	ldi	r31, 0x00	; 0
    2fbc:	80 81       	ld	r24, Z
    2fbe:	91 81       	ldd	r25, Z+1	; 0x01
    2fc0:	80 5a       	subi	r24, 0xA0	; 160
    2fc2:	95 41       	sbci	r25, 0x15	; 21
    2fc4:	91 83       	std	Z+1, r25	; 0x01
    2fc6:	80 83       	st	Z, r24
	EventAddEvent(EVENT_25HZ);
    2fc8:	82 e0       	ldi	r24, 0x02	; 2
    2fca:	0e 94 df 13 	call	0x27be	; 0x27be <EventAddEvent>
	return;
}
    2fce:	ff 91       	pop	r31
    2fd0:	ef 91       	pop	r30
    2fd2:	bf 91       	pop	r27
    2fd4:	af 91       	pop	r26
    2fd6:	9f 91       	pop	r25
    2fd8:	8f 91       	pop	r24
    2fda:	7f 91       	pop	r23
    2fdc:	6f 91       	pop	r22
    2fde:	5f 91       	pop	r21
    2fe0:	4f 91       	pop	r20
    2fe2:	3f 91       	pop	r19
    2fe4:	2f 91       	pop	r18
    2fe6:	0f 90       	pop	r0
    2fe8:	0f be       	out	0x3f, r0	; 63
    2fea:	0f 90       	pop	r0
    2fec:	1f 90       	pop	r1
    2fee:	18 95       	reti

00002ff0 <__vector_14>:

ISR(TIMER1_COMPC_vect){
    2ff0:	1f 92       	push	r1
    2ff2:	0f 92       	push	r0
    2ff4:	0f b6       	in	r0, 0x3f	; 63
    2ff6:	0f 92       	push	r0
    2ff8:	11 24       	eor	r1, r1
    2ffa:	2f 93       	push	r18
    2ffc:	3f 93       	push	r19
    2ffe:	4f 93       	push	r20
    3000:	5f 93       	push	r21
    3002:	6f 93       	push	r22
    3004:	7f 93       	push	r23
    3006:	8f 93       	push	r24
    3008:	9f 93       	push	r25
    300a:	af 93       	push	r26
    300c:	bf 93       	push	r27
    300e:	ef 93       	push	r30
    3010:	ff 93       	push	r31
	OCR1C+=OCR1C_PERIOD_CNT;
    3012:	ec e8       	ldi	r30, 0x8C	; 140
    3014:	f0 e0       	ldi	r31, 0x00	; 0
    3016:	80 81       	ld	r24, Z
    3018:	91 81       	ldd	r25, Z+1	; 0x01
    301a:	88 56       	subi	r24, 0x68	; 104
    301c:	95 4c       	sbci	r25, 0xC5	; 197
    301e:	91 83       	std	Z+1, r25	; 0x01
    3020:	80 83       	st	Z, r24
	EventAddEvent(EVENT_200HZ);
    3022:	83 e0       	ldi	r24, 0x03	; 3
    3024:	0e 94 df 13 	call	0x27be	; 0x27be <EventAddEvent>
	return;
}
    3028:	ff 91       	pop	r31
    302a:	ef 91       	pop	r30
    302c:	bf 91       	pop	r27
    302e:	af 91       	pop	r26
    3030:	9f 91       	pop	r25
    3032:	8f 91       	pop	r24
    3034:	7f 91       	pop	r23
    3036:	6f 91       	pop	r22
    3038:	5f 91       	pop	r21
    303a:	4f 91       	pop	r20
    303c:	3f 91       	pop	r19
    303e:	2f 91       	pop	r18
    3040:	0f 90       	pop	r0
    3042:	0f be       	out	0x3f, r0	; 63
    3044:	0f 90       	pop	r0
    3046:	1f 90       	pop	r1
    3048:	18 95       	reti

0000304a <__vector_28>:

ISR(TIMER3_COMPA_vect){
    304a:	1f 92       	push	r1
    304c:	0f 92       	push	r0
    304e:	0f b6       	in	r0, 0x3f	; 63
    3050:	0f 92       	push	r0
    3052:	11 24       	eor	r1, r1
    3054:	2f 93       	push	r18
    3056:	3f 93       	push	r19
    3058:	4f 93       	push	r20
    305a:	5f 93       	push	r21
    305c:	6f 93       	push	r22
    305e:	7f 93       	push	r23
    3060:	8f 93       	push	r24
    3062:	9f 93       	push	r25
    3064:	af 93       	push	r26
    3066:	bf 93       	push	r27
    3068:	ef 93       	push	r30
    306a:	ff 93       	push	r31
	OCR3A+=OCR3A_PERIOD_CNT;
    306c:	e8 e9       	ldi	r30, 0x98	; 152
    306e:	f0 e0       	ldi	r31, 0x00	; 0
    3070:	80 81       	ld	r24, Z
    3072:	91 81       	ldd	r25, Z+1	; 0x01
    3074:	80 59       	subi	r24, 0x90	; 144
    3076:	96 4b       	sbci	r25, 0xB6	; 182
    3078:	91 83       	std	Z+1, r25	; 0x01
    307a:	80 83       	st	Z, r24
	EventAddEvent(EVENT_10HZ);
    307c:	84 e0       	ldi	r24, 0x04	; 4
    307e:	0e 94 df 13 	call	0x27be	; 0x27be <EventAddEvent>
	return;
}
    3082:	ff 91       	pop	r31
    3084:	ef 91       	pop	r30
    3086:	bf 91       	pop	r27
    3088:	af 91       	pop	r26
    308a:	9f 91       	pop	r25
    308c:	8f 91       	pop	r24
    308e:	7f 91       	pop	r23
    3090:	6f 91       	pop	r22
    3092:	5f 91       	pop	r21
    3094:	4f 91       	pop	r20
    3096:	3f 91       	pop	r19
    3098:	2f 91       	pop	r18
    309a:	0f 90       	pop	r0
    309c:	0f be       	out	0x3f, r0	; 63
    309e:	0f 90       	pop	r0
    30a0:	1f 90       	pop	r1
    30a2:	18 95       	reti

000030a4 <__vector_29>:

ISR(TIMER3_COMPB_vect){
    30a4:	1f 92       	push	r1
    30a6:	0f 92       	push	r0
    30a8:	0f b6       	in	r0, 0x3f	; 63
    30aa:	0f 92       	push	r0
    30ac:	11 24       	eor	r1, r1
    30ae:	2f 93       	push	r18
    30b0:	3f 93       	push	r19
    30b2:	4f 93       	push	r20
    30b4:	5f 93       	push	r21
    30b6:	6f 93       	push	r22
    30b8:	7f 93       	push	r23
    30ba:	8f 93       	push	r24
    30bc:	9f 93       	push	r25
    30be:	af 93       	push	r26
    30c0:	bf 93       	push	r27
    30c2:	ef 93       	push	r30
    30c4:	ff 93       	push	r31
	OCR3B+=OCR3B_PERIOD_CNT;
    30c6:	ea e9       	ldi	r30, 0x9A	; 154
    30c8:	f0 e0       	ldi	r31, 0x00	; 0
    30ca:	80 81       	ld	r24, Z
    30cc:	91 81       	ldd	r25, Z+1	; 0x01
    30ce:	80 52       	subi	r24, 0x20	; 32
    30d0:	9d 46       	sbci	r25, 0x6D	; 109
    30d2:	91 83       	std	Z+1, r25	; 0x01
    30d4:	80 83       	st	Z, r24
	EventAddEvent(EVENT_5HZ);
    30d6:	85 e0       	ldi	r24, 0x05	; 5
    30d8:	0e 94 df 13 	call	0x27be	; 0x27be <EventAddEvent>
	return;
}
    30dc:	ff 91       	pop	r31
    30de:	ef 91       	pop	r30
    30e0:	bf 91       	pop	r27
    30e2:	af 91       	pop	r26
    30e4:	9f 91       	pop	r25
    30e6:	8f 91       	pop	r24
    30e8:	7f 91       	pop	r23
    30ea:	6f 91       	pop	r22
    30ec:	5f 91       	pop	r21
    30ee:	4f 91       	pop	r20
    30f0:	3f 91       	pop	r19
    30f2:	2f 91       	pop	r18
    30f4:	0f 90       	pop	r0
    30f6:	0f be       	out	0x3f, r0	; 63
    30f8:	0f 90       	pop	r0
    30fa:	1f 90       	pop	r1
    30fc:	18 95       	reti

000030fe <__vector_30>:

ISR(TIMER3_COMPC_vect){
    30fe:	1f 92       	push	r1
    3100:	0f 92       	push	r0
    3102:	0f b6       	in	r0, 0x3f	; 63
    3104:	0f 92       	push	r0
    3106:	11 24       	eor	r1, r1
    3108:	2f 93       	push	r18
    310a:	3f 93       	push	r19
    310c:	4f 93       	push	r20
    310e:	5f 93       	push	r21
    3110:	6f 93       	push	r22
    3112:	7f 93       	push	r23
    3114:	8f 93       	push	r24
    3116:	9f 93       	push	r25
    3118:	af 93       	push	r26
    311a:	bf 93       	push	r27
    311c:	ef 93       	push	r30
    311e:	ff 93       	push	r31
	OCR3C+=OCR3C_PERIOD_CNT;
    3120:	ec e9       	ldi	r30, 0x9C	; 156
    3122:	f0 e0       	ldi	r31, 0x00	; 0
    3124:	80 81       	ld	r24, Z
    3126:	91 81       	ldd	r25, Z+1	; 0x01
    3128:	80 59       	subi	r24, 0x90	; 144
    312a:	9c 4e       	sbci	r25, 0xEC	; 236
    312c:	91 83       	std	Z+1, r25	; 0x01
    312e:	80 83       	st	Z, r24
	EventAddEvent(EVENT_4HZ);
    3130:	86 e0       	ldi	r24, 0x06	; 6
    3132:	0e 94 df 13 	call	0x27be	; 0x27be <EventAddEvent>
	return;
}
    3136:	ff 91       	pop	r31
    3138:	ef 91       	pop	r30
    313a:	bf 91       	pop	r27
    313c:	af 91       	pop	r26
    313e:	9f 91       	pop	r25
    3140:	8f 91       	pop	r24
    3142:	7f 91       	pop	r23
    3144:	6f 91       	pop	r22
    3146:	5f 91       	pop	r21
    3148:	4f 91       	pop	r20
    314a:	3f 91       	pop	r19
    314c:	2f 91       	pop	r18
    314e:	0f 90       	pop	r0
    3150:	0f be       	out	0x3f, r0	; 63
    3152:	0f 90       	pop	r0
    3154:	1f 90       	pop	r1
    3156:	18 95       	reti

00003158 <__vector_15>:

ISR(TIMER1_OVF_vect){}
    3158:	1f 92       	push	r1
    315a:	0f 92       	push	r0
    315c:	0f b6       	in	r0, 0x3f	; 63
    315e:	0f 92       	push	r0
    3160:	11 24       	eor	r1, r1
    3162:	0f 90       	pop	r0
    3164:	0f be       	out	0x3f, r0	; 63
    3166:	0f 90       	pop	r0
    3168:	1f 90       	pop	r1
    316a:	18 95       	reti

0000316c <__vector_31>:

ISR(TIMER3_OVF_vect){}
    316c:	1f 92       	push	r1
    316e:	0f 92       	push	r0
    3170:	0f b6       	in	r0, 0x3f	; 63
    3172:	0f 92       	push	r0
    3174:	11 24       	eor	r1, r1
    3176:	0f 90       	pop	r0
    3178:	0f be       	out	0x3f, r0	; 63
    317a:	0f 90       	pop	r0
    317c:	1f 90       	pop	r1
    317e:	18 95       	reti

00003180 <Timer1_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR1B = prescaler;
    3180:	80 93 81 00 	sts	0x0081, r24
	
	TIMSK1 = (interruptOverflow<<TOIE1);
    3184:	60 93 6f 00 	sts	0x006F, r22
}
    3188:	08 95       	ret

0000318a <Timer3_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR3B = prescaler;
    318a:	80 93 91 00 	sts	0x0091, r24

	
	TIMSK3 = (interruptOverflow<<TOIE3);
    318e:	60 93 71 00 	sts	0x0071, r22
}
    3192:	08 95       	ret

00003194 <TIMER_Timer1_OCR1A_on>:

void TIMER_Timer1_OCR1A_on(void){
	OCR1A = TCNT1 + OCR1A_PERIOD_CNT;
    3194:	80 91 84 00 	lds	r24, 0x0084
    3198:	90 91 85 00 	lds	r25, 0x0085
    319c:	80 5d       	subi	r24, 0xD0	; 208
    319e:	9a 48       	sbci	r25, 0x8A	; 138
    31a0:	90 93 89 00 	sts	0x0089, r25
    31a4:	80 93 88 00 	sts	0x0088, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1A);
    31a8:	ef e6       	ldi	r30, 0x6F	; 111
    31aa:	f0 e0       	ldi	r31, 0x00	; 0
    31ac:	80 81       	ld	r24, Z
    31ae:	82 60       	ori	r24, 0x02	; 2
    31b0:	80 83       	st	Z, r24
}
    31b2:	08 95       	ret

000031b4 <TIMER_Timer1_OCR1B_on>:

void TIMER_Timer1_OCR1B_on(void){
	OCR1B = TCNT1 + OCR1B_PERIOD_CNT;
    31b4:	80 91 84 00 	lds	r24, 0x0084
    31b8:	90 91 85 00 	lds	r25, 0x0085
    31bc:	80 5a       	subi	r24, 0xA0	; 160
    31be:	95 41       	sbci	r25, 0x15	; 21
    31c0:	90 93 8b 00 	sts	0x008B, r25
    31c4:	80 93 8a 00 	sts	0x008A, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1B);
    31c8:	ef e6       	ldi	r30, 0x6F	; 111
    31ca:	f0 e0       	ldi	r31, 0x00	; 0
    31cc:	80 81       	ld	r24, Z
    31ce:	84 60       	ori	r24, 0x04	; 4
    31d0:	80 83       	st	Z, r24
}
    31d2:	08 95       	ret

000031d4 <TIMER_Timer1_OCR1C_on>:

void TIMER_Timer1_OCR1C_on(void){
	OCR1C = TCNT1 + OCR1C_PERIOD_CNT;
    31d4:	80 91 84 00 	lds	r24, 0x0084
    31d8:	90 91 85 00 	lds	r25, 0x0085
    31dc:	88 56       	subi	r24, 0x68	; 104
    31de:	95 4c       	sbci	r25, 0xC5	; 197
    31e0:	90 93 8d 00 	sts	0x008D, r25
    31e4:	80 93 8c 00 	sts	0x008C, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1C);
    31e8:	ef e6       	ldi	r30, 0x6F	; 111
    31ea:	f0 e0       	ldi	r31, 0x00	; 0
    31ec:	80 81       	ld	r24, Z
    31ee:	88 60       	ori	r24, 0x08	; 8
    31f0:	80 83       	st	Z, r24
}
    31f2:	08 95       	ret

000031f4 <TIMER_Timer3_OCR3A_on>:

void TIMER_Timer3_OCR3A_on(void){
	OCR3A = TCNT3 + OCR3A_PERIOD_CNT;
    31f4:	80 91 94 00 	lds	r24, 0x0094
    31f8:	90 91 95 00 	lds	r25, 0x0095
    31fc:	80 59       	subi	r24, 0x90	; 144
    31fe:	96 4b       	sbci	r25, 0xB6	; 182
    3200:	90 93 99 00 	sts	0x0099, r25
    3204:	80 93 98 00 	sts	0x0098, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3A);
    3208:	e1 e7       	ldi	r30, 0x71	; 113
    320a:	f0 e0       	ldi	r31, 0x00	; 0
    320c:	80 81       	ld	r24, Z
    320e:	82 60       	ori	r24, 0x02	; 2
    3210:	80 83       	st	Z, r24
}
    3212:	08 95       	ret

00003214 <TIMER_Timer3_OCR3B_on>:

void TIMER_Timer3_OCR3B_on(void){
	OCR3B = TCNT3 + OCR3B_PERIOD_CNT;
    3214:	80 91 94 00 	lds	r24, 0x0094
    3218:	90 91 95 00 	lds	r25, 0x0095
    321c:	80 52       	subi	r24, 0x20	; 32
    321e:	9d 46       	sbci	r25, 0x6D	; 109
    3220:	90 93 9b 00 	sts	0x009B, r25
    3224:	80 93 9a 00 	sts	0x009A, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3B);
    3228:	e1 e7       	ldi	r30, 0x71	; 113
    322a:	f0 e0       	ldi	r31, 0x00	; 0
    322c:	80 81       	ld	r24, Z
    322e:	84 60       	ori	r24, 0x04	; 4
    3230:	80 83       	st	Z, r24
}
    3232:	08 95       	ret

00003234 <TIMER_Timer3_OCR3C_on>:

void TIMER_Timer3_OCR3C_on(void){
	OCR3C = TCNT3 + OCR3C_PERIOD_CNT;
    3234:	80 91 94 00 	lds	r24, 0x0094
    3238:	90 91 95 00 	lds	r25, 0x0095
    323c:	80 59       	subi	r24, 0x90	; 144
    323e:	9c 4e       	sbci	r25, 0xEC	; 236
    3240:	90 93 9d 00 	sts	0x009D, r25
    3244:	80 93 9c 00 	sts	0x009C, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3C);
    3248:	e1 e7       	ldi	r30, 0x71	; 113
    324a:	f0 e0       	ldi	r31, 0x00	; 0
    324c:	80 81       	ld	r24, Z
    324e:	88 60       	ori	r24, 0x08	; 8
    3250:	80 83       	st	Z, r24
}
    3252:	08 95       	ret

00003254 <InitWDT>:
 */ 

#include "../includes/WatchDog.h"

void InitWDT(void){
	wdt_enable(WDTO_120MS);
    3254:	2b e0       	ldi	r18, 0x0B	; 11
    3256:	88 e1       	ldi	r24, 0x18	; 24
    3258:	90 e0       	ldi	r25, 0x00	; 0
    325a:	0f b6       	in	r0, 0x3f	; 63
    325c:	f8 94       	cli
    325e:	a8 95       	wdr
    3260:	80 93 60 00 	sts	0x0060, r24
    3264:	0f be       	out	0x3f, r0	; 63
    3266:	20 93 60 00 	sts	0x0060, r18
}
    326a:	08 95       	ret

0000326c <CheckWDT>:

Bool CheckWDT(void){
	if(MCUSR&(1<<WDRF)){
    326c:	04 b6       	in	r0, 0x34	; 52
    326e:	03 fe       	sbrs	r0, 3
    3270:	06 c0       	rjmp	.+12     	; 0x327e <CheckWDT+0x12>
		MCUSR&=~(1<<WDRF);
    3272:	84 b7       	in	r24, 0x34	; 52
    3274:	87 7f       	andi	r24, 0xF7	; 247
    3276:	84 bf       	out	0x34, r24	; 52
		AddError(ERROR_WDT);
    3278:	80 e1       	ldi	r24, 0x10	; 16
    327a:	0e 94 cc 13 	call	0x2798	; 0x2798 <AddError>
	}
}
    327e:	08 95       	ret

00003280 <__udivmodqi4>:
    3280:	99 1b       	sub	r25, r25
    3282:	79 e0       	ldi	r23, 0x09	; 9
    3284:	04 c0       	rjmp	.+8      	; 0x328e <__udivmodqi4_ep>

00003286 <__udivmodqi4_loop>:
    3286:	99 1f       	adc	r25, r25
    3288:	96 17       	cp	r25, r22
    328a:	08 f0       	brcs	.+2      	; 0x328e <__udivmodqi4_ep>
    328c:	96 1b       	sub	r25, r22

0000328e <__udivmodqi4_ep>:
    328e:	88 1f       	adc	r24, r24
    3290:	7a 95       	dec	r23
    3292:	c9 f7       	brne	.-14     	; 0x3286 <__udivmodqi4_loop>
    3294:	80 95       	com	r24
    3296:	08 95       	ret

00003298 <__divmodhi4>:
    3298:	97 fb       	bst	r25, 7
    329a:	09 2e       	mov	r0, r25
    329c:	07 26       	eor	r0, r23
    329e:	0a d0       	rcall	.+20     	; 0x32b4 <__divmodhi4_neg1>
    32a0:	77 fd       	sbrc	r23, 7
    32a2:	04 d0       	rcall	.+8      	; 0x32ac <__divmodhi4_neg2>
    32a4:	0c d0       	rcall	.+24     	; 0x32be <__udivmodhi4>
    32a6:	06 d0       	rcall	.+12     	; 0x32b4 <__divmodhi4_neg1>
    32a8:	00 20       	and	r0, r0
    32aa:	1a f4       	brpl	.+6      	; 0x32b2 <__divmodhi4_exit>

000032ac <__divmodhi4_neg2>:
    32ac:	70 95       	com	r23
    32ae:	61 95       	neg	r22
    32b0:	7f 4f       	sbci	r23, 0xFF	; 255

000032b2 <__divmodhi4_exit>:
    32b2:	08 95       	ret

000032b4 <__divmodhi4_neg1>:
    32b4:	f6 f7       	brtc	.-4      	; 0x32b2 <__divmodhi4_exit>
    32b6:	90 95       	com	r25
    32b8:	81 95       	neg	r24
    32ba:	9f 4f       	sbci	r25, 0xFF	; 255
    32bc:	08 95       	ret

000032be <__udivmodhi4>:
    32be:	aa 1b       	sub	r26, r26
    32c0:	bb 1b       	sub	r27, r27
    32c2:	51 e1       	ldi	r21, 0x11	; 17
    32c4:	07 c0       	rjmp	.+14     	; 0x32d4 <__udivmodhi4_ep>

000032c6 <__udivmodhi4_loop>:
    32c6:	aa 1f       	adc	r26, r26
    32c8:	bb 1f       	adc	r27, r27
    32ca:	a6 17       	cp	r26, r22
    32cc:	b7 07       	cpc	r27, r23
    32ce:	10 f0       	brcs	.+4      	; 0x32d4 <__udivmodhi4_ep>
    32d0:	a6 1b       	sub	r26, r22
    32d2:	b7 0b       	sbc	r27, r23

000032d4 <__udivmodhi4_ep>:
    32d4:	88 1f       	adc	r24, r24
    32d6:	99 1f       	adc	r25, r25
    32d8:	5a 95       	dec	r21
    32da:	a9 f7       	brne	.-22     	; 0x32c6 <__udivmodhi4_loop>
    32dc:	80 95       	com	r24
    32de:	90 95       	com	r25
    32e0:	bc 01       	movw	r22, r24
    32e2:	cd 01       	movw	r24, r26
    32e4:	08 95       	ret

000032e6 <_exit>:
    32e6:	f8 94       	cli

000032e8 <__stop_program>:
    32e8:	ff cf       	rjmp	.-2      	; 0x32e8 <__stop_program>
