Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Nov 29 19:19:18 2020
| Host         : S0ck3tSlash running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (7)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (7)
---------------------
 There are 7 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.329        0.000                      0                  342        0.086        0.000                      0                  342        4.500        0.000                       0                   147  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               1.329        0.000                      0                  342        0.086        0.000                      0                  342        4.500        0.000                       0                   147  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        1.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 gameFsmInstance/FSM_sequential_M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/M_score_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.678ns  (logic 3.590ns (41.370%)  route 5.088ns (58.630%))
  Logic Levels:           15  (CARRY4=3 LUT2=3 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.560     5.144    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  gameFsmInstance/FSM_sequential_M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  gameFsmInstance/FSM_sequential_M_state_q_reg[2]/Q
                         net (fo=34, routed)          0.710     6.372    gameFsmInstance/alumod/comp/Q[2]
    SLICE_X56Y52         LUT4 (Prop_lut4_I0_O)        0.124     6.496 r  gameFsmInstance/alumod/comp/M_button_presses_before_timer_q[2]_i_3/O
                         net (fo=4, routed)           0.332     6.828    gameFsmInstance/alumod/comp/FSM_sequential_M_state_q_reg[2]
    SLICE_X56Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.952 r  gameFsmInstance/alumod/comp/cmp0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.952    gameFsmInstance/alumod/comp/cmp0_carry_i_2_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.410 f  gameFsmInstance/alumod/comp/cmp0_carry/CO[1]
                         net (fo=2, routed)           0.445     7.855    gameFsmInstance/alumod/comp/data0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.332     8.187 r  gameFsmInstance/alumod/comp/M_score_q[0]_i_3/O
                         net (fo=2, routed)           0.338     8.524    gameFsmInstance/alumod/comp/M_score_q[0]_i_3_n_0
    SLICE_X56Y53         LUT2 (Prop_lut2_I0_O)        0.124     8.648 f  gameFsmInstance/alumod/comp/M_first_digit_q[3]_i_3/O
                         net (fo=10, routed)          0.386     9.034    gameFsmInstance/alumod/comp/M_first_digit_q[3]_i_3_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I1_O)        0.124     9.158 r  gameFsmInstance/alumod/comp/cmp0_carry_i_8/O
                         net (fo=1, routed)           0.493     9.651    gameFsmInstance/alumod/comp/cmp0_carry_i_8_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I1_O)        0.124     9.775 r  gameFsmInstance/alumod/comp/cmp0_carry_i_5/O
                         net (fo=3, routed)           0.710    10.485    gameFsmInstance/alumod/add/DI[1]
    SLICE_X59Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.609 r  gameFsmInstance/alumod/add/M_first_digit_q[3]_i_12/O
                         net (fo=1, routed)           0.000    10.609    gameFsmInstance/alumod/comp/S[1]
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.007 r  gameFsmInstance/alumod/comp/M_first_digit_q_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.007    gameFsmInstance/alumod/comp/M_first_digit_q_reg[3]_i_5_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.278 f  gameFsmInstance/alumod/comp/M_first_digit_q_reg[3]_i_16/CO[0]
                         net (fo=1, routed)           0.704    11.982    gameFsmInstance/alumod/comp/sum_00_in[4]
    SLICE_X55Y51         LUT2 (Prop_lut2_I0_O)        0.373    12.355 f  gameFsmInstance/alumod/comp/M_first_digit_q[3]_i_15/O
                         net (fo=2, routed)           0.337    12.692    gameFsmInstance/alumod_n_7
    SLICE_X56Y52         LUT5 (Prop_lut5_I0_O)        0.124    12.816 f  gameFsmInstance/M_score_q[0]_i_9/O
                         net (fo=1, routed)           0.162    12.978    gameFsmInstance/M_score_q[0]_i_9_n_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I5_O)        0.124    13.102 f  gameFsmInstance/M_score_q[0]_i_5/O
                         net (fo=1, routed)           0.310    13.412    gameFsmInstance/M_score_q[0]_i_5_n_0
    SLICE_X54Y52         LUT6 (Prop_lut6_I5_O)        0.124    13.536 r  gameFsmInstance/M_score_q[0]_i_2/O
                         net (fo=1, routed)           0.162    13.698    gameFsmInstance/alumod/comp/M_score_q_reg[0]
    SLICE_X54Y52         LUT6 (Prop_lut6_I0_O)        0.124    13.822 r  gameFsmInstance/alumod/comp/M_score_q[0]_i_1/O
                         net (fo=1, routed)           0.000    13.822    gameFsmInstance/alumod_n_8
    SLICE_X54Y52         FDRE                                         r  gameFsmInstance/M_score_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.443    14.847    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X54Y52         FDRE                                         r  gameFsmInstance/M_score_q_reg[0]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X54Y52         FDRE (Setup_fdre_C_D)        0.081    15.151    gameFsmInstance/M_score_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -13.822    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 gameFsmInstance/FSM_sequential_M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/M_first_digit_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.754ns  (logic 2.954ns (38.098%)  route 4.800ns (61.902%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.560     5.144    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  gameFsmInstance/FSM_sequential_M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  gameFsmInstance/FSM_sequential_M_state_q_reg[2]/Q
                         net (fo=34, routed)          0.710     6.372    gameFsmInstance/alumod/comp/Q[2]
    SLICE_X56Y52         LUT4 (Prop_lut4_I0_O)        0.124     6.496 r  gameFsmInstance/alumod/comp/M_button_presses_before_timer_q[2]_i_3/O
                         net (fo=4, routed)           0.332     6.828    gameFsmInstance/alumod/comp/FSM_sequential_M_state_q_reg[2]
    SLICE_X56Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.952 r  gameFsmInstance/alumod/comp/cmp0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.952    gameFsmInstance/alumod/comp/cmp0_carry_i_2_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.410 f  gameFsmInstance/alumod/comp/cmp0_carry/CO[1]
                         net (fo=2, routed)           0.445     7.855    gameFsmInstance/alumod/comp/data0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.332     8.187 r  gameFsmInstance/alumod/comp/M_score_q[0]_i_3/O
                         net (fo=2, routed)           0.338     8.524    gameFsmInstance/alumod/comp/M_score_q[0]_i_3_n_0
    SLICE_X56Y53         LUT2 (Prop_lut2_I0_O)        0.124     8.648 f  gameFsmInstance/alumod/comp/M_first_digit_q[3]_i_3/O
                         net (fo=10, routed)          0.386     9.034    gameFsmInstance/alumod/comp/M_first_digit_q[3]_i_3_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I1_O)        0.124     9.158 r  gameFsmInstance/alumod/comp/cmp0_carry_i_8/O
                         net (fo=1, routed)           0.493     9.651    gameFsmInstance/alumod/comp/cmp0_carry_i_8_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I1_O)        0.124     9.775 r  gameFsmInstance/alumod/comp/cmp0_carry_i_5/O
                         net (fo=3, routed)           0.710    10.485    gameFsmInstance/alumod/add/DI[1]
    SLICE_X59Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.609 r  gameFsmInstance/alumod/add/M_first_digit_q[3]_i_12/O
                         net (fo=1, routed)           0.000    10.609    gameFsmInstance/alumod/comp/S[1]
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.857 r  gameFsmInstance/alumod/comp/M_first_digit_q_reg[3]_i_5/O[2]
                         net (fo=3, routed)           0.947    11.804    gameFsmInstance/sum_00_in[2]
    SLICE_X54Y52         LUT4 (Prop_lut4_I0_O)        0.326    12.130 f  gameFsmInstance/M_first_digit_q[2]_i_3/O
                         net (fo=1, routed)           0.440    12.570    gameFsmInstance/M_first_digit_q[2]_i_3_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I3_O)        0.328    12.898 r  gameFsmInstance/M_first_digit_q[2]_i_1/O
                         net (fo=1, routed)           0.000    12.898    gameFsmInstance/M_first_digit_q[2]_i_1_n_0
    SLICE_X57Y51         FDRE                                         r  gameFsmInstance/M_first_digit_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.444    14.848    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X57Y51         FDRE                                         r  gameFsmInstance/M_first_digit_q_reg[2]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X57Y51         FDRE (Setup_fdre_C_D)        0.031    15.118    gameFsmInstance/M_first_digit_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -12.898    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.975ns  (required time - arrival time)
  Source:                 gameFsmInstance/FSM_sequential_M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/M_first_digit_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 2.710ns (38.828%)  route 4.270ns (61.172%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.560     5.144    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  gameFsmInstance/FSM_sequential_M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  gameFsmInstance/FSM_sequential_M_state_q_reg[2]/Q
                         net (fo=34, routed)          0.710     6.372    gameFsmInstance/alumod/comp/Q[2]
    SLICE_X56Y52         LUT4 (Prop_lut4_I0_O)        0.124     6.496 r  gameFsmInstance/alumod/comp/M_button_presses_before_timer_q[2]_i_3/O
                         net (fo=4, routed)           0.332     6.828    gameFsmInstance/alumod/comp/FSM_sequential_M_state_q_reg[2]
    SLICE_X56Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.952 r  gameFsmInstance/alumod/comp/cmp0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.952    gameFsmInstance/alumod/comp/cmp0_carry_i_2_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.410 f  gameFsmInstance/alumod/comp/cmp0_carry/CO[1]
                         net (fo=2, routed)           0.445     7.855    gameFsmInstance/alumod/comp/data0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.332     8.187 r  gameFsmInstance/alumod/comp/M_score_q[0]_i_3/O
                         net (fo=2, routed)           0.338     8.524    gameFsmInstance/alumod/comp/M_score_q[0]_i_3_n_0
    SLICE_X56Y53         LUT2 (Prop_lut2_I0_O)        0.124     8.648 f  gameFsmInstance/alumod/comp/M_first_digit_q[3]_i_3/O
                         net (fo=10, routed)          0.386     9.034    gameFsmInstance/alumod/comp/M_first_digit_q[3]_i_3_n_0
    SLICE_X54Y53         LUT2 (Prop_lut2_I1_O)        0.124     9.158 r  gameFsmInstance/alumod/comp/cmp0_carry_i_8/O
                         net (fo=1, routed)           0.493     9.651    gameFsmInstance/alumod/comp/cmp0_carry_i_8_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I1_O)        0.124     9.775 r  gameFsmInstance/alumod/comp/cmp0_carry_i_5/O
                         net (fo=3, routed)           0.710    10.485    gameFsmInstance/alumod/add/DI[1]
    SLICE_X59Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.609 r  gameFsmInstance/alumod/add/M_first_digit_q[3]_i_12/O
                         net (fo=1, routed)           0.000    10.609    gameFsmInstance/alumod/comp/S[1]
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.961 r  gameFsmInstance/alumod/comp/M_first_digit_q_reg[3]_i_5/O[3]
                         net (fo=3, routed)           0.856    11.818    gameFsmInstance/sum_00_in[3]
    SLICE_X55Y50         LUT6 (Prop_lut6_I4_O)        0.306    12.124 r  gameFsmInstance/M_first_digit_q[3]_i_2/O
                         net (fo=1, routed)           0.000    12.124    gameFsmInstance/M_first_digit_q[3]_i_2_n_0
    SLICE_X55Y50         FDRE                                         r  gameFsmInstance/M_first_digit_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.443    14.847    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  gameFsmInstance/M_first_digit_q_reg[3]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X55Y50         FDRE (Setup_fdre_C_D)        0.029    15.099    gameFsmInstance/M_first_digit_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -12.124    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             3.427ns  (required time - arrival time)
  Source:                 gameFsmInstance/FSM_sequential_M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/M_first_digit_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.530ns  (logic 2.598ns (39.788%)  route 3.932ns (60.212%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.560     5.144    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  gameFsmInstance/FSM_sequential_M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  gameFsmInstance/FSM_sequential_M_state_q_reg[2]/Q
                         net (fo=34, routed)          0.710     6.372    gameFsmInstance/alumod/comp/Q[2]
    SLICE_X56Y52         LUT4 (Prop_lut4_I0_O)        0.124     6.496 r  gameFsmInstance/alumod/comp/M_button_presses_before_timer_q[2]_i_3/O
                         net (fo=4, routed)           0.332     6.828    gameFsmInstance/alumod/comp/FSM_sequential_M_state_q_reg[2]
    SLICE_X56Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.952 r  gameFsmInstance/alumod/comp/cmp0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.952    gameFsmInstance/alumod/comp/cmp0_carry_i_2_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.410 r  gameFsmInstance/alumod/comp/cmp0_carry/CO[1]
                         net (fo=2, routed)           0.445     7.855    gameFsmInstance/alumod/comp/data0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.332     8.187 f  gameFsmInstance/alumod/comp/M_score_q[0]_i_3/O
                         net (fo=2, routed)           0.338     8.524    gameFsmInstance/alumod/comp/M_score_q[0]_i_3_n_0
    SLICE_X56Y53         LUT2 (Prop_lut2_I0_O)        0.124     8.648 r  gameFsmInstance/alumod/comp/M_first_digit_q[3]_i_3/O
                         net (fo=10, routed)          0.569     9.218    gameFsmInstance/alumod/comp/M_first_digit_q[3]_i_3_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I1_O)        0.124     9.342 r  gameFsmInstance/alumod/comp/cmp0_carry_i_6/O
                         net (fo=2, routed)           0.537     9.879    gameFsmInstance/alumod/comp/cmp0_carry_i_6_n_0
    SLICE_X59Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.003 r  gameFsmInstance/alumod/comp/M_first_digit_q[3]_i_14/O
                         net (fo=1, routed)           0.000    10.003    gameFsmInstance/alumod/comp/M_first_digit_q[3]_i_14_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.250 r  gameFsmInstance/alumod/comp/M_first_digit_q_reg[3]_i_5/O[0]
                         net (fo=2, routed)           0.559    10.809    gameFsmInstance/alumod/comp/sum_00_in[0]
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.299    11.108 r  gameFsmInstance/alumod/comp/M_first_digit_q[0]_i_2/O
                         net (fo=1, routed)           0.442    11.550    gameFsmInstance/alumod/comp/M_first_digit_q[0]_i_2_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I0_O)        0.124    11.674 r  gameFsmInstance/alumod/comp/M_first_digit_q[0]_i_1/O
                         net (fo=1, routed)           0.000    11.674    gameFsmInstance/alumod_n_5
    SLICE_X55Y50         FDRE                                         r  gameFsmInstance/M_first_digit_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.443    14.847    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  gameFsmInstance/M_first_digit_q_reg[0]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X55Y50         FDRE (Setup_fdre_C_D)        0.031    15.101    gameFsmInstance/M_first_digit_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -11.674    
  -------------------------------------------------------------------
                         slack                                  3.427    

Slack (MET) :             3.704ns  (required time - arrival time)
  Source:                 gameFsmInstance/FSM_sequential_M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/M_first_digit_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.269ns  (logic 2.655ns (42.348%)  route 3.614ns (57.652%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.560     5.144    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  gameFsmInstance/FSM_sequential_M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  gameFsmInstance/FSM_sequential_M_state_q_reg[2]/Q
                         net (fo=34, routed)          0.710     6.372    gameFsmInstance/alumod/comp/Q[2]
    SLICE_X56Y52         LUT4 (Prop_lut4_I0_O)        0.124     6.496 r  gameFsmInstance/alumod/comp/M_button_presses_before_timer_q[2]_i_3/O
                         net (fo=4, routed)           0.332     6.828    gameFsmInstance/alumod/comp/FSM_sequential_M_state_q_reg[2]
    SLICE_X56Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.952 r  gameFsmInstance/alumod/comp/cmp0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.952    gameFsmInstance/alumod/comp/cmp0_carry_i_2_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.410 r  gameFsmInstance/alumod/comp/cmp0_carry/CO[1]
                         net (fo=2, routed)           0.445     7.855    gameFsmInstance/alumod/comp/data0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.332     8.187 f  gameFsmInstance/alumod/comp/M_score_q[0]_i_3/O
                         net (fo=2, routed)           0.338     8.524    gameFsmInstance/alumod/comp/M_score_q[0]_i_3_n_0
    SLICE_X56Y53         LUT2 (Prop_lut2_I0_O)        0.124     8.648 r  gameFsmInstance/alumod/comp/M_first_digit_q[3]_i_3/O
                         net (fo=10, routed)          0.569     9.218    gameFsmInstance/alumod/comp/M_first_digit_q[3]_i_3_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I1_O)        0.124     9.342 r  gameFsmInstance/alumod/comp/cmp0_carry_i_6/O
                         net (fo=2, routed)           0.537     9.879    gameFsmInstance/alumod/comp/cmp0_carry_i_6_n_0
    SLICE_X59Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.003 r  gameFsmInstance/alumod/comp/M_first_digit_q[3]_i_14/O
                         net (fo=1, routed)           0.000    10.003    gameFsmInstance/alumod/comp/M_first_digit_q[3]_i_14_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.427 r  gameFsmInstance/alumod/comp/M_first_digit_q_reg[3]_i_5/O[1]
                         net (fo=2, routed)           0.684    11.110    gameFsmInstance/sum_00_in[1]
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.303    11.413 r  gameFsmInstance/M_first_digit_q[1]_i_1/O
                         net (fo=1, routed)           0.000    11.413    gameFsmInstance/M_first_digit_q[1]_i_1_n_0
    SLICE_X57Y51         FDRE                                         r  gameFsmInstance/M_first_digit_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.444    14.848    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X57Y51         FDRE                                         r  gameFsmInstance/M_first_digit_q_reg[1]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X57Y51         FDRE (Setup_fdre_C_D)        0.031    15.118    gameFsmInstance/M_first_digit_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -11.413    
  -------------------------------------------------------------------
                         slack                                  3.704    

Slack (MET) :             4.374ns  (required time - arrival time)
  Source:                 gameFsmInstance/M_store_test_cases_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/M_store_test_cases_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 1.090ns (21.964%)  route 3.873ns (78.036%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.625     5.209    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X58Y53         FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.419     5.628 f  gameFsmInstance/M_store_test_cases_q_reg[0]/Q
                         net (fo=8, routed)           0.879     6.507    gameFsmInstance/M_store_test_cases_q_reg_n_0_[0]
    SLICE_X56Y55         LUT4 (Prop_lut4_I1_O)        0.299     6.806 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_9/O
                         net (fo=1, routed)           0.282     7.088    gameFsmInstance/FSM_sequential_M_state_q[3]_i_9_n_0
    SLICE_X56Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.212 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_8/O
                         net (fo=1, routed)           0.438     7.650    gameFsmInstance/FSM_sequential_M_state_q[3]_i_8_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I5_O)        0.124     7.774 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_5/O
                         net (fo=4, routed)           1.016     8.791    gameFsmInstance/FSM_sequential_M_state_q[3]_i_5_n_0
    SLICE_X55Y53         LUT4 (Prop_lut4_I0_O)        0.124     8.915 r  gameFsmInstance/M_store_test_cases_q[15]_i_1/O
                         net (fo=13, routed)          1.257    10.172    gameFsmInstance/M_store_test_cases_q[15]_i_1_n_0
    SLICE_X56Y55         FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.443    14.847    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X56Y55         FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[10]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X56Y55         FDRE (Setup_fdre_C_R)       -0.524    14.546    gameFsmInstance/M_store_test_cases_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  4.374    

Slack (MET) :             4.374ns  (required time - arrival time)
  Source:                 gameFsmInstance/M_store_test_cases_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/M_store_test_cases_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 1.090ns (21.964%)  route 3.873ns (78.036%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.625     5.209    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X58Y53         FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.419     5.628 f  gameFsmInstance/M_store_test_cases_q_reg[0]/Q
                         net (fo=8, routed)           0.879     6.507    gameFsmInstance/M_store_test_cases_q_reg_n_0_[0]
    SLICE_X56Y55         LUT4 (Prop_lut4_I1_O)        0.299     6.806 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_9/O
                         net (fo=1, routed)           0.282     7.088    gameFsmInstance/FSM_sequential_M_state_q[3]_i_9_n_0
    SLICE_X56Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.212 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_8/O
                         net (fo=1, routed)           0.438     7.650    gameFsmInstance/FSM_sequential_M_state_q[3]_i_8_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I5_O)        0.124     7.774 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_5/O
                         net (fo=4, routed)           1.016     8.791    gameFsmInstance/FSM_sequential_M_state_q[3]_i_5_n_0
    SLICE_X55Y53         LUT4 (Prop_lut4_I0_O)        0.124     8.915 r  gameFsmInstance/M_store_test_cases_q[15]_i_1/O
                         net (fo=13, routed)          1.257    10.172    gameFsmInstance/M_store_test_cases_q[15]_i_1_n_0
    SLICE_X56Y55         FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.443    14.847    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X56Y55         FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[13]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X56Y55         FDRE (Setup_fdre_C_R)       -0.524    14.546    gameFsmInstance/M_store_test_cases_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  4.374    

Slack (MET) :             4.374ns  (required time - arrival time)
  Source:                 gameFsmInstance/M_store_test_cases_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/M_store_test_cases_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 1.090ns (21.964%)  route 3.873ns (78.036%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.625     5.209    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X58Y53         FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.419     5.628 f  gameFsmInstance/M_store_test_cases_q_reg[0]/Q
                         net (fo=8, routed)           0.879     6.507    gameFsmInstance/M_store_test_cases_q_reg_n_0_[0]
    SLICE_X56Y55         LUT4 (Prop_lut4_I1_O)        0.299     6.806 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_9/O
                         net (fo=1, routed)           0.282     7.088    gameFsmInstance/FSM_sequential_M_state_q[3]_i_9_n_0
    SLICE_X56Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.212 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_8/O
                         net (fo=1, routed)           0.438     7.650    gameFsmInstance/FSM_sequential_M_state_q[3]_i_8_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I5_O)        0.124     7.774 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_5/O
                         net (fo=4, routed)           1.016     8.791    gameFsmInstance/FSM_sequential_M_state_q[3]_i_5_n_0
    SLICE_X55Y53         LUT4 (Prop_lut4_I0_O)        0.124     8.915 r  gameFsmInstance/M_store_test_cases_q[15]_i_1/O
                         net (fo=13, routed)          1.257    10.172    gameFsmInstance/M_store_test_cases_q[15]_i_1_n_0
    SLICE_X56Y55         FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.443    14.847    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X56Y55         FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[6]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X56Y55         FDRE (Setup_fdre_C_R)       -0.524    14.546    gameFsmInstance/M_store_test_cases_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  4.374    

Slack (MET) :             4.374ns  (required time - arrival time)
  Source:                 gameFsmInstance/M_store_test_cases_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/M_store_test_cases_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 1.090ns (21.964%)  route 3.873ns (78.036%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.625     5.209    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X58Y53         FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.419     5.628 f  gameFsmInstance/M_store_test_cases_q_reg[0]/Q
                         net (fo=8, routed)           0.879     6.507    gameFsmInstance/M_store_test_cases_q_reg_n_0_[0]
    SLICE_X56Y55         LUT4 (Prop_lut4_I1_O)        0.299     6.806 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_9/O
                         net (fo=1, routed)           0.282     7.088    gameFsmInstance/FSM_sequential_M_state_q[3]_i_9_n_0
    SLICE_X56Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.212 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_8/O
                         net (fo=1, routed)           0.438     7.650    gameFsmInstance/FSM_sequential_M_state_q[3]_i_8_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I5_O)        0.124     7.774 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_5/O
                         net (fo=4, routed)           1.016     8.791    gameFsmInstance/FSM_sequential_M_state_q[3]_i_5_n_0
    SLICE_X55Y53         LUT4 (Prop_lut4_I0_O)        0.124     8.915 r  gameFsmInstance/M_store_test_cases_q[15]_i_1/O
                         net (fo=13, routed)          1.257    10.172    gameFsmInstance/M_store_test_cases_q[15]_i_1_n_0
    SLICE_X56Y55         FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.443    14.847    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X56Y55         FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[9]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X56Y55         FDRE (Setup_fdre_C_R)       -0.524    14.546    gameFsmInstance/M_store_test_cases_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  4.374    

Slack (MET) :             4.768ns  (required time - arrival time)
  Source:                 gameFsmInstance/M_store_test_cases_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/M_store_test_cases_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 1.090ns (23.379%)  route 3.572ns (76.621%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.625     5.209    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X58Y53         FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.419     5.628 f  gameFsmInstance/M_store_test_cases_q_reg[0]/Q
                         net (fo=8, routed)           0.879     6.507    gameFsmInstance/M_store_test_cases_q_reg_n_0_[0]
    SLICE_X56Y55         LUT4 (Prop_lut4_I1_O)        0.299     6.806 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_9/O
                         net (fo=1, routed)           0.282     7.088    gameFsmInstance/FSM_sequential_M_state_q[3]_i_9_n_0
    SLICE_X56Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.212 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_8/O
                         net (fo=1, routed)           0.438     7.650    gameFsmInstance/FSM_sequential_M_state_q[3]_i_8_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I5_O)        0.124     7.774 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_5/O
                         net (fo=4, routed)           1.016     8.791    gameFsmInstance/FSM_sequential_M_state_q[3]_i_5_n_0
    SLICE_X55Y53         LUT4 (Prop_lut4_I0_O)        0.124     8.915 r  gameFsmInstance/M_store_test_cases_q[15]_i_1/O
                         net (fo=13, routed)          0.956     9.871    gameFsmInstance/M_store_test_cases_q[15]_i_1_n_0
    SLICE_X55Y55         FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.442    14.846    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X55Y55         FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[11]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X55Y55         FDRE (Setup_fdre_C_R)       -0.429    14.640    gameFsmInstance/M_store_test_cases_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                  4.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.595     1.539    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[22]/Q
                         net (fo=1, routed)           0.114     1.817    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg_n_0_[22]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.973 r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[20]_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.027 r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.027    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[24]_i_1_n_7
    SLICE_X60Y50         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.863     2.052    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[24]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.941    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.386ns (77.035%)  route 0.115ns (22.965%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.595     1.539    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[22]/Q
                         net (fo=1, routed)           0.114     1.817    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg_n_0_[22]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.973 r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[20]_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.040 r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.040    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[24]_i_1_n_5
    SLICE_X60Y50         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.863     2.052    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[26]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.941    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 b1_press_cond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.596     1.540    b1_press_cond/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  b1_press_cond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  b1_press_cond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.801    b1_press_cond/M_ctr_q_reg[3]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  b1_press_cond/M_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.962    b1_press_cond/M_ctr_q_reg[0]_i_3_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.016 r  b1_press_cond/M_ctr_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.016    b1_press_cond/M_ctr_q_reg[4]_i_1_n_7
    SLICE_X63Y50         FDRE                                         r  b1_press_cond/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.864     2.054    b1_press_cond/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  b1_press_cond/M_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    b1_press_cond/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 b1_press_cond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.596     1.540    b1_press_cond/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  b1_press_cond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  b1_press_cond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.801    b1_press_cond/M_ctr_q_reg[3]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  b1_press_cond/M_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.962    b1_press_cond/M_ctr_q_reg[0]_i_3_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.027 r  b1_press_cond/M_ctr_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.027    b1_press_cond/M_ctr_q_reg[4]_i_1_n_5
    SLICE_X63Y50         FDRE                                         r  b1_press_cond/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.864     2.054    b1_press_cond/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  b1_press_cond/M_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    b1_press_cond/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.409ns (78.043%)  route 0.115ns (21.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.595     1.539    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[22]/Q
                         net (fo=1, routed)           0.114     1.817    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg_n_0_[22]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.973 r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[20]_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.063 r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.063    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[24]_i_1_n_6
    SLICE_X60Y50         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.863     2.052    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[25]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.941    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.411ns (78.126%)  route 0.115ns (21.874%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.595     1.539    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[22]/Q
                         net (fo=1, routed)           0.114     1.817    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg_n_0_[22]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.973 r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[20]_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.065 r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.065    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[24]_i_1_n_4
    SLICE_X60Y50         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.863     2.052    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[27]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.941    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.413ns (78.209%)  route 0.115ns (21.791%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.595     1.539    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[22]/Q
                         net (fo=1, routed)           0.114     1.817    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg_n_0_[22]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.973 r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[20]_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.014 r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.014    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[24]_i_1_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.067 r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.067    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[28]_i_1_n_7
    SLICE_X60Y51         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.863     2.052    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X60Y51         FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[28]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.134     1.941    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 b1_press_cond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.596     1.540    b1_press_cond/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  b1_press_cond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  b1_press_cond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.801    b1_press_cond/M_ctr_q_reg[3]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  b1_press_cond/M_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.962    b1_press_cond/M_ctr_q_reg[0]_i_3_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.052 r  b1_press_cond/M_ctr_q_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.052    b1_press_cond/M_ctr_q_reg[4]_i_1_n_6
    SLICE_X63Y50         FDRE                                         r  b1_press_cond/M_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.864     2.054    b1_press_cond/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  b1_press_cond/M_ctr_q_reg[5]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    b1_press_cond/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 b1_press_cond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.596     1.540    b1_press_cond/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  b1_press_cond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  b1_press_cond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.801    b1_press_cond/M_ctr_q_reg[3]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  b1_press_cond/M_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.962    b1_press_cond/M_ctr_q_reg[0]_i_3_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.052 r  b1_press_cond/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.052    b1_press_cond/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X63Y50         FDRE                                         r  b1_press_cond/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.864     2.054    b1_press_cond/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  b1_press_cond/M_ctr_q_reg[7]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    b1_press_cond/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 b1_press_cond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.596     1.540    b1_press_cond/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  b1_press_cond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  b1_press_cond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.801    b1_press_cond/M_ctr_q_reg[3]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  b1_press_cond/M_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.962    b1_press_cond/M_ctr_q_reg[0]_i_3_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.001 r  b1_press_cond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.001    b1_press_cond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.055 r  b1_press_cond/M_ctr_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.055    b1_press_cond/M_ctr_q_reg[8]_i_1_n_7
    SLICE_X63Y51         FDRE                                         r  b1_press_cond/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.864     2.054    b1_press_cond/clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  b1_press_cond/M_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y51         FDRE (Hold_fdre_C_D)         0.105     1.914    b1_press_cond/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y49   b1_press_cond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y51   b1_press_cond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y51   b1_press_cond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y52   b1_press_cond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y52   b1_press_cond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y52   b1_press_cond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y52   b1_press_cond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y53   b1_press_cond/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y53   b1_press_cond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49   b1_press_cond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49   b1_press_cond/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49   b1_press_cond/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49   b1_press_cond/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y54   b3_press_cond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y56   b3_press_cond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y56   b3_press_cond/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y54   b3_press_cond/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y54   b3_press_cond/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y54   b3_press_cond/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49   b1_press_cond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y53   b1_press_cond/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y53   b1_press_cond/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y53   b1_press_cond/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y53   b1_press_cond/M_ctr_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49   b1_press_cond/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49   b1_press_cond/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49   b1_press_cond/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y54   b1_press_cond/sync/M_pipe_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y54   b1_press_cond/sync/M_pipe_q_reg[1]/C



