<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/comp_dsu.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/comp_dsu.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="comp__dsu_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00044"></a>00044 <span class="preprocessor">#ifndef _SAMR21_DSU_COMPONENT_</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span><span class="preprocessor">#define _SAMR21_DSU_COMPONENT_</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span>
<a name="l00047"></a>00047 <span class="comment">/* ========================================================================== */</span>
<a name="l00049"></a>00049 <span class="comment">/* ========================================================================== */</span>
<a name="l00052"></a>00052 
<a name="l00053"></a>00053 <span class="preprocessor">#define DSU_U2209</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span><span class="preprocessor">#define REV_DSU                     0x200</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span>
<a name="l00056"></a>00056 <span class="comment">/* -------- DSU_CTRL : (DSU Offset: 0x0000) ( /W  8) Control -------- */</span>
<a name="l00057"></a>00057 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00058"></a><a class="code" href="union_d_s_u___c_t_r_l___type.html">00058</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00059"></a>00059     <span class="keyword">struct </span>{
<a name="l00060"></a><a class="code" href="union_d_s_u___c_t_r_l___type.html#a73a94d5d5c3dc5b218c6bc1e4bc6165d">00060</a>         uint8_t  SWRST:1;          
<a name="l00061"></a><a class="code" href="union_d_s_u___c_t_r_l___type.html#a97980a8d19e1c87006e54c0a0d30972e">00061</a>         uint8_t  :1;               
<a name="l00062"></a><a class="code" href="union_d_s_u___c_t_r_l___type.html#a9a351c7d3ed4db72fe199f29441b24e4">00062</a>         uint8_t  CRC:1;            
<a name="l00063"></a><a class="code" href="union_d_s_u___c_t_r_l___type.html#a0b11d4226d2417422ef909e10ed17bc9">00063</a>         uint8_t  MBIST:1;          
<a name="l00064"></a><a class="code" href="union_d_s_u___c_t_r_l___type.html#a197b7e23186112885542ca537e8083ba">00064</a>         uint8_t  CE:1;             
<a name="l00065"></a><a class="code" href="union_d_s_u___c_t_r_l___type.html#aa9101a767b137142f96f342663dd7bab">00065</a>         uint8_t  :3;               
<a name="l00066"></a>00066     } bit;                       
<a name="l00067"></a><a class="code" href="union_d_s_u___c_t_r_l___type.html#aead0ceef9a72bc2e2e07d865be80b89c">00067</a>     uint8_t <a class="code" href="union_d_s_u___c_t_r_l___type.html#aead0ceef9a72bc2e2e07d865be80b89c">reg</a>;                 
<a name="l00068"></a>00068 } <a class="code" href="union_d_s_u___c_t_r_l___type.html">DSU_CTRL_Type</a>;
<a name="l00069"></a>00069 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00070"></a>00070 
<a name="l00071"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga16d35bf197958eb309724f1d0fd8e842">00071</a> <span class="preprocessor">#define DSU_CTRL_OFFSET             0x0000       </span>
<a name="l00072"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga2d27ac9a8ec8798ed407281b387c2fd0">00072</a> <span class="preprocessor">#define DSU_CTRL_RESETVALUE         0x00ul       </span>
<a name="l00074"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga2d08bbc3f34f53bc95415ac1c3d2ae72">00074</a> <span class="preprocessor">#define DSU_CTRL_SWRST_Pos          0            </span>
<a name="l00075"></a>00075 <span class="preprocessor">#define DSU_CTRL_SWRST              (0x1ul &lt;&lt; DSU_CTRL_SWRST_Pos)</span>
<a name="l00076"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga3f42a18f629eccf5698c46d591b827bc">00076</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_CTRL_CRC_Pos            2            </span>
<a name="l00077"></a>00077 <span class="preprocessor">#define DSU_CTRL_CRC                (0x1ul &lt;&lt; DSU_CTRL_CRC_Pos)</span>
<a name="l00078"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gae2f8bb8c8fde9739e8e15e76b5a052fc">00078</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_CTRL_MBIST_Pos          3            </span>
<a name="l00079"></a>00079 <span class="preprocessor">#define DSU_CTRL_MBIST              (0x1ul &lt;&lt; DSU_CTRL_MBIST_Pos)</span>
<a name="l00080"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gaef5ca1fd2f78e579bae1661fb54ccae7">00080</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_CTRL_CE_Pos             4            </span>
<a name="l00081"></a>00081 <span class="preprocessor">#define DSU_CTRL_CE                 (0x1ul &lt;&lt; DSU_CTRL_CE_Pos)</span>
<a name="l00082"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gad7cc167d8a8791942e3149bd93278134">00082</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_CTRL_MASK               0x1Dul       </span>
<a name="l00084"></a>00084 <span class="preprocessor"></span><span class="comment">/* -------- DSU_STATUSA : (DSU Offset: 0x0001) (R/W  8) Status A -------- */</span>
<a name="l00085"></a>00085 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00086"></a><a class="code" href="union_d_s_u___s_t_a_t_u_s_a___type.html">00086</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00087"></a>00087     <span class="keyword">struct </span>{
<a name="l00088"></a><a class="code" href="union_d_s_u___s_t_a_t_u_s_a___type.html#aff619e1a118784b3e8600a50128db18c">00088</a>         uint8_t  DONE:1;           
<a name="l00089"></a><a class="code" href="union_d_s_u___s_t_a_t_u_s_a___type.html#aa8f9dffc31935fc4537884bf167786df">00089</a>         uint8_t  CRSTEXT:1;        
<a name="l00090"></a><a class="code" href="union_d_s_u___s_t_a_t_u_s_a___type.html#a23415dfa2ba81d7e98774bd358c40db8">00090</a>         uint8_t  BERR:1;           
<a name="l00091"></a><a class="code" href="union_d_s_u___s_t_a_t_u_s_a___type.html#aba8f270d5cf8d7fee472b5888bea81b8">00091</a>         uint8_t  FAIL:1;           
<a name="l00092"></a><a class="code" href="union_d_s_u___s_t_a_t_u_s_a___type.html#a8fefe4470a39f6ef4547a501dbf028b0">00092</a>         uint8_t  PERR:1;           
<a name="l00093"></a><a class="code" href="union_d_s_u___s_t_a_t_u_s_a___type.html#ad940916414d8eba905957b05b8900090">00093</a>         uint8_t  :3;               
<a name="l00094"></a>00094     } bit;                       
<a name="l00095"></a><a class="code" href="union_d_s_u___s_t_a_t_u_s_a___type.html#a6c012a1306fb8f409347e5a8a333998a">00095</a>     uint8_t <a class="code" href="union_d_s_u___s_t_a_t_u_s_a___type.html#a6c012a1306fb8f409347e5a8a333998a">reg</a>;                 
<a name="l00096"></a>00096 } <a class="code" href="union_d_s_u___s_t_a_t_u_s_a___type.html">DSU_STATUSA_Type</a>;
<a name="l00097"></a>00097 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00098"></a>00098 
<a name="l00099"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga5bbcb19f47173c3bdee8ce58b612eac0">00099</a> <span class="preprocessor">#define DSU_STATUSA_OFFSET          0x0001       </span>
<a name="l00100"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga39ce3f6cadacf2ea11a0e8ab5d6bcd4b">00100</a> <span class="preprocessor">#define DSU_STATUSA_RESETVALUE      0x00ul       </span>
<a name="l00102"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga608007c6aa3ae0221483e370d9ca999b">00102</a> <span class="preprocessor">#define DSU_STATUSA_DONE_Pos        0            </span>
<a name="l00103"></a>00103 <span class="preprocessor">#define DSU_STATUSA_DONE            (0x1ul &lt;&lt; DSU_STATUSA_DONE_Pos)</span>
<a name="l00104"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gab5c6d644e1ec7f67cf2a9ad97a5262a2">00104</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_STATUSA_CRSTEXT_Pos     1            </span>
<a name="l00105"></a>00105 <span class="preprocessor">#define DSU_STATUSA_CRSTEXT         (0x1ul &lt;&lt; DSU_STATUSA_CRSTEXT_Pos)</span>
<a name="l00106"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gafa02b78e838184c6f5a895f0f16c213a">00106</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_STATUSA_BERR_Pos        2            </span>
<a name="l00107"></a>00107 <span class="preprocessor">#define DSU_STATUSA_BERR            (0x1ul &lt;&lt; DSU_STATUSA_BERR_Pos)</span>
<a name="l00108"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga379cd81ca596d64fff4cdf4cd0642e9d">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_STATUSA_FAIL_Pos        3            </span>
<a name="l00109"></a>00109 <span class="preprocessor">#define DSU_STATUSA_FAIL            (0x1ul &lt;&lt; DSU_STATUSA_FAIL_Pos)</span>
<a name="l00110"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga2d5f7f64db290d822709d358b9d8baf6">00110</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_STATUSA_PERR_Pos        4            </span>
<a name="l00111"></a>00111 <span class="preprocessor">#define DSU_STATUSA_PERR            (0x1ul &lt;&lt; DSU_STATUSA_PERR_Pos)</span>
<a name="l00112"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga054a84324fddaaecb1b58f35c2314bc7">00112</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_STATUSA_MASK            0x1Ful       </span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="comment">/* -------- DSU_STATUSB : (DSU Offset: 0x0002) (R/   8) Status B -------- */</span>
<a name="l00115"></a>00115 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00116"></a><a class="code" href="union_d_s_u___s_t_a_t_u_s_b___type.html">00116</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00117"></a>00117     <span class="keyword">struct </span>{
<a name="l00118"></a><a class="code" href="union_d_s_u___s_t_a_t_u_s_b___type.html#a9db72198105203a1f2a2408e0cea70d9">00118</a>         uint8_t  PROT:1;           
<a name="l00119"></a><a class="code" href="union_d_s_u___s_t_a_t_u_s_b___type.html#aad7ae489397e242eeaa42e11e32654ec">00119</a>         uint8_t  DBGPRES:1;        
<a name="l00120"></a><a class="code" href="union_d_s_u___s_t_a_t_u_s_b___type.html#ad3344aa28fed34c08fe7c730282fb40d">00120</a>         uint8_t  DCCD0:1;          
<a name="l00121"></a><a class="code" href="union_d_s_u___s_t_a_t_u_s_b___type.html#a3d465bfe936ba897bb74af320f5cc41a">00121</a>         uint8_t  DCCD1:1;          
<a name="l00122"></a><a class="code" href="union_d_s_u___s_t_a_t_u_s_b___type.html#a8d1bbe448ed8ffb57221323c43f585c3">00122</a>         uint8_t  HPE:1;            
<a name="l00123"></a><a class="code" href="union_d_s_u___s_t_a_t_u_s_b___type.html#a204d4c32c3f4708b2e7747717d1645f2">00123</a>         uint8_t  :3;               
<a name="l00124"></a>00124     } bit;                       
<a name="l00125"></a>00125     <span class="keyword">struct </span>{
<a name="l00126"></a>00126         uint8_t  :2;               
<a name="l00127"></a><a class="code" href="union_d_s_u___s_t_a_t_u_s_b___type.html#a952de07a52a1d8d6e928126ebcbc6d7b">00127</a>         uint8_t  DCCD:2;           
<a name="l00128"></a><a class="code" href="union_d_s_u___s_t_a_t_u_s_b___type.html#a7639bdd3ca46a925307b2b86e0066999">00128</a>         uint8_t  :4;               
<a name="l00129"></a>00129     } vec;                       
<a name="l00130"></a><a class="code" href="union_d_s_u___s_t_a_t_u_s_b___type.html#aa96f9c8c3695cc1a4535a02983201946">00130</a>     uint8_t <a class="code" href="union_d_s_u___s_t_a_t_u_s_b___type.html#aa96f9c8c3695cc1a4535a02983201946">reg</a>;                 
<a name="l00131"></a>00131 } <a class="code" href="union_d_s_u___s_t_a_t_u_s_b___type.html">DSU_STATUSB_Type</a>;
<a name="l00132"></a>00132 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00133"></a>00133 
<a name="l00134"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga6633a1098b38470e1cefd46795f0cf93">00134</a> <span class="preprocessor">#define DSU_STATUSB_OFFSET          0x0002       </span>
<a name="l00135"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gaef2faaac59541260b63b58569da04dee">00135</a> <span class="preprocessor">#define DSU_STATUSB_RESETVALUE      0x10ul       </span>
<a name="l00137"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gacd0a6b404b8ba52afe784b653e1b4ee7">00137</a> <span class="preprocessor">#define DSU_STATUSB_PROT_Pos        0            </span>
<a name="l00138"></a>00138 <span class="preprocessor">#define DSU_STATUSB_PROT            (0x1ul &lt;&lt; DSU_STATUSB_PROT_Pos)</span>
<a name="l00139"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga36bd47009661963b8c71c9dc4cb62ecb">00139</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_STATUSB_DBGPRES_Pos     1            </span>
<a name="l00140"></a>00140 <span class="preprocessor">#define DSU_STATUSB_DBGPRES         (0x1ul &lt;&lt; DSU_STATUSB_DBGPRES_Pos)</span>
<a name="l00141"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gadc27fc361eacd9fdd30cad6459bdc7c4">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_STATUSB_DCCD0_Pos       2            </span>
<a name="l00142"></a>00142 <span class="preprocessor">#define DSU_STATUSB_DCCD0           (1 &lt;&lt; DSU_STATUSB_DCCD0_Pos)</span>
<a name="l00143"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga43c23fdfaa496f809db2e9b7d0bea8a9">00143</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_STATUSB_DCCD1_Pos       3            </span>
<a name="l00144"></a>00144 <span class="preprocessor">#define DSU_STATUSB_DCCD1           (1 &lt;&lt; DSU_STATUSB_DCCD1_Pos)</span>
<a name="l00145"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga93a180646ddd3ecc99793ef1b5bde5aa">00145</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_STATUSB_DCCD_Pos        2            </span>
<a name="l00146"></a>00146 <span class="preprocessor">#define DSU_STATUSB_DCCD_Msk        (0x3ul &lt;&lt; DSU_STATUSB_DCCD_Pos)</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="preprocessor">#define DSU_STATUSB_DCCD(value)     (DSU_STATUSB_DCCD_Msk &amp; ((value) &lt;&lt; DSU_STATUSB_DCCD_Pos))</span>
<a name="l00148"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga99433528b614cd9294b33c828a1a5003">00148</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_STATUSB_HPE_Pos         4            </span>
<a name="l00149"></a>00149 <span class="preprocessor">#define DSU_STATUSB_HPE             (0x1ul &lt;&lt; DSU_STATUSB_HPE_Pos)</span>
<a name="l00150"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga81d42e65d6d856087a32f89cd8ebcc23">00150</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_STATUSB_MASK            0x1Ful       </span>
<a name="l00152"></a>00152 <span class="preprocessor"></span><span class="comment">/* -------- DSU_ADDR : (DSU Offset: 0x0004) (R/W 32) Address -------- */</span>
<a name="l00153"></a>00153 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00154"></a><a class="code" href="union_d_s_u___a_d_d_r___type.html">00154</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00155"></a>00155     <span class="keyword">struct </span>{
<a name="l00156"></a><a class="code" href="union_d_s_u___a_d_d_r___type.html#a2291cd2026bf9c9071a749560e500169">00156</a>         uint32_t :2;               
<a name="l00157"></a><a class="code" href="union_d_s_u___a_d_d_r___type.html#af80527c464042fc13266915c73e62ef4">00157</a>         uint32_t ADDR:30;          
<a name="l00158"></a>00158     } bit;                       
<a name="l00159"></a><a class="code" href="union_d_s_u___a_d_d_r___type.html#a21c57af42627a2ac52a4e1599582c241">00159</a>     uint32_t <a class="code" href="union_d_s_u___a_d_d_r___type.html#a21c57af42627a2ac52a4e1599582c241">reg</a>;                
<a name="l00160"></a>00160 } <a class="code" href="union_d_s_u___a_d_d_r___type.html">DSU_ADDR_Type</a>;
<a name="l00161"></a>00161 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00162"></a>00162 
<a name="l00163"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gabf4bde31f974267a5be16e838fb4c385">00163</a> <span class="preprocessor">#define DSU_ADDR_OFFSET             0x0004       </span>
<a name="l00164"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga20348917b1dead19b4cf118c7470c2e4">00164</a> <span class="preprocessor">#define DSU_ADDR_RESETVALUE         0x00000000ul </span>
<a name="l00166"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga028619d29a30f3abc4ff67ce0797952c">00166</a> <span class="preprocessor">#define DSU_ADDR_ADDR_Pos           2            </span>
<a name="l00167"></a>00167 <span class="preprocessor">#define DSU_ADDR_ADDR_Msk           (0x3FFFFFFFul &lt;&lt; DSU_ADDR_ADDR_Pos)</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="preprocessor">#define DSU_ADDR_ADDR(value)        (DSU_ADDR_ADDR_Msk &amp; ((value) &lt;&lt; DSU_ADDR_ADDR_Pos))</span>
<a name="l00169"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gadfb5c4d624bfbe3736315ad712fc3238">00169</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_ADDR_MASK               0xFFFFFFFCul </span>
<a name="l00171"></a>00171 <span class="preprocessor"></span><span class="comment">/* -------- DSU_LENGTH : (DSU Offset: 0x0008) (R/W 32) Length -------- */</span>
<a name="l00172"></a>00172 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00173"></a><a class="code" href="union_d_s_u___l_e_n_g_t_h___type.html">00173</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00174"></a>00174     <span class="keyword">struct </span>{
<a name="l00175"></a><a class="code" href="union_d_s_u___l_e_n_g_t_h___type.html#a470b7f7a7c53103929dfeb355678b0a2">00175</a>         uint32_t :2;               
<a name="l00176"></a><a class="code" href="union_d_s_u___l_e_n_g_t_h___type.html#adadf43167c8c012916cd60e1916a93f3">00176</a>         uint32_t LENGTH:30;        
<a name="l00177"></a>00177     } bit;                       
<a name="l00178"></a><a class="code" href="union_d_s_u___l_e_n_g_t_h___type.html#a6c1bdd63165dd29edf1dc8a4d775cffb">00178</a>     uint32_t <a class="code" href="union_d_s_u___l_e_n_g_t_h___type.html#a6c1bdd63165dd29edf1dc8a4d775cffb">reg</a>;                
<a name="l00179"></a>00179 } <a class="code" href="union_d_s_u___l_e_n_g_t_h___type.html">DSU_LENGTH_Type</a>;
<a name="l00180"></a>00180 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00181"></a>00181 
<a name="l00182"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gaa51326ede30d0596a90a8758846527b9">00182</a> <span class="preprocessor">#define DSU_LENGTH_OFFSET           0x0008       </span>
<a name="l00183"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga055ab4dd190617fd309ed8db03c185ac">00183</a> <span class="preprocessor">#define DSU_LENGTH_RESETVALUE       0x00000000ul </span>
<a name="l00185"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga6aa7babac0719eb769c08ca1a945aa57">00185</a> <span class="preprocessor">#define DSU_LENGTH_LENGTH_Pos       2            </span>
<a name="l00186"></a>00186 <span class="preprocessor">#define DSU_LENGTH_LENGTH_Msk       (0x3FFFFFFFul &lt;&lt; DSU_LENGTH_LENGTH_Pos)</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#define DSU_LENGTH_LENGTH(value)    (DSU_LENGTH_LENGTH_Msk &amp; ((value) &lt;&lt; DSU_LENGTH_LENGTH_Pos))</span>
<a name="l00188"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga1bdb22215616287bf9f8ee6b97e7f803">00188</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_LENGTH_MASK             0xFFFFFFFCul </span>
<a name="l00190"></a>00190 <span class="preprocessor"></span><span class="comment">/* -------- DSU_DATA : (DSU Offset: 0x000C) (R/W 32) Data -------- */</span>
<a name="l00191"></a>00191 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00192"></a><a class="code" href="union_d_s_u___d_a_t_a___type.html">00192</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00193"></a>00193     <span class="keyword">struct </span>{
<a name="l00194"></a><a class="code" href="union_d_s_u___d_a_t_a___type.html#a0793b4370bb1175b9222fa2ec65667b7">00194</a>         uint32_t DATA:32;          
<a name="l00195"></a>00195     } bit;                       
<a name="l00196"></a><a class="code" href="union_d_s_u___d_a_t_a___type.html#a951faee0c32af5210e62a071cc0afe96">00196</a>     uint32_t <a class="code" href="union_d_s_u___d_a_t_a___type.html#a951faee0c32af5210e62a071cc0afe96">reg</a>;                
<a name="l00197"></a>00197 } <a class="code" href="union_d_s_u___d_a_t_a___type.html">DSU_DATA_Type</a>;
<a name="l00198"></a>00198 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00199"></a>00199 
<a name="l00200"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga723e04c18648c402a75cce7e93de351a">00200</a> <span class="preprocessor">#define DSU_DATA_OFFSET             0x000C       </span>
<a name="l00201"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga3a9b805b6870ba197f179b0c6cc366ab">00201</a> <span class="preprocessor">#define DSU_DATA_RESETVALUE         0x00000000ul </span>
<a name="l00203"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga035409bf73a654618f87c65e2742bc35">00203</a> <span class="preprocessor">#define DSU_DATA_DATA_Pos           0            </span>
<a name="l00204"></a>00204 <span class="preprocessor">#define DSU_DATA_DATA_Msk           (0xFFFFFFFFul &lt;&lt; DSU_DATA_DATA_Pos)</span>
<a name="l00205"></a>00205 <span class="preprocessor"></span><span class="preprocessor">#define DSU_DATA_DATA(value)        (DSU_DATA_DATA_Msk &amp; ((value) &lt;&lt; DSU_DATA_DATA_Pos))</span>
<a name="l00206"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga8ef0cc4d206f8b748482d8f40d4743e5">00206</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_DATA_MASK               0xFFFFFFFFul </span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="comment">/* -------- DSU_DCC : (DSU Offset: 0x0010) (R/W 32) Debug Communication Channel n -------- */</span>
<a name="l00209"></a>00209 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00210"></a><a class="code" href="union_d_s_u___d_c_c___type.html">00210</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00211"></a>00211     <span class="keyword">struct </span>{
<a name="l00212"></a><a class="code" href="union_d_s_u___d_c_c___type.html#a7be3abb1e94c3dae4c10b6a4ce5253de">00212</a>         uint32_t DATA:32;          
<a name="l00213"></a>00213     } bit;                       
<a name="l00214"></a><a class="code" href="union_d_s_u___d_c_c___type.html#ae3e5ccae0e39ab81ad4667dc5dab6f66">00214</a>     uint32_t <a class="code" href="union_d_s_u___d_c_c___type.html#ae3e5ccae0e39ab81ad4667dc5dab6f66">reg</a>;                
<a name="l00215"></a>00215 } <a class="code" href="union_d_s_u___d_c_c___type.html">DSU_DCC_Type</a>;
<a name="l00216"></a>00216 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00217"></a>00217 
<a name="l00218"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga79bf45c7c66b3d6ce28c7c9f9e6b3b89">00218</a> <span class="preprocessor">#define DSU_DCC_OFFSET              0x0010       </span>
<a name="l00219"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gaf005efb1f6ed05574d398463365093b8">00219</a> <span class="preprocessor">#define DSU_DCC_RESETVALUE          0x00000000ul </span>
<a name="l00221"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga5d96d9ba36151557c8211afc631280c6">00221</a> <span class="preprocessor">#define DSU_DCC_DATA_Pos            0            </span>
<a name="l00222"></a>00222 <span class="preprocessor">#define DSU_DCC_DATA_Msk            (0xFFFFFFFFul &lt;&lt; DSU_DCC_DATA_Pos)</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span><span class="preprocessor">#define DSU_DCC_DATA(value)         (DSU_DCC_DATA_Msk &amp; ((value) &lt;&lt; DSU_DCC_DATA_Pos))</span>
<a name="l00224"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga68f123ca6976eeb7b1320d0075b315d2">00224</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_DCC_MASK                0xFFFFFFFFul </span>
<a name="l00226"></a>00226 <span class="preprocessor"></span><span class="comment">/* -------- DSU_DID : (DSU Offset: 0x0018) (R/  32) Device Identification -------- */</span>
<a name="l00227"></a>00227 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00228"></a><a class="code" href="union_d_s_u___d_i_d___type.html">00228</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00229"></a>00229     <span class="keyword">struct </span>{
<a name="l00230"></a><a class="code" href="union_d_s_u___d_i_d___type.html#a6b84fbd4364f870cc96a9da2fe7fe02b">00230</a>         uint32_t DEVSEL:8;         
<a name="l00231"></a><a class="code" href="union_d_s_u___d_i_d___type.html#aa5a2580fa69f97b349dba6650dfec919">00231</a>         uint32_t REVISION:4;       
<a name="l00232"></a><a class="code" href="union_d_s_u___d_i_d___type.html#aa98a458040daf79582a83e77c0a55a5d">00232</a>         uint32_t DIE:4;            
<a name="l00233"></a><a class="code" href="union_d_s_u___d_i_d___type.html#a0705eab15d8481c0a60ae42e3443e260">00233</a>         uint32_t SERIES:6;         
<a name="l00234"></a><a class="code" href="union_d_s_u___d_i_d___type.html#ae329ed8257c1c69521338457e471f8c9">00234</a>         uint32_t :1;               
<a name="l00235"></a><a class="code" href="union_d_s_u___d_i_d___type.html#a391b0d47c1bbd48442298eaabe71ca61">00235</a>         uint32_t FAMILY:5;         
<a name="l00236"></a><a class="code" href="union_d_s_u___d_i_d___type.html#a090fd5a629b80d2adfcb388b825b8dd8">00236</a>         uint32_t PROCESSOR:4;      
<a name="l00237"></a>00237     } bit;                       
<a name="l00238"></a><a class="code" href="union_d_s_u___d_i_d___type.html#a56e43c203792644e8b50621c3d1dd7d6">00238</a>     uint32_t <a class="code" href="union_d_s_u___d_i_d___type.html#a56e43c203792644e8b50621c3d1dd7d6">reg</a>;                
<a name="l00239"></a>00239 } <a class="code" href="union_d_s_u___d_i_d___type.html">DSU_DID_Type</a>;
<a name="l00240"></a>00240 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00241"></a>00241 
<a name="l00242"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga1f8a682ec241602def0bb6f06481e4ed">00242</a> <span class="preprocessor">#define DSU_DID_OFFSET              0x0018       </span>
<a name="l00244"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gaf7877874825444352e8c546a2e1a2595">00244</a> <span class="preprocessor">#define DSU_DID_DEVSEL_Pos          0            </span>
<a name="l00245"></a>00245 <span class="preprocessor">#define DSU_DID_DEVSEL_Msk          (0xFFul &lt;&lt; DSU_DID_DEVSEL_Pos)</span>
<a name="l00246"></a>00246 <span class="preprocessor"></span><span class="preprocessor">#define DSU_DID_DEVSEL(value)       (DSU_DID_DEVSEL_Msk &amp; ((value) &lt;&lt; DSU_DID_DEVSEL_Pos))</span>
<a name="l00247"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gadf8c7ee986cf2cceec0a4d82efb513a2">00247</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_DID_REVISION_Pos        8            </span>
<a name="l00248"></a>00248 <span class="preprocessor">#define DSU_DID_REVISION_Msk        (0xFul &lt;&lt; DSU_DID_REVISION_Pos)</span>
<a name="l00249"></a>00249 <span class="preprocessor"></span><span class="preprocessor">#define DSU_DID_REVISION(value)     (DSU_DID_REVISION_Msk &amp; ((value) &lt;&lt; DSU_DID_REVISION_Pos))</span>
<a name="l00250"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gacd344f630eefc7e02ceb5f8210017b8b">00250</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_DID_DIE_Pos             12           </span>
<a name="l00251"></a>00251 <span class="preprocessor">#define DSU_DID_DIE_Msk             (0xFul &lt;&lt; DSU_DID_DIE_Pos)</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">#define DSU_DID_DIE(value)          (DSU_DID_DIE_Msk &amp; ((value) &lt;&lt; DSU_DID_DIE_Pos))</span>
<a name="l00253"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga7f9f64f65c0ec3d507ba5bc03b1a9b68">00253</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_DID_SERIES_Pos          16           </span>
<a name="l00254"></a>00254 <span class="preprocessor">#define DSU_DID_SERIES_Msk          (0x3Ful &lt;&lt; DSU_DID_SERIES_Pos)</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span><span class="preprocessor">#define DSU_DID_SERIES(value)       (DSU_DID_SERIES_Msk &amp; ((value) &lt;&lt; DSU_DID_SERIES_Pos))</span>
<a name="l00256"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga738ead915cfef1cb2261b900bc2125e7">00256</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_DID_FAMILY_Pos          23           </span>
<a name="l00257"></a>00257 <span class="preprocessor">#define DSU_DID_FAMILY_Msk          (0x1Ful &lt;&lt; DSU_DID_FAMILY_Pos)</span>
<a name="l00258"></a>00258 <span class="preprocessor"></span><span class="preprocessor">#define DSU_DID_FAMILY(value)       (DSU_DID_FAMILY_Msk &amp; ((value) &lt;&lt; DSU_DID_FAMILY_Pos))</span>
<a name="l00259"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gaf39e8c9b37c218a74228db9507493fa2">00259</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_DID_PROCESSOR_Pos       28           </span>
<a name="l00260"></a>00260 <span class="preprocessor">#define DSU_DID_PROCESSOR_Msk       (0xFul &lt;&lt; DSU_DID_PROCESSOR_Pos)</span>
<a name="l00261"></a>00261 <span class="preprocessor"></span><span class="preprocessor">#define DSU_DID_PROCESSOR(value)    (DSU_DID_PROCESSOR_Msk &amp; ((value) &lt;&lt; DSU_DID_PROCESSOR_Pos))</span>
<a name="l00262"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gac1403dba443577379c24df9d1bff8cb1">00262</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_DID_MASK                0xFFBFFFFFul </span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="comment">/* -------- DSU_ENTRY : (DSU Offset: 0x1000) (R/  32) Coresight ROM Table Entry n -------- */</span>
<a name="l00265"></a>00265 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00266"></a><a class="code" href="union_d_s_u___e_n_t_r_y___type.html">00266</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00267"></a>00267     <span class="keyword">struct </span>{
<a name="l00268"></a><a class="code" href="union_d_s_u___e_n_t_r_y___type.html#a84ed5d41044da015e6f6a3e1e04141ab">00268</a>         uint32_t EPRES:1;          
<a name="l00269"></a><a class="code" href="union_d_s_u___e_n_t_r_y___type.html#a0edaf25c914220bee52adf0cc0630058">00269</a>         uint32_t FMT:1;            
<a name="l00270"></a><a class="code" href="union_d_s_u___e_n_t_r_y___type.html#a3bb7ae6132fd8a3bf0d191ec87e2964c">00270</a>         uint32_t :10;              
<a name="l00271"></a><a class="code" href="union_d_s_u___e_n_t_r_y___type.html#a67b44f00c68d318dc91ab169dd305275">00271</a>         uint32_t ADDOFF:20;        
<a name="l00272"></a>00272     } bit;                       
<a name="l00273"></a><a class="code" href="union_d_s_u___e_n_t_r_y___type.html#ad535114abe667c010c7cc5f4a5d50064">00273</a>     uint32_t <a class="code" href="union_d_s_u___e_n_t_r_y___type.html#ad535114abe667c010c7cc5f4a5d50064">reg</a>;                
<a name="l00274"></a>00274 } <a class="code" href="union_d_s_u___e_n_t_r_y___type.html">DSU_ENTRY_Type</a>;
<a name="l00275"></a>00275 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00276"></a>00276 
<a name="l00277"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gabf579a43c4cd13d6c94af6656ad564fd">00277</a> <span class="preprocessor">#define DSU_ENTRY_OFFSET            0x1000       </span>
<a name="l00278"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gac085c78a25a715450028693587be6f33">00278</a> <span class="preprocessor">#define DSU_ENTRY_RESETVALUE        0x00000002ul </span>
<a name="l00280"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga17db89e8a7cdd4950fb0f754cdf91c9e">00280</a> <span class="preprocessor">#define DSU_ENTRY_EPRES_Pos         0            </span>
<a name="l00281"></a>00281 <span class="preprocessor">#define DSU_ENTRY_EPRES             (0x1ul &lt;&lt; DSU_ENTRY_EPRES_Pos)</span>
<a name="l00282"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga64b5a6e8e4e1cb7c47f263c9ec0c0eb0">00282</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_ENTRY_FMT_Pos           1            </span>
<a name="l00283"></a>00283 <span class="preprocessor">#define DSU_ENTRY_FMT               (0x1ul &lt;&lt; DSU_ENTRY_FMT_Pos)</span>
<a name="l00284"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gab71d31f158a348f32e1a357991d598e4">00284</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_ENTRY_ADDOFF_Pos        12           </span>
<a name="l00285"></a>00285 <span class="preprocessor">#define DSU_ENTRY_ADDOFF_Msk        (0xFFFFFul &lt;&lt; DSU_ENTRY_ADDOFF_Pos)</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="preprocessor">#define DSU_ENTRY_ADDOFF(value)     (DSU_ENTRY_ADDOFF_Msk &amp; ((value) &lt;&lt; DSU_ENTRY_ADDOFF_Pos))</span>
<a name="l00287"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gaf0cc765a53fad8ea6a66d738de6e1613">00287</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_ENTRY_MASK              0xFFFFF003ul </span>
<a name="l00289"></a>00289 <span class="preprocessor"></span><span class="comment">/* -------- DSU_END : (DSU Offset: 0x1008) (R/  32) Coresight ROM Table End -------- */</span>
<a name="l00290"></a>00290 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00291"></a><a class="code" href="union_d_s_u___e_n_d___type.html">00291</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00292"></a>00292     <span class="keyword">struct </span>{
<a name="l00293"></a><a class="code" href="union_d_s_u___e_n_d___type.html#a24ad2e64ac7f159c62d9e1d30184432b">00293</a>         uint32_t END:32;           
<a name="l00294"></a>00294     } bit;                       
<a name="l00295"></a><a class="code" href="union_d_s_u___e_n_d___type.html#a0d914056a7cd5c80c5b2204a15ae09ae">00295</a>     uint32_t <a class="code" href="union_d_s_u___e_n_d___type.html#a0d914056a7cd5c80c5b2204a15ae09ae">reg</a>;                
<a name="l00296"></a>00296 } <a class="code" href="union_d_s_u___e_n_d___type.html">DSU_END_Type</a>;
<a name="l00297"></a>00297 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00298"></a>00298 
<a name="l00299"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gae6ea9aca4f5434a9e01445fc08782f59">00299</a> <span class="preprocessor">#define DSU_END_OFFSET              0x1008       </span>
<a name="l00300"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gaa4380f101e160fd70e41789f57871f63">00300</a> <span class="preprocessor">#define DSU_END_RESETVALUE          0x00000000ul </span>
<a name="l00302"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga490d2f02762f42681fc4dcaa0db570bb">00302</a> <span class="preprocessor">#define DSU_END_END_Pos             0            </span>
<a name="l00303"></a>00303 <span class="preprocessor">#define DSU_END_END_Msk             (0xFFFFFFFFul &lt;&lt; DSU_END_END_Pos)</span>
<a name="l00304"></a>00304 <span class="preprocessor"></span><span class="preprocessor">#define DSU_END_END(value)          (DSU_END_END_Msk &amp; ((value) &lt;&lt; DSU_END_END_Pos))</span>
<a name="l00305"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gac1fdb41335952f536cc506c75a0f2e5f">00305</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_END_MASK                0xFFFFFFFFul </span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="comment">/* -------- DSU_MEMTYPE : (DSU Offset: 0x1FCC) (R/  32) Coresight ROM Table Memory Type -------- */</span>
<a name="l00308"></a>00308 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00309"></a><a class="code" href="union_d_s_u___m_e_m_t_y_p_e___type.html">00309</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00310"></a>00310     <span class="keyword">struct </span>{
<a name="l00311"></a><a class="code" href="union_d_s_u___m_e_m_t_y_p_e___type.html#a3dca5becd5a8a8e28fe39180c824eaaf">00311</a>         uint32_t SMEMP:1;          
<a name="l00312"></a><a class="code" href="union_d_s_u___m_e_m_t_y_p_e___type.html#ae50d5b66b5ba6364b5117e8628c7579a">00312</a>         uint32_t :31;              
<a name="l00313"></a>00313     } bit;                       
<a name="l00314"></a><a class="code" href="union_d_s_u___m_e_m_t_y_p_e___type.html#a9811ad777bc9653aaa34c9c298031513">00314</a>     uint32_t <a class="code" href="union_d_s_u___m_e_m_t_y_p_e___type.html#a9811ad777bc9653aaa34c9c298031513">reg</a>;                
<a name="l00315"></a>00315 } <a class="code" href="union_d_s_u___m_e_m_t_y_p_e___type.html">DSU_MEMTYPE_Type</a>;
<a name="l00316"></a>00316 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00317"></a>00317 
<a name="l00318"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga9cfb1a386c96d79aa14d0556e89a9847">00318</a> <span class="preprocessor">#define DSU_MEMTYPE_OFFSET          0x1FCC       </span>
<a name="l00319"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gae696aac50623781af5c363bb4819a651">00319</a> <span class="preprocessor">#define DSU_MEMTYPE_RESETVALUE      0x00000000ul </span>
<a name="l00321"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gaf9e3cd3a0a5383eb7790554b6b26b2d3">00321</a> <span class="preprocessor">#define DSU_MEMTYPE_SMEMP_Pos       0            </span>
<a name="l00322"></a>00322 <span class="preprocessor">#define DSU_MEMTYPE_SMEMP           (0x1ul &lt;&lt; DSU_MEMTYPE_SMEMP_Pos)</span>
<a name="l00323"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga1452bd6135db23612661a14aba71c287">00323</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_MEMTYPE_MASK            0x00000001ul </span>
<a name="l00325"></a>00325 <span class="preprocessor"></span><span class="comment">/* -------- DSU_PID4 : (DSU Offset: 0x1FD0) (R/  32) Peripheral Identification 4 -------- */</span>
<a name="l00326"></a>00326 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00327"></a><a class="code" href="union_d_s_u___p_i_d4___type.html">00327</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00328"></a>00328     <span class="keyword">struct </span>{
<a name="l00329"></a><a class="code" href="union_d_s_u___p_i_d4___type.html#a351cf48be2b0e2845a7a8987c3c869f8">00329</a>         uint32_t JEPCC:4;          
<a name="l00330"></a><a class="code" href="union_d_s_u___p_i_d4___type.html#a6fdd5fe268e92ffe333394c0eb34431a">00330</a>         uint32_t FKBC:4;           
<a name="l00331"></a><a class="code" href="union_d_s_u___p_i_d4___type.html#a58c77af3c128eee1075b6306a4b02aea">00331</a>         uint32_t :24;              
<a name="l00332"></a>00332     } bit;                       
<a name="l00333"></a><a class="code" href="union_d_s_u___p_i_d4___type.html#aff254cb82f68cb64e7f09f0e49aff7f6">00333</a>     uint32_t <a class="code" href="union_d_s_u___p_i_d4___type.html#aff254cb82f68cb64e7f09f0e49aff7f6">reg</a>;                
<a name="l00334"></a>00334 } <a class="code" href="union_d_s_u___p_i_d4___type.html">DSU_PID4_Type</a>;
<a name="l00335"></a>00335 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00336"></a>00336 
<a name="l00337"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga9b2486d7ffbc473daa210a53c58ae205">00337</a> <span class="preprocessor">#define DSU_PID4_OFFSET             0x1FD0       </span>
<a name="l00338"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gabff45dc09472f6ef982d193afd7841cc">00338</a> <span class="preprocessor">#define DSU_PID4_RESETVALUE         0x00000000ul </span>
<a name="l00340"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga09592aca2e0907f95a7a1b7898f77734">00340</a> <span class="preprocessor">#define DSU_PID4_JEPCC_Pos          0            </span>
<a name="l00341"></a>00341 <span class="preprocessor">#define DSU_PID4_JEPCC_Msk          (0xFul &lt;&lt; DSU_PID4_JEPCC_Pos)</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span><span class="preprocessor">#define DSU_PID4_JEPCC(value)       (DSU_PID4_JEPCC_Msk &amp; ((value) &lt;&lt; DSU_PID4_JEPCC_Pos))</span>
<a name="l00343"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gaa75dd4a5e3f39a78aacfe256a1db4df9">00343</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_PID4_FKBC_Pos           4            </span>
<a name="l00344"></a>00344 <span class="preprocessor">#define DSU_PID4_FKBC_Msk           (0xFul &lt;&lt; DSU_PID4_FKBC_Pos)</span>
<a name="l00345"></a>00345 <span class="preprocessor"></span><span class="preprocessor">#define DSU_PID4_FKBC(value)        (DSU_PID4_FKBC_Msk &amp; ((value) &lt;&lt; DSU_PID4_FKBC_Pos))</span>
<a name="l00346"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga4d757ce3a91f809a48fe7fbe9a72724e">00346</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_PID4_MASK               0x000000FFul </span>
<a name="l00348"></a>00348 <span class="preprocessor"></span><span class="comment">/* -------- DSU_PID0 : (DSU Offset: 0x1FE0) (R/  32) Peripheral Identification 0 -------- */</span>
<a name="l00349"></a>00349 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00350"></a><a class="code" href="union_d_s_u___p_i_d0___type.html">00350</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00351"></a>00351     <span class="keyword">struct </span>{
<a name="l00352"></a><a class="code" href="union_d_s_u___p_i_d0___type.html#a2411582de03ec05e573cff798437b9b2">00352</a>         uint32_t PARTNBL:8;        
<a name="l00353"></a><a class="code" href="union_d_s_u___p_i_d0___type.html#a254b243c9967098727101f115dde15ba">00353</a>         uint32_t :24;              
<a name="l00354"></a>00354     } bit;                       
<a name="l00355"></a><a class="code" href="union_d_s_u___p_i_d0___type.html#a7db2231c24781271c48df2f5fb7805a6">00355</a>     uint32_t <a class="code" href="union_d_s_u___p_i_d0___type.html#a7db2231c24781271c48df2f5fb7805a6">reg</a>;                
<a name="l00356"></a>00356 } <a class="code" href="union_d_s_u___p_i_d0___type.html">DSU_PID0_Type</a>;
<a name="l00357"></a>00357 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00358"></a>00358 
<a name="l00359"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gaea9d171f0922c1d3459cd94571421b57">00359</a> <span class="preprocessor">#define DSU_PID0_OFFSET             0x1FE0       </span>
<a name="l00360"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gafbf547350eaa735fb153d3b6dcc09408">00360</a> <span class="preprocessor">#define DSU_PID0_RESETVALUE         0x000000D0ul </span>
<a name="l00362"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gaf2273a145c71eec0de2c40ddd80e4283">00362</a> <span class="preprocessor">#define DSU_PID0_PARTNBL_Pos        0            </span>
<a name="l00363"></a>00363 <span class="preprocessor">#define DSU_PID0_PARTNBL_Msk        (0xFFul &lt;&lt; DSU_PID0_PARTNBL_Pos)</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="preprocessor">#define DSU_PID0_PARTNBL(value)     (DSU_PID0_PARTNBL_Msk &amp; ((value) &lt;&lt; DSU_PID0_PARTNBL_Pos))</span>
<a name="l00365"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gae813809af590e3ba3aa212704b194593">00365</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_PID0_MASK               0x000000FFul </span>
<a name="l00367"></a>00367 <span class="preprocessor"></span><span class="comment">/* -------- DSU_PID1 : (DSU Offset: 0x1FE4) (R/  32) Peripheral Identification 1 -------- */</span>
<a name="l00368"></a>00368 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00369"></a><a class="code" href="union_d_s_u___p_i_d1___type.html">00369</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00370"></a>00370     <span class="keyword">struct </span>{
<a name="l00371"></a><a class="code" href="union_d_s_u___p_i_d1___type.html#af789ec8a7e1fa2718283e9374643cd10">00371</a>         uint32_t PARTNBH:4;        
<a name="l00372"></a><a class="code" href="union_d_s_u___p_i_d1___type.html#a00638eca3237e0bfedae6c22418203e5">00372</a>         uint32_t JEPIDCL:4;        
<a name="l00373"></a><a class="code" href="union_d_s_u___p_i_d1___type.html#ad188bd6691a25f5edc20e2364eff096b">00373</a>         uint32_t :24;              
<a name="l00374"></a>00374     } bit;                       
<a name="l00375"></a><a class="code" href="union_d_s_u___p_i_d1___type.html#aae19e346570eb31d8eec6d0a7b093954">00375</a>     uint32_t <a class="code" href="union_d_s_u___p_i_d1___type.html#aae19e346570eb31d8eec6d0a7b093954">reg</a>;                
<a name="l00376"></a>00376 } <a class="code" href="union_d_s_u___p_i_d1___type.html">DSU_PID1_Type</a>;
<a name="l00377"></a>00377 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00378"></a>00378 
<a name="l00379"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga1114e2adaab2fe61ed027acf899418de">00379</a> <span class="preprocessor">#define DSU_PID1_OFFSET             0x1FE4       </span>
<a name="l00380"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga257a59dab5e1bef2c233b637968f2786">00380</a> <span class="preprocessor">#define DSU_PID1_RESETVALUE         0x000000FCul </span>
<a name="l00382"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga6dff7e586efe49ba2aa268119a27218d">00382</a> <span class="preprocessor">#define DSU_PID1_PARTNBH_Pos        0            </span>
<a name="l00383"></a>00383 <span class="preprocessor">#define DSU_PID1_PARTNBH_Msk        (0xFul &lt;&lt; DSU_PID1_PARTNBH_Pos)</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span><span class="preprocessor">#define DSU_PID1_PARTNBH(value)     (DSU_PID1_PARTNBH_Msk &amp; ((value) &lt;&lt; DSU_PID1_PARTNBH_Pos))</span>
<a name="l00385"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga64528557ce517ad0117a1416e03e0be9">00385</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_PID1_JEPIDCL_Pos        4            </span>
<a name="l00386"></a>00386 <span class="preprocessor">#define DSU_PID1_JEPIDCL_Msk        (0xFul &lt;&lt; DSU_PID1_JEPIDCL_Pos)</span>
<a name="l00387"></a>00387 <span class="preprocessor"></span><span class="preprocessor">#define DSU_PID1_JEPIDCL(value)     (DSU_PID1_JEPIDCL_Msk &amp; ((value) &lt;&lt; DSU_PID1_JEPIDCL_Pos))</span>
<a name="l00388"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga2398899995a62f2a20b4390051c5d269">00388</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_PID1_MASK               0x000000FFul </span>
<a name="l00390"></a>00390 <span class="preprocessor"></span><span class="comment">/* -------- DSU_PID2 : (DSU Offset: 0x1FE8) (R/  32) Peripheral Identification 2 -------- */</span>
<a name="l00391"></a>00391 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00392"></a><a class="code" href="union_d_s_u___p_i_d2___type.html">00392</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00393"></a>00393     <span class="keyword">struct </span>{
<a name="l00394"></a><a class="code" href="union_d_s_u___p_i_d2___type.html#a98d6ae81bae471444221dad368417fcb">00394</a>         uint32_t JEPIDCH:3;        
<a name="l00395"></a><a class="code" href="union_d_s_u___p_i_d2___type.html#ae1fa34e088136d567cd1769499c50ab3">00395</a>         uint32_t JEPU:1;           
<a name="l00396"></a><a class="code" href="union_d_s_u___p_i_d2___type.html#ad619ce9aa07fdb32c8d57feebaab130c">00396</a>         uint32_t REVISION:4;       
<a name="l00397"></a><a class="code" href="union_d_s_u___p_i_d2___type.html#a51e6f715b4cd6b477dab8f10a8135629">00397</a>         uint32_t :24;              
<a name="l00398"></a>00398     } bit;                       
<a name="l00399"></a><a class="code" href="union_d_s_u___p_i_d2___type.html#aa77daad8160c0503bf4348a988c1580d">00399</a>     uint32_t <a class="code" href="union_d_s_u___p_i_d2___type.html#aa77daad8160c0503bf4348a988c1580d">reg</a>;                
<a name="l00400"></a>00400 } <a class="code" href="union_d_s_u___p_i_d2___type.html">DSU_PID2_Type</a>;
<a name="l00401"></a>00401 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00402"></a>00402 
<a name="l00403"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gae848d742529a04e4fc64065f2bfde2d7">00403</a> <span class="preprocessor">#define DSU_PID2_OFFSET             0x1FE8       </span>
<a name="l00404"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga34f08ebf29928fc5c95f018abbc6d3a3">00404</a> <span class="preprocessor">#define DSU_PID2_RESETVALUE         0x00000009ul </span>
<a name="l00406"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga4b2aa922b81ecb07b672d813558306fc">00406</a> <span class="preprocessor">#define DSU_PID2_JEPIDCH_Pos        0            </span>
<a name="l00407"></a>00407 <span class="preprocessor">#define DSU_PID2_JEPIDCH_Msk        (0x7ul &lt;&lt; DSU_PID2_JEPIDCH_Pos)</span>
<a name="l00408"></a>00408 <span class="preprocessor"></span><span class="preprocessor">#define DSU_PID2_JEPIDCH(value)     (DSU_PID2_JEPIDCH_Msk &amp; ((value) &lt;&lt; DSU_PID2_JEPIDCH_Pos))</span>
<a name="l00409"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga88346fef117d36aa2dba1ffabc5e908a">00409</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_PID2_JEPU_Pos           3            </span>
<a name="l00410"></a>00410 <span class="preprocessor">#define DSU_PID2_JEPU               (0x1ul &lt;&lt; DSU_PID2_JEPU_Pos)</span>
<a name="l00411"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gacb24de7b25b93dd1c040ed75899fd545">00411</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_PID2_REVISION_Pos       4            </span>
<a name="l00412"></a>00412 <span class="preprocessor">#define DSU_PID2_REVISION_Msk       (0xFul &lt;&lt; DSU_PID2_REVISION_Pos)</span>
<a name="l00413"></a>00413 <span class="preprocessor"></span><span class="preprocessor">#define DSU_PID2_REVISION(value)    (DSU_PID2_REVISION_Msk &amp; ((value) &lt;&lt; DSU_PID2_REVISION_Pos))</span>
<a name="l00414"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga4166d965b2c546c98a12d698fd27aa37">00414</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_PID2_MASK               0x000000FFul </span>
<a name="l00416"></a>00416 <span class="preprocessor"></span><span class="comment">/* -------- DSU_PID3 : (DSU Offset: 0x1FEC) (R/  32) Peripheral Identification 3 -------- */</span>
<a name="l00417"></a>00417 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00418"></a><a class="code" href="union_d_s_u___p_i_d3___type.html">00418</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00419"></a>00419     <span class="keyword">struct </span>{
<a name="l00420"></a><a class="code" href="union_d_s_u___p_i_d3___type.html#a04d461de3bfc43fdf0d13ce6bd6568fb">00420</a>         uint32_t CUSMOD:4;         
<a name="l00421"></a><a class="code" href="union_d_s_u___p_i_d3___type.html#a598eacfd55f65545266573f0a4008e3b">00421</a>         uint32_t REVAND:4;         
<a name="l00422"></a><a class="code" href="union_d_s_u___p_i_d3___type.html#aade787ffbd28dc9ff6af87a7bcd54e49">00422</a>         uint32_t :24;              
<a name="l00423"></a>00423     } bit;                       
<a name="l00424"></a><a class="code" href="union_d_s_u___p_i_d3___type.html#a9f46417b3c6f6f6625067322d6c53e3d">00424</a>     uint32_t <a class="code" href="union_d_s_u___p_i_d3___type.html#a9f46417b3c6f6f6625067322d6c53e3d">reg</a>;                
<a name="l00425"></a>00425 } <a class="code" href="union_d_s_u___p_i_d3___type.html">DSU_PID3_Type</a>;
<a name="l00426"></a>00426 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00427"></a>00427 
<a name="l00428"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga0dadf53ca912be72cc37e2eddedbacfa">00428</a> <span class="preprocessor">#define DSU_PID3_OFFSET             0x1FEC       </span>
<a name="l00429"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gaaf4259207024e68a7734aa815f281bb2">00429</a> <span class="preprocessor">#define DSU_PID3_RESETVALUE         0x00000000ul </span>
<a name="l00431"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gab4e2a84699bcb677236554a721bbe8f4">00431</a> <span class="preprocessor">#define DSU_PID3_CUSMOD_Pos         0            </span>
<a name="l00432"></a>00432 <span class="preprocessor">#define DSU_PID3_CUSMOD_Msk         (0xFul &lt;&lt; DSU_PID3_CUSMOD_Pos)</span>
<a name="l00433"></a>00433 <span class="preprocessor"></span><span class="preprocessor">#define DSU_PID3_CUSMOD(value)      (DSU_PID3_CUSMOD_Msk &amp; ((value) &lt;&lt; DSU_PID3_CUSMOD_Pos))</span>
<a name="l00434"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga10e1892be1ad4ad3d2eb63267999efb9">00434</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_PID3_REVAND_Pos         4            </span>
<a name="l00435"></a>00435 <span class="preprocessor">#define DSU_PID3_REVAND_Msk         (0xFul &lt;&lt; DSU_PID3_REVAND_Pos)</span>
<a name="l00436"></a>00436 <span class="preprocessor"></span><span class="preprocessor">#define DSU_PID3_REVAND(value)      (DSU_PID3_REVAND_Msk &amp; ((value) &lt;&lt; DSU_PID3_REVAND_Pos))</span>
<a name="l00437"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gaeaed416954ecb7d99c60af8c7b68b8bb">00437</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_PID3_MASK               0x000000FFul </span>
<a name="l00439"></a>00439 <span class="preprocessor"></span><span class="comment">/* -------- DSU_CID0 : (DSU Offset: 0x1FF0) (R/  32) Component Identification 0 -------- */</span>
<a name="l00440"></a>00440 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00441"></a><a class="code" href="union_d_s_u___c_i_d0___type.html">00441</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00442"></a>00442     <span class="keyword">struct </span>{
<a name="l00443"></a><a class="code" href="union_d_s_u___c_i_d0___type.html#a4f67dbdccd818eacce9caee8184313b6">00443</a>         uint32_t PREAMBLEB0:8;     
<a name="l00444"></a><a class="code" href="union_d_s_u___c_i_d0___type.html#a9fc892dd85fbaabe6cf7ae05e436dc79">00444</a>         uint32_t :24;              
<a name="l00445"></a>00445     } bit;                       
<a name="l00446"></a><a class="code" href="union_d_s_u___c_i_d0___type.html#a8a4e4e66f3ac668edceaa595bea2b403">00446</a>     uint32_t <a class="code" href="union_d_s_u___c_i_d0___type.html#a8a4e4e66f3ac668edceaa595bea2b403">reg</a>;                
<a name="l00447"></a>00447 } <a class="code" href="union_d_s_u___c_i_d0___type.html">DSU_CID0_Type</a>;
<a name="l00448"></a>00448 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00449"></a>00449 
<a name="l00450"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga04d4b050a6adad9da4caf0993e010d8f">00450</a> <span class="preprocessor">#define DSU_CID0_OFFSET             0x1FF0       </span>
<a name="l00451"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga614c4aa7339cc2b804cd773e20ca7bf5">00451</a> <span class="preprocessor">#define DSU_CID0_RESETVALUE         0x0000000Dul </span>
<a name="l00453"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga684c02c36c7acb7066c55e248c85c44e">00453</a> <span class="preprocessor">#define DSU_CID0_PREAMBLEB0_Pos     0            </span>
<a name="l00454"></a>00454 <span class="preprocessor">#define DSU_CID0_PREAMBLEB0_Msk     (0xFFul &lt;&lt; DSU_CID0_PREAMBLEB0_Pos)</span>
<a name="l00455"></a>00455 <span class="preprocessor"></span><span class="preprocessor">#define DSU_CID0_PREAMBLEB0(value)  (DSU_CID0_PREAMBLEB0_Msk &amp; ((value) &lt;&lt; DSU_CID0_PREAMBLEB0_Pos))</span>
<a name="l00456"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga7c41f1841c69429dc59c6466b4fc0742">00456</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_CID0_MASK               0x000000FFul </span>
<a name="l00458"></a>00458 <span class="preprocessor"></span><span class="comment">/* -------- DSU_CID1 : (DSU Offset: 0x1FF4) (R/  32) Component Identification 1 -------- */</span>
<a name="l00459"></a>00459 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00460"></a><a class="code" href="union_d_s_u___c_i_d1___type.html">00460</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00461"></a>00461     <span class="keyword">struct </span>{
<a name="l00462"></a><a class="code" href="union_d_s_u___c_i_d1___type.html#a5cbc7c9fca7f9e5bb863a79ea9646a22">00462</a>         uint32_t PREAMBLE:4;       
<a name="l00463"></a><a class="code" href="union_d_s_u___c_i_d1___type.html#a6a434f2ad6ac5cfa07c0b03ca983bf4a">00463</a>         uint32_t CCLASS:4;         
<a name="l00464"></a><a class="code" href="union_d_s_u___c_i_d1___type.html#a43f1b63bc6afc0b82ced1f70bd30a8d7">00464</a>         uint32_t :24;              
<a name="l00465"></a>00465     } bit;                       
<a name="l00466"></a><a class="code" href="union_d_s_u___c_i_d1___type.html#a16b80bf740c34d6627ab2ede385062bd">00466</a>     uint32_t <a class="code" href="union_d_s_u___c_i_d1___type.html#a16b80bf740c34d6627ab2ede385062bd">reg</a>;                
<a name="l00467"></a>00467 } <a class="code" href="union_d_s_u___c_i_d1___type.html">DSU_CID1_Type</a>;
<a name="l00468"></a>00468 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00469"></a>00469 
<a name="l00470"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga1000fee5818fa48da89833ca079a3a5c">00470</a> <span class="preprocessor">#define DSU_CID1_OFFSET             0x1FF4       </span>
<a name="l00471"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga0ddd2062d17bc1957afe23b2f02a46bd">00471</a> <span class="preprocessor">#define DSU_CID1_RESETVALUE         0x00000010ul </span>
<a name="l00473"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga7496e12eabba3a78eaef45bd496a9c89">00473</a> <span class="preprocessor">#define DSU_CID1_PREAMBLE_Pos       0            </span>
<a name="l00474"></a>00474 <span class="preprocessor">#define DSU_CID1_PREAMBLE_Msk       (0xFul &lt;&lt; DSU_CID1_PREAMBLE_Pos)</span>
<a name="l00475"></a>00475 <span class="preprocessor"></span><span class="preprocessor">#define DSU_CID1_PREAMBLE(value)    (DSU_CID1_PREAMBLE_Msk &amp; ((value) &lt;&lt; DSU_CID1_PREAMBLE_Pos))</span>
<a name="l00476"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gaa505d5dbcb38fd84adf608eaaa7948a6">00476</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_CID1_CCLASS_Pos         4            </span>
<a name="l00477"></a>00477 <span class="preprocessor">#define DSU_CID1_CCLASS_Msk         (0xFul &lt;&lt; DSU_CID1_CCLASS_Pos)</span>
<a name="l00478"></a>00478 <span class="preprocessor"></span><span class="preprocessor">#define DSU_CID1_CCLASS(value)      (DSU_CID1_CCLASS_Msk &amp; ((value) &lt;&lt; DSU_CID1_CCLASS_Pos))</span>
<a name="l00479"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gab3c48e6716c2288f0cbecf4a4991dcff">00479</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_CID1_MASK               0x000000FFul </span>
<a name="l00481"></a>00481 <span class="preprocessor"></span><span class="comment">/* -------- DSU_CID2 : (DSU Offset: 0x1FF8) (R/  32) Component Identification 2 -------- */</span>
<a name="l00482"></a>00482 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00483"></a><a class="code" href="union_d_s_u___c_i_d2___type.html">00483</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00484"></a>00484     <span class="keyword">struct </span>{
<a name="l00485"></a><a class="code" href="union_d_s_u___c_i_d2___type.html#a0d67e7e8f97e11bd49cc3027552f3982">00485</a>         uint32_t PREAMBLEB2:8;     
<a name="l00486"></a><a class="code" href="union_d_s_u___c_i_d2___type.html#ab25c90ecedbc4f5e4029b461e5bcc561">00486</a>         uint32_t :24;              
<a name="l00487"></a>00487     } bit;                       
<a name="l00488"></a><a class="code" href="union_d_s_u___c_i_d2___type.html#aa92726fca48db414a4835715945680a6">00488</a>     uint32_t <a class="code" href="union_d_s_u___c_i_d2___type.html#aa92726fca48db414a4835715945680a6">reg</a>;                
<a name="l00489"></a>00489 } <a class="code" href="union_d_s_u___c_i_d2___type.html">DSU_CID2_Type</a>;
<a name="l00490"></a>00490 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00491"></a>00491 
<a name="l00492"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gab07b638d6710bb917955217815dcd84e">00492</a> <span class="preprocessor">#define DSU_CID2_OFFSET             0x1FF8       </span>
<a name="l00493"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga0276c33d43081b5c8cd478b611723f36">00493</a> <span class="preprocessor">#define DSU_CID2_RESETVALUE         0x00000005ul </span>
<a name="l00495"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga755afb0dc289f0eeaaf805636836da72">00495</a> <span class="preprocessor">#define DSU_CID2_PREAMBLEB2_Pos     0            </span>
<a name="l00496"></a>00496 <span class="preprocessor">#define DSU_CID2_PREAMBLEB2_Msk     (0xFFul &lt;&lt; DSU_CID2_PREAMBLEB2_Pos)</span>
<a name="l00497"></a>00497 <span class="preprocessor"></span><span class="preprocessor">#define DSU_CID2_PREAMBLEB2(value)  (DSU_CID2_PREAMBLEB2_Msk &amp; ((value) &lt;&lt; DSU_CID2_PREAMBLEB2_Pos))</span>
<a name="l00498"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gaedee750a7bad4de75131402ddea84c91">00498</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_CID2_MASK               0x000000FFul </span>
<a name="l00500"></a>00500 <span class="preprocessor"></span><span class="comment">/* -------- DSU_CID3 : (DSU Offset: 0x1FFC) (R/  32) Component Identification 3 -------- */</span>
<a name="l00501"></a>00501 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00502"></a><a class="code" href="union_d_s_u___c_i_d3___type.html">00502</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00503"></a>00503     <span class="keyword">struct </span>{
<a name="l00504"></a><a class="code" href="union_d_s_u___c_i_d3___type.html#a60cd69bfe21330ce7858e113b8da44ae">00504</a>         uint32_t PREAMBLEB3:8;     
<a name="l00505"></a><a class="code" href="union_d_s_u___c_i_d3___type.html#ab19860ea692b13ae19bf330d41833d94">00505</a>         uint32_t :24;              
<a name="l00506"></a>00506     } bit;                       
<a name="l00507"></a><a class="code" href="union_d_s_u___c_i_d3___type.html#afeb585a31166086d971e8b8fb779bb9d">00507</a>     uint32_t <a class="code" href="union_d_s_u___c_i_d3___type.html#afeb585a31166086d971e8b8fb779bb9d">reg</a>;                
<a name="l00508"></a>00508 } <a class="code" href="union_d_s_u___c_i_d3___type.html">DSU_CID3_Type</a>;
<a name="l00509"></a>00509 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00510"></a>00510 
<a name="l00511"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga9863199733ba4498f102f28fc2c40021">00511</a> <span class="preprocessor">#define DSU_CID3_OFFSET             0x1FFC       </span>
<a name="l00512"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga8cfe3b4da150c87da70eccd4c07280f4">00512</a> <span class="preprocessor">#define DSU_CID3_RESETVALUE         0x000000B1ul </span>
<a name="l00514"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#gad11a14455b5f888c07616d9c56808b09">00514</a> <span class="preprocessor">#define DSU_CID3_PREAMBLEB3_Pos     0            </span>
<a name="l00515"></a>00515 <span class="preprocessor">#define DSU_CID3_PREAMBLEB3_Msk     (0xFFul &lt;&lt; DSU_CID3_PREAMBLEB3_Pos)</span>
<a name="l00516"></a>00516 <span class="preprocessor"></span><span class="preprocessor">#define DSU_CID3_PREAMBLEB3(value)  (DSU_CID3_PREAMBLEB3_Msk &amp; ((value) &lt;&lt; DSU_CID3_PREAMBLEB3_Pos))</span>
<a name="l00517"></a><a class="code" href="group___s_a_m_r21___d_s_u.html#ga7b551efb4b690585f91a21e36b24215f">00517</a> <span class="preprocessor"></span><span class="preprocessor">#define DSU_CID3_MASK               0x000000FFul </span>
<a name="l00520"></a>00520 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00521"></a><a class="code" href="struct_dsu.html">00521</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00522"></a><a class="code" href="struct_dsu.html#a37a45b5734e68c25515884abbc7354bc">00522</a>     <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  <a class="code" href="union_d_s_u___c_t_r_l___type.html">DSU_CTRL_Type</a>             <a class="code" href="struct_dsu.html#a37a45b5734e68c25515884abbc7354bc" title="Offset: 0x0000 ( /W 8) Control.">CTRL</a>;        
<a name="l00523"></a><a class="code" href="struct_dsu.html#af251ab6944603f4ffcc03a04c3a591af">00523</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_s_u___s_t_a_t_u_s_a___type.html">DSU_STATUSA_Type</a>          <a class="code" href="struct_dsu.html#af251ab6944603f4ffcc03a04c3a591af" title="Offset: 0x0001 (R/W 8) Status A.">STATUSA</a>;     
<a name="l00524"></a><a class="code" href="struct_dsu.html#aff3083b68480ee6d95d4213577136659">00524</a>     <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___s_t_a_t_u_s_b___type.html">DSU_STATUSB_Type</a>          <a class="code" href="struct_dsu.html#aff3083b68480ee6d95d4213577136659" title="Offset: 0x0002 (R/ 8) Status B.">STATUSB</a>;     
<a name="l00525"></a>00525     <a class="code" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved1[0x1];
<a name="l00526"></a><a class="code" href="struct_dsu.html#a453e7beb133d9b05320a24aba312f7f0">00526</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_s_u___a_d_d_r___type.html">DSU_ADDR_Type</a>             <a class="code" href="struct_dsu.html#a453e7beb133d9b05320a24aba312f7f0" title="Offset: 0x0004 (R/W 32) Address.">ADDR</a>;        
<a name="l00527"></a><a class="code" href="struct_dsu.html#af13eeff822c0542965939b8a078bc496">00527</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_s_u___l_e_n_g_t_h___type.html">DSU_LENGTH_Type</a>           <a class="code" href="struct_dsu.html#af13eeff822c0542965939b8a078bc496" title="Offset: 0x0008 (R/W 32) Length.">LENGTH</a>;      
<a name="l00528"></a><a class="code" href="struct_dsu.html#a0a0cae05796695f78b4e5536792c8953">00528</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_s_u___d_a_t_a___type.html">DSU_DATA_Type</a>             <a class="code" href="struct_dsu.html#a0a0cae05796695f78b4e5536792c8953" title="Offset: 0x000C (R/W 32) Data.">DATA</a>;        
<a name="l00529"></a><a class="code" href="struct_dsu.html#a8cd3250ce850a65d90af4f8b31c6293c">00529</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_s_u___d_c_c___type.html">DSU_DCC_Type</a>              DCC[2];      
<a name="l00530"></a><a class="code" href="struct_dsu.html#ae8a2a4525dd77831e3bba601b5eaf924">00530</a>     <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___d_i_d___type.html">DSU_DID_Type</a>              <a class="code" href="struct_dsu.html#ae8a2a4525dd77831e3bba601b5eaf924" title="Offset: 0x0018 (R/ 32) Device Identification.">DID</a>;         
<a name="l00531"></a>00531     <a class="code" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved2[0xFE4];
<a name="l00532"></a><a class="code" href="struct_dsu.html#a65c51ffb7a16544bb615c96029e4b5eb">00532</a>     <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___e_n_t_r_y___type.html">DSU_ENTRY_Type</a>            ENTRY[2];    
<a name="l00533"></a><a class="code" href="struct_dsu.html#ae320db89e4b834b02befb5aa2867ce09">00533</a>     <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___e_n_d___type.html">DSU_END_Type</a>              <a class="code" href="struct_dsu.html#ae320db89e4b834b02befb5aa2867ce09" title="Offset: 0x1008 (R/ 32) Coresight ROM Table End.">END</a>;         
<a name="l00534"></a>00534     <a class="code" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved3[0xFC0];
<a name="l00535"></a><a class="code" href="struct_dsu.html#a408d8afc257ed78a3169ca958d24a5aa">00535</a>     <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___m_e_m_t_y_p_e___type.html">DSU_MEMTYPE_Type</a>          <a class="code" href="struct_dsu.html#a408d8afc257ed78a3169ca958d24a5aa" title="Offset: 0x1FCC (R/ 32) Coresight ROM Table Memory Type.">MEMTYPE</a>;     
<a name="l00536"></a><a class="code" href="struct_dsu.html#af1aef1af23b9c04fa51bb38d3d49d980">00536</a>     <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___p_i_d4___type.html">DSU_PID4_Type</a>             <a class="code" href="struct_dsu.html#af1aef1af23b9c04fa51bb38d3d49d980" title="Offset: 0x1FD0 (R/ 32) Peripheral Identification 4.">PID4</a>;        
<a name="l00537"></a>00537     <a class="code" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved4[0xC];
<a name="l00538"></a><a class="code" href="struct_dsu.html#a60c2a9199ffaae85c76de6c28fc15ec1">00538</a>     <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___p_i_d0___type.html">DSU_PID0_Type</a>             <a class="code" href="struct_dsu.html#a60c2a9199ffaae85c76de6c28fc15ec1" title="Offset: 0x1FE0 (R/ 32) Peripheral Identification 0.">PID0</a>;        
<a name="l00539"></a><a class="code" href="struct_dsu.html#aeafe6f433e6983dedb1b78efe1508991">00539</a>     <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___p_i_d1___type.html">DSU_PID1_Type</a>             <a class="code" href="struct_dsu.html#aeafe6f433e6983dedb1b78efe1508991" title="Offset: 0x1FE4 (R/ 32) Peripheral Identification 1.">PID1</a>;        
<a name="l00540"></a><a class="code" href="struct_dsu.html#ae7543be9132a30e1a0a3d2585fa74ad7">00540</a>     <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___p_i_d2___type.html">DSU_PID2_Type</a>             <a class="code" href="struct_dsu.html#ae7543be9132a30e1a0a3d2585fa74ad7" title="Offset: 0x1FE8 (R/ 32) Peripheral Identification 2.">PID2</a>;        
<a name="l00541"></a><a class="code" href="struct_dsu.html#a12e3fc61b1f37f213768fded01011226">00541</a>     <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___p_i_d3___type.html">DSU_PID3_Type</a>             <a class="code" href="struct_dsu.html#a12e3fc61b1f37f213768fded01011226" title="Offset: 0x1FEC (R/ 32) Peripheral Identification 3.">PID3</a>;        
<a name="l00542"></a><a class="code" href="struct_dsu.html#acd4b45b637efcb62b9f67c877dcbb4ce">00542</a>     <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___c_i_d0___type.html">DSU_CID0_Type</a>             <a class="code" href="struct_dsu.html#acd4b45b637efcb62b9f67c877dcbb4ce" title="Offset: 0x1FF0 (R/ 32) Component Identification 0.">CID0</a>;        
<a name="l00543"></a><a class="code" href="struct_dsu.html#afeea7b5b5fee7f91ca2886b616f3d4c3">00543</a>     <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___c_i_d1___type.html">DSU_CID1_Type</a>             <a class="code" href="struct_dsu.html#afeea7b5b5fee7f91ca2886b616f3d4c3" title="Offset: 0x1FF4 (R/ 32) Component Identification 1.">CID1</a>;        
<a name="l00544"></a><a class="code" href="struct_dsu.html#afaa3b33371d8b21883936c53a879d61f">00544</a>     <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___c_i_d2___type.html">DSU_CID2_Type</a>             <a class="code" href="struct_dsu.html#afaa3b33371d8b21883936c53a879d61f" title="Offset: 0x1FF8 (R/ 32) Component Identification 2.">CID2</a>;        
<a name="l00545"></a><a class="code" href="struct_dsu.html#a8ce289f77dfa3331bc94ae699c6031d7">00545</a>     <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___c_i_d3___type.html">DSU_CID3_Type</a>             <a class="code" href="struct_dsu.html#a8ce289f77dfa3331bc94ae699c6031d7" title="Offset: 0x1FFC (R/ 32) Component Identification 3.">CID3</a>;        
<a name="l00546"></a>00546 } <a class="code" href="struct_dsu.html" title="DSU hardware registers.">Dsu</a>;
<a name="l00547"></a>00547 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00548"></a>00548 
<a name="l00551"></a>00551 <span class="preprocessor">#endif </span><span class="comment">/* _SAMR21_DSU_COMPONENT_ */</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:04 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
