# Reading pref.tcl
# do lab2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab2/TwoByOneMux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:39:17 on Feb 05,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab2/TwoByOneMux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TwoByOneMux
# -- Compiling architecture ARCH of TwoByOneMux
# End time: 00:39:17 on Feb 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab2/FourbyOneMux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:39:17 on Feb 05,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab2/FourbyOneMux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FourbyOneMux
# -- Compiling architecture ARCH of FourbyOneMux
# End time: 00:39:17 on Feb 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab2/AndGate.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:39:17 on Feb 05,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab2/AndGate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AndGate
# -- Compiling architecture Struct of AndGate
# End time: 00:39:17 on Feb 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab2/OrGate.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:39:17 on Feb 05,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab2/OrGate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity OrGate
# -- Compiling architecture Struct of OrGate
# End time: 00:39:17 on Feb 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab2/NotGate.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:39:17 on Feb 05,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab2/NotGate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity NotGate
# -- Compiling architecture Struct of NotGate
# End time: 00:39:18 on Feb 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab2/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:39:18 on Feb 05,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab2/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture tb of TestBench
# End time: 00:39:18 on Feb 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TestBench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 00:39:18 on Feb 05,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(tb)
# Loading work.fourbyonemux(arch)
# Loading work.twobyonemux(arch)
# Loading work.orgate(struct)
# Loading work.andgate(struct)
# Loading work.notgate(struct)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 00:41:08 on Feb 05,2021, Elapsed time: 0:01:50
# Errors: 0, Warnings: 0
