(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param94 = ((((((8'hbf) << (8'hb7)) ~^ (+(8'ha7))) ? {((7'h40) ? (8'ha8) : (8'hbf)), {(8'h9c), (8'ha0)}} : (~(~|(8'haa)))) ? ((((8'hba) <= (8'hba)) ? ((8'ha8) && (8'h9d)) : (~^(7'h41))) ? {{(7'h43)}} : (((8'ha2) ? (7'h41) : (8'hae)) ? ((7'h44) ? (8'haa) : (7'h44)) : (&(8'hb0)))) : {{((8'hb8) ? (8'ha1) : (7'h43))}, (8'ha0)}) & (!{(((8'ha7) ? (8'hae) : (8'ha2)) ? ((8'hbd) ? (8'ha1) : (8'hba)) : ((8'hb3) + (8'hb0))), {((8'ha8) ? (8'hb4) : (8'h9c)), ((8'hae) ? (8'hb0) : (8'ha7))}})))
(y, clk, wire0, wire1, wire2, wire3, wire4);
  output wire [(32'h184):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h13):(1'h0)] wire0;
  input wire [(4'hd):(1'h0)] wire1;
  input wire [(4'hb):(1'h0)] wire2;
  input wire signed [(3'h4):(1'h0)] wire3;
  input wire [(4'hb):(1'h0)] wire4;
  wire [(2'h3):(1'h0)] wire93;
  wire signed [(4'h9):(1'h0)] wire92;
  wire [(3'h6):(1'h0)] wire64;
  wire signed [(5'h14):(1'h0)] wire63;
  wire [(4'hf):(1'h0)] wire62;
  wire [(4'hf):(1'h0)] wire61;
  wire [(2'h2):(1'h0)] wire59;
  reg [(4'h8):(1'h0)] reg91 = (1'h0);
  reg [(2'h3):(1'h0)] reg90 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg89 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg88 = (1'h0);
  reg [(5'h10):(1'h0)] reg87 = (1'h0);
  reg [(4'hc):(1'h0)] reg86 = (1'h0);
  reg [(5'h13):(1'h0)] reg84 = (1'h0);
  reg [(5'h10):(1'h0)] reg83 = (1'h0);
  reg [(4'hd):(1'h0)] reg82 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg80 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg79 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg77 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg75 = (1'h0);
  reg [(4'ha):(1'h0)] reg74 = (1'h0);
  reg [(5'h15):(1'h0)] reg73 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg72 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg71 = (1'h0);
  reg [(3'h6):(1'h0)] reg70 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg69 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg68 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg67 = (1'h0);
  reg [(4'hf):(1'h0)] reg66 = (1'h0);
  reg [(3'h6):(1'h0)] reg65 = (1'h0);
  reg [(4'h9):(1'h0)] reg85 = (1'h0);
  reg signed [(4'ha):(1'h0)] forvar81 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg78 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg76 = (1'h0);
  assign y = {wire93,
                 wire92,
                 wire64,
                 wire63,
                 wire62,
                 wire61,
                 wire59,
                 reg91,
                 reg90,
                 reg89,
                 reg88,
                 reg87,
                 reg86,
                 reg84,
                 reg83,
                 reg82,
                 reg80,
                 reg79,
                 reg77,
                 reg75,
                 reg74,
                 reg73,
                 reg72,
                 reg71,
                 reg70,
                 reg69,
                 reg68,
                 reg67,
                 reg66,
                 reg65,
                 reg85,
                 forvar81,
                 reg78,
                 reg76,
                 (1'h0)};
  module5 #() modinst60 (.y(wire59), .wire7(wire2), .wire6(wire3), .clk(clk), .wire9(wire1), .wire8(wire4), .wire10(wire0));
  assign wire61 = ($unsigned((!wire2[(3'h4):(1'h1)])) || wire59[(1'h1):(1'h1)]);
  assign wire62 = "KU6";
  assign wire63 = (~"idGki1bBclma2lvgtQ");
  assign wire64 = ($signed($unsigned((|wire63[(5'h12):(4'hf)]))) * $unsigned(("ErGCWb4N6d" ?
                      wire62[(3'h4):(1'h1)] : wire61[(4'hf):(4'h9)])));
  always
    @(posedge clk) begin
      reg65 <= (~$signed("IoCA4GxLno0ZbR5trYNF"));
    end
  always
    @(posedge clk) begin
      reg66 <= "H02IQpDAuCPbfzSyan";
      reg67 <= $signed((wire2 ? $signed((~^wire62)) : (reg66 - wire62)));
      if ({(8'hbc), $unsigned((~$signed((reg65 ? wire63 : wire64))))})
        begin
          reg68 <= (&((((wire62 << wire61) ?
              $signed(wire0) : $signed(wire62)) == (~|{reg66})) ~^ ({(^(8'ha6))} * "Td0SHn")));
          if ((wire62[(4'hd):(3'h6)] ?
              (($signed("cCZHGZCknt6yaBkVlJym") ?
                      $signed(wire3) : (^~(wire59 <<< (8'ha2)))) ?
                  wire61 : $signed("ASB")) : {(!$signed((-wire2)))}))
            begin
              reg69 <= (8'hab);
              reg70 <= "VHoQRLs1v0Tmv9U";
              reg71 <= "AiSmGXLGxKyaEqZVL";
              reg72 <= reg71;
              reg73 <= ($signed(($signed({wire62}) >= $signed($unsigned(reg70)))) ?
                  (~^($signed(wire61) ?
                      $signed((wire0 ? wire0 : reg66)) : (reg70[(1'h0):(1'h0)] ?
                          "mME4XKfQZUT1af4JOY" : reg69))) : (((wire2[(4'h8):(3'h6)] ^~ (&reg66)) ?
                      (reg71[(3'h4):(2'h3)] ?
                          $unsigned(wire1) : {reg69,
                              wire2}) : (8'ha5)) ~^ ("TXTDs3k" ?
                      reg70 : $signed(reg70[(1'h1):(1'h0)]))));
            end
          else
            begin
              reg69 <= reg66[(4'ha):(3'h4)];
              reg70 <= reg73[(3'h4):(2'h2)];
              reg71 <= "oU4sQP1rN3Z9yJwpl3AZ";
            end
          reg74 <= $signed(wire3[(3'h4):(3'h4)]);
          reg75 <= $unsigned(("tDRi3lRMzzPWp904K" > $unsigned(reg68[(4'ha):(4'h9)])));
        end
      else
        begin
          if ("5D6IMg580EvI4nW")
            begin
              reg68 <= ($unsigned($unsigned(reg65)) ?
                  reg74[(4'h9):(1'h0)] : $unsigned(wire63));
              reg69 <= $unsigned("1GwaZOmJg");
              reg70 <= "S";
            end
          else
            begin
              reg68 <= (&reg70);
              reg69 <= $unsigned($signed(($signed("InONOJEwbd") - (^reg69[(4'ha):(4'h9)]))));
              reg70 <= ((~&"RMWiTb1UtiU") ?
                  $unsigned((reg72 <= ($signed(wire61) ?
                      (reg74 << reg75) : $signed(wire1)))) : (~("" & $unsigned((reg75 <<< wire63)))));
            end
          if ((^$signed(("FBqp7wFdxQfcKfsoVOK2" * $unsigned("GgoTsM3EKBS")))))
            begin
              reg71 <= reg75;
            end
          else
            begin
              reg76 = {($unsigned($signed((~reg70))) ?
                      "OXK86hqSmEyhnFesu" : wire59[(1'h0):(1'h0)])};
            end
          reg77 <= (8'hac);
        end
      if ((reg72[(3'h4):(3'h4)] ?
          (^~(+($signed(reg68) >> "A7W6"))) : $unsigned("LELBPVcpX1RRBFE")))
        begin
          reg78 = (+"RePWVR9vlZf");
          reg79 <= reg65;
        end
      else
        begin
          reg79 <= {(8'hb0), "hhSmwrSTyp"};
          reg80 <= "hG7EqIw01013UWBPK";
          for (forvar81 = (1'h0); (forvar81 < (2'h2)); forvar81 = (forvar81 + (1'h1)))
            begin
              reg82 <= (((reg66[(1'h1):(1'h1)] ?
                      $unsigned("XEIlBaZpFXFkSJ") : "bBuk6LgTzFti2iR") ?
                  $unsigned(({wire1,
                      wire1} < $signed(reg79))) : (reg79[(4'hd):(1'h1)] > reg76)) * $unsigned((8'hab)));
              reg83 <= (-((^(~^wire1)) ?
                  "q2hDF0O1n" : (wire3[(2'h2):(1'h0)] < wire1[(4'hc):(2'h3)])));
              reg84 <= (((($signed(reg79) && (reg79 ? (8'hb9) : reg82)) ?
                      (~&(reg71 > wire1)) : $unsigned(reg83[(4'hc):(4'h9)])) ?
                  "LEQ1MM0b2FMKg" : "mMDT61AwQyRD") == (reg65 ?
                  reg83 : $unsigned("obHrKXuynseDd")));
              reg85 = "a14utO8xqoMwHSygn";
              reg86 <= "unYlM";
            end
          if ($signed({wire61[(4'hd):(1'h1)]}))
            begin
              reg87 <= ($unsigned({$signed("0sAIl")}) <= ($signed("Vp0Xw6Rg0JPCf81") <= (~&"vC")));
              reg88 <= reg71;
              reg89 <= wire0[(4'h8):(1'h0)];
            end
          else
            begin
              reg87 <= reg79[(4'hd):(4'h9)];
              reg88 <= $signed({"VeAK0hXg", (reg67[(1'h1):(1'h1)] ^~ (!"z"))});
              reg89 <= (~"S0oi73ykhzmEEkn12u");
            end
          reg90 <= forvar81;
        end
      reg91 <= "Xw8xcbptpeGUeFI";
    end
  assign wire92 = reg83;
  assign wire93 = reg89;
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module5  (y, clk, wire10, wire9, wire8, wire7, wire6);
  output wire [(32'h248):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h12):(1'h0)] wire10;
  input wire [(4'hd):(1'h0)] wire9;
  input wire [(4'hb):(1'h0)] wire8;
  input wire [(4'hb):(1'h0)] wire7;
  input wire [(3'h4):(1'h0)] wire6;
  wire [(4'hf):(1'h0)] wire58;
  wire signed [(4'hc):(1'h0)] wire57;
  wire signed [(5'h12):(1'h0)] wire56;
  wire [(4'ha):(1'h0)] wire54;
  wire signed [(2'h3):(1'h0)] wire37;
  wire signed [(5'h14):(1'h0)] wire36;
  wire signed [(3'h5):(1'h0)] wire14;
  wire [(4'hf):(1'h0)] wire13;
  wire [(4'hd):(1'h0)] wire12;
  wire signed [(5'h12):(1'h0)] wire11;
  reg signed [(5'h13):(1'h0)] reg55 = (1'h0);
  reg [(3'h7):(1'h0)] reg51 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg50 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg49 = (1'h0);
  reg [(5'h10):(1'h0)] reg48 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg47 = (1'h0);
  reg signed [(4'he):(1'h0)] reg46 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg45 = (1'h0);
  reg [(4'hc):(1'h0)] reg44 = (1'h0);
  reg [(5'h11):(1'h0)] reg42 = (1'h0);
  reg [(5'h11):(1'h0)] reg41 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg40 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg39 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg38 = (1'h0);
  reg [(4'hd):(1'h0)] reg34 = (1'h0);
  reg [(4'ha):(1'h0)] reg33 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg32 = (1'h0);
  reg [(4'hd):(1'h0)] reg31 = (1'h0);
  reg [(5'h10):(1'h0)] reg30 = (1'h0);
  reg [(4'h8):(1'h0)] reg29 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg27 = (1'h0);
  reg [(5'h14):(1'h0)] reg26 = (1'h0);
  reg [(4'h9):(1'h0)] reg24 = (1'h0);
  reg [(4'h9):(1'h0)] reg23 = (1'h0);
  reg signed [(4'he):(1'h0)] reg22 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg21 = (1'h0);
  reg [(4'hf):(1'h0)] reg20 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg19 = (1'h0);
  reg [(4'hc):(1'h0)] reg18 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg17 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg16 = (1'h0);
  reg [(4'h8):(1'h0)] reg15 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg53 = (1'h0);
  reg [(3'h5):(1'h0)] reg52 = (1'h0);
  reg [(5'h10):(1'h0)] reg43 = (1'h0);
  reg [(5'h15):(1'h0)] reg35 = (1'h0);
  reg [(3'h7):(1'h0)] reg28 = (1'h0);
  reg [(4'he):(1'h0)] reg25 = (1'h0);
  assign y = {wire58,
                 wire57,
                 wire56,
                 wire54,
                 wire37,
                 wire36,
                 wire14,
                 wire13,
                 wire12,
                 wire11,
                 reg55,
                 reg51,
                 reg50,
                 reg49,
                 reg48,
                 reg47,
                 reg46,
                 reg45,
                 reg44,
                 reg42,
                 reg41,
                 reg40,
                 reg39,
                 reg38,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg27,
                 reg26,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg53,
                 reg52,
                 reg43,
                 reg35,
                 reg28,
                 reg25,
                 (1'h0)};
  assign wire11 = $unsigned(wire8[(3'h5):(2'h2)]);
  assign wire12 = $unsigned((^~(wire6 == wire6)));
  assign wire13 = $signed((&$unsigned($unsigned($unsigned(wire10)))));
  assign wire14 = ($unsigned(wire13) >>> wire12);
  always
    @(posedge clk) begin
      reg15 <= $unsigned($signed($signed({(&(8'ha3))})));
      if ($signed(wire14[(2'h3):(1'h1)]))
        begin
          if ($unsigned(wire14[(2'h2):(1'h1)]))
            begin
              reg16 <= (^~"4uiX7zDBv");
              reg17 <= "M4Qz5qFiFb";
              reg18 <= "1Ue77tB";
              reg19 <= ({reg17, "RP4RIOl2EyPsKezL"} ?
                  wire14 : ((8'ha5) ~^ (($signed(reg15) - $signed(wire14)) ?
                      wire14[(3'h5):(1'h1)] : "PL")));
            end
          else
            begin
              reg16 <= (7'h43);
              reg17 <= "HDnwXWyCH";
            end
          if ((reg19[(1'h1):(1'h1)] ?
              wire8 : $unsigned(($unsigned((reg19 ?
                  wire6 : reg18)) ^~ $signed($signed(wire10))))))
            begin
              reg20 <= (wire12 == "vvwnmGm8aSanr0x");
            end
          else
            begin
              reg20 <= $unsigned(("fz" <= $unsigned($signed({reg16}))));
              reg21 <= ($signed("VCEAQx9tCCXaDNJOue") ?
                  $signed(($signed((wire11 ~^ wire7)) <<< reg15[(3'h7):(1'h1)])) : (|{{(^~reg20)}}));
              reg22 <= reg20[(2'h3):(1'h1)];
              reg23 <= wire12[(4'ha):(4'h8)];
              reg24 <= reg21;
            end
        end
      else
        begin
          reg25 = (-$signed(($signed((wire8 && reg15)) ?
              "ATqD45IIDv96WeAWU67" : $signed($unsigned((8'hac))))));
          if (($unsigned($unsigned(({reg19, wire7} ?
              "ra" : (wire10 ? wire7 : reg15)))) | "OxtDyGA"))
            begin
              reg26 <= ($signed($unsigned((^$unsigned(wire14)))) >>> ($signed(wire10[(2'h2):(1'h1)]) <= $unsigned("t6ydO")));
              reg27 <= $unsigned((($unsigned($signed(wire6)) ~^ $unsigned((8'hba))) ?
                  $signed($signed($unsigned(reg15))) : (($signed((8'hbd)) & ((7'h40) ?
                      wire14 : reg24)) && wire13[(2'h3):(1'h0)])));
            end
          else
            begin
              reg26 <= wire13;
              reg28 = (reg25[(4'h9):(4'h8)] ^ reg21);
              reg29 <= $unsigned((reg23 >= (+wire13[(1'h0):(1'h0)])));
            end
          if (reg27)
            begin
              reg30 <= $signed(((wire6[(1'h1):(1'h0)] ^ $unsigned($unsigned(reg27))) ^ wire6));
              reg31 <= reg19;
            end
          else
            begin
              reg30 <= reg28;
              reg31 <= wire13[(3'h7):(3'h5)];
              reg32 <= ($unsigned($unsigned($unsigned("pK"))) ?
                  ((~|(reg28[(3'h5):(3'h4)] * (wire10 ? reg19 : wire9))) ?
                      (~&(~&(reg15 ?
                          wire8 : reg23))) : reg19) : $signed("94lUYKX7qgvpDSJhgFys"));
            end
        end
      reg33 <= reg21;
      reg34 <= reg22[(4'hb):(2'h2)];
      reg35 = (!reg25);
    end
  assign wire36 = $signed(wire13);
  assign wire37 = {$signed($signed((~&(wire12 ? reg16 : reg20))))};
  always
    @(posedge clk) begin
      reg38 <= $unsigned(("E1Pavbva" ?
          $unsigned("BDNlzFXs7") : ($unsigned(reg33[(4'h9):(3'h7)]) & $signed((!reg24)))));
      if (("sPl" <= $signed($signed((8'hb2)))))
        begin
          reg39 <= (reg26[(5'h11):(4'hb)] >= $unsigned((((+wire14) ?
                  $signed(reg33) : $unsigned(reg38)) ?
              $unsigned({reg24}) : reg23[(2'h3):(1'h0)])));
          if ($unsigned({"6ES", (~reg31)}))
            begin
              reg40 <= reg20;
              reg41 <= $unsigned((reg27 ?
                  (8'hbb) : (~^$unsigned((reg39 ? reg38 : wire13)))));
              reg42 <= $signed($signed(($unsigned("AwW8igU") | ((!wire14) ?
                  (|(8'h9c)) : (&reg21)))));
            end
          else
            begin
              reg40 <= $unsigned($unsigned({reg33, "Fc1C1Xzs"}));
              reg41 <= (~&reg19[(3'h5):(2'h2)]);
              reg43 = {$unsigned(wire8)};
            end
          if (reg16[(3'h7):(1'h1)])
            begin
              reg44 <= reg39;
            end
          else
            begin
              reg44 <= ({($unsigned($unsigned(reg38)) >> "ZeT1im1uk34LCPc"),
                      ((8'hbb) > reg29)} ?
                  "h6W7P0MMRCoxFx" : reg24);
              reg45 <= $unsigned($signed($unsigned($signed(((7'h43) ?
                  reg40 : reg40)))));
            end
        end
      else
        begin
          reg39 <= "RgWzL75q7WVZ94Q";
          if ("dlzQzscknyeH7")
            begin
              reg40 <= (~((!$signed($signed(wire13))) ?
                  "vI7" : $signed(reg24)));
            end
          else
            begin
              reg40 <= wire13[(1'h1):(1'h0)];
              reg41 <= reg32;
              reg43 = (((^reg44) ? ("vHDy" != reg42) : "a9urNAyLsOzGP") ?
                  (!({(!wire13),
                      $signed(reg42)} & ($signed(reg26) <= $signed(reg38)))) : ((8'had) & wire10));
              reg44 <= $unsigned(reg32);
            end
          if ($unsigned((reg26 ? reg20[(4'hb):(2'h3)] : (8'ha7))))
            begin
              reg45 <= (^reg40);
            end
          else
            begin
              reg45 <= $unsigned(((reg34[(4'h9):(2'h3)] ?
                  reg41[(1'h0):(1'h0)] : ("ZynURQmV1KDtd" ?
                      $unsigned(reg22) : reg32[(1'h1):(1'h0)])) ^~ ((&(reg21 ?
                  reg22 : wire12)) + $unsigned(reg17))));
              reg46 <= $unsigned($unsigned((&reg19[(3'h4):(2'h3)])));
              reg47 <= ($signed($unsigned(reg17)) - $unsigned((7'h42)));
              reg48 <= "a";
            end
          if ($signed($unsigned((~^reg26[(2'h3):(2'h2)]))))
            begin
              reg49 <= reg21[(1'h1):(1'h0)];
            end
          else
            begin
              reg49 <= $signed(wire10[(4'he):(2'h3)]);
              reg50 <= reg33;
            end
          if ((~|((8'ha6) & "UR5sOBa")))
            begin
              reg51 <= (&wire36[(3'h5):(3'h4)]);
              reg52 = $signed((((^~"626wAZAsIgG20") <= $unsigned($unsigned(reg30))) ?
                  reg34 : (~&$signed($unsigned(reg51)))));
              reg53 = reg34[(3'h5):(3'h5)];
            end
          else
            begin
              reg51 <= $unsigned(reg18);
            end
        end
    end
  assign wire54 = $signed((|{$unsigned("KE425lH0wmMtxpDkXZB")}));
  always
    @(posedge clk) begin
      reg55 <= reg26;
    end
  assign wire56 = $signed($unsigned($signed("C7a")));
  assign wire57 = {reg24, reg21[(1'h0):(1'h0)]};
  assign wire58 = "T7hnR";
endmodule