# Reading pref.tcl
# Loading project ZIRStore
# Compile of ZIRCfg_Data.v was successful.
# Compile of ZIRSensor_Controller.v was successful.
# Compile of ZIRStore_Top.v was successful.
# Compile of ZOctalRAMCfg.v was successful.
# Compile of ZOctalRAMOperator.v was successful.
# Compile of ZUART_Tx.v was successful.
# Compile of ZPLL.v was successful.
# Compile of ZRAM_DP.v was successful.
# Compile of ZResetGenerator.v was successful.
# Compile of ZClockDomainCrossing.v was successful.
# Compile of ZIRStore_Bottom.v was successful.
# Compile of ZSynReset.v was successful.
# 12 compiles, 0 failed with no errors.
# Compile of ZIRCfg_Data.v was successful.
# Compile of ZIRSensor_Controller.v was successful.
# Compile of ZIRStore_Top.v was successful.
# Compile of ZOctalRAMCfg.v was successful.
# Compile of ZOctalRAMOperator.v was successful.
# Compile of ZUART_Tx.v was successful.
# Compile of ZPLL.v was successful.
# Compile of ZRAM_DP.v was successful.
# Compile of ZResetGenerator.v was successful.
# Compile of ZClockDomainCrossing.v was successful.
# Compile of ZIRStore_Bottom.v was successful.
# Compile of ZSynReset.v was successful.
# 12 compiles, 0 failed with no errors.
vsim work.ZIRStore_Top iCE40UP.BB_B iCE40UP.HFOSC iCE40UP.IOL_B
# vsim work.ZIRStore_Top iCE40UP.BB_B iCE40UP.HFOSC iCE40UP.IOL_B 
# Start time: 10:18:44 on Sep 09,2024
# //  ModelSim - Lattice FPGA Edition 2021.4 Oct 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.ZIRStore_Top
# Loading iCE40UP.HSOSC
# Loading iCE40UP.VLO
# Loading iCE40UP.HSOSC_CORE
# Loading iCE40UP.HFOSC
# Loading iCE40UP.HFOSC_CORE
# Loading work.ZPLL
# Loading work.ZPLL_ipgen_lscc_pll
# Loading iCE40UP.PLL_B
# Loading iCE40UP.PLL40_2F_CORE
# Loading work.ZSyncReset
# Loading work.ZIRStore_Bottom
# Loading work.ZIRSensor_Controller
# Loading work.ZUART_Tx
# Loading work.ZIRCfg_Data
# Loading work.ZRAM_DP
# Loading work.ZRAM_DP_ipgen_lscc_ram_dp
# Loading work.ZRAM_DP_ipgen_lscc_ram_dp_main
# Loading work.ZOctalRAMOperator
# Loading iCE40UP.BB_B
# Loading iCE40UP.PIO
# Loading work.ZOctalRAMCfg
# Loading iCE40UP.IOL_B
# Loading iCE40UP.IOLOGIC
# Loading iCE40UP.tSPLL40
# Loading iCE40UP.ShiftReg427
# Loading iCE40UP.mux4to1
# Loading iCE40UP.FineDlyAdj
# Loading iCE40UP.Delay4Buf
# Loading iCE40UP.ABIWTCZ4
# Loading work.ZRAM_DP_ipgen_lscc_ram_dp_core
# Loading iCE40UP.PDP4K
# Loading iCE40UP.EBR_B
# Loading iCE40UP.RAM40_4K
# Loading iCE40UP.read_data_decoder
# Loading iCE40UP.write_data_decoder
# Loading iCE40UP.mask_decoder
# Loading iCE40UP.RAM4K
add wave -position insertpoint  \
sim:/ZIRStore_Top/oLED1 \
sim:/ZIRStore_Top/oLED2 \
sim:/ZIRStore_Top/oIOMux \
sim:/ZIRStore_Top/oIR_UART_TxD \
sim:/ZIRStore_Top/iIR_UART_RxD \
sim:/ZIRStore_Top/oPSRAM_RST \
sim:/ZIRStore_Top/oPSRAM_CE \
sim:/ZIRStore_Top/oPSRAM_CLK \
sim:/ZIRStore_Top/ioPSRAM_DQS \
sim:/ZIRStore_Top/ioPSRAM_DATA \
sim:/ZIRStore_Top/oDbgUART_TxD \
sim:/ZIRStore_Top/oTestSignal \
sim:/ZIRStore_Top/clk_48MHz \
sim:/ZIRStore_Top/rst_n_POR \
sim:/ZIRStore_Top/rst_n \
sim:/ZIRStore_Top/clk_Global \
sim:/ZIRStore_Top/clk_Local \
sim:/ZIRStore_Top/rst_n_sync
run 100us
# ************************SBT : Info*****************************
# Note that signal connection to the EXTFEEDBACK port of the PLL must come from INTFBOUT port of PLL.
# ***************************************************************
# ************************SBT : Attention***************************
# Since FEEDBACK_PATH="SIMPLE", the FDA_FEEDBACK value will be ignored
# ******************************************************************
# 
# 
# ************************Attention************************
# 
#    The pulse of the RESET signal is too small! The min-  
# 
#    imum acceptable pulse width is 1us. The PLL verilog   
# 
#    model will continue to operate, but the current sim-  
# 
#    ulation results may not be accurate!                  
# 
# 
# 
#    Please check the RESET input signal, and rerun the    
# 
#    simulation.                                           
# 
# 
# 
#    Simulation time is                 2000
# 
# ******************************************************** 
# 
# 
# 
# Compile of ZOctalRAMOperator.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.ZOctalRAMOperator
run 100us
# ************************SBT : Info*****************************
# Note that signal connection to the EXTFEEDBACK port of the PLL must come from INTFBOUT port of PLL.
# ***************************************************************
# ************************SBT : Attention***************************
# Since FEEDBACK_PATH="SIMPLE", the FDA_FEEDBACK value will be ignored
# ******************************************************************
# 
# 
# ************************Attention************************
# 
#    The pulse of the RESET signal is too small! The min-  
# 
#    imum acceptable pulse width is 1us. The PLL verilog   
# 
#    model will continue to operate, but the current sim-  
# 
#    ulation results may not be accurate!                  
# 
# 
# 
#    Please check the RESET input signal, and rerun the    
# 
#    simulation.                                           
# 
# 
# 
#    Simulation time is                 2000
# 
# ******************************************************** 
# 
# 
# 
# Compile of ZIRCfg_Data.v was successful.
# Compile of ZIRSensor_Controller.v was successful.
# Compile of ZIRStore_Top.v was successful.
# Compile of ZOctalRAMCfg.v was successful.
# Compile of ZOctalRAMOperator.v was successful.
# Compile of ZUART_Tx.v was successful.
# Compile of ZPLL.v was successful.
# Compile of ZRAM_DP.v was successful.
# Compile of ZResetGenerator.v was successful.
# Compile of ZClockDomainCrossing.v was successful.
# Compile of ZIRStore_Bottom.v was successful.
# Compile of ZSynReset.v was successful.
# 12 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.ZIRStore_Top
# Loading work.ZPLL
# Loading work.ZPLL_ipgen_lscc_pll
# Loading work.ZSyncReset
# Loading work.ZIRStore_Bottom
# Loading work.ZIRSensor_Controller
# Loading work.ZUART_Tx
# Loading work.ZIRCfg_Data
# Loading work.ZRAM_DP
# Loading work.ZRAM_DP_ipgen_lscc_ram_dp
# Loading work.ZRAM_DP_ipgen_lscc_ram_dp_main
# Loading work.ZOctalRAMOperator
# Loading work.ZOctalRAMCfg
# Loading work.ZRAM_DP_ipgen_lscc_ram_dp_core
run 100us
# ************************SBT : Info*****************************
# Note that signal connection to the EXTFEEDBACK port of the PLL must come from INTFBOUT port of PLL.
# ***************************************************************
# ************************SBT : Attention***************************
# Since FEEDBACK_PATH="SIMPLE", the FDA_FEEDBACK value will be ignored
# ******************************************************************
# 
# 
# ************************Attention************************
# 
#    The pulse of the RESET signal is too small! The min-  
# 
#    imum acceptable pulse width is 1us. The PLL verilog   
# 
#    model will continue to operate, but the current sim-  
# 
#    ulation results may not be accurate!                  
# 
# 
# 
#    Please check the RESET input signal, and rerun the    
# 
#    simulation.                                           
# 
# 
# 
#    Simulation time is                 2000
# 
# ******************************************************** 
# 
# 
# 
# End time: 11:23:54 on Sep 09,2024, Elapsed time: 1:05:10
# Errors: 0, Warnings: 1
