<stg><name>Kernel64x64</name>


<trans_list>

<trans id="1291" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1292" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1294" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1295" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1297" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1298" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1300" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1301" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1302" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1305" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1306" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1307" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1308" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1594" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1595" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1596" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1597" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1598" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1599" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1600" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1601" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1602" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1603" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1604" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1605" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1606" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1607" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1608" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1609" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1610" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1611" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1612" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1613" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1614" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1618" from="39" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1619" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1615" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1616" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1617" from="42" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1582" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1583" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1592" from="44" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1584" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1587" from="45" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1586" from="46" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1588" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1591" from="47" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1590" from="48" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %iter_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %iter)

]]></Node>
<StgValue><ssdm name="iter_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %coef_tj_read = call float @_ssdm_op_Read.ap_auto.float(float %coef_tj)

]]></Node>
<StgValue><ssdm name="coef_tj_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %coef_ti_read = call float @_ssdm_op_Read.ap_auto.float(float %coef_ti)

]]></Node>
<StgValue><ssdm name="coef_ti_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %coef_tij_read = call float @_ssdm_op_Read.ap_auto.float(float %coef_tij)

]]></Node>
<StgValue><ssdm name="coef_tij_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %array_buffer_0_0_a = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_a"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %array_buffer_0_1_a = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_a"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %array_buffer_1_1_a = getelementptr [1024 x float]* %array_buffer_1_1, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_a"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %bondary_s_buffer_0_s = getelementptr [32 x float]* %bondary_s_buffer_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bondary_s_buffer_0_s"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
:8  %array_buffer_tmp_0_s = alloca [1024 x float], align 4

]]></Node>
<StgValue><ssdm name="array_buffer_tmp_0_s"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
:9  %array_buffer_tmp_0_1 = alloca [1024 x float], align 4

]]></Node>
<StgValue><ssdm name="array_buffer_tmp_0_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %array_buffer_tmp_0_2 = getelementptr [1024 x float]* %array_buffer_tmp_0_1, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="array_buffer_tmp_0_2"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
:11  %array_buffer_tmp_1_s = alloca [1024 x float], align 4

]]></Node>
<StgValue><ssdm name="array_buffer_tmp_1_s"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
:12  %array_buffer_tmp_1_1 = alloca [1024 x float], align 4

]]></Node>
<StgValue><ssdm name="array_buffer_tmp_1_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %bondary_n_buffer_1_s = getelementptr [32 x float]* %bondary_n_buffer_1, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="bondary_n_buffer_1_s"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %bondary_s_buffer_1_s = getelementptr [32 x float]* %bondary_s_buffer_1, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="bondary_s_buffer_1_s"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %1

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0  %it_0 = phi i31 [ 0, %0 ], [ %add_ln27, %hls_label_0_end ]

]]></Node>
<StgValue><ssdm name="it_0"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="31">
<![CDATA[
:1  %zext_ln27 = zext i31 %it_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln27 = icmp slt i32 %zext_ln27, %iter_read

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %add_ln27 = add i31 %it_0, 1

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln27, label %hls_label_0_begin, label %31

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0_begin:3  %bondary_n_buffer_1_1 = load float* %bondary_n_buffer_1_s, align 4

]]></Node>
<StgValue><ssdm name="bondary_n_buffer_1_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="10">
<![CDATA[
hls_label_0_begin:4  %array_buffer_1_1_l = load float* %array_buffer_1_1_a, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_l"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln119"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="73" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0_begin:3  %bondary_n_buffer_1_1 = load float* %bondary_n_buffer_1_s, align 4

]]></Node>
<StgValue><ssdm name="bondary_n_buffer_1_1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="10">
<![CDATA[
hls_label_0_begin:4  %array_buffer_1_1_l = load float* %array_buffer_1_1_a, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_l"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="75" st_id="4" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:7  %tmp_0_1 = fadd float %bondary_n_buffer_1_1, %array_buffer_1_1_l

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="76" st_id="5" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:7  %tmp_0_1 = fadd float %bondary_n_buffer_1_1, %array_buffer_1_1_l

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="77" st_id="6" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:7  %tmp_0_1 = fadd float %bondary_n_buffer_1_1, %array_buffer_1_1_l

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="78" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="10">
<![CDATA[
hls_label_0_begin:2  %array_buffer_0_1_l = load float* %array_buffer_0_1_a, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_l"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:7  %tmp_0_1 = fadd float %bondary_n_buffer_1_1, %array_buffer_1_1_l

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="80" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="10">
<![CDATA[
hls_label_0_begin:2  %array_buffer_0_1_l = load float* %array_buffer_0_1_a, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_l"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:7  %tmp_0_1 = fadd float %bondary_n_buffer_1_1, %array_buffer_1_1_l

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="82" st_id="9" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:6  %prod1_2_0_1 = fmul float %array_buffer_0_1_l, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_2_0_1"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:8  %prod2_2_0_1 = fmul float %tmp_0_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_2_0_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="84" st_id="10" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:6  %prod1_2_0_1 = fmul float %array_buffer_0_1_l, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_2_0_1"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:8  %prod2_2_0_1 = fmul float %tmp_0_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_2_0_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="86" st_id="11" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:6  %prod1_2_0_1 = fmul float %array_buffer_0_1_l, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_2_0_1"/></StgValue>
</operation>

<operation id="87" st_id="11" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:8  %prod2_2_0_1 = fmul float %tmp_0_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_2_0_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="88" st_id="12" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:6  %prod1_2_0_1 = fmul float %array_buffer_0_1_l, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_2_0_1"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:8  %prod2_2_0_1 = fmul float %tmp_0_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_2_0_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="90" st_id="13" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:9  %tmp_2_0_1 = fadd float %prod1_2_0_1, %prod2_2_0_1

]]></Node>
<StgValue><ssdm name="tmp_2_0_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="91" st_id="14" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:9  %tmp_2_0_1 = fadd float %prod1_2_0_1, %prod2_2_0_1

]]></Node>
<StgValue><ssdm name="tmp_2_0_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="92" st_id="15" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:9  %tmp_2_0_1 = fadd float %prod1_2_0_1, %prod2_2_0_1

]]></Node>
<StgValue><ssdm name="tmp_2_0_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="93" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="10">
<![CDATA[
hls_label_0_begin:5  %array_buffer_0_0_l = load float* %array_buffer_0_0_a, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_l"/></StgValue>
</operation>

<operation id="94" st_id="16" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:9  %tmp_2_0_1 = fadd float %prod1_2_0_1, %prod2_2_0_1

]]></Node>
<StgValue><ssdm name="tmp_2_0_1"/></StgValue>
</operation>

<operation id="95" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0_begin:10  %bondary_s_buffer_0_1 = load float* %bondary_s_buffer_0_s, align 4

]]></Node>
<StgValue><ssdm name="bondary_s_buffer_0_1"/></StgValue>
</operation>

<operation id="96" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0_begin:11  %bondary_s_buffer_1_1 = load float* %bondary_s_buffer_1_s, align 4

]]></Node>
<StgValue><ssdm name="bondary_s_buffer_1_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="97" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="98" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
hls_label_0_begin:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1000, i32 500, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln29"/></StgValue>
</operation>

<operation id="99" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="10">
<![CDATA[
hls_label_0_begin:5  %array_buffer_0_0_l = load float* %array_buffer_0_0_a, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_l"/></StgValue>
</operation>

<operation id="100" st_id="17" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:9  %tmp_2_0_1 = fadd float %prod1_2_0_1, %prod2_2_0_1

]]></Node>
<StgValue><ssdm name="tmp_2_0_1"/></StgValue>
</operation>

<operation id="101" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0_begin:10  %bondary_s_buffer_0_1 = load float* %bondary_s_buffer_0_s, align 4

]]></Node>
<StgValue><ssdm name="bondary_s_buffer_0_1"/></StgValue>
</operation>

<operation id="102" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="5">
<![CDATA[
hls_label_0_begin:11  %bondary_s_buffer_1_1 = load float* %bondary_s_buffer_1_s, align 4

]]></Node>
<StgValue><ssdm name="bondary_s_buffer_1_1"/></StgValue>
</operation>

<operation id="103" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_begin:12  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="104" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader5:0  %indvar_flatten = phi i11 [ 0, %hls_label_0_begin ], [ %add_ln30, %hls_label_1_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="105" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader5:1  %tile_i_0 = phi i7 [ 0, %hls_label_0_begin ], [ %select_ln30_14, %hls_label_1_end ]

]]></Node>
<StgValue><ssdm name="tile_i_0"/></StgValue>
</operation>

<operation id="106" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader5:2  %tile_j_0 = phi i7 [ 0, %hls_label_0_begin ], [ %tile_j, %hls_label_1_end ]

]]></Node>
<StgValue><ssdm name="tile_j_0"/></StgValue>
</operation>

<operation id="107" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="7">
<![CDATA[
.preheader5:3  %trunc_ln30 = trunc i7 %tile_i_0 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln30"/></StgValue>
</operation>

<operation id="108" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader5:4  %or_ln43 = or i6 %trunc_ln30, 1

]]></Node>
<StgValue><ssdm name="or_ln43"/></StgValue>
</operation>

<operation id="109" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5:6  %lshr_ln = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %tile_i_0, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="110" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="6">
<![CDATA[
.preheader5:7  %zext_ln43 = zext i6 %lshr_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="111" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5:20  %add_ln50 = add i7 -1, %tile_i_0

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="112" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5:21  %icmp_ln54 = icmp eq i7 %tile_i_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="113" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:22  %bondary_w_buffer_0_s = getelementptr [32 x float]* %bondary_w_buffer_0, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="bondary_w_buffer_0_s"/></StgValue>
</operation>

<operation id="114" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="5">
<![CDATA[
.preheader5:23  %bondary_w_buffer_0_1 = load float* %bondary_w_buffer_0_s, align 4

]]></Node>
<StgValue><ssdm name="bondary_w_buffer_0_1"/></StgValue>
</operation>

<operation id="115" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:24  %bondary_e_buffer_0_s = getelementptr [32 x float]* %bondary_e_buffer_0, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="bondary_e_buffer_0_s"/></StgValue>
</operation>

<operation id="116" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="5">
<![CDATA[
.preheader5:25  %bondary_e_buffer_0_1 = load float* %bondary_e_buffer_0_s, align 4

]]></Node>
<StgValue><ssdm name="bondary_e_buffer_0_1"/></StgValue>
</operation>

<operation id="117" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader5:27  %icmp_ln48_1 = icmp eq i6 %or_ln43, -1

]]></Node>
<StgValue><ssdm name="icmp_ln48_1"/></StgValue>
</operation>

<operation id="118" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:40  %bondary_w_buffer_1_s = getelementptr [32 x float]* %bondary_w_buffer_1, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="bondary_w_buffer_1_s"/></StgValue>
</operation>

<operation id="119" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="5">
<![CDATA[
.preheader5:41  %bondary_w_buffer_1_1 = load float* %bondary_w_buffer_1_s, align 4

]]></Node>
<StgValue><ssdm name="bondary_w_buffer_1_1"/></StgValue>
</operation>

<operation id="120" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:53  %bondary_e_buffer_1_s = getelementptr [32 x float]* %bondary_e_buffer_1, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="bondary_e_buffer_1_s"/></StgValue>
</operation>

<operation id="121" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="5">
<![CDATA[
.preheader5:54  %bondary_e_buffer_1_1 = load float* %bondary_e_buffer_1_s, align 4

]]></Node>
<StgValue><ssdm name="bondary_e_buffer_1_1"/></StgValue>
</operation>

<operation id="122" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5:80  %trunc_ln5 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %add_ln50, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="123" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader5:108  %icmp_ln30 = icmp eq i11 %indvar_flatten, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="124" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1_begin:0  %tile_i = add i7 2, %tile_i_0

]]></Node>
<StgValue><ssdm name="tile_i"/></StgValue>
</operation>

<operation id="125" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_1_begin:2  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %tile_j_0, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="126" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1_begin:3  %select_ln30 = select i1 %tmp_28, i7 0, i7 %tile_j_0

]]></Node>
<StgValue><ssdm name="select_ln30"/></StgValue>
</operation>

<operation id="127" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="7">
<![CDATA[
hls_label_1_begin:4  %trunc_ln30_1 = trunc i7 %tile_i to i6

]]></Node>
<StgValue><ssdm name="trunc_ln30_1"/></StgValue>
</operation>

<operation id="128" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_1_begin:5  %select_ln30_1 = select i1 %tmp_28, i6 %trunc_ln30_1, i6 %trunc_ln30

]]></Node>
<StgValue><ssdm name="select_ln30_1"/></StgValue>
</operation>

<operation id="129" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1_begin:6  %or_ln43_1 = or i6 %trunc_ln30_1, 1

]]></Node>
<StgValue><ssdm name="or_ln43_1"/></StgValue>
</operation>

<operation id="130" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1_begin:8  %lshr_ln43_mid1 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %tile_i, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="lshr_ln43_mid1"/></StgValue>
</operation>

<operation id="131" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="6">
<![CDATA[
hls_label_1_begin:9  %zext_ln43_4 = zext i6 %lshr_ln43_mid1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_4"/></StgValue>
</operation>

<operation id="132" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_1_begin:22  %select_ln30_2 = select i1 %tmp_28, i6 %lshr_ln43_mid1, i6 %lshr_ln

]]></Node>
<StgValue><ssdm name="select_ln30_2"/></StgValue>
</operation>

<operation id="133" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
hls_label_1_begin:23  %tmp_32 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %select_ln30_2, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="134" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="11">
<![CDATA[
hls_label_1_begin:25  %zext_ln70_4 = zext i11 %tmp_32 to i12

]]></Node>
<StgValue><ssdm name="zext_ln70_4"/></StgValue>
</operation>

<operation id="135" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1_begin:33  %add_ln50_2 = add i7 1, %tile_i_0

]]></Node>
<StgValue><ssdm name="add_ln50_2"/></StgValue>
</operation>

<operation id="136" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1_begin:34  %icmp_ln54_2 = icmp eq i7 %tile_i, 0

]]></Node>
<StgValue><ssdm name="icmp_ln54_2"/></StgValue>
</operation>

<operation id="137" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1_begin:35  %select_ln30_3 = select i1 %tmp_28, i1 %icmp_ln54_2, i1 %icmp_ln54

]]></Node>
<StgValue><ssdm name="select_ln30_3"/></StgValue>
</operation>

<operation id="138" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:36  %bondary_w_buffer_0_2 = getelementptr [32 x float]* %bondary_w_buffer_0, i64 0, i64 %zext_ln43_4

]]></Node>
<StgValue><ssdm name="bondary_w_buffer_0_2"/></StgValue>
</operation>

<operation id="139" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="5">
<![CDATA[
hls_label_1_begin:37  %bondary_w_buffer_0_3 = load float* %bondary_w_buffer_0_2, align 4

]]></Node>
<StgValue><ssdm name="bondary_w_buffer_0_3"/></StgValue>
</operation>

<operation id="140" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:41  %bondary_e_buffer_0_2 = getelementptr [32 x float]* %bondary_e_buffer_0, i64 0, i64 %zext_ln43_4

]]></Node>
<StgValue><ssdm name="bondary_e_buffer_0_2"/></StgValue>
</operation>

<operation id="141" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="5">
<![CDATA[
hls_label_1_begin:42  %bondary_e_buffer_0_3 = load float* %bondary_e_buffer_0_2, align 4

]]></Node>
<StgValue><ssdm name="bondary_e_buffer_0_3"/></StgValue>
</operation>

<operation id="142" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1_begin:49  %icmp_ln48_3 = icmp eq i6 %or_ln43_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln48_3"/></StgValue>
</operation>

<operation id="143" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1_begin:50  %select_ln30_4 = select i1 %tmp_28, i1 %icmp_ln48_3, i1 %icmp_ln48_1

]]></Node>
<StgValue><ssdm name="select_ln30_4"/></StgValue>
</operation>

<operation id="144" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:66  %bondary_w_buffer_1_2 = getelementptr [32 x float]* %bondary_w_buffer_1, i64 0, i64 %zext_ln43_4

]]></Node>
<StgValue><ssdm name="bondary_w_buffer_1_2"/></StgValue>
</operation>

<operation id="145" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="5">
<![CDATA[
hls_label_1_begin:67  %bondary_w_buffer_1_3 = load float* %bondary_w_buffer_1_2, align 4

]]></Node>
<StgValue><ssdm name="bondary_w_buffer_1_3"/></StgValue>
</operation>

<operation id="146" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:80  %bondary_e_buffer_1_2 = getelementptr [32 x float]* %bondary_e_buffer_1, i64 0, i64 %zext_ln43_4

]]></Node>
<StgValue><ssdm name="bondary_e_buffer_1_2"/></StgValue>
</operation>

<operation id="147" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="5">
<![CDATA[
hls_label_1_begin:81  %bondary_e_buffer_1_3 = load float* %bondary_e_buffer_1_2, align 4

]]></Node>
<StgValue><ssdm name="bondary_e_buffer_1_3"/></StgValue>
</operation>

<operation id="148" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1_begin:113  %trunc_ln77_mid1 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %add_ln50_2, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="trunc_ln77_mid1"/></StgValue>
</operation>

<operation id="149" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_1_begin:122  %select_ln30_11 = select i1 %tmp_28, i6 %trunc_ln77_mid1, i6 %trunc_ln5

]]></Node>
<StgValue><ssdm name="select_ln30_11"/></StgValue>
</operation>

<operation id="150" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
hls_label_1_begin:123  %tmp_38 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %select_ln30_11, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="151" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="11">
<![CDATA[
hls_label_1_begin:124  %sext_ln77_2 = sext i11 %tmp_38 to i12

]]></Node>
<StgValue><ssdm name="sext_ln77_2"/></StgValue>
</operation>

<operation id="152" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="6" op_0_bw="7">
<![CDATA[
hls_label_1_begin:147  %trunc_ln32 = trunc i7 %select_ln30 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln32"/></StgValue>
</operation>

<operation id="153" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1_begin:150  %or_ln41 = or i6 %trunc_ln32, %select_ln30_1

]]></Node>
<StgValue><ssdm name="or_ln41"/></StgValue>
</operation>

<operation id="154" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1_begin:151  %icmp_ln41 = icmp eq i6 %or_ln41, 0

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="155" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_1_begin:152  br i1 %icmp_ln41, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="156" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %icmp_ln48 = icmp eq i7 %select_ln30, 0

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="157" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln48, label %branch7, label %6

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="158" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %lshr_ln6 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %select_ln30, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="lshr_ln6"/></StgValue>
</operation>

<operation id="159" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="6">
<![CDATA[
:1  %zext_ln84 = zext i6 %lshr_ln6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln84"/></StgValue>
</operation>

<operation id="160" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="12" op_0_bw="6">
<![CDATA[
:2  %zext_ln84_7 = zext i6 %lshr_ln6 to i12

]]></Node>
<StgValue><ssdm name="zext_ln84_7"/></StgValue>
</operation>

<operation id="161" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln84_3 = add i12 %zext_ln84_7, %zext_ln70_4

]]></Node>
<StgValue><ssdm name="add_ln84_3"/></StgValue>
</operation>

<operation id="162" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="12">
<![CDATA[
:4  %zext_ln84_8 = zext i12 %add_ln84_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln84_8"/></StgValue>
</operation>

<operation id="163" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %array_buffer_0_0_a_7 = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %zext_ln84_8

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_a_7"/></StgValue>
</operation>

<operation id="164" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %array_buffer_0_1_a_8 = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %zext_ln84

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_a_8"/></StgValue>
</operation>

<operation id="165" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %array_buffer_0_1_a_9 = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %zext_ln84_8

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_a_9"/></StgValue>
</operation>

<operation id="166" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %array_buffer_1_0_a_5 = getelementptr [1024 x float]* %array_buffer_1_0, i64 0, i64 %zext_ln84

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_a_5"/></StgValue>
</operation>

<operation id="167" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:9  %add_ln91_3 = add i12 %zext_ln84_7, %sext_ln77_2

]]></Node>
<StgValue><ssdm name="add_ln91_3"/></StgValue>
</operation>

<operation id="168" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="12">
<![CDATA[
:10  %zext_ln91 = zext i12 %add_ln91_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="169" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %array_buffer_1_0_a_6 = getelementptr [1024 x float]* %array_buffer_1_0, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_a_6"/></StgValue>
</operation>

<operation id="170" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %array_buffer_1_0_a_7 = getelementptr [1024 x float]* %array_buffer_1_0, i64 0, i64 %zext_ln84_8

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_a_7"/></StgValue>
</operation>

<operation id="171" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %array_buffer_tmp_0_4 = getelementptr [1024 x float]* %array_buffer_tmp_0_s, i64 0, i64 %zext_ln84

]]></Node>
<StgValue><ssdm name="array_buffer_tmp_0_4"/></StgValue>
</operation>

<operation id="172" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %array_buffer_tmp_0_5 = getelementptr [1024 x float]* %array_buffer_tmp_0_s, i64 0, i64 %zext_ln84_8

]]></Node>
<StgValue><ssdm name="array_buffer_tmp_0_5"/></StgValue>
</operation>

<operation id="173" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="10">
<![CDATA[
:15  %array_buffer_0_0_l_6 = load float* %array_buffer_0_0_a_7, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_l_6"/></StgValue>
</operation>

<operation id="174" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16  br i1 %select_ln30_3, label %branch3175, label %branch5

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="175" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="10">
<![CDATA[
branch5:0  %array_buffer_1_0_l_5 = load float* %array_buffer_1_0_a_6, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_l_5"/></StgValue>
</operation>

<operation id="176" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="10">
<![CDATA[
branch5:1  %array_buffer_1_0_l_6 = load float* %array_buffer_1_0_a_7, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_l_6"/></StgValue>
</operation>

<operation id="177" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch5:2  %add_ln99 = add i6 %trunc_ln32, -1

]]></Node>
<StgValue><ssdm name="add_ln99"/></StgValue>
</operation>

<operation id="178" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch5:3  %lshr_ln7 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %add_ln99, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="lshr_ln7"/></StgValue>
</operation>

<operation id="179" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
branch5:4  %tmp_40 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %select_ln30_2, i5 %lshr_ln7)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="180" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="11">
<![CDATA[
branch5:5  %zext_ln99 = zext i11 %tmp_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln99"/></StgValue>
</operation>

<operation id="181" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch5:6  %array_buffer_0_1_a_10 = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %zext_ln99

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_a_10"/></StgValue>
</operation>

<operation id="182" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="10">
<![CDATA[
branch5:7  %array_buffer_0_1_l_8 = load float* %array_buffer_0_1_a_10, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_l_8"/></StgValue>
</operation>

<operation id="183" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="10">
<![CDATA[
branch5:8  %array_buffer_0_1_l_9 = load float* %array_buffer_0_1_a_9, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_l_9"/></StgValue>
</operation>

<operation id="184" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch3175:0  %bondary_n_buffer_0_2 = getelementptr [32 x float]* %bondary_n_buffer_0, i64 0, i64 %zext_ln84

]]></Node>
<StgValue><ssdm name="bondary_n_buffer_0_2"/></StgValue>
</operation>

<operation id="185" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="5">
<![CDATA[
branch3175:1  %bondary_n_buffer_0_3 = load float* %bondary_n_buffer_0_2, align 4

]]></Node>
<StgValue><ssdm name="bondary_n_buffer_0_3"/></StgValue>
</operation>

<operation id="186" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="10">
<![CDATA[
branch3175:2  %array_buffer_1_0_l_4 = load float* %array_buffer_1_0_a_5, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_l_4"/></StgValue>
</operation>

<operation id="187" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch3175:3  %add_ln84 = add i6 %trunc_ln32, -1

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="188" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch3175:4  %lshr_ln84_1 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %add_ln84, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="lshr_ln84_1"/></StgValue>
</operation>

<operation id="189" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="5">
<![CDATA[
branch3175:5  %zext_ln84_1 = zext i5 %lshr_ln84_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln84_1"/></StgValue>
</operation>

<operation id="190" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch3175:6  %array_buffer_0_1_a_7 = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %zext_ln84_1

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_a_7"/></StgValue>
</operation>

<operation id="191" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="10">
<![CDATA[
branch3175:7  %array_buffer_0_1_l_6 = load float* %array_buffer_0_1_a_7, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_l_6"/></StgValue>
</operation>

<operation id="192" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="10">
<![CDATA[
branch3175:8  %array_buffer_0_1_l_7 = load float* %array_buffer_0_1_a_8, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_l_7"/></StgValue>
</operation>

<operation id="193" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="194" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader4.0.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="195" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %lshr_ln43_1 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %select_ln30, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="lshr_ln43_1"/></StgValue>
</operation>

<operation id="196" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="6">
<![CDATA[
:1  %zext_ln43_1 = zext i6 %lshr_ln43_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_1"/></StgValue>
</operation>

<operation id="197" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="12" op_0_bw="6">
<![CDATA[
:2  %zext_ln43_6 = zext i6 %lshr_ln43_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln43_6"/></StgValue>
</operation>

<operation id="198" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln43_2 = add i12 %zext_ln43_6, %zext_ln70_4

]]></Node>
<StgValue><ssdm name="add_ln43_2"/></StgValue>
</operation>

<operation id="199" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="12">
<![CDATA[
:4  %zext_ln43_7 = zext i12 %add_ln43_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_7"/></StgValue>
</operation>

<operation id="200" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %array_buffer_0_0_a_6 = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %zext_ln43_7

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_a_6"/></StgValue>
</operation>

<operation id="201" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %array_buffer_0_1_a_6 = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %zext_ln43_7

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_a_6"/></StgValue>
</operation>

<operation id="202" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %array_buffer_1_0_a_4 = getelementptr [1024 x float]* %array_buffer_1_0, i64 0, i64 %zext_ln43_7

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_a_4"/></StgValue>
</operation>

<operation id="203" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="10">
<![CDATA[
:9  %array_buffer_0_0_l_5 = load float* %array_buffer_0_0_a_6, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_l_5"/></StgValue>
</operation>

<operation id="204" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bondary_n_buffer_0_s = getelementptr [32 x float]* %bondary_n_buffer_0, i64 0, i64 %zext_ln43_1

]]></Node>
<StgValue><ssdm name="bondary_n_buffer_0_s"/></StgValue>
</operation>

<operation id="205" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="5">
<![CDATA[
:11  %bondary_n_buffer_0_1 = load float* %bondary_n_buffer_0_s, align 4

]]></Node>
<StgValue><ssdm name="bondary_n_buffer_0_1"/></StgValue>
</operation>

<operation id="206" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="10">
<![CDATA[
:12  %array_buffer_1_0_l_3 = load float* %array_buffer_1_0_a_4, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_l_3"/></StgValue>
</operation>

<operation id="207" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="10">
<![CDATA[
:13  %array_buffer_0_1_l_5 = load float* %array_buffer_0_1_a_6, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_l_5"/></StgValue>
</operation>

<operation id="208" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader4.0.1:0  %or_ln40 = or i6 %trunc_ln32, 1

]]></Node>
<StgValue><ssdm name="or_ln40"/></StgValue>
</operation>

<operation id="209" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="7" op_0_bw="6">
<![CDATA[
.preheader4.0.1:1  %zext_ln40 = zext i6 %or_ln40 to i7

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="210" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader4.0.1:2  %icmp_ln54_1 = icmp eq i6 %or_ln40, -1

]]></Node>
<StgValue><ssdm name="icmp_ln54_1"/></StgValue>
</operation>

<operation id="211" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader4.0.1:3  %and_ln54 = and i1 %icmp_ln54_1, %select_ln30_3

]]></Node>
<StgValue><ssdm name="and_ln54"/></StgValue>
</operation>

<operation id="212" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4.0.1:4  br i1 %and_ln54, label %7, label %9

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="213" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln54_1, label %branch3, label %12

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="214" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %lshr_ln84_2 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %select_ln30, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="lshr_ln84_2"/></StgValue>
</operation>

<operation id="215" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="6">
<![CDATA[
:1  %zext_ln84_2 = zext i6 %lshr_ln84_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln84_2"/></StgValue>
</operation>

<operation id="216" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="12" op_0_bw="6">
<![CDATA[
:2  %zext_ln84_9 = zext i6 %lshr_ln84_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln84_9"/></StgValue>
</operation>

<operation id="217" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln84_4 = add i12 %zext_ln84_9, %zext_ln70_4

]]></Node>
<StgValue><ssdm name="add_ln84_4"/></StgValue>
</operation>

<operation id="218" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="12">
<![CDATA[
:4  %zext_ln84_10 = zext i12 %add_ln84_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln84_10"/></StgValue>
</operation>

<operation id="219" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %array_buffer_1_1_a_5 = getelementptr [1024 x float]* %array_buffer_1_1, i64 0, i64 %zext_ln84_2

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_a_5"/></StgValue>
</operation>

<operation id="220" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %add_ln91_4 = add i12 %zext_ln84_9, %sext_ln77_2

]]></Node>
<StgValue><ssdm name="add_ln91_4"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="12">
<![CDATA[
:8  %zext_ln91_1 = zext i12 %add_ln91_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln91_1"/></StgValue>
</operation>

<operation id="222" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %array_buffer_1_1_a_6 = getelementptr [1024 x float]* %array_buffer_1_1, i64 0, i64 %zext_ln91_1

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_a_6"/></StgValue>
</operation>

<operation id="223" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %array_buffer_1_1_a_7 = getelementptr [1024 x float]* %array_buffer_1_1, i64 0, i64 %zext_ln84_10

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_a_7"/></StgValue>
</operation>

<operation id="224" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %array_buffer_tmp_0_6 = getelementptr [1024 x float]* %array_buffer_tmp_0_1, i64 0, i64 %zext_ln84_2

]]></Node>
<StgValue><ssdm name="array_buffer_tmp_0_6"/></StgValue>
</operation>

<operation id="225" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %select_ln30_3, label %11, label %branch1

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="226" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="10">
<![CDATA[
branch1:0  %array_buffer_1_1_l_5 = load float* %array_buffer_1_1_a_6, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_l_5"/></StgValue>
</operation>

<operation id="227" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="10">
<![CDATA[
branch1:1  %array_buffer_1_1_l_6 = load float* %array_buffer_1_1_a_7, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_l_6"/></StgValue>
</operation>

<operation id="228" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch1:2  %add_ln99_1 = add i7 %zext_ln40, -1

]]></Node>
<StgValue><ssdm name="add_ln99_1"/></StgValue>
</operation>

<operation id="229" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1:3  %tmp_43 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %add_ln99_1, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="230" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="12" op_0_bw="6">
<![CDATA[
branch1:4  %sext_ln99 = sext i6 %tmp_43 to i12

]]></Node>
<StgValue><ssdm name="sext_ln99"/></StgValue>
</operation>

<operation id="231" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
branch1:5  %add_ln99_6 = add i12 %sext_ln99, %zext_ln70_4

]]></Node>
<StgValue><ssdm name="add_ln99_6"/></StgValue>
</operation>

<operation id="232" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="12">
<![CDATA[
branch1:6  %zext_ln99_1 = zext i12 %add_ln99_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln99_1"/></StgValue>
</operation>

<operation id="233" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1:7  %array_buffer_0_0_a_10 = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %zext_ln99_1

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_a_10"/></StgValue>
</operation>

<operation id="234" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="10">
<![CDATA[
branch1:8  %array_buffer_0_0_l_9 = load float* %array_buffer_0_0_a_10, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_l_9"/></StgValue>
</operation>

<operation id="235" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %bondary_n_buffer_1_2 = getelementptr [32 x float]* %bondary_n_buffer_1, i64 0, i64 %zext_ln84_2

]]></Node>
<StgValue><ssdm name="bondary_n_buffer_1_2"/></StgValue>
</operation>

<operation id="236" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="5">
<![CDATA[
:1  %bondary_n_buffer_1_3 = load float* %bondary_n_buffer_1_2, align 4

]]></Node>
<StgValue><ssdm name="bondary_n_buffer_1_3"/></StgValue>
</operation>

<operation id="237" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="10">
<![CDATA[
:2  %array_buffer_1_1_l_4 = load float* %array_buffer_1_1_a_5, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_l_4"/></StgValue>
</operation>

<operation id="238" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln84_1 = add i7 %zext_ln40, -1

]]></Node>
<StgValue><ssdm name="add_ln84_1"/></StgValue>
</operation>

<operation id="239" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %trunc_ln84_1 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %add_ln84_1, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="trunc_ln84_1"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="31" op_0_bw="6">
<![CDATA[
:5  %sext_ln84 = sext i6 %trunc_ln84_1 to i31

]]></Node>
<StgValue><ssdm name="sext_ln84"/></StgValue>
</operation>

<operation id="241" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="31">
<![CDATA[
:6  %zext_ln84_3 = zext i31 %sext_ln84 to i64

]]></Node>
<StgValue><ssdm name="zext_ln84_3"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %array_buffer_0_0_a_8 = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %zext_ln84_3

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_a_8"/></StgValue>
</operation>

<operation id="243" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="10">
<![CDATA[
:8  %array_buffer_0_0_l_7 = load float* %array_buffer_0_0_a_8, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_l_7"/></StgValue>
</operation>

<operation id="244" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="245" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader4.preheader.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="246" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader.1:0  %icmp_ln48_2 = icmp eq i7 %select_ln30, 0

]]></Node>
<StgValue><ssdm name="icmp_ln48_2"/></StgValue>
</operation>

<operation id="247" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader4.preheader.1:1  %and_ln48 = and i1 %icmp_ln48_2, %select_ln30_4

]]></Node>
<StgValue><ssdm name="and_ln48"/></StgValue>
</operation>

<operation id="248" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4.preheader.1:2  br i1 %and_ln48, label %13, label %16

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln48_2, label %15, label %17

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %lshr_ln84_5 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %select_ln30, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="lshr_ln84_5"/></StgValue>
</operation>

<operation id="251" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="6">
<![CDATA[
:1  %zext_ln84_5 = zext i6 %lshr_ln84_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln84_5"/></StgValue>
</operation>

<operation id="252" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16  br i1 %select_ln30_4, label %branch7354, label %branch5336

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="253" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch7354:0  %bondary_s_buffer_0_2 = getelementptr [32 x float]* %bondary_s_buffer_0, i64 0, i64 %zext_ln84_5

]]></Node>
<StgValue><ssdm name="bondary_s_buffer_0_2"/></StgValue>
</operation>

<operation id="254" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="5">
<![CDATA[
branch7354:1  %bondary_s_buffer_0_3 = load float* %bondary_s_buffer_0_2, align 4

]]></Node>
<StgValue><ssdm name="bondary_s_buffer_0_3"/></StgValue>
</operation>

<operation id="255" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader4.1.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="256" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader4.1.1:0  %and_ln61 = and i1 %icmp_ln54_1, %select_ln30_4

]]></Node>
<StgValue><ssdm name="and_ln61"/></StgValue>
</operation>

<operation id="257" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4.1.1:1  br i1 %and_ln61, label %19, label %22

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="258" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln54_1, label %21, label %23

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="259" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %lshr_ln84_6 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %select_ln30, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="lshr_ln84_6"/></StgValue>
</operation>

<operation id="260" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="6">
<![CDATA[
:1  %zext_ln84_6 = zext i6 %lshr_ln84_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln84_6"/></StgValue>
</operation>

<operation id="261" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %select_ln30_4, label %25, label %26

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="262" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %bondary_s_buffer_1_2 = getelementptr [32 x float]* %bondary_s_buffer_1, i64 0, i64 %zext_ln84_6

]]></Node>
<StgValue><ssdm name="bondary_s_buffer_1_2"/></StgValue>
</operation>

<operation id="263" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="5">
<![CDATA[
:1  %bondary_s_buffer_1_3 = load float* %bondary_s_buffer_1_2, align 4

]]></Node>
<StgValue><ssdm name="bondary_s_buffer_1_3"/></StgValue>
</operation>

<operation id="264" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="265" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="6">
<![CDATA[
.preheader5:5  %zext_ln43_2 = zext i6 %or_ln43 to i7

]]></Node>
<StgValue><ssdm name="zext_ln43_2"/></StgValue>
</operation>

<operation id="266" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader5:8  %tmp_18 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %lshr_ln, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="267" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="11">
<![CDATA[
.preheader5:9  %zext_ln77 = zext i11 %tmp_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="268" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader5:10  %or_ln77 = or i11 %tmp_18, 31

]]></Node>
<StgValue><ssdm name="or_ln77"/></StgValue>
</operation>

<operation id="269" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader5:11  %tmp_19 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln77)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="270" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:16  %array_buffer_1_0_a = getelementptr [1024 x float]* %array_buffer_1_0, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_a"/></StgValue>
</operation>

<operation id="271" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:19  %array_buffer_1_1_a_3 = getelementptr [1024 x float]* %array_buffer_1_1, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_a_3"/></StgValue>
</operation>

<operation id="272" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="5">
<![CDATA[
.preheader5:23  %bondary_w_buffer_0_1 = load float* %bondary_w_buffer_0_s, align 4

]]></Node>
<StgValue><ssdm name="bondary_w_buffer_0_1"/></StgValue>
</operation>

<operation id="273" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="5">
<![CDATA[
.preheader5:25  %bondary_e_buffer_0_1 = load float* %bondary_e_buffer_0_s, align 4

]]></Node>
<StgValue><ssdm name="bondary_e_buffer_0_1"/></StgValue>
</operation>

<operation id="274" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5:26  %add_ln43 = add i7 1, %zext_ln43_2

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="275" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5:28  %add_ln50_1 = add i7 -1, %zext_ln43_2

]]></Node>
<StgValue><ssdm name="add_ln50_1"/></StgValue>
</operation>

<operation id="276" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="10">
<![CDATA[
.preheader5:29  %array_buffer_1_0_l = load float* %array_buffer_1_0_a, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_l"/></StgValue>
</operation>

<operation id="277" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5:30  %trunc_ln4 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %add_ln50_1, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="278" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader5:31  %tmp_20 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %trunc_ln4, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="279" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="36" op_0_bw="11">
<![CDATA[
.preheader5:32  %sext_ln50 = sext i11 %tmp_20 to i36

]]></Node>
<StgValue><ssdm name="sext_ln50"/></StgValue>
</operation>

<operation id="280" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="36">
<![CDATA[
.preheader5:33  %zext_ln50 = zext i36 %sext_ln50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="281" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:34  %array_buffer_0_0_a_4 = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_a_4"/></StgValue>
</operation>

<operation id="282" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader5:35  %or_ln63 = or i11 %tmp_20, 31

]]></Node>
<StgValue><ssdm name="or_ln63"/></StgValue>
</operation>

<operation id="283" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="36" op_0_bw="11">
<![CDATA[
.preheader5:36  %sext_ln63 = sext i11 %or_ln63 to i36

]]></Node>
<StgValue><ssdm name="sext_ln63"/></StgValue>
</operation>

<operation id="284" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="28" op_2_bw="36">
<![CDATA[
.preheader5:37  %tmp_21 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 0, i36 %sext_ln63)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="285" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:38  %array_buffer_0_1_a_4 = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_a_4"/></StgValue>
</operation>

<operation id="286" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="10">
<![CDATA[
.preheader5:39  %array_buffer_0_0_l_1 = load float* %array_buffer_0_0_a_4, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_l_1"/></StgValue>
</operation>

<operation id="287" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="5">
<![CDATA[
.preheader5:41  %bondary_w_buffer_1_1 = load float* %bondary_w_buffer_1_s, align 4

]]></Node>
<StgValue><ssdm name="bondary_w_buffer_1_1"/></StgValue>
</operation>

<operation id="288" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="10">
<![CDATA[
.preheader5:50  %array_buffer_1_1_l_2 = load float* %array_buffer_1_1_a_3, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_l_2"/></StgValue>
</operation>

<operation id="289" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="10">
<![CDATA[
.preheader5:51  %array_buffer_0_1_l_1 = load float* %array_buffer_0_1_a_4, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_l_1"/></StgValue>
</operation>

<operation id="290" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="5">
<![CDATA[
.preheader5:54  %bondary_e_buffer_1_1 = load float* %bondary_e_buffer_1_s, align 4

]]></Node>
<StgValue><ssdm name="bondary_e_buffer_1_1"/></StgValue>
</operation>

<operation id="291" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5:62  %lshr_ln4 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %add_ln43, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="lshr_ln4"/></StgValue>
</operation>

<operation id="292" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader5:63  %tmp_22 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %lshr_ln4, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="293" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="11">
<![CDATA[
.preheader5:64  %zext_ln70 = zext i11 %tmp_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="294" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:65  %array_buffer_0_0_a_5 = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_a_5"/></StgValue>
</operation>

<operation id="295" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader5:66  %or_ln77_1 = or i11 %tmp_22, 31

]]></Node>
<StgValue><ssdm name="or_ln77_1"/></StgValue>
</operation>

<operation id="296" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader5:67  %tmp_23 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln77_1)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="297" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:68  %array_buffer_0_1_a_5 = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_a_5"/></StgValue>
</operation>

<operation id="298" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="10">
<![CDATA[
.preheader5:69  %array_buffer_0_1_l_2 = load float* %array_buffer_0_1_a_5, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_l_2"/></StgValue>
</operation>

<operation id="299" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="10">
<![CDATA[
.preheader5:74  %array_buffer_0_0_l_2 = load float* %array_buffer_0_0_a_5, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_l_2"/></StgValue>
</operation>

<operation id="300" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader5:81  %tmp_24 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %trunc_ln5, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="301" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="36" op_0_bw="11">
<![CDATA[
.preheader5:82  %sext_ln70 = sext i11 %tmp_24 to i36

]]></Node>
<StgValue><ssdm name="sext_ln70"/></StgValue>
</operation>

<operation id="302" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="36">
<![CDATA[
.preheader5:83  %zext_ln70_1 = zext i36 %sext_ln70 to i64

]]></Node>
<StgValue><ssdm name="zext_ln70_1"/></StgValue>
</operation>

<operation id="303" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:84  %array_buffer_1_0_a_3 = getelementptr [1024 x float]* %array_buffer_1_0, i64 0, i64 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_a_3"/></StgValue>
</operation>

<operation id="304" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader5:85  %or_ln77_2 = or i11 %tmp_24, 31

]]></Node>
<StgValue><ssdm name="or_ln77_2"/></StgValue>
</operation>

<operation id="305" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="36" op_0_bw="11">
<![CDATA[
.preheader5:86  %sext_ln77 = sext i11 %or_ln77_2 to i36

]]></Node>
<StgValue><ssdm name="sext_ln77"/></StgValue>
</operation>

<operation id="306" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="28" op_2_bw="36">
<![CDATA[
.preheader5:87  %tmp_25 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 0, i36 %sext_ln77)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="307" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:88  %array_buffer_1_1_a_4 = getelementptr [1024 x float]* %array_buffer_1_1, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_a_4"/></StgValue>
</operation>

<operation id="308" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="10">
<![CDATA[
.preheader5:89  %array_buffer_1_1_l_3 = load float* %array_buffer_1_1_a_4, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_l_3"/></StgValue>
</operation>

<operation id="309" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="10">
<![CDATA[
.preheader5:99  %array_buffer_1_0_l_2 = load float* %array_buffer_1_0_a_3, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_l_2"/></StgValue>
</operation>

<operation id="310" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1_begin:7  %zext_ln43_3 = zext i6 %or_ln43_1 to i7

]]></Node>
<StgValue><ssdm name="zext_ln43_3"/></StgValue>
</operation>

<operation id="311" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
hls_label_1_begin:10  %tmp_26 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %lshr_ln43_mid1, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="312" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="11">
<![CDATA[
hls_label_1_begin:11  %zext_ln77_1 = zext i11 %tmp_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln77_1"/></StgValue>
</operation>

<operation id="313" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:12  %or_ln77_3 = or i11 %tmp_26, 31

]]></Node>
<StgValue><ssdm name="or_ln77_3"/></StgValue>
</operation>

<operation id="314" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
hls_label_1_begin:13  %tmp_27 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln77_3)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="315" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:18  %array_buffer_1_0_a_13 = getelementptr [1024 x float]* %array_buffer_1_0, i64 0, i64 %zext_ln77_1

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_a_13"/></StgValue>
</operation>

<operation id="316" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:21  %array_buffer_1_1_a_13 = getelementptr [1024 x float]* %array_buffer_1_1, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_a_13"/></StgValue>
</operation>

<operation id="317" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="5">
<![CDATA[
hls_label_1_begin:37  %bondary_w_buffer_0_3 = load float* %bondary_w_buffer_0_2, align 4

]]></Node>
<StgValue><ssdm name="bondary_w_buffer_0_3"/></StgValue>
</operation>

<operation id="318" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="6">
<![CDATA[
hls_label_1_begin:38  %zext_ln30 = zext i6 %select_ln30_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="319" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:39  %bondary_w_buffer_0_4 = getelementptr [32 x float]* %bondary_w_buffer_0, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="bondary_w_buffer_0_4"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="5">
<![CDATA[
hls_label_1_begin:40  %bondary_w_buffer_0_5 = load float* %bondary_w_buffer_0_4, align 4

]]></Node>
<StgValue><ssdm name="bondary_w_buffer_0_5"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="5">
<![CDATA[
hls_label_1_begin:42  %bondary_e_buffer_0_3 = load float* %bondary_e_buffer_0_2, align 4

]]></Node>
<StgValue><ssdm name="bondary_e_buffer_0_3"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:43  %bondary_e_buffer_0_4 = getelementptr [32 x float]* %bondary_e_buffer_0, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="bondary_e_buffer_0_4"/></StgValue>
</operation>

<operation id="323" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="5">
<![CDATA[
hls_label_1_begin:44  %bondary_e_buffer_0_5 = load float* %bondary_e_buffer_0_4, align 4

]]></Node>
<StgValue><ssdm name="bondary_e_buffer_0_5"/></StgValue>
</operation>

<operation id="324" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1_begin:48  %add_ln43_1 = add i7 1, %zext_ln43_3

]]></Node>
<StgValue><ssdm name="add_ln43_1"/></StgValue>
</operation>

<operation id="325" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1_begin:51  %add_ln50_3 = add i7 -1, %zext_ln43_3

]]></Node>
<StgValue><ssdm name="add_ln50_3"/></StgValue>
</operation>

<operation id="326" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="10">
<![CDATA[
hls_label_1_begin:52  %array_buffer_1_0_l_12 = load float* %array_buffer_1_0_a_13, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_l_12"/></StgValue>
</operation>

<operation id="327" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1_begin:53  %trunc_ln50_mid1 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %add_ln50_3, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="trunc_ln50_mid1"/></StgValue>
</operation>

<operation id="328" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
hls_label_1_begin:54  %tmp_29 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %trunc_ln50_mid1, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="329" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="36" op_0_bw="11">
<![CDATA[
hls_label_1_begin:55  %sext_ln50_1 = sext i11 %tmp_29 to i36

]]></Node>
<StgValue><ssdm name="sext_ln50_1"/></StgValue>
</operation>

<operation id="330" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="36">
<![CDATA[
hls_label_1_begin:56  %zext_ln50_1 = zext i36 %sext_ln50_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln50_1"/></StgValue>
</operation>

<operation id="331" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:57  %array_buffer_0_0_a_16 = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %zext_ln50_1

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_a_16"/></StgValue>
</operation>

<operation id="332" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:58  %or_ln63_1 = or i11 %tmp_29, 31

]]></Node>
<StgValue><ssdm name="or_ln63_1"/></StgValue>
</operation>

<operation id="333" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="36" op_0_bw="11">
<![CDATA[
hls_label_1_begin:59  %sext_ln63_1 = sext i11 %or_ln63_1 to i36

]]></Node>
<StgValue><ssdm name="sext_ln63_1"/></StgValue>
</operation>

<operation id="334" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="28" op_2_bw="36">
<![CDATA[
hls_label_1_begin:60  %tmp_30 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 0, i36 %sext_ln63_1)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="335" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:61  %array_buffer_0_1_a_16 = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_a_16"/></StgValue>
</operation>

<operation id="336" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_1_begin:62  %select_ln30_5 = select i1 %tmp_28, i6 %trunc_ln50_mid1, i6 %trunc_ln4

]]></Node>
<StgValue><ssdm name="select_ln30_5"/></StgValue>
</operation>

<operation id="337" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="10">
<![CDATA[
hls_label_1_begin:65  %array_buffer_0_0_l_13 = load float* %array_buffer_0_0_a_16, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_l_13"/></StgValue>
</operation>

<operation id="338" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="5">
<![CDATA[
hls_label_1_begin:67  %bondary_w_buffer_1_3 = load float* %bondary_w_buffer_1_2, align 4

]]></Node>
<StgValue><ssdm name="bondary_w_buffer_1_3"/></StgValue>
</operation>

<operation id="339" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="10">
<![CDATA[
hls_label_1_begin:77  %array_buffer_1_1_l_13 = load float* %array_buffer_1_1_a_13, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_l_13"/></StgValue>
</operation>

<operation id="340" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="10">
<![CDATA[
hls_label_1_begin:78  %array_buffer_0_1_l_13 = load float* %array_buffer_0_1_a_16, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_l_13"/></StgValue>
</operation>

<operation id="341" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="5">
<![CDATA[
hls_label_1_begin:81  %bondary_e_buffer_1_3 = load float* %bondary_e_buffer_1_2, align 4

]]></Node>
<StgValue><ssdm name="bondary_e_buffer_1_3"/></StgValue>
</operation>

<operation id="342" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1_begin:90  %lshr_ln77_mid1 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %add_ln43_1, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="lshr_ln77_mid1"/></StgValue>
</operation>

<operation id="343" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
hls_label_1_begin:91  %tmp_31 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %lshr_ln77_mid1, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="344" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="11">
<![CDATA[
hls_label_1_begin:92  %zext_ln70_2 = zext i11 %tmp_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln70_2"/></StgValue>
</operation>

<operation id="345" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:93  %array_buffer_0_0_a_17 = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_a_17"/></StgValue>
</operation>

<operation id="346" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:94  %or_ln77_5 = or i11 %tmp_31, 31

]]></Node>
<StgValue><ssdm name="or_ln77_5"/></StgValue>
</operation>

<operation id="347" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
hls_label_1_begin:95  %tmp_33 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln77_5)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="348" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:96  %array_buffer_0_1_a_17 = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %tmp_33

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_a_17"/></StgValue>
</operation>

<operation id="349" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_1_begin:97  %select_ln30_8 = select i1 %tmp_28, i6 %lshr_ln77_mid1, i6 %lshr_ln4

]]></Node>
<StgValue><ssdm name="select_ln30_8"/></StgValue>
</operation>

<operation id="350" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="10">
<![CDATA[
hls_label_1_begin:100  %array_buffer_0_1_l_14 = load float* %array_buffer_0_1_a_17, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_l_14"/></StgValue>
</operation>

<operation id="351" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="10">
<![CDATA[
hls_label_1_begin:106  %array_buffer_0_0_l_14 = load float* %array_buffer_0_0_a_17, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_l_14"/></StgValue>
</operation>

<operation id="352" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
hls_label_1_begin:114  %tmp_34 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %trunc_ln77_mid1, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="353" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="36" op_0_bw="11">
<![CDATA[
hls_label_1_begin:115  %sext_ln70_1 = sext i11 %tmp_34 to i36

]]></Node>
<StgValue><ssdm name="sext_ln70_1"/></StgValue>
</operation>

<operation id="354" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="36">
<![CDATA[
hls_label_1_begin:116  %zext_ln70_3 = zext i36 %sext_ln70_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln70_3"/></StgValue>
</operation>

<operation id="355" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:117  %array_buffer_1_0_a_15 = getelementptr [1024 x float]* %array_buffer_1_0, i64 0, i64 %zext_ln70_3

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_a_15"/></StgValue>
</operation>

<operation id="356" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:118  %or_ln77_6 = or i11 %tmp_34, 31

]]></Node>
<StgValue><ssdm name="or_ln77_6"/></StgValue>
</operation>

<operation id="357" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="36" op_0_bw="11">
<![CDATA[
hls_label_1_begin:119  %sext_ln77_1 = sext i11 %or_ln77_6 to i36

]]></Node>
<StgValue><ssdm name="sext_ln77_1"/></StgValue>
</operation>

<operation id="358" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="28" op_2_bw="36">
<![CDATA[
hls_label_1_begin:120  %tmp_37 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 0, i36 %sext_ln77_1)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="359" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:121  %array_buffer_1_1_a_14 = getelementptr [1024 x float]* %array_buffer_1_1, i64 0, i64 %tmp_37

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_a_14"/></StgValue>
</operation>

<operation id="360" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="10">
<![CDATA[
hls_label_1_begin:125  %array_buffer_1_1_l_14 = load float* %array_buffer_1_1_a_14, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_l_14"/></StgValue>
</operation>

<operation id="361" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="10">
<![CDATA[
hls_label_1_begin:136  %array_buffer_1_0_l_14 = load float* %array_buffer_1_0_a_15, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_l_14"/></StgValue>
</operation>

<operation id="362" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="10">
<![CDATA[
:15  %array_buffer_0_0_l_6 = load float* %array_buffer_0_0_a_7, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_l_6"/></StgValue>
</operation>

<operation id="363" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="10">
<![CDATA[
branch5:0  %array_buffer_1_0_l_5 = load float* %array_buffer_1_0_a_6, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_l_5"/></StgValue>
</operation>

<operation id="364" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="10">
<![CDATA[
branch5:1  %array_buffer_1_0_l_6 = load float* %array_buffer_1_0_a_7, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_l_6"/></StgValue>
</operation>

<operation id="365" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="10">
<![CDATA[
branch5:7  %array_buffer_0_1_l_8 = load float* %array_buffer_0_1_a_10, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_l_8"/></StgValue>
</operation>

<operation id="366" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="10">
<![CDATA[
branch5:8  %array_buffer_0_1_l_9 = load float* %array_buffer_0_1_a_9, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_l_9"/></StgValue>
</operation>

<operation id="367" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="5">
<![CDATA[
branch3175:1  %bondary_n_buffer_0_3 = load float* %bondary_n_buffer_0_2, align 4

]]></Node>
<StgValue><ssdm name="bondary_n_buffer_0_3"/></StgValue>
</operation>

<operation id="368" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="10">
<![CDATA[
branch3175:2  %array_buffer_1_0_l_4 = load float* %array_buffer_1_0_a_5, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_l_4"/></StgValue>
</operation>

<operation id="369" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="10">
<![CDATA[
branch3175:7  %array_buffer_0_1_l_6 = load float* %array_buffer_0_1_a_7, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_l_6"/></StgValue>
</operation>

<operation id="370" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="10">
<![CDATA[
branch3175:8  %array_buffer_0_1_l_7 = load float* %array_buffer_0_1_a_8, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_l_7"/></StgValue>
</operation>

<operation id="371" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="10">
<![CDATA[
:9  %array_buffer_0_0_l_5 = load float* %array_buffer_0_0_a_6, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_l_5"/></StgValue>
</operation>

<operation id="372" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="5">
<![CDATA[
:11  %bondary_n_buffer_0_1 = load float* %bondary_n_buffer_0_s, align 4

]]></Node>
<StgValue><ssdm name="bondary_n_buffer_0_1"/></StgValue>
</operation>

<operation id="373" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="10">
<![CDATA[
:12  %array_buffer_1_0_l_3 = load float* %array_buffer_1_0_a_4, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_l_3"/></StgValue>
</operation>

<operation id="374" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="10">
<![CDATA[
:13  %array_buffer_0_1_l_5 = load float* %array_buffer_0_1_a_6, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_l_5"/></StgValue>
</operation>

<operation id="375" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="10">
<![CDATA[
branch1:0  %array_buffer_1_1_l_5 = load float* %array_buffer_1_1_a_6, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_l_5"/></StgValue>
</operation>

<operation id="376" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="10">
<![CDATA[
branch1:1  %array_buffer_1_1_l_6 = load float* %array_buffer_1_1_a_7, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_l_6"/></StgValue>
</operation>

<operation id="377" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="10">
<![CDATA[
branch1:8  %array_buffer_0_0_l_9 = load float* %array_buffer_0_0_a_10, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_l_9"/></StgValue>
</operation>

<operation id="378" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="5">
<![CDATA[
:1  %bondary_n_buffer_1_3 = load float* %bondary_n_buffer_1_2, align 4

]]></Node>
<StgValue><ssdm name="bondary_n_buffer_1_3"/></StgValue>
</operation>

<operation id="379" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="10">
<![CDATA[
:2  %array_buffer_1_1_l_4 = load float* %array_buffer_1_1_a_5, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_l_4"/></StgValue>
</operation>

<operation id="380" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="10">
<![CDATA[
:8  %array_buffer_0_0_l_7 = load float* %array_buffer_0_0_a_8, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_l_7"/></StgValue>
</operation>

<operation id="381" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="5">
<![CDATA[
branch7354:1  %bondary_s_buffer_0_3 = load float* %bondary_s_buffer_0_2, align 4

]]></Node>
<StgValue><ssdm name="bondary_s_buffer_0_3"/></StgValue>
</operation>

<operation id="382" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="5">
<![CDATA[
:1  %bondary_s_buffer_1_3 = load float* %bondary_s_buffer_1_2, align 4

]]></Node>
<StgValue><ssdm name="bondary_s_buffer_1_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="383" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="10">
<![CDATA[
.preheader5:29  %array_buffer_1_0_l = load float* %array_buffer_1_0_a, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_l"/></StgValue>
</operation>

<operation id="384" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="10">
<![CDATA[
.preheader5:39  %array_buffer_0_0_l_1 = load float* %array_buffer_0_0_a_4, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_l_1"/></StgValue>
</operation>

<operation id="385" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="10">
<![CDATA[
.preheader5:50  %array_buffer_1_1_l_2 = load float* %array_buffer_1_1_a_3, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_l_2"/></StgValue>
</operation>

<operation id="386" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="10">
<![CDATA[
.preheader5:51  %array_buffer_0_1_l_1 = load float* %array_buffer_0_1_a_4, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_l_1"/></StgValue>
</operation>

<operation id="387" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="10">
<![CDATA[
.preheader5:69  %array_buffer_0_1_l_2 = load float* %array_buffer_0_1_a_5, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_l_2"/></StgValue>
</operation>

<operation id="388" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="10">
<![CDATA[
.preheader5:74  %array_buffer_0_0_l_2 = load float* %array_buffer_0_0_a_5, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_l_2"/></StgValue>
</operation>

<operation id="389" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="10">
<![CDATA[
.preheader5:89  %array_buffer_1_1_l_3 = load float* %array_buffer_1_1_a_4, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_l_3"/></StgValue>
</operation>

<operation id="390" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="10">
<![CDATA[
.preheader5:99  %array_buffer_1_0_l_2 = load float* %array_buffer_1_0_a_3, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_l_2"/></StgValue>
</operation>

<operation id="391" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="5">
<![CDATA[
hls_label_1_begin:40  %bondary_w_buffer_0_5 = load float* %bondary_w_buffer_0_4, align 4

]]></Node>
<StgValue><ssdm name="bondary_w_buffer_0_5"/></StgValue>
</operation>

<operation id="392" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="5">
<![CDATA[
hls_label_1_begin:44  %bondary_e_buffer_0_5 = load float* %bondary_e_buffer_0_4, align 4

]]></Node>
<StgValue><ssdm name="bondary_e_buffer_0_5"/></StgValue>
</operation>

<operation id="393" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="10">
<![CDATA[
hls_label_1_begin:52  %array_buffer_1_0_l_12 = load float* %array_buffer_1_0_a_13, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_l_12"/></StgValue>
</operation>

<operation id="394" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
hls_label_1_begin:63  %tmp_35 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %select_ln30_5, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="395" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="12" op_0_bw="11">
<![CDATA[
hls_label_1_begin:64  %sext_ln50_2 = sext i11 %tmp_35 to i12

]]></Node>
<StgValue><ssdm name="sext_ln50_2"/></StgValue>
</operation>

<operation id="396" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="10">
<![CDATA[
hls_label_1_begin:65  %array_buffer_0_0_l_13 = load float* %array_buffer_0_0_a_16, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_l_13"/></StgValue>
</operation>

<operation id="397" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="10">
<![CDATA[
hls_label_1_begin:77  %array_buffer_1_1_l_13 = load float* %array_buffer_1_1_a_13, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_l_13"/></StgValue>
</operation>

<operation id="398" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="10">
<![CDATA[
hls_label_1_begin:78  %array_buffer_0_1_l_13 = load float* %array_buffer_0_1_a_16, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_l_13"/></StgValue>
</operation>

<operation id="399" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
hls_label_1_begin:98  %tmp_36 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %select_ln30_8, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="400" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="11">
<![CDATA[
hls_label_1_begin:99  %zext_ln77_3 = zext i11 %tmp_36 to i12

]]></Node>
<StgValue><ssdm name="zext_ln77_3"/></StgValue>
</operation>

<operation id="401" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="10">
<![CDATA[
hls_label_1_begin:100  %array_buffer_0_1_l_14 = load float* %array_buffer_0_1_a_17, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_l_14"/></StgValue>
</operation>

<operation id="402" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="10">
<![CDATA[
hls_label_1_begin:106  %array_buffer_0_0_l_14 = load float* %array_buffer_0_0_a_17, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_l_14"/></StgValue>
</operation>

<operation id="403" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="10">
<![CDATA[
hls_label_1_begin:125  %array_buffer_1_1_l_14 = load float* %array_buffer_1_1_a_14, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_l_14"/></StgValue>
</operation>

<operation id="404" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="10">
<![CDATA[
hls_label_1_begin:136  %array_buffer_1_0_l_14 = load float* %array_buffer_1_0_a_15, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_l_14"/></StgValue>
</operation>

<operation id="405" st_id="20" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:9  %prod1_8 = fmul float %array_buffer_0_0_l_6, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_8"/></StgValue>
</operation>

<operation id="406" st_id="20" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:10  %tmp_14 = fadd float %array_buffer_1_0_l_5, %array_buffer_1_0_l_6

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="407" st_id="20" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:12  %tmp_15 = fadd float %array_buffer_0_1_l_8, %array_buffer_0_1_l_9

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="408" st_id="20" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3175:9  %prod1_6 = fmul float %array_buffer_0_0_l_6, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_6"/></StgValue>
</operation>

<operation id="409" st_id="20" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3175:10  %tmp_10 = fadd float %bondary_n_buffer_0_3, %array_buffer_1_0_l_4

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="410" st_id="20" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3175:12  %tmp_11 = fadd float %array_buffer_0_1_l_6, %array_buffer_0_1_l_7

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="411" st_id="20" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %prod1 = fmul float %array_buffer_0_0_l_5, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1"/></StgValue>
</operation>

<operation id="412" st_id="20" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp1 = fadd float %bondary_n_buffer_0_1, %array_buffer_1_0_l_3

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="413" st_id="20" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:16  %tmp_31_0_1 = fadd float %array_buffer_1_1_l_5, %array_buffer_1_1_l_6

]]></Node>
<StgValue><ssdm name="tmp_31_0_1"/></StgValue>
</operation>

<operation id="414" st_id="20" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_23_0_1 = fadd float %bondary_n_buffer_1_3, %array_buffer_1_1_l_4

]]></Node>
<StgValue><ssdm name="tmp_23_0_1"/></StgValue>
</operation>

<operation id="415" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="12" op_0_bw="6">
<![CDATA[
:2  %zext_ln91_2 = zext i6 %lshr_ln84_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_2"/></StgValue>
</operation>

<operation id="416" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln91_5 = add i12 %zext_ln91_2, %sext_ln50_2

]]></Node>
<StgValue><ssdm name="add_ln91_5"/></StgValue>
</operation>

<operation id="417" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="12">
<![CDATA[
:4  %zext_ln91_3 = zext i12 %add_ln91_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln91_3"/></StgValue>
</operation>

<operation id="418" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %array_buffer_0_0_a_12 = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %zext_ln91_3

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_a_12"/></StgValue>
</operation>

<operation id="419" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6  %add_ln99_7 = add i12 %zext_ln91_2, %zext_ln77_3

]]></Node>
<StgValue><ssdm name="add_ln99_7"/></StgValue>
</operation>

<operation id="420" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="12">
<![CDATA[
:7  %zext_ln99_3 = zext i12 %add_ln99_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln99_3"/></StgValue>
</operation>

<operation id="421" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %array_buffer_0_0_a_13 = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %zext_ln99_3

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_a_13"/></StgValue>
</operation>

<operation id="422" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:9  %add_ln84_5 = add i12 %zext_ln91_2, %zext_ln70_4

]]></Node>
<StgValue><ssdm name="add_ln84_5"/></StgValue>
</operation>

<operation id="423" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="12">
<![CDATA[
:10  %zext_ln84_11 = zext i12 %add_ln84_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln84_11"/></StgValue>
</operation>

<operation id="424" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %array_buffer_1_0_a_8 = getelementptr [1024 x float]* %array_buffer_1_0, i64 0, i64 %zext_ln84_11

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_a_8"/></StgValue>
</operation>

<operation id="425" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %array_buffer_1_1_a_8 = getelementptr [1024 x float]* %array_buffer_1_1, i64 0, i64 %zext_ln84_11

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_a_8"/></StgValue>
</operation>

<operation id="426" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %array_buffer_tmp_1_2 = getelementptr [1024 x float]* %array_buffer_tmp_1_s, i64 0, i64 %zext_ln84_11

]]></Node>
<StgValue><ssdm name="array_buffer_tmp_1_2"/></StgValue>
</operation>

<operation id="427" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="10">
<![CDATA[
:14  %array_buffer_1_0_l_7 = load float* %array_buffer_1_0_a_8, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_l_7"/></StgValue>
</operation>

<operation id="428" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="10">
<![CDATA[
:15  %array_buffer_0_0_l_11 = load float* %array_buffer_0_0_a_12, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_l_11"/></StgValue>
</operation>

<operation id="429" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="10">
<![CDATA[
branch5336:0  %array_buffer_0_0_l_12 = load float* %array_buffer_0_0_a_13, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_l_12"/></StgValue>
</operation>

<operation id="430" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch5336:1  %add_ln99_3 = add i6 %trunc_ln32, -1

]]></Node>
<StgValue><ssdm name="add_ln99_3"/></StgValue>
</operation>

<operation id="431" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch5336:2  %lshr_ln99_3 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %add_ln99_3, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="lshr_ln99_3"/></StgValue>
</operation>

<operation id="432" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
branch5336:3  %tmp_49 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %select_ln30_2, i5 %lshr_ln99_3)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="433" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="11">
<![CDATA[
branch5336:4  %zext_ln99_4 = zext i11 %tmp_49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln99_4"/></StgValue>
</operation>

<operation id="434" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch5336:5  %array_buffer_1_1_a_10 = getelementptr [1024 x float]* %array_buffer_1_1, i64 0, i64 %zext_ln99_4

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_a_10"/></StgValue>
</operation>

<operation id="435" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="10">
<![CDATA[
branch5336:6  %array_buffer_1_1_l_9 = load float* %array_buffer_1_1_a_10, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_l_9"/></StgValue>
</operation>

<operation id="436" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="10">
<![CDATA[
branch5336:7  %array_buffer_1_1_l_10 = load float* %array_buffer_1_1_a_8, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_l_10"/></StgValue>
</operation>

<operation id="437" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch7354:2  %add_ln91 = add i6 %trunc_ln32, -1

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="438" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch7354:3  %lshr_ln8 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %add_ln91, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="lshr_ln8"/></StgValue>
</operation>

<operation id="439" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
branch7354:4  %tmp_47 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %select_ln30_2, i5 %lshr_ln8)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="440" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="11">
<![CDATA[
branch7354:5  %zext_ln91_4 = zext i11 %tmp_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln91_4"/></StgValue>
</operation>

<operation id="441" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch7354:6  %array_buffer_1_1_a_9 = getelementptr [1024 x float]* %array_buffer_1_1, i64 0, i64 %zext_ln91_4

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_a_9"/></StgValue>
</operation>

<operation id="442" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="10">
<![CDATA[
branch7354:7  %array_buffer_1_1_l_7 = load float* %array_buffer_1_1_a_9, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_l_7"/></StgValue>
</operation>

<operation id="443" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="10">
<![CDATA[
branch7354:8  %array_buffer_1_1_l_8 = load float* %array_buffer_1_1_a_8, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_l_8"/></StgValue>
</operation>

<operation id="444" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="12" op_0_bw="6">
<![CDATA[
:2  %zext_ln91_5 = zext i6 %lshr_ln84_6 to i12

]]></Node>
<StgValue><ssdm name="zext_ln91_5"/></StgValue>
</operation>

<operation id="445" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln91_6 = add i12 %zext_ln91_5, %sext_ln50_2

]]></Node>
<StgValue><ssdm name="add_ln91_6"/></StgValue>
</operation>

<operation id="446" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="12">
<![CDATA[
:4  %zext_ln91_6 = zext i12 %add_ln91_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln91_6"/></StgValue>
</operation>

<operation id="447" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %array_buffer_0_1_a_12 = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %zext_ln91_6

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_a_12"/></StgValue>
</operation>

<operation id="448" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6  %add_ln99_8 = add i12 %zext_ln91_5, %zext_ln77_3

]]></Node>
<StgValue><ssdm name="add_ln99_8"/></StgValue>
</operation>

<operation id="449" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="12">
<![CDATA[
:7  %zext_ln99_5 = zext i12 %add_ln99_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln99_5"/></StgValue>
</operation>

<operation id="450" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %array_buffer_0_1_a_13 = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %zext_ln99_5

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_a_13"/></StgValue>
</operation>

<operation id="451" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:9  %add_ln84_6 = add i12 %zext_ln91_5, %zext_ln70_4

]]></Node>
<StgValue><ssdm name="add_ln84_6"/></StgValue>
</operation>

<operation id="452" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="10">
<![CDATA[
:14  %array_buffer_0_1_l_11 = load float* %array_buffer_0_1_a_12, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_l_11"/></StgValue>
</operation>

<operation id="453" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="10">
<![CDATA[
:0  %array_buffer_0_1_l_12 = load float* %array_buffer_0_1_a_13, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_l_12"/></StgValue>
</operation>

<operation id="454" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %add_ln99_4 = add i7 %zext_ln40, -1

]]></Node>
<StgValue><ssdm name="add_ln99_4"/></StgValue>
</operation>

<operation id="455" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_54 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %add_ln99_4, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="456" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="12" op_0_bw="6">
<![CDATA[
:3  %sext_ln99_1 = sext i6 %tmp_54 to i12

]]></Node>
<StgValue><ssdm name="sext_ln99_1"/></StgValue>
</operation>

<operation id="457" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %add_ln99_9 = add i12 %sext_ln99_1, %zext_ln70_4

]]></Node>
<StgValue><ssdm name="add_ln99_9"/></StgValue>
</operation>

<operation id="458" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="12">
<![CDATA[
:5  %zext_ln99_6 = zext i12 %add_ln99_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln99_6"/></StgValue>
</operation>

<operation id="459" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %array_buffer_1_0_a_11 = getelementptr [1024 x float]* %array_buffer_1_0, i64 0, i64 %zext_ln99_6

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_a_11"/></StgValue>
</operation>

<operation id="460" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="10">
<![CDATA[
:7  %array_buffer_1_0_l_10 = load float* %array_buffer_1_0_a_11, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_l_10"/></StgValue>
</operation>

<operation id="461" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %add_ln91_1 = add i7 %zext_ln40, -1

]]></Node>
<StgValue><ssdm name="add_ln91_1"/></StgValue>
</operation>

<operation id="462" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_51 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %add_ln91_1, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="463" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="12" op_0_bw="6">
<![CDATA[
:4  %sext_ln91 = sext i6 %tmp_51 to i12

]]></Node>
<StgValue><ssdm name="sext_ln91"/></StgValue>
</operation>

<operation id="464" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5  %add_ln91_7 = add i12 %sext_ln91, %zext_ln70_4

]]></Node>
<StgValue><ssdm name="add_ln91_7"/></StgValue>
</operation>

<operation id="465" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="12">
<![CDATA[
:6  %zext_ln91_7 = zext i12 %add_ln91_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln91_7"/></StgValue>
</operation>

<operation id="466" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %array_buffer_1_0_a_9 = getelementptr [1024 x float]* %array_buffer_1_0, i64 0, i64 %zext_ln91_7

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_a_9"/></StgValue>
</operation>

<operation id="467" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="10">
<![CDATA[
:8  %array_buffer_1_0_l_8 = load float* %array_buffer_1_0_a_9, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_l_8"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="468" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:12  %array_buffer_0_0_a_2 = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_a_2"/></StgValue>
</operation>

<operation id="469" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:14  %array_buffer_0_1_a_2 = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_a_2"/></StgValue>
</operation>

<operation id="470" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:17  %array_buffer_1_0_a_2 = getelementptr [1024 x float]* %array_buffer_1_0, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_a_2"/></StgValue>
</operation>

<operation id="471" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:18  %array_buffer_1_1_a_2 = getelementptr [1024 x float]* %array_buffer_1_1, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_a_2"/></StgValue>
</operation>

<operation id="472" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="10">
<![CDATA[
.preheader5:42  %array_buffer_1_1_l_1 = load float* %array_buffer_1_1_a_2, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_l_1"/></StgValue>
</operation>

<operation id="473" st_id="21" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:43  %prod1_1_1 = fmul float %array_buffer_1_0_l, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_1_1"/></StgValue>
</operation>

<operation id="474" st_id="21" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:44  %tmp_6_1 = fadd float %array_buffer_0_0_l_1, %bondary_s_buffer_0_1

]]></Node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="475" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="10">
<![CDATA[
.preheader5:52  %array_buffer_1_0_l_1 = load float* %array_buffer_1_0_a_2, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_l_1"/></StgValue>
</operation>

<operation id="476" st_id="21" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:55  %prod1_3_1_1 = fmul float %array_buffer_1_1_l_2, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_3_1_1"/></StgValue>
</operation>

<operation id="477" st_id="21" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:56  %tmp_11_1_1 = fadd float %array_buffer_0_1_l_1, %bondary_s_buffer_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_1"/></StgValue>
</operation>

<operation id="478" st_id="21" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:70  %tmp_19_1_1 = fadd float %array_buffer_0_1_l_1, %array_buffer_0_1_l_2

]]></Node>
<StgValue><ssdm name="tmp_19_1_1"/></StgValue>
</operation>

<operation id="479" st_id="21" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:75  %tmp_15_1 = fadd float %array_buffer_0_0_l_1, %array_buffer_0_0_l_2

]]></Node>
<StgValue><ssdm name="tmp_15_1"/></StgValue>
</operation>

<operation id="480" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="10">
<![CDATA[
.preheader5:79  %array_buffer_0_1_l_3 = load float* %array_buffer_0_1_a_2, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_l_3"/></StgValue>
</operation>

<operation id="481" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="10">
<![CDATA[
.preheader5:90  %array_buffer_0_0_l_3 = load float* %array_buffer_0_0_a_2, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_l_3"/></StgValue>
</operation>

<operation id="482" st_id="21" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:92  %tmp_19_0_1 = fadd float %array_buffer_1_1_l_3, %array_buffer_1_1_l_2

]]></Node>
<StgValue><ssdm name="tmp_19_0_1"/></StgValue>
</operation>

<operation id="483" st_id="21" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:102  %tmp_s = fadd float %array_buffer_1_0_l_2, %array_buffer_1_0_l

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="484" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:14  %array_buffer_0_0_a_14 = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_a_14"/></StgValue>
</operation>

<operation id="485" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:16  %array_buffer_0_1_a_14 = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_a_14"/></StgValue>
</operation>

<operation id="486" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:19  %array_buffer_1_0_a_14 = getelementptr [1024 x float]* %array_buffer_1_0, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_a_14"/></StgValue>
</operation>

<operation id="487" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:20  %array_buffer_1_1_a_12 = getelementptr [1024 x float]* %array_buffer_1_1, i64 0, i64 %zext_ln77_1

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_a_12"/></StgValue>
</operation>

<operation id="488" st_id="21" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:45  %tmp_10_0_1_mid2_v_v = fadd float %array_buffer_0_0_l, %bondary_e_buffer_0_5

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_mid2_v_v"/></StgValue>
</operation>

<operation id="489" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="10">
<![CDATA[
hls_label_1_begin:68  %array_buffer_1_1_l_12 = load float* %array_buffer_1_1_a_12, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_l_12"/></StgValue>
</operation>

<operation id="490" st_id="21" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:69  %prod1_1_1_mid1 = fmul float %array_buffer_1_0_l_12, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_1_1_mid1"/></StgValue>
</operation>

<operation id="491" st_id="21" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:70  %tmp_6_1_mid1 = fadd float %array_buffer_0_0_l_13, %bondary_s_buffer_0_1

]]></Node>
<StgValue><ssdm name="tmp_6_1_mid1"/></StgValue>
</operation>

<operation id="492" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="10">
<![CDATA[
hls_label_1_begin:79  %array_buffer_1_0_l_13 = load float* %array_buffer_1_0_a_14, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_l_13"/></StgValue>
</operation>

<operation id="493" st_id="21" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:82  %prod1_3_1_1_mid1 = fmul float %array_buffer_1_1_l_13, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_3_1_1_mid1"/></StgValue>
</operation>

<operation id="494" st_id="21" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:83  %tmp_11_1_1_mid1 = fadd float %array_buffer_0_1_l_13, %bondary_s_buffer_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_1_mid1"/></StgValue>
</operation>

<operation id="495" st_id="21" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:101  %tmp_19_1_1_mid1 = fadd float %array_buffer_0_1_l_13, %array_buffer_0_1_l_14

]]></Node>
<StgValue><ssdm name="tmp_19_1_1_mid1"/></StgValue>
</operation>

<operation id="496" st_id="21" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:107  %tmp_15_1_mid1 = fadd float %array_buffer_0_0_l_13, %array_buffer_0_0_l_14

]]></Node>
<StgValue><ssdm name="tmp_15_1_mid1"/></StgValue>
</operation>

<operation id="497" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="10">
<![CDATA[
hls_label_1_begin:112  %array_buffer_0_1_l_15 = load float* %array_buffer_0_1_a_14, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_l_15"/></StgValue>
</operation>

<operation id="498" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="10">
<![CDATA[
hls_label_1_begin:126  %array_buffer_0_0_l_15 = load float* %array_buffer_0_0_a_14, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_l_15"/></StgValue>
</operation>

<operation id="499" st_id="21" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:128  %tmp_19_0_1_mid1 = fadd float %array_buffer_1_1_l_14, %array_buffer_1_1_l_13

]]></Node>
<StgValue><ssdm name="tmp_19_0_1_mid1"/></StgValue>
</operation>

<operation id="500" st_id="21" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:139  %tmp_mid1 = fadd float %array_buffer_1_0_l_14, %array_buffer_1_0_l_12

]]></Node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="501" st_id="21" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:9  %prod1_8 = fmul float %array_buffer_0_0_l_6, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_8"/></StgValue>
</operation>

<operation id="502" st_id="21" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:10  %tmp_14 = fadd float %array_buffer_1_0_l_5, %array_buffer_1_0_l_6

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="503" st_id="21" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:12  %tmp_15 = fadd float %array_buffer_0_1_l_8, %array_buffer_0_1_l_9

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="504" st_id="21" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3175:9  %prod1_6 = fmul float %array_buffer_0_0_l_6, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_6"/></StgValue>
</operation>

<operation id="505" st_id="21" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3175:10  %tmp_10 = fadd float %bondary_n_buffer_0_3, %array_buffer_1_0_l_4

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="506" st_id="21" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3175:12  %tmp_11 = fadd float %array_buffer_0_1_l_6, %array_buffer_0_1_l_7

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="507" st_id="21" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %prod1 = fmul float %array_buffer_0_0_l_5, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1"/></StgValue>
</operation>

<operation id="508" st_id="21" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp1 = fadd float %bondary_n_buffer_0_1, %array_buffer_1_0_l_3

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="509" st_id="21" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_3 = fadd float %bondary_w_buffer_0_5, %array_buffer_0_1_l_5

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="510" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %array_buffer_0_1_a_11 = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %zext_ln84_10

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_a_11"/></StgValue>
</operation>

<operation id="511" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %array_buffer_tmp_0_7 = getelementptr [1024 x float]* %array_buffer_tmp_0_1, i64 0, i64 %zext_ln84_10

]]></Node>
<StgValue><ssdm name="array_buffer_tmp_0_7"/></StgValue>
</operation>

<operation id="512" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="10">
<![CDATA[
:13  %array_buffer_0_1_l_10 = load float* %array_buffer_0_1_a_11, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_l_10"/></StgValue>
</operation>

<operation id="513" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch1:9  %add_ln99_2 = add i6 %or_ln40, 1

]]></Node>
<StgValue><ssdm name="add_ln99_2"/></StgValue>
</operation>

<operation id="514" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1:10  %lshr_ln99_2 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %add_ln99_2, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="lshr_ln99_2"/></StgValue>
</operation>

<operation id="515" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
branch1:11  %tmp_45 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %select_ln30_2, i5 %lshr_ln99_2)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="516" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="11">
<![CDATA[
branch1:12  %zext_ln99_2 = zext i11 %tmp_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln99_2"/></StgValue>
</operation>

<operation id="517" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1:13  %array_buffer_0_0_a_11 = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %zext_ln99_2

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_a_11"/></StgValue>
</operation>

<operation id="518" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="10">
<![CDATA[
branch1:14  %array_buffer_0_0_l_10 = load float* %array_buffer_0_0_a_11, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_l_10"/></StgValue>
</operation>

<operation id="519" st_id="21" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:16  %tmp_31_0_1 = fadd float %array_buffer_1_1_l_5, %array_buffer_1_1_l_6

]]></Node>
<StgValue><ssdm name="tmp_31_0_1"/></StgValue>
</operation>

<operation id="520" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:9  %add_ln84_2 = add i6 %or_ln40, 1

]]></Node>
<StgValue><ssdm name="add_ln84_2"/></StgValue>
</operation>

<operation id="521" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %lshr_ln84_4 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %add_ln84_2, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="lshr_ln84_4"/></StgValue>
</operation>

<operation id="522" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="5">
<![CDATA[
:11  %zext_ln84_4 = zext i5 %lshr_ln84_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln84_4"/></StgValue>
</operation>

<operation id="523" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %array_buffer_0_0_a_9 = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %zext_ln84_4

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_a_9"/></StgValue>
</operation>

<operation id="524" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="10">
<![CDATA[
:13  %array_buffer_0_0_l_8 = load float* %array_buffer_0_0_a_9, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_l_8"/></StgValue>
</operation>

<operation id="525" st_id="21" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_23_0_1 = fadd float %bondary_n_buffer_1_3, %array_buffer_1_1_l_4

]]></Node>
<StgValue><ssdm name="tmp_23_0_1"/></StgValue>
</operation>

<operation id="526" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="10">
<![CDATA[
:14  %array_buffer_1_0_l_7 = load float* %array_buffer_1_0_a_8, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_l_7"/></StgValue>
</operation>

<operation id="527" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="10">
<![CDATA[
:15  %array_buffer_0_0_l_11 = load float* %array_buffer_0_0_a_12, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_l_11"/></StgValue>
</operation>

<operation id="528" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="10">
<![CDATA[
branch5336:0  %array_buffer_0_0_l_12 = load float* %array_buffer_0_0_a_13, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_l_12"/></StgValue>
</operation>

<operation id="529" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="10">
<![CDATA[
branch5336:6  %array_buffer_1_1_l_9 = load float* %array_buffer_1_1_a_10, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_l_9"/></StgValue>
</operation>

<operation id="530" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="10">
<![CDATA[
branch5336:7  %array_buffer_1_1_l_10 = load float* %array_buffer_1_1_a_8, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_l_10"/></StgValue>
</operation>

<operation id="531" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="10">
<![CDATA[
branch7354:7  %array_buffer_1_1_l_7 = load float* %array_buffer_1_1_a_9, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_l_7"/></StgValue>
</operation>

<operation id="532" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="10">
<![CDATA[
branch7354:8  %array_buffer_1_1_l_8 = load float* %array_buffer_1_1_a_8, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_l_8"/></StgValue>
</operation>

<operation id="533" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="64" op_0_bw="12">
<![CDATA[
:10  %zext_ln84_12 = zext i12 %add_ln84_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln84_12"/></StgValue>
</operation>

<operation id="534" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %array_buffer_1_1_a_11 = getelementptr [1024 x float]* %array_buffer_1_1, i64 0, i64 %zext_ln84_12

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_a_11"/></StgValue>
</operation>

<operation id="535" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %array_buffer_tmp_1_3 = getelementptr [1024 x float]* %array_buffer_tmp_1_1, i64 0, i64 %zext_ln84_12

]]></Node>
<StgValue><ssdm name="array_buffer_tmp_1_3"/></StgValue>
</operation>

<operation id="536" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="10">
<![CDATA[
:13  %array_buffer_1_1_l_11 = load float* %array_buffer_1_1_a_11, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_l_11"/></StgValue>
</operation>

<operation id="537" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="10">
<![CDATA[
:14  %array_buffer_0_1_l_11 = load float* %array_buffer_0_1_a_12, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_l_11"/></StgValue>
</operation>

<operation id="538" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="10">
<![CDATA[
:0  %array_buffer_0_1_l_12 = load float* %array_buffer_0_1_a_13, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_l_12"/></StgValue>
</operation>

<operation id="539" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="10">
<![CDATA[
:7  %array_buffer_1_0_l_10 = load float* %array_buffer_1_0_a_11, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_l_10"/></StgValue>
</operation>

<operation id="540" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8  %add_ln99_5 = add i6 %or_ln40, 1

]]></Node>
<StgValue><ssdm name="add_ln99_5"/></StgValue>
</operation>

<operation id="541" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %lshr_ln99_5 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %add_ln99_5, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="lshr_ln99_5"/></StgValue>
</operation>

<operation id="542" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
:10  %tmp_55 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %select_ln30_2, i5 %lshr_ln99_5)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="543" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="11">
<![CDATA[
:11  %zext_ln99_7 = zext i11 %tmp_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln99_7"/></StgValue>
</operation>

<operation id="544" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %array_buffer_1_0_a_12 = getelementptr [1024 x float]* %array_buffer_1_0, i64 0, i64 %zext_ln99_7

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_a_12"/></StgValue>
</operation>

<operation id="545" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="10">
<![CDATA[
:13  %array_buffer_1_0_l_11 = load float* %array_buffer_1_0_a_12, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_l_11"/></StgValue>
</operation>

<operation id="546" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="10">
<![CDATA[
:8  %array_buffer_1_0_l_8 = load float* %array_buffer_1_0_a_9, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_l_8"/></StgValue>
</operation>

<operation id="547" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:9  %add_ln91_2 = add i6 %or_ln40, 1

]]></Node>
<StgValue><ssdm name="add_ln91_2"/></StgValue>
</operation>

<operation id="548" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %lshr_ln91_2 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %add_ln91_2, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="lshr_ln91_2"/></StgValue>
</operation>

<operation id="549" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
:11  %tmp_53 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %select_ln30_2, i5 %lshr_ln91_2)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="550" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="11">
<![CDATA[
:12  %zext_ln91_8 = zext i11 %tmp_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln91_8"/></StgValue>
</operation>

<operation id="551" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %array_buffer_1_0_a_10 = getelementptr [1024 x float]* %array_buffer_1_0, i64 0, i64 %zext_ln91_8

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_a_10"/></StgValue>
</operation>

<operation id="552" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="10">
<![CDATA[
:14  %array_buffer_1_0_l_9 = load float* %array_buffer_1_0_a_10, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_l_9"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="553" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:13  %array_buffer_0_0_a_3 = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_a_3"/></StgValue>
</operation>

<operation id="554" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:15  %array_buffer_0_1_a_3 = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_a_3"/></StgValue>
</operation>

<operation id="555" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="10">
<![CDATA[
.preheader5:42  %array_buffer_1_1_l_1 = load float* %array_buffer_1_1_a_2, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_l_1"/></StgValue>
</operation>

<operation id="556" st_id="22" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:43  %prod1_1_1 = fmul float %array_buffer_1_0_l, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_1_1"/></StgValue>
</operation>

<operation id="557" st_id="22" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:44  %tmp_6_1 = fadd float %array_buffer_0_0_l_1, %bondary_s_buffer_0_1

]]></Node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="558" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="10">
<![CDATA[
.preheader5:52  %array_buffer_1_0_l_1 = load float* %array_buffer_1_0_a_2, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_l_1"/></StgValue>
</operation>

<operation id="559" st_id="22" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:55  %prod1_3_1_1 = fmul float %array_buffer_1_1_l_2, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_3_1_1"/></StgValue>
</operation>

<operation id="560" st_id="22" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:56  %tmp_11_1_1 = fadd float %array_buffer_0_1_l_1, %bondary_s_buffer_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_1"/></StgValue>
</operation>

<operation id="561" st_id="22" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:70  %tmp_19_1_1 = fadd float %array_buffer_0_1_l_1, %array_buffer_0_1_l_2

]]></Node>
<StgValue><ssdm name="tmp_19_1_1"/></StgValue>
</operation>

<operation id="562" st_id="22" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:75  %tmp_15_1 = fadd float %array_buffer_0_0_l_1, %array_buffer_0_0_l_2

]]></Node>
<StgValue><ssdm name="tmp_15_1"/></StgValue>
</operation>

<operation id="563" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="10">
<![CDATA[
.preheader5:79  %array_buffer_0_1_l_3 = load float* %array_buffer_0_1_a_2, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_l_3"/></StgValue>
</operation>

<operation id="564" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="10">
<![CDATA[
.preheader5:90  %array_buffer_0_0_l_3 = load float* %array_buffer_0_0_a_2, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_l_3"/></StgValue>
</operation>

<operation id="565" st_id="22" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:92  %tmp_19_0_1 = fadd float %array_buffer_1_1_l_3, %array_buffer_1_1_l_2

]]></Node>
<StgValue><ssdm name="tmp_19_0_1"/></StgValue>
</operation>

<operation id="566" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="10">
<![CDATA[
.preheader5:98  %array_buffer_0_0_l_4 = load float* %array_buffer_0_0_a_3, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_l_4"/></StgValue>
</operation>

<operation id="567" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="10">
<![CDATA[
.preheader5:100  %array_buffer_0_1_l_4 = load float* %array_buffer_0_1_a_3, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_l_4"/></StgValue>
</operation>

<operation id="568" st_id="22" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:102  %tmp_s = fadd float %array_buffer_1_0_l_2, %array_buffer_1_0_l

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="569" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader5:109  %add_ln30 = add i11 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="570" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:15  %array_buffer_0_0_a_15 = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %zext_ln77_1

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_a_15"/></StgValue>
</operation>

<operation id="571" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:17  %array_buffer_0_1_a_15 = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %zext_ln77_1

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_a_15"/></StgValue>
</operation>

<operation id="572" st_id="22" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:45  %tmp_10_0_1_mid2_v_v = fadd float %array_buffer_0_0_l, %bondary_e_buffer_0_5

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_mid2_v_v"/></StgValue>
</operation>

<operation id="573" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="10">
<![CDATA[
hls_label_1_begin:68  %array_buffer_1_1_l_12 = load float* %array_buffer_1_1_a_12, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_l_12"/></StgValue>
</operation>

<operation id="574" st_id="22" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:69  %prod1_1_1_mid1 = fmul float %array_buffer_1_0_l_12, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_1_1_mid1"/></StgValue>
</operation>

<operation id="575" st_id="22" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:70  %tmp_6_1_mid1 = fadd float %array_buffer_0_0_l_13, %bondary_s_buffer_0_1

]]></Node>
<StgValue><ssdm name="tmp_6_1_mid1"/></StgValue>
</operation>

<operation id="576" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="10">
<![CDATA[
hls_label_1_begin:79  %array_buffer_1_0_l_13 = load float* %array_buffer_1_0_a_14, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_l_13"/></StgValue>
</operation>

<operation id="577" st_id="22" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:82  %prod1_3_1_1_mid1 = fmul float %array_buffer_1_1_l_13, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_3_1_1_mid1"/></StgValue>
</operation>

<operation id="578" st_id="22" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:83  %tmp_11_1_1_mid1 = fadd float %array_buffer_0_1_l_13, %bondary_s_buffer_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_1_mid1"/></StgValue>
</operation>

<operation id="579" st_id="22" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:101  %tmp_19_1_1_mid1 = fadd float %array_buffer_0_1_l_13, %array_buffer_0_1_l_14

]]></Node>
<StgValue><ssdm name="tmp_19_1_1_mid1"/></StgValue>
</operation>

<operation id="580" st_id="22" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:107  %tmp_15_1_mid1 = fadd float %array_buffer_0_0_l_13, %array_buffer_0_0_l_14

]]></Node>
<StgValue><ssdm name="tmp_15_1_mid1"/></StgValue>
</operation>

<operation id="581" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="10">
<![CDATA[
hls_label_1_begin:112  %array_buffer_0_1_l_15 = load float* %array_buffer_0_1_a_14, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_l_15"/></StgValue>
</operation>

<operation id="582" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="10">
<![CDATA[
hls_label_1_begin:126  %array_buffer_0_0_l_15 = load float* %array_buffer_0_0_a_14, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_l_15"/></StgValue>
</operation>

<operation id="583" st_id="22" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:128  %tmp_19_0_1_mid1 = fadd float %array_buffer_1_1_l_14, %array_buffer_1_1_l_13

]]></Node>
<StgValue><ssdm name="tmp_19_0_1_mid1"/></StgValue>
</operation>

<operation id="584" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="10">
<![CDATA[
hls_label_1_begin:135  %array_buffer_0_0_l_16 = load float* %array_buffer_0_0_a_15, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_l_16"/></StgValue>
</operation>

<operation id="585" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="10">
<![CDATA[
hls_label_1_begin:137  %array_buffer_0_1_l_16 = load float* %array_buffer_0_1_a_15, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_l_16"/></StgValue>
</operation>

<operation id="586" st_id="22" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:139  %tmp_mid1 = fadd float %array_buffer_1_0_l_14, %array_buffer_1_0_l_12

]]></Node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="587" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1_begin:146  %select_ln30_14 = select i1 %tmp_28, i7 %tile_i, i7 %tile_i_0

]]></Node>
<StgValue><ssdm name="select_ln30_14"/></StgValue>
</operation>

<operation id="588" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:148  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="589" st_id="22" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:9  %prod1_8 = fmul float %array_buffer_0_0_l_6, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_8"/></StgValue>
</operation>

<operation id="590" st_id="22" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:10  %tmp_14 = fadd float %array_buffer_1_0_l_5, %array_buffer_1_0_l_6

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="591" st_id="22" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:12  %tmp_15 = fadd float %array_buffer_0_1_l_8, %array_buffer_0_1_l_9

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="592" st_id="22" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3175:9  %prod1_6 = fmul float %array_buffer_0_0_l_6, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_6"/></StgValue>
</operation>

<operation id="593" st_id="22" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3175:10  %tmp_10 = fadd float %bondary_n_buffer_0_3, %array_buffer_1_0_l_4

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="594" st_id="22" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3175:12  %tmp_11 = fadd float %array_buffer_0_1_l_6, %array_buffer_0_1_l_7

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="595" st_id="22" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %prod1 = fmul float %array_buffer_0_0_l_5, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1"/></StgValue>
</operation>

<operation id="596" st_id="22" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp1 = fadd float %bondary_n_buffer_0_1, %array_buffer_1_0_l_3

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="597" st_id="22" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_3 = fadd float %bondary_w_buffer_0_5, %array_buffer_0_1_l_5

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="598" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="10">
<![CDATA[
:13  %array_buffer_0_1_l_10 = load float* %array_buffer_0_1_a_11, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_l_10"/></StgValue>
</operation>

<operation id="599" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="10">
<![CDATA[
branch1:14  %array_buffer_0_0_l_10 = load float* %array_buffer_0_0_a_11, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_l_10"/></StgValue>
</operation>

<operation id="600" st_id="22" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:16  %tmp_31_0_1 = fadd float %array_buffer_1_1_l_5, %array_buffer_1_1_l_6

]]></Node>
<StgValue><ssdm name="tmp_31_0_1"/></StgValue>
</operation>

<operation id="601" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="10">
<![CDATA[
:13  %array_buffer_0_0_l_8 = load float* %array_buffer_0_0_a_9, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_l_8"/></StgValue>
</operation>

<operation id="602" st_id="22" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_23_0_1 = fadd float %bondary_n_buffer_1_3, %array_buffer_1_1_l_4

]]></Node>
<StgValue><ssdm name="tmp_23_0_1"/></StgValue>
</operation>

<operation id="603" st_id="22" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5336:8  %prod1_8_1 = fmul float %array_buffer_1_0_l_7, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_8_1"/></StgValue>
</operation>

<operation id="604" st_id="22" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5336:9  %tmp_31_1 = fadd float %array_buffer_0_0_l_11, %array_buffer_0_0_l_12

]]></Node>
<StgValue><ssdm name="tmp_31_1"/></StgValue>
</operation>

<operation id="605" st_id="22" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5336:11  %tmp_32_1 = fadd float %array_buffer_1_1_l_9, %array_buffer_1_1_l_10

]]></Node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>

<operation id="606" st_id="22" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7354:9  %prod1_7_1 = fmul float %array_buffer_1_0_l_7, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_7_1"/></StgValue>
</operation>

<operation id="607" st_id="22" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7354:10  %tmp_27_1 = fadd float %array_buffer_0_0_l_11, %bondary_s_buffer_0_3

]]></Node>
<StgValue><ssdm name="tmp_27_1"/></StgValue>
</operation>

<operation id="608" st_id="22" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7354:12  %tmp_28_1 = fadd float %array_buffer_1_1_l_7, %array_buffer_1_1_l_8

]]></Node>
<StgValue><ssdm name="tmp_28_1"/></StgValue>
</operation>

<operation id="609" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="10">
<![CDATA[
:13  %array_buffer_1_1_l_11 = load float* %array_buffer_1_1_a_11, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_l_11"/></StgValue>
</operation>

<operation id="610" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="10">
<![CDATA[
:13  %array_buffer_1_0_l_11 = load float* %array_buffer_1_0_a_12, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_l_11"/></StgValue>
</operation>

<operation id="611" st_id="22" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_31_1_1 = fadd float %array_buffer_0_1_l_11, %array_buffer_0_1_l_12

]]></Node>
<StgValue><ssdm name="tmp_31_1_1"/></StgValue>
</operation>

<operation id="612" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="10">
<![CDATA[
:14  %array_buffer_1_0_l_9 = load float* %array_buffer_1_0_a_10, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_l_9"/></StgValue>
</operation>

<operation id="613" st_id="22" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_27_1_1 = fadd float %array_buffer_0_1_l_11, %bondary_s_buffer_1_3

]]></Node>
<StgValue><ssdm name="tmp_27_1_1"/></StgValue>
</operation>

<operation id="614" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="615" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1_end:1  %tile_j = add i7 %select_ln30, 2

]]></Node>
<StgValue><ssdm name="tile_j"/></StgValue>
</operation>

<operation id="616" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0">
<![CDATA[
hls_label_1_end:2  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="617" st_id="23" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:43  %prod1_1_1 = fmul float %array_buffer_1_0_l, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_1_1"/></StgValue>
</operation>

<operation id="618" st_id="23" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:44  %tmp_6_1 = fadd float %array_buffer_0_0_l_1, %bondary_s_buffer_0_1

]]></Node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="619" st_id="23" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:46  %tmp_7_1 = fadd float %bondary_w_buffer_1_1, %array_buffer_1_1_l_1

]]></Node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="620" st_id="23" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:55  %prod1_3_1_1 = fmul float %array_buffer_1_1_l_2, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_3_1_1"/></StgValue>
</operation>

<operation id="621" st_id="23" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:56  %tmp_11_1_1 = fadd float %array_buffer_0_1_l_1, %bondary_s_buffer_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_1"/></StgValue>
</operation>

<operation id="622" st_id="23" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:58  %tmp_12_1_1 = fadd float %array_buffer_1_0_l_1, %bondary_e_buffer_1_1

]]></Node>
<StgValue><ssdm name="tmp_12_1_1"/></StgValue>
</operation>

<operation id="623" st_id="23" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:70  %tmp_19_1_1 = fadd float %array_buffer_0_1_l_1, %array_buffer_0_1_l_2

]]></Node>
<StgValue><ssdm name="tmp_19_1_1"/></StgValue>
</operation>

<operation id="624" st_id="23" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:75  %tmp_15_1 = fadd float %array_buffer_0_0_l_1, %array_buffer_0_0_l_2

]]></Node>
<StgValue><ssdm name="tmp_15_1"/></StgValue>
</operation>

<operation id="625" st_id="23" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:91  %prod1_5_0_1 = fmul float %array_buffer_0_1_l_3, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_5_0_1"/></StgValue>
</operation>

<operation id="626" st_id="23" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:92  %tmp_19_0_1 = fadd float %array_buffer_1_1_l_3, %array_buffer_1_1_l_2

]]></Node>
<StgValue><ssdm name="tmp_19_0_1"/></StgValue>
</operation>

<operation id="627" st_id="23" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:94  %tmp_20_0_1 = fadd float %array_buffer_0_0_l_3, %bondary_e_buffer_0_1

]]></Node>
<StgValue><ssdm name="tmp_20_0_1"/></StgValue>
</operation>

<operation id="628" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="10">
<![CDATA[
.preheader5:98  %array_buffer_0_0_l_4 = load float* %array_buffer_0_0_a_3, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_l_4"/></StgValue>
</operation>

<operation id="629" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="10">
<![CDATA[
.preheader5:100  %array_buffer_0_1_l_4 = load float* %array_buffer_0_1_a_3, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_l_4"/></StgValue>
</operation>

<operation id="630" st_id="23" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:102  %tmp_s = fadd float %array_buffer_1_0_l_2, %array_buffer_1_0_l

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="631" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:110  br i1 %icmp_ln30, label %.preheader.0.preheader, label %hls_label_1_begin

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="632" st_id="23" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:45  %tmp_10_0_1_mid2_v_v = fadd float %array_buffer_0_0_l, %bondary_e_buffer_0_5

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_mid2_v_v"/></StgValue>
</operation>

<operation id="633" st_id="23" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:69  %prod1_1_1_mid1 = fmul float %array_buffer_1_0_l_12, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_1_1_mid1"/></StgValue>
</operation>

<operation id="634" st_id="23" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:70  %tmp_6_1_mid1 = fadd float %array_buffer_0_0_l_13, %bondary_s_buffer_0_1

]]></Node>
<StgValue><ssdm name="tmp_6_1_mid1"/></StgValue>
</operation>

<operation id="635" st_id="23" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:72  %tmp_7_1_mid1 = fadd float %bondary_w_buffer_1_3, %array_buffer_1_1_l_12

]]></Node>
<StgValue><ssdm name="tmp_7_1_mid1"/></StgValue>
</operation>

<operation id="636" st_id="23" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:82  %prod1_3_1_1_mid1 = fmul float %array_buffer_1_1_l_13, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_3_1_1_mid1"/></StgValue>
</operation>

<operation id="637" st_id="23" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:83  %tmp_11_1_1_mid1 = fadd float %array_buffer_0_1_l_13, %bondary_s_buffer_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_1_mid1"/></StgValue>
</operation>

<operation id="638" st_id="23" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:85  %tmp_12_1_1_mid1 = fadd float %array_buffer_1_0_l_13, %bondary_e_buffer_1_3

]]></Node>
<StgValue><ssdm name="tmp_12_1_1_mid1"/></StgValue>
</operation>

<operation id="639" st_id="23" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:101  %tmp_19_1_1_mid1 = fadd float %array_buffer_0_1_l_13, %array_buffer_0_1_l_14

]]></Node>
<StgValue><ssdm name="tmp_19_1_1_mid1"/></StgValue>
</operation>

<operation id="640" st_id="23" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:107  %tmp_15_1_mid1 = fadd float %array_buffer_0_0_l_13, %array_buffer_0_0_l_14

]]></Node>
<StgValue><ssdm name="tmp_15_1_mid1"/></StgValue>
</operation>

<operation id="641" st_id="23" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:127  %prod1_5_0_1_mid1 = fmul float %array_buffer_0_1_l_15, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_5_0_1_mid1"/></StgValue>
</operation>

<operation id="642" st_id="23" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:128  %tmp_19_0_1_mid1 = fadd float %array_buffer_1_1_l_14, %array_buffer_1_1_l_13

]]></Node>
<StgValue><ssdm name="tmp_19_0_1_mid1"/></StgValue>
</operation>

<operation id="643" st_id="23" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:130  %tmp_20_0_1_mid1 = fadd float %array_buffer_0_0_l_15, %bondary_e_buffer_0_3

]]></Node>
<StgValue><ssdm name="tmp_20_0_1_mid1"/></StgValue>
</operation>

<operation id="644" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="10">
<![CDATA[
hls_label_1_begin:135  %array_buffer_0_0_l_16 = load float* %array_buffer_0_0_a_15, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_l_16"/></StgValue>
</operation>

<operation id="645" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="10">
<![CDATA[
hls_label_1_begin:137  %array_buffer_0_1_l_16 = load float* %array_buffer_0_1_a_15, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_l_16"/></StgValue>
</operation>

<operation id="646" st_id="23" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:139  %tmp_mid1 = fadd float %array_buffer_1_0_l_14, %array_buffer_1_0_l_12

]]></Node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="647" st_id="23" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:9  %prod1_8 = fmul float %array_buffer_0_0_l_6, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_8"/></StgValue>
</operation>

<operation id="648" st_id="23" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:10  %tmp_14 = fadd float %array_buffer_1_0_l_5, %array_buffer_1_0_l_6

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="649" st_id="23" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:12  %tmp_15 = fadd float %array_buffer_0_1_l_8, %array_buffer_0_1_l_9

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="650" st_id="23" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3175:9  %prod1_6 = fmul float %array_buffer_0_0_l_6, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_6"/></StgValue>
</operation>

<operation id="651" st_id="23" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3175:10  %tmp_10 = fadd float %bondary_n_buffer_0_3, %array_buffer_1_0_l_4

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="652" st_id="23" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3175:12  %tmp_11 = fadd float %array_buffer_0_1_l_6, %array_buffer_0_1_l_7

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="653" st_id="23" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %prod1 = fmul float %array_buffer_0_0_l_5, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1"/></StgValue>
</operation>

<operation id="654" st_id="23" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp1 = fadd float %bondary_n_buffer_0_1, %array_buffer_1_0_l_3

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="655" st_id="23" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_3 = fadd float %bondary_w_buffer_0_5, %array_buffer_0_1_l_5

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="656" st_id="23" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:15  %prod1_8_0_1 = fmul float %array_buffer_0_1_l_10, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_8_0_1"/></StgValue>
</operation>

<operation id="657" st_id="23" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:16  %tmp_31_0_1 = fadd float %array_buffer_1_1_l_5, %array_buffer_1_1_l_6

]]></Node>
<StgValue><ssdm name="tmp_31_0_1"/></StgValue>
</operation>

<operation id="658" st_id="23" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:18  %tmp_32_0_1 = fadd float %array_buffer_0_0_l_9, %array_buffer_0_0_l_10

]]></Node>
<StgValue><ssdm name="tmp_32_0_1"/></StgValue>
</operation>

<operation id="659" st_id="23" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %prod1_6_0_1 = fmul float %array_buffer_0_1_l_10, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_6_0_1"/></StgValue>
</operation>

<operation id="660" st_id="23" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_23_0_1 = fadd float %bondary_n_buffer_1_3, %array_buffer_1_1_l_4

]]></Node>
<StgValue><ssdm name="tmp_23_0_1"/></StgValue>
</operation>

<operation id="661" st_id="23" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_24_0_1 = fadd float %array_buffer_0_0_l_7, %array_buffer_0_0_l_8

]]></Node>
<StgValue><ssdm name="tmp_24_0_1"/></StgValue>
</operation>

<operation id="662" st_id="23" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5336:8  %prod1_8_1 = fmul float %array_buffer_1_0_l_7, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_8_1"/></StgValue>
</operation>

<operation id="663" st_id="23" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5336:9  %tmp_31_1 = fadd float %array_buffer_0_0_l_11, %array_buffer_0_0_l_12

]]></Node>
<StgValue><ssdm name="tmp_31_1"/></StgValue>
</operation>

<operation id="664" st_id="23" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5336:11  %tmp_32_1 = fadd float %array_buffer_1_1_l_9, %array_buffer_1_1_l_10

]]></Node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>

<operation id="665" st_id="23" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7354:9  %prod1_7_1 = fmul float %array_buffer_1_0_l_7, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_7_1"/></StgValue>
</operation>

<operation id="666" st_id="23" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7354:10  %tmp_27_1 = fadd float %array_buffer_0_0_l_11, %bondary_s_buffer_0_3

]]></Node>
<StgValue><ssdm name="tmp_27_1"/></StgValue>
</operation>

<operation id="667" st_id="23" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7354:12  %tmp_28_1 = fadd float %array_buffer_1_1_l_7, %array_buffer_1_1_l_8

]]></Node>
<StgValue><ssdm name="tmp_28_1"/></StgValue>
</operation>

<operation id="668" st_id="23" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %prod1_8_1_1 = fmul float %array_buffer_1_1_l_11, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_8_1_1"/></StgValue>
</operation>

<operation id="669" st_id="23" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_31_1_1 = fadd float %array_buffer_0_1_l_11, %array_buffer_0_1_l_12

]]></Node>
<StgValue><ssdm name="tmp_31_1_1"/></StgValue>
</operation>

<operation id="670" st_id="23" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_32_1_1 = fadd float %array_buffer_1_0_l_10, %array_buffer_1_0_l_11

]]></Node>
<StgValue><ssdm name="tmp_32_1_1"/></StgValue>
</operation>

<operation id="671" st_id="23" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %prod1_7_1_1 = fmul float %array_buffer_1_1_l_11, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_7_1_1"/></StgValue>
</operation>

<operation id="672" st_id="23" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_27_1_1 = fadd float %array_buffer_0_1_l_11, %bondary_s_buffer_1_3

]]></Node>
<StgValue><ssdm name="tmp_27_1_1"/></StgValue>
</operation>

<operation id="673" st_id="23" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_28_1_1 = fadd float %array_buffer_1_0_l_8, %array_buffer_1_0_l_9

]]></Node>
<StgValue><ssdm name="tmp_28_1_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="674" st_id="24" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:43  %prod1_1_1 = fmul float %array_buffer_1_0_l, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_1_1"/></StgValue>
</operation>

<operation id="675" st_id="24" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:44  %tmp_6_1 = fadd float %array_buffer_0_0_l_1, %bondary_s_buffer_0_1

]]></Node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="676" st_id="24" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:46  %tmp_7_1 = fadd float %bondary_w_buffer_1_1, %array_buffer_1_1_l_1

]]></Node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="677" st_id="24" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:55  %prod1_3_1_1 = fmul float %array_buffer_1_1_l_2, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_3_1_1"/></StgValue>
</operation>

<operation id="678" st_id="24" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:56  %tmp_11_1_1 = fadd float %array_buffer_0_1_l_1, %bondary_s_buffer_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_1"/></StgValue>
</operation>

<operation id="679" st_id="24" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:58  %tmp_12_1_1 = fadd float %array_buffer_1_0_l_1, %bondary_e_buffer_1_1

]]></Node>
<StgValue><ssdm name="tmp_12_1_1"/></StgValue>
</operation>

<operation id="680" st_id="24" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:70  %tmp_19_1_1 = fadd float %array_buffer_0_1_l_1, %array_buffer_0_1_l_2

]]></Node>
<StgValue><ssdm name="tmp_19_1_1"/></StgValue>
</operation>

<operation id="681" st_id="24" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:75  %tmp_15_1 = fadd float %array_buffer_0_0_l_1, %array_buffer_0_0_l_2

]]></Node>
<StgValue><ssdm name="tmp_15_1"/></StgValue>
</operation>

<operation id="682" st_id="24" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:91  %prod1_5_0_1 = fmul float %array_buffer_0_1_l_3, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_5_0_1"/></StgValue>
</operation>

<operation id="683" st_id="24" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:92  %tmp_19_0_1 = fadd float %array_buffer_1_1_l_3, %array_buffer_1_1_l_2

]]></Node>
<StgValue><ssdm name="tmp_19_0_1"/></StgValue>
</operation>

<operation id="684" st_id="24" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:94  %tmp_20_0_1 = fadd float %array_buffer_0_0_l_3, %bondary_e_buffer_0_1

]]></Node>
<StgValue><ssdm name="tmp_20_0_1"/></StgValue>
</operation>

<operation id="685" st_id="24" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:101  %prod1_4 = fmul float %array_buffer_0_0_l_4, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_4"/></StgValue>
</operation>

<operation id="686" st_id="24" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:102  %tmp_s = fadd float %array_buffer_1_0_l_2, %array_buffer_1_0_l

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="687" st_id="24" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:104  %tmp_1 = fadd float %bondary_w_buffer_0_1, %array_buffer_0_1_l_4

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="688" st_id="24" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:45  %tmp_10_0_1_mid2_v_v = fadd float %array_buffer_0_0_l, %bondary_e_buffer_0_5

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_mid2_v_v"/></StgValue>
</operation>

<operation id="689" st_id="24" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:69  %prod1_1_1_mid1 = fmul float %array_buffer_1_0_l_12, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_1_1_mid1"/></StgValue>
</operation>

<operation id="690" st_id="24" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:70  %tmp_6_1_mid1 = fadd float %array_buffer_0_0_l_13, %bondary_s_buffer_0_1

]]></Node>
<StgValue><ssdm name="tmp_6_1_mid1"/></StgValue>
</operation>

<operation id="691" st_id="24" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:72  %tmp_7_1_mid1 = fadd float %bondary_w_buffer_1_3, %array_buffer_1_1_l_12

]]></Node>
<StgValue><ssdm name="tmp_7_1_mid1"/></StgValue>
</operation>

<operation id="692" st_id="24" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:82  %prod1_3_1_1_mid1 = fmul float %array_buffer_1_1_l_13, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_3_1_1_mid1"/></StgValue>
</operation>

<operation id="693" st_id="24" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:83  %tmp_11_1_1_mid1 = fadd float %array_buffer_0_1_l_13, %bondary_s_buffer_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_1_mid1"/></StgValue>
</operation>

<operation id="694" st_id="24" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:85  %tmp_12_1_1_mid1 = fadd float %array_buffer_1_0_l_13, %bondary_e_buffer_1_3

]]></Node>
<StgValue><ssdm name="tmp_12_1_1_mid1"/></StgValue>
</operation>

<operation id="695" st_id="24" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:101  %tmp_19_1_1_mid1 = fadd float %array_buffer_0_1_l_13, %array_buffer_0_1_l_14

]]></Node>
<StgValue><ssdm name="tmp_19_1_1_mid1"/></StgValue>
</operation>

<operation id="696" st_id="24" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:107  %tmp_15_1_mid1 = fadd float %array_buffer_0_0_l_13, %array_buffer_0_0_l_14

]]></Node>
<StgValue><ssdm name="tmp_15_1_mid1"/></StgValue>
</operation>

<operation id="697" st_id="24" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:127  %prod1_5_0_1_mid1 = fmul float %array_buffer_0_1_l_15, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_5_0_1_mid1"/></StgValue>
</operation>

<operation id="698" st_id="24" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:128  %tmp_19_0_1_mid1 = fadd float %array_buffer_1_1_l_14, %array_buffer_1_1_l_13

]]></Node>
<StgValue><ssdm name="tmp_19_0_1_mid1"/></StgValue>
</operation>

<operation id="699" st_id="24" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:130  %tmp_20_0_1_mid1 = fadd float %array_buffer_0_0_l_15, %bondary_e_buffer_0_3

]]></Node>
<StgValue><ssdm name="tmp_20_0_1_mid1"/></StgValue>
</operation>

<operation id="700" st_id="24" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:138  %prod1_4_mid1 = fmul float %array_buffer_0_0_l_16, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_4_mid1"/></StgValue>
</operation>

<operation id="701" st_id="24" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:139  %tmp_mid1 = fadd float %array_buffer_1_0_l_14, %array_buffer_1_0_l_12

]]></Node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="702" st_id="24" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:141  %tmp_1_mid1 = fadd float %bondary_w_buffer_0_3, %array_buffer_0_1_l_16

]]></Node>
<StgValue><ssdm name="tmp_1_mid1"/></StgValue>
</operation>

<operation id="703" st_id="24" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:10  %tmp_14 = fadd float %array_buffer_1_0_l_5, %array_buffer_1_0_l_6

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="704" st_id="24" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:12  %tmp_15 = fadd float %array_buffer_0_1_l_8, %array_buffer_0_1_l_9

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="705" st_id="24" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3175:10  %tmp_10 = fadd float %bondary_n_buffer_0_3, %array_buffer_1_0_l_4

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="706" st_id="24" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3175:12  %tmp_11 = fadd float %array_buffer_0_1_l_6, %array_buffer_0_1_l_7

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="707" st_id="24" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp1 = fadd float %bondary_n_buffer_0_1, %array_buffer_1_0_l_3

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="708" st_id="24" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_3 = fadd float %bondary_w_buffer_0_5, %array_buffer_0_1_l_5

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="709" st_id="24" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:15  %prod1_8_0_1 = fmul float %array_buffer_0_1_l_10, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_8_0_1"/></StgValue>
</operation>

<operation id="710" st_id="24" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:16  %tmp_31_0_1 = fadd float %array_buffer_1_1_l_5, %array_buffer_1_1_l_6

]]></Node>
<StgValue><ssdm name="tmp_31_0_1"/></StgValue>
</operation>

<operation id="711" st_id="24" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:18  %tmp_32_0_1 = fadd float %array_buffer_0_0_l_9, %array_buffer_0_0_l_10

]]></Node>
<StgValue><ssdm name="tmp_32_0_1"/></StgValue>
</operation>

<operation id="712" st_id="24" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %prod1_6_0_1 = fmul float %array_buffer_0_1_l_10, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_6_0_1"/></StgValue>
</operation>

<operation id="713" st_id="24" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_23_0_1 = fadd float %bondary_n_buffer_1_3, %array_buffer_1_1_l_4

]]></Node>
<StgValue><ssdm name="tmp_23_0_1"/></StgValue>
</operation>

<operation id="714" st_id="24" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_24_0_1 = fadd float %array_buffer_0_0_l_7, %array_buffer_0_0_l_8

]]></Node>
<StgValue><ssdm name="tmp_24_0_1"/></StgValue>
</operation>

<operation id="715" st_id="24" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5336:8  %prod1_8_1 = fmul float %array_buffer_1_0_l_7, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_8_1"/></StgValue>
</operation>

<operation id="716" st_id="24" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5336:9  %tmp_31_1 = fadd float %array_buffer_0_0_l_11, %array_buffer_0_0_l_12

]]></Node>
<StgValue><ssdm name="tmp_31_1"/></StgValue>
</operation>

<operation id="717" st_id="24" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5336:11  %tmp_32_1 = fadd float %array_buffer_1_1_l_9, %array_buffer_1_1_l_10

]]></Node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>

<operation id="718" st_id="24" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7354:9  %prod1_7_1 = fmul float %array_buffer_1_0_l_7, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_7_1"/></StgValue>
</operation>

<operation id="719" st_id="24" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7354:10  %tmp_27_1 = fadd float %array_buffer_0_0_l_11, %bondary_s_buffer_0_3

]]></Node>
<StgValue><ssdm name="tmp_27_1"/></StgValue>
</operation>

<operation id="720" st_id="24" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7354:12  %tmp_28_1 = fadd float %array_buffer_1_1_l_7, %array_buffer_1_1_l_8

]]></Node>
<StgValue><ssdm name="tmp_28_1"/></StgValue>
</operation>

<operation id="721" st_id="24" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %prod1_8_1_1 = fmul float %array_buffer_1_1_l_11, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_8_1_1"/></StgValue>
</operation>

<operation id="722" st_id="24" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_31_1_1 = fadd float %array_buffer_0_1_l_11, %array_buffer_0_1_l_12

]]></Node>
<StgValue><ssdm name="tmp_31_1_1"/></StgValue>
</operation>

<operation id="723" st_id="24" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_32_1_1 = fadd float %array_buffer_1_0_l_10, %array_buffer_1_0_l_11

]]></Node>
<StgValue><ssdm name="tmp_32_1_1"/></StgValue>
</operation>

<operation id="724" st_id="24" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %prod1_7_1_1 = fmul float %array_buffer_1_1_l_11, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_7_1_1"/></StgValue>
</operation>

<operation id="725" st_id="24" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_27_1_1 = fadd float %array_buffer_0_1_l_11, %bondary_s_buffer_1_3

]]></Node>
<StgValue><ssdm name="tmp_27_1_1"/></StgValue>
</operation>

<operation id="726" st_id="24" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_28_1_1 = fadd float %array_buffer_1_0_l_8, %array_buffer_1_0_l_9

]]></Node>
<StgValue><ssdm name="tmp_28_1_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="727" st_id="25" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:44  %tmp_6_1 = fadd float %array_buffer_0_0_l_1, %bondary_s_buffer_0_1

]]></Node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="728" st_id="25" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:46  %tmp_7_1 = fadd float %bondary_w_buffer_1_1, %array_buffer_1_1_l_1

]]></Node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="729" st_id="25" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:56  %tmp_11_1_1 = fadd float %array_buffer_0_1_l_1, %bondary_s_buffer_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_1"/></StgValue>
</operation>

<operation id="730" st_id="25" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:58  %tmp_12_1_1 = fadd float %array_buffer_1_0_l_1, %bondary_e_buffer_1_1

]]></Node>
<StgValue><ssdm name="tmp_12_1_1"/></StgValue>
</operation>

<operation id="731" st_id="25" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:70  %tmp_19_1_1 = fadd float %array_buffer_0_1_l_1, %array_buffer_0_1_l_2

]]></Node>
<StgValue><ssdm name="tmp_19_1_1"/></StgValue>
</operation>

<operation id="732" st_id="25" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:75  %tmp_15_1 = fadd float %array_buffer_0_0_l_1, %array_buffer_0_0_l_2

]]></Node>
<StgValue><ssdm name="tmp_15_1"/></StgValue>
</operation>

<operation id="733" st_id="25" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:91  %prod1_5_0_1 = fmul float %array_buffer_0_1_l_3, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_5_0_1"/></StgValue>
</operation>

<operation id="734" st_id="25" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:92  %tmp_19_0_1 = fadd float %array_buffer_1_1_l_3, %array_buffer_1_1_l_2

]]></Node>
<StgValue><ssdm name="tmp_19_0_1"/></StgValue>
</operation>

<operation id="735" st_id="25" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:94  %tmp_20_0_1 = fadd float %array_buffer_0_0_l_3, %bondary_e_buffer_0_1

]]></Node>
<StgValue><ssdm name="tmp_20_0_1"/></StgValue>
</operation>

<operation id="736" st_id="25" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:101  %prod1_4 = fmul float %array_buffer_0_0_l_4, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_4"/></StgValue>
</operation>

<operation id="737" st_id="25" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:102  %tmp_s = fadd float %array_buffer_1_0_l_2, %array_buffer_1_0_l

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="738" st_id="25" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:104  %tmp_1 = fadd float %bondary_w_buffer_0_1, %array_buffer_0_1_l_4

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="739" st_id="25" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:45  %tmp_10_0_1_mid2_v_v = fadd float %array_buffer_0_0_l, %bondary_e_buffer_0_5

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_mid2_v_v"/></StgValue>
</operation>

<operation id="740" st_id="25" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:70  %tmp_6_1_mid1 = fadd float %array_buffer_0_0_l_13, %bondary_s_buffer_0_1

]]></Node>
<StgValue><ssdm name="tmp_6_1_mid1"/></StgValue>
</operation>

<operation id="741" st_id="25" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:72  %tmp_7_1_mid1 = fadd float %bondary_w_buffer_1_3, %array_buffer_1_1_l_12

]]></Node>
<StgValue><ssdm name="tmp_7_1_mid1"/></StgValue>
</operation>

<operation id="742" st_id="25" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:83  %tmp_11_1_1_mid1 = fadd float %array_buffer_0_1_l_13, %bondary_s_buffer_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_1_mid1"/></StgValue>
</operation>

<operation id="743" st_id="25" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:85  %tmp_12_1_1_mid1 = fadd float %array_buffer_1_0_l_13, %bondary_e_buffer_1_3

]]></Node>
<StgValue><ssdm name="tmp_12_1_1_mid1"/></StgValue>
</operation>

<operation id="744" st_id="25" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:101  %tmp_19_1_1_mid1 = fadd float %array_buffer_0_1_l_13, %array_buffer_0_1_l_14

]]></Node>
<StgValue><ssdm name="tmp_19_1_1_mid1"/></StgValue>
</operation>

<operation id="745" st_id="25" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:107  %tmp_15_1_mid1 = fadd float %array_buffer_0_0_l_13, %array_buffer_0_0_l_14

]]></Node>
<StgValue><ssdm name="tmp_15_1_mid1"/></StgValue>
</operation>

<operation id="746" st_id="25" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:127  %prod1_5_0_1_mid1 = fmul float %array_buffer_0_1_l_15, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_5_0_1_mid1"/></StgValue>
</operation>

<operation id="747" st_id="25" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:128  %tmp_19_0_1_mid1 = fadd float %array_buffer_1_1_l_14, %array_buffer_1_1_l_13

]]></Node>
<StgValue><ssdm name="tmp_19_0_1_mid1"/></StgValue>
</operation>

<operation id="748" st_id="25" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:130  %tmp_20_0_1_mid1 = fadd float %array_buffer_0_0_l_15, %bondary_e_buffer_0_3

]]></Node>
<StgValue><ssdm name="tmp_20_0_1_mid1"/></StgValue>
</operation>

<operation id="749" st_id="25" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:138  %prod1_4_mid1 = fmul float %array_buffer_0_0_l_16, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_4_mid1"/></StgValue>
</operation>

<operation id="750" st_id="25" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:139  %tmp_mid1 = fadd float %array_buffer_1_0_l_14, %array_buffer_1_0_l_12

]]></Node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="751" st_id="25" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:141  %tmp_1_mid1 = fadd float %bondary_w_buffer_0_3, %array_buffer_0_1_l_16

]]></Node>
<StgValue><ssdm name="tmp_1_mid1"/></StgValue>
</operation>

<operation id="752" st_id="25" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:11  %prod2_8 = fmul float %tmp_14, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_8"/></StgValue>
</operation>

<operation id="753" st_id="25" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:13  %prod3_8 = fmul float %tmp_15, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_8"/></StgValue>
</operation>

<operation id="754" st_id="25" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3175:11  %prod2_6 = fmul float %tmp_10, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_6"/></StgValue>
</operation>

<operation id="755" st_id="25" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3175:13  %prod3_6 = fmul float %tmp_11, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_6"/></StgValue>
</operation>

<operation id="756" st_id="25" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %prod2 = fmul float %tmp1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2"/></StgValue>
</operation>

<operation id="757" st_id="25" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_3 = fadd float %bondary_w_buffer_0_5, %array_buffer_0_1_l_5

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="758" st_id="25" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:15  %prod1_8_0_1 = fmul float %array_buffer_0_1_l_10, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_8_0_1"/></StgValue>
</operation>

<operation id="759" st_id="25" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:17  %prod2_8_0_1 = fmul float %tmp_31_0_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_8_0_1"/></StgValue>
</operation>

<operation id="760" st_id="25" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:18  %tmp_32_0_1 = fadd float %array_buffer_0_0_l_9, %array_buffer_0_0_l_10

]]></Node>
<StgValue><ssdm name="tmp_32_0_1"/></StgValue>
</operation>

<operation id="761" st_id="25" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %prod1_6_0_1 = fmul float %array_buffer_0_1_l_10, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_6_0_1"/></StgValue>
</operation>

<operation id="762" st_id="25" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %prod2_6_0_1 = fmul float %tmp_23_0_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_6_0_1"/></StgValue>
</operation>

<operation id="763" st_id="25" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_24_0_1 = fadd float %array_buffer_0_0_l_7, %array_buffer_0_0_l_8

]]></Node>
<StgValue><ssdm name="tmp_24_0_1"/></StgValue>
</operation>

<operation id="764" st_id="25" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5336:8  %prod1_8_1 = fmul float %array_buffer_1_0_l_7, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_8_1"/></StgValue>
</operation>

<operation id="765" st_id="25" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5336:9  %tmp_31_1 = fadd float %array_buffer_0_0_l_11, %array_buffer_0_0_l_12

]]></Node>
<StgValue><ssdm name="tmp_31_1"/></StgValue>
</operation>

<operation id="766" st_id="25" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5336:11  %tmp_32_1 = fadd float %array_buffer_1_1_l_9, %array_buffer_1_1_l_10

]]></Node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>

<operation id="767" st_id="25" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7354:9  %prod1_7_1 = fmul float %array_buffer_1_0_l_7, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_7_1"/></StgValue>
</operation>

<operation id="768" st_id="25" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7354:10  %tmp_27_1 = fadd float %array_buffer_0_0_l_11, %bondary_s_buffer_0_3

]]></Node>
<StgValue><ssdm name="tmp_27_1"/></StgValue>
</operation>

<operation id="769" st_id="25" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7354:12  %tmp_28_1 = fadd float %array_buffer_1_1_l_7, %array_buffer_1_1_l_8

]]></Node>
<StgValue><ssdm name="tmp_28_1"/></StgValue>
</operation>

<operation id="770" st_id="25" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %prod1_8_1_1 = fmul float %array_buffer_1_1_l_11, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_8_1_1"/></StgValue>
</operation>

<operation id="771" st_id="25" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_31_1_1 = fadd float %array_buffer_0_1_l_11, %array_buffer_0_1_l_12

]]></Node>
<StgValue><ssdm name="tmp_31_1_1"/></StgValue>
</operation>

<operation id="772" st_id="25" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_32_1_1 = fadd float %array_buffer_1_0_l_10, %array_buffer_1_0_l_11

]]></Node>
<StgValue><ssdm name="tmp_32_1_1"/></StgValue>
</operation>

<operation id="773" st_id="25" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %prod1_7_1_1 = fmul float %array_buffer_1_1_l_11, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_7_1_1"/></StgValue>
</operation>

<operation id="774" st_id="25" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_27_1_1 = fadd float %array_buffer_0_1_l_11, %bondary_s_buffer_1_3

]]></Node>
<StgValue><ssdm name="tmp_27_1_1"/></StgValue>
</operation>

<operation id="775" st_id="25" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_28_1_1 = fadd float %array_buffer_1_0_l_8, %array_buffer_1_0_l_9

]]></Node>
<StgValue><ssdm name="tmp_28_1_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="776" st_id="26" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:45  %prod2_1_1 = fmul float %tmp_6_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_1_1"/></StgValue>
</operation>

<operation id="777" st_id="26" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:46  %tmp_7_1 = fadd float %bondary_w_buffer_1_1, %array_buffer_1_1_l_1

]]></Node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="778" st_id="26" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:57  %prod2_3_1_1 = fmul float %tmp_11_1_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_3_1_1"/></StgValue>
</operation>

<operation id="779" st_id="26" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:58  %tmp_12_1_1 = fadd float %array_buffer_1_0_l_1, %bondary_e_buffer_1_1

]]></Node>
<StgValue><ssdm name="tmp_12_1_1"/></StgValue>
</operation>

<operation id="780" st_id="26" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:71  %prod2_5_1_1 = fmul float %tmp_19_1_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_5_1_1"/></StgValue>
</operation>

<operation id="781" st_id="26" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:76  %prod2_4_1 = fmul float %tmp_15_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_4_1"/></StgValue>
</operation>

<operation id="782" st_id="26" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:91  %prod1_5_0_1 = fmul float %array_buffer_0_1_l_3, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_5_0_1"/></StgValue>
</operation>

<operation id="783" st_id="26" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:93  %prod2_5_0_1 = fmul float %tmp_19_0_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_5_0_1"/></StgValue>
</operation>

<operation id="784" st_id="26" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:94  %tmp_20_0_1 = fadd float %array_buffer_0_0_l_3, %bondary_e_buffer_0_1

]]></Node>
<StgValue><ssdm name="tmp_20_0_1"/></StgValue>
</operation>

<operation id="785" st_id="26" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:101  %prod1_4 = fmul float %array_buffer_0_0_l_4, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_4"/></StgValue>
</operation>

<operation id="786" st_id="26" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:103  %prod2_4 = fmul float %tmp_s, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_4"/></StgValue>
</operation>

<operation id="787" st_id="26" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:104  %tmp_1 = fadd float %bondary_w_buffer_0_1, %array_buffer_0_1_l_4

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="788" st_id="26" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:71  %prod2_1_1_mid1 = fmul float %tmp_6_1_mid1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_1_1_mid1"/></StgValue>
</operation>

<operation id="789" st_id="26" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:72  %tmp_7_1_mid1 = fadd float %bondary_w_buffer_1_3, %array_buffer_1_1_l_12

]]></Node>
<StgValue><ssdm name="tmp_7_1_mid1"/></StgValue>
</operation>

<operation id="790" st_id="26" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:84  %prod2_3_1_1_mid1 = fmul float %tmp_11_1_1_mid1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_3_1_1_mid1"/></StgValue>
</operation>

<operation id="791" st_id="26" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:85  %tmp_12_1_1_mid1 = fadd float %array_buffer_1_0_l_13, %bondary_e_buffer_1_3

]]></Node>
<StgValue><ssdm name="tmp_12_1_1_mid1"/></StgValue>
</operation>

<operation id="792" st_id="26" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:127  %prod1_5_0_1_mid1 = fmul float %array_buffer_0_1_l_15, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_5_0_1_mid1"/></StgValue>
</operation>

<operation id="793" st_id="26" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:130  %tmp_20_0_1_mid1 = fadd float %array_buffer_0_0_l_15, %bondary_e_buffer_0_3

]]></Node>
<StgValue><ssdm name="tmp_20_0_1_mid1"/></StgValue>
</operation>

<operation id="794" st_id="26" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:138  %prod1_4_mid1 = fmul float %array_buffer_0_0_l_16, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_4_mid1"/></StgValue>
</operation>

<operation id="795" st_id="26" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:141  %tmp_1_mid1 = fadd float %bondary_w_buffer_0_3, %array_buffer_0_1_l_16

]]></Node>
<StgValue><ssdm name="tmp_1_mid1"/></StgValue>
</operation>

<operation id="796" st_id="26" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:11  %prod2_8 = fmul float %tmp_14, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_8"/></StgValue>
</operation>

<operation id="797" st_id="26" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:13  %prod3_8 = fmul float %tmp_15, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_8"/></StgValue>
</operation>

<operation id="798" st_id="26" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3175:11  %prod2_6 = fmul float %tmp_10, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_6"/></StgValue>
</operation>

<operation id="799" st_id="26" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3175:13  %prod3_6 = fmul float %tmp_11, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_6"/></StgValue>
</operation>

<operation id="800" st_id="26" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %prod2 = fmul float %tmp1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2"/></StgValue>
</operation>

<operation id="801" st_id="26" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:15  %prod1_8_0_1 = fmul float %array_buffer_0_1_l_10, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_8_0_1"/></StgValue>
</operation>

<operation id="802" st_id="26" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:17  %prod2_8_0_1 = fmul float %tmp_31_0_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_8_0_1"/></StgValue>
</operation>

<operation id="803" st_id="26" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:18  %tmp_32_0_1 = fadd float %array_buffer_0_0_l_9, %array_buffer_0_0_l_10

]]></Node>
<StgValue><ssdm name="tmp_32_0_1"/></StgValue>
</operation>

<operation id="804" st_id="26" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %prod1_6_0_1 = fmul float %array_buffer_0_1_l_10, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_6_0_1"/></StgValue>
</operation>

<operation id="805" st_id="26" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %prod2_6_0_1 = fmul float %tmp_23_0_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_6_0_1"/></StgValue>
</operation>

<operation id="806" st_id="26" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_24_0_1 = fadd float %array_buffer_0_0_l_7, %array_buffer_0_0_l_8

]]></Node>
<StgValue><ssdm name="tmp_24_0_1"/></StgValue>
</operation>

<operation id="807" st_id="26" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5336:9  %tmp_31_1 = fadd float %array_buffer_0_0_l_11, %array_buffer_0_0_l_12

]]></Node>
<StgValue><ssdm name="tmp_31_1"/></StgValue>
</operation>

<operation id="808" st_id="26" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5336:11  %tmp_32_1 = fadd float %array_buffer_1_1_l_9, %array_buffer_1_1_l_10

]]></Node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>

<operation id="809" st_id="26" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7354:10  %tmp_27_1 = fadd float %array_buffer_0_0_l_11, %bondary_s_buffer_0_3

]]></Node>
<StgValue><ssdm name="tmp_27_1"/></StgValue>
</operation>

<operation id="810" st_id="26" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7354:12  %tmp_28_1 = fadd float %array_buffer_1_1_l_7, %array_buffer_1_1_l_8

]]></Node>
<StgValue><ssdm name="tmp_28_1"/></StgValue>
</operation>

<operation id="811" st_id="26" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %prod1_8_1_1 = fmul float %array_buffer_1_1_l_11, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_8_1_1"/></StgValue>
</operation>

<operation id="812" st_id="26" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_31_1_1 = fadd float %array_buffer_0_1_l_11, %array_buffer_0_1_l_12

]]></Node>
<StgValue><ssdm name="tmp_31_1_1"/></StgValue>
</operation>

<operation id="813" st_id="26" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_32_1_1 = fadd float %array_buffer_1_0_l_10, %array_buffer_1_0_l_11

]]></Node>
<StgValue><ssdm name="tmp_32_1_1"/></StgValue>
</operation>

<operation id="814" st_id="26" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %prod1_7_1_1 = fmul float %array_buffer_1_1_l_11, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_7_1_1"/></StgValue>
</operation>

<operation id="815" st_id="26" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_27_1_1 = fadd float %array_buffer_0_1_l_11, %bondary_s_buffer_1_3

]]></Node>
<StgValue><ssdm name="tmp_27_1_1"/></StgValue>
</operation>

<operation id="816" st_id="26" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_28_1_1 = fadd float %array_buffer_1_0_l_8, %array_buffer_1_0_l_9

]]></Node>
<StgValue><ssdm name="tmp_28_1_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="817" st_id="27" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:45  %prod2_1_1 = fmul float %tmp_6_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_1_1"/></StgValue>
</operation>

<operation id="818" st_id="27" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:46  %tmp_7_1 = fadd float %bondary_w_buffer_1_1, %array_buffer_1_1_l_1

]]></Node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="819" st_id="27" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:57  %prod2_3_1_1 = fmul float %tmp_11_1_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_3_1_1"/></StgValue>
</operation>

<operation id="820" st_id="27" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:58  %tmp_12_1_1 = fadd float %array_buffer_1_0_l_1, %bondary_e_buffer_1_1

]]></Node>
<StgValue><ssdm name="tmp_12_1_1"/></StgValue>
</operation>

<operation id="821" st_id="27" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:71  %prod2_5_1_1 = fmul float %tmp_19_1_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_5_1_1"/></StgValue>
</operation>

<operation id="822" st_id="27" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:76  %prod2_4_1 = fmul float %tmp_15_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_4_1"/></StgValue>
</operation>

<operation id="823" st_id="27" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:93  %prod2_5_0_1 = fmul float %tmp_19_0_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_5_0_1"/></StgValue>
</operation>

<operation id="824" st_id="27" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:94  %tmp_20_0_1 = fadd float %array_buffer_0_0_l_3, %bondary_e_buffer_0_1

]]></Node>
<StgValue><ssdm name="tmp_20_0_1"/></StgValue>
</operation>

<operation id="825" st_id="27" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:101  %prod1_4 = fmul float %array_buffer_0_0_l_4, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_4"/></StgValue>
</operation>

<operation id="826" st_id="27" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:103  %prod2_4 = fmul float %tmp_s, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_4"/></StgValue>
</operation>

<operation id="827" st_id="27" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:104  %tmp_1 = fadd float %bondary_w_buffer_0_1, %array_buffer_0_1_l_4

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="828" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:46  %tmp_10_0_1_mid2_v = fmul float %tmp_10_0_1_mid2_v_v, %coef_ti_read

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_mid2_v"/></StgValue>
</operation>

<operation id="829" st_id="27" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:71  %prod2_1_1_mid1 = fmul float %tmp_6_1_mid1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_1_1_mid1"/></StgValue>
</operation>

<operation id="830" st_id="27" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:72  %tmp_7_1_mid1 = fadd float %bondary_w_buffer_1_3, %array_buffer_1_1_l_12

]]></Node>
<StgValue><ssdm name="tmp_7_1_mid1"/></StgValue>
</operation>

<operation id="831" st_id="27" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:84  %prod2_3_1_1_mid1 = fmul float %tmp_11_1_1_mid1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_3_1_1_mid1"/></StgValue>
</operation>

<operation id="832" st_id="27" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:85  %tmp_12_1_1_mid1 = fadd float %array_buffer_1_0_l_13, %bondary_e_buffer_1_3

]]></Node>
<StgValue><ssdm name="tmp_12_1_1_mid1"/></StgValue>
</operation>

<operation id="833" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:102  %prod2_5_1_1_mid1 = fmul float %tmp_19_1_1_mid1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_5_1_1_mid1"/></StgValue>
</operation>

<operation id="834" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:108  %prod2_4_1_mid1 = fmul float %tmp_15_1_mid1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_4_1_mid1"/></StgValue>
</operation>

<operation id="835" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:129  %prod2_5_0_1_mid1 = fmul float %tmp_19_0_1_mid1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_5_0_1_mid1"/></StgValue>
</operation>

<operation id="836" st_id="27" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:130  %tmp_20_0_1_mid1 = fadd float %array_buffer_0_0_l_15, %bondary_e_buffer_0_3

]]></Node>
<StgValue><ssdm name="tmp_20_0_1_mid1"/></StgValue>
</operation>

<operation id="837" st_id="27" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:138  %prod1_4_mid1 = fmul float %array_buffer_0_0_l_16, %coef_tij_read

]]></Node>
<StgValue><ssdm name="prod1_4_mid1"/></StgValue>
</operation>

<operation id="838" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:140  %prod2_4_mid1 = fmul float %tmp_mid1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_4_mid1"/></StgValue>
</operation>

<operation id="839" st_id="27" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:141  %tmp_1_mid1 = fadd float %bondary_w_buffer_0_3, %array_buffer_0_1_l_16

]]></Node>
<StgValue><ssdm name="tmp_1_mid1"/></StgValue>
</operation>

<operation id="840" st_id="27" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:11  %prod2_8 = fmul float %tmp_14, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_8"/></StgValue>
</operation>

<operation id="841" st_id="27" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:13  %prod3_8 = fmul float %tmp_15, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_8"/></StgValue>
</operation>

<operation id="842" st_id="27" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3175:11  %prod2_6 = fmul float %tmp_10, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_6"/></StgValue>
</operation>

<operation id="843" st_id="27" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3175:13  %prod3_6 = fmul float %tmp_11, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_6"/></StgValue>
</operation>

<operation id="844" st_id="27" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %prod2 = fmul float %tmp1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2"/></StgValue>
</operation>

<operation id="845" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %prod3 = fmul float %tmp_3, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3"/></StgValue>
</operation>

<operation id="846" st_id="27" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:17  %prod2_8_0_1 = fmul float %tmp_31_0_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_8_0_1"/></StgValue>
</operation>

<operation id="847" st_id="27" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:18  %tmp_32_0_1 = fadd float %array_buffer_0_0_l_9, %array_buffer_0_0_l_10

]]></Node>
<StgValue><ssdm name="tmp_32_0_1"/></StgValue>
</operation>

<operation id="848" st_id="27" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %prod2_6_0_1 = fmul float %tmp_23_0_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_6_0_1"/></StgValue>
</operation>

<operation id="849" st_id="27" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_24_0_1 = fadd float %array_buffer_0_0_l_7, %array_buffer_0_0_l_8

]]></Node>
<StgValue><ssdm name="tmp_24_0_1"/></StgValue>
</operation>

<operation id="850" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5336:10  %prod2_8_1 = fmul float %tmp_31_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_8_1"/></StgValue>
</operation>

<operation id="851" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5336:12  %prod3_8_1 = fmul float %tmp_32_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_8_1"/></StgValue>
</operation>

<operation id="852" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7354:11  %prod2_7_1 = fmul float %tmp_27_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_7_1"/></StgValue>
</operation>

<operation id="853" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7354:13  %prod3_7_1 = fmul float %tmp_28_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_7_1"/></StgValue>
</operation>

<operation id="854" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %prod2_8_1_1 = fmul float %tmp_31_1_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_8_1_1"/></StgValue>
</operation>

<operation id="855" st_id="27" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_32_1_1 = fadd float %array_buffer_1_0_l_10, %array_buffer_1_0_l_11

]]></Node>
<StgValue><ssdm name="tmp_32_1_1"/></StgValue>
</operation>

<operation id="856" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %prod2_7_1_1 = fmul float %tmp_27_1_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_7_1_1"/></StgValue>
</operation>

<operation id="857" st_id="27" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_28_1_1 = fadd float %array_buffer_1_0_l_8, %array_buffer_1_0_l_9

]]></Node>
<StgValue><ssdm name="tmp_28_1_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="858" st_id="28" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:45  %prod2_1_1 = fmul float %tmp_6_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_1_1"/></StgValue>
</operation>

<operation id="859" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:47  %prod3_1_1 = fmul float %tmp_7_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_1_1"/></StgValue>
</operation>

<operation id="860" st_id="28" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:57  %prod2_3_1_1 = fmul float %tmp_11_1_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_3_1_1"/></StgValue>
</operation>

<operation id="861" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:59  %prod3_3_1_1 = fmul float %tmp_12_1_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_3_1_1"/></StgValue>
</operation>

<operation id="862" st_id="28" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:71  %prod2_5_1_1 = fmul float %tmp_19_1_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_5_1_1"/></StgValue>
</operation>

<operation id="863" st_id="28" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:76  %prod2_4_1 = fmul float %tmp_15_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_4_1"/></StgValue>
</operation>

<operation id="864" st_id="28" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:93  %prod2_5_0_1 = fmul float %tmp_19_0_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_5_0_1"/></StgValue>
</operation>

<operation id="865" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:95  %prod3_5_0_1 = fmul float %tmp_20_0_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_5_0_1"/></StgValue>
</operation>

<operation id="866" st_id="28" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:103  %prod2_4 = fmul float %tmp_s, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_4"/></StgValue>
</operation>

<operation id="867" st_id="28" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:104  %tmp_1 = fadd float %bondary_w_buffer_0_1, %array_buffer_0_1_l_4

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="868" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:46  %tmp_10_0_1_mid2_v = fmul float %tmp_10_0_1_mid2_v_v, %coef_ti_read

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_mid2_v"/></StgValue>
</operation>

<operation id="869" st_id="28" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:71  %prod2_1_1_mid1 = fmul float %tmp_6_1_mid1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_1_1_mid1"/></StgValue>
</operation>

<operation id="870" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:73  %prod3_1_1_mid1 = fmul float %tmp_7_1_mid1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_1_1_mid1"/></StgValue>
</operation>

<operation id="871" st_id="28" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:84  %prod2_3_1_1_mid1 = fmul float %tmp_11_1_1_mid1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_3_1_1_mid1"/></StgValue>
</operation>

<operation id="872" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:86  %prod3_3_1_1_mid1 = fmul float %tmp_12_1_1_mid1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_3_1_1_mid1"/></StgValue>
</operation>

<operation id="873" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:102  %prod2_5_1_1_mid1 = fmul float %tmp_19_1_1_mid1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_5_1_1_mid1"/></StgValue>
</operation>

<operation id="874" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:108  %prod2_4_1_mid1 = fmul float %tmp_15_1_mid1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_4_1_mid1"/></StgValue>
</operation>

<operation id="875" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:129  %prod2_5_0_1_mid1 = fmul float %tmp_19_0_1_mid1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_5_0_1_mid1"/></StgValue>
</operation>

<operation id="876" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:131  %prod3_5_0_1_mid1 = fmul float %tmp_20_0_1_mid1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_5_0_1_mid1"/></StgValue>
</operation>

<operation id="877" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:140  %prod2_4_mid1 = fmul float %tmp_mid1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_4_mid1"/></StgValue>
</operation>

<operation id="878" st_id="28" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:141  %tmp_1_mid1 = fadd float %bondary_w_buffer_0_3, %array_buffer_0_1_l_16

]]></Node>
<StgValue><ssdm name="tmp_1_mid1"/></StgValue>
</operation>

<operation id="879" st_id="28" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:11  %prod2_8 = fmul float %tmp_14, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_8"/></StgValue>
</operation>

<operation id="880" st_id="28" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:13  %prod3_8 = fmul float %tmp_15, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_8"/></StgValue>
</operation>

<operation id="881" st_id="28" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3175:11  %prod2_6 = fmul float %tmp_10, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_6"/></StgValue>
</operation>

<operation id="882" st_id="28" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3175:13  %prod3_6 = fmul float %tmp_11, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_6"/></StgValue>
</operation>

<operation id="883" st_id="28" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %prod2 = fmul float %tmp1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2"/></StgValue>
</operation>

<operation id="884" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %prod3 = fmul float %tmp_3, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3"/></StgValue>
</operation>

<operation id="885" st_id="28" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:17  %prod2_8_0_1 = fmul float %tmp_31_0_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_8_0_1"/></StgValue>
</operation>

<operation id="886" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:19  %prod3_8_0_1 = fmul float %tmp_32_0_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_8_0_1"/></StgValue>
</operation>

<operation id="887" st_id="28" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %prod2_6_0_1 = fmul float %tmp_23_0_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_6_0_1"/></StgValue>
</operation>

<operation id="888" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %prod3_6_0_1 = fmul float %tmp_24_0_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_6_0_1"/></StgValue>
</operation>

<operation id="889" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5336:10  %prod2_8_1 = fmul float %tmp_31_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_8_1"/></StgValue>
</operation>

<operation id="890" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5336:12  %prod3_8_1 = fmul float %tmp_32_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_8_1"/></StgValue>
</operation>

<operation id="891" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7354:11  %prod2_7_1 = fmul float %tmp_27_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_7_1"/></StgValue>
</operation>

<operation id="892" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7354:13  %prod3_7_1 = fmul float %tmp_28_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_7_1"/></StgValue>
</operation>

<operation id="893" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %prod2_8_1_1 = fmul float %tmp_31_1_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_8_1_1"/></StgValue>
</operation>

<operation id="894" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %prod3_8_1_1 = fmul float %tmp_32_1_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_8_1_1"/></StgValue>
</operation>

<operation id="895" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %prod2_7_1_1 = fmul float %tmp_27_1_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_7_1_1"/></StgValue>
</operation>

<operation id="896" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %prod3_7_1_1 = fmul float %tmp_28_1_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_7_1_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="897" st_id="29" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:45  %prod2_1_1 = fmul float %tmp_6_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_1_1"/></StgValue>
</operation>

<operation id="898" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:47  %prod3_1_1 = fmul float %tmp_7_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_1_1"/></StgValue>
</operation>

<operation id="899" st_id="29" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:57  %prod2_3_1_1 = fmul float %tmp_11_1_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_3_1_1"/></StgValue>
</operation>

<operation id="900" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:59  %prod3_3_1_1 = fmul float %tmp_12_1_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_3_1_1"/></StgValue>
</operation>

<operation id="901" st_id="29" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:71  %prod2_5_1_1 = fmul float %tmp_19_1_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_5_1_1"/></StgValue>
</operation>

<operation id="902" st_id="29" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:76  %prod2_4_1 = fmul float %tmp_15_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_4_1"/></StgValue>
</operation>

<operation id="903" st_id="29" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:93  %prod2_5_0_1 = fmul float %tmp_19_0_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_5_0_1"/></StgValue>
</operation>

<operation id="904" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:95  %prod3_5_0_1 = fmul float %tmp_20_0_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_5_0_1"/></StgValue>
</operation>

<operation id="905" st_id="29" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:103  %prod2_4 = fmul float %tmp_s, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_4"/></StgValue>
</operation>

<operation id="906" st_id="29" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:105  %prod3_4 = fmul float %tmp_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_4"/></StgValue>
</operation>

<operation id="907" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:46  %tmp_10_0_1_mid2_v = fmul float %tmp_10_0_1_mid2_v_v, %coef_ti_read

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_mid2_v"/></StgValue>
</operation>

<operation id="908" st_id="29" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:71  %prod2_1_1_mid1 = fmul float %tmp_6_1_mid1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_1_1_mid1"/></StgValue>
</operation>

<operation id="909" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:73  %prod3_1_1_mid1 = fmul float %tmp_7_1_mid1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_1_1_mid1"/></StgValue>
</operation>

<operation id="910" st_id="29" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:84  %prod2_3_1_1_mid1 = fmul float %tmp_11_1_1_mid1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_3_1_1_mid1"/></StgValue>
</operation>

<operation id="911" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:86  %prod3_3_1_1_mid1 = fmul float %tmp_12_1_1_mid1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_3_1_1_mid1"/></StgValue>
</operation>

<operation id="912" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:102  %prod2_5_1_1_mid1 = fmul float %tmp_19_1_1_mid1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_5_1_1_mid1"/></StgValue>
</operation>

<operation id="913" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:108  %prod2_4_1_mid1 = fmul float %tmp_15_1_mid1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_4_1_mid1"/></StgValue>
</operation>

<operation id="914" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:129  %prod2_5_0_1_mid1 = fmul float %tmp_19_0_1_mid1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_5_0_1_mid1"/></StgValue>
</operation>

<operation id="915" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:131  %prod3_5_0_1_mid1 = fmul float %tmp_20_0_1_mid1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_5_0_1_mid1"/></StgValue>
</operation>

<operation id="916" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:140  %prod2_4_mid1 = fmul float %tmp_mid1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_4_mid1"/></StgValue>
</operation>

<operation id="917" st_id="29" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:142  %prod3_4_mid1 = fmul float %tmp_1_mid1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_4_mid1"/></StgValue>
</operation>

<operation id="918" st_id="29" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:14  %tmp_16 = fadd float %prod1_8, %prod2_8

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="919" st_id="29" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3175:14  %tmp_12 = fadd float %prod1_6, %prod2_6

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="920" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %prod3 = fmul float %tmp_3, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3"/></StgValue>
</operation>

<operation id="921" st_id="29" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_4 = fadd float %prod1, %prod2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="922" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:19  %prod3_8_0_1 = fmul float %tmp_32_0_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_8_0_1"/></StgValue>
</operation>

<operation id="923" st_id="29" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:20  %tmp_33_0_1 = fadd float %prod1_8_0_1, %prod2_8_0_1

]]></Node>
<StgValue><ssdm name="tmp_33_0_1"/></StgValue>
</operation>

<operation id="924" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %prod3_6_0_1 = fmul float %tmp_24_0_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_6_0_1"/></StgValue>
</operation>

<operation id="925" st_id="29" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_25_0_1 = fadd float %prod1_6_0_1, %prod2_6_0_1

]]></Node>
<StgValue><ssdm name="tmp_25_0_1"/></StgValue>
</operation>

<operation id="926" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5336:10  %prod2_8_1 = fmul float %tmp_31_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_8_1"/></StgValue>
</operation>

<operation id="927" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5336:12  %prod3_8_1 = fmul float %tmp_32_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_8_1"/></StgValue>
</operation>

<operation id="928" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7354:11  %prod2_7_1 = fmul float %tmp_27_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_7_1"/></StgValue>
</operation>

<operation id="929" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7354:13  %prod3_7_1 = fmul float %tmp_28_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_7_1"/></StgValue>
</operation>

<operation id="930" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %prod2_8_1_1 = fmul float %tmp_31_1_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_8_1_1"/></StgValue>
</operation>

<operation id="931" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %prod3_8_1_1 = fmul float %tmp_32_1_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_8_1_1"/></StgValue>
</operation>

<operation id="932" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %prod2_7_1_1 = fmul float %tmp_27_1_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_7_1_1"/></StgValue>
</operation>

<operation id="933" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %prod3_7_1_1 = fmul float %tmp_28_1_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_7_1_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="934" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:47  %prod3_1_1 = fmul float %tmp_7_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_1_1"/></StgValue>
</operation>

<operation id="935" st_id="30" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:48  %tmp_8_1 = fadd float %prod1_1_1, %prod2_1_1

]]></Node>
<StgValue><ssdm name="tmp_8_1"/></StgValue>
</operation>

<operation id="936" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:59  %prod3_3_1_1 = fmul float %tmp_12_1_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_3_1_1"/></StgValue>
</operation>

<operation id="937" st_id="30" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:60  %tmp_13_1_1 = fadd float %prod1_3_1_1, %prod2_3_1_1

]]></Node>
<StgValue><ssdm name="tmp_13_1_1"/></StgValue>
</operation>

<operation id="938" st_id="30" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:72  %tmp_21_1_1 = fadd float %prod1_3_1_1, %prod2_5_1_1

]]></Node>
<StgValue><ssdm name="tmp_21_1_1"/></StgValue>
</operation>

<operation id="939" st_id="30" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:77  %tmp_17_1 = fadd float %prod1_1_1, %prod2_4_1

]]></Node>
<StgValue><ssdm name="tmp_17_1"/></StgValue>
</operation>

<operation id="940" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:95  %prod3_5_0_1 = fmul float %tmp_20_0_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_5_0_1"/></StgValue>
</operation>

<operation id="941" st_id="30" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:96  %tmp_21_0_1 = fadd float %prod1_5_0_1, %prod2_5_0_1

]]></Node>
<StgValue><ssdm name="tmp_21_0_1"/></StgValue>
</operation>

<operation id="942" st_id="30" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:105  %prod3_4 = fmul float %tmp_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_4"/></StgValue>
</operation>

<operation id="943" st_id="30" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:106  %tmp_2 = fadd float %prod1_4, %prod2_4

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="944" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:46  %tmp_10_0_1_mid2_v = fmul float %tmp_10_0_1_mid2_v_v, %coef_ti_read

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_mid2_v"/></StgValue>
</operation>

<operation id="945" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:73  %prod3_1_1_mid1 = fmul float %tmp_7_1_mid1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_1_1_mid1"/></StgValue>
</operation>

<operation id="946" st_id="30" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:74  %tmp_8_1_mid1 = fadd float %prod1_1_1_mid1, %prod2_1_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_8_1_mid1"/></StgValue>
</operation>

<operation id="947" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:86  %prod3_3_1_1_mid1 = fmul float %tmp_12_1_1_mid1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_3_1_1_mid1"/></StgValue>
</operation>

<operation id="948" st_id="30" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:87  %tmp_13_1_1_mid1 = fadd float %prod1_3_1_1_mid1, %prod2_3_1_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_13_1_1_mid1"/></StgValue>
</operation>

<operation id="949" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:102  %prod2_5_1_1_mid1 = fmul float %tmp_19_1_1_mid1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_5_1_1_mid1"/></StgValue>
</operation>

<operation id="950" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:108  %prod2_4_1_mid1 = fmul float %tmp_15_1_mid1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_4_1_mid1"/></StgValue>
</operation>

<operation id="951" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:129  %prod2_5_0_1_mid1 = fmul float %tmp_19_0_1_mid1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_5_0_1_mid1"/></StgValue>
</operation>

<operation id="952" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:131  %prod3_5_0_1_mid1 = fmul float %tmp_20_0_1_mid1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_5_0_1_mid1"/></StgValue>
</operation>

<operation id="953" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:140  %prod2_4_mid1 = fmul float %tmp_mid1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_4_mid1"/></StgValue>
</operation>

<operation id="954" st_id="30" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:142  %prod3_4_mid1 = fmul float %tmp_1_mid1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_4_mid1"/></StgValue>
</operation>

<operation id="955" st_id="30" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:14  %tmp_16 = fadd float %prod1_8, %prod2_8

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="956" st_id="30" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3175:14  %tmp_12 = fadd float %prod1_6, %prod2_6

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="957" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %prod3 = fmul float %tmp_3, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3"/></StgValue>
</operation>

<operation id="958" st_id="30" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_4 = fadd float %prod1, %prod2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="959" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:19  %prod3_8_0_1 = fmul float %tmp_32_0_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_8_0_1"/></StgValue>
</operation>

<operation id="960" st_id="30" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:20  %tmp_33_0_1 = fadd float %prod1_8_0_1, %prod2_8_0_1

]]></Node>
<StgValue><ssdm name="tmp_33_0_1"/></StgValue>
</operation>

<operation id="961" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %prod3_6_0_1 = fmul float %tmp_24_0_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_6_0_1"/></StgValue>
</operation>

<operation id="962" st_id="30" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_25_0_1 = fadd float %prod1_6_0_1, %prod2_6_0_1

]]></Node>
<StgValue><ssdm name="tmp_25_0_1"/></StgValue>
</operation>

<operation id="963" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5336:10  %prod2_8_1 = fmul float %tmp_31_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_8_1"/></StgValue>
</operation>

<operation id="964" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5336:12  %prod3_8_1 = fmul float %tmp_32_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_8_1"/></StgValue>
</operation>

<operation id="965" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7354:11  %prod2_7_1 = fmul float %tmp_27_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_7_1"/></StgValue>
</operation>

<operation id="966" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7354:13  %prod3_7_1 = fmul float %tmp_28_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_7_1"/></StgValue>
</operation>

<operation id="967" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %prod2_8_1_1 = fmul float %tmp_31_1_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_8_1_1"/></StgValue>
</operation>

<operation id="968" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %prod3_8_1_1 = fmul float %tmp_32_1_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_8_1_1"/></StgValue>
</operation>

<operation id="969" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %prod2_7_1_1 = fmul float %tmp_27_1_1, %coef_tj_read

]]></Node>
<StgValue><ssdm name="prod2_7_1_1"/></StgValue>
</operation>

<operation id="970" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %prod3_7_1_1 = fmul float %tmp_28_1_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_7_1_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="971" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:47  %prod3_1_1 = fmul float %tmp_7_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_1_1"/></StgValue>
</operation>

<operation id="972" st_id="31" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:48  %tmp_8_1 = fadd float %prod1_1_1, %prod2_1_1

]]></Node>
<StgValue><ssdm name="tmp_8_1"/></StgValue>
</operation>

<operation id="973" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:59  %prod3_3_1_1 = fmul float %tmp_12_1_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_3_1_1"/></StgValue>
</operation>

<operation id="974" st_id="31" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:60  %tmp_13_1_1 = fadd float %prod1_3_1_1, %prod2_3_1_1

]]></Node>
<StgValue><ssdm name="tmp_13_1_1"/></StgValue>
</operation>

<operation id="975" st_id="31" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:72  %tmp_21_1_1 = fadd float %prod1_3_1_1, %prod2_5_1_1

]]></Node>
<StgValue><ssdm name="tmp_21_1_1"/></StgValue>
</operation>

<operation id="976" st_id="31" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:77  %tmp_17_1 = fadd float %prod1_1_1, %prod2_4_1

]]></Node>
<StgValue><ssdm name="tmp_17_1"/></StgValue>
</operation>

<operation id="977" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:95  %prod3_5_0_1 = fmul float %tmp_20_0_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_5_0_1"/></StgValue>
</operation>

<operation id="978" st_id="31" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:96  %tmp_21_0_1 = fadd float %prod1_5_0_1, %prod2_5_0_1

]]></Node>
<StgValue><ssdm name="tmp_21_0_1"/></StgValue>
</operation>

<operation id="979" st_id="31" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:105  %prod3_4 = fmul float %tmp_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_4"/></StgValue>
</operation>

<operation id="980" st_id="31" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:106  %tmp_2 = fadd float %prod1_4, %prod2_4

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="981" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:73  %prod3_1_1_mid1 = fmul float %tmp_7_1_mid1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_1_1_mid1"/></StgValue>
</operation>

<operation id="982" st_id="31" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:74  %tmp_8_1_mid1 = fadd float %prod1_1_1_mid1, %prod2_1_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_8_1_mid1"/></StgValue>
</operation>

<operation id="983" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:86  %prod3_3_1_1_mid1 = fmul float %tmp_12_1_1_mid1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_3_1_1_mid1"/></StgValue>
</operation>

<operation id="984" st_id="31" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:87  %tmp_13_1_1_mid1 = fadd float %prod1_3_1_1_mid1, %prod2_3_1_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_13_1_1_mid1"/></StgValue>
</operation>

<operation id="985" st_id="31" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:103  %tmp_21_1_1_mid1 = fadd float %prod1_3_1_1_mid1, %prod2_5_1_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_21_1_1_mid1"/></StgValue>
</operation>

<operation id="986" st_id="31" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:109  %tmp_17_1_mid1 = fadd float %prod1_1_1_mid1, %prod2_4_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_17_1_mid1"/></StgValue>
</operation>

<operation id="987" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:131  %prod3_5_0_1_mid1 = fmul float %tmp_20_0_1_mid1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_5_0_1_mid1"/></StgValue>
</operation>

<operation id="988" st_id="31" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:132  %tmp_21_0_1_mid1 = fadd float %prod1_5_0_1_mid1, %prod2_5_0_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_21_0_1_mid1"/></StgValue>
</operation>

<operation id="989" st_id="31" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:142  %prod3_4_mid1 = fmul float %tmp_1_mid1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_4_mid1"/></StgValue>
</operation>

<operation id="990" st_id="31" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:14  %tmp_16 = fadd float %prod1_8, %prod2_8

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="991" st_id="31" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3175:14  %tmp_12 = fadd float %prod1_6, %prod2_6

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="992" st_id="31" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_4 = fadd float %prod1, %prod2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="993" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:19  %prod3_8_0_1 = fmul float %tmp_32_0_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_8_0_1"/></StgValue>
</operation>

<operation id="994" st_id="31" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:20  %tmp_33_0_1 = fadd float %prod1_8_0_1, %prod2_8_0_1

]]></Node>
<StgValue><ssdm name="tmp_33_0_1"/></StgValue>
</operation>

<operation id="995" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %prod3_6_0_1 = fmul float %tmp_24_0_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_6_0_1"/></StgValue>
</operation>

<operation id="996" st_id="31" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_25_0_1 = fadd float %prod1_6_0_1, %prod2_6_0_1

]]></Node>
<StgValue><ssdm name="tmp_25_0_1"/></StgValue>
</operation>

<operation id="997" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %prod3_8_1_1 = fmul float %tmp_32_1_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_8_1_1"/></StgValue>
</operation>

<operation id="998" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %prod3_7_1_1 = fmul float %tmp_28_1_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_7_1_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="999" st_id="32" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:48  %tmp_8_1 = fadd float %prod1_1_1, %prod2_1_1

]]></Node>
<StgValue><ssdm name="tmp_8_1"/></StgValue>
</operation>

<operation id="1000" st_id="32" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:60  %tmp_13_1_1 = fadd float %prod1_3_1_1, %prod2_3_1_1

]]></Node>
<StgValue><ssdm name="tmp_13_1_1"/></StgValue>
</operation>

<operation id="1001" st_id="32" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:72  %tmp_21_1_1 = fadd float %prod1_3_1_1, %prod2_5_1_1

]]></Node>
<StgValue><ssdm name="tmp_21_1_1"/></StgValue>
</operation>

<operation id="1002" st_id="32" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:77  %tmp_17_1 = fadd float %prod1_1_1, %prod2_4_1

]]></Node>
<StgValue><ssdm name="tmp_17_1"/></StgValue>
</operation>

<operation id="1003" st_id="32" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:96  %tmp_21_0_1 = fadd float %prod1_5_0_1, %prod2_5_0_1

]]></Node>
<StgValue><ssdm name="tmp_21_0_1"/></StgValue>
</operation>

<operation id="1004" st_id="32" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:105  %prod3_4 = fmul float %tmp_1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_4"/></StgValue>
</operation>

<operation id="1005" st_id="32" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:106  %tmp_2 = fadd float %prod1_4, %prod2_4

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1006" st_id="32" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:47  %tmp_10_0_1_mid2 = fadd float %tmp_2_0_1, %tmp_10_0_1_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_mid2"/></StgValue>
</operation>

<operation id="1007" st_id="32" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:74  %tmp_8_1_mid1 = fadd float %prod1_1_1_mid1, %prod2_1_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_8_1_mid1"/></StgValue>
</operation>

<operation id="1008" st_id="32" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:87  %tmp_13_1_1_mid1 = fadd float %prod1_3_1_1_mid1, %prod2_3_1_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_13_1_1_mid1"/></StgValue>
</operation>

<operation id="1009" st_id="32" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:103  %tmp_21_1_1_mid1 = fadd float %prod1_3_1_1_mid1, %prod2_5_1_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_21_1_1_mid1"/></StgValue>
</operation>

<operation id="1010" st_id="32" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:109  %tmp_17_1_mid1 = fadd float %prod1_1_1_mid1, %prod2_4_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_17_1_mid1"/></StgValue>
</operation>

<operation id="1011" st_id="32" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:132  %tmp_21_0_1_mid1 = fadd float %prod1_5_0_1_mid1, %prod2_5_0_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_21_0_1_mid1"/></StgValue>
</operation>

<operation id="1012" st_id="32" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:142  %prod3_4_mid1 = fmul float %tmp_1_mid1, %coef_ti_read

]]></Node>
<StgValue><ssdm name="prod3_4_mid1"/></StgValue>
</operation>

<operation id="1013" st_id="32" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:143  %tmp_2_mid1 = fadd float %prod1_4_mid1, %prod2_4_mid1

]]></Node>
<StgValue><ssdm name="tmp_2_mid1"/></StgValue>
</operation>

<operation id="1014" st_id="32" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:14  %tmp_16 = fadd float %prod1_8, %prod2_8

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1015" st_id="32" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3175:14  %tmp_12 = fadd float %prod1_6, %prod2_6

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1016" st_id="32" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_4 = fadd float %prod1, %prod2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1017" st_id="32" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:20  %tmp_33_0_1 = fadd float %prod1_8_0_1, %prod2_8_0_1

]]></Node>
<StgValue><ssdm name="tmp_33_0_1"/></StgValue>
</operation>

<operation id="1018" st_id="32" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_25_0_1 = fadd float %prod1_6_0_1, %prod2_6_0_1

]]></Node>
<StgValue><ssdm name="tmp_25_0_1"/></StgValue>
</operation>

<operation id="1019" st_id="32" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5336:13  %tmp_33_1 = fadd float %prod1_8_1, %prod2_8_1

]]></Node>
<StgValue><ssdm name="tmp_33_1"/></StgValue>
</operation>

<operation id="1020" st_id="32" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7354:14  %tmp_29_1 = fadd float %prod1_7_1, %prod2_7_1

]]></Node>
<StgValue><ssdm name="tmp_29_1"/></StgValue>
</operation>

<operation id="1021" st_id="32" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_33_1_1 = fadd float %prod1_8_1_1, %prod2_8_1_1

]]></Node>
<StgValue><ssdm name="tmp_33_1_1"/></StgValue>
</operation>

<operation id="1022" st_id="32" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_29_1_1 = fadd float %prod1_7_1_1, %prod2_7_1_1

]]></Node>
<StgValue><ssdm name="tmp_29_1_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1023" st_id="33" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:48  %tmp_8_1 = fadd float %prod1_1_1, %prod2_1_1

]]></Node>
<StgValue><ssdm name="tmp_8_1"/></StgValue>
</operation>

<operation id="1024" st_id="33" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:60  %tmp_13_1_1 = fadd float %prod1_3_1_1, %prod2_3_1_1

]]></Node>
<StgValue><ssdm name="tmp_13_1_1"/></StgValue>
</operation>

<operation id="1025" st_id="33" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:72  %tmp_21_1_1 = fadd float %prod1_3_1_1, %prod2_5_1_1

]]></Node>
<StgValue><ssdm name="tmp_21_1_1"/></StgValue>
</operation>

<operation id="1026" st_id="33" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:77  %tmp_17_1 = fadd float %prod1_1_1, %prod2_4_1

]]></Node>
<StgValue><ssdm name="tmp_17_1"/></StgValue>
</operation>

<operation id="1027" st_id="33" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:96  %tmp_21_0_1 = fadd float %prod1_5_0_1, %prod2_5_0_1

]]></Node>
<StgValue><ssdm name="tmp_21_0_1"/></StgValue>
</operation>

<operation id="1028" st_id="33" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:106  %tmp_2 = fadd float %prod1_4, %prod2_4

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1029" st_id="33" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:47  %tmp_10_0_1_mid2 = fadd float %tmp_2_0_1, %tmp_10_0_1_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_mid2"/></StgValue>
</operation>

<operation id="1030" st_id="33" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:74  %tmp_8_1_mid1 = fadd float %prod1_1_1_mid1, %prod2_1_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_8_1_mid1"/></StgValue>
</operation>

<operation id="1031" st_id="33" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:87  %tmp_13_1_1_mid1 = fadd float %prod1_3_1_1_mid1, %prod2_3_1_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_13_1_1_mid1"/></StgValue>
</operation>

<operation id="1032" st_id="33" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:103  %tmp_21_1_1_mid1 = fadd float %prod1_3_1_1_mid1, %prod2_5_1_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_21_1_1_mid1"/></StgValue>
</operation>

<operation id="1033" st_id="33" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:109  %tmp_17_1_mid1 = fadd float %prod1_1_1_mid1, %prod2_4_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_17_1_mid1"/></StgValue>
</operation>

<operation id="1034" st_id="33" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:132  %tmp_21_0_1_mid1 = fadd float %prod1_5_0_1_mid1, %prod2_5_0_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_21_0_1_mid1"/></StgValue>
</operation>

<operation id="1035" st_id="33" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:143  %tmp_2_mid1 = fadd float %prod1_4_mid1, %prod2_4_mid1

]]></Node>
<StgValue><ssdm name="tmp_2_mid1"/></StgValue>
</operation>

<operation id="1036" st_id="33" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:14  %tmp_16 = fadd float %prod1_8, %prod2_8

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1037" st_id="33" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3175:14  %tmp_12 = fadd float %prod1_6, %prod2_6

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1038" st_id="33" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_4 = fadd float %prod1, %prod2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1039" st_id="33" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:20  %tmp_33_0_1 = fadd float %prod1_8_0_1, %prod2_8_0_1

]]></Node>
<StgValue><ssdm name="tmp_33_0_1"/></StgValue>
</operation>

<operation id="1040" st_id="33" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_25_0_1 = fadd float %prod1_6_0_1, %prod2_6_0_1

]]></Node>
<StgValue><ssdm name="tmp_25_0_1"/></StgValue>
</operation>

<operation id="1041" st_id="33" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5336:13  %tmp_33_1 = fadd float %prod1_8_1, %prod2_8_1

]]></Node>
<StgValue><ssdm name="tmp_33_1"/></StgValue>
</operation>

<operation id="1042" st_id="33" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7354:14  %tmp_29_1 = fadd float %prod1_7_1, %prod2_7_1

]]></Node>
<StgValue><ssdm name="tmp_29_1"/></StgValue>
</operation>

<operation id="1043" st_id="33" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_33_1_1 = fadd float %prod1_8_1_1, %prod2_8_1_1

]]></Node>
<StgValue><ssdm name="tmp_33_1_1"/></StgValue>
</operation>

<operation id="1044" st_id="33" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_29_1_1 = fadd float %prod1_7_1_1, %prod2_7_1_1

]]></Node>
<StgValue><ssdm name="tmp_29_1_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1045" st_id="34" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:48  %tmp_8_1 = fadd float %prod1_1_1, %prod2_1_1

]]></Node>
<StgValue><ssdm name="tmp_8_1"/></StgValue>
</operation>

<operation id="1046" st_id="34" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:60  %tmp_13_1_1 = fadd float %prod1_3_1_1, %prod2_3_1_1

]]></Node>
<StgValue><ssdm name="tmp_13_1_1"/></StgValue>
</operation>

<operation id="1047" st_id="34" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:72  %tmp_21_1_1 = fadd float %prod1_3_1_1, %prod2_5_1_1

]]></Node>
<StgValue><ssdm name="tmp_21_1_1"/></StgValue>
</operation>

<operation id="1048" st_id="34" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:77  %tmp_17_1 = fadd float %prod1_1_1, %prod2_4_1

]]></Node>
<StgValue><ssdm name="tmp_17_1"/></StgValue>
</operation>

<operation id="1049" st_id="34" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:96  %tmp_21_0_1 = fadd float %prod1_5_0_1, %prod2_5_0_1

]]></Node>
<StgValue><ssdm name="tmp_21_0_1"/></StgValue>
</operation>

<operation id="1050" st_id="34" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:106  %tmp_2 = fadd float %prod1_4, %prod2_4

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1051" st_id="34" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:47  %tmp_10_0_1_mid2 = fadd float %tmp_2_0_1, %tmp_10_0_1_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_mid2"/></StgValue>
</operation>

<operation id="1052" st_id="34" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:74  %tmp_8_1_mid1 = fadd float %prod1_1_1_mid1, %prod2_1_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_8_1_mid1"/></StgValue>
</operation>

<operation id="1053" st_id="34" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:87  %tmp_13_1_1_mid1 = fadd float %prod1_3_1_1_mid1, %prod2_3_1_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_13_1_1_mid1"/></StgValue>
</operation>

<operation id="1054" st_id="34" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:103  %tmp_21_1_1_mid1 = fadd float %prod1_3_1_1_mid1, %prod2_5_1_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_21_1_1_mid1"/></StgValue>
</operation>

<operation id="1055" st_id="34" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:109  %tmp_17_1_mid1 = fadd float %prod1_1_1_mid1, %prod2_4_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_17_1_mid1"/></StgValue>
</operation>

<operation id="1056" st_id="34" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:132  %tmp_21_0_1_mid1 = fadd float %prod1_5_0_1_mid1, %prod2_5_0_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_21_0_1_mid1"/></StgValue>
</operation>

<operation id="1057" st_id="34" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:143  %tmp_2_mid1 = fadd float %prod1_4_mid1, %prod2_4_mid1

]]></Node>
<StgValue><ssdm name="tmp_2_mid1"/></StgValue>
</operation>

<operation id="1058" st_id="34" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:15  %tmp_17 = fadd float %tmp_16, %prod3_8

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1059" st_id="34" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3175:15  %tmp_13 = fadd float %tmp_12, %prod3_6

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1060" st_id="34" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_5 = fadd float %tmp_4, %prod3

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1061" st_id="34" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:21  %tmp_34_0_1 = fadd float %tmp_33_0_1, %prod3_8_0_1

]]></Node>
<StgValue><ssdm name="tmp_34_0_1"/></StgValue>
</operation>

<operation id="1062" st_id="34" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_26_0_1 = fadd float %tmp_25_0_1, %prod3_6_0_1

]]></Node>
<StgValue><ssdm name="tmp_26_0_1"/></StgValue>
</operation>

<operation id="1063" st_id="34" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5336:13  %tmp_33_1 = fadd float %prod1_8_1, %prod2_8_1

]]></Node>
<StgValue><ssdm name="tmp_33_1"/></StgValue>
</operation>

<operation id="1064" st_id="34" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7354:14  %tmp_29_1 = fadd float %prod1_7_1, %prod2_7_1

]]></Node>
<StgValue><ssdm name="tmp_29_1"/></StgValue>
</operation>

<operation id="1065" st_id="34" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_33_1_1 = fadd float %prod1_8_1_1, %prod2_8_1_1

]]></Node>
<StgValue><ssdm name="tmp_33_1_1"/></StgValue>
</operation>

<operation id="1066" st_id="34" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_29_1_1 = fadd float %prod1_7_1_1, %prod2_7_1_1

]]></Node>
<StgValue><ssdm name="tmp_29_1_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1067" st_id="35" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:49  %tmp_9_1 = fadd float %tmp_8_1, %prod3_1_1

]]></Node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="1068" st_id="35" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:61  %tmp_14_1_1 = fadd float %tmp_13_1_1, %prod3_3_1_1

]]></Node>
<StgValue><ssdm name="tmp_14_1_1"/></StgValue>
</operation>

<operation id="1069" st_id="35" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:73  %tmp_22_1_1 = fadd float %tmp_21_1_1, %prod3_3_1_1

]]></Node>
<StgValue><ssdm name="tmp_22_1_1"/></StgValue>
</operation>

<operation id="1070" st_id="35" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:78  %tmp_18_1 = fadd float %tmp_17_1, %prod3_1_1

]]></Node>
<StgValue><ssdm name="tmp_18_1"/></StgValue>
</operation>

<operation id="1071" st_id="35" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:97  %tmp_22_0_1 = fadd float %tmp_21_0_1, %prod3_5_0_1

]]></Node>
<StgValue><ssdm name="tmp_22_0_1"/></StgValue>
</operation>

<operation id="1072" st_id="35" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:107  %tmp_9 = fadd float %tmp_2, %prod3_4

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1073" st_id="35" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:47  %tmp_10_0_1_mid2 = fadd float %tmp_2_0_1, %tmp_10_0_1_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_mid2"/></StgValue>
</operation>

<operation id="1074" st_id="35" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:103  %tmp_21_1_1_mid1 = fadd float %prod1_3_1_1_mid1, %prod2_5_1_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_21_1_1_mid1"/></StgValue>
</operation>

<operation id="1075" st_id="35" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:109  %tmp_17_1_mid1 = fadd float %prod1_1_1_mid1, %prod2_4_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_17_1_mid1"/></StgValue>
</operation>

<operation id="1076" st_id="35" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:132  %tmp_21_0_1_mid1 = fadd float %prod1_5_0_1_mid1, %prod2_5_0_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_21_0_1_mid1"/></StgValue>
</operation>

<operation id="1077" st_id="35" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:143  %tmp_2_mid1 = fadd float %prod1_4_mid1, %prod2_4_mid1

]]></Node>
<StgValue><ssdm name="tmp_2_mid1"/></StgValue>
</operation>

<operation id="1078" st_id="35" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:15  %tmp_17 = fadd float %tmp_16, %prod3_8

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1079" st_id="35" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3175:15  %tmp_13 = fadd float %tmp_12, %prod3_6

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1080" st_id="35" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_5 = fadd float %tmp_4, %prod3

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1081" st_id="35" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:21  %tmp_34_0_1 = fadd float %tmp_33_0_1, %prod3_8_0_1

]]></Node>
<StgValue><ssdm name="tmp_34_0_1"/></StgValue>
</operation>

<operation id="1082" st_id="35" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_26_0_1 = fadd float %tmp_25_0_1, %prod3_6_0_1

]]></Node>
<StgValue><ssdm name="tmp_26_0_1"/></StgValue>
</operation>

<operation id="1083" st_id="35" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5336:13  %tmp_33_1 = fadd float %prod1_8_1, %prod2_8_1

]]></Node>
<StgValue><ssdm name="tmp_33_1"/></StgValue>
</operation>

<operation id="1084" st_id="35" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7354:14  %tmp_29_1 = fadd float %prod1_7_1, %prod2_7_1

]]></Node>
<StgValue><ssdm name="tmp_29_1"/></StgValue>
</operation>

<operation id="1085" st_id="35" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_33_1_1 = fadd float %prod1_8_1_1, %prod2_8_1_1

]]></Node>
<StgValue><ssdm name="tmp_33_1_1"/></StgValue>
</operation>

<operation id="1086" st_id="35" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_29_1_1 = fadd float %prod1_7_1_1, %prod2_7_1_1

]]></Node>
<StgValue><ssdm name="tmp_29_1_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1087" st_id="36" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:49  %tmp_9_1 = fadd float %tmp_8_1, %prod3_1_1

]]></Node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="1088" st_id="36" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:61  %tmp_14_1_1 = fadd float %tmp_13_1_1, %prod3_3_1_1

]]></Node>
<StgValue><ssdm name="tmp_14_1_1"/></StgValue>
</operation>

<operation id="1089" st_id="36" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:73  %tmp_22_1_1 = fadd float %tmp_21_1_1, %prod3_3_1_1

]]></Node>
<StgValue><ssdm name="tmp_22_1_1"/></StgValue>
</operation>

<operation id="1090" st_id="36" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:78  %tmp_18_1 = fadd float %tmp_17_1, %prod3_1_1

]]></Node>
<StgValue><ssdm name="tmp_18_1"/></StgValue>
</operation>

<operation id="1091" st_id="36" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:97  %tmp_22_0_1 = fadd float %tmp_21_0_1, %prod3_5_0_1

]]></Node>
<StgValue><ssdm name="tmp_22_0_1"/></StgValue>
</operation>

<operation id="1092" st_id="36" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:107  %tmp_9 = fadd float %tmp_2, %prod3_4

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1093" st_id="36" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:47  %tmp_10_0_1_mid2 = fadd float %tmp_2_0_1, %tmp_10_0_1_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_mid2"/></StgValue>
</operation>

<operation id="1094" st_id="36" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:143  %tmp_2_mid1 = fadd float %prod1_4_mid1, %prod2_4_mid1

]]></Node>
<StgValue><ssdm name="tmp_2_mid1"/></StgValue>
</operation>

<operation id="1095" st_id="36" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:15  %tmp_17 = fadd float %tmp_16, %prod3_8

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1096" st_id="36" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3175:15  %tmp_13 = fadd float %tmp_12, %prod3_6

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1097" st_id="36" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_5 = fadd float %tmp_4, %prod3

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1098" st_id="36" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:21  %tmp_34_0_1 = fadd float %tmp_33_0_1, %prod3_8_0_1

]]></Node>
<StgValue><ssdm name="tmp_34_0_1"/></StgValue>
</operation>

<operation id="1099" st_id="36" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_26_0_1 = fadd float %tmp_25_0_1, %prod3_6_0_1

]]></Node>
<StgValue><ssdm name="tmp_26_0_1"/></StgValue>
</operation>

<operation id="1100" st_id="36" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5336:13  %tmp_33_1 = fadd float %prod1_8_1, %prod2_8_1

]]></Node>
<StgValue><ssdm name="tmp_33_1"/></StgValue>
</operation>

<operation id="1101" st_id="36" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7354:14  %tmp_29_1 = fadd float %prod1_7_1, %prod2_7_1

]]></Node>
<StgValue><ssdm name="tmp_29_1"/></StgValue>
</operation>

<operation id="1102" st_id="36" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_33_1_1 = fadd float %prod1_8_1_1, %prod2_8_1_1

]]></Node>
<StgValue><ssdm name="tmp_33_1_1"/></StgValue>
</operation>

<operation id="1103" st_id="36" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_29_1_1 = fadd float %prod1_7_1_1, %prod2_7_1_1

]]></Node>
<StgValue><ssdm name="tmp_29_1_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1104" st_id="37" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:49  %tmp_9_1 = fadd float %tmp_8_1, %prod3_1_1

]]></Node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="1105" st_id="37" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:61  %tmp_14_1_1 = fadd float %tmp_13_1_1, %prod3_3_1_1

]]></Node>
<StgValue><ssdm name="tmp_14_1_1"/></StgValue>
</operation>

<operation id="1106" st_id="37" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:73  %tmp_22_1_1 = fadd float %tmp_21_1_1, %prod3_3_1_1

]]></Node>
<StgValue><ssdm name="tmp_22_1_1"/></StgValue>
</operation>

<operation id="1107" st_id="37" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:78  %tmp_18_1 = fadd float %tmp_17_1, %prod3_1_1

]]></Node>
<StgValue><ssdm name="tmp_18_1"/></StgValue>
</operation>

<operation id="1108" st_id="37" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:97  %tmp_22_0_1 = fadd float %tmp_21_0_1, %prod3_5_0_1

]]></Node>
<StgValue><ssdm name="tmp_22_0_1"/></StgValue>
</operation>

<operation id="1109" st_id="37" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:107  %tmp_9 = fadd float %tmp_2, %prod3_4

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1110" st_id="37" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:75  %tmp_9_1_mid1 = fadd float %tmp_8_1_mid1, %prod3_1_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_9_1_mid1"/></StgValue>
</operation>

<operation id="1111" st_id="37" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:88  %tmp_14_1_1_mid1 = fadd float %tmp_13_1_1_mid1, %prod3_3_1_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_14_1_1_mid1"/></StgValue>
</operation>

<operation id="1112" st_id="37" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:104  %tmp_22_1_1_mid1 = fadd float %tmp_21_1_1_mid1, %prod3_3_1_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_22_1_1_mid1"/></StgValue>
</operation>

<operation id="1113" st_id="37" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:110  %tmp_18_1_mid1 = fadd float %tmp_17_1_mid1, %prod3_1_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_18_1_mid1"/></StgValue>
</operation>

<operation id="1114" st_id="37" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:133  %tmp_22_0_1_mid1 = fadd float %tmp_21_0_1_mid1, %prod3_5_0_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_22_0_1_mid1"/></StgValue>
</operation>

<operation id="1115" st_id="37" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:144  %tmp_9_mid1 = fadd float %tmp_2_mid1, %prod3_4_mid1

]]></Node>
<StgValue><ssdm name="tmp_9_mid1"/></StgValue>
</operation>

<operation id="1116" st_id="37" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:15  %tmp_17 = fadd float %tmp_16, %prod3_8

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1117" st_id="37" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3175:15  %tmp_13 = fadd float %tmp_12, %prod3_6

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1118" st_id="37" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_5 = fadd float %tmp_4, %prod3

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1119" st_id="37" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:21  %tmp_34_0_1 = fadd float %tmp_33_0_1, %prod3_8_0_1

]]></Node>
<StgValue><ssdm name="tmp_34_0_1"/></StgValue>
</operation>

<operation id="1120" st_id="37" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_26_0_1 = fadd float %tmp_25_0_1, %prod3_6_0_1

]]></Node>
<StgValue><ssdm name="tmp_26_0_1"/></StgValue>
</operation>

<operation id="1121" st_id="37" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5336:14  %tmp_34_1 = fadd float %tmp_33_1, %prod3_8_1

]]></Node>
<StgValue><ssdm name="tmp_34_1"/></StgValue>
</operation>

<operation id="1122" st_id="37" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7354:15  %tmp_30_1 = fadd float %tmp_29_1, %prod3_7_1

]]></Node>
<StgValue><ssdm name="tmp_30_1"/></StgValue>
</operation>

<operation id="1123" st_id="37" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_34_1_1 = fadd float %tmp_33_1_1, %prod3_8_1_1

]]></Node>
<StgValue><ssdm name="tmp_34_1_1"/></StgValue>
</operation>

<operation id="1124" st_id="37" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_30_1_1 = fadd float %tmp_29_1_1, %prod3_7_1_1

]]></Node>
<StgValue><ssdm name="tmp_30_1_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1125" st_id="38" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:49  %tmp_9_1 = fadd float %tmp_8_1, %prod3_1_1

]]></Node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="1126" st_id="38" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:61  %tmp_14_1_1 = fadd float %tmp_13_1_1, %prod3_3_1_1

]]></Node>
<StgValue><ssdm name="tmp_14_1_1"/></StgValue>
</operation>

<operation id="1127" st_id="38" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:73  %tmp_22_1_1 = fadd float %tmp_21_1_1, %prod3_3_1_1

]]></Node>
<StgValue><ssdm name="tmp_22_1_1"/></StgValue>
</operation>

<operation id="1128" st_id="38" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:78  %tmp_18_1 = fadd float %tmp_17_1, %prod3_1_1

]]></Node>
<StgValue><ssdm name="tmp_18_1"/></StgValue>
</operation>

<operation id="1129" st_id="38" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:97  %tmp_22_0_1 = fadd float %tmp_21_0_1, %prod3_5_0_1

]]></Node>
<StgValue><ssdm name="tmp_22_0_1"/></StgValue>
</operation>

<operation id="1130" st_id="38" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:107  %tmp_9 = fadd float %tmp_2, %prod3_4

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1131" st_id="38" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:75  %tmp_9_1_mid1 = fadd float %tmp_8_1_mid1, %prod3_1_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_9_1_mid1"/></StgValue>
</operation>

<operation id="1132" st_id="38" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:88  %tmp_14_1_1_mid1 = fadd float %tmp_13_1_1_mid1, %prod3_3_1_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_14_1_1_mid1"/></StgValue>
</operation>

<operation id="1133" st_id="38" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:104  %tmp_22_1_1_mid1 = fadd float %tmp_21_1_1_mid1, %prod3_3_1_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_22_1_1_mid1"/></StgValue>
</operation>

<operation id="1134" st_id="38" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:110  %tmp_18_1_mid1 = fadd float %tmp_17_1_mid1, %prod3_1_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_18_1_mid1"/></StgValue>
</operation>

<operation id="1135" st_id="38" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:133  %tmp_22_0_1_mid1 = fadd float %tmp_21_0_1_mid1, %prod3_5_0_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_22_0_1_mid1"/></StgValue>
</operation>

<operation id="1136" st_id="38" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:144  %tmp_9_mid1 = fadd float %tmp_2_mid1, %prod3_4_mid1

]]></Node>
<StgValue><ssdm name="tmp_9_mid1"/></StgValue>
</operation>

<operation id="1137" st_id="38" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:15  %tmp_17 = fadd float %tmp_16, %prod3_8

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1138" st_id="38" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3175:15  %tmp_13 = fadd float %tmp_12, %prod3_6

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1139" st_id="38" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_5 = fadd float %tmp_4, %prod3

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1140" st_id="38" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:21  %tmp_34_0_1 = fadd float %tmp_33_0_1, %prod3_8_0_1

]]></Node>
<StgValue><ssdm name="tmp_34_0_1"/></StgValue>
</operation>

<operation id="1141" st_id="38" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_26_0_1 = fadd float %tmp_25_0_1, %prod3_6_0_1

]]></Node>
<StgValue><ssdm name="tmp_26_0_1"/></StgValue>
</operation>

<operation id="1142" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:0  store float %tmp_10_0_1_mid2, float* %array_buffer_tmp_0_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1143" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader4.preheader.1

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="1144" st_id="38" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5336:14  %tmp_34_1 = fadd float %tmp_33_1, %prod3_8_1

]]></Node>
<StgValue><ssdm name="tmp_34_1"/></StgValue>
</operation>

<operation id="1145" st_id="38" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7354:15  %tmp_30_1 = fadd float %tmp_29_1, %prod3_7_1

]]></Node>
<StgValue><ssdm name="tmp_30_1"/></StgValue>
</operation>

<operation id="1146" st_id="38" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_34_1_1 = fadd float %tmp_33_1_1, %prod3_8_1_1

]]></Node>
<StgValue><ssdm name="tmp_34_1_1"/></StgValue>
</operation>

<operation id="1147" st_id="38" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_30_1_1 = fadd float %tmp_29_1_1, %prod3_7_1_1

]]></Node>
<StgValue><ssdm name="tmp_30_1_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1148" st_id="39" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:49  %tmp_9_1 = fadd float %tmp_8_1, %prod3_1_1

]]></Node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="1149" st_id="39" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:61  %tmp_14_1_1 = fadd float %tmp_13_1_1, %prod3_3_1_1

]]></Node>
<StgValue><ssdm name="tmp_14_1_1"/></StgValue>
</operation>

<operation id="1150" st_id="39" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:73  %tmp_22_1_1 = fadd float %tmp_21_1_1, %prod3_3_1_1

]]></Node>
<StgValue><ssdm name="tmp_22_1_1"/></StgValue>
</operation>

<operation id="1151" st_id="39" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:78  %tmp_18_1 = fadd float %tmp_17_1, %prod3_1_1

]]></Node>
<StgValue><ssdm name="tmp_18_1"/></StgValue>
</operation>

<operation id="1152" st_id="39" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:97  %tmp_22_0_1 = fadd float %tmp_21_0_1, %prod3_5_0_1

]]></Node>
<StgValue><ssdm name="tmp_22_0_1"/></StgValue>
</operation>

<operation id="1153" st_id="39" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:107  %tmp_9 = fadd float %tmp_2, %prod3_4

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1154" st_id="39" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:75  %tmp_9_1_mid1 = fadd float %tmp_8_1_mid1, %prod3_1_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_9_1_mid1"/></StgValue>
</operation>

<operation id="1155" st_id="39" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:88  %tmp_14_1_1_mid1 = fadd float %tmp_13_1_1_mid1, %prod3_3_1_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_14_1_1_mid1"/></StgValue>
</operation>

<operation id="1156" st_id="39" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:104  %tmp_22_1_1_mid1 = fadd float %tmp_21_1_1_mid1, %prod3_3_1_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_22_1_1_mid1"/></StgValue>
</operation>

<operation id="1157" st_id="39" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:110  %tmp_18_1_mid1 = fadd float %tmp_17_1_mid1, %prod3_1_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_18_1_mid1"/></StgValue>
</operation>

<operation id="1158" st_id="39" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:133  %tmp_22_0_1_mid1 = fadd float %tmp_21_0_1_mid1, %prod3_5_0_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_22_0_1_mid1"/></StgValue>
</operation>

<operation id="1159" st_id="39" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:144  %tmp_9_mid1 = fadd float %tmp_2_mid1, %prod3_4_mid1

]]></Node>
<StgValue><ssdm name="tmp_9_mid1"/></StgValue>
</operation>

<operation id="1160" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch5:16  store float %tmp_17, float* %array_buffer_tmp_0_5, align 8

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="1161" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0">
<![CDATA[
branch5:17  br label %5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1162" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch3175:16  store float %tmp_13, float* %array_buffer_tmp_0_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="1163" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
branch3175:17  br label %5

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="1164" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %array_buffer_tmp_0_3 = getelementptr [1024 x float]* %array_buffer_tmp_0_s, i64 0, i64 %zext_ln43_7

]]></Node>
<StgValue><ssdm name="array_buffer_tmp_0_3"/></StgValue>
</operation>

<operation id="1165" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:21  store float %tmp_5, float* %array_buffer_tmp_0_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1166" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %.preheader4.0.1

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="1167" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1:22  store float %tmp_34_0_1, float* %array_buffer_tmp_0_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="1168" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
branch1:23  br label %10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1169" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:21  store float %tmp_26_0_1, float* %array_buffer_tmp_0_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="1170" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="select_ln30_3" val="1"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %10

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="1171" st_id="39" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5336:14  %tmp_34_1 = fadd float %tmp_33_1, %prod3_8_1

]]></Node>
<StgValue><ssdm name="tmp_34_1"/></StgValue>
</operation>

<operation id="1172" st_id="39" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7354:15  %tmp_30_1 = fadd float %tmp_29_1, %prod3_7_1

]]></Node>
<StgValue><ssdm name="tmp_30_1"/></StgValue>
</operation>

<operation id="1173" st_id="39" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_34_1_1 = fadd float %tmp_33_1_1, %prod3_8_1_1

]]></Node>
<StgValue><ssdm name="tmp_34_1_1"/></StgValue>
</operation>

<operation id="1174" st_id="39" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_30_1_1 = fadd float %tmp_29_1_1, %prod3_7_1_1

]]></Node>
<StgValue><ssdm name="tmp_30_1_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1175" st_id="40" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:75  %tmp_9_1_mid1 = fadd float %tmp_8_1_mid1, %prod3_1_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_9_1_mid1"/></StgValue>
</operation>

<operation id="1176" st_id="40" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:88  %tmp_14_1_1_mid1 = fadd float %tmp_13_1_1_mid1, %prod3_3_1_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_14_1_1_mid1"/></StgValue>
</operation>

<operation id="1177" st_id="40" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:104  %tmp_22_1_1_mid1 = fadd float %tmp_21_1_1_mid1, %prod3_3_1_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_22_1_1_mid1"/></StgValue>
</operation>

<operation id="1178" st_id="40" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:110  %tmp_18_1_mid1 = fadd float %tmp_17_1_mid1, %prod3_1_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_18_1_mid1"/></StgValue>
</operation>

<operation id="1179" st_id="40" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:133  %tmp_22_0_1_mid1 = fadd float %tmp_21_0_1_mid1, %prod3_5_0_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_22_0_1_mid1"/></StgValue>
</operation>

<operation id="1180" st_id="40" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:144  %tmp_9_mid1 = fadd float %tmp_2_mid1, %prod3_4_mid1

]]></Node>
<StgValue><ssdm name="tmp_9_mid1"/></StgValue>
</operation>

<operation id="1181" st_id="40" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5336:14  %tmp_34_1 = fadd float %tmp_33_1, %prod3_8_1

]]></Node>
<StgValue><ssdm name="tmp_34_1"/></StgValue>
</operation>

<operation id="1182" st_id="40" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7354:15  %tmp_30_1 = fadd float %tmp_29_1, %prod3_7_1

]]></Node>
<StgValue><ssdm name="tmp_30_1"/></StgValue>
</operation>

<operation id="1183" st_id="40" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_34_1_1 = fadd float %tmp_33_1_1, %prod3_8_1_1

]]></Node>
<StgValue><ssdm name="tmp_34_1_1"/></StgValue>
</operation>

<operation id="1184" st_id="40" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_30_1_1 = fadd float %tmp_29_1_1, %prod3_7_1_1

]]></Node>
<StgValue><ssdm name="tmp_30_1_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1185" st_id="41" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:75  %tmp_9_1_mid1 = fadd float %tmp_8_1_mid1, %prod3_1_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_9_1_mid1"/></StgValue>
</operation>

<operation id="1186" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1_begin:76  %select_ln30_6 = select i1 %tmp_28, float %tmp_9_1_mid1, float %tmp_9_1

]]></Node>
<StgValue><ssdm name="select_ln30_6"/></StgValue>
</operation>

<operation id="1187" st_id="41" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:88  %tmp_14_1_1_mid1 = fadd float %tmp_13_1_1_mid1, %prod3_3_1_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_14_1_1_mid1"/></StgValue>
</operation>

<operation id="1188" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1_begin:89  %select_ln30_7 = select i1 %tmp_28, float %tmp_14_1_1_mid1, float %tmp_14_1_1

]]></Node>
<StgValue><ssdm name="select_ln30_7"/></StgValue>
</operation>

<operation id="1189" st_id="41" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:104  %tmp_22_1_1_mid1 = fadd float %tmp_21_1_1_mid1, %prod3_3_1_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_22_1_1_mid1"/></StgValue>
</operation>

<operation id="1190" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1_begin:105  %select_ln30_9 = select i1 %tmp_28, float %tmp_22_1_1_mid1, float %tmp_22_1_1

]]></Node>
<StgValue><ssdm name="select_ln30_9"/></StgValue>
</operation>

<operation id="1191" st_id="41" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:110  %tmp_18_1_mid1 = fadd float %tmp_17_1_mid1, %prod3_1_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_18_1_mid1"/></StgValue>
</operation>

<operation id="1192" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1_begin:111  %select_ln30_10 = select i1 %tmp_28, float %tmp_18_1_mid1, float %tmp_18_1

]]></Node>
<StgValue><ssdm name="select_ln30_10"/></StgValue>
</operation>

<operation id="1193" st_id="41" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:133  %tmp_22_0_1_mid1 = fadd float %tmp_21_0_1_mid1, %prod3_5_0_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_22_0_1_mid1"/></StgValue>
</operation>

<operation id="1194" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1_begin:134  %select_ln30_12 = select i1 %tmp_28, float %tmp_22_0_1_mid1, float %tmp_22_0_1

]]></Node>
<StgValue><ssdm name="select_ln30_12"/></StgValue>
</operation>

<operation id="1195" st_id="41" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:144  %tmp_9_mid1 = fadd float %tmp_2_mid1, %prod3_4_mid1

]]></Node>
<StgValue><ssdm name="tmp_9_mid1"/></StgValue>
</operation>

<operation id="1196" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1_begin:145  %select_ln30_13 = select i1 %tmp_28, float %tmp_9_mid1, float %tmp_9

]]></Node>
<StgValue><ssdm name="select_ln30_13"/></StgValue>
</operation>

<operation id="1197" st_id="41" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5336:14  %tmp_34_1 = fadd float %tmp_33_1, %prod3_8_1

]]></Node>
<StgValue><ssdm name="tmp_34_1"/></StgValue>
</operation>

<operation id="1198" st_id="41" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7354:15  %tmp_30_1 = fadd float %tmp_29_1, %prod3_7_1

]]></Node>
<StgValue><ssdm name="tmp_30_1"/></StgValue>
</operation>

<operation id="1199" st_id="41" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_34_1_1 = fadd float %tmp_33_1_1, %prod3_8_1_1

]]></Node>
<StgValue><ssdm name="tmp_34_1_1"/></StgValue>
</operation>

<operation id="1200" st_id="41" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_30_1_1 = fadd float %tmp_29_1_1, %prod3_7_1_1

]]></Node>
<StgValue><ssdm name="tmp_30_1_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1201" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_1_begin:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1202" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="11">
<![CDATA[
hls_label_1_begin:24  %zext_ln43_5 = zext i11 %tmp_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_5"/></StgValue>
</operation>

<operation id="1203" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:26  %array_buffer_tmp_0_8 = getelementptr [1024 x float]* %array_buffer_tmp_0_s, i64 0, i64 %zext_ln43_5

]]></Node>
<StgValue><ssdm name="array_buffer_tmp_0_8"/></StgValue>
</operation>

<operation id="1204" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1_begin:27  %or_ln77_7 = or i11 %tmp_32, 31

]]></Node>
<StgValue><ssdm name="or_ln77_7"/></StgValue>
</operation>

<operation id="1205" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
hls_label_1_begin:28  %or_ln77_4 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 false, i11 %or_ln77_7)

]]></Node>
<StgValue><ssdm name="or_ln77_4"/></StgValue>
</operation>

<operation id="1206" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1_begin:29  %zext_ln77_2 = zext i12 %or_ln77_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln77_2"/></StgValue>
</operation>

<operation id="1207" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:30  %array_buffer_tmp_0_9 = getelementptr [1024 x float]* %array_buffer_tmp_0_1, i64 0, i64 %zext_ln77_2

]]></Node>
<StgValue><ssdm name="array_buffer_tmp_0_9"/></StgValue>
</operation>

<operation id="1208" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:31  %array_buffer_tmp_1_4 = getelementptr [1024 x float]* %array_buffer_tmp_1_s, i64 0, i64 %zext_ln43_5

]]></Node>
<StgValue><ssdm name="array_buffer_tmp_1_4"/></StgValue>
</operation>

<operation id="1209" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:32  %array_buffer_tmp_1_5 = getelementptr [1024 x float]* %array_buffer_tmp_1_1, i64 0, i64 %zext_ln77_2

]]></Node>
<StgValue><ssdm name="array_buffer_tmp_1_5"/></StgValue>
</operation>

<operation id="1210" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_1_begin:149  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln34"/></StgValue>
</operation>

<operation id="1211" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch7:0  store float %select_ln30_13, float* %array_buffer_tmp_0_8, align 16

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="1212" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="1213" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch3:0  store float %select_ln30_12, float* %array_buffer_tmp_0_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="1214" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln54" val="0"/>
<literal name="icmp_ln54_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %8

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="1215" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0">
<![CDATA[
branch5336:15  br label %18

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1216" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0">
<![CDATA[
branch7354:16  br label %18

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="1217" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %storemerge = phi float [ %tmp_34_1, %branch5336 ], [ %tmp_30_1, %branch7354 ]

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="1218" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:1  store float %storemerge, float* %array_buffer_tmp_1_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="1219" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1220" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:0  store float %select_ln30_10, float* %array_buffer_tmp_1_4, align 16

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="1221" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="0"/>
<literal name="icmp_ln48_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %14

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="1222" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:0  store float %select_ln30_6, float* %array_buffer_tmp_1_4, align 16

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="1223" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader4.1.1

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="1224" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0">
<![CDATA[
:21  br label %24

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1225" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="select_ln30_4" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %24

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="1226" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %storemerge1 = phi float [ %tmp_34_1_1, %26 ], [ %tmp_30_1_1, %25 ]

]]></Node>
<StgValue><ssdm name="storemerge1"/></StgValue>
</operation>

<operation id="1227" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:1  store float %storemerge1, float* %array_buffer_tmp_1_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="1228" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1229" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:0  store float %select_ln30_9, float* %array_buffer_tmp_1_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="1230" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln54_1" val="1"/>
<literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %20

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="1231" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:0  store float %select_ln30_7, float* %array_buffer_tmp_1_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1232" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1233" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0.preheader:0  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1234" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader.0:0  %i1_0_0 = phi i7 [ %add_ln109, %hls_label_2_end ], [ 0, %.preheader.0.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0_0"/></StgValue>
</operation>

<operation id="1235" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.0:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1236" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:2  %icmp_ln109 = icmp eq i7 %i1_0_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln109"/></StgValue>
</operation>

<operation id="1237" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:3  br i1 %icmp_ln109, label %hls_label_0_end, label %hls_label_2_begin

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="1238" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2_begin:0  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1239" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2_begin:1  %lshr_ln5 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %i1_0_0, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="lshr_ln5"/></StgValue>
</operation>

<operation id="1240" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
hls_label_2_begin:2  %tmp_39 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %lshr_ln5, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1241" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="12" op_0_bw="11">
<![CDATA[
hls_label_2_begin:3  %zext_ln112 = zext i11 %tmp_39 to i12

]]></Node>
<StgValue><ssdm name="zext_ln112"/></StgValue>
</operation>

<operation id="1242" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2_begin:4  br label %27

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="1243" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0_end:0  %empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="1244" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1245" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %j2_0_0_0 = phi i7 [ 0, %hls_label_2_begin ], [ %add_ln112, %28 ]

]]></Node>
<StgValue><ssdm name="j2_0_0_0"/></StgValue>
</operation>

<operation id="1246" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1247" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %icmp_ln112 = icmp eq i7 %j2_0_0_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="1248" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln112, label %hls_label_2, label %28

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="1249" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_41 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %j2_0_0_0, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1250" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="12" op_0_bw="6">
<![CDATA[
:1  %zext_ln115 = zext i6 %tmp_41 to i12

]]></Node>
<StgValue><ssdm name="zext_ln115"/></StgValue>
</operation>

<operation id="1251" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %add_ln115 = add i12 %zext_ln115, %zext_ln112

]]></Node>
<StgValue><ssdm name="add_ln115"/></StgValue>
</operation>

<operation id="1252" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="12">
<![CDATA[
:3  %zext_ln115_1 = zext i12 %add_ln115 to i64

]]></Node>
<StgValue><ssdm name="zext_ln115_1"/></StgValue>
</operation>

<operation id="1253" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %array_buffer_tmp_0_10 = getelementptr [1024 x float]* %array_buffer_tmp_0_s, i64 0, i64 %zext_ln115_1

]]></Node>
<StgValue><ssdm name="array_buffer_tmp_0_10"/></StgValue>
</operation>

<operation id="1254" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %array_buffer_tmp_0_11 = getelementptr [1024 x float]* %array_buffer_tmp_0_1, i64 0, i64 %zext_ln115_1

]]></Node>
<StgValue><ssdm name="array_buffer_tmp_0_11"/></StgValue>
</operation>

<operation id="1255" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="10">
<![CDATA[
:8  %array_buffer_tmp_0_12 = load float* %array_buffer_tmp_0_10, align 8

]]></Node>
<StgValue><ssdm name="array_buffer_tmp_0_12"/></StgValue>
</operation>

<operation id="1256" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="10">
<![CDATA[
:10  %array_buffer_tmp_0_13 = load float* %array_buffer_tmp_0_11, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_tmp_0_13"/></StgValue>
</operation>

<operation id="1257" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %add_ln112 = add i7 %j2_0_0_0, 2

]]></Node>
<StgValue><ssdm name="add_ln112"/></StgValue>
</operation>

<operation id="1258" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2:0  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="1259" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1260" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2:2  br label %29

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1261" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %array_buffer_0_0_a_18 = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %zext_ln115_1

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_a_18"/></StgValue>
</operation>

<operation id="1262" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %array_buffer_0_1_a_18 = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %zext_ln115_1

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_a_18"/></StgValue>
</operation>

<operation id="1263" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="10">
<![CDATA[
:8  %array_buffer_tmp_0_12 = load float* %array_buffer_tmp_0_10, align 8

]]></Node>
<StgValue><ssdm name="array_buffer_tmp_0_12"/></StgValue>
</operation>

<operation id="1264" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:9  store float %array_buffer_tmp_0_12, float* %array_buffer_0_0_a_18, align 4

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1265" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="10">
<![CDATA[
:10  %array_buffer_tmp_0_13 = load float* %array_buffer_tmp_0_11, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_tmp_0_13"/></StgValue>
</operation>

<operation id="1266" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:11  store float %array_buffer_tmp_0_13, float* %array_buffer_0_1_a_18, align 4

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1267" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %27

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1268" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %j2_0_1_0 = phi i7 [ 0, %hls_label_2 ], [ %add_ln112_1, %30 ]

]]></Node>
<StgValue><ssdm name="j2_0_1_0"/></StgValue>
</operation>

<operation id="1269" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1270" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %icmp_ln112_1 = icmp eq i7 %j2_0_1_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln112_1"/></StgValue>
</operation>

<operation id="1271" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln112_1, label %hls_label_2_end, label %30

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="1272" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_42 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %j2_0_1_0, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1273" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="12" op_0_bw="6">
<![CDATA[
:1  %zext_ln115_2 = zext i6 %tmp_42 to i12

]]></Node>
<StgValue><ssdm name="zext_ln115_2"/></StgValue>
</operation>

<operation id="1274" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %add_ln115_1 = add i12 %zext_ln115_2, %zext_ln112

]]></Node>
<StgValue><ssdm name="add_ln115_1"/></StgValue>
</operation>

<operation id="1275" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="12">
<![CDATA[
:3  %zext_ln115_3 = zext i12 %add_ln115_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln115_3"/></StgValue>
</operation>

<operation id="1276" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %array_buffer_tmp_1_6 = getelementptr [1024 x float]* %array_buffer_tmp_1_s, i64 0, i64 %zext_ln115_3

]]></Node>
<StgValue><ssdm name="array_buffer_tmp_1_6"/></StgValue>
</operation>

<operation id="1277" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %array_buffer_tmp_1_7 = getelementptr [1024 x float]* %array_buffer_tmp_1_1, i64 0, i64 %zext_ln115_3

]]></Node>
<StgValue><ssdm name="array_buffer_tmp_1_7"/></StgValue>
</operation>

<operation id="1278" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="10">
<![CDATA[
:8  %array_buffer_tmp_1_8 = load float* %array_buffer_tmp_1_6, align 8

]]></Node>
<StgValue><ssdm name="array_buffer_tmp_1_8"/></StgValue>
</operation>

<operation id="1279" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="10">
<![CDATA[
:10  %array_buffer_tmp_1_9 = load float* %array_buffer_tmp_1_7, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_tmp_1_9"/></StgValue>
</operation>

<operation id="1280" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %add_ln112_1 = add i7 %j2_0_1_0, 2

]]></Node>
<StgValue><ssdm name="add_ln112_1"/></StgValue>
</operation>

<operation id="1281" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2_end:0  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_8)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="1282" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_2_end:1  %add_ln109 = add i7 %i1_0_0, 2

]]></Node>
<StgValue><ssdm name="add_ln109"/></StgValue>
</operation>

<operation id="1283" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2_end:2  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1284" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %array_buffer_1_0_a_16 = getelementptr [1024 x float]* %array_buffer_1_0, i64 0, i64 %zext_ln115_3

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_a_16"/></StgValue>
</operation>

<operation id="1285" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %array_buffer_1_1_a_15 = getelementptr [1024 x float]* %array_buffer_1_1, i64 0, i64 %zext_ln115_3

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_a_15"/></StgValue>
</operation>

<operation id="1286" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="10">
<![CDATA[
:8  %array_buffer_tmp_1_8 = load float* %array_buffer_tmp_1_6, align 8

]]></Node>
<StgValue><ssdm name="array_buffer_tmp_1_8"/></StgValue>
</operation>

<operation id="1287" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:9  store float %array_buffer_tmp_1_8, float* %array_buffer_1_0_a_16, align 4

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1288" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="10">
<![CDATA[
:10  %array_buffer_tmp_1_9 = load float* %array_buffer_tmp_1_7, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_tmp_1_9"/></StgValue>
</operation>

<operation id="1289" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:11  store float %array_buffer_tmp_1_9, float* %array_buffer_1_1_a_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1290" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %29

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
