
../compcert-repos/stcorp-coda-3a25f25/CMakeFiles/coda_static.dir/libcoda/zlib/adler32.c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <coda_adler32>:
   0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	add	fp, sp, #28
   8:	uxth	r3, r0
   c:	lsr	r0, r0, #16
  10:	cmp	r2, #1
  14:	bne	4c <coda_adler32+0x4c>
  18:	ldrb	r1, [r1]
  1c:	movw	r2, #65521	; 0xfff1
  20:	add	r1, r3, r1
  24:	movw	r3, #65520	; 0xfff0
  28:	cmp	r1, r3
  2c:	subhi	r1, r1, r2
  30:	mov	r2, #983040	; 0xf0000
  34:	add	r0, r1, r0
  38:	lsl	r7, r0, #16
  3c:	cmp	r0, r3
  40:	addhi	r7, r2, r0, lsl #16
  44:	orr	r0, r7, r1
  48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4c:	cmp	r1, #0
  50:	moveq	r0, #1
  54:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
  58:	cmp	r2, #16
  5c:	bcs	a8 <coda_adler32+0xa8>
  60:	cmp	r2, #0
  64:	beq	7c <coda_adler32+0x7c>
  68:	ldrb	r7, [r1], #1
  6c:	subs	r2, r2, #1
  70:	add	r3, r3, r7
  74:	add	r0, r3, r0
  78:	bne	68 <coda_adler32+0x68>
  7c:	movw	r2, #65520	; 0xfff0
  80:	movw	r1, #65521	; 0xfff1
  84:	cmp	r3, r2
  88:	movw	r2, #32881	; 0x8071
  8c:	movt	r2, #32775	; 0x8007
  90:	subhi	r3, r3, r1
  94:	umull	r2, r7, r0, r2
  98:	lsr	r2, r7, #15
  9c:	mls	r0, r2, r1, r0
  a0:	orr	r0, r3, r0, lsl #16
  a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
  a8:	movw	ip, #5552	; 0x15b0
  ac:	cmp	r2, ip
  b0:	bcc	1dc <coda_adler32+0x1dc>
  b4:	movw	lr, #59984	; 0xea50
  b8:	movw	sl, #65521	; 0xfff1
  bc:	movt	lr, #65535	; 0xffff
  c0:	sub	r2, r2, ip
  c4:	mov	r7, #0
  c8:	mov	r6, r1
  cc:	ldrb	r4, [r6, -r7]!
  d0:	sub	r7, r7, #16
  d4:	cmp	r7, lr
  d8:	add	r3, r3, r4
  dc:	ldrb	r4, [r6, #1]
  e0:	ldrb	r5, [r6, #2]
  e4:	ldrb	r8, [r6, #3]
  e8:	ldrb	r9, [r6, #4]
  ec:	add	r0, r3, r0
  f0:	add	r4, r3, r4
  f4:	add	r5, r4, r5
  f8:	add	r0, r0, r4
  fc:	ldrb	r4, [r6, #5]
 100:	add	r0, r0, r5
 104:	add	r3, r5, r8
 108:	add	r0, r0, r3
 10c:	add	r3, r3, r9
 110:	add	r0, r0, r3
 114:	add	r3, r3, r4
 118:	ldrb	r4, [r6, #6]
 11c:	add	r0, r0, r3
 120:	add	r3, r3, r4
 124:	ldrb	r4, [r6, #7]
 128:	add	r0, r0, r3
 12c:	add	r3, r3, r4
 130:	ldrb	r4, [r6, #8]
 134:	add	r0, r0, r3
 138:	add	r3, r3, r4
 13c:	ldrb	r4, [r6, #9]
 140:	add	r0, r0, r3
 144:	add	r3, r3, r4
 148:	ldrb	r4, [r6, #10]
 14c:	add	r0, r0, r3
 150:	add	r3, r3, r4
 154:	ldrb	r4, [r6, #11]
 158:	add	r0, r0, r3
 15c:	add	r3, r3, r4
 160:	ldrb	r4, [r6, #12]
 164:	add	r0, r0, r3
 168:	add	r3, r3, r4
 16c:	ldrb	r4, [r6, #13]
 170:	add	r0, r0, r3
 174:	add	r3, r3, r4
 178:	ldrb	r4, [r6, #14]
 17c:	add	r0, r0, r3
 180:	add	r3, r3, r4
 184:	ldrb	r4, [r6, #15]
 188:	add	r0, r0, r3
 18c:	add	r3, r3, r4
 190:	add	r0, r0, r3
 194:	bne	c8 <coda_adler32+0xc8>
 198:	movw	r4, #32881	; 0x8071
 19c:	add	r1, r1, ip
 1a0:	movt	r4, #32775	; 0x8007
 1a4:	mov	r6, r4
 1a8:	umull	r4, r5, r0, r4
 1ac:	lsr	r4, r5, #15
 1b0:	mls	r0, r4, sl, r0
 1b4:	umull	r4, r5, r3, r6
 1b8:	lsr	r4, r5, #15
 1bc:	mls	r3, r4, sl, r3
 1c0:	movw	r4, #5551	; 0x15af
 1c4:	cmp	r2, r4
 1c8:	bhi	c0 <coda_adler32+0xc0>
 1cc:	cmp	r2, #0
 1d0:	beq	a0 <coda_adler32+0xa0>
 1d4:	cmp	r2, #16
 1d8:	bcc	2c8 <coda_adler32+0x2c8>
 1dc:	sub	lr, r2, #16
 1e0:	mov	r6, r1
 1e4:	bic	r8, lr, #15
 1e8:	add	ip, r8, #16
 1ec:	ldrb	r7, [r6]
 1f0:	ldrb	r5, [r6, #1]
 1f4:	ldrb	r4, [r6, #2]
 1f8:	ldrb	r9, [r6, #3]
 1fc:	sub	r2, r2, #16
 200:	cmp	r2, #15
 204:	add	r3, r3, r7
 208:	add	r5, r3, r5
 20c:	add	r0, r3, r0
 210:	add	r3, r5, r4
 214:	ldrb	r4, [r6, #4]
 218:	add	r0, r0, r5
 21c:	add	r0, r0, r3
 220:	add	r3, r3, r9
 224:	add	r0, r0, r3
 228:	add	r3, r3, r4
 22c:	ldrb	r4, [r6, #5]
 230:	add	r0, r0, r3
 234:	add	r3, r3, r4
 238:	ldrb	r4, [r6, #6]
 23c:	add	r0, r0, r3
 240:	add	r3, r3, r4
 244:	ldrb	r4, [r6, #7]
 248:	add	r0, r0, r3
 24c:	add	r3, r3, r4
 250:	ldrb	r4, [r6, #8]
 254:	add	r0, r0, r3
 258:	add	r3, r3, r4
 25c:	ldrb	r4, [r6, #9]
 260:	add	r0, r0, r3
 264:	add	r3, r3, r4
 268:	ldrb	r4, [r6, #10]
 26c:	add	r0, r0, r3
 270:	add	r3, r3, r4
 274:	ldrb	r4, [r6, #11]
 278:	add	r0, r0, r3
 27c:	add	r3, r3, r4
 280:	ldrb	r4, [r6, #12]
 284:	add	r0, r0, r3
 288:	add	r3, r3, r4
 28c:	ldrb	r4, [r6, #13]
 290:	add	r0, r0, r3
 294:	add	r3, r3, r4
 298:	ldrb	r4, [r6, #14]
 29c:	add	r0, r0, r3
 2a0:	add	r3, r3, r4
 2a4:	ldrb	r4, [r6, #15]
 2a8:	add	r6, r6, #16
 2ac:	add	r0, r0, r3
 2b0:	add	r3, r3, r4
 2b4:	add	r0, r0, r3
 2b8:	bhi	1ec <coda_adler32+0x1ec>
 2bc:	subs	r2, lr, r8
 2c0:	beq	2dc <coda_adler32+0x2dc>
 2c4:	add	r1, r1, ip
 2c8:	ldrb	r7, [r1], #1
 2cc:	subs	r2, r2, #1
 2d0:	add	r3, r3, r7
 2d4:	add	r0, r3, r0
 2d8:	bne	2c8 <coda_adler32+0x2c8>
 2dc:	movw	r1, #32881	; 0x8071
 2e0:	movt	r1, #32775	; 0x8007
 2e4:	umull	r2, r7, r0, r1
 2e8:	lsr	r2, r7, #15
 2ec:	movw	r7, #65521	; 0xfff1
 2f0:	mls	r0, r2, r7, r0
 2f4:	umull	r1, r2, r3, r1
 2f8:	lsr	r1, r2, #15
 2fc:	mls	r3, r1, r7, r3
 300:	orr	r0, r3, r0, lsl #16
 304:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}

00000308 <coda_adler32_combine>:
 308:	cmp	r2, #0
 30c:	mvnlt	r0, #0
 310:	bxlt	lr
 314:	push	{r4, r5, r6, sl, fp, lr}
 318:	add	fp, sp, #16
 31c:	movw	ip, #32881	; 0x8071
 320:	uxth	r6, r0
 324:	lsr	r0, r0, #16
 328:	movt	ip, #32775	; 0x8007
 32c:	add	r0, r0, r1, lsr #16
 330:	umull	r3, lr, r2, ip
 334:	lsr	r3, lr, #15
 338:	movw	lr, #65521	; 0xfff1
 33c:	mls	r2, r3, lr, r2
 340:	add	r0, r0, lr
 344:	mul	r4, r2, r6
 348:	sub	r0, r0, r2
 34c:	movw	r2, #30
 350:	umull	r3, r5, r4, ip
 354:	movt	r2, #65534	; 0xfffe
 358:	lsr	r3, r5, #15
 35c:	movw	r5, #65520	; 0xfff0
 360:	mls	r3, r3, lr, r4
 364:	add	r0, r0, r3
 368:	movw	r3, #65505	; 0xffe1
 36c:	movt	r3, #1
 370:	cmp	r0, r3
 374:	addhi	r0, r0, r2
 378:	mov	r2, #983040	; 0xf0000
 37c:	lsl	r3, r0, #16
 380:	cmp	r0, r5
 384:	addhi	r3, r2, r0, lsl #16
 388:	uxtah	r0, r6, r1
 38c:	add	r1, r0, r5
 390:	cmp	r1, r5
 394:	subhi	r1, r0, #1
 398:	cmp	r1, r5
 39c:	subhi	r1, r1, lr
 3a0:	orr	r0, r3, r1
 3a4:	pop	{r4, r5, r6, sl, fp, pc}

000003a8 <coda_adler32_combine64>:
 3a8:	cmp	r2, #0
 3ac:	mvnlt	r0, #0
 3b0:	bxlt	lr
 3b4:	push	{r4, r5, r6, sl, fp, lr}
 3b8:	add	fp, sp, #16
 3bc:	movw	ip, #32881	; 0x8071
 3c0:	uxth	r6, r0
 3c4:	lsr	r0, r0, #16
 3c8:	movt	ip, #32775	; 0x8007
 3cc:	add	r0, r0, r1, lsr #16
 3d0:	umull	r3, lr, r2, ip
 3d4:	lsr	r3, lr, #15
 3d8:	movw	lr, #65521	; 0xfff1
 3dc:	mls	r2, r3, lr, r2
 3e0:	add	r0, r0, lr
 3e4:	mul	r4, r2, r6
 3e8:	sub	r0, r0, r2
 3ec:	movw	r2, #30
 3f0:	umull	r3, r5, r4, ip
 3f4:	movt	r2, #65534	; 0xfffe
 3f8:	lsr	r3, r5, #15
 3fc:	movw	r5, #65520	; 0xfff0
 400:	mls	r3, r3, lr, r4
 404:	add	r0, r0, r3
 408:	movw	r3, #65505	; 0xffe1
 40c:	movt	r3, #1
 410:	cmp	r0, r3
 414:	addhi	r0, r0, r2
 418:	mov	r2, #983040	; 0xf0000
 41c:	lsl	r3, r0, #16
 420:	cmp	r0, r5
 424:	addhi	r3, r2, r0, lsl #16
 428:	uxtah	r0, r6, r1
 42c:	add	r1, r0, r5
 430:	cmp	r1, r5
 434:	subhi	r1, r0, #1
 438:	cmp	r1, r5
 43c:	subhi	r1, r1, lr
 440:	orr	r0, r3, r1
 444:	pop	{r4, r5, r6, sl, fp, pc}
