// Seed: 1651654233
module module_0 #(
    parameter id_6 = 32'd29
) (
    input wire id_0,
    output supply0 id_1,
    output wor id_2,
    input tri0 id_3,
    input tri1 id_4
);
  wire _id_6;
  always @(1);
  assign module_1.id_5 = 0;
  wire [id_6 : -1] id_7;
endmodule
module module_1 #(
    parameter id_3 = 32'd60
) (
    input  tri0 id_0,
    input  wire id_1,
    output wor  id_2,
    input  tri1 _id_3,
    output tri0 id_4,
    output tri1 id_5
);
  wire [id_3 : -1] id_7;
  assign id_4 = id_7;
  wire id_8;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_5,
      id_0,
      id_1
  );
endmodule
