_svd: ../svd/stm32f0x0.svd

ADC:
  _include:
    - patches/adc/f0_cfgr2_ckmode.yaml
    - patches/adc/f0_fixes.yaml
    - fields/adc/adc_aditf4_v1_1.yaml
    - collect/adc/f0_l0.yaml
  CCR:
    _delete:
      - VBATEN
  CFGR1:
    EXTSEL:
      TIM1_TRGO: [0, Timer 1 TRGO Event]
      TIM1_CC4: [1, Timer 1 CC4 event]
      TIM3_TRGO: [3, Timer 3 TRGO event]
      TIM15_TRGO: [4, Timer 15 TRGO event]

IWDG:
  _include:
    - patches/16bit.yaml
    - fields/iwdg/iwdg_with_WINR.yaml

RCC:
  AHBENR:
    _add:
      IOPDEN:
        description: I/O port D clock enable
        bitOffset: 20
        bitWidth: 1
  CFGR:
    _modify:
      PLLSRC:
        bitOffset: 16
        bitWidth: 1

SPI1:
  SR:
    _delete:
      - CHSIDE
      - UDR
  _include:
    - patches/16bit.yaml
    - patches/spi/dr8.yaml
    - patches/spi/rename_dff_tifrfe.yaml
    - fields/spi/spi_v2_without_UDR_CHSIDE.yaml

SYSCFG:
  _include:
    - patches/syscfg/f0.yaml
    - fields/syscfg/syscfg_f0.yaml
    - fields/exti/derive.yaml

  EXTICR1:
    EXTI0:
      PA: [0, Select PAx as the source input for the EXTIx external interrupt]
      PB: [1, Select PBx as the source input for the EXTIx external interrupt]
      PC: [2, Select PCx as the source input for the EXTIx external interrupt]
      PD: [3, Select PDx as the source input for the EXTIx external interrupt]
      PF: [5, Select PFx as the source input for the EXTIx external interrupt]

TIM1[456]:
  _include: fields/tim/tim_16bit.yaml

"TIM[1]":
  _include: patches/tim/icpsc.yaml

TIM*:
  _include:
    - fields/tim/basic.yaml

"TIM[34]":
  _include:
    - patches/tim/tim_ch_16bit_l.yaml
    - fields/tim/tim_16bit.yaml

"TIM[1-58]":
  _include:
    - fields/tim/tim_gp1.yaml
    - fields/tim/generic.yaml
    - fields/tim/tim_mms_ts_sms.yaml

"TIM[1-58-9],TIM??":
  _include:
    - fields/tim/tim_ckd.yaml

TIM16:
  _include: fields/tim/tim16.yaml

"TIM[67]":
  _include: fields/tim/tim6.yaml

"TIM[18]":
  _include: fields/tim/tim_advanced.yaml

"TIM[1-589],TIM??":
  _include: fields/tim/v1/ccm.yaml

"TIM[1-589],TIM1[0-79],TIM2?":
  _include: collect/tim/ccr.yaml

"TIM[18],TIM20":
  _include: collect/tim/ccr_advanced.yaml

WWDG:
  _include:
    - patches/16bit.yaml
    - fields/wwdg/wwdg.yaml

_include:
  - patches/rcc/rename_CIR_HSI14RDYIE_field.yaml
  - patches/i2c/merge_CR2_SADDx_fields.yaml
  - patches/i2c/merge_OAR1_OA1x_fields.yaml
  - patches/rcc/f0_no_hdmi_cec.yaml
  - patches/rcc/f0_v18pwrrstf.yaml
  - patches/rcc/f0_usart3.yaml
  - patches/rcc/f0_usart6.yaml
  - patches/dma/f0_dmaen.yaml
  - patches/rcc/f0_usben.yaml
  - patches/rcc/f0_hsi48cal.yaml
  - patches/usart/merge_CR2_ADDx_fields.yaml
  - patches/usart/rename_CR1_M0_field.yaml
  - patches/usart/merge_BRR_fields.yaml
  - patches/tim/group.yaml
  - fields/gpio/v2/common.yaml
  - fields/gpio/gpio_with_brr.yaml
  - collect/gpio/v2.yaml
  - fields/crc/crc_advanced.yaml
  - fields/crc/crc_idr_8bit.yaml
  - fields/pwr/pwr_v1.yaml
  - fields/exti/exti.yaml
  - fields/rcc/rcc_f0x0.yaml
  - fields/dma/dma_v1.yaml
  - collect/dma/v1.yaml
  - fields/i2c/i2c_v2.yaml
  - fields/usart/usart_v2B1.yaml
  - collect/rtc/bkpr.yaml
  - fields/usb/usb_with_LPM.yaml
  - patches/flash/f0_ram_parity_check.yaml
  - fields/flash/flash_f0.yaml
  - patches/nvic/2_prio_bits.yaml
  - patches/crc/f0_init_addr_fix.yaml
