// Seed: 3522341032
module module_0 ();
  wire id_2;
  assign id_1 = id_1;
  bit id_3, id_4 = id_4;
  always begin : LABEL_0
    @(posedge -1) @(posedge -1) id_3 <= id_4 && {1};
  end
  wire id_5;
  assign id_1 = id_2;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  assign id_1 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  parameter id_2 = id_1;
  module_0 modCall_1 ();
  localparam id_3 = -1;
  wire id_4;
endmodule
