
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 158975                       # Simulator instruction rate (inst/s)
host_mem_usage                              201492732                       # Number of bytes of host memory used
host_op_rate                                   186307                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 35096.10                       # Real time elapsed on the host
host_tick_rate                               28972090                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5579401672                       # Number of instructions simulated
sim_ops                                    6538644213                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.016807                       # Number of seconds simulated
sim_ticks                                1016807431352                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   111                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1822407                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3644657                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     95.717080                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       342738782                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    358074841                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1778590                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    528880051                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     12426538                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     12736453                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       309915                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       721284010                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        79099913                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          136                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        1322734218                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       1304483884                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1777341                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          706643104                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     262967897                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     16368817                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     88164734                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   3579401671                       # Number of instructions committed
system.switch_cpus.commit.committedOps     4181158488                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2426821207                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.722895                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.653936                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1370572578     56.48%     56.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    229071451      9.44%     65.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    263168436     10.84%     76.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     51470177      2.12%     78.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    156889754      6.46%     85.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     41832875      1.72%     87.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     25063206      1.03%     88.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     25784833      1.06%     89.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    262967897     10.84%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2426821207                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     77481764                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        3586472953                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             746417702                       # Number of loads committed
system.switch_cpus.commit.membars            18187262                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   2585089167     61.83%     61.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    209255035      5.00%     66.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     66.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     30237110      0.72%     67.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     20006133      0.48%     68.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt      8231459      0.20%     68.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     27280900      0.65%     68.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     32827485      0.79%     69.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      4592448      0.11%     69.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     28474959      0.68%     70.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     70.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     70.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     70.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1818667      0.04%     70.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    746417702     17.85%     88.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    486927423     11.65%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   4181158488                       # Class of committed instruction
system.switch_cpus.commit.refs             1233345125                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         251856737                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          3579401671                       # Number of Instructions Simulated
system.switch_cpus.committedOps            4181158488                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.681228                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.681228                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1512300198                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1275                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    342056512                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     4287292975                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        238699520                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         555843511                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1833077                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          4973                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     129709336                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           721284010                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         428783932                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2006375374                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        367642                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             3697428101                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          108                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         3668652                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.295804                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    430175793                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    434265233                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.516342                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2438385651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.767133                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.886389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1605275298     65.83%     65.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        128986118      5.29%     71.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         49815363      2.04%     73.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         83510795      3.42%     76.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         58917029      2.42%     79.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         64877446      2.66%     81.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6        135410897      5.55%     87.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         35460850      1.45%     88.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        276131855     11.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2438385651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1474                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      2080146                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        713311502                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.741761                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1267474462                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          489991882                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       130510931                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     760366235                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     16426142                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        60709                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    492289589                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   4269304650                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     777482580                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2793484                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    4247087935                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         774051                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      52517881                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1833077                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      54719312                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        70399                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads    207866728                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1501                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        81527                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     17716733                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     13948533                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      5362166                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        81527                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1028179                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1051967                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        4272218332                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            4227836370                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.581427                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2483981593                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.733866                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             4228274202                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       5081308848                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      3006808598                       # number of integer regfile writes
system.switch_cpus.ipc                       1.467938                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.467938                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2607658504     61.36%     61.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    209288635      4.92%     66.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     32067175      0.75%     67.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     20006679      0.47%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      8666459      0.20%     67.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     28166218      0.66%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     32827491      0.77%     69.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      5497484      0.13%     69.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     35203791      0.83%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1818667      0.04%     70.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     70.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     70.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc          111      0.00%     70.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     70.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     70.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     70.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     70.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     70.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     70.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     70.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     70.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     70.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    777566646     18.30%     88.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    491113559     11.56%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     4249881419                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            73580306                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017313                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         8924680     12.13%     12.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        3618861      4.92%     17.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     17.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     17.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     17.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            54      0.00%     17.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      2722509      3.70%     20.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      2120856      2.88%     23.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             3      0.00%     23.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc       895513      1.22%     24.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     24.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     24.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     24.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     24.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     24.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     24.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     24.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     24.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     24.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     24.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     24.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     24.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     24.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     24.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     24.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     24.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     24.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     24.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     24.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     24.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     24.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     24.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     24.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     24.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     24.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     24.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     24.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     24.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     24.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     24.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     24.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     24.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     24.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       26198214     35.60%     60.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      29099616     39.55%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     4027658036                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  10430557766                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   3955016300                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   4000842966                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         4252878507                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        4249881419                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     16426143                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     88146162                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         5981                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        57326                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    175308599                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2438385651                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.742908                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.161961                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1099990893     45.11%     45.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    365359850     14.98%     60.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    262558036     10.77%     70.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    175290658      7.19%     78.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    177764716      7.29%     85.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    153599064      6.30%     91.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    111896639      4.59%     96.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     52306855      2.15%     98.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     39618940      1.62%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2438385651                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.742907                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      295803689                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    581177010                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    272820070                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    356689251                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     33394487                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     35798379                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    760366235                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    492289589                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      4746198027                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      188650363                       # number of misc regfile writes
system.switch_cpus.numCycles               2438387125                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       234743915                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    4636060002                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       92836808                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        294152362                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      255671844                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents      19307761                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    7596480795                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     4275763655                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   4756701131                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         626144852                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       28194992                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1833077                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     430967934                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        120641129                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   5081683890                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    850543502                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     24801893                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         717487729                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     16426157                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    403948079                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           6433175089                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          8550227233                       # The number of ROB writes
system.switch_cpus.timesIdled                      18                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        332826407                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       211350113                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests        40403                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11032430                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          277                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22064860                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            277                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1811822                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       482721                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1339529                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10585                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10585                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1811822                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      2729824                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      2737240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5467064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5467064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    147234560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    147821824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    295056384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               295056384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1822407                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1822407    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1822407                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4617280546                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4640987965                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        17292459246                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10944397                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5678865                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           48                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7176042                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            88033                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           88033                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            48                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10944349                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          144                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     33097146                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33097290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        12288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2077251328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2077263616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1822525                       # Total snoops (count)
system.tol2bus.snoopTraffic                  61788288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12854955                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003165                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.056165                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               12814275     99.68%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  40680      0.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12854955                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        17868294876                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23002516470                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            100080                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    116474880                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         116477696                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     30756864                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       30756864                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       909960                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             909982                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       240288                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            240288                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    114549596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            114552365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      30248465                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            30248465                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      30248465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    114549596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           144800830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    480576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1817660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000785529558                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        26929                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        26929                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            3208458                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            454019                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     909982                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    240288                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1819964                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  480576                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  2260                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           110560                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           113295                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           115181                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           108048                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           118361                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           124573                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           123092                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           116166                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           119801                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           114352                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          110971                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          120561                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          119838                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          103462                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          102149                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           97294                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            34098                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            34870                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            31153                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            25470                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            32622                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            36188                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            30012                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            27272                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            28564                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            26840                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           27030                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           33918                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           33064                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           27798                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           26090                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           25560                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.08                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.13                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 45537671910                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                9088520000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            79619621910                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    25052.30                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               43802.30                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  919099                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 236211                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.56                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               49.15                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1819964                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              480576                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 866324                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 866324                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  42410                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  42334                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    161                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                    151                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 23391                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 24104                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 26832                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 26909                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 26937                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 26938                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 26941                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 26937                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 26941                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 26961                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 26990                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 27088                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 27191                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 27470                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 27339                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 26940                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 26930                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 26930                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   789                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1142943                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   128.692500                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   126.683879                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    25.326714                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        44954      3.93%      3.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1073518     93.93%     97.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        22644      1.98%     99.84% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         1623      0.14%     99.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639          161      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767           20      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           18      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1142943                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        26929                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     67.498756                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    64.003600                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    21.846338                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15             5      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23           76      0.28%      0.30% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31          492      1.83%      2.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         1443      5.36%      7.49% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         2714     10.08%     17.56% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         3544     13.16%     30.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         4103     15.24%     45.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         3910     14.52%     60.48% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         3345     12.42%     72.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         2507      9.31%     82.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         1778      6.60%     88.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103         1235      4.59%     93.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111          788      2.93%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119          416      1.54%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127          269      1.00%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135          147      0.55%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143           84      0.31%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151           36      0.13%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159           18      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-167           11      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::168-175            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-183            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::184-191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::200-207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        26929                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        26929                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.845037                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.828982                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.746858                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            2812     10.44%     10.44% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             693      2.57%     13.02% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           22025     81.79%     94.80% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             691      2.57%     97.37% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             680      2.53%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              19      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               9      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        26929                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             116333056                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 144640                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               30755136                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              116477696                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            30756864                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      114.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       30.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   114.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    30.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.13                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.89                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.24                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1016803639761                       # Total gap between requests
system.mem_ctrls0.avgGap                    883969.54                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    116330240                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     30755136                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2769.452615285964                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 114407346.379561051726                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 30246765.564160339534                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      1819920                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       480576                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1710000                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  79617911910                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 23510400110958                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     38863.64                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     43748.03                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  48921294.68                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   50.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3992552340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          2122091895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         6343375920                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1194670080                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    256194391080                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    174711381600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      524824300515                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       516.149159                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 451690735303                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 531163296049                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          4168060680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          2215376790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         6635030640                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1313795700                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    260303142030                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    171251180640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      526152424080                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       517.455329                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 442676998049                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 540177033303                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    116787200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         116790400                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     31031424                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       31031424                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       912400                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             912425                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       242433                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            242433                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         3147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    114856753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            114859900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         3147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            3147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      30518487                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            30518487                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      30518487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         3147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    114856753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           145378387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    484866.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1822657.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000781293266                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        27173                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        27173                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            3217556                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            458076                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     912425                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    242433                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1824850                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  484866                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  2143                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           106989                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           117427                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           112775                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           107996                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           116971                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           125607                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           124594                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           115850                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           117337                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           117575                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          113894                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          120736                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          118029                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          108360                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          101376                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           97191                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            32812                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            35576                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            31594                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            25718                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            33302                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            36990                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            31078                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            26642                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            28833                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            26266                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           27992                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           34288                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           33562                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           28754                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           25604                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           25830                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.08                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.11                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 45734184850                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                9113535000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            79909941100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    25091.35                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               43841.35                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  921586                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 238212                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.56                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               49.13                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1824850                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              484866                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 868854                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 868792                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  42445                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  42391                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    111                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    110                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 23517                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 24290                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 27059                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 27147                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 27184                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 27188                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 27187                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 27184                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 27180                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 27196                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 27248                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 27333                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 27418                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 27717                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 27592                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 27188                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 27173                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 27173                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   867                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1147749                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   128.671812                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   126.661298                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    25.288479                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        45396      3.96%      3.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1077777     93.90%     97.86% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        22769      1.98%     99.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         1600      0.14%     99.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639          170      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           14      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           14      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1147749                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        27173                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     67.076399                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    63.568603                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    21.873700                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15             6      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23           76      0.28%      0.30% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31          543      2.00%      2.30% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         1435      5.28%      7.58% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         2721     10.01%     17.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         3863     14.22%     31.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         4157     15.30%     47.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         3940     14.50%     61.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         3224     11.86%     73.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         2423      8.92%     82.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95         1809      6.66%     89.05% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103         1281      4.71%     93.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111          694      2.55%     96.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119          447      1.65%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127          240      0.88%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135          154      0.57%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143           74      0.27%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151           47      0.17%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159           15      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-167           10      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::168-175           10      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-183            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::184-191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::240-247            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        27173                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        27173                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.842748                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.826460                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.752567                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            2856     10.51%     10.51% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             775      2.85%     13.36% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           22098     81.32%     94.69% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             716      2.63%     97.32% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             697      2.57%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              21      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               9      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        27173                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             116653248                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 137152                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               31029824                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              116790400                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            31031424                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      114.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       30.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   114.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    30.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.13                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.90                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.24                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1016806896948                       # Total gap between requests
system.mem_ctrls1.avgGap                    880460.54                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    116650048                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     31029824                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 3147.105244643141                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 114721868.077710688114                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 30516913.078360509127                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      1824800                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       484866                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      2196656                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  79907744444                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 23515622902406                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     43933.12                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     43789.86                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  48499220.20                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   50.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          4021840620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          2137655190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         6386715720                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1206493380                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    256519768740                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    174437283360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      524975594610                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       516.297952                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 450974903129                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 531879128223                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          4173094380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          2218052265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         6627412260                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1324376640                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    260029230810                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    171482034720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      526120038675                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       517.423479                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 443275550809                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 539578480543                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      9210022                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9210023                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      9210022                       # number of overall hits
system.l2.overall_hits::total                 9210023                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           47                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1822360                       # number of demand (read+write) misses
system.l2.demand_misses::total                1822407                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           47                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1822360                       # number of overall misses
system.l2.overall_misses::total               1822407                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4390176                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 174348787119                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     174353177295                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4390176                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 174348787119                       # number of overall miss cycles
system.l2.overall_miss_latency::total    174353177295                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           48                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     11032382                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11032430                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           48                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     11032382                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11032430                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.979167                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.165183                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.165186                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.979167                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.165183                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.165186                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        93408                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 95671.978708                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95671.920320                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        93408                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 95671.978708                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95671.920320                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              482721                       # number of writebacks
system.l2.writebacks::total                    482721                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           47                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1822360                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1822407                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           47                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1822360                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1822407                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3988397                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 158765356721                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 158769345118                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3988397                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 158765356721                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 158769345118                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.979167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.165183                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.165186                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.979167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.165183                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.165186                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 84859.510638                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 87120.742730                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87120.684412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 84859.510638                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 87120.742730                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87120.684412                       # average overall mshr miss latency
system.l2.replacements                        1822525                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5196144                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5196144                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5196144                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5196144                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           48                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               48                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           48                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           48                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        77448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 77448                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        10585                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10585                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    978801999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     978801999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        88033                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             88033                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.120239                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.120239                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 92470.665942                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92470.665942                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        10585                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10585                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    888271633                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    888271633                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.120239                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.120239                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 83917.962494                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83917.962494                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           47                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               47                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4390176                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4390176                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           48                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             48                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.979167                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.979167                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        93408                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        93408                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           47                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           47                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3988397                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3988397                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.979167                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.979167                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 84859.510638                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84859.510638                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      9132574                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9132574                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1811775                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1811775                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 173369985120                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 173369985120                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     10944349                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10944349                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.165544                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.165544                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 95690.681856                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95690.681856                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1811775                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1811775                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 157877085088                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 157877085088                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.165544                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.165544                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 87139.454451                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87139.454451                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                    30082016                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1830717                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.431822                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.771422                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       833.382513                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.182938                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7354.663128                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000460                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.101731                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.897786                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          197                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1960                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4681                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1336                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 354213837                       # Number of tag accesses
system.l2.tags.data_accesses                354213837                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    983192568648                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1016807431352                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000289291                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    428783853                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2429073144                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000289291                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    428783853                       # number of overall hits
system.cpu.icache.overall_hits::total      2429073144                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          930                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           78                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1008                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          930                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           78                       # number of overall misses
system.cpu.icache.overall_misses::total          1008                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6370092                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6370092                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6370092                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6370092                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000290221                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    428783931                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2429074152                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000290221                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    428783931                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2429074152                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 81667.846154                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6319.535714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 81667.846154                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6319.535714                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          196                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           49                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          354                       # number of writebacks
system.cpu.icache.writebacks::total               354                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           30                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           30                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           48                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           48                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4463568                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4463568                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4463568                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4463568                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        92991                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        92991                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        92991                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        92991                       # average overall mshr miss latency
system.cpu.icache.replacements                    354                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000289291                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    428783853                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2429073144                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          930                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           78                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1008                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6370092                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6370092                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000290221                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    428783931                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2429074152                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 81667.846154                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6319.535714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           30                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           48                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4463568                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4463568                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        92991                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        92991                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.934721                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2429074122                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               978                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2483715.871166                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   600.073878                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    23.860843                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.961657                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.038239                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999895                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       94733892906                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      94733892906                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    666222021                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    974665200                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1640887221                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    666222021                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    974665200                       # number of overall hits
system.cpu.dcache.overall_hits::total      1640887221                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5609662                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     35316300                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       40925962                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5609662                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     35316300                       # number of overall misses
system.cpu.dcache.overall_misses::total      40925962                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1097283241457                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1097283241457                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1097283241457                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1097283241457                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    671831683                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1009981500                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1681813183                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    671831683                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1009981500                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1681813183                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008350                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.034967                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024334                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008350                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.034967                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024334                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 31070.164243                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26811.422086                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 31070.164243                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26811.422086                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       797989                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1532                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             83449                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              14                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.562595                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   109.428571                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8597498                       # number of writebacks
system.cpu.dcache.writebacks::total           8597498                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     24291005                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     24291005                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     24291005                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     24291005                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     11025295                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     11025295                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     11025295                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     11025295                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 270802270308                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 270802270308                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 270802270308                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 270802270308                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010916                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006556                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010916                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006556                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 24561.906988                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24561.906988                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 24561.906988                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24561.906988                       # average overall mshr miss latency
system.cpu.dcache.replacements               16646722                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    402277453                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    504300801                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       906578254                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5247261                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     35120570                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      40367831                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1089250186503                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1089250186503                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    407524714                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    539421371                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    946946085                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012876                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.065108                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.042629                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 31014.593058                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26983.123926                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     24183308                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     24183308                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     10937262                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     10937262                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 269008281264                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 269008281264                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.020276                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011550                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 24595.578058                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24595.578058                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    263944568                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    470364399                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      734308967                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       362401                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       195730                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       558131                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   8033054954                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8033054954                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    264306969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    470560129                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    734867098                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001371                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000416                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000759                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 41041.511031                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14392.776882                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       107697                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       107697                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        88033                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        88033                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1793989044                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1793989044                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000187                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000120                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 20378.597162                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20378.597162                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      5927808                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     16354765                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     22282573                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         4934                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data        14199                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        19133                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data    148996185                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    148996185                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      5932742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     16368964                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     22301706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000832                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000867                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000858                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 10493.428058                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  7787.392725                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data         7112                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         7112                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data         7087                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         7087                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     70953384                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     70953384                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000433                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000318                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10011.765768                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10011.765768                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      5932742                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     16368706                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     22301448                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      5932742                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     16368706                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     22301448                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999314                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1702118220                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          16646978                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            102.247881                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.916886                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   128.082428                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.499675                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.500322                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       55261969762                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      55261969762                       # Number of data accesses

---------- End Simulation Statistics   ----------
