@W: MT530 :"c:\users\waierdg\desktop\turret_servos\hdl\busapb3.v":140:0:140:5|Found inferred clock BUS_INTERFACE|PCLK which controls 136 sequential elements including b1.PB_cnt[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
