#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar 24 19:56:25 2025
# Process ID: 3404
# Current directory: C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/level_C/level_C/level_C.runs/design_1_proc_sys_reset_0_0_synth_1
# Command line: vivado.exe -log design_1_proc_sys_reset_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_proc_sys_reset_0_0.tcl
# Log file: C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/level_C/level_C/level_C.runs/design_1_proc_sys_reset_0_0_synth_1/design_1_proc_sys_reset_0_0.vds
# Journal file: C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/level_C/level_C/level_C.runs/design_1_proc_sys_reset_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_proc_sys_reset_0_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_proc_sys_reset_0_0, cache-ID = d1e481be7f0bf14c.
INFO: [Common 17-206] Exiting Vivado at Mon Mar 24 19:56:30 2025...
