{@BATCH|Board1|Rev|3286|1||Grading|210729150019|Grader|Cisco-28|testplan_bdg|i3070 09.10p WN(full)
{@BTEST|Digital Incircuit Quality|00|210729150019|000036|0|all||n|1|210729150055||1
{@BLOCK|pwr_check|00
{@A-MEA|0|+3.303829E+00|P3V3_STBY{@LIM2|+3.564000E+00|+3.036000E+00}}
{@A-MEA|0|+1.208399E+01|P12V{@LIM2|+1.260000E+01|+1.140000E+01}}
{@A-MEA|0|+3.331101E+00|P3_3VA{@LIM2|+3.564000E+00|+3.036000E+00}}
{@A-MEA|0|+1.803540E+00|P1V8_FPGA{@LIM2|+1.944000E+00|+1.656000E+00}}
{@A-MEA|0|+5.083937E+00|P5V{@LIM2|+5.250000E+00|+4.750000E+00}}
{@A-MEA|0|+3.309909E+00|P3_3V{@LIM2|+3.564000E+00|+3.036000E+00}}
{@A-MEA|0|+1.824905E+00|P1_8V{@LIM2|+1.944000E+00|+1.656000E+00}}
{@A-MEA|0|+1.807882E+00|PWR_SA_P1V8_PVOUT{@LIM2|+1.944000E+00|+1.656000E+00}}
{@A-MEA|0|+1.209946E+00|PWR_SA_AVDD12{@LIM2|+1.296000E+00|+1.104000E+00}}
{@A-MEA|0|+3.355940E+00|PWR_P3V3_Q2{@LIM2|+3.564000E+00|+3.036000E+00}}
{@A-MEA|0|+3.357156E+00|PWR_P3V3_Q1{@LIM2|+3.564000E+00|+3.036000E+00}}
{@A-MEA|0|+8.587021E-01|PWR_VDD_RT{@LIM2|+9.180000E-01|+7.820000E-01}}
{@A-MEA|0|+1.161536E+00|PWR_AVDD_RT{@LIM2|+1.242000E+00|+1.058000E+00}}
{@A-MEA|0|+8.611335E-01|PWR_AVDDH_RT{@LIM2|+9.180000E-01|+7.820000E-01}}
{@A-MEA|0|+5.091986E+00|P5V_BCN{@LIM2|+5.250000E+00|+4.750000E+00}}
{@A-MEA|0|+2.502959E+00|P2_5VA{@LIM2|+2.700000E+00|+2.300000E+00}}
{@A-MEA|0|+1.107614E+00|P1_1VA{@LIM2|+1.210000E+00|+9.900000E-01}}
{@A-MEA|0|+1.006323E+00|PWR_SA_AVDD10{@LIM2|+1.080000E+00|+9.200000E-01}}
{@A-MEA|0|+8.128549E-01|PWR_SA_AVDD08{@LIM2|+8.640000E-01|+7.360000E-01}}
{@A-MEA|0|+7.665916E-01|PWR_SA_DVDD{@LIM2|+8.262000E-01|+7.038000E-01}}
}
{@D-T|0|384||0|u24
}
{@D-T|0|384||0|u25
}
{@D-T|0|384||0|u29
}
{@D-T|0|384||0|u30
}
{@D-T|0|384||0|u31
}
{@D-T|0|384||0|u34
}
{@D-T|0|384||0|u26
}
{@D-T|0|384||0|u96
}
{@D-T|0|384||0|u119
}
{@D-T|0|384||0|u27
}
{@D-T|0|384||0|u64
}
{@D-T|0|384||0|u1_q3v3r
}
{@D-T|0|384||0|u1_qa
}
{@D-T|0|384||0|u1_qd
}
{@D-T|0|384||0|u1_rr
}
{@D-T|0|384||0|u2_sa
}
{@D-T|0|384||0|u11
}
{@D-T|0|384||0|u13_im
}
{@D-T|0|384||0|u14
}
{@D-T|0|384||0|u16
}
{@D-T|0|384||0|u8
}
{@D-T|0|384||0|u10
}
{@D-T|0|384||0|u39
}
{@D-T|0|384||0|u17
}
{@D-T|0|384||0|u21
}
{@D-T|0|384||0|u37
}
{@D-T|0|384||0|u40
}
{@D-T|0|384||0|u57
}
{@D-T|0|384||0|u69
}
{@D-T|0|384||0|u7
}
{@D-T|0|384||0|u6
}
{@D-T|0|384||0|u1
}
{@D-T|0|384||0|u2
}
{@D-T|0|384||0|u20
}
}{@BTEST|Digital Incircuit Quality|00|210729150055|000037|0|all||n|2|210729150132||1
{@BLOCK|pwr_check|00
{@A-MEA|0|+3.303829E+00|P3V3_STBY}
{@A-MEA|0|+5.081173E+00|P5V_BCN}
{@A-MEA|0|+1.208260E+01|P12V}
{@A-MEA|0|+3.331622E+00|P3_3VA}
{@A-MEA|0|+1.803800E+00|P1V8_FPGA}
{@A-MEA|0|+5.083763E+00|P5V}
{@A-MEA|0|+3.310256E+00|P3_3V}
{@A-MEA|0|+1.825078E+00|P1_8V}
{@A-MEA|0|+1.807969E+00|PWR_SA_P1V8_PVOUT}
{@A-MEA|0|+1.210076E+00|PWR_SA_AVDD12}
{@A-MEA|0|+3.356809E+00|PWR_P3V3_Q2}
{@A-MEA|0|+3.357851E+00|PWR_P3V3_Q1}
{@A-MEA|0|+8.593968E-01|PWR_VDD_RT}
{@A-MEA|0|+1.161927E+00|PWR_AVDD_RT}
{@A-MEA|0|+8.610900E-01|PWR_AVDDH_RT}
{@A-MEA|0|+2.502959E+00|P2_5VA}
{@A-MEA|0|+1.107832E+00|P1_1VA}
{@A-MEA|0|+1.006498E+00|PWR_SA_AVDD10}
{@A-MEA|0|+8.127677E-01|PWR_SA_AVDD08}
{@A-MEA|0|+7.668969E-01|PWR_SA_DVDD}
}
{@D-T|0|384||0|u24
}
{@D-T|0|384||0|u25
}
{@D-T|0|384||0|u29
}
{@D-T|0|384||0|u30
}
{@D-T|0|384||0|u31
}
{@D-T|0|384||0|u34
}
{@D-T|0|384||0|u26
}
{@D-T|0|384||0|u96
}
{@D-T|0|384||0|u119
}
{@D-T|0|384||0|u27
}
{@D-T|0|384||0|u64
}
{@D-T|0|384||0|u1_q3v3r
}
{@D-T|0|384||0|u1_qa
}
{@D-T|0|384||0|u1_qd
}
{@D-T|0|384||0|u1_rr
}
{@D-T|0|384||0|u2_sa
}
{@D-T|0|384||0|u11
}
{@D-T|0|384||0|u13_im
}
{@D-T|0|384||0|u14
}
{@D-T|0|384||0|u16
}
{@D-T|0|384||0|u8
}
{@D-T|0|384||0|u10
}
{@D-T|0|384||0|u39
}
{@D-T|0|384||0|u17
}
{@D-T|0|384||0|u21
}
{@D-T|0|384||0|u37
}
{@D-T|0|384||0|u40
}
{@D-T|0|384||0|u57
}
{@D-T|0|384||0|u69
}
{@D-T|0|384||0|u7
}
{@D-T|0|384||0|u6
}
{@D-T|0|384||0|u1
}
{@D-T|0|384||0|u2
}
{@D-T|0|384||0|u20
}
}{@BTEST|Digital Incircuit Quality|00|210729150132|000036|0|all||n|3|210729150208||1
{@BLOCK|pwr_check|00
{@A-MEA|0|+3.303829E+00|P3V3_STBY}
{@A-MEA|0|+5.074894E+00|P5V_BCN}
{@A-MEA|0|+1.207982E+01|P12V}
{@A-MEA|0|+3.331448E+00|P3_3VA}
{@A-MEA|0|+1.803974E+00|P1V8_FPGA}
{@A-MEA|0|+5.084284E+00|P5V}
{@A-MEA|0|+3.310083E+00|P3_3V}
{@A-MEA|0|+1.825078E+00|P1_8V}
{@A-MEA|0|+1.807882E+00|PWR_SA_P1V8_PVOUT}
{@A-MEA|0|+1.210163E+00|PWR_SA_AVDD12}
{@A-MEA|0|+3.357156E+00|PWR_P3V3_Q2}
{@A-MEA|0|+3.358025E+00|PWR_P3V3_Q1}
{@A-MEA|0|+8.590060E-01|PWR_VDD_RT}
{@A-MEA|0|+1.161883E+00|PWR_AVDD_RT}
{@A-MEA|0|+8.612203E-01|PWR_AVDDH_RT}
{@A-MEA|0|+2.503046E+00|P2_5VA}
{@A-MEA|0|+1.107788E+00|P1_1VA}
{@A-MEA|0|+1.006846E+00|PWR_SA_AVDD10}
{@A-MEA|0|+8.128113E-01|PWR_SA_AVDD08}
{@A-MEA|0|+7.672021E-01|PWR_SA_DVDD}
}
{@D-T|0|384||0|u24
}
{@D-T|0|384||0|u25
}
{@D-T|0|384||0|u29
}
{@D-T|0|384||0|u30
}
{@D-T|0|384||0|u31
}
{@D-T|0|384||0|u34
}
{@D-T|0|384||0|u26
}
{@D-T|0|384||0|u96
}
{@D-T|0|384||0|u119
}
{@D-T|0|384||0|u27
}
{@D-T|0|384||0|u64
}
{@D-T|0|384||0|u1_q3v3r
}
{@D-T|0|384||0|u1_qa
}
{@D-T|0|384||0|u1_qd
}
{@D-T|0|384||0|u1_rr
}
{@D-T|0|384||0|u2_sa
}
{@D-T|0|384||0|u11
}
{@D-T|0|384||0|u13_im
}
{@D-T|0|384||0|u14
}
{@D-T|0|384||0|u16
}
{@D-T|0|384||0|u8
}
{@D-T|0|384||0|u10
}
{@D-T|0|384||0|u39
}
{@D-T|0|384||0|u17
}
{@D-T|0|384||0|u21
}
{@D-T|0|384||0|u37
}
{@D-T|0|384||0|u40
}
{@D-T|0|384||0|u57
}
{@D-T|0|384||0|u69
}
{@D-T|0|384||0|u7
}
{@D-T|0|384||0|u6
}
{@D-T|0|384||0|u1
}
{@D-T|0|384||0|u2
}
{@D-T|0|384||0|u20
}
}{@BTEST|Digital Incircuit Quality|00|210729150208|000036|0|all||n|4|210729150244||1
{@BLOCK|pwr_check|00
{@A-MEA|0|+3.303829E+00|P3V3_STBY}
{@A-MEA|0|+5.078208E+00|P5V_BCN}
{@A-MEA|0|+1.208121E+01|P12V}
{@A-MEA|0|+3.331448E+00|P3_3VA}
{@A-MEA|0|+1.803974E+00|P1V8_FPGA}
{@A-MEA|0|+5.084110E+00|P5V}
{@A-MEA|0|+3.310256E+00|P3_3V}
{@A-MEA|0|+1.825426E+00|P1_8V}
{@A-MEA|0|+1.807882E+00|PWR_SA_P1V8_PVOUT}
{@A-MEA|0|+1.210163E+00|PWR_SA_AVDD12}
{@A-MEA|0|+3.356809E+00|PWR_P3V3_Q2}
{@A-MEA|0|+3.358198E+00|PWR_P3V3_Q1}
{@A-MEA|0|+8.586153E-01|PWR_VDD_RT}
{@A-MEA|0|+1.161883E+00|PWR_AVDD_RT}
{@A-MEA|0|+8.613505E-01|PWR_AVDDH_RT}
{@A-MEA|0|+2.503046E+00|P2_5VA}
{@A-MEA|0|+1.107832E+00|P1_1VA}
{@A-MEA|0|+1.006846E+00|PWR_SA_AVDD10}
{@A-MEA|0|+8.131165E-01|PWR_SA_AVDD08}
{@A-MEA|0|+7.671585E-01|PWR_SA_DVDD}
}
{@D-T|0|384||0|u24
}
{@D-T|0|384||0|u25
}
{@D-T|0|384||0|u29
}
{@D-T|0|384||0|u30
}
{@D-T|0|384||0|u31
}
{@D-T|0|384||0|u34
}
{@D-T|0|384||0|u26
}
{@D-T|0|384||0|u96
}
{@D-T|0|384||0|u119
}
{@D-T|0|384||0|u27
}
{@D-T|0|384||0|u64
}
{@D-T|0|384||0|u1_q3v3r
}
{@D-T|0|384||0|u1_qa
}
{@D-T|0|384||0|u1_qd
}
{@D-T|0|384||0|u1_rr
}
{@D-T|0|384||0|u2_sa
}
{@D-T|0|384||0|u11
}
{@D-T|0|384||0|u13_im
}
{@D-T|0|384||0|u14
}
{@D-T|0|384||0|u16
}
{@D-T|0|384||0|u8
}
{@D-T|0|384||0|u10
}
{@D-T|0|384||0|u39
}
{@D-T|0|384||0|u17
}
{@D-T|0|384||0|u21
}
{@D-T|0|384||0|u37
}
{@D-T|0|384||0|u40
}
{@D-T|0|384||0|u57
}
{@D-T|0|384||0|u69
}
{@D-T|0|384||0|u7
}
{@D-T|0|384||0|u6
}
{@D-T|0|384||0|u1
}
{@D-T|0|384||0|u2
}
{@D-T|0|384||0|u20
}
}{@BTEST|Digital Incircuit Quality|00|210729150244|000037|0|all||n|5|210729150321||1
{@BLOCK|pwr_check|00
{@A-MEA|0|+3.303656E+00|P3V3_STBY}
{@A-MEA|0|+5.087800E+00|P5V_BCN}
{@A-MEA|0|+1.207843E+01|P12V}
{@A-MEA|0|+3.331796E+00|P3_3VA}
{@A-MEA|0|+1.803974E+00|P1V8_FPGA}
{@A-MEA|0|+5.083763E+00|P5V}
{@A-MEA|0|+3.310430E+00|P3_3V}
{@A-MEA|0|+1.825339E+00|P1_8V}
{@A-MEA|0|+1.807969E+00|PWR_SA_P1V8_PVOUT}
{@A-MEA|0|+1.210206E+00|PWR_SA_AVDD12}
{@A-MEA|0|+3.356982E+00|PWR_P3V3_Q2}
{@A-MEA|0|+3.358198E+00|PWR_P3V3_Q1}
{@A-MEA|0|+8.598744E-01|PWR_VDD_RT}
{@A-MEA|0|+1.161840E+00|PWR_AVDD_RT}
{@A-MEA|0|+8.613071E-01|PWR_AVDDH_RT}
{@A-MEA|0|+2.503046E+00|P2_5VA}
{@A-MEA|0|+1.107963E+00|P1_1VA}
{@A-MEA|0|+1.007108E+00|PWR_SA_AVDD10}
{@A-MEA|0|+8.134217E-01|PWR_SA_AVDD08}
{@A-MEA|0|+7.672893E-01|PWR_SA_DVDD}
}
{@D-T|0|384||0|u24
}
{@D-T|0|384||0|u25
}
{@D-T|0|384||0|u29
}
{@D-T|0|384||0|u30
}
{@D-T|0|384||0|u31
}
{@D-T|0|384||0|u34
}
{@D-T|0|384||0|u26
}
{@D-T|0|384||0|u96
}
{@D-T|0|384||0|u119
}
{@D-T|0|384||0|u27
}
{@D-T|0|384||0|u64
}
{@D-T|0|384||0|u1_q3v3r
}
{@D-T|0|384||0|u1_qa
}
{@D-T|0|384||0|u1_qd
}
{@D-T|0|384||0|u1_rr
}
{@D-T|0|384||0|u2_sa
}
{@D-T|0|384||0|u11
}
{@D-T|0|384||0|u13_im
}
{@D-T|0|384||0|u14
}
{@D-T|0|384||0|u16
}
{@D-T|0|384||0|u8
}
{@D-T|0|384||0|u10
}
{@D-T|0|384||0|u39
}
{@D-T|0|384||0|u17
}
{@D-T|0|384||0|u21
}
{@D-T|0|384||0|u37
}
{@D-T|0|384||0|u40
}
{@D-T|0|384||0|u57
}
{@D-T|0|384||0|u69
}
{@D-T|0|384||0|u7
}
{@D-T|0|384||0|u6
}
{@D-T|0|384||0|u1
}
{@D-T|0|384||0|u2
}
{@D-T|0|384||0|u20
}
}{@BTEST|Digital Incircuit Quality|00|210729150321|000036|0|all||n|6|210729150357||1
{@BLOCK|pwr_check|00
{@A-MEA|0|+3.303656E+00|P3V3_STBY}
{@A-MEA|0|+5.074197E+00|P5V_BCN}
{@A-MEA|0|+1.207566E+01|P12V}
{@A-MEA|0|+3.331969E+00|P3_3VA}
{@A-MEA|0|+1.804147E+00|P1V8_FPGA}
{@A-MEA|0|+5.083763E+00|P5V}
{@A-MEA|0|+3.310256E+00|P3_3V}
{@A-MEA|0|+1.825252E+00|P1_8V}
{@A-MEA|0|+1.807969E+00|PWR_SA_P1V8_PVOUT}
{@A-MEA|0|+1.210120E+00|PWR_SA_AVDD12}
{@A-MEA|0|+3.357851E+00|PWR_P3V3_Q2}
{@A-MEA|0|+3.358893E+00|PWR_P3V3_Q1}
{@A-MEA|0|+8.591797E-01|PWR_VDD_RT}
{@A-MEA|0|+1.162013E+00|PWR_AVDD_RT}
{@A-MEA|0|+8.614374E-01|PWR_AVDDH_RT}
{@A-MEA|0|+2.502959E+00|P2_5VA}
{@A-MEA|0|+1.107919E+00|P1_1VA}
{@A-MEA|0|+1.007195E+00|PWR_SA_AVDD10}
{@A-MEA|0|+8.131601E-01|PWR_SA_AVDD08}
{@A-MEA|0|+7.674201E-01|PWR_SA_DVDD}
}
{@D-T|0|384||0|u24
}
{@D-T|0|384||0|u25
}
{@D-T|0|384||0|u29
}
{@D-T|0|384||0|u30
}
{@D-T|0|384||0|u31
}
{@D-T|0|384||0|u34
}
{@D-T|0|384||0|u26
}
{@D-T|0|384||0|u96
}
{@D-T|0|384||0|u119
}
{@D-T|0|384||0|u27
}
{@D-T|0|384||0|u64
}
{@D-T|0|384||0|u1_q3v3r
}
{@D-T|0|384||0|u1_qa
}
{@D-T|0|384||0|u1_qd
}
{@D-T|0|384||0|u1_rr
}
{@D-T|0|384||0|u2_sa
}
{@D-T|0|384||0|u11
}
{@D-T|0|384||0|u13_im
}
{@D-T|0|384||0|u14
}
{@D-T|0|384||0|u16
}
{@D-T|0|384||0|u8
}
{@D-T|0|384||0|u10
}
{@D-T|0|384||0|u39
}
{@D-T|0|384||0|u17
}
{@D-T|0|384||0|u21
}
{@D-T|0|384||0|u37
}
{@D-T|0|384||0|u40
}
{@D-T|0|384||0|u57
}
{@D-T|0|384||0|u69
}
{@D-T|0|384||0|u7
}
{@D-T|0|384||0|u6
}
{@D-T|0|384||0|u1
}
{@D-T|0|384||0|u2
}
{@D-T|0|384||0|u20
}
}{@BTEST|Digital Incircuit Quality|00|210729150357|000036|0|all||n|7|210729150433||1
{@BLOCK|pwr_check|00
{@A-MEA|0|+3.303656E+00|P3V3_STBY}
{@A-MEA|0|+5.086579E+00|P5V_BCN}
{@A-MEA|0|+1.207705E+01|P12V}
{@A-MEA|0|+3.332143E+00|P3_3VA}
{@A-MEA|0|+1.804234E+00|P1V8_FPGA}
{@A-MEA|0|+5.083242E+00|P5V}
{@A-MEA|0|+3.310430E+00|P3_3V}
{@A-MEA|0|+1.825252E+00|P1_8V}
{@A-MEA|0|+1.808143E+00|PWR_SA_P1V8_PVOUT}
{@A-MEA|0|+1.210250E+00|PWR_SA_AVDD12}
{@A-MEA|0|+3.357330E+00|PWR_P3V3_Q2}
{@A-MEA|0|+3.358372E+00|PWR_P3V3_Q1}
{@A-MEA|0|+8.600480E-01|PWR_VDD_RT}
{@A-MEA|0|+1.162361E+00|PWR_AVDD_RT}
{@A-MEA|0|+8.614374E-01|PWR_AVDDH_RT}
{@A-MEA|0|+2.502959E+00|P2_5VA}
{@A-MEA|0|+1.108050E+00|P1_1VA}
{@A-MEA|0|+1.007282E+00|PWR_SA_AVDD10}
{@A-MEA|0|+8.132473E-01|PWR_SA_AVDD08}
{@A-MEA|0|+7.675945E-01|PWR_SA_DVDD}
}
{@D-T|0|384||0|u24
}
{@D-T|0|384||0|u25
}
{@D-T|0|384||0|u29
}
{@D-T|0|384||0|u30
}
{@D-T|0|384||0|u31
}
{@D-T|0|384||0|u34
}
{@D-T|0|384||0|u26
}
{@D-T|0|384||0|u96
}
{@D-T|0|384||0|u119
}
{@D-T|0|384||0|u27
}
{@D-T|0|384||0|u64
}
{@D-T|0|384||0|u1_q3v3r
}
{@D-T|0|384||0|u1_qa
}
{@D-T|0|384||0|u1_qd
}
{@D-T|0|384||0|u1_rr
}
{@D-T|0|384||0|u2_sa
}
{@D-T|0|384||0|u11
}
{@D-T|0|384||0|u13_im
}
{@D-T|0|384||0|u14
}
{@D-T|0|384||0|u16
}
{@D-T|0|384||0|u8
}
{@D-T|0|384||0|u10
}
{@D-T|0|384||0|u39
}
{@D-T|0|384||0|u17
}
{@D-T|0|384||0|u21
}
{@D-T|0|384||0|u37
}
{@D-T|0|384||0|u40
}
{@D-T|0|384||0|u57
}
{@D-T|0|384||0|u69
}
{@D-T|0|384||0|u7
}
{@D-T|0|384||0|u6
}
{@D-T|0|384||0|u1
}
{@D-T|0|384||0|u2
}
{@D-T|0|384||0|u20
}
}{@BTEST|Digital Incircuit Quality|00|210729150433|000037|0|all||n|8|210729150510||1
{@BLOCK|pwr_check|00
{@A-MEA|0|+3.303829E+00|P3V3_STBY}
{@A-MEA|0|+5.105939E+00|P5V_BCN}
{@A-MEA|0|+1.207705E+01|P12V}
{@A-MEA|0|+3.332143E+00|P3_3VA}
{@A-MEA|0|+1.804147E+00|P1V8_FPGA}
{@A-MEA|0|+5.083416E+00|P5V}
{@A-MEA|0|+3.310430E+00|P3_3V}
{@A-MEA|0|+1.825513E+00|P1_8V}
{@A-MEA|0|+1.807969E+00|PWR_SA_P1V8_PVOUT}
{@A-MEA|0|+1.210206E+00|PWR_SA_AVDD12}
{@A-MEA|0|+3.357330E+00|PWR_P3V3_Q2}
{@A-MEA|0|+3.358546E+00|PWR_P3V3_Q1}
{@A-MEA|0|+8.598744E-01|PWR_VDD_RT}
{@A-MEA|0|+1.162144E+00|PWR_AVDD_RT}
{@A-MEA|0|+8.615676E-01|PWR_AVDDH_RT}
{@A-MEA|0|+2.503046E+00|P2_5VA}
{@A-MEA|0|+1.108181E+00|P1_1VA}
{@A-MEA|0|+1.007195E+00|PWR_SA_AVDD10}
{@A-MEA|0|+8.133781E-01|PWR_SA_AVDD08}
{@A-MEA|0|+7.675945E-01|PWR_SA_DVDD}
}
{@D-T|0|384||0|u24
}
{@D-T|0|384||0|u25
}
{@D-T|0|384||0|u29
}
{@D-T|0|384||0|u30
}
{@D-T|0|384||0|u31
}
{@D-T|0|384||0|u34
}
{@D-T|0|384||0|u26
}
{@D-T|0|384||0|u96
}
{@D-T|0|384||0|u119
}
{@D-T|0|384||0|u27
}
{@D-T|0|384||0|u64
}
{@D-T|0|384||0|u1_q3v3r
}
{@D-T|0|384||0|u1_qa
}
{@D-T|0|384||0|u1_qd
}
{@D-T|0|384||0|u1_rr
}
{@D-T|0|384||0|u2_sa
}
{@D-T|0|384||0|u11
}
{@D-T|0|384||0|u13_im
}
{@D-T|0|384||0|u14
}
{@D-T|0|384||0|u16
}
{@D-T|0|384||0|u8
}
{@D-T|0|384||0|u10
}
{@D-T|0|384||0|u39
}
{@D-T|0|384||0|u17
}
{@D-T|0|384||0|u21
}
{@D-T|0|384||0|u37
}
{@D-T|0|384||0|u40
}
{@D-T|0|384||0|u57
}
{@D-T|0|384||0|u69
}
{@D-T|0|384||0|u7
}
{@D-T|0|384||0|u6
}
{@D-T|0|384||0|u1
}
{@D-T|0|384||0|u2
}
{@D-T|0|384||0|u20
}
}{@BTEST|Digital Incircuit Quality|00|210729150510|000036|0|all||n|9|210729150546||1
{@BLOCK|pwr_check|00
{@A-MEA|0|+3.303829E+00|P3V3_STBY}
{@A-MEA|0|+5.091463E+00|P5V_BCN}
{@A-MEA|0|+1.207705E+01|P12V}
{@A-MEA|0|+3.332317E+00|P3_3VA}
{@A-MEA|0|+1.804234E+00|P1V8_FPGA}
{@A-MEA|0|+5.083416E+00|P5V}
{@A-MEA|0|+3.310604E+00|P3_3V}
{@A-MEA|0|+1.825339E+00|P1_8V}
{@A-MEA|0|+1.808056E+00|PWR_SA_P1V8_PVOUT}
{@A-MEA|0|+1.210206E+00|PWR_SA_AVDD12}
{@A-MEA|0|+3.357330E+00|PWR_P3V3_Q2}
{@A-MEA|0|+3.358372E+00|PWR_P3V3_Q1}
{@A-MEA|0|+8.598744E-01|PWR_VDD_RT}
{@A-MEA|0|+1.162057E+00|PWR_AVDD_RT}
{@A-MEA|0|+8.615676E-01|PWR_AVDDH_RT}
{@A-MEA|0|+2.502872E+00|P2_5VA}
{@A-MEA|0|+1.108224E+00|P1_1VA}
{@A-MEA|0|+1.007239E+00|PWR_SA_AVDD10}
{@A-MEA|0|+8.134217E-01|PWR_SA_AVDD08}
{@A-MEA|0|+7.676817E-01|PWR_SA_DVDD}
}
{@D-T|0|384||0|u24
}
{@D-T|0|384||0|u25
}
{@D-T|0|384||0|u29
}
{@D-T|0|384||0|u30
}
{@D-T|0|384||0|u31
}
{@D-T|0|384||0|u34
}
{@D-T|0|384||0|u26
}
{@D-T|0|384||0|u96
}
{@D-T|0|384||0|u119
}
{@D-T|0|384||0|u27
}
{@D-T|0|384||0|u64
}
{@D-T|0|384||0|u1_q3v3r
}
{@D-T|0|384||0|u1_qa
}
{@D-T|0|384||0|u1_qd
}
{@D-T|0|384||0|u1_rr
}
{@D-T|0|384||0|u2_sa
}
{@D-T|0|384||0|u11
}
{@D-T|0|384||0|u13_im
}
{@D-T|0|384||0|u14
}
{@D-T|0|384||0|u16
}
{@D-T|0|384||0|u8
}
{@D-T|0|384||0|u10
}
{@D-T|0|384||0|u39
}
{@D-T|0|384||0|u17
}
{@D-T|0|384||0|u21
}
{@D-T|0|384||0|u37
}
{@D-T|0|384||0|u40
}
{@D-T|0|384||0|u57
}
{@D-T|0|384||0|u69
}
{@D-T|0|384||0|u7
}
{@D-T|0|384||0|u6
}
{@D-T|0|384||0|u1
}
{@D-T|0|384||0|u2
}
{@D-T|0|384||0|u20
}
}{@BTEST|Digital Incircuit Quality|00|210729150546|000036|0|all||n|10|210729150622||1
{@BLOCK|pwr_check|00
{@A-MEA|0|+3.303829E+00|P3V3_STBY}
{@A-MEA|0|+5.100706E+00|P5V_BCN}
{@A-MEA|0|+1.207705E+01|P12V}
{@A-MEA|0|+3.332490E+00|P3_3VA}
{@A-MEA|0|+1.804234E+00|P1V8_FPGA}
{@A-MEA|0|+5.083242E+00|P5V}
{@A-MEA|0|+3.310430E+00|P3_3V}
{@A-MEA|0|+1.825339E+00|P1_8V}
{@A-MEA|0|+1.808056E+00|PWR_SA_P1V8_PVOUT}
{@A-MEA|0|+1.210206E+00|PWR_SA_AVDD12}
{@A-MEA|0|+3.357677E+00|PWR_P3V3_Q2}
{@A-MEA|0|+3.358719E+00|PWR_P3V3_Q1}
{@A-MEA|0|+8.597007E-01|PWR_VDD_RT}
{@A-MEA|0|+1.161970E+00|PWR_AVDD_RT}
{@A-MEA|0|+8.616545E-01|PWR_AVDDH_RT}
{@A-MEA|0|+2.502959E+00|P2_5VA}
{@A-MEA|0|+1.108181E+00|P1_1VA}
{@A-MEA|0|+1.007326E+00|PWR_SA_AVDD10}
{@A-MEA|0|+8.134217E-01|PWR_SA_AVDD08}
{@A-MEA|0|+7.678125E-01|PWR_SA_DVDD}
}
{@D-T|0|384||0|u24
}
{@D-T|0|384||0|u25
}
{@D-T|0|384||0|u29
}
{@D-T|0|384||0|u30
}
{@D-T|0|384||0|u31
}
{@D-T|0|384||0|u34
}
{@D-T|0|384||0|u26
}
{@D-T|0|384||0|u96
}
{@D-T|0|384||0|u119
}
{@D-T|0|384||0|u27
}
{@D-T|0|384||0|u64
}
{@D-T|0|384||0|u1_q3v3r
}
{@D-T|0|384||0|u1_qa
}
{@D-T|0|384||0|u1_qd
}
{@D-T|0|384||0|u1_rr
}
{@D-T|0|384||0|u2_sa
}
{@D-T|0|384||0|u11
}
{@D-T|0|384||0|u13_im
}
{@D-T|0|384||0|u14
}
{@D-T|0|384||0|u16
}
{@D-T|0|384||0|u8
}
{@D-T|0|384||0|u10
}
{@D-T|0|384||0|u39
}
{@D-T|0|384||0|u17
}
{@D-T|0|384||0|u21
}
{@D-T|0|384||0|u37
}
{@D-T|0|384||0|u40
}
{@D-T|0|384||0|u57
}
{@D-T|0|384||0|u69
}
{@D-T|0|384||0|u7
}
{@D-T|0|384||0|u6
}
{@D-T|0|384||0|u1
}
{@D-T|0|384||0|u2
}
{@D-T|0|384||0|u20
}
}}
{@BDG_END}
*** END OF DATA *** 

