<stg><name>compress</name>


<trans_list>

<trans id="2849" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2850" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2851" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2852" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2853" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2854" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2855" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2856" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2857" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2858" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2859" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2860" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2861" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2862" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2863" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2864" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2865" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2907" from="18" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2908" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2906" from="19" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2870" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2871" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2872" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2873" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2874" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2875" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2876" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2877" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2878" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2879" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2880" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2881" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2882" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2883" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2884" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2885" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2886" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2887" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2888" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2889" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2890" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2891" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2892" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2893" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2894" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2895" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2896" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2897" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2898" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2899" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2900" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2901" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2902" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2903" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2904" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:3 %m = alloca i64 1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:4 %ctx_addr = getelementptr i64 %ctx, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="ctx_addr"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:5 %ctx_load = load i4 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="59" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:5 %ctx_load = load i4 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="64">
<![CDATA[
.lr.ph:6 %trunc_ln50 = trunc i64 %ctx_load

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:7 %trunc_ln50_s = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln50_s"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:8 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:9 %trunc_ln50_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln50_3"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.lr.ph:10 %or_ln50_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %trunc_ln50, i8 %trunc_ln50_s, i8 %tmp, i8 %trunc_ln50_3

]]></Node>
<StgValue><ssdm name="or_ln50_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:11 %m_addr = getelementptr i32 %m, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="m_addr"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.lr.ph:12 %store_ln50 = store i32 %or_ln50_1, i6 %m_addr

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:13 %trunc_ln50_4 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln50_4"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:14 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:15 %tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:16 %trunc_ln50_7 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln50_7"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.lr.ph:17 %or_ln50_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %trunc_ln50_4, i8 %tmp_s, i8 %tmp_6, i8 %trunc_ln50_7

]]></Node>
<StgValue><ssdm name="or_ln50_4"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:18 %m_addr_1 = getelementptr i32 %m, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="m_addr_1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.lr.ph:19 %store_ln50 = store i32 %or_ln50_4, i6 %m_addr_1

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:20 %ctx_addr_30 = getelementptr i64 %ctx, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="ctx_addr_30"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:21 %ctx_load_20 = load i4 %ctx_addr_30

]]></Node>
<StgValue><ssdm name="ctx_load_20"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="76" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:21 %ctx_load_20 = load i4 %ctx_addr_30

]]></Node>
<StgValue><ssdm name="ctx_load_20"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="64">
<![CDATA[
.lr.ph:22 %trunc_ln50_8 = trunc i64 %ctx_load_20

]]></Node>
<StgValue><ssdm name="trunc_ln50_8"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:23 %trunc_ln50_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_20, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln50_1"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:24 %tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_20, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:25 %trunc_ln50_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_20, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln50_2"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.lr.ph:26 %or_ln50_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %trunc_ln50_8, i8 %trunc_ln50_1, i8 %tmp_7, i8 %trunc_ln50_2

]]></Node>
<StgValue><ssdm name="or_ln50_7"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:27 %m_addr_2 = getelementptr i32 %m, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="m_addr_2"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.lr.ph:28 %store_ln50 = store i32 %or_ln50_7, i6 %m_addr_2

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:29 %trunc_ln50_5 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_20, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln50_5"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:30 %tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_20, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:31 %tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_20, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:32 %trunc_ln50_6 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_20, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln50_6"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.lr.ph:33 %or_ln50_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %trunc_ln50_5, i8 %tmp_8, i8 %tmp_9, i8 %trunc_ln50_6

]]></Node>
<StgValue><ssdm name="or_ln50_s"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:34 %m_addr_3 = getelementptr i32 %m, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="m_addr_3"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.lr.ph:35 %store_ln50 = store i32 %or_ln50_s, i6 %m_addr_3

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:36 %ctx_addr_31 = getelementptr i64 %ctx, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="ctx_addr_31"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:37 %ctx_load_21 = load i4 %ctx_addr_31

]]></Node>
<StgValue><ssdm name="ctx_load_21"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="93" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:37 %ctx_load_21 = load i4 %ctx_addr_31

]]></Node>
<StgValue><ssdm name="ctx_load_21"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="64">
<![CDATA[
.lr.ph:38 %trunc_ln50_9 = trunc i64 %ctx_load_21

]]></Node>
<StgValue><ssdm name="trunc_ln50_9"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:39 %trunc_ln50_10 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_21, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln50_10"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:40 %tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_21, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:41 %trunc_ln50_11 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_21, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln50_11"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.lr.ph:42 %or_ln50_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %trunc_ln50_9, i8 %trunc_ln50_10, i8 %tmp_10, i8 %trunc_ln50_11

]]></Node>
<StgValue><ssdm name="or_ln50_8"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:43 %m_addr_4 = getelementptr i32 %m, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="m_addr_4"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.lr.ph:44 %store_ln50 = store i32 %or_ln50_8, i6 %m_addr_4

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:45 %trunc_ln50_12 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_21, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln50_12"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:46 %tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_21, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:47 %tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_21, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:48 %trunc_ln50_13 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_21, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln50_13"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.lr.ph:49 %or_ln50_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %trunc_ln50_12, i8 %tmp_11, i8 %tmp_12, i8 %trunc_ln50_13

]]></Node>
<StgValue><ssdm name="or_ln50_2"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:50 %m_addr_5 = getelementptr i32 %m, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="m_addr_5"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.lr.ph:51 %store_ln50 = store i32 %or_ln50_2, i6 %m_addr_5

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:52 %ctx_addr_32 = getelementptr i64 %ctx, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="ctx_addr_32"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:53 %ctx_load_22 = load i4 %ctx_addr_32

]]></Node>
<StgValue><ssdm name="ctx_load_22"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="110" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:53 %ctx_load_22 = load i4 %ctx_addr_32

]]></Node>
<StgValue><ssdm name="ctx_load_22"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="64">
<![CDATA[
.lr.ph:54 %trunc_ln50_14 = trunc i64 %ctx_load_22

]]></Node>
<StgValue><ssdm name="trunc_ln50_14"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:55 %trunc_ln50_15 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_22, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln50_15"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:56 %tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_22, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:57 %trunc_ln50_16 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_22, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln50_16"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.lr.ph:58 %or_ln50_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %trunc_ln50_14, i8 %trunc_ln50_15, i8 %tmp_13, i8 %trunc_ln50_16

]]></Node>
<StgValue><ssdm name="or_ln50_3"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:59 %m_addr_6 = getelementptr i32 %m, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="m_addr_6"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.lr.ph:60 %store_ln50 = store i32 %or_ln50_3, i6 %m_addr_6

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:61 %trunc_ln50_17 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_22, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln50_17"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:62 %tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_22, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:63 %tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_22, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:64 %trunc_ln50_18 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_22, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln50_18"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.lr.ph:65 %or_ln50_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %trunc_ln50_17, i8 %tmp_14, i8 %tmp_15, i8 %trunc_ln50_18

]]></Node>
<StgValue><ssdm name="or_ln50_5"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:66 %m_addr_7 = getelementptr i32 %m, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="m_addr_7"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.lr.ph:67 %store_ln50 = store i32 %or_ln50_5, i6 %m_addr_7

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:68 %ctx_addr_33 = getelementptr i64 %ctx, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="ctx_addr_33"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:69 %ctx_load_23 = load i4 %ctx_addr_33

]]></Node>
<StgValue><ssdm name="ctx_load_23"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="127" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:69 %ctx_load_23 = load i4 %ctx_addr_33

]]></Node>
<StgValue><ssdm name="ctx_load_23"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="64">
<![CDATA[
.lr.ph:70 %trunc_ln50_19 = trunc i64 %ctx_load_23

]]></Node>
<StgValue><ssdm name="trunc_ln50_19"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:71 %trunc_ln50_20 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_23, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln50_20"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:72 %tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_23, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:73 %trunc_ln50_21 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_23, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln50_21"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.lr.ph:74 %or_ln50_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %trunc_ln50_19, i8 %trunc_ln50_20, i8 %tmp_16, i8 %trunc_ln50_21

]]></Node>
<StgValue><ssdm name="or_ln50_6"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:75 %m_addr_8 = getelementptr i32 %m, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="m_addr_8"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.lr.ph:76 %store_ln50 = store i32 %or_ln50_6, i6 %m_addr_8

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:77 %trunc_ln50_22 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_23, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln50_22"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:78 %tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_23, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:79 %tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_23, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:80 %trunc_ln50_23 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_23, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln50_23"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="139" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.lr.ph:81 %or_ln50_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %trunc_ln50_22, i8 %tmp_17, i8 %tmp_18, i8 %trunc_ln50_23

]]></Node>
<StgValue><ssdm name="or_ln50_9"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:82 %m_addr_9 = getelementptr i32 %m, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="m_addr_9"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.lr.ph:83 %store_ln50 = store i32 %or_ln50_9, i6 %m_addr_9

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:84 %ctx_addr_34 = getelementptr i64 %ctx, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="ctx_addr_34"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:85 %ctx_load_24 = load i4 %ctx_addr_34

]]></Node>
<StgValue><ssdm name="ctx_load_24"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="144" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:85 %ctx_load_24 = load i4 %ctx_addr_34

]]></Node>
<StgValue><ssdm name="ctx_load_24"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="64">
<![CDATA[
.lr.ph:86 %trunc_ln50_24 = trunc i64 %ctx_load_24

]]></Node>
<StgValue><ssdm name="trunc_ln50_24"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:87 %trunc_ln50_25 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_24, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln50_25"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:88 %tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_24, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:89 %trunc_ln50_26 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_24, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln50_26"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.lr.ph:90 %or_ln50_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %trunc_ln50_24, i8 %trunc_ln50_25, i8 %tmp_19, i8 %trunc_ln50_26

]]></Node>
<StgValue><ssdm name="or_ln50_10"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:91 %m_addr_10 = getelementptr i32 %m, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="m_addr_10"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.lr.ph:92 %store_ln50 = store i32 %or_ln50_10, i6 %m_addr_10

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:93 %trunc_ln50_27 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_24, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln50_27"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:94 %tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_24, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:95 %tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_24, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:96 %trunc_ln50_28 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_24, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln50_28"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="156" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.lr.ph:97 %or_ln50_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %trunc_ln50_27, i8 %tmp_20, i8 %tmp_21, i8 %trunc_ln50_28

]]></Node>
<StgValue><ssdm name="or_ln50_11"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:98 %m_addr_11 = getelementptr i32 %m, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="m_addr_11"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.lr.ph:99 %store_ln50 = store i32 %or_ln50_11, i6 %m_addr_11

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:100 %ctx_addr_35 = getelementptr i64 %ctx, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="ctx_addr_35"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:101 %ctx_load_25 = load i4 %ctx_addr_35

]]></Node>
<StgValue><ssdm name="ctx_load_25"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="161" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:101 %ctx_load_25 = load i4 %ctx_addr_35

]]></Node>
<StgValue><ssdm name="ctx_load_25"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="64">
<![CDATA[
.lr.ph:102 %trunc_ln50_29 = trunc i64 %ctx_load_25

]]></Node>
<StgValue><ssdm name="trunc_ln50_29"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:103 %trunc_ln50_30 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_25, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln50_30"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:104 %tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_25, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:105 %trunc_ln50_31 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_25, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln50_31"/></StgValue>
</operation>

<operation id="166" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.lr.ph:106 %or_ln50_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %trunc_ln50_29, i8 %trunc_ln50_30, i8 %tmp_22, i8 %trunc_ln50_31

]]></Node>
<StgValue><ssdm name="or_ln50_12"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:107 %m_addr_12 = getelementptr i32 %m, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="m_addr_12"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.lr.ph:108 %store_ln50 = store i32 %or_ln50_12, i6 %m_addr_12

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:109 %trunc_ln50_32 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_25, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln50_32"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:110 %tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_25, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:111 %tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_25, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:112 %trunc_ln50_33 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_25, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln50_33"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="173" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.lr.ph:113 %or_ln50_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %trunc_ln50_32, i8 %tmp_23, i8 %tmp_24, i8 %trunc_ln50_33

]]></Node>
<StgValue><ssdm name="or_ln50_13"/></StgValue>
</operation>

<operation id="174" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:114 %m_addr_13 = getelementptr i32 %m, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="m_addr_13"/></StgValue>
</operation>

<operation id="175" st_id="15" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.lr.ph:115 %store_ln50 = store i32 %or_ln50_13, i6 %m_addr_13

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="176" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:116 %ctx_addr_36 = getelementptr i64 %ctx, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="ctx_addr_36"/></StgValue>
</operation>

<operation id="177" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:117 %ctx_load_26 = load i4 %ctx_addr_36

]]></Node>
<StgValue><ssdm name="ctx_load_26"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="178" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:117 %ctx_load_26 = load i4 %ctx_addr_36

]]></Node>
<StgValue><ssdm name="ctx_load_26"/></StgValue>
</operation>

<operation id="179" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="64">
<![CDATA[
.lr.ph:118 %trunc_ln50_34 = trunc i64 %ctx_load_26

]]></Node>
<StgValue><ssdm name="trunc_ln50_34"/></StgValue>
</operation>

<operation id="180" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:119 %trunc_ln50_35 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_26, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln50_35"/></StgValue>
</operation>

<operation id="181" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:120 %tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_26, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="182" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:121 %trunc_ln50_36 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_26, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln50_36"/></StgValue>
</operation>

<operation id="183" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.lr.ph:122 %or_ln50_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %trunc_ln50_34, i8 %trunc_ln50_35, i8 %tmp_25, i8 %trunc_ln50_36

]]></Node>
<StgValue><ssdm name="or_ln50_14"/></StgValue>
</operation>

<operation id="184" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:123 %m_addr_14 = getelementptr i32 %m, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="m_addr_14"/></StgValue>
</operation>

<operation id="185" st_id="16" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.lr.ph:124 %store_ln50 = store i32 %or_ln50_14, i6 %m_addr_14

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="186" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:125 %trunc_ln50_37 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_26, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln50_37"/></StgValue>
</operation>

<operation id="187" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:126 %tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_26, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="188" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:127 %tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_26, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="189" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:128 %trunc_ln50_38 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_26, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln50_38"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="190" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ctx, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.lr.ph:1 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %ctx

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="192" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.lr.ph:2 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %ctx

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.lr.ph:129 %or_ln50_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %trunc_ln50_37, i8 %tmp_26, i8 %tmp_27, i8 %trunc_ln50_38

]]></Node>
<StgValue><ssdm name="or_ln50_15"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:130 %m_addr_15 = getelementptr i32 %m, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="m_addr_15"/></StgValue>
</operation>

<operation id="195" st_id="17" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.lr.ph:131 %store_ln50 = store i32 %or_ln50_15, i6 %m_addr_15

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="196" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:132 %br_ln51 = br void

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="197" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %i = phi i7 %add_ln51, void %.split, i7 16, void %.lr.ph

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="198" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %icmp_ln51 = icmp_eq  i7 %i, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="199" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 48, i64 48, i64 48

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="200" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln51 = br i1 %icmp_ln51, void %.split, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="201" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split:0 %add_ln51 = add i7 %i, i7 1

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="202" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="6" op_0_bw="7">
<![CDATA[
.split:2 %trunc_ln51 = trunc i7 %i

]]></Node>
<StgValue><ssdm name="trunc_ln51"/></StgValue>
</operation>

<operation id="203" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split:5 %add_ln52 = add i6 %trunc_ln51, i6 62

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="204" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="6">
<![CDATA[
.split:6 %zext_ln52 = zext i6 %add_ln52

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="205" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:7 %m_addr_64 = getelementptr i32 %m, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="m_addr_64"/></StgValue>
</operation>

<operation id="206" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="6">
<![CDATA[
.split:8 %m_load_64 = load i6 %m_addr_64

]]></Node>
<StgValue><ssdm name="m_load_64"/></StgValue>
</operation>

<operation id="207" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split:19 %add_ln52_1 = add i6 %trunc_ln51, i6 57

]]></Node>
<StgValue><ssdm name="add_ln52_1"/></StgValue>
</operation>

<operation id="208" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="6">
<![CDATA[
.split:20 %zext_ln52_1 = zext i6 %add_ln52_1

]]></Node>
<StgValue><ssdm name="zext_ln52_1"/></StgValue>
</operation>

<operation id="209" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:21 %m_addr_65 = getelementptr i32 %m, i64 0, i64 %zext_ln52_1

]]></Node>
<StgValue><ssdm name="m_addr_65"/></StgValue>
</operation>

<operation id="210" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="6">
<![CDATA[
.split:22 %m_load_65 = load i6 %m_addr_65

]]></Node>
<StgValue><ssdm name="m_load_65"/></StgValue>
</operation>

<operation id="211" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split:23 %add_ln52_2 = add i6 %trunc_ln51, i6 49

]]></Node>
<StgValue><ssdm name="add_ln52_2"/></StgValue>
</operation>

<operation id="212" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="6">
<![CDATA[
.split:24 %zext_ln52_2 = zext i6 %add_ln52_2

]]></Node>
<StgValue><ssdm name="zext_ln52_2"/></StgValue>
</operation>

<operation id="213" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:25 %m_addr_66 = getelementptr i32 %m, i64 0, i64 %zext_ln52_2

]]></Node>
<StgValue><ssdm name="m_addr_66"/></StgValue>
</operation>

<operation id="214" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="6">
<![CDATA[
.split:26 %m_load_66 = load i6 %m_addr_66

]]></Node>
<StgValue><ssdm name="m_load_66"/></StgValue>
</operation>

<operation id="215" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split:37 %add_ln52_3 = add i6 %trunc_ln51, i6 48

]]></Node>
<StgValue><ssdm name="add_ln52_3"/></StgValue>
</operation>

<operation id="216" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="6">
<![CDATA[
.split:38 %zext_ln52_3 = zext i6 %add_ln52_3

]]></Node>
<StgValue><ssdm name="zext_ln52_3"/></StgValue>
</operation>

<operation id="217" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:39 %m_addr_67 = getelementptr i32 %m, i64 0, i64 %zext_ln52_3

]]></Node>
<StgValue><ssdm name="m_addr_67"/></StgValue>
</operation>

<operation id="218" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="6">
<![CDATA[
.split:40 %m_load_67 = load i6 %m_addr_67

]]></Node>
<StgValue><ssdm name="m_load_67"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="219" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="7">
<![CDATA[
.split:1 %zext_ln51 = zext i7 %i

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="220" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:3 %specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln46"/></StgValue>
</operation>

<operation id="221" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:4 %specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln46"/></StgValue>
</operation>

<operation id="222" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="6">
<![CDATA[
.split:8 %m_load_64 = load i6 %m_addr_64

]]></Node>
<StgValue><ssdm name="m_load_64"/></StgValue>
</operation>

<operation id="223" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:9 %lshr_ln3 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_load_64, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="224" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="17" op_0_bw="32">
<![CDATA[
.split:10 %trunc_ln52 = trunc i32 %m_load_64

]]></Node>
<StgValue><ssdm name="trunc_ln52"/></StgValue>
</operation>

<operation id="225" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.split:11 %or_ln3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln52, i15 %lshr_ln3

]]></Node>
<StgValue><ssdm name="or_ln3"/></StgValue>
</operation>

<operation id="226" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:12 %lshr_ln52_1 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_load_64, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln52_1"/></StgValue>
</operation>

<operation id="227" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="19" op_0_bw="32">
<![CDATA[
.split:13 %trunc_ln52_1 = trunc i32 %m_load_64

]]></Node>
<StgValue><ssdm name="trunc_ln52_1"/></StgValue>
</operation>

<operation id="228" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.split:14 %or_ln52_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln52_1, i13 %lshr_ln52_1

]]></Node>
<StgValue><ssdm name="or_ln52_1"/></StgValue>
</operation>

<operation id="229" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:15 %lshr_ln52_2 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_load_64, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln52_2"/></StgValue>
</operation>

<operation id="230" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="22">
<![CDATA[
.split:16 %zext_ln52_4 = zext i22 %lshr_ln52_2

]]></Node>
<StgValue><ssdm name="zext_ln52_4"/></StgValue>
</operation>

<operation id="231" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:17 %xor_ln52 = xor i32 %zext_ln52_4, i32 %or_ln52_1

]]></Node>
<StgValue><ssdm name="xor_ln52"/></StgValue>
</operation>

<operation id="232" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:18 %xor_ln52_1 = xor i32 %xor_ln52, i32 %or_ln3

]]></Node>
<StgValue><ssdm name="xor_ln52_1"/></StgValue>
</operation>

<operation id="233" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="6">
<![CDATA[
.split:22 %m_load_65 = load i6 %m_addr_65

]]></Node>
<StgValue><ssdm name="m_load_65"/></StgValue>
</operation>

<operation id="234" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="6">
<![CDATA[
.split:26 %m_load_66 = load i6 %m_addr_66

]]></Node>
<StgValue><ssdm name="m_load_66"/></StgValue>
</operation>

<operation id="235" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:27 %lshr_ln52_3 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_load_66, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln52_3"/></StgValue>
</operation>

<operation id="236" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="32">
<![CDATA[
.split:28 %trunc_ln52_2 = trunc i32 %m_load_66

]]></Node>
<StgValue><ssdm name="trunc_ln52_2"/></StgValue>
</operation>

<operation id="237" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
.split:29 %or_ln52_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln52_2, i25 %lshr_ln52_3

]]></Node>
<StgValue><ssdm name="or_ln52_2"/></StgValue>
</operation>

<operation id="238" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:30 %lshr_ln52_4 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_load_66, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln52_4"/></StgValue>
</operation>

<operation id="239" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="18" op_0_bw="32">
<![CDATA[
.split:31 %trunc_ln52_3 = trunc i32 %m_load_66

]]></Node>
<StgValue><ssdm name="trunc_ln52_3"/></StgValue>
</operation>

<operation id="240" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
.split:32 %or_ln52_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln52_3, i14 %lshr_ln52_4

]]></Node>
<StgValue><ssdm name="or_ln52_3"/></StgValue>
</operation>

<operation id="241" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:33 %lshr_ln52_5 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_load_66, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln52_5"/></StgValue>
</operation>

<operation id="242" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="29">
<![CDATA[
.split:34 %zext_ln52_5 = zext i29 %lshr_ln52_5

]]></Node>
<StgValue><ssdm name="zext_ln52_5"/></StgValue>
</operation>

<operation id="243" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:35 %xor_ln52_2 = xor i32 %zext_ln52_5, i32 %or_ln52_3

]]></Node>
<StgValue><ssdm name="xor_ln52_2"/></StgValue>
</operation>

<operation id="244" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:36 %xor_ln52_3 = xor i32 %xor_ln52_2, i32 %or_ln52_2

]]></Node>
<StgValue><ssdm name="xor_ln52_3"/></StgValue>
</operation>

<operation id="245" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="6">
<![CDATA[
.split:40 %m_load_67 = load i6 %m_addr_67

]]></Node>
<StgValue><ssdm name="m_load_67"/></StgValue>
</operation>

<operation id="246" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:41 %add_ln52_4 = add i32 %m_load_65, i32 %m_load_67

]]></Node>
<StgValue><ssdm name="add_ln52_4"/></StgValue>
</operation>

<operation id="247" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:42 %add_ln52_5 = add i32 %xor_ln52_1, i32 %xor_ln52_3

]]></Node>
<StgValue><ssdm name="add_ln52_5"/></StgValue>
</operation>

<operation id="248" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:43 %add_ln52_6 = add i32 %add_ln52_5, i32 %add_ln52_4

]]></Node>
<StgValue><ssdm name="add_ln52_6"/></StgValue>
</operation>

<operation id="249" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:44 %m_addr_68 = getelementptr i32 %m, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="m_addr_68"/></StgValue>
</operation>

<operation id="250" st_id="19" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split:45 %store_ln52 = store i32 %add_ln52_6, i6 %m_addr_68

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="251" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
.split:46 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="252" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:0 %ctx_addr_37 = getelementptr i64 %ctx, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="ctx_addr_37"/></StgValue>
</operation>

<operation id="253" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge:1 %ctx_load_27 = load i4 %ctx_addr_37

]]></Node>
<StgValue><ssdm name="ctx_load_27"/></StgValue>
</operation>

<operation id="254" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:4 %ctx_addr_38 = getelementptr i64 %ctx, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="ctx_addr_38"/></StgValue>
</operation>

<operation id="255" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge:5 %ctx_load_28 = load i4 %ctx_addr_38

]]></Node>
<StgValue><ssdm name="ctx_load_28"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="256" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge:1 %ctx_load_27 = load i4 %ctx_addr_37

]]></Node>
<StgValue><ssdm name="ctx_load_27"/></StgValue>
</operation>

<operation id="257" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge:2 %a = trunc i64 %ctx_load_27

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="258" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:3 %b_33 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ctx_load_27, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="b_33"/></StgValue>
</operation>

<operation id="259" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge:5 %ctx_load_28 = load i4 %ctx_addr_38

]]></Node>
<StgValue><ssdm name="ctx_load_28"/></StgValue>
</operation>

<operation id="260" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge:6 %c_33 = trunc i64 %ctx_load_28

]]></Node>
<StgValue><ssdm name="c_33"/></StgValue>
</operation>

<operation id="261" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:7 %d = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ctx_load_28, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="262" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:8 %ctx_addr_39 = getelementptr i64 %ctx, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="ctx_addr_39"/></StgValue>
</operation>

<operation id="263" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge:9 %ctx_load_29 = load i4 %ctx_addr_39

]]></Node>
<StgValue><ssdm name="ctx_load_29"/></StgValue>
</operation>

<operation id="264" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:12 %ctx_addr_40 = getelementptr i64 %ctx, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="ctx_addr_40"/></StgValue>
</operation>

<operation id="265" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge:13 %ctx_load_30 = load i4 %ctx_addr_40

]]></Node>
<StgValue><ssdm name="ctx_load_30"/></StgValue>
</operation>

<operation id="266" st_id="21" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:31 %m_load = load i6 %m_addr

]]></Node>
<StgValue><ssdm name="m_load"/></StgValue>
</operation>

<operation id="267" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="30" op_0_bw="30" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:36 %lshr_ln2 = partselect i30 @_ssdm_op_PartSelect.i30.i64.i32.i32, i64 %ctx_load_27, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="268" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="2" op_0_bw="64">
<![CDATA[
._crit_edge:37 %trunc_ln67 = trunc i64 %ctx_load_27

]]></Node>
<StgValue><ssdm name="trunc_ln67"/></StgValue>
</operation>

<operation id="269" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:38 %or_ln2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67, i30 %lshr_ln2

]]></Node>
<StgValue><ssdm name="or_ln2"/></StgValue>
</operation>

<operation id="270" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="19" op_0_bw="19" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:39 %lshr_ln67_1 = partselect i19 @_ssdm_op_PartSelect.i19.i64.i32.i32, i64 %ctx_load_27, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_1"/></StgValue>
</operation>

<operation id="271" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="13" op_0_bw="64">
<![CDATA[
._crit_edge:40 %trunc_ln67_1 = trunc i64 %ctx_load_27

]]></Node>
<StgValue><ssdm name="trunc_ln67_1"/></StgValue>
</operation>

<operation id="272" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:41 %or_ln67_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_1, i19 %lshr_ln67_1

]]></Node>
<StgValue><ssdm name="or_ln67_1"/></StgValue>
</operation>

<operation id="273" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:42 %lshr_ln67_2 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %ctx_load_27, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_2"/></StgValue>
</operation>

<operation id="274" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="22" op_0_bw="64">
<![CDATA[
._crit_edge:43 %trunc_ln67_2 = trunc i64 %ctx_load_27

]]></Node>
<StgValue><ssdm name="trunc_ln67_2"/></StgValue>
</operation>

<operation id="275" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:44 %or_ln67_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_2, i10 %lshr_ln67_2

]]></Node>
<StgValue><ssdm name="or_ln67_2"/></StgValue>
</operation>

<operation id="276" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:45 %xor_ln67 = xor i32 %or_ln2, i32 %or_ln67_1

]]></Node>
<StgValue><ssdm name="xor_ln67"/></StgValue>
</operation>

<operation id="277" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:46 %xor_ln67_1 = xor i32 %xor_ln67, i32 %or_ln67_2

]]></Node>
<StgValue><ssdm name="xor_ln67_1"/></StgValue>
</operation>

<operation id="278" st_id="21" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:70 %m_load_1 = load i6 %m_addr_1

]]></Node>
<StgValue><ssdm name="m_load_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="279" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge:9 %ctx_load_29 = load i4 %ctx_addr_39

]]></Node>
<StgValue><ssdm name="ctx_load_29"/></StgValue>
</operation>

<operation id="280" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge:10 %e = trunc i64 %ctx_load_29

]]></Node>
<StgValue><ssdm name="e"/></StgValue>
</operation>

<operation id="281" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:11 %f_33 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ctx_load_29, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="f_33"/></StgValue>
</operation>

<operation id="282" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge:13 %ctx_load_30 = load i4 %ctx_addr_40

]]></Node>
<StgValue><ssdm name="ctx_load_30"/></StgValue>
</operation>

<operation id="283" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge:14 %g_33 = trunc i64 %ctx_load_30

]]></Node>
<StgValue><ssdm name="g_33"/></StgValue>
</operation>

<operation id="284" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:15 %h = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ctx_load_30, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="285" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:16 %lshr_ln = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %ctx_load_29, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="286" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="6" op_0_bw="64">
<![CDATA[
._crit_edge:17 %trunc_ln66 = trunc i64 %ctx_load_29

]]></Node>
<StgValue><ssdm name="trunc_ln66"/></StgValue>
</operation>

<operation id="287" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:18 %or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66, i26 %lshr_ln

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="288" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="21" op_0_bw="21" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:19 %lshr_ln66_1 = partselect i21 @_ssdm_op_PartSelect.i21.i64.i32.i32, i64 %ctx_load_29, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_1"/></StgValue>
</operation>

<operation id="289" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="64">
<![CDATA[
._crit_edge:20 %trunc_ln66_1 = trunc i64 %ctx_load_29

]]></Node>
<StgValue><ssdm name="trunc_ln66_1"/></StgValue>
</operation>

<operation id="290" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:21 %or_ln66_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_1, i21 %lshr_ln66_1

]]></Node>
<StgValue><ssdm name="or_ln66_1"/></StgValue>
</operation>

<operation id="291" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:22 %lshr_ln66_2 = partselect i7 @_ssdm_op_PartSelect.i7.i64.i32.i32, i64 %ctx_load_29, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_2"/></StgValue>
</operation>

<operation id="292" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="25" op_0_bw="64">
<![CDATA[
._crit_edge:23 %trunc_ln66_2 = trunc i64 %ctx_load_29

]]></Node>
<StgValue><ssdm name="trunc_ln66_2"/></StgValue>
</operation>

<operation id="293" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:24 %or_ln66_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_2, i7 %lshr_ln66_2

]]></Node>
<StgValue><ssdm name="or_ln66_2"/></StgValue>
</operation>

<operation id="294" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:25 %xor_ln66 = xor i32 %or_ln, i32 %or_ln66_1

]]></Node>
<StgValue><ssdm name="xor_ln66"/></StgValue>
</operation>

<operation id="295" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:26 %xor_ln66_1 = xor i32 %xor_ln66, i32 %or_ln66_2

]]></Node>
<StgValue><ssdm name="xor_ln66_1"/></StgValue>
</operation>

<operation id="296" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:27 %and_ln66 = and i32 %f_33, i32 %e

]]></Node>
<StgValue><ssdm name="and_ln66"/></StgValue>
</operation>

<operation id="297" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:28 %xor_ln66_2 = xor i32 %e, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_2"/></StgValue>
</operation>

<operation id="298" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:29 %and_ln66_1 = and i32 %g_33, i32 %xor_ln66_2

]]></Node>
<StgValue><ssdm name="and_ln66_1"/></StgValue>
</operation>

<operation id="299" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:30 %xor_ln66_3 = xor i32 %and_ln66_1, i32 %and_ln66

]]></Node>
<StgValue><ssdm name="xor_ln66_3"/></StgValue>
</operation>

<operation id="300" st_id="22" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:31 %m_load = load i6 %m_addr

]]></Node>
<StgValue><ssdm name="m_load"/></StgValue>
</operation>

<operation id="301" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:32 %add_ln66 = add i32 %m_load, i32 %xor_ln66_3

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="302" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:33 %add_ln66_1 = add i32 %xor_ln66_1, i32 1116352408

]]></Node>
<StgValue><ssdm name="add_ln66_1"/></StgValue>
</operation>

<operation id="303" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:34 %add_ln66_2 = add i32 %add_ln66_1, i32 %h

]]></Node>
<StgValue><ssdm name="add_ln66_2"/></StgValue>
</operation>

<operation id="304" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:35 %t1 = add i32 %add_ln66_2, i32 %add_ln66

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>

<operation id="305" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:52 %e_33 = add i32 %t1, i32 %d

]]></Node>
<StgValue><ssdm name="e_33"/></StgValue>
</operation>

<operation id="306" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:55 %lshr_ln66_3 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_33, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_3"/></StgValue>
</operation>

<operation id="307" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:56 %trunc_ln66_3 = trunc i32 %e_33

]]></Node>
<StgValue><ssdm name="trunc_ln66_3"/></StgValue>
</operation>

<operation id="308" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:57 %or_ln66_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_3, i26 %lshr_ln66_3

]]></Node>
<StgValue><ssdm name="or_ln66_3"/></StgValue>
</operation>

<operation id="309" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:58 %lshr_ln66_4 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_33, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_4"/></StgValue>
</operation>

<operation id="310" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:59 %trunc_ln66_4 = trunc i32 %e_33

]]></Node>
<StgValue><ssdm name="trunc_ln66_4"/></StgValue>
</operation>

<operation id="311" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:60 %or_ln66_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_4, i21 %lshr_ln66_4

]]></Node>
<StgValue><ssdm name="or_ln66_4"/></StgValue>
</operation>

<operation id="312" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:61 %lshr_ln66_5 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_33, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_5"/></StgValue>
</operation>

<operation id="313" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:62 %trunc_ln66_5 = trunc i32 %e_33

]]></Node>
<StgValue><ssdm name="trunc_ln66_5"/></StgValue>
</operation>

<operation id="314" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:63 %or_ln66_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_5, i7 %lshr_ln66_5

]]></Node>
<StgValue><ssdm name="or_ln66_5"/></StgValue>
</operation>

<operation id="315" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:64 %xor_ln66_4 = xor i32 %or_ln66_3, i32 %or_ln66_4

]]></Node>
<StgValue><ssdm name="xor_ln66_4"/></StgValue>
</operation>

<operation id="316" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:65 %xor_ln66_5 = xor i32 %xor_ln66_4, i32 %or_ln66_5

]]></Node>
<StgValue><ssdm name="xor_ln66_5"/></StgValue>
</operation>

<operation id="317" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:66 %and_ln66_2 = and i32 %e_33, i32 %e

]]></Node>
<StgValue><ssdm name="and_ln66_2"/></StgValue>
</operation>

<operation id="318" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:67 %xor_ln66_6 = xor i32 %e_33, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_6"/></StgValue>
</operation>

<operation id="319" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:68 %and_ln66_3 = and i32 %f_33, i32 %xor_ln66_6

]]></Node>
<StgValue><ssdm name="and_ln66_3"/></StgValue>
</operation>

<operation id="320" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:69 %xor_ln66_7 = xor i32 %and_ln66_2, i32 %and_ln66_3

]]></Node>
<StgValue><ssdm name="xor_ln66_7"/></StgValue>
</operation>

<operation id="321" st_id="22" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:70 %m_load_1 = load i6 %m_addr_1

]]></Node>
<StgValue><ssdm name="m_load_1"/></StgValue>
</operation>

<operation id="322" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:71 %add_ln66_4 = add i32 %m_load_1, i32 %xor_ln66_7

]]></Node>
<StgValue><ssdm name="add_ln66_4"/></StgValue>
</operation>

<operation id="323" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:72 %add_ln66_5 = add i32 %xor_ln66_5, i32 1899447441

]]></Node>
<StgValue><ssdm name="add_ln66_5"/></StgValue>
</operation>

<operation id="324" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:73 %add_ln66_6 = add i32 %add_ln66_5, i32 %g_33

]]></Node>
<StgValue><ssdm name="add_ln66_6"/></StgValue>
</operation>

<operation id="325" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:74 %t1_1 = add i32 %add_ln66_6, i32 %add_ln66_4

]]></Node>
<StgValue><ssdm name="t1_1"/></StgValue>
</operation>

<operation id="326" st_id="22" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:108 %m_load_2 = load i6 %m_addr_2

]]></Node>
<StgValue><ssdm name="m_load_2"/></StgValue>
</operation>

<operation id="327" st_id="22" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:146 %m_load_3 = load i6 %m_addr_3

]]></Node>
<StgValue><ssdm name="m_load_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="328" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:47 %and_ln67 = and i32 %b_33, i32 %a

]]></Node>
<StgValue><ssdm name="and_ln67"/></StgValue>
</operation>

<operation id="329" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:48 %and_ln67_1 = and i32 %c_33, i32 %a

]]></Node>
<StgValue><ssdm name="and_ln67_1"/></StgValue>
</operation>

<operation id="330" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:49 %and_ln67_2 = and i32 %c_33, i32 %b_33

]]></Node>
<StgValue><ssdm name="and_ln67_2"/></StgValue>
</operation>

<operation id="331" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:50 %xor_ln67_2 = xor i32 %and_ln67, i32 %and_ln67_2

]]></Node>
<StgValue><ssdm name="xor_ln67_2"/></StgValue>
</operation>

<operation id="332" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:51 %xor_ln67_3 = xor i32 %xor_ln67_2, i32 %and_ln67_1

]]></Node>
<StgValue><ssdm name="xor_ln67_3"/></StgValue>
</operation>

<operation id="333" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:53 %add_ln75 = add i32 %xor_ln67_1, i32 %t1

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="334" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:54 %a_33 = add i32 %add_ln75, i32 %xor_ln67_3

]]></Node>
<StgValue><ssdm name="a_33"/></StgValue>
</operation>

<operation id="335" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:75 %lshr_ln67_3 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_33, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_3"/></StgValue>
</operation>

<operation id="336" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:76 %trunc_ln67_3 = trunc i32 %a_33

]]></Node>
<StgValue><ssdm name="trunc_ln67_3"/></StgValue>
</operation>

<operation id="337" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:77 %or_ln67_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_3, i30 %lshr_ln67_3

]]></Node>
<StgValue><ssdm name="or_ln67_3"/></StgValue>
</operation>

<operation id="338" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:78 %lshr_ln67_4 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_33, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_4"/></StgValue>
</operation>

<operation id="339" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:79 %trunc_ln67_4 = trunc i32 %a_33

]]></Node>
<StgValue><ssdm name="trunc_ln67_4"/></StgValue>
</operation>

<operation id="340" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:80 %or_ln67_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_4, i19 %lshr_ln67_4

]]></Node>
<StgValue><ssdm name="or_ln67_4"/></StgValue>
</operation>

<operation id="341" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:81 %lshr_ln67_5 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_33, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_5"/></StgValue>
</operation>

<operation id="342" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:82 %trunc_ln67_5 = trunc i32 %a_33

]]></Node>
<StgValue><ssdm name="trunc_ln67_5"/></StgValue>
</operation>

<operation id="343" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:83 %or_ln67_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_5, i10 %lshr_ln67_5

]]></Node>
<StgValue><ssdm name="or_ln67_5"/></StgValue>
</operation>

<operation id="344" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:84 %xor_ln67_4 = xor i32 %or_ln67_3, i32 %or_ln67_4

]]></Node>
<StgValue><ssdm name="xor_ln67_4"/></StgValue>
</operation>

<operation id="345" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:85 %xor_ln67_5 = xor i32 %xor_ln67_4, i32 %or_ln67_5

]]></Node>
<StgValue><ssdm name="xor_ln67_5"/></StgValue>
</operation>

<operation id="346" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:86 %and_ln67_3 = and i32 %a_33, i32 %a

]]></Node>
<StgValue><ssdm name="and_ln67_3"/></StgValue>
</operation>

<operation id="347" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:87 %and_ln67_4 = and i32 %a_33, i32 %b_33

]]></Node>
<StgValue><ssdm name="and_ln67_4"/></StgValue>
</operation>

<operation id="348" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:88 %xor_ln67_6 = xor i32 %and_ln67, i32 %and_ln67_4

]]></Node>
<StgValue><ssdm name="xor_ln67_6"/></StgValue>
</operation>

<operation id="349" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:89 %xor_ln67_7 = xor i32 %xor_ln67_6, i32 %and_ln67_3

]]></Node>
<StgValue><ssdm name="xor_ln67_7"/></StgValue>
</operation>

<operation id="350" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:90 %e_34 = add i32 %t1_1, i32 %c_33

]]></Node>
<StgValue><ssdm name="e_34"/></StgValue>
</operation>

<operation id="351" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:91 %add_ln75_2 = add i32 %xor_ln67_7, i32 %t1_1

]]></Node>
<StgValue><ssdm name="add_ln75_2"/></StgValue>
</operation>

<operation id="352" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:92 %a_34 = add i32 %add_ln75_2, i32 %xor_ln67_5

]]></Node>
<StgValue><ssdm name="a_34"/></StgValue>
</operation>

<operation id="353" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:93 %lshr_ln66_6 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_34, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_6"/></StgValue>
</operation>

<operation id="354" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:94 %trunc_ln66_6 = trunc i32 %e_34

]]></Node>
<StgValue><ssdm name="trunc_ln66_6"/></StgValue>
</operation>

<operation id="355" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:95 %or_ln66_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_6, i26 %lshr_ln66_6

]]></Node>
<StgValue><ssdm name="or_ln66_6"/></StgValue>
</operation>

<operation id="356" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:96 %lshr_ln66_7 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_34, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_7"/></StgValue>
</operation>

<operation id="357" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:97 %trunc_ln66_7 = trunc i32 %e_34

]]></Node>
<StgValue><ssdm name="trunc_ln66_7"/></StgValue>
</operation>

<operation id="358" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:98 %or_ln66_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_7, i21 %lshr_ln66_7

]]></Node>
<StgValue><ssdm name="or_ln66_7"/></StgValue>
</operation>

<operation id="359" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:99 %lshr_ln66_8 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_34, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_8"/></StgValue>
</operation>

<operation id="360" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:100 %trunc_ln66_8 = trunc i32 %e_34

]]></Node>
<StgValue><ssdm name="trunc_ln66_8"/></StgValue>
</operation>

<operation id="361" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:101 %or_ln66_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_8, i7 %lshr_ln66_8

]]></Node>
<StgValue><ssdm name="or_ln66_8"/></StgValue>
</operation>

<operation id="362" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:102 %xor_ln66_8 = xor i32 %or_ln66_6, i32 %or_ln66_7

]]></Node>
<StgValue><ssdm name="xor_ln66_8"/></StgValue>
</operation>

<operation id="363" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:103 %xor_ln66_9 = xor i32 %xor_ln66_8, i32 %or_ln66_8

]]></Node>
<StgValue><ssdm name="xor_ln66_9"/></StgValue>
</operation>

<operation id="364" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:104 %and_ln66_4 = and i32 %e_34, i32 %e_33

]]></Node>
<StgValue><ssdm name="and_ln66_4"/></StgValue>
</operation>

<operation id="365" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:105 %xor_ln66_10 = xor i32 %e_34, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_10"/></StgValue>
</operation>

<operation id="366" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:106 %and_ln66_5 = and i32 %e, i32 %xor_ln66_10

]]></Node>
<StgValue><ssdm name="and_ln66_5"/></StgValue>
</operation>

<operation id="367" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:107 %xor_ln66_11 = xor i32 %and_ln66_4, i32 %and_ln66_5

]]></Node>
<StgValue><ssdm name="xor_ln66_11"/></StgValue>
</operation>

<operation id="368" st_id="23" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:108 %m_load_2 = load i6 %m_addr_2

]]></Node>
<StgValue><ssdm name="m_load_2"/></StgValue>
</operation>

<operation id="369" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:109 %add_ln66_8 = add i32 %m_load_2, i32 3049323471

]]></Node>
<StgValue><ssdm name="add_ln66_8"/></StgValue>
</operation>

<operation id="370" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:110 %add_ln66_9 = add i32 %f_33, i32 %xor_ln66_9

]]></Node>
<StgValue><ssdm name="add_ln66_9"/></StgValue>
</operation>

<operation id="371" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:111 %add_ln66_10 = add i32 %add_ln66_9, i32 %xor_ln66_11

]]></Node>
<StgValue><ssdm name="add_ln66_10"/></StgValue>
</operation>

<operation id="372" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:112 %t1_2 = add i32 %add_ln66_10, i32 %add_ln66_8

]]></Node>
<StgValue><ssdm name="t1_2"/></StgValue>
</operation>

<operation id="373" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:113 %lshr_ln67_6 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_34, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_6"/></StgValue>
</operation>

<operation id="374" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:114 %trunc_ln67_6 = trunc i32 %a_34

]]></Node>
<StgValue><ssdm name="trunc_ln67_6"/></StgValue>
</operation>

<operation id="375" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:115 %or_ln67_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_6, i30 %lshr_ln67_6

]]></Node>
<StgValue><ssdm name="or_ln67_6"/></StgValue>
</operation>

<operation id="376" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:116 %lshr_ln67_7 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_34, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_7"/></StgValue>
</operation>

<operation id="377" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:117 %trunc_ln67_7 = trunc i32 %a_34

]]></Node>
<StgValue><ssdm name="trunc_ln67_7"/></StgValue>
</operation>

<operation id="378" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:118 %or_ln67_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_7, i19 %lshr_ln67_7

]]></Node>
<StgValue><ssdm name="or_ln67_7"/></StgValue>
</operation>

<operation id="379" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:119 %lshr_ln67_8 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_34, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_8"/></StgValue>
</operation>

<operation id="380" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:120 %trunc_ln67_8 = trunc i32 %a_34

]]></Node>
<StgValue><ssdm name="trunc_ln67_8"/></StgValue>
</operation>

<operation id="381" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:121 %or_ln67_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_8, i10 %lshr_ln67_8

]]></Node>
<StgValue><ssdm name="or_ln67_8"/></StgValue>
</operation>

<operation id="382" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:122 %xor_ln67_8 = xor i32 %or_ln67_6, i32 %or_ln67_7

]]></Node>
<StgValue><ssdm name="xor_ln67_8"/></StgValue>
</operation>

<operation id="383" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:123 %xor_ln67_9 = xor i32 %xor_ln67_8, i32 %or_ln67_8

]]></Node>
<StgValue><ssdm name="xor_ln67_9"/></StgValue>
</operation>

<operation id="384" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:128 %e_35 = add i32 %t1_2, i32 %b_33

]]></Node>
<StgValue><ssdm name="e_35"/></StgValue>
</operation>

<operation id="385" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:131 %lshr_ln66_9 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_35, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_9"/></StgValue>
</operation>

<operation id="386" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:132 %trunc_ln66_9 = trunc i32 %e_35

]]></Node>
<StgValue><ssdm name="trunc_ln66_9"/></StgValue>
</operation>

<operation id="387" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:133 %or_ln66_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_9, i26 %lshr_ln66_9

]]></Node>
<StgValue><ssdm name="or_ln66_9"/></StgValue>
</operation>

<operation id="388" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:134 %lshr_ln66_s = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_35, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_s"/></StgValue>
</operation>

<operation id="389" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:135 %trunc_ln66_10 = trunc i32 %e_35

]]></Node>
<StgValue><ssdm name="trunc_ln66_10"/></StgValue>
</operation>

<operation id="390" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:136 %or_ln66_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_10, i21 %lshr_ln66_s

]]></Node>
<StgValue><ssdm name="or_ln66_s"/></StgValue>
</operation>

<operation id="391" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:137 %lshr_ln66_10 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_35, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_10"/></StgValue>
</operation>

<operation id="392" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:138 %trunc_ln66_11 = trunc i32 %e_35

]]></Node>
<StgValue><ssdm name="trunc_ln66_11"/></StgValue>
</operation>

<operation id="393" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:139 %or_ln66_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_11, i7 %lshr_ln66_10

]]></Node>
<StgValue><ssdm name="or_ln66_10"/></StgValue>
</operation>

<operation id="394" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:140 %xor_ln66_12 = xor i32 %or_ln66_9, i32 %or_ln66_s

]]></Node>
<StgValue><ssdm name="xor_ln66_12"/></StgValue>
</operation>

<operation id="395" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:141 %xor_ln66_13 = xor i32 %xor_ln66_12, i32 %or_ln66_10

]]></Node>
<StgValue><ssdm name="xor_ln66_13"/></StgValue>
</operation>

<operation id="396" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:142 %and_ln66_6 = and i32 %e_35, i32 %e_34

]]></Node>
<StgValue><ssdm name="and_ln66_6"/></StgValue>
</operation>

<operation id="397" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:143 %xor_ln66_14 = xor i32 %e_35, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_14"/></StgValue>
</operation>

<operation id="398" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:144 %and_ln66_7 = and i32 %e_33, i32 %xor_ln66_14

]]></Node>
<StgValue><ssdm name="and_ln66_7"/></StgValue>
</operation>

<operation id="399" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:145 %xor_ln66_15 = xor i32 %and_ln66_6, i32 %and_ln66_7

]]></Node>
<StgValue><ssdm name="xor_ln66_15"/></StgValue>
</operation>

<operation id="400" st_id="23" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:146 %m_load_3 = load i6 %m_addr_3

]]></Node>
<StgValue><ssdm name="m_load_3"/></StgValue>
</operation>

<operation id="401" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:147 %add_ln66_12 = add i32 %m_load_3, i32 %xor_ln66_15

]]></Node>
<StgValue><ssdm name="add_ln66_12"/></StgValue>
</operation>

<operation id="402" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:148 %add_ln66_13 = add i32 %xor_ln66_13, i32 3921009573

]]></Node>
<StgValue><ssdm name="add_ln66_13"/></StgValue>
</operation>

<operation id="403" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:149 %add_ln66_14 = add i32 %add_ln66_13, i32 %e

]]></Node>
<StgValue><ssdm name="add_ln66_14"/></StgValue>
</operation>

<operation id="404" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:150 %t1_3 = add i32 %add_ln66_14, i32 %add_ln66_12

]]></Node>
<StgValue><ssdm name="t1_3"/></StgValue>
</operation>

<operation id="405" st_id="23" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:184 %m_load_4 = load i6 %m_addr_4

]]></Node>
<StgValue><ssdm name="m_load_4"/></StgValue>
</operation>

<operation id="406" st_id="23" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:222 %m_load_5 = load i6 %m_addr_5

]]></Node>
<StgValue><ssdm name="m_load_5"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="407" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:124 %and_ln67_5 = and i32 %a_34, i32 %a_33

]]></Node>
<StgValue><ssdm name="and_ln67_5"/></StgValue>
</operation>

<operation id="408" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:125 %and_ln67_6 = and i32 %a_34, i32 %a

]]></Node>
<StgValue><ssdm name="and_ln67_6"/></StgValue>
</operation>

<operation id="409" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:126 %xor_ln67_10 = xor i32 %and_ln67_3, i32 %and_ln67_6

]]></Node>
<StgValue><ssdm name="xor_ln67_10"/></StgValue>
</operation>

<operation id="410" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:127 %xor_ln67_11 = xor i32 %xor_ln67_10, i32 %and_ln67_5

]]></Node>
<StgValue><ssdm name="xor_ln67_11"/></StgValue>
</operation>

<operation id="411" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:129 %add_ln75_4 = add i32 %xor_ln67_11, i32 %t1_2

]]></Node>
<StgValue><ssdm name="add_ln75_4"/></StgValue>
</operation>

<operation id="412" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:130 %a_35 = add i32 %add_ln75_4, i32 %xor_ln67_9

]]></Node>
<StgValue><ssdm name="a_35"/></StgValue>
</operation>

<operation id="413" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:151 %lshr_ln67_9 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_35, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_9"/></StgValue>
</operation>

<operation id="414" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:152 %trunc_ln67_9 = trunc i32 %a_35

]]></Node>
<StgValue><ssdm name="trunc_ln67_9"/></StgValue>
</operation>

<operation id="415" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:153 %or_ln67_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_9, i30 %lshr_ln67_9

]]></Node>
<StgValue><ssdm name="or_ln67_9"/></StgValue>
</operation>

<operation id="416" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:154 %lshr_ln67_s = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_35, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_s"/></StgValue>
</operation>

<operation id="417" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:155 %trunc_ln67_10 = trunc i32 %a_35

]]></Node>
<StgValue><ssdm name="trunc_ln67_10"/></StgValue>
</operation>

<operation id="418" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:156 %or_ln67_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_10, i19 %lshr_ln67_s

]]></Node>
<StgValue><ssdm name="or_ln67_s"/></StgValue>
</operation>

<operation id="419" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:157 %lshr_ln67_10 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_35, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_10"/></StgValue>
</operation>

<operation id="420" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:158 %trunc_ln67_11 = trunc i32 %a_35

]]></Node>
<StgValue><ssdm name="trunc_ln67_11"/></StgValue>
</operation>

<operation id="421" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:159 %or_ln67_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_11, i10 %lshr_ln67_10

]]></Node>
<StgValue><ssdm name="or_ln67_10"/></StgValue>
</operation>

<operation id="422" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:160 %xor_ln67_12 = xor i32 %or_ln67_9, i32 %or_ln67_s

]]></Node>
<StgValue><ssdm name="xor_ln67_12"/></StgValue>
</operation>

<operation id="423" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:161 %xor_ln67_13 = xor i32 %xor_ln67_12, i32 %or_ln67_10

]]></Node>
<StgValue><ssdm name="xor_ln67_13"/></StgValue>
</operation>

<operation id="424" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:162 %and_ln67_7 = and i32 %a_35, i32 %a_34

]]></Node>
<StgValue><ssdm name="and_ln67_7"/></StgValue>
</operation>

<operation id="425" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:163 %and_ln67_8 = and i32 %a_35, i32 %a_33

]]></Node>
<StgValue><ssdm name="and_ln67_8"/></StgValue>
</operation>

<operation id="426" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:164 %xor_ln67_14 = xor i32 %and_ln67_5, i32 %and_ln67_8

]]></Node>
<StgValue><ssdm name="xor_ln67_14"/></StgValue>
</operation>

<operation id="427" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:165 %xor_ln67_15 = xor i32 %xor_ln67_14, i32 %and_ln67_7

]]></Node>
<StgValue><ssdm name="xor_ln67_15"/></StgValue>
</operation>

<operation id="428" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:166 %e_36 = add i32 %t1_3, i32 %a

]]></Node>
<StgValue><ssdm name="e_36"/></StgValue>
</operation>

<operation id="429" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:167 %add_ln75_6 = add i32 %xor_ln67_15, i32 %t1_3

]]></Node>
<StgValue><ssdm name="add_ln75_6"/></StgValue>
</operation>

<operation id="430" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:168 %a_36 = add i32 %add_ln75_6, i32 %xor_ln67_13

]]></Node>
<StgValue><ssdm name="a_36"/></StgValue>
</operation>

<operation id="431" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:169 %lshr_ln66_11 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_36, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_11"/></StgValue>
</operation>

<operation id="432" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:170 %trunc_ln66_12 = trunc i32 %e_36

]]></Node>
<StgValue><ssdm name="trunc_ln66_12"/></StgValue>
</operation>

<operation id="433" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:171 %or_ln66_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_12, i26 %lshr_ln66_11

]]></Node>
<StgValue><ssdm name="or_ln66_11"/></StgValue>
</operation>

<operation id="434" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:172 %lshr_ln66_12 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_36, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_12"/></StgValue>
</operation>

<operation id="435" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:173 %trunc_ln66_13 = trunc i32 %e_36

]]></Node>
<StgValue><ssdm name="trunc_ln66_13"/></StgValue>
</operation>

<operation id="436" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:174 %or_ln66_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_13, i21 %lshr_ln66_12

]]></Node>
<StgValue><ssdm name="or_ln66_12"/></StgValue>
</operation>

<operation id="437" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:175 %lshr_ln66_13 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_36, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_13"/></StgValue>
</operation>

<operation id="438" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:176 %trunc_ln66_14 = trunc i32 %e_36

]]></Node>
<StgValue><ssdm name="trunc_ln66_14"/></StgValue>
</operation>

<operation id="439" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:177 %or_ln66_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_14, i7 %lshr_ln66_13

]]></Node>
<StgValue><ssdm name="or_ln66_13"/></StgValue>
</operation>

<operation id="440" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:178 %xor_ln66_16 = xor i32 %or_ln66_11, i32 %or_ln66_12

]]></Node>
<StgValue><ssdm name="xor_ln66_16"/></StgValue>
</operation>

<operation id="441" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:179 %xor_ln66_17 = xor i32 %xor_ln66_16, i32 %or_ln66_13

]]></Node>
<StgValue><ssdm name="xor_ln66_17"/></StgValue>
</operation>

<operation id="442" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:180 %and_ln66_8 = and i32 %e_36, i32 %e_35

]]></Node>
<StgValue><ssdm name="and_ln66_8"/></StgValue>
</operation>

<operation id="443" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:181 %xor_ln66_18 = xor i32 %e_36, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_18"/></StgValue>
</operation>

<operation id="444" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:182 %and_ln66_9 = and i32 %e_34, i32 %xor_ln66_18

]]></Node>
<StgValue><ssdm name="and_ln66_9"/></StgValue>
</operation>

<operation id="445" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:183 %xor_ln66_19 = xor i32 %and_ln66_8, i32 %and_ln66_9

]]></Node>
<StgValue><ssdm name="xor_ln66_19"/></StgValue>
</operation>

<operation id="446" st_id="24" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:184 %m_load_4 = load i6 %m_addr_4

]]></Node>
<StgValue><ssdm name="m_load_4"/></StgValue>
</operation>

<operation id="447" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:185 %add_ln66_16 = add i32 %m_load_4, i32 %xor_ln66_19

]]></Node>
<StgValue><ssdm name="add_ln66_16"/></StgValue>
</operation>

<operation id="448" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:186 %add_ln66_17 = add i32 %xor_ln66_17, i32 961987163

]]></Node>
<StgValue><ssdm name="add_ln66_17"/></StgValue>
</operation>

<operation id="449" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:187 %add_ln66_18 = add i32 %add_ln66_17, i32 %e_33

]]></Node>
<StgValue><ssdm name="add_ln66_18"/></StgValue>
</operation>

<operation id="450" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:188 %t1_4 = add i32 %add_ln66_18, i32 %add_ln66_16

]]></Node>
<StgValue><ssdm name="t1_4"/></StgValue>
</operation>

<operation id="451" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:189 %lshr_ln67_11 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_36, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_11"/></StgValue>
</operation>

<operation id="452" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:190 %trunc_ln67_12 = trunc i32 %a_36

]]></Node>
<StgValue><ssdm name="trunc_ln67_12"/></StgValue>
</operation>

<operation id="453" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:191 %or_ln67_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_12, i30 %lshr_ln67_11

]]></Node>
<StgValue><ssdm name="or_ln67_11"/></StgValue>
</operation>

<operation id="454" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:192 %lshr_ln67_12 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_36, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_12"/></StgValue>
</operation>

<operation id="455" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:193 %trunc_ln67_13 = trunc i32 %a_36

]]></Node>
<StgValue><ssdm name="trunc_ln67_13"/></StgValue>
</operation>

<operation id="456" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:194 %or_ln67_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_13, i19 %lshr_ln67_12

]]></Node>
<StgValue><ssdm name="or_ln67_12"/></StgValue>
</operation>

<operation id="457" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:195 %lshr_ln67_13 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_36, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_13"/></StgValue>
</operation>

<operation id="458" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:196 %trunc_ln67_14 = trunc i32 %a_36

]]></Node>
<StgValue><ssdm name="trunc_ln67_14"/></StgValue>
</operation>

<operation id="459" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:197 %or_ln67_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_14, i10 %lshr_ln67_13

]]></Node>
<StgValue><ssdm name="or_ln67_13"/></StgValue>
</operation>

<operation id="460" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:198 %xor_ln67_16 = xor i32 %or_ln67_11, i32 %or_ln67_12

]]></Node>
<StgValue><ssdm name="xor_ln67_16"/></StgValue>
</operation>

<operation id="461" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:199 %xor_ln67_17 = xor i32 %xor_ln67_16, i32 %or_ln67_13

]]></Node>
<StgValue><ssdm name="xor_ln67_17"/></StgValue>
</operation>

<operation id="462" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:204 %e_37 = add i32 %t1_4, i32 %a_33

]]></Node>
<StgValue><ssdm name="e_37"/></StgValue>
</operation>

<operation id="463" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:207 %lshr_ln66_14 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_37, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_14"/></StgValue>
</operation>

<operation id="464" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:208 %trunc_ln66_15 = trunc i32 %e_37

]]></Node>
<StgValue><ssdm name="trunc_ln66_15"/></StgValue>
</operation>

<operation id="465" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:209 %or_ln66_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_15, i26 %lshr_ln66_14

]]></Node>
<StgValue><ssdm name="or_ln66_14"/></StgValue>
</operation>

<operation id="466" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:210 %lshr_ln66_15 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_37, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_15"/></StgValue>
</operation>

<operation id="467" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:211 %trunc_ln66_16 = trunc i32 %e_37

]]></Node>
<StgValue><ssdm name="trunc_ln66_16"/></StgValue>
</operation>

<operation id="468" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:212 %or_ln66_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_16, i21 %lshr_ln66_15

]]></Node>
<StgValue><ssdm name="or_ln66_15"/></StgValue>
</operation>

<operation id="469" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:213 %lshr_ln66_16 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_37, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_16"/></StgValue>
</operation>

<operation id="470" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:214 %trunc_ln66_17 = trunc i32 %e_37

]]></Node>
<StgValue><ssdm name="trunc_ln66_17"/></StgValue>
</operation>

<operation id="471" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:215 %or_ln66_16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_17, i7 %lshr_ln66_16

]]></Node>
<StgValue><ssdm name="or_ln66_16"/></StgValue>
</operation>

<operation id="472" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:216 %xor_ln66_20 = xor i32 %or_ln66_14, i32 %or_ln66_15

]]></Node>
<StgValue><ssdm name="xor_ln66_20"/></StgValue>
</operation>

<operation id="473" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:217 %xor_ln66_21 = xor i32 %xor_ln66_20, i32 %or_ln66_16

]]></Node>
<StgValue><ssdm name="xor_ln66_21"/></StgValue>
</operation>

<operation id="474" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:218 %and_ln66_10 = and i32 %e_37, i32 %e_36

]]></Node>
<StgValue><ssdm name="and_ln66_10"/></StgValue>
</operation>

<operation id="475" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:219 %xor_ln66_22 = xor i32 %e_37, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_22"/></StgValue>
</operation>

<operation id="476" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:220 %and_ln66_11 = and i32 %e_35, i32 %xor_ln66_22

]]></Node>
<StgValue><ssdm name="and_ln66_11"/></StgValue>
</operation>

<operation id="477" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:221 %xor_ln66_23 = xor i32 %and_ln66_10, i32 %and_ln66_11

]]></Node>
<StgValue><ssdm name="xor_ln66_23"/></StgValue>
</operation>

<operation id="478" st_id="24" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:222 %m_load_5 = load i6 %m_addr_5

]]></Node>
<StgValue><ssdm name="m_load_5"/></StgValue>
</operation>

<operation id="479" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:223 %add_ln66_20 = add i32 %m_load_5, i32 %xor_ln66_23

]]></Node>
<StgValue><ssdm name="add_ln66_20"/></StgValue>
</operation>

<operation id="480" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:224 %add_ln66_21 = add i32 %xor_ln66_21, i32 1508970993

]]></Node>
<StgValue><ssdm name="add_ln66_21"/></StgValue>
</operation>

<operation id="481" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:225 %add_ln66_22 = add i32 %add_ln66_21, i32 %e_34

]]></Node>
<StgValue><ssdm name="add_ln66_22"/></StgValue>
</operation>

<operation id="482" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:226 %t1_5 = add i32 %add_ln66_22, i32 %add_ln66_20

]]></Node>
<StgValue><ssdm name="t1_5"/></StgValue>
</operation>

<operation id="483" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:260 %m_load_6 = load i6 %m_addr_6

]]></Node>
<StgValue><ssdm name="m_load_6"/></StgValue>
</operation>

<operation id="484" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:298 %m_load_7 = load i6 %m_addr_7

]]></Node>
<StgValue><ssdm name="m_load_7"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="485" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:200 %and_ln67_9 = and i32 %a_36, i32 %a_35

]]></Node>
<StgValue><ssdm name="and_ln67_9"/></StgValue>
</operation>

<operation id="486" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:201 %and_ln67_10 = and i32 %a_36, i32 %a_34

]]></Node>
<StgValue><ssdm name="and_ln67_10"/></StgValue>
</operation>

<operation id="487" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:202 %xor_ln67_18 = xor i32 %and_ln67_7, i32 %and_ln67_10

]]></Node>
<StgValue><ssdm name="xor_ln67_18"/></StgValue>
</operation>

<operation id="488" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:203 %xor_ln67_19 = xor i32 %xor_ln67_18, i32 %and_ln67_9

]]></Node>
<StgValue><ssdm name="xor_ln67_19"/></StgValue>
</operation>

<operation id="489" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:205 %add_ln75_8 = add i32 %xor_ln67_19, i32 %t1_4

]]></Node>
<StgValue><ssdm name="add_ln75_8"/></StgValue>
</operation>

<operation id="490" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:206 %a_37 = add i32 %add_ln75_8, i32 %xor_ln67_17

]]></Node>
<StgValue><ssdm name="a_37"/></StgValue>
</operation>

<operation id="491" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:227 %lshr_ln67_14 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_37, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_14"/></StgValue>
</operation>

<operation id="492" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:228 %trunc_ln67_15 = trunc i32 %a_37

]]></Node>
<StgValue><ssdm name="trunc_ln67_15"/></StgValue>
</operation>

<operation id="493" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:229 %or_ln67_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_15, i30 %lshr_ln67_14

]]></Node>
<StgValue><ssdm name="or_ln67_14"/></StgValue>
</operation>

<operation id="494" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:230 %lshr_ln67_15 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_37, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_15"/></StgValue>
</operation>

<operation id="495" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:231 %trunc_ln67_16 = trunc i32 %a_37

]]></Node>
<StgValue><ssdm name="trunc_ln67_16"/></StgValue>
</operation>

<operation id="496" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:232 %or_ln67_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_16, i19 %lshr_ln67_15

]]></Node>
<StgValue><ssdm name="or_ln67_15"/></StgValue>
</operation>

<operation id="497" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:233 %lshr_ln67_16 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_37, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_16"/></StgValue>
</operation>

<operation id="498" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:234 %trunc_ln67_17 = trunc i32 %a_37

]]></Node>
<StgValue><ssdm name="trunc_ln67_17"/></StgValue>
</operation>

<operation id="499" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:235 %or_ln67_16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_17, i10 %lshr_ln67_16

]]></Node>
<StgValue><ssdm name="or_ln67_16"/></StgValue>
</operation>

<operation id="500" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:236 %xor_ln67_20 = xor i32 %or_ln67_14, i32 %or_ln67_15

]]></Node>
<StgValue><ssdm name="xor_ln67_20"/></StgValue>
</operation>

<operation id="501" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:237 %xor_ln67_21 = xor i32 %xor_ln67_20, i32 %or_ln67_16

]]></Node>
<StgValue><ssdm name="xor_ln67_21"/></StgValue>
</operation>

<operation id="502" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:238 %and_ln67_11 = and i32 %a_37, i32 %a_36

]]></Node>
<StgValue><ssdm name="and_ln67_11"/></StgValue>
</operation>

<operation id="503" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:239 %and_ln67_12 = and i32 %a_37, i32 %a_35

]]></Node>
<StgValue><ssdm name="and_ln67_12"/></StgValue>
</operation>

<operation id="504" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:240 %xor_ln67_22 = xor i32 %and_ln67_9, i32 %and_ln67_12

]]></Node>
<StgValue><ssdm name="xor_ln67_22"/></StgValue>
</operation>

<operation id="505" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:241 %xor_ln67_23 = xor i32 %xor_ln67_22, i32 %and_ln67_11

]]></Node>
<StgValue><ssdm name="xor_ln67_23"/></StgValue>
</operation>

<operation id="506" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:242 %e_38 = add i32 %t1_5, i32 %a_34

]]></Node>
<StgValue><ssdm name="e_38"/></StgValue>
</operation>

<operation id="507" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:243 %add_ln75_10 = add i32 %xor_ln67_23, i32 %t1_5

]]></Node>
<StgValue><ssdm name="add_ln75_10"/></StgValue>
</operation>

<operation id="508" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:244 %a_38 = add i32 %add_ln75_10, i32 %xor_ln67_21

]]></Node>
<StgValue><ssdm name="a_38"/></StgValue>
</operation>

<operation id="509" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:245 %lshr_ln66_17 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_38, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_17"/></StgValue>
</operation>

<operation id="510" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:246 %trunc_ln66_18 = trunc i32 %e_38

]]></Node>
<StgValue><ssdm name="trunc_ln66_18"/></StgValue>
</operation>

<operation id="511" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:247 %or_ln66_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_18, i26 %lshr_ln66_17

]]></Node>
<StgValue><ssdm name="or_ln66_17"/></StgValue>
</operation>

<operation id="512" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:248 %lshr_ln66_18 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_38, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_18"/></StgValue>
</operation>

<operation id="513" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:249 %trunc_ln66_19 = trunc i32 %e_38

]]></Node>
<StgValue><ssdm name="trunc_ln66_19"/></StgValue>
</operation>

<operation id="514" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:250 %or_ln66_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_19, i21 %lshr_ln66_18

]]></Node>
<StgValue><ssdm name="or_ln66_18"/></StgValue>
</operation>

<operation id="515" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:251 %lshr_ln66_19 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_38, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_19"/></StgValue>
</operation>

<operation id="516" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:252 %trunc_ln66_20 = trunc i32 %e_38

]]></Node>
<StgValue><ssdm name="trunc_ln66_20"/></StgValue>
</operation>

<operation id="517" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:253 %or_ln66_19 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_20, i7 %lshr_ln66_19

]]></Node>
<StgValue><ssdm name="or_ln66_19"/></StgValue>
</operation>

<operation id="518" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:254 %xor_ln66_24 = xor i32 %or_ln66_17, i32 %or_ln66_18

]]></Node>
<StgValue><ssdm name="xor_ln66_24"/></StgValue>
</operation>

<operation id="519" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:255 %xor_ln66_25 = xor i32 %xor_ln66_24, i32 %or_ln66_19

]]></Node>
<StgValue><ssdm name="xor_ln66_25"/></StgValue>
</operation>

<operation id="520" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:256 %and_ln66_12 = and i32 %e_38, i32 %e_37

]]></Node>
<StgValue><ssdm name="and_ln66_12"/></StgValue>
</operation>

<operation id="521" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:257 %xor_ln66_26 = xor i32 %e_38, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_26"/></StgValue>
</operation>

<operation id="522" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:258 %and_ln66_13 = and i32 %e_36, i32 %xor_ln66_26

]]></Node>
<StgValue><ssdm name="and_ln66_13"/></StgValue>
</operation>

<operation id="523" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:259 %xor_ln66_27 = xor i32 %and_ln66_12, i32 %and_ln66_13

]]></Node>
<StgValue><ssdm name="xor_ln66_27"/></StgValue>
</operation>

<operation id="524" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:260 %m_load_6 = load i6 %m_addr_6

]]></Node>
<StgValue><ssdm name="m_load_6"/></StgValue>
</operation>

<operation id="525" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:261 %add_ln66_24 = add i32 %m_load_6, i32 %e_35

]]></Node>
<StgValue><ssdm name="add_ln66_24"/></StgValue>
</operation>

<operation id="526" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:262 %add_ln66_25 = add i32 %xor_ln66_25, i32 2453635748

]]></Node>
<StgValue><ssdm name="add_ln66_25"/></StgValue>
</operation>

<operation id="527" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:263 %add_ln66_26 = add i32 %add_ln66_25, i32 %xor_ln66_27

]]></Node>
<StgValue><ssdm name="add_ln66_26"/></StgValue>
</operation>

<operation id="528" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:264 %t1_6 = add i32 %add_ln66_26, i32 %add_ln66_24

]]></Node>
<StgValue><ssdm name="t1_6"/></StgValue>
</operation>

<operation id="529" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:265 %lshr_ln67_17 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_38, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_17"/></StgValue>
</operation>

<operation id="530" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:266 %trunc_ln67_18 = trunc i32 %a_38

]]></Node>
<StgValue><ssdm name="trunc_ln67_18"/></StgValue>
</operation>

<operation id="531" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:267 %or_ln67_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_18, i30 %lshr_ln67_17

]]></Node>
<StgValue><ssdm name="or_ln67_17"/></StgValue>
</operation>

<operation id="532" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:268 %lshr_ln67_18 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_38, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_18"/></StgValue>
</operation>

<operation id="533" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:269 %trunc_ln67_19 = trunc i32 %a_38

]]></Node>
<StgValue><ssdm name="trunc_ln67_19"/></StgValue>
</operation>

<operation id="534" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:270 %or_ln67_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_19, i19 %lshr_ln67_18

]]></Node>
<StgValue><ssdm name="or_ln67_18"/></StgValue>
</operation>

<operation id="535" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:271 %lshr_ln67_19 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_38, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_19"/></StgValue>
</operation>

<operation id="536" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:272 %trunc_ln67_20 = trunc i32 %a_38

]]></Node>
<StgValue><ssdm name="trunc_ln67_20"/></StgValue>
</operation>

<operation id="537" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:273 %or_ln67_19 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_20, i10 %lshr_ln67_19

]]></Node>
<StgValue><ssdm name="or_ln67_19"/></StgValue>
</operation>

<operation id="538" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:274 %xor_ln67_24 = xor i32 %or_ln67_17, i32 %or_ln67_18

]]></Node>
<StgValue><ssdm name="xor_ln67_24"/></StgValue>
</operation>

<operation id="539" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:275 %xor_ln67_25 = xor i32 %xor_ln67_24, i32 %or_ln67_19

]]></Node>
<StgValue><ssdm name="xor_ln67_25"/></StgValue>
</operation>

<operation id="540" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:280 %e_39 = add i32 %t1_6, i32 %a_35

]]></Node>
<StgValue><ssdm name="e_39"/></StgValue>
</operation>

<operation id="541" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:283 %lshr_ln66_20 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_39, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_20"/></StgValue>
</operation>

<operation id="542" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:284 %trunc_ln66_21 = trunc i32 %e_39

]]></Node>
<StgValue><ssdm name="trunc_ln66_21"/></StgValue>
</operation>

<operation id="543" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:285 %or_ln66_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_21, i26 %lshr_ln66_20

]]></Node>
<StgValue><ssdm name="or_ln66_20"/></StgValue>
</operation>

<operation id="544" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:286 %lshr_ln66_21 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_39, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_21"/></StgValue>
</operation>

<operation id="545" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:287 %trunc_ln66_22 = trunc i32 %e_39

]]></Node>
<StgValue><ssdm name="trunc_ln66_22"/></StgValue>
</operation>

<operation id="546" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:288 %or_ln66_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_22, i21 %lshr_ln66_21

]]></Node>
<StgValue><ssdm name="or_ln66_21"/></StgValue>
</operation>

<operation id="547" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:289 %lshr_ln66_22 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_39, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_22"/></StgValue>
</operation>

<operation id="548" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:290 %trunc_ln66_23 = trunc i32 %e_39

]]></Node>
<StgValue><ssdm name="trunc_ln66_23"/></StgValue>
</operation>

<operation id="549" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:291 %or_ln66_22 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_23, i7 %lshr_ln66_22

]]></Node>
<StgValue><ssdm name="or_ln66_22"/></StgValue>
</operation>

<operation id="550" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:292 %xor_ln66_28 = xor i32 %or_ln66_20, i32 %or_ln66_21

]]></Node>
<StgValue><ssdm name="xor_ln66_28"/></StgValue>
</operation>

<operation id="551" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:293 %xor_ln66_29 = xor i32 %xor_ln66_28, i32 %or_ln66_22

]]></Node>
<StgValue><ssdm name="xor_ln66_29"/></StgValue>
</operation>

<operation id="552" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:294 %and_ln66_14 = and i32 %e_39, i32 %e_38

]]></Node>
<StgValue><ssdm name="and_ln66_14"/></StgValue>
</operation>

<operation id="553" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:295 %xor_ln66_30 = xor i32 %e_39, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_30"/></StgValue>
</operation>

<operation id="554" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:296 %and_ln66_15 = and i32 %e_37, i32 %xor_ln66_30

]]></Node>
<StgValue><ssdm name="and_ln66_15"/></StgValue>
</operation>

<operation id="555" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:297 %xor_ln66_31 = xor i32 %and_ln66_14, i32 %and_ln66_15

]]></Node>
<StgValue><ssdm name="xor_ln66_31"/></StgValue>
</operation>

<operation id="556" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:298 %m_load_7 = load i6 %m_addr_7

]]></Node>
<StgValue><ssdm name="m_load_7"/></StgValue>
</operation>

<operation id="557" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:299 %add_ln66_28 = add i32 %m_load_7, i32 %e_36

]]></Node>
<StgValue><ssdm name="add_ln66_28"/></StgValue>
</operation>

<operation id="558" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:300 %add_ln66_29 = add i32 %xor_ln66_29, i32 2870763221

]]></Node>
<StgValue><ssdm name="add_ln66_29"/></StgValue>
</operation>

<operation id="559" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:301 %add_ln66_30 = add i32 %add_ln66_29, i32 %xor_ln66_31

]]></Node>
<StgValue><ssdm name="add_ln66_30"/></StgValue>
</operation>

<operation id="560" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:302 %t1_7 = add i32 %add_ln66_30, i32 %add_ln66_28

]]></Node>
<StgValue><ssdm name="t1_7"/></StgValue>
</operation>

<operation id="561" st_id="25" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:336 %m_load_8 = load i6 %m_addr_8

]]></Node>
<StgValue><ssdm name="m_load_8"/></StgValue>
</operation>

<operation id="562" st_id="25" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:374 %m_load_9 = load i6 %m_addr_9

]]></Node>
<StgValue><ssdm name="m_load_9"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="563" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:276 %and_ln67_13 = and i32 %a_38, i32 %a_37

]]></Node>
<StgValue><ssdm name="and_ln67_13"/></StgValue>
</operation>

<operation id="564" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:277 %and_ln67_14 = and i32 %a_38, i32 %a_36

]]></Node>
<StgValue><ssdm name="and_ln67_14"/></StgValue>
</operation>

<operation id="565" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:278 %xor_ln67_26 = xor i32 %and_ln67_11, i32 %and_ln67_14

]]></Node>
<StgValue><ssdm name="xor_ln67_26"/></StgValue>
</operation>

<operation id="566" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:279 %xor_ln67_27 = xor i32 %xor_ln67_26, i32 %and_ln67_13

]]></Node>
<StgValue><ssdm name="xor_ln67_27"/></StgValue>
</operation>

<operation id="567" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:281 %add_ln75_12 = add i32 %xor_ln67_27, i32 %t1_6

]]></Node>
<StgValue><ssdm name="add_ln75_12"/></StgValue>
</operation>

<operation id="568" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:282 %a_39 = add i32 %add_ln75_12, i32 %xor_ln67_25

]]></Node>
<StgValue><ssdm name="a_39"/></StgValue>
</operation>

<operation id="569" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:303 %lshr_ln67_20 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_39, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_20"/></StgValue>
</operation>

<operation id="570" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:304 %trunc_ln67_21 = trunc i32 %a_39

]]></Node>
<StgValue><ssdm name="trunc_ln67_21"/></StgValue>
</operation>

<operation id="571" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:305 %or_ln67_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_21, i30 %lshr_ln67_20

]]></Node>
<StgValue><ssdm name="or_ln67_20"/></StgValue>
</operation>

<operation id="572" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:306 %lshr_ln67_21 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_39, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_21"/></StgValue>
</operation>

<operation id="573" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:307 %trunc_ln67_22 = trunc i32 %a_39

]]></Node>
<StgValue><ssdm name="trunc_ln67_22"/></StgValue>
</operation>

<operation id="574" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:308 %or_ln67_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_22, i19 %lshr_ln67_21

]]></Node>
<StgValue><ssdm name="or_ln67_21"/></StgValue>
</operation>

<operation id="575" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:309 %lshr_ln67_22 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_39, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_22"/></StgValue>
</operation>

<operation id="576" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:310 %trunc_ln67_23 = trunc i32 %a_39

]]></Node>
<StgValue><ssdm name="trunc_ln67_23"/></StgValue>
</operation>

<operation id="577" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:311 %or_ln67_22 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_23, i10 %lshr_ln67_22

]]></Node>
<StgValue><ssdm name="or_ln67_22"/></StgValue>
</operation>

<operation id="578" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:312 %xor_ln67_28 = xor i32 %or_ln67_20, i32 %or_ln67_21

]]></Node>
<StgValue><ssdm name="xor_ln67_28"/></StgValue>
</operation>

<operation id="579" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:313 %xor_ln67_29 = xor i32 %xor_ln67_28, i32 %or_ln67_22

]]></Node>
<StgValue><ssdm name="xor_ln67_29"/></StgValue>
</operation>

<operation id="580" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:314 %and_ln67_15 = and i32 %a_39, i32 %a_38

]]></Node>
<StgValue><ssdm name="and_ln67_15"/></StgValue>
</operation>

<operation id="581" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:315 %and_ln67_16 = and i32 %a_39, i32 %a_37

]]></Node>
<StgValue><ssdm name="and_ln67_16"/></StgValue>
</operation>

<operation id="582" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:316 %xor_ln67_30 = xor i32 %and_ln67_13, i32 %and_ln67_16

]]></Node>
<StgValue><ssdm name="xor_ln67_30"/></StgValue>
</operation>

<operation id="583" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:317 %xor_ln67_31 = xor i32 %xor_ln67_30, i32 %and_ln67_15

]]></Node>
<StgValue><ssdm name="xor_ln67_31"/></StgValue>
</operation>

<operation id="584" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:318 %e_40 = add i32 %t1_7, i32 %a_36

]]></Node>
<StgValue><ssdm name="e_40"/></StgValue>
</operation>

<operation id="585" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:319 %add_ln75_14 = add i32 %xor_ln67_31, i32 %t1_7

]]></Node>
<StgValue><ssdm name="add_ln75_14"/></StgValue>
</operation>

<operation id="586" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:320 %a_40 = add i32 %add_ln75_14, i32 %xor_ln67_29

]]></Node>
<StgValue><ssdm name="a_40"/></StgValue>
</operation>

<operation id="587" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:321 %lshr_ln66_23 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_40, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_23"/></StgValue>
</operation>

<operation id="588" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:322 %trunc_ln66_24 = trunc i32 %e_40

]]></Node>
<StgValue><ssdm name="trunc_ln66_24"/></StgValue>
</operation>

<operation id="589" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:323 %or_ln66_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_24, i26 %lshr_ln66_23

]]></Node>
<StgValue><ssdm name="or_ln66_23"/></StgValue>
</operation>

<operation id="590" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:324 %lshr_ln66_24 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_40, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_24"/></StgValue>
</operation>

<operation id="591" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:325 %trunc_ln66_25 = trunc i32 %e_40

]]></Node>
<StgValue><ssdm name="trunc_ln66_25"/></StgValue>
</operation>

<operation id="592" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:326 %or_ln66_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_25, i21 %lshr_ln66_24

]]></Node>
<StgValue><ssdm name="or_ln66_24"/></StgValue>
</operation>

<operation id="593" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:327 %lshr_ln66_25 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_40, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_25"/></StgValue>
</operation>

<operation id="594" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:328 %trunc_ln66_26 = trunc i32 %e_40

]]></Node>
<StgValue><ssdm name="trunc_ln66_26"/></StgValue>
</operation>

<operation id="595" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:329 %or_ln66_25 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_26, i7 %lshr_ln66_25

]]></Node>
<StgValue><ssdm name="or_ln66_25"/></StgValue>
</operation>

<operation id="596" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:330 %xor_ln66_32 = xor i32 %or_ln66_23, i32 %or_ln66_24

]]></Node>
<StgValue><ssdm name="xor_ln66_32"/></StgValue>
</operation>

<operation id="597" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:331 %xor_ln66_33 = xor i32 %xor_ln66_32, i32 %or_ln66_25

]]></Node>
<StgValue><ssdm name="xor_ln66_33"/></StgValue>
</operation>

<operation id="598" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:332 %and_ln66_16 = and i32 %e_40, i32 %e_39

]]></Node>
<StgValue><ssdm name="and_ln66_16"/></StgValue>
</operation>

<operation id="599" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:333 %xor_ln66_34 = xor i32 %e_40, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_34"/></StgValue>
</operation>

<operation id="600" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:334 %and_ln66_17 = and i32 %e_38, i32 %xor_ln66_34

]]></Node>
<StgValue><ssdm name="and_ln66_17"/></StgValue>
</operation>

<operation id="601" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:335 %xor_ln66_35 = xor i32 %and_ln66_16, i32 %and_ln66_17

]]></Node>
<StgValue><ssdm name="xor_ln66_35"/></StgValue>
</operation>

<operation id="602" st_id="26" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:336 %m_load_8 = load i6 %m_addr_8

]]></Node>
<StgValue><ssdm name="m_load_8"/></StgValue>
</operation>

<operation id="603" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:337 %add_ln66_32 = add i32 %m_load_8, i32 %xor_ln66_35

]]></Node>
<StgValue><ssdm name="add_ln66_32"/></StgValue>
</operation>

<operation id="604" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:338 %add_ln66_33 = add i32 %xor_ln66_33, i32 3624381080

]]></Node>
<StgValue><ssdm name="add_ln66_33"/></StgValue>
</operation>

<operation id="605" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:339 %add_ln66_34 = add i32 %add_ln66_33, i32 %e_37

]]></Node>
<StgValue><ssdm name="add_ln66_34"/></StgValue>
</operation>

<operation id="606" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:340 %t1_8 = add i32 %add_ln66_34, i32 %add_ln66_32

]]></Node>
<StgValue><ssdm name="t1_8"/></StgValue>
</operation>

<operation id="607" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:341 %lshr_ln67_23 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_40, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_23"/></StgValue>
</operation>

<operation id="608" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:342 %trunc_ln67_24 = trunc i32 %a_40

]]></Node>
<StgValue><ssdm name="trunc_ln67_24"/></StgValue>
</operation>

<operation id="609" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:343 %or_ln67_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_24, i30 %lshr_ln67_23

]]></Node>
<StgValue><ssdm name="or_ln67_23"/></StgValue>
</operation>

<operation id="610" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:344 %lshr_ln67_24 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_40, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_24"/></StgValue>
</operation>

<operation id="611" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:345 %trunc_ln67_25 = trunc i32 %a_40

]]></Node>
<StgValue><ssdm name="trunc_ln67_25"/></StgValue>
</operation>

<operation id="612" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:346 %or_ln67_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_25, i19 %lshr_ln67_24

]]></Node>
<StgValue><ssdm name="or_ln67_24"/></StgValue>
</operation>

<operation id="613" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:347 %lshr_ln67_25 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_40, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_25"/></StgValue>
</operation>

<operation id="614" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:348 %trunc_ln67_26 = trunc i32 %a_40

]]></Node>
<StgValue><ssdm name="trunc_ln67_26"/></StgValue>
</operation>

<operation id="615" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:349 %or_ln67_25 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_26, i10 %lshr_ln67_25

]]></Node>
<StgValue><ssdm name="or_ln67_25"/></StgValue>
</operation>

<operation id="616" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:350 %xor_ln67_32 = xor i32 %or_ln67_23, i32 %or_ln67_24

]]></Node>
<StgValue><ssdm name="xor_ln67_32"/></StgValue>
</operation>

<operation id="617" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:351 %xor_ln67_33 = xor i32 %xor_ln67_32, i32 %or_ln67_25

]]></Node>
<StgValue><ssdm name="xor_ln67_33"/></StgValue>
</operation>

<operation id="618" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:356 %e_41 = add i32 %t1_8, i32 %a_37

]]></Node>
<StgValue><ssdm name="e_41"/></StgValue>
</operation>

<operation id="619" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:359 %lshr_ln66_26 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_41, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_26"/></StgValue>
</operation>

<operation id="620" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:360 %trunc_ln66_27 = trunc i32 %e_41

]]></Node>
<StgValue><ssdm name="trunc_ln66_27"/></StgValue>
</operation>

<operation id="621" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:361 %or_ln66_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_27, i26 %lshr_ln66_26

]]></Node>
<StgValue><ssdm name="or_ln66_26"/></StgValue>
</operation>

<operation id="622" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:362 %lshr_ln66_27 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_41, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_27"/></StgValue>
</operation>

<operation id="623" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:363 %trunc_ln66_28 = trunc i32 %e_41

]]></Node>
<StgValue><ssdm name="trunc_ln66_28"/></StgValue>
</operation>

<operation id="624" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:364 %or_ln66_27 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_28, i21 %lshr_ln66_27

]]></Node>
<StgValue><ssdm name="or_ln66_27"/></StgValue>
</operation>

<operation id="625" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:365 %lshr_ln66_28 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_41, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_28"/></StgValue>
</operation>

<operation id="626" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:366 %trunc_ln66_29 = trunc i32 %e_41

]]></Node>
<StgValue><ssdm name="trunc_ln66_29"/></StgValue>
</operation>

<operation id="627" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:367 %or_ln66_28 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_29, i7 %lshr_ln66_28

]]></Node>
<StgValue><ssdm name="or_ln66_28"/></StgValue>
</operation>

<operation id="628" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:368 %xor_ln66_36 = xor i32 %or_ln66_26, i32 %or_ln66_27

]]></Node>
<StgValue><ssdm name="xor_ln66_36"/></StgValue>
</operation>

<operation id="629" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:369 %xor_ln66_37 = xor i32 %xor_ln66_36, i32 %or_ln66_28

]]></Node>
<StgValue><ssdm name="xor_ln66_37"/></StgValue>
</operation>

<operation id="630" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:370 %and_ln66_18 = and i32 %e_41, i32 %e_40

]]></Node>
<StgValue><ssdm name="and_ln66_18"/></StgValue>
</operation>

<operation id="631" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:371 %xor_ln66_38 = xor i32 %e_41, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_38"/></StgValue>
</operation>

<operation id="632" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:372 %and_ln66_19 = and i32 %e_39, i32 %xor_ln66_38

]]></Node>
<StgValue><ssdm name="and_ln66_19"/></StgValue>
</operation>

<operation id="633" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:373 %xor_ln66_39 = xor i32 %and_ln66_18, i32 %and_ln66_19

]]></Node>
<StgValue><ssdm name="xor_ln66_39"/></StgValue>
</operation>

<operation id="634" st_id="26" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:374 %m_load_9 = load i6 %m_addr_9

]]></Node>
<StgValue><ssdm name="m_load_9"/></StgValue>
</operation>

<operation id="635" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:375 %add_ln66_36 = add i32 %m_load_9, i32 %xor_ln66_39

]]></Node>
<StgValue><ssdm name="add_ln66_36"/></StgValue>
</operation>

<operation id="636" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:376 %add_ln66_37 = add i32 %xor_ln66_37, i32 310598401

]]></Node>
<StgValue><ssdm name="add_ln66_37"/></StgValue>
</operation>

<operation id="637" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:377 %add_ln66_38 = add i32 %add_ln66_37, i32 %e_38

]]></Node>
<StgValue><ssdm name="add_ln66_38"/></StgValue>
</operation>

<operation id="638" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:378 %t1_9 = add i32 %add_ln66_38, i32 %add_ln66_36

]]></Node>
<StgValue><ssdm name="t1_9"/></StgValue>
</operation>

<operation id="639" st_id="26" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:412 %m_load_10 = load i6 %m_addr_10

]]></Node>
<StgValue><ssdm name="m_load_10"/></StgValue>
</operation>

<operation id="640" st_id="26" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:450 %m_load_11 = load i6 %m_addr_11

]]></Node>
<StgValue><ssdm name="m_load_11"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="641" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:352 %and_ln67_17 = and i32 %a_40, i32 %a_39

]]></Node>
<StgValue><ssdm name="and_ln67_17"/></StgValue>
</operation>

<operation id="642" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:353 %and_ln67_18 = and i32 %a_40, i32 %a_38

]]></Node>
<StgValue><ssdm name="and_ln67_18"/></StgValue>
</operation>

<operation id="643" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:354 %xor_ln67_34 = xor i32 %and_ln67_15, i32 %and_ln67_18

]]></Node>
<StgValue><ssdm name="xor_ln67_34"/></StgValue>
</operation>

<operation id="644" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:355 %xor_ln67_35 = xor i32 %xor_ln67_34, i32 %and_ln67_17

]]></Node>
<StgValue><ssdm name="xor_ln67_35"/></StgValue>
</operation>

<operation id="645" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:357 %add_ln75_16 = add i32 %xor_ln67_35, i32 %t1_8

]]></Node>
<StgValue><ssdm name="add_ln75_16"/></StgValue>
</operation>

<operation id="646" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:358 %a_41 = add i32 %add_ln75_16, i32 %xor_ln67_33

]]></Node>
<StgValue><ssdm name="a_41"/></StgValue>
</operation>

<operation id="647" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:379 %lshr_ln67_26 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_41, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_26"/></StgValue>
</operation>

<operation id="648" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:380 %trunc_ln67_27 = trunc i32 %a_41

]]></Node>
<StgValue><ssdm name="trunc_ln67_27"/></StgValue>
</operation>

<operation id="649" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:381 %or_ln67_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_27, i30 %lshr_ln67_26

]]></Node>
<StgValue><ssdm name="or_ln67_26"/></StgValue>
</operation>

<operation id="650" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:382 %lshr_ln67_27 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_41, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_27"/></StgValue>
</operation>

<operation id="651" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:383 %trunc_ln67_28 = trunc i32 %a_41

]]></Node>
<StgValue><ssdm name="trunc_ln67_28"/></StgValue>
</operation>

<operation id="652" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:384 %or_ln67_27 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_28, i19 %lshr_ln67_27

]]></Node>
<StgValue><ssdm name="or_ln67_27"/></StgValue>
</operation>

<operation id="653" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:385 %lshr_ln67_28 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_41, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_28"/></StgValue>
</operation>

<operation id="654" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:386 %trunc_ln67_29 = trunc i32 %a_41

]]></Node>
<StgValue><ssdm name="trunc_ln67_29"/></StgValue>
</operation>

<operation id="655" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:387 %or_ln67_28 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_29, i10 %lshr_ln67_28

]]></Node>
<StgValue><ssdm name="or_ln67_28"/></StgValue>
</operation>

<operation id="656" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:388 %xor_ln67_36 = xor i32 %or_ln67_26, i32 %or_ln67_27

]]></Node>
<StgValue><ssdm name="xor_ln67_36"/></StgValue>
</operation>

<operation id="657" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:389 %xor_ln67_37 = xor i32 %xor_ln67_36, i32 %or_ln67_28

]]></Node>
<StgValue><ssdm name="xor_ln67_37"/></StgValue>
</operation>

<operation id="658" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:390 %and_ln67_19 = and i32 %a_41, i32 %a_40

]]></Node>
<StgValue><ssdm name="and_ln67_19"/></StgValue>
</operation>

<operation id="659" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:391 %and_ln67_20 = and i32 %a_41, i32 %a_39

]]></Node>
<StgValue><ssdm name="and_ln67_20"/></StgValue>
</operation>

<operation id="660" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:392 %xor_ln67_38 = xor i32 %and_ln67_17, i32 %and_ln67_20

]]></Node>
<StgValue><ssdm name="xor_ln67_38"/></StgValue>
</operation>

<operation id="661" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:393 %xor_ln67_39 = xor i32 %xor_ln67_38, i32 %and_ln67_19

]]></Node>
<StgValue><ssdm name="xor_ln67_39"/></StgValue>
</operation>

<operation id="662" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:394 %e_42 = add i32 %t1_9, i32 %a_38

]]></Node>
<StgValue><ssdm name="e_42"/></StgValue>
</operation>

<operation id="663" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:395 %add_ln75_18 = add i32 %xor_ln67_39, i32 %t1_9

]]></Node>
<StgValue><ssdm name="add_ln75_18"/></StgValue>
</operation>

<operation id="664" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:396 %a_42 = add i32 %add_ln75_18, i32 %xor_ln67_37

]]></Node>
<StgValue><ssdm name="a_42"/></StgValue>
</operation>

<operation id="665" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:397 %lshr_ln66_29 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_42, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_29"/></StgValue>
</operation>

<operation id="666" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:398 %trunc_ln66_30 = trunc i32 %e_42

]]></Node>
<StgValue><ssdm name="trunc_ln66_30"/></StgValue>
</operation>

<operation id="667" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:399 %or_ln66_29 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_30, i26 %lshr_ln66_29

]]></Node>
<StgValue><ssdm name="or_ln66_29"/></StgValue>
</operation>

<operation id="668" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:400 %lshr_ln66_30 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_42, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_30"/></StgValue>
</operation>

<operation id="669" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:401 %trunc_ln66_31 = trunc i32 %e_42

]]></Node>
<StgValue><ssdm name="trunc_ln66_31"/></StgValue>
</operation>

<operation id="670" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:402 %or_ln66_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_31, i21 %lshr_ln66_30

]]></Node>
<StgValue><ssdm name="or_ln66_30"/></StgValue>
</operation>

<operation id="671" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:403 %lshr_ln66_31 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_42, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_31"/></StgValue>
</operation>

<operation id="672" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:404 %trunc_ln66_32 = trunc i32 %e_42

]]></Node>
<StgValue><ssdm name="trunc_ln66_32"/></StgValue>
</operation>

<operation id="673" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:405 %or_ln66_31 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_32, i7 %lshr_ln66_31

]]></Node>
<StgValue><ssdm name="or_ln66_31"/></StgValue>
</operation>

<operation id="674" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:406 %xor_ln66_40 = xor i32 %or_ln66_29, i32 %or_ln66_30

]]></Node>
<StgValue><ssdm name="xor_ln66_40"/></StgValue>
</operation>

<operation id="675" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:407 %xor_ln66_41 = xor i32 %xor_ln66_40, i32 %or_ln66_31

]]></Node>
<StgValue><ssdm name="xor_ln66_41"/></StgValue>
</operation>

<operation id="676" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:408 %and_ln66_20 = and i32 %e_42, i32 %e_41

]]></Node>
<StgValue><ssdm name="and_ln66_20"/></StgValue>
</operation>

<operation id="677" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:409 %xor_ln66_42 = xor i32 %e_42, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_42"/></StgValue>
</operation>

<operation id="678" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:410 %and_ln66_21 = and i32 %e_40, i32 %xor_ln66_42

]]></Node>
<StgValue><ssdm name="and_ln66_21"/></StgValue>
</operation>

<operation id="679" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:411 %xor_ln66_43 = xor i32 %and_ln66_20, i32 %and_ln66_21

]]></Node>
<StgValue><ssdm name="xor_ln66_43"/></StgValue>
</operation>

<operation id="680" st_id="27" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:412 %m_load_10 = load i6 %m_addr_10

]]></Node>
<StgValue><ssdm name="m_load_10"/></StgValue>
</operation>

<operation id="681" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:413 %add_ln66_40 = add i32 %m_load_10, i32 %xor_ln66_43

]]></Node>
<StgValue><ssdm name="add_ln66_40"/></StgValue>
</operation>

<operation id="682" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:414 %add_ln66_41 = add i32 %xor_ln66_41, i32 607225278

]]></Node>
<StgValue><ssdm name="add_ln66_41"/></StgValue>
</operation>

<operation id="683" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:415 %add_ln66_42 = add i32 %add_ln66_41, i32 %e_39

]]></Node>
<StgValue><ssdm name="add_ln66_42"/></StgValue>
</operation>

<operation id="684" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:416 %t1_10 = add i32 %add_ln66_42, i32 %add_ln66_40

]]></Node>
<StgValue><ssdm name="t1_10"/></StgValue>
</operation>

<operation id="685" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:417 %lshr_ln67_29 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_42, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_29"/></StgValue>
</operation>

<operation id="686" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:418 %trunc_ln67_30 = trunc i32 %a_42

]]></Node>
<StgValue><ssdm name="trunc_ln67_30"/></StgValue>
</operation>

<operation id="687" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:419 %or_ln67_29 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_30, i30 %lshr_ln67_29

]]></Node>
<StgValue><ssdm name="or_ln67_29"/></StgValue>
</operation>

<operation id="688" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:420 %lshr_ln67_30 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_42, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_30"/></StgValue>
</operation>

<operation id="689" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:421 %trunc_ln67_31 = trunc i32 %a_42

]]></Node>
<StgValue><ssdm name="trunc_ln67_31"/></StgValue>
</operation>

<operation id="690" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:422 %or_ln67_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_31, i19 %lshr_ln67_30

]]></Node>
<StgValue><ssdm name="or_ln67_30"/></StgValue>
</operation>

<operation id="691" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:423 %lshr_ln67_31 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_42, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_31"/></StgValue>
</operation>

<operation id="692" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:424 %trunc_ln67_32 = trunc i32 %a_42

]]></Node>
<StgValue><ssdm name="trunc_ln67_32"/></StgValue>
</operation>

<operation id="693" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:425 %or_ln67_31 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_32, i10 %lshr_ln67_31

]]></Node>
<StgValue><ssdm name="or_ln67_31"/></StgValue>
</operation>

<operation id="694" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:426 %xor_ln67_40 = xor i32 %or_ln67_29, i32 %or_ln67_30

]]></Node>
<StgValue><ssdm name="xor_ln67_40"/></StgValue>
</operation>

<operation id="695" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:427 %xor_ln67_41 = xor i32 %xor_ln67_40, i32 %or_ln67_31

]]></Node>
<StgValue><ssdm name="xor_ln67_41"/></StgValue>
</operation>

<operation id="696" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:428 %and_ln67_21 = and i32 %a_42, i32 %a_41

]]></Node>
<StgValue><ssdm name="and_ln67_21"/></StgValue>
</operation>

<operation id="697" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:429 %and_ln67_22 = and i32 %a_42, i32 %a_40

]]></Node>
<StgValue><ssdm name="and_ln67_22"/></StgValue>
</operation>

<operation id="698" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:430 %xor_ln67_42 = xor i32 %and_ln67_19, i32 %and_ln67_22

]]></Node>
<StgValue><ssdm name="xor_ln67_42"/></StgValue>
</operation>

<operation id="699" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:431 %xor_ln67_43 = xor i32 %xor_ln67_42, i32 %and_ln67_21

]]></Node>
<StgValue><ssdm name="xor_ln67_43"/></StgValue>
</operation>

<operation id="700" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:432 %e_43 = add i32 %t1_10, i32 %a_39

]]></Node>
<StgValue><ssdm name="e_43"/></StgValue>
</operation>

<operation id="701" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:433 %add_ln75_20 = add i32 %xor_ln67_43, i32 %t1_10

]]></Node>
<StgValue><ssdm name="add_ln75_20"/></StgValue>
</operation>

<operation id="702" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:434 %a_43 = add i32 %add_ln75_20, i32 %xor_ln67_41

]]></Node>
<StgValue><ssdm name="a_43"/></StgValue>
</operation>

<operation id="703" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:435 %lshr_ln66_32 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_43, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_32"/></StgValue>
</operation>

<operation id="704" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:436 %trunc_ln66_33 = trunc i32 %e_43

]]></Node>
<StgValue><ssdm name="trunc_ln66_33"/></StgValue>
</operation>

<operation id="705" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:437 %or_ln66_32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_33, i26 %lshr_ln66_32

]]></Node>
<StgValue><ssdm name="or_ln66_32"/></StgValue>
</operation>

<operation id="706" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:438 %lshr_ln66_33 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_43, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_33"/></StgValue>
</operation>

<operation id="707" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:439 %trunc_ln66_34 = trunc i32 %e_43

]]></Node>
<StgValue><ssdm name="trunc_ln66_34"/></StgValue>
</operation>

<operation id="708" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:440 %or_ln66_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_34, i21 %lshr_ln66_33

]]></Node>
<StgValue><ssdm name="or_ln66_33"/></StgValue>
</operation>

<operation id="709" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:441 %lshr_ln66_34 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_43, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_34"/></StgValue>
</operation>

<operation id="710" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:442 %trunc_ln66_35 = trunc i32 %e_43

]]></Node>
<StgValue><ssdm name="trunc_ln66_35"/></StgValue>
</operation>

<operation id="711" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:443 %or_ln66_34 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_35, i7 %lshr_ln66_34

]]></Node>
<StgValue><ssdm name="or_ln66_34"/></StgValue>
</operation>

<operation id="712" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:444 %xor_ln66_44 = xor i32 %or_ln66_32, i32 %or_ln66_33

]]></Node>
<StgValue><ssdm name="xor_ln66_44"/></StgValue>
</operation>

<operation id="713" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:445 %xor_ln66_45 = xor i32 %xor_ln66_44, i32 %or_ln66_34

]]></Node>
<StgValue><ssdm name="xor_ln66_45"/></StgValue>
</operation>

<operation id="714" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:446 %and_ln66_22 = and i32 %e_43, i32 %e_42

]]></Node>
<StgValue><ssdm name="and_ln66_22"/></StgValue>
</operation>

<operation id="715" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:447 %xor_ln66_46 = xor i32 %e_43, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_46"/></StgValue>
</operation>

<operation id="716" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:448 %and_ln66_23 = and i32 %e_41, i32 %xor_ln66_46

]]></Node>
<StgValue><ssdm name="and_ln66_23"/></StgValue>
</operation>

<operation id="717" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:449 %xor_ln66_47 = xor i32 %and_ln66_22, i32 %and_ln66_23

]]></Node>
<StgValue><ssdm name="xor_ln66_47"/></StgValue>
</operation>

<operation id="718" st_id="27" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:450 %m_load_11 = load i6 %m_addr_11

]]></Node>
<StgValue><ssdm name="m_load_11"/></StgValue>
</operation>

<operation id="719" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:451 %add_ln66_44 = add i32 %m_load_11, i32 %xor_ln66_47

]]></Node>
<StgValue><ssdm name="add_ln66_44"/></StgValue>
</operation>

<operation id="720" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:452 %add_ln66_45 = add i32 %xor_ln66_45, i32 1426881987

]]></Node>
<StgValue><ssdm name="add_ln66_45"/></StgValue>
</operation>

<operation id="721" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:453 %add_ln66_46 = add i32 %add_ln66_45, i32 %e_40

]]></Node>
<StgValue><ssdm name="add_ln66_46"/></StgValue>
</operation>

<operation id="722" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:454 %t1_11 = add i32 %add_ln66_46, i32 %add_ln66_44

]]></Node>
<StgValue><ssdm name="t1_11"/></StgValue>
</operation>

<operation id="723" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:455 %lshr_ln67_32 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_43, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_32"/></StgValue>
</operation>

<operation id="724" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:456 %trunc_ln67_33 = trunc i32 %a_43

]]></Node>
<StgValue><ssdm name="trunc_ln67_33"/></StgValue>
</operation>

<operation id="725" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:457 %or_ln67_32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_33, i30 %lshr_ln67_32

]]></Node>
<StgValue><ssdm name="or_ln67_32"/></StgValue>
</operation>

<operation id="726" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:458 %lshr_ln67_33 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_43, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_33"/></StgValue>
</operation>

<operation id="727" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:459 %trunc_ln67_34 = trunc i32 %a_43

]]></Node>
<StgValue><ssdm name="trunc_ln67_34"/></StgValue>
</operation>

<operation id="728" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:460 %or_ln67_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_34, i19 %lshr_ln67_33

]]></Node>
<StgValue><ssdm name="or_ln67_33"/></StgValue>
</operation>

<operation id="729" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:461 %lshr_ln67_34 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_43, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_34"/></StgValue>
</operation>

<operation id="730" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:462 %trunc_ln67_35 = trunc i32 %a_43

]]></Node>
<StgValue><ssdm name="trunc_ln67_35"/></StgValue>
</operation>

<operation id="731" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:463 %or_ln67_34 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_35, i10 %lshr_ln67_34

]]></Node>
<StgValue><ssdm name="or_ln67_34"/></StgValue>
</operation>

<operation id="732" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:464 %xor_ln67_44 = xor i32 %or_ln67_32, i32 %or_ln67_33

]]></Node>
<StgValue><ssdm name="xor_ln67_44"/></StgValue>
</operation>

<operation id="733" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:465 %xor_ln67_45 = xor i32 %xor_ln67_44, i32 %or_ln67_34

]]></Node>
<StgValue><ssdm name="xor_ln67_45"/></StgValue>
</operation>

<operation id="734" st_id="27" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:488 %m_load_12 = load i6 %m_addr_12

]]></Node>
<StgValue><ssdm name="m_load_12"/></StgValue>
</operation>

<operation id="735" st_id="27" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:526 %m_load_13 = load i6 %m_addr_13

]]></Node>
<StgValue><ssdm name="m_load_13"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="736" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:466 %and_ln67_23 = and i32 %a_43, i32 %a_42

]]></Node>
<StgValue><ssdm name="and_ln67_23"/></StgValue>
</operation>

<operation id="737" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:467 %and_ln67_24 = and i32 %a_43, i32 %a_41

]]></Node>
<StgValue><ssdm name="and_ln67_24"/></StgValue>
</operation>

<operation id="738" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:468 %xor_ln67_46 = xor i32 %and_ln67_21, i32 %and_ln67_24

]]></Node>
<StgValue><ssdm name="xor_ln67_46"/></StgValue>
</operation>

<operation id="739" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:469 %xor_ln67_47 = xor i32 %xor_ln67_46, i32 %and_ln67_23

]]></Node>
<StgValue><ssdm name="xor_ln67_47"/></StgValue>
</operation>

<operation id="740" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:470 %e_44 = add i32 %t1_11, i32 %a_40

]]></Node>
<StgValue><ssdm name="e_44"/></StgValue>
</operation>

<operation id="741" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:471 %add_ln75_22 = add i32 %xor_ln67_47, i32 %t1_11

]]></Node>
<StgValue><ssdm name="add_ln75_22"/></StgValue>
</operation>

<operation id="742" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:472 %a_44 = add i32 %add_ln75_22, i32 %xor_ln67_45

]]></Node>
<StgValue><ssdm name="a_44"/></StgValue>
</operation>

<operation id="743" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:473 %lshr_ln66_35 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_44, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_35"/></StgValue>
</operation>

<operation id="744" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:474 %trunc_ln66_36 = trunc i32 %e_44

]]></Node>
<StgValue><ssdm name="trunc_ln66_36"/></StgValue>
</operation>

<operation id="745" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:475 %or_ln66_35 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_36, i26 %lshr_ln66_35

]]></Node>
<StgValue><ssdm name="or_ln66_35"/></StgValue>
</operation>

<operation id="746" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:476 %lshr_ln66_36 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_44, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_36"/></StgValue>
</operation>

<operation id="747" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:477 %trunc_ln66_37 = trunc i32 %e_44

]]></Node>
<StgValue><ssdm name="trunc_ln66_37"/></StgValue>
</operation>

<operation id="748" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:478 %or_ln66_36 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_37, i21 %lshr_ln66_36

]]></Node>
<StgValue><ssdm name="or_ln66_36"/></StgValue>
</operation>

<operation id="749" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:479 %lshr_ln66_37 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_44, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_37"/></StgValue>
</operation>

<operation id="750" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:480 %trunc_ln66_38 = trunc i32 %e_44

]]></Node>
<StgValue><ssdm name="trunc_ln66_38"/></StgValue>
</operation>

<operation id="751" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:481 %or_ln66_37 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_38, i7 %lshr_ln66_37

]]></Node>
<StgValue><ssdm name="or_ln66_37"/></StgValue>
</operation>

<operation id="752" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:482 %xor_ln66_48 = xor i32 %or_ln66_35, i32 %or_ln66_36

]]></Node>
<StgValue><ssdm name="xor_ln66_48"/></StgValue>
</operation>

<operation id="753" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:483 %xor_ln66_49 = xor i32 %xor_ln66_48, i32 %or_ln66_37

]]></Node>
<StgValue><ssdm name="xor_ln66_49"/></StgValue>
</operation>

<operation id="754" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:484 %and_ln66_24 = and i32 %e_44, i32 %e_43

]]></Node>
<StgValue><ssdm name="and_ln66_24"/></StgValue>
</operation>

<operation id="755" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:485 %xor_ln66_50 = xor i32 %e_44, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_50"/></StgValue>
</operation>

<operation id="756" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:486 %and_ln66_25 = and i32 %e_42, i32 %xor_ln66_50

]]></Node>
<StgValue><ssdm name="and_ln66_25"/></StgValue>
</operation>

<operation id="757" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:487 %xor_ln66_51 = xor i32 %and_ln66_24, i32 %and_ln66_25

]]></Node>
<StgValue><ssdm name="xor_ln66_51"/></StgValue>
</operation>

<operation id="758" st_id="28" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:488 %m_load_12 = load i6 %m_addr_12

]]></Node>
<StgValue><ssdm name="m_load_12"/></StgValue>
</operation>

<operation id="759" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:489 %add_ln66_48 = add i32 %m_load_12, i32 %xor_ln66_51

]]></Node>
<StgValue><ssdm name="add_ln66_48"/></StgValue>
</operation>

<operation id="760" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:490 %add_ln66_49 = add i32 %xor_ln66_49, i32 1925078388

]]></Node>
<StgValue><ssdm name="add_ln66_49"/></StgValue>
</operation>

<operation id="761" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:491 %add_ln66_50 = add i32 %add_ln66_49, i32 %e_41

]]></Node>
<StgValue><ssdm name="add_ln66_50"/></StgValue>
</operation>

<operation id="762" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:492 %t1_12 = add i32 %add_ln66_50, i32 %add_ln66_48

]]></Node>
<StgValue><ssdm name="t1_12"/></StgValue>
</operation>

<operation id="763" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:493 %lshr_ln67_35 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_44, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_35"/></StgValue>
</operation>

<operation id="764" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:494 %trunc_ln67_36 = trunc i32 %a_44

]]></Node>
<StgValue><ssdm name="trunc_ln67_36"/></StgValue>
</operation>

<operation id="765" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:495 %or_ln67_35 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_36, i30 %lshr_ln67_35

]]></Node>
<StgValue><ssdm name="or_ln67_35"/></StgValue>
</operation>

<operation id="766" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:496 %lshr_ln67_36 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_44, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_36"/></StgValue>
</operation>

<operation id="767" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:497 %trunc_ln67_37 = trunc i32 %a_44

]]></Node>
<StgValue><ssdm name="trunc_ln67_37"/></StgValue>
</operation>

<operation id="768" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:498 %or_ln67_36 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_37, i19 %lshr_ln67_36

]]></Node>
<StgValue><ssdm name="or_ln67_36"/></StgValue>
</operation>

<operation id="769" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:499 %lshr_ln67_37 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_44, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_37"/></StgValue>
</operation>

<operation id="770" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:500 %trunc_ln67_38 = trunc i32 %a_44

]]></Node>
<StgValue><ssdm name="trunc_ln67_38"/></StgValue>
</operation>

<operation id="771" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:501 %or_ln67_37 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_38, i10 %lshr_ln67_37

]]></Node>
<StgValue><ssdm name="or_ln67_37"/></StgValue>
</operation>

<operation id="772" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:502 %xor_ln67_48 = xor i32 %or_ln67_35, i32 %or_ln67_36

]]></Node>
<StgValue><ssdm name="xor_ln67_48"/></StgValue>
</operation>

<operation id="773" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:503 %xor_ln67_49 = xor i32 %xor_ln67_48, i32 %or_ln67_37

]]></Node>
<StgValue><ssdm name="xor_ln67_49"/></StgValue>
</operation>

<operation id="774" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:504 %and_ln67_25 = and i32 %a_44, i32 %a_43

]]></Node>
<StgValue><ssdm name="and_ln67_25"/></StgValue>
</operation>

<operation id="775" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:505 %and_ln67_26 = and i32 %a_44, i32 %a_42

]]></Node>
<StgValue><ssdm name="and_ln67_26"/></StgValue>
</operation>

<operation id="776" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:506 %xor_ln67_50 = xor i32 %and_ln67_23, i32 %and_ln67_26

]]></Node>
<StgValue><ssdm name="xor_ln67_50"/></StgValue>
</operation>

<operation id="777" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:507 %xor_ln67_51 = xor i32 %xor_ln67_50, i32 %and_ln67_25

]]></Node>
<StgValue><ssdm name="xor_ln67_51"/></StgValue>
</operation>

<operation id="778" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:508 %e_45 = add i32 %t1_12, i32 %a_41

]]></Node>
<StgValue><ssdm name="e_45"/></StgValue>
</operation>

<operation id="779" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:509 %add_ln75_24 = add i32 %xor_ln67_51, i32 %t1_12

]]></Node>
<StgValue><ssdm name="add_ln75_24"/></StgValue>
</operation>

<operation id="780" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:510 %a_45 = add i32 %add_ln75_24, i32 %xor_ln67_49

]]></Node>
<StgValue><ssdm name="a_45"/></StgValue>
</operation>

<operation id="781" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:511 %lshr_ln66_38 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_45, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_38"/></StgValue>
</operation>

<operation id="782" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:512 %trunc_ln66_39 = trunc i32 %e_45

]]></Node>
<StgValue><ssdm name="trunc_ln66_39"/></StgValue>
</operation>

<operation id="783" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:513 %or_ln66_38 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_39, i26 %lshr_ln66_38

]]></Node>
<StgValue><ssdm name="or_ln66_38"/></StgValue>
</operation>

<operation id="784" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:514 %lshr_ln66_39 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_45, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_39"/></StgValue>
</operation>

<operation id="785" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:515 %trunc_ln66_40 = trunc i32 %e_45

]]></Node>
<StgValue><ssdm name="trunc_ln66_40"/></StgValue>
</operation>

<operation id="786" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:516 %or_ln66_39 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_40, i21 %lshr_ln66_39

]]></Node>
<StgValue><ssdm name="or_ln66_39"/></StgValue>
</operation>

<operation id="787" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:517 %lshr_ln66_40 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_45, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_40"/></StgValue>
</operation>

<operation id="788" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:518 %trunc_ln66_41 = trunc i32 %e_45

]]></Node>
<StgValue><ssdm name="trunc_ln66_41"/></StgValue>
</operation>

<operation id="789" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:519 %or_ln66_40 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_41, i7 %lshr_ln66_40

]]></Node>
<StgValue><ssdm name="or_ln66_40"/></StgValue>
</operation>

<operation id="790" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:520 %xor_ln66_52 = xor i32 %or_ln66_38, i32 %or_ln66_39

]]></Node>
<StgValue><ssdm name="xor_ln66_52"/></StgValue>
</operation>

<operation id="791" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:521 %xor_ln66_53 = xor i32 %xor_ln66_52, i32 %or_ln66_40

]]></Node>
<StgValue><ssdm name="xor_ln66_53"/></StgValue>
</operation>

<operation id="792" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:522 %and_ln66_26 = and i32 %e_45, i32 %e_44

]]></Node>
<StgValue><ssdm name="and_ln66_26"/></StgValue>
</operation>

<operation id="793" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:523 %xor_ln66_54 = xor i32 %e_45, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_54"/></StgValue>
</operation>

<operation id="794" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:524 %and_ln66_27 = and i32 %e_43, i32 %xor_ln66_54

]]></Node>
<StgValue><ssdm name="and_ln66_27"/></StgValue>
</operation>

<operation id="795" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:525 %xor_ln66_55 = xor i32 %and_ln66_26, i32 %and_ln66_27

]]></Node>
<StgValue><ssdm name="xor_ln66_55"/></StgValue>
</operation>

<operation id="796" st_id="28" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:526 %m_load_13 = load i6 %m_addr_13

]]></Node>
<StgValue><ssdm name="m_load_13"/></StgValue>
</operation>

<operation id="797" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:527 %add_ln66_52 = add i32 %m_load_13, i32 %e_42

]]></Node>
<StgValue><ssdm name="add_ln66_52"/></StgValue>
</operation>

<operation id="798" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:528 %add_ln66_53 = add i32 %xor_ln66_53, i32 2162078206

]]></Node>
<StgValue><ssdm name="add_ln66_53"/></StgValue>
</operation>

<operation id="799" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:529 %add_ln66_54 = add i32 %add_ln66_53, i32 %xor_ln66_55

]]></Node>
<StgValue><ssdm name="add_ln66_54"/></StgValue>
</operation>

<operation id="800" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:530 %t1_13 = add i32 %add_ln66_54, i32 %add_ln66_52

]]></Node>
<StgValue><ssdm name="t1_13"/></StgValue>
</operation>

<operation id="801" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:531 %lshr_ln67_38 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_45, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_38"/></StgValue>
</operation>

<operation id="802" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:532 %trunc_ln67_39 = trunc i32 %a_45

]]></Node>
<StgValue><ssdm name="trunc_ln67_39"/></StgValue>
</operation>

<operation id="803" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:533 %or_ln67_38 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_39, i30 %lshr_ln67_38

]]></Node>
<StgValue><ssdm name="or_ln67_38"/></StgValue>
</operation>

<operation id="804" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:534 %lshr_ln67_39 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_45, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_39"/></StgValue>
</operation>

<operation id="805" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:535 %trunc_ln67_40 = trunc i32 %a_45

]]></Node>
<StgValue><ssdm name="trunc_ln67_40"/></StgValue>
</operation>

<operation id="806" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:536 %or_ln67_39 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_40, i19 %lshr_ln67_39

]]></Node>
<StgValue><ssdm name="or_ln67_39"/></StgValue>
</operation>

<operation id="807" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:537 %lshr_ln67_40 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_45, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_40"/></StgValue>
</operation>

<operation id="808" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:538 %trunc_ln67_41 = trunc i32 %a_45

]]></Node>
<StgValue><ssdm name="trunc_ln67_41"/></StgValue>
</operation>

<operation id="809" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:539 %or_ln67_40 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_41, i10 %lshr_ln67_40

]]></Node>
<StgValue><ssdm name="or_ln67_40"/></StgValue>
</operation>

<operation id="810" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:540 %xor_ln67_52 = xor i32 %or_ln67_38, i32 %or_ln67_39

]]></Node>
<StgValue><ssdm name="xor_ln67_52"/></StgValue>
</operation>

<operation id="811" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:541 %xor_ln67_53 = xor i32 %xor_ln67_52, i32 %or_ln67_40

]]></Node>
<StgValue><ssdm name="xor_ln67_53"/></StgValue>
</operation>

<operation id="812" st_id="28" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:564 %m_load_14 = load i6 %m_addr_14

]]></Node>
<StgValue><ssdm name="m_load_14"/></StgValue>
</operation>

<operation id="813" st_id="28" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:602 %m_load_15 = load i6 %m_addr_15

]]></Node>
<StgValue><ssdm name="m_load_15"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="814" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:542 %and_ln67_27 = and i32 %a_45, i32 %a_44

]]></Node>
<StgValue><ssdm name="and_ln67_27"/></StgValue>
</operation>

<operation id="815" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:543 %and_ln67_28 = and i32 %a_45, i32 %a_43

]]></Node>
<StgValue><ssdm name="and_ln67_28"/></StgValue>
</operation>

<operation id="816" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:544 %xor_ln67_54 = xor i32 %and_ln67_25, i32 %and_ln67_28

]]></Node>
<StgValue><ssdm name="xor_ln67_54"/></StgValue>
</operation>

<operation id="817" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:545 %xor_ln67_55 = xor i32 %xor_ln67_54, i32 %and_ln67_27

]]></Node>
<StgValue><ssdm name="xor_ln67_55"/></StgValue>
</operation>

<operation id="818" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:546 %e_46 = add i32 %t1_13, i32 %a_42

]]></Node>
<StgValue><ssdm name="e_46"/></StgValue>
</operation>

<operation id="819" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:547 %add_ln75_26 = add i32 %xor_ln67_55, i32 %t1_13

]]></Node>
<StgValue><ssdm name="add_ln75_26"/></StgValue>
</operation>

<operation id="820" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:548 %a_46 = add i32 %add_ln75_26, i32 %xor_ln67_53

]]></Node>
<StgValue><ssdm name="a_46"/></StgValue>
</operation>

<operation id="821" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:549 %lshr_ln66_41 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_46, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_41"/></StgValue>
</operation>

<operation id="822" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:550 %trunc_ln66_42 = trunc i32 %e_46

]]></Node>
<StgValue><ssdm name="trunc_ln66_42"/></StgValue>
</operation>

<operation id="823" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:551 %or_ln66_41 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_42, i26 %lshr_ln66_41

]]></Node>
<StgValue><ssdm name="or_ln66_41"/></StgValue>
</operation>

<operation id="824" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:552 %lshr_ln66_42 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_46, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_42"/></StgValue>
</operation>

<operation id="825" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:553 %trunc_ln66_43 = trunc i32 %e_46

]]></Node>
<StgValue><ssdm name="trunc_ln66_43"/></StgValue>
</operation>

<operation id="826" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:554 %or_ln66_42 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_43, i21 %lshr_ln66_42

]]></Node>
<StgValue><ssdm name="or_ln66_42"/></StgValue>
</operation>

<operation id="827" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:555 %lshr_ln66_43 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_46, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_43"/></StgValue>
</operation>

<operation id="828" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:556 %trunc_ln66_44 = trunc i32 %e_46

]]></Node>
<StgValue><ssdm name="trunc_ln66_44"/></StgValue>
</operation>

<operation id="829" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:557 %or_ln66_43 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_44, i7 %lshr_ln66_43

]]></Node>
<StgValue><ssdm name="or_ln66_43"/></StgValue>
</operation>

<operation id="830" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:558 %xor_ln66_56 = xor i32 %or_ln66_41, i32 %or_ln66_42

]]></Node>
<StgValue><ssdm name="xor_ln66_56"/></StgValue>
</operation>

<operation id="831" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:559 %xor_ln66_57 = xor i32 %xor_ln66_56, i32 %or_ln66_43

]]></Node>
<StgValue><ssdm name="xor_ln66_57"/></StgValue>
</operation>

<operation id="832" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:560 %and_ln66_28 = and i32 %e_46, i32 %e_45

]]></Node>
<StgValue><ssdm name="and_ln66_28"/></StgValue>
</operation>

<operation id="833" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:561 %xor_ln66_58 = xor i32 %e_46, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_58"/></StgValue>
</operation>

<operation id="834" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:562 %and_ln66_29 = and i32 %e_44, i32 %xor_ln66_58

]]></Node>
<StgValue><ssdm name="and_ln66_29"/></StgValue>
</operation>

<operation id="835" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:563 %xor_ln66_59 = xor i32 %and_ln66_28, i32 %and_ln66_29

]]></Node>
<StgValue><ssdm name="xor_ln66_59"/></StgValue>
</operation>

<operation id="836" st_id="29" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:564 %m_load_14 = load i6 %m_addr_14

]]></Node>
<StgValue><ssdm name="m_load_14"/></StgValue>
</operation>

<operation id="837" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:565 %add_ln66_56 = add i32 %m_load_14, i32 %e_43

]]></Node>
<StgValue><ssdm name="add_ln66_56"/></StgValue>
</operation>

<operation id="838" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:566 %add_ln66_57 = add i32 %xor_ln66_57, i32 2614888103

]]></Node>
<StgValue><ssdm name="add_ln66_57"/></StgValue>
</operation>

<operation id="839" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:567 %add_ln66_58 = add i32 %add_ln66_57, i32 %xor_ln66_59

]]></Node>
<StgValue><ssdm name="add_ln66_58"/></StgValue>
</operation>

<operation id="840" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:568 %t1_14 = add i32 %add_ln66_58, i32 %add_ln66_56

]]></Node>
<StgValue><ssdm name="t1_14"/></StgValue>
</operation>

<operation id="841" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:569 %lshr_ln67_41 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_46, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_41"/></StgValue>
</operation>

<operation id="842" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:570 %trunc_ln67_42 = trunc i32 %a_46

]]></Node>
<StgValue><ssdm name="trunc_ln67_42"/></StgValue>
</operation>

<operation id="843" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:571 %or_ln67_41 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_42, i30 %lshr_ln67_41

]]></Node>
<StgValue><ssdm name="or_ln67_41"/></StgValue>
</operation>

<operation id="844" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:572 %lshr_ln67_42 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_46, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_42"/></StgValue>
</operation>

<operation id="845" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:573 %trunc_ln67_43 = trunc i32 %a_46

]]></Node>
<StgValue><ssdm name="trunc_ln67_43"/></StgValue>
</operation>

<operation id="846" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:574 %or_ln67_42 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_43, i19 %lshr_ln67_42

]]></Node>
<StgValue><ssdm name="or_ln67_42"/></StgValue>
</operation>

<operation id="847" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:575 %lshr_ln67_43 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_46, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_43"/></StgValue>
</operation>

<operation id="848" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:576 %trunc_ln67_44 = trunc i32 %a_46

]]></Node>
<StgValue><ssdm name="trunc_ln67_44"/></StgValue>
</operation>

<operation id="849" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:577 %or_ln67_43 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_44, i10 %lshr_ln67_43

]]></Node>
<StgValue><ssdm name="or_ln67_43"/></StgValue>
</operation>

<operation id="850" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:578 %xor_ln67_56 = xor i32 %or_ln67_41, i32 %or_ln67_42

]]></Node>
<StgValue><ssdm name="xor_ln67_56"/></StgValue>
</operation>

<operation id="851" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:579 %xor_ln67_57 = xor i32 %xor_ln67_56, i32 %or_ln67_43

]]></Node>
<StgValue><ssdm name="xor_ln67_57"/></StgValue>
</operation>

<operation id="852" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:584 %e_47 = add i32 %t1_14, i32 %a_43

]]></Node>
<StgValue><ssdm name="e_47"/></StgValue>
</operation>

<operation id="853" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:587 %lshr_ln66_44 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_47, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_44"/></StgValue>
</operation>

<operation id="854" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:588 %trunc_ln66_45 = trunc i32 %e_47

]]></Node>
<StgValue><ssdm name="trunc_ln66_45"/></StgValue>
</operation>

<operation id="855" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:589 %or_ln66_44 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_45, i26 %lshr_ln66_44

]]></Node>
<StgValue><ssdm name="or_ln66_44"/></StgValue>
</operation>

<operation id="856" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:590 %lshr_ln66_45 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_47, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_45"/></StgValue>
</operation>

<operation id="857" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:591 %trunc_ln66_46 = trunc i32 %e_47

]]></Node>
<StgValue><ssdm name="trunc_ln66_46"/></StgValue>
</operation>

<operation id="858" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:592 %or_ln66_45 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_46, i21 %lshr_ln66_45

]]></Node>
<StgValue><ssdm name="or_ln66_45"/></StgValue>
</operation>

<operation id="859" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:593 %lshr_ln66_46 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_47, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_46"/></StgValue>
</operation>

<operation id="860" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:594 %trunc_ln66_47 = trunc i32 %e_47

]]></Node>
<StgValue><ssdm name="trunc_ln66_47"/></StgValue>
</operation>

<operation id="861" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:595 %or_ln66_46 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_47, i7 %lshr_ln66_46

]]></Node>
<StgValue><ssdm name="or_ln66_46"/></StgValue>
</operation>

<operation id="862" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:596 %xor_ln66_60 = xor i32 %or_ln66_44, i32 %or_ln66_45

]]></Node>
<StgValue><ssdm name="xor_ln66_60"/></StgValue>
</operation>

<operation id="863" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:597 %xor_ln66_61 = xor i32 %xor_ln66_60, i32 %or_ln66_46

]]></Node>
<StgValue><ssdm name="xor_ln66_61"/></StgValue>
</operation>

<operation id="864" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:598 %and_ln66_30 = and i32 %e_47, i32 %e_46

]]></Node>
<StgValue><ssdm name="and_ln66_30"/></StgValue>
</operation>

<operation id="865" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:599 %xor_ln66_62 = xor i32 %e_47, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_62"/></StgValue>
</operation>

<operation id="866" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:600 %and_ln66_31 = and i32 %e_45, i32 %xor_ln66_62

]]></Node>
<StgValue><ssdm name="and_ln66_31"/></StgValue>
</operation>

<operation id="867" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:601 %xor_ln66_63 = xor i32 %and_ln66_30, i32 %and_ln66_31

]]></Node>
<StgValue><ssdm name="xor_ln66_63"/></StgValue>
</operation>

<operation id="868" st_id="29" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:602 %m_load_15 = load i6 %m_addr_15

]]></Node>
<StgValue><ssdm name="m_load_15"/></StgValue>
</operation>

<operation id="869" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:603 %add_ln66_60 = add i32 %m_load_15, i32 %xor_ln66_63

]]></Node>
<StgValue><ssdm name="add_ln66_60"/></StgValue>
</operation>

<operation id="870" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:604 %add_ln66_61 = add i32 %xor_ln66_61, i32 3248222580

]]></Node>
<StgValue><ssdm name="add_ln66_61"/></StgValue>
</operation>

<operation id="871" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:605 %add_ln66_62 = add i32 %add_ln66_61, i32 %e_44

]]></Node>
<StgValue><ssdm name="add_ln66_62"/></StgValue>
</operation>

<operation id="872" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:606 %t1_15 = add i32 %add_ln66_62, i32 %add_ln66_60

]]></Node>
<StgValue><ssdm name="t1_15"/></StgValue>
</operation>

<operation id="873" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:640 %m_addr_16 = getelementptr i32 %m, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="m_addr_16"/></StgValue>
</operation>

<operation id="874" st_id="29" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:641 %m_load_16 = load i6 %m_addr_16

]]></Node>
<StgValue><ssdm name="m_load_16"/></StgValue>
</operation>

<operation id="875" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:679 %m_addr_17 = getelementptr i32 %m, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="m_addr_17"/></StgValue>
</operation>

<operation id="876" st_id="29" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:680 %m_load_17 = load i6 %m_addr_17

]]></Node>
<StgValue><ssdm name="m_load_17"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="877" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:580 %and_ln67_29 = and i32 %a_46, i32 %a_45

]]></Node>
<StgValue><ssdm name="and_ln67_29"/></StgValue>
</operation>

<operation id="878" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:581 %and_ln67_30 = and i32 %a_46, i32 %a_44

]]></Node>
<StgValue><ssdm name="and_ln67_30"/></StgValue>
</operation>

<operation id="879" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:582 %xor_ln67_58 = xor i32 %and_ln67_27, i32 %and_ln67_30

]]></Node>
<StgValue><ssdm name="xor_ln67_58"/></StgValue>
</operation>

<operation id="880" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:583 %xor_ln67_59 = xor i32 %xor_ln67_58, i32 %and_ln67_29

]]></Node>
<StgValue><ssdm name="xor_ln67_59"/></StgValue>
</operation>

<operation id="881" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:585 %add_ln75_28 = add i32 %xor_ln67_59, i32 %t1_14

]]></Node>
<StgValue><ssdm name="add_ln75_28"/></StgValue>
</operation>

<operation id="882" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:586 %a_47 = add i32 %add_ln75_28, i32 %xor_ln67_57

]]></Node>
<StgValue><ssdm name="a_47"/></StgValue>
</operation>

<operation id="883" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:607 %lshr_ln67_44 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_47, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_44"/></StgValue>
</operation>

<operation id="884" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:608 %trunc_ln67_45 = trunc i32 %a_47

]]></Node>
<StgValue><ssdm name="trunc_ln67_45"/></StgValue>
</operation>

<operation id="885" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:609 %or_ln67_44 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_45, i30 %lshr_ln67_44

]]></Node>
<StgValue><ssdm name="or_ln67_44"/></StgValue>
</operation>

<operation id="886" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:610 %lshr_ln67_45 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_47, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_45"/></StgValue>
</operation>

<operation id="887" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:611 %trunc_ln67_46 = trunc i32 %a_47

]]></Node>
<StgValue><ssdm name="trunc_ln67_46"/></StgValue>
</operation>

<operation id="888" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:612 %or_ln67_45 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_46, i19 %lshr_ln67_45

]]></Node>
<StgValue><ssdm name="or_ln67_45"/></StgValue>
</operation>

<operation id="889" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:613 %lshr_ln67_46 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_47, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_46"/></StgValue>
</operation>

<operation id="890" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:614 %trunc_ln67_47 = trunc i32 %a_47

]]></Node>
<StgValue><ssdm name="trunc_ln67_47"/></StgValue>
</operation>

<operation id="891" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:615 %or_ln67_46 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_47, i10 %lshr_ln67_46

]]></Node>
<StgValue><ssdm name="or_ln67_46"/></StgValue>
</operation>

<operation id="892" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:616 %xor_ln67_60 = xor i32 %or_ln67_44, i32 %or_ln67_45

]]></Node>
<StgValue><ssdm name="xor_ln67_60"/></StgValue>
</operation>

<operation id="893" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:617 %xor_ln67_61 = xor i32 %xor_ln67_60, i32 %or_ln67_46

]]></Node>
<StgValue><ssdm name="xor_ln67_61"/></StgValue>
</operation>

<operation id="894" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:618 %and_ln67_31 = and i32 %a_47, i32 %a_46

]]></Node>
<StgValue><ssdm name="and_ln67_31"/></StgValue>
</operation>

<operation id="895" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:619 %and_ln67_32 = and i32 %a_47, i32 %a_45

]]></Node>
<StgValue><ssdm name="and_ln67_32"/></StgValue>
</operation>

<operation id="896" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:620 %xor_ln67_62 = xor i32 %and_ln67_29, i32 %and_ln67_32

]]></Node>
<StgValue><ssdm name="xor_ln67_62"/></StgValue>
</operation>

<operation id="897" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:621 %xor_ln67_63 = xor i32 %xor_ln67_62, i32 %and_ln67_31

]]></Node>
<StgValue><ssdm name="xor_ln67_63"/></StgValue>
</operation>

<operation id="898" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:622 %e_48 = add i32 %t1_15, i32 %a_44

]]></Node>
<StgValue><ssdm name="e_48"/></StgValue>
</operation>

<operation id="899" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:623 %add_ln75_30 = add i32 %xor_ln67_63, i32 %t1_15

]]></Node>
<StgValue><ssdm name="add_ln75_30"/></StgValue>
</operation>

<operation id="900" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:624 %a_48 = add i32 %add_ln75_30, i32 %xor_ln67_61

]]></Node>
<StgValue><ssdm name="a_48"/></StgValue>
</operation>

<operation id="901" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:625 %lshr_ln66_47 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_48, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_47"/></StgValue>
</operation>

<operation id="902" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:626 %trunc_ln66_48 = trunc i32 %e_48

]]></Node>
<StgValue><ssdm name="trunc_ln66_48"/></StgValue>
</operation>

<operation id="903" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:627 %or_ln66_47 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_48, i26 %lshr_ln66_47

]]></Node>
<StgValue><ssdm name="or_ln66_47"/></StgValue>
</operation>

<operation id="904" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:628 %lshr_ln66_48 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_48, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_48"/></StgValue>
</operation>

<operation id="905" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:629 %trunc_ln66_49 = trunc i32 %e_48

]]></Node>
<StgValue><ssdm name="trunc_ln66_49"/></StgValue>
</operation>

<operation id="906" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:630 %or_ln66_48 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_49, i21 %lshr_ln66_48

]]></Node>
<StgValue><ssdm name="or_ln66_48"/></StgValue>
</operation>

<operation id="907" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:631 %lshr_ln66_49 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_48, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_49"/></StgValue>
</operation>

<operation id="908" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:632 %trunc_ln66_50 = trunc i32 %e_48

]]></Node>
<StgValue><ssdm name="trunc_ln66_50"/></StgValue>
</operation>

<operation id="909" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:633 %or_ln66_49 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_50, i7 %lshr_ln66_49

]]></Node>
<StgValue><ssdm name="or_ln66_49"/></StgValue>
</operation>

<operation id="910" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:634 %xor_ln66_64 = xor i32 %or_ln66_47, i32 %or_ln66_48

]]></Node>
<StgValue><ssdm name="xor_ln66_64"/></StgValue>
</operation>

<operation id="911" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:635 %xor_ln66_65 = xor i32 %xor_ln66_64, i32 %or_ln66_49

]]></Node>
<StgValue><ssdm name="xor_ln66_65"/></StgValue>
</operation>

<operation id="912" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:636 %and_ln66_32 = and i32 %e_48, i32 %e_47

]]></Node>
<StgValue><ssdm name="and_ln66_32"/></StgValue>
</operation>

<operation id="913" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:637 %xor_ln66_66 = xor i32 %e_48, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_66"/></StgValue>
</operation>

<operation id="914" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:638 %and_ln66_33 = and i32 %e_46, i32 %xor_ln66_66

]]></Node>
<StgValue><ssdm name="and_ln66_33"/></StgValue>
</operation>

<operation id="915" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:639 %xor_ln66_67 = xor i32 %and_ln66_32, i32 %and_ln66_33

]]></Node>
<StgValue><ssdm name="xor_ln66_67"/></StgValue>
</operation>

<operation id="916" st_id="30" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:641 %m_load_16 = load i6 %m_addr_16

]]></Node>
<StgValue><ssdm name="m_load_16"/></StgValue>
</operation>

<operation id="917" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:642 %add_ln66_64 = add i32 %m_load_16, i32 %xor_ln66_67

]]></Node>
<StgValue><ssdm name="add_ln66_64"/></StgValue>
</operation>

<operation id="918" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:643 %add_ln66_65 = add i32 %xor_ln66_65, i32 3835390401

]]></Node>
<StgValue><ssdm name="add_ln66_65"/></StgValue>
</operation>

<operation id="919" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:644 %add_ln66_66 = add i32 %add_ln66_65, i32 %e_45

]]></Node>
<StgValue><ssdm name="add_ln66_66"/></StgValue>
</operation>

<operation id="920" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:645 %t1_16 = add i32 %add_ln66_66, i32 %add_ln66_64

]]></Node>
<StgValue><ssdm name="t1_16"/></StgValue>
</operation>

<operation id="921" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:646 %lshr_ln67_47 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_48, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_47"/></StgValue>
</operation>

<operation id="922" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:647 %trunc_ln67_48 = trunc i32 %a_48

]]></Node>
<StgValue><ssdm name="trunc_ln67_48"/></StgValue>
</operation>

<operation id="923" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:648 %or_ln67_47 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_48, i30 %lshr_ln67_47

]]></Node>
<StgValue><ssdm name="or_ln67_47"/></StgValue>
</operation>

<operation id="924" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:649 %lshr_ln67_48 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_48, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_48"/></StgValue>
</operation>

<operation id="925" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:650 %trunc_ln67_49 = trunc i32 %a_48

]]></Node>
<StgValue><ssdm name="trunc_ln67_49"/></StgValue>
</operation>

<operation id="926" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:651 %or_ln67_48 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_49, i19 %lshr_ln67_48

]]></Node>
<StgValue><ssdm name="or_ln67_48"/></StgValue>
</operation>

<operation id="927" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:652 %lshr_ln67_49 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_48, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_49"/></StgValue>
</operation>

<operation id="928" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:653 %trunc_ln67_50 = trunc i32 %a_48

]]></Node>
<StgValue><ssdm name="trunc_ln67_50"/></StgValue>
</operation>

<operation id="929" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:654 %or_ln67_49 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_50, i10 %lshr_ln67_49

]]></Node>
<StgValue><ssdm name="or_ln67_49"/></StgValue>
</operation>

<operation id="930" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:655 %xor_ln67_64 = xor i32 %or_ln67_47, i32 %or_ln67_48

]]></Node>
<StgValue><ssdm name="xor_ln67_64"/></StgValue>
</operation>

<operation id="931" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:656 %xor_ln67_65 = xor i32 %xor_ln67_64, i32 %or_ln67_49

]]></Node>
<StgValue><ssdm name="xor_ln67_65"/></StgValue>
</operation>

<operation id="932" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:661 %e_49 = add i32 %t1_16, i32 %a_45

]]></Node>
<StgValue><ssdm name="e_49"/></StgValue>
</operation>

<operation id="933" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:664 %lshr_ln66_50 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_49, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_50"/></StgValue>
</operation>

<operation id="934" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:665 %trunc_ln66_51 = trunc i32 %e_49

]]></Node>
<StgValue><ssdm name="trunc_ln66_51"/></StgValue>
</operation>

<operation id="935" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:666 %or_ln66_50 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_51, i26 %lshr_ln66_50

]]></Node>
<StgValue><ssdm name="or_ln66_50"/></StgValue>
</operation>

<operation id="936" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:667 %lshr_ln66_51 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_49, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_51"/></StgValue>
</operation>

<operation id="937" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:668 %trunc_ln66_52 = trunc i32 %e_49

]]></Node>
<StgValue><ssdm name="trunc_ln66_52"/></StgValue>
</operation>

<operation id="938" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:669 %or_ln66_51 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_52, i21 %lshr_ln66_51

]]></Node>
<StgValue><ssdm name="or_ln66_51"/></StgValue>
</operation>

<operation id="939" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:670 %lshr_ln66_52 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_49, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_52"/></StgValue>
</operation>

<operation id="940" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:671 %trunc_ln66_53 = trunc i32 %e_49

]]></Node>
<StgValue><ssdm name="trunc_ln66_53"/></StgValue>
</operation>

<operation id="941" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:672 %or_ln66_52 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_53, i7 %lshr_ln66_52

]]></Node>
<StgValue><ssdm name="or_ln66_52"/></StgValue>
</operation>

<operation id="942" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:673 %xor_ln66_68 = xor i32 %or_ln66_50, i32 %or_ln66_51

]]></Node>
<StgValue><ssdm name="xor_ln66_68"/></StgValue>
</operation>

<operation id="943" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:674 %xor_ln66_69 = xor i32 %xor_ln66_68, i32 %or_ln66_52

]]></Node>
<StgValue><ssdm name="xor_ln66_69"/></StgValue>
</operation>

<operation id="944" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:675 %and_ln66_34 = and i32 %e_49, i32 %e_48

]]></Node>
<StgValue><ssdm name="and_ln66_34"/></StgValue>
</operation>

<operation id="945" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:676 %xor_ln66_70 = xor i32 %e_49, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_70"/></StgValue>
</operation>

<operation id="946" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:677 %and_ln66_35 = and i32 %e_47, i32 %xor_ln66_70

]]></Node>
<StgValue><ssdm name="and_ln66_35"/></StgValue>
</operation>

<operation id="947" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:678 %xor_ln66_71 = xor i32 %and_ln66_34, i32 %and_ln66_35

]]></Node>
<StgValue><ssdm name="xor_ln66_71"/></StgValue>
</operation>

<operation id="948" st_id="30" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:680 %m_load_17 = load i6 %m_addr_17

]]></Node>
<StgValue><ssdm name="m_load_17"/></StgValue>
</operation>

<operation id="949" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:681 %add_ln66_68 = add i32 %m_load_17, i32 %xor_ln66_71

]]></Node>
<StgValue><ssdm name="add_ln66_68"/></StgValue>
</operation>

<operation id="950" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:682 %add_ln66_69 = add i32 %xor_ln66_69, i32 4022224774

]]></Node>
<StgValue><ssdm name="add_ln66_69"/></StgValue>
</operation>

<operation id="951" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:683 %add_ln66_70 = add i32 %add_ln66_69, i32 %e_46

]]></Node>
<StgValue><ssdm name="add_ln66_70"/></StgValue>
</operation>

<operation id="952" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:684 %t1_17 = add i32 %add_ln66_70, i32 %add_ln66_68

]]></Node>
<StgValue><ssdm name="t1_17"/></StgValue>
</operation>

<operation id="953" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:718 %m_addr_18 = getelementptr i32 %m, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="m_addr_18"/></StgValue>
</operation>

<operation id="954" st_id="30" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:719 %m_load_18 = load i6 %m_addr_18

]]></Node>
<StgValue><ssdm name="m_load_18"/></StgValue>
</operation>

<operation id="955" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:757 %m_addr_19 = getelementptr i32 %m, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="m_addr_19"/></StgValue>
</operation>

<operation id="956" st_id="30" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:758 %m_load_19 = load i6 %m_addr_19

]]></Node>
<StgValue><ssdm name="m_load_19"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="957" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:657 %and_ln67_33 = and i32 %a_48, i32 %a_47

]]></Node>
<StgValue><ssdm name="and_ln67_33"/></StgValue>
</operation>

<operation id="958" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:658 %and_ln67_34 = and i32 %a_48, i32 %a_46

]]></Node>
<StgValue><ssdm name="and_ln67_34"/></StgValue>
</operation>

<operation id="959" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:659 %xor_ln67_66 = xor i32 %and_ln67_31, i32 %and_ln67_34

]]></Node>
<StgValue><ssdm name="xor_ln67_66"/></StgValue>
</operation>

<operation id="960" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:660 %xor_ln67_67 = xor i32 %xor_ln67_66, i32 %and_ln67_33

]]></Node>
<StgValue><ssdm name="xor_ln67_67"/></StgValue>
</operation>

<operation id="961" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:662 %add_ln75_32 = add i32 %xor_ln67_67, i32 %t1_16

]]></Node>
<StgValue><ssdm name="add_ln75_32"/></StgValue>
</operation>

<operation id="962" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:663 %a_49 = add i32 %add_ln75_32, i32 %xor_ln67_65

]]></Node>
<StgValue><ssdm name="a_49"/></StgValue>
</operation>

<operation id="963" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:685 %lshr_ln67_50 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_49, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_50"/></StgValue>
</operation>

<operation id="964" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:686 %trunc_ln67_51 = trunc i32 %a_49

]]></Node>
<StgValue><ssdm name="trunc_ln67_51"/></StgValue>
</operation>

<operation id="965" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:687 %or_ln67_50 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_51, i30 %lshr_ln67_50

]]></Node>
<StgValue><ssdm name="or_ln67_50"/></StgValue>
</operation>

<operation id="966" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:688 %lshr_ln67_51 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_49, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_51"/></StgValue>
</operation>

<operation id="967" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:689 %trunc_ln67_52 = trunc i32 %a_49

]]></Node>
<StgValue><ssdm name="trunc_ln67_52"/></StgValue>
</operation>

<operation id="968" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:690 %or_ln67_51 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_52, i19 %lshr_ln67_51

]]></Node>
<StgValue><ssdm name="or_ln67_51"/></StgValue>
</operation>

<operation id="969" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:691 %lshr_ln67_52 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_49, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_52"/></StgValue>
</operation>

<operation id="970" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:692 %trunc_ln67_53 = trunc i32 %a_49

]]></Node>
<StgValue><ssdm name="trunc_ln67_53"/></StgValue>
</operation>

<operation id="971" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:693 %or_ln67_52 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_53, i10 %lshr_ln67_52

]]></Node>
<StgValue><ssdm name="or_ln67_52"/></StgValue>
</operation>

<operation id="972" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:694 %xor_ln67_68 = xor i32 %or_ln67_50, i32 %or_ln67_51

]]></Node>
<StgValue><ssdm name="xor_ln67_68"/></StgValue>
</operation>

<operation id="973" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:695 %xor_ln67_69 = xor i32 %xor_ln67_68, i32 %or_ln67_52

]]></Node>
<StgValue><ssdm name="xor_ln67_69"/></StgValue>
</operation>

<operation id="974" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:696 %and_ln67_35 = and i32 %a_49, i32 %a_48

]]></Node>
<StgValue><ssdm name="and_ln67_35"/></StgValue>
</operation>

<operation id="975" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:697 %and_ln67_36 = and i32 %a_49, i32 %a_47

]]></Node>
<StgValue><ssdm name="and_ln67_36"/></StgValue>
</operation>

<operation id="976" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:698 %xor_ln67_70 = xor i32 %and_ln67_33, i32 %and_ln67_36

]]></Node>
<StgValue><ssdm name="xor_ln67_70"/></StgValue>
</operation>

<operation id="977" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:699 %xor_ln67_71 = xor i32 %xor_ln67_70, i32 %and_ln67_35

]]></Node>
<StgValue><ssdm name="xor_ln67_71"/></StgValue>
</operation>

<operation id="978" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:700 %e_50 = add i32 %t1_17, i32 %a_46

]]></Node>
<StgValue><ssdm name="e_50"/></StgValue>
</operation>

<operation id="979" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:701 %add_ln75_34 = add i32 %xor_ln67_71, i32 %t1_17

]]></Node>
<StgValue><ssdm name="add_ln75_34"/></StgValue>
</operation>

<operation id="980" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:702 %a_50 = add i32 %add_ln75_34, i32 %xor_ln67_69

]]></Node>
<StgValue><ssdm name="a_50"/></StgValue>
</operation>

<operation id="981" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:703 %lshr_ln66_53 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_50, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_53"/></StgValue>
</operation>

<operation id="982" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:704 %trunc_ln66_54 = trunc i32 %e_50

]]></Node>
<StgValue><ssdm name="trunc_ln66_54"/></StgValue>
</operation>

<operation id="983" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:705 %or_ln66_53 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_54, i26 %lshr_ln66_53

]]></Node>
<StgValue><ssdm name="or_ln66_53"/></StgValue>
</operation>

<operation id="984" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:706 %lshr_ln66_54 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_50, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_54"/></StgValue>
</operation>

<operation id="985" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:707 %trunc_ln66_55 = trunc i32 %e_50

]]></Node>
<StgValue><ssdm name="trunc_ln66_55"/></StgValue>
</operation>

<operation id="986" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:708 %or_ln66_54 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_55, i21 %lshr_ln66_54

]]></Node>
<StgValue><ssdm name="or_ln66_54"/></StgValue>
</operation>

<operation id="987" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:709 %lshr_ln66_55 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_50, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_55"/></StgValue>
</operation>

<operation id="988" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:710 %trunc_ln66_56 = trunc i32 %e_50

]]></Node>
<StgValue><ssdm name="trunc_ln66_56"/></StgValue>
</operation>

<operation id="989" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:711 %or_ln66_55 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_56, i7 %lshr_ln66_55

]]></Node>
<StgValue><ssdm name="or_ln66_55"/></StgValue>
</operation>

<operation id="990" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:712 %xor_ln66_72 = xor i32 %or_ln66_53, i32 %or_ln66_54

]]></Node>
<StgValue><ssdm name="xor_ln66_72"/></StgValue>
</operation>

<operation id="991" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:713 %xor_ln66_73 = xor i32 %xor_ln66_72, i32 %or_ln66_55

]]></Node>
<StgValue><ssdm name="xor_ln66_73"/></StgValue>
</operation>

<operation id="992" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:714 %and_ln66_36 = and i32 %e_50, i32 %e_49

]]></Node>
<StgValue><ssdm name="and_ln66_36"/></StgValue>
</operation>

<operation id="993" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:715 %xor_ln66_74 = xor i32 %e_50, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_74"/></StgValue>
</operation>

<operation id="994" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:716 %and_ln66_37 = and i32 %e_48, i32 %xor_ln66_74

]]></Node>
<StgValue><ssdm name="and_ln66_37"/></StgValue>
</operation>

<operation id="995" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:717 %xor_ln66_75 = xor i32 %and_ln66_36, i32 %and_ln66_37

]]></Node>
<StgValue><ssdm name="xor_ln66_75"/></StgValue>
</operation>

<operation id="996" st_id="31" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:719 %m_load_18 = load i6 %m_addr_18

]]></Node>
<StgValue><ssdm name="m_load_18"/></StgValue>
</operation>

<operation id="997" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:720 %add_ln66_72 = add i32 %m_load_18, i32 %xor_ln66_75

]]></Node>
<StgValue><ssdm name="add_ln66_72"/></StgValue>
</operation>

<operation id="998" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:721 %add_ln66_73 = add i32 %xor_ln66_73, i32 264347078

]]></Node>
<StgValue><ssdm name="add_ln66_73"/></StgValue>
</operation>

<operation id="999" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:722 %add_ln66_74 = add i32 %add_ln66_73, i32 %e_47

]]></Node>
<StgValue><ssdm name="add_ln66_74"/></StgValue>
</operation>

<operation id="1000" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:723 %t1_18 = add i32 %add_ln66_74, i32 %add_ln66_72

]]></Node>
<StgValue><ssdm name="t1_18"/></StgValue>
</operation>

<operation id="1001" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:724 %lshr_ln67_53 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_50, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_53"/></StgValue>
</operation>

<operation id="1002" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:725 %trunc_ln67_54 = trunc i32 %a_50

]]></Node>
<StgValue><ssdm name="trunc_ln67_54"/></StgValue>
</operation>

<operation id="1003" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:726 %or_ln67_53 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_54, i30 %lshr_ln67_53

]]></Node>
<StgValue><ssdm name="or_ln67_53"/></StgValue>
</operation>

<operation id="1004" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:727 %lshr_ln67_54 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_50, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_54"/></StgValue>
</operation>

<operation id="1005" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:728 %trunc_ln67_55 = trunc i32 %a_50

]]></Node>
<StgValue><ssdm name="trunc_ln67_55"/></StgValue>
</operation>

<operation id="1006" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:729 %or_ln67_54 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_55, i19 %lshr_ln67_54

]]></Node>
<StgValue><ssdm name="or_ln67_54"/></StgValue>
</operation>

<operation id="1007" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:730 %lshr_ln67_55 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_50, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_55"/></StgValue>
</operation>

<operation id="1008" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:731 %trunc_ln67_56 = trunc i32 %a_50

]]></Node>
<StgValue><ssdm name="trunc_ln67_56"/></StgValue>
</operation>

<operation id="1009" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:732 %or_ln67_55 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_56, i10 %lshr_ln67_55

]]></Node>
<StgValue><ssdm name="or_ln67_55"/></StgValue>
</operation>

<operation id="1010" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:733 %xor_ln67_72 = xor i32 %or_ln67_53, i32 %or_ln67_54

]]></Node>
<StgValue><ssdm name="xor_ln67_72"/></StgValue>
</operation>

<operation id="1011" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:734 %xor_ln67_73 = xor i32 %xor_ln67_72, i32 %or_ln67_55

]]></Node>
<StgValue><ssdm name="xor_ln67_73"/></StgValue>
</operation>

<operation id="1012" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:739 %e_51 = add i32 %t1_18, i32 %a_47

]]></Node>
<StgValue><ssdm name="e_51"/></StgValue>
</operation>

<operation id="1013" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:742 %lshr_ln66_56 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_51, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_56"/></StgValue>
</operation>

<operation id="1014" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:743 %trunc_ln66_57 = trunc i32 %e_51

]]></Node>
<StgValue><ssdm name="trunc_ln66_57"/></StgValue>
</operation>

<operation id="1015" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:744 %or_ln66_56 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_57, i26 %lshr_ln66_56

]]></Node>
<StgValue><ssdm name="or_ln66_56"/></StgValue>
</operation>

<operation id="1016" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:745 %lshr_ln66_57 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_51, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_57"/></StgValue>
</operation>

<operation id="1017" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:746 %trunc_ln66_58 = trunc i32 %e_51

]]></Node>
<StgValue><ssdm name="trunc_ln66_58"/></StgValue>
</operation>

<operation id="1018" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:747 %or_ln66_57 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_58, i21 %lshr_ln66_57

]]></Node>
<StgValue><ssdm name="or_ln66_57"/></StgValue>
</operation>

<operation id="1019" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:748 %lshr_ln66_58 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_51, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_58"/></StgValue>
</operation>

<operation id="1020" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:749 %trunc_ln66_59 = trunc i32 %e_51

]]></Node>
<StgValue><ssdm name="trunc_ln66_59"/></StgValue>
</operation>

<operation id="1021" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:750 %or_ln66_58 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_59, i7 %lshr_ln66_58

]]></Node>
<StgValue><ssdm name="or_ln66_58"/></StgValue>
</operation>

<operation id="1022" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:751 %xor_ln66_76 = xor i32 %or_ln66_56, i32 %or_ln66_57

]]></Node>
<StgValue><ssdm name="xor_ln66_76"/></StgValue>
</operation>

<operation id="1023" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:752 %xor_ln66_77 = xor i32 %xor_ln66_76, i32 %or_ln66_58

]]></Node>
<StgValue><ssdm name="xor_ln66_77"/></StgValue>
</operation>

<operation id="1024" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:753 %and_ln66_38 = and i32 %e_51, i32 %e_50

]]></Node>
<StgValue><ssdm name="and_ln66_38"/></StgValue>
</operation>

<operation id="1025" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:754 %xor_ln66_78 = xor i32 %e_51, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_78"/></StgValue>
</operation>

<operation id="1026" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:755 %and_ln66_39 = and i32 %e_49, i32 %xor_ln66_78

]]></Node>
<StgValue><ssdm name="and_ln66_39"/></StgValue>
</operation>

<operation id="1027" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:756 %xor_ln66_79 = xor i32 %and_ln66_38, i32 %and_ln66_39

]]></Node>
<StgValue><ssdm name="xor_ln66_79"/></StgValue>
</operation>

<operation id="1028" st_id="31" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:758 %m_load_19 = load i6 %m_addr_19

]]></Node>
<StgValue><ssdm name="m_load_19"/></StgValue>
</operation>

<operation id="1029" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:759 %add_ln66_76 = add i32 %m_load_19, i32 %xor_ln66_79

]]></Node>
<StgValue><ssdm name="add_ln66_76"/></StgValue>
</operation>

<operation id="1030" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:760 %add_ln66_77 = add i32 %xor_ln66_77, i32 604807628

]]></Node>
<StgValue><ssdm name="add_ln66_77"/></StgValue>
</operation>

<operation id="1031" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:761 %add_ln66_78 = add i32 %add_ln66_77, i32 %e_48

]]></Node>
<StgValue><ssdm name="add_ln66_78"/></StgValue>
</operation>

<operation id="1032" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:762 %t1_19 = add i32 %add_ln66_78, i32 %add_ln66_76

]]></Node>
<StgValue><ssdm name="t1_19"/></StgValue>
</operation>

<operation id="1033" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:796 %m_addr_20 = getelementptr i32 %m, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="m_addr_20"/></StgValue>
</operation>

<operation id="1034" st_id="31" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:797 %m_load_20 = load i6 %m_addr_20

]]></Node>
<StgValue><ssdm name="m_load_20"/></StgValue>
</operation>

<operation id="1035" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:835 %m_addr_21 = getelementptr i32 %m, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="m_addr_21"/></StgValue>
</operation>

<operation id="1036" st_id="31" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:836 %m_load_21 = load i6 %m_addr_21

]]></Node>
<StgValue><ssdm name="m_load_21"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1037" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:735 %and_ln67_37 = and i32 %a_50, i32 %a_49

]]></Node>
<StgValue><ssdm name="and_ln67_37"/></StgValue>
</operation>

<operation id="1038" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:736 %and_ln67_38 = and i32 %a_50, i32 %a_48

]]></Node>
<StgValue><ssdm name="and_ln67_38"/></StgValue>
</operation>

<operation id="1039" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:737 %xor_ln67_74 = xor i32 %and_ln67_35, i32 %and_ln67_38

]]></Node>
<StgValue><ssdm name="xor_ln67_74"/></StgValue>
</operation>

<operation id="1040" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:738 %xor_ln67_75 = xor i32 %xor_ln67_74, i32 %and_ln67_37

]]></Node>
<StgValue><ssdm name="xor_ln67_75"/></StgValue>
</operation>

<operation id="1041" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:740 %add_ln75_36 = add i32 %xor_ln67_75, i32 %t1_18

]]></Node>
<StgValue><ssdm name="add_ln75_36"/></StgValue>
</operation>

<operation id="1042" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:741 %a_51 = add i32 %add_ln75_36, i32 %xor_ln67_73

]]></Node>
<StgValue><ssdm name="a_51"/></StgValue>
</operation>

<operation id="1043" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:763 %lshr_ln67_56 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_51, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_56"/></StgValue>
</operation>

<operation id="1044" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:764 %trunc_ln67_57 = trunc i32 %a_51

]]></Node>
<StgValue><ssdm name="trunc_ln67_57"/></StgValue>
</operation>

<operation id="1045" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:765 %or_ln67_56 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_57, i30 %lshr_ln67_56

]]></Node>
<StgValue><ssdm name="or_ln67_56"/></StgValue>
</operation>

<operation id="1046" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:766 %lshr_ln67_57 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_51, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_57"/></StgValue>
</operation>

<operation id="1047" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:767 %trunc_ln67_58 = trunc i32 %a_51

]]></Node>
<StgValue><ssdm name="trunc_ln67_58"/></StgValue>
</operation>

<operation id="1048" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:768 %or_ln67_57 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_58, i19 %lshr_ln67_57

]]></Node>
<StgValue><ssdm name="or_ln67_57"/></StgValue>
</operation>

<operation id="1049" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:769 %lshr_ln67_58 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_51, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_58"/></StgValue>
</operation>

<operation id="1050" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:770 %trunc_ln67_59 = trunc i32 %a_51

]]></Node>
<StgValue><ssdm name="trunc_ln67_59"/></StgValue>
</operation>

<operation id="1051" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:771 %or_ln67_58 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_59, i10 %lshr_ln67_58

]]></Node>
<StgValue><ssdm name="or_ln67_58"/></StgValue>
</operation>

<operation id="1052" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:772 %xor_ln67_76 = xor i32 %or_ln67_56, i32 %or_ln67_57

]]></Node>
<StgValue><ssdm name="xor_ln67_76"/></StgValue>
</operation>

<operation id="1053" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:773 %xor_ln67_77 = xor i32 %xor_ln67_76, i32 %or_ln67_58

]]></Node>
<StgValue><ssdm name="xor_ln67_77"/></StgValue>
</operation>

<operation id="1054" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:774 %and_ln67_39 = and i32 %a_51, i32 %a_50

]]></Node>
<StgValue><ssdm name="and_ln67_39"/></StgValue>
</operation>

<operation id="1055" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:775 %and_ln67_40 = and i32 %a_51, i32 %a_49

]]></Node>
<StgValue><ssdm name="and_ln67_40"/></StgValue>
</operation>

<operation id="1056" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:776 %xor_ln67_78 = xor i32 %and_ln67_37, i32 %and_ln67_40

]]></Node>
<StgValue><ssdm name="xor_ln67_78"/></StgValue>
</operation>

<operation id="1057" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:777 %xor_ln67_79 = xor i32 %xor_ln67_78, i32 %and_ln67_39

]]></Node>
<StgValue><ssdm name="xor_ln67_79"/></StgValue>
</operation>

<operation id="1058" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:778 %e_52 = add i32 %t1_19, i32 %a_48

]]></Node>
<StgValue><ssdm name="e_52"/></StgValue>
</operation>

<operation id="1059" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:779 %add_ln75_38 = add i32 %xor_ln67_79, i32 %t1_19

]]></Node>
<StgValue><ssdm name="add_ln75_38"/></StgValue>
</operation>

<operation id="1060" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:780 %a_52 = add i32 %add_ln75_38, i32 %xor_ln67_77

]]></Node>
<StgValue><ssdm name="a_52"/></StgValue>
</operation>

<operation id="1061" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:781 %lshr_ln66_59 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_52, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_59"/></StgValue>
</operation>

<operation id="1062" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:782 %trunc_ln66_60 = trunc i32 %e_52

]]></Node>
<StgValue><ssdm name="trunc_ln66_60"/></StgValue>
</operation>

<operation id="1063" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:783 %or_ln66_59 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_60, i26 %lshr_ln66_59

]]></Node>
<StgValue><ssdm name="or_ln66_59"/></StgValue>
</operation>

<operation id="1064" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:784 %lshr_ln66_60 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_52, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_60"/></StgValue>
</operation>

<operation id="1065" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:785 %trunc_ln66_61 = trunc i32 %e_52

]]></Node>
<StgValue><ssdm name="trunc_ln66_61"/></StgValue>
</operation>

<operation id="1066" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:786 %or_ln66_60 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_61, i21 %lshr_ln66_60

]]></Node>
<StgValue><ssdm name="or_ln66_60"/></StgValue>
</operation>

<operation id="1067" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:787 %lshr_ln66_61 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_52, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_61"/></StgValue>
</operation>

<operation id="1068" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:788 %trunc_ln66_62 = trunc i32 %e_52

]]></Node>
<StgValue><ssdm name="trunc_ln66_62"/></StgValue>
</operation>

<operation id="1069" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:789 %or_ln66_61 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_62, i7 %lshr_ln66_61

]]></Node>
<StgValue><ssdm name="or_ln66_61"/></StgValue>
</operation>

<operation id="1070" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:790 %xor_ln66_80 = xor i32 %or_ln66_59, i32 %or_ln66_60

]]></Node>
<StgValue><ssdm name="xor_ln66_80"/></StgValue>
</operation>

<operation id="1071" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:791 %xor_ln66_81 = xor i32 %xor_ln66_80, i32 %or_ln66_61

]]></Node>
<StgValue><ssdm name="xor_ln66_81"/></StgValue>
</operation>

<operation id="1072" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:792 %and_ln66_40 = and i32 %e_52, i32 %e_51

]]></Node>
<StgValue><ssdm name="and_ln66_40"/></StgValue>
</operation>

<operation id="1073" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:793 %xor_ln66_82 = xor i32 %e_52, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_82"/></StgValue>
</operation>

<operation id="1074" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:794 %and_ln66_41 = and i32 %e_50, i32 %xor_ln66_82

]]></Node>
<StgValue><ssdm name="and_ln66_41"/></StgValue>
</operation>

<operation id="1075" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:795 %xor_ln66_83 = xor i32 %and_ln66_40, i32 %and_ln66_41

]]></Node>
<StgValue><ssdm name="xor_ln66_83"/></StgValue>
</operation>

<operation id="1076" st_id="32" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:797 %m_load_20 = load i6 %m_addr_20

]]></Node>
<StgValue><ssdm name="m_load_20"/></StgValue>
</operation>

<operation id="1077" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:798 %add_ln66_80 = add i32 %m_load_20, i32 %xor_ln66_83

]]></Node>
<StgValue><ssdm name="add_ln66_80"/></StgValue>
</operation>

<operation id="1078" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:799 %add_ln66_81 = add i32 %xor_ln66_81, i32 770255983

]]></Node>
<StgValue><ssdm name="add_ln66_81"/></StgValue>
</operation>

<operation id="1079" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:800 %add_ln66_82 = add i32 %add_ln66_81, i32 %e_49

]]></Node>
<StgValue><ssdm name="add_ln66_82"/></StgValue>
</operation>

<operation id="1080" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:801 %t1_20 = add i32 %add_ln66_82, i32 %add_ln66_80

]]></Node>
<StgValue><ssdm name="t1_20"/></StgValue>
</operation>

<operation id="1081" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:802 %lshr_ln67_59 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_52, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_59"/></StgValue>
</operation>

<operation id="1082" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:803 %trunc_ln67_60 = trunc i32 %a_52

]]></Node>
<StgValue><ssdm name="trunc_ln67_60"/></StgValue>
</operation>

<operation id="1083" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:804 %or_ln67_59 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_60, i30 %lshr_ln67_59

]]></Node>
<StgValue><ssdm name="or_ln67_59"/></StgValue>
</operation>

<operation id="1084" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:805 %lshr_ln67_60 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_52, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_60"/></StgValue>
</operation>

<operation id="1085" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:806 %trunc_ln67_61 = trunc i32 %a_52

]]></Node>
<StgValue><ssdm name="trunc_ln67_61"/></StgValue>
</operation>

<operation id="1086" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:807 %or_ln67_60 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_61, i19 %lshr_ln67_60

]]></Node>
<StgValue><ssdm name="or_ln67_60"/></StgValue>
</operation>

<operation id="1087" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:808 %lshr_ln67_61 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_52, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_61"/></StgValue>
</operation>

<operation id="1088" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:809 %trunc_ln67_62 = trunc i32 %a_52

]]></Node>
<StgValue><ssdm name="trunc_ln67_62"/></StgValue>
</operation>

<operation id="1089" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:810 %or_ln67_61 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_62, i10 %lshr_ln67_61

]]></Node>
<StgValue><ssdm name="or_ln67_61"/></StgValue>
</operation>

<operation id="1090" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:811 %xor_ln67_80 = xor i32 %or_ln67_59, i32 %or_ln67_60

]]></Node>
<StgValue><ssdm name="xor_ln67_80"/></StgValue>
</operation>

<operation id="1091" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:812 %xor_ln67_81 = xor i32 %xor_ln67_80, i32 %or_ln67_61

]]></Node>
<StgValue><ssdm name="xor_ln67_81"/></StgValue>
</operation>

<operation id="1092" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:813 %and_ln67_41 = and i32 %a_52, i32 %a_51

]]></Node>
<StgValue><ssdm name="and_ln67_41"/></StgValue>
</operation>

<operation id="1093" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:814 %and_ln67_42 = and i32 %a_52, i32 %a_50

]]></Node>
<StgValue><ssdm name="and_ln67_42"/></StgValue>
</operation>

<operation id="1094" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:815 %xor_ln67_82 = xor i32 %and_ln67_39, i32 %and_ln67_42

]]></Node>
<StgValue><ssdm name="xor_ln67_82"/></StgValue>
</operation>

<operation id="1095" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:816 %xor_ln67_83 = xor i32 %xor_ln67_82, i32 %and_ln67_41

]]></Node>
<StgValue><ssdm name="xor_ln67_83"/></StgValue>
</operation>

<operation id="1096" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:817 %e_53 = add i32 %t1_20, i32 %a_49

]]></Node>
<StgValue><ssdm name="e_53"/></StgValue>
</operation>

<operation id="1097" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:818 %add_ln75_40 = add i32 %xor_ln67_83, i32 %t1_20

]]></Node>
<StgValue><ssdm name="add_ln75_40"/></StgValue>
</operation>

<operation id="1098" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:819 %a_53 = add i32 %add_ln75_40, i32 %xor_ln67_81

]]></Node>
<StgValue><ssdm name="a_53"/></StgValue>
</operation>

<operation id="1099" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:820 %lshr_ln66_62 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_53, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_62"/></StgValue>
</operation>

<operation id="1100" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:821 %trunc_ln66_63 = trunc i32 %e_53

]]></Node>
<StgValue><ssdm name="trunc_ln66_63"/></StgValue>
</operation>

<operation id="1101" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:822 %or_ln66_62 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_63, i26 %lshr_ln66_62

]]></Node>
<StgValue><ssdm name="or_ln66_62"/></StgValue>
</operation>

<operation id="1102" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:823 %lshr_ln66_63 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_53, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_63"/></StgValue>
</operation>

<operation id="1103" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:824 %trunc_ln66_64 = trunc i32 %e_53

]]></Node>
<StgValue><ssdm name="trunc_ln66_64"/></StgValue>
</operation>

<operation id="1104" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:825 %or_ln66_63 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_64, i21 %lshr_ln66_63

]]></Node>
<StgValue><ssdm name="or_ln66_63"/></StgValue>
</operation>

<operation id="1105" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:826 %lshr_ln66_64 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_53, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_64"/></StgValue>
</operation>

<operation id="1106" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:827 %trunc_ln66_65 = trunc i32 %e_53

]]></Node>
<StgValue><ssdm name="trunc_ln66_65"/></StgValue>
</operation>

<operation id="1107" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:828 %or_ln66_64 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_65, i7 %lshr_ln66_64

]]></Node>
<StgValue><ssdm name="or_ln66_64"/></StgValue>
</operation>

<operation id="1108" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:829 %xor_ln66_84 = xor i32 %or_ln66_62, i32 %or_ln66_63

]]></Node>
<StgValue><ssdm name="xor_ln66_84"/></StgValue>
</operation>

<operation id="1109" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:830 %xor_ln66_85 = xor i32 %xor_ln66_84, i32 %or_ln66_64

]]></Node>
<StgValue><ssdm name="xor_ln66_85"/></StgValue>
</operation>

<operation id="1110" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:831 %and_ln66_42 = and i32 %e_53, i32 %e_52

]]></Node>
<StgValue><ssdm name="and_ln66_42"/></StgValue>
</operation>

<operation id="1111" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:832 %xor_ln66_86 = xor i32 %e_53, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_86"/></StgValue>
</operation>

<operation id="1112" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:833 %and_ln66_43 = and i32 %e_51, i32 %xor_ln66_86

]]></Node>
<StgValue><ssdm name="and_ln66_43"/></StgValue>
</operation>

<operation id="1113" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:834 %xor_ln66_87 = xor i32 %and_ln66_42, i32 %and_ln66_43

]]></Node>
<StgValue><ssdm name="xor_ln66_87"/></StgValue>
</operation>

<operation id="1114" st_id="32" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:836 %m_load_21 = load i6 %m_addr_21

]]></Node>
<StgValue><ssdm name="m_load_21"/></StgValue>
</operation>

<operation id="1115" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:837 %add_ln66_84 = add i32 %m_load_21, i32 %xor_ln66_87

]]></Node>
<StgValue><ssdm name="add_ln66_84"/></StgValue>
</operation>

<operation id="1116" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:838 %add_ln66_85 = add i32 %xor_ln66_85, i32 1249150122

]]></Node>
<StgValue><ssdm name="add_ln66_85"/></StgValue>
</operation>

<operation id="1117" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:839 %add_ln66_86 = add i32 %add_ln66_85, i32 %e_50

]]></Node>
<StgValue><ssdm name="add_ln66_86"/></StgValue>
</operation>

<operation id="1118" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:840 %t1_21 = add i32 %add_ln66_86, i32 %add_ln66_84

]]></Node>
<StgValue><ssdm name="t1_21"/></StgValue>
</operation>

<operation id="1119" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:841 %lshr_ln67_62 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_53, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_62"/></StgValue>
</operation>

<operation id="1120" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:842 %trunc_ln67_63 = trunc i32 %a_53

]]></Node>
<StgValue><ssdm name="trunc_ln67_63"/></StgValue>
</operation>

<operation id="1121" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:843 %or_ln67_62 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_63, i30 %lshr_ln67_62

]]></Node>
<StgValue><ssdm name="or_ln67_62"/></StgValue>
</operation>

<operation id="1122" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:844 %lshr_ln67_63 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_53, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_63"/></StgValue>
</operation>

<operation id="1123" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:845 %trunc_ln67_64 = trunc i32 %a_53

]]></Node>
<StgValue><ssdm name="trunc_ln67_64"/></StgValue>
</operation>

<operation id="1124" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:846 %or_ln67_63 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_64, i19 %lshr_ln67_63

]]></Node>
<StgValue><ssdm name="or_ln67_63"/></StgValue>
</operation>

<operation id="1125" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:847 %lshr_ln67_64 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_53, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_64"/></StgValue>
</operation>

<operation id="1126" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:848 %trunc_ln67_65 = trunc i32 %a_53

]]></Node>
<StgValue><ssdm name="trunc_ln67_65"/></StgValue>
</operation>

<operation id="1127" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:849 %or_ln67_64 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_65, i10 %lshr_ln67_64

]]></Node>
<StgValue><ssdm name="or_ln67_64"/></StgValue>
</operation>

<operation id="1128" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:850 %xor_ln67_84 = xor i32 %or_ln67_62, i32 %or_ln67_63

]]></Node>
<StgValue><ssdm name="xor_ln67_84"/></StgValue>
</operation>

<operation id="1129" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:851 %xor_ln67_85 = xor i32 %xor_ln67_84, i32 %or_ln67_64

]]></Node>
<StgValue><ssdm name="xor_ln67_85"/></StgValue>
</operation>

<operation id="1130" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:874 %m_addr_22 = getelementptr i32 %m, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="m_addr_22"/></StgValue>
</operation>

<operation id="1131" st_id="32" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:875 %m_load_22 = load i6 %m_addr_22

]]></Node>
<StgValue><ssdm name="m_load_22"/></StgValue>
</operation>

<operation id="1132" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:913 %m_addr_23 = getelementptr i32 %m, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="m_addr_23"/></StgValue>
</operation>

<operation id="1133" st_id="32" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:914 %m_load_23 = load i6 %m_addr_23

]]></Node>
<StgValue><ssdm name="m_load_23"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1134" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:852 %and_ln67_43 = and i32 %a_53, i32 %a_52

]]></Node>
<StgValue><ssdm name="and_ln67_43"/></StgValue>
</operation>

<operation id="1135" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:853 %and_ln67_44 = and i32 %a_53, i32 %a_51

]]></Node>
<StgValue><ssdm name="and_ln67_44"/></StgValue>
</operation>

<operation id="1136" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:854 %xor_ln67_86 = xor i32 %and_ln67_41, i32 %and_ln67_44

]]></Node>
<StgValue><ssdm name="xor_ln67_86"/></StgValue>
</operation>

<operation id="1137" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:855 %xor_ln67_87 = xor i32 %xor_ln67_86, i32 %and_ln67_43

]]></Node>
<StgValue><ssdm name="xor_ln67_87"/></StgValue>
</operation>

<operation id="1138" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:856 %e_54 = add i32 %t1_21, i32 %a_50

]]></Node>
<StgValue><ssdm name="e_54"/></StgValue>
</operation>

<operation id="1139" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:857 %add_ln75_42 = add i32 %xor_ln67_87, i32 %t1_21

]]></Node>
<StgValue><ssdm name="add_ln75_42"/></StgValue>
</operation>

<operation id="1140" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:858 %a_54 = add i32 %add_ln75_42, i32 %xor_ln67_85

]]></Node>
<StgValue><ssdm name="a_54"/></StgValue>
</operation>

<operation id="1141" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:859 %lshr_ln66_65 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_54, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_65"/></StgValue>
</operation>

<operation id="1142" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:860 %trunc_ln66_66 = trunc i32 %e_54

]]></Node>
<StgValue><ssdm name="trunc_ln66_66"/></StgValue>
</operation>

<operation id="1143" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:861 %or_ln66_65 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_66, i26 %lshr_ln66_65

]]></Node>
<StgValue><ssdm name="or_ln66_65"/></StgValue>
</operation>

<operation id="1144" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:862 %lshr_ln66_66 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_54, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_66"/></StgValue>
</operation>

<operation id="1145" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:863 %trunc_ln66_67 = trunc i32 %e_54

]]></Node>
<StgValue><ssdm name="trunc_ln66_67"/></StgValue>
</operation>

<operation id="1146" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:864 %or_ln66_66 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_67, i21 %lshr_ln66_66

]]></Node>
<StgValue><ssdm name="or_ln66_66"/></StgValue>
</operation>

<operation id="1147" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:865 %lshr_ln66_67 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_54, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_67"/></StgValue>
</operation>

<operation id="1148" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:866 %trunc_ln66_68 = trunc i32 %e_54

]]></Node>
<StgValue><ssdm name="trunc_ln66_68"/></StgValue>
</operation>

<operation id="1149" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:867 %or_ln66_67 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_68, i7 %lshr_ln66_67

]]></Node>
<StgValue><ssdm name="or_ln66_67"/></StgValue>
</operation>

<operation id="1150" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:868 %xor_ln66_88 = xor i32 %or_ln66_65, i32 %or_ln66_66

]]></Node>
<StgValue><ssdm name="xor_ln66_88"/></StgValue>
</operation>

<operation id="1151" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:869 %xor_ln66_89 = xor i32 %xor_ln66_88, i32 %or_ln66_67

]]></Node>
<StgValue><ssdm name="xor_ln66_89"/></StgValue>
</operation>

<operation id="1152" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:870 %and_ln66_44 = and i32 %e_54, i32 %e_53

]]></Node>
<StgValue><ssdm name="and_ln66_44"/></StgValue>
</operation>

<operation id="1153" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:871 %xor_ln66_90 = xor i32 %e_54, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_90"/></StgValue>
</operation>

<operation id="1154" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:872 %and_ln66_45 = and i32 %e_52, i32 %xor_ln66_90

]]></Node>
<StgValue><ssdm name="and_ln66_45"/></StgValue>
</operation>

<operation id="1155" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:873 %xor_ln66_91 = xor i32 %and_ln66_44, i32 %and_ln66_45

]]></Node>
<StgValue><ssdm name="xor_ln66_91"/></StgValue>
</operation>

<operation id="1156" st_id="33" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:875 %m_load_22 = load i6 %m_addr_22

]]></Node>
<StgValue><ssdm name="m_load_22"/></StgValue>
</operation>

<operation id="1157" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:876 %add_ln66_88 = add i32 %m_load_22, i32 %xor_ln66_91

]]></Node>
<StgValue><ssdm name="add_ln66_88"/></StgValue>
</operation>

<operation id="1158" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:877 %add_ln66_89 = add i32 %xor_ln66_89, i32 1555081692

]]></Node>
<StgValue><ssdm name="add_ln66_89"/></StgValue>
</operation>

<operation id="1159" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:878 %add_ln66_90 = add i32 %add_ln66_89, i32 %e_51

]]></Node>
<StgValue><ssdm name="add_ln66_90"/></StgValue>
</operation>

<operation id="1160" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:879 %t1_22 = add i32 %add_ln66_90, i32 %add_ln66_88

]]></Node>
<StgValue><ssdm name="t1_22"/></StgValue>
</operation>

<operation id="1161" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:880 %lshr_ln67_65 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_54, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_65"/></StgValue>
</operation>

<operation id="1162" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:881 %trunc_ln67_66 = trunc i32 %a_54

]]></Node>
<StgValue><ssdm name="trunc_ln67_66"/></StgValue>
</operation>

<operation id="1163" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:882 %or_ln67_65 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_66, i30 %lshr_ln67_65

]]></Node>
<StgValue><ssdm name="or_ln67_65"/></StgValue>
</operation>

<operation id="1164" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:883 %lshr_ln67_66 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_54, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_66"/></StgValue>
</operation>

<operation id="1165" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:884 %trunc_ln67_67 = trunc i32 %a_54

]]></Node>
<StgValue><ssdm name="trunc_ln67_67"/></StgValue>
</operation>

<operation id="1166" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:885 %or_ln67_66 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_67, i19 %lshr_ln67_66

]]></Node>
<StgValue><ssdm name="or_ln67_66"/></StgValue>
</operation>

<operation id="1167" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:886 %lshr_ln67_67 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_54, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_67"/></StgValue>
</operation>

<operation id="1168" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:887 %trunc_ln67_68 = trunc i32 %a_54

]]></Node>
<StgValue><ssdm name="trunc_ln67_68"/></StgValue>
</operation>

<operation id="1169" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:888 %or_ln67_67 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_68, i10 %lshr_ln67_67

]]></Node>
<StgValue><ssdm name="or_ln67_67"/></StgValue>
</operation>

<operation id="1170" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:889 %xor_ln67_88 = xor i32 %or_ln67_65, i32 %or_ln67_66

]]></Node>
<StgValue><ssdm name="xor_ln67_88"/></StgValue>
</operation>

<operation id="1171" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:890 %xor_ln67_89 = xor i32 %xor_ln67_88, i32 %or_ln67_67

]]></Node>
<StgValue><ssdm name="xor_ln67_89"/></StgValue>
</operation>

<operation id="1172" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:891 %and_ln67_45 = and i32 %a_54, i32 %a_53

]]></Node>
<StgValue><ssdm name="and_ln67_45"/></StgValue>
</operation>

<operation id="1173" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:892 %and_ln67_46 = and i32 %a_54, i32 %a_52

]]></Node>
<StgValue><ssdm name="and_ln67_46"/></StgValue>
</operation>

<operation id="1174" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:893 %xor_ln67_90 = xor i32 %and_ln67_43, i32 %and_ln67_46

]]></Node>
<StgValue><ssdm name="xor_ln67_90"/></StgValue>
</operation>

<operation id="1175" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:894 %xor_ln67_91 = xor i32 %xor_ln67_90, i32 %and_ln67_45

]]></Node>
<StgValue><ssdm name="xor_ln67_91"/></StgValue>
</operation>

<operation id="1176" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:895 %e_55 = add i32 %t1_22, i32 %a_51

]]></Node>
<StgValue><ssdm name="e_55"/></StgValue>
</operation>

<operation id="1177" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:896 %add_ln75_44 = add i32 %xor_ln67_91, i32 %t1_22

]]></Node>
<StgValue><ssdm name="add_ln75_44"/></StgValue>
</operation>

<operation id="1178" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:897 %a_55 = add i32 %add_ln75_44, i32 %xor_ln67_89

]]></Node>
<StgValue><ssdm name="a_55"/></StgValue>
</operation>

<operation id="1179" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:898 %lshr_ln66_68 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_55, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_68"/></StgValue>
</operation>

<operation id="1180" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:899 %trunc_ln66_69 = trunc i32 %e_55

]]></Node>
<StgValue><ssdm name="trunc_ln66_69"/></StgValue>
</operation>

<operation id="1181" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:900 %or_ln66_68 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_69, i26 %lshr_ln66_68

]]></Node>
<StgValue><ssdm name="or_ln66_68"/></StgValue>
</operation>

<operation id="1182" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:901 %lshr_ln66_69 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_55, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_69"/></StgValue>
</operation>

<operation id="1183" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:902 %trunc_ln66_70 = trunc i32 %e_55

]]></Node>
<StgValue><ssdm name="trunc_ln66_70"/></StgValue>
</operation>

<operation id="1184" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:903 %or_ln66_69 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_70, i21 %lshr_ln66_69

]]></Node>
<StgValue><ssdm name="or_ln66_69"/></StgValue>
</operation>

<operation id="1185" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:904 %lshr_ln66_70 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_55, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_70"/></StgValue>
</operation>

<operation id="1186" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:905 %trunc_ln66_71 = trunc i32 %e_55

]]></Node>
<StgValue><ssdm name="trunc_ln66_71"/></StgValue>
</operation>

<operation id="1187" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:906 %or_ln66_70 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_71, i7 %lshr_ln66_70

]]></Node>
<StgValue><ssdm name="or_ln66_70"/></StgValue>
</operation>

<operation id="1188" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:907 %xor_ln66_92 = xor i32 %or_ln66_68, i32 %or_ln66_69

]]></Node>
<StgValue><ssdm name="xor_ln66_92"/></StgValue>
</operation>

<operation id="1189" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:908 %xor_ln66_93 = xor i32 %xor_ln66_92, i32 %or_ln66_70

]]></Node>
<StgValue><ssdm name="xor_ln66_93"/></StgValue>
</operation>

<operation id="1190" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:909 %and_ln66_46 = and i32 %e_55, i32 %e_54

]]></Node>
<StgValue><ssdm name="and_ln66_46"/></StgValue>
</operation>

<operation id="1191" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:910 %xor_ln66_94 = xor i32 %e_55, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_94"/></StgValue>
</operation>

<operation id="1192" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:911 %and_ln66_47 = and i32 %e_53, i32 %xor_ln66_94

]]></Node>
<StgValue><ssdm name="and_ln66_47"/></StgValue>
</operation>

<operation id="1193" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:912 %xor_ln66_95 = xor i32 %and_ln66_46, i32 %and_ln66_47

]]></Node>
<StgValue><ssdm name="xor_ln66_95"/></StgValue>
</operation>

<operation id="1194" st_id="33" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:914 %m_load_23 = load i6 %m_addr_23

]]></Node>
<StgValue><ssdm name="m_load_23"/></StgValue>
</operation>

<operation id="1195" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:915 %add_ln66_92 = add i32 %m_load_23, i32 %xor_ln66_95

]]></Node>
<StgValue><ssdm name="add_ln66_92"/></StgValue>
</operation>

<operation id="1196" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:916 %add_ln66_93 = add i32 %xor_ln66_93, i32 1996064986

]]></Node>
<StgValue><ssdm name="add_ln66_93"/></StgValue>
</operation>

<operation id="1197" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:917 %add_ln66_94 = add i32 %add_ln66_93, i32 %e_52

]]></Node>
<StgValue><ssdm name="add_ln66_94"/></StgValue>
</operation>

<operation id="1198" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:918 %t1_23 = add i32 %add_ln66_94, i32 %add_ln66_92

]]></Node>
<StgValue><ssdm name="t1_23"/></StgValue>
</operation>

<operation id="1199" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:919 %lshr_ln67_68 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_55, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_68"/></StgValue>
</operation>

<operation id="1200" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:920 %trunc_ln67_69 = trunc i32 %a_55

]]></Node>
<StgValue><ssdm name="trunc_ln67_69"/></StgValue>
</operation>

<operation id="1201" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:921 %or_ln67_68 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_69, i30 %lshr_ln67_68

]]></Node>
<StgValue><ssdm name="or_ln67_68"/></StgValue>
</operation>

<operation id="1202" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:922 %lshr_ln67_69 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_55, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_69"/></StgValue>
</operation>

<operation id="1203" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:923 %trunc_ln67_70 = trunc i32 %a_55

]]></Node>
<StgValue><ssdm name="trunc_ln67_70"/></StgValue>
</operation>

<operation id="1204" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:924 %or_ln67_69 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_70, i19 %lshr_ln67_69

]]></Node>
<StgValue><ssdm name="or_ln67_69"/></StgValue>
</operation>

<operation id="1205" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:925 %lshr_ln67_70 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_55, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_70"/></StgValue>
</operation>

<operation id="1206" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:926 %trunc_ln67_71 = trunc i32 %a_55

]]></Node>
<StgValue><ssdm name="trunc_ln67_71"/></StgValue>
</operation>

<operation id="1207" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:927 %or_ln67_70 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_71, i10 %lshr_ln67_70

]]></Node>
<StgValue><ssdm name="or_ln67_70"/></StgValue>
</operation>

<operation id="1208" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:928 %xor_ln67_92 = xor i32 %or_ln67_68, i32 %or_ln67_69

]]></Node>
<StgValue><ssdm name="xor_ln67_92"/></StgValue>
</operation>

<operation id="1209" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:929 %xor_ln67_93 = xor i32 %xor_ln67_92, i32 %or_ln67_70

]]></Node>
<StgValue><ssdm name="xor_ln67_93"/></StgValue>
</operation>

<operation id="1210" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:952 %m_addr_24 = getelementptr i32 %m, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="m_addr_24"/></StgValue>
</operation>

<operation id="1211" st_id="33" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:953 %m_load_24 = load i6 %m_addr_24

]]></Node>
<StgValue><ssdm name="m_load_24"/></StgValue>
</operation>

<operation id="1212" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:991 %m_addr_25 = getelementptr i32 %m, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="m_addr_25"/></StgValue>
</operation>

<operation id="1213" st_id="33" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:992 %m_load_25 = load i6 %m_addr_25

]]></Node>
<StgValue><ssdm name="m_load_25"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1214" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:930 %and_ln67_47 = and i32 %a_55, i32 %a_54

]]></Node>
<StgValue><ssdm name="and_ln67_47"/></StgValue>
</operation>

<operation id="1215" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:931 %and_ln67_48 = and i32 %a_55, i32 %a_53

]]></Node>
<StgValue><ssdm name="and_ln67_48"/></StgValue>
</operation>

<operation id="1216" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:932 %xor_ln67_94 = xor i32 %and_ln67_45, i32 %and_ln67_48

]]></Node>
<StgValue><ssdm name="xor_ln67_94"/></StgValue>
</operation>

<operation id="1217" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:933 %xor_ln67_95 = xor i32 %xor_ln67_94, i32 %and_ln67_47

]]></Node>
<StgValue><ssdm name="xor_ln67_95"/></StgValue>
</operation>

<operation id="1218" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:934 %e_56 = add i32 %t1_23, i32 %a_52

]]></Node>
<StgValue><ssdm name="e_56"/></StgValue>
</operation>

<operation id="1219" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:935 %add_ln75_46 = add i32 %xor_ln67_95, i32 %t1_23

]]></Node>
<StgValue><ssdm name="add_ln75_46"/></StgValue>
</operation>

<operation id="1220" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:936 %a_56 = add i32 %add_ln75_46, i32 %xor_ln67_93

]]></Node>
<StgValue><ssdm name="a_56"/></StgValue>
</operation>

<operation id="1221" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:937 %lshr_ln66_71 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_56, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_71"/></StgValue>
</operation>

<operation id="1222" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:938 %trunc_ln66_72 = trunc i32 %e_56

]]></Node>
<StgValue><ssdm name="trunc_ln66_72"/></StgValue>
</operation>

<operation id="1223" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:939 %or_ln66_71 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_72, i26 %lshr_ln66_71

]]></Node>
<StgValue><ssdm name="or_ln66_71"/></StgValue>
</operation>

<operation id="1224" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:940 %lshr_ln66_72 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_56, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_72"/></StgValue>
</operation>

<operation id="1225" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:941 %trunc_ln66_73 = trunc i32 %e_56

]]></Node>
<StgValue><ssdm name="trunc_ln66_73"/></StgValue>
</operation>

<operation id="1226" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:942 %or_ln66_72 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_73, i21 %lshr_ln66_72

]]></Node>
<StgValue><ssdm name="or_ln66_72"/></StgValue>
</operation>

<operation id="1227" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:943 %lshr_ln66_73 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_56, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_73"/></StgValue>
</operation>

<operation id="1228" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:944 %trunc_ln66_74 = trunc i32 %e_56

]]></Node>
<StgValue><ssdm name="trunc_ln66_74"/></StgValue>
</operation>

<operation id="1229" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:945 %or_ln66_73 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_74, i7 %lshr_ln66_73

]]></Node>
<StgValue><ssdm name="or_ln66_73"/></StgValue>
</operation>

<operation id="1230" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:946 %xor_ln66_96 = xor i32 %or_ln66_71, i32 %or_ln66_72

]]></Node>
<StgValue><ssdm name="xor_ln66_96"/></StgValue>
</operation>

<operation id="1231" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:947 %xor_ln66_97 = xor i32 %xor_ln66_96, i32 %or_ln66_73

]]></Node>
<StgValue><ssdm name="xor_ln66_97"/></StgValue>
</operation>

<operation id="1232" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:948 %and_ln66_48 = and i32 %e_56, i32 %e_55

]]></Node>
<StgValue><ssdm name="and_ln66_48"/></StgValue>
</operation>

<operation id="1233" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:949 %xor_ln66_98 = xor i32 %e_56, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_98"/></StgValue>
</operation>

<operation id="1234" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:950 %and_ln66_49 = and i32 %e_54, i32 %xor_ln66_98

]]></Node>
<StgValue><ssdm name="and_ln66_49"/></StgValue>
</operation>

<operation id="1235" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:951 %xor_ln66_99 = xor i32 %and_ln66_48, i32 %and_ln66_49

]]></Node>
<StgValue><ssdm name="xor_ln66_99"/></StgValue>
</operation>

<operation id="1236" st_id="34" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:953 %m_load_24 = load i6 %m_addr_24

]]></Node>
<StgValue><ssdm name="m_load_24"/></StgValue>
</operation>

<operation id="1237" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:954 %add_ln66_96 = add i32 %m_load_24, i32 %e_53

]]></Node>
<StgValue><ssdm name="add_ln66_96"/></StgValue>
</operation>

<operation id="1238" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:955 %add_ln66_97 = add i32 %xor_ln66_97, i32 2554220882

]]></Node>
<StgValue><ssdm name="add_ln66_97"/></StgValue>
</operation>

<operation id="1239" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:956 %add_ln66_98 = add i32 %add_ln66_97, i32 %xor_ln66_99

]]></Node>
<StgValue><ssdm name="add_ln66_98"/></StgValue>
</operation>

<operation id="1240" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:957 %t1_24 = add i32 %add_ln66_98, i32 %add_ln66_96

]]></Node>
<StgValue><ssdm name="t1_24"/></StgValue>
</operation>

<operation id="1241" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:958 %lshr_ln67_71 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_56, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_71"/></StgValue>
</operation>

<operation id="1242" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:959 %trunc_ln67_72 = trunc i32 %a_56

]]></Node>
<StgValue><ssdm name="trunc_ln67_72"/></StgValue>
</operation>

<operation id="1243" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:960 %or_ln67_71 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_72, i30 %lshr_ln67_71

]]></Node>
<StgValue><ssdm name="or_ln67_71"/></StgValue>
</operation>

<operation id="1244" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:961 %lshr_ln67_72 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_56, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_72"/></StgValue>
</operation>

<operation id="1245" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:962 %trunc_ln67_73 = trunc i32 %a_56

]]></Node>
<StgValue><ssdm name="trunc_ln67_73"/></StgValue>
</operation>

<operation id="1246" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:963 %or_ln67_72 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_73, i19 %lshr_ln67_72

]]></Node>
<StgValue><ssdm name="or_ln67_72"/></StgValue>
</operation>

<operation id="1247" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:964 %lshr_ln67_73 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_56, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_73"/></StgValue>
</operation>

<operation id="1248" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:965 %trunc_ln67_74 = trunc i32 %a_56

]]></Node>
<StgValue><ssdm name="trunc_ln67_74"/></StgValue>
</operation>

<operation id="1249" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:966 %or_ln67_73 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_74, i10 %lshr_ln67_73

]]></Node>
<StgValue><ssdm name="or_ln67_73"/></StgValue>
</operation>

<operation id="1250" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:967 %xor_ln67_96 = xor i32 %or_ln67_71, i32 %or_ln67_72

]]></Node>
<StgValue><ssdm name="xor_ln67_96"/></StgValue>
</operation>

<operation id="1251" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:968 %xor_ln67_97 = xor i32 %xor_ln67_96, i32 %or_ln67_73

]]></Node>
<StgValue><ssdm name="xor_ln67_97"/></StgValue>
</operation>

<operation id="1252" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:973 %e_57 = add i32 %t1_24, i32 %a_53

]]></Node>
<StgValue><ssdm name="e_57"/></StgValue>
</operation>

<operation id="1253" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:976 %lshr_ln66_74 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_57, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_74"/></StgValue>
</operation>

<operation id="1254" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:977 %trunc_ln66_75 = trunc i32 %e_57

]]></Node>
<StgValue><ssdm name="trunc_ln66_75"/></StgValue>
</operation>

<operation id="1255" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:978 %or_ln66_74 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_75, i26 %lshr_ln66_74

]]></Node>
<StgValue><ssdm name="or_ln66_74"/></StgValue>
</operation>

<operation id="1256" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:979 %lshr_ln66_75 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_57, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_75"/></StgValue>
</operation>

<operation id="1257" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:980 %trunc_ln66_76 = trunc i32 %e_57

]]></Node>
<StgValue><ssdm name="trunc_ln66_76"/></StgValue>
</operation>

<operation id="1258" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:981 %or_ln66_75 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_76, i21 %lshr_ln66_75

]]></Node>
<StgValue><ssdm name="or_ln66_75"/></StgValue>
</operation>

<operation id="1259" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:982 %lshr_ln66_76 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_57, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_76"/></StgValue>
</operation>

<operation id="1260" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:983 %trunc_ln66_77 = trunc i32 %e_57

]]></Node>
<StgValue><ssdm name="trunc_ln66_77"/></StgValue>
</operation>

<operation id="1261" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:984 %or_ln66_76 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_77, i7 %lshr_ln66_76

]]></Node>
<StgValue><ssdm name="or_ln66_76"/></StgValue>
</operation>

<operation id="1262" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:985 %xor_ln66_100 = xor i32 %or_ln66_74, i32 %or_ln66_75

]]></Node>
<StgValue><ssdm name="xor_ln66_100"/></StgValue>
</operation>

<operation id="1263" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:986 %xor_ln66_101 = xor i32 %xor_ln66_100, i32 %or_ln66_76

]]></Node>
<StgValue><ssdm name="xor_ln66_101"/></StgValue>
</operation>

<operation id="1264" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:987 %and_ln66_50 = and i32 %e_57, i32 %e_56

]]></Node>
<StgValue><ssdm name="and_ln66_50"/></StgValue>
</operation>

<operation id="1265" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:988 %xor_ln66_102 = xor i32 %e_57, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_102"/></StgValue>
</operation>

<operation id="1266" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:989 %and_ln66_51 = and i32 %e_55, i32 %xor_ln66_102

]]></Node>
<StgValue><ssdm name="and_ln66_51"/></StgValue>
</operation>

<operation id="1267" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:990 %xor_ln66_103 = xor i32 %and_ln66_50, i32 %and_ln66_51

]]></Node>
<StgValue><ssdm name="xor_ln66_103"/></StgValue>
</operation>

<operation id="1268" st_id="34" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:992 %m_load_25 = load i6 %m_addr_25

]]></Node>
<StgValue><ssdm name="m_load_25"/></StgValue>
</operation>

<operation id="1269" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:993 %add_ln66_100 = add i32 %m_load_25, i32 %e_54

]]></Node>
<StgValue><ssdm name="add_ln66_100"/></StgValue>
</operation>

<operation id="1270" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:994 %add_ln66_101 = add i32 %xor_ln66_101, i32 2821834349

]]></Node>
<StgValue><ssdm name="add_ln66_101"/></StgValue>
</operation>

<operation id="1271" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:995 %add_ln66_102 = add i32 %add_ln66_101, i32 %xor_ln66_103

]]></Node>
<StgValue><ssdm name="add_ln66_102"/></StgValue>
</operation>

<operation id="1272" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:996 %t1_25 = add i32 %add_ln66_102, i32 %add_ln66_100

]]></Node>
<StgValue><ssdm name="t1_25"/></StgValue>
</operation>

<operation id="1273" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:1030 %m_addr_26 = getelementptr i32 %m, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="m_addr_26"/></StgValue>
</operation>

<operation id="1274" st_id="34" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1031 %m_load_26 = load i6 %m_addr_26

]]></Node>
<StgValue><ssdm name="m_load_26"/></StgValue>
</operation>

<operation id="1275" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:1069 %m_addr_27 = getelementptr i32 %m, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="m_addr_27"/></StgValue>
</operation>

<operation id="1276" st_id="34" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1070 %m_load_27 = load i6 %m_addr_27

]]></Node>
<StgValue><ssdm name="m_load_27"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1277" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:969 %and_ln67_49 = and i32 %a_56, i32 %a_55

]]></Node>
<StgValue><ssdm name="and_ln67_49"/></StgValue>
</operation>

<operation id="1278" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:970 %and_ln67_50 = and i32 %a_56, i32 %a_54

]]></Node>
<StgValue><ssdm name="and_ln67_50"/></StgValue>
</operation>

<operation id="1279" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:971 %xor_ln67_98 = xor i32 %and_ln67_47, i32 %and_ln67_50

]]></Node>
<StgValue><ssdm name="xor_ln67_98"/></StgValue>
</operation>

<operation id="1280" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:972 %xor_ln67_99 = xor i32 %xor_ln67_98, i32 %and_ln67_49

]]></Node>
<StgValue><ssdm name="xor_ln67_99"/></StgValue>
</operation>

<operation id="1281" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:974 %add_ln75_48 = add i32 %xor_ln67_99, i32 %t1_24

]]></Node>
<StgValue><ssdm name="add_ln75_48"/></StgValue>
</operation>

<operation id="1282" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:975 %a_57 = add i32 %add_ln75_48, i32 %xor_ln67_97

]]></Node>
<StgValue><ssdm name="a_57"/></StgValue>
</operation>

<operation id="1283" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:997 %lshr_ln67_74 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_57, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_74"/></StgValue>
</operation>

<operation id="1284" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:998 %trunc_ln67_75 = trunc i32 %a_57

]]></Node>
<StgValue><ssdm name="trunc_ln67_75"/></StgValue>
</operation>

<operation id="1285" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:999 %or_ln67_74 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_75, i30 %lshr_ln67_74

]]></Node>
<StgValue><ssdm name="or_ln67_74"/></StgValue>
</operation>

<operation id="1286" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1000 %lshr_ln67_75 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_57, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_75"/></StgValue>
</operation>

<operation id="1287" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:1001 %trunc_ln67_76 = trunc i32 %a_57

]]></Node>
<StgValue><ssdm name="trunc_ln67_76"/></StgValue>
</operation>

<operation id="1288" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:1002 %or_ln67_75 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_76, i19 %lshr_ln67_75

]]></Node>
<StgValue><ssdm name="or_ln67_75"/></StgValue>
</operation>

<operation id="1289" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1003 %lshr_ln67_76 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_57, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_76"/></StgValue>
</operation>

<operation id="1290" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:1004 %trunc_ln67_77 = trunc i32 %a_57

]]></Node>
<StgValue><ssdm name="trunc_ln67_77"/></StgValue>
</operation>

<operation id="1291" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:1005 %or_ln67_76 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_77, i10 %lshr_ln67_76

]]></Node>
<StgValue><ssdm name="or_ln67_76"/></StgValue>
</operation>

<operation id="1292" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1006 %xor_ln67_100 = xor i32 %or_ln67_74, i32 %or_ln67_75

]]></Node>
<StgValue><ssdm name="xor_ln67_100"/></StgValue>
</operation>

<operation id="1293" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1007 %xor_ln67_101 = xor i32 %xor_ln67_100, i32 %or_ln67_76

]]></Node>
<StgValue><ssdm name="xor_ln67_101"/></StgValue>
</operation>

<operation id="1294" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1008 %and_ln67_51 = and i32 %a_57, i32 %a_56

]]></Node>
<StgValue><ssdm name="and_ln67_51"/></StgValue>
</operation>

<operation id="1295" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1009 %and_ln67_52 = and i32 %a_57, i32 %a_55

]]></Node>
<StgValue><ssdm name="and_ln67_52"/></StgValue>
</operation>

<operation id="1296" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1010 %xor_ln67_102 = xor i32 %and_ln67_49, i32 %and_ln67_52

]]></Node>
<StgValue><ssdm name="xor_ln67_102"/></StgValue>
</operation>

<operation id="1297" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1011 %xor_ln67_103 = xor i32 %xor_ln67_102, i32 %and_ln67_51

]]></Node>
<StgValue><ssdm name="xor_ln67_103"/></StgValue>
</operation>

<operation id="1298" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1012 %e_58 = add i32 %t1_25, i32 %a_54

]]></Node>
<StgValue><ssdm name="e_58"/></StgValue>
</operation>

<operation id="1299" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1013 %add_ln75_50 = add i32 %xor_ln67_103, i32 %t1_25

]]></Node>
<StgValue><ssdm name="add_ln75_50"/></StgValue>
</operation>

<operation id="1300" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1014 %a_58 = add i32 %add_ln75_50, i32 %xor_ln67_101

]]></Node>
<StgValue><ssdm name="a_58"/></StgValue>
</operation>

<operation id="1301" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1015 %lshr_ln66_77 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_58, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_77"/></StgValue>
</operation>

<operation id="1302" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:1016 %trunc_ln66_78 = trunc i32 %e_58

]]></Node>
<StgValue><ssdm name="trunc_ln66_78"/></StgValue>
</operation>

<operation id="1303" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:1017 %or_ln66_77 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_78, i26 %lshr_ln66_77

]]></Node>
<StgValue><ssdm name="or_ln66_77"/></StgValue>
</operation>

<operation id="1304" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1018 %lshr_ln66_78 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_58, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_78"/></StgValue>
</operation>

<operation id="1305" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:1019 %trunc_ln66_79 = trunc i32 %e_58

]]></Node>
<StgValue><ssdm name="trunc_ln66_79"/></StgValue>
</operation>

<operation id="1306" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:1020 %or_ln66_78 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_79, i21 %lshr_ln66_78

]]></Node>
<StgValue><ssdm name="or_ln66_78"/></StgValue>
</operation>

<operation id="1307" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1021 %lshr_ln66_79 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_58, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_79"/></StgValue>
</operation>

<operation id="1308" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:1022 %trunc_ln66_80 = trunc i32 %e_58

]]></Node>
<StgValue><ssdm name="trunc_ln66_80"/></StgValue>
</operation>

<operation id="1309" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:1023 %or_ln66_79 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_80, i7 %lshr_ln66_79

]]></Node>
<StgValue><ssdm name="or_ln66_79"/></StgValue>
</operation>

<operation id="1310" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1024 %xor_ln66_104 = xor i32 %or_ln66_77, i32 %or_ln66_78

]]></Node>
<StgValue><ssdm name="xor_ln66_104"/></StgValue>
</operation>

<operation id="1311" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1025 %xor_ln66_105 = xor i32 %xor_ln66_104, i32 %or_ln66_79

]]></Node>
<StgValue><ssdm name="xor_ln66_105"/></StgValue>
</operation>

<operation id="1312" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1026 %and_ln66_52 = and i32 %e_58, i32 %e_57

]]></Node>
<StgValue><ssdm name="and_ln66_52"/></StgValue>
</operation>

<operation id="1313" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1027 %xor_ln66_106 = xor i32 %e_58, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_106"/></StgValue>
</operation>

<operation id="1314" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1028 %and_ln66_53 = and i32 %e_56, i32 %xor_ln66_106

]]></Node>
<StgValue><ssdm name="and_ln66_53"/></StgValue>
</operation>

<operation id="1315" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1029 %xor_ln66_107 = xor i32 %and_ln66_52, i32 %and_ln66_53

]]></Node>
<StgValue><ssdm name="xor_ln66_107"/></StgValue>
</operation>

<operation id="1316" st_id="35" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1031 %m_load_26 = load i6 %m_addr_26

]]></Node>
<StgValue><ssdm name="m_load_26"/></StgValue>
</operation>

<operation id="1317" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1032 %add_ln66_104 = add i32 %m_load_26, i32 %e_55

]]></Node>
<StgValue><ssdm name="add_ln66_104"/></StgValue>
</operation>

<operation id="1318" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1033 %add_ln66_105 = add i32 %xor_ln66_105, i32 2952996808

]]></Node>
<StgValue><ssdm name="add_ln66_105"/></StgValue>
</operation>

<operation id="1319" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1034 %add_ln66_106 = add i32 %add_ln66_105, i32 %xor_ln66_107

]]></Node>
<StgValue><ssdm name="add_ln66_106"/></StgValue>
</operation>

<operation id="1320" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1035 %t1_26 = add i32 %add_ln66_106, i32 %add_ln66_104

]]></Node>
<StgValue><ssdm name="t1_26"/></StgValue>
</operation>

<operation id="1321" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1036 %lshr_ln67_77 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_58, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_77"/></StgValue>
</operation>

<operation id="1322" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:1037 %trunc_ln67_78 = trunc i32 %a_58

]]></Node>
<StgValue><ssdm name="trunc_ln67_78"/></StgValue>
</operation>

<operation id="1323" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:1038 %or_ln67_77 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_78, i30 %lshr_ln67_77

]]></Node>
<StgValue><ssdm name="or_ln67_77"/></StgValue>
</operation>

<operation id="1324" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1039 %lshr_ln67_78 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_58, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_78"/></StgValue>
</operation>

<operation id="1325" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:1040 %trunc_ln67_79 = trunc i32 %a_58

]]></Node>
<StgValue><ssdm name="trunc_ln67_79"/></StgValue>
</operation>

<operation id="1326" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:1041 %or_ln67_78 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_79, i19 %lshr_ln67_78

]]></Node>
<StgValue><ssdm name="or_ln67_78"/></StgValue>
</operation>

<operation id="1327" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1042 %lshr_ln67_79 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_58, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_79"/></StgValue>
</operation>

<operation id="1328" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:1043 %trunc_ln67_80 = trunc i32 %a_58

]]></Node>
<StgValue><ssdm name="trunc_ln67_80"/></StgValue>
</operation>

<operation id="1329" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:1044 %or_ln67_79 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_80, i10 %lshr_ln67_79

]]></Node>
<StgValue><ssdm name="or_ln67_79"/></StgValue>
</operation>

<operation id="1330" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1045 %xor_ln67_104 = xor i32 %or_ln67_77, i32 %or_ln67_78

]]></Node>
<StgValue><ssdm name="xor_ln67_104"/></StgValue>
</operation>

<operation id="1331" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1046 %xor_ln67_105 = xor i32 %xor_ln67_104, i32 %or_ln67_79

]]></Node>
<StgValue><ssdm name="xor_ln67_105"/></StgValue>
</operation>

<operation id="1332" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1047 %and_ln67_53 = and i32 %a_58, i32 %a_57

]]></Node>
<StgValue><ssdm name="and_ln67_53"/></StgValue>
</operation>

<operation id="1333" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1048 %and_ln67_54 = and i32 %a_58, i32 %a_56

]]></Node>
<StgValue><ssdm name="and_ln67_54"/></StgValue>
</operation>

<operation id="1334" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1049 %xor_ln67_106 = xor i32 %and_ln67_51, i32 %and_ln67_54

]]></Node>
<StgValue><ssdm name="xor_ln67_106"/></StgValue>
</operation>

<operation id="1335" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1050 %xor_ln67_107 = xor i32 %xor_ln67_106, i32 %and_ln67_53

]]></Node>
<StgValue><ssdm name="xor_ln67_107"/></StgValue>
</operation>

<operation id="1336" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1051 %e_59 = add i32 %t1_26, i32 %a_55

]]></Node>
<StgValue><ssdm name="e_59"/></StgValue>
</operation>

<operation id="1337" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1052 %add_ln75_52 = add i32 %xor_ln67_107, i32 %t1_26

]]></Node>
<StgValue><ssdm name="add_ln75_52"/></StgValue>
</operation>

<operation id="1338" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1053 %a_59 = add i32 %add_ln75_52, i32 %xor_ln67_105

]]></Node>
<StgValue><ssdm name="a_59"/></StgValue>
</operation>

<operation id="1339" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1054 %lshr_ln66_80 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_59, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_80"/></StgValue>
</operation>

<operation id="1340" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:1055 %trunc_ln66_81 = trunc i32 %e_59

]]></Node>
<StgValue><ssdm name="trunc_ln66_81"/></StgValue>
</operation>

<operation id="1341" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:1056 %or_ln66_80 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_81, i26 %lshr_ln66_80

]]></Node>
<StgValue><ssdm name="or_ln66_80"/></StgValue>
</operation>

<operation id="1342" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1057 %lshr_ln66_81 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_59, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_81"/></StgValue>
</operation>

<operation id="1343" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:1058 %trunc_ln66_82 = trunc i32 %e_59

]]></Node>
<StgValue><ssdm name="trunc_ln66_82"/></StgValue>
</operation>

<operation id="1344" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:1059 %or_ln66_81 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_82, i21 %lshr_ln66_81

]]></Node>
<StgValue><ssdm name="or_ln66_81"/></StgValue>
</operation>

<operation id="1345" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1060 %lshr_ln66_82 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_59, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_82"/></StgValue>
</operation>

<operation id="1346" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:1061 %trunc_ln66_83 = trunc i32 %e_59

]]></Node>
<StgValue><ssdm name="trunc_ln66_83"/></StgValue>
</operation>

<operation id="1347" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:1062 %or_ln66_82 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_83, i7 %lshr_ln66_82

]]></Node>
<StgValue><ssdm name="or_ln66_82"/></StgValue>
</operation>

<operation id="1348" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1063 %xor_ln66_108 = xor i32 %or_ln66_80, i32 %or_ln66_81

]]></Node>
<StgValue><ssdm name="xor_ln66_108"/></StgValue>
</operation>

<operation id="1349" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1064 %xor_ln66_109 = xor i32 %xor_ln66_108, i32 %or_ln66_82

]]></Node>
<StgValue><ssdm name="xor_ln66_109"/></StgValue>
</operation>

<operation id="1350" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1065 %and_ln66_54 = and i32 %e_59, i32 %e_58

]]></Node>
<StgValue><ssdm name="and_ln66_54"/></StgValue>
</operation>

<operation id="1351" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1066 %xor_ln66_110 = xor i32 %e_59, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_110"/></StgValue>
</operation>

<operation id="1352" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1067 %and_ln66_55 = and i32 %e_57, i32 %xor_ln66_110

]]></Node>
<StgValue><ssdm name="and_ln66_55"/></StgValue>
</operation>

<operation id="1353" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1068 %xor_ln66_111 = xor i32 %and_ln66_54, i32 %and_ln66_55

]]></Node>
<StgValue><ssdm name="xor_ln66_111"/></StgValue>
</operation>

<operation id="1354" st_id="35" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1070 %m_load_27 = load i6 %m_addr_27

]]></Node>
<StgValue><ssdm name="m_load_27"/></StgValue>
</operation>

<operation id="1355" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1071 %add_ln66_108 = add i32 %m_load_27, i32 %e_56

]]></Node>
<StgValue><ssdm name="add_ln66_108"/></StgValue>
</operation>

<operation id="1356" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1072 %add_ln66_109 = add i32 %xor_ln66_109, i32 3210313671

]]></Node>
<StgValue><ssdm name="add_ln66_109"/></StgValue>
</operation>

<operation id="1357" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1073 %add_ln66_110 = add i32 %add_ln66_109, i32 %xor_ln66_111

]]></Node>
<StgValue><ssdm name="add_ln66_110"/></StgValue>
</operation>

<operation id="1358" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1074 %t1_27 = add i32 %add_ln66_110, i32 %add_ln66_108

]]></Node>
<StgValue><ssdm name="t1_27"/></StgValue>
</operation>

<operation id="1359" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1075 %lshr_ln67_80 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_59, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_80"/></StgValue>
</operation>

<operation id="1360" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:1076 %trunc_ln67_81 = trunc i32 %a_59

]]></Node>
<StgValue><ssdm name="trunc_ln67_81"/></StgValue>
</operation>

<operation id="1361" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:1077 %or_ln67_80 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_81, i30 %lshr_ln67_80

]]></Node>
<StgValue><ssdm name="or_ln67_80"/></StgValue>
</operation>

<operation id="1362" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1078 %lshr_ln67_81 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_59, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_81"/></StgValue>
</operation>

<operation id="1363" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:1079 %trunc_ln67_82 = trunc i32 %a_59

]]></Node>
<StgValue><ssdm name="trunc_ln67_82"/></StgValue>
</operation>

<operation id="1364" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:1080 %or_ln67_81 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_82, i19 %lshr_ln67_81

]]></Node>
<StgValue><ssdm name="or_ln67_81"/></StgValue>
</operation>

<operation id="1365" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1081 %lshr_ln67_82 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_59, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_82"/></StgValue>
</operation>

<operation id="1366" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:1082 %trunc_ln67_83 = trunc i32 %a_59

]]></Node>
<StgValue><ssdm name="trunc_ln67_83"/></StgValue>
</operation>

<operation id="1367" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:1083 %or_ln67_82 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_83, i10 %lshr_ln67_82

]]></Node>
<StgValue><ssdm name="or_ln67_82"/></StgValue>
</operation>

<operation id="1368" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1084 %xor_ln67_108 = xor i32 %or_ln67_80, i32 %or_ln67_81

]]></Node>
<StgValue><ssdm name="xor_ln67_108"/></StgValue>
</operation>

<operation id="1369" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1085 %xor_ln67_109 = xor i32 %xor_ln67_108, i32 %or_ln67_82

]]></Node>
<StgValue><ssdm name="xor_ln67_109"/></StgValue>
</operation>

<operation id="1370" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:1108 %m_addr_28 = getelementptr i32 %m, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="m_addr_28"/></StgValue>
</operation>

<operation id="1371" st_id="35" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1109 %m_load_28 = load i6 %m_addr_28

]]></Node>
<StgValue><ssdm name="m_load_28"/></StgValue>
</operation>

<operation id="1372" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:1147 %m_addr_29 = getelementptr i32 %m, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="m_addr_29"/></StgValue>
</operation>

<operation id="1373" st_id="35" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1148 %m_load_29 = load i6 %m_addr_29

]]></Node>
<StgValue><ssdm name="m_load_29"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1374" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1086 %and_ln67_55 = and i32 %a_59, i32 %a_58

]]></Node>
<StgValue><ssdm name="and_ln67_55"/></StgValue>
</operation>

<operation id="1375" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1087 %and_ln67_56 = and i32 %a_59, i32 %a_57

]]></Node>
<StgValue><ssdm name="and_ln67_56"/></StgValue>
</operation>

<operation id="1376" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1088 %xor_ln67_110 = xor i32 %and_ln67_53, i32 %and_ln67_56

]]></Node>
<StgValue><ssdm name="xor_ln67_110"/></StgValue>
</operation>

<operation id="1377" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1089 %xor_ln67_111 = xor i32 %xor_ln67_110, i32 %and_ln67_55

]]></Node>
<StgValue><ssdm name="xor_ln67_111"/></StgValue>
</operation>

<operation id="1378" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1090 %e_60 = add i32 %t1_27, i32 %a_56

]]></Node>
<StgValue><ssdm name="e_60"/></StgValue>
</operation>

<operation id="1379" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1091 %add_ln75_54 = add i32 %xor_ln67_111, i32 %t1_27

]]></Node>
<StgValue><ssdm name="add_ln75_54"/></StgValue>
</operation>

<operation id="1380" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1092 %a_60 = add i32 %add_ln75_54, i32 %xor_ln67_109

]]></Node>
<StgValue><ssdm name="a_60"/></StgValue>
</operation>

<operation id="1381" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1093 %lshr_ln66_83 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_60, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_83"/></StgValue>
</operation>

<operation id="1382" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:1094 %trunc_ln66_84 = trunc i32 %e_60

]]></Node>
<StgValue><ssdm name="trunc_ln66_84"/></StgValue>
</operation>

<operation id="1383" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:1095 %or_ln66_83 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_84, i26 %lshr_ln66_83

]]></Node>
<StgValue><ssdm name="or_ln66_83"/></StgValue>
</operation>

<operation id="1384" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1096 %lshr_ln66_84 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_60, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_84"/></StgValue>
</operation>

<operation id="1385" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:1097 %trunc_ln66_85 = trunc i32 %e_60

]]></Node>
<StgValue><ssdm name="trunc_ln66_85"/></StgValue>
</operation>

<operation id="1386" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:1098 %or_ln66_84 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_85, i21 %lshr_ln66_84

]]></Node>
<StgValue><ssdm name="or_ln66_84"/></StgValue>
</operation>

<operation id="1387" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1099 %lshr_ln66_85 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_60, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_85"/></StgValue>
</operation>

<operation id="1388" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:1100 %trunc_ln66_86 = trunc i32 %e_60

]]></Node>
<StgValue><ssdm name="trunc_ln66_86"/></StgValue>
</operation>

<operation id="1389" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:1101 %or_ln66_85 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_86, i7 %lshr_ln66_85

]]></Node>
<StgValue><ssdm name="or_ln66_85"/></StgValue>
</operation>

<operation id="1390" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1102 %xor_ln66_112 = xor i32 %or_ln66_83, i32 %or_ln66_84

]]></Node>
<StgValue><ssdm name="xor_ln66_112"/></StgValue>
</operation>

<operation id="1391" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1103 %xor_ln66_113 = xor i32 %xor_ln66_112, i32 %or_ln66_85

]]></Node>
<StgValue><ssdm name="xor_ln66_113"/></StgValue>
</operation>

<operation id="1392" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1104 %and_ln66_56 = and i32 %e_60, i32 %e_59

]]></Node>
<StgValue><ssdm name="and_ln66_56"/></StgValue>
</operation>

<operation id="1393" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1105 %xor_ln66_114 = xor i32 %e_60, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_114"/></StgValue>
</operation>

<operation id="1394" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1106 %and_ln66_57 = and i32 %e_58, i32 %xor_ln66_114

]]></Node>
<StgValue><ssdm name="and_ln66_57"/></StgValue>
</operation>

<operation id="1395" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1107 %xor_ln66_115 = xor i32 %and_ln66_56, i32 %and_ln66_57

]]></Node>
<StgValue><ssdm name="xor_ln66_115"/></StgValue>
</operation>

<operation id="1396" st_id="36" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1109 %m_load_28 = load i6 %m_addr_28

]]></Node>
<StgValue><ssdm name="m_load_28"/></StgValue>
</operation>

<operation id="1397" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1110 %add_ln66_112 = add i32 %m_load_28, i32 %xor_ln66_115

]]></Node>
<StgValue><ssdm name="add_ln66_112"/></StgValue>
</operation>

<operation id="1398" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1111 %add_ln66_113 = add i32 %xor_ln66_113, i32 3336571891

]]></Node>
<StgValue><ssdm name="add_ln66_113"/></StgValue>
</operation>

<operation id="1399" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1112 %add_ln66_114 = add i32 %add_ln66_113, i32 %e_57

]]></Node>
<StgValue><ssdm name="add_ln66_114"/></StgValue>
</operation>

<operation id="1400" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1113 %t1_28 = add i32 %add_ln66_114, i32 %add_ln66_112

]]></Node>
<StgValue><ssdm name="t1_28"/></StgValue>
</operation>

<operation id="1401" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1114 %lshr_ln67_83 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_60, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_83"/></StgValue>
</operation>

<operation id="1402" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:1115 %trunc_ln67_84 = trunc i32 %a_60

]]></Node>
<StgValue><ssdm name="trunc_ln67_84"/></StgValue>
</operation>

<operation id="1403" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:1116 %or_ln67_83 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_84, i30 %lshr_ln67_83

]]></Node>
<StgValue><ssdm name="or_ln67_83"/></StgValue>
</operation>

<operation id="1404" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1117 %lshr_ln67_84 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_60, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_84"/></StgValue>
</operation>

<operation id="1405" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:1118 %trunc_ln67_85 = trunc i32 %a_60

]]></Node>
<StgValue><ssdm name="trunc_ln67_85"/></StgValue>
</operation>

<operation id="1406" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:1119 %or_ln67_84 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_85, i19 %lshr_ln67_84

]]></Node>
<StgValue><ssdm name="or_ln67_84"/></StgValue>
</operation>

<operation id="1407" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1120 %lshr_ln67_85 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_60, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_85"/></StgValue>
</operation>

<operation id="1408" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:1121 %trunc_ln67_86 = trunc i32 %a_60

]]></Node>
<StgValue><ssdm name="trunc_ln67_86"/></StgValue>
</operation>

<operation id="1409" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:1122 %or_ln67_85 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_86, i10 %lshr_ln67_85

]]></Node>
<StgValue><ssdm name="or_ln67_85"/></StgValue>
</operation>

<operation id="1410" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1123 %xor_ln67_112 = xor i32 %or_ln67_83, i32 %or_ln67_84

]]></Node>
<StgValue><ssdm name="xor_ln67_112"/></StgValue>
</operation>

<operation id="1411" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1124 %xor_ln67_113 = xor i32 %xor_ln67_112, i32 %or_ln67_85

]]></Node>
<StgValue><ssdm name="xor_ln67_113"/></StgValue>
</operation>

<operation id="1412" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1125 %and_ln67_57 = and i32 %a_60, i32 %a_59

]]></Node>
<StgValue><ssdm name="and_ln67_57"/></StgValue>
</operation>

<operation id="1413" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1126 %and_ln67_58 = and i32 %a_60, i32 %a_58

]]></Node>
<StgValue><ssdm name="and_ln67_58"/></StgValue>
</operation>

<operation id="1414" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1127 %xor_ln67_114 = xor i32 %and_ln67_55, i32 %and_ln67_58

]]></Node>
<StgValue><ssdm name="xor_ln67_114"/></StgValue>
</operation>

<operation id="1415" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1128 %xor_ln67_115 = xor i32 %xor_ln67_114, i32 %and_ln67_57

]]></Node>
<StgValue><ssdm name="xor_ln67_115"/></StgValue>
</operation>

<operation id="1416" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1129 %e_61 = add i32 %t1_28, i32 %a_57

]]></Node>
<StgValue><ssdm name="e_61"/></StgValue>
</operation>

<operation id="1417" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1130 %add_ln75_56 = add i32 %xor_ln67_115, i32 %t1_28

]]></Node>
<StgValue><ssdm name="add_ln75_56"/></StgValue>
</operation>

<operation id="1418" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1131 %a_61 = add i32 %add_ln75_56, i32 %xor_ln67_113

]]></Node>
<StgValue><ssdm name="a_61"/></StgValue>
</operation>

<operation id="1419" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1132 %lshr_ln66_86 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_61, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_86"/></StgValue>
</operation>

<operation id="1420" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:1133 %trunc_ln66_87 = trunc i32 %e_61

]]></Node>
<StgValue><ssdm name="trunc_ln66_87"/></StgValue>
</operation>

<operation id="1421" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:1134 %or_ln66_86 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_87, i26 %lshr_ln66_86

]]></Node>
<StgValue><ssdm name="or_ln66_86"/></StgValue>
</operation>

<operation id="1422" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1135 %lshr_ln66_87 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_61, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_87"/></StgValue>
</operation>

<operation id="1423" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:1136 %trunc_ln66_88 = trunc i32 %e_61

]]></Node>
<StgValue><ssdm name="trunc_ln66_88"/></StgValue>
</operation>

<operation id="1424" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:1137 %or_ln66_87 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_88, i21 %lshr_ln66_87

]]></Node>
<StgValue><ssdm name="or_ln66_87"/></StgValue>
</operation>

<operation id="1425" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1138 %lshr_ln66_88 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_61, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_88"/></StgValue>
</operation>

<operation id="1426" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:1139 %trunc_ln66_89 = trunc i32 %e_61

]]></Node>
<StgValue><ssdm name="trunc_ln66_89"/></StgValue>
</operation>

<operation id="1427" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:1140 %or_ln66_88 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_89, i7 %lshr_ln66_88

]]></Node>
<StgValue><ssdm name="or_ln66_88"/></StgValue>
</operation>

<operation id="1428" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1141 %xor_ln66_116 = xor i32 %or_ln66_86, i32 %or_ln66_87

]]></Node>
<StgValue><ssdm name="xor_ln66_116"/></StgValue>
</operation>

<operation id="1429" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1142 %xor_ln66_117 = xor i32 %xor_ln66_116, i32 %or_ln66_88

]]></Node>
<StgValue><ssdm name="xor_ln66_117"/></StgValue>
</operation>

<operation id="1430" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1143 %and_ln66_58 = and i32 %e_61, i32 %e_60

]]></Node>
<StgValue><ssdm name="and_ln66_58"/></StgValue>
</operation>

<operation id="1431" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1144 %xor_ln66_118 = xor i32 %e_61, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_118"/></StgValue>
</operation>

<operation id="1432" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1145 %and_ln66_59 = and i32 %e_59, i32 %xor_ln66_118

]]></Node>
<StgValue><ssdm name="and_ln66_59"/></StgValue>
</operation>

<operation id="1433" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1146 %xor_ln66_119 = xor i32 %and_ln66_58, i32 %and_ln66_59

]]></Node>
<StgValue><ssdm name="xor_ln66_119"/></StgValue>
</operation>

<operation id="1434" st_id="36" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1148 %m_load_29 = load i6 %m_addr_29

]]></Node>
<StgValue><ssdm name="m_load_29"/></StgValue>
</operation>

<operation id="1435" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1149 %add_ln66_116 = add i32 %m_load_29, i32 %xor_ln66_119

]]></Node>
<StgValue><ssdm name="add_ln66_116"/></StgValue>
</operation>

<operation id="1436" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1150 %add_ln66_117 = add i32 %xor_ln66_117, i32 3584528711

]]></Node>
<StgValue><ssdm name="add_ln66_117"/></StgValue>
</operation>

<operation id="1437" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1151 %add_ln66_118 = add i32 %add_ln66_117, i32 %e_58

]]></Node>
<StgValue><ssdm name="add_ln66_118"/></StgValue>
</operation>

<operation id="1438" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1152 %t1_29 = add i32 %add_ln66_118, i32 %add_ln66_116

]]></Node>
<StgValue><ssdm name="t1_29"/></StgValue>
</operation>

<operation id="1439" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1153 %lshr_ln67_86 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_61, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_86"/></StgValue>
</operation>

<operation id="1440" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:1154 %trunc_ln67_87 = trunc i32 %a_61

]]></Node>
<StgValue><ssdm name="trunc_ln67_87"/></StgValue>
</operation>

<operation id="1441" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:1155 %or_ln67_86 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_87, i30 %lshr_ln67_86

]]></Node>
<StgValue><ssdm name="or_ln67_86"/></StgValue>
</operation>

<operation id="1442" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1156 %lshr_ln67_87 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_61, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_87"/></StgValue>
</operation>

<operation id="1443" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:1157 %trunc_ln67_88 = trunc i32 %a_61

]]></Node>
<StgValue><ssdm name="trunc_ln67_88"/></StgValue>
</operation>

<operation id="1444" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:1158 %or_ln67_87 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_88, i19 %lshr_ln67_87

]]></Node>
<StgValue><ssdm name="or_ln67_87"/></StgValue>
</operation>

<operation id="1445" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1159 %lshr_ln67_88 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_61, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_88"/></StgValue>
</operation>

<operation id="1446" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:1160 %trunc_ln67_89 = trunc i32 %a_61

]]></Node>
<StgValue><ssdm name="trunc_ln67_89"/></StgValue>
</operation>

<operation id="1447" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:1161 %or_ln67_88 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_89, i10 %lshr_ln67_88

]]></Node>
<StgValue><ssdm name="or_ln67_88"/></StgValue>
</operation>

<operation id="1448" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1162 %xor_ln67_116 = xor i32 %or_ln67_86, i32 %or_ln67_87

]]></Node>
<StgValue><ssdm name="xor_ln67_116"/></StgValue>
</operation>

<operation id="1449" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1163 %xor_ln67_117 = xor i32 %xor_ln67_116, i32 %or_ln67_88

]]></Node>
<StgValue><ssdm name="xor_ln67_117"/></StgValue>
</operation>

<operation id="1450" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:1186 %m_addr_30 = getelementptr i32 %m, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="m_addr_30"/></StgValue>
</operation>

<operation id="1451" st_id="36" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1187 %m_load_30 = load i6 %m_addr_30

]]></Node>
<StgValue><ssdm name="m_load_30"/></StgValue>
</operation>

<operation id="1452" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:1225 %m_addr_31 = getelementptr i32 %m, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="m_addr_31"/></StgValue>
</operation>

<operation id="1453" st_id="36" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1226 %m_load_31 = load i6 %m_addr_31

]]></Node>
<StgValue><ssdm name="m_load_31"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1454" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1164 %and_ln67_59 = and i32 %a_61, i32 %a_60

]]></Node>
<StgValue><ssdm name="and_ln67_59"/></StgValue>
</operation>

<operation id="1455" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1165 %and_ln67_60 = and i32 %a_61, i32 %a_59

]]></Node>
<StgValue><ssdm name="and_ln67_60"/></StgValue>
</operation>

<operation id="1456" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1166 %xor_ln67_118 = xor i32 %and_ln67_57, i32 %and_ln67_60

]]></Node>
<StgValue><ssdm name="xor_ln67_118"/></StgValue>
</operation>

<operation id="1457" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1167 %xor_ln67_119 = xor i32 %xor_ln67_118, i32 %and_ln67_59

]]></Node>
<StgValue><ssdm name="xor_ln67_119"/></StgValue>
</operation>

<operation id="1458" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1168 %e_62 = add i32 %t1_29, i32 %a_58

]]></Node>
<StgValue><ssdm name="e_62"/></StgValue>
</operation>

<operation id="1459" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1169 %add_ln75_58 = add i32 %xor_ln67_119, i32 %t1_29

]]></Node>
<StgValue><ssdm name="add_ln75_58"/></StgValue>
</operation>

<operation id="1460" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1170 %a_62 = add i32 %add_ln75_58, i32 %xor_ln67_117

]]></Node>
<StgValue><ssdm name="a_62"/></StgValue>
</operation>

<operation id="1461" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1171 %lshr_ln66_89 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_62, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_89"/></StgValue>
</operation>

<operation id="1462" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:1172 %trunc_ln66_90 = trunc i32 %e_62

]]></Node>
<StgValue><ssdm name="trunc_ln66_90"/></StgValue>
</operation>

<operation id="1463" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:1173 %or_ln66_89 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_90, i26 %lshr_ln66_89

]]></Node>
<StgValue><ssdm name="or_ln66_89"/></StgValue>
</operation>

<operation id="1464" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1174 %lshr_ln66_90 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_62, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_90"/></StgValue>
</operation>

<operation id="1465" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:1175 %trunc_ln66_91 = trunc i32 %e_62

]]></Node>
<StgValue><ssdm name="trunc_ln66_91"/></StgValue>
</operation>

<operation id="1466" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:1176 %or_ln66_90 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_91, i21 %lshr_ln66_90

]]></Node>
<StgValue><ssdm name="or_ln66_90"/></StgValue>
</operation>

<operation id="1467" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1177 %lshr_ln66_91 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_62, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_91"/></StgValue>
</operation>

<operation id="1468" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:1178 %trunc_ln66_92 = trunc i32 %e_62

]]></Node>
<StgValue><ssdm name="trunc_ln66_92"/></StgValue>
</operation>

<operation id="1469" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:1179 %or_ln66_91 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_92, i7 %lshr_ln66_91

]]></Node>
<StgValue><ssdm name="or_ln66_91"/></StgValue>
</operation>

<operation id="1470" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1180 %xor_ln66_120 = xor i32 %or_ln66_89, i32 %or_ln66_90

]]></Node>
<StgValue><ssdm name="xor_ln66_120"/></StgValue>
</operation>

<operation id="1471" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1181 %xor_ln66_121 = xor i32 %xor_ln66_120, i32 %or_ln66_91

]]></Node>
<StgValue><ssdm name="xor_ln66_121"/></StgValue>
</operation>

<operation id="1472" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1182 %and_ln66_60 = and i32 %e_62, i32 %e_61

]]></Node>
<StgValue><ssdm name="and_ln66_60"/></StgValue>
</operation>

<operation id="1473" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1183 %xor_ln66_122 = xor i32 %e_62, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_122"/></StgValue>
</operation>

<operation id="1474" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1184 %and_ln66_61 = and i32 %e_60, i32 %xor_ln66_122

]]></Node>
<StgValue><ssdm name="and_ln66_61"/></StgValue>
</operation>

<operation id="1475" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1185 %xor_ln66_123 = xor i32 %and_ln66_60, i32 %and_ln66_61

]]></Node>
<StgValue><ssdm name="xor_ln66_123"/></StgValue>
</operation>

<operation id="1476" st_id="37" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1187 %m_load_30 = load i6 %m_addr_30

]]></Node>
<StgValue><ssdm name="m_load_30"/></StgValue>
</operation>

<operation id="1477" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1188 %add_ln66_120 = add i32 %m_load_30, i32 %xor_ln66_123

]]></Node>
<StgValue><ssdm name="add_ln66_120"/></StgValue>
</operation>

<operation id="1478" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1189 %add_ln66_121 = add i32 %xor_ln66_121, i32 113926993

]]></Node>
<StgValue><ssdm name="add_ln66_121"/></StgValue>
</operation>

<operation id="1479" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1190 %add_ln66_122 = add i32 %add_ln66_121, i32 %e_59

]]></Node>
<StgValue><ssdm name="add_ln66_122"/></StgValue>
</operation>

<operation id="1480" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1191 %t1_30 = add i32 %add_ln66_122, i32 %add_ln66_120

]]></Node>
<StgValue><ssdm name="t1_30"/></StgValue>
</operation>

<operation id="1481" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1192 %lshr_ln67_89 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_62, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_89"/></StgValue>
</operation>

<operation id="1482" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:1193 %trunc_ln67_90 = trunc i32 %a_62

]]></Node>
<StgValue><ssdm name="trunc_ln67_90"/></StgValue>
</operation>

<operation id="1483" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:1194 %or_ln67_89 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_90, i30 %lshr_ln67_89

]]></Node>
<StgValue><ssdm name="or_ln67_89"/></StgValue>
</operation>

<operation id="1484" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1195 %lshr_ln67_90 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_62, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_90"/></StgValue>
</operation>

<operation id="1485" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:1196 %trunc_ln67_91 = trunc i32 %a_62

]]></Node>
<StgValue><ssdm name="trunc_ln67_91"/></StgValue>
</operation>

<operation id="1486" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:1197 %or_ln67_90 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_91, i19 %lshr_ln67_90

]]></Node>
<StgValue><ssdm name="or_ln67_90"/></StgValue>
</operation>

<operation id="1487" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1198 %lshr_ln67_91 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_62, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_91"/></StgValue>
</operation>

<operation id="1488" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:1199 %trunc_ln67_92 = trunc i32 %a_62

]]></Node>
<StgValue><ssdm name="trunc_ln67_92"/></StgValue>
</operation>

<operation id="1489" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:1200 %or_ln67_91 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_92, i10 %lshr_ln67_91

]]></Node>
<StgValue><ssdm name="or_ln67_91"/></StgValue>
</operation>

<operation id="1490" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1201 %xor_ln67_120 = xor i32 %or_ln67_89, i32 %or_ln67_90

]]></Node>
<StgValue><ssdm name="xor_ln67_120"/></StgValue>
</operation>

<operation id="1491" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1202 %xor_ln67_121 = xor i32 %xor_ln67_120, i32 %or_ln67_91

]]></Node>
<StgValue><ssdm name="xor_ln67_121"/></StgValue>
</operation>

<operation id="1492" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1203 %and_ln67_61 = and i32 %a_62, i32 %a_61

]]></Node>
<StgValue><ssdm name="and_ln67_61"/></StgValue>
</operation>

<operation id="1493" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1204 %and_ln67_62 = and i32 %a_62, i32 %a_60

]]></Node>
<StgValue><ssdm name="and_ln67_62"/></StgValue>
</operation>

<operation id="1494" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1205 %xor_ln67_122 = xor i32 %and_ln67_59, i32 %and_ln67_62

]]></Node>
<StgValue><ssdm name="xor_ln67_122"/></StgValue>
</operation>

<operation id="1495" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1206 %xor_ln67_123 = xor i32 %xor_ln67_122, i32 %and_ln67_61

]]></Node>
<StgValue><ssdm name="xor_ln67_123"/></StgValue>
</operation>

<operation id="1496" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1207 %e_63 = add i32 %t1_30, i32 %a_59

]]></Node>
<StgValue><ssdm name="e_63"/></StgValue>
</operation>

<operation id="1497" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1208 %add_ln75_60 = add i32 %xor_ln67_123, i32 %t1_30

]]></Node>
<StgValue><ssdm name="add_ln75_60"/></StgValue>
</operation>

<operation id="1498" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1209 %a_63 = add i32 %add_ln75_60, i32 %xor_ln67_121

]]></Node>
<StgValue><ssdm name="a_63"/></StgValue>
</operation>

<operation id="1499" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1210 %lshr_ln66_92 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_63, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_92"/></StgValue>
</operation>

<operation id="1500" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:1211 %trunc_ln66_93 = trunc i32 %e_63

]]></Node>
<StgValue><ssdm name="trunc_ln66_93"/></StgValue>
</operation>

<operation id="1501" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:1212 %or_ln66_92 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_93, i26 %lshr_ln66_92

]]></Node>
<StgValue><ssdm name="or_ln66_92"/></StgValue>
</operation>

<operation id="1502" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1213 %lshr_ln66_93 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_63, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_93"/></StgValue>
</operation>

<operation id="1503" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:1214 %trunc_ln66_94 = trunc i32 %e_63

]]></Node>
<StgValue><ssdm name="trunc_ln66_94"/></StgValue>
</operation>

<operation id="1504" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:1215 %or_ln66_93 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_94, i21 %lshr_ln66_93

]]></Node>
<StgValue><ssdm name="or_ln66_93"/></StgValue>
</operation>

<operation id="1505" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1216 %lshr_ln66_94 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_63, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_94"/></StgValue>
</operation>

<operation id="1506" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:1217 %trunc_ln66_95 = trunc i32 %e_63

]]></Node>
<StgValue><ssdm name="trunc_ln66_95"/></StgValue>
</operation>

<operation id="1507" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:1218 %or_ln66_94 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_95, i7 %lshr_ln66_94

]]></Node>
<StgValue><ssdm name="or_ln66_94"/></StgValue>
</operation>

<operation id="1508" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1219 %xor_ln66_124 = xor i32 %or_ln66_92, i32 %or_ln66_93

]]></Node>
<StgValue><ssdm name="xor_ln66_124"/></StgValue>
</operation>

<operation id="1509" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1220 %xor_ln66_125 = xor i32 %xor_ln66_124, i32 %or_ln66_94

]]></Node>
<StgValue><ssdm name="xor_ln66_125"/></StgValue>
</operation>

<operation id="1510" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1221 %and_ln66_62 = and i32 %e_63, i32 %e_62

]]></Node>
<StgValue><ssdm name="and_ln66_62"/></StgValue>
</operation>

<operation id="1511" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1222 %xor_ln66_126 = xor i32 %e_63, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_126"/></StgValue>
</operation>

<operation id="1512" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1223 %and_ln66_63 = and i32 %e_61, i32 %xor_ln66_126

]]></Node>
<StgValue><ssdm name="and_ln66_63"/></StgValue>
</operation>

<operation id="1513" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1224 %xor_ln66_127 = xor i32 %and_ln66_62, i32 %and_ln66_63

]]></Node>
<StgValue><ssdm name="xor_ln66_127"/></StgValue>
</operation>

<operation id="1514" st_id="37" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1226 %m_load_31 = load i6 %m_addr_31

]]></Node>
<StgValue><ssdm name="m_load_31"/></StgValue>
</operation>

<operation id="1515" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1227 %add_ln66_124 = add i32 %m_load_31, i32 %xor_ln66_127

]]></Node>
<StgValue><ssdm name="add_ln66_124"/></StgValue>
</operation>

<operation id="1516" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1228 %add_ln66_125 = add i32 %xor_ln66_125, i32 338241895

]]></Node>
<StgValue><ssdm name="add_ln66_125"/></StgValue>
</operation>

<operation id="1517" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1229 %add_ln66_126 = add i32 %add_ln66_125, i32 %e_60

]]></Node>
<StgValue><ssdm name="add_ln66_126"/></StgValue>
</operation>

<operation id="1518" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1230 %t1_31 = add i32 %add_ln66_126, i32 %add_ln66_124

]]></Node>
<StgValue><ssdm name="t1_31"/></StgValue>
</operation>

<operation id="1519" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1231 %lshr_ln67_92 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_63, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_92"/></StgValue>
</operation>

<operation id="1520" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:1232 %trunc_ln67_93 = trunc i32 %a_63

]]></Node>
<StgValue><ssdm name="trunc_ln67_93"/></StgValue>
</operation>

<operation id="1521" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:1233 %or_ln67_92 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_93, i30 %lshr_ln67_92

]]></Node>
<StgValue><ssdm name="or_ln67_92"/></StgValue>
</operation>

<operation id="1522" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1234 %lshr_ln67_93 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_63, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_93"/></StgValue>
</operation>

<operation id="1523" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:1235 %trunc_ln67_94 = trunc i32 %a_63

]]></Node>
<StgValue><ssdm name="trunc_ln67_94"/></StgValue>
</operation>

<operation id="1524" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:1236 %or_ln67_93 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_94, i19 %lshr_ln67_93

]]></Node>
<StgValue><ssdm name="or_ln67_93"/></StgValue>
</operation>

<operation id="1525" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1237 %lshr_ln67_94 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_63, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_94"/></StgValue>
</operation>

<operation id="1526" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:1238 %trunc_ln67_95 = trunc i32 %a_63

]]></Node>
<StgValue><ssdm name="trunc_ln67_95"/></StgValue>
</operation>

<operation id="1527" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:1239 %or_ln67_94 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_95, i10 %lshr_ln67_94

]]></Node>
<StgValue><ssdm name="or_ln67_94"/></StgValue>
</operation>

<operation id="1528" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1240 %xor_ln67_124 = xor i32 %or_ln67_92, i32 %or_ln67_93

]]></Node>
<StgValue><ssdm name="xor_ln67_124"/></StgValue>
</operation>

<operation id="1529" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1241 %xor_ln67_125 = xor i32 %xor_ln67_124, i32 %or_ln67_94

]]></Node>
<StgValue><ssdm name="xor_ln67_125"/></StgValue>
</operation>

<operation id="1530" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:1264 %m_addr_32 = getelementptr i32 %m, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="m_addr_32"/></StgValue>
</operation>

<operation id="1531" st_id="37" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1265 %m_load_32 = load i6 %m_addr_32

]]></Node>
<StgValue><ssdm name="m_load_32"/></StgValue>
</operation>

<operation id="1532" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:1303 %m_addr_33 = getelementptr i32 %m, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="m_addr_33"/></StgValue>
</operation>

<operation id="1533" st_id="37" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1304 %m_load_33 = load i6 %m_addr_33

]]></Node>
<StgValue><ssdm name="m_load_33"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1534" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1242 %and_ln67_63 = and i32 %a_63, i32 %a_62

]]></Node>
<StgValue><ssdm name="and_ln67_63"/></StgValue>
</operation>

<operation id="1535" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1243 %and_ln67_64 = and i32 %a_63, i32 %a_61

]]></Node>
<StgValue><ssdm name="and_ln67_64"/></StgValue>
</operation>

<operation id="1536" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1244 %xor_ln67_126 = xor i32 %and_ln67_61, i32 %and_ln67_64

]]></Node>
<StgValue><ssdm name="xor_ln67_126"/></StgValue>
</operation>

<operation id="1537" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1245 %xor_ln67_127 = xor i32 %xor_ln67_126, i32 %and_ln67_63

]]></Node>
<StgValue><ssdm name="xor_ln67_127"/></StgValue>
</operation>

<operation id="1538" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1246 %e_64 = add i32 %t1_31, i32 %a_60

]]></Node>
<StgValue><ssdm name="e_64"/></StgValue>
</operation>

<operation id="1539" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1247 %add_ln75_62 = add i32 %xor_ln67_127, i32 %t1_31

]]></Node>
<StgValue><ssdm name="add_ln75_62"/></StgValue>
</operation>

<operation id="1540" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1248 %a_64 = add i32 %add_ln75_62, i32 %xor_ln67_125

]]></Node>
<StgValue><ssdm name="a_64"/></StgValue>
</operation>

<operation id="1541" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1249 %lshr_ln66_95 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_64, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_95"/></StgValue>
</operation>

<operation id="1542" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:1250 %trunc_ln66_96 = trunc i32 %e_64

]]></Node>
<StgValue><ssdm name="trunc_ln66_96"/></StgValue>
</operation>

<operation id="1543" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:1251 %or_ln66_95 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_96, i26 %lshr_ln66_95

]]></Node>
<StgValue><ssdm name="or_ln66_95"/></StgValue>
</operation>

<operation id="1544" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1252 %lshr_ln66_96 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_64, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_96"/></StgValue>
</operation>

<operation id="1545" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:1253 %trunc_ln66_97 = trunc i32 %e_64

]]></Node>
<StgValue><ssdm name="trunc_ln66_97"/></StgValue>
</operation>

<operation id="1546" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:1254 %or_ln66_96 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_97, i21 %lshr_ln66_96

]]></Node>
<StgValue><ssdm name="or_ln66_96"/></StgValue>
</operation>

<operation id="1547" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1255 %lshr_ln66_97 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_64, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_97"/></StgValue>
</operation>

<operation id="1548" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:1256 %trunc_ln66_98 = trunc i32 %e_64

]]></Node>
<StgValue><ssdm name="trunc_ln66_98"/></StgValue>
</operation>

<operation id="1549" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:1257 %or_ln66_97 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_98, i7 %lshr_ln66_97

]]></Node>
<StgValue><ssdm name="or_ln66_97"/></StgValue>
</operation>

<operation id="1550" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1258 %xor_ln66_128 = xor i32 %or_ln66_95, i32 %or_ln66_96

]]></Node>
<StgValue><ssdm name="xor_ln66_128"/></StgValue>
</operation>

<operation id="1551" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1259 %xor_ln66_129 = xor i32 %xor_ln66_128, i32 %or_ln66_97

]]></Node>
<StgValue><ssdm name="xor_ln66_129"/></StgValue>
</operation>

<operation id="1552" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1260 %and_ln66_64 = and i32 %e_64, i32 %e_63

]]></Node>
<StgValue><ssdm name="and_ln66_64"/></StgValue>
</operation>

<operation id="1553" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1261 %xor_ln66_130 = xor i32 %e_64, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_130"/></StgValue>
</operation>

<operation id="1554" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1262 %and_ln66_65 = and i32 %e_62, i32 %xor_ln66_130

]]></Node>
<StgValue><ssdm name="and_ln66_65"/></StgValue>
</operation>

<operation id="1555" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1263 %xor_ln66_131 = xor i32 %and_ln66_64, i32 %and_ln66_65

]]></Node>
<StgValue><ssdm name="xor_ln66_131"/></StgValue>
</operation>

<operation id="1556" st_id="38" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1265 %m_load_32 = load i6 %m_addr_32

]]></Node>
<StgValue><ssdm name="m_load_32"/></StgValue>
</operation>

<operation id="1557" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1266 %add_ln66_128 = add i32 %m_load_32, i32 %xor_ln66_131

]]></Node>
<StgValue><ssdm name="add_ln66_128"/></StgValue>
</operation>

<operation id="1558" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1267 %add_ln66_129 = add i32 %xor_ln66_129, i32 666307205

]]></Node>
<StgValue><ssdm name="add_ln66_129"/></StgValue>
</operation>

<operation id="1559" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1268 %add_ln66_130 = add i32 %add_ln66_129, i32 %e_61

]]></Node>
<StgValue><ssdm name="add_ln66_130"/></StgValue>
</operation>

<operation id="1560" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1269 %t1_32 = add i32 %add_ln66_130, i32 %add_ln66_128

]]></Node>
<StgValue><ssdm name="t1_32"/></StgValue>
</operation>

<operation id="1561" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1270 %lshr_ln67_95 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_64, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_95"/></StgValue>
</operation>

<operation id="1562" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:1271 %trunc_ln67_96 = trunc i32 %a_64

]]></Node>
<StgValue><ssdm name="trunc_ln67_96"/></StgValue>
</operation>

<operation id="1563" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:1272 %or_ln67_95 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_96, i30 %lshr_ln67_95

]]></Node>
<StgValue><ssdm name="or_ln67_95"/></StgValue>
</operation>

<operation id="1564" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1273 %lshr_ln67_96 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_64, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_96"/></StgValue>
</operation>

<operation id="1565" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:1274 %trunc_ln67_97 = trunc i32 %a_64

]]></Node>
<StgValue><ssdm name="trunc_ln67_97"/></StgValue>
</operation>

<operation id="1566" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:1275 %or_ln67_96 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_97, i19 %lshr_ln67_96

]]></Node>
<StgValue><ssdm name="or_ln67_96"/></StgValue>
</operation>

<operation id="1567" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1276 %lshr_ln67_97 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_64, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_97"/></StgValue>
</operation>

<operation id="1568" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:1277 %trunc_ln67_98 = trunc i32 %a_64

]]></Node>
<StgValue><ssdm name="trunc_ln67_98"/></StgValue>
</operation>

<operation id="1569" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:1278 %or_ln67_97 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_98, i10 %lshr_ln67_97

]]></Node>
<StgValue><ssdm name="or_ln67_97"/></StgValue>
</operation>

<operation id="1570" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1279 %xor_ln67_128 = xor i32 %or_ln67_95, i32 %or_ln67_96

]]></Node>
<StgValue><ssdm name="xor_ln67_128"/></StgValue>
</operation>

<operation id="1571" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1280 %xor_ln67_129 = xor i32 %xor_ln67_128, i32 %or_ln67_97

]]></Node>
<StgValue><ssdm name="xor_ln67_129"/></StgValue>
</operation>

<operation id="1572" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1281 %and_ln67_65 = and i32 %a_64, i32 %a_63

]]></Node>
<StgValue><ssdm name="and_ln67_65"/></StgValue>
</operation>

<operation id="1573" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1282 %and_ln67_66 = and i32 %a_64, i32 %a_62

]]></Node>
<StgValue><ssdm name="and_ln67_66"/></StgValue>
</operation>

<operation id="1574" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1283 %xor_ln67_130 = xor i32 %and_ln67_63, i32 %and_ln67_66

]]></Node>
<StgValue><ssdm name="xor_ln67_130"/></StgValue>
</operation>

<operation id="1575" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1284 %xor_ln67_131 = xor i32 %xor_ln67_130, i32 %and_ln67_65

]]></Node>
<StgValue><ssdm name="xor_ln67_131"/></StgValue>
</operation>

<operation id="1576" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1285 %e_65 = add i32 %t1_32, i32 %a_61

]]></Node>
<StgValue><ssdm name="e_65"/></StgValue>
</operation>

<operation id="1577" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1286 %add_ln75_64 = add i32 %xor_ln67_131, i32 %t1_32

]]></Node>
<StgValue><ssdm name="add_ln75_64"/></StgValue>
</operation>

<operation id="1578" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1287 %a_65 = add i32 %add_ln75_64, i32 %xor_ln67_129

]]></Node>
<StgValue><ssdm name="a_65"/></StgValue>
</operation>

<operation id="1579" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1288 %lshr_ln66_98 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_65, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_98"/></StgValue>
</operation>

<operation id="1580" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:1289 %trunc_ln66_99 = trunc i32 %e_65

]]></Node>
<StgValue><ssdm name="trunc_ln66_99"/></StgValue>
</operation>

<operation id="1581" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:1290 %or_ln66_98 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_99, i26 %lshr_ln66_98

]]></Node>
<StgValue><ssdm name="or_ln66_98"/></StgValue>
</operation>

<operation id="1582" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1291 %lshr_ln66_99 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_65, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_99"/></StgValue>
</operation>

<operation id="1583" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:1292 %trunc_ln66_100 = trunc i32 %e_65

]]></Node>
<StgValue><ssdm name="trunc_ln66_100"/></StgValue>
</operation>

<operation id="1584" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:1293 %or_ln66_99 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_100, i21 %lshr_ln66_99

]]></Node>
<StgValue><ssdm name="or_ln66_99"/></StgValue>
</operation>

<operation id="1585" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1294 %lshr_ln66_100 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_65, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_100"/></StgValue>
</operation>

<operation id="1586" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:1295 %trunc_ln66_101 = trunc i32 %e_65

]]></Node>
<StgValue><ssdm name="trunc_ln66_101"/></StgValue>
</operation>

<operation id="1587" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:1296 %or_ln66_100 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_101, i7 %lshr_ln66_100

]]></Node>
<StgValue><ssdm name="or_ln66_100"/></StgValue>
</operation>

<operation id="1588" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1297 %xor_ln66_132 = xor i32 %or_ln66_98, i32 %or_ln66_99

]]></Node>
<StgValue><ssdm name="xor_ln66_132"/></StgValue>
</operation>

<operation id="1589" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1298 %xor_ln66_133 = xor i32 %xor_ln66_132, i32 %or_ln66_100

]]></Node>
<StgValue><ssdm name="xor_ln66_133"/></StgValue>
</operation>

<operation id="1590" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1299 %and_ln66_66 = and i32 %e_65, i32 %e_64

]]></Node>
<StgValue><ssdm name="and_ln66_66"/></StgValue>
</operation>

<operation id="1591" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1300 %xor_ln66_134 = xor i32 %e_65, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_134"/></StgValue>
</operation>

<operation id="1592" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1301 %and_ln66_67 = and i32 %e_63, i32 %xor_ln66_134

]]></Node>
<StgValue><ssdm name="and_ln66_67"/></StgValue>
</operation>

<operation id="1593" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1302 %xor_ln66_135 = xor i32 %and_ln66_66, i32 %and_ln66_67

]]></Node>
<StgValue><ssdm name="xor_ln66_135"/></StgValue>
</operation>

<operation id="1594" st_id="38" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1304 %m_load_33 = load i6 %m_addr_33

]]></Node>
<StgValue><ssdm name="m_load_33"/></StgValue>
</operation>

<operation id="1595" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1305 %add_ln66_132 = add i32 %m_load_33, i32 %xor_ln66_135

]]></Node>
<StgValue><ssdm name="add_ln66_132"/></StgValue>
</operation>

<operation id="1596" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1306 %add_ln66_133 = add i32 %xor_ln66_133, i32 773529912

]]></Node>
<StgValue><ssdm name="add_ln66_133"/></StgValue>
</operation>

<operation id="1597" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1307 %add_ln66_134 = add i32 %add_ln66_133, i32 %e_62

]]></Node>
<StgValue><ssdm name="add_ln66_134"/></StgValue>
</operation>

<operation id="1598" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1308 %t1_33 = add i32 %add_ln66_134, i32 %add_ln66_132

]]></Node>
<StgValue><ssdm name="t1_33"/></StgValue>
</operation>

<operation id="1599" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1309 %lshr_ln67_98 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_65, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_98"/></StgValue>
</operation>

<operation id="1600" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:1310 %trunc_ln67_99 = trunc i32 %a_65

]]></Node>
<StgValue><ssdm name="trunc_ln67_99"/></StgValue>
</operation>

<operation id="1601" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:1311 %or_ln67_98 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_99, i30 %lshr_ln67_98

]]></Node>
<StgValue><ssdm name="or_ln67_98"/></StgValue>
</operation>

<operation id="1602" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1312 %lshr_ln67_99 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_65, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_99"/></StgValue>
</operation>

<operation id="1603" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:1313 %trunc_ln67_100 = trunc i32 %a_65

]]></Node>
<StgValue><ssdm name="trunc_ln67_100"/></StgValue>
</operation>

<operation id="1604" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:1314 %or_ln67_99 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_100, i19 %lshr_ln67_99

]]></Node>
<StgValue><ssdm name="or_ln67_99"/></StgValue>
</operation>

<operation id="1605" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1315 %lshr_ln67_100 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_65, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_100"/></StgValue>
</operation>

<operation id="1606" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:1316 %trunc_ln67_101 = trunc i32 %a_65

]]></Node>
<StgValue><ssdm name="trunc_ln67_101"/></StgValue>
</operation>

<operation id="1607" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:1317 %or_ln67_100 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_101, i10 %lshr_ln67_100

]]></Node>
<StgValue><ssdm name="or_ln67_100"/></StgValue>
</operation>

<operation id="1608" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1318 %xor_ln67_132 = xor i32 %or_ln67_98, i32 %or_ln67_99

]]></Node>
<StgValue><ssdm name="xor_ln67_132"/></StgValue>
</operation>

<operation id="1609" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1319 %xor_ln67_133 = xor i32 %xor_ln67_132, i32 %or_ln67_100

]]></Node>
<StgValue><ssdm name="xor_ln67_133"/></StgValue>
</operation>

<operation id="1610" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:1342 %m_addr_34 = getelementptr i32 %m, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="m_addr_34"/></StgValue>
</operation>

<operation id="1611" st_id="38" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1343 %m_load_34 = load i6 %m_addr_34

]]></Node>
<StgValue><ssdm name="m_load_34"/></StgValue>
</operation>

<operation id="1612" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:1381 %m_addr_35 = getelementptr i32 %m, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="m_addr_35"/></StgValue>
</operation>

<operation id="1613" st_id="38" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1382 %m_load_35 = load i6 %m_addr_35

]]></Node>
<StgValue><ssdm name="m_load_35"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1614" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1320 %and_ln67_67 = and i32 %a_65, i32 %a_64

]]></Node>
<StgValue><ssdm name="and_ln67_67"/></StgValue>
</operation>

<operation id="1615" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1321 %and_ln67_68 = and i32 %a_65, i32 %a_63

]]></Node>
<StgValue><ssdm name="and_ln67_68"/></StgValue>
</operation>

<operation id="1616" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1322 %xor_ln67_134 = xor i32 %and_ln67_65, i32 %and_ln67_68

]]></Node>
<StgValue><ssdm name="xor_ln67_134"/></StgValue>
</operation>

<operation id="1617" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1323 %xor_ln67_135 = xor i32 %xor_ln67_134, i32 %and_ln67_67

]]></Node>
<StgValue><ssdm name="xor_ln67_135"/></StgValue>
</operation>

<operation id="1618" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1324 %e_66 = add i32 %t1_33, i32 %a_62

]]></Node>
<StgValue><ssdm name="e_66"/></StgValue>
</operation>

<operation id="1619" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1325 %add_ln75_66 = add i32 %xor_ln67_135, i32 %t1_33

]]></Node>
<StgValue><ssdm name="add_ln75_66"/></StgValue>
</operation>

<operation id="1620" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1326 %a_66 = add i32 %add_ln75_66, i32 %xor_ln67_133

]]></Node>
<StgValue><ssdm name="a_66"/></StgValue>
</operation>

<operation id="1621" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1327 %lshr_ln66_101 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_66, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_101"/></StgValue>
</operation>

<operation id="1622" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:1328 %trunc_ln66_102 = trunc i32 %e_66

]]></Node>
<StgValue><ssdm name="trunc_ln66_102"/></StgValue>
</operation>

<operation id="1623" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:1329 %or_ln66_101 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_102, i26 %lshr_ln66_101

]]></Node>
<StgValue><ssdm name="or_ln66_101"/></StgValue>
</operation>

<operation id="1624" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1330 %lshr_ln66_102 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_66, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_102"/></StgValue>
</operation>

<operation id="1625" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:1331 %trunc_ln66_103 = trunc i32 %e_66

]]></Node>
<StgValue><ssdm name="trunc_ln66_103"/></StgValue>
</operation>

<operation id="1626" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:1332 %or_ln66_102 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_103, i21 %lshr_ln66_102

]]></Node>
<StgValue><ssdm name="or_ln66_102"/></StgValue>
</operation>

<operation id="1627" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1333 %lshr_ln66_103 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_66, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_103"/></StgValue>
</operation>

<operation id="1628" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:1334 %trunc_ln66_104 = trunc i32 %e_66

]]></Node>
<StgValue><ssdm name="trunc_ln66_104"/></StgValue>
</operation>

<operation id="1629" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:1335 %or_ln66_103 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_104, i7 %lshr_ln66_103

]]></Node>
<StgValue><ssdm name="or_ln66_103"/></StgValue>
</operation>

<operation id="1630" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1336 %xor_ln66_136 = xor i32 %or_ln66_101, i32 %or_ln66_102

]]></Node>
<StgValue><ssdm name="xor_ln66_136"/></StgValue>
</operation>

<operation id="1631" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1337 %xor_ln66_137 = xor i32 %xor_ln66_136, i32 %or_ln66_103

]]></Node>
<StgValue><ssdm name="xor_ln66_137"/></StgValue>
</operation>

<operation id="1632" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1338 %and_ln66_68 = and i32 %e_66, i32 %e_65

]]></Node>
<StgValue><ssdm name="and_ln66_68"/></StgValue>
</operation>

<operation id="1633" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1339 %xor_ln66_138 = xor i32 %e_66, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_138"/></StgValue>
</operation>

<operation id="1634" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1340 %and_ln66_69 = and i32 %e_64, i32 %xor_ln66_138

]]></Node>
<StgValue><ssdm name="and_ln66_69"/></StgValue>
</operation>

<operation id="1635" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1341 %xor_ln66_139 = xor i32 %and_ln66_68, i32 %and_ln66_69

]]></Node>
<StgValue><ssdm name="xor_ln66_139"/></StgValue>
</operation>

<operation id="1636" st_id="39" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1343 %m_load_34 = load i6 %m_addr_34

]]></Node>
<StgValue><ssdm name="m_load_34"/></StgValue>
</operation>

<operation id="1637" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1344 %add_ln66_136 = add i32 %m_load_34, i32 %xor_ln66_139

]]></Node>
<StgValue><ssdm name="add_ln66_136"/></StgValue>
</operation>

<operation id="1638" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1345 %add_ln66_137 = add i32 %xor_ln66_137, i32 1294757372

]]></Node>
<StgValue><ssdm name="add_ln66_137"/></StgValue>
</operation>

<operation id="1639" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1346 %add_ln66_138 = add i32 %add_ln66_137, i32 %e_63

]]></Node>
<StgValue><ssdm name="add_ln66_138"/></StgValue>
</operation>

<operation id="1640" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1347 %t1_34 = add i32 %add_ln66_138, i32 %add_ln66_136

]]></Node>
<StgValue><ssdm name="t1_34"/></StgValue>
</operation>

<operation id="1641" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1348 %lshr_ln67_101 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_66, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_101"/></StgValue>
</operation>

<operation id="1642" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:1349 %trunc_ln67_102 = trunc i32 %a_66

]]></Node>
<StgValue><ssdm name="trunc_ln67_102"/></StgValue>
</operation>

<operation id="1643" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:1350 %or_ln67_101 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_102, i30 %lshr_ln67_101

]]></Node>
<StgValue><ssdm name="or_ln67_101"/></StgValue>
</operation>

<operation id="1644" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1351 %lshr_ln67_102 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_66, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_102"/></StgValue>
</operation>

<operation id="1645" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:1352 %trunc_ln67_103 = trunc i32 %a_66

]]></Node>
<StgValue><ssdm name="trunc_ln67_103"/></StgValue>
</operation>

<operation id="1646" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:1353 %or_ln67_102 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_103, i19 %lshr_ln67_102

]]></Node>
<StgValue><ssdm name="or_ln67_102"/></StgValue>
</operation>

<operation id="1647" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1354 %lshr_ln67_103 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_66, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_103"/></StgValue>
</operation>

<operation id="1648" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:1355 %trunc_ln67_104 = trunc i32 %a_66

]]></Node>
<StgValue><ssdm name="trunc_ln67_104"/></StgValue>
</operation>

<operation id="1649" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:1356 %or_ln67_103 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_104, i10 %lshr_ln67_103

]]></Node>
<StgValue><ssdm name="or_ln67_103"/></StgValue>
</operation>

<operation id="1650" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1357 %xor_ln67_136 = xor i32 %or_ln67_101, i32 %or_ln67_102

]]></Node>
<StgValue><ssdm name="xor_ln67_136"/></StgValue>
</operation>

<operation id="1651" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1358 %xor_ln67_137 = xor i32 %xor_ln67_136, i32 %or_ln67_103

]]></Node>
<StgValue><ssdm name="xor_ln67_137"/></StgValue>
</operation>

<operation id="1652" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1359 %and_ln67_69 = and i32 %a_66, i32 %a_65

]]></Node>
<StgValue><ssdm name="and_ln67_69"/></StgValue>
</operation>

<operation id="1653" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1360 %and_ln67_70 = and i32 %a_66, i32 %a_64

]]></Node>
<StgValue><ssdm name="and_ln67_70"/></StgValue>
</operation>

<operation id="1654" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1361 %xor_ln67_138 = xor i32 %and_ln67_67, i32 %and_ln67_70

]]></Node>
<StgValue><ssdm name="xor_ln67_138"/></StgValue>
</operation>

<operation id="1655" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1362 %xor_ln67_139 = xor i32 %xor_ln67_138, i32 %and_ln67_69

]]></Node>
<StgValue><ssdm name="xor_ln67_139"/></StgValue>
</operation>

<operation id="1656" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1363 %e_67 = add i32 %t1_34, i32 %a_63

]]></Node>
<StgValue><ssdm name="e_67"/></StgValue>
</operation>

<operation id="1657" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1364 %add_ln75_68 = add i32 %xor_ln67_139, i32 %t1_34

]]></Node>
<StgValue><ssdm name="add_ln75_68"/></StgValue>
</operation>

<operation id="1658" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1365 %a_67 = add i32 %add_ln75_68, i32 %xor_ln67_137

]]></Node>
<StgValue><ssdm name="a_67"/></StgValue>
</operation>

<operation id="1659" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1366 %lshr_ln66_104 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_67, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_104"/></StgValue>
</operation>

<operation id="1660" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:1367 %trunc_ln66_105 = trunc i32 %e_67

]]></Node>
<StgValue><ssdm name="trunc_ln66_105"/></StgValue>
</operation>

<operation id="1661" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:1368 %or_ln66_104 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_105, i26 %lshr_ln66_104

]]></Node>
<StgValue><ssdm name="or_ln66_104"/></StgValue>
</operation>

<operation id="1662" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1369 %lshr_ln66_105 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_67, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_105"/></StgValue>
</operation>

<operation id="1663" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:1370 %trunc_ln66_106 = trunc i32 %e_67

]]></Node>
<StgValue><ssdm name="trunc_ln66_106"/></StgValue>
</operation>

<operation id="1664" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:1371 %or_ln66_105 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_106, i21 %lshr_ln66_105

]]></Node>
<StgValue><ssdm name="or_ln66_105"/></StgValue>
</operation>

<operation id="1665" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1372 %lshr_ln66_106 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_67, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_106"/></StgValue>
</operation>

<operation id="1666" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:1373 %trunc_ln66_107 = trunc i32 %e_67

]]></Node>
<StgValue><ssdm name="trunc_ln66_107"/></StgValue>
</operation>

<operation id="1667" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:1374 %or_ln66_106 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_107, i7 %lshr_ln66_106

]]></Node>
<StgValue><ssdm name="or_ln66_106"/></StgValue>
</operation>

<operation id="1668" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1375 %xor_ln66_140 = xor i32 %or_ln66_104, i32 %or_ln66_105

]]></Node>
<StgValue><ssdm name="xor_ln66_140"/></StgValue>
</operation>

<operation id="1669" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1376 %xor_ln66_141 = xor i32 %xor_ln66_140, i32 %or_ln66_106

]]></Node>
<StgValue><ssdm name="xor_ln66_141"/></StgValue>
</operation>

<operation id="1670" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1377 %and_ln66_70 = and i32 %e_67, i32 %e_66

]]></Node>
<StgValue><ssdm name="and_ln66_70"/></StgValue>
</operation>

<operation id="1671" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1378 %xor_ln66_142 = xor i32 %e_67, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_142"/></StgValue>
</operation>

<operation id="1672" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1379 %and_ln66_71 = and i32 %e_65, i32 %xor_ln66_142

]]></Node>
<StgValue><ssdm name="and_ln66_71"/></StgValue>
</operation>

<operation id="1673" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1380 %xor_ln66_143 = xor i32 %and_ln66_70, i32 %and_ln66_71

]]></Node>
<StgValue><ssdm name="xor_ln66_143"/></StgValue>
</operation>

<operation id="1674" st_id="39" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1382 %m_load_35 = load i6 %m_addr_35

]]></Node>
<StgValue><ssdm name="m_load_35"/></StgValue>
</operation>

<operation id="1675" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1383 %add_ln66_140 = add i32 %m_load_35, i32 %xor_ln66_143

]]></Node>
<StgValue><ssdm name="add_ln66_140"/></StgValue>
</operation>

<operation id="1676" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1384 %add_ln66_141 = add i32 %xor_ln66_141, i32 1396182291

]]></Node>
<StgValue><ssdm name="add_ln66_141"/></StgValue>
</operation>

<operation id="1677" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1385 %add_ln66_142 = add i32 %add_ln66_141, i32 %e_64

]]></Node>
<StgValue><ssdm name="add_ln66_142"/></StgValue>
</operation>

<operation id="1678" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1386 %t1_35 = add i32 %add_ln66_142, i32 %add_ln66_140

]]></Node>
<StgValue><ssdm name="t1_35"/></StgValue>
</operation>

<operation id="1679" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1387 %lshr_ln67_104 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_67, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_104"/></StgValue>
</operation>

<operation id="1680" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:1388 %trunc_ln67_105 = trunc i32 %a_67

]]></Node>
<StgValue><ssdm name="trunc_ln67_105"/></StgValue>
</operation>

<operation id="1681" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:1389 %or_ln67_104 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_105, i30 %lshr_ln67_104

]]></Node>
<StgValue><ssdm name="or_ln67_104"/></StgValue>
</operation>

<operation id="1682" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1390 %lshr_ln67_105 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_67, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_105"/></StgValue>
</operation>

<operation id="1683" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:1391 %trunc_ln67_106 = trunc i32 %a_67

]]></Node>
<StgValue><ssdm name="trunc_ln67_106"/></StgValue>
</operation>

<operation id="1684" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:1392 %or_ln67_105 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_106, i19 %lshr_ln67_105

]]></Node>
<StgValue><ssdm name="or_ln67_105"/></StgValue>
</operation>

<operation id="1685" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1393 %lshr_ln67_106 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_67, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_106"/></StgValue>
</operation>

<operation id="1686" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:1394 %trunc_ln67_107 = trunc i32 %a_67

]]></Node>
<StgValue><ssdm name="trunc_ln67_107"/></StgValue>
</operation>

<operation id="1687" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:1395 %or_ln67_106 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_107, i10 %lshr_ln67_106

]]></Node>
<StgValue><ssdm name="or_ln67_106"/></StgValue>
</operation>

<operation id="1688" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1396 %xor_ln67_140 = xor i32 %or_ln67_104, i32 %or_ln67_105

]]></Node>
<StgValue><ssdm name="xor_ln67_140"/></StgValue>
</operation>

<operation id="1689" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1397 %xor_ln67_141 = xor i32 %xor_ln67_140, i32 %or_ln67_106

]]></Node>
<StgValue><ssdm name="xor_ln67_141"/></StgValue>
</operation>

<operation id="1690" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:1420 %m_addr_36 = getelementptr i32 %m, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="m_addr_36"/></StgValue>
</operation>

<operation id="1691" st_id="39" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1421 %m_load_36 = load i6 %m_addr_36

]]></Node>
<StgValue><ssdm name="m_load_36"/></StgValue>
</operation>

<operation id="1692" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:1459 %m_addr_37 = getelementptr i32 %m, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="m_addr_37"/></StgValue>
</operation>

<operation id="1693" st_id="39" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1460 %m_load_37 = load i6 %m_addr_37

]]></Node>
<StgValue><ssdm name="m_load_37"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1694" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1398 %and_ln67_71 = and i32 %a_67, i32 %a_66

]]></Node>
<StgValue><ssdm name="and_ln67_71"/></StgValue>
</operation>

<operation id="1695" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1399 %and_ln67_72 = and i32 %a_67, i32 %a_65

]]></Node>
<StgValue><ssdm name="and_ln67_72"/></StgValue>
</operation>

<operation id="1696" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1400 %xor_ln67_142 = xor i32 %and_ln67_69, i32 %and_ln67_72

]]></Node>
<StgValue><ssdm name="xor_ln67_142"/></StgValue>
</operation>

<operation id="1697" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1401 %xor_ln67_143 = xor i32 %xor_ln67_142, i32 %and_ln67_71

]]></Node>
<StgValue><ssdm name="xor_ln67_143"/></StgValue>
</operation>

<operation id="1698" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1402 %e_68 = add i32 %t1_35, i32 %a_64

]]></Node>
<StgValue><ssdm name="e_68"/></StgValue>
</operation>

<operation id="1699" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1403 %add_ln75_70 = add i32 %xor_ln67_143, i32 %t1_35

]]></Node>
<StgValue><ssdm name="add_ln75_70"/></StgValue>
</operation>

<operation id="1700" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1404 %a_68 = add i32 %add_ln75_70, i32 %xor_ln67_141

]]></Node>
<StgValue><ssdm name="a_68"/></StgValue>
</operation>

<operation id="1701" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1405 %lshr_ln66_107 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_68, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_107"/></StgValue>
</operation>

<operation id="1702" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:1406 %trunc_ln66_108 = trunc i32 %e_68

]]></Node>
<StgValue><ssdm name="trunc_ln66_108"/></StgValue>
</operation>

<operation id="1703" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:1407 %or_ln66_107 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_108, i26 %lshr_ln66_107

]]></Node>
<StgValue><ssdm name="or_ln66_107"/></StgValue>
</operation>

<operation id="1704" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1408 %lshr_ln66_108 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_68, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_108"/></StgValue>
</operation>

<operation id="1705" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:1409 %trunc_ln66_109 = trunc i32 %e_68

]]></Node>
<StgValue><ssdm name="trunc_ln66_109"/></StgValue>
</operation>

<operation id="1706" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:1410 %or_ln66_108 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_109, i21 %lshr_ln66_108

]]></Node>
<StgValue><ssdm name="or_ln66_108"/></StgValue>
</operation>

<operation id="1707" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1411 %lshr_ln66_109 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_68, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_109"/></StgValue>
</operation>

<operation id="1708" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:1412 %trunc_ln66_110 = trunc i32 %e_68

]]></Node>
<StgValue><ssdm name="trunc_ln66_110"/></StgValue>
</operation>

<operation id="1709" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:1413 %or_ln66_109 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_110, i7 %lshr_ln66_109

]]></Node>
<StgValue><ssdm name="or_ln66_109"/></StgValue>
</operation>

<operation id="1710" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1414 %xor_ln66_144 = xor i32 %or_ln66_107, i32 %or_ln66_108

]]></Node>
<StgValue><ssdm name="xor_ln66_144"/></StgValue>
</operation>

<operation id="1711" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1415 %xor_ln66_145 = xor i32 %xor_ln66_144, i32 %or_ln66_109

]]></Node>
<StgValue><ssdm name="xor_ln66_145"/></StgValue>
</operation>

<operation id="1712" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1416 %and_ln66_72 = and i32 %e_68, i32 %e_67

]]></Node>
<StgValue><ssdm name="and_ln66_72"/></StgValue>
</operation>

<operation id="1713" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1417 %xor_ln66_146 = xor i32 %e_68, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_146"/></StgValue>
</operation>

<operation id="1714" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1418 %and_ln66_73 = and i32 %e_66, i32 %xor_ln66_146

]]></Node>
<StgValue><ssdm name="and_ln66_73"/></StgValue>
</operation>

<operation id="1715" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1419 %xor_ln66_147 = xor i32 %and_ln66_72, i32 %and_ln66_73

]]></Node>
<StgValue><ssdm name="xor_ln66_147"/></StgValue>
</operation>

<operation id="1716" st_id="40" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1421 %m_load_36 = load i6 %m_addr_36

]]></Node>
<StgValue><ssdm name="m_load_36"/></StgValue>
</operation>

<operation id="1717" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1422 %add_ln66_144 = add i32 %m_load_36, i32 %xor_ln66_147

]]></Node>
<StgValue><ssdm name="add_ln66_144"/></StgValue>
</operation>

<operation id="1718" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1423 %add_ln66_145 = add i32 %xor_ln66_145, i32 1695183700

]]></Node>
<StgValue><ssdm name="add_ln66_145"/></StgValue>
</operation>

<operation id="1719" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1424 %add_ln66_146 = add i32 %add_ln66_145, i32 %e_65

]]></Node>
<StgValue><ssdm name="add_ln66_146"/></StgValue>
</operation>

<operation id="1720" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1425 %t1_36 = add i32 %add_ln66_146, i32 %add_ln66_144

]]></Node>
<StgValue><ssdm name="t1_36"/></StgValue>
</operation>

<operation id="1721" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1426 %lshr_ln67_107 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_68, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_107"/></StgValue>
</operation>

<operation id="1722" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:1427 %trunc_ln67_108 = trunc i32 %a_68

]]></Node>
<StgValue><ssdm name="trunc_ln67_108"/></StgValue>
</operation>

<operation id="1723" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:1428 %or_ln67_107 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_108, i30 %lshr_ln67_107

]]></Node>
<StgValue><ssdm name="or_ln67_107"/></StgValue>
</operation>

<operation id="1724" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1429 %lshr_ln67_108 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_68, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_108"/></StgValue>
</operation>

<operation id="1725" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:1430 %trunc_ln67_109 = trunc i32 %a_68

]]></Node>
<StgValue><ssdm name="trunc_ln67_109"/></StgValue>
</operation>

<operation id="1726" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:1431 %or_ln67_108 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_109, i19 %lshr_ln67_108

]]></Node>
<StgValue><ssdm name="or_ln67_108"/></StgValue>
</operation>

<operation id="1727" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1432 %lshr_ln67_109 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_68, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_109"/></StgValue>
</operation>

<operation id="1728" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:1433 %trunc_ln67_110 = trunc i32 %a_68

]]></Node>
<StgValue><ssdm name="trunc_ln67_110"/></StgValue>
</operation>

<operation id="1729" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:1434 %or_ln67_109 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_110, i10 %lshr_ln67_109

]]></Node>
<StgValue><ssdm name="or_ln67_109"/></StgValue>
</operation>

<operation id="1730" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1435 %xor_ln67_144 = xor i32 %or_ln67_107, i32 %or_ln67_108

]]></Node>
<StgValue><ssdm name="xor_ln67_144"/></StgValue>
</operation>

<operation id="1731" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1436 %xor_ln67_145 = xor i32 %xor_ln67_144, i32 %or_ln67_109

]]></Node>
<StgValue><ssdm name="xor_ln67_145"/></StgValue>
</operation>

<operation id="1732" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1441 %e_69 = add i32 %t1_36, i32 %a_65

]]></Node>
<StgValue><ssdm name="e_69"/></StgValue>
</operation>

<operation id="1733" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1444 %lshr_ln66_110 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_69, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_110"/></StgValue>
</operation>

<operation id="1734" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:1445 %trunc_ln66_111 = trunc i32 %e_69

]]></Node>
<StgValue><ssdm name="trunc_ln66_111"/></StgValue>
</operation>

<operation id="1735" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:1446 %or_ln66_110 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_111, i26 %lshr_ln66_110

]]></Node>
<StgValue><ssdm name="or_ln66_110"/></StgValue>
</operation>

<operation id="1736" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1447 %lshr_ln66_111 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_69, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_111"/></StgValue>
</operation>

<operation id="1737" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:1448 %trunc_ln66_112 = trunc i32 %e_69

]]></Node>
<StgValue><ssdm name="trunc_ln66_112"/></StgValue>
</operation>

<operation id="1738" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:1449 %or_ln66_111 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_112, i21 %lshr_ln66_111

]]></Node>
<StgValue><ssdm name="or_ln66_111"/></StgValue>
</operation>

<operation id="1739" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1450 %lshr_ln66_112 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_69, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_112"/></StgValue>
</operation>

<operation id="1740" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:1451 %trunc_ln66_113 = trunc i32 %e_69

]]></Node>
<StgValue><ssdm name="trunc_ln66_113"/></StgValue>
</operation>

<operation id="1741" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:1452 %or_ln66_112 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_113, i7 %lshr_ln66_112

]]></Node>
<StgValue><ssdm name="or_ln66_112"/></StgValue>
</operation>

<operation id="1742" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1453 %xor_ln66_148 = xor i32 %or_ln66_110, i32 %or_ln66_111

]]></Node>
<StgValue><ssdm name="xor_ln66_148"/></StgValue>
</operation>

<operation id="1743" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1454 %xor_ln66_149 = xor i32 %xor_ln66_148, i32 %or_ln66_112

]]></Node>
<StgValue><ssdm name="xor_ln66_149"/></StgValue>
</operation>

<operation id="1744" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1455 %and_ln66_74 = and i32 %e_69, i32 %e_68

]]></Node>
<StgValue><ssdm name="and_ln66_74"/></StgValue>
</operation>

<operation id="1745" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1456 %xor_ln66_150 = xor i32 %e_69, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_150"/></StgValue>
</operation>

<operation id="1746" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1457 %and_ln66_75 = and i32 %e_67, i32 %xor_ln66_150

]]></Node>
<StgValue><ssdm name="and_ln66_75"/></StgValue>
</operation>

<operation id="1747" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1458 %xor_ln66_151 = xor i32 %and_ln66_74, i32 %and_ln66_75

]]></Node>
<StgValue><ssdm name="xor_ln66_151"/></StgValue>
</operation>

<operation id="1748" st_id="40" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1460 %m_load_37 = load i6 %m_addr_37

]]></Node>
<StgValue><ssdm name="m_load_37"/></StgValue>
</operation>

<operation id="1749" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1461 %add_ln66_148 = add i32 %m_load_37, i32 %xor_ln66_151

]]></Node>
<StgValue><ssdm name="add_ln66_148"/></StgValue>
</operation>

<operation id="1750" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1462 %add_ln66_149 = add i32 %xor_ln66_149, i32 1986661051

]]></Node>
<StgValue><ssdm name="add_ln66_149"/></StgValue>
</operation>

<operation id="1751" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1463 %add_ln66_150 = add i32 %add_ln66_149, i32 %e_66

]]></Node>
<StgValue><ssdm name="add_ln66_150"/></StgValue>
</operation>

<operation id="1752" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1464 %t1_37 = add i32 %add_ln66_150, i32 %add_ln66_148

]]></Node>
<StgValue><ssdm name="t1_37"/></StgValue>
</operation>

<operation id="1753" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:1498 %m_addr_38 = getelementptr i32 %m, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="m_addr_38"/></StgValue>
</operation>

<operation id="1754" st_id="40" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1499 %m_load_38 = load i6 %m_addr_38

]]></Node>
<StgValue><ssdm name="m_load_38"/></StgValue>
</operation>

<operation id="1755" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:1537 %m_addr_39 = getelementptr i32 %m, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="m_addr_39"/></StgValue>
</operation>

<operation id="1756" st_id="40" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1538 %m_load_39 = load i6 %m_addr_39

]]></Node>
<StgValue><ssdm name="m_load_39"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1757" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1437 %and_ln67_73 = and i32 %a_68, i32 %a_67

]]></Node>
<StgValue><ssdm name="and_ln67_73"/></StgValue>
</operation>

<operation id="1758" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1438 %and_ln67_74 = and i32 %a_68, i32 %a_66

]]></Node>
<StgValue><ssdm name="and_ln67_74"/></StgValue>
</operation>

<operation id="1759" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1439 %xor_ln67_146 = xor i32 %and_ln67_71, i32 %and_ln67_74

]]></Node>
<StgValue><ssdm name="xor_ln67_146"/></StgValue>
</operation>

<operation id="1760" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1440 %xor_ln67_147 = xor i32 %xor_ln67_146, i32 %and_ln67_73

]]></Node>
<StgValue><ssdm name="xor_ln67_147"/></StgValue>
</operation>

<operation id="1761" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1442 %add_ln75_72 = add i32 %xor_ln67_147, i32 %t1_36

]]></Node>
<StgValue><ssdm name="add_ln75_72"/></StgValue>
</operation>

<operation id="1762" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1443 %a_69 = add i32 %add_ln75_72, i32 %xor_ln67_145

]]></Node>
<StgValue><ssdm name="a_69"/></StgValue>
</operation>

<operation id="1763" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1465 %lshr_ln67_110 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_69, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_110"/></StgValue>
</operation>

<operation id="1764" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:1466 %trunc_ln67_111 = trunc i32 %a_69

]]></Node>
<StgValue><ssdm name="trunc_ln67_111"/></StgValue>
</operation>

<operation id="1765" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:1467 %or_ln67_110 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_111, i30 %lshr_ln67_110

]]></Node>
<StgValue><ssdm name="or_ln67_110"/></StgValue>
</operation>

<operation id="1766" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1468 %lshr_ln67_111 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_69, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_111"/></StgValue>
</operation>

<operation id="1767" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:1469 %trunc_ln67_112 = trunc i32 %a_69

]]></Node>
<StgValue><ssdm name="trunc_ln67_112"/></StgValue>
</operation>

<operation id="1768" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:1470 %or_ln67_111 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_112, i19 %lshr_ln67_111

]]></Node>
<StgValue><ssdm name="or_ln67_111"/></StgValue>
</operation>

<operation id="1769" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1471 %lshr_ln67_112 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_69, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_112"/></StgValue>
</operation>

<operation id="1770" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:1472 %trunc_ln67_113 = trunc i32 %a_69

]]></Node>
<StgValue><ssdm name="trunc_ln67_113"/></StgValue>
</operation>

<operation id="1771" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:1473 %or_ln67_112 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_113, i10 %lshr_ln67_112

]]></Node>
<StgValue><ssdm name="or_ln67_112"/></StgValue>
</operation>

<operation id="1772" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1474 %xor_ln67_148 = xor i32 %or_ln67_110, i32 %or_ln67_111

]]></Node>
<StgValue><ssdm name="xor_ln67_148"/></StgValue>
</operation>

<operation id="1773" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1475 %xor_ln67_149 = xor i32 %xor_ln67_148, i32 %or_ln67_112

]]></Node>
<StgValue><ssdm name="xor_ln67_149"/></StgValue>
</operation>

<operation id="1774" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1476 %and_ln67_75 = and i32 %a_69, i32 %a_68

]]></Node>
<StgValue><ssdm name="and_ln67_75"/></StgValue>
</operation>

<operation id="1775" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1477 %and_ln67_76 = and i32 %a_69, i32 %a_67

]]></Node>
<StgValue><ssdm name="and_ln67_76"/></StgValue>
</operation>

<operation id="1776" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1478 %xor_ln67_150 = xor i32 %and_ln67_73, i32 %and_ln67_76

]]></Node>
<StgValue><ssdm name="xor_ln67_150"/></StgValue>
</operation>

<operation id="1777" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1479 %xor_ln67_151 = xor i32 %xor_ln67_150, i32 %and_ln67_75

]]></Node>
<StgValue><ssdm name="xor_ln67_151"/></StgValue>
</operation>

<operation id="1778" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1480 %e_70 = add i32 %t1_37, i32 %a_66

]]></Node>
<StgValue><ssdm name="e_70"/></StgValue>
</operation>

<operation id="1779" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1481 %add_ln75_74 = add i32 %xor_ln67_151, i32 %t1_37

]]></Node>
<StgValue><ssdm name="add_ln75_74"/></StgValue>
</operation>

<operation id="1780" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1482 %a_70 = add i32 %add_ln75_74, i32 %xor_ln67_149

]]></Node>
<StgValue><ssdm name="a_70"/></StgValue>
</operation>

<operation id="1781" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1483 %lshr_ln66_113 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_70, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_113"/></StgValue>
</operation>

<operation id="1782" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:1484 %trunc_ln66_114 = trunc i32 %e_70

]]></Node>
<StgValue><ssdm name="trunc_ln66_114"/></StgValue>
</operation>

<operation id="1783" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:1485 %or_ln66_113 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_114, i26 %lshr_ln66_113

]]></Node>
<StgValue><ssdm name="or_ln66_113"/></StgValue>
</operation>

<operation id="1784" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1486 %lshr_ln66_114 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_70, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_114"/></StgValue>
</operation>

<operation id="1785" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:1487 %trunc_ln66_115 = trunc i32 %e_70

]]></Node>
<StgValue><ssdm name="trunc_ln66_115"/></StgValue>
</operation>

<operation id="1786" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:1488 %or_ln66_114 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_115, i21 %lshr_ln66_114

]]></Node>
<StgValue><ssdm name="or_ln66_114"/></StgValue>
</operation>

<operation id="1787" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1489 %lshr_ln66_115 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_70, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_115"/></StgValue>
</operation>

<operation id="1788" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:1490 %trunc_ln66_116 = trunc i32 %e_70

]]></Node>
<StgValue><ssdm name="trunc_ln66_116"/></StgValue>
</operation>

<operation id="1789" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:1491 %or_ln66_115 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_116, i7 %lshr_ln66_115

]]></Node>
<StgValue><ssdm name="or_ln66_115"/></StgValue>
</operation>

<operation id="1790" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1492 %xor_ln66_152 = xor i32 %or_ln66_113, i32 %or_ln66_114

]]></Node>
<StgValue><ssdm name="xor_ln66_152"/></StgValue>
</operation>

<operation id="1791" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1493 %xor_ln66_153 = xor i32 %xor_ln66_152, i32 %or_ln66_115

]]></Node>
<StgValue><ssdm name="xor_ln66_153"/></StgValue>
</operation>

<operation id="1792" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1494 %and_ln66_76 = and i32 %e_70, i32 %e_69

]]></Node>
<StgValue><ssdm name="and_ln66_76"/></StgValue>
</operation>

<operation id="1793" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1495 %xor_ln66_154 = xor i32 %e_70, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_154"/></StgValue>
</operation>

<operation id="1794" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1496 %and_ln66_77 = and i32 %e_68, i32 %xor_ln66_154

]]></Node>
<StgValue><ssdm name="and_ln66_77"/></StgValue>
</operation>

<operation id="1795" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1497 %xor_ln66_155 = xor i32 %and_ln66_76, i32 %and_ln66_77

]]></Node>
<StgValue><ssdm name="xor_ln66_155"/></StgValue>
</operation>

<operation id="1796" st_id="41" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1499 %m_load_38 = load i6 %m_addr_38

]]></Node>
<StgValue><ssdm name="m_load_38"/></StgValue>
</operation>

<operation id="1797" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1500 %add_ln66_152 = add i32 %m_load_38, i32 %e_67

]]></Node>
<StgValue><ssdm name="add_ln66_152"/></StgValue>
</operation>

<operation id="1798" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1501 %add_ln66_153 = add i32 %xor_ln66_153, i32 2177026350

]]></Node>
<StgValue><ssdm name="add_ln66_153"/></StgValue>
</operation>

<operation id="1799" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1502 %add_ln66_154 = add i32 %add_ln66_153, i32 %xor_ln66_155

]]></Node>
<StgValue><ssdm name="add_ln66_154"/></StgValue>
</operation>

<operation id="1800" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1503 %t1_38 = add i32 %add_ln66_154, i32 %add_ln66_152

]]></Node>
<StgValue><ssdm name="t1_38"/></StgValue>
</operation>

<operation id="1801" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1504 %lshr_ln67_113 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_70, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_113"/></StgValue>
</operation>

<operation id="1802" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:1505 %trunc_ln67_114 = trunc i32 %a_70

]]></Node>
<StgValue><ssdm name="trunc_ln67_114"/></StgValue>
</operation>

<operation id="1803" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:1506 %or_ln67_113 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_114, i30 %lshr_ln67_113

]]></Node>
<StgValue><ssdm name="or_ln67_113"/></StgValue>
</operation>

<operation id="1804" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1507 %lshr_ln67_114 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_70, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_114"/></StgValue>
</operation>

<operation id="1805" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:1508 %trunc_ln67_115 = trunc i32 %a_70

]]></Node>
<StgValue><ssdm name="trunc_ln67_115"/></StgValue>
</operation>

<operation id="1806" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:1509 %or_ln67_114 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_115, i19 %lshr_ln67_114

]]></Node>
<StgValue><ssdm name="or_ln67_114"/></StgValue>
</operation>

<operation id="1807" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1510 %lshr_ln67_115 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_70, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_115"/></StgValue>
</operation>

<operation id="1808" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:1511 %trunc_ln67_116 = trunc i32 %a_70

]]></Node>
<StgValue><ssdm name="trunc_ln67_116"/></StgValue>
</operation>

<operation id="1809" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:1512 %or_ln67_115 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_116, i10 %lshr_ln67_115

]]></Node>
<StgValue><ssdm name="or_ln67_115"/></StgValue>
</operation>

<operation id="1810" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1513 %xor_ln67_152 = xor i32 %or_ln67_113, i32 %or_ln67_114

]]></Node>
<StgValue><ssdm name="xor_ln67_152"/></StgValue>
</operation>

<operation id="1811" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1514 %xor_ln67_153 = xor i32 %xor_ln67_152, i32 %or_ln67_115

]]></Node>
<StgValue><ssdm name="xor_ln67_153"/></StgValue>
</operation>

<operation id="1812" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1515 %and_ln67_77 = and i32 %a_70, i32 %a_69

]]></Node>
<StgValue><ssdm name="and_ln67_77"/></StgValue>
</operation>

<operation id="1813" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1516 %and_ln67_78 = and i32 %a_70, i32 %a_68

]]></Node>
<StgValue><ssdm name="and_ln67_78"/></StgValue>
</operation>

<operation id="1814" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1517 %xor_ln67_154 = xor i32 %and_ln67_75, i32 %and_ln67_78

]]></Node>
<StgValue><ssdm name="xor_ln67_154"/></StgValue>
</operation>

<operation id="1815" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1518 %xor_ln67_155 = xor i32 %xor_ln67_154, i32 %and_ln67_77

]]></Node>
<StgValue><ssdm name="xor_ln67_155"/></StgValue>
</operation>

<operation id="1816" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1519 %e_71 = add i32 %t1_38, i32 %a_67

]]></Node>
<StgValue><ssdm name="e_71"/></StgValue>
</operation>

<operation id="1817" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1520 %add_ln75_76 = add i32 %xor_ln67_155, i32 %t1_38

]]></Node>
<StgValue><ssdm name="add_ln75_76"/></StgValue>
</operation>

<operation id="1818" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1521 %a_71 = add i32 %add_ln75_76, i32 %xor_ln67_153

]]></Node>
<StgValue><ssdm name="a_71"/></StgValue>
</operation>

<operation id="1819" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1522 %lshr_ln66_116 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_71, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_116"/></StgValue>
</operation>

<operation id="1820" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:1523 %trunc_ln66_117 = trunc i32 %e_71

]]></Node>
<StgValue><ssdm name="trunc_ln66_117"/></StgValue>
</operation>

<operation id="1821" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:1524 %or_ln66_116 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_117, i26 %lshr_ln66_116

]]></Node>
<StgValue><ssdm name="or_ln66_116"/></StgValue>
</operation>

<operation id="1822" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1525 %lshr_ln66_117 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_71, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_117"/></StgValue>
</operation>

<operation id="1823" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:1526 %trunc_ln66_118 = trunc i32 %e_71

]]></Node>
<StgValue><ssdm name="trunc_ln66_118"/></StgValue>
</operation>

<operation id="1824" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:1527 %or_ln66_117 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_118, i21 %lshr_ln66_117

]]></Node>
<StgValue><ssdm name="or_ln66_117"/></StgValue>
</operation>

<operation id="1825" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1528 %lshr_ln66_118 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_71, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_118"/></StgValue>
</operation>

<operation id="1826" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:1529 %trunc_ln66_119 = trunc i32 %e_71

]]></Node>
<StgValue><ssdm name="trunc_ln66_119"/></StgValue>
</operation>

<operation id="1827" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:1530 %or_ln66_118 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_119, i7 %lshr_ln66_118

]]></Node>
<StgValue><ssdm name="or_ln66_118"/></StgValue>
</operation>

<operation id="1828" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1531 %xor_ln66_156 = xor i32 %or_ln66_116, i32 %or_ln66_117

]]></Node>
<StgValue><ssdm name="xor_ln66_156"/></StgValue>
</operation>

<operation id="1829" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1532 %xor_ln66_157 = xor i32 %xor_ln66_156, i32 %or_ln66_118

]]></Node>
<StgValue><ssdm name="xor_ln66_157"/></StgValue>
</operation>

<operation id="1830" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1533 %and_ln66_78 = and i32 %e_71, i32 %e_70

]]></Node>
<StgValue><ssdm name="and_ln66_78"/></StgValue>
</operation>

<operation id="1831" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1534 %xor_ln66_158 = xor i32 %e_71, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_158"/></StgValue>
</operation>

<operation id="1832" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1535 %and_ln66_79 = and i32 %e_69, i32 %xor_ln66_158

]]></Node>
<StgValue><ssdm name="and_ln66_79"/></StgValue>
</operation>

<operation id="1833" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1536 %xor_ln66_159 = xor i32 %and_ln66_78, i32 %and_ln66_79

]]></Node>
<StgValue><ssdm name="xor_ln66_159"/></StgValue>
</operation>

<operation id="1834" st_id="41" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1538 %m_load_39 = load i6 %m_addr_39

]]></Node>
<StgValue><ssdm name="m_load_39"/></StgValue>
</operation>

<operation id="1835" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1539 %add_ln66_156 = add i32 %m_load_39, i32 %e_68

]]></Node>
<StgValue><ssdm name="add_ln66_156"/></StgValue>
</operation>

<operation id="1836" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1540 %add_ln66_157 = add i32 %xor_ln66_157, i32 2456956037

]]></Node>
<StgValue><ssdm name="add_ln66_157"/></StgValue>
</operation>

<operation id="1837" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1541 %add_ln66_158 = add i32 %add_ln66_157, i32 %xor_ln66_159

]]></Node>
<StgValue><ssdm name="add_ln66_158"/></StgValue>
</operation>

<operation id="1838" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1542 %t1_39 = add i32 %add_ln66_158, i32 %add_ln66_156

]]></Node>
<StgValue><ssdm name="t1_39"/></StgValue>
</operation>

<operation id="1839" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1543 %lshr_ln67_116 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_71, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_116"/></StgValue>
</operation>

<operation id="1840" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:1544 %trunc_ln67_117 = trunc i32 %a_71

]]></Node>
<StgValue><ssdm name="trunc_ln67_117"/></StgValue>
</operation>

<operation id="1841" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:1545 %or_ln67_116 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_117, i30 %lshr_ln67_116

]]></Node>
<StgValue><ssdm name="or_ln67_116"/></StgValue>
</operation>

<operation id="1842" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1546 %lshr_ln67_117 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_71, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_117"/></StgValue>
</operation>

<operation id="1843" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:1547 %trunc_ln67_118 = trunc i32 %a_71

]]></Node>
<StgValue><ssdm name="trunc_ln67_118"/></StgValue>
</operation>

<operation id="1844" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:1548 %or_ln67_117 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_118, i19 %lshr_ln67_117

]]></Node>
<StgValue><ssdm name="or_ln67_117"/></StgValue>
</operation>

<operation id="1845" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1549 %lshr_ln67_118 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_71, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_118"/></StgValue>
</operation>

<operation id="1846" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:1550 %trunc_ln67_119 = trunc i32 %a_71

]]></Node>
<StgValue><ssdm name="trunc_ln67_119"/></StgValue>
</operation>

<operation id="1847" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:1551 %or_ln67_118 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_119, i10 %lshr_ln67_118

]]></Node>
<StgValue><ssdm name="or_ln67_118"/></StgValue>
</operation>

<operation id="1848" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1552 %xor_ln67_156 = xor i32 %or_ln67_116, i32 %or_ln67_117

]]></Node>
<StgValue><ssdm name="xor_ln67_156"/></StgValue>
</operation>

<operation id="1849" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1553 %xor_ln67_157 = xor i32 %xor_ln67_156, i32 %or_ln67_118

]]></Node>
<StgValue><ssdm name="xor_ln67_157"/></StgValue>
</operation>

<operation id="1850" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:1576 %m_addr_40 = getelementptr i32 %m, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="m_addr_40"/></StgValue>
</operation>

<operation id="1851" st_id="41" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1577 %m_load_40 = load i6 %m_addr_40

]]></Node>
<StgValue><ssdm name="m_load_40"/></StgValue>
</operation>

<operation id="1852" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:1615 %m_addr_41 = getelementptr i32 %m, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="m_addr_41"/></StgValue>
</operation>

<operation id="1853" st_id="41" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1616 %m_load_41 = load i6 %m_addr_41

]]></Node>
<StgValue><ssdm name="m_load_41"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1854" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1554 %and_ln67_79 = and i32 %a_71, i32 %a_70

]]></Node>
<StgValue><ssdm name="and_ln67_79"/></StgValue>
</operation>

<operation id="1855" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1555 %and_ln67_80 = and i32 %a_71, i32 %a_69

]]></Node>
<StgValue><ssdm name="and_ln67_80"/></StgValue>
</operation>

<operation id="1856" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1556 %xor_ln67_158 = xor i32 %and_ln67_77, i32 %and_ln67_80

]]></Node>
<StgValue><ssdm name="xor_ln67_158"/></StgValue>
</operation>

<operation id="1857" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1557 %xor_ln67_159 = xor i32 %xor_ln67_158, i32 %and_ln67_79

]]></Node>
<StgValue><ssdm name="xor_ln67_159"/></StgValue>
</operation>

<operation id="1858" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1558 %e_72 = add i32 %t1_39, i32 %a_68

]]></Node>
<StgValue><ssdm name="e_72"/></StgValue>
</operation>

<operation id="1859" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1559 %add_ln75_78 = add i32 %xor_ln67_159, i32 %t1_39

]]></Node>
<StgValue><ssdm name="add_ln75_78"/></StgValue>
</operation>

<operation id="1860" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1560 %a_72 = add i32 %add_ln75_78, i32 %xor_ln67_157

]]></Node>
<StgValue><ssdm name="a_72"/></StgValue>
</operation>

<operation id="1861" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1561 %lshr_ln66_119 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_72, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_119"/></StgValue>
</operation>

<operation id="1862" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:1562 %trunc_ln66_120 = trunc i32 %e_72

]]></Node>
<StgValue><ssdm name="trunc_ln66_120"/></StgValue>
</operation>

<operation id="1863" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:1563 %or_ln66_119 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_120, i26 %lshr_ln66_119

]]></Node>
<StgValue><ssdm name="or_ln66_119"/></StgValue>
</operation>

<operation id="1864" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1564 %lshr_ln66_120 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_72, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_120"/></StgValue>
</operation>

<operation id="1865" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:1565 %trunc_ln66_121 = trunc i32 %e_72

]]></Node>
<StgValue><ssdm name="trunc_ln66_121"/></StgValue>
</operation>

<operation id="1866" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:1566 %or_ln66_120 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_121, i21 %lshr_ln66_120

]]></Node>
<StgValue><ssdm name="or_ln66_120"/></StgValue>
</operation>

<operation id="1867" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1567 %lshr_ln66_121 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_72, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_121"/></StgValue>
</operation>

<operation id="1868" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:1568 %trunc_ln66_122 = trunc i32 %e_72

]]></Node>
<StgValue><ssdm name="trunc_ln66_122"/></StgValue>
</operation>

<operation id="1869" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:1569 %or_ln66_121 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_122, i7 %lshr_ln66_121

]]></Node>
<StgValue><ssdm name="or_ln66_121"/></StgValue>
</operation>

<operation id="1870" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1570 %xor_ln66_160 = xor i32 %or_ln66_119, i32 %or_ln66_120

]]></Node>
<StgValue><ssdm name="xor_ln66_160"/></StgValue>
</operation>

<operation id="1871" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1571 %xor_ln66_161 = xor i32 %xor_ln66_160, i32 %or_ln66_121

]]></Node>
<StgValue><ssdm name="xor_ln66_161"/></StgValue>
</operation>

<operation id="1872" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1572 %and_ln66_80 = and i32 %e_72, i32 %e_71

]]></Node>
<StgValue><ssdm name="and_ln66_80"/></StgValue>
</operation>

<operation id="1873" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1573 %xor_ln66_162 = xor i32 %e_72, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_162"/></StgValue>
</operation>

<operation id="1874" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1574 %and_ln66_81 = and i32 %e_70, i32 %xor_ln66_162

]]></Node>
<StgValue><ssdm name="and_ln66_81"/></StgValue>
</operation>

<operation id="1875" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1575 %xor_ln66_163 = xor i32 %and_ln66_80, i32 %and_ln66_81

]]></Node>
<StgValue><ssdm name="xor_ln66_163"/></StgValue>
</operation>

<operation id="1876" st_id="42" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1577 %m_load_40 = load i6 %m_addr_40

]]></Node>
<StgValue><ssdm name="m_load_40"/></StgValue>
</operation>

<operation id="1877" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1578 %add_ln66_160 = add i32 %m_load_40, i32 %e_69

]]></Node>
<StgValue><ssdm name="add_ln66_160"/></StgValue>
</operation>

<operation id="1878" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1579 %add_ln66_161 = add i32 %xor_ln66_161, i32 2730485921

]]></Node>
<StgValue><ssdm name="add_ln66_161"/></StgValue>
</operation>

<operation id="1879" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1580 %add_ln66_162 = add i32 %add_ln66_161, i32 %xor_ln66_163

]]></Node>
<StgValue><ssdm name="add_ln66_162"/></StgValue>
</operation>

<operation id="1880" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1581 %t1_40 = add i32 %add_ln66_162, i32 %add_ln66_160

]]></Node>
<StgValue><ssdm name="t1_40"/></StgValue>
</operation>

<operation id="1881" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1582 %lshr_ln67_119 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_72, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_119"/></StgValue>
</operation>

<operation id="1882" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:1583 %trunc_ln67_120 = trunc i32 %a_72

]]></Node>
<StgValue><ssdm name="trunc_ln67_120"/></StgValue>
</operation>

<operation id="1883" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:1584 %or_ln67_119 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_120, i30 %lshr_ln67_119

]]></Node>
<StgValue><ssdm name="or_ln67_119"/></StgValue>
</operation>

<operation id="1884" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1585 %lshr_ln67_120 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_72, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_120"/></StgValue>
</operation>

<operation id="1885" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:1586 %trunc_ln67_121 = trunc i32 %a_72

]]></Node>
<StgValue><ssdm name="trunc_ln67_121"/></StgValue>
</operation>

<operation id="1886" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:1587 %or_ln67_120 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_121, i19 %lshr_ln67_120

]]></Node>
<StgValue><ssdm name="or_ln67_120"/></StgValue>
</operation>

<operation id="1887" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1588 %lshr_ln67_121 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_72, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_121"/></StgValue>
</operation>

<operation id="1888" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:1589 %trunc_ln67_122 = trunc i32 %a_72

]]></Node>
<StgValue><ssdm name="trunc_ln67_122"/></StgValue>
</operation>

<operation id="1889" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:1590 %or_ln67_121 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_122, i10 %lshr_ln67_121

]]></Node>
<StgValue><ssdm name="or_ln67_121"/></StgValue>
</operation>

<operation id="1890" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1591 %xor_ln67_160 = xor i32 %or_ln67_119, i32 %or_ln67_120

]]></Node>
<StgValue><ssdm name="xor_ln67_160"/></StgValue>
</operation>

<operation id="1891" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1592 %xor_ln67_161 = xor i32 %xor_ln67_160, i32 %or_ln67_121

]]></Node>
<StgValue><ssdm name="xor_ln67_161"/></StgValue>
</operation>

<operation id="1892" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1597 %e_73 = add i32 %t1_40, i32 %a_69

]]></Node>
<StgValue><ssdm name="e_73"/></StgValue>
</operation>

<operation id="1893" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1600 %lshr_ln66_122 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_73, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_122"/></StgValue>
</operation>

<operation id="1894" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:1601 %trunc_ln66_123 = trunc i32 %e_73

]]></Node>
<StgValue><ssdm name="trunc_ln66_123"/></StgValue>
</operation>

<operation id="1895" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:1602 %or_ln66_122 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_123, i26 %lshr_ln66_122

]]></Node>
<StgValue><ssdm name="or_ln66_122"/></StgValue>
</operation>

<operation id="1896" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1603 %lshr_ln66_123 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_73, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_123"/></StgValue>
</operation>

<operation id="1897" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:1604 %trunc_ln66_124 = trunc i32 %e_73

]]></Node>
<StgValue><ssdm name="trunc_ln66_124"/></StgValue>
</operation>

<operation id="1898" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:1605 %or_ln66_123 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_124, i21 %lshr_ln66_123

]]></Node>
<StgValue><ssdm name="or_ln66_123"/></StgValue>
</operation>

<operation id="1899" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1606 %lshr_ln66_124 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_73, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_124"/></StgValue>
</operation>

<operation id="1900" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:1607 %trunc_ln66_125 = trunc i32 %e_73

]]></Node>
<StgValue><ssdm name="trunc_ln66_125"/></StgValue>
</operation>

<operation id="1901" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:1608 %or_ln66_124 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_125, i7 %lshr_ln66_124

]]></Node>
<StgValue><ssdm name="or_ln66_124"/></StgValue>
</operation>

<operation id="1902" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1609 %xor_ln66_164 = xor i32 %or_ln66_122, i32 %or_ln66_123

]]></Node>
<StgValue><ssdm name="xor_ln66_164"/></StgValue>
</operation>

<operation id="1903" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1610 %xor_ln66_165 = xor i32 %xor_ln66_164, i32 %or_ln66_124

]]></Node>
<StgValue><ssdm name="xor_ln66_165"/></StgValue>
</operation>

<operation id="1904" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1611 %and_ln66_82 = and i32 %e_73, i32 %e_72

]]></Node>
<StgValue><ssdm name="and_ln66_82"/></StgValue>
</operation>

<operation id="1905" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1612 %xor_ln66_166 = xor i32 %e_73, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_166"/></StgValue>
</operation>

<operation id="1906" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1613 %and_ln66_83 = and i32 %e_71, i32 %xor_ln66_166

]]></Node>
<StgValue><ssdm name="and_ln66_83"/></StgValue>
</operation>

<operation id="1907" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1614 %xor_ln66_167 = xor i32 %and_ln66_82, i32 %and_ln66_83

]]></Node>
<StgValue><ssdm name="xor_ln66_167"/></StgValue>
</operation>

<operation id="1908" st_id="42" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1616 %m_load_41 = load i6 %m_addr_41

]]></Node>
<StgValue><ssdm name="m_load_41"/></StgValue>
</operation>

<operation id="1909" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1617 %add_ln66_164 = add i32 %m_load_41, i32 %e_70

]]></Node>
<StgValue><ssdm name="add_ln66_164"/></StgValue>
</operation>

<operation id="1910" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1618 %add_ln66_165 = add i32 %xor_ln66_165, i32 2820302411

]]></Node>
<StgValue><ssdm name="add_ln66_165"/></StgValue>
</operation>

<operation id="1911" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1619 %add_ln66_166 = add i32 %add_ln66_165, i32 %xor_ln66_167

]]></Node>
<StgValue><ssdm name="add_ln66_166"/></StgValue>
</operation>

<operation id="1912" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1620 %t1_41 = add i32 %add_ln66_166, i32 %add_ln66_164

]]></Node>
<StgValue><ssdm name="t1_41"/></StgValue>
</operation>

<operation id="1913" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:1654 %m_addr_42 = getelementptr i32 %m, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="m_addr_42"/></StgValue>
</operation>

<operation id="1914" st_id="42" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1655 %m_load_42 = load i6 %m_addr_42

]]></Node>
<StgValue><ssdm name="m_load_42"/></StgValue>
</operation>

<operation id="1915" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:1693 %m_addr_43 = getelementptr i32 %m, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="m_addr_43"/></StgValue>
</operation>

<operation id="1916" st_id="42" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1694 %m_load_43 = load i6 %m_addr_43

]]></Node>
<StgValue><ssdm name="m_load_43"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1917" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1593 %and_ln67_81 = and i32 %a_72, i32 %a_71

]]></Node>
<StgValue><ssdm name="and_ln67_81"/></StgValue>
</operation>

<operation id="1918" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1594 %and_ln67_82 = and i32 %a_72, i32 %a_70

]]></Node>
<StgValue><ssdm name="and_ln67_82"/></StgValue>
</operation>

<operation id="1919" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1595 %xor_ln67_162 = xor i32 %and_ln67_79, i32 %and_ln67_82

]]></Node>
<StgValue><ssdm name="xor_ln67_162"/></StgValue>
</operation>

<operation id="1920" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1596 %xor_ln67_163 = xor i32 %xor_ln67_162, i32 %and_ln67_81

]]></Node>
<StgValue><ssdm name="xor_ln67_163"/></StgValue>
</operation>

<operation id="1921" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1598 %add_ln75_80 = add i32 %xor_ln67_163, i32 %t1_40

]]></Node>
<StgValue><ssdm name="add_ln75_80"/></StgValue>
</operation>

<operation id="1922" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1599 %a_73 = add i32 %add_ln75_80, i32 %xor_ln67_161

]]></Node>
<StgValue><ssdm name="a_73"/></StgValue>
</operation>

<operation id="1923" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1621 %lshr_ln67_122 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_73, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_122"/></StgValue>
</operation>

<operation id="1924" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:1622 %trunc_ln67_123 = trunc i32 %a_73

]]></Node>
<StgValue><ssdm name="trunc_ln67_123"/></StgValue>
</operation>

<operation id="1925" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:1623 %or_ln67_122 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_123, i30 %lshr_ln67_122

]]></Node>
<StgValue><ssdm name="or_ln67_122"/></StgValue>
</operation>

<operation id="1926" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1624 %lshr_ln67_123 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_73, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_123"/></StgValue>
</operation>

<operation id="1927" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:1625 %trunc_ln67_124 = trunc i32 %a_73

]]></Node>
<StgValue><ssdm name="trunc_ln67_124"/></StgValue>
</operation>

<operation id="1928" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:1626 %or_ln67_123 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_124, i19 %lshr_ln67_123

]]></Node>
<StgValue><ssdm name="or_ln67_123"/></StgValue>
</operation>

<operation id="1929" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1627 %lshr_ln67_124 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_73, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_124"/></StgValue>
</operation>

<operation id="1930" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:1628 %trunc_ln67_125 = trunc i32 %a_73

]]></Node>
<StgValue><ssdm name="trunc_ln67_125"/></StgValue>
</operation>

<operation id="1931" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:1629 %or_ln67_124 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_125, i10 %lshr_ln67_124

]]></Node>
<StgValue><ssdm name="or_ln67_124"/></StgValue>
</operation>

<operation id="1932" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1630 %xor_ln67_164 = xor i32 %or_ln67_122, i32 %or_ln67_123

]]></Node>
<StgValue><ssdm name="xor_ln67_164"/></StgValue>
</operation>

<operation id="1933" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1631 %xor_ln67_165 = xor i32 %xor_ln67_164, i32 %or_ln67_124

]]></Node>
<StgValue><ssdm name="xor_ln67_165"/></StgValue>
</operation>

<operation id="1934" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1632 %and_ln67_83 = and i32 %a_73, i32 %a_72

]]></Node>
<StgValue><ssdm name="and_ln67_83"/></StgValue>
</operation>

<operation id="1935" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1633 %and_ln67_84 = and i32 %a_73, i32 %a_71

]]></Node>
<StgValue><ssdm name="and_ln67_84"/></StgValue>
</operation>

<operation id="1936" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1634 %xor_ln67_166 = xor i32 %and_ln67_81, i32 %and_ln67_84

]]></Node>
<StgValue><ssdm name="xor_ln67_166"/></StgValue>
</operation>

<operation id="1937" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1635 %xor_ln67_167 = xor i32 %xor_ln67_166, i32 %and_ln67_83

]]></Node>
<StgValue><ssdm name="xor_ln67_167"/></StgValue>
</operation>

<operation id="1938" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1636 %e_74 = add i32 %t1_41, i32 %a_70

]]></Node>
<StgValue><ssdm name="e_74"/></StgValue>
</operation>

<operation id="1939" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1637 %add_ln75_82 = add i32 %xor_ln67_167, i32 %t1_41

]]></Node>
<StgValue><ssdm name="add_ln75_82"/></StgValue>
</operation>

<operation id="1940" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1638 %a_74 = add i32 %add_ln75_82, i32 %xor_ln67_165

]]></Node>
<StgValue><ssdm name="a_74"/></StgValue>
</operation>

<operation id="1941" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1639 %lshr_ln66_125 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_74, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_125"/></StgValue>
</operation>

<operation id="1942" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:1640 %trunc_ln66_126 = trunc i32 %e_74

]]></Node>
<StgValue><ssdm name="trunc_ln66_126"/></StgValue>
</operation>

<operation id="1943" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:1641 %or_ln66_125 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_126, i26 %lshr_ln66_125

]]></Node>
<StgValue><ssdm name="or_ln66_125"/></StgValue>
</operation>

<operation id="1944" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1642 %lshr_ln66_126 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_74, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_126"/></StgValue>
</operation>

<operation id="1945" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:1643 %trunc_ln66_127 = trunc i32 %e_74

]]></Node>
<StgValue><ssdm name="trunc_ln66_127"/></StgValue>
</operation>

<operation id="1946" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:1644 %or_ln66_126 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_127, i21 %lshr_ln66_126

]]></Node>
<StgValue><ssdm name="or_ln66_126"/></StgValue>
</operation>

<operation id="1947" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1645 %lshr_ln66_127 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_74, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_127"/></StgValue>
</operation>

<operation id="1948" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:1646 %trunc_ln66_128 = trunc i32 %e_74

]]></Node>
<StgValue><ssdm name="trunc_ln66_128"/></StgValue>
</operation>

<operation id="1949" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:1647 %or_ln66_127 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_128, i7 %lshr_ln66_127

]]></Node>
<StgValue><ssdm name="or_ln66_127"/></StgValue>
</operation>

<operation id="1950" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1648 %xor_ln66_168 = xor i32 %or_ln66_125, i32 %or_ln66_126

]]></Node>
<StgValue><ssdm name="xor_ln66_168"/></StgValue>
</operation>

<operation id="1951" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1649 %xor_ln66_169 = xor i32 %xor_ln66_168, i32 %or_ln66_127

]]></Node>
<StgValue><ssdm name="xor_ln66_169"/></StgValue>
</operation>

<operation id="1952" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1650 %and_ln66_84 = and i32 %e_74, i32 %e_73

]]></Node>
<StgValue><ssdm name="and_ln66_84"/></StgValue>
</operation>

<operation id="1953" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1651 %xor_ln66_170 = xor i32 %e_74, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_170"/></StgValue>
</operation>

<operation id="1954" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1652 %and_ln66_85 = and i32 %e_72, i32 %xor_ln66_170

]]></Node>
<StgValue><ssdm name="and_ln66_85"/></StgValue>
</operation>

<operation id="1955" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1653 %xor_ln66_171 = xor i32 %and_ln66_84, i32 %and_ln66_85

]]></Node>
<StgValue><ssdm name="xor_ln66_171"/></StgValue>
</operation>

<operation id="1956" st_id="43" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1655 %m_load_42 = load i6 %m_addr_42

]]></Node>
<StgValue><ssdm name="m_load_42"/></StgValue>
</operation>

<operation id="1957" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1656 %add_ln66_168 = add i32 %m_load_42, i32 %xor_ln66_171

]]></Node>
<StgValue><ssdm name="add_ln66_168"/></StgValue>
</operation>

<operation id="1958" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1657 %add_ln66_169 = add i32 %xor_ln66_169, i32 3259730800

]]></Node>
<StgValue><ssdm name="add_ln66_169"/></StgValue>
</operation>

<operation id="1959" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1658 %add_ln66_170 = add i32 %add_ln66_169, i32 %e_71

]]></Node>
<StgValue><ssdm name="add_ln66_170"/></StgValue>
</operation>

<operation id="1960" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1659 %t1_42 = add i32 %add_ln66_170, i32 %add_ln66_168

]]></Node>
<StgValue><ssdm name="t1_42"/></StgValue>
</operation>

<operation id="1961" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1660 %lshr_ln67_125 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_74, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_125"/></StgValue>
</operation>

<operation id="1962" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:1661 %trunc_ln67_126 = trunc i32 %a_74

]]></Node>
<StgValue><ssdm name="trunc_ln67_126"/></StgValue>
</operation>

<operation id="1963" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:1662 %or_ln67_125 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_126, i30 %lshr_ln67_125

]]></Node>
<StgValue><ssdm name="or_ln67_125"/></StgValue>
</operation>

<operation id="1964" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1663 %lshr_ln67_126 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_74, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_126"/></StgValue>
</operation>

<operation id="1965" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:1664 %trunc_ln67_127 = trunc i32 %a_74

]]></Node>
<StgValue><ssdm name="trunc_ln67_127"/></StgValue>
</operation>

<operation id="1966" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:1665 %or_ln67_126 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_127, i19 %lshr_ln67_126

]]></Node>
<StgValue><ssdm name="or_ln67_126"/></StgValue>
</operation>

<operation id="1967" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1666 %lshr_ln67_127 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_74, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_127"/></StgValue>
</operation>

<operation id="1968" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:1667 %trunc_ln67_128 = trunc i32 %a_74

]]></Node>
<StgValue><ssdm name="trunc_ln67_128"/></StgValue>
</operation>

<operation id="1969" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:1668 %or_ln67_127 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_128, i10 %lshr_ln67_127

]]></Node>
<StgValue><ssdm name="or_ln67_127"/></StgValue>
</operation>

<operation id="1970" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1669 %xor_ln67_168 = xor i32 %or_ln67_125, i32 %or_ln67_126

]]></Node>
<StgValue><ssdm name="xor_ln67_168"/></StgValue>
</operation>

<operation id="1971" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1670 %xor_ln67_169 = xor i32 %xor_ln67_168, i32 %or_ln67_127

]]></Node>
<StgValue><ssdm name="xor_ln67_169"/></StgValue>
</operation>

<operation id="1972" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1671 %and_ln67_85 = and i32 %a_74, i32 %a_73

]]></Node>
<StgValue><ssdm name="and_ln67_85"/></StgValue>
</operation>

<operation id="1973" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1672 %and_ln67_86 = and i32 %a_74, i32 %a_72

]]></Node>
<StgValue><ssdm name="and_ln67_86"/></StgValue>
</operation>

<operation id="1974" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1673 %xor_ln67_170 = xor i32 %and_ln67_83, i32 %and_ln67_86

]]></Node>
<StgValue><ssdm name="xor_ln67_170"/></StgValue>
</operation>

<operation id="1975" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1674 %xor_ln67_171 = xor i32 %xor_ln67_170, i32 %and_ln67_85

]]></Node>
<StgValue><ssdm name="xor_ln67_171"/></StgValue>
</operation>

<operation id="1976" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1675 %e_75 = add i32 %t1_42, i32 %a_71

]]></Node>
<StgValue><ssdm name="e_75"/></StgValue>
</operation>

<operation id="1977" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1676 %add_ln75_84 = add i32 %xor_ln67_171, i32 %t1_42

]]></Node>
<StgValue><ssdm name="add_ln75_84"/></StgValue>
</operation>

<operation id="1978" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1677 %a_75 = add i32 %add_ln75_84, i32 %xor_ln67_169

]]></Node>
<StgValue><ssdm name="a_75"/></StgValue>
</operation>

<operation id="1979" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1678 %lshr_ln66_128 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_75, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_128"/></StgValue>
</operation>

<operation id="1980" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:1679 %trunc_ln66_129 = trunc i32 %e_75

]]></Node>
<StgValue><ssdm name="trunc_ln66_129"/></StgValue>
</operation>

<operation id="1981" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:1680 %or_ln66_128 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_129, i26 %lshr_ln66_128

]]></Node>
<StgValue><ssdm name="or_ln66_128"/></StgValue>
</operation>

<operation id="1982" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1681 %lshr_ln66_129 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_75, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_129"/></StgValue>
</operation>

<operation id="1983" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:1682 %trunc_ln66_130 = trunc i32 %e_75

]]></Node>
<StgValue><ssdm name="trunc_ln66_130"/></StgValue>
</operation>

<operation id="1984" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:1683 %or_ln66_129 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_130, i21 %lshr_ln66_129

]]></Node>
<StgValue><ssdm name="or_ln66_129"/></StgValue>
</operation>

<operation id="1985" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1684 %lshr_ln66_130 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_75, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_130"/></StgValue>
</operation>

<operation id="1986" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:1685 %trunc_ln66_131 = trunc i32 %e_75

]]></Node>
<StgValue><ssdm name="trunc_ln66_131"/></StgValue>
</operation>

<operation id="1987" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:1686 %or_ln66_130 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_131, i7 %lshr_ln66_130

]]></Node>
<StgValue><ssdm name="or_ln66_130"/></StgValue>
</operation>

<operation id="1988" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1687 %xor_ln66_172 = xor i32 %or_ln66_128, i32 %or_ln66_129

]]></Node>
<StgValue><ssdm name="xor_ln66_172"/></StgValue>
</operation>

<operation id="1989" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1688 %xor_ln66_173 = xor i32 %xor_ln66_172, i32 %or_ln66_130

]]></Node>
<StgValue><ssdm name="xor_ln66_173"/></StgValue>
</operation>

<operation id="1990" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1689 %and_ln66_86 = and i32 %e_75, i32 %e_74

]]></Node>
<StgValue><ssdm name="and_ln66_86"/></StgValue>
</operation>

<operation id="1991" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1690 %xor_ln66_174 = xor i32 %e_75, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_174"/></StgValue>
</operation>

<operation id="1992" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1691 %and_ln66_87 = and i32 %e_73, i32 %xor_ln66_174

]]></Node>
<StgValue><ssdm name="and_ln66_87"/></StgValue>
</operation>

<operation id="1993" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1692 %xor_ln66_175 = xor i32 %and_ln66_86, i32 %and_ln66_87

]]></Node>
<StgValue><ssdm name="xor_ln66_175"/></StgValue>
</operation>

<operation id="1994" st_id="43" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1694 %m_load_43 = load i6 %m_addr_43

]]></Node>
<StgValue><ssdm name="m_load_43"/></StgValue>
</operation>

<operation id="1995" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1695 %add_ln66_172 = add i32 %m_load_43, i32 %xor_ln66_175

]]></Node>
<StgValue><ssdm name="add_ln66_172"/></StgValue>
</operation>

<operation id="1996" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1696 %add_ln66_173 = add i32 %xor_ln66_173, i32 3345764771

]]></Node>
<StgValue><ssdm name="add_ln66_173"/></StgValue>
</operation>

<operation id="1997" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1697 %add_ln66_174 = add i32 %add_ln66_173, i32 %e_72

]]></Node>
<StgValue><ssdm name="add_ln66_174"/></StgValue>
</operation>

<operation id="1998" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1698 %t1_43 = add i32 %add_ln66_174, i32 %add_ln66_172

]]></Node>
<StgValue><ssdm name="t1_43"/></StgValue>
</operation>

<operation id="1999" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1699 %lshr_ln67_128 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_75, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_128"/></StgValue>
</operation>

<operation id="2000" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:1700 %trunc_ln67_129 = trunc i32 %a_75

]]></Node>
<StgValue><ssdm name="trunc_ln67_129"/></StgValue>
</operation>

<operation id="2001" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:1701 %or_ln67_128 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_129, i30 %lshr_ln67_128

]]></Node>
<StgValue><ssdm name="or_ln67_128"/></StgValue>
</operation>

<operation id="2002" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1702 %lshr_ln67_129 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_75, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_129"/></StgValue>
</operation>

<operation id="2003" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:1703 %trunc_ln67_130 = trunc i32 %a_75

]]></Node>
<StgValue><ssdm name="trunc_ln67_130"/></StgValue>
</operation>

<operation id="2004" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:1704 %or_ln67_129 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_130, i19 %lshr_ln67_129

]]></Node>
<StgValue><ssdm name="or_ln67_129"/></StgValue>
</operation>

<operation id="2005" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1705 %lshr_ln67_130 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_75, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_130"/></StgValue>
</operation>

<operation id="2006" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:1706 %trunc_ln67_131 = trunc i32 %a_75

]]></Node>
<StgValue><ssdm name="trunc_ln67_131"/></StgValue>
</operation>

<operation id="2007" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:1707 %or_ln67_130 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_131, i10 %lshr_ln67_130

]]></Node>
<StgValue><ssdm name="or_ln67_130"/></StgValue>
</operation>

<operation id="2008" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1708 %xor_ln67_172 = xor i32 %or_ln67_128, i32 %or_ln67_129

]]></Node>
<StgValue><ssdm name="xor_ln67_172"/></StgValue>
</operation>

<operation id="2009" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1709 %xor_ln67_173 = xor i32 %xor_ln67_172, i32 %or_ln67_130

]]></Node>
<StgValue><ssdm name="xor_ln67_173"/></StgValue>
</operation>

<operation id="2010" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:1732 %m_addr_44 = getelementptr i32 %m, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="m_addr_44"/></StgValue>
</operation>

<operation id="2011" st_id="43" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1733 %m_load_44 = load i6 %m_addr_44

]]></Node>
<StgValue><ssdm name="m_load_44"/></StgValue>
</operation>

<operation id="2012" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:1771 %m_addr_45 = getelementptr i32 %m, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="m_addr_45"/></StgValue>
</operation>

<operation id="2013" st_id="43" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1772 %m_load_45 = load i6 %m_addr_45

]]></Node>
<StgValue><ssdm name="m_load_45"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="2014" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1710 %and_ln67_87 = and i32 %a_75, i32 %a_74

]]></Node>
<StgValue><ssdm name="and_ln67_87"/></StgValue>
</operation>

<operation id="2015" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1711 %and_ln67_88 = and i32 %a_75, i32 %a_73

]]></Node>
<StgValue><ssdm name="and_ln67_88"/></StgValue>
</operation>

<operation id="2016" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1712 %xor_ln67_174 = xor i32 %and_ln67_85, i32 %and_ln67_88

]]></Node>
<StgValue><ssdm name="xor_ln67_174"/></StgValue>
</operation>

<operation id="2017" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1713 %xor_ln67_175 = xor i32 %xor_ln67_174, i32 %and_ln67_87

]]></Node>
<StgValue><ssdm name="xor_ln67_175"/></StgValue>
</operation>

<operation id="2018" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1714 %e_76 = add i32 %t1_43, i32 %a_72

]]></Node>
<StgValue><ssdm name="e_76"/></StgValue>
</operation>

<operation id="2019" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1715 %add_ln75_86 = add i32 %xor_ln67_175, i32 %t1_43

]]></Node>
<StgValue><ssdm name="add_ln75_86"/></StgValue>
</operation>

<operation id="2020" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1716 %a_76 = add i32 %add_ln75_86, i32 %xor_ln67_173

]]></Node>
<StgValue><ssdm name="a_76"/></StgValue>
</operation>

<operation id="2021" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1717 %lshr_ln66_131 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_76, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_131"/></StgValue>
</operation>

<operation id="2022" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:1718 %trunc_ln66_132 = trunc i32 %e_76

]]></Node>
<StgValue><ssdm name="trunc_ln66_132"/></StgValue>
</operation>

<operation id="2023" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:1719 %or_ln66_131 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_132, i26 %lshr_ln66_131

]]></Node>
<StgValue><ssdm name="or_ln66_131"/></StgValue>
</operation>

<operation id="2024" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1720 %lshr_ln66_132 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_76, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_132"/></StgValue>
</operation>

<operation id="2025" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:1721 %trunc_ln66_133 = trunc i32 %e_76

]]></Node>
<StgValue><ssdm name="trunc_ln66_133"/></StgValue>
</operation>

<operation id="2026" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:1722 %or_ln66_132 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_133, i21 %lshr_ln66_132

]]></Node>
<StgValue><ssdm name="or_ln66_132"/></StgValue>
</operation>

<operation id="2027" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1723 %lshr_ln66_133 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_76, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_133"/></StgValue>
</operation>

<operation id="2028" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:1724 %trunc_ln66_134 = trunc i32 %e_76

]]></Node>
<StgValue><ssdm name="trunc_ln66_134"/></StgValue>
</operation>

<operation id="2029" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:1725 %or_ln66_133 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_134, i7 %lshr_ln66_133

]]></Node>
<StgValue><ssdm name="or_ln66_133"/></StgValue>
</operation>

<operation id="2030" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1726 %xor_ln66_176 = xor i32 %or_ln66_131, i32 %or_ln66_132

]]></Node>
<StgValue><ssdm name="xor_ln66_176"/></StgValue>
</operation>

<operation id="2031" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1727 %xor_ln66_177 = xor i32 %xor_ln66_176, i32 %or_ln66_133

]]></Node>
<StgValue><ssdm name="xor_ln66_177"/></StgValue>
</operation>

<operation id="2032" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1728 %and_ln66_88 = and i32 %e_76, i32 %e_75

]]></Node>
<StgValue><ssdm name="and_ln66_88"/></StgValue>
</operation>

<operation id="2033" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1729 %xor_ln66_178 = xor i32 %e_76, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_178"/></StgValue>
</operation>

<operation id="2034" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1730 %and_ln66_89 = and i32 %e_74, i32 %xor_ln66_178

]]></Node>
<StgValue><ssdm name="and_ln66_89"/></StgValue>
</operation>

<operation id="2035" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1731 %xor_ln66_179 = xor i32 %and_ln66_88, i32 %and_ln66_89

]]></Node>
<StgValue><ssdm name="xor_ln66_179"/></StgValue>
</operation>

<operation id="2036" st_id="44" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1733 %m_load_44 = load i6 %m_addr_44

]]></Node>
<StgValue><ssdm name="m_load_44"/></StgValue>
</operation>

<operation id="2037" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1734 %add_ln66_176 = add i32 %m_load_44, i32 %xor_ln66_179

]]></Node>
<StgValue><ssdm name="add_ln66_176"/></StgValue>
</operation>

<operation id="2038" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1735 %add_ln66_177 = add i32 %xor_ln66_177, i32 3516065817

]]></Node>
<StgValue><ssdm name="add_ln66_177"/></StgValue>
</operation>

<operation id="2039" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1736 %add_ln66_178 = add i32 %add_ln66_177, i32 %e_73

]]></Node>
<StgValue><ssdm name="add_ln66_178"/></StgValue>
</operation>

<operation id="2040" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1737 %t1_44 = add i32 %add_ln66_178, i32 %add_ln66_176

]]></Node>
<StgValue><ssdm name="t1_44"/></StgValue>
</operation>

<operation id="2041" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1738 %lshr_ln67_131 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_76, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_131"/></StgValue>
</operation>

<operation id="2042" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:1739 %trunc_ln67_132 = trunc i32 %a_76

]]></Node>
<StgValue><ssdm name="trunc_ln67_132"/></StgValue>
</operation>

<operation id="2043" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:1740 %or_ln67_131 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_132, i30 %lshr_ln67_131

]]></Node>
<StgValue><ssdm name="or_ln67_131"/></StgValue>
</operation>

<operation id="2044" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1741 %lshr_ln67_132 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_76, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_132"/></StgValue>
</operation>

<operation id="2045" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:1742 %trunc_ln67_133 = trunc i32 %a_76

]]></Node>
<StgValue><ssdm name="trunc_ln67_133"/></StgValue>
</operation>

<operation id="2046" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:1743 %or_ln67_132 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_133, i19 %lshr_ln67_132

]]></Node>
<StgValue><ssdm name="or_ln67_132"/></StgValue>
</operation>

<operation id="2047" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1744 %lshr_ln67_133 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_76, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_133"/></StgValue>
</operation>

<operation id="2048" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:1745 %trunc_ln67_134 = trunc i32 %a_76

]]></Node>
<StgValue><ssdm name="trunc_ln67_134"/></StgValue>
</operation>

<operation id="2049" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:1746 %or_ln67_133 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_134, i10 %lshr_ln67_133

]]></Node>
<StgValue><ssdm name="or_ln67_133"/></StgValue>
</operation>

<operation id="2050" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1747 %xor_ln67_176 = xor i32 %or_ln67_131, i32 %or_ln67_132

]]></Node>
<StgValue><ssdm name="xor_ln67_176"/></StgValue>
</operation>

<operation id="2051" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1748 %xor_ln67_177 = xor i32 %xor_ln67_176, i32 %or_ln67_133

]]></Node>
<StgValue><ssdm name="xor_ln67_177"/></StgValue>
</operation>

<operation id="2052" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1753 %e_77 = add i32 %t1_44, i32 %a_73

]]></Node>
<StgValue><ssdm name="e_77"/></StgValue>
</operation>

<operation id="2053" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1756 %lshr_ln66_134 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_77, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_134"/></StgValue>
</operation>

<operation id="2054" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:1757 %trunc_ln66_135 = trunc i32 %e_77

]]></Node>
<StgValue><ssdm name="trunc_ln66_135"/></StgValue>
</operation>

<operation id="2055" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:1758 %or_ln66_134 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_135, i26 %lshr_ln66_134

]]></Node>
<StgValue><ssdm name="or_ln66_134"/></StgValue>
</operation>

<operation id="2056" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1759 %lshr_ln66_135 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_77, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_135"/></StgValue>
</operation>

<operation id="2057" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:1760 %trunc_ln66_136 = trunc i32 %e_77

]]></Node>
<StgValue><ssdm name="trunc_ln66_136"/></StgValue>
</operation>

<operation id="2058" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:1761 %or_ln66_135 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_136, i21 %lshr_ln66_135

]]></Node>
<StgValue><ssdm name="or_ln66_135"/></StgValue>
</operation>

<operation id="2059" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1762 %lshr_ln66_136 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_77, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_136"/></StgValue>
</operation>

<operation id="2060" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:1763 %trunc_ln66_137 = trunc i32 %e_77

]]></Node>
<StgValue><ssdm name="trunc_ln66_137"/></StgValue>
</operation>

<operation id="2061" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:1764 %or_ln66_136 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_137, i7 %lshr_ln66_136

]]></Node>
<StgValue><ssdm name="or_ln66_136"/></StgValue>
</operation>

<operation id="2062" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1765 %xor_ln66_180 = xor i32 %or_ln66_134, i32 %or_ln66_135

]]></Node>
<StgValue><ssdm name="xor_ln66_180"/></StgValue>
</operation>

<operation id="2063" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1766 %xor_ln66_181 = xor i32 %xor_ln66_180, i32 %or_ln66_136

]]></Node>
<StgValue><ssdm name="xor_ln66_181"/></StgValue>
</operation>

<operation id="2064" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1767 %and_ln66_90 = and i32 %e_77, i32 %e_76

]]></Node>
<StgValue><ssdm name="and_ln66_90"/></StgValue>
</operation>

<operation id="2065" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1768 %xor_ln66_182 = xor i32 %e_77, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_182"/></StgValue>
</operation>

<operation id="2066" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1769 %and_ln66_91 = and i32 %e_75, i32 %xor_ln66_182

]]></Node>
<StgValue><ssdm name="and_ln66_91"/></StgValue>
</operation>

<operation id="2067" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1770 %xor_ln66_183 = xor i32 %and_ln66_90, i32 %and_ln66_91

]]></Node>
<StgValue><ssdm name="xor_ln66_183"/></StgValue>
</operation>

<operation id="2068" st_id="44" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1772 %m_load_45 = load i6 %m_addr_45

]]></Node>
<StgValue><ssdm name="m_load_45"/></StgValue>
</operation>

<operation id="2069" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1773 %add_ln66_180 = add i32 %m_load_45, i32 %xor_ln66_183

]]></Node>
<StgValue><ssdm name="add_ln66_180"/></StgValue>
</operation>

<operation id="2070" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1774 %add_ln66_181 = add i32 %xor_ln66_181, i32 3600352804

]]></Node>
<StgValue><ssdm name="add_ln66_181"/></StgValue>
</operation>

<operation id="2071" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1775 %add_ln66_182 = add i32 %add_ln66_181, i32 %e_74

]]></Node>
<StgValue><ssdm name="add_ln66_182"/></StgValue>
</operation>

<operation id="2072" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1776 %t1_45 = add i32 %add_ln66_182, i32 %add_ln66_180

]]></Node>
<StgValue><ssdm name="t1_45"/></StgValue>
</operation>

<operation id="2073" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:1810 %m_addr_46 = getelementptr i32 %m, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="m_addr_46"/></StgValue>
</operation>

<operation id="2074" st_id="44" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1811 %m_load_46 = load i6 %m_addr_46

]]></Node>
<StgValue><ssdm name="m_load_46"/></StgValue>
</operation>

<operation id="2075" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:1849 %m_addr_47 = getelementptr i32 %m, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="m_addr_47"/></StgValue>
</operation>

<operation id="2076" st_id="44" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1850 %m_load_47 = load i6 %m_addr_47

]]></Node>
<StgValue><ssdm name="m_load_47"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="2077" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1749 %and_ln67_89 = and i32 %a_76, i32 %a_75

]]></Node>
<StgValue><ssdm name="and_ln67_89"/></StgValue>
</operation>

<operation id="2078" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1750 %and_ln67_90 = and i32 %a_76, i32 %a_74

]]></Node>
<StgValue><ssdm name="and_ln67_90"/></StgValue>
</operation>

<operation id="2079" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1751 %xor_ln67_178 = xor i32 %and_ln67_87, i32 %and_ln67_90

]]></Node>
<StgValue><ssdm name="xor_ln67_178"/></StgValue>
</operation>

<operation id="2080" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1752 %xor_ln67_179 = xor i32 %xor_ln67_178, i32 %and_ln67_89

]]></Node>
<StgValue><ssdm name="xor_ln67_179"/></StgValue>
</operation>

<operation id="2081" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1754 %add_ln75_88 = add i32 %xor_ln67_179, i32 %t1_44

]]></Node>
<StgValue><ssdm name="add_ln75_88"/></StgValue>
</operation>

<operation id="2082" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1755 %a_77 = add i32 %add_ln75_88, i32 %xor_ln67_177

]]></Node>
<StgValue><ssdm name="a_77"/></StgValue>
</operation>

<operation id="2083" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1777 %lshr_ln67_134 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_77, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_134"/></StgValue>
</operation>

<operation id="2084" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:1778 %trunc_ln67_135 = trunc i32 %a_77

]]></Node>
<StgValue><ssdm name="trunc_ln67_135"/></StgValue>
</operation>

<operation id="2085" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:1779 %or_ln67_134 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_135, i30 %lshr_ln67_134

]]></Node>
<StgValue><ssdm name="or_ln67_134"/></StgValue>
</operation>

<operation id="2086" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1780 %lshr_ln67_135 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_77, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_135"/></StgValue>
</operation>

<operation id="2087" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:1781 %trunc_ln67_136 = trunc i32 %a_77

]]></Node>
<StgValue><ssdm name="trunc_ln67_136"/></StgValue>
</operation>

<operation id="2088" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:1782 %or_ln67_135 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_136, i19 %lshr_ln67_135

]]></Node>
<StgValue><ssdm name="or_ln67_135"/></StgValue>
</operation>

<operation id="2089" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1783 %lshr_ln67_136 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_77, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_136"/></StgValue>
</operation>

<operation id="2090" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:1784 %trunc_ln67_137 = trunc i32 %a_77

]]></Node>
<StgValue><ssdm name="trunc_ln67_137"/></StgValue>
</operation>

<operation id="2091" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:1785 %or_ln67_136 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_137, i10 %lshr_ln67_136

]]></Node>
<StgValue><ssdm name="or_ln67_136"/></StgValue>
</operation>

<operation id="2092" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1786 %xor_ln67_180 = xor i32 %or_ln67_134, i32 %or_ln67_135

]]></Node>
<StgValue><ssdm name="xor_ln67_180"/></StgValue>
</operation>

<operation id="2093" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1787 %xor_ln67_181 = xor i32 %xor_ln67_180, i32 %or_ln67_136

]]></Node>
<StgValue><ssdm name="xor_ln67_181"/></StgValue>
</operation>

<operation id="2094" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1788 %and_ln67_91 = and i32 %a_77, i32 %a_76

]]></Node>
<StgValue><ssdm name="and_ln67_91"/></StgValue>
</operation>

<operation id="2095" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1789 %and_ln67_92 = and i32 %a_77, i32 %a_75

]]></Node>
<StgValue><ssdm name="and_ln67_92"/></StgValue>
</operation>

<operation id="2096" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1790 %xor_ln67_182 = xor i32 %and_ln67_89, i32 %and_ln67_92

]]></Node>
<StgValue><ssdm name="xor_ln67_182"/></StgValue>
</operation>

<operation id="2097" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1791 %xor_ln67_183 = xor i32 %xor_ln67_182, i32 %and_ln67_91

]]></Node>
<StgValue><ssdm name="xor_ln67_183"/></StgValue>
</operation>

<operation id="2098" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1792 %e_78 = add i32 %t1_45, i32 %a_74

]]></Node>
<StgValue><ssdm name="e_78"/></StgValue>
</operation>

<operation id="2099" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1793 %add_ln75_90 = add i32 %xor_ln67_183, i32 %t1_45

]]></Node>
<StgValue><ssdm name="add_ln75_90"/></StgValue>
</operation>

<operation id="2100" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1794 %a_78 = add i32 %add_ln75_90, i32 %xor_ln67_181

]]></Node>
<StgValue><ssdm name="a_78"/></StgValue>
</operation>

<operation id="2101" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1795 %lshr_ln66_137 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_78, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_137"/></StgValue>
</operation>

<operation id="2102" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:1796 %trunc_ln66_138 = trunc i32 %e_78

]]></Node>
<StgValue><ssdm name="trunc_ln66_138"/></StgValue>
</operation>

<operation id="2103" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:1797 %or_ln66_137 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_138, i26 %lshr_ln66_137

]]></Node>
<StgValue><ssdm name="or_ln66_137"/></StgValue>
</operation>

<operation id="2104" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1798 %lshr_ln66_138 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_78, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_138"/></StgValue>
</operation>

<operation id="2105" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:1799 %trunc_ln66_139 = trunc i32 %e_78

]]></Node>
<StgValue><ssdm name="trunc_ln66_139"/></StgValue>
</operation>

<operation id="2106" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:1800 %or_ln66_138 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_139, i21 %lshr_ln66_138

]]></Node>
<StgValue><ssdm name="or_ln66_138"/></StgValue>
</operation>

<operation id="2107" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1801 %lshr_ln66_139 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_78, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_139"/></StgValue>
</operation>

<operation id="2108" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:1802 %trunc_ln66_140 = trunc i32 %e_78

]]></Node>
<StgValue><ssdm name="trunc_ln66_140"/></StgValue>
</operation>

<operation id="2109" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:1803 %or_ln66_139 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_140, i7 %lshr_ln66_139

]]></Node>
<StgValue><ssdm name="or_ln66_139"/></StgValue>
</operation>

<operation id="2110" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1804 %xor_ln66_184 = xor i32 %or_ln66_137, i32 %or_ln66_138

]]></Node>
<StgValue><ssdm name="xor_ln66_184"/></StgValue>
</operation>

<operation id="2111" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1805 %xor_ln66_185 = xor i32 %xor_ln66_184, i32 %or_ln66_139

]]></Node>
<StgValue><ssdm name="xor_ln66_185"/></StgValue>
</operation>

<operation id="2112" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1806 %and_ln66_92 = and i32 %e_78, i32 %e_77

]]></Node>
<StgValue><ssdm name="and_ln66_92"/></StgValue>
</operation>

<operation id="2113" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1807 %xor_ln66_186 = xor i32 %e_78, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_186"/></StgValue>
</operation>

<operation id="2114" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1808 %and_ln66_93 = and i32 %e_76, i32 %xor_ln66_186

]]></Node>
<StgValue><ssdm name="and_ln66_93"/></StgValue>
</operation>

<operation id="2115" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1809 %xor_ln66_187 = xor i32 %and_ln66_92, i32 %and_ln66_93

]]></Node>
<StgValue><ssdm name="xor_ln66_187"/></StgValue>
</operation>

<operation id="2116" st_id="45" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1811 %m_load_46 = load i6 %m_addr_46

]]></Node>
<StgValue><ssdm name="m_load_46"/></StgValue>
</operation>

<operation id="2117" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1812 %add_ln66_184 = add i32 %m_load_46, i32 %xor_ln66_187

]]></Node>
<StgValue><ssdm name="add_ln66_184"/></StgValue>
</operation>

<operation id="2118" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1813 %add_ln66_185 = add i32 %xor_ln66_185, i32 4094571909

]]></Node>
<StgValue><ssdm name="add_ln66_185"/></StgValue>
</operation>

<operation id="2119" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1814 %add_ln66_186 = add i32 %add_ln66_185, i32 %e_75

]]></Node>
<StgValue><ssdm name="add_ln66_186"/></StgValue>
</operation>

<operation id="2120" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1815 %t1_46 = add i32 %add_ln66_186, i32 %add_ln66_184

]]></Node>
<StgValue><ssdm name="t1_46"/></StgValue>
</operation>

<operation id="2121" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1816 %lshr_ln67_137 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_78, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_137"/></StgValue>
</operation>

<operation id="2122" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:1817 %trunc_ln67_138 = trunc i32 %a_78

]]></Node>
<StgValue><ssdm name="trunc_ln67_138"/></StgValue>
</operation>

<operation id="2123" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:1818 %or_ln67_137 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_138, i30 %lshr_ln67_137

]]></Node>
<StgValue><ssdm name="or_ln67_137"/></StgValue>
</operation>

<operation id="2124" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1819 %lshr_ln67_138 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_78, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_138"/></StgValue>
</operation>

<operation id="2125" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:1820 %trunc_ln67_139 = trunc i32 %a_78

]]></Node>
<StgValue><ssdm name="trunc_ln67_139"/></StgValue>
</operation>

<operation id="2126" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:1821 %or_ln67_138 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_139, i19 %lshr_ln67_138

]]></Node>
<StgValue><ssdm name="or_ln67_138"/></StgValue>
</operation>

<operation id="2127" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1822 %lshr_ln67_139 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_78, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_139"/></StgValue>
</operation>

<operation id="2128" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:1823 %trunc_ln67_140 = trunc i32 %a_78

]]></Node>
<StgValue><ssdm name="trunc_ln67_140"/></StgValue>
</operation>

<operation id="2129" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:1824 %or_ln67_139 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_140, i10 %lshr_ln67_139

]]></Node>
<StgValue><ssdm name="or_ln67_139"/></StgValue>
</operation>

<operation id="2130" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1825 %xor_ln67_184 = xor i32 %or_ln67_137, i32 %or_ln67_138

]]></Node>
<StgValue><ssdm name="xor_ln67_184"/></StgValue>
</operation>

<operation id="2131" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1826 %xor_ln67_185 = xor i32 %xor_ln67_184, i32 %or_ln67_139

]]></Node>
<StgValue><ssdm name="xor_ln67_185"/></StgValue>
</operation>

<operation id="2132" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1827 %and_ln67_93 = and i32 %a_78, i32 %a_77

]]></Node>
<StgValue><ssdm name="and_ln67_93"/></StgValue>
</operation>

<operation id="2133" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1828 %and_ln67_94 = and i32 %a_78, i32 %a_76

]]></Node>
<StgValue><ssdm name="and_ln67_94"/></StgValue>
</operation>

<operation id="2134" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1829 %xor_ln67_186 = xor i32 %and_ln67_91, i32 %and_ln67_94

]]></Node>
<StgValue><ssdm name="xor_ln67_186"/></StgValue>
</operation>

<operation id="2135" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1830 %xor_ln67_187 = xor i32 %xor_ln67_186, i32 %and_ln67_93

]]></Node>
<StgValue><ssdm name="xor_ln67_187"/></StgValue>
</operation>

<operation id="2136" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1831 %e_79 = add i32 %t1_46, i32 %a_75

]]></Node>
<StgValue><ssdm name="e_79"/></StgValue>
</operation>

<operation id="2137" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1832 %add_ln75_92 = add i32 %xor_ln67_187, i32 %t1_46

]]></Node>
<StgValue><ssdm name="add_ln75_92"/></StgValue>
</operation>

<operation id="2138" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1833 %a_79 = add i32 %add_ln75_92, i32 %xor_ln67_185

]]></Node>
<StgValue><ssdm name="a_79"/></StgValue>
</operation>

<operation id="2139" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1834 %lshr_ln66_140 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_79, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_140"/></StgValue>
</operation>

<operation id="2140" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:1835 %trunc_ln66_141 = trunc i32 %e_79

]]></Node>
<StgValue><ssdm name="trunc_ln66_141"/></StgValue>
</operation>

<operation id="2141" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:1836 %or_ln66_140 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_141, i26 %lshr_ln66_140

]]></Node>
<StgValue><ssdm name="or_ln66_140"/></StgValue>
</operation>

<operation id="2142" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1837 %lshr_ln66_141 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_79, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_141"/></StgValue>
</operation>

<operation id="2143" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:1838 %trunc_ln66_142 = trunc i32 %e_79

]]></Node>
<StgValue><ssdm name="trunc_ln66_142"/></StgValue>
</operation>

<operation id="2144" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:1839 %or_ln66_141 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_142, i21 %lshr_ln66_141

]]></Node>
<StgValue><ssdm name="or_ln66_141"/></StgValue>
</operation>

<operation id="2145" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1840 %lshr_ln66_142 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_79, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_142"/></StgValue>
</operation>

<operation id="2146" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:1841 %trunc_ln66_143 = trunc i32 %e_79

]]></Node>
<StgValue><ssdm name="trunc_ln66_143"/></StgValue>
</operation>

<operation id="2147" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:1842 %or_ln66_142 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_143, i7 %lshr_ln66_142

]]></Node>
<StgValue><ssdm name="or_ln66_142"/></StgValue>
</operation>

<operation id="2148" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1843 %xor_ln66_188 = xor i32 %or_ln66_140, i32 %or_ln66_141

]]></Node>
<StgValue><ssdm name="xor_ln66_188"/></StgValue>
</operation>

<operation id="2149" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1844 %xor_ln66_189 = xor i32 %xor_ln66_188, i32 %or_ln66_142

]]></Node>
<StgValue><ssdm name="xor_ln66_189"/></StgValue>
</operation>

<operation id="2150" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1845 %and_ln66_94 = and i32 %e_79, i32 %e_78

]]></Node>
<StgValue><ssdm name="and_ln66_94"/></StgValue>
</operation>

<operation id="2151" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1846 %xor_ln66_190 = xor i32 %e_79, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_190"/></StgValue>
</operation>

<operation id="2152" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1847 %and_ln66_95 = and i32 %e_77, i32 %xor_ln66_190

]]></Node>
<StgValue><ssdm name="and_ln66_95"/></StgValue>
</operation>

<operation id="2153" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1848 %xor_ln66_191 = xor i32 %and_ln66_94, i32 %and_ln66_95

]]></Node>
<StgValue><ssdm name="xor_ln66_191"/></StgValue>
</operation>

<operation id="2154" st_id="45" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1850 %m_load_47 = load i6 %m_addr_47

]]></Node>
<StgValue><ssdm name="m_load_47"/></StgValue>
</operation>

<operation id="2155" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1851 %add_ln66_188 = add i32 %m_load_47, i32 %xor_ln66_191

]]></Node>
<StgValue><ssdm name="add_ln66_188"/></StgValue>
</operation>

<operation id="2156" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1852 %add_ln66_189 = add i32 %xor_ln66_189, i32 275423344

]]></Node>
<StgValue><ssdm name="add_ln66_189"/></StgValue>
</operation>

<operation id="2157" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1853 %add_ln66_190 = add i32 %add_ln66_189, i32 %e_76

]]></Node>
<StgValue><ssdm name="add_ln66_190"/></StgValue>
</operation>

<operation id="2158" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1854 %t1_47 = add i32 %add_ln66_190, i32 %add_ln66_188

]]></Node>
<StgValue><ssdm name="t1_47"/></StgValue>
</operation>

<operation id="2159" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1855 %lshr_ln67_140 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_79, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_140"/></StgValue>
</operation>

<operation id="2160" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:1856 %trunc_ln67_141 = trunc i32 %a_79

]]></Node>
<StgValue><ssdm name="trunc_ln67_141"/></StgValue>
</operation>

<operation id="2161" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:1857 %or_ln67_140 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_141, i30 %lshr_ln67_140

]]></Node>
<StgValue><ssdm name="or_ln67_140"/></StgValue>
</operation>

<operation id="2162" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1858 %lshr_ln67_141 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_79, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_141"/></StgValue>
</operation>

<operation id="2163" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:1859 %trunc_ln67_142 = trunc i32 %a_79

]]></Node>
<StgValue><ssdm name="trunc_ln67_142"/></StgValue>
</operation>

<operation id="2164" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:1860 %or_ln67_141 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_142, i19 %lshr_ln67_141

]]></Node>
<StgValue><ssdm name="or_ln67_141"/></StgValue>
</operation>

<operation id="2165" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1861 %lshr_ln67_142 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_79, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_142"/></StgValue>
</operation>

<operation id="2166" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:1862 %trunc_ln67_143 = trunc i32 %a_79

]]></Node>
<StgValue><ssdm name="trunc_ln67_143"/></StgValue>
</operation>

<operation id="2167" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:1863 %or_ln67_142 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_143, i10 %lshr_ln67_142

]]></Node>
<StgValue><ssdm name="or_ln67_142"/></StgValue>
</operation>

<operation id="2168" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1864 %xor_ln67_188 = xor i32 %or_ln67_140, i32 %or_ln67_141

]]></Node>
<StgValue><ssdm name="xor_ln67_188"/></StgValue>
</operation>

<operation id="2169" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1865 %xor_ln67_189 = xor i32 %xor_ln67_188, i32 %or_ln67_142

]]></Node>
<StgValue><ssdm name="xor_ln67_189"/></StgValue>
</operation>

<operation id="2170" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:1888 %m_addr_48 = getelementptr i32 %m, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="m_addr_48"/></StgValue>
</operation>

<operation id="2171" st_id="45" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1889 %m_load_48 = load i6 %m_addr_48

]]></Node>
<StgValue><ssdm name="m_load_48"/></StgValue>
</operation>

<operation id="2172" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:1927 %m_addr_49 = getelementptr i32 %m, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="m_addr_49"/></StgValue>
</operation>

<operation id="2173" st_id="45" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1928 %m_load_49 = load i6 %m_addr_49

]]></Node>
<StgValue><ssdm name="m_load_49"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="2174" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1866 %and_ln67_95 = and i32 %a_79, i32 %a_78

]]></Node>
<StgValue><ssdm name="and_ln67_95"/></StgValue>
</operation>

<operation id="2175" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1867 %and_ln67_96 = and i32 %a_79, i32 %a_77

]]></Node>
<StgValue><ssdm name="and_ln67_96"/></StgValue>
</operation>

<operation id="2176" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1868 %xor_ln67_190 = xor i32 %and_ln67_93, i32 %and_ln67_96

]]></Node>
<StgValue><ssdm name="xor_ln67_190"/></StgValue>
</operation>

<operation id="2177" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1869 %xor_ln67_191 = xor i32 %xor_ln67_190, i32 %and_ln67_95

]]></Node>
<StgValue><ssdm name="xor_ln67_191"/></StgValue>
</operation>

<operation id="2178" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1870 %e_80 = add i32 %t1_47, i32 %a_76

]]></Node>
<StgValue><ssdm name="e_80"/></StgValue>
</operation>

<operation id="2179" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1871 %add_ln75_94 = add i32 %xor_ln67_191, i32 %t1_47

]]></Node>
<StgValue><ssdm name="add_ln75_94"/></StgValue>
</operation>

<operation id="2180" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1872 %a_80 = add i32 %add_ln75_94, i32 %xor_ln67_189

]]></Node>
<StgValue><ssdm name="a_80"/></StgValue>
</operation>

<operation id="2181" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1873 %lshr_ln66_143 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_80, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_143"/></StgValue>
</operation>

<operation id="2182" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:1874 %trunc_ln66_144 = trunc i32 %e_80

]]></Node>
<StgValue><ssdm name="trunc_ln66_144"/></StgValue>
</operation>

<operation id="2183" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:1875 %or_ln66_143 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_144, i26 %lshr_ln66_143

]]></Node>
<StgValue><ssdm name="or_ln66_143"/></StgValue>
</operation>

<operation id="2184" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1876 %lshr_ln66_144 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_80, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_144"/></StgValue>
</operation>

<operation id="2185" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:1877 %trunc_ln66_145 = trunc i32 %e_80

]]></Node>
<StgValue><ssdm name="trunc_ln66_145"/></StgValue>
</operation>

<operation id="2186" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:1878 %or_ln66_144 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_145, i21 %lshr_ln66_144

]]></Node>
<StgValue><ssdm name="or_ln66_144"/></StgValue>
</operation>

<operation id="2187" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1879 %lshr_ln66_145 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_80, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_145"/></StgValue>
</operation>

<operation id="2188" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:1880 %trunc_ln66_146 = trunc i32 %e_80

]]></Node>
<StgValue><ssdm name="trunc_ln66_146"/></StgValue>
</operation>

<operation id="2189" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:1881 %or_ln66_145 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_146, i7 %lshr_ln66_145

]]></Node>
<StgValue><ssdm name="or_ln66_145"/></StgValue>
</operation>

<operation id="2190" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1882 %xor_ln66_192 = xor i32 %or_ln66_143, i32 %or_ln66_144

]]></Node>
<StgValue><ssdm name="xor_ln66_192"/></StgValue>
</operation>

<operation id="2191" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1883 %xor_ln66_193 = xor i32 %xor_ln66_192, i32 %or_ln66_145

]]></Node>
<StgValue><ssdm name="xor_ln66_193"/></StgValue>
</operation>

<operation id="2192" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1884 %and_ln66_96 = and i32 %e_80, i32 %e_79

]]></Node>
<StgValue><ssdm name="and_ln66_96"/></StgValue>
</operation>

<operation id="2193" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1885 %xor_ln66_194 = xor i32 %e_80, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_194"/></StgValue>
</operation>

<operation id="2194" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1886 %and_ln66_97 = and i32 %e_78, i32 %xor_ln66_194

]]></Node>
<StgValue><ssdm name="and_ln66_97"/></StgValue>
</operation>

<operation id="2195" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1887 %xor_ln66_195 = xor i32 %and_ln66_96, i32 %and_ln66_97

]]></Node>
<StgValue><ssdm name="xor_ln66_195"/></StgValue>
</operation>

<operation id="2196" st_id="46" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1889 %m_load_48 = load i6 %m_addr_48

]]></Node>
<StgValue><ssdm name="m_load_48"/></StgValue>
</operation>

<operation id="2197" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1890 %add_ln66_192 = add i32 %m_load_48, i32 %xor_ln66_195

]]></Node>
<StgValue><ssdm name="add_ln66_192"/></StgValue>
</operation>

<operation id="2198" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1891 %add_ln66_193 = add i32 %xor_ln66_193, i32 430227734

]]></Node>
<StgValue><ssdm name="add_ln66_193"/></StgValue>
</operation>

<operation id="2199" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1892 %add_ln66_194 = add i32 %add_ln66_193, i32 %e_77

]]></Node>
<StgValue><ssdm name="add_ln66_194"/></StgValue>
</operation>

<operation id="2200" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1893 %t1_48 = add i32 %add_ln66_194, i32 %add_ln66_192

]]></Node>
<StgValue><ssdm name="t1_48"/></StgValue>
</operation>

<operation id="2201" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1894 %lshr_ln67_143 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_80, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_143"/></StgValue>
</operation>

<operation id="2202" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:1895 %trunc_ln67_144 = trunc i32 %a_80

]]></Node>
<StgValue><ssdm name="trunc_ln67_144"/></StgValue>
</operation>

<operation id="2203" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:1896 %or_ln67_143 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_144, i30 %lshr_ln67_143

]]></Node>
<StgValue><ssdm name="or_ln67_143"/></StgValue>
</operation>

<operation id="2204" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1897 %lshr_ln67_144 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_80, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_144"/></StgValue>
</operation>

<operation id="2205" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:1898 %trunc_ln67_145 = trunc i32 %a_80

]]></Node>
<StgValue><ssdm name="trunc_ln67_145"/></StgValue>
</operation>

<operation id="2206" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:1899 %or_ln67_144 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_145, i19 %lshr_ln67_144

]]></Node>
<StgValue><ssdm name="or_ln67_144"/></StgValue>
</operation>

<operation id="2207" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1900 %lshr_ln67_145 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_80, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_145"/></StgValue>
</operation>

<operation id="2208" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:1901 %trunc_ln67_146 = trunc i32 %a_80

]]></Node>
<StgValue><ssdm name="trunc_ln67_146"/></StgValue>
</operation>

<operation id="2209" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:1902 %or_ln67_145 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_146, i10 %lshr_ln67_145

]]></Node>
<StgValue><ssdm name="or_ln67_145"/></StgValue>
</operation>

<operation id="2210" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1903 %xor_ln67_192 = xor i32 %or_ln67_143, i32 %or_ln67_144

]]></Node>
<StgValue><ssdm name="xor_ln67_192"/></StgValue>
</operation>

<operation id="2211" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1904 %xor_ln67_193 = xor i32 %xor_ln67_192, i32 %or_ln67_145

]]></Node>
<StgValue><ssdm name="xor_ln67_193"/></StgValue>
</operation>

<operation id="2212" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1905 %and_ln67_97 = and i32 %a_80, i32 %a_79

]]></Node>
<StgValue><ssdm name="and_ln67_97"/></StgValue>
</operation>

<operation id="2213" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1906 %and_ln67_98 = and i32 %a_80, i32 %a_78

]]></Node>
<StgValue><ssdm name="and_ln67_98"/></StgValue>
</operation>

<operation id="2214" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1907 %xor_ln67_194 = xor i32 %and_ln67_95, i32 %and_ln67_98

]]></Node>
<StgValue><ssdm name="xor_ln67_194"/></StgValue>
</operation>

<operation id="2215" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1908 %xor_ln67_195 = xor i32 %xor_ln67_194, i32 %and_ln67_97

]]></Node>
<StgValue><ssdm name="xor_ln67_195"/></StgValue>
</operation>

<operation id="2216" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1909 %e_81 = add i32 %t1_48, i32 %a_77

]]></Node>
<StgValue><ssdm name="e_81"/></StgValue>
</operation>

<operation id="2217" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1910 %add_ln75_96 = add i32 %xor_ln67_195, i32 %t1_48

]]></Node>
<StgValue><ssdm name="add_ln75_96"/></StgValue>
</operation>

<operation id="2218" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1911 %a_81 = add i32 %add_ln75_96, i32 %xor_ln67_193

]]></Node>
<StgValue><ssdm name="a_81"/></StgValue>
</operation>

<operation id="2219" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1912 %lshr_ln66_146 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_81, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_146"/></StgValue>
</operation>

<operation id="2220" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:1913 %trunc_ln66_147 = trunc i32 %e_81

]]></Node>
<StgValue><ssdm name="trunc_ln66_147"/></StgValue>
</operation>

<operation id="2221" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:1914 %or_ln66_146 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_147, i26 %lshr_ln66_146

]]></Node>
<StgValue><ssdm name="or_ln66_146"/></StgValue>
</operation>

<operation id="2222" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1915 %lshr_ln66_147 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_81, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_147"/></StgValue>
</operation>

<operation id="2223" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:1916 %trunc_ln66_148 = trunc i32 %e_81

]]></Node>
<StgValue><ssdm name="trunc_ln66_148"/></StgValue>
</operation>

<operation id="2224" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:1917 %or_ln66_147 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_148, i21 %lshr_ln66_147

]]></Node>
<StgValue><ssdm name="or_ln66_147"/></StgValue>
</operation>

<operation id="2225" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1918 %lshr_ln66_148 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_81, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_148"/></StgValue>
</operation>

<operation id="2226" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:1919 %trunc_ln66_149 = trunc i32 %e_81

]]></Node>
<StgValue><ssdm name="trunc_ln66_149"/></StgValue>
</operation>

<operation id="2227" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:1920 %or_ln66_148 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_149, i7 %lshr_ln66_148

]]></Node>
<StgValue><ssdm name="or_ln66_148"/></StgValue>
</operation>

<operation id="2228" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1921 %xor_ln66_196 = xor i32 %or_ln66_146, i32 %or_ln66_147

]]></Node>
<StgValue><ssdm name="xor_ln66_196"/></StgValue>
</operation>

<operation id="2229" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1922 %xor_ln66_197 = xor i32 %xor_ln66_196, i32 %or_ln66_148

]]></Node>
<StgValue><ssdm name="xor_ln66_197"/></StgValue>
</operation>

<operation id="2230" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1923 %and_ln66_98 = and i32 %e_81, i32 %e_80

]]></Node>
<StgValue><ssdm name="and_ln66_98"/></StgValue>
</operation>

<operation id="2231" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1924 %xor_ln66_198 = xor i32 %e_81, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_198"/></StgValue>
</operation>

<operation id="2232" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1925 %and_ln66_99 = and i32 %e_79, i32 %xor_ln66_198

]]></Node>
<StgValue><ssdm name="and_ln66_99"/></StgValue>
</operation>

<operation id="2233" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1926 %xor_ln66_199 = xor i32 %and_ln66_98, i32 %and_ln66_99

]]></Node>
<StgValue><ssdm name="xor_ln66_199"/></StgValue>
</operation>

<operation id="2234" st_id="46" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1928 %m_load_49 = load i6 %m_addr_49

]]></Node>
<StgValue><ssdm name="m_load_49"/></StgValue>
</operation>

<operation id="2235" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1929 %add_ln66_196 = add i32 %m_load_49, i32 %xor_ln66_199

]]></Node>
<StgValue><ssdm name="add_ln66_196"/></StgValue>
</operation>

<operation id="2236" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1930 %add_ln66_197 = add i32 %xor_ln66_197, i32 506948616

]]></Node>
<StgValue><ssdm name="add_ln66_197"/></StgValue>
</operation>

<operation id="2237" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1931 %add_ln66_198 = add i32 %add_ln66_197, i32 %e_78

]]></Node>
<StgValue><ssdm name="add_ln66_198"/></StgValue>
</operation>

<operation id="2238" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1932 %t1_49 = add i32 %add_ln66_198, i32 %add_ln66_196

]]></Node>
<StgValue><ssdm name="t1_49"/></StgValue>
</operation>

<operation id="2239" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1933 %lshr_ln67_146 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_81, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_146"/></StgValue>
</operation>

<operation id="2240" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:1934 %trunc_ln67_147 = trunc i32 %a_81

]]></Node>
<StgValue><ssdm name="trunc_ln67_147"/></StgValue>
</operation>

<operation id="2241" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:1935 %or_ln67_146 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_147, i30 %lshr_ln67_146

]]></Node>
<StgValue><ssdm name="or_ln67_146"/></StgValue>
</operation>

<operation id="2242" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1936 %lshr_ln67_147 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_81, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_147"/></StgValue>
</operation>

<operation id="2243" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:1937 %trunc_ln67_148 = trunc i32 %a_81

]]></Node>
<StgValue><ssdm name="trunc_ln67_148"/></StgValue>
</operation>

<operation id="2244" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:1938 %or_ln67_147 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_148, i19 %lshr_ln67_147

]]></Node>
<StgValue><ssdm name="or_ln67_147"/></StgValue>
</operation>

<operation id="2245" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1939 %lshr_ln67_148 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_81, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_148"/></StgValue>
</operation>

<operation id="2246" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:1940 %trunc_ln67_149 = trunc i32 %a_81

]]></Node>
<StgValue><ssdm name="trunc_ln67_149"/></StgValue>
</operation>

<operation id="2247" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:1941 %or_ln67_148 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_149, i10 %lshr_ln67_148

]]></Node>
<StgValue><ssdm name="or_ln67_148"/></StgValue>
</operation>

<operation id="2248" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1942 %xor_ln67_196 = xor i32 %or_ln67_146, i32 %or_ln67_147

]]></Node>
<StgValue><ssdm name="xor_ln67_196"/></StgValue>
</operation>

<operation id="2249" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1943 %xor_ln67_197 = xor i32 %xor_ln67_196, i32 %or_ln67_148

]]></Node>
<StgValue><ssdm name="xor_ln67_197"/></StgValue>
</operation>

<operation id="2250" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:1966 %m_addr_50 = getelementptr i32 %m, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="m_addr_50"/></StgValue>
</operation>

<operation id="2251" st_id="46" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1967 %m_load_50 = load i6 %m_addr_50

]]></Node>
<StgValue><ssdm name="m_load_50"/></StgValue>
</operation>

<operation id="2252" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:2005 %m_addr_51 = getelementptr i32 %m, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="m_addr_51"/></StgValue>
</operation>

<operation id="2253" st_id="46" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:2006 %m_load_51 = load i6 %m_addr_51

]]></Node>
<StgValue><ssdm name="m_load_51"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="2254" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1944 %and_ln67_99 = and i32 %a_81, i32 %a_80

]]></Node>
<StgValue><ssdm name="and_ln67_99"/></StgValue>
</operation>

<operation id="2255" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1945 %and_ln67_100 = and i32 %a_81, i32 %a_79

]]></Node>
<StgValue><ssdm name="and_ln67_100"/></StgValue>
</operation>

<operation id="2256" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1946 %xor_ln67_198 = xor i32 %and_ln67_97, i32 %and_ln67_100

]]></Node>
<StgValue><ssdm name="xor_ln67_198"/></StgValue>
</operation>

<operation id="2257" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1947 %xor_ln67_199 = xor i32 %xor_ln67_198, i32 %and_ln67_99

]]></Node>
<StgValue><ssdm name="xor_ln67_199"/></StgValue>
</operation>

<operation id="2258" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1948 %e_82 = add i32 %t1_49, i32 %a_78

]]></Node>
<StgValue><ssdm name="e_82"/></StgValue>
</operation>

<operation id="2259" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1949 %add_ln75_98 = add i32 %xor_ln67_199, i32 %t1_49

]]></Node>
<StgValue><ssdm name="add_ln75_98"/></StgValue>
</operation>

<operation id="2260" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1950 %a_82 = add i32 %add_ln75_98, i32 %xor_ln67_197

]]></Node>
<StgValue><ssdm name="a_82"/></StgValue>
</operation>

<operation id="2261" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1951 %lshr_ln66_149 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_82, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_149"/></StgValue>
</operation>

<operation id="2262" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:1952 %trunc_ln66_150 = trunc i32 %e_82

]]></Node>
<StgValue><ssdm name="trunc_ln66_150"/></StgValue>
</operation>

<operation id="2263" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:1953 %or_ln66_149 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_150, i26 %lshr_ln66_149

]]></Node>
<StgValue><ssdm name="or_ln66_149"/></StgValue>
</operation>

<operation id="2264" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1954 %lshr_ln66_150 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_82, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_150"/></StgValue>
</operation>

<operation id="2265" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:1955 %trunc_ln66_151 = trunc i32 %e_82

]]></Node>
<StgValue><ssdm name="trunc_ln66_151"/></StgValue>
</operation>

<operation id="2266" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:1956 %or_ln66_150 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_151, i21 %lshr_ln66_150

]]></Node>
<StgValue><ssdm name="or_ln66_150"/></StgValue>
</operation>

<operation id="2267" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1957 %lshr_ln66_151 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_82, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_151"/></StgValue>
</operation>

<operation id="2268" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:1958 %trunc_ln66_152 = trunc i32 %e_82

]]></Node>
<StgValue><ssdm name="trunc_ln66_152"/></StgValue>
</operation>

<operation id="2269" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:1959 %or_ln66_151 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_152, i7 %lshr_ln66_151

]]></Node>
<StgValue><ssdm name="or_ln66_151"/></StgValue>
</operation>

<operation id="2270" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1960 %xor_ln66_200 = xor i32 %or_ln66_149, i32 %or_ln66_150

]]></Node>
<StgValue><ssdm name="xor_ln66_200"/></StgValue>
</operation>

<operation id="2271" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1961 %xor_ln66_201 = xor i32 %xor_ln66_200, i32 %or_ln66_151

]]></Node>
<StgValue><ssdm name="xor_ln66_201"/></StgValue>
</operation>

<operation id="2272" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1962 %and_ln66_100 = and i32 %e_82, i32 %e_81

]]></Node>
<StgValue><ssdm name="and_ln66_100"/></StgValue>
</operation>

<operation id="2273" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1963 %xor_ln66_202 = xor i32 %e_82, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_202"/></StgValue>
</operation>

<operation id="2274" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1964 %and_ln66_101 = and i32 %e_80, i32 %xor_ln66_202

]]></Node>
<StgValue><ssdm name="and_ln66_101"/></StgValue>
</operation>

<operation id="2275" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1965 %xor_ln66_203 = xor i32 %and_ln66_100, i32 %and_ln66_101

]]></Node>
<StgValue><ssdm name="xor_ln66_203"/></StgValue>
</operation>

<operation id="2276" st_id="47" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:1967 %m_load_50 = load i6 %m_addr_50

]]></Node>
<StgValue><ssdm name="m_load_50"/></StgValue>
</operation>

<operation id="2277" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1968 %add_ln66_200 = add i32 %m_load_50, i32 %xor_ln66_203

]]></Node>
<StgValue><ssdm name="add_ln66_200"/></StgValue>
</operation>

<operation id="2278" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1969 %add_ln66_201 = add i32 %xor_ln66_201, i32 659060556

]]></Node>
<StgValue><ssdm name="add_ln66_201"/></StgValue>
</operation>

<operation id="2279" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1970 %add_ln66_202 = add i32 %add_ln66_201, i32 %e_79

]]></Node>
<StgValue><ssdm name="add_ln66_202"/></StgValue>
</operation>

<operation id="2280" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1971 %t1_50 = add i32 %add_ln66_202, i32 %add_ln66_200

]]></Node>
<StgValue><ssdm name="t1_50"/></StgValue>
</operation>

<operation id="2281" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1972 %lshr_ln67_149 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_82, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_149"/></StgValue>
</operation>

<operation id="2282" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:1973 %trunc_ln67_150 = trunc i32 %a_82

]]></Node>
<StgValue><ssdm name="trunc_ln67_150"/></StgValue>
</operation>

<operation id="2283" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:1974 %or_ln67_149 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_150, i30 %lshr_ln67_149

]]></Node>
<StgValue><ssdm name="or_ln67_149"/></StgValue>
</operation>

<operation id="2284" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1975 %lshr_ln67_150 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_82, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_150"/></StgValue>
</operation>

<operation id="2285" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:1976 %trunc_ln67_151 = trunc i32 %a_82

]]></Node>
<StgValue><ssdm name="trunc_ln67_151"/></StgValue>
</operation>

<operation id="2286" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:1977 %or_ln67_150 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_151, i19 %lshr_ln67_150

]]></Node>
<StgValue><ssdm name="or_ln67_150"/></StgValue>
</operation>

<operation id="2287" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1978 %lshr_ln67_151 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_82, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_151"/></StgValue>
</operation>

<operation id="2288" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:1979 %trunc_ln67_152 = trunc i32 %a_82

]]></Node>
<StgValue><ssdm name="trunc_ln67_152"/></StgValue>
</operation>

<operation id="2289" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:1980 %or_ln67_151 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_152, i10 %lshr_ln67_151

]]></Node>
<StgValue><ssdm name="or_ln67_151"/></StgValue>
</operation>

<operation id="2290" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1981 %xor_ln67_200 = xor i32 %or_ln67_149, i32 %or_ln67_150

]]></Node>
<StgValue><ssdm name="xor_ln67_200"/></StgValue>
</operation>

<operation id="2291" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1982 %xor_ln67_201 = xor i32 %xor_ln67_200, i32 %or_ln67_151

]]></Node>
<StgValue><ssdm name="xor_ln67_201"/></StgValue>
</operation>

<operation id="2292" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1983 %and_ln67_101 = and i32 %a_82, i32 %a_81

]]></Node>
<StgValue><ssdm name="and_ln67_101"/></StgValue>
</operation>

<operation id="2293" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1984 %and_ln67_102 = and i32 %a_82, i32 %a_80

]]></Node>
<StgValue><ssdm name="and_ln67_102"/></StgValue>
</operation>

<operation id="2294" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1985 %xor_ln67_202 = xor i32 %and_ln67_99, i32 %and_ln67_102

]]></Node>
<StgValue><ssdm name="xor_ln67_202"/></StgValue>
</operation>

<operation id="2295" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1986 %xor_ln67_203 = xor i32 %xor_ln67_202, i32 %and_ln67_101

]]></Node>
<StgValue><ssdm name="xor_ln67_203"/></StgValue>
</operation>

<operation id="2296" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1987 %e_83 = add i32 %t1_50, i32 %a_79

]]></Node>
<StgValue><ssdm name="e_83"/></StgValue>
</operation>

<operation id="2297" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1988 %add_ln75_100 = add i32 %xor_ln67_203, i32 %t1_50

]]></Node>
<StgValue><ssdm name="add_ln75_100"/></StgValue>
</operation>

<operation id="2298" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1989 %a_83 = add i32 %add_ln75_100, i32 %xor_ln67_201

]]></Node>
<StgValue><ssdm name="a_83"/></StgValue>
</operation>

<operation id="2299" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1990 %lshr_ln66_152 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_83, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_152"/></StgValue>
</operation>

<operation id="2300" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:1991 %trunc_ln66_153 = trunc i32 %e_83

]]></Node>
<StgValue><ssdm name="trunc_ln66_153"/></StgValue>
</operation>

<operation id="2301" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:1992 %or_ln66_152 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_153, i26 %lshr_ln66_152

]]></Node>
<StgValue><ssdm name="or_ln66_152"/></StgValue>
</operation>

<operation id="2302" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1993 %lshr_ln66_153 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_83, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_153"/></StgValue>
</operation>

<operation id="2303" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:1994 %trunc_ln66_154 = trunc i32 %e_83

]]></Node>
<StgValue><ssdm name="trunc_ln66_154"/></StgValue>
</operation>

<operation id="2304" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:1995 %or_ln66_153 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_154, i21 %lshr_ln66_153

]]></Node>
<StgValue><ssdm name="or_ln66_153"/></StgValue>
</operation>

<operation id="2305" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1996 %lshr_ln66_154 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_83, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_154"/></StgValue>
</operation>

<operation id="2306" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:1997 %trunc_ln66_155 = trunc i32 %e_83

]]></Node>
<StgValue><ssdm name="trunc_ln66_155"/></StgValue>
</operation>

<operation id="2307" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:1998 %or_ln66_154 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_155, i7 %lshr_ln66_154

]]></Node>
<StgValue><ssdm name="or_ln66_154"/></StgValue>
</operation>

<operation id="2308" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1999 %xor_ln66_204 = xor i32 %or_ln66_152, i32 %or_ln66_153

]]></Node>
<StgValue><ssdm name="xor_ln66_204"/></StgValue>
</operation>

<operation id="2309" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2000 %xor_ln66_205 = xor i32 %xor_ln66_204, i32 %or_ln66_154

]]></Node>
<StgValue><ssdm name="xor_ln66_205"/></StgValue>
</operation>

<operation id="2310" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2001 %and_ln66_102 = and i32 %e_83, i32 %e_82

]]></Node>
<StgValue><ssdm name="and_ln66_102"/></StgValue>
</operation>

<operation id="2311" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2002 %xor_ln66_206 = xor i32 %e_83, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_206"/></StgValue>
</operation>

<operation id="2312" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2003 %and_ln66_103 = and i32 %e_81, i32 %xor_ln66_206

]]></Node>
<StgValue><ssdm name="and_ln66_103"/></StgValue>
</operation>

<operation id="2313" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2004 %xor_ln66_207 = xor i32 %and_ln66_102, i32 %and_ln66_103

]]></Node>
<StgValue><ssdm name="xor_ln66_207"/></StgValue>
</operation>

<operation id="2314" st_id="47" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:2006 %m_load_51 = load i6 %m_addr_51

]]></Node>
<StgValue><ssdm name="m_load_51"/></StgValue>
</operation>

<operation id="2315" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2007 %add_ln66_204 = add i32 %m_load_51, i32 %xor_ln66_207

]]></Node>
<StgValue><ssdm name="add_ln66_204"/></StgValue>
</operation>

<operation id="2316" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2008 %add_ln66_205 = add i32 %xor_ln66_205, i32 883997877

]]></Node>
<StgValue><ssdm name="add_ln66_205"/></StgValue>
</operation>

<operation id="2317" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2009 %add_ln66_206 = add i32 %add_ln66_205, i32 %e_80

]]></Node>
<StgValue><ssdm name="add_ln66_206"/></StgValue>
</operation>

<operation id="2318" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2010 %t1_51 = add i32 %add_ln66_206, i32 %add_ln66_204

]]></Node>
<StgValue><ssdm name="t1_51"/></StgValue>
</operation>

<operation id="2319" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2011 %lshr_ln67_152 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_83, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_152"/></StgValue>
</operation>

<operation id="2320" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:2012 %trunc_ln67_153 = trunc i32 %a_83

]]></Node>
<StgValue><ssdm name="trunc_ln67_153"/></StgValue>
</operation>

<operation id="2321" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:2013 %or_ln67_152 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_153, i30 %lshr_ln67_152

]]></Node>
<StgValue><ssdm name="or_ln67_152"/></StgValue>
</operation>

<operation id="2322" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2014 %lshr_ln67_153 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_83, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_153"/></StgValue>
</operation>

<operation id="2323" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:2015 %trunc_ln67_154 = trunc i32 %a_83

]]></Node>
<StgValue><ssdm name="trunc_ln67_154"/></StgValue>
</operation>

<operation id="2324" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:2016 %or_ln67_153 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_154, i19 %lshr_ln67_153

]]></Node>
<StgValue><ssdm name="or_ln67_153"/></StgValue>
</operation>

<operation id="2325" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2017 %lshr_ln67_154 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_83, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_154"/></StgValue>
</operation>

<operation id="2326" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:2018 %trunc_ln67_155 = trunc i32 %a_83

]]></Node>
<StgValue><ssdm name="trunc_ln67_155"/></StgValue>
</operation>

<operation id="2327" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:2019 %or_ln67_154 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_155, i10 %lshr_ln67_154

]]></Node>
<StgValue><ssdm name="or_ln67_154"/></StgValue>
</operation>

<operation id="2328" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2020 %xor_ln67_204 = xor i32 %or_ln67_152, i32 %or_ln67_153

]]></Node>
<StgValue><ssdm name="xor_ln67_204"/></StgValue>
</operation>

<operation id="2329" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2021 %xor_ln67_205 = xor i32 %xor_ln67_204, i32 %or_ln67_154

]]></Node>
<StgValue><ssdm name="xor_ln67_205"/></StgValue>
</operation>

<operation id="2330" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:2044 %m_addr_52 = getelementptr i32 %m, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="m_addr_52"/></StgValue>
</operation>

<operation id="2331" st_id="47" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:2045 %m_load_52 = load i6 %m_addr_52

]]></Node>
<StgValue><ssdm name="m_load_52"/></StgValue>
</operation>

<operation id="2332" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:2083 %m_addr_53 = getelementptr i32 %m, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="m_addr_53"/></StgValue>
</operation>

<operation id="2333" st_id="47" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:2084 %m_load_53 = load i6 %m_addr_53

]]></Node>
<StgValue><ssdm name="m_load_53"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="2334" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2022 %and_ln67_103 = and i32 %a_83, i32 %a_82

]]></Node>
<StgValue><ssdm name="and_ln67_103"/></StgValue>
</operation>

<operation id="2335" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2023 %and_ln67_104 = and i32 %a_83, i32 %a_81

]]></Node>
<StgValue><ssdm name="and_ln67_104"/></StgValue>
</operation>

<operation id="2336" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2024 %xor_ln67_206 = xor i32 %and_ln67_101, i32 %and_ln67_104

]]></Node>
<StgValue><ssdm name="xor_ln67_206"/></StgValue>
</operation>

<operation id="2337" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2025 %xor_ln67_207 = xor i32 %xor_ln67_206, i32 %and_ln67_103

]]></Node>
<StgValue><ssdm name="xor_ln67_207"/></StgValue>
</operation>

<operation id="2338" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2026 %e_84 = add i32 %t1_51, i32 %a_80

]]></Node>
<StgValue><ssdm name="e_84"/></StgValue>
</operation>

<operation id="2339" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2027 %add_ln75_102 = add i32 %xor_ln67_207, i32 %t1_51

]]></Node>
<StgValue><ssdm name="add_ln75_102"/></StgValue>
</operation>

<operation id="2340" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2028 %a_84 = add i32 %add_ln75_102, i32 %xor_ln67_205

]]></Node>
<StgValue><ssdm name="a_84"/></StgValue>
</operation>

<operation id="2341" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2029 %lshr_ln66_155 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_84, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_155"/></StgValue>
</operation>

<operation id="2342" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:2030 %trunc_ln66_156 = trunc i32 %e_84

]]></Node>
<StgValue><ssdm name="trunc_ln66_156"/></StgValue>
</operation>

<operation id="2343" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:2031 %or_ln66_155 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_156, i26 %lshr_ln66_155

]]></Node>
<StgValue><ssdm name="or_ln66_155"/></StgValue>
</operation>

<operation id="2344" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2032 %lshr_ln66_156 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_84, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_156"/></StgValue>
</operation>

<operation id="2345" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:2033 %trunc_ln66_157 = trunc i32 %e_84

]]></Node>
<StgValue><ssdm name="trunc_ln66_157"/></StgValue>
</operation>

<operation id="2346" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:2034 %or_ln66_156 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_157, i21 %lshr_ln66_156

]]></Node>
<StgValue><ssdm name="or_ln66_156"/></StgValue>
</operation>

<operation id="2347" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2035 %lshr_ln66_157 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_84, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_157"/></StgValue>
</operation>

<operation id="2348" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:2036 %trunc_ln66_158 = trunc i32 %e_84

]]></Node>
<StgValue><ssdm name="trunc_ln66_158"/></StgValue>
</operation>

<operation id="2349" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:2037 %or_ln66_157 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_158, i7 %lshr_ln66_157

]]></Node>
<StgValue><ssdm name="or_ln66_157"/></StgValue>
</operation>

<operation id="2350" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2038 %xor_ln66_208 = xor i32 %or_ln66_155, i32 %or_ln66_156

]]></Node>
<StgValue><ssdm name="xor_ln66_208"/></StgValue>
</operation>

<operation id="2351" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2039 %xor_ln66_209 = xor i32 %xor_ln66_208, i32 %or_ln66_157

]]></Node>
<StgValue><ssdm name="xor_ln66_209"/></StgValue>
</operation>

<operation id="2352" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2040 %and_ln66_104 = and i32 %e_84, i32 %e_83

]]></Node>
<StgValue><ssdm name="and_ln66_104"/></StgValue>
</operation>

<operation id="2353" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2041 %xor_ln66_210 = xor i32 %e_84, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_210"/></StgValue>
</operation>

<operation id="2354" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2042 %and_ln66_105 = and i32 %e_82, i32 %xor_ln66_210

]]></Node>
<StgValue><ssdm name="and_ln66_105"/></StgValue>
</operation>

<operation id="2355" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2043 %xor_ln66_211 = xor i32 %and_ln66_104, i32 %and_ln66_105

]]></Node>
<StgValue><ssdm name="xor_ln66_211"/></StgValue>
</operation>

<operation id="2356" st_id="48" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:2045 %m_load_52 = load i6 %m_addr_52

]]></Node>
<StgValue><ssdm name="m_load_52"/></StgValue>
</operation>

<operation id="2357" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2046 %add_ln66_208 = add i32 %m_load_52, i32 %xor_ln66_211

]]></Node>
<StgValue><ssdm name="add_ln66_208"/></StgValue>
</operation>

<operation id="2358" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2047 %add_ln66_209 = add i32 %xor_ln66_209, i32 958139571

]]></Node>
<StgValue><ssdm name="add_ln66_209"/></StgValue>
</operation>

<operation id="2359" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2048 %add_ln66_210 = add i32 %add_ln66_209, i32 %e_81

]]></Node>
<StgValue><ssdm name="add_ln66_210"/></StgValue>
</operation>

<operation id="2360" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2049 %t1_52 = add i32 %add_ln66_210, i32 %add_ln66_208

]]></Node>
<StgValue><ssdm name="t1_52"/></StgValue>
</operation>

<operation id="2361" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2050 %lshr_ln67_155 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_84, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_155"/></StgValue>
</operation>

<operation id="2362" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:2051 %trunc_ln67_156 = trunc i32 %a_84

]]></Node>
<StgValue><ssdm name="trunc_ln67_156"/></StgValue>
</operation>

<operation id="2363" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:2052 %or_ln67_155 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_156, i30 %lshr_ln67_155

]]></Node>
<StgValue><ssdm name="or_ln67_155"/></StgValue>
</operation>

<operation id="2364" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2053 %lshr_ln67_156 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_84, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_156"/></StgValue>
</operation>

<operation id="2365" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:2054 %trunc_ln67_157 = trunc i32 %a_84

]]></Node>
<StgValue><ssdm name="trunc_ln67_157"/></StgValue>
</operation>

<operation id="2366" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:2055 %or_ln67_156 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_157, i19 %lshr_ln67_156

]]></Node>
<StgValue><ssdm name="or_ln67_156"/></StgValue>
</operation>

<operation id="2367" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2056 %lshr_ln67_157 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_84, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_157"/></StgValue>
</operation>

<operation id="2368" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:2057 %trunc_ln67_158 = trunc i32 %a_84

]]></Node>
<StgValue><ssdm name="trunc_ln67_158"/></StgValue>
</operation>

<operation id="2369" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:2058 %or_ln67_157 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_158, i10 %lshr_ln67_157

]]></Node>
<StgValue><ssdm name="or_ln67_157"/></StgValue>
</operation>

<operation id="2370" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2059 %xor_ln67_208 = xor i32 %or_ln67_155, i32 %or_ln67_156

]]></Node>
<StgValue><ssdm name="xor_ln67_208"/></StgValue>
</operation>

<operation id="2371" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2060 %xor_ln67_209 = xor i32 %xor_ln67_208, i32 %or_ln67_157

]]></Node>
<StgValue><ssdm name="xor_ln67_209"/></StgValue>
</operation>

<operation id="2372" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2065 %e_85 = add i32 %t1_52, i32 %a_81

]]></Node>
<StgValue><ssdm name="e_85"/></StgValue>
</operation>

<operation id="2373" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2068 %lshr_ln66_158 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_85, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_158"/></StgValue>
</operation>

<operation id="2374" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:2069 %trunc_ln66_159 = trunc i32 %e_85

]]></Node>
<StgValue><ssdm name="trunc_ln66_159"/></StgValue>
</operation>

<operation id="2375" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:2070 %or_ln66_158 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_159, i26 %lshr_ln66_158

]]></Node>
<StgValue><ssdm name="or_ln66_158"/></StgValue>
</operation>

<operation id="2376" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2071 %lshr_ln66_159 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_85, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_159"/></StgValue>
</operation>

<operation id="2377" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:2072 %trunc_ln66_160 = trunc i32 %e_85

]]></Node>
<StgValue><ssdm name="trunc_ln66_160"/></StgValue>
</operation>

<operation id="2378" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:2073 %or_ln66_159 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_160, i21 %lshr_ln66_159

]]></Node>
<StgValue><ssdm name="or_ln66_159"/></StgValue>
</operation>

<operation id="2379" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2074 %lshr_ln66_160 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_85, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_160"/></StgValue>
</operation>

<operation id="2380" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:2075 %trunc_ln66_161 = trunc i32 %e_85

]]></Node>
<StgValue><ssdm name="trunc_ln66_161"/></StgValue>
</operation>

<operation id="2381" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:2076 %or_ln66_160 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_161, i7 %lshr_ln66_160

]]></Node>
<StgValue><ssdm name="or_ln66_160"/></StgValue>
</operation>

<operation id="2382" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2077 %xor_ln66_212 = xor i32 %or_ln66_158, i32 %or_ln66_159

]]></Node>
<StgValue><ssdm name="xor_ln66_212"/></StgValue>
</operation>

<operation id="2383" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2078 %xor_ln66_213 = xor i32 %xor_ln66_212, i32 %or_ln66_160

]]></Node>
<StgValue><ssdm name="xor_ln66_213"/></StgValue>
</operation>

<operation id="2384" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2079 %and_ln66_106 = and i32 %e_85, i32 %e_84

]]></Node>
<StgValue><ssdm name="and_ln66_106"/></StgValue>
</operation>

<operation id="2385" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2080 %xor_ln66_214 = xor i32 %e_85, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_214"/></StgValue>
</operation>

<operation id="2386" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2081 %and_ln66_107 = and i32 %e_83, i32 %xor_ln66_214

]]></Node>
<StgValue><ssdm name="and_ln66_107"/></StgValue>
</operation>

<operation id="2387" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2082 %xor_ln66_215 = xor i32 %and_ln66_106, i32 %and_ln66_107

]]></Node>
<StgValue><ssdm name="xor_ln66_215"/></StgValue>
</operation>

<operation id="2388" st_id="48" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:2084 %m_load_53 = load i6 %m_addr_53

]]></Node>
<StgValue><ssdm name="m_load_53"/></StgValue>
</operation>

<operation id="2389" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2085 %add_ln66_212 = add i32 %m_load_53, i32 %xor_ln66_215

]]></Node>
<StgValue><ssdm name="add_ln66_212"/></StgValue>
</operation>

<operation id="2390" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2086 %add_ln66_213 = add i32 %xor_ln66_213, i32 1322822218

]]></Node>
<StgValue><ssdm name="add_ln66_213"/></StgValue>
</operation>

<operation id="2391" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2087 %add_ln66_214 = add i32 %add_ln66_213, i32 %e_82

]]></Node>
<StgValue><ssdm name="add_ln66_214"/></StgValue>
</operation>

<operation id="2392" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2088 %t1_53 = add i32 %add_ln66_214, i32 %add_ln66_212

]]></Node>
<StgValue><ssdm name="t1_53"/></StgValue>
</operation>

<operation id="2393" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:2122 %m_addr_54 = getelementptr i32 %m, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="m_addr_54"/></StgValue>
</operation>

<operation id="2394" st_id="48" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:2123 %m_load_54 = load i6 %m_addr_54

]]></Node>
<StgValue><ssdm name="m_load_54"/></StgValue>
</operation>

<operation id="2395" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:2161 %m_addr_55 = getelementptr i32 %m, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="m_addr_55"/></StgValue>
</operation>

<operation id="2396" st_id="48" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:2162 %m_load_55 = load i6 %m_addr_55

]]></Node>
<StgValue><ssdm name="m_load_55"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="2397" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2061 %and_ln67_105 = and i32 %a_84, i32 %a_83

]]></Node>
<StgValue><ssdm name="and_ln67_105"/></StgValue>
</operation>

<operation id="2398" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2062 %and_ln67_106 = and i32 %a_84, i32 %a_82

]]></Node>
<StgValue><ssdm name="and_ln67_106"/></StgValue>
</operation>

<operation id="2399" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2063 %xor_ln67_210 = xor i32 %and_ln67_103, i32 %and_ln67_106

]]></Node>
<StgValue><ssdm name="xor_ln67_210"/></StgValue>
</operation>

<operation id="2400" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2064 %xor_ln67_211 = xor i32 %xor_ln67_210, i32 %and_ln67_105

]]></Node>
<StgValue><ssdm name="xor_ln67_211"/></StgValue>
</operation>

<operation id="2401" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2066 %add_ln75_104 = add i32 %xor_ln67_211, i32 %t1_52

]]></Node>
<StgValue><ssdm name="add_ln75_104"/></StgValue>
</operation>

<operation id="2402" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2067 %a_85 = add i32 %add_ln75_104, i32 %xor_ln67_209

]]></Node>
<StgValue><ssdm name="a_85"/></StgValue>
</operation>

<operation id="2403" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2089 %lshr_ln67_158 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_85, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_158"/></StgValue>
</operation>

<operation id="2404" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:2090 %trunc_ln67_159 = trunc i32 %a_85

]]></Node>
<StgValue><ssdm name="trunc_ln67_159"/></StgValue>
</operation>

<operation id="2405" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:2091 %or_ln67_158 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_159, i30 %lshr_ln67_158

]]></Node>
<StgValue><ssdm name="or_ln67_158"/></StgValue>
</operation>

<operation id="2406" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2092 %lshr_ln67_159 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_85, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_159"/></StgValue>
</operation>

<operation id="2407" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:2093 %trunc_ln67_160 = trunc i32 %a_85

]]></Node>
<StgValue><ssdm name="trunc_ln67_160"/></StgValue>
</operation>

<operation id="2408" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:2094 %or_ln67_159 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_160, i19 %lshr_ln67_159

]]></Node>
<StgValue><ssdm name="or_ln67_159"/></StgValue>
</operation>

<operation id="2409" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2095 %lshr_ln67_160 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_85, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_160"/></StgValue>
</operation>

<operation id="2410" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:2096 %trunc_ln67_161 = trunc i32 %a_85

]]></Node>
<StgValue><ssdm name="trunc_ln67_161"/></StgValue>
</operation>

<operation id="2411" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:2097 %or_ln67_160 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_161, i10 %lshr_ln67_160

]]></Node>
<StgValue><ssdm name="or_ln67_160"/></StgValue>
</operation>

<operation id="2412" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2098 %xor_ln67_212 = xor i32 %or_ln67_158, i32 %or_ln67_159

]]></Node>
<StgValue><ssdm name="xor_ln67_212"/></StgValue>
</operation>

<operation id="2413" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2099 %xor_ln67_213 = xor i32 %xor_ln67_212, i32 %or_ln67_160

]]></Node>
<StgValue><ssdm name="xor_ln67_213"/></StgValue>
</operation>

<operation id="2414" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2100 %and_ln67_107 = and i32 %a_85, i32 %a_84

]]></Node>
<StgValue><ssdm name="and_ln67_107"/></StgValue>
</operation>

<operation id="2415" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2101 %and_ln67_108 = and i32 %a_85, i32 %a_83

]]></Node>
<StgValue><ssdm name="and_ln67_108"/></StgValue>
</operation>

<operation id="2416" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2102 %xor_ln67_214 = xor i32 %and_ln67_105, i32 %and_ln67_108

]]></Node>
<StgValue><ssdm name="xor_ln67_214"/></StgValue>
</operation>

<operation id="2417" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2103 %xor_ln67_215 = xor i32 %xor_ln67_214, i32 %and_ln67_107

]]></Node>
<StgValue><ssdm name="xor_ln67_215"/></StgValue>
</operation>

<operation id="2418" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2104 %e_86 = add i32 %t1_53, i32 %a_82

]]></Node>
<StgValue><ssdm name="e_86"/></StgValue>
</operation>

<operation id="2419" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2105 %add_ln75_106 = add i32 %xor_ln67_215, i32 %t1_53

]]></Node>
<StgValue><ssdm name="add_ln75_106"/></StgValue>
</operation>

<operation id="2420" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2106 %a_86 = add i32 %add_ln75_106, i32 %xor_ln67_213

]]></Node>
<StgValue><ssdm name="a_86"/></StgValue>
</operation>

<operation id="2421" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2107 %lshr_ln66_161 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_86, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_161"/></StgValue>
</operation>

<operation id="2422" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:2108 %trunc_ln66_162 = trunc i32 %e_86

]]></Node>
<StgValue><ssdm name="trunc_ln66_162"/></StgValue>
</operation>

<operation id="2423" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:2109 %or_ln66_161 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_162, i26 %lshr_ln66_161

]]></Node>
<StgValue><ssdm name="or_ln66_161"/></StgValue>
</operation>

<operation id="2424" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2110 %lshr_ln66_162 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_86, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_162"/></StgValue>
</operation>

<operation id="2425" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:2111 %trunc_ln66_163 = trunc i32 %e_86

]]></Node>
<StgValue><ssdm name="trunc_ln66_163"/></StgValue>
</operation>

<operation id="2426" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:2112 %or_ln66_162 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_163, i21 %lshr_ln66_162

]]></Node>
<StgValue><ssdm name="or_ln66_162"/></StgValue>
</operation>

<operation id="2427" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2113 %lshr_ln66_163 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_86, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_163"/></StgValue>
</operation>

<operation id="2428" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:2114 %trunc_ln66_164 = trunc i32 %e_86

]]></Node>
<StgValue><ssdm name="trunc_ln66_164"/></StgValue>
</operation>

<operation id="2429" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:2115 %or_ln66_163 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_164, i7 %lshr_ln66_163

]]></Node>
<StgValue><ssdm name="or_ln66_163"/></StgValue>
</operation>

<operation id="2430" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2116 %xor_ln66_216 = xor i32 %or_ln66_161, i32 %or_ln66_162

]]></Node>
<StgValue><ssdm name="xor_ln66_216"/></StgValue>
</operation>

<operation id="2431" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2117 %xor_ln66_217 = xor i32 %xor_ln66_216, i32 %or_ln66_163

]]></Node>
<StgValue><ssdm name="xor_ln66_217"/></StgValue>
</operation>

<operation id="2432" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2118 %and_ln66_108 = and i32 %e_86, i32 %e_85

]]></Node>
<StgValue><ssdm name="and_ln66_108"/></StgValue>
</operation>

<operation id="2433" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2119 %xor_ln66_218 = xor i32 %e_86, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_218"/></StgValue>
</operation>

<operation id="2434" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2120 %and_ln66_109 = and i32 %e_84, i32 %xor_ln66_218

]]></Node>
<StgValue><ssdm name="and_ln66_109"/></StgValue>
</operation>

<operation id="2435" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2121 %xor_ln66_219 = xor i32 %and_ln66_108, i32 %and_ln66_109

]]></Node>
<StgValue><ssdm name="xor_ln66_219"/></StgValue>
</operation>

<operation id="2436" st_id="49" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:2123 %m_load_54 = load i6 %m_addr_54

]]></Node>
<StgValue><ssdm name="m_load_54"/></StgValue>
</operation>

<operation id="2437" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2124 %add_ln66_216 = add i32 %m_load_54, i32 %xor_ln66_219

]]></Node>
<StgValue><ssdm name="add_ln66_216"/></StgValue>
</operation>

<operation id="2438" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2125 %add_ln66_217 = add i32 %xor_ln66_217, i32 1537002063

]]></Node>
<StgValue><ssdm name="add_ln66_217"/></StgValue>
</operation>

<operation id="2439" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2126 %add_ln66_218 = add i32 %add_ln66_217, i32 %e_83

]]></Node>
<StgValue><ssdm name="add_ln66_218"/></StgValue>
</operation>

<operation id="2440" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2127 %t1_54 = add i32 %add_ln66_218, i32 %add_ln66_216

]]></Node>
<StgValue><ssdm name="t1_54"/></StgValue>
</operation>

<operation id="2441" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2128 %lshr_ln67_161 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_86, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_161"/></StgValue>
</operation>

<operation id="2442" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:2129 %trunc_ln67_162 = trunc i32 %a_86

]]></Node>
<StgValue><ssdm name="trunc_ln67_162"/></StgValue>
</operation>

<operation id="2443" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:2130 %or_ln67_161 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_162, i30 %lshr_ln67_161

]]></Node>
<StgValue><ssdm name="or_ln67_161"/></StgValue>
</operation>

<operation id="2444" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2131 %lshr_ln67_162 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_86, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_162"/></StgValue>
</operation>

<operation id="2445" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:2132 %trunc_ln67_163 = trunc i32 %a_86

]]></Node>
<StgValue><ssdm name="trunc_ln67_163"/></StgValue>
</operation>

<operation id="2446" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:2133 %or_ln67_162 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_163, i19 %lshr_ln67_162

]]></Node>
<StgValue><ssdm name="or_ln67_162"/></StgValue>
</operation>

<operation id="2447" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2134 %lshr_ln67_163 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_86, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_163"/></StgValue>
</operation>

<operation id="2448" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:2135 %trunc_ln67_164 = trunc i32 %a_86

]]></Node>
<StgValue><ssdm name="trunc_ln67_164"/></StgValue>
</operation>

<operation id="2449" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:2136 %or_ln67_163 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_164, i10 %lshr_ln67_163

]]></Node>
<StgValue><ssdm name="or_ln67_163"/></StgValue>
</operation>

<operation id="2450" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2137 %xor_ln67_216 = xor i32 %or_ln67_161, i32 %or_ln67_162

]]></Node>
<StgValue><ssdm name="xor_ln67_216"/></StgValue>
</operation>

<operation id="2451" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2138 %xor_ln67_217 = xor i32 %xor_ln67_216, i32 %or_ln67_163

]]></Node>
<StgValue><ssdm name="xor_ln67_217"/></StgValue>
</operation>

<operation id="2452" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2143 %e_87 = add i32 %t1_54, i32 %a_83

]]></Node>
<StgValue><ssdm name="e_87"/></StgValue>
</operation>

<operation id="2453" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2146 %lshr_ln66_164 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_87, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_164"/></StgValue>
</operation>

<operation id="2454" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:2147 %trunc_ln66_165 = trunc i32 %e_87

]]></Node>
<StgValue><ssdm name="trunc_ln66_165"/></StgValue>
</operation>

<operation id="2455" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:2148 %or_ln66_164 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_165, i26 %lshr_ln66_164

]]></Node>
<StgValue><ssdm name="or_ln66_164"/></StgValue>
</operation>

<operation id="2456" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2149 %lshr_ln66_165 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_87, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_165"/></StgValue>
</operation>

<operation id="2457" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:2150 %trunc_ln66_166 = trunc i32 %e_87

]]></Node>
<StgValue><ssdm name="trunc_ln66_166"/></StgValue>
</operation>

<operation id="2458" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:2151 %or_ln66_165 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_166, i21 %lshr_ln66_165

]]></Node>
<StgValue><ssdm name="or_ln66_165"/></StgValue>
</operation>

<operation id="2459" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2152 %lshr_ln66_166 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_87, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_166"/></StgValue>
</operation>

<operation id="2460" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:2153 %trunc_ln66_167 = trunc i32 %e_87

]]></Node>
<StgValue><ssdm name="trunc_ln66_167"/></StgValue>
</operation>

<operation id="2461" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:2154 %or_ln66_166 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_167, i7 %lshr_ln66_166

]]></Node>
<StgValue><ssdm name="or_ln66_166"/></StgValue>
</operation>

<operation id="2462" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2155 %xor_ln66_220 = xor i32 %or_ln66_164, i32 %or_ln66_165

]]></Node>
<StgValue><ssdm name="xor_ln66_220"/></StgValue>
</operation>

<operation id="2463" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2156 %xor_ln66_221 = xor i32 %xor_ln66_220, i32 %or_ln66_166

]]></Node>
<StgValue><ssdm name="xor_ln66_221"/></StgValue>
</operation>

<operation id="2464" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2157 %and_ln66_110 = and i32 %e_87, i32 %e_86

]]></Node>
<StgValue><ssdm name="and_ln66_110"/></StgValue>
</operation>

<operation id="2465" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2158 %xor_ln66_222 = xor i32 %e_87, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_222"/></StgValue>
</operation>

<operation id="2466" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2159 %and_ln66_111 = and i32 %e_85, i32 %xor_ln66_222

]]></Node>
<StgValue><ssdm name="and_ln66_111"/></StgValue>
</operation>

<operation id="2467" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2160 %xor_ln66_223 = xor i32 %and_ln66_110, i32 %and_ln66_111

]]></Node>
<StgValue><ssdm name="xor_ln66_223"/></StgValue>
</operation>

<operation id="2468" st_id="49" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:2162 %m_load_55 = load i6 %m_addr_55

]]></Node>
<StgValue><ssdm name="m_load_55"/></StgValue>
</operation>

<operation id="2469" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2163 %add_ln66_220 = add i32 %m_load_55, i32 %xor_ln66_223

]]></Node>
<StgValue><ssdm name="add_ln66_220"/></StgValue>
</operation>

<operation id="2470" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2164 %add_ln66_221 = add i32 %xor_ln66_221, i32 1747873779

]]></Node>
<StgValue><ssdm name="add_ln66_221"/></StgValue>
</operation>

<operation id="2471" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2165 %add_ln66_222 = add i32 %add_ln66_221, i32 %e_84

]]></Node>
<StgValue><ssdm name="add_ln66_222"/></StgValue>
</operation>

<operation id="2472" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2166 %t1_55 = add i32 %add_ln66_222, i32 %add_ln66_220

]]></Node>
<StgValue><ssdm name="t1_55"/></StgValue>
</operation>

<operation id="2473" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:2200 %m_addr_56 = getelementptr i32 %m, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="m_addr_56"/></StgValue>
</operation>

<operation id="2474" st_id="49" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:2201 %m_load_56 = load i6 %m_addr_56

]]></Node>
<StgValue><ssdm name="m_load_56"/></StgValue>
</operation>

<operation id="2475" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:2239 %m_addr_57 = getelementptr i32 %m, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="m_addr_57"/></StgValue>
</operation>

<operation id="2476" st_id="49" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:2240 %m_load_57 = load i6 %m_addr_57

]]></Node>
<StgValue><ssdm name="m_load_57"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="2477" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2139 %and_ln67_109 = and i32 %a_86, i32 %a_85

]]></Node>
<StgValue><ssdm name="and_ln67_109"/></StgValue>
</operation>

<operation id="2478" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2140 %and_ln67_110 = and i32 %a_86, i32 %a_84

]]></Node>
<StgValue><ssdm name="and_ln67_110"/></StgValue>
</operation>

<operation id="2479" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2141 %xor_ln67_218 = xor i32 %and_ln67_107, i32 %and_ln67_110

]]></Node>
<StgValue><ssdm name="xor_ln67_218"/></StgValue>
</operation>

<operation id="2480" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2142 %xor_ln67_219 = xor i32 %xor_ln67_218, i32 %and_ln67_109

]]></Node>
<StgValue><ssdm name="xor_ln67_219"/></StgValue>
</operation>

<operation id="2481" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2144 %add_ln75_108 = add i32 %xor_ln67_219, i32 %t1_54

]]></Node>
<StgValue><ssdm name="add_ln75_108"/></StgValue>
</operation>

<operation id="2482" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2145 %a_87 = add i32 %add_ln75_108, i32 %xor_ln67_217

]]></Node>
<StgValue><ssdm name="a_87"/></StgValue>
</operation>

<operation id="2483" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2167 %lshr_ln67_164 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_87, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_164"/></StgValue>
</operation>

<operation id="2484" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:2168 %trunc_ln67_165 = trunc i32 %a_87

]]></Node>
<StgValue><ssdm name="trunc_ln67_165"/></StgValue>
</operation>

<operation id="2485" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:2169 %or_ln67_164 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_165, i30 %lshr_ln67_164

]]></Node>
<StgValue><ssdm name="or_ln67_164"/></StgValue>
</operation>

<operation id="2486" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2170 %lshr_ln67_165 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_87, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_165"/></StgValue>
</operation>

<operation id="2487" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:2171 %trunc_ln67_166 = trunc i32 %a_87

]]></Node>
<StgValue><ssdm name="trunc_ln67_166"/></StgValue>
</operation>

<operation id="2488" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:2172 %or_ln67_165 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_166, i19 %lshr_ln67_165

]]></Node>
<StgValue><ssdm name="or_ln67_165"/></StgValue>
</operation>

<operation id="2489" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2173 %lshr_ln67_166 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_87, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_166"/></StgValue>
</operation>

<operation id="2490" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:2174 %trunc_ln67_167 = trunc i32 %a_87

]]></Node>
<StgValue><ssdm name="trunc_ln67_167"/></StgValue>
</operation>

<operation id="2491" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:2175 %or_ln67_166 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_167, i10 %lshr_ln67_166

]]></Node>
<StgValue><ssdm name="or_ln67_166"/></StgValue>
</operation>

<operation id="2492" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2176 %xor_ln67_220 = xor i32 %or_ln67_164, i32 %or_ln67_165

]]></Node>
<StgValue><ssdm name="xor_ln67_220"/></StgValue>
</operation>

<operation id="2493" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2177 %xor_ln67_221 = xor i32 %xor_ln67_220, i32 %or_ln67_166

]]></Node>
<StgValue><ssdm name="xor_ln67_221"/></StgValue>
</operation>

<operation id="2494" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2178 %and_ln67_111 = and i32 %a_87, i32 %a_86

]]></Node>
<StgValue><ssdm name="and_ln67_111"/></StgValue>
</operation>

<operation id="2495" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2179 %and_ln67_112 = and i32 %a_87, i32 %a_85

]]></Node>
<StgValue><ssdm name="and_ln67_112"/></StgValue>
</operation>

<operation id="2496" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2180 %xor_ln67_222 = xor i32 %and_ln67_109, i32 %and_ln67_112

]]></Node>
<StgValue><ssdm name="xor_ln67_222"/></StgValue>
</operation>

<operation id="2497" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2181 %xor_ln67_223 = xor i32 %xor_ln67_222, i32 %and_ln67_111

]]></Node>
<StgValue><ssdm name="xor_ln67_223"/></StgValue>
</operation>

<operation id="2498" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2182 %e_88 = add i32 %t1_55, i32 %a_84

]]></Node>
<StgValue><ssdm name="e_88"/></StgValue>
</operation>

<operation id="2499" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2183 %add_ln75_110 = add i32 %xor_ln67_223, i32 %t1_55

]]></Node>
<StgValue><ssdm name="add_ln75_110"/></StgValue>
</operation>

<operation id="2500" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2184 %a_88 = add i32 %add_ln75_110, i32 %xor_ln67_221

]]></Node>
<StgValue><ssdm name="a_88"/></StgValue>
</operation>

<operation id="2501" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2185 %lshr_ln66_167 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_88, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_167"/></StgValue>
</operation>

<operation id="2502" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:2186 %trunc_ln66_168 = trunc i32 %e_88

]]></Node>
<StgValue><ssdm name="trunc_ln66_168"/></StgValue>
</operation>

<operation id="2503" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:2187 %or_ln66_167 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_168, i26 %lshr_ln66_167

]]></Node>
<StgValue><ssdm name="or_ln66_167"/></StgValue>
</operation>

<operation id="2504" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2188 %lshr_ln66_168 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_88, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_168"/></StgValue>
</operation>

<operation id="2505" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:2189 %trunc_ln66_169 = trunc i32 %e_88

]]></Node>
<StgValue><ssdm name="trunc_ln66_169"/></StgValue>
</operation>

<operation id="2506" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:2190 %or_ln66_168 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_169, i21 %lshr_ln66_168

]]></Node>
<StgValue><ssdm name="or_ln66_168"/></StgValue>
</operation>

<operation id="2507" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2191 %lshr_ln66_169 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_88, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_169"/></StgValue>
</operation>

<operation id="2508" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:2192 %trunc_ln66_170 = trunc i32 %e_88

]]></Node>
<StgValue><ssdm name="trunc_ln66_170"/></StgValue>
</operation>

<operation id="2509" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:2193 %or_ln66_169 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_170, i7 %lshr_ln66_169

]]></Node>
<StgValue><ssdm name="or_ln66_169"/></StgValue>
</operation>

<operation id="2510" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2194 %xor_ln66_224 = xor i32 %or_ln66_167, i32 %or_ln66_168

]]></Node>
<StgValue><ssdm name="xor_ln66_224"/></StgValue>
</operation>

<operation id="2511" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2195 %xor_ln66_225 = xor i32 %xor_ln66_224, i32 %or_ln66_169

]]></Node>
<StgValue><ssdm name="xor_ln66_225"/></StgValue>
</operation>

<operation id="2512" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2196 %and_ln66_112 = and i32 %e_88, i32 %e_87

]]></Node>
<StgValue><ssdm name="and_ln66_112"/></StgValue>
</operation>

<operation id="2513" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2197 %xor_ln66_226 = xor i32 %e_88, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_226"/></StgValue>
</operation>

<operation id="2514" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2198 %and_ln66_113 = and i32 %e_86, i32 %xor_ln66_226

]]></Node>
<StgValue><ssdm name="and_ln66_113"/></StgValue>
</operation>

<operation id="2515" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2199 %xor_ln66_227 = xor i32 %and_ln66_112, i32 %and_ln66_113

]]></Node>
<StgValue><ssdm name="xor_ln66_227"/></StgValue>
</operation>

<operation id="2516" st_id="50" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:2201 %m_load_56 = load i6 %m_addr_56

]]></Node>
<StgValue><ssdm name="m_load_56"/></StgValue>
</operation>

<operation id="2517" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2202 %add_ln66_224 = add i32 %m_load_56, i32 %xor_ln66_227

]]></Node>
<StgValue><ssdm name="add_ln66_224"/></StgValue>
</operation>

<operation id="2518" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2203 %add_ln66_225 = add i32 %xor_ln66_225, i32 1955562222

]]></Node>
<StgValue><ssdm name="add_ln66_225"/></StgValue>
</operation>

<operation id="2519" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2204 %add_ln66_226 = add i32 %add_ln66_225, i32 %e_85

]]></Node>
<StgValue><ssdm name="add_ln66_226"/></StgValue>
</operation>

<operation id="2520" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2205 %t1_56 = add i32 %add_ln66_226, i32 %add_ln66_224

]]></Node>
<StgValue><ssdm name="t1_56"/></StgValue>
</operation>

<operation id="2521" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2206 %lshr_ln67_167 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_88, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_167"/></StgValue>
</operation>

<operation id="2522" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:2207 %trunc_ln67_168 = trunc i32 %a_88

]]></Node>
<StgValue><ssdm name="trunc_ln67_168"/></StgValue>
</operation>

<operation id="2523" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:2208 %or_ln67_167 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_168, i30 %lshr_ln67_167

]]></Node>
<StgValue><ssdm name="or_ln67_167"/></StgValue>
</operation>

<operation id="2524" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2209 %lshr_ln67_168 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_88, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_168"/></StgValue>
</operation>

<operation id="2525" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:2210 %trunc_ln67_169 = trunc i32 %a_88

]]></Node>
<StgValue><ssdm name="trunc_ln67_169"/></StgValue>
</operation>

<operation id="2526" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:2211 %or_ln67_168 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_169, i19 %lshr_ln67_168

]]></Node>
<StgValue><ssdm name="or_ln67_168"/></StgValue>
</operation>

<operation id="2527" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2212 %lshr_ln67_169 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_88, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_169"/></StgValue>
</operation>

<operation id="2528" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:2213 %trunc_ln67_170 = trunc i32 %a_88

]]></Node>
<StgValue><ssdm name="trunc_ln67_170"/></StgValue>
</operation>

<operation id="2529" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:2214 %or_ln67_169 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_170, i10 %lshr_ln67_169

]]></Node>
<StgValue><ssdm name="or_ln67_169"/></StgValue>
</operation>

<operation id="2530" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2215 %xor_ln67_224 = xor i32 %or_ln67_167, i32 %or_ln67_168

]]></Node>
<StgValue><ssdm name="xor_ln67_224"/></StgValue>
</operation>

<operation id="2531" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2216 %xor_ln67_225 = xor i32 %xor_ln67_224, i32 %or_ln67_169

]]></Node>
<StgValue><ssdm name="xor_ln67_225"/></StgValue>
</operation>

<operation id="2532" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2221 %e_89 = add i32 %t1_56, i32 %a_85

]]></Node>
<StgValue><ssdm name="e_89"/></StgValue>
</operation>

<operation id="2533" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2224 %lshr_ln66_170 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_89, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_170"/></StgValue>
</operation>

<operation id="2534" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:2225 %trunc_ln66_171 = trunc i32 %e_89

]]></Node>
<StgValue><ssdm name="trunc_ln66_171"/></StgValue>
</operation>

<operation id="2535" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:2226 %or_ln66_170 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_171, i26 %lshr_ln66_170

]]></Node>
<StgValue><ssdm name="or_ln66_170"/></StgValue>
</operation>

<operation id="2536" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2227 %lshr_ln66_171 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_89, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_171"/></StgValue>
</operation>

<operation id="2537" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:2228 %trunc_ln66_172 = trunc i32 %e_89

]]></Node>
<StgValue><ssdm name="trunc_ln66_172"/></StgValue>
</operation>

<operation id="2538" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:2229 %or_ln66_171 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_172, i21 %lshr_ln66_171

]]></Node>
<StgValue><ssdm name="or_ln66_171"/></StgValue>
</operation>

<operation id="2539" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2230 %lshr_ln66_172 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_89, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_172"/></StgValue>
</operation>

<operation id="2540" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:2231 %trunc_ln66_173 = trunc i32 %e_89

]]></Node>
<StgValue><ssdm name="trunc_ln66_173"/></StgValue>
</operation>

<operation id="2541" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:2232 %or_ln66_172 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_173, i7 %lshr_ln66_172

]]></Node>
<StgValue><ssdm name="or_ln66_172"/></StgValue>
</operation>

<operation id="2542" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2233 %xor_ln66_228 = xor i32 %or_ln66_170, i32 %or_ln66_171

]]></Node>
<StgValue><ssdm name="xor_ln66_228"/></StgValue>
</operation>

<operation id="2543" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2234 %xor_ln66_229 = xor i32 %xor_ln66_228, i32 %or_ln66_172

]]></Node>
<StgValue><ssdm name="xor_ln66_229"/></StgValue>
</operation>

<operation id="2544" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2235 %and_ln66_114 = and i32 %e_89, i32 %e_88

]]></Node>
<StgValue><ssdm name="and_ln66_114"/></StgValue>
</operation>

<operation id="2545" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2236 %xor_ln66_230 = xor i32 %e_89, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_230"/></StgValue>
</operation>

<operation id="2546" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2237 %and_ln66_115 = and i32 %e_87, i32 %xor_ln66_230

]]></Node>
<StgValue><ssdm name="and_ln66_115"/></StgValue>
</operation>

<operation id="2547" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2238 %xor_ln66_231 = xor i32 %and_ln66_114, i32 %and_ln66_115

]]></Node>
<StgValue><ssdm name="xor_ln66_231"/></StgValue>
</operation>

<operation id="2548" st_id="50" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:2240 %m_load_57 = load i6 %m_addr_57

]]></Node>
<StgValue><ssdm name="m_load_57"/></StgValue>
</operation>

<operation id="2549" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2241 %add_ln66_228 = add i32 %m_load_57, i32 %xor_ln66_231

]]></Node>
<StgValue><ssdm name="add_ln66_228"/></StgValue>
</operation>

<operation id="2550" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2242 %add_ln66_229 = add i32 %xor_ln66_229, i32 2024104815

]]></Node>
<StgValue><ssdm name="add_ln66_229"/></StgValue>
</operation>

<operation id="2551" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2243 %add_ln66_230 = add i32 %add_ln66_229, i32 %e_86

]]></Node>
<StgValue><ssdm name="add_ln66_230"/></StgValue>
</operation>

<operation id="2552" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2244 %t1_57 = add i32 %add_ln66_230, i32 %add_ln66_228

]]></Node>
<StgValue><ssdm name="t1_57"/></StgValue>
</operation>

<operation id="2553" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:2278 %m_addr_58 = getelementptr i32 %m, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="m_addr_58"/></StgValue>
</operation>

<operation id="2554" st_id="50" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:2279 %m_load_58 = load i6 %m_addr_58

]]></Node>
<StgValue><ssdm name="m_load_58"/></StgValue>
</operation>

<operation id="2555" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:2317 %m_addr_59 = getelementptr i32 %m, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="m_addr_59"/></StgValue>
</operation>

<operation id="2556" st_id="50" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:2318 %m_load_59 = load i6 %m_addr_59

]]></Node>
<StgValue><ssdm name="m_load_59"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="2557" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2217 %and_ln67_113 = and i32 %a_88, i32 %a_87

]]></Node>
<StgValue><ssdm name="and_ln67_113"/></StgValue>
</operation>

<operation id="2558" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2218 %and_ln67_114 = and i32 %a_88, i32 %a_86

]]></Node>
<StgValue><ssdm name="and_ln67_114"/></StgValue>
</operation>

<operation id="2559" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2219 %xor_ln67_226 = xor i32 %and_ln67_111, i32 %and_ln67_114

]]></Node>
<StgValue><ssdm name="xor_ln67_226"/></StgValue>
</operation>

<operation id="2560" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2220 %xor_ln67_227 = xor i32 %xor_ln67_226, i32 %and_ln67_113

]]></Node>
<StgValue><ssdm name="xor_ln67_227"/></StgValue>
</operation>

<operation id="2561" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2222 %add_ln75_112 = add i32 %xor_ln67_227, i32 %t1_56

]]></Node>
<StgValue><ssdm name="add_ln75_112"/></StgValue>
</operation>

<operation id="2562" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2223 %a_89 = add i32 %add_ln75_112, i32 %xor_ln67_225

]]></Node>
<StgValue><ssdm name="a_89"/></StgValue>
</operation>

<operation id="2563" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2245 %lshr_ln67_170 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_89, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_170"/></StgValue>
</operation>

<operation id="2564" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:2246 %trunc_ln67_171 = trunc i32 %a_89

]]></Node>
<StgValue><ssdm name="trunc_ln67_171"/></StgValue>
</operation>

<operation id="2565" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:2247 %or_ln67_170 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_171, i30 %lshr_ln67_170

]]></Node>
<StgValue><ssdm name="or_ln67_170"/></StgValue>
</operation>

<operation id="2566" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2248 %lshr_ln67_171 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_89, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_171"/></StgValue>
</operation>

<operation id="2567" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:2249 %trunc_ln67_172 = trunc i32 %a_89

]]></Node>
<StgValue><ssdm name="trunc_ln67_172"/></StgValue>
</operation>

<operation id="2568" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:2250 %or_ln67_171 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_172, i19 %lshr_ln67_171

]]></Node>
<StgValue><ssdm name="or_ln67_171"/></StgValue>
</operation>

<operation id="2569" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2251 %lshr_ln67_172 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_89, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_172"/></StgValue>
</operation>

<operation id="2570" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:2252 %trunc_ln67_173 = trunc i32 %a_89

]]></Node>
<StgValue><ssdm name="trunc_ln67_173"/></StgValue>
</operation>

<operation id="2571" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:2253 %or_ln67_172 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_173, i10 %lshr_ln67_172

]]></Node>
<StgValue><ssdm name="or_ln67_172"/></StgValue>
</operation>

<operation id="2572" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2254 %xor_ln67_228 = xor i32 %or_ln67_170, i32 %or_ln67_171

]]></Node>
<StgValue><ssdm name="xor_ln67_228"/></StgValue>
</operation>

<operation id="2573" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2255 %xor_ln67_229 = xor i32 %xor_ln67_228, i32 %or_ln67_172

]]></Node>
<StgValue><ssdm name="xor_ln67_229"/></StgValue>
</operation>

<operation id="2574" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2256 %and_ln67_115 = and i32 %a_89, i32 %a_88

]]></Node>
<StgValue><ssdm name="and_ln67_115"/></StgValue>
</operation>

<operation id="2575" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2257 %and_ln67_116 = and i32 %a_89, i32 %a_87

]]></Node>
<StgValue><ssdm name="and_ln67_116"/></StgValue>
</operation>

<operation id="2576" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2258 %xor_ln67_230 = xor i32 %and_ln67_113, i32 %and_ln67_116

]]></Node>
<StgValue><ssdm name="xor_ln67_230"/></StgValue>
</operation>

<operation id="2577" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2259 %xor_ln67_231 = xor i32 %xor_ln67_230, i32 %and_ln67_115

]]></Node>
<StgValue><ssdm name="xor_ln67_231"/></StgValue>
</operation>

<operation id="2578" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2260 %e_90 = add i32 %t1_57, i32 %a_86

]]></Node>
<StgValue><ssdm name="e_90"/></StgValue>
</operation>

<operation id="2579" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2261 %add_ln75_114 = add i32 %xor_ln67_231, i32 %t1_57

]]></Node>
<StgValue><ssdm name="add_ln75_114"/></StgValue>
</operation>

<operation id="2580" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2262 %a_90 = add i32 %add_ln75_114, i32 %xor_ln67_229

]]></Node>
<StgValue><ssdm name="a_90"/></StgValue>
</operation>

<operation id="2581" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2263 %lshr_ln66_173 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_90, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_173"/></StgValue>
</operation>

<operation id="2582" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:2264 %trunc_ln66_174 = trunc i32 %e_90

]]></Node>
<StgValue><ssdm name="trunc_ln66_174"/></StgValue>
</operation>

<operation id="2583" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:2265 %or_ln66_173 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_174, i26 %lshr_ln66_173

]]></Node>
<StgValue><ssdm name="or_ln66_173"/></StgValue>
</operation>

<operation id="2584" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2266 %lshr_ln66_174 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_90, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_174"/></StgValue>
</operation>

<operation id="2585" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:2267 %trunc_ln66_175 = trunc i32 %e_90

]]></Node>
<StgValue><ssdm name="trunc_ln66_175"/></StgValue>
</operation>

<operation id="2586" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:2268 %or_ln66_174 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_175, i21 %lshr_ln66_174

]]></Node>
<StgValue><ssdm name="or_ln66_174"/></StgValue>
</operation>

<operation id="2587" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2269 %lshr_ln66_175 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_90, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_175"/></StgValue>
</operation>

<operation id="2588" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:2270 %trunc_ln66_176 = trunc i32 %e_90

]]></Node>
<StgValue><ssdm name="trunc_ln66_176"/></StgValue>
</operation>

<operation id="2589" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:2271 %or_ln66_175 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_176, i7 %lshr_ln66_175

]]></Node>
<StgValue><ssdm name="or_ln66_175"/></StgValue>
</operation>

<operation id="2590" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2272 %xor_ln66_232 = xor i32 %or_ln66_173, i32 %or_ln66_174

]]></Node>
<StgValue><ssdm name="xor_ln66_232"/></StgValue>
</operation>

<operation id="2591" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2273 %xor_ln66_233 = xor i32 %xor_ln66_232, i32 %or_ln66_175

]]></Node>
<StgValue><ssdm name="xor_ln66_233"/></StgValue>
</operation>

<operation id="2592" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2274 %and_ln66_116 = and i32 %e_90, i32 %e_89

]]></Node>
<StgValue><ssdm name="and_ln66_116"/></StgValue>
</operation>

<operation id="2593" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2275 %xor_ln66_234 = xor i32 %e_90, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_234"/></StgValue>
</operation>

<operation id="2594" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2276 %and_ln66_117 = and i32 %e_88, i32 %xor_ln66_234

]]></Node>
<StgValue><ssdm name="and_ln66_117"/></StgValue>
</operation>

<operation id="2595" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2277 %xor_ln66_235 = xor i32 %and_ln66_116, i32 %and_ln66_117

]]></Node>
<StgValue><ssdm name="xor_ln66_235"/></StgValue>
</operation>

<operation id="2596" st_id="51" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:2279 %m_load_58 = load i6 %m_addr_58

]]></Node>
<StgValue><ssdm name="m_load_58"/></StgValue>
</operation>

<operation id="2597" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2280 %add_ln66_232 = add i32 %m_load_58, i32 %e_87

]]></Node>
<StgValue><ssdm name="add_ln66_232"/></StgValue>
</operation>

<operation id="2598" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2281 %add_ln66_233 = add i32 %xor_ln66_233, i32 2227730452

]]></Node>
<StgValue><ssdm name="add_ln66_233"/></StgValue>
</operation>

<operation id="2599" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2282 %add_ln66_234 = add i32 %add_ln66_233, i32 %xor_ln66_235

]]></Node>
<StgValue><ssdm name="add_ln66_234"/></StgValue>
</operation>

<operation id="2600" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2283 %t1_58 = add i32 %add_ln66_234, i32 %add_ln66_232

]]></Node>
<StgValue><ssdm name="t1_58"/></StgValue>
</operation>

<operation id="2601" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2284 %lshr_ln67_173 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_90, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_173"/></StgValue>
</operation>

<operation id="2602" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:2285 %trunc_ln67_174 = trunc i32 %a_90

]]></Node>
<StgValue><ssdm name="trunc_ln67_174"/></StgValue>
</operation>

<operation id="2603" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:2286 %or_ln67_173 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_174, i30 %lshr_ln67_173

]]></Node>
<StgValue><ssdm name="or_ln67_173"/></StgValue>
</operation>

<operation id="2604" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2287 %lshr_ln67_174 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_90, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_174"/></StgValue>
</operation>

<operation id="2605" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:2288 %trunc_ln67_175 = trunc i32 %a_90

]]></Node>
<StgValue><ssdm name="trunc_ln67_175"/></StgValue>
</operation>

<operation id="2606" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:2289 %or_ln67_174 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_175, i19 %lshr_ln67_174

]]></Node>
<StgValue><ssdm name="or_ln67_174"/></StgValue>
</operation>

<operation id="2607" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2290 %lshr_ln67_175 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_90, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_175"/></StgValue>
</operation>

<operation id="2608" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:2291 %trunc_ln67_176 = trunc i32 %a_90

]]></Node>
<StgValue><ssdm name="trunc_ln67_176"/></StgValue>
</operation>

<operation id="2609" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:2292 %or_ln67_175 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_176, i10 %lshr_ln67_175

]]></Node>
<StgValue><ssdm name="or_ln67_175"/></StgValue>
</operation>

<operation id="2610" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2293 %xor_ln67_232 = xor i32 %or_ln67_173, i32 %or_ln67_174

]]></Node>
<StgValue><ssdm name="xor_ln67_232"/></StgValue>
</operation>

<operation id="2611" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2294 %xor_ln67_233 = xor i32 %xor_ln67_232, i32 %or_ln67_175

]]></Node>
<StgValue><ssdm name="xor_ln67_233"/></StgValue>
</operation>

<operation id="2612" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2299 %e_91 = add i32 %t1_58, i32 %a_87

]]></Node>
<StgValue><ssdm name="e_91"/></StgValue>
</operation>

<operation id="2613" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2302 %lshr_ln66_176 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_91, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_176"/></StgValue>
</operation>

<operation id="2614" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:2303 %trunc_ln66_177 = trunc i32 %e_91

]]></Node>
<StgValue><ssdm name="trunc_ln66_177"/></StgValue>
</operation>

<operation id="2615" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:2304 %or_ln66_176 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_177, i26 %lshr_ln66_176

]]></Node>
<StgValue><ssdm name="or_ln66_176"/></StgValue>
</operation>

<operation id="2616" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2305 %lshr_ln66_177 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_91, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_177"/></StgValue>
</operation>

<operation id="2617" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:2306 %trunc_ln66_178 = trunc i32 %e_91

]]></Node>
<StgValue><ssdm name="trunc_ln66_178"/></StgValue>
</operation>

<operation id="2618" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:2307 %or_ln66_177 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_178, i21 %lshr_ln66_177

]]></Node>
<StgValue><ssdm name="or_ln66_177"/></StgValue>
</operation>

<operation id="2619" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2308 %lshr_ln66_178 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_91, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_178"/></StgValue>
</operation>

<operation id="2620" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:2309 %trunc_ln66_179 = trunc i32 %e_91

]]></Node>
<StgValue><ssdm name="trunc_ln66_179"/></StgValue>
</operation>

<operation id="2621" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:2310 %or_ln66_178 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_179, i7 %lshr_ln66_178

]]></Node>
<StgValue><ssdm name="or_ln66_178"/></StgValue>
</operation>

<operation id="2622" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2311 %xor_ln66_236 = xor i32 %or_ln66_176, i32 %or_ln66_177

]]></Node>
<StgValue><ssdm name="xor_ln66_236"/></StgValue>
</operation>

<operation id="2623" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2312 %xor_ln66_237 = xor i32 %xor_ln66_236, i32 %or_ln66_178

]]></Node>
<StgValue><ssdm name="xor_ln66_237"/></StgValue>
</operation>

<operation id="2624" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2313 %and_ln66_118 = and i32 %e_91, i32 %e_90

]]></Node>
<StgValue><ssdm name="and_ln66_118"/></StgValue>
</operation>

<operation id="2625" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2314 %xor_ln66_238 = xor i32 %e_91, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_238"/></StgValue>
</operation>

<operation id="2626" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2315 %and_ln66_119 = and i32 %e_89, i32 %xor_ln66_238

]]></Node>
<StgValue><ssdm name="and_ln66_119"/></StgValue>
</operation>

<operation id="2627" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2316 %xor_ln66_239 = xor i32 %and_ln66_118, i32 %and_ln66_119

]]></Node>
<StgValue><ssdm name="xor_ln66_239"/></StgValue>
</operation>

<operation id="2628" st_id="51" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:2318 %m_load_59 = load i6 %m_addr_59

]]></Node>
<StgValue><ssdm name="m_load_59"/></StgValue>
</operation>

<operation id="2629" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2319 %add_ln66_236 = add i32 %m_load_59, i32 %e_88

]]></Node>
<StgValue><ssdm name="add_ln66_236"/></StgValue>
</operation>

<operation id="2630" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2320 %add_ln66_237 = add i32 %xor_ln66_237, i32 2361852424

]]></Node>
<StgValue><ssdm name="add_ln66_237"/></StgValue>
</operation>

<operation id="2631" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2321 %add_ln66_238 = add i32 %add_ln66_237, i32 %xor_ln66_239

]]></Node>
<StgValue><ssdm name="add_ln66_238"/></StgValue>
</operation>

<operation id="2632" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2322 %t1_59 = add i32 %add_ln66_238, i32 %add_ln66_236

]]></Node>
<StgValue><ssdm name="t1_59"/></StgValue>
</operation>

<operation id="2633" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:2356 %m_addr_60 = getelementptr i32 %m, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="m_addr_60"/></StgValue>
</operation>

<operation id="2634" st_id="51" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:2357 %m_load_60 = load i6 %m_addr_60

]]></Node>
<StgValue><ssdm name="m_load_60"/></StgValue>
</operation>

<operation id="2635" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:2395 %m_addr_61 = getelementptr i32 %m, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="m_addr_61"/></StgValue>
</operation>

<operation id="2636" st_id="51" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:2396 %m_load_61 = load i6 %m_addr_61

]]></Node>
<StgValue><ssdm name="m_load_61"/></StgValue>
</operation>

<operation id="2637" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge:2502 %ctx_load_32 = load i4 %ctx_addr_38

]]></Node>
<StgValue><ssdm name="ctx_load_32"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="2638" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2295 %and_ln67_117 = and i32 %a_90, i32 %a_89

]]></Node>
<StgValue><ssdm name="and_ln67_117"/></StgValue>
</operation>

<operation id="2639" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2296 %and_ln67_118 = and i32 %a_90, i32 %a_88

]]></Node>
<StgValue><ssdm name="and_ln67_118"/></StgValue>
</operation>

<operation id="2640" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2297 %xor_ln67_234 = xor i32 %and_ln67_115, i32 %and_ln67_118

]]></Node>
<StgValue><ssdm name="xor_ln67_234"/></StgValue>
</operation>

<operation id="2641" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2298 %xor_ln67_235 = xor i32 %xor_ln67_234, i32 %and_ln67_117

]]></Node>
<StgValue><ssdm name="xor_ln67_235"/></StgValue>
</operation>

<operation id="2642" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2300 %add_ln75_116 = add i32 %xor_ln67_235, i32 %t1_58

]]></Node>
<StgValue><ssdm name="add_ln75_116"/></StgValue>
</operation>

<operation id="2643" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2301 %a_91 = add i32 %add_ln75_116, i32 %xor_ln67_233

]]></Node>
<StgValue><ssdm name="a_91"/></StgValue>
</operation>

<operation id="2644" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2323 %lshr_ln67_176 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_91, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_176"/></StgValue>
</operation>

<operation id="2645" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:2324 %trunc_ln67_177 = trunc i32 %a_91

]]></Node>
<StgValue><ssdm name="trunc_ln67_177"/></StgValue>
</operation>

<operation id="2646" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:2325 %or_ln67_176 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_177, i30 %lshr_ln67_176

]]></Node>
<StgValue><ssdm name="or_ln67_176"/></StgValue>
</operation>

<operation id="2647" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2326 %lshr_ln67_177 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_91, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_177"/></StgValue>
</operation>

<operation id="2648" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:2327 %trunc_ln67_178 = trunc i32 %a_91

]]></Node>
<StgValue><ssdm name="trunc_ln67_178"/></StgValue>
</operation>

<operation id="2649" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:2328 %or_ln67_177 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_178, i19 %lshr_ln67_177

]]></Node>
<StgValue><ssdm name="or_ln67_177"/></StgValue>
</operation>

<operation id="2650" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2329 %lshr_ln67_178 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_91, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_178"/></StgValue>
</operation>

<operation id="2651" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:2330 %trunc_ln67_179 = trunc i32 %a_91

]]></Node>
<StgValue><ssdm name="trunc_ln67_179"/></StgValue>
</operation>

<operation id="2652" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:2331 %or_ln67_178 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_179, i10 %lshr_ln67_178

]]></Node>
<StgValue><ssdm name="or_ln67_178"/></StgValue>
</operation>

<operation id="2653" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2332 %xor_ln67_236 = xor i32 %or_ln67_176, i32 %or_ln67_177

]]></Node>
<StgValue><ssdm name="xor_ln67_236"/></StgValue>
</operation>

<operation id="2654" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2333 %xor_ln67_237 = xor i32 %xor_ln67_236, i32 %or_ln67_178

]]></Node>
<StgValue><ssdm name="xor_ln67_237"/></StgValue>
</operation>

<operation id="2655" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2334 %and_ln67_119 = and i32 %a_91, i32 %a_90

]]></Node>
<StgValue><ssdm name="and_ln67_119"/></StgValue>
</operation>

<operation id="2656" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2335 %and_ln67_120 = and i32 %a_91, i32 %a_89

]]></Node>
<StgValue><ssdm name="and_ln67_120"/></StgValue>
</operation>

<operation id="2657" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2336 %xor_ln67_238 = xor i32 %and_ln67_117, i32 %and_ln67_120

]]></Node>
<StgValue><ssdm name="xor_ln67_238"/></StgValue>
</operation>

<operation id="2658" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2337 %xor_ln67_239 = xor i32 %xor_ln67_238, i32 %and_ln67_119

]]></Node>
<StgValue><ssdm name="xor_ln67_239"/></StgValue>
</operation>

<operation id="2659" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2338 %e_92 = add i32 %t1_59, i32 %a_88

]]></Node>
<StgValue><ssdm name="e_92"/></StgValue>
</operation>

<operation id="2660" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2339 %add_ln75_118 = add i32 %xor_ln67_239, i32 %t1_59

]]></Node>
<StgValue><ssdm name="add_ln75_118"/></StgValue>
</operation>

<operation id="2661" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2340 %a_92 = add i32 %add_ln75_118, i32 %xor_ln67_237

]]></Node>
<StgValue><ssdm name="a_92"/></StgValue>
</operation>

<operation id="2662" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2341 %lshr_ln66_179 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_92, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_179"/></StgValue>
</operation>

<operation id="2663" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:2342 %trunc_ln66_180 = trunc i32 %e_92

]]></Node>
<StgValue><ssdm name="trunc_ln66_180"/></StgValue>
</operation>

<operation id="2664" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:2343 %or_ln66_179 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_180, i26 %lshr_ln66_179

]]></Node>
<StgValue><ssdm name="or_ln66_179"/></StgValue>
</operation>

<operation id="2665" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2344 %lshr_ln66_180 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_92, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_180"/></StgValue>
</operation>

<operation id="2666" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:2345 %trunc_ln66_181 = trunc i32 %e_92

]]></Node>
<StgValue><ssdm name="trunc_ln66_181"/></StgValue>
</operation>

<operation id="2667" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:2346 %or_ln66_180 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_181, i21 %lshr_ln66_180

]]></Node>
<StgValue><ssdm name="or_ln66_180"/></StgValue>
</operation>

<operation id="2668" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2347 %lshr_ln66_181 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_92, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_181"/></StgValue>
</operation>

<operation id="2669" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:2348 %trunc_ln66_182 = trunc i32 %e_92

]]></Node>
<StgValue><ssdm name="trunc_ln66_182"/></StgValue>
</operation>

<operation id="2670" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:2349 %or_ln66_181 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_182, i7 %lshr_ln66_181

]]></Node>
<StgValue><ssdm name="or_ln66_181"/></StgValue>
</operation>

<operation id="2671" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2350 %xor_ln66_240 = xor i32 %or_ln66_179, i32 %or_ln66_180

]]></Node>
<StgValue><ssdm name="xor_ln66_240"/></StgValue>
</operation>

<operation id="2672" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2351 %xor_ln66_241 = xor i32 %xor_ln66_240, i32 %or_ln66_181

]]></Node>
<StgValue><ssdm name="xor_ln66_241"/></StgValue>
</operation>

<operation id="2673" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2352 %and_ln66_120 = and i32 %e_92, i32 %e_91

]]></Node>
<StgValue><ssdm name="and_ln66_120"/></StgValue>
</operation>

<operation id="2674" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2353 %xor_ln66_242 = xor i32 %e_92, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_242"/></StgValue>
</operation>

<operation id="2675" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2354 %and_ln66_121 = and i32 %e_90, i32 %xor_ln66_242

]]></Node>
<StgValue><ssdm name="and_ln66_121"/></StgValue>
</operation>

<operation id="2676" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2355 %xor_ln66_243 = xor i32 %and_ln66_120, i32 %and_ln66_121

]]></Node>
<StgValue><ssdm name="xor_ln66_243"/></StgValue>
</operation>

<operation id="2677" st_id="52" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:2357 %m_load_60 = load i6 %m_addr_60

]]></Node>
<StgValue><ssdm name="m_load_60"/></StgValue>
</operation>

<operation id="2678" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2358 %add_ln66_240 = add i32 %m_load_60, i32 %e_89

]]></Node>
<StgValue><ssdm name="add_ln66_240"/></StgValue>
</operation>

<operation id="2679" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2359 %add_ln66_241 = add i32 %xor_ln66_241, i32 2428436474

]]></Node>
<StgValue><ssdm name="add_ln66_241"/></StgValue>
</operation>

<operation id="2680" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2360 %add_ln66_242 = add i32 %add_ln66_241, i32 %xor_ln66_243

]]></Node>
<StgValue><ssdm name="add_ln66_242"/></StgValue>
</operation>

<operation id="2681" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2361 %t1_60 = add i32 %add_ln66_242, i32 %add_ln66_240

]]></Node>
<StgValue><ssdm name="t1_60"/></StgValue>
</operation>

<operation id="2682" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2362 %lshr_ln67_179 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_92, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_179"/></StgValue>
</operation>

<operation id="2683" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:2363 %trunc_ln67_180 = trunc i32 %a_92

]]></Node>
<StgValue><ssdm name="trunc_ln67_180"/></StgValue>
</operation>

<operation id="2684" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:2364 %or_ln67_179 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_180, i30 %lshr_ln67_179

]]></Node>
<StgValue><ssdm name="or_ln67_179"/></StgValue>
</operation>

<operation id="2685" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2365 %lshr_ln67_180 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_92, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_180"/></StgValue>
</operation>

<operation id="2686" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:2366 %trunc_ln67_181 = trunc i32 %a_92

]]></Node>
<StgValue><ssdm name="trunc_ln67_181"/></StgValue>
</operation>

<operation id="2687" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:2367 %or_ln67_180 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_181, i19 %lshr_ln67_180

]]></Node>
<StgValue><ssdm name="or_ln67_180"/></StgValue>
</operation>

<operation id="2688" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2368 %lshr_ln67_181 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_92, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_181"/></StgValue>
</operation>

<operation id="2689" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:2369 %trunc_ln67_182 = trunc i32 %a_92

]]></Node>
<StgValue><ssdm name="trunc_ln67_182"/></StgValue>
</operation>

<operation id="2690" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:2370 %or_ln67_181 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_182, i10 %lshr_ln67_181

]]></Node>
<StgValue><ssdm name="or_ln67_181"/></StgValue>
</operation>

<operation id="2691" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2371 %xor_ln67_240 = xor i32 %or_ln67_179, i32 %or_ln67_180

]]></Node>
<StgValue><ssdm name="xor_ln67_240"/></StgValue>
</operation>

<operation id="2692" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2372 %xor_ln67_241 = xor i32 %xor_ln67_240, i32 %or_ln67_181

]]></Node>
<StgValue><ssdm name="xor_ln67_241"/></StgValue>
</operation>

<operation id="2693" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2373 %and_ln67_121 = and i32 %a_92, i32 %a_91

]]></Node>
<StgValue><ssdm name="and_ln67_121"/></StgValue>
</operation>

<operation id="2694" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2374 %and_ln67_122 = and i32 %a_92, i32 %a_90

]]></Node>
<StgValue><ssdm name="and_ln67_122"/></StgValue>
</operation>

<operation id="2695" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2375 %xor_ln67_242 = xor i32 %and_ln67_119, i32 %and_ln67_122

]]></Node>
<StgValue><ssdm name="xor_ln67_242"/></StgValue>
</operation>

<operation id="2696" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2376 %xor_ln67_243 = xor i32 %xor_ln67_242, i32 %and_ln67_121

]]></Node>
<StgValue><ssdm name="xor_ln67_243"/></StgValue>
</operation>

<operation id="2697" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2377 %e_93 = add i32 %t1_60, i32 %a_89

]]></Node>
<StgValue><ssdm name="e_93"/></StgValue>
</operation>

<operation id="2698" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2378 %add_ln75_120 = add i32 %xor_ln67_243, i32 %t1_60

]]></Node>
<StgValue><ssdm name="add_ln75_120"/></StgValue>
</operation>

<operation id="2699" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2379 %a_93 = add i32 %add_ln75_120, i32 %xor_ln67_241

]]></Node>
<StgValue><ssdm name="a_93"/></StgValue>
</operation>

<operation id="2700" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2380 %lshr_ln66_182 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_93, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_182"/></StgValue>
</operation>

<operation id="2701" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:2381 %trunc_ln66_183 = trunc i32 %e_93

]]></Node>
<StgValue><ssdm name="trunc_ln66_183"/></StgValue>
</operation>

<operation id="2702" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:2382 %or_ln66_182 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_183, i26 %lshr_ln66_182

]]></Node>
<StgValue><ssdm name="or_ln66_182"/></StgValue>
</operation>

<operation id="2703" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2383 %lshr_ln66_183 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_93, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_183"/></StgValue>
</operation>

<operation id="2704" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:2384 %trunc_ln66_184 = trunc i32 %e_93

]]></Node>
<StgValue><ssdm name="trunc_ln66_184"/></StgValue>
</operation>

<operation id="2705" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:2385 %or_ln66_183 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_184, i21 %lshr_ln66_183

]]></Node>
<StgValue><ssdm name="or_ln66_183"/></StgValue>
</operation>

<operation id="2706" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2386 %lshr_ln66_184 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_93, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_184"/></StgValue>
</operation>

<operation id="2707" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:2387 %trunc_ln66_185 = trunc i32 %e_93

]]></Node>
<StgValue><ssdm name="trunc_ln66_185"/></StgValue>
</operation>

<operation id="2708" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:2388 %or_ln66_184 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_185, i7 %lshr_ln66_184

]]></Node>
<StgValue><ssdm name="or_ln66_184"/></StgValue>
</operation>

<operation id="2709" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2389 %xor_ln66_244 = xor i32 %or_ln66_182, i32 %or_ln66_183

]]></Node>
<StgValue><ssdm name="xor_ln66_244"/></StgValue>
</operation>

<operation id="2710" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2390 %xor_ln66_245 = xor i32 %xor_ln66_244, i32 %or_ln66_184

]]></Node>
<StgValue><ssdm name="xor_ln66_245"/></StgValue>
</operation>

<operation id="2711" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2391 %and_ln66_122 = and i32 %e_93, i32 %e_92

]]></Node>
<StgValue><ssdm name="and_ln66_122"/></StgValue>
</operation>

<operation id="2712" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2392 %xor_ln66_246 = xor i32 %e_93, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_246"/></StgValue>
</operation>

<operation id="2713" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2393 %and_ln66_123 = and i32 %e_91, i32 %xor_ln66_246

]]></Node>
<StgValue><ssdm name="and_ln66_123"/></StgValue>
</operation>

<operation id="2714" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2394 %xor_ln66_247 = xor i32 %and_ln66_122, i32 %and_ln66_123

]]></Node>
<StgValue><ssdm name="xor_ln66_247"/></StgValue>
</operation>

<operation id="2715" st_id="52" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:2396 %m_load_61 = load i6 %m_addr_61

]]></Node>
<StgValue><ssdm name="m_load_61"/></StgValue>
</operation>

<operation id="2716" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2397 %add_ln66_244 = add i32 %m_load_61, i32 %e_90

]]></Node>
<StgValue><ssdm name="add_ln66_244"/></StgValue>
</operation>

<operation id="2717" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2398 %add_ln66_245 = add i32 %xor_ln66_245, i32 2756734187

]]></Node>
<StgValue><ssdm name="add_ln66_245"/></StgValue>
</operation>

<operation id="2718" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2399 %add_ln66_246 = add i32 %add_ln66_245, i32 %xor_ln66_247

]]></Node>
<StgValue><ssdm name="add_ln66_246"/></StgValue>
</operation>

<operation id="2719" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2400 %t1_61 = add i32 %add_ln66_246, i32 %add_ln66_244

]]></Node>
<StgValue><ssdm name="t1_61"/></StgValue>
</operation>

<operation id="2720" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2401 %lshr_ln67_182 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_93, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_182"/></StgValue>
</operation>

<operation id="2721" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:2402 %trunc_ln67_183 = trunc i32 %a_93

]]></Node>
<StgValue><ssdm name="trunc_ln67_183"/></StgValue>
</operation>

<operation id="2722" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:2403 %or_ln67_182 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_183, i30 %lshr_ln67_182

]]></Node>
<StgValue><ssdm name="or_ln67_182"/></StgValue>
</operation>

<operation id="2723" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2404 %lshr_ln67_183 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_93, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_183"/></StgValue>
</operation>

<operation id="2724" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:2405 %trunc_ln67_184 = trunc i32 %a_93

]]></Node>
<StgValue><ssdm name="trunc_ln67_184"/></StgValue>
</operation>

<operation id="2725" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:2406 %or_ln67_183 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_184, i19 %lshr_ln67_183

]]></Node>
<StgValue><ssdm name="or_ln67_183"/></StgValue>
</operation>

<operation id="2726" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2407 %lshr_ln67_184 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_93, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_184"/></StgValue>
</operation>

<operation id="2727" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:2408 %trunc_ln67_185 = trunc i32 %a_93

]]></Node>
<StgValue><ssdm name="trunc_ln67_185"/></StgValue>
</operation>

<operation id="2728" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:2409 %or_ln67_184 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_185, i10 %lshr_ln67_184

]]></Node>
<StgValue><ssdm name="or_ln67_184"/></StgValue>
</operation>

<operation id="2729" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2410 %xor_ln67_244 = xor i32 %or_ln67_182, i32 %or_ln67_183

]]></Node>
<StgValue><ssdm name="xor_ln67_244"/></StgValue>
</operation>

<operation id="2730" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2411 %xor_ln67_245 = xor i32 %xor_ln67_244, i32 %or_ln67_184

]]></Node>
<StgValue><ssdm name="xor_ln67_245"/></StgValue>
</operation>

<operation id="2731" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:2434 %m_addr_62 = getelementptr i32 %m, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="m_addr_62"/></StgValue>
</operation>

<operation id="2732" st_id="52" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:2435 %m_load_62 = load i6 %m_addr_62

]]></Node>
<StgValue><ssdm name="m_load_62"/></StgValue>
</operation>

<operation id="2733" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:2473 %m_addr_63 = getelementptr i32 %m, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="m_addr_63"/></StgValue>
</operation>

<operation id="2734" st_id="52" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:2474 %m_load_63 = load i6 %m_addr_63

]]></Node>
<StgValue><ssdm name="m_load_63"/></StgValue>
</operation>

<operation id="2735" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge:2493 %ctx_load_31 = load i4 %ctx_addr_37

]]></Node>
<StgValue><ssdm name="ctx_load_31"/></StgValue>
</operation>

<operation id="2736" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge:2502 %ctx_load_32 = load i4 %ctx_addr_38

]]></Node>
<StgValue><ssdm name="ctx_load_32"/></StgValue>
</operation>

<operation id="2737" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge:2503 %trunc_ln82 = trunc i64 %ctx_load_32

]]></Node>
<StgValue><ssdm name="trunc_ln82"/></StgValue>
</operation>

<operation id="2738" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2505 %trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ctx_load_32, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="2739" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge:2517 %ctx_load_34 = load i4 %ctx_addr_40

]]></Node>
<StgValue><ssdm name="ctx_load_34"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="2740" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2412 %and_ln67_123 = and i32 %a_93, i32 %a_92

]]></Node>
<StgValue><ssdm name="and_ln67_123"/></StgValue>
</operation>

<operation id="2741" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2413 %and_ln67_124 = and i32 %a_93, i32 %a_91

]]></Node>
<StgValue><ssdm name="and_ln67_124"/></StgValue>
</operation>

<operation id="2742" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2414 %xor_ln67_246 = xor i32 %and_ln67_121, i32 %and_ln67_124

]]></Node>
<StgValue><ssdm name="xor_ln67_246"/></StgValue>
</operation>

<operation id="2743" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2415 %xor_ln67_247 = xor i32 %xor_ln67_246, i32 %and_ln67_123

]]></Node>
<StgValue><ssdm name="xor_ln67_247"/></StgValue>
</operation>

<operation id="2744" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2416 %e_94 = add i32 %t1_61, i32 %a_90

]]></Node>
<StgValue><ssdm name="e_94"/></StgValue>
</operation>

<operation id="2745" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2417 %add_ln75_122 = add i32 %xor_ln67_247, i32 %t1_61

]]></Node>
<StgValue><ssdm name="add_ln75_122"/></StgValue>
</operation>

<operation id="2746" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2418 %a_94 = add i32 %add_ln75_122, i32 %xor_ln67_245

]]></Node>
<StgValue><ssdm name="a_94"/></StgValue>
</operation>

<operation id="2747" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2419 %lshr_ln66_185 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_94, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_185"/></StgValue>
</operation>

<operation id="2748" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:2420 %trunc_ln66_186 = trunc i32 %e_94

]]></Node>
<StgValue><ssdm name="trunc_ln66_186"/></StgValue>
</operation>

<operation id="2749" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:2421 %or_ln66_185 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_186, i26 %lshr_ln66_185

]]></Node>
<StgValue><ssdm name="or_ln66_185"/></StgValue>
</operation>

<operation id="2750" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2422 %lshr_ln66_186 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_94, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_186"/></StgValue>
</operation>

<operation id="2751" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:2423 %trunc_ln66_187 = trunc i32 %e_94

]]></Node>
<StgValue><ssdm name="trunc_ln66_187"/></StgValue>
</operation>

<operation id="2752" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:2424 %or_ln66_186 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_187, i21 %lshr_ln66_186

]]></Node>
<StgValue><ssdm name="or_ln66_186"/></StgValue>
</operation>

<operation id="2753" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2425 %lshr_ln66_187 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_94, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_187"/></StgValue>
</operation>

<operation id="2754" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:2426 %trunc_ln66_188 = trunc i32 %e_94

]]></Node>
<StgValue><ssdm name="trunc_ln66_188"/></StgValue>
</operation>

<operation id="2755" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:2427 %or_ln66_187 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_188, i7 %lshr_ln66_187

]]></Node>
<StgValue><ssdm name="or_ln66_187"/></StgValue>
</operation>

<operation id="2756" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2428 %xor_ln66_248 = xor i32 %or_ln66_185, i32 %or_ln66_186

]]></Node>
<StgValue><ssdm name="xor_ln66_248"/></StgValue>
</operation>

<operation id="2757" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2429 %xor_ln66_249 = xor i32 %xor_ln66_248, i32 %or_ln66_187

]]></Node>
<StgValue><ssdm name="xor_ln66_249"/></StgValue>
</operation>

<operation id="2758" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2430 %and_ln66_124 = and i32 %e_94, i32 %e_93

]]></Node>
<StgValue><ssdm name="and_ln66_124"/></StgValue>
</operation>

<operation id="2759" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2431 %xor_ln66_250 = xor i32 %e_94, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_250"/></StgValue>
</operation>

<operation id="2760" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2432 %and_ln66_125 = and i32 %e_92, i32 %xor_ln66_250

]]></Node>
<StgValue><ssdm name="and_ln66_125"/></StgValue>
</operation>

<operation id="2761" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2433 %xor_ln66_251 = xor i32 %and_ln66_124, i32 %and_ln66_125

]]></Node>
<StgValue><ssdm name="xor_ln66_251"/></StgValue>
</operation>

<operation id="2762" st_id="53" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:2435 %m_load_62 = load i6 %m_addr_62

]]></Node>
<StgValue><ssdm name="m_load_62"/></StgValue>
</operation>

<operation id="2763" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2436 %add_ln66_248 = add i32 %m_load_62, i32 %e_91

]]></Node>
<StgValue><ssdm name="add_ln66_248"/></StgValue>
</operation>

<operation id="2764" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2437 %add_ln66_249 = add i32 %xor_ln66_249, i32 3204031479

]]></Node>
<StgValue><ssdm name="add_ln66_249"/></StgValue>
</operation>

<operation id="2765" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2438 %add_ln66_250 = add i32 %add_ln66_249, i32 %xor_ln66_251

]]></Node>
<StgValue><ssdm name="add_ln66_250"/></StgValue>
</operation>

<operation id="2766" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2439 %t1_62 = add i32 %add_ln66_250, i32 %add_ln66_248

]]></Node>
<StgValue><ssdm name="t1_62"/></StgValue>
</operation>

<operation id="2767" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2440 %lshr_ln67_185 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_94, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_185"/></StgValue>
</operation>

<operation id="2768" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:2441 %trunc_ln67_186 = trunc i32 %a_94

]]></Node>
<StgValue><ssdm name="trunc_ln67_186"/></StgValue>
</operation>

<operation id="2769" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:2442 %or_ln67_185 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_186, i30 %lshr_ln67_185

]]></Node>
<StgValue><ssdm name="or_ln67_185"/></StgValue>
</operation>

<operation id="2770" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2443 %lshr_ln67_186 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_94, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_186"/></StgValue>
</operation>

<operation id="2771" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:2444 %trunc_ln67_187 = trunc i32 %a_94

]]></Node>
<StgValue><ssdm name="trunc_ln67_187"/></StgValue>
</operation>

<operation id="2772" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:2445 %or_ln67_186 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_187, i19 %lshr_ln67_186

]]></Node>
<StgValue><ssdm name="or_ln67_186"/></StgValue>
</operation>

<operation id="2773" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2446 %lshr_ln67_187 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_94, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_187"/></StgValue>
</operation>

<operation id="2774" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:2447 %trunc_ln67_188 = trunc i32 %a_94

]]></Node>
<StgValue><ssdm name="trunc_ln67_188"/></StgValue>
</operation>

<operation id="2775" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:2448 %or_ln67_187 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_188, i10 %lshr_ln67_187

]]></Node>
<StgValue><ssdm name="or_ln67_187"/></StgValue>
</operation>

<operation id="2776" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2449 %xor_ln67_248 = xor i32 %or_ln67_185, i32 %or_ln67_186

]]></Node>
<StgValue><ssdm name="xor_ln67_248"/></StgValue>
</operation>

<operation id="2777" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2450 %xor_ln67_249 = xor i32 %xor_ln67_248, i32 %or_ln67_187

]]></Node>
<StgValue><ssdm name="xor_ln67_249"/></StgValue>
</operation>

<operation id="2778" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2455 %e_95 = add i32 %t1_62, i32 %a_91

]]></Node>
<StgValue><ssdm name="e_95"/></StgValue>
</operation>

<operation id="2779" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2458 %lshr_ln66_188 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_95, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_188"/></StgValue>
</operation>

<operation id="2780" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge:2459 %trunc_ln66_189 = trunc i32 %e_95

]]></Node>
<StgValue><ssdm name="trunc_ln66_189"/></StgValue>
</operation>

<operation id="2781" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
._crit_edge:2460 %or_ln66_188 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln66_189, i26 %lshr_ln66_188

]]></Node>
<StgValue><ssdm name="or_ln66_188"/></StgValue>
</operation>

<operation id="2782" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2461 %lshr_ln66_189 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_95, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_189"/></StgValue>
</operation>

<operation id="2783" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge:2462 %trunc_ln66_190 = trunc i32 %e_95

]]></Node>
<StgValue><ssdm name="trunc_ln66_190"/></StgValue>
</operation>

<operation id="2784" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
._crit_edge:2463 %or_ln66_189 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln66_190, i21 %lshr_ln66_189

]]></Node>
<StgValue><ssdm name="or_ln66_189"/></StgValue>
</operation>

<operation id="2785" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2464 %lshr_ln66_190 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_95, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_190"/></StgValue>
</operation>

<operation id="2786" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="25" op_0_bw="32">
<![CDATA[
._crit_edge:2465 %trunc_ln66_191 = trunc i32 %e_95

]]></Node>
<StgValue><ssdm name="trunc_ln66_191"/></StgValue>
</operation>

<operation id="2787" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
._crit_edge:2466 %or_ln66_190 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln66_191, i7 %lshr_ln66_190

]]></Node>
<StgValue><ssdm name="or_ln66_190"/></StgValue>
</operation>

<operation id="2788" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2467 %xor_ln66_252 = xor i32 %or_ln66_188, i32 %or_ln66_189

]]></Node>
<StgValue><ssdm name="xor_ln66_252"/></StgValue>
</operation>

<operation id="2789" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2468 %xor_ln66_253 = xor i32 %xor_ln66_252, i32 %or_ln66_190

]]></Node>
<StgValue><ssdm name="xor_ln66_253"/></StgValue>
</operation>

<operation id="2790" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2469 %and_ln66_126 = and i32 %e_95, i32 %e_94

]]></Node>
<StgValue><ssdm name="and_ln66_126"/></StgValue>
</operation>

<operation id="2791" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2470 %xor_ln66_254 = xor i32 %e_95, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln66_254"/></StgValue>
</operation>

<operation id="2792" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2471 %and_ln66_127 = and i32 %e_93, i32 %xor_ln66_254

]]></Node>
<StgValue><ssdm name="and_ln66_127"/></StgValue>
</operation>

<operation id="2793" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2472 %xor_ln66_255 = xor i32 %and_ln66_126, i32 %and_ln66_127

]]></Node>
<StgValue><ssdm name="xor_ln66_255"/></StgValue>
</operation>

<operation id="2794" st_id="53" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:2474 %m_load_63 = load i6 %m_addr_63

]]></Node>
<StgValue><ssdm name="m_load_63"/></StgValue>
</operation>

<operation id="2795" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2475 %add_ln66_252 = add i32 %m_load_63, i32 %xor_ln66_255

]]></Node>
<StgValue><ssdm name="add_ln66_252"/></StgValue>
</operation>

<operation id="2796" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2476 %add_ln66_253 = add i32 %xor_ln66_253, i32 3329325298

]]></Node>
<StgValue><ssdm name="add_ln66_253"/></StgValue>
</operation>

<operation id="2797" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2477 %add_ln66_254 = add i32 %add_ln66_253, i32 %e_92

]]></Node>
<StgValue><ssdm name="add_ln66_254"/></StgValue>
</operation>

<operation id="2798" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2478 %t1_63 = add i32 %add_ln66_254, i32 %add_ln66_252

]]></Node>
<StgValue><ssdm name="t1_63"/></StgValue>
</operation>

<operation id="2799" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge:2493 %ctx_load_31 = load i4 %ctx_addr_37

]]></Node>
<StgValue><ssdm name="ctx_load_31"/></StgValue>
</operation>

<operation id="2800" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge:2494 %trunc_ln80 = trunc i64 %ctx_load_31

]]></Node>
<StgValue><ssdm name="trunc_ln80"/></StgValue>
</operation>

<operation id="2801" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2498 %trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ctx_load_31, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="2802" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2504 %add_ln82 = add i32 %a_94, i32 %trunc_ln82

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="2803" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2506 %add_ln83 = add i32 %a_93, i32 %trunc_ln1

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="2804" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:2507 %or_ln83_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %add_ln83, i32 %add_ln82

]]></Node>
<StgValue><ssdm name="or_ln83_3"/></StgValue>
</operation>

<operation id="2805" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
._crit_edge:2508 %store_ln83 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_38, i64 %or_ln83_3, i8 255

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="2806" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge:2509 %ctx_load_33 = load i4 %ctx_addr_39

]]></Node>
<StgValue><ssdm name="ctx_load_33"/></StgValue>
</operation>

<operation id="2807" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge:2517 %ctx_load_34 = load i4 %ctx_addr_40

]]></Node>
<StgValue><ssdm name="ctx_load_34"/></StgValue>
</operation>

<operation id="2808" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge:2518 %trunc_ln86 = trunc i64 %ctx_load_34

]]></Node>
<StgValue><ssdm name="trunc_ln86"/></StgValue>
</operation>

<operation id="2809" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2519 %add_ln86 = add i32 %e_94, i32 %trunc_ln86

]]></Node>
<StgValue><ssdm name="add_ln86"/></StgValue>
</operation>

<operation id="2810" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2520 %trunc_ln3 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ctx_load_34, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="2811" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2521 %add_ln87 = add i32 %e_93, i32 %trunc_ln3

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="2812" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2451 %and_ln67_125 = and i32 %a_94, i32 %a_93

]]></Node>
<StgValue><ssdm name="and_ln67_125"/></StgValue>
</operation>

<operation id="2813" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2452 %and_ln67_126 = and i32 %a_94, i32 %a_92

]]></Node>
<StgValue><ssdm name="and_ln67_126"/></StgValue>
</operation>

<operation id="2814" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2453 %xor_ln67_250 = xor i32 %and_ln67_123, i32 %and_ln67_126

]]></Node>
<StgValue><ssdm name="xor_ln67_250"/></StgValue>
</operation>

<operation id="2815" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2454 %xor_ln67_251 = xor i32 %xor_ln67_250, i32 %and_ln67_125

]]></Node>
<StgValue><ssdm name="xor_ln67_251"/></StgValue>
</operation>

<operation id="2816" st_id="54" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2456 %add_ln75_124 = add i32 %xor_ln67_251, i32 %t1_62

]]></Node>
<StgValue><ssdm name="add_ln75_124"/></StgValue>
</operation>

<operation id="2817" st_id="54" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2457 %a_95 = add i32 %add_ln75_124, i32 %xor_ln67_249

]]></Node>
<StgValue><ssdm name="a_95"/></StgValue>
</operation>

<operation id="2818" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2479 %lshr_ln67_188 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_95, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_188"/></StgValue>
</operation>

<operation id="2819" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:2480 %trunc_ln67_189 = trunc i32 %a_95

]]></Node>
<StgValue><ssdm name="trunc_ln67_189"/></StgValue>
</operation>

<operation id="2820" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
._crit_edge:2481 %or_ln67_188 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln67_189, i30 %lshr_ln67_188

]]></Node>
<StgValue><ssdm name="or_ln67_188"/></StgValue>
</operation>

<operation id="2821" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2482 %lshr_ln67_189 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_95, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_189"/></StgValue>
</operation>

<operation id="2822" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="13" op_0_bw="32">
<![CDATA[
._crit_edge:2483 %trunc_ln67_190 = trunc i32 %a_95

]]></Node>
<StgValue><ssdm name="trunc_ln67_190"/></StgValue>
</operation>

<operation id="2823" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge:2484 %or_ln67_189 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln67_190, i19 %lshr_ln67_189

]]></Node>
<StgValue><ssdm name="or_ln67_189"/></StgValue>
</operation>

<operation id="2824" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2485 %lshr_ln67_190 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_95, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln67_190"/></StgValue>
</operation>

<operation id="2825" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="22" op_0_bw="32">
<![CDATA[
._crit_edge:2486 %trunc_ln67_191 = trunc i32 %a_95

]]></Node>
<StgValue><ssdm name="trunc_ln67_191"/></StgValue>
</operation>

<operation id="2826" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
._crit_edge:2487 %or_ln67_190 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln67_191, i10 %lshr_ln67_190

]]></Node>
<StgValue><ssdm name="or_ln67_190"/></StgValue>
</operation>

<operation id="2827" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2488 %xor_ln67_252 = xor i32 %or_ln67_188, i32 %or_ln67_189

]]></Node>
<StgValue><ssdm name="xor_ln67_252"/></StgValue>
</operation>

<operation id="2828" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2489 %xor_ln67_253 = xor i32 %xor_ln67_252, i32 %or_ln67_190

]]></Node>
<StgValue><ssdm name="xor_ln67_253"/></StgValue>
</operation>

<operation id="2829" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2490 %xor_ln67_254 = xor i32 %a_94, i32 %a_93

]]></Node>
<StgValue><ssdm name="xor_ln67_254"/></StgValue>
</operation>

<operation id="2830" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2491 %and_ln67_127 = and i32 %a_95, i32 %xor_ln67_254

]]></Node>
<StgValue><ssdm name="and_ln67_127"/></StgValue>
</operation>

<operation id="2831" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2492 %xor_ln67_255 = xor i32 %and_ln67_127, i32 %and_ln67_125

]]></Node>
<StgValue><ssdm name="xor_ln67_255"/></StgValue>
</operation>

<operation id="2832" st_id="54" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2495 %add_ln80_1 = add i32 %xor_ln67_255, i32 %trunc_ln80

]]></Node>
<StgValue><ssdm name="add_ln80_1"/></StgValue>
</operation>

<operation id="2833" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2496 %add_ln80_2 = add i32 %xor_ln67_253, i32 %t1_63

]]></Node>
<StgValue><ssdm name="add_ln80_2"/></StgValue>
</operation>

<operation id="2834" st_id="54" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2497 %add_ln80 = add i32 %add_ln80_2, i32 %add_ln80_1

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="2835" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2499 %add_ln81 = add i32 %a_95, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="2836" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:2500 %or_ln81_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %add_ln81, i32 %add_ln80

]]></Node>
<StgValue><ssdm name="or_ln81_3"/></StgValue>
</operation>

<operation id="2837" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
._crit_edge:2501 %store_ln81 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_37, i64 %or_ln81_3, i8 255

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="2838" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge:2509 %ctx_load_33 = load i4 %ctx_addr_39

]]></Node>
<StgValue><ssdm name="ctx_load_33"/></StgValue>
</operation>

<operation id="2839" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge:2510 %trunc_ln84 = trunc i64 %ctx_load_33

]]></Node>
<StgValue><ssdm name="trunc_ln84"/></StgValue>
</operation>

<operation id="2840" st_id="54" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2511 %add_ln84_1 = add i32 %trunc_ln84, i32 %t1_63

]]></Node>
<StgValue><ssdm name="add_ln84_1"/></StgValue>
</operation>

<operation id="2841" st_id="54" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2512 %add_ln84 = add i32 %add_ln84_1, i32 %a_92

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="2842" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2513 %trunc_ln2 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ctx_load_33, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="2843" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2514 %add_ln85 = add i32 %e_95, i32 %trunc_ln2

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="2844" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:2522 %or_ln87_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %add_ln87, i32 %add_ln86

]]></Node>
<StgValue><ssdm name="or_ln87_3"/></StgValue>
</operation>

<operation id="2845" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
._crit_edge:2523 %store_ln87 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_40, i64 %or_ln87_3, i8 255

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="2846" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:2515 %or_ln85_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %add_ln85, i32 %add_ln84

]]></Node>
<StgValue><ssdm name="or_ln85_3"/></StgValue>
</operation>

<operation id="2847" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
._crit_edge:2516 %store_ln85 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_39, i64 %or_ln85_3, i8 255

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="2848" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="0">
<![CDATA[
._crit_edge:2524 %ret_ln88 = ret

]]></Node>
<StgValue><ssdm name="ret_ln88"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
