<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2025.1.1</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>6.637</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>6.637</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>6.637</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>3.363</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>3.363</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>3.363</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>3.363</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>67</BRAM>
      <CLB>0</CLB>
      <DSP>1</DSP>
      <FF>2784</FF>
      <LATCH>0</LATCH>
      <LUT>2089</LUT>
      <SRL>223</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>432</BRAM>
      <CLB>0</CLB>
      <DSP>360</DSP>
      <FF>141120</FF>
      <LUT>70560</LUT>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="top_kernel" DISPNAME="inst" RTLNAME="top_kernel">
      <SubModules count="8">A_1_U A_m_axi_U C_1_U C_m_axi_U control_s_axi_U mul_24s_17s_41_1_1_U2 sdiv_38ns_24s_38_42_seq_1_U1 tmp_U</SubModules>
      <Resources BRAM="67" DSP="1" FF="2784" LUT="2089"/>
      <LocalResources FF="614" LUT="105"/>
    </RtlModule>
    <RtlModule CELL="inst/A_1_U" DEPTH="1" TYPE="resource" MODULENAME="A_1_RAM_AUTO_1R1W" DISPNAME="A_1_U" RTLNAME="top_kernel_A_1_RAM_AUTO_1R1W">
      <Resources BRAM="22" LUT="101"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_U" SOURCE="top.cpp:89" STORAGESIZE="24 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_m_axi_U" DEPTH="1" TYPE="resource" MODULENAME="A_m_axi" DISPNAME="A_m_axi_U" RTLNAME="top_kernel_A_m_axi">
      <Resources BRAM="1" FF="741" LUT="532"/>
      <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="A" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="A_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="inst/C_1_U" DEPTH="1" TYPE="resource" MODULENAME="A_1_RAM_AUTO_1R1W" DISPNAME="C_1_U" RTLNAME="top_kernel_A_1_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_U" SOURCE="top.cpp:90" STORAGESIZE="24 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/C_m_axi_U" DEPTH="1" TYPE="resource" MODULENAME="C_m_axi" DISPNAME="C_m_axi_U" RTLNAME="top_kernel_C_m_axi">
      <Resources FF="998" LUT="756"/>
      <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="C" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="C_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="inst/control_s_axi_U" DEPTH="1" TYPE="resource" MODULENAME="control_s_axi" DISPNAME="control_s_axi_U" RTLNAME="top_kernel_control_s_axi">
      <Resources FF="181" LUT="178"/>
      <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="inst/mul_24s_17s_41_1_1_U2" DEPTH="1" TYPE="rtl" MODULENAME="mul_24s_17s_41_1_1" DISPNAME="mul_24s_17s_41_1_1_U2" RTLNAME="top_kernel_mul_24s_17s_41_1_1">
      <Resources DSP="1" LUT="59"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U1" DEPTH="1" TYPE="rtl" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U1" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <SubModules count="1">top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u</SubModules>
      <Resources FF="250" LUT="226"/>
      <LocalResources FF="87" LUT="29"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u" DEPTH="2" TYPE="rtl" MODULENAME="sdiv_38ns_24s_38_42_seq_1_divseq" DISPNAME="sdiv_38ns_24s_38_42_seq_1_divseq_u" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq">
      <Resources FF="163" LUT="197"/>
    </RtlModule>
    <RtlModule CELL="inst/tmp_U" DEPTH="1" TYPE="resource" MODULENAME="A_1_RAM_AUTO_1R1W" DISPNAME="tmp_U" RTLNAME="top_kernel_A_1_RAM_AUTO_1R1W">
      <Resources BRAM="22" LUT="98"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="tmp_U" SOURCE="top.cpp:91" STORAGESIZE="24 512 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="tmp" VISIBLE="true"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="6.574" DATAPATH_LOGIC_DELAY="5.114" DATAPATH_NET_DELAY="1.460" ENDPOINT_PIN="select_ln56_3_reg_1580_reg[11]/D" LOGIC_LEVELS="19" MAX_FANOUT="23" SLACK="3.363" STARTPOINT_PIN="tmp_U/ram_reg_bram_0/CLKARDCLK">
      <CELL NAME="tmp_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_1" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_2" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_3" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_4" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_5" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_6" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_7" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[7]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="top_kernel.v" LINE_NUMBER="1901"/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[7]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[23]_i_3" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[22]_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[11]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="top_kernel.v" LINE_NUMBER="9"/>
      <CELL NAME="select_ln56_3_reg_1580_reg[11]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel.v" LINE_NUMBER="715"/>
      <MODULE_INSTANCES>tmp_U</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.574" DATAPATH_LOGIC_DELAY="5.114" DATAPATH_NET_DELAY="1.460" ENDPOINT_PIN="select_ln56_3_reg_1580_reg[13]/D" LOGIC_LEVELS="19" MAX_FANOUT="23" SLACK="3.363" STARTPOINT_PIN="tmp_U/ram_reg_bram_0/CLKARDCLK">
      <CELL NAME="tmp_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_1" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_2" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_3" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_4" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_5" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_6" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_7" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[7]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="top_kernel.v" LINE_NUMBER="1901"/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[7]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[23]_i_3" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[22]_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[13]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="top_kernel.v" LINE_NUMBER="9"/>
      <CELL NAME="select_ln56_3_reg_1580_reg[13]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel.v" LINE_NUMBER="715"/>
      <MODULE_INSTANCES>tmp_U</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.574" DATAPATH_LOGIC_DELAY="5.114" DATAPATH_NET_DELAY="1.460" ENDPOINT_PIN="select_ln56_3_reg_1580_reg[15]/D" LOGIC_LEVELS="19" MAX_FANOUT="23" SLACK="3.363" STARTPOINT_PIN="tmp_U/ram_reg_bram_0/CLKARDCLK">
      <CELL NAME="tmp_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_1" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_2" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_3" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_4" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_5" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_6" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_7" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[7]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="top_kernel.v" LINE_NUMBER="1901"/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[7]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[23]_i_3" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[22]_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[15]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="top_kernel.v" LINE_NUMBER="9"/>
      <CELL NAME="select_ln56_3_reg_1580_reg[15]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel.v" LINE_NUMBER="715"/>
      <MODULE_INSTANCES>tmp_U</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.574" DATAPATH_LOGIC_DELAY="5.114" DATAPATH_NET_DELAY="1.460" ENDPOINT_PIN="select_ln56_3_reg_1580_reg[17]/D" LOGIC_LEVELS="19" MAX_FANOUT="23" SLACK="3.363" STARTPOINT_PIN="tmp_U/ram_reg_bram_0/CLKARDCLK">
      <CELL NAME="tmp_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_1" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_2" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_3" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_4" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_5" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_6" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_7" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[7]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="top_kernel.v" LINE_NUMBER="1901"/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[7]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[23]_i_3" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[22]_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[17]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="top_kernel.v" LINE_NUMBER="9"/>
      <CELL NAME="select_ln56_3_reg_1580_reg[17]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel.v" LINE_NUMBER="715"/>
      <MODULE_INSTANCES>tmp_U</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.574" DATAPATH_LOGIC_DELAY="5.114" DATAPATH_NET_DELAY="1.460" ENDPOINT_PIN="select_ln56_3_reg_1580_reg[19]/D" LOGIC_LEVELS="19" MAX_FANOUT="23" SLACK="3.363" STARTPOINT_PIN="tmp_U/ram_reg_bram_0/CLKARDCLK">
      <CELL NAME="tmp_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_1" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_2" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_3" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_4" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_5" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_6" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_7" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[7]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="top_kernel.v" LINE_NUMBER="1901"/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[7]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[23]_i_3" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[22]_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
      <CELL NAME="mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[19]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="top_kernel.v" LINE_NUMBER="9"/>
      <CELL NAME="select_ln56_3_reg_1580_reg[19]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel.v" LINE_NUMBER="715"/>
      <MODULE_INSTANCES>tmp_U</MODULE_INSTANCES>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/top_kernel_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/top_kernel_failfast_synth.rpt"/>
    <ReportFile TYPE="power" PATH="verilog/report/top_kernel_power_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/top_kernel_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/top_kernel_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/top_kernel_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/top_kernel_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Tue Feb 03 00:52:39 EST 2026"/>
    <item NAME="Version" VALUE="2025.1 (Build 6214317 on Sep 11 2025)"/>
    <item NAME="Project" VALUE="project_1"/>
    <item NAME="Solution" VALUE="hls (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynquplus"/>
    <item NAME="Target device" VALUE="xczu3eg-sbva484-1-e"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

