#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Jun  2 16:41:00 2024
# Process ID: 15052
# Current directory: C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.runs/synth_1
# Command line: vivado.exe -log Top_NEXYS_A7_100T.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_NEXYS_A7_100T.tcl
# Log file: C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.runs/synth_1/Top_NEXYS_A7_100T.vds
# Journal file: C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top_NEXYS_A7_100T.tcl -notrace
Command: synth_design -top Top_NEXYS_A7_100T -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12524 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 787.785 ; gain = 234.246
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_NEXYS_A7_100T' [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/new/Top_NEXYS_A7_100T.sv:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory_IO' [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/InstructionMemory_IO.sv:7]
INFO: [Synth 8-3876] $readmem data file 'TestIO.dat' is read successfully [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/InstructionMemory_IO.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory_IO' (1#1) [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/InstructionMemory_IO.sv:7]
INFO: [Synth 8-6157] synthesizing module 'MIPS' [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/MIPS.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/Decoder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'MUX2X5' [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/MUX2X5.sv:6]
INFO: [Synth 8-226] default block is never used [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/MUX2X5.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'MUX2X5' (2#1) [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/MUX2X5.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (3#1) [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/Decoder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/DataPath.sv:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/PC.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (4#1) [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/PC.sv:23]
INFO: [Synth 8-6157] synthesizing module 'PCadder' [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/PCadder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'CLA32' [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/CLA32.sv:23]
INFO: [Synth 8-6157] synthesizing module 'CLA4' [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/CLA4.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'CLA4' (5#1) [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/CLA4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'CLA4_Marked' [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/CLA4_Marked.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'CLA4_Marked' (6#1) [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/CLA4_Marked.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'CLA32' (7#1) [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/CLA32.sv:23]
INFO: [Synth 8-6157] synthesizing module 'MUX2X32' [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/MUX2X32.sv:1]
INFO: [Synth 8-226] default block is never used [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/MUX2X32.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'MUX2X32' (8#1) [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/MUX2X32.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'PCadder' (9#1) [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/PCadder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/RegisterFile.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (10#1) [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/RegisterFile.sv:23]
INFO: [Synth 8-6157] synthesizing module 'EXTENDER' [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/EXTENDER.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'EXTENDER' (11#1) [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/EXTENDER.sv:22]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/ALU.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ALUCONTROL' [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/ALUCONTROL.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUCONTROL' (12#1) [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/ALUCONTROL.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Shifter' [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/Shifter.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'Shifter' (13#1) [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/Shifter.sv:5]
INFO: [Synth 8-6157] synthesizing module 'MUX6X32' [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/MUX6X32.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/MUX6X32.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'MUX6X32' (14#1) [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/MUX6X32.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (15#1) [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/ALU.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (16#1) [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/DataPath.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'MIPS' (17#1) [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/MIPS.sv:23]
INFO: [Synth 8-6157] synthesizing module 'DMDecoder_NEXYS_A7_100T' [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/new/DMDecoder_NEXYS_A7_100T.sv:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/DataMemory.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (18#1) [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/DataMemory.sv:7]
INFO: [Synth 8-6157] synthesizing module 'IO' [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/IO.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'IO' (19#1) [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/IO.sv:23]
INFO: [Synth 8-6157] synthesizing module 'CLK_div' [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/new/CLK_DIV.sv:23]
	Parameter N bound to: 32'sb00000000000000011000011010100000 
INFO: [Synth 8-6155] done synthesizing module 'CLK_div' (20#1) [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/new/CLK_DIV.sv:23]
INFO: [Synth 8-6157] synthesizing module 'MUX7SEG' [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/MUX7SEG.sv:25]
INFO: [Synth 8-226] default block is never used [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/MUX7SEG.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'MUX7SEG' (21#1) [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/MUX7SEG.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'DMDecoder_NEXYS_A7_100T' (22#1) [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/new/DMDecoder_NEXYS_A7_100T.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Top_NEXYS_A7_100T' (23#1) [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/new/Top_NEXYS_A7_100T.sv:23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DMDataAddr[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DMDataAddr[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DMDataAddr[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DMDataAddr[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DMDataAddr[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DMDataAddr[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DMDataAddr[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DMDataAddr[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DMDataAddr[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DMDataAddr[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DMDataAddr[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DMDataAddr[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DMDataAddr[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DMDataAddr[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DMDataAddr[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DMDataAddr[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DMDataAddr[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DMDataAddr[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DMDataAddr[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DMDataAddr[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DMDataAddr[11]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DMDataAddr[10]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DMDataAddr[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DMDataAddr[0]
WARNING: [Synth 8-3331] design DataPath has unconnected port Instruction[31]
WARNING: [Synth 8-3331] design DataPath has unconnected port Instruction[30]
WARNING: [Synth 8-3331] design DataPath has unconnected port Instruction[29]
WARNING: [Synth 8-3331] design DataPath has unconnected port Instruction[28]
WARNING: [Synth 8-3331] design DataPath has unconnected port Instruction[27]
WARNING: [Synth 8-3331] design DataPath has unconnected port Instruction[26]
WARNING: [Synth 8-3331] design DataPath has unconnected port DMWriteEn
WARNING: [Synth 8-3331] design Decoder has unconnected port Instruction[25]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instruction[24]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instruction[23]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instruction[22]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instruction[21]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instruction[20]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instruction[19]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instruction[18]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instruction[17]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instruction[16]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instruction[15]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instruction[14]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instruction[13]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instruction[12]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instruction[11]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instruction[10]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instruction[9]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instruction[8]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instruction[7]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instruction[6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 860.887 ; gain = 307.348
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 863.801 ; gain = 310.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 863.801 ; gain = 310.262
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 863.801 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/constrs_1/imports/Desktop/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/constrs_1/imports/Desktop/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/constrs_1/imports/Desktop/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_NEXYS_A7_100T_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_NEXYS_A7_100T_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 985.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 985.195 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 985.195 ; gain = 431.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 985.195 ; gain = 431.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 985.195 ; gain = 431.656
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "Controls" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "alter" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 985.195 ; gain = 431.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input      4 Bit         XORs := 48    
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  14 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 19    
	  11 Input     13 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module InstructionMemory_IO 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input     32 Bit        Muxes := 1     
Module MUX2X5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input     13 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module CLA4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
Module CLA4_Marked 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
Module CLA32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
Module MUX2X32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PCadder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module IO 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module CLK_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MUX7SEG 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "decoder/Controls" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "decoder/alter" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3331] design DMDecoder_NEXYS_A7_100T has unconnected port addr[1]
WARNING: [Synth 8-3331] design DMDecoder_NEXYS_A7_100T has unconnected port addr[0]
WARNING: [Synth 8-3331] design InstructionMemory_IO has unconnected port Addr[5]
WARNING: [Synth 8-3331] design InstructionMemory_IO has unconnected port Addr[4]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 985.195 ; gain = 431.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------+------------------------+-----------+----------------------+------------------------------+
|Module Name       | RTL Object             | Inference | Size (Depth x Width) | Primitives                   | 
+------------------+------------------------+-----------+----------------------+------------------------------+
|Top_NEXYS_A7_100T | mips/DP/RF/RegFile_reg | Implied   | 32 x 32              | RAM32M x 12	                 | 
|Top_NEXYS_A7_100T | DMdecoder/DM/RAM_reg   | Implied   | 64 x 32              | RAM16X1S x 64	RAM32X1S x 32	 | 
+------------------+------------------------+-----------+----------------------+------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 985.195 ; gain = 431.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1150.387 ; gain = 596.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------------+------------------------+-----------+----------------------+------------------------------+
|Module Name       | RTL Object             | Inference | Size (Depth x Width) | Primitives                   | 
+------------------+------------------------+-----------+----------------------+------------------------------+
|Top_NEXYS_A7_100T | mips/DP/RF/RegFile_reg | Implied   | 32 x 32              | RAM32M x 12	                 | 
|Top_NEXYS_A7_100T | DMdecoder/DM/RAM_reg   | Implied   | 64 x 32              | RAM16X1S x 64	RAM32X1S x 32	 | 
+------------------+------------------------+-----------+----------------------+------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 1150.387 ; gain = 596.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 1151.258 ; gain = 597.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 1151.258 ; gain = 597.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 1151.258 ; gain = 597.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 1151.258 ; gain = 597.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 1151.258 ; gain = 597.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 1151.258 ; gain = 597.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     8|
|3     |LUT1     |     2|
|4     |LUT2     |     2|
|5     |LUT3     |    12|
|6     |LUT4     |    92|
|7     |LUT5     |   178|
|8     |LUT6     |    89|
|9     |MUXF7    |     4|
|10    |RAM32M   |    12|
|11    |RAM32X1S |    32|
|12    |FDCE     |    11|
|13    |FDPE     |     8|
|14    |FDRE     |    75|
|15    |IBUF     |    20|
|16    |OBUF     |    15|
+------+---------+------+

Report Instance Areas: 
+------+-----------------+------------------------+------+
|      |Instance         |Module                  |Cells |
+------+-----------------+------------------------+------+
|1     |top              |                        |   561|
|2     |  DMdecoder      |DMDecoder_NEXYS_A7_100T |   176|
|3     |    DM           |DataMemory              |    32|
|4     |    clk_divider  |CLK_div                 |    52|
|5     |    io           |IO                      |    50|
|6     |    mux7seg      |MUX7SEG                 |    42|
|7     |  mips           |MIPS                    |   349|
|8     |    DP           |DataPath                |   349|
|9     |      PCregister |PC                      |   337|
|10    |      RF         |RegisterFile            |    12|
+------+-----------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 1151.258 ; gain = 597.719
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:49 . Memory (MB): peak = 1151.258 ; gain = 476.324
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 1151.258 ; gain = 597.719
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1151.258 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1151.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:57 . Memory (MB): peak = 1151.258 ; gain = 854.438
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1151.258 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.runs/synth_1/Top_NEXYS_A7_100T.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_NEXYS_A7_100T_utilization_synth.rpt -pb Top_NEXYS_A7_100T_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun  2 16:41:59 2024...
