{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1689730764770 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1689730764770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 18 22:39:24 2023 " "Processing started: Tue Jul 18 22:39:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1689730764770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1689730764770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controlador -c controlador " "Command: quartus_map --read_settings_files=on --write_settings_files=off controlador -c controlador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1689730764771 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1689730764968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador/reg_states.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador/reg_states.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_states-Behavioral " "Found design unit 1: reg_states-Behavioral" {  } { { "registrador/reg_states.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/Controller/Controller/registrador/reg_states.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689730765227 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_states " "Found entity 1: reg_states" {  } { { "registrador/reg_states.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/Controller/Controller/registrador/reg_states.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689730765227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689730765227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador/ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador/ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffd-Behavioral " "Found design unit 1: ffd-Behavioral" {  } { { "registrador/ffd.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/Controller/Controller/registrador/ffd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689730765229 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "registrador/ffd.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/Controller/Controller/registrador/ffd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689730765229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689730765229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica combinacional/comb_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logica combinacional/comb_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comb_logic-behav " "Found design unit 1: comb_logic-behav" {  } { { "logica combinacional/comb_logic.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/Controller/Controller/logica combinacional/comb_logic.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689730765230 ""} { "Info" "ISGN_ENTITY_NAME" "1 comb_logic " "Found entity 1: comb_logic" {  } { { "logica combinacional/comb_logic.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/Controller/Controller/logica combinacional/comb_logic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689730765230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689730765230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-Behavioral " "Found design unit 1: controlador-Behavioral" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/Controller/Controller/controlador.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689730765232 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/Controller/Controller/controlador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689730765232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689730765232 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controlador " "Elaborating entity \"controlador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1689730765251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comb_logic comb_logic:cl " "Elaborating entity \"comb_logic\" for hierarchy \"comb_logic:cl\"" {  } { { "controlador.vhd" "cl" { Text "C:/altera/13.0sp1/Processador/Control Unit/Controller/Controller/controlador.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689730765262 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "alu_s1 comb_logic.vhd(41) " "VHDL Signal Declaration warning at comb_logic.vhd(41): used implicit default value for signal \"alu_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "logica combinacional/comb_logic.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/Controller/Controller/logica combinacional/comb_logic.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1689730765262 "|controlador|comb_logic:cl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_states reg_states:reg " "Elaborating entity \"reg_states\" for hierarchy \"reg_states:reg\"" {  } { { "controlador.vhd" "reg" { Text "C:/altera/13.0sp1/Processador/Control Unit/Controller/Controller/controlador.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689730765264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd reg_states:reg\|ffd:FF0 " "Elaborating entity \"ffd\" for hierarchy \"reg_states:reg\|ffd:FF0\"" {  } { { "registrador/reg_states.vhd" "FF0" { Text "C:/altera/13.0sp1/Processador/Control Unit/Controller/Controller/registrador/reg_states.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689730765265 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "alu_s1 GND " "Pin \"alu_s1\" is stuck at GND" {  } { { "controlador.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/Controller/Controller/controlador.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1689730765468 "|controlador|alu_s1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1689730765468 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1689730765596 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689730765596 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1689730765615 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1689730765615 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1689730765615 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1689730765615 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1689730765630 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 18 22:39:25 2023 " "Processing ended: Tue Jul 18 22:39:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1689730765630 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1689730765630 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1689730765630 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1689730765630 ""}
