heat_3d_refsrc_3_Isrc_18_12_17_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_3_Isrc_18_12_17_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_8_Isrc_7_8_15_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((B1 + Isrc0) < (B1 + B1)) && ((Isrc1 + Isrc2) < (B0 + Isrc0))) then 0 else 1)
heat_3d_refsrc_17_Isrc_19_1_17_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_19_1_17_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_21_Isrc_12_14_12_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_17_Isrc_20_16_5_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 6)
heat_3d_refsrc_17_Isrc_20_16_5_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 6)
heat_3d_refsrc_14_Isrc_9_1_13_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (if ((B0 + Isrc0) < (Isrc2 + Isrc2)) then ((B0 + 1) + (B0 * 6)) else ((B0 + B0) + (Isrc0 * Isrc2))))
heat_3d_refsrc_16_Isrc_3_4_15_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc2 - 4))
heat_3d_refsrc_16_Isrc_3_4_15_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc2 - 4))
heat_3d_refsrc_20_Isrc_11_10_13_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
heat_3d_refsrc_20_Isrc_11_10_13_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
heat_3d_refsrc_7_Isrc_3_8_3_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_7_Isrc_3_8_3_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_17_Isrc_13_12_11_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_13_12_11_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_18_13_14_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_18_13_14_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_19_Isrc_16_10_8_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_14_Isrc_12_6_18_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_15_Isrc_7_1_12_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_7_1_12_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_8_Isrc_7_2_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_7_2_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_19_15_9_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_19_15_9_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_15_7_5_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_14_13_13_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_14_13_13_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_13_Isrc_9_3_5_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_9_3_5_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_6_14_12_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_11_Isrc_7_14_18_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - Isrc0))
heat_3d_refsrc_11_Isrc_7_14_18_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - Isrc0))
heat_3d_refsrc_16_Isrc_5_10_8_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 + 3))
heat_3d_refsrc_16_Isrc_5_10_8_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 + 3))
heat_3d_refsrc_3_Isrc_12_15_10_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_2_Isrc_7_6_1_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_19_Isrc_6_11_14_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_12_Isrc_9_6_13_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_11_Isrc_4_10_7_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_4_10_7_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_8_2_10_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else (Isrc2 + 1))
heat_3d_refsrc_9_Isrc_4_2_15_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc3)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_9_Isrc_4_2_15_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc3)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_21_Isrc_2_4_6_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc3 - 1))
heat_3d_refsrc_21_Isrc_2_4_6_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc3 - 1))
heat_3d_refsrc_8_Isrc_8_8_10_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc3 < B1)) then 0 else 1)
heat_3d_refsrc_8_Isrc_8_8_10_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc3 < B1)) then 0 else 1)
heat_3d_refsrc_4_Isrc_11_1_10_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_11_1_10_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_17_Isrc_11_4_5_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_11_4_5_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_15_12_15_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_12_Isrc_15_13_2_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_15_13_2_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_17_Isrc_15_14_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_15_14_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_11_Isrc_14_1_14_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_11_Isrc_14_1_14_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_10_Isrc_1_13_15_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc3 + Isrc2)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_10_Isrc_1_13_15_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc3 + Isrc2)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_7_Isrc_16_14_15_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else 2)
heat_3d_refsrc_7_Isrc_16_14_15_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else 2)
heat_3d_refsrc_15_Isrc_20_4_7_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + Isrc2) + (Isrc0 + Isrc2)) < ((B1 + B0) + (B1 + 1))) then 0 else 2)
heat_3d_refsrc_11_Isrc_3_18_13_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc2 - 2))
heat_3d_refsrc_11_Isrc_3_18_13_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc2 - 2))
heat_3d_refsrc_3_Isrc_20_16_3_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_3_Isrc_20_16_3_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_10_Isrc_1_4_17_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 6))
heat_3d_refsrc_10_Isrc_1_4_17_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 6))
heat_3d_refsrc_2_Isrc_19_15_10_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 4))
heat_3d_refsrc_2_Isrc_19_15_10_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 4))
heat_3d_refsrc_7_Isrc_10_1_5_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_10_1_5_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_8_15_9_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + 2) < (B1 + 1)) && ((Isrc1 + 1) < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_4_3_16_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_9_Isrc_4_3_16_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_2_Isrc_6_16_10_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_16_Isrc_12_17_15_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_16_Isrc_12_17_15_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_4_Isrc_4_18_12_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_4_Isrc_4_18_12_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_18_Isrc_18_14_10_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_18_14_10_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_8_2_7_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else ((B0 + Isrc0) + (Isrc0 * Isrc3)))
heat_3d_refsrc_7_Isrc_17_6_12_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_17_6_12_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_20_Isrc_8_18_15_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_10_Isrc_4_15_15_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc2 - 4))
heat_3d_refsrc_10_Isrc_4_15_15_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc2 - 4))
heat_3d_refsrc_20_Isrc_11_18_9_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_20_Isrc_11_18_9_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_10_Isrc_5_12_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_10_Isrc_5_12_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_8_Isrc_20_7_13_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 2) < (B0 + Isrc1)) && ((Isrc3 + Isrc1) < (B1 + 1))) then 0 else 1)
heat_3d_refsrc_12_Isrc_14_4_7_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_8_5_5_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 3)
heat_3d_refsrc_9_Isrc_7_7_5_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 1) < (B1 + 1)) && ((Isrc2 + Isrc2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_4_Isrc_12_9_18_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else 2)
heat_3d_refsrc_4_Isrc_12_9_18_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else 2)
heat_3d_refsrc_8_Isrc_18_18_4_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_18_18_4_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_1_Isrc_11_4_15_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + 1) < (B1 + Isrc1)) && ((Isrc2 + 1) < B0)) then 0 else 3)
heat_3d_refsrc_17_Isrc_7_1_9_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_7_1_9_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_20_18_6_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_20_18_6_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_13_18_4_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_13_18_4_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_8_1_9_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 2) < (B0 + 1)) && ((Isrc3 + Isrc3) < (B1 + Isrc2))) then 0 else 1)
heat_3d_refsrc_7_Isrc_16_11_6_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_8_Isrc_3_16_6_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_8_Isrc_3_16_6_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_16_Isrc_9_15_3_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_16_Isrc_9_15_3_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_20_Isrc_4_2_10_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (if ((B0 + Isrc0) < (Isrc3 + Isrc2)) then 3 else (4 * (B0 + B0))))
heat_3d_refsrc_18_Isrc_19_14_18_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_19_14_18_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_1_Isrc_16_2_15_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else 3)
heat_3d_refsrc_1_Isrc_16_2_15_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else 3)
heat_3d_refsrc_16_Isrc_9_5_18_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_16_Isrc_9_5_18_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_21_Isrc_16_16_11_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc3 < B1)) then 0 else Isrc2)
heat_3d_refsrc_21_Isrc_16_16_11_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc3 < B1)) then 0 else Isrc2)
heat_3d_refsrc_20_Isrc_10_6_5_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_10_6_5_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_9_3_13_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_9_3_13_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_13_Isrc_3_8_4_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc3 - 5))
heat_3d_refsrc_13_Isrc_3_8_4_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc3 - 5))
heat_3d_refsrc_0_Isrc_5_12_7_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_0_Isrc_5_12_7_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_2_Isrc_11_18_10_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
heat_3d_refsrc_2_Isrc_11_18_10_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
heat_3d_refsrc_10_Isrc_10_1_15_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_10_Isrc_10_1_15_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_15_Isrc_19_13_9_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_19_13_9_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_8_Isrc_15_17_9_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_15_17_9_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_12_13_7_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_1_Isrc_13_2_18_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_13_2_18_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_12_11_3_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 1)
heat_3d_refsrc_6_Isrc_12_11_3_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 1)
heat_3d_refsrc_9_Isrc_7_14_14_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_7_14_14_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_18_15_3_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 4))
heat_3d_refsrc_11_Isrc_18_15_3_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 4))
heat_3d_refsrc_14_Isrc_2_15_18_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc1 - 4))
heat_3d_refsrc_14_Isrc_2_15_18_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc1 - 4))
heat_3d_refsrc_8_Isrc_10_1_7_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_10_1_7_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_1_Isrc_18_12_17_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_18_12_17_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_21_Isrc_9_7_3_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 + 4))
heat_3d_refsrc_21_Isrc_9_7_3_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 + 4))
heat_3d_refsrc_19_Isrc_3_4_7_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc2 + Isrc2)) then 0 else 1)
heat_3d_refsrc_19_Isrc_3_4_7_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc2 + Isrc2)) then 0 else 1)
heat_3d_refsrc_11_Isrc_8_10_5_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_2_9_15_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_1_Isrc_2_9_15_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_20_Isrc_12_15_11_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_15_Isrc_17_8_10_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_17_8_10_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_13_Isrc_14_14_16_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_13_Isrc_14_14_16_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_9_Isrc_16_2_7_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_18_Isrc_1_12_3_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_18_Isrc_1_12_3_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_17_Isrc_18_6_1_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_18_6_1_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_21_Isrc_13_5_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_6_Isrc_13_11_1_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_13_11_1_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_15_12_4_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_15_12_4_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_4_11_12_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_8_Isrc_4_11_12_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_7_Isrc_6_9_15_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_15_Isrc_9_8_2_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_9_8_2_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_12_4_16_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_2_Isrc_6_16_9_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_7_Isrc_7_18_9_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_7_18_9_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_11_9_11_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_13_8_3_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_13_8_3_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_1_Isrc_5_4_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_5_4_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_5_Isrc_10_7_4_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_5_Isrc_10_7_4_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_8_Isrc_17_3_17_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_17_3_17_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_10_8_5_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_10_Isrc_10_8_5_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_6_Isrc_5_7_15_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + 1) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_18_Isrc_19_5_1_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B1 < Isrc0) then 0 else 1)
heat_3d_refsrc_17_Isrc_18_6_15_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_18_6_15_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_3_1_13_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_12_Isrc_3_1_13_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_17_Isrc_14_16_9_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_14_16_9_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_17_14_9_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B1 - Isrc2))
heat_3d_refsrc_10_Isrc_17_14_9_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B1 - Isrc2))
heat_3d_refsrc_1_Isrc_14_16_15_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_14_16_15_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_18_Isrc_7_4_2_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_7_4_2_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_14_2_13_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_14_2_13_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_5_Isrc_18_9_15_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (B1 - Isrc1))
heat_3d_refsrc_5_Isrc_18_9_15_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (B1 - Isrc1))
heat_3d_refsrc_13_Isrc_5_9_2_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 + 2))
heat_3d_refsrc_13_Isrc_5_9_2_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 + 2))
heat_3d_refsrc_18_Isrc_8_9_5_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 2)
heat_3d_refsrc_10_Isrc_2_10_2_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 2))
heat_3d_refsrc_10_Isrc_2_10_2_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 2))
heat_3d_refsrc_9_Isrc_18_2_2_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B1 < Isrc0) then 0 else (2 * 5))
heat_3d_refsrc_13_Isrc_6_9_3_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_4_Isrc_7_10_9_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_7_10_9_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_6_15_10_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_6_Isrc_10_15_3_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + Isrc2) < (B1 + Isrc2)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 6)
heat_3d_refsrc_7_Isrc_5_16_9_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_5_16_9_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_14_2_8_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_14_2_8_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_2_Isrc_4_8_10_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_18_5_4_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_17_9_5_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_17_9_5_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_13_Isrc_5_11_3_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc1)
heat_3d_refsrc_13_Isrc_5_11_3_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc1)
heat_3d_refsrc_1_Isrc_5_13_8_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_5_13_8_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_8_5_5_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_9_2_17_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_9_2_17_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_3_Isrc_6_18_9_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_15_Isrc_13_8_3_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 2) < (B1 + 1)) && ((Isrc3 + 2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_14_Isrc_10_12_18_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_7_Isrc_7_2_2_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_7_2_2_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_12_Isrc_6_7_11_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_18_Isrc_11_4_16_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_18_Isrc_11_4_16_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_1_Isrc_3_18_9_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_1_Isrc_3_18_9_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_5_Isrc_1_13_10_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc1 - 2))
heat_3d_refsrc_5_Isrc_1_13_10_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc1 - 2))
heat_3d_refsrc_17_Isrc_12_7_3_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_19_Isrc_17_13_1_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_17_13_1_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_1_12_15_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc3 + Isrc1)) then 0 else 3)
heat_3d_refsrc_9_Isrc_1_12_15_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc3 + Isrc1)) then 0 else 3)
heat_3d_refsrc_18_Isrc_12_16_11_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_18_Isrc_12_16_11_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_17_Isrc_2_3_8_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 6)
heat_3d_refsrc_17_Isrc_2_3_8_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 6)
heat_3d_refsrc_11_Isrc_10_11_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc1)
heat_3d_refsrc_11_Isrc_10_11_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc1)
heat_3d_refsrc_21_Isrc_18_11_18_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
heat_3d_refsrc_21_Isrc_18_11_18_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
heat_3d_refsrc_3_Isrc_10_17_10_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else ((B0 * 3) + (Isrc3 * 6)))
heat_3d_refsrc_20_Isrc_6_11_8_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_20_Isrc_16_18_13_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 3)
heat_3d_refsrc_20_Isrc_16_18_13_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 3)
heat_3d_refsrc_10_Isrc_8_18_7_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else (Isrc1 - Isrc2))
heat_3d_refsrc_10_Isrc_8_18_7_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else (Isrc1 - Isrc2))
heat_3d_refsrc_0_Isrc_10_6_10_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (6 + 5))
heat_3d_refsrc_0_Isrc_10_6_10_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (6 + 5))
heat_3d_refsrc_2_Isrc_17_10_17_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_2_Isrc_17_10_17_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_4_Isrc_10_10_18_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_10_10_18_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_2_Isrc_18_5_14_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_2_Isrc_18_5_14_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_11_Isrc_8_12_12_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_12_Isrc_16_8_7_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 3)
heat_3d_refsrc_12_Isrc_16_8_7_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 3)
heat_3d_refsrc_13_Isrc_18_1_6_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_14_Isrc_18_17_1_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_14_Isrc_18_17_1_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_7_Isrc_18_14_9_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_18_14_9_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_0_Isrc_1_15_17_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 6))
heat_3d_refsrc_0_Isrc_1_15_17_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 6))
heat_3d_refsrc_7_Isrc_20_17_10_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_20_17_10_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_14_15_2_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_14_15_2_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_13_Isrc_11_18_11_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else Isrc2)
heat_3d_refsrc_13_Isrc_11_18_11_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else Isrc2)
heat_3d_refsrc_19_Isrc_10_14_3_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (if ((B0 + Isrc0) < (Isrc1 + Isrc1)) then ((B0 - 5) + (B0 * 6)) else ((B0 * Isrc3) + (5 - Isrc1))))
heat_3d_refsrc_21_Isrc_13_4_14_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_21_Isrc_13_4_14_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_17_Isrc_7_3_11_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_3_Isrc_1_17_4_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc1 - 6))
heat_3d_refsrc_3_Isrc_1_17_4_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc1 - 6))
heat_3d_refsrc_8_Isrc_13_15_3_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_13_15_3_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_3_Isrc_20_17_10_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_3_Isrc_20_17_10_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_5_Isrc_5_10_15_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_19_17_3_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_19_17_3_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_15_7_1_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc0 - 4))
heat_3d_refsrc_3_Isrc_14_15_18_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc1 - 4))
heat_3d_refsrc_3_Isrc_14_15_18_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc1 - 4))
heat_3d_refsrc_0_Isrc_4_1_15_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc3 + Isrc2)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_0_Isrc_4_1_15_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc3 + Isrc2)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_0_Isrc_4_3_11_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc2)) then 0 else Isrc2)
heat_3d_refsrc_0_Isrc_4_3_11_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc2)) then 0 else Isrc2)
heat_3d_refsrc_0_Isrc_4_11_5_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc0 + Isrc1)) then 0 else Isrc1)
heat_3d_refsrc_0_Isrc_4_11_5_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc0 + Isrc1)) then 0 else Isrc1)
heat_3d_refsrc_0_Isrc_11_6_2_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_0_Isrc_18_1_11_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc2)
heat_3d_refsrc_1_Isrc_5_6_3_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_1_Isrc_12_8_9_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_12_8_9_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_12_12_3_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_0_Isrc_11_6_13_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_0_Isrc_18_2_3_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_18_2_3_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_5_11_12_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_5_11_12_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_19_12_1_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_19_12_1_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_0_Isrc_18_5_13_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_0_Isrc_18_5_13_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_1_Isrc_5_11_14_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_5_11_14_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_19_12_5_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_19_12_5_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_19_12_13_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_19_12_13_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_12_12_8_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else 3)
heat_3d_refsrc_1_Isrc_12_12_8_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else 3)
heat_3d_refsrc_1_Isrc_5_13_17_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_5_13_17_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_19_14_13_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_19_14_13_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_0_Isrc_18_11_8_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
heat_3d_refsrc_1_Isrc_13_2_5_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_6_1_13_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_1_Isrc_19_14_15_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_19_14_15_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_19_16_2_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_19_16_2_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_19_17_8_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_19_17_8_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_7_1_1_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_2_Isrc_7_1_1_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_1_Isrc_20_3_6_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_2_Isrc_7_3_7_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_0_Isrc_18_12_2_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_0_Isrc_18_12_2_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_2_Isrc_20_12_9_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_1_Isrc_6_3_5_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else 3)
heat_3d_refsrc_1_Isrc_6_3_5_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else 3)
heat_3d_refsrc_0_Isrc_4_14_11_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else Isrc2)
heat_3d_refsrc_0_Isrc_4_14_11_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else Isrc2)
heat_3d_refsrc_0_Isrc_18_13_6_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_0_Isrc_18_13_6_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_1_Isrc_13_5_7_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_13_5_7_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_6_5_6_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else 3)
heat_3d_refsrc_1_Isrc_6_5_6_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else 3)
heat_3d_refsrc_0_Isrc_4_16_14_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc2 - 3))
heat_3d_refsrc_0_Isrc_4_16_14_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc2 - 3))
heat_3d_refsrc_0_Isrc_11_16_11_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else Isrc2)
heat_3d_refsrc_0_Isrc_11_16_11_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else Isrc2)
heat_3d_refsrc_4_Isrc_1_12_4_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_4_Isrc_1_12_4_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_0_Isrc_19_6_10_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_2_Isrc_1_1_10_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 2))
heat_3d_refsrc_2_Isrc_1_1_10_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 2))
heat_3d_refsrc_2_Isrc_13_14_18_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_2_Isrc_13_14_18_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_1_Isrc_13_12_11_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_13_12_11_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_0_Isrc_11_17_5_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
heat_3d_refsrc_0_Isrc_11_17_5_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
heat_3d_refsrc_4_Isrc_1_14_14_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_4_Isrc_1_14_14_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_4_Isrc_9_5_5_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_13_17_10_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_2_Isrc_13_17_10_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_1_Isrc_13_15_17_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_13_15_17_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_3_Isrc_14_17_9_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else ((B0 + Isrc1) + (B0 * 6)))
heat_3d_refsrc_2_Isrc_7_8_12_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_2_Isrc_7_8_12_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_0_Isrc_11_17_7_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
heat_3d_refsrc_0_Isrc_11_17_7_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
heat_3d_refsrc_4_Isrc_1_15_2_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc3 + Isrc1)) then 0 else 3)
heat_3d_refsrc_4_Isrc_1_15_2_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc3 + Isrc1)) then 0 else 3)
heat_3d_refsrc_2_Isrc_13_17_18_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_2_Isrc_13_17_18_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_1_Isrc_13_16_12_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_13_16_12_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_7_10_9_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_7_10_9_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_9_1_15_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else ((B0 * Isrc0) + (6 - Isrc3)))
heat_3d_refsrc_4_Isrc_2_2_4_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc3 + Isrc2)) then 0 else 3)
heat_3d_refsrc_4_Isrc_2_2_4_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc3 + Isrc2)) then 0 else 3)
heat_3d_refsrc_0_Isrc_11_17_15_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
heat_3d_refsrc_0_Isrc_11_17_15_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
heat_3d_refsrc_2_Isrc_14_3_5_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_2_Isrc_14_3_5_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_1_Isrc_14_1_15_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_4_Isrc_15_9_17_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_15_9_17_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_7_10_12_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_4_Isrc_2_2_5_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 2)
heat_3d_refsrc_4_Isrc_2_2_5_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 2)
heat_3d_refsrc_0_Isrc_12_1_1_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_1_Isrc_7_1_18_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_7_1_18_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_15_13_5_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 1) < (B1 + Isrc2)) && ((Isrc1 + Isrc2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_4_Isrc_2_8_16_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_4_Isrc_2_8_16_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_0_Isrc_19_7_5_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((B0 + Isrc0) < (B1 + B0)) && ((B1 + Isrc1) < (B0 + Isrc0))) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_7_1_18_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_7_1_18_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_2_12_2_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_4_Isrc_2_12_2_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_4_Isrc_9_6_1_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_9_6_1_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_1_Isrc_7_2_1_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_7_2_1_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_2_12_10_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_4_Isrc_2_12_10_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_4_Isrc_9_6_10_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_9_6_10_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_1_Isrc_7_5_11_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_2_18_11_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_4_Isrc_2_18_11_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_5_Isrc_3_3_11_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else Isrc2)
heat_3d_refsrc_5_Isrc_3_3_11_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else Isrc2)
heat_3d_refsrc_4_Isrc_9_8_9_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + Isrc3) + (Isrc3 + Isrc1)) < ((B1 + 1) + (B0 + B0))) then 0 else 3)
heat_3d_refsrc_1_Isrc_14_2_11_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_14_2_11_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_3_3_13_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_4_Isrc_3_3_13_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_5_Isrc_3_4_5_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 6))
heat_3d_refsrc_5_Isrc_3_4_5_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 6))
heat_3d_refsrc_0_Isrc_12_3_4_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_2_Isrc_1_10_1_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (6 + 5))
heat_3d_refsrc_2_Isrc_1_10_1_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (6 + 5))
heat_3d_refsrc_1_Isrc_14_4_2_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_14_4_2_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_3_Isrc_15_2_18_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_3_Isrc_15_2_18_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_4_Isrc_15_14_13_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_15_14_13_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_3_5_14_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_4_Isrc_3_5_14_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_0_Isrc_19_7_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_0_Isrc_19_7_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_5_Isrc_3_4_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc2 - 2))
heat_3d_refsrc_5_Isrc_3_4_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc2 - 2))
heat_3d_refsrc_2_Isrc_1_11_10_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else Isrc1)
heat_3d_refsrc_2_Isrc_1_11_10_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else Isrc1)
heat_3d_refsrc_1_Isrc_14_7_5_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_14_7_5_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_3_Isrc_15_4_1_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (if ((B0 + Isrc1) < (Isrc0 + Isrc3)) then ((B0 + 1) + (B0 * 6)) else ((B0 - 3) + (B0 * Isrc3))))
heat_3d_refsrc_4_Isrc_15_14_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_15_14_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_3_Isrc_9_3_11_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_3_Isrc_9_3_11_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_4_Isrc_3_6_18_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_4_Isrc_3_6_18_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_5_Isrc_3_8_2_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (6 + 5))
heat_3d_refsrc_5_Isrc_3_8_2_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (6 + 5))
heat_3d_refsrc_0_Isrc_19_12_2_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_0_Isrc_19_12_2_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_2_Isrc_1_12_9_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_1_Isrc_14_15_3_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + 2) < (B1 + Isrc2)) && ((Isrc1 + Isrc2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_4_Isrc_15_16_12_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_15_16_12_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_3_Isrc_9_7_16_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_3_Isrc_9_7_16_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_4_Isrc_3_11_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 2)
heat_3d_refsrc_4_Isrc_3_11_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 2)
heat_3d_refsrc_5_Isrc_3_8_5_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_3_8_5_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_19_13_6_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_5_Isrc_10_8_7_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_10_8_7_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_14_6_1_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc0 - 3))
heat_3d_refsrc_2_Isrc_14_6_1_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc0 - 3))
heat_3d_refsrc_1_Isrc_7_7_13_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_7_7_13_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_15_17_14_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_15_17_14_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_3_12_16_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_4_Isrc_3_12_16_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_3_Isrc_9_10_12_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_5_Isrc_3_11_5_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc3)) then 0 else Isrc1)
heat_3d_refsrc_5_Isrc_3_11_5_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc3)) then 0 else Isrc1)
heat_3d_refsrc_5_Isrc_10_9_1_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_10_9_1_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_9_9_4_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_9_9_4_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_2_Isrc_14_7_2_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc0 - 3))
heat_3d_refsrc_1_Isrc_7_8_10_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_7_8_10_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_16_2_10_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_3_15_4_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc2) < (Isrc3 + Isrc1)) then 0 else 2)
heat_3d_refsrc_4_Isrc_3_15_4_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc2) < (Isrc3 + Isrc1)) then 0 else 2)
heat_3d_refsrc_0_Isrc_12_3_9_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_5_Isrc_3_12_17_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 6))
heat_3d_refsrc_5_Isrc_3_12_17_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 6))
heat_3d_refsrc_5_Isrc_10_11_15_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_9_10_13_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_9_10_13_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_7_9_7_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_7_9_7_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_3_15_14_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_4_Isrc_3_15_14_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_5_Isrc_3_14_15_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc1)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_5_Isrc_3_14_15_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc1)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_0_Isrc_20_1_4_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_3_Isrc_1_2_6_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_4_Isrc_9_13_16_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_9_13_16_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_3_Isrc_15_7_10_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else ((B0 + 1) * (Isrc2 - 2)))
heat_3d_refsrc_1_Isrc_7_10_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((B0 + Isrc0) < (B1 + B0)) && ((Isrc1 + Isrc2) < (B0 + Isrc0))) then 0 else 3)
heat_3d_refsrc_4_Isrc_3_15_15_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc0 + Isrc2)) then 0 else 2)
heat_3d_refsrc_4_Isrc_3_15_15_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc0 + Isrc2)) then 0 else 2)
heat_3d_refsrc_5_Isrc_4_1_3_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc3 - 1))
heat_3d_refsrc_5_Isrc_4_1_3_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc3 - 1))
heat_3d_refsrc_4_Isrc_9_16_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_9_16_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_4_1_16_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 2)
heat_3d_refsrc_4_Isrc_4_1_16_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 2)
heat_3d_refsrc_5_Isrc_4_1_12_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 1))
heat_3d_refsrc_5_Isrc_4_1_12_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 1))
heat_3d_refsrc_4_Isrc_9_18_17_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_9_18_17_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_1_Isrc_14_17_14_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_14_17_14_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_4_4_11_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc1) < (Isrc3 + Isrc2)) then 0 else 2)
heat_3d_refsrc_4_Isrc_4_4_11_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc1) < (Isrc3 + Isrc2)) then 0 else 2)
heat_3d_refsrc_5_Isrc_16_13_11_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else Isrc2)
heat_3d_refsrc_5_Isrc_16_13_11_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else Isrc2)
heat_3d_refsrc_4_Isrc_10_3_16_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_10_3_16_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_1_Isrc_14_18_15_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_14_18_15_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_16_3_15_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else 3)
heat_3d_refsrc_4_Isrc_16_3_15_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else 3)
heat_3d_refsrc_4_Isrc_4_6_7_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 2)
heat_3d_refsrc_4_Isrc_4_6_7_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 2)
heat_3d_refsrc_5_Isrc_17_1_15_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_5_Isrc_17_1_15_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_5_Isrc_10_14_15_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_10_4_1_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_10_4_1_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_2_Isrc_7_13_14_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_2_Isrc_7_13_14_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_1_Isrc_15_1_4_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_15_1_4_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_16_5_12_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_16_5_12_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_4_6_13_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_4_Isrc_4_6_13_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_0_Isrc_20_2_15_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_0_Isrc_20_2_15_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_4_Isrc_10_4_1_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_10_4_1_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_1_Isrc_7_12_2_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_7_12_2_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_15_6_14_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_15_6_14_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_16_5_14_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_16_5_14_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_4_6_13_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_4_Isrc_4_6_13_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_0_Isrc_20_14_18_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_0_Isrc_20_14_18_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_1_Isrc_7_12_2_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_7_12_2_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_15_7_17_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_15_7_17_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_4_8_5_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_4_Isrc_4_8_5_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_4_Isrc_16_6_5_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_5_Isrc_17_3_11_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_5_Isrc_17_3_11_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_0_Isrc_20_17_7_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_0_Isrc_20_17_7_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_6_Isrc_2_18_6_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_6_Isrc_2_18_6_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_0_Isrc_5_17_12_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_0_Isrc_5_17_12_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_1_Isrc_7_17_18_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_7_17_18_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_10_11_8_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_15_8_4_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_15_8_4_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_4_8_15_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc2)) then 0 else 3)
heat_3d_refsrc_4_Isrc_4_8_15_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc2)) then 0 else 3)
heat_3d_refsrc_3_Isrc_1_3_13_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 2))
heat_3d_refsrc_3_Isrc_1_3_13_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 2))
heat_3d_refsrc_5_Isrc_17_8_15_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_5_Isrc_17_8_15_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_1_Isrc_1_4_5_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_1_Isrc_1_4_5_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_6_Isrc_3_2_4_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_6_Isrc_3_2_4_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_3_Isrc_15_8_2_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 4))
heat_3d_refsrc_3_Isrc_15_8_2_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 4))
heat_3d_refsrc_1_Isrc_8_3_1_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + 1) < (B0 + Isrc1)) && ((Isrc1 + 2) < (B1 + 1))) then 0 else 3)
heat_3d_refsrc_1_Isrc_15_10_16_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_15_10_16_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_4_10_13_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_4_Isrc_4_10_13_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_3_Isrc_1_5_5_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (if ((B0 + 1) < (Isrc3 + Isrc2)) then (5 + 6) else ((2 - B0) * (4 - B0))))
heat_3d_refsrc_3_Isrc_1_5_5_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (if ((B0 + 1) < (Isrc3 + Isrc2)) then (5 + 6) else ((2 - B0) * (4 - B0))))
heat_3d_refsrc_1_Isrc_1_5_1_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc3 + Isrc1)) then 0 else 3)
heat_3d_refsrc_1_Isrc_1_5_1_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc3 + Isrc1)) then 0 else 3)
heat_3d_refsrc_6_Isrc_3_3_7_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc1) < (Isrc2 + Isrc2)) then 0 else 6)
heat_3d_refsrc_6_Isrc_3_3_7_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc1) < (Isrc2 + Isrc2)) then 0 else 6)
heat_3d_refsrc_2_Isrc_14_7_9_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_2_Isrc_14_7_9_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_3_Isrc_15_12_1_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_4_Isrc_4_11_10_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 2)
heat_3d_refsrc_4_Isrc_4_11_10_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 2)
heat_3d_refsrc_1_Isrc_15_14_1_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_15_14_1_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_1_5_10_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_1_Isrc_1_5_10_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_6_Isrc_3_5_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_6_Isrc_3_5_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_2_Isrc_7_16_6_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc3))
heat_3d_refsrc_2_Isrc_7_16_6_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc3))
heat_3d_refsrc_4_Isrc_4_14_8_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_4_Isrc_4_14_8_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_1_Isrc_15_14_5_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_15_14_5_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_1_6_15_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc1 + Isrc2)) then 0 else 3)
heat_3d_refsrc_1_Isrc_1_6_15_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc1 + Isrc2)) then 0 else 3)
heat_3d_refsrc_6_Isrc_3_8_1_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc1)) then 0 else 6)
heat_3d_refsrc_6_Isrc_3_8_1_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc1)) then 0 else 6)
heat_3d_refsrc_2_Isrc_8_2_11_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + 1) < (B0 + 1)) && ((Isrc0 + 1) < (B1 + 2))) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_1_6_6_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_4_Isrc_16_8_5_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 3)
heat_3d_refsrc_4_Isrc_16_8_5_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 3)
heat_3d_refsrc_4_Isrc_4_15_11_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc3)) then 0 else 2)
heat_3d_refsrc_4_Isrc_4_15_11_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc3)) then 0 else 2)
heat_3d_refsrc_1_Isrc_15_15_16_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_15_15_16_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_1_7_10_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_1_Isrc_1_7_10_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_5_Isrc_17_12_14_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_6_Isrc_3_9_1_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_6_Isrc_3_9_1_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_4_Isrc_10_11_11_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + Isrc2) + (Isrc3 + Isrc2)) < (B0 + (B1 + B0))) then 0 else 3)
heat_3d_refsrc_4_Isrc_16_9_11_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_16_9_11_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_4_17_9_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_4_Isrc_4_17_9_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_1_Isrc_15_18_9_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_15_18_9_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_1_8_18_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_1_Isrc_1_8_18_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_6_Isrc_3_10_17_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 6)
heat_3d_refsrc_6_Isrc_3_10_17_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 6)
heat_3d_refsrc_1_Isrc_8_3_4_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 3)
heat_3d_refsrc_3_Isrc_9_11_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc1)
heat_3d_refsrc_3_Isrc_9_11_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc1)
heat_3d_refsrc_4_Isrc_4_17_16_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_4_Isrc_4_17_16_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_4_Isrc_16_10_4_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 2)
heat_3d_refsrc_5_Isrc_10_17_11_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc2)
heat_3d_refsrc_5_Isrc_10_17_11_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc2)
heat_3d_refsrc_1_Isrc_1_14_2_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_1_Isrc_1_14_2_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_6_Isrc_3_12_5_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_6_Isrc_3_12_5_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_3_Isrc_10_2_2_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B1 < Isrc0) then 0 else (if (((Isrc0 + 1) < (B0 + B0)) && ((B0 + 2) < Isrc0)) then (5 + 6) else (5 * 5)))
heat_3d_refsrc_3_Isrc_10_2_2_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B1 < Isrc0) then 0 else (if (((Isrc0 + 1) < (B0 + B0)) && ((B0 + 2) < Isrc0)) then (5 + 6) else (5 * 5)))
heat_3d_refsrc_1_Isrc_1_15_6_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc3 + Isrc1)) then 0 else 3)
heat_3d_refsrc_1_Isrc_1_15_6_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc3 + Isrc1)) then 0 else 3)
heat_3d_refsrc_1_Isrc_16_6_11_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_5_Isrc_17_12_17_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (B1 - Isrc3))
heat_3d_refsrc_5_Isrc_17_12_17_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (B1 - Isrc3))
heat_3d_refsrc_6_Isrc_4_1_4_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_6_Isrc_4_1_4_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_4_Isrc_5_1_2_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_5_1_2_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_1_Isrc_1_15_11_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc3) < (Isrc1 + Isrc1)) then 0 else 3)
heat_3d_refsrc_1_Isrc_1_15_11_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc3) < (Isrc1 + Isrc1)) then 0 else 3)
heat_3d_refsrc_6_Isrc_4_1_18_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_6_Isrc_4_1_18_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_0_Isrc_5_18_13_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_0_Isrc_5_18_13_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_2_Isrc_8_3_18_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 1) < (B0 + 2)) && ((2 + Isrc1) < (B1 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_5_1_17_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_5_1_17_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_1_Isrc_2_2_4_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_1_Isrc_2_2_4_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_6_Isrc_4_2_3_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 1)
heat_3d_refsrc_6_Isrc_4_2_3_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 1)
heat_3d_refsrc_3_Isrc_10_3_18_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_10_3_18_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_10_12_10_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_10_12_10_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_0_Isrc_6_2_3_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_4_Isrc_5_2_12_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_5_2_12_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_1_Isrc_2_2_12_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_1_Isrc_2_2_12_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_6_Isrc_4_3_8_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_6_Isrc_4_3_8_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_5_Isrc_17_14_16_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_5_Isrc_17_14_16_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_3_Isrc_10_6_2_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (6 + 5))
heat_3d_refsrc_3_Isrc_10_6_2_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (6 + 5))
heat_3d_refsrc_4_Isrc_10_13_11_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_10_13_11_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_1_Isrc_8_5_2_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_0_Isrc_12_6_15_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_5_Isrc_4_9_1_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc1 + 2))
heat_3d_refsrc_5_Isrc_4_9_1_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc1 + 2))
heat_3d_refsrc_4_Isrc_16_11_1_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_4_Isrc_5_3_7_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_2_6_2_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc3 + Isrc1)) then 0 else 3)
heat_3d_refsrc_1_Isrc_2_6_2_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc3 + Isrc1)) then 0 else 3)
heat_3d_refsrc_6_Isrc_4_3_16_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 6)
heat_3d_refsrc_6_Isrc_4_3_16_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 6)
heat_3d_refsrc_5_Isrc_17_14_18_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_5_Isrc_17_14_18_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_3_Isrc_10_6_2_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_3_Isrc_10_6_2_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_4_Isrc_10_17_1_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_10_17_1_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_2_Isrc_1_17_15_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (B0 - Isrc3))
heat_3d_refsrc_2_Isrc_1_17_15_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (B0 - Isrc3))
heat_3d_refsrc_5_Isrc_4_9_10_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc2 + 1))
heat_3d_refsrc_5_Isrc_4_9_10_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc2 + 1))
heat_3d_refsrc_1_Isrc_16_8_11_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_4_4_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_6_Isrc_4_4_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_1_Isrc_2_7_11_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc3 + Isrc3)) then 0 else 3)
heat_3d_refsrc_1_Isrc_2_7_11_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc3 + Isrc3)) then 0 else 3)
heat_3d_refsrc_5_Isrc_17_15_5_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 4))
heat_3d_refsrc_5_Isrc_17_15_5_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 4))
heat_3d_refsrc_3_Isrc_10_7_6_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (6 + 5))
heat_3d_refsrc_3_Isrc_10_7_6_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (6 + 5))
heat_3d_refsrc_2_Isrc_1_18_14_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (B0 - Isrc3))
heat_3d_refsrc_2_Isrc_1_18_14_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (B0 - Isrc3))
heat_3d_refsrc_6_Isrc_4_5_7_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_6_Isrc_4_5_7_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_1_Isrc_2_9_6_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc3 + Isrc2)) then 0 else 3)
heat_3d_refsrc_1_Isrc_2_9_6_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc3 + Isrc2)) then 0 else 3)
heat_3d_refsrc_2_Isrc_14_10_13_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_2_Isrc_14_10_13_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_2_Isrc_8_6_3_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_2_Isrc_8_6_3_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_3_Isrc_10_8_10_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_3_Isrc_10_8_10_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_4_Isrc_11_1_10_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_11_1_10_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_2_Isrc_2_1_7_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc3 - 5))
heat_3d_refsrc_2_Isrc_2_1_7_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc3 - 5))
heat_3d_refsrc_6_Isrc_4_6_11_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc1 + Isrc2)) then 0 else 1)
heat_3d_refsrc_6_Isrc_4_6_11_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc1 + Isrc2)) then 0 else 1)
heat_3d_refsrc_2_Isrc_14_11_7_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc1)
heat_3d_refsrc_2_Isrc_14_11_7_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc1)
heat_3d_refsrc_0_Isrc_6_3_5_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else (Isrc3 + 3))
heat_3d_refsrc_0_Isrc_6_3_5_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else (Isrc3 + 3))
heat_3d_refsrc_3_Isrc_10_9_12_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_4_Isrc_11_2_17_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_11_2_17_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_4_8_16_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_6_Isrc_4_8_16_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_1_Isrc_2_9_17_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_1_Isrc_2_9_17_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_1_Isrc_8_6_15_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_0_Isrc_6_4_14_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_0_Isrc_6_4_14_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_5_Isrc_17_17_15_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_5_Isrc_17_17_15_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_0_Isrc_12_8_12_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B0) && (Isrc1 < B1)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_0_Isrc_12_8_12_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B0) && (Isrc1 < B1)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_4_Isrc_11_4_10_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_11_4_10_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_16_18_4_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 1) < (B0 + 1)) && ((Isrc0 + Isrc3) < (B1 + Isrc1))) then 0 else 2)
heat_3d_refsrc_4_Isrc_5_9_1_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_5_9_1_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_4_9_5_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_6_Isrc_4_9_5_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_1_Isrc_2_11_16_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_1_Isrc_2_11_16_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_5_Isrc_17_17_18_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_5_Isrc_17_17_18_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_0_Isrc_6_4_15_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_0_Isrc_12_9_10_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 1))
heat_3d_refsrc_0_Isrc_12_9_10_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 1))
heat_3d_refsrc_4_Isrc_11_5_5_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_11_5_5_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_5_10_10_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_5_10_10_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_1_Isrc_16_9_5_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 3)
heat_3d_refsrc_6_Isrc_4_9_15_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc1)) then 0 else 1)
heat_3d_refsrc_6_Isrc_4_9_15_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc1)) then 0 else 1)
heat_3d_refsrc_1_Isrc_2_12_8_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc1 + Isrc2)) then 0 else 3)
heat_3d_refsrc_1_Isrc_2_12_8_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc1 + Isrc2)) then 0 else 3)
heat_3d_refsrc_3_Isrc_15_12_8_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_5_Isrc_18_1_14_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_5_Isrc_18_1_14_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_0_Isrc_12_12_4_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_4_Isrc_11_6_14_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_11_6_14_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_5_11_6_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_5_Isrc_11_2_10_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc0)
heat_3d_refsrc_5_Isrc_11_2_10_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc0)
heat_3d_refsrc_6_Isrc_4_10_13_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_6_Isrc_4_10_13_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_1_Isrc_2_15_9_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc3 + Isrc3)) then 0 else 3)
heat_3d_refsrc_1_Isrc_2_15_9_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc3 + Isrc3)) then 0 else 3)
heat_3d_refsrc_5_Isrc_18_3_11_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_4_Isrc_11_7_9_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_11_7_9_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_5_Isrc_11_6_1_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_6_Isrc_4_11_11_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 1)
heat_3d_refsrc_6_Isrc_4_11_11_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 1)
heat_3d_refsrc_1_Isrc_3_2_4_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_1_Isrc_3_2_4_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_2_Isrc_8_10_3_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_11_8_11_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_11_8_11_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_5_1_12_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_5_1_12_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_1_Isrc_3_4_10_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 3)
heat_3d_refsrc_1_Isrc_3_4_10_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 3)
heat_3d_refsrc_1_Isrc_8_7_11_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else 3)
heat_3d_refsrc_1_Isrc_8_7_11_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else 3)
heat_3d_refsrc_4_Isrc_16_18_6_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_5_Isrc_4_14_18_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc1 - 3))
heat_3d_refsrc_5_Isrc_4_14_18_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc1 - 3))
heat_3d_refsrc_4_Isrc_11_8_18_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_11_8_18_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_5_4_6_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_5_4_6_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_1_Isrc_3_6_1_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 3)
heat_3d_refsrc_1_Isrc_3_6_1_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 3)
heat_3d_refsrc_1_Isrc_8_10_10_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + 2) < (B0 + 1)) && ((Isrc0 + 1) < (B1 + 2))) then 0 else 3)
heat_3d_refsrc_0_Isrc_6_4_18_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else (6 + 5))
heat_3d_refsrc_0_Isrc_6_4_18_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else (6 + 5))
heat_3d_refsrc_1_Isrc_16_9_9_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_11_10_12_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_11_10_12_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_1_Isrc_3_7_8_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_1_Isrc_3_7_8_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_6_Isrc_5_4_17_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_5_4_17_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_0_Isrc_6_11_8_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_0_Isrc_12_13_18_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_4_Isrc_5_14_8_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_5_14_8_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_11_14_5_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_11_14_5_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_3_7_15_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc3) < (Isrc1 + Isrc2)) then 0 else 3)
heat_3d_refsrc_1_Isrc_3_7_15_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc3) < (Isrc1 + Isrc2)) then 0 else 3)
heat_3d_refsrc_4_Isrc_5_14_12_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_5_14_12_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_11_17_8_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_11_17_8_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_1_Isrc_3_9_7_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_1_Isrc_3_9_7_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_2_Isrc_8_10_18_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_4_Isrc_5_15_14_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + 2) < (B1 + 1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 2)
heat_3d_refsrc_4_Isrc_12_3_14_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_1_Isrc_3_10_17_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_1_Isrc_3_10_17_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_4_Isrc_17_1_12_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_17_1_12_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_3_Isrc_1_9_2_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (if ((B0 + 1) < (Isrc1 + Isrc1)) then ((B0 - 6) * (B0 - 3)) else (6 * (B0 + Isrc1))))
heat_3d_refsrc_1_Isrc_3_11_16_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_1_Isrc_3_11_16_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_1_Isrc_8_10_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + 2) < (B0 + 1)) && ((Isrc0 + Isrc2) < (B1 + Isrc3))) then 0 else 3)
heat_3d_refsrc_4_Isrc_17_4_17_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_17_4_17_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_16_10_2_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_3_12_7_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_1_Isrc_3_12_7_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_3_Isrc_10_12_5_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_3_Isrc_10_12_5_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_0_Isrc_6_14_1_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_0_Isrc_12_16_4_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_0_Isrc_12_16_4_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_4_Isrc_17_6_12_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_17_6_12_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_1_Isrc_3_14_8_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_1_Isrc_3_14_8_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_6_Isrc_5_9_2_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_5_9_2_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_3_Isrc_10_16_5_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_3_Isrc_10_16_5_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_0_Isrc_12_18_18_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_4_Isrc_17_8_8_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_17_8_8_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_1_Isrc_3_16_1_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_1_Isrc_3_16_1_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_6_Isrc_5_9_6_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 6)
heat_3d_refsrc_6_Isrc_5_9_6_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 6)
heat_3d_refsrc_3_Isrc_10_17_1_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else ((B0 + Isrc1) + (B0 * 6)))
heat_3d_refsrc_5_Isrc_5_3_3_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_4_Isrc_6_2_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_4_Isrc_17_11_13_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_17_11_13_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_5_Isrc_11_8_10_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc0)
heat_3d_refsrc_5_Isrc_11_8_10_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc0)
heat_3d_refsrc_4_Isrc_12_4_7_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_1_Isrc_3_17_16_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_1_Isrc_3_17_16_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_6_Isrc_5_9_7_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 6)
heat_3d_refsrc_2_Isrc_2_5_2_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc1 + Isrc1)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_2_5_2_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc1 + Isrc1)) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_18_6_1_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_4_Isrc_17_16_17_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_17_16_17_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_5_Isrc_11_12_12_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_5_Isrc_11_12_12_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_1_Isrc_8_14_18_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_2_7_9_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_2_7_9_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_16_13_14_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_16_13_14_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_17_18_14_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_17_18_14_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_5_Isrc_11_12_15_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_1_Isrc_4_3_2_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc0 < B0) then 0 else 3)
heat_3d_refsrc_1_Isrc_4_3_2_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc0 < B0) then 0 else 3)
heat_3d_refsrc_2_Isrc_2_7_14_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 3))
heat_3d_refsrc_2_Isrc_2_7_14_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 3))
heat_3d_refsrc_0_Isrc_6_14_1_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_1_Isrc_16_16_7_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + Isrc1) + (Isrc1 + Isrc2)) < ((B1 + 1) + (B0 + B0))) then 0 else 3)
heat_3d_refsrc_4_Isrc_18_3_12_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_18_3_12_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_1_Isrc_4_7_7_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc2 + Isrc2)) then 0 else 3)
heat_3d_refsrc_1_Isrc_4_7_7_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc2 + Isrc2)) then 0 else 3)
heat_3d_refsrc_3_Isrc_15_14_6_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_2_Isrc_2_11_6_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc1 + Isrc2)) then 0 else Isrc1)
heat_3d_refsrc_2_Isrc_2_11_6_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc1 + Isrc2)) then 0 else Isrc1)
heat_3d_refsrc_0_Isrc_18_14_15_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_0_Isrc_18_14_15_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_1_Isrc_13_7_6_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_3_Isrc_8_10_9_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 2) < (B0 + 1)) && ((Isrc3 + Isrc3) < (B1 + Isrc1))) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_6_8_9_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_0_Isrc_18_16_4_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_0_Isrc_18_16_4_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_3_Isrc_14_14_7_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (if ((B0 + 1) < (Isrc1 + Isrc2)) then (Isrc1 - 3) else ((Isrc2 * 4) + (B0 * 6))))
heat_3d_refsrc_1_Isrc_20_5_18_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_20_5_18_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_0_Isrc_18_18_4_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_0_Isrc_18_18_4_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_2_Isrc_7_4_12_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_1_Isrc_20_12_10_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_0_Isrc_19_2_9_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B1 - Isrc2))
heat_3d_refsrc_0_Isrc_19_2_9_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B1 - Isrc2))
heat_3d_refsrc_2_Isrc_20_16_15_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_2_Isrc_20_16_15_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_2_Isrc_20_18_6_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (B1 - Isrc3))
heat_3d_refsrc_2_Isrc_20_18_6_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (B1 - Isrc3))
heat_3d_refsrc_1_Isrc_13_8_9_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_13_8_9_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_3_Isrc_8_12_1_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_1_Isrc_6_9_4_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 3)
heat_3d_refsrc_1_Isrc_6_9_4_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 3)
heat_3d_refsrc_1_Isrc_13_8_12_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_13_8_12_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_6_13_11_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_1_Isrc_13_9_5_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_13_9_5_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_3_Isrc_1_1_9_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (if ((B0 + 1) < (Isrc2 + Isrc2)) then ((B0 + 1) + (B0 * 6)) else ((B0 * Isrc3) + (B0 - 3))))
heat_3d_refsrc_2_Isrc_7_5_1_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_2_Isrc_7_5_1_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_1_Isrc_20_12_16_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_20_12_16_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_13_10_3_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_13_10_3_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_0_Isrc_5_1_8_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_0_Isrc_5_1_8_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_0_Isrc_19_4_9_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B1 - Isrc2))
heat_3d_refsrc_1_Isrc_20_14_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_20_14_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_13_10_5_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_13_10_5_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_3_Isrc_8_13_1_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + 2) < (B0 + 1)) && ((Isrc0 + Isrc1) < (B1 + Isrc3))) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_1_9_10_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_4_Isrc_1_9_10_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_1_Isrc_20_16_12_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_20_16_12_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_13_9_9_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_2_Isrc_13_9_9_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_1_Isrc_13_11_5_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_13_11_5_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_1_10_17_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_4_Isrc_1_10_17_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_2_Isrc_1_1_3_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc2 + Isrc2)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_1_1_3_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc2 + Isrc2)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_13_10_1_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_2_Isrc_13_10_1_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_1_Isrc_13_12_7_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_13_12_7_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_6_18_8_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_1_Isrc_4_8_13_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc1)) then 0 else 3)
heat_3d_refsrc_1_Isrc_4_8_13_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc1)) then 0 else 3)
heat_3d_refsrc_2_Isrc_2_11_14_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else Isrc1)
heat_3d_refsrc_2_Isrc_2_11_14_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else Isrc1)
heat_3d_refsrc_5_Isrc_18_6_4_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_4_Isrc_6_7_16_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_4_Isrc_12_5_9_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_12_5_9_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_4_11_3_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc0 + Isrc1)) then 0 else 3)
heat_3d_refsrc_1_Isrc_4_11_3_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc0 + Isrc1)) then 0 else 3)
heat_3d_refsrc_6_Isrc_5_9_8_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_5_9_8_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_2_Isrc_2_12_8_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 1))
heat_3d_refsrc_2_Isrc_2_12_8_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 1))
heat_3d_refsrc_4_Isrc_12_7_1_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_12_7_1_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_1_Isrc_4_12_11_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_1_Isrc_4_12_11_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_6_Isrc_5_11_15_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_5_11_15_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_1_Isrc_8_15_13_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((B0 + Isrc3) < (B1 + B0)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_5_Isrc_11_17_4_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
heat_3d_refsrc_5_Isrc_11_17_4_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
heat_3d_refsrc_4_Isrc_12_7_11_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else 3)
heat_3d_refsrc_4_Isrc_12_7_11_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else 3)
heat_3d_refsrc_1_Isrc_4_12_15_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc1 + Isrc1)) then 0 else 3)
heat_3d_refsrc_1_Isrc_4_12_15_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc1 + Isrc1)) then 0 else 3)
heat_3d_refsrc_6_Isrc_5_14_12_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_5_14_12_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_1_Isrc_17_4_17_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_17_4_17_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_5_Isrc_12_2_10_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_4_Isrc_12_7_18_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_3_Isrc_15_14_10_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_3_Isrc_15_14_10_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_1_Isrc_4_13_2_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_1_Isrc_4_13_2_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_6_Isrc_5_15_15_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_5_Isrc_18_11_15_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc1)
heat_3d_refsrc_5_Isrc_18_11_15_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc1)
heat_3d_refsrc_1_Isrc_17_6_4_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_17_6_4_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_18_6_11_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_18_6_11_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_3_Isrc_15_15_1_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 < (B1 + B1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else (Isrc1 - 4))
heat_3d_refsrc_1_Isrc_4_13_10_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_1_Isrc_4_13_10_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_3_Isrc_1_9_7_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (if ((B0 + 1) < (Isrc1 + Isrc1)) then ((B0 - 6) * (B0 - 3)) else (6 * (B0 + Isrc1))))
heat_3d_refsrc_2_Isrc_14_14_5_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_2_Isrc_14_14_5_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_4_Isrc_6_8_11_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_5_Isrc_18_13_4_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_5_Isrc_18_13_4_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_1_Isrc_17_7_6_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_17_7_6_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_18_6_13_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_18_6_13_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_1_Isrc_4_14_17_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_1_Isrc_4_14_17_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_2_Isrc_14_16_14_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_2_Isrc_14_16_14_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_5_Isrc_5_4_3_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_5_4_3_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_18_13_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_5_Isrc_18_13_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_1_Isrc_17_7_8_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_17_7_8_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_18_8_7_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_18_8_7_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_8_15_14_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + Isrc2) < (B1 + Isrc1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_1_Isrc_4_17_17_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_1_Isrc_4_17_17_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_2_Isrc_14_17_11_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc2)
heat_3d_refsrc_2_Isrc_14_17_11_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc2)
heat_3d_refsrc_5_Isrc_5_5_6_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_5_5_6_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_18_13_13_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_5_Isrc_18_13_13_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_1_Isrc_17_9_9_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_17_9_9_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_18_10_5_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_18_10_5_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_0_Isrc_6_14_13_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_2_Isrc_14_18_5_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 3))
heat_3d_refsrc_2_Isrc_14_18_5_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 3))
heat_3d_refsrc_5_Isrc_5_5_6_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_5_Isrc_19_1_10_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (1 + Isrc2))
heat_3d_refsrc_5_Isrc_19_1_10_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (1 + Isrc2))
heat_3d_refsrc_1_Isrc_17_9_17_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_17_9_17_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_18_10_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_18_10_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_9_13_4_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_9_13_4_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_6_1_10_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_2_Isrc_14_18_6_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 3))
heat_3d_refsrc_2_Isrc_14_18_6_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 3))
heat_3d_refsrc_5_Isrc_19_1_10_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_5_Isrc_19_1_10_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_1_Isrc_17_17_15_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_17_17_15_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_3_Isrc_15_17_3_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_3_Isrc_15_17_3_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_4_Isrc_12_10_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else 2)
heat_3d_refsrc_4_Isrc_12_10_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else 2)
heat_3d_refsrc_4_Isrc_18_13_6_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_18_13_6_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_9_15_9_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_2_Isrc_15_9_12_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_0_Isrc_13_5_7_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_0_Isrc_13_5_7_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_4_Isrc_6_11_14_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_1_Isrc_17_18_15_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_17_18_15_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_3_Isrc_16_4_16_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + Isrc2) + (Isrc2 + Isrc1)) < (B0 + (B1 + B0))) then 0 else (Isrc2 - 5))
heat_3d_refsrc_4_Isrc_12_15_2_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_4_Isrc_18_13_18_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_18_13_18_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_3_Isrc_10_17_12_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_3_Isrc_10_17_12_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_0_Isrc_13_5_15_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_18_4_12_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_18_4_12_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_8_16_5_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_18_15_4_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_18_15_4_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_3_Isrc_10_18_15_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_3_Isrc_10_18_15_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_5_Isrc_19_8_16_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_5_Isrc_19_8_16_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_1_Isrc_18_7_15_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_18_7_15_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_0_Isrc_6_16_1_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_4_Isrc_18_15_15_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_18_15_15_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_5_Isrc_5_6_14_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_5_Isrc_5_6_14_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_3_Isrc_11_1_4_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_1_Isrc_18_8_12_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_18_8_12_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_6_2_13_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_4_Isrc_19_2_10_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_19_2_10_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_5_Isrc_5_8_2_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_5_Isrc_5_8_2_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_5_Isrc_12_5_1_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_6_Isrc_9_15_9_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + 2) < (B1 + 1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 6)
heat_3d_refsrc_1_Isrc_18_8_15_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_18_8_15_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_19_2_13_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_19_2_13_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_6_18_10_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_5_Isrc_5_8_18_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_5_Isrc_5_8_18_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_3_Isrc_16_7_2_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc0 - 5))
heat_3d_refsrc_4_Isrc_12_15_3_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_5_Isrc_19_13_2_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_5_Isrc_19_13_2_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_1_Isrc_18_11_12_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_18_11_12_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_19_4_8_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_19_4_8_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_0_Isrc_13_8_12_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_0_Isrc_13_8_12_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_5_Isrc_5_10_5_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_5_Isrc_5_10_5_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_1_Isrc_8_16_11_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_8_16_11_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_5_Isrc_19_18_15_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_5_Isrc_19_18_15_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_4_Isrc_19_4_18_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_19_4_18_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_1_Isrc_8_17_12_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_0_Isrc_7_2_2_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_1_Isrc_18_13_17_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_18_13_17_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_19_6_9_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_19_6_9_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_6_2_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_1_Isrc_18_16_5_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_18_16_5_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_19_8_6_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_19_8_6_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_5_Isrc_12_9_13_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_6_Isrc_10_5_11_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_4_Isrc_7_1_9_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_18_17_17_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_18_17_17_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_19_13_15_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_19_13_15_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_3_Isrc_16_7_10_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc0 - 5))
heat_3d_refsrc_4_Isrc_12_18_3_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_2_Isrc_8_15_17_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 1) < B0) && ((Isrc0 + Isrc1) < (B1 + Isrc2))) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_19_1_18_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_19_1_18_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_19_16_16_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_19_16_16_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_5_Isrc_5_11_2_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else Isrc1)
heat_3d_refsrc_1_Isrc_19_2_11_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_19_17_2_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_19_17_2_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_1_Isrc_9_1_14_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_9_1_14_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_20_7_6_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_6_Isrc_6_4_10_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_6_4_10_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_10_9_4_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_6_Isrc_10_9_4_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_6_Isrc_6_4_17_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_6_4_17_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_1_Isrc_9_6_2_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_9_6_2_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_7_3_1_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_7_3_1_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_0_Isrc_13_10_16_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_0_Isrc_13_10_16_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_3_Isrc_16_8_10_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else ((B0 + 4) * (Isrc2 - 3)))
heat_3d_refsrc_4_Isrc_13_2_12_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_13_2_12_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_9_1_10_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_2_Isrc_9_1_10_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_6_Isrc_10_10_3_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_10_10_3_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_6_8_11_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_1_Isrc_9_12_16_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_9_12_16_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_15_9_16_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc1))
heat_3d_refsrc_2_Isrc_15_9_16_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc1))
heat_3d_refsrc_4_Isrc_7_3_3_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_7_3_3_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_0_Isrc_13_10_17_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_0_Isrc_13_10_17_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_4_Isrc_13_4_7_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_13_4_7_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_10_13_9_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 6)
heat_3d_refsrc_6_Isrc_10_13_9_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 6)
heat_3d_refsrc_1_Isrc_9_14_15_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_2_Isrc_15_12_10_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_2_Isrc_15_12_10_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_4_Isrc_7_3_3_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_7_3_3_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_5_Isrc_5_11_4_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc1)
heat_3d_refsrc_0_Isrc_13_13_14_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_0_Isrc_13_13_14_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_1_Isrc_19_3_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_19_3_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_13_6_3_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_13_6_3_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_10_13_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_10_13_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_4_Isrc_7_3_10_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 2) < (B1 + 1)) && ((Isrc3 + 1) < B0)) then 0 else 3)
heat_3d_refsrc_0_Isrc_13_14_4_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_0_Isrc_13_14_4_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_1_Isrc_19_5_10_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_20_8_3_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_3_Isrc_1_9_12_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 1))
heat_3d_refsrc_3_Isrc_1_9_12_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 1))
heat_3d_refsrc_0_Isrc_7_5_5_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_0_Isrc_7_5_5_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_4_Isrc_13_6_16_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_13_6_16_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_10_14_13_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_10_14_13_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_0_Isrc_13_14_12_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_0_Isrc_13_14_12_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_3_Isrc_1_10_3_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc3 - 5))
heat_3d_refsrc_3_Isrc_1_10_3_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc3 - 5))
heat_3d_refsrc_0_Isrc_7_8_4_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_20_9_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + 2) < (B0 + 1)) && ((Isrc1 + Isrc2) < (B1 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_13_8_3_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 2) < (B1 + 1)) && ((Isrc3 + 2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_3_Isrc_1_15_4_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc1 + Isrc2)) then 0 else (Isrc1 - 4))
heat_3d_refsrc_3_Isrc_1_15_4_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc1 + Isrc2)) then 0 else (Isrc1 - 4))
heat_3d_refsrc_6_Isrc_6_8_13_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_3_Isrc_1_16_18_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc1 - 5))
heat_3d_refsrc_3_Isrc_1_16_18_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc1 - 5))
heat_3d_refsrc_2_Isrc_9_4_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_2_Isrc_9_4_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_1_Isrc_9_15_10_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_9_15_10_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_17_9_10_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_17_9_10_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_3_Isrc_16_12_7_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_2_Isrc_9_5_6_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_1_Isrc_9_16_4_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_9_16_4_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_7_3_13_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_7_3_13_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_1_Isrc_19_6_14_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_19_6_14_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_17_11_5_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_17_11_5_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_4_Isrc_20_8_7_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_20_8_7_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_3_Isrc_1_18_2_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (B0 - Isrc3))
heat_3d_refsrc_3_Isrc_1_18_2_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (B0 - Isrc3))
heat_3d_refsrc_1_Isrc_10_3_15_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + 2) < (B1 + Isrc1)) && ((Isrc1 + Isrc2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_4_Isrc_7_3_16_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_7_3_16_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_17_11_11_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_17_11_11_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_1_Isrc_19_8_6_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_19_8_6_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_20_13_8_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_20_13_8_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_3_Isrc_2_1_8_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 2))
heat_3d_refsrc_3_Isrc_2_1_8_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 2))
heat_3d_refsrc_5_Isrc_20_9_14_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_4_Isrc_13_9_3_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_13_9_3_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_10_17_15_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 6)
heat_3d_refsrc_6_Isrc_10_17_15_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 6)
heat_3d_refsrc_4_Isrc_7_6_12_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_7_6_12_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_5_Isrc_12_10_7_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_6_Isrc_17_14_15_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_17_14_15_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_5_7_18_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_5_7_18_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_3_Isrc_2_2_10_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_2_2_10_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_20_13_14_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 2) < B1) && ((B1 + Isrc3) < (B0 + Isrc1))) then 0 else 2)
heat_3d_refsrc_6_Isrc_6_10_15_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_4_Isrc_13_11_12_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_13_11_12_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_11_2_4_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_11_2_4_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_11_5_9_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_11_5_9_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_17_14_18_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_17_14_18_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_3_Isrc_2_4_3_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_2_4_3_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_5_8_9_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_5_8_9_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_4_Isrc_13_13_16_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_13_13_16_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_11_5_6_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_6_Isrc_11_5_6_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_5_Isrc_5_13_12_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_7_Isrc_11_9_7_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_11_9_7_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_4_Isrc_7_11_13_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_7_11_13_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_3_Isrc_2_10_10_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 6))
heat_3d_refsrc_3_Isrc_2_10_10_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 6))
heat_3d_refsrc_6_Isrc_17_15_5_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_17_15_5_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_5_9_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_5_9_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_13_15_14_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + 2) < (B1 + 1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 2)
heat_3d_refsrc_6_Isrc_11_7_9_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_11_7_9_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_11_10_5_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_11_10_5_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_4_Isrc_7_11_17_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_7_11_17_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_3_Isrc_2_14_2_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc1 - 3))
heat_3d_refsrc_3_Isrc_2_14_2_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc1 - 3))
heat_3d_refsrc_6_Isrc_17_16_8_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_6_Isrc_17_16_8_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_7_Isrc_5_10_14_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_5_10_14_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_1_Isrc_10_5_6_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_10_5_6_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_11_10_18_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_6_Isrc_11_10_18_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_7_Isrc_11_11_17_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_11_11_17_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_4_Isrc_7_16_8_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_7_16_8_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_3_Isrc_2_15_14_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc3) < (Isrc1 + Isrc1)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_3_Isrc_2_15_14_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc3) < (Isrc1 + Isrc1)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_6_Isrc_18_5_7_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_18_5_7_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_5_Isrc_20_12_18_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_5_Isrc_20_12_18_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_7_Isrc_5_12_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_5_12_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_1_Isrc_10_6_4_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_10_6_4_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_7_Isrc_18_15_8_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_18_15_8_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_11_11_12_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_11_11_12_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_11_12_16_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_11_12_16_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_4_Isrc_7_18_5_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_7_18_5_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_20_15_1_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_20_15_1_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_3_Isrc_16_14_1_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_3_Isrc_16_14_1_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_6_Isrc_6_16_14_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_6_Isrc_18_5_10_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_18_5_10_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_0_Isrc_7_8_7_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_7_8_7_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_20_16_1_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_5_Isrc_20_16_1_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_7_Isrc_5_15_9_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + 2) < (B1 + 1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 2)
heat_3d_refsrc_1_Isrc_10_6_8_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_6_Isrc_11_11_14_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_11_11_14_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_18_16_11_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_18_16_11_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_11_14_16_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_11_14_16_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_4_Isrc_8_2_6_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else 2)
heat_3d_refsrc_4_Isrc_8_2_6_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else 2)
heat_3d_refsrc_4_Isrc_20_16_15_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_20_16_15_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_3_Isrc_16_16_15_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_3_Isrc_16_16_15_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_2_Isrc_3_8_16_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 5))
heat_3d_refsrc_2_Isrc_3_8_16_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 5))
heat_3d_refsrc_6_Isrc_18_7_12_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_18_7_12_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_0_Isrc_7_9_17_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc1))
heat_3d_refsrc_0_Isrc_7_9_17_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc1))
heat_3d_refsrc_6_Isrc_11_12_15_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_7_Isrc_18_18_18_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_18_18_18_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_11_16_15_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_11_16_15_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_4_Isrc_8_2_16_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 1) < (B0 + 1)) && ((Isrc0 + Isrc3) < (B1 + Isrc2))) then 0 else 2)
heat_3d_refsrc_5_Isrc_1_6_7_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc2 + 4))
heat_3d_refsrc_5_Isrc_1_6_7_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc2 + 4))
heat_3d_refsrc_3_Isrc_16_17_11_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else Isrc2)
heat_3d_refsrc_2_Isrc_3_13_2_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc1 - 2))
heat_3d_refsrc_2_Isrc_3_13_2_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc1 - 2))
heat_3d_refsrc_6_Isrc_18_8_15_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_6_Isrc_18_8_15_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_4_Isrc_13_16_17_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_13_16_17_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_19_1_4_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_19_1_4_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_11_18_14_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_11_18_14_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_2_Isrc_9_6_5_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_5_Isrc_20_16_16_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_5_Isrc_20_16_16_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_6_Isrc_18_10_11_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_4_Isrc_13_17_10_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_13_17_10_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_7_Isrc_19_6_16_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_19_6_16_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_12_2_9_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_7_Isrc_12_2_9_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_6_Isrc_1_5_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_6_Isrc_1_5_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_4_Isrc_14_1_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_14_1_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_19_7_2_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_19_7_2_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_6_17_18_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_8_Isrc_4_12_11_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_8_Isrc_4_12_11_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_1_Isrc_10_13_2_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_10_13_2_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_1_6_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 1)
heat_3d_refsrc_6_Isrc_1_6_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 1)
heat_3d_refsrc_4_Isrc_14_2_18_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_14_2_18_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_0_Isrc_13_18_1_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_0_Isrc_13_18_1_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_7_Isrc_19_7_15_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_19_7_15_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_4_13_4_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (if (B0 < (Isrc2 + Isrc1)) then ((B0 + 6) + (B0 * 6)) else ((Isrc1 * Isrc1) + (Isrc1 - B0))))
heat_3d_refsrc_7_Isrc_5_17_2_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_5_17_2_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_1_8_18_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_6_Isrc_1_8_18_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_1_Isrc_10_15_1_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + Isrc1) + (Isrc1 + Isrc1)) < ((B1 + B0) + (B0 + Isrc3))) then 0 else 3)
heat_3d_refsrc_4_Isrc_14_3_13_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_14_3_13_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_11_13_15_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + Isrc1) + (Isrc1 + Isrc2)) < ((B1 + 2) + (B0 + B0))) then 0 else 1)
heat_3d_refsrc_0_Isrc_14_3_3_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc0 - 3))
heat_3d_refsrc_4_Isrc_8_3_9_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + 1) < (B0 + Isrc1)) && ((Isrc1 + 2) < (B1 + 1))) then 0 else 2)
heat_3d_refsrc_7_Isrc_19_10_5_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_19_10_5_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_6_4_8_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_6_4_8_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_1_12_1_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_6_Isrc_1_12_1_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_4_Isrc_14_5_12_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_14_5_12_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_3_Isrc_3_4_16_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 5))
heat_3d_refsrc_3_Isrc_3_4_16_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 5))
heat_3d_refsrc_7_Isrc_19_10_13_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_19_10_13_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_18_13_16_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_18_13_16_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_1_12_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_6_Isrc_1_12_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_7_Isrc_6_6_12_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_2_Isrc_15_16_11_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc2)
heat_3d_refsrc_2_Isrc_15_16_11_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc2)
heat_3d_refsrc_4_Isrc_14_9_8_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_14_9_8_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_3_Isrc_3_5_3_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (if ((B0 + 1) < (Isrc3 + Isrc1)) then (Isrc3 - 3) else ((Isrc3 * 2) + (B0 * 6))))
heat_3d_refsrc_3_Isrc_3_5_3_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (if ((B0 + 1) < (Isrc3 + Isrc1)) then (Isrc3 - 3) else ((Isrc3 * 2) + (B0 * 6))))
heat_3d_refsrc_7_Isrc_19_11_15_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_19_11_15_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_1_12_12_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc2) < (Isrc3 + Isrc3)) then 0 else 6)
heat_3d_refsrc_6_Isrc_1_12_12_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc2) < (Isrc3 + Isrc3)) then 0 else 6)
heat_3d_refsrc_6_Isrc_18_15_11_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_18_15_11_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_2_Isrc_15_17_3_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_2_Isrc_15_17_3_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_4_Isrc_14_10_15_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 2)
heat_3d_refsrc_6_Isrc_6_18_12_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_7_Isrc_12_8_14_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_7_Isrc_12_8_14_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_7_Isrc_19_12_2_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_19_12_2_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_1_12_18_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 6)
heat_3d_refsrc_6_Isrc_1_12_18_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 6)
heat_3d_refsrc_6_Isrc_18_15_14_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_18_15_14_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_2_Isrc_15_17_4_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_2_Isrc_15_17_4_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_7_Isrc_12_10_13_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_7_Isrc_12_10_13_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_2_Isrc_3_18_2_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc3 - 1))
heat_3d_refsrc_2_Isrc_3_18_2_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc3 - 1))
heat_3d_refsrc_7_Isrc_19_12_15_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_19_12_15_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_1_Isrc_10_17_5_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_10_17_5_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_1_13_7_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_6_Isrc_1_13_7_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_6_Isrc_18_16_13_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_6_Isrc_18_16_13_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_6_Isrc_11_13_17_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_11_13_17_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_2_Isrc_15_17_5_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc3))
heat_3d_refsrc_2_Isrc_15_17_5_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc3))
heat_3d_refsrc_3_Isrc_3_6_15_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc1 + Isrc2)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_3_Isrc_3_6_15_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc1 + Isrc2)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_4_Isrc_8_8_5_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else 3)
heat_3d_refsrc_3_Isrc_17_1_6_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_2_Isrc_4_1_2_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_12_11_18_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_12_11_18_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_19_16_18_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_19_16_18_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_1_13_9_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc2 + Isrc2)) then 0 else 6)
heat_3d_refsrc_6_Isrc_1_13_9_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc2 + Isrc2)) then 0 else 6)
heat_3d_refsrc_3_Isrc_11_7_11_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (if ((B0 + 1) < (Isrc2 + Isrc1)) then ((B0 + 1) + (B0 * 6)) else ((B0 - 3) + (B0 * Isrc1))))
heat_3d_refsrc_5_Isrc_6_3_2_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_6_Isrc_18_16_17_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_18_16_17_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_11_15_9_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_11_15_9_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_2_Isrc_15_17_10_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_2_Isrc_15_17_10_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_3_Isrc_3_12_17_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_7_Isrc_12_12_4_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc3 < B1)) then 0 else 1)
heat_3d_refsrc_7_Isrc_12_12_4_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc3 < B1)) then 0 else 1)
heat_3d_refsrc_0_Isrc_7_10_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_0_Isrc_7_10_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_7_Isrc_6_6_13_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_6_6_13_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_20_1_16_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_20_1_16_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_1_13_13_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 6)
heat_3d_refsrc_6_Isrc_1_13_13_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 6)
heat_3d_refsrc_6_Isrc_18_18_13_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_18_18_13_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_11_15_18_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_6_Isrc_11_15_18_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_2_Isrc_16_3_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_2_Isrc_16_3_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_2_Isrc_9_6_18_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_2_Isrc_9_6_18_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_7_Isrc_12_12_8_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 2)
heat_3d_refsrc_7_Isrc_12_12_8_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 2)
heat_3d_refsrc_0_Isrc_7_13_8_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_0_Isrc_7_13_8_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_6_Isrc_1_17_18_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_6_Isrc_1_17_18_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_7_Isrc_20_3_3_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + Isrc0) + (Isrc0 + Isrc3)) < ((B1 + B1) + (B1 + B0))) then 0 else 2)
heat_3d_refsrc_6_Isrc_19_1_1_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B1 < Isrc0) then 0 else 1)
heat_3d_refsrc_4_Isrc_14_11_14_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_14_11_14_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_11_16_9_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_11_16_9_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_2_Isrc_16_4_2_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + Isrc3) + (Isrc3 + Isrc1)) < (B0 + (B1 + B0))) then 0 else (Isrc3 - 5))
heat_3d_refsrc_6_Isrc_7_2_2_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_7_2_2_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_12_16_1_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_6_Isrc_1_18_11_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_6_Isrc_1_18_11_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_0_Isrc_7_14_1_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_0_Isrc_7_14_1_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_6_Isrc_12_1_5_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_6_Isrc_7_3_7_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_7_3_7_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_2_1_16_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_6_Isrc_2_1_16_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_0_Isrc_7_17_10_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_0_Isrc_7_17_10_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_4_Isrc_14_17_4_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_4_Isrc_14_17_4_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_8_Isrc_13_1_1_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_7_4_15_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_2_Isrc_4_6_5_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_3_Isrc_11_7_12_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_3_Isrc_11_7_12_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_1_Isrc_11_5_1_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_2_1_18_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_6_Isrc_2_1_18_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_5_Isrc_6_6_4_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else (6 + 5))
heat_3d_refsrc_5_Isrc_6_6_4_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else (6 + 5))
heat_3d_refsrc_0_Isrc_7_18_4_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - Isrc0))
heat_3d_refsrc_0_Isrc_7_18_4_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - Isrc0))
heat_3d_refsrc_4_Isrc_15_3_18_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_15_3_18_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_3_Isrc_17_3_3_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (if (B0 < Isrc0) then ((B0 + 1) + (B0 * 6)) else ((B1 + Isrc0) + (B1 * 6))))
heat_3d_refsrc_8_Isrc_20_5_6_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_8_Isrc_4_13_7_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_8_Isrc_4_13_7_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_6_Isrc_2_3_4_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_6_Isrc_2_3_4_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_3_Isrc_11_11_13_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
heat_3d_refsrc_3_Isrc_11_11_13_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
heat_3d_refsrc_5_Isrc_6_6_7_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_9_Isrc_5_13_8_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_5_13_8_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_0_Isrc_8_3_12_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_5_Isrc_12_15_9_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_4_Isrc_15_3_18_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_15_3_18_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_5_Isrc_1_11_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else Isrc1)
heat_3d_refsrc_5_Isrc_1_11_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else Isrc1)
heat_3d_refsrc_8_Isrc_4_13_8_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_8_Isrc_4_13_8_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_7_Isrc_6_10_14_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_6_10_14_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_2_3_6_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 1)
heat_3d_refsrc_6_Isrc_2_3_6_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 1)
heat_3d_refsrc_7_Isrc_20_4_11_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_20_4_11_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_3_Isrc_11_12_16_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_9_Isrc_5_13_14_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else ((B0 * 5) + (Isrc3 * 4)))
heat_3d_refsrc_2_Isrc_16_5_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_4_Isrc_15_6_11_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_15_6_11_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_2_Isrc_9_8_3_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_9_8_3_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_4_13_16_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_7_Isrc_12_16_15_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_6_Isrc_2_8_7_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_6_Isrc_2_8_7_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_7_Isrc_6_13_10_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_7_Isrc_20_4_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_20_4_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_12_2_1_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_3_Isrc_3_14_15_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc0 + Isrc2)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_3_Isrc_3_14_15_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc0 + Isrc2)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_4_Isrc_15_6_15_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_6_Isrc_2_8_13_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_6_Isrc_2_8_13_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_7_Isrc_20_5_16_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_20_5_16_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_3_Isrc_4_3_7_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 2))
heat_3d_refsrc_3_Isrc_4_3_7_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 2))
heat_3d_refsrc_0_Isrc_14_5_17_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc3))
heat_3d_refsrc_0_Isrc_14_5_17_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc3))
heat_3d_refsrc_8_Isrc_13_2_9_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + Isrc3) + (Isrc3 + Isrc2)) < ((B1 + 2) + (B0 + B0))) then 0 else 1)
heat_3d_refsrc_6_Isrc_7_5_6_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_7_5_6_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_1_Isrc_11_8_11_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_2_12_3_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 1)
heat_3d_refsrc_6_Isrc_2_12_3_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 1)
heat_3d_refsrc_7_Isrc_20_8_1_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_20_8_1_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_19_2_15_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_19_2_15_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_3_Isrc_4_3_12_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 1))
heat_3d_refsrc_3_Isrc_4_3_12_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 1))
heat_3d_refsrc_3_Isrc_17_5_2_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B1 - Isrc3))
heat_3d_refsrc_3_Isrc_17_5_2_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B1 - Isrc3))
heat_3d_refsrc_8_Isrc_20_6_17_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_20_6_17_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_0_Isrc_14_7_9_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_0_Isrc_14_7_9_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_6_Isrc_7_7_18_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_7_7_18_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_2_15_9_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc3 + Isrc3)) then 0 else 1)
heat_3d_refsrc_6_Isrc_2_15_9_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc3 + Isrc3)) then 0 else 1)
heat_3d_refsrc_5_Isrc_6_10_4_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else (Isrc1 + 1))
heat_3d_refsrc_5_Isrc_6_10_4_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else (Isrc1 + 1))
heat_3d_refsrc_0_Isrc_8_4_15_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_5_Isrc_12_15_13_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_7_Isrc_20_12_9_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_6_Isrc_19_4_18_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_19_4_18_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_3_Isrc_4_5_8_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else ((B0 + 4) * (Isrc2 - 1)))
heat_3d_refsrc_3_Isrc_17_8_8_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 6))
heat_3d_refsrc_3_Isrc_17_8_8_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 6))
heat_3d_refsrc_8_Isrc_20_7_9_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 2) < (B0 + Isrc3)) && ((Isrc1 + Isrc2) < B1)) then 0 else 1)
heat_3d_refsrc_0_Isrc_14_7_10_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 3))
heat_3d_refsrc_0_Isrc_14_7_10_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 3))
heat_3d_refsrc_6_Isrc_7_8_12_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_6_Isrc_7_8_12_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_6_Isrc_2_15_9_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_6_Isrc_2_15_9_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_5_Isrc_6_13_1_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_6_Isrc_19_6_14_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_19_6_14_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_2_Isrc_16_11_5_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else Isrc1)
heat_3d_refsrc_2_Isrc_16_11_5_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else Isrc1)
heat_3d_refsrc_3_Isrc_17_14_4_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_3_Isrc_17_14_4_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_0_Isrc_14_8_3_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc0 - 3))
heat_3d_refsrc_0_Isrc_14_8_3_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc0 - 3))
heat_3d_refsrc_6_Isrc_7_11_1_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_13_5_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_13_5_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_6_17_6_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_6_17_6_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_2_15_16_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_6_Isrc_2_15_16_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_6_Isrc_12_2_10_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_12_2_10_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_19_8_7_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_19_8_7_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_2_Isrc_16_12_6_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_2_Isrc_16_12_6_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_3_Isrc_17_16_8_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_3_Isrc_17_16_8_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_9_Isrc_12_5_3_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_7_Isrc_13_6_2_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_13_6_2_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_2_16_18_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_6_Isrc_2_16_18_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_7_Isrc_6_18_9_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_6_Isrc_12_4_13_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 1)
heat_3d_refsrc_6_Isrc_12_4_13_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 1)
heat_3d_refsrc_8_Isrc_13_4_7_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 2) < (B1 + 1)) && ((Isrc3 + 1) < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_19_13_10_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_19_13_10_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_2_Isrc_16_16_5_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 < B0) && (Isrc2 < B1)) && ((B0 + Isrc2) < (B1 + Isrc1))) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_17_17_14_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_3_Isrc_17_17_14_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_1_Isrc_11_9_5_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_11_9_5_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_20_1_2_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_20_1_2_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_7_Isrc_13_13_12_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_13_13_12_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_3_Isrc_11_14_9_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else ((B0 * Isrc2) + (6 - Isrc3)))
heat_3d_refsrc_9_Isrc_5_14_5_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 2) < (B1 + 1)) && ((Isrc3 + 2) < (B0 + 1))) then 0 else (2 * 5))
heat_3d_refsrc_10_Isrc_7_6_15_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_6_Isrc_12_5_6_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_6_Isrc_19_15_16_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_19_15_16_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_2_Isrc_4_6_6_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (6 + 5))
heat_3d_refsrc_2_Isrc_4_6_6_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (6 + 5))
heat_3d_refsrc_8_Isrc_4_14_7_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_8_Isrc_4_14_7_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_3_Isrc_17_18_13_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_3_Isrc_17_18_13_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_1_Isrc_11_12_1_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_11_12_1_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_20_4_11_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 2) < (B0 + Isrc1)) && ((Isrc0 + 1) < (B1 + Isrc1))) then 0 else (2 * 5))
heat_3d_refsrc_7_Isrc_13_17_15_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_13_17_15_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_5_Isrc_12_15_14_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_7_Isrc_20_14_5_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_20_14_5_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_20_7_9_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_20_7_9_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_2_Isrc_4_7_17_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 6))
heat_3d_refsrc_2_Isrc_4_7_17_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 6))
heat_3d_refsrc_6_Isrc_20_3_17_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_20_3_17_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_5_1_6_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_5_1_6_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_3_Isrc_18_1_6_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (6 + 5))
heat_3d_refsrc_3_Isrc_18_1_6_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (6 + 5))
heat_3d_refsrc_1_Isrc_11_12_6_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_11_12_6_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_7_Isrc_13_18_17_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_13_18_17_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_20_15_16_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_20_15_16_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_20_7_13_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + Isrc2) < B1) && ((B1 + Isrc1) < (B0 + Isrc2))) then 0 else 1)
heat_3d_refsrc_2_Isrc_4_8_5_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_4_8_5_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_7_18_13_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_7_18_13_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_20_4_9_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 1) < (B0 + 2)) && ((Isrc0 + 2) < (B1 + Isrc1))) then 0 else 1)
heat_3d_refsrc_8_Isrc_5_3_10_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_5_3_10_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_3_Isrc_18_2_11_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc2)
heat_3d_refsrc_3_Isrc_18_2_11_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc2)
heat_3d_refsrc_1_Isrc_11_17_1_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_11_17_1_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_7_Isrc_14_2_7_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_14_2_7_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_12_7_13_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_8_Isrc_5_8_1_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_5_8_1_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_8_3_6_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 6)
heat_3d_refsrc_6_Isrc_8_3_6_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 6)
heat_3d_refsrc_3_Isrc_18_5_8_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B1 - Isrc3))
heat_3d_refsrc_3_Isrc_18_5_8_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B1 - Isrc3))
heat_3d_refsrc_7_Isrc_6_18_13_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_1_Isrc_11_17_6_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_11_17_6_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_7_Isrc_14_7_17_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_14_7_17_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_3_Isrc_4_9_8_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_4_9_8_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_13_6_17_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_13_6_17_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_1_4_6_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_8_Isrc_1_4_6_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_2_Isrc_16_16_14_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_2_Isrc_16_16_14_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_10_Isrc_14_17_12_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_10_Isrc_14_17_12_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_2_Isrc_9_8_18_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_2_Isrc_9_8_18_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_8_Isrc_5_15_13_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + 2) < (B1 + 1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_6_Isrc_8_3_12_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_3_Isrc_18_7_17_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_3_Isrc_18_7_17_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_9_Isrc_5_16_14_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_5_16_14_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_11_18_10_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_11_18_10_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_7_Isrc_14_8_11_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_14_8_11_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_3_Isrc_4_11_10_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else Isrc1)
heat_3d_refsrc_3_Isrc_4_11_10_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else Isrc1)
heat_3d_refsrc_6_Isrc_12_5_8_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_12_5_8_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_1_5_17_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_8_Isrc_1_5_17_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_8_Isrc_13_7_17_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_13_7_17_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_2_Isrc_17_3_10_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 6))
heat_3d_refsrc_10_Isrc_15_4_2_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_10_Isrc_15_4_2_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_2_Isrc_9_12_3_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_2_Isrc_9_12_3_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_3_Isrc_18_8_8_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_18_8_8_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_8_12_9_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_5_Isrc_12_16_11_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else Isrc2)
heat_3d_refsrc_5_Isrc_12_16_11_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else Isrc2)
heat_3d_refsrc_9_Isrc_5_18_5_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_9_Isrc_5_18_5_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_3_Isrc_4_12_2_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_1_Isrc_12_2_6_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_7_Isrc_14_10_13_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_14_10_13_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_6_Isrc_12_9_1_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_6_Isrc_12_9_1_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_8_Isrc_1_8_10_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_8_Isrc_1_8_10_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_10_Isrc_15_11_14_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc1)
heat_3d_refsrc_10_Isrc_15_11_14_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc1)
heat_3d_refsrc_0_Isrc_14_11_4_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc1)
heat_3d_refsrc_0_Isrc_14_11_4_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc1)
heat_3d_refsrc_2_Isrc_9_13_14_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_2_Isrc_9_13_14_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_11_Isrc_1_3_14_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 3))
heat_3d_refsrc_11_Isrc_1_3_14_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 3))
heat_3d_refsrc_11_Isrc_8_1_13_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 2) < (B0 + 1)) && ((Isrc0 + Isrc0) < (B1 + Isrc3))) then 0 else (Isrc2 - 2))
heat_3d_refsrc_3_Isrc_18_8_18_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc1 + 3))
heat_3d_refsrc_3_Isrc_18_8_18_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc1 + 3))
heat_3d_refsrc_5_Isrc_12_17_15_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_9_Isrc_6_1_12_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_7_Isrc_14_11_4_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_14_11_4_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_1_9_17_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_8_Isrc_1_9_17_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_6_Isrc_12_10_10_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_12_10_10_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_13_8_14_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else ((B0 * Isrc1) + (5 - Isrc2)))
heat_3d_refsrc_6_Isrc_20_5_13_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else 6)
heat_3d_refsrc_6_Isrc_20_5_13_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else 6)
heat_3d_refsrc_0_Isrc_14_15_9_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_11_Isrc_1_4_6_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (6 + 5))
heat_3d_refsrc_11_Isrc_1_4_6_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (6 + 5))
heat_3d_refsrc_3_Isrc_12_1_5_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_8_Isrc_1_11_6_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc3 + Isrc2)) then 0 else 1)
heat_3d_refsrc_8_Isrc_1_11_6_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc3 + Isrc2)) then 0 else 1)
heat_3d_refsrc_7_Isrc_14_11_10_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_14_11_10_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_12_8_4_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_12_8_4_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_17_4_6_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_6_Isrc_20_6_4_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_11_Isrc_1_4_17_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 6))
heat_3d_refsrc_11_Isrc_1_4_17_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 6))
heat_3d_refsrc_7_Isrc_7_1_1_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_7_1_1_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_1_13_3_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_8_Isrc_1_13_3_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_7_Isrc_14_14_6_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_14_14_6_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_12_8_13_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 3)
heat_3d_refsrc_9_Isrc_12_8_13_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 3)
heat_3d_refsrc_6_Isrc_12_15_18_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_8_Isrc_6_14_3_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_6_Isrc_8_6_6_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_3_Isrc_18_11_18_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
heat_3d_refsrc_3_Isrc_18_11_18_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
heat_3d_refsrc_8_Isrc_1_13_3_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_9_Isrc_12_11_7_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 3)
heat_3d_refsrc_9_Isrc_12_11_7_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 3)
heat_3d_refsrc_9_Isrc_20_6_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_7_Isrc_7_2_3_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_7_2_3_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_0_Isrc_8_15_9_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((1 + Isrc1) < (B1 + Isrc2)) && ((Isrc2 + Isrc2) < (B0 + 1))) then 0 else (B0 - Isrc2))
heat_3d_refsrc_1_Isrc_12_6_10_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_12_6_10_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_7_Isrc_15_4_10_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_15_4_10_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_12_14_2_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 3)
heat_3d_refsrc_9_Isrc_12_14_2_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 3)
heat_3d_refsrc_11_Isrc_8_3_17_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 2) < (B0 + Isrc1)) && ((Isrc1 + 2) < (B1 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_7_3_18_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_7_3_18_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_5_Isrc_12_18_2_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_3_Isrc_18_13_1_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_3_Isrc_18_13_1_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_9_Isrc_6_2_8_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_1_Isrc_12_7_12_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_8_Isrc_20_7_14_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_7_Isrc_15_6_14_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_15_6_14_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_12_16_4_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_0_Isrc_14_17_6_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_5_Isrc_6_14_18_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_3_Isrc_12_2_6_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_7_Isrc_7_6_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_7_6_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_2_10_16_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_12_Isrc_2_10_16_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_10_Isrc_7_17_6_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_10_Isrc_7_17_6_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_3_Isrc_18_13_16_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((B1 * 6) + (Isrc0 * 3)))
heat_3d_refsrc_3_Isrc_18_13_16_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((B1 * 6) + (Isrc0 * 3)))
heat_3d_refsrc_6_Isrc_20_12_11_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else 6)
heat_3d_refsrc_6_Isrc_20_12_11_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else 6)
heat_3d_refsrc_7_Isrc_15_7_12_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_15_7_12_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_2_11_9_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc2 + Isrc2)) then 0 else 3)
heat_3d_refsrc_12_Isrc_2_11_9_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc2 + Isrc2)) then 0 else 3)
heat_3d_refsrc_7_Isrc_7_8_2_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_7_8_2_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_3_Isrc_4_13_14_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc2 - 3))
heat_3d_refsrc_3_Isrc_4_13_14_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc2 - 3))
heat_3d_refsrc_10_Isrc_7_18_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - Isrc0))
heat_3d_refsrc_10_Isrc_7_18_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - Isrc0))
heat_3d_refsrc_6_Isrc_13_1_2_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_13_1_2_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_3_Isrc_18_18_8_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 + 3))
heat_3d_refsrc_3_Isrc_18_18_8_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 + 3))
heat_3d_refsrc_8_Isrc_6_15_17_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_6_Isrc_8_6_14_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_6_Isrc_20_13_4_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_7_Isrc_15_8_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_15_8_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_2_13_12_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_12_Isrc_2_13_12_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_7_Isrc_7_8_18_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_7_8_18_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_3_Isrc_4_17_14_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (B0 - Isrc3))
heat_3d_refsrc_3_Isrc_4_17_14_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (B0 - Isrc3))
heat_3d_refsrc_6_Isrc_13_5_17_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_6_Isrc_13_5_17_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_8_Isrc_13_9_1_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_13_9_1_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_3_Isrc_19_5_6_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_7_Isrc_15_9_12_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_15_9_12_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_20_8_7_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 2) < (B0 + 1)) && ((Isrc0 + Isrc3) < (B1 + Isrc1))) then 0 else 3)
heat_3d_refsrc_0_Isrc_8_15_18_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 1) < (B0 + 1)) && ((Isrc3 + Isrc1) < (B1 + Isrc2))) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_2_15_5_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc1 + Isrc2)) then 0 else 3)
heat_3d_refsrc_12_Isrc_2_15_5_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc1 + Isrc2)) then 0 else 3)
heat_3d_refsrc_3_Isrc_5_4_2_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_3_Isrc_5_4_2_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_7_Isrc_7_11_5_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_9_15_6_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_8_Isrc_13_11_13_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (if ((B0 + Isrc3) < (Isrc2 + Isrc2)) then ((B0 - 5) + (B0 * 6)) else ((B0 + Isrc1) + (B0 * 6))))
heat_3d_refsrc_7_Isrc_15_13_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_15_13_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_12_Isrc_2_17_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_12_Isrc_2_17_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_9_Isrc_6_3_17_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_3_Isrc_5_4_17_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_3_Isrc_5_4_17_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_1_Isrc_12_7_16_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_12_7_16_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_8_Isrc_20_7_16_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_20_7_16_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_12_16_13_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_6_Isrc_13_14_2_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_13_14_2_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_11_Isrc_1_11_10_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else Isrc1)
heat_3d_refsrc_11_Isrc_1_11_10_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else Isrc1)
heat_3d_refsrc_7_Isrc_15_15_8_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + Isrc3) + (Isrc1 + Isrc3)) < (B0 + (B1 + B0))) then 0 else 1)
heat_3d_refsrc_5_Isrc_6_15_9_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_3_Isrc_12_2_14_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_3_Isrc_12_2_14_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_12_Isrc_16_15_10_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 3)
heat_3d_refsrc_12_Isrc_16_15_10_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 3)
heat_3d_refsrc_1_Isrc_12_7_17_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_2_Isrc_17_6_9_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_8_Isrc_20_8_15_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_20_8_15_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_13_14_10_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_6_Isrc_13_14_10_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_11_Isrc_1_12_8_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc1 - 1))
heat_3d_refsrc_11_Isrc_1_12_8_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc1 - 1))
heat_3d_refsrc_3_Isrc_12_3_8_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 1))
heat_3d_refsrc_3_Isrc_12_3_8_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 1))
heat_3d_refsrc_12_Isrc_3_4_6_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_12_Isrc_3_4_6_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_12_Isrc_16_16_8_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else 3)
heat_3d_refsrc_8_Isrc_20_9_17_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else ((B1 * Isrc1) - (B1 + Isrc1)))
heat_3d_refsrc_8_Isrc_20_9_17_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else ((B1 * Isrc1) - (B1 + Isrc1)))
heat_3d_refsrc_8_Isrc_6_17_4_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_6_17_4_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_8_6_15_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_6_Isrc_20_14_7_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 2) < B1) && ((B1 + Isrc3) < (B0 + Isrc0))) then 0 else 1)
heat_3d_refsrc_6_Isrc_13_14_11_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_13_14_11_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_11_Isrc_1_12_12_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc2 - 1))
heat_3d_refsrc_11_Isrc_1_12_12_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc2 - 1))
heat_3d_refsrc_3_Isrc_12_7_17_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_12_Isrc_3_6_3_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_12_Isrc_3_6_3_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_8_Isrc_6_17_15_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_0_Isrc_15_6_1_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 4))
heat_3d_refsrc_0_Isrc_15_6_1_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 4))
heat_3d_refsrc_11_Isrc_1_16_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 6))
heat_3d_refsrc_11_Isrc_1_16_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 6))
heat_3d_refsrc_6_Isrc_13_14_15_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_9_Isrc_20_15_13_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_20_15_13_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else 3)
heat_3d_refsrc_0_Isrc_9_1_3_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_0_Isrc_9_1_3_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_8_Isrc_20_10_12_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_12_Isrc_3_6_17_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_12_Isrc_3_6_17_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_7_Isrc_7_13_6_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_7_13_6_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_9_15_9_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + Isrc1) + (Isrc1 + Isrc1)) < ((B1 + 1) + (B0 + B0))) then 0 else 3)
heat_3d_refsrc_3_Isrc_19_6_14_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_3_Isrc_19_6_14_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_11_Isrc_1_18_6_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (6 + 5))
heat_3d_refsrc_11_Isrc_1_18_6_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (6 + 5))
heat_3d_refsrc_0_Isrc_15_7_6_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_10_Isrc_1_1_3_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 6))
heat_3d_refsrc_10_Isrc_1_1_3_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 6))
heat_3d_refsrc_12_Isrc_3_8_8_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_12_Isrc_3_8_8_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_9_Isrc_6_4_4_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 3)
heat_3d_refsrc_9_Isrc_6_4_4_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 3)
heat_3d_refsrc_7_Isrc_7_15_6_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_7_15_6_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_13_1_12_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_9_Isrc_13_1_12_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_7_Isrc_15_16_8_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_15_16_8_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_1_2_12_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 1))
heat_3d_refsrc_10_Isrc_1_2_12_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 1))
heat_3d_refsrc_5_Isrc_6_15_15_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_12_Isrc_3_9_18_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_12_Isrc_3_9_18_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_9_Isrc_6_5_4_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else (if ((B0 + 1) < (Isrc0 + Isrc3)) then 3 else (4 * (B0 + B0))))
heat_3d_refsrc_9_Isrc_6_5_4_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else (if ((B0 + 1) < (Isrc0 + Isrc3)) then 3 else (4 * (B0 + B0))))
heat_3d_refsrc_3_Isrc_5_8_10_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 + 1))
heat_3d_refsrc_3_Isrc_5_8_10_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 + 1))
heat_3d_refsrc_10_Isrc_8_4_15_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_12_8_5_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_1_Isrc_12_8_5_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_7_Isrc_7_16_18_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_7_16_18_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_15_14_11_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc2)
heat_3d_refsrc_10_Isrc_15_14_11_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc2)
heat_3d_refsrc_9_Isrc_13_2_5_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_9_15_4_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + Isrc2) < (B1 + Isrc2)) && ((Isrc1 + 1) < B0)) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_16_1_1_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_16_1_1_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_3_10_14_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_12_Isrc_3_10_14_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_12_Isrc_17_1_16_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_17_1_16_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_3_Isrc_5_10_11_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc2)
heat_3d_refsrc_13_Isrc_2_13_12_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_6_Isrc_8_12_3_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_10_Isrc_15_16_13_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_10_Isrc_15_16_13_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_6_Isrc_20_15_4_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_20_15_4_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_16_1_16_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B0) && (Isrc3 < B1)) then 0 else 1)
heat_3d_refsrc_3_Isrc_12_9_10_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_3_Isrc_12_9_10_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_12_Isrc_3_11_15_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc2)) then 0 else 3)
heat_3d_refsrc_12_Isrc_3_11_15_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc2)) then 0 else 3)
heat_3d_refsrc_12_Isrc_17_3_3_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_17_3_3_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_7_Isrc_8_1_4_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_8_Isrc_6_18_9_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 * Isrc2))
heat_3d_refsrc_8_Isrc_6_18_9_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 * Isrc2))
heat_3d_refsrc_10_Isrc_15_17_5_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc3))
heat_3d_refsrc_10_Isrc_15_17_5_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc3))
heat_3d_refsrc_7_Isrc_1_1_5_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc3 + Isrc2)) then 0 else 1)
heat_3d_refsrc_7_Isrc_1_1_5_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc3 + Isrc2)) then 0 else 1)
heat_3d_refsrc_6_Isrc_13_14_18_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_6_Isrc_13_14_18_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_5_Isrc_2_1_5_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc3 - 1))
heat_3d_refsrc_5_Isrc_2_1_5_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc3 - 1))
heat_3d_refsrc_8_Isrc_20_12_18_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_20_12_18_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_3_Isrc_12_11_18_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_12_Isrc_3_13_15_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc1) < (Isrc2 + Isrc2)) then 0 else 3)
heat_3d_refsrc_12_Isrc_3_13_15_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc1) < (Isrc2 + Isrc2)) then 0 else 3)
heat_3d_refsrc_9_Isrc_6_9_15_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_12_Isrc_17_3_15_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_17_3_15_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_8_Isrc_1_13_4_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_8_Isrc_1_13_4_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_12_Isrc_9_18_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_9_18_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_8_Isrc_7_1_15_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else ((Isrc2 - 6) * (B0 - 2)))
heat_3d_refsrc_7_Isrc_1_3_16_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_7_Isrc_1_3_16_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_11_Isrc_8_10_11_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 2) < (B0 + 1)) && ((Isrc0 + Isrc0) < (B1 + Isrc3))) then 0 else Isrc2)
heat_3d_refsrc_10_Isrc_15_17_10_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_10_Isrc_15_17_10_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_6_Isrc_13_16_16_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_13_16_16_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_20_15_7_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_20_15_7_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_3_16_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_12_Isrc_3_16_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_13_Isrc_9_6_3_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (6 + 5))
heat_3d_refsrc_13_Isrc_9_6_3_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (6 + 5))
heat_3d_refsrc_8_Isrc_1_16_15_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_8_Isrc_1_16_15_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_12_Isrc_17_3_15_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_17_3_15_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_3_Isrc_19_9_14_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B1 - Isrc1))
heat_3d_refsrc_3_Isrc_19_9_14_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B1 - Isrc1))
heat_3d_refsrc_12_Isrc_10_4_6_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_10_4_6_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_7_Isrc_1_8_18_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_7_Isrc_1_8_18_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_6_Isrc_13_18_11_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 6)
heat_3d_refsrc_6_Isrc_13_18_11_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 6)
heat_3d_refsrc_5_Isrc_6_16_8_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_8_Isrc_20_16_18_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_12_Isrc_4_1_3_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc3 + Isrc2)) then 0 else 3)
heat_3d_refsrc_12_Isrc_4_1_3_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc3 + Isrc2)) then 0 else 3)
heat_3d_refsrc_10_Isrc_8_9_6_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_13_Isrc_9_7_1_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_13_Isrc_9_7_1_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_8_Isrc_1_17_15_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_8_Isrc_1_17_15_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_12_Isrc_17_6_3_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_17_6_3_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_13_2_7_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc0 - 3))
heat_3d_refsrc_12_Isrc_10_7_5_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_10_7_5_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_3_Isrc_19_10_7_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_3_Isrc_19_10_7_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_2_Isrc_17_15_17_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (B1 - Isrc3))
heat_3d_refsrc_2_Isrc_17_15_17_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (B1 - Isrc3))
heat_3d_refsrc_7_Isrc_1_10_8_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_7_Isrc_1_10_8_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_6_Isrc_14_6_16_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_14_6_16_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_4_1_9_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 3)
heat_3d_refsrc_12_Isrc_4_1_9_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 3)
heat_3d_refsrc_3_Isrc_5_15_12_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_8_Isrc_1_18_15_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else ((B0 - 2) * (Isrc2 - 6)))
heat_3d_refsrc_13_Isrc_9_9_1_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_9_9_1_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_17_6_18_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_17_6_18_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_8_12_6_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_6_Isrc_8_12_6_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_12_Isrc_10_8_2_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_10_8_2_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_7_Isrc_1_10_18_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_7_Isrc_1_10_18_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_3_Isrc_19_10_15_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_3_Isrc_19_10_15_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_2_Isrc_17_17_16_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_2_Isrc_17_17_16_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_7_Isrc_16_2_14_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_16_2_14_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_14_7_16_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_14_7_16_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_20_17_10_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_20_17_10_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_4_2_1_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_12_Isrc_4_2_1_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_7_Isrc_8_1_5_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_13_Isrc_9_9_18_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc1))
heat_3d_refsrc_13_Isrc_9_9_18_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc1))
heat_3d_refsrc_2_Isrc_4_9_15_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (B0 - Isrc1))
heat_3d_refsrc_2_Isrc_4_9_15_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (B0 - Isrc1))
heat_3d_refsrc_12_Isrc_17_7_15_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_17_7_15_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_8_16_9_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + Isrc2) < (B0 + 1)) && ((1 + Isrc2) < (B1 + B1))) then 0 else 1)
heat_3d_refsrc_7_Isrc_1_13_10_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_7_Isrc_1_13_10_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_12_Isrc_10_8_17_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_10_8_17_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_17_18_4_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_2_Isrc_17_18_4_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_3_Isrc_19_10_15_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((B1 - 2) + (Isrc1 * Isrc2)))
heat_3d_refsrc_3_Isrc_19_10_15_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((B1 - 2) + (Isrc1 * Isrc2)))
heat_3d_refsrc_7_Isrc_16_3_13_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_16_3_13_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_11_Isrc_15_10_7_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_11_Isrc_15_10_7_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_6_Isrc_14_10_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_14_10_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_1_2_8_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_9_Isrc_1_2_8_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_9_Isrc_6_11_18_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_12_Isrc_4_3_6_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_12_Isrc_4_3_6_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_2_Isrc_4_11_12_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_12_Isrc_17_8_9_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_17_8_9_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_7_Isrc_2_5_6_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_7_Isrc_2_5_6_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_12_Isrc_10_12_1_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_10_12_1_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_18_2_1_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_7_Isrc_16_3_14_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_16_3_14_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_11_Isrc_15_10_10_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_11_Isrc_15_10_10_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_9_Isrc_1_2_9_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_9_Isrc_1_2_9_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_6_Isrc_14_10_9_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_6_Isrc_14_10_9_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_12_Isrc_4_5_16_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_12_Isrc_4_5_16_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_3_Isrc_19_14_2_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (if (B0 < Isrc0) then ((B0 + 1) + (B0 * 6)) else ((B1 * 5) + (Isrc0 * 3))))
heat_3d_refsrc_3_Isrc_19_14_2_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (if (B0 < Isrc0) then ((B0 + 1) + (B0 * 6)) else ((B1 * 5) + (Isrc0 * 3))))
heat_3d_refsrc_8_Isrc_13_12_12_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_7_Isrc_2_6_14_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_7_Isrc_2_6_14_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_8_Isrc_7_4_11_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_1_6_10_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_0_Isrc_15_13_1_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_0_Isrc_15_13_1_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_5_Isrc_6_18_16_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_12_Isrc_11_2_11_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_11_2_11_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_7_Isrc_16_5_4_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 1)
heat_3d_refsrc_7_Isrc_16_5_4_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 1)
heat_3d_refsrc_9_Isrc_1_3_11_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc2 + Isrc1)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_9_Isrc_1_3_11_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc2 + Isrc1)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_11_Isrc_15_12_3_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_6_Isrc_14_11_4_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_14_11_4_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_4_16_15_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_12_Isrc_4_16_15_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_9_Isrc_13_11_17_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_13_11_17_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_7_Isrc_2_11_10_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc1 + Isrc1)) then 0 else 1)
heat_3d_refsrc_7_Isrc_2_11_10_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc1 + Isrc1)) then 0 else 1)
heat_3d_refsrc_11_Isrc_2_4_7_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_2_4_7_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_17_14_3_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_17_14_3_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_9_16_6_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_2_Isrc_9_16_6_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_12_Isrc_11_5_8_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_11_5_8_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_1_4_4_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (if ((B0 + 1) < (Isrc3 + Isrc2)) then 3 else ((B0 + 0) + (B0 * 6))))
heat_3d_refsrc_9_Isrc_1_4_4_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (if ((B0 + 1) < (Isrc3 + Isrc2)) then 3 else ((B0 + 0) + (B0 * 6))))
heat_3d_refsrc_7_Isrc_16_6_13_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 2)
heat_3d_refsrc_7_Isrc_16_6_13_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 2)
heat_3d_refsrc_3_Isrc_12_15_3_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_12_Isrc_4_16_17_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_12_Isrc_4_16_17_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_6_Isrc_14_18_2_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_14_18_2_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_3_Isrc_5_15_17_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_3_Isrc_5_15_17_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_9_Isrc_13_15_4_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_13_15_4_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_2_6_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 6))
heat_3d_refsrc_11_Isrc_2_6_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 6))
heat_3d_refsrc_7_Isrc_2_13_8_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_7_Isrc_2_13_8_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_5_Isrc_2_8_5_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc3 - 1))
heat_3d_refsrc_5_Isrc_2_8_5_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc3 - 1))
heat_3d_refsrc_12_Isrc_17_14_6_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_17_14_6_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_10_2_9_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_18_5_13_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_2_Isrc_18_5_13_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_12_Isrc_11_6_5_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_11_6_5_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_7_Isrc_16_7_13_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_16_7_13_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_4_17_2_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_12_Isrc_4_17_2_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_3_Isrc_19_15_12_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((B1 + 5) + (Isrc3 * Isrc2)))
heat_3d_refsrc_3_Isrc_19_15_12_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((B1 + 5) + (Isrc3 * Isrc2)))
heat_3d_refsrc_6_Isrc_14_18_4_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_14_18_4_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_8_1_16_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_8_1_16_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_3_Isrc_5_17_9_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else ((B0 - 3) + (B0 * Isrc3)))
heat_3d_refsrc_6_Isrc_8_17_16_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 2) < (B0 + 1)) && ((Isrc0 + Isrc3) < (B1 + Isrc1))) then 0 else 6)
heat_3d_refsrc_9_Isrc_14_2_8_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else ((B0 + Isrc2) + (Isrc3 * Isrc2)))
heat_3d_refsrc_11_Isrc_2_7_11_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else Isrc2)
heat_3d_refsrc_11_Isrc_2_7_11_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else Isrc2)
heat_3d_refsrc_7_Isrc_2_18_10_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_7_Isrc_2_18_10_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_12_Isrc_17_15_9_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_17_15_9_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_11_7_16_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_11_7_16_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_6_15_12_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_12_Isrc_4_17_16_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_12_Isrc_4_17_16_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_7_Isrc_16_11_3_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_6_Isrc_15_4_8_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_15_4_8_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_8_4_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 2)
heat_3d_refsrc_7_Isrc_8_4_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 2)
heat_3d_refsrc_11_Isrc_9_1_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_1_4_13_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_9_Isrc_1_4_13_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_7_Isrc_2_18_18_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_7_Isrc_2_18_18_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_3_Isrc_20_2_5_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + 1) < (B0 + 2)) && ((Isrc0 + 2) < (B1 + Isrc2))) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_17_17_7_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_17_17_7_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_11_8_6_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_11_8_6_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_18_6_7_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_12_Isrc_5_1_3_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_5_1_3_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_8_Isrc_2_3_5_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_8_Isrc_2_3_5_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_6_Isrc_15_5_1_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((B0 + Isrc1) < (B1 + Isrc3)) && ((Isrc3 + 2) < (B0 + 1))) then 0 else 6)
heat_3d_refsrc_7_Isrc_8_4_10_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 1)
heat_3d_refsrc_7_Isrc_8_4_10_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 1)
heat_3d_refsrc_8_Isrc_13_14_9_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_13_14_9_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_7_7_6_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_7_Isrc_3_7_7_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc2 + Isrc2)) then 0 else 1)
heat_3d_refsrc_7_Isrc_3_7_7_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc2 + Isrc2)) then 0 else 1)
heat_3d_refsrc_9_Isrc_1_6_7_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (if ((B0 + 1) < (Isrc3 + Isrc1)) then 3 else (B0 * Isrc2)))
heat_3d_refsrc_9_Isrc_1_6_7_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (if ((B0 + 1) < (Isrc3 + Isrc1)) then 3 else (B0 * Isrc2)))
heat_3d_refsrc_5_Isrc_7_1_2_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_17_18_10_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_17_18_10_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_11_10_14_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_11_10_14_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_5_1_16_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_5_1_16_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_8_Isrc_2_4_3_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc3 + Isrc1)) then 0 else 1)
heat_3d_refsrc_8_Isrc_2_4_3_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc3 + Isrc1)) then 0 else 1)
heat_3d_refsrc_7_Isrc_8_6_2_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_8_6_2_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_3_7_13_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_7_Isrc_3_7_13_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_10_Isrc_16_2_3_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 < B1) && (Isrc3 < B0)) && ((Isrc3 + Isrc2) < B1)) then 0 else (Isrc0 - 5))
heat_3d_refsrc_12_Isrc_18_3_14_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_18_3_14_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_18_12_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_2_Isrc_18_12_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_3_Isrc_12_15_4_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_12_Isrc_11_10_16_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_11_10_16_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_5_4_8_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_5_4_8_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_8_Isrc_2_5_15_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_8_Isrc_2_5_15_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_13_Isrc_9_17_12_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_13_Isrc_9_17_12_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_7_Isrc_8_10_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 2)
heat_3d_refsrc_7_Isrc_8_10_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 2)
heat_3d_refsrc_8_Isrc_14_2_14_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_14_2_14_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_3_7_14_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_7_Isrc_3_7_14_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_9_Isrc_1_7_1_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc3 + Isrc1)) then 0 else (2 * 5))
heat_3d_refsrc_9_Isrc_1_7_1_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc3 + Isrc1)) then 0 else (2 * 5))
heat_3d_refsrc_12_Isrc_18_6_17_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_18_6_17_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_18_14_11_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_2_Isrc_18_14_11_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_12_Isrc_11_15_11_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_11_15_11_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_13_Isrc_2_17_6_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc1 - 6))
heat_3d_refsrc_13_Isrc_2_17_6_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc1 - 6))
heat_3d_refsrc_12_Isrc_5_7_6_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_5_7_6_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_8_Isrc_2_6_10_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_8_Isrc_2_6_10_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_10_Isrc_9_7_8_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_10_Isrc_9_7_8_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_13_Isrc_10_1_9_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_10_1_9_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_9_1_7_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_6_Isrc_9_1_7_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_7_Isrc_8_11_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 2)
heat_3d_refsrc_7_Isrc_8_11_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 2)
heat_3d_refsrc_8_Isrc_14_3_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_14_3_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_6_15_14_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_12_Isrc_18_10_1_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_18_10_1_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_19_3_14_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_2_Isrc_19_3_14_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_12_Isrc_12_3_9_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 3)
heat_3d_refsrc_12_Isrc_12_3_9_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 3)
heat_3d_refsrc_13_Isrc_3_1_2_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc3 - 1))
heat_3d_refsrc_13_Isrc_3_1_2_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc3 - 1))
heat_3d_refsrc_8_Isrc_2_6_15_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_12_Isrc_5_9_3_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_5_9_3_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_13_Isrc_17_11_12_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_6_Isrc_9_6_2_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_9_6_2_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_8_13_2_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 2) < (B0 + 2)) && ((Isrc0 + Isrc1) < (B1 + Isrc3))) then 0 else 1)
heat_3d_refsrc_7_Isrc_3_9_14_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_7_Isrc_3_9_14_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_8_Isrc_14_9_7_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_14_9_7_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_3_Isrc_20_3_7_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + 2) < B1) && ((B1 + Isrc3) < (B0 + Isrc0))) then 0 else (if (B0 < B1) then (5 + 6) else ((B1 * 3) + (B0 * 4))))
heat_3d_refsrc_9_Isrc_1_14_2_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_9_Isrc_1_14_2_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_12_Isrc_18_10_12_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_18_10_12_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_13_Isrc_3_1_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 6))
heat_3d_refsrc_13_Isrc_3_1_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 6))
heat_3d_refsrc_2_Isrc_19_6_9_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_12_Isrc_12_4_6_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_12_Isrc_5_9_11_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_15_6_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_15_6_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_2_Isrc_4_12_10_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 1))
heat_3d_refsrc_2_Isrc_4_12_10_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 1))
heat_3d_refsrc_6_Isrc_9_6_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_9_6_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_3_10_1_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 2)
heat_3d_refsrc_7_Isrc_3_10_1_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 2)
heat_3d_refsrc_9_Isrc_1_15_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc3 + Isrc3)) then 0 else 3)
heat_3d_refsrc_9_Isrc_1_15_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc3 + Isrc3)) then 0 else 3)
heat_3d_refsrc_8_Isrc_14_13_17_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_14_13_17_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_13_Isrc_3_2_10_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_18_10_16_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_18_10_16_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_3_Isrc_6_3_4_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_6_Isrc_15_9_15_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + Isrc2) + (Isrc2 + Isrc1)) < ((B1 + 1) + (B0 + B0))) then 0 else 1)
heat_3d_refsrc_9_Isrc_14_13_9_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else ((B0 * Isrc2) + (6 - Isrc0)))
heat_3d_refsrc_6_Isrc_9_9_8_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_9_9_8_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_3_10_4_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_7_Isrc_3_10_4_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_10_Isrc_16_6_8_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_9_Isrc_1_16_8_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_9_Isrc_1_16_8_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_8_Isrc_14_14_8_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_14_14_8_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_18_11_3_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_13_Isrc_17_12_6_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_7_Isrc_3_10_18_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_7_Isrc_3_10_18_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_6_Isrc_9_10_14_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_6_Isrc_9_10_14_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_9_Isrc_1_17_1_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_9_Isrc_1_17_1_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_8_Isrc_15_1_4_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_15_1_4_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_2_Isrc_19_7_6_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_7_Isrc_3_12_14_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_7_Isrc_3_12_14_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_2_Isrc_10_9_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B0 - Isrc1))
heat_3d_refsrc_2_Isrc_10_9_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B0 - Isrc1))
heat_3d_refsrc_9_Isrc_1_17_7_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_9_Isrc_1_17_7_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_8_Isrc_15_1_12_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_9_Isrc_7_2_10_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_7_2_10_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_7_Isrc_16_13_14_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_16_13_14_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_9_12_6_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_10_Isrc_9_12_6_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_7_Isrc_8_14_11_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_8_14_11_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_3_14_17_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_7_Isrc_3_14_17_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_3_Isrc_20_3_15_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else ((B1 - 3) + (B1 * Isrc3)))
heat_3d_refsrc_3_Isrc_20_3_15_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else ((B1 - 3) + (B1 * Isrc3)))
heat_3d_refsrc_9_Isrc_1_17_11_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc2 - 1))
heat_3d_refsrc_9_Isrc_1_17_11_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc2 - 1))
heat_3d_refsrc_12_Isrc_12_6_13_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_12_Isrc_5_10_17_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_5_10_17_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_10_Isrc_9_12_14_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_8_Isrc_7_11_2_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_11_Isrc_9_2_11_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc2)
heat_3d_refsrc_7_Isrc_3_18_15_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_7_Isrc_3_18_15_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_7_Isrc_8_15_2_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + 1) < (B1 + B1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_9_Isrc_1_18_16_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_9_Isrc_1_18_16_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_3_Isrc_20_4_5_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + 2) < B1) && ((B1 + Isrc3) < (B0 + Isrc0))) then 0 else (if (B0 < B1) then (5 + 6) else ((B1 * 3) + (B0 * 4))))
heat_3d_refsrc_7_Isrc_16_16_5_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc3 < B1)) then 0 else 1)
heat_3d_refsrc_3_Isrc_6_6_14_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_12_Isrc_5_13_5_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_5_13_5_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_15_11_11_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_15_11_11_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_4_2_11_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc0 + Isrc2)) then 0 else 1)
heat_3d_refsrc_7_Isrc_4_2_11_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc0 + Isrc2)) then 0 else 1)
heat_3d_refsrc_10_Isrc_16_10_3_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_10_Isrc_16_10_3_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_5_Isrc_7_8_6_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_9_Isrc_2_1_14_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_9_Isrc_2_1_14_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_3_Isrc_12_18_14_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_11_Isrc_15_13_15_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_11_Isrc_15_13_15_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_8_Isrc_2_9_7_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (if ((B0 + 1) < (Isrc1 + Isrc1)) then ((B0 - 5) + (B0 * 6)) else ((B0 * Isrc1) - (B0 + Isrc1))))
heat_3d_refsrc_12_Isrc_18_11_12_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_18_11_12_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_5_13_8_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_5_13_8_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_7_Isrc_4_7_1_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_7_Isrc_4_7_1_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_9_Isrc_2_3_12_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 2))
heat_3d_refsrc_9_Isrc_2_3_12_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 2))
heat_3d_refsrc_10_Isrc_16_12_11_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else Isrc2)
heat_3d_refsrc_10_Isrc_16_12_11_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else Isrc2)
heat_3d_refsrc_0_Isrc_15_18_3_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_0_Isrc_15_18_3_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_2_Isrc_19_8_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_2_Isrc_19_8_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_12_Isrc_18_12_8_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_18_12_8_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_5_15_1_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + 1) < (B1 + 1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_6_Isrc_15_17_12_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 6)
heat_3d_refsrc_6_Isrc_15_17_12_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 6)
heat_3d_refsrc_7_Isrc_4_9_12_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_7_Isrc_4_9_12_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_9_Isrc_2_7_10_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_0_Isrc_16_3_1_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_0_Isrc_16_3_1_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_8_Isrc_15_3_4_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_2_Isrc_19_12_17_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_2_Isrc_4_16_1_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 5))
heat_3d_refsrc_2_Isrc_4_16_1_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 5))
heat_3d_refsrc_6_Isrc_15_18_5_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_15_18_5_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_14_14_18_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_14_14_18_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_7_Isrc_4_14_10_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_7_Isrc_4_14_10_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_13_Isrc_17_14_18_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_13_Isrc_17_14_18_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_5_Isrc_13_2_12_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_9_Isrc_7_8_5_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_7_8_5_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_12_9_7_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 3)
heat_3d_refsrc_12_Isrc_12_9_7_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 3)
heat_3d_refsrc_2_Isrc_5_3_4_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 + 1))
heat_3d_refsrc_12_Isrc_18_15_8_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_18_15_8_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_2_10_11_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc3 + Isrc1)) then 0 else Isrc2)
heat_3d_refsrc_11_Isrc_2_10_11_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc3 + Isrc1)) then 0 else Isrc2)
heat_3d_refsrc_7_Isrc_4_17_1_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_7_Isrc_4_17_1_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_9_Isrc_14_15_6_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_6_Isrc_16_2_18_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + Isrc2) + (Isrc2 + 1)) < ((B1 + 2) + (B0 + B0))) then 0 else 1)
heat_3d_refsrc_9_Isrc_7_12_9_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_9_Isrc_7_12_9_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_7_Isrc_17_4_3_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B1 < Isrc0) then 0 else 1)
heat_3d_refsrc_12_Isrc_12_14_4_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_3_Isrc_6_7_1_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_2_Isrc_19_15_4_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 4))
heat_3d_refsrc_2_Isrc_19_15_4_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 4))
heat_3d_refsrc_11_Isrc_2_12_3_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc1 - 1))
heat_3d_refsrc_11_Isrc_2_12_3_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc1 - 1))
heat_3d_refsrc_12_Isrc_18_17_2_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_18_17_2_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_7_Isrc_4_18_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_7_Isrc_4_18_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_14_Isrc_4_12_8_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 1))
heat_3d_refsrc_14_Isrc_4_12_8_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 1))
heat_3d_refsrc_14_Isrc_12_1_3_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_3_Isrc_13_1_5_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_3_Isrc_13_1_5_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_9_Isrc_7_13_13_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_7_13_13_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_13_Isrc_3_3_13_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 2))
heat_3d_refsrc_13_Isrc_3_3_13_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 2))
heat_3d_refsrc_11_Isrc_2_12_7_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 1))
heat_3d_refsrc_11_Isrc_2_12_7_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 1))
heat_3d_refsrc_7_Isrc_5_1_5_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((B1 + Isrc2) < (B1 + B1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_7_Isrc_5_1_5_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((B1 + Isrc2) < (B1 + B1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_12_Isrc_19_6_11_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_3_Isrc_13_1_11_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (if ((B0 + 2) < (Isrc2 + Isrc2)) then ((B0 + 1) + (B0 * 6)) else ((B0 - 6) + (Isrc0 * Isrc2))))
heat_3d_refsrc_3_Isrc_20_17_18_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (B1 - Isrc3))
heat_3d_refsrc_3_Isrc_20_17_18_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (B1 - Isrc3))
heat_3d_refsrc_13_Isrc_3_7_1_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc1 + Isrc1)) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_3_7_1_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc1 + Isrc1)) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_5_15_18_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_5_15_18_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_10_Isrc_9_13_16_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_10_Isrc_9_13_16_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_11_Isrc_2_12_7_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_8_Isrc_15_4_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_3_Isrc_20_18_16_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else ((B1 + Isrc2) + (Isrc3 * Isrc3)))
heat_3d_refsrc_3_Isrc_20_18_16_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else ((B1 + Isrc2) + (Isrc3 * Isrc3)))
heat_3d_refsrc_13_Isrc_3_7_6_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 2))
heat_3d_refsrc_13_Isrc_3_7_6_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 2))
heat_3d_refsrc_9_Isrc_7_15_2_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + 2) < (B1 + 1)) && ((Isrc1 + 1) < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_14_Isrc_18_5_9_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((B1 + 2) + (Isrc3 * Isrc2)))
heat_3d_refsrc_14_Isrc_18_5_9_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((B1 + 2) + (Isrc3 * Isrc2)))
heat_3d_refsrc_10_Isrc_9_15_7_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_10_Isrc_1_7_5_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 6))
heat_3d_refsrc_10_Isrc_1_7_5_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 6))
heat_3d_refsrc_7_Isrc_5_1_9_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_5_1_9_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_13_Isrc_10_5_17_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_13_Isrc_10_5_17_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_4_Isrc_1_3_4_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_4_Isrc_1_3_4_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_2_Isrc_20_5_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_2_Isrc_20_5_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_7_Isrc_8_15_13_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + Isrc2) < (B1 + Isrc1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_9_Isrc_14_17_14_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - Isrc3))
heat_3d_refsrc_9_Isrc_14_17_14_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - Isrc3))
heat_3d_refsrc_10_Isrc_1_12_6_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_6_Isrc_16_12_5_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_16_12_5_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_5_5_9_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_5_5_9_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_14_Isrc_18_5_18_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_18_5_18_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_18_2_6_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B1 - Isrc3))
heat_3d_refsrc_13_Isrc_18_2_6_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B1 - Isrc3))
heat_3d_refsrc_7_Isrc_17_4_4_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_17_4_4_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_12_Isrc_12_15_16_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_3_Isrc_6_9_8_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 + 3))
heat_3d_refsrc_3_Isrc_6_9_8_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 + 3))
heat_3d_refsrc_4_Isrc_1_7_10_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_4_Isrc_1_7_10_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_13_Isrc_10_16_11_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc2)
heat_3d_refsrc_13_Isrc_10_16_11_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc2)
heat_3d_refsrc_2_Isrc_20_7_6_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_9_Isrc_15_2_13_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_9_Isrc_15_2_13_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_6_Isrc_16_13_3_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_6_Isrc_16_13_3_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_15_Isrc_5_10_12_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_5_10_12_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_14_Isrc_18_6_1_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (if ((Isrc1 + Isrc1) < B0) then (6 + 5) else (B1 * 4)))
heat_3d_refsrc_14_Isrc_18_6_1_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (if ((Isrc1 + Isrc1) < B0) then (6 + 5) else (B1 * 4)))
heat_3d_refsrc_14_Isrc_12_3_3_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_13_Isrc_18_4_4_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_13_Isrc_18_4_4_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_3_Isrc_6_10_4_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_4_Isrc_1_8_2_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_4_Isrc_1_8_2_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_12_Isrc_19_8_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_19_8_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_5_Isrc_2_10_10_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 + 1))
heat_3d_refsrc_5_Isrc_2_10_10_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 + 1))
heat_3d_refsrc_13_Isrc_11_1_10_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc0)
heat_3d_refsrc_13_Isrc_11_1_10_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc0)
heat_3d_refsrc_9_Isrc_15_3_2_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((B1 + Isrc3) < (B1 + B1)) && ((Isrc3 + 1) < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_6_Isrc_16_17_6_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_0_Isrc_9_5_9_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_9_5_9_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_5_12_13_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_5_12_13_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_17_8_3_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_17_8_3_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_4_Isrc_1_8_6_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_4_Isrc_1_8_6_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_11_Isrc_9_3_17_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_11_Isrc_9_3_17_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_13_Isrc_11_3_2_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_12_Isrc_19_8_10_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_19_8_10_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_20_10_18_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_20_10_18_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_9_5_12_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_0_Isrc_9_5_12_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_14_Isrc_18_9_1_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B1 - Isrc1))
heat_3d_refsrc_14_Isrc_18_9_1_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B1 - Isrc1))
heat_3d_refsrc_15_Isrc_5_15_9_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + 1) < (B1 + 2)) && ((Isrc1 + 1) < B0)) then 0 else 2)
heat_3d_refsrc_9_Isrc_7_15_5_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else ((B0 * 5) + (Isrc3 * 4)))
heat_3d_refsrc_7_Isrc_17_8_7_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_17_8_7_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_6_9_1_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_6_9_1_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_10_Isrc_9_15_17_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_10_Isrc_9_15_17_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_4_Isrc_1_9_4_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 2)
heat_3d_refsrc_4_Isrc_1_9_4_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 2)
heat_3d_refsrc_11_Isrc_9_4_10_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_2_7_14_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_9_Isrc_2_7_14_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_15_Isrc_12_3_14_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_12_Isrc_19_10_4_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_19_10_4_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_14_Isrc_18_14_12_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_14_Isrc_18_14_12_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_0_Isrc_9_8_5_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_0_Isrc_9_8_5_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_13_Isrc_18_5_14_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_13_Isrc_18_5_14_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_7_Isrc_17_8_12_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_17_8_12_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_6_10_3_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_15_Isrc_19_11_12_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_19_11_12_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_10_Isrc_9_17_14_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_10_Isrc_9_17_14_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_7_Isrc_8_17_17_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_9_Isrc_2_7_17_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_9_Isrc_2_7_17_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_2_Isrc_10_11_7_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc1)
heat_3d_refsrc_14_Isrc_4_17_1_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else ((B0 + Isrc1) + (B0 * 6)))
heat_3d_refsrc_12_Isrc_19_10_16_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_19_10_16_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_14_Isrc_18_15_5_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 4))
heat_3d_refsrc_14_Isrc_18_15_5_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 4))
heat_3d_refsrc_0_Isrc_16_4_2_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + Isrc3) + (Isrc3 + Isrc1)) < (B0 + (B1 + B0))) then 0 else (Isrc3 - 5))
heat_3d_refsrc_12_Isrc_12_15_18_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_12_15_18_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_13_Isrc_18_12_14_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_2_Isrc_5_5_6_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_2_Isrc_5_5_6_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_7_Isrc_17_11_9_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_11_Isrc_2_12_14_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 3))
heat_3d_refsrc_11_Isrc_2_12_14_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 3))
heat_3d_refsrc_8_Isrc_7_14_12_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_7_14_12_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_19_12_9_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_19_12_9_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_9_Isrc_2_8_17_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_9_Isrc_2_8_17_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_14_Isrc_12_3_16_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_12_Isrc_19_18_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_19_18_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_3_Isrc_6_10_11_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_12_Isrc_12_17_12_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_2_Isrc_5_8_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else (Isrc2 - 4))
heat_3d_refsrc_11_Isrc_2_15_1_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc1 - 4))
heat_3d_refsrc_11_Isrc_2_15_1_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc1 - 4))
heat_3d_refsrc_8_Isrc_7_15_13_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_9_Isrc_2_12_16_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_9_Isrc_15_5_8_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_15_5_8_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_6_Isrc_17_1_10_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_17_1_10_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_19_18_17_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_19_18_17_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_14_Isrc_18_18_3_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_14_Isrc_18_18_3_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_13_Isrc_18_14_1_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_13_Isrc_18_14_1_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_11_Isrc_2_15_9_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc2 + Isrc2)) then 0 else (B0 - Isrc2))
heat_3d_refsrc_11_Isrc_2_15_9_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc2 + Isrc2)) then 0 else (B0 - Isrc2))
heat_3d_refsrc_9_Isrc_15_5_10_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_15_5_10_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_20_2_4_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B1 < Isrc0) then 0 else 2)
heat_3d_refsrc_6_Isrc_17_2_14_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_17_2_14_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_5_16_8_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_5_16_8_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_12_Isrc_20_1_15_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_20_1_15_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else 3)
heat_3d_refsrc_14_Isrc_19_2_4_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((B1 * 5) + (Isrc0 * 3)))
heat_3d_refsrc_14_Isrc_19_2_4_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((B1 * 5) + (Isrc0 * 3)))
heat_3d_refsrc_11_Isrc_16_3_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_11_Isrc_16_3_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_13_Isrc_18_17_1_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_13_Isrc_18_17_1_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_11_Isrc_2_16_3_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 5))
heat_3d_refsrc_11_Isrc_2_16_3_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 5))
heat_3d_refsrc_15_Isrc_12_5_9_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 2)
heat_3d_refsrc_15_Isrc_12_5_9_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 2)
heat_3d_refsrc_9_Isrc_15_8_8_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 5))
heat_3d_refsrc_9_Isrc_15_8_8_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 5))
heat_3d_refsrc_6_Isrc_17_9_7_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_6_Isrc_17_9_7_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_6_2_8_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_10_Isrc_16_15_16_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B0) && (Isrc1 < B1)) then 0 else (Isrc1 - 4))
heat_3d_refsrc_10_Isrc_16_15_16_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B0) && (Isrc1 < B1)) then 0 else (Isrc1 - 4))
heat_3d_refsrc_16_Isrc_12_16_8_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_16_Isrc_12_16_8_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_12_Isrc_20_2_11_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 1) < (B0 + 2)) && ((Isrc0 + Isrc2) < (B1 + Isrc3))) then 0 else 3)
heat_3d_refsrc_14_Isrc_19_2_14_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_14_Isrc_19_2_14_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_13_Isrc_18_17_5_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_13_Isrc_18_17_5_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_12_Isrc_6_13_6_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_7_Isrc_8_17_17_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 2) < (B0 + 1)) && ((Isrc0 + Isrc0) < (B1 + Isrc3))) then 0 else 1)
heat_3d_refsrc_11_Isrc_2_18_6_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (6 + 5))
heat_3d_refsrc_11_Isrc_2_18_6_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (6 + 5))
heat_3d_refsrc_16_Isrc_20_10_1_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + Isrc1) + (Isrc0 + 2)) < (B0 + (B1 + B1))) then 0 else (B1 - Isrc3))
heat_3d_refsrc_2_Isrc_10_13_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_2_Isrc_10_13_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_5_Isrc_13_5_2_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_5_Isrc_13_5_2_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_15_Isrc_12_5_18_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_12_5_18_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_9_Isrc_15_10_5_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_15_10_5_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_17_Isrc_8_10_9_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 2) < (B0 + 1)) && ((Isrc0 + Isrc0) < (B1 + Isrc1))) then 0 else 1)
heat_3d_refsrc_0_Isrc_16_5_3_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_0_Isrc_16_5_3_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_16_Isrc_12_16_13_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc3))
heat_3d_refsrc_16_Isrc_12_16_13_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc3))
heat_3d_refsrc_8_Isrc_2_9_12_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_8_Isrc_2_9_12_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_14_Isrc_19_4_4_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((B1 * 5) + (Isrc0 * 3)))
heat_3d_refsrc_14_Isrc_19_4_4_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((B1 * 5) + (Isrc0 * 3)))
heat_3d_refsrc_7_Isrc_17_13_3_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_17_13_3_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_14_Isrc_12_5_13_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_2_Isrc_10_13_10_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_2_Isrc_10_13_10_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_9_Isrc_15_14_4_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 4))
heat_3d_refsrc_9_Isrc_15_14_4_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 4))
heat_3d_refsrc_15_Isrc_12_9_2_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_12_9_2_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_0_Isrc_16_6_13_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_8_Isrc_2_10_15_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc1 + Isrc1)) then 0 else 1)
heat_3d_refsrc_8_Isrc_2_10_15_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc1 + Isrc1)) then 0 else 1)
heat_3d_refsrc_3_Isrc_6_13_1_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_9_Isrc_7_16_4_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_7_16_4_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_13_1_7_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_13_1_7_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_5_13_4_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_2_Isrc_5_13_4_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_7_Isrc_18_1_10_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_18_1_10_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_8_Isrc_7_16_14_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_7_16_14_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_14_Isrc_19_5_3_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B1 < Isrc0) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_10_16_12_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_2_Isrc_10_16_12_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_15_Isrc_12_11_11_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 2)
heat_3d_refsrc_15_Isrc_12_11_11_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 2)
heat_3d_refsrc_9_Isrc_15_15_11_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + Isrc3) + (Isrc3 + Isrc2)) < ((B1 + 1) + (B0 + B0))) then 0 else 3)
heat_3d_refsrc_16_Isrc_13_3_17_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_16_Isrc_13_3_17_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_8_Isrc_2_11_8_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_8_Isrc_2_11_8_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_12_Isrc_13_1_15_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + Isrc3) + (Isrc3 + Isrc2)) < ((B1 + 1) + (B0 + B0))) then 0 else 3)
heat_3d_refsrc_9_Isrc_8_1_6_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_13_Isrc_19_3_12_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B1 - Isrc3))
heat_3d_refsrc_13_Isrc_19_3_12_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B1 - Isrc3))
heat_3d_refsrc_2_Isrc_5_14_18_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_2_Isrc_5_14_18_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_7_Isrc_18_2_12_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_18_2_12_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_8_Isrc_8_4_4_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_15_Isrc_20_2_4_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_20_2_4_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else 3)
heat_3d_refsrc_14_Isrc_4_17_11_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else ((Isrc1 * Isrc2) - (Isrc1 - 4)))
heat_3d_refsrc_2_Isrc_10_18_8_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_10_18_8_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_13_4_8_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_3_Isrc_13_4_8_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_15_Isrc_12_11_17_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_12_11_17_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_8_Isrc_2_13_1_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_8_Isrc_2_13_1_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_16_Isrc_13_5_6_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_16_Isrc_13_5_6_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_13_Isrc_19_6_9_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B1 - Isrc2))
heat_3d_refsrc_13_Isrc_19_6_9_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B1 - Isrc2))
heat_3d_refsrc_7_Isrc_18_2_18_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_18_2_18_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_13_Isrc_11_5_3_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc0)
heat_3d_refsrc_15_Isrc_20_3_12_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_15_Isrc_6_3_11_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_8_Isrc_15_4_14_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_15_4_14_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_2_Isrc_11_2_17_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_2_Isrc_11_2_17_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_12_Isrc_20_7_9_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_20_7_9_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_3_Isrc_13_4_18_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_3_Isrc_13_4_18_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_16_Isrc_6_1_3_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else (6 + 5))
heat_3d_refsrc_16_Isrc_6_1_3_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else (6 + 5))
heat_3d_refsrc_15_Isrc_12_14_13_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_16_Isrc_13_6_11_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_16_Isrc_13_6_11_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_12_Isrc_6_13_13_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_7_Isrc_9_2_4_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_9_2_4_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_16_Isrc_20_11_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else Isrc1)
heat_3d_refsrc_16_Isrc_20_11_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else Isrc1)
heat_3d_refsrc_9_Isrc_2_14_4_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_9_Isrc_2_14_4_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_7_Isrc_18_3_6_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_18_3_6_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_11_Isrc_9_5_12_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_11_Isrc_9_5_12_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_8_Isrc_15_7_2_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_8_11_14_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + Isrc1) < (B1 + Isrc3)) && ((Isrc3 + 2) < (B0 + 1))) then 0 else 6)
heat_3d_refsrc_0_Isrc_9_15_10_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + Isrc1) + (Isrc1 + Isrc2)) < ((B1 + 1) + (B0 + B0))) then 0 else (B0 - Isrc3))
heat_3d_refsrc_10_Isrc_16_17_17_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((2 + Isrc2) + (Isrc2 + Isrc2)) < ((B1 + 1) + (B0 + B0))) then 0 else (Isrc2 - 6))
heat_3d_refsrc_2_Isrc_11_3_11_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else Isrc2)
heat_3d_refsrc_3_Isrc_13_5_18_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_3_Isrc_13_5_18_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_12_Isrc_20_8_9_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 1) < (B0 + 1)) && ((Isrc1 + Isrc2) < (B1 + 1))) then 0 else 3)
heat_3d_refsrc_16_Isrc_13_7_9_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_16_Isrc_13_7_9_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_7_Isrc_9_4_4_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_9_4_4_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_10_Isrc_1_12_11_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_9_Isrc_2_15_3_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_9_Isrc_2_15_3_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_16_Isrc_20_12_15_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_16_Isrc_20_12_15_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_7_Isrc_18_4_5_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B1 < Isrc0) then 0 else 2)
heat_3d_refsrc_13_Isrc_4_6_12_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 1))
heat_3d_refsrc_13_Isrc_4_6_12_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 1))
heat_3d_refsrc_3_Isrc_13_8_9_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (if ((B0 + Isrc1) < (Isrc0 + Isrc0)) then ((B0 + 1) + (B0 * 6)) else ((B0 * Isrc2) - (B0 + 3))))
heat_3d_refsrc_3_Isrc_6_14_9_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_16_Isrc_13_9_12_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_7_Isrc_9_7_7_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_14_Isrc_19_6_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_14_Isrc_19_6_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_9_Isrc_2_17_7_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_9_Isrc_2_17_7_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_16_Isrc_20_14_12_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_13_Isrc_19_16_11_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc2)
heat_3d_refsrc_13_Isrc_19_16_11_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc2)
heat_3d_refsrc_9_Isrc_16_2_3_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((2 + Isrc2) < (B0 + 1)) && ((Isrc3 + Isrc3) < B1)) then 0 else 3)
heat_3d_refsrc_16_Isrc_6_1_15_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_12_Isrc_13_2_7_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_13_2_7_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_3_3_4_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (2 * 5))
heat_3d_refsrc_9_Isrc_3_3_4_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (2 * 5))
heat_3d_refsrc_14_Isrc_19_11_13_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((B1 + 5) + (Isrc1 * Isrc2)))
heat_3d_refsrc_14_Isrc_19_11_13_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((B1 + 5) + (Isrc1 * Isrc2)))
heat_3d_refsrc_13_Isrc_19_16_15_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_13_Isrc_19_16_15_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_12_Isrc_13_2_8_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_13_2_8_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_3_6_4_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_9_Isrc_3_6_4_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_13_Isrc_11_7_17_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc0)
heat_3d_refsrc_13_Isrc_11_7_17_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc0)
heat_3d_refsrc_8_Isrc_8_9_8_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 2) < (B0 + 1)) && ((Isrc2 + Isrc2) < (B1 + Isrc1))) then 0 else 1)
heat_3d_refsrc_15_Isrc_6_6_14_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_13_Isrc_19_16_18_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_13_Isrc_19_16_18_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_5_Isrc_13_5_16_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_5_Isrc_13_5_16_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_15_Isrc_12_15_9_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_17_Isrc_14_13_12_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_17_Isrc_14_13_12_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_14_Isrc_19_12_14_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_14_Isrc_19_12_14_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_12_Isrc_13_3_4_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_13_3_4_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_6_18_10_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_9_Isrc_3_6_15_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 3)
heat_3d_refsrc_9_Isrc_3_6_15_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 3)
heat_3d_refsrc_10_Isrc_10_5_1_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_11_9_10_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc0)
heat_3d_refsrc_13_Isrc_11_9_10_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc0)
heat_3d_refsrc_8_Isrc_15_10_9_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_15_10_9_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_8_12_11_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_10_Isrc_16_18_7_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else (Isrc1 - Isrc2))
heat_3d_refsrc_10_Isrc_16_18_7_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else (Isrc1 - Isrc2))
heat_3d_refsrc_13_Isrc_19_18_12_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_13_Isrc_19_18_12_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_5_Isrc_13_5_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_5_Isrc_13_5_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_2_Isrc_11_4_2_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
heat_3d_refsrc_2_Isrc_11_4_2_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
heat_3d_refsrc_12_Isrc_20_10_3_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + Isrc1) + (Isrc0 + 2)) < (B0 + (B1 + B1))) then 0 else 3)
heat_3d_refsrc_17_Isrc_14_14_14_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_14_14_14_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_14_Isrc_19_16_7_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_14_Isrc_19_16_7_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_9_Isrc_8_2_10_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 1) < (B0 + 2)) && ((Isrc3 + Isrc3) < (B1 + Isrc2))) then 0 else 3)
heat_3d_refsrc_12_Isrc_13_5_10_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_13_5_10_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_3_8_13_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 3))
heat_3d_refsrc_9_Isrc_3_8_13_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 3))
heat_3d_refsrc_7_Isrc_18_6_11_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_11_Isrc_9_11_3_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc1)
heat_3d_refsrc_14_Isrc_12_7_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_14_Isrc_4_18_18_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_4_18_18_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_11_15_15_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_15_12_9_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_15_12_9_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_2_Isrc_11_8_3_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc0)
heat_3d_refsrc_2_Isrc_11_8_3_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc0)
heat_3d_refsrc_5_Isrc_13_7_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_5_Isrc_13_7_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_13_Isrc_20_3_3_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_13_Isrc_20_3_3_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_3_Isrc_6_17_3_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_17_Isrc_14_15_4_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 < B1) && (Isrc0 < B0)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_14_Isrc_20_3_5_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B1 < Isrc0) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_13_5_17_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_13_5_17_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_3_11_4_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc1)) then 0 else Isrc1)
heat_3d_refsrc_11_Isrc_3_11_4_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc1)) then 0 else Isrc1)
heat_3d_refsrc_7_Isrc_9_8_3_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_9_8_3_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_2_Isrc_6_2_7_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_9_Isrc_3_11_18_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_9_Isrc_3_11_18_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_16_Isrc_20_14_18_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_16_Isrc_20_14_18_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_9_Isrc_16_2_6_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_16_Isrc_6_3_10_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_2_Isrc_11_11_6_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else Isrc1)
heat_3d_refsrc_2_Isrc_11_11_6_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else Isrc1)
heat_3d_refsrc_13_Isrc_20_4_1_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_13_Isrc_20_4_1_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_12_Isrc_13_8_7_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_13_8_7_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_3_15_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc0 + Isrc2)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_11_Isrc_3_15_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc0 + Isrc2)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_7_Isrc_9_9_6_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_9_9_6_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_9_Isrc_3_12_5_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_9_Isrc_3_12_5_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_5_Isrc_7_13_9_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_5_Isrc_7_13_9_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_16_Isrc_20_18_9_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (B1 - Isrc2))
heat_3d_refsrc_16_Isrc_20_18_9_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (B1 - Isrc2))
heat_3d_refsrc_10_Isrc_17_2_3_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_10_Isrc_17_2_3_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_8_Isrc_15_18_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_2_Isrc_11_14_11_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_2_Isrc_11_14_11_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_13_Isrc_20_8_9_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 2) < (B0 + 1)) && ((Isrc1 + Isrc2) < (B1 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_1_13_13_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 2))
heat_3d_refsrc_10_Isrc_1_13_13_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 2))
heat_3d_refsrc_12_Isrc_13_9_1_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_13_9_1_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_3_12_9_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_9_Isrc_3_12_9_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_8_Isrc_8_9_15_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 1) < (B1 + Isrc1)) && ((Isrc1 + Isrc1) < (B0 + 1))) then 0 else ((B0 * Isrc1) - (B0 + Isrc1)))
heat_3d_refsrc_7_Isrc_9_9_16_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_9_9_16_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_20_5_16_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_20_5_16_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_6_8_10_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_17_Isrc_1_4_11_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc1 + Isrc2)) then 0 else 1)
heat_3d_refsrc_17_Isrc_1_4_11_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc1 + Isrc2)) then 0 else 1)
heat_3d_refsrc_15_Isrc_12_17_11_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else 2)
heat_3d_refsrc_15_Isrc_12_17_11_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else 2)
heat_3d_refsrc_10_Isrc_17_4_14_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_10_Isrc_17_4_14_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_12_Isrc_7_5_15_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 1) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_9_Isrc_3_14_9_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_9_Isrc_3_14_9_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_12_Isrc_13_9_18_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_13_9_18_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_7_Isrc_9_13_6_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_9_13_6_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_10_5_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 + 3))
heat_3d_refsrc_15_Isrc_20_8_2_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + Isrc0) + (Isrc0 + Isrc3)) < ((B1 + B1) + (B0 + Isrc1))) then 0 else 3)
heat_3d_refsrc_17_Isrc_9_3_16_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_17_Isrc_9_3_16_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_17_Isrc_1_9_7_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_17_Isrc_1_9_7_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_15_Isrc_13_3_17_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_13_3_17_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_20_10_4_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + 2) < B1) && ((B1 + Isrc1) < (B0 + Isrc0))) then 0 else 3)
heat_3d_refsrc_13_Isrc_4_12_6_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 1))
heat_3d_refsrc_13_Isrc_4_12_6_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 1))
heat_3d_refsrc_10_Isrc_17_10_3_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 6))
heat_3d_refsrc_10_Isrc_17_10_3_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 6))
heat_3d_refsrc_2_Isrc_12_1_18_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_11_Isrc_16_12_12_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_11_Isrc_16_12_12_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_9_Isrc_8_3_16_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 2) < (B0 + 1)) && ((Isrc1 + 2) < (B1 + 1))) then 0 else 3)
heat_3d_refsrc_9_Isrc_3_16_3_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 6))
heat_3d_refsrc_9_Isrc_3_16_3_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 6))
heat_3d_refsrc_18_Isrc_1_6_3_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 2)
heat_3d_refsrc_18_Isrc_1_6_3_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 2)
heat_3d_refsrc_14_Isrc_12_7_16_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_12_Isrc_13_11_8_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_13_11_8_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_7_Isrc_9_14_12_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_9_14_12_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_1_10_6_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_17_Isrc_1_10_6_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_17_Isrc_9_3_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_9_3_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_13_Isrc_4_14_1_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc1 - 3))
heat_3d_refsrc_13_Isrc_4_14_1_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc1 - 3))
heat_3d_refsrc_15_Isrc_13_6_12_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_13_6_12_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_14_Isrc_20_3_17_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_14_Isrc_20_3_17_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_2_Isrc_6_3_18_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_9_Isrc_3_16_10_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_9_Isrc_3_16_10_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_18_Isrc_1_6_9_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 2)
heat_3d_refsrc_18_Isrc_1_6_9_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 2)
heat_3d_refsrc_12_Isrc_13_15_16_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_13_15_16_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_7_Isrc_9_18_1_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_9_18_1_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_1_12_3_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_17_Isrc_1_12_3_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_16_Isrc_6_4_3_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (6 + 5))
heat_3d_refsrc_16_Isrc_6_4_3_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (6 + 5))
heat_3d_refsrc_17_Isrc_9_3_16_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_9_3_16_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_0_Isrc_16_16_12_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_0_Isrc_16_16_12_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_13_Isrc_4_16_5_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 5))
heat_3d_refsrc_13_Isrc_4_16_5_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 5))
heat_3d_refsrc_17_Isrc_15_2_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_15_2_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_14_Isrc_20_5_15_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_14_Isrc_20_5_15_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_9_Isrc_3_16_14_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_9_Isrc_3_16_14_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_18_Isrc_1_6_11_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc1 + Isrc2)) then 0 else 1)
heat_3d_refsrc_18_Isrc_1_6_11_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc1 + Isrc2)) then 0 else 1)
heat_3d_refsrc_12_Isrc_13_16_14_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_13_16_14_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_7_Isrc_9_18_3_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_9_18_3_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_1_12_8_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_17_Isrc_1_12_8_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_16_Isrc_6_10_11_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_17_Isrc_9_4_11_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_13_Isrc_20_12_7_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_13_Isrc_20_12_7_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_13_Isrc_4_18_12_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_0_Isrc_16_18_7_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 < B0) && (Isrc2 < B1)) && ((B0 + 2) < (B1 + Isrc2))) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_17_13_1_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_10_Isrc_17_13_1_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_17_Isrc_15_5_1_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_15_5_1_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_14_Isrc_20_6_2_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_14_Isrc_20_6_2_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_9_Isrc_3_18_12_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_9_Isrc_3_18_12_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_8_Isrc_8_10_11_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 2) < (B0 + 1)) && ((Isrc0 + Isrc1) < (B1 + Isrc3))) then 0 else 1)
heat_3d_refsrc_18_Isrc_1_7_12_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_18_Isrc_1_7_12_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_15_Isrc_6_9_14_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_17_Isrc_1_13_7_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 6)
heat_3d_refsrc_17_Isrc_1_13_7_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 6)
heat_3d_refsrc_12_Isrc_13_17_10_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_13_17_10_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_13_Isrc_20_13_18_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_13_Isrc_20_13_18_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_18_Isrc_8_8_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 1) < (B1 + B1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_10_Isrc_17_13_2_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_10_Isrc_17_13_2_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_17_Isrc_15_7_5_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_15_7_5_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_7_7_12_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_7_7_12_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_14_Isrc_20_7_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_14_Isrc_20_7_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_18_Isrc_1_8_16_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_18_Isrc_1_8_16_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_15_Isrc_20_8_5_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + Isrc2) < (B0 + Isrc2)) && ((Isrc3 + Isrc1) < (B1 + 1))) then 0 else 2)
heat_3d_refsrc_17_Isrc_2_2_5_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 1)
heat_3d_refsrc_17_Isrc_2_2_5_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 1)
heat_3d_refsrc_7_Isrc_10_2_15_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + Isrc2) + (Isrc2 + Isrc2)) < ((B1 + 2) + (B0 + B0))) then 0 else 1)
heat_3d_refsrc_12_Isrc_13_17_11_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_13_17_11_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_20_10_12_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_5_Isrc_13_8_6_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_8_Isrc_2_14_7_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else ((Isrc1 - 3) + (B0 * Isrc2)))
heat_3d_refsrc_2_Isrc_12_3_4_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_13_Isrc_20_14_12_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_9_Isrc_8_5_1_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (if (Isrc0 < B0) then 3 else (B0 * 5)))
heat_3d_refsrc_9_Isrc_8_5_1_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (if (Isrc0 < B0) then 3 else (B0 * 5)))
heat_3d_refsrc_12_Isrc_7_11_6_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_17_Isrc_15_8_9_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_15_8_9_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_14_Isrc_12_9_15_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_14_Isrc_20_9_17_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else ((B1 + Isrc2) + (B1 * 6)))
heat_3d_refsrc_14_Isrc_20_9_17_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else ((B1 + Isrc2) + (B1 * 6)))
heat_3d_refsrc_12_Isrc_14_1_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_14_1_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_8_Isrc_15_18_8_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_15_18_8_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_3_Isrc_7_2_18_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - Isrc0))
heat_3d_refsrc_3_Isrc_7_2_18_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - Isrc0))
heat_3d_refsrc_17_Isrc_15_9_1_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_15_9_1_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_2_Isrc_6_7_6_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_9_Isrc_4_5_2_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (if ((B0 + 2) < (Isrc3 + Isrc3)) then 3 else (B0 * 5)))
heat_3d_refsrc_9_Isrc_4_5_2_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (if ((B0 + 2) < (Isrc3 + Isrc3)) then 3 else (B0 * 5)))
heat_3d_refsrc_18_Isrc_1_13_6_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_18_Isrc_1_13_6_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_5_Isrc_7_18_1_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - Isrc0))
heat_3d_refsrc_5_Isrc_7_18_1_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - Isrc0))
heat_3d_refsrc_17_Isrc_2_11_9_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc2 + Isrc2)) then 0 else 1)
heat_3d_refsrc_17_Isrc_2_11_9_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc2 + Isrc2)) then 0 else 1)
heat_3d_refsrc_9_Isrc_16_4_16_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B0) && (Isrc3 < B1)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_9_Isrc_16_4_16_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B0) && (Isrc3 < B1)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_14_Isrc_20_15_4_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else ((B1 + 4) * (2 + 5)))
heat_3d_refsrc_14_Isrc_20_15_4_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else ((B1 + 4) * (2 + 5)))
heat_3d_refsrc_3_Isrc_13_9_15_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_13_8_5_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_13_8_5_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_8_Isrc_16_2_10_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_3_Isrc_7_7_12_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_9_Isrc_8_5_13_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_9_Isrc_8_5_13_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_16_Isrc_13_10_10_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_16_Isrc_13_10_10_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_17_Isrc_15_12_8_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_17_Isrc_15_12_8_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_18_Isrc_1_13_12_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_18_Isrc_1_13_12_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_5_Isrc_7_18_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - Isrc2))
heat_3d_refsrc_5_Isrc_7_18_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - Isrc2))
heat_3d_refsrc_17_Isrc_2_12_17_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_17_Isrc_2_12_17_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_16_Isrc_6_14_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_9_Isrc_16_5_12_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_17_Isrc_9_5_3_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_9_5_3_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_0_Isrc_17_1_16_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_0_Isrc_17_1_16_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_15_Isrc_13_8_5_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_13_8_5_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_14_Isrc_20_18_16_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_14_Isrc_20_18_16_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_9_Isrc_8_7_17_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_8_7_17_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_16_Isrc_13_12_11_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_16_Isrc_13_12_11_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_10_Isrc_1_16_5_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (B0 - Isrc3))
heat_3d_refsrc_10_Isrc_1_16_5_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (B0 - Isrc3))
heat_3d_refsrc_18_Isrc_1_14_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 2)
heat_3d_refsrc_18_Isrc_1_14_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 2)
heat_3d_refsrc_9_Isrc_4_5_16_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_9_Isrc_4_5_16_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_15_Isrc_6_10_10_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_6_10_10_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_13_Isrc_11_17_15_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc0)
heat_3d_refsrc_13_Isrc_11_17_15_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc0)
heat_3d_refsrc_17_Isrc_2_14_1_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_17_Isrc_2_14_1_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_5_Isrc_8_2_5_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_17_Isrc_9_7_3_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_9_7_3_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_13_8_14_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_13_8_14_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_1_1_4_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 2)
heat_3d_refsrc_15_Isrc_1_1_4_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 2)
heat_3d_refsrc_10_Isrc_17_14_13_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_10_Isrc_17_14_13_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_9_Isrc_8_9_1_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + 2) < (B0 + 1)) && ((Isrc0 + Isrc0) < (B1 + Isrc1))) then 0 else 3)
heat_3d_refsrc_16_Isrc_13_12_12_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_18_Isrc_1_14_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_18_Isrc_1_14_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_9_Isrc_4_6_1_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else ((B0 * 5) + (4 * Isrc3)))
heat_3d_refsrc_9_Isrc_4_6_1_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else ((B0 * 5) + (4 * Isrc3)))
heat_3d_refsrc_15_Isrc_6_12_1_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_15_Isrc_20_8_18_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_20_8_18_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_13_Isrc_11_17_18_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
heat_3d_refsrc_13_Isrc_11_17_18_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
heat_3d_refsrc_17_Isrc_2_15_14_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < (2 + Isrc1)) then 0 else 1)
heat_3d_refsrc_17_Isrc_2_15_14_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < (2 + Isrc1)) then 0 else 1)
heat_3d_refsrc_7_Isrc_10_7_10_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_10_7_10_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_20_14_18_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_20_14_18_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_5_Isrc_13_10_2_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_5_Isrc_13_10_2_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_17_Isrc_9_10_5_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_9_10_5_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_2_Isrc_12_4_15_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_13_Isrc_20_18_1_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_13_Isrc_20_18_1_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_15_Isrc_1_1_9_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_15_Isrc_1_1_9_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_15_Isrc_13_9_14_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_13_9_14_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_12_Isrc_7_13_4_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_7_13_4_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_5_Isrc_3_3_7_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc3 - 5))
heat_3d_refsrc_5_Isrc_3_3_7_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc3 - 5))
heat_3d_refsrc_10_Isrc_17_18_9_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (B1 - Isrc2))
heat_3d_refsrc_10_Isrc_17_18_9_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (B1 - Isrc2))
heat_3d_refsrc_18_Isrc_1_18_16_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_18_Isrc_1_18_16_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_17_Isrc_2_17_17_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_17_Isrc_2_17_17_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_15_Isrc_20_10_1_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_20_10_1_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_13_Isrc_11_18_2_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
heat_3d_refsrc_13_Isrc_11_18_2_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
heat_3d_refsrc_7_Isrc_10_11_7_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_0_Isrc_10_4_7_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_10_4_7_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_20_15_2_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_20_15_2_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else 3)
heat_3d_refsrc_13_Isrc_5_1_6_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_5_Isrc_13_10_15_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_17_Isrc_9_12_5_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_9_12_5_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_0_Isrc_17_6_5_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 6))
heat_3d_refsrc_0_Isrc_17_6_5_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 6))
heat_3d_refsrc_13_Isrc_20_18_8_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_13_Isrc_20_18_8_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_15_Isrc_1_2_10_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_15_Isrc_1_2_10_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_15_Isrc_13_15_4_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + 1) < (B1 + Isrc2)) && ((Isrc1 + 1) < B0)) then 0 else 3)
heat_3d_refsrc_18_Isrc_14_12_13_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_14_12_13_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_12_Isrc_7_15_10_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_7_15_10_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_6_11_7_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_10_Isrc_17_18_17_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_10_Isrc_17_18_17_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_9_Isrc_4_10_6_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_9_Isrc_4_10_6_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_18_Isrc_2_1_2_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 2)
heat_3d_refsrc_18_Isrc_2_1_2_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 2)
heat_3d_refsrc_10_Isrc_10_13_10_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_10_Isrc_10_13_10_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_17_Isrc_2_18_1_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_17_Isrc_2_18_1_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_15_Isrc_20_15_16_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_20_15_16_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_0_Isrc_10_6_7_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_0_Isrc_10_6_7_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_12_Isrc_14_14_7_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_14_14_7_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_3_Isrc_13_12_12_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_3_Isrc_13_12_12_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_12_Isrc_20_15_2_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_20_15_2_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else 3)
heat_3d_refsrc_8_Isrc_16_3_16_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B0) && (Isrc3 < B1)) then 0 else ((B0 + 3) + (Isrc2 * Isrc3)))
heat_3d_refsrc_17_Isrc_9_14_1_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_9_14_1_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_0_Isrc_17_8_4_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 6))
heat_3d_refsrc_0_Isrc_17_8_4_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 6))
heat_3d_refsrc_15_Isrc_1_3_14_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_15_Isrc_1_3_14_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_13_Isrc_20_18_9_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (B1 - Isrc2))
heat_3d_refsrc_13_Isrc_20_18_9_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (B1 - Isrc2))
heat_3d_refsrc_18_Isrc_14_17_18_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_18_Isrc_14_17_18_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_12_Isrc_7_16_4_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_7_16_4_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_4_10_9_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_9_Isrc_4_10_9_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_10_Isrc_18_3_12_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_10_Isrc_18_3_12_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_18_Isrc_2_2_2_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc3 + Isrc3)) then 0 else 1)
heat_3d_refsrc_18_Isrc_2_2_2_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc3 + Isrc3)) then 0 else 1)
heat_3d_refsrc_10_Isrc_10_14_11_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc2)
heat_3d_refsrc_10_Isrc_10_14_11_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc2)
heat_3d_refsrc_17_Isrc_2_18_11_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_17_Isrc_2_18_11_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_16_Isrc_6_17_4_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_16_Isrc_6_17_4_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_13_Isrc_12_6_8_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 1))
heat_3d_refsrc_13_Isrc_12_6_8_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 1))
heat_3d_refsrc_15_Isrc_20_16_10_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_20_16_10_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_14_15_4_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_8_Isrc_2_14_12_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_8_Isrc_2_14_12_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_3_Isrc_13_15_5_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else ((B0 * 3) + (Isrc3 * 6)))
heat_3d_refsrc_13_Isrc_1_3_4_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 6))
heat_3d_refsrc_13_Isrc_1_3_4_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 6))
heat_3d_refsrc_17_Isrc_10_1_18_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_17_Isrc_10_1_18_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_15_Isrc_1_3_17_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_15_Isrc_1_3_17_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_0_Isrc_17_8_12_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_13_Isrc_20_18_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_13_Isrc_20_18_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_17_Isrc_15_13_7_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_15_13_7_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_8_14_12_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_18_Isrc_15_3_2_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_18_Isrc_15_3_2_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_9_Isrc_4_10_9_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 3)
heat_3d_refsrc_9_Isrc_4_10_9_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 3)
heat_3d_refsrc_12_Isrc_8_1_5_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_18_Isrc_2_2_7_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc3 + Isrc2)) then 0 else 1)
heat_3d_refsrc_18_Isrc_2_2_7_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc3 + Isrc2)) then 0 else 1)
heat_3d_refsrc_14_Isrc_12_12_7_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_10_Isrc_10_14_14_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_10_Isrc_10_14_14_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_17_Isrc_3_11_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_17_Isrc_3_11_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_16_Isrc_7_5_4_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_7_5_4_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_12_8_12_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B0) && (Isrc1 < B1)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_13_Isrc_12_8_12_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B0) && (Isrc1 < B1)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_0_Isrc_10_7_1_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_10_7_1_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_20_18_5_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_20_18_5_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_8_Isrc_2_16_9_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else ((B0 * Isrc2) - (B0 + Isrc2)))
heat_3d_refsrc_13_Isrc_1_4_18_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc3 - 1))
heat_3d_refsrc_13_Isrc_1_4_18_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc3 - 1))
heat_3d_refsrc_18_Isrc_8_10_6_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_18_Isrc_8_10_6_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_11_Isrc_17_1_6_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_15_Isrc_1_5_11_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc1 + Isrc2)) then 0 else 2)
heat_3d_refsrc_15_Isrc_1_5_11_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc1 + Isrc2)) then 0 else 2)
heat_3d_refsrc_17_Isrc_10_2_11_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_14_Isrc_1_2_12_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_9_Isrc_8_9_12_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_18_Isrc_15_10_4_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_15_10_4_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_4_10_16_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_9_Isrc_4_10_16_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_18_Isrc_2_5_5_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc2 + Isrc2)) then 0 else 1)
heat_3d_refsrc_18_Isrc_2_5_5_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc2 + Isrc2)) then 0 else 1)
heat_3d_refsrc_15_Isrc_6_12_16_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_17_Isrc_3_12_13_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_17_Isrc_3_12_13_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_16_Isrc_7_6_4_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_13_Isrc_12_10_6_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_2_Isrc_12_7_4_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_0_Isrc_10_14_12_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_13_Isrc_1_6_4_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (6 + 5))
heat_3d_refsrc_13_Isrc_1_6_4_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (6 + 5))
heat_3d_refsrc_16_Isrc_1_2_12_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 1))
heat_3d_refsrc_16_Isrc_1_2_12_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 1))
heat_3d_refsrc_18_Isrc_8_12_3_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_15_Isrc_1_6_3_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 2)
heat_3d_refsrc_15_Isrc_1_6_3_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 2)
heat_3d_refsrc_9_Isrc_4_16_6_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_18_Isrc_2_6_15_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc1 + Isrc2)) then 0 else 1)
heat_3d_refsrc_18_Isrc_2_6_15_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc1 + Isrc2)) then 0 else 1)
heat_3d_refsrc_18_Isrc_15_12_11_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_18_Isrc_15_12_11_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_17_Isrc_15_15_2_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_15_15_2_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_3_17_10_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 6)
heat_3d_refsrc_17_Isrc_3_17_10_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 6)
heat_3d_refsrc_7_Isrc_10_12_17_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_10_12_17_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_13_Isrc_5_3_6_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_5_Isrc_13_12_2_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_5_Isrc_13_12_2_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_13_Isrc_1_6_8_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 + 3))
heat_3d_refsrc_13_Isrc_1_6_8_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 + 3))
heat_3d_refsrc_16_Isrc_1_5_14_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 3))
heat_3d_refsrc_16_Isrc_1_5_14_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 3))
heat_3d_refsrc_15_Isrc_1_6_12_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_15_Isrc_1_6_12_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_2_Isrc_6_12_11_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_11_Isrc_9_14_14_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_11_Isrc_9_14_14_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_18_Isrc_2_8_7_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_18_Isrc_2_8_7_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_18_Isrc_15_14_5_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_15_14_5_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_15_15_10_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_17_Isrc_3_18_1_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_17_Isrc_3_18_1_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_7_Isrc_10_15_11_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + Isrc2) + (Isrc1 + Isrc2)) < (B0 + (B1 + B0))) then 0 else 1)
heat_3d_refsrc_8_Isrc_16_4_4_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + Isrc3) + (Isrc3 + 1)) < ((B1 + 1) + (B0 + B0))) then 0 else 1)
heat_3d_refsrc_5_Isrc_13_18_1_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_5_Isrc_13_18_1_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_13_Isrc_1_8_2_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_1_8_2_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_2_5_13_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_19_Isrc_2_5_13_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_15_Isrc_1_9_11_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc1) < (Isrc2 + Isrc2)) then 0 else 2)
heat_3d_refsrc_15_Isrc_1_9_11_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc1) < (Isrc2 + Isrc2)) then 0 else 2)
heat_3d_refsrc_15_Isrc_14_2_14_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_14_2_14_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_11_Isrc_9_15_16_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_11_Isrc_9_15_16_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_18_Isrc_2_18_6_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_18_Isrc_2_18_6_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_18_Isrc_15_15_9_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + Isrc1) + (Isrc1 + Isrc2)) < ((B1 + 1) + (B0 + B0))) then 0 else 1)
heat_3d_refsrc_17_Isrc_3_18_15_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_17_Isrc_3_18_15_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_12_Isrc_14_16_10_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_14_16_10_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_13_Isrc_1_10_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc3 - 1))
heat_3d_refsrc_13_Isrc_1_10_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc3 - 1))
heat_3d_refsrc_19_Isrc_2_7_15_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc3 + Isrc1)) then 0 else 1)
heat_3d_refsrc_19_Isrc_2_7_15_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc3 + Isrc1)) then 0 else 1)
heat_3d_refsrc_15_Isrc_1_9_15_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc1 + Isrc1)) then 0 else 2)
heat_3d_refsrc_15_Isrc_1_9_15_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc1 + Isrc1)) then 0 else 2)
heat_3d_refsrc_15_Isrc_14_6_1_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_14_6_1_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_8_Isrc_8_16_8_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 2) < (B0 + 1)) && ((Isrc2 + Isrc3) < (B1 + Isrc1))) then 0 else 1)
heat_3d_refsrc_12_Isrc_8_2_11_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 3)
heat_3d_refsrc_14_Isrc_12_17_18_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_18_Isrc_3_5_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_18_Isrc_3_5_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_17_Isrc_4_1_14_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_17_Isrc_4_1_14_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_0_Isrc_17_11_7_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc1)
heat_3d_refsrc_9_Isrc_16_7_13_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_16_7_13_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_14_16_14_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_14_16_14_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_13_Isrc_1_10_14_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc2 - 3))
heat_3d_refsrc_13_Isrc_1_10_14_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc2 - 3))
heat_3d_refsrc_19_Isrc_2_8_9_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_19_Isrc_2_8_9_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_17_Isrc_10_7_2_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_10_7_2_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_1_18_12_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_15_Isrc_1_18_12_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_9_Isrc_8_10_15_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_14_Isrc_5_1_8_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else ((B0 + 4) * (Isrc2 - 1)))
heat_3d_refsrc_15_Isrc_14_7_1_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_18_Isrc_3_6_5_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_18_Isrc_3_6_5_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_15_Isrc_6_13_6_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_17_Isrc_4_2_9_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_17_Isrc_4_2_9_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_5_Isrc_8_3_4_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_16_Isrc_7_6_9_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 + 2))
heat_3d_refsrc_16_Isrc_7_6_9_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 + 2))
heat_3d_refsrc_9_Isrc_16_8_12_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_16_8_12_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_12_11_17_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_12_Isrc_14_17_2_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_14_17_2_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_13_Isrc_1_12_7_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 1))
heat_3d_refsrc_13_Isrc_1_12_7_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 1))
heat_3d_refsrc_19_Isrc_2_12_3_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_18_Isrc_8_12_9_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_15_Isrc_1_18_14_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_15_Isrc_1_18_14_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_17_Isrc_10_11_18_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_10_11_18_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_3_6_17_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_18_Isrc_3_6_17_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_10_Isrc_18_6_14_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_10_Isrc_18_6_14_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_17_Isrc_4_3_8_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_17_Isrc_4_3_8_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_16_Isrc_7_6_12_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_16_Isrc_7_6_12_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_9_Isrc_16_9_15_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else 3)
heat_3d_refsrc_9_Isrc_16_9_15_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else 3)
heat_3d_refsrc_12_Isrc_14_17_15_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_14_17_15_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_3_Isrc_13_15_12_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_15_Isrc_2_7_3_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc3 + Isrc1)) then 0 else 3)
heat_3d_refsrc_15_Isrc_2_7_3_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc3 + Isrc1)) then 0 else 3)
heat_3d_refsrc_17_Isrc_10_12_17_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_17_Isrc_10_12_17_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_2_Isrc_6_12_14_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_18_Isrc_3_11_3_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc2) < (Isrc3 + Isrc1)) then 0 else 1)
heat_3d_refsrc_18_Isrc_3_11_3_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc2) < (Isrc3 + Isrc1)) then 0 else 1)
heat_3d_refsrc_17_Isrc_15_16_10_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_15_16_10_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_18_11_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc1)
heat_3d_refsrc_10_Isrc_18_11_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc1)
heat_3d_refsrc_17_Isrc_4_3_17_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_17_Isrc_4_3_17_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_7_Isrc_10_17_15_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_10_17_15_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_2_17_11_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else ((B0 + Isrc2) + (B0 * 6)))
heat_3d_refsrc_8_Isrc_16_8_13_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_16_8_13_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_16_11_2_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_14_18_8_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_14_18_8_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_17_8_7_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_11_Isrc_17_8_7_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_15_Isrc_2_9_5_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc3 + Isrc2)) then 0 else 3)
heat_3d_refsrc_15_Isrc_2_9_5_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc3 + Isrc2)) then 0 else 3)
heat_3d_refsrc_0_Isrc_1_2_2_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_1_2_2_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_10_13_11_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_10_13_11_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_3_14_16_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_18_Isrc_3_14_16_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_18_Isrc_16_2_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 1)
heat_3d_refsrc_17_Isrc_15_16_11_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 6)
heat_3d_refsrc_17_Isrc_15_16_11_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 6)
heat_3d_refsrc_17_Isrc_4_6_2_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_17_Isrc_4_6_2_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_10_Isrc_18_15_18_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc1 - 4))
heat_3d_refsrc_10_Isrc_18_15_18_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc1 - 4))
heat_3d_refsrc_10_Isrc_10_16_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_10_Isrc_10_16_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_7_Isrc_11_2_15_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + Isrc2) + (Isrc2 + Isrc2)) < ((B1 + 2) + (B0 + B0))) then 0 else 1)
heat_3d_refsrc_3_Isrc_7_11_12_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_8_Isrc_16_10_8_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 1)
heat_3d_refsrc_8_Isrc_16_10_8_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 1)
heat_3d_refsrc_5_Isrc_14_12_18_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc3))
heat_3d_refsrc_5_Isrc_14_12_18_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc3))
heat_3d_refsrc_11_Isrc_17_11_15_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc1)
heat_3d_refsrc_11_Isrc_17_11_15_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc1)
heat_3d_refsrc_12_Isrc_15_2_14_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_15_2_14_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_2_11_11_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < (2 + Isrc2)) then 0 else 2)
heat_3d_refsrc_15_Isrc_2_11_11_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < (2 + Isrc2)) then 0 else 2)
heat_3d_refsrc_8_Isrc_8_16_17_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((2 + Isrc2) < (B0 + 2)) && ((Isrc0 + Isrc1) < (B1 + Isrc2))) then 0 else 1)
heat_3d_refsrc_17_Isrc_10_16_1_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_10_16_1_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_4_16_7_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_9_Isrc_4_16_7_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_12_Isrc_8_3_7_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 2) < (B1 + 1)) && ((Isrc3 + 2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_14_Isrc_13_1_9_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_14_Isrc_13_1_9_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_18_Isrc_3_18_16_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_18_Isrc_3_18_16_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_17_Isrc_4_6_4_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_17_Isrc_4_6_4_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_17_Isrc_16_1_6_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_10_Isrc_18_16_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_10_Isrc_18_16_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_0_Isrc_17_11_11_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc2)
heat_3d_refsrc_10_Isrc_11_2_17_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_10_Isrc_11_2_17_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_8_Isrc_16_12_13_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_5_Isrc_14_12_18_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_12_Isrc_15_5_1_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((B0 + Isrc1) < (B1 + Isrc3)) && ((Isrc3 + 2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_9_Isrc_8_11_4_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 2) < (B1 + 1)) && ((Isrc3 + 2) < (B0 + 1))) then 0 else (2 * 5))
heat_3d_refsrc_15_Isrc_2_11_13_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_15_Isrc_2_11_13_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_15_Isrc_14_8_2_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_14_8_2_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_9_Isrc_4_17_16_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_9_Isrc_4_17_16_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_17_Isrc_10_18_15_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 6)
heat_3d_refsrc_17_Isrc_10_18_15_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 6)
heat_3d_refsrc_14_Isrc_13_2_9_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B0 - Isrc2))
heat_3d_refsrc_14_Isrc_13_2_9_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B0 - Isrc2))
heat_3d_refsrc_15_Isrc_6_14_3_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_18_Isrc_4_1_3_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc0 < B0) then 0 else 1)
heat_3d_refsrc_18_Isrc_4_1_3_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc0 < B0) then 0 else 1)
heat_3d_refsrc_17_Isrc_4_11_15_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc1 + Isrc1)) then 0 else 6)
heat_3d_refsrc_17_Isrc_4_11_15_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc1 + Isrc1)) then 0 else 6)
heat_3d_refsrc_10_Isrc_18_17_11_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc2)
heat_3d_refsrc_10_Isrc_18_17_11_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc2)
heat_3d_refsrc_10_Isrc_11_3_13_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_10_Isrc_11_3_13_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_16_Isrc_1_7_12_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_18_Isrc_8_15_1_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 2) < (B0 + 1)) && ((Isrc0 + Isrc1) < (B1 + Isrc3))) then 0 else 1)
heat_3d_refsrc_15_Isrc_2_17_9_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_15_Isrc_2_17_9_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_10_Isrc_2_7_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 6))
heat_3d_refsrc_10_Isrc_2_7_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 6))
heat_3d_refsrc_15_Isrc_14_8_5_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_14_8_5_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_9_Isrc_5_5_2_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((B1 + Isrc1) < (B1 + B1)) && ((Isrc1 + 1) < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_5_5_2_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((B1 + Isrc1) < (B1 + B1)) && ((Isrc1 + 1) < B0)) then 0 else 3)
heat_3d_refsrc_18_Isrc_4_8_12_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_18_Isrc_4_8_12_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_14_Isrc_13_2_17_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_14_Isrc_13_2_17_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_17_Isrc_4_16_7_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_17_Isrc_4_16_7_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_10_Isrc_19_1_3_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_10_Isrc_19_1_3_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_10_Isrc_11_7_14_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_10_Isrc_11_7_14_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_3_Isrc_13_16_15_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_3_Isrc_13_16_15_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_15_Isrc_2_18_17_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_15_Isrc_2_18_17_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_11_Isrc_17_15_9_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (B1 - Isrc2))
heat_3d_refsrc_11_Isrc_17_15_9_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (B1 - Isrc2))
heat_3d_refsrc_2_Isrc_6_14_6_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_15_Isrc_14_16_12_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_14_16_12_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_17_Isrc_11_5_15_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_18_Isrc_4_9_4_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_18_Isrc_4_9_4_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_11_Isrc_9_17_5_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_11_Isrc_9_17_5_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_14_Isrc_13_3_2_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (if ((B0 + Isrc1) < (Isrc3 + Isrc3)) then ((B0 + 1) + (B0 * 6)) else ((B0 - 6) + (Isrc0 * Isrc3))))
heat_3d_refsrc_17_Isrc_4_16_12_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 6)
heat_3d_refsrc_17_Isrc_4_16_12_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 6)
heat_3d_refsrc_10_Isrc_19_4_12_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_10_Isrc_19_4_12_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_10_Isrc_11_10_11_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else Isrc2)
heat_3d_refsrc_9_Isrc_16_11_10_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else Isrc2)
heat_3d_refsrc_3_Isrc_13_17_13_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_3_Isrc_13_17_13_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_14_Isrc_1_4_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (if ((B0 + 1) < (Isrc3 + Isrc1)) then (5 + 6) else (Isrc3 * Isrc2)))
heat_3d_refsrc_14_Isrc_1_4_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (if ((B0 + 1) < (Isrc3 + Isrc1)) then (5 + 6) else (Isrc3 * Isrc2)))
heat_3d_refsrc_15_Isrc_3_1_12_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 2)
heat_3d_refsrc_15_Isrc_3_1_12_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 2)
heat_3d_refsrc_10_Isrc_2_11_18_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else Isrc1)
heat_3d_refsrc_10_Isrc_2_11_18_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else Isrc1)
heat_3d_refsrc_11_Isrc_18_4_10_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B1 - Isrc3))
heat_3d_refsrc_11_Isrc_18_4_10_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B1 - Isrc3))
heat_3d_refsrc_14_Isrc_5_2_1_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B1 < Isrc0) then 0 else (if (B0 < Isrc0) then (B0 + 5) else (5 + 6)))
heat_3d_refsrc_14_Isrc_5_2_1_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B1 < Isrc0) then 0 else (if (B0 < Isrc0) then (B0 + 5) else (5 + 6)))
heat_3d_refsrc_15_Isrc_14_16_13_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_14_16_13_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_18_Isrc_4_9_5_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc1)) then 0 else 1)
heat_3d_refsrc_18_Isrc_4_9_5_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc1)) then 0 else 1)
heat_3d_refsrc_19_Isrc_10_6_18_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_18_Isrc_16_7_14_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_16_7_14_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_11_Isrc_10_2_3_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + 1) < (B1 + 2)) && ((Isrc2 + Isrc2) < (B0 + 2))) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_4_17_1_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_17_Isrc_4_17_1_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_7_Isrc_11_2_15_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + Isrc3) + (Isrc3 + Isrc2)) < ((B1 + 2) + (B0 + B0))) then 0 else 1)
heat_3d_refsrc_2_Isrc_12_14_6_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_3_Isrc_14_3_17_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc3))
heat_3d_refsrc_3_Isrc_14_3_17_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc3))
heat_3d_refsrc_15_Isrc_3_2_17_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_15_Isrc_3_2_17_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_10_Isrc_2_13_8_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc1 - 2))
heat_3d_refsrc_10_Isrc_2_13_8_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc1 - 2))
heat_3d_refsrc_8_Isrc_9_1_11_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_9_1_11_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_11_Isrc_18_4_18_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_11_Isrc_18_4_18_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_12_Isrc_8_3_13_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_8_3_13_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_18_Isrc_4_12_12_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_18_Isrc_4_12_12_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_18_Isrc_16_8_12_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_16_8_12_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_16_1_16_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_17_Isrc_4_18_1_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_17_Isrc_4_18_1_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_0_Isrc_17_15_14_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (B1 - Isrc3))
heat_3d_refsrc_0_Isrc_17_15_14_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (B1 - Isrc3))
heat_3d_refsrc_12_Isrc_15_5_2_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_15_5_2_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_8_13_9_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 2) < (B0 + 1)) && ((Isrc0 + Isrc3) < (B1 + Isrc1))) then 0 else 3)
heat_3d_refsrc_3_Isrc_14_4_10_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 3))
heat_3d_refsrc_3_Isrc_14_4_10_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 3))
heat_3d_refsrc_15_Isrc_3_3_17_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_15_Isrc_3_3_17_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_14_Isrc_5_2_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_14_Isrc_5_2_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_8_Isrc_9_2_10_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else ((B0 * Isrc0) - (B0 + Isrc0)))
heat_3d_refsrc_11_Isrc_18_8_18_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_18_8_18_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_6_14_12_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_18_Isrc_4_13_7_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_18_Isrc_4_13_7_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_17_Isrc_5_3_1_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_5_3_1_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_16_9_6_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_0_Isrc_17_17_6_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (B1 - Isrc3))
heat_3d_refsrc_0_Isrc_17_17_6_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (B1 - Isrc3))
heat_3d_refsrc_8_Isrc_3_4_18_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_8_Isrc_3_4_18_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_10_Isrc_19_9_1_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B1 - Isrc1))
heat_3d_refsrc_10_Isrc_19_9_1_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B1 - Isrc1))
heat_3d_refsrc_18_Isrc_8_16_1_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_12_Isrc_15_9_16_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_15_9_16_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_3_Isrc_14_5_3_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc0 - 3))
heat_3d_refsrc_15_Isrc_3_4_2_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc3)) then 0 else 3)
heat_3d_refsrc_15_Isrc_3_4_2_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc3)) then 0 else 3)
heat_3d_refsrc_14_Isrc_5_6_10_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_14_Isrc_5_6_10_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_16_Isrc_13_13_13_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_16_Isrc_13_13_13_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_18_Isrc_4_13_11_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc1 + Isrc2)) then 0 else 1)
heat_3d_refsrc_18_Isrc_4_13_11_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc1 + Isrc2)) then 0 else 1)
heat_3d_refsrc_5_Isrc_8_7_7_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_5_3_5_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_5_3_5_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_16_12_5_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_16_12_5_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_3_8_4_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_8_Isrc_3_8_4_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_10_Isrc_19_9_9_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B1 - Isrc2))
heat_3d_refsrc_10_Isrc_19_9_9_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B1 - Isrc2))
heat_3d_refsrc_15_Isrc_3_4_18_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_15_Isrc_3_4_18_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_14_Isrc_5_7_1_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc1 + 4))
heat_3d_refsrc_14_Isrc_5_7_1_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc1 + 4))
heat_3d_refsrc_17_Isrc_11_8_6_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_11_8_6_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_4_13_15_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc1) < (Isrc2 + Isrc2)) then 0 else 1)
heat_3d_refsrc_18_Isrc_4_13_15_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc1) < (Isrc2 + Isrc2)) then 0 else 1)
heat_3d_refsrc_17_Isrc_5_4_1_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_5_4_1_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_3_16_18_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc1 - 6))
heat_3d_refsrc_20_Isrc_3_16_18_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc1 - 6))
heat_3d_refsrc_8_Isrc_3_10_7_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_8_Isrc_3_10_7_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_19_Isrc_16_12_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_10_Isrc_11_11_6_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_9_Isrc_16_11_11_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_10_Isrc_19_12_6_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_10_Isrc_19_12_6_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_15_Isrc_3_5_9_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 2)
heat_3d_refsrc_15_Isrc_3_5_9_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 2)
heat_3d_refsrc_12_Isrc_15_14_1_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_15_14_1_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_14_Isrc_5_7_10_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_14_Isrc_5_7_10_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_18_Isrc_4_15_14_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc3)) then 0 else 1)
heat_3d_refsrc_18_Isrc_4_15_14_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc3)) then 0 else 1)
heat_3d_refsrc_17_Isrc_5_4_9_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_5_4_9_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_11_3_1_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_4_1_9_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc2)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_20_Isrc_4_1_9_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc2)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_8_Isrc_3_10_8_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_2_Isrc_12_16_6_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_19_Isrc_2_12_10_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_19_Isrc_2_12_10_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_15_Isrc_3_5_14_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_15_Isrc_3_5_14_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_12_Isrc_15_15_9_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + Isrc1) + (Isrc1 + Isrc2)) < ((B1 + 1) + (B0 + B0))) then 0 else 3)
heat_3d_refsrc_15_Isrc_15_8_6_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_15_8_6_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_11_Isrc_18_9_9_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B1 - Isrc2))
heat_3d_refsrc_11_Isrc_18_9_9_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B1 - Isrc2))
heat_3d_refsrc_14_Isrc_5_8_12_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_17_Isrc_16_2_9_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_5_5_16_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_5_5_16_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_4_16_3_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_18_Isrc_4_16_3_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_19_Isrc_2_14_12_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_19_Isrc_2_14_12_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_9_Isrc_8_16_13_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_15_Isrc_3_6_9_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_15_Isrc_3_6_9_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_12_Isrc_8_5_7_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 3)
heat_3d_refsrc_12_Isrc_8_5_7_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 3)
heat_3d_refsrc_11_Isrc_18_12_15_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_15_Isrc_15_11_12_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_15_11_12_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_18_Isrc_16_10_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_18_Isrc_16_10_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_18_Isrc_4_16_12_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_18_Isrc_4_16_12_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_17_Isrc_5_6_3_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_5_6_3_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_2_15_4_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc1 + Isrc2)) then 0 else 1)
heat_3d_refsrc_19_Isrc_2_15_4_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc1 + Isrc2)) then 0 else 1)
heat_3d_refsrc_18_Isrc_8_16_4_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_3_Isrc_14_5_8_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 3))
heat_3d_refsrc_3_Isrc_14_5_8_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 3))
heat_3d_refsrc_15_Isrc_3_7_2_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_15_Isrc_3_7_2_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_12_Isrc_8_10_15_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 2) < (B1 + Isrc1)) && ((Isrc2 + 1) < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_15_11_16_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_15_11_16_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_19_Isrc_10_9_10_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else ((B0 * Isrc1) - (B0 + Isrc1)))
heat_3d_refsrc_18_Isrc_16_12_15_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_18_Isrc_16_12_15_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_18_Isrc_4_16_15_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_18_Isrc_4_16_15_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_17_Isrc_5_13_14_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_5_13_14_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_3_2_10_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (if ((B0 + Isrc0) < (Isrc2 + Isrc2)) then ((B0 + 6) + (B0 * 6)) else ((Isrc2 - 1) * (B0 - 2))))
heat_3d_refsrc_15_Isrc_3_12_18_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_15_Isrc_3_12_18_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_20_Isrc_10_2_8_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc0)
heat_3d_refsrc_20_Isrc_10_2_8_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc0)
heat_3d_refsrc_11_Isrc_18_13_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_11_Isrc_18_13_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_15_Isrc_15_13_9_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_15_13_9_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_18_Isrc_5_2_6_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_5_2_6_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_16_17_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + Isrc1) + (Isrc1 + 2)) < ((B1 + 1) + (B0 + B0))) then 0 else 1)
heat_3d_refsrc_10_Isrc_11_13_16_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_10_Isrc_11_13_16_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_17_Isrc_5_14_12_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_5_14_12_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_16_12_5_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_16_12_5_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_3_14_13_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_15_Isrc_3_14_13_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_20_Isrc_10_3_12_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_10_3_12_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_8_Isrc_9_3_9_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_9_3_9_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_11_9_16_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_17_Isrc_11_9_16_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_11_Isrc_18_14_9_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B1 - Isrc2))
heat_3d_refsrc_11_Isrc_18_14_9_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B1 - Isrc2))
heat_3d_refsrc_15_Isrc_15_14_8_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_15_14_8_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_7_Isrc_11_4_4_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_11_4_4_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_5_3_7_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + Isrc1) < (B1 + 1)) && ((Isrc3 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_17_Isrc_6_2_2_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_16_Isrc_7_17_18_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - Isrc0))
heat_3d_refsrc_16_Isrc_7_17_18_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - Isrc0))
heat_3d_refsrc_10_Isrc_11_14_7_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
heat_3d_refsrc_10_Isrc_11_14_7_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
heat_3d_refsrc_10_Isrc_19_16_1_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_10_Isrc_19_16_1_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_15_Isrc_3_14_14_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_15_Isrc_3_14_14_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_12_Isrc_15_16_12_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_15_16_12_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_10_4_6_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_8_Isrc_9_3_10_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_9_3_10_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_11_13_15_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 1) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 6)
heat_3d_refsrc_17_Isrc_16_13_12_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_16_13_12_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_15_16_11_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_15_16_11_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_20_Isrc_17_11_7_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_17_11_7_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_13_Isrc_12_10_7_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 1))
heat_3d_refsrc_13_Isrc_12_10_7_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 1))
heat_3d_refsrc_0_Isrc_11_2_1_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B1 < Isrc0) then 0 else Isrc0)
heat_3d_refsrc_3_Isrc_7_13_13_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_3_Isrc_7_13_13_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_10_Isrc_11_14_16_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_10_Isrc_11_14_16_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_16_Isrc_8_1_16_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_9_Isrc_8_18_9_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - Isrc0))
heat_3d_refsrc_9_Isrc_8_18_9_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - Isrc0))
heat_3d_refsrc_15_Isrc_3_17_17_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_15_Isrc_3_17_17_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_11_Isrc_4_5_12_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 1))
heat_3d_refsrc_11_Isrc_4_5_12_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 1))
heat_3d_refsrc_12_Isrc_15_18_1_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_15_18_1_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_8_Isrc_9_4_18_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_9_4_18_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_6_18_14_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_17_Isrc_16_13_14_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_16_13_14_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_16_2_5_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + Isrc3) + (Isrc3 + Isrc2)) < ((B1 + 1) + (B0 + B0))) then 0 else 2)
heat_3d_refsrc_20_Isrc_17_12_3_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_17_12_3_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_13_Isrc_12_10_15_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_18_Isrc_8_17_1_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_8_17_1_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_14_Isrc_1_4_18_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_1_4_18_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_11_18_5_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
heat_3d_refsrc_10_Isrc_11_18_5_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
heat_3d_refsrc_8_Isrc_16_14_2_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_16_14_2_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_9_3_6_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_15_Isrc_4_1_6_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_15_Isrc_4_1_6_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_10_Isrc_2_16_16_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 5))
heat_3d_refsrc_10_Isrc_2_16_16_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 5))
heat_3d_refsrc_12_Isrc_16_1_17_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_12_Isrc_8_13_6_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else 3)
heat_3d_refsrc_12_Isrc_8_13_6_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else 3)
heat_3d_refsrc_8_Isrc_9_8_3_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_9_8_3_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_16_14_3_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_16_14_3_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_17_12_12_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_17_12_12_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_2_Isrc_13_5_1_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_14_Isrc_1_5_3_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (if ((B0 + 1) < (Isrc3 + Isrc1)) then (5 + 6) else ((2 - B0) * (4 - B0))))
heat_3d_refsrc_14_Isrc_1_5_3_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (if ((B0 + 1) < (Isrc3 + Isrc1)) then (5 + 6) else ((2 - B0) * (4 - B0))))
heat_3d_refsrc_18_Isrc_8_17_14_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 2) < B0) && ((Isrc0 + 1) < (B1 + 2))) then 0 else 1)
heat_3d_refsrc_8_Isrc_16_17_3_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + Isrc1) + (Isrc1 + Isrc1)) < ((B1 + 1) + (B0 + B0))) then 0 else 1)
heat_3d_refsrc_10_Isrc_12_1_3_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_15_Isrc_4_1_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc0 + Isrc2)) then 0 else 2)
heat_3d_refsrc_15_Isrc_4_1_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc0 + Isrc2)) then 0 else 2)
heat_3d_refsrc_3_Isrc_14_6_2_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_10_Isrc_2_17_6_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_10_Isrc_19_17_4_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_10_Isrc_19_17_4_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_12_Isrc_8_18_9_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_8_Isrc_9_15_7_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 < B1) && (Isrc0 < B0)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_14_Isrc_5_12_2_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_14_Isrc_5_12_2_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_5_Isrc_8_7_18_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - Isrc1))
heat_3d_refsrc_5_Isrc_8_7_18_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - Isrc1))
heat_3d_refsrc_11_Isrc_18_18_9_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (B1 - Isrc2))
heat_3d_refsrc_11_Isrc_18_18_9_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (B1 - Isrc2))
heat_3d_refsrc_17_Isrc_16_14_5_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_17_Isrc_16_14_5_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_18_Isrc_17_2_8_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_18_Isrc_17_2_8_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_20_Isrc_17_13_18_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_17_13_18_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_4_4_14_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_15_Isrc_4_4_14_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_14_Isrc_13_9_6_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_14_Isrc_13_9_6_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_14_Isrc_5_14_1_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_14_Isrc_5_14_1_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_5_Isrc_8_15_6_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_18_Isrc_5_5_17_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_18_Isrc_5_5_17_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_11_Isrc_18_18_17_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_11_Isrc_18_18_17_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_18_Isrc_17_4_9_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_16_15_10_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_17_Isrc_16_15_10_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_17_Isrc_6_4_6_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_17_Isrc_6_4_6_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_20_Isrc_17_14_5_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_17_14_5_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_4_5_1_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_15_Isrc_4_5_1_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 2)
heat_3d_refsrc_20_Isrc_10_4_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_10_4_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_19_Isrc_10_9_13_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (if ((B0 + Isrc3) < (Isrc2 + Isrc2)) then ((B0 - 5) + (B0 * 6)) else ((B0 * Isrc1) - (B0 + Isrc1))))
heat_3d_refsrc_17_Isrc_11_14_15_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + 2) < (B1 + Isrc3)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_14_Isrc_1_5_17_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else ((B0 + 1) * (2 * 4)))
heat_3d_refsrc_14_Isrc_13_11_8_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc1)
heat_3d_refsrc_14_Isrc_13_11_8_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc1)
heat_3d_refsrc_14_Isrc_5_14_7_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (if ((B0 + 1) < (Isrc0 + Isrc1)) then ((B0 + 1) + (B0 * 6)) else ((B0 - 3) + (B0 * Isrc2))))
heat_3d_refsrc_18_Isrc_5_7_18_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_18_Isrc_5_7_18_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_11_Isrc_19_1_5_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_11_Isrc_19_1_5_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_17_Isrc_17_7_17_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_17_7_17_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_6_5_14_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_17_Isrc_6_5_14_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_16_Isrc_8_4_12_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_20_Isrc_17_17_1_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_17_17_1_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_4_6_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 2)
heat_3d_refsrc_15_Isrc_4_6_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 2)
heat_3d_refsrc_10_Isrc_20_4_9_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 2) < (B0 + 1)) && ((Isrc0 + Isrc3) < (B1 + Isrc2))) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_7_1_8_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_7_1_8_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_14_Isrc_13_11_17_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
heat_3d_refsrc_14_Isrc_13_11_17_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
heat_3d_refsrc_15_Isrc_16_2_13_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_16_2_13_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_20_Isrc_4_2_16_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_20_Isrc_4_2_16_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_13_Isrc_12_12_2_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_13_Isrc_1_15_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < (Isrc2 + 2)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_13_Isrc_1_15_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < (Isrc2 + 2)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_11_Isrc_19_2_16_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_11_Isrc_19_2_16_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_18_Isrc_5_9_8_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_5_9_8_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_17_8_12_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_17_8_12_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_6_8_13_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_3_Isrc_8_4_13_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else ((B0 * Isrc0) - (5 - Isrc2)))
heat_3d_refsrc_20_Isrc_17_18_11_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_20_Isrc_17_18_11_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_15_Isrc_4_7_18_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_15_Isrc_4_7_18_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_12_Isrc_16_3_1_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + 2) < (B1 + B1)) && ((Isrc1 + Isrc1) < (B0 + 2))) then 0 else 3)
heat_3d_refsrc_15_Isrc_7_1_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_7_1_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_20_Isrc_10_12_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_10_12_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_10_5_7_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 + 4))
heat_3d_refsrc_14_Isrc_13_13_13_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_14_Isrc_13_13_13_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_20_Isrc_4_5_5_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 3)
heat_3d_refsrc_20_Isrc_4_5_5_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 3)
heat_3d_refsrc_15_Isrc_16_3_13_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_16_3_13_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_18_Isrc_5_9_18_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_5_9_18_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_9_2_3_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_18_Isrc_9_2_3_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_17_Isrc_17_10_16_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_17_10_16_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_17_2_8_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_17_2_8_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_12_1_6_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_15_Isrc_4_8_18_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_15_Isrc_4_8_18_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_20_Isrc_18_1_4_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_18_1_4_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_8_18_14_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_10_13_8_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_10_13_8_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_8_Isrc_9_16_6_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_9_16_6_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_14_Isrc_13_14_1_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_14_Isrc_13_14_1_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_20_Isrc_4_8_15_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else ((B0 + Isrc1) + (Isrc3 * Isrc1)))
heat_3d_refsrc_15_Isrc_16_4_16_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + Isrc2) + (Isrc2 + Isrc1)) < (B0 + (B1 + B0))) then 0 else 2)
heat_3d_refsrc_18_Isrc_5_10_2_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_18_Isrc_5_10_2_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_18_Isrc_9_2_13_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_18_Isrc_9_2_13_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_17_Isrc_17_12_8_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_17_12_8_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_17_2_11_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((B1 + Isrc2) + (B1 * 6)))
heat_3d_refsrc_8_Isrc_17_2_11_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((B1 + Isrc2) + (B1 * 6)))
heat_3d_refsrc_15_Isrc_4_13_13_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_15_Isrc_4_13_13_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 2)
heat_3d_refsrc_20_Isrc_18_6_14_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else ((B1 * 5) + (Isrc3 * 4)))
heat_3d_refsrc_20_Isrc_18_6_14_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else ((B1 * 5) + (Isrc3 * 4)))
heat_3d_refsrc_16_Isrc_14_3_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_16_Isrc_14_3_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_15_Isrc_7_3_12_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_7_3_12_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_20_Isrc_10_17_1_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else ((B0 - Isrc3) + (Isrc0 * Isrc1)))
heat_3d_refsrc_8_Isrc_9_17_4_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_9_17_4_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_5_Isrc_8_17_11_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 1) < (B0 + 1)) && ((Isrc3 + 1) < (B1 + 2))) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_16_14_13_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_18_Isrc_17_6_3_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_17_6_3_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_14_Isrc_13_14_13_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_14_Isrc_13_14_13_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_11_Isrc_19_4_10_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_19_4_10_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_5_10_6_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_5_10_6_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_9_4_7_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_9_4_7_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_17_13_1_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 6)
heat_3d_refsrc_17_Isrc_17_13_1_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 6)
heat_3d_refsrc_9_Isrc_9_5_1_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_9_5_1_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_5_5_15_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 2)
heat_3d_refsrc_11_Isrc_4_6_17_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 6))
heat_3d_refsrc_11_Isrc_4_6_17_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 6))
heat_3d_refsrc_16_Isrc_14_5_13_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_16_Isrc_14_5_13_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_20_Isrc_18_7_7_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + Isrc0) + (Isrc0 + 1)) < ((B1 + B0) + (B1 + 2))) then 0 else 3)
heat_3d_refsrc_8_Isrc_17_3_15_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_17_3_15_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_11_15_2_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_11_15_2_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_7_6_4_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_7_6_4_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_8_Isrc_9_17_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_9_17_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_3_11_17_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_8_Isrc_3_11_17_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_18_Isrc_17_6_7_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_9_Isrc_16_15_10_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else Isrc2)
heat_3d_refsrc_9_Isrc_16_15_10_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else Isrc2)
heat_3d_refsrc_11_Isrc_19_6_5_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_18_Isrc_5_17_15_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_5_17_15_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_9_5_9_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_17_14_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_17_14_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_3_8_1_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (6 + 5))
heat_3d_refsrc_10_Isrc_3_8_1_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (6 + 5))
heat_3d_refsrc_11_Isrc_4_9_5_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (B0 - Isrc1))
heat_3d_refsrc_11_Isrc_4_9_5_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (B0 - Isrc1))
heat_3d_refsrc_9_Isrc_9_7_4_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_9_7_4_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_16_Isrc_14_6_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_17_Isrc_11_16_16_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_11_16_16_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_7_13_1_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_7_13_1_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_8_Isrc_9_18_4_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_9_18_4_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_3_13_7_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (if ((B0 + Isrc0) < (Isrc3 + Isrc1)) then ((B0 - 5) + (B0 * 6)) else ((Isrc1 - 2) + (B0 * Isrc2))))
heat_3d_refsrc_19_Isrc_3_2_13_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_19_Isrc_3_2_13_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_13_Isrc_12_13_14_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_17_Isrc_6_16_5_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_17_Isrc_6_16_5_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_3_Isrc_8_5_10_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else (Isrc2 + 1))
heat_3d_refsrc_9_Isrc_16_17_7_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else (Isrc1 - Isrc2))
heat_3d_refsrc_9_Isrc_16_17_7_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else (Isrc1 - Isrc2))
heat_3d_refsrc_10_Isrc_3_8_2_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_3_8_2_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_5_18_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_5_18_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_17_14_11_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 6)
heat_3d_refsrc_17_Isrc_17_14_11_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 6)
heat_3d_refsrc_9_Isrc_9_8_17_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_9_8_17_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_16_5_10_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_0_Isrc_11_4_17_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_0_Isrc_11_4_17_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_8_Isrc_17_7_17_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_17_7_17_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_11_18_13_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_11_18_13_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_7_14_17_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_7_14_17_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_8_Isrc_10_1_6_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_10_1_6_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_3_3_4_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_19_Isrc_3_3_4_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_13_Isrc_5_3_14_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_13_Isrc_5_3_14_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_17_Isrc_6_16_12_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_9_Isrc_17_1_1_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B1 < Isrc0) then 0 else (if ((B1 + 2) < (B0 + Isrc0)) then 3 else (B0 + 3)))
heat_3d_refsrc_9_Isrc_17_1_1_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B1 < Isrc0) then 0 else (if ((B1 + 2) < (B0 + Isrc0)) then 3 else (B0 + 3)))
heat_3d_refsrc_10_Isrc_12_2_14_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_10_Isrc_3_11_16_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else Isrc1)
heat_3d_refsrc_10_Isrc_3_11_16_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else Isrc1)
heat_3d_refsrc_18_Isrc_6_1_12_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_17_Isrc_17_15_11_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_17_Isrc_17_15_11_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_9_Isrc_9_9_15_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_9_9_15_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_10_Isrc_20_6_17_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_12_Isrc_9_2_1_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_9_2_1_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_14_Isrc_1_8_7_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_1_8_7_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_11_5_2_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
heat_3d_refsrc_8_Isrc_17_11_11_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_11_18_14_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_11_18_14_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_8_5_16_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_19_Isrc_3_4_2_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_19_Isrc_3_4_2_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_15_Isrc_16_5_3_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_2_Isrc_13_6_1_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_2_Isrc_13_6_1_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_11_Isrc_19_7_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_11_Isrc_19_7_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_10_Isrc_3_12_12_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 1))
heat_3d_refsrc_10_Isrc_3_12_12_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 1))
heat_3d_refsrc_3_Isrc_14_7_13_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (if ((B0 + Isrc3) < (Isrc0 + Isrc1)) then ((B0 - 3) * (B0 - 6)) else ((B0 + Isrc0) + (B0 * Isrc1))))
heat_3d_refsrc_17_Isrc_17_15_14_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_17_15_14_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_9_11_9_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 2) < (B1 + 1)) && ((Isrc3 + 2) < (B0 + 1))) then 0 else (2 * 5))
heat_3d_refsrc_12_Isrc_9_4_6_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_9_4_6_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_14_Isrc_1_12_7_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 1))
heat_3d_refsrc_14_Isrc_1_12_7_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 1))
heat_3d_refsrc_5_Isrc_9_8_12_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_5_Isrc_9_8_12_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_17_Isrc_12_1_15_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_8_Isrc_10_15_9_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else ((Isrc3 + Isrc1) + (B0 * 6)))
heat_3d_refsrc_2_Isrc_13_8_4_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_2_Isrc_13_8_4_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_9_Isrc_17_2_4_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_17_2_4_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_5_Isrc_14_17_12_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_15_Isrc_5_9_10_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_5_9_10_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_17_Isrc_18_4_6_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_18_4_6_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_18_11_17_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_18_11_17_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_10_Isrc_20_7_11_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_10_Isrc_20_7_11_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_12_Isrc_9_6_6_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_9_6_6_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_14_Isrc_1_13_6_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc1 - 2))
heat_3d_refsrc_14_Isrc_1_13_6_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc1 - 2))
heat_3d_refsrc_5_Isrc_9_9_14_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_5_Isrc_9_9_14_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_19_Isrc_3_4_11_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc2)) then 0 else 1)
heat_3d_refsrc_19_Isrc_3_4_11_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc2)) then 0 else 1)
heat_3d_refsrc_18_Isrc_17_10_7_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_17_10_7_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_13_Isrc_1_16_6_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 5))
heat_3d_refsrc_13_Isrc_1_16_6_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 5))
heat_3d_refsrc_16_Isrc_8_7_15_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_16_Isrc_8_7_15_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_21_Isrc_4_6_9_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc3 - 1))
heat_3d_refsrc_21_Isrc_4_6_9_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc3 - 1))
heat_3d_refsrc_9_Isrc_17_5_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_17_5_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_18_Isrc_9_6_10_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_9_6_10_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_21_Isrc_12_5_17_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_17_Isrc_18_5_6_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_18_5_6_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_18_12_11_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_18_12_11_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_14_Isrc_1_15_4_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc1 - 4))
heat_3d_refsrc_14_Isrc_1_15_4_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc1 - 4))
heat_3d_refsrc_5_Isrc_9_13_5_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_5_Isrc_9_13_5_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_20_Isrc_4_11_18_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_20_Isrc_4_11_18_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_13_Isrc_12_16_11_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else Isrc2)
heat_3d_refsrc_13_Isrc_12_16_11_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else Isrc2)
heat_3d_refsrc_19_Isrc_3_5_13_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_19_Isrc_3_5_13_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_13_Isrc_1_16_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc2 - 1))
heat_3d_refsrc_13_Isrc_1_16_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc2 - 1))
heat_3d_refsrc_18_Isrc_18_2_2_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B1 < Isrc0) then 0 else 1)
heat_3d_refsrc_18_Isrc_18_2_2_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B1 < Isrc0) then 0 else 1)
heat_3d_refsrc_3_Isrc_8_7_9_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_8_7_9_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_9_9_15_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + Isrc2) + (Isrc2 + Isrc2)) < ((B1 + 1) + (B0 + B0))) then 0 else 2)
heat_3d_refsrc_9_Isrc_17_7_15_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_17_7_15_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_19_10_14_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_11_Isrc_19_10_14_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_14_Isrc_1_15_15_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc3 + Isrc2)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_14_Isrc_1_15_15_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc3 + Isrc2)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_20_Isrc_18_13_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_18_13_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_4_13_5_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_20_Isrc_4_13_5_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_19_Isrc_3_5_17_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_19_Isrc_3_5_17_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_13_Isrc_2_1_8_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc3 - 1))
heat_3d_refsrc_13_Isrc_2_1_8_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc3 - 1))
heat_3d_refsrc_13_Isrc_13_3_6_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_18_Isrc_18_3_15_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_18_Isrc_18_3_15_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_3_Isrc_8_9_11_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else Isrc2)
heat_3d_refsrc_17_Isrc_6_17_7_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_10_Isrc_12_6_18_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_11_Isrc_4_12_16_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (B0 - Isrc3))
heat_3d_refsrc_11_Isrc_4_12_16_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (B0 - Isrc3))
heat_3d_refsrc_18_Isrc_6_2_11_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_9_Isrc_17_10_10_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc2)
heat_3d_refsrc_9_Isrc_17_10_10_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc2)
heat_3d_refsrc_11_Isrc_19_12_15_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_11_Isrc_19_12_15_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_12_Isrc_16_10_3_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_16_10_3_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_14_Isrc_1_17_13_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (5 + (Isrc2 * Isrc2)))
heat_3d_refsrc_0_Isrc_11_5_11_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_0_Isrc_11_5_11_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_8_Isrc_17_13_6_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (if (B0 < Isrc0) then ((B0 - 5) + (B0 * 6)) else ((B1 - Isrc1) + (Isrc3 * Isrc3))))
heat_3d_refsrc_8_Isrc_17_13_6_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (if (B0 < Isrc0) then ((B0 - 5) + (B0 * 6)) else ((B1 - Isrc1) + (Isrc3 * Isrc3))))
heat_3d_refsrc_20_Isrc_18_15_4_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_20_Isrc_18_15_4_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_11_Isrc_10_6_4_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_10_Isrc_20_9_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_15_Isrc_8_6_7_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_20_Isrc_4_14_13_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc2 - 3))
heat_3d_refsrc_20_Isrc_4_14_13_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc2 - 3))
heat_3d_refsrc_19_Isrc_3_7_4_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_19_Isrc_3_7_4_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_13_Isrc_2_1_18_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_2_1_18_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_13_17_8_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc3))
heat_3d_refsrc_14_Isrc_13_17_8_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc3))
heat_3d_refsrc_15_Isrc_16_6_2_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_16_Isrc_1_10_6_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 2))
heat_3d_refsrc_16_Isrc_1_10_6_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 2))
heat_3d_refsrc_18_Isrc_18_4_16_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_18_4_16_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_11_Isrc_4_18_6_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_4_18_6_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_17_10_11_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_19_16_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_11_Isrc_19_16_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_9_Isrc_9_11_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_9_11_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_16_10_18_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 3)
heat_3d_refsrc_12_Isrc_16_10_18_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 3)
heat_3d_refsrc_17_Isrc_18_7_6_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_21_Isrc_18_7_18_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - Isrc1))
heat_3d_refsrc_21_Isrc_18_7_18_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - Isrc1))
heat_3d_refsrc_20_Isrc_19_6_8_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((B1 + 0) + (Isrc0 * Isrc2)))
heat_3d_refsrc_20_Isrc_19_6_8_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((B1 + 0) + (Isrc0 * Isrc2)))
heat_3d_refsrc_17_Isrc_12_1_17_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_20_Isrc_4_16_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_20_Isrc_4_16_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_19_Isrc_3_12_14_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc1) < (Isrc3 + Isrc3)) then 0 else 1)
heat_3d_refsrc_19_Isrc_3_12_14_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc1) < (Isrc3 + Isrc3)) then 0 else 1)
heat_3d_refsrc_13_Isrc_2_3_8_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc3 - 5))
heat_3d_refsrc_13_Isrc_2_3_8_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc3 - 5))
heat_3d_refsrc_16_Isrc_1_12_8_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 1))
heat_3d_refsrc_16_Isrc_1_12_8_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 1))
heat_3d_refsrc_13_Isrc_5_10_5_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 + 1))
heat_3d_refsrc_13_Isrc_5_10_5_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 + 1))
heat_3d_refsrc_14_Isrc_14_2_1_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc0 - 3))
heat_3d_refsrc_14_Isrc_14_2_1_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc0 - 3))
heat_3d_refsrc_18_Isrc_18_5_12_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_18_Isrc_18_5_12_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_11_Isrc_19_17_3_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_11_Isrc_19_17_3_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_9_Isrc_9_12_4_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_9_Isrc_9_12_4_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_12_Isrc_16_13_8_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_16_13_8_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_21_Isrc_18_9_1_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B1 - Isrc1))
heat_3d_refsrc_21_Isrc_18_9_1_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B1 - Isrc1))
heat_3d_refsrc_20_Isrc_4_16_15_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_20_Isrc_4_16_15_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_13_Isrc_2_4_18_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_2_4_18_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_1_15_5_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc1 - 4))
heat_3d_refsrc_16_Isrc_1_15_5_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc1 - 4))
heat_3d_refsrc_19_Isrc_3_14_5_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_19_Isrc_3_14_5_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_14_Isrc_14_2_10_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (if ((B0 + 2) < (Isrc2 + Isrc2)) then (Isrc3 - 3) else ((Isrc3 * 2) + (B0 * 6))))
heat_3d_refsrc_20_Isrc_19_8_9_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_19_8_9_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_18_Isrc_18_6_12_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_18_6_12_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_17_14_10_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_17_14_10_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_11_Isrc_20_1_17_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_11_Isrc_20_1_17_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_9_Isrc_9_13_10_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc2)
heat_3d_refsrc_9_Isrc_9_13_10_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc2)
heat_3d_refsrc_12_Isrc_9_7_1_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_9_7_1_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_19_Isrc_10_10_6_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_12_Isrc_16_13_16_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B0) && (Isrc1 < B1)) then 0 else 3)
heat_3d_refsrc_12_Isrc_16_13_16_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B0) && (Isrc1 < B1)) then 0 else 3)
heat_3d_refsrc_14_Isrc_5_17_6_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_20_Isrc_4_17_9_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_20_Isrc_4_17_9_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_13_Isrc_2_5_11_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else Isrc2)
heat_3d_refsrc_13_Isrc_2_5_11_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else Isrc2)
heat_3d_refsrc_16_Isrc_1_15_13_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc3 + Isrc1)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_16_Isrc_1_15_13_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc3 + Isrc1)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_19_Isrc_3_15_11_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else ((B0 + Isrc2) + (B0 * 6)))
heat_3d_refsrc_13_Isrc_5_14_13_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_13_Isrc_5_14_13_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_20_Isrc_19_9_12_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_19_9_12_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_18_Isrc_9_10_15_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_18_Isrc_18_8_3_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_18_8_3_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_16_Isrc_14_14_1_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_16_Isrc_14_14_1_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_8_Isrc_18_4_2_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (if ((Isrc1 + Isrc1) < B0) then (if ((B0 + 1) < (Isrc1 + Isrc1)) then (B0 + 2) else (5 * 6)) else (if ((B1 + Isrc1) < (B0 + B0)) then ((B1 + 6) + (B0 * 4)) else (if (B0 < Isrc0) then ((B0 + 2) + (B1 * 5)) else ((B1 - 2) * (3 * 3))))))
heat_3d_refsrc_8_Isrc_18_4_2_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (if ((Isrc1 + Isrc1) < B0) then (if ((B0 + 1) < (Isrc1 + Isrc1)) then (B0 + 2) else (5 * 6)) else (if ((B1 + Isrc1) < (B0 + B0)) then ((B1 + 6) + (B0 * 4)) else (if (B0 < Isrc0) then ((B0 + 2) + (B1 * 5)) else ((B1 - 2) * (3 * 3))))))
heat_3d_refsrc_9_Isrc_9_17_9_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_9_17_9_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_9_8_12_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_9_8_12_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_4_17_10_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_20_Isrc_4_17_10_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_13_Isrc_2_12_17_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_8_Isrc_10_18_17_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_10_18_17_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_16_Isrc_1_18_9_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (B0 - Isrc2))
heat_3d_refsrc_16_Isrc_1_18_9_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (B0 - Isrc2))
heat_3d_refsrc_10_Isrc_12_7_12_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_18_Isrc_6_6_10_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_18_Isrc_6_6_10_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_20_Isrc_19_10_4_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_19_10_4_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_18_Isrc_18_9_2_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_18_9_2_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_16_Isrc_14_17_14_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_16_Isrc_14_17_14_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_12_Isrc_9_10_9_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_9_10_9_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_10_Isrc_20_10_9_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (B1 - Isrc2))
heat_3d_refsrc_10_Isrc_20_10_9_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (B1 - Isrc2))
heat_3d_refsrc_15_Isrc_8_7_15_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((B0 + Isrc1) < (B1 + B0)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 2)
heat_3d_refsrc_20_Isrc_4_17_14_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_20_Isrc_4_17_14_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_15_Isrc_16_6_6_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_8_Isrc_11_1_10_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (if ((B0 + 1) < (Isrc0 + Isrc3)) then ((B0 - 5) + (B0 * 6)) else ((B0 + Isrc0) + (B0 * 6))))
heat_3d_refsrc_18_Isrc_6_7_2_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_20_Isrc_19_10_4_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc1)
heat_3d_refsrc_21_Isrc_12_5_18_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_9_Isrc_17_15_8_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_9_Isrc_17_15_8_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_18_Isrc_18_13_1_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_18_13_1_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_16_Isrc_14_18_10_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 3))
heat_3d_refsrc_16_Isrc_14_18_10_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 3))
heat_3d_refsrc_17_Isrc_18_9_4_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_18_9_4_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_11_Isrc_20_2_15_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_11_Isrc_20_2_15_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_12_Isrc_9_13_18_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_9_13_18_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_10_Isrc_20_11_1_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_17_Isrc_12_4_6_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_12_4_6_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_4_18_3_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (2 * 5))
heat_3d_refsrc_20_Isrc_4_18_3_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (2 * 5))
heat_3d_refsrc_20_Isrc_11_4_4_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_11_4_4_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_17_Isrc_18_10_13_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_18_10_13_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_11_Isrc_20_5_6_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_20_Isrc_4_18_5_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_20_Isrc_4_18_5_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_17_Isrc_12_5_7_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_19_Isrc_16_16_1_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc3 < B1)) then 0 else 1)
heat_3d_refsrc_19_Isrc_16_16_1_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc3 < B1)) then 0 else 1)
heat_3d_refsrc_10_Isrc_3_17_16_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc2 - 5))
heat_3d_refsrc_10_Isrc_3_17_16_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc2 - 5))
heat_3d_refsrc_18_Isrc_18_15_13_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_18_15_13_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_14_Isrc_2_6_2_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc3 - 5))
heat_3d_refsrc_14_Isrc_2_6_2_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc3 - 5))
heat_3d_refsrc_19_Isrc_10_11_5_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_11_5_18_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_11_5_18_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_17_Isrc_18_13_4_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_18_13_4_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_5_1_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_5_1_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_19_Isrc_16_17_7_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 1)
heat_3d_refsrc_19_Isrc_16_17_7_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 1)
heat_3d_refsrc_21_Isrc_4_10_1_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 2))
heat_3d_refsrc_21_Isrc_4_10_1_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 2))
heat_3d_refsrc_10_Isrc_4_1_9_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 + 2))
heat_3d_refsrc_10_Isrc_4_1_9_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 + 2))
heat_3d_refsrc_18_Isrc_9_11_1_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_18_Isrc_9_11_1_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_14_Isrc_2_6_4_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_18_Isrc_18_15_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_18_15_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_18_15_2_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_17_Isrc_18_15_2_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_20_Isrc_11_6_18_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_8_Isrc_3_14_11_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (if ((B0 + Isrc0) < (Isrc2 + Isrc2)) then ((B0 - 5) + (B0 * 6)) else ((B0 + Isrc2) + (B0 * 6))))
heat_3d_refsrc_20_Isrc_5_3_8_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_5_3_8_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_19_Isrc_17_3_12_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_17_3_12_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_18_4_17_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_18_4_17_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_21_Isrc_4_10_1_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc3 - 5))
heat_3d_refsrc_21_Isrc_4_10_1_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc3 - 5))
heat_3d_refsrc_10_Isrc_12_10_8_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_10_Isrc_4_5_1_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc3 - 5))
heat_3d_refsrc_10_Isrc_4_5_1_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc3 - 5))
heat_3d_refsrc_18_Isrc_9_12_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_18_Isrc_18_16_11_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_18_16_11_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_19_1_13_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_19_1_13_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_8_11_17_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 1) < (B0 + 1)) && ((Isrc0 + 1) < (B1 + 2))) then 0 else 3)
heat_3d_refsrc_20_Isrc_5_4_4_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_16_13_8_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_16_13_8_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_19_Isrc_17_6_3_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (if ((Isrc1 + Isrc1) < B0) then ((B1 + B1) + (B1 + 3)) else (if (B0 < Isrc0) then ((B0 - 5) + (B0 * 6)) else ((B1 * Isrc3) + (Isrc3 - Isrc0)))))
heat_3d_refsrc_19_Isrc_17_6_3_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (if ((Isrc1 + Isrc1) < B0) then ((B1 + B1) + (B1 + 3)) else (if (B0 < Isrc0) then ((B0 - 5) + (B0 * 6)) else ((B1 * Isrc3) + (Isrc3 - Isrc0)))))
heat_3d_refsrc_21_Isrc_4_10_9_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 2))
heat_3d_refsrc_21_Isrc_4_10_9_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 2))
heat_3d_refsrc_17_Isrc_7_5_8_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_7_5_8_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_18_8_11_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_4_6_1_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (6 + 5))
heat_3d_refsrc_10_Isrc_4_6_1_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (6 + 5))
heat_3d_refsrc_18_Isrc_6_16_18_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_20_Isrc_19_10_16_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_19_10_16_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_21_Isrc_12_8_2_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_11_Isrc_10_8_5_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_10_8_5_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_5_18_8_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else ((B0 + 4) * (Isrc2 - 1)))
heat_3d_refsrc_10_Isrc_20_12_1_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_18_Isrc_18_18_4_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_18_18_4_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_3_15_17_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else ((B0 * 3) + (Isrc2 * 6)))
heat_3d_refsrc_15_Isrc_16_15_15_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 2)
heat_3d_refsrc_15_Isrc_16_15_15_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 2)
heat_3d_refsrc_21_Isrc_4_11_4_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else Isrc1)
heat_3d_refsrc_21_Isrc_4_11_4_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else Isrc1)
heat_3d_refsrc_17_Isrc_7_7_3_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + Isrc2) < (B1 + 2)) && ((Isrc1 + 1) < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_4_8_3_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 2))
heat_3d_refsrc_10_Isrc_4_8_3_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 2))
heat_3d_refsrc_3_Isrc_14_8_13_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (if ((B0 + Isrc3) < (Isrc0 + Isrc0)) then ((B0 + 1) + (B0 * 6)) else ((B0 * Isrc1) - 3)))
heat_3d_refsrc_20_Isrc_19_12_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_19_12_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_18_5_2_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_9_Isrc_18_5_2_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_11_Isrc_20_7_18_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - Isrc1))
heat_3d_refsrc_11_Isrc_20_7_18_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - Isrc1))
heat_3d_refsrc_11_Isrc_10_10_5_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_10_10_5_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_19_3_8_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_19_3_8_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_19_1_12_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_18_Isrc_19_1_12_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_16_16_5_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + Isrc1) + (Isrc1 + Isrc2)) < ((B1 + 1) + (B0 + B0))) then 0 else 3)
heat_3d_refsrc_21_Isrc_4_11_8_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else Isrc1)
heat_3d_refsrc_21_Isrc_4_11_8_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else Isrc1)
heat_3d_refsrc_13_Isrc_5_16_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_13_Isrc_5_16_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_10_Isrc_4_9_7_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc1 + 2))
heat_3d_refsrc_10_Isrc_4_9_7_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc1 + 2))
heat_3d_refsrc_20_Isrc_19_15_2_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_19_15_2_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_18_7_1_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_9_Isrc_18_7_1_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_19_Isrc_10_12_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_11_Isrc_10_11_3_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc1)
heat_3d_refsrc_11_Isrc_20_8_1_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + Isrc0) + (Isrc0 + 1)) < ((B1 + B1) + (B0 + Isrc1))) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_19_6_4_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_19_6_4_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_19_1_13_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_19_1_13_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_16_Isrc_2_1_5_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_14_Isrc_14_3_16_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_14_Isrc_14_3_16_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_16_Isrc_8_13_10_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_21_Isrc_4_14_11_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else Isrc2)
heat_3d_refsrc_21_Isrc_4_14_11_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else Isrc2)
heat_3d_refsrc_10_Isrc_4_14_4_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc1 - 3))
heat_3d_refsrc_10_Isrc_4_14_4_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc1 - 3))
heat_3d_refsrc_20_Isrc_19_16_18_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_19_16_18_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_18_11_2_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_21_Isrc_19_6_9_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B1 - Isrc2))
heat_3d_refsrc_21_Isrc_19_6_9_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B1 - Isrc2))
heat_3d_refsrc_19_Isrc_17_11_4_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_17_11_4_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_19_6_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_19_6_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_19_2_4_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_19_2_4_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_21_Isrc_5_2_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_21_Isrc_5_2_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_14_Isrc_14_7_15_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_12_14_12_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_10_Isrc_4_14_7_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc1 - 3))
heat_3d_refsrc_10_Isrc_4_14_7_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc1 - 3))
heat_3d_refsrc_18_Isrc_9_13_11_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_18_Isrc_9_13_11_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_16_Isrc_15_4_10_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 4))
heat_3d_refsrc_16_Isrc_15_4_10_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 4))
heat_3d_refsrc_15_Isrc_8_14_16_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 2) < (B0 + 1)) && ((Isrc3 + 2) < (B1 + 1))) then 0 else 3)
heat_3d_refsrc_21_Isrc_19_7_6_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_5_Isrc_9_17_13_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_5_Isrc_9_17_13_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_19_Isrc_17_11_10_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_19_10_2_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_17_Isrc_19_10_2_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_8_Isrc_18_9_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_18_9_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_7_3_14_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_18_Isrc_7_3_14_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_18_Isrc_9_16_1_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_9_16_1_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_19_18_9_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_20_Isrc_19_18_9_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_9_Isrc_10_4_3_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc0)
heat_3d_refsrc_9_Isrc_10_4_3_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc0)
heat_3d_refsrc_10_Isrc_20_12_7_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_17_Isrc_19_11_3_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_7_12_1_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_7_12_1_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_18_11_2_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_10_Isrc_4_15_16_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 5))
heat_3d_refsrc_10_Isrc_4_15_16_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 5))
heat_3d_refsrc_18_Isrc_9_16_16_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_9_16_16_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_10_5_13_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_10_5_13_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_19_18_14_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_20_Isrc_19_18_14_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_20_Isrc_11_7_7_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_11_7_7_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_17_Isrc_12_8_13_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_17_Isrc_12_8_13_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_15_Isrc_16_16_7_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + Isrc1) + (Isrc1 + Isrc2)) < ((B1 + 1) + (B0 + B0))) then 0 else 2)
heat_3d_refsrc_17_Isrc_7_16_3_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 6)
heat_3d_refsrc_17_Isrc_7_16_3_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 6)
heat_3d_refsrc_10_Isrc_4_17_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc2 - 4))
heat_3d_refsrc_10_Isrc_4_17_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc2 - 4))
heat_3d_refsrc_18_Isrc_7_4_8_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_10_2_16_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_18_Isrc_10_2_16_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_9_Isrc_10_7_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_10_7_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_20_4_8_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 1) < (B0 + 1)) && ((Isrc0 + 2) < (B1 + Isrc1))) then 0 else 3)
heat_3d_refsrc_20_Isrc_11_7_12_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_17_Isrc_12_8_15_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_21_Isrc_19_8_2_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_21_Isrc_19_8_2_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_10_Isrc_4_18_16_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc2 - 5))
heat_3d_refsrc_10_Isrc_4_18_16_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc2 - 5))
heat_3d_refsrc_18_Isrc_10_3_12_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_10_3_12_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_18_15_5_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_9_Isrc_18_15_5_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_14_Isrc_5_18_9_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else ((B0 * Isrc3) + (B0 - 3)))
heat_3d_refsrc_9_Isrc_10_8_6_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_10_8_6_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_10_12_8_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_19_Isrc_3_16_8_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else ((B0 + 3) + (Isrc1 * Isrc2)))
heat_3d_refsrc_21_Isrc_19_9_13_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B1 - Isrc1))
heat_3d_refsrc_21_Isrc_19_9_13_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B1 - Isrc1))
heat_3d_refsrc_14_Isrc_14_8_9_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (if (B0 < Isrc0) then (Isrc0 - 3) else (Isrc3 * Isrc1)))
heat_3d_refsrc_14_Isrc_14_8_9_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (if (B0 < Isrc0) then (Isrc0 - 3) else (Isrc3 * Isrc1)))
heat_3d_refsrc_10_Isrc_5_1_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_10_Isrc_5_1_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_18_Isrc_10_3_18_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_10_3_18_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_14_Isrc_2_7_11_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (if ((B0 + 2) < (Isrc2 + Isrc2)) then ((B0 + 1) + (B0 * 6)) else ((B0 - 3) + (B0 * Isrc1))))
heat_3d_refsrc_9_Isrc_18_16_6_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_18_16_6_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_8_14_16_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 1) < (B0 + 1)) && ((Isrc2 + 2) < (B1 + Isrc1))) then 0 else 2)
heat_3d_refsrc_9_Isrc_10_10_13_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_10_10_13_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_18_Isrc_19_9_1_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_19_9_1_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_21_Isrc_19_10_4_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_21_Isrc_19_10_4_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_5_Isrc_15_1_18_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_5_Isrc_15_1_18_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_10_Isrc_5_6_14_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_10_Isrc_5_6_14_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_18_Isrc_10_6_9_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_10_6_9_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_18_17_1_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_18_17_1_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_10_10_17_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
heat_3d_refsrc_9_Isrc_10_10_17_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
heat_3d_refsrc_20_Isrc_5_4_13_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_5_4_13_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_19_Isrc_17_17_11_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_17_17_11_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_19_9_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_19_9_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_19_12_4_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 6)
heat_3d_refsrc_17_Isrc_19_12_4_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 6)
heat_3d_refsrc_21_Isrc_19_11_4_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc1)
heat_3d_refsrc_8_Isrc_18_12_9_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_18_12_9_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_13_Isrc_6_2_10_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_10_Isrc_5_6_16_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_10_Isrc_5_6_16_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_18_Isrc_10_8_3_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_18_Isrc_10_8_3_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_9_Isrc_18_18_4_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_18_18_4_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_10_11_18_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_10_11_18_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_19_Isrc_17_18_4_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_17_18_4_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_5_7_2_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_5_7_2_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_16_17_16_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B0) && (Isrc3 < B1)) then 0 else 2)
heat_3d_refsrc_18_Isrc_19_13_13_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_19_13_13_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_19_12_7_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 6)
heat_3d_refsrc_17_Isrc_19_12_7_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 6)
heat_3d_refsrc_18_Isrc_7_8_6_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_7_8_6_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_5_7_17_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_10_Isrc_5_7_17_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_18_Isrc_10_8_15_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 1) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_20_Isrc_20_6_4_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_9_Isrc_19_5_11_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_1_1_13_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 2))
heat_3d_refsrc_11_Isrc_1_1_13_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 2))
heat_3d_refsrc_17_Isrc_12_10_3_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_12_10_3_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_10_15_18_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_10_15_18_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_5_7_4_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 2) < (B1 + 1)) && ((Isrc1 + Isrc2) < (B0 + Isrc3))) then 0 else (5 * 2))
heat_3d_refsrc_19_Isrc_18_2_9_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_18_2_9_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_19_14_11_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_19_14_11_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_8_4_2_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_21_Isrc_5_5_10_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else (1 + Isrc2))
heat_3d_refsrc_21_Isrc_5_5_10_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else (1 + Isrc2))
heat_3d_refsrc_8_Isrc_19_4_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_19_4_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_19_14_1_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 6)
heat_3d_refsrc_17_Isrc_19_14_1_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 6)
heat_3d_refsrc_18_Isrc_7_9_7_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_7_9_7_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_5_9_12_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B0 - Isrc1))
heat_3d_refsrc_10_Isrc_5_9_12_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B0 - Isrc1))
heat_3d_refsrc_17_Isrc_12_11_4_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_17_Isrc_12_11_4_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_5_Isrc_9_18_18_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_5_Isrc_9_18_18_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_16_Isrc_2_8_16_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (B0 - Isrc3))
heat_3d_refsrc_16_Isrc_2_8_16_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (B0 - Isrc3))
heat_3d_refsrc_19_Isrc_18_4_15_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_18_4_15_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_11_1_8_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_17_Isrc_20_1_2_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_8_Isrc_19_5_10_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (if (((B0 + 2) < Isrc0) && ((Isrc2 + 2) < B0)) then ((B0 - 5) + (B0 * 6)) else (if (B0 < Isrc0) then ((B1 * Isrc3) + (1 - Isrc2)) else ((B1 + 1) * (5 * Isrc2)))))
heat_3d_refsrc_8_Isrc_19_5_10_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (if (((B0 + 2) < Isrc0) && ((Isrc2 + 2) < B0)) then ((B0 - 5) + (B0 * 6)) else (if (B0 < Isrc0) then ((B1 * Isrc3) + (1 - Isrc2)) else ((B1 + 1) * (5 * Isrc2)))))
heat_3d_refsrc_18_Isrc_7_11_2_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_7_11_2_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_8_15_7_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((B1 + Isrc2) < (B1 + B1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 2)
heat_3d_refsrc_11_Isrc_20_15_16_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_11_Isrc_20_15_16_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_17_Isrc_12_12_5_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_5_Isrc_10_1_17_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_5_Isrc_10_1_17_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_19_Isrc_18_7_2_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_18_7_2_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_19_18_9_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_19_18_9_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_7_16_4_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_18_Isrc_7_16_4_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_8_Isrc_3_18_9_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_8_Isrc_3_18_9_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_12_Isrc_1_3_13_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_12_Isrc_1_3_13_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_21_Isrc_19_12_14_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_21_Isrc_19_12_14_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_5_Isrc_10_2_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_5_Isrc_10_2_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_5_Isrc_15_5_9_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 4))
heat_3d_refsrc_5_Isrc_15_5_9_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 4))
heat_3d_refsrc_13_Isrc_6_6_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_18_Isrc_20_2_16_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_20_2_16_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_8_1_9_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 1)
heat_3d_refsrc_18_Isrc_8_1_9_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 1)
heat_3d_refsrc_8_Isrc_4_1_9_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (if ((B0 + 1) < (Isrc2 + Isrc2)) then ((B0 - 5) + (B0 * 6)) else ((B0 * Isrc2) - (B0 + Isrc2))))
heat_3d_refsrc_14_Isrc_6_2_3_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_11_Isrc_11_5_17_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_11_Isrc_11_5_17_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_19_Isrc_3_17_12_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_19_Isrc_3_17_12_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_12_Isrc_1_3_17_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_12_Isrc_1_3_17_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_15_Isrc_17_6_11_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_21_Isrc_19_14_1_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_21_Isrc_19_14_1_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_5_Isrc_15_6_14_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_18_Isrc_20_4_16_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_20_4_16_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_8_2_9_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 2) < (B0 + 2)) && ((Isrc0 + Isrc0) < (B1 + Isrc2))) then 0 else 1)
heat_3d_refsrc_18_Isrc_10_8_15_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 1) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_20_Isrc_20_6_7_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_9_Isrc_19_7_7_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_19_7_7_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_19_Isrc_4_3_6_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_19_Isrc_4_3_6_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_12_Isrc_1_5_9_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_12_Isrc_1_5_9_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_20_Isrc_5_15_2_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + 1) < (B1 + 2)) && ((Isrc1 + 1) < B0)) then 0 else 3)
heat_3d_refsrc_21_Isrc_19_14_17_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_21_Isrc_19_14_17_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_17_Isrc_8_4_6_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_17_Isrc_8_4_6_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_18_Isrc_20_5_2_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_9_Isrc_19_8_7_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_19_8_7_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_11_8_5_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_11_8_5_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_8_Isrc_19_5_16_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((Isrc0 + Isrc3) + (B1 * 6)))
heat_3d_refsrc_8_Isrc_19_5_16_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((Isrc0 + Isrc3) + (B1 * 6)))
heat_3d_refsrc_19_Isrc_4_5_13_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_12_Isrc_1_10_6_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_12_Isrc_1_10_6_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_8_Isrc_11_1_15_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + Isrc2) + (Isrc2 + Isrc2)) < ((B1 + 1) + (B0 + B0))) then 0 else 1)
heat_3d_refsrc_9_Isrc_11_4_3_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (if (B0 < Isrc0) then 3 else (B0 * 5)))
heat_3d_refsrc_9_Isrc_11_4_3_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (if (B0 < Isrc0) then 3 else (B0 * 5)))
heat_3d_refsrc_14_Isrc_14_10_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_14_Isrc_14_10_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_17_Isrc_8_4_13_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_17_Isrc_20_1_8_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + Isrc2) < (B1 + 2)) && ((B1 + Isrc3) < (B0 + Isrc0))) then 0 else 1)
heat_3d_refsrc_21_Isrc_19_15_14_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (B1 - Isrc3))
heat_3d_refsrc_21_Isrc_19_15_14_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (B1 - Isrc3))
heat_3d_refsrc_19_Isrc_18_10_10_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_18_10_10_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_9_2_4_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_9_2_4_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_19_8_9_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_9_Isrc_19_8_9_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_20_Isrc_11_8_11_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_12_Isrc_1_11_7_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc2 + Isrc2)) then 0 else 3)
heat_3d_refsrc_12_Isrc_1_11_7_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc2 + Isrc2)) then 0 else 3)
heat_3d_refsrc_17_Isrc_12_12_18_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_10_Isrc_12_17_17_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_14_Isrc_14_10_14_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_14_Isrc_14_10_14_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_8_Isrc_19_8_4_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_19_8_4_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_21_Isrc_20_3_1_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B1 < Isrc0) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_5_14_10_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_10_Isrc_5_14_10_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_19_Isrc_18_11_6_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_18_11_6_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_9_2_15_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + Isrc3) + (Isrc3 + Isrc2)) < ((B1 + 2) + (B0 + B0))) then 0 else 2)
heat_3d_refsrc_13_Isrc_13_4_1_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_9_Isrc_19_10_18_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_19_10_18_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_1_12_11_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_12_Isrc_1_12_11_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_9_Isrc_11_4_13_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_9_Isrc_11_4_13_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_13_Isrc_6_7_12_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_14_Isrc_14_13_18_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_14_Isrc_14_13_18_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_8_Isrc_19_10_11_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_19_10_11_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_5_14_18_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_10_Isrc_5_14_18_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_19_Isrc_18_11_14_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_18_11_14_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_14_Isrc_6_4_12_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B0) && (Isrc1 < B1)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_14_Isrc_6_4_12_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B0) && (Isrc1 < B1)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_12_Isrc_2_1_1_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc3 + Isrc3)) then 0 else 3)
heat_3d_refsrc_12_Isrc_2_1_1_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc3 + Isrc3)) then 0 else 3)
heat_3d_refsrc_9_Isrc_19_12_2_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_19_12_2_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_17_8_5_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_17_8_5_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_9_Isrc_11_6_13_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_11_6_13_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_14_Isrc_14_15_16_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_14_Isrc_14_15_16_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_8_Isrc_19_11_4_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_8_3_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 2)
heat_3d_refsrc_18_Isrc_8_3_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 2)
heat_3d_refsrc_10_Isrc_5_16_12_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_18_Isrc_10_10_13_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_10_10_13_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_20_8_3_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + Isrc2) < B1) && ((B1 + Isrc3) < (B0 + Isrc0))) then 0 else 3)
heat_3d_refsrc_19_Isrc_18_13_2_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_18_13_2_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_14_Isrc_6_5_2_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else (Isrc3 + 3))
heat_3d_refsrc_14_Isrc_6_5_2_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else (Isrc3 + 3))
heat_3d_refsrc_12_Isrc_2_2_12_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_12_Isrc_2_2_12_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_20_Isrc_5_17_17_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_5_17_17_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_19_12_6_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_19_12_6_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_16_Isrc_8_17_17_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 1) < (B0 + 2)) && ((Isrc0 + 2) < (B1 + B1))) then 0 else (Isrc2 - 6))
heat_3d_refsrc_9_Isrc_11_7_13_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 1) < (B1 + 1)) && ((Isrc3 + 2) < (B0 + 1))) then 0 else (2 * 5))
heat_3d_refsrc_14_Isrc_14_16_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_14_Isrc_14_16_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_18_Isrc_20_5_7_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_20_5_7_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_8_4_7_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_18_Isrc_8_4_7_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_19_Isrc_11_4_13_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_11_4_13_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_10_11_4_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_19_Isrc_18_13_13_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_18_13_13_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_14_Isrc_6_6_4_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_14_Isrc_6_6_4_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_12_Isrc_2_4_2_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_12_Isrc_2_4_2_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_8_Isrc_11_2_1_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_11_2_1_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_6_2_18_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_9_Isrc_19_14_9_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_19_14_9_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_17_8_11_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_17_Isrc_8_6_10_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_17_Isrc_8_6_10_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_17_Isrc_20_2_5_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_21_Isrc_12_10_4_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_14_Isrc_15_3_17_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_14_Isrc_15_3_17_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_18_Isrc_20_6_13_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_18_Isrc_8_5_5_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_19_Isrc_11_5_3_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else ((B0 + Isrc0) + (B0 * 6)))
heat_3d_refsrc_19_Isrc_19_4_9_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_19_4_9_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_11_10_3_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_11_10_3_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_14_Isrc_6_8_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_12_Isrc_2_5_10_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_12_Isrc_2_5_10_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_17_Isrc_12_14_9_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 1)
heat_3d_refsrc_17_Isrc_12_14_9_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 1)
heat_3d_refsrc_10_Isrc_12_18_10_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_9_Isrc_19_17_7_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - Isrc2))
heat_3d_refsrc_9_Isrc_19_17_7_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - Isrc2))
heat_3d_refsrc_17_Isrc_8_6_11_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_21_Isrc_20_5_9_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (B1 - Isrc2))
heat_3d_refsrc_21_Isrc_20_5_9_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (B1 - Isrc2))
heat_3d_refsrc_5_Isrc_15_8_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_5_Isrc_15_8_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_3_Isrc_14_11_4_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else ((B0 * 3) + (Isrc3 * 6)))
heat_3d_refsrc_14_Isrc_15_5_16_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_14_Isrc_15_5_16_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_19_Isrc_19_4_15_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((Isrc0 + Isrc3) + (B1 * 6)))
heat_3d_refsrc_19_Isrc_19_4_15_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((Isrc0 + Isrc3) + (B1 * 6)))
heat_3d_refsrc_11_Isrc_11_4_15_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + 1) < (B1 + Isrc1)) && ((Isrc2 + 1) < B0)) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_2_8_15_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc3 + Isrc2)) then 0 else 3)
heat_3d_refsrc_12_Isrc_2_8_15_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc3 + Isrc2)) then 0 else 3)
heat_3d_refsrc_17_Isrc_12_16_16_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_13_Isrc_6_8_4_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_13_Isrc_6_8_4_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_21_Isrc_20_6_16_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_21_Isrc_20_6_16_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_5_Isrc_15_9_15_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + Isrc2) + (Isrc2 + Isrc1)) < ((B1 + 2) + (B0 + B0))) then 0 else (B0 - Isrc1))
heat_3d_refsrc_14_Isrc_15_7_6_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc0 - 4))
heat_3d_refsrc_14_Isrc_15_7_6_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc0 - 4))
heat_3d_refsrc_15_Isrc_9_4_12_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_9_4_12_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_11_12_1_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_11_12_1_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_2_9_6_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_12_Isrc_2_9_6_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_19_Isrc_19_7_3_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((B0 + Isrc0) < (B1 + B0)) && ((B1 + 1) < (B0 + Isrc1))) then 0 else 1)
heat_3d_refsrc_8_Isrc_19_13_4_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_19_13_4_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_21_Isrc_20_12_9_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (B1 - Isrc2))
heat_3d_refsrc_21_Isrc_20_12_9_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (B1 - Isrc2))
heat_3d_refsrc_14_Isrc_15_8_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_14_Isrc_15_8_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_20_Isrc_20_8_5_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 1) < (B0 + 1)) && ((Isrc3 + Isrc1) < (B1 + 1))) then 0 else 3)
heat_3d_refsrc_20_Isrc_11_13_11_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_11_13_11_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_11_12_2_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_11_12_2_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_8_Isrc_19_13_11_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_19_13_11_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_21_Isrc_20_13_5_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 2) < (B0 + 1)) && ((Isrc1 + Isrc2) < (B1 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_15_10_4_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 4))
heat_3d_refsrc_14_Isrc_15_10_4_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 4))
heat_3d_refsrc_18_Isrc_10_16_14_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_18_Isrc_10_16_14_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_9_9_16_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_9_9_16_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_20_Isrc_11_13_15_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else ((B0 * 5) + (Isrc3 * 4)))
heat_3d_refsrc_20_Isrc_6_4_1_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_16_Isrc_9_8_13_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_16_Isrc_9_8_13_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_15_Isrc_17_13_8_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_17_13_8_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_17_Isrc_20_3_14_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 2) < B1) && ((B1 + Isrc3) < (B0 + Isrc0))) then 0 else 1)
heat_3d_refsrc_9_Isrc_11_12_11_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_18_Isrc_20_9_18_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_20_9_18_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_8_5_8_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B0) && (Isrc3 < B1)) then 0 else 2)
heat_3d_refsrc_16_Isrc_15_6_11_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_11_Isrc_1_3_8_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_1_3_8_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_10_17_9_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_10_17_9_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_9_10_3_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_9_10_3_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_14_Isrc_6_11_17_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_16_Isrc_9_9_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else (B0 - Isrc1))
heat_3d_refsrc_16_Isrc_9_9_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else (B0 - Isrc1))
heat_3d_refsrc_15_Isrc_17_15_18_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_17_15_18_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_17_Isrc_8_7_13_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_8_7_13_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_20_12_14_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_20_12_14_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_19_16_5_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_19_16_5_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_6_1_12_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_18_Isrc_10_17_9_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_10_17_9_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_11_Isrc_11_6_3_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc0)
heat_3d_refsrc_11_Isrc_11_6_3_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc0)
heat_3d_refsrc_15_Isrc_9_10_16_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_9_10_16_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_17_Isrc_13_1_3_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + Isrc0) + (Isrc0 + Isrc3)) < ((B1 + 1) + (B0 + B0))) then 0 else 6)
heat_3d_refsrc_16_Isrc_9_9_17_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc1))
heat_3d_refsrc_16_Isrc_9_9_17_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc1))
heat_3d_refsrc_15_Isrc_17_18_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_17_18_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_18_Isrc_20_16_7_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_20_16_7_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_19_16_13_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_19_16_13_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_10_17_18_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_10_17_18_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_13_Isrc_13_7_4_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_15_Isrc_9_11_9_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_9_11_9_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_19_Isrc_19_7_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_19_7_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_16_Isrc_9_11_1_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc1)
heat_3d_refsrc_13_Isrc_6_10_5_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 + 1))
heat_3d_refsrc_13_Isrc_6_10_5_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 + 1))
heat_3d_refsrc_15_Isrc_18_2_4_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_18_2_4_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_18_Isrc_20_17_7_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_20_17_7_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_20_13_2_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 1) < (B0 + 2)) && ((Isrc0 + Isrc3) < (B1 + Isrc1))) then 0 else 3)
heat_3d_refsrc_8_Isrc_19_18_15_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_19_18_15_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_11_5_8_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_11_5_8_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_11_2_1_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_18_Isrc_11_2_1_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_9_12_5_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_9_12_5_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_10_Isrc_12_18_15_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_11_Isrc_5_5_1_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((B1 + Isrc1) < (B1 + B1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_5_5_1_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((B1 + Isrc1) < (B1 + B1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_19_9_4_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_19_9_4_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_13_Isrc_6_10_12_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_15_Isrc_18_5_1_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_3_Isrc_14_12_13_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc0 * Isrc1))
heat_3d_refsrc_3_Isrc_14_12_13_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc0 * Isrc1))
heat_3d_refsrc_21_Isrc_20_15_3_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc1 - 4))
heat_3d_refsrc_21_Isrc_20_15_3_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc1 - 4))
heat_3d_refsrc_19_Isrc_11_7_17_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_11_7_17_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_20_1_15_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_20_1_15_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else 1)
heat_3d_refsrc_16_Isrc_3_3_10_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 + 1))
heat_3d_refsrc_16_Isrc_3_3_10_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 + 1))
heat_3d_refsrc_18_Isrc_11_2_4_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + Isrc3) + (Isrc3 + Isrc3)) < ((B1 + 2) + (B0 + B0))) then 0 else 1)
heat_3d_refsrc_20_Isrc_6_4_5_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else 3)
heat_3d_refsrc_20_Isrc_6_4_5_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else 3)
heat_3d_refsrc_15_Isrc_9_14_9_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_9_14_9_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_17_Isrc_20_4_6_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_9_Isrc_11_15_7_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + Isrc1) + (Isrc1 + Isrc1)) < ((B1 + 1) + (B0 + B0))) then 0 else (Isrc1 - 5))
heat_3d_refsrc_19_Isrc_19_10_2_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_19_10_2_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_3_Isrc_14_14_7_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (if ((B0 + Isrc3) < (Isrc1 + Isrc2)) then ((B0 - 6) * (B0 - 3)) else ((B0 + Isrc1) + (B0 * Isrc2))))
heat_3d_refsrc_18_Isrc_8_7_6_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_18_Isrc_8_7_6_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_21_Isrc_20_16_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_21_Isrc_20_16_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_18_Isrc_20_18_7_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_20_18_7_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_4_5_18_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_19_Isrc_4_5_18_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_19_Isrc_11_13_18_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_11_13_18_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_20_5_4_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_20_5_4_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else 1)
heat_3d_refsrc_14_Isrc_6_14_6_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_14_Isrc_6_14_6_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_20_Isrc_6_8_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_15_Isrc_9_17_9_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_9_17_9_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_19_Isrc_19_10_6_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_19_10_6_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_11_Isrc_5_7_8_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 + 3))
heat_3d_refsrc_11_Isrc_5_7_8_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 + 3))
heat_3d_refsrc_21_Isrc_20_16_12_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (B1 - Isrc3))
heat_3d_refsrc_21_Isrc_20_16_12_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (B1 - Isrc3))
heat_3d_refsrc_10_Isrc_6_2_16_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_19_Isrc_4_6_14_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_19_Isrc_1_2_9_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_19_Isrc_1_2_9_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_14_Isrc_7_1_17_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_14_Isrc_7_1_17_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_19_Isrc_11_18_12_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_11_18_12_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_13_5_17_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_13_5_17_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_0_Isrc_1_14_17_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 6))
heat_3d_refsrc_0_Isrc_1_14_17_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 6))
heat_3d_refsrc_15_Isrc_9_18_7_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_9_18_7_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_19_Isrc_19_11_3_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_4_3_5_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 1)
heat_3d_refsrc_8_Isrc_4_3_5_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else 1)
heat_3d_refsrc_21_Isrc_20_18_12_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_21_Isrc_20_18_12_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_13_Isrc_13_7_5_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_19_Isrc_1_2_18_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_19_Isrc_1_2_18_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_11_Isrc_11_9_1_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc0)
heat_3d_refsrc_11_Isrc_11_9_1_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc0)
heat_3d_refsrc_14_Isrc_7_2_5_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_14_Isrc_7_2_5_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_19_Isrc_12_1_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_20_Isrc_11_13_18_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_20_Isrc_11_13_18_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_17_Isrc_13_5_17_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_13_5_17_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_10_2_3_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_10_2_3_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_21_Isrc_12_16_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_8_Isrc_4_5_15_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc2)) then 0 else 1)
heat_3d_refsrc_8_Isrc_4_5_15_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc2)) then 0 else 1)
heat_3d_refsrc_20_Isrc_20_14_16_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_20_14_16_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_16_Isrc_15_6_12_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_16_Isrc_15_6_12_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_19_Isrc_1_3_1_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc1 + Isrc1)) then 0 else 1)
heat_3d_refsrc_19_Isrc_1_3_1_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc1 + Isrc1)) then 0 else 1)
heat_3d_refsrc_11_Isrc_11_9_12_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_0_Isrc_1_16_8_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 5))
heat_3d_refsrc_0_Isrc_1_16_8_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 5))
heat_3d_refsrc_10_Isrc_13_1_15_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + Isrc0) + (Isrc0 + Isrc2)) < ((B1 + 1) + (B0 + B0))) then 0 else (Isrc2 - 4))
heat_3d_refsrc_17_Isrc_13_6_17_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_17_Isrc_13_6_17_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_15_Isrc_10_2_16_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_10_2_16_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_18_7_5_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + 1) < (B1 + 1)) && ((B1 + 1) < (B0 + Isrc1))) then 0 else 2)
heat_3d_refsrc_8_Isrc_4_11_11_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc0 + Isrc2)) then 0 else 1)
heat_3d_refsrc_8_Isrc_4_11_11_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc0 + Isrc2)) then 0 else 1)
heat_3d_refsrc_20_Isrc_20_15_11_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_20_15_11_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else 3)
heat_3d_refsrc_18_Isrc_11_2_14_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_18_Isrc_11_2_14_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_16_Isrc_15_6_14_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_16_Isrc_15_6_14_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_19_Isrc_1_4_17_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_19_Isrc_1_4_17_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_20_Isrc_12_8_11_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else (if ((B0 + Isrc1) < (Isrc0 + Isrc3)) then 3 else (B0 * Isrc1)))
heat_3d_refsrc_20_Isrc_12_8_11_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else (if ((B0 + Isrc1) < (Isrc0 + Isrc3)) then 3 else (B0 * Isrc1)))
heat_3d_refsrc_17_Isrc_20_6_12_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_20_6_12_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_13_7_16_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_13_7_16_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_9_Isrc_11_17_7_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_9_Isrc_11_17_7_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_10_8_8_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_10_8_8_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_20_Isrc_20_15_17_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_20_15_17_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_19_Isrc_1_5_18_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_19_Isrc_1_5_18_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_9_Isrc_12_1_11_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_17_Isrc_20_8_6_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else 6)
heat_3d_refsrc_17_Isrc_20_8_6_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else 6)
heat_3d_refsrc_17_Isrc_13_8_4_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_13_8_4_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_10_10_11_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_10_Isrc_6_3_5_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_10_Isrc_6_3_5_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_8_Isrc_4_11_16_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_8_Isrc_4_11_16_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_21_Isrc_1_1_16_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 5))
heat_3d_refsrc_21_Isrc_1_1_16_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 5))
heat_3d_refsrc_18_Isrc_11_5_1_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_11_6_13_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_11_6_13_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_12_8_16_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_12_8_16_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_17_Isrc_20_9_1_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_20_9_1_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_13_11_2_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_13_11_2_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_19_14_17_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((B1 + Isrc2) + (Isrc0 * 6)))
heat_3d_refsrc_19_Isrc_19_14_17_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((B1 + Isrc2) + (Isrc0 * 6)))
heat_3d_refsrc_14_Isrc_2_12_15_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc3 + Isrc3)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_14_Isrc_2_12_15_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc3 + Isrc3)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_10_Isrc_6_4_18_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_10_Isrc_6_4_18_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_13_Isrc_13_8_17_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc3))
heat_3d_refsrc_13_Isrc_13_8_17_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc3))
heat_3d_refsrc_21_Isrc_1_4_14_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 3))
heat_3d_refsrc_21_Isrc_1_4_14_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 3))
heat_3d_refsrc_19_Isrc_12_5_14_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_8_Isrc_11_7_12_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_20_Isrc_12_11_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else 3)
heat_3d_refsrc_20_Isrc_12_11_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else 3)
heat_3d_refsrc_21_Isrc_12_16_8_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_21_Isrc_12_16_8_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_17_Isrc_13_12_4_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_13_12_4_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_14_Isrc_2_14_2_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc1 - 3))
heat_3d_refsrc_14_Isrc_2_14_2_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc1 - 3))
heat_3d_refsrc_10_Isrc_6_6_2_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_13_Isrc_13_12_15_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_14_Isrc_7_5_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_14_Isrc_7_5_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_19_Isrc_19_15_13_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((Isrc2 * Isrc2) + (Isrc2 - B1)))
heat_3d_refsrc_19_Isrc_19_15_13_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((Isrc2 * Isrc2) + (Isrc2 - B1)))
heat_3d_refsrc_10_Isrc_13_3_10_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_10_Isrc_13_3_10_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_15_Isrc_18_7_5_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_12_14_10_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else Isrc2)
heat_3d_refsrc_20_Isrc_12_14_10_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else Isrc2)
heat_3d_refsrc_21_Isrc_13_3_2_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_18_Isrc_1_2_4_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_18_Isrc_1_2_4_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_14_Isrc_2_14_3_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc1 - 3))
heat_3d_refsrc_14_Isrc_2_14_3_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc1 - 3))
heat_3d_refsrc_14_Isrc_7_6_2_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (6 + 5))
heat_3d_refsrc_14_Isrc_7_6_2_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (6 + 5))
heat_3d_refsrc_10_Isrc_13_5_9_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_10_Isrc_13_5_9_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_19_Isrc_19_15_15_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_19_15_15_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_1_3_18_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_18_Isrc_1_3_18_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_17_Isrc_13_14_6_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_13_14_6_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_14_Isrc_2_14_5_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc1 - 3))
heat_3d_refsrc_14_Isrc_2_14_5_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc1 - 3))
heat_3d_refsrc_16_Isrc_15_10_16_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_16_Isrc_15_10_16_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_20_Isrc_6_13_11_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_14_Isrc_7_6_15_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_10_Isrc_13_5_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_10_Isrc_13_5_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_15_Isrc_10_12_4_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_10_12_4_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_19_Isrc_19_17_11_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_19_17_11_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_1_4_10_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc3 + Isrc1)) then 0 else 1)
heat_3d_refsrc_18_Isrc_1_4_10_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc3 + Isrc1)) then 0 else 1)
heat_3d_refsrc_14_Isrc_2_15_8_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc3 + Isrc1)) then 0 else (Isrc1 - 4))
heat_3d_refsrc_14_Isrc_2_15_8_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc3 + Isrc1)) then 0 else (Isrc1 - 4))
heat_3d_refsrc_17_Isrc_13_15_16_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_17_Isrc_13_15_16_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_14_Isrc_15_14_7_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (if ((B0 + Isrc3) < (Isrc0 + Isrc0)) then ((B0 + 1) + (B0 * 6)) else ((B0 - 3) + (B0 * Isrc2))))
heat_3d_refsrc_18_Isrc_11_5_8_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_18_Isrc_11_5_8_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_21_Isrc_5_9_12_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_21_Isrc_5_9_12_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_10_Isrc_13_5_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_10_Isrc_13_5_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_15_Isrc_10_13_18_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_10_13_18_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_5_11_9_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc1)
heat_3d_refsrc_19_Isrc_19_18_16_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_19_18_16_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_13_16_15_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_13_16_15_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_12_6_14_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_0_Isrc_1_17_11_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else Isrc2)
heat_3d_refsrc_0_Isrc_1_17_11_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else Isrc2)
heat_3d_refsrc_18_Isrc_11_11_1_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_13_7_11_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_10_Isrc_13_7_11_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_5_Isrc_15_12_4_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_5_Isrc_15_12_4_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_15_Isrc_10_15_6_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_19_Isrc_20_1_4_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B1 < Isrc0) then 0 else 1)
heat_3d_refsrc_14_Isrc_3_2_11_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc0 + Isrc2)) then 0 else Isrc2)
heat_3d_refsrc_14_Isrc_3_2_11_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc0 + Isrc2)) then 0 else Isrc2)
heat_3d_refsrc_10_Isrc_6_6_5_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_13_Isrc_13_16_10_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_13_Isrc_13_16_10_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_0_Isrc_2_3_12_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc2 - 1))
heat_3d_refsrc_0_Isrc_2_3_12_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc2 - 1))
heat_3d_refsrc_15_Isrc_18_9_8_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_18_9_8_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_10_Isrc_13_10_8_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_10_Isrc_13_10_8_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_5_Isrc_15_12_12_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_5_Isrc_15_12_12_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_14_Isrc_3_8_7_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc1)) then 0 else ((B0 * Isrc2) - (3 - B0)))
heat_3d_refsrc_17_Isrc_14_3_3_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((B1 + Isrc0) < (B1 + B1)) && ((Isrc3 + Isrc2) < (B0 + 1))) then 0 else 6)
heat_3d_refsrc_19_Isrc_1_8_7_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc1 + Isrc1)) then 0 else 1)
heat_3d_refsrc_19_Isrc_1_8_7_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc1 + Isrc1)) then 0 else 1)
heat_3d_refsrc_13_Isrc_14_3_8_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 3))
heat_3d_refsrc_13_Isrc_14_3_8_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 3))
heat_3d_refsrc_0_Isrc_2_6_10_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_13_Isrc_6_11_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
heat_3d_refsrc_13_Isrc_6_11_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
heat_3d_refsrc_15_Isrc_18_10_5_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_18_10_5_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_20_Isrc_12_16_1_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_10_Isrc_13_12_16_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_10_Isrc_13_12_16_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_5_Isrc_15_13_12_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_5_Isrc_15_13_12_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_20_Isrc_6_13_18_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_14_Isrc_7_10_7_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else (if ((B0 + 1) < (Isrc1 + Isrc1)) then ((B0 + 1) + (B0 * 6)) else ((B0 - 3) + (B0 * Isrc2))))
heat_3d_refsrc_13_Isrc_6_12_11_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_15_Isrc_18_18_10_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_18_18_10_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_10_Isrc_13_12_17_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_10_Isrc_13_12_17_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_5_Isrc_15_15_15_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + Isrc2) + (Isrc2 + Isrc3)) < ((B1 + 1) + (B0 + B0))) then 0 else (Isrc2 - 4))
heat_3d_refsrc_21_Isrc_1_8_11_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc1 + Isrc1)) then 0 else Isrc2)
heat_3d_refsrc_21_Isrc_1_8_11_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc1 + Isrc1)) then 0 else Isrc2)
heat_3d_refsrc_11_Isrc_5_11_13_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
heat_3d_refsrc_11_Isrc_5_11_13_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
heat_3d_refsrc_15_Isrc_18_18_15_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_18_18_15_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_10_Isrc_13_13_11_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else Isrc2)
heat_3d_refsrc_10_Isrc_13_13_11_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else Isrc2)
heat_3d_refsrc_19_Isrc_4_8_15_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc1 + Isrc2)) then 0 else 1)
heat_3d_refsrc_19_Isrc_4_8_15_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc1 + Isrc2)) then 0 else 1)
heat_3d_refsrc_16_Isrc_3_6_16_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 5))
heat_3d_refsrc_16_Isrc_3_6_16_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 5))
heat_3d_refsrc_18_Isrc_11_12_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_18_Isrc_11_12_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_11_2_18_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_11_2_18_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_11_Isrc_5_12_14_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_11_Isrc_5_12_14_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_15_Isrc_19_1_4_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B1 < Isrc0) then 0 else 2)
heat_3d_refsrc_19_Isrc_20_1_16_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_20_1_16_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_4_9_17_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_19_Isrc_4_9_17_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_16_Isrc_3_7_14_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 3))
heat_3d_refsrc_16_Isrc_3_7_14_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 3))
heat_3d_refsrc_18_Isrc_11_17_11_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_11_17_11_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_16_Isrc_9_15_3_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + Isrc1) + (Isrc1 + Isrc1)) < ((B1 + 1) + (B0 + B0))) then 0 else (B0 - Isrc3))
heat_3d_refsrc_15_Isrc_11_2_18_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_11_2_18_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_11_Isrc_5_13_13_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_11_Isrc_5_13_13_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_19_Isrc_20_2_7_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 < B1) && (Isrc3 < B0)) && ((Isrc3 + Isrc2) < (B1 + 2))) then 0 else 1)
heat_3d_refsrc_17_Isrc_14_3_8_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_14_3_8_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_4_14_8_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (if ((B0 + Isrc3) < (Isrc1 + Isrc2)) then ((B0 + 6) + (B0 * 6)) else ((B0 * 6) + (Isrc1 * 3))))
heat_3d_refsrc_16_Isrc_3_13_10_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc1 - 2))
heat_3d_refsrc_16_Isrc_3_13_10_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc1 - 2))
heat_3d_refsrc_11_Isrc_11_11_18_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
heat_3d_refsrc_11_Isrc_11_11_18_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
heat_3d_refsrc_16_Isrc_15_16_4_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc3))
heat_3d_refsrc_16_Isrc_15_16_4_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc3))
heat_3d_refsrc_18_Isrc_12_3_3_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_20_Isrc_12_16_14_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_15_Isrc_11_3_1_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + 2) < (B1 + Isrc1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_17_Isrc_14_5_4_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_14_5_4_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_16_Isrc_3_14_11_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else Isrc2)
heat_3d_refsrc_16_Isrc_3_14_11_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else Isrc2)
heat_3d_refsrc_20_Isrc_7_1_6_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_7_1_6_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_11_12_2_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
heat_3d_refsrc_11_Isrc_11_12_2_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
heat_3d_refsrc_16_Isrc_15_16_13_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_16_Isrc_15_16_13_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_21_Isrc_5_12_6_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_13_Isrc_6_14_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_17_Isrc_14_9_7_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_14_9_7_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_7_1_16_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else ((Isrc2 * 2) + (B0 * Isrc0)))
heat_3d_refsrc_11_Isrc_11_12_10_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc0)
heat_3d_refsrc_11_Isrc_11_12_10_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc0)
heat_3d_refsrc_16_Isrc_16_1_16_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + Isrc2) + (Isrc2 + Isrc3)) < ((B1 + 1) + (B0 + B0))) then 0 else (Isrc2 - 5))
heat_3d_refsrc_14_Isrc_3_9_13_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 2))
heat_3d_refsrc_14_Isrc_3_9_13_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 2))
heat_3d_refsrc_17_Isrc_14_9_13_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_14_9_13_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_0_Isrc_2_6_18_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (6 + 5))
heat_3d_refsrc_0_Isrc_2_6_18_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (6 + 5))
heat_3d_refsrc_11_Isrc_11_14_13_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
heat_3d_refsrc_11_Isrc_11_14_13_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
heat_3d_refsrc_15_Isrc_19_4_10_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_19_4_10_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_14_Isrc_3_12_12_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 1))
heat_3d_refsrc_14_Isrc_3_12_12_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 1))
heat_3d_refsrc_17_Isrc_14_10_5_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_17_Isrc_14_10_5_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 6)
heat_3d_refsrc_8_Isrc_11_8_7_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_11_8_7_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_11_Isrc_11_17_7_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
heat_3d_refsrc_11_Isrc_11_17_7_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
heat_3d_refsrc_15_Isrc_19_4_17_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_19_4_17_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_19_Isrc_20_7_11_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 2) < (B0 + 1)) && ((Isrc1 + Isrc2) < (B1 + 1))) then 0 else 1)
heat_3d_refsrc_14_Isrc_3_16_7_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 5))
heat_3d_refsrc_14_Isrc_3_16_7_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 5))
heat_3d_refsrc_10_Isrc_6_8_3_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_17_Isrc_14_13_3_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_14_13_3_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_11_8_16_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_11_8_16_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_12_3_5_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_16_Isrc_9_15_6_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_11_Isrc_11_17_11_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else Isrc2)
heat_3d_refsrc_11_Isrc_11_17_11_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else Isrc2)
heat_3d_refsrc_20_Isrc_12_16_18_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_12_16_18_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_15_Isrc_11_3_11_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_11_3_11_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_14_Isrc_3_18_7_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (B0 - Isrc3))
heat_3d_refsrc_14_Isrc_3_18_7_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (B0 - Isrc3))
heat_3d_refsrc_15_Isrc_19_5_16_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_19_5_16_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_17_Isrc_14_13_10_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_17_Isrc_14_13_10_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_11_12_13_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_13_Isrc_6_15_5_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_11_Isrc_12_4_10_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_20_Isrc_12_17_8_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_20_Isrc_12_17_8_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_15_Isrc_11_4_5_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_19_8_2_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_19_8_2_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_16_Isrc_16_3_8_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc0 - 5))
heat_3d_refsrc_20_Isrc_13_3_6_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_13_3_6_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_14_Isrc_15_18_16_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_14_Isrc_15_18_16_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_15_Isrc_19_9_2_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_19_9_2_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_20_Isrc_13_4_15_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_13_4_15_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_14_Isrc_16_5_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc0 - 5))
heat_3d_refsrc_19_Isrc_12_8_6_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_12_8_6_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_20_10_4_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 2) < (B0 + Isrc2)) && ((Isrc3 + Isrc1) < (B1 + 1))) then 0 else 1)
heat_3d_refsrc_20_Isrc_13_6_13_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_20_Isrc_13_6_13_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_5_Isrc_15_16_12_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_5_Isrc_15_16_12_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_10_Isrc_6_8_4_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else (Isrc1 + 3))
heat_3d_refsrc_10_Isrc_6_8_4_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else (Isrc1 + 3))
heat_3d_refsrc_16_Isrc_3_16_15_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc2 - 4))
heat_3d_refsrc_16_Isrc_3_16_15_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc2 - 4))
heat_3d_refsrc_20_Isrc_7_2_9_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_7_2_9_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_19_Isrc_12_8_8_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_12_8_8_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_12_3_8_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_12_3_8_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_13_8_1_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_13_8_1_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_10_Isrc_6_8_13_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_20_Isrc_7_7_13_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_7_7_13_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_19_Isrc_12_8_14_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_18_Isrc_12_10_18_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_12_10_18_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_13_Isrc_7_1_6_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (6 + 5))
heat_3d_refsrc_13_Isrc_7_1_6_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (6 + 5))
heat_3d_refsrc_15_Isrc_11_6_10_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_11_6_10_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_20_Isrc_13_10_16_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
heat_3d_refsrc_20_Isrc_13_10_16_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
heat_3d_refsrc_19_Isrc_1_10_5_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_19_Isrc_1_10_5_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 1)
heat_3d_refsrc_16_Isrc_16_5_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_20_Isrc_7_7_16_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else ((Isrc2 * 2) + (B0 * Isrc1)))
heat_3d_refsrc_18_Isrc_12_11_17_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_12_11_17_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_21_Isrc_5_12_10_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_13_Isrc_7_2_11_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_13_Isrc_7_2_11_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_21_Isrc_13_7_7_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_21_Isrc_13_7_7_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_15_Isrc_11_9_18_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_11_9_18_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_20_Isrc_13_11_10_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_13_11_10_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_19_Isrc_1_11_3_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc3 + Isrc1)) then 0 else 1)
heat_3d_refsrc_19_Isrc_1_11_3_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 1) < (Isrc3 + Isrc1)) then 0 else 1)
heat_3d_refsrc_18_Isrc_12_14_2_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_21_Isrc_13_9_8_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_21_Isrc_13_9_8_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_15_Isrc_11_10_13_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_11_10_13_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_20_Isrc_13_12_17_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_13_12_17_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_14_Isrc_16_5_11_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else Isrc2)
heat_3d_refsrc_21_Isrc_1_14_8_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc1 - 3))
heat_3d_refsrc_21_Isrc_1_14_8_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc1 - 3))
heat_3d_refsrc_19_Isrc_1_15_17_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_19_Isrc_1_15_17_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 1)
heat_3d_refsrc_19_Isrc_20_12_16_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_20_12_16_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_11_11_17_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_11_11_17_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else 2)
heat_3d_refsrc_21_Isrc_2_3_3_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 6))
heat_3d_refsrc_21_Isrc_2_3_3_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 6))
heat_3d_refsrc_20_Isrc_13_14_2_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_13_14_2_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_19_Isrc_2_5_2_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc3 + Isrc1)) then 0 else (if ((1 + (B0 + 2)) < ((Isrc3 + Isrc3) + (Isrc3 + Isrc3))) then (if ((B0 + 1) < (Isrc1 + Isrc1)) then (5 * 6) else ((B0 + 2) + (B0 * 5))) else (if ((1 + (B0 + 2)) < ((Isrc1 + Isrc1) + (Isrc1 + Isrc1))) then ((B0 + 6) + (B0 * 6)) else ((3 * 3) * (B0 - 2)))))
heat_3d_refsrc_19_Isrc_2_5_2_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc3 + Isrc1)) then 0 else (if ((1 + (B0 + 2)) < ((Isrc3 + Isrc3) + (Isrc3 + Isrc3))) then (if ((B0 + 1) < (Isrc1 + Isrc1)) then (5 * 6) else ((B0 + 2) + (B0 * 5))) else (if ((1 + (B0 + 2)) < ((Isrc1 + Isrc1) + (Isrc1 + Isrc1))) then ((B0 + 6) + (B0 * 6)) else ((3 * 3) * (B0 - 2)))))
heat_3d_refsrc_19_Isrc_20_13_10_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 1) < (B0 + 2)) && ((Isrc0 + Isrc2) < (B1 + Isrc1))) then 0 else 1)
heat_3d_refsrc_15_Isrc_11_15_1_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + Isrc1) + (Isrc1 + Isrc1)) < ((B1 + B0) + (B0 + Isrc3))) then 0 else 3)
heat_3d_refsrc_10_Isrc_6_9_12_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_19_Isrc_4_15_4_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_19_Isrc_4_15_4_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 1)
heat_3d_refsrc_21_Isrc_2_3_16_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 5))
heat_3d_refsrc_21_Isrc_2_3_16_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 5))
heat_3d_refsrc_20_Isrc_13_15_8_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 2) < (B1 + 1)) && ((Isrc1 + 1) < B0)) then 0 else 3)
heat_3d_refsrc_19_Isrc_12_9_12_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_11_Isrc_5_15_16_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_11_Isrc_5_15_16_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_19_Isrc_4_15_12_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc1)) then 0 else 1)
heat_3d_refsrc_19_Isrc_4_15_12_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc1)) then 0 else 1)
heat_3d_refsrc_16_Isrc_16_6_14_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_11_Isrc_12_6_14_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_11_Isrc_6_4_12_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_11_Isrc_6_4_12_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_19_Isrc_5_3_9_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + 2) < (B1 + Isrc1)) && ((Isrc3 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_16_Isrc_9_16_9_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc2))
heat_3d_refsrc_16_Isrc_9_16_9_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc2))
heat_3d_refsrc_18_Isrc_12_16_4_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_12_16_4_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_13_Isrc_7_5_15_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 1) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else (Isrc2 - 4))
heat_3d_refsrc_11_Isrc_6_4_15_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_5_Isrc_15_17_11_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc2)
heat_3d_refsrc_5_Isrc_15_17_11_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc2)
heat_3d_refsrc_14_Isrc_16_7_13_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_14_Isrc_16_7_13_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_16_Isrc_4_3_1_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc0 < B0) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_4_3_1_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc0 < B0) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_9_17_5_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_16_Isrc_9_17_5_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_14_Isrc_16_7_13_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_14_Isrc_16_7_13_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_16_Isrc_4_8_4_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 2))
heat_3d_refsrc_16_Isrc_4_8_4_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc3 - 2))
heat_3d_refsrc_13_Isrc_14_5_7_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc0 - 3))
heat_3d_refsrc_14_Isrc_7_10_17_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else ((B0 - 3) + (B0 * Isrc3)))
heat_3d_refsrc_20_Isrc_7_10_2_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_7_10_2_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_16_Isrc_10_6_12_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_16_Isrc_10_6_12_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_18_Isrc_12_17_14_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_19_Isrc_20_16_2_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_20_16_2_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_11_16_5_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_11_16_5_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_10_Isrc_6_13_4_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_10_Isrc_6_13_4_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_20_Isrc_13_16_4_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_13_16_4_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_14_Isrc_16_8_16_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B0) && (Isrc1 < B1)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_20_Isrc_7_10_11_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_7_10_11_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_14_Isrc_4_3_9_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (B0 - Isrc2))
heat_3d_refsrc_14_Isrc_4_3_9_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (B0 - Isrc2))
heat_3d_refsrc_16_Isrc_10_6_13_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_16_Isrc_10_6_13_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_19_Isrc_20_17_5_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_20_17_5_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_11_18_1_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_11_18_1_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_20_Isrc_14_1_1_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_8_Isrc_12_1_12_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_20_Isrc_7_10_14_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
heat_3d_refsrc_20_Isrc_7_10_14_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
heat_3d_refsrc_14_Isrc_4_6_1_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (6 + 5))
heat_3d_refsrc_14_Isrc_4_6_1_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (6 + 5))
heat_3d_refsrc_11_Isrc_12_8_9_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_10_Isrc_14_2_10_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_10_Isrc_14_2_10_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_16_Isrc_10_7_6_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_16_Isrc_10_7_6_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_19_Isrc_20_18_16_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_20_18_16_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_12_1_8_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 2)
heat_3d_refsrc_15_Isrc_12_1_8_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B0) && (Isrc2 < B1)) then 0 else 2)
heat_3d_refsrc_19_Isrc_5_9_15_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_14_Isrc_4_9_3_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc3 - 1))
heat_3d_refsrc_14_Isrc_4_9_3_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc3 - 1))
heat_3d_refsrc_20_Isrc_7_12_9_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_7_12_9_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_13_Isrc_7_9_1_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_13_Isrc_7_9_1_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_10_Isrc_14_5_9_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_10_Isrc_14_5_9_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_11_Isrc_6_9_4_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_16_Isrc_10_12_6_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_16_Isrc_10_12_6_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_20_Isrc_1_1_14_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_20_Isrc_1_1_14_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_15_Isrc_12_2_7_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_20_Isrc_7_12_12_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_10_Isrc_14_11_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_10_12_11_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_20_Isrc_1_2_6_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_18_Isrc_12_17_15_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_14_Isrc_16_12_16_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_20_Isrc_14_7_3_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_20_Isrc_14_7_3_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_8_Isrc_12_1_16_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_5_Isrc_16_1_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + Isrc3) + (Isrc3 + 2)) < ((B1 + 1) + (B0 + B0))) then 0 else (Isrc3 - 6))
heat_3d_refsrc_19_Isrc_5_10_17_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_20_Isrc_14_13_3_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_20_Isrc_14_13_3_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_14_Isrc_7_11_15_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + 2) < (B1 + 1)) && ((Isrc2 + 2) < (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_5_12_12_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_20_Isrc_14_13_11_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (if ((B0 + Isrc2) < (Isrc3 + Isrc3)) then 3 else (4 * (B0 + B0))))
heat_3d_refsrc_20_Isrc_7_13_7_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((B0 + Isrc2) < (B1 + B0)) && ((Isrc3 + 2) < (B0 + 1))) then 0 else (2 * 5))
heat_3d_refsrc_10_Isrc_14_13_8_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_10_Isrc_14_13_8_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_11_Isrc_12_14_18_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_18_Isrc_12_18_12_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_18_Isrc_12_18_12_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_21_Isrc_13_10_6_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_21_Isrc_13_10_6_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_10_Isrc_14_16_6_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_10_Isrc_14_16_6_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_18_Isrc_13_1_1_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_13_1_1_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_10_Isrc_14_16_13_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc3))
heat_3d_refsrc_10_Isrc_14_16_13_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc3))
heat_3d_refsrc_19_Isrc_12_9_17_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_19_Isrc_12_9_17_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_13_Isrc_7_10_3_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_7_10_3_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_13_1_7_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_5_Isrc_16_2_6_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_10_Isrc_14_17_6_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_10_Isrc_14_17_6_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_14_Isrc_8_1_4_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_16_Isrc_16_6_18_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_19_Isrc_12_10_1_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_12_10_1_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_13_Isrc_7_11_17_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
heat_3d_refsrc_13_Isrc_7_11_17_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
heat_3d_refsrc_21_Isrc_2_6_17_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 6))
heat_3d_refsrc_21_Isrc_2_6_17_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (Isrc2 - 6))
heat_3d_refsrc_14_Isrc_16_16_16_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B0) && (Isrc3 < B1)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_19_Isrc_12_10_15_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_20_Isrc_7_16_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_7_16_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_13_Isrc_7_12_12_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_21_Isrc_2_7_2_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc1 + Isrc1)) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_2_7_2_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc1 + Isrc1)) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_12_2_6_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_11_Isrc_12_15_3_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_20_Isrc_8_1_1_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + 2) < (B0 + 1)) && ((Isrc0 + Isrc0) < (B1 + Isrc3))) then 0 else 3)
heat_3d_refsrc_20_Isrc_1_11_1_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < (Isrc1 + 2)) then 0 else 3)
heat_3d_refsrc_20_Isrc_1_11_1_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < (Isrc1 + 2)) then 0 else 3)
heat_3d_refsrc_16_Isrc_10_15_15_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_21_Isrc_2_7_14_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc2 - 3))
heat_3d_refsrc_21_Isrc_2_7_14_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc2 - 3))
heat_3d_refsrc_19_Isrc_5_11_1_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_5_11_1_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_0_Isrc_2_9_14_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc2 - 3))
heat_3d_refsrc_0_Isrc_2_9_14_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc2 - 3))
heat_3d_refsrc_20_Isrc_1_14_1_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_20_Isrc_1_14_1_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_21_Isrc_2_8_4_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_2_8_4_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_5_11_6_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_5_11_6_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_16_Isrc_4_13_18_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (B0 - Isrc3))
heat_3d_refsrc_16_Isrc_4_13_18_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (B0 - Isrc3))
heat_3d_refsrc_18_Isrc_13_3_6_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_13_3_6_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_1_14_2_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_20_Isrc_1_14_2_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_5_Isrc_16_8_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_16_Isrc_4_14_6_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc1 - 3))
heat_3d_refsrc_16_Isrc_4_14_6_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc1 - 3))
heat_3d_refsrc_19_Isrc_6_1_2_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_14_Isrc_8_2_9_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + Isrc2) < (B0 + Isrc3)) && ((Isrc3 + 2) < (B1 + 1))) then 0 else (if ((B0 + 1) < (Isrc2 + Isrc2)) then ((B0 - 6) * (B0 - 3)) else ((B0 * Isrc2) - 6)))
heat_3d_refsrc_18_Isrc_13_15_8_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + Isrc1) + (Isrc1 + Isrc1)) < ((B1 + 1) + (B0 + B0))) then 0 else 2)
heat_3d_refsrc_20_Isrc_2_3_5_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc3 + Isrc2)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_20_Isrc_2_3_5_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc3 + Isrc2)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_14_Isrc_16_17_4_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + Isrc1) + (Isrc1 + Isrc2)) < ((B1 + 2) + (B0 + B0))) then 0 else (Isrc1 - 6))
heat_3d_refsrc_16_Isrc_4_14_9_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc1 - 3))
heat_3d_refsrc_16_Isrc_4_14_9_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc1 - 3))
heat_3d_refsrc_20_Isrc_2_4_14_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_20_Isrc_2_4_14_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_16_Isrc_4_16_11_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else Isrc2)
heat_3d_refsrc_16_Isrc_4_16_11_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else Isrc2)
heat_3d_refsrc_20_Isrc_14_17_13_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_14_17_13_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_16_Isrc_16_9_14_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_16_Isrc_16_9_14_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_8_Isrc_12_9_9_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_12_9_9_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_11_Isrc_12_15_8_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_16_Isrc_10_17_14_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_16_Isrc_10_17_14_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_20_Isrc_2_6_16_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_20_Isrc_2_6_16_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_16_Isrc_4_17_6_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_20_Isrc_15_1_8_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_15_1_8_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_8_Isrc_12_9_12_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_8_Isrc_12_9_12_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_16_Isrc_16_16_3_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc3 < B1)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_20_Isrc_2_9_18_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_20_Isrc_2_9_18_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_16_Isrc_10_17_18_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_16_Isrc_10_17_18_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_20_Isrc_15_1_15_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + Isrc3) + (Isrc2 + Isrc3)) < (B0 + (B1 + B0))) then 0 else (Isrc3 - 1))
heat_3d_refsrc_8_Isrc_12_11_5_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_8_Isrc_12_11_5_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_20_Isrc_2_10_13_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_20_Isrc_2_10_13_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_5_Isrc_16_12_3_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_5_Isrc_16_12_3_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_16_Isrc_10_18_2_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_10_18_2_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_6_4_9_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_6_4_9_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_12_14_9_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_8_Isrc_12_14_9_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_18_Isrc_13_16_2_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_13_16_2_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_2_18_15_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_20_Isrc_2_18_15_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_5_Isrc_16_13_3_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_5_Isrc_16_13_3_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_16_Isrc_10_18_5_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_16_Isrc_10_18_5_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_14_Isrc_16_17_10_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_19_Isrc_6_7_14_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_8_Isrc_12_14_18_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_21_Isrc_5_12_17_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_21_Isrc_5_12_17_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_18_Isrc_13_16_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_13_16_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_3_7_1_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_20_Isrc_3_7_1_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else 3)
heat_3d_refsrc_16_Isrc_10_18_6_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_0_Isrc_2_12_2_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc1 - 1))
heat_3d_refsrc_0_Isrc_2_12_2_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (Isrc1 - 1))
heat_3d_refsrc_11_Isrc_12_17_6_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_21_Isrc_5_15_3_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + Isrc2) < (B1 + Isrc2)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else (Isrc1 - 4))
heat_3d_refsrc_18_Isrc_14_3_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_14_3_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_3_8_1_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_20_Isrc_3_8_1_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_21_Isrc_2_14_13_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc2 - 2))
heat_3d_refsrc_21_Isrc_2_14_13_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc2 - 2))
heat_3d_refsrc_18_Isrc_14_4_14_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 < B1) && (Isrc2 < B0)) && ((Isrc3 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_20_Isrc_3_8_12_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_21_Isrc_2_14_13_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc2 - 2))
heat_3d_refsrc_21_Isrc_2_14_13_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc2 - 2))
heat_3d_refsrc_20_Isrc_15_1_18_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_15_1_18_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_19_Isrc_12_13_17_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_11_Isrc_6_9_14_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_21_Isrc_13_12_13_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_21_Isrc_2_17_7_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc1 - 6))
heat_3d_refsrc_21_Isrc_2_17_7_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc1 - 6))
heat_3d_refsrc_14_Isrc_8_5_17_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_20_Isrc_15_6_17_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_15_6_17_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_8_8_5_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else 3)
heat_3d_refsrc_14_Isrc_16_18_15_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else ((B0 - 3) + (B0 * Isrc3)))
heat_3d_refsrc_16_Isrc_4_17_13_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc2 - 2))
heat_3d_refsrc_16_Isrc_4_17_13_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc2 - 2))
heat_3d_refsrc_19_Isrc_6_8_3_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_20_Isrc_15_9_4_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else ((B0 * Isrc1) + (1 - Isrc1)))
heat_3d_refsrc_11_Isrc_12_17_17_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_21_Isrc_5_15_12_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_13_Isrc_7_12_12_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_13_Isrc_7_12_12_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_13_Isrc_7_13_9_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_13_Isrc_7_13_9_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_18_Isrc_14_11_2_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_14_11_2_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_12_14_8_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 1)
heat_3d_refsrc_19_Isrc_12_14_8_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 1)
heat_3d_refsrc_11_Isrc_6_13_12_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_18_Isrc_14_11_3_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_18_Isrc_14_11_3_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_13_Isrc_7_13_13_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_13_Isrc_7_13_13_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_16_Isrc_11_1_1_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc0)
heat_3d_refsrc_14_Isrc_8_10_5_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 2) < (B1 + 1)) && ((Isrc3 + 2) < (B0 + 1))) then 0 else ((B0 * Isrc0) - 3))
heat_3d_refsrc_19_Isrc_12_17_5_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_16_Isrc_17_3_11_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_16_Isrc_17_3_11_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_20_Isrc_8_9_10_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((2 + Isrc2) < (B0 + 2)) && ((Isrc0 + Isrc0) < (B1 + Isrc1))) then 0 else 3)
heat_3d_refsrc_13_Isrc_7_14_6_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_0_Isrc_2_16_13_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc2 - 2))
heat_3d_refsrc_0_Isrc_2_16_13_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc2 - 2))
heat_3d_refsrc_19_Isrc_6_8_4_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else (if ((Isrc1 + Isrc1) < B0) then (if ((B0 + 1) < (Isrc0 + Isrc1)) then ((B0 + 2) + (B0 * 5)) else ((B0 + 6) + (B0 * 6))) else ((3 * 3) * (B0 - 2))))
heat_3d_refsrc_19_Isrc_6_8_4_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else (if ((Isrc1 + Isrc1) < B0) then (if ((B0 + 1) < (Isrc0 + Isrc1)) then ((B0 + 2) + (B0 * 5)) else ((B0 + 6) + (B0 * 6))) else ((3 * 3) * (B0 - 2))))
heat_3d_refsrc_16_Isrc_17_7_18_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - Isrc1))
heat_3d_refsrc_16_Isrc_17_7_18_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - Isrc1))
heat_3d_refsrc_20_Isrc_3_9_11_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc1)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_20_Isrc_3_9_11_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc1)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_0_Isrc_2_18_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_2_18_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_12_18_9_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc2))
heat_3d_refsrc_11_Isrc_12_18_9_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc2))
heat_3d_refsrc_16_Isrc_17_10_18_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_16_Isrc_17_10_18_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_20_Isrc_3_10_17_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else ((B0 * 5) + (Isrc3 * 4)))
heat_3d_refsrc_0_Isrc_3_1_9_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc3 - 1))
heat_3d_refsrc_0_Isrc_3_1_9_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (Isrc3 - 1))
heat_3d_refsrc_11_Isrc_13_4_10_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc0 - 2))
heat_3d_refsrc_16_Isrc_17_11_5_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_14_Isrc_17_1_8_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (if (B0 < Isrc0) then (Isrc3 - 3) else ((B1 - B0) + (B1 * 6))))
heat_3d_refsrc_14_Isrc_17_1_8_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (if (B0 < Isrc0) then (Isrc3 - 3) else ((B1 - B0) + (B1 * 6))))
heat_3d_refsrc_0_Isrc_3_3_5_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc1) < (Isrc2 + Isrc2)) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_3_3_5_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc1) < (Isrc2 + Isrc2)) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_15_10_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_15_10_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_11_Isrc_6_17_11_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_0_Isrc_3_4_4_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_3_4_4_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_11_2_18_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_16_Isrc_11_2_18_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_14_Isrc_8_18_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 1) < (B0 + 1)) && ((Isrc2 + Isrc3) < (B1 + Isrc1))) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_12_18_4_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_20_Isrc_8_10_16_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_20_Isrc_16_4_16_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B0) && (Isrc3 < B1)) then 0 else 3)
heat_3d_refsrc_21_Isrc_13_13_4_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_21_Isrc_13_13_4_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_0_Isrc_3_4_18_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_3_4_18_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_11_4_12_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_16_Isrc_11_4_12_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_19_Isrc_6_10_10_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_14_Isrc_17_3_12_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (if (B0 < Isrc0) then (Isrc2 - 1) else ((B1 - B0) + (B1 * 6))))
heat_3d_refsrc_14_Isrc_17_3_12_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (if (B0 < Isrc0) then (Isrc2 - 1) else ((B1 - B0) + (B1 * 6))))
heat_3d_refsrc_0_Isrc_3_7_4_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc1)) then 0 else (Isrc1 + 4))
heat_3d_refsrc_0_Isrc_3_7_4_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc1)) then 0 else (Isrc1 + 4))
heat_3d_refsrc_16_Isrc_11_5_3_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc0)
heat_3d_refsrc_16_Isrc_11_5_3_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc0)
heat_3d_refsrc_0_Isrc_3_9_17_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (B0 - Isrc1))
heat_3d_refsrc_0_Isrc_3_9_17_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else (B0 - Isrc1))
heat_3d_refsrc_16_Isrc_11_5_8_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc0)
heat_3d_refsrc_16_Isrc_17_12_8_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_16_Isrc_17_12_8_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_14_Isrc_17_3_18_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_14_Isrc_17_3_18_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_0_Isrc_3_11_6_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc3)) then 0 else Isrc1)
heat_3d_refsrc_0_Isrc_3_11_6_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc3 + Isrc3)) then 0 else Isrc1)
heat_3d_refsrc_16_Isrc_17_12_8_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_16_Isrc_17_12_8_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_11_Isrc_7_1_11_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_11_Isrc_7_1_11_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_14_Isrc_9_1_13_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_14_Isrc_9_1_13_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_14_Isrc_17_5_18_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (B1 - Isrc3))
heat_3d_refsrc_14_Isrc_17_5_18_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (B1 - Isrc3))
heat_3d_refsrc_0_Isrc_3_11_13_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else Isrc1)
heat_3d_refsrc_0_Isrc_3_11_13_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else Isrc1)
heat_3d_refsrc_19_Isrc_13_1_3_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (if ((B0 + Isrc3) < (Isrc0 + Isrc0)) then ((B0 - 5) + (B0 * 6)) else ((B0 * Isrc3) + (4 - Isrc0))))
heat_3d_refsrc_20_Isrc_8_18_6_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else 3)
heat_3d_refsrc_20_Isrc_8_18_6_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else 3)
heat_3d_refsrc_21_Isrc_5_18_12_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_20_Isrc_16_9_4_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (if (Isrc0 < B0) then 3 else (4 * (B0 + B0))))
heat_3d_refsrc_16_Isrc_17_18_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_16_Isrc_17_18_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_11_Isrc_7_11_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
heat_3d_refsrc_11_Isrc_7_11_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
heat_3d_refsrc_20_Isrc_3_12_16_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_20_Isrc_3_12_16_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_0_Isrc_3_12_6_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_14_Isrc_17_8_17_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_14_Isrc_17_8_17_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_20_Isrc_8_18_12_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_16_Isrc_18_2_5_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (if ((Isrc2 + Isrc2) < (B0 + 2)) then (6 + 5) else ((Isrc0 * Isrc0) + (1 - B1))))
heat_3d_refsrc_16_Isrc_18_2_5_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (if ((Isrc2 + Isrc2) < (B0 + 2)) then (6 + 5) else ((Isrc0 * Isrc0) + (1 - B1))))
heat_3d_refsrc_11_Isrc_7_13_14_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_11_Isrc_7_13_14_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_21_Isrc_13_15_6_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_20_Isrc_3_13_14_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_20_Isrc_3_13_14_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else 3)
heat_3d_refsrc_21_Isrc_3_7_4_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_3_7_4_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_14_13_6_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_13_Isrc_14_13_6_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_14_Isrc_17_9_10_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B1 - Isrc1))
heat_3d_refsrc_14_Isrc_17_9_10_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B1 - Isrc1))
heat_3d_refsrc_20_Isrc_3_13_17_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_20_Isrc_3_13_17_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_21_Isrc_3_7_11_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc1 + Isrc2)) then 0 else Isrc2)
heat_3d_refsrc_21_Isrc_3_7_11_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc1 + Isrc2)) then 0 else Isrc2)
heat_3d_refsrc_13_Isrc_14_14_9_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_13_Isrc_14_14_9_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_14_Isrc_17_10_1_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((B1 + Isrc0) + (B1 * 6)))
heat_3d_refsrc_14_Isrc_17_10_1_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((B1 + Isrc0) + (B1 * 6)))
heat_3d_refsrc_20_Isrc_3_13_18_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_20_Isrc_3_13_18_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_21_Isrc_3_8_6_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_11_Isrc_13_8_18_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_11_Isrc_13_8_18_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else (Isrc3 - 2))
heat_3d_refsrc_14_Isrc_17_10_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_14_Isrc_17_10_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_20_Isrc_3_16_18_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_20_Isrc_3_16_18_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc2) then 0 else 3)
heat_3d_refsrc_13_Isrc_14_14_17_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_13_Isrc_14_14_17_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_11_Isrc_13_10_18_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_11_Isrc_13_10_18_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_14_Isrc_17_10_17_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_14_Isrc_17_10_17_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_13_Isrc_15_3_15_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_19_Isrc_7_2_6_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_7_2_6_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_14_Isrc_17_12_10_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_14_Isrc_17_12_10_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_21_Isrc_13_16_12_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_21_Isrc_13_16_12_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_16_Isrc_18_10_2_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_16_Isrc_18_10_2_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_19_Isrc_7_9_8_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_7_9_8_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_14_Isrc_17_18_5_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((B1 + Isrc0) + (B1 * 6)))
heat_3d_refsrc_14_Isrc_17_18_5_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((B1 + Isrc0) + (B1 * 6)))
heat_3d_refsrc_16_Isrc_18_15_12_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_16_Isrc_18_15_12_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_19_Isrc_7_14_7_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else (if ((B0 + Isrc3) < (Isrc1 + Isrc1)) then ((B0 - 5) + (B0 * 6)) else ((Isrc1 - 3) + (B0 * Isrc2))))
heat_3d_refsrc_21_Isrc_6_1_9_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_14_Isrc_17_18_13_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((B1 - 3) + (B1 * Isrc3)))
heat_3d_refsrc_14_Isrc_17_18_13_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else ((B1 - 3) + (B1 * Isrc3)))
heat_3d_refsrc_16_Isrc_19_3_12_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_16_Isrc_19_3_12_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_16_Isrc_11_5_12_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_16_Isrc_11_5_12_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_16_Isrc_19_5_15_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_16_Isrc_19_5_15_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_16_Isrc_11_11_7_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else Isrc1)
heat_3d_refsrc_14_Isrc_18_2_17_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_14_Isrc_18_2_17_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_13_Isrc_15_4_1_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc0 - 4))
heat_3d_refsrc_16_Isrc_19_6_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_16_Isrc_19_6_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_20_Isrc_9_1_4_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (if ((B0 + Isrc0) < (Isrc3 + Isrc3)) then 3 else (4 * (B0 + B0))))
heat_3d_refsrc_20_Isrc_16_9_15_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else 3)
heat_3d_refsrc_20_Isrc_16_9_15_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else 3)
heat_3d_refsrc_14_Isrc_18_4_17_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_14_Isrc_18_4_17_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_11_Isrc_7_16_11_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc2)
heat_3d_refsrc_11_Isrc_7_16_11_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc2)
heat_3d_refsrc_16_Isrc_19_11_2_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc1)
heat_3d_refsrc_20_Isrc_16_10_17_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else Isrc1)
heat_3d_refsrc_21_Isrc_6_13_15_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_13_Isrc_8_4_16_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_21_Isrc_3_11_15_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc1 + Isrc1)) then 0 else Isrc1)
heat_3d_refsrc_21_Isrc_3_11_15_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + Isrc0) < (Isrc1 + Isrc1)) then 0 else Isrc1)
heat_3d_refsrc_16_Isrc_11_12_10_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc0)
heat_3d_refsrc_16_Isrc_11_12_10_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc0)
heat_3d_refsrc_21_Isrc_14_2_15_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((B0 + 2) < (B1 + Isrc0)) && ((2 + Isrc2) < (B0 + 1))) then 0 else (Isrc2 - 4))
heat_3d_refsrc_21_Isrc_3_12_3_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 1))
heat_3d_refsrc_21_Isrc_3_12_3_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 1))
heat_3d_refsrc_16_Isrc_11_12_15_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_14_Isrc_9_10_16_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_14_Isrc_9_10_16_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_0_Isrc_3_17_4_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc1 - 6))
heat_3d_refsrc_0_Isrc_3_17_4_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (B0 < Isrc1) then 0 else (Isrc1 - 6))
heat_3d_refsrc_20_Isrc_16_11_8_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 3)
heat_3d_refsrc_14_Isrc_9_12_8_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_14_Isrc_9_12_8_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 1))
heat_3d_refsrc_16_Isrc_5_4_1_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_16_Isrc_5_4_1_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_14_Isrc_9_14_16_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_14_Isrc_9_14_16_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_13_Isrc_8_7_5_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_8_7_5_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_9_15_2_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + Isrc1) + (Isrc1 + Isrc1)) < ((B1 + 1) + (B0 + B0))) then 0 else (B0 - Isrc0))
heat_3d_refsrc_13_Isrc_8_9_4_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else (Isrc1 + 2))
heat_3d_refsrc_11_Isrc_7_18_17_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_11_Isrc_7_18_17_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_16_Isrc_11_12_17_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_16_Isrc_11_12_17_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_16_Isrc_19_11_16_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc1)
heat_3d_refsrc_16_Isrc_19_11_16_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc1)
heat_3d_refsrc_16_Isrc_11_15_16_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_16_Isrc_11_15_16_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_20_Isrc_9_1_11_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_16_11_18_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 3)
heat_3d_refsrc_16_Isrc_19_17_9_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (B1 - Isrc2))
heat_3d_refsrc_16_Isrc_19_17_9_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (B1 - Isrc2))
heat_3d_refsrc_16_Isrc_12_1_16_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_19_Isrc_13_6_18_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_13_6_18_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_7_14_18_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_7_14_18_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_16_Isrc_5_5_3_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 < B1) && (Isrc1 < B0)) && ((Isrc2 + Isrc2) < B0)) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_5_5_3_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 < B1) && (Isrc1 < B0)) && ((Isrc2 + Isrc2) < B0)) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_9_15_8_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + Isrc1) + (Isrc1 + Isrc2)) < ((B1 + 1) + (B0 + B0))) then 0 else (B0 - Isrc0))
heat_3d_refsrc_19_Isrc_13_8_16_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_13_8_16_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_7_16_5_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_7_16_5_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_13_Isrc_8_13_17_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 2) < (B0 + 1)) && ((Isrc0 + Isrc3) < (B1 + Isrc2))) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_13_10_13_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_19_Isrc_7_17_9_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_7_17_9_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_16_Isrc_20_1_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_16_Isrc_20_1_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_16_Isrc_5_6_15_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_16_Isrc_5_6_15_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_20_Isrc_9_2_2_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_9_2_2_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_19_Isrc_8_8_2_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + 1) < (B0 + 2)) && ((Isrc1 + 2) < (B1 + B1))) then 0 else 1)
heat_3d_refsrc_20_Isrc_16_18_11_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else 3)
heat_3d_refsrc_16_Isrc_20_6_15_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_16_Isrc_12_9_4_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 1))
heat_3d_refsrc_16_Isrc_12_9_4_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 1))
heat_3d_refsrc_20_Isrc_9_2_11_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_16_Isrc_5_8_14_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_16_Isrc_5_8_14_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 3))
heat_3d_refsrc_16_Isrc_12_12_7_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_14_Isrc_9_16_1_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_14_Isrc_9_16_1_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_11_Isrc_13_16_6_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_13_Isrc_8_14_1_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_14_Isrc_10_8_13_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_14_Isrc_10_8_13_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_13_Isrc_15_8_17_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_13_Isrc_15_8_17_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_14_Isrc_10_9_10_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else (B0 - Isrc1))
heat_3d_refsrc_14_Isrc_10_9_10_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else (B0 - Isrc1))
heat_3d_refsrc_19_Isrc_8_8_10_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 2) < (B0 + 1)) && ((Isrc1 + Isrc2) < (B1 + Isrc3))) then 0 else 1)
heat_3d_refsrc_14_Isrc_10_11_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc1)
heat_3d_refsrc_14_Isrc_10_11_13_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc1)
heat_3d_refsrc_20_Isrc_9_3_5_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_9_3_5_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_17_3_10_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc2)
heat_3d_refsrc_20_Isrc_17_3_10_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc2)
heat_3d_refsrc_20_Isrc_9_3_12_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_9_3_12_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_17_3_14_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_17_3_14_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_9_9_16_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_9_9_16_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_13_Isrc_8_14_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + 2) < (B0 + 1)) && ((Isrc0 + Isrc1) < (B1 + Isrc3))) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_17_8_9_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_17_8_9_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_9_9_18_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_9_9_18_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_17_11_5_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_17_11_5_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 3)
heat_3d_refsrc_19_Isrc_8_11_14_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_8_11_14_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_9_10_6_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_21_Isrc_4_4_12_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_19_Isrc_8_12_1_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_8_12_1_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_8_13_5_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_13_Isrc_8_15_13_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + Isrc3) < (B1 + Isrc1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_14_6_4_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 3))
heat_3d_refsrc_21_Isrc_14_6_4_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 3))
heat_3d_refsrc_19_Isrc_13_11_9_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 1) < (B1 + 1)) && ((Isrc3 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_21_Isrc_7_2_4_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_14_Isrc_10_13_11_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else Isrc2)
heat_3d_refsrc_14_Isrc_10_13_11_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else Isrc2)
heat_3d_refsrc_21_Isrc_4_5_11_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc0 + Isrc2)) then 0 else Isrc2)
heat_3d_refsrc_21_Isrc_4_5_11_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B0 + 2) < (Isrc0 + Isrc2)) then 0 else Isrc2)
heat_3d_refsrc_21_Isrc_14_10_13_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_21_Isrc_14_10_13_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_14_Isrc_10_14_9_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_14_Isrc_10_14_9_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_21_Isrc_14_10_13_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_21_Isrc_14_10_13_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 2))
heat_3d_refsrc_13_Isrc_15_15_7_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + Isrc1) + (Isrc1 + Isrc2)) < (B0 + (B1 + B0))) then 0 else (Isrc1 - 4))
heat_3d_refsrc_19_Isrc_8_18_4_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_14_Isrc_10_15_10_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else (Isrc1 - 4))
heat_3d_refsrc_14_Isrc_10_15_10_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else (Isrc1 - 4))
heat_3d_refsrc_11_Isrc_14_11_16_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
heat_3d_refsrc_11_Isrc_14_11_16_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
heat_3d_refsrc_21_Isrc_14_11_4_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc1)
heat_3d_refsrc_21_Isrc_14_11_4_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc1)
heat_3d_refsrc_14_Isrc_11_3_17_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc0)
heat_3d_refsrc_14_Isrc_11_3_17_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc0)
heat_3d_refsrc_11_Isrc_14_11_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc1)
heat_3d_refsrc_11_Isrc_14_11_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc1)
heat_3d_refsrc_13_Isrc_8_16_3_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 1) < (B0 + 1)) && ((Isrc2 + 2) < (B1 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_14_15_10_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + Isrc1) + (Isrc1 + Isrc2)) < ((B1 + 1) + (B0 + B0))) then 0 else (Isrc1 - 4))
heat_3d_refsrc_14_Isrc_11_7_1_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc0)
heat_3d_refsrc_14_Isrc_11_7_1_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc0)
heat_3d_refsrc_19_Isrc_13_12_14_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_13_12_14_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_14_Isrc_11_7_11_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else Isrc2)
heat_3d_refsrc_19_Isrc_13_13_5_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + 1) < (B1 + Isrc2)) && ((Isrc3 + 2) < (B0 + 1))) then 0 else 1)
heat_3d_refsrc_20_Isrc_9_11_1_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_13_Isrc_15_17_4_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_13_Isrc_15_17_4_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_19_Isrc_9_1_18_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_9_1_18_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_9_2_7_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + Isrc3) + (Isrc3 + Isrc2)) < (B0 + (B1 + B0))) then 0 else 1)
heat_3d_refsrc_13_Isrc_8_16_9_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc2))
heat_3d_refsrc_21_Isrc_14_16_17_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_21_Isrc_14_16_17_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_21_Isrc_14_17_3_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_21_Isrc_14_17_3_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_14_Isrc_11_8_12_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_14_Isrc_11_8_12_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc0)
heat_3d_refsrc_21_Isrc_14_18_7_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - Isrc2))
heat_3d_refsrc_21_Isrc_14_18_7_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - Isrc2))
heat_3d_refsrc_19_Isrc_13_13_8_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_13_13_8_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_21_Isrc_7_4_11_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_20_Isrc_9_15_5_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + 2) < (B1 + 1)) && ((Isrc1 + 2) < (B0 + 1))) then 0 else 3)
heat_3d_refsrc_14_Isrc_11_10_2_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (if ((B0 + 2) < (Isrc3 + Isrc3)) then ((B0 + 1) + (B0 * 6)) else ((Isrc3 * Isrc3) + (6 * 6))))
heat_3d_refsrc_21_Isrc_15_4_1_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_21_Isrc_15_4_1_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_19_Isrc_13_13_15_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_13_13_15_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_13_Isrc_16_3_11_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_19_Isrc_13_16_6_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_13_16_6_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_9_3_17_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_9_3_17_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_13_Isrc_9_2_9_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_9_2_9_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_14_1_1_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_14_1_1_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_9_4_8_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_9_4_8_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_9_7_7_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else ((B0 - Isrc0) + (B0 * Isrc2)))
heat_3d_refsrc_21_Isrc_7_4_16_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_21_Isrc_7_4_16_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_19_Isrc_14_3_13_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_14_3_13_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_20_Isrc_9_15_13_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + Isrc2) + (Isrc2 + Isrc1)) < ((B1 + 1) + (B0 + B0))) then 0 else 3)
heat_3d_refsrc_14_Isrc_11_12_15_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_21_Isrc_7_6_6_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_19_Isrc_14_5_14_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_14_5_14_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_11_Isrc_14_17_18_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_11_Isrc_14_17_18_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_19_Isrc_14_6_16_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_14_6_16_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_11_Isrc_15_3_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_11_Isrc_15_3_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_19_Isrc_14_12_2_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_14_12_2_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_16_Isrc_5_14_11_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_16_Isrc_5_14_11_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_19_Isrc_14_14_2_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_14_14_2_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_21_Isrc_15_9_2_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc0 - 4))
heat_3d_refsrc_21_Isrc_15_9_2_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc0 - 4))
heat_3d_refsrc_20_Isrc_9_15_18_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_9_15_18_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 3)
heat_3d_refsrc_16_Isrc_5_16_2_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc3))
heat_3d_refsrc_16_Isrc_5_16_2_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B0 - Isrc3))
heat_3d_refsrc_14_Isrc_11_13_7_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
heat_3d_refsrc_14_Isrc_11_13_7_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
heat_3d_refsrc_21_Isrc_15_10_11_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc2)
heat_3d_refsrc_21_Isrc_15_10_11_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc2)
heat_3d_refsrc_20_Isrc_10_2_2_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_10_2_2_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_16_Isrc_5_16_8_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_16_Isrc_5_16_8_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 5))
heat_3d_refsrc_13_Isrc_16_8_8_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_21_Isrc_15_10_11_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_21_Isrc_15_10_11_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc2)
heat_3d_refsrc_19_Isrc_9_11_17_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_9_11_17_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_21_Isrc_15_18_5_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_21_Isrc_15_18_5_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_19_Isrc_9_16_1_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_9_16_1_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_21_Isrc_16_2_16_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B0) && (Isrc3 < B1)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_19_Isrc_9_16_12_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_13_Isrc_16_9_18_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else (B0 - Isrc1))
heat_3d_refsrc_21_Isrc_7_6_10_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_21_Isrc_16_3_7_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else (Isrc0 - 5))
heat_3d_refsrc_19_Isrc_9_18_1_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 * Isrc1))
heat_3d_refsrc_19_Isrc_9_18_1_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 * Isrc1))
heat_3d_refsrc_19_Isrc_10_5_11_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_13_Isrc_17_1_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_13_Isrc_17_1_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_21_Isrc_16_3_15_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_21_Isrc_16_3_15_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc2 < B1)) then 0 else (Isrc2 - 4))
heat_3d_refsrc_13_Isrc_17_1_6_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_13_Isrc_17_1_6_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 6))
heat_3d_refsrc_21_Isrc_16_5_7_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((B1 + B0) < (Isrc0 + Isrc0)) then 0 else (Isrc0 - 5))
heat_3d_refsrc_13_Isrc_17_3_7_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc0 + Isrc0) + (Isrc0 + 1)) < (B0 + (B1 + B1))) then 0 else (Isrc0 - 6))
heat_3d_refsrc_19_Isrc_15_3_15_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + Isrc2) + (Isrc2 + Isrc3)) < ((B1 + 1) + (B0 + B0))) then 0 else 1)
heat_3d_refsrc_21_Isrc_7_6_17_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_21_Isrc_7_6_17_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_21_Isrc_7_8_9_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 + 2))
heat_3d_refsrc_21_Isrc_7_8_9_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 + 2))
heat_3d_refsrc_21_Isrc_8_3_12_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_21_Isrc_16_5_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_21_Isrc_16_5_7_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_13_Isrc_17_6_2_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc0 - 6))
heat_3d_refsrc_13_Isrc_17_6_2_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc0 - 6))
heat_3d_refsrc_21_Isrc_16_5_16_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + Isrc2) + (Isrc2 + Isrc1)) < ((B1 + 1) + (B0 + B0))) then 0 else (Isrc2 - 5))
heat_3d_refsrc_19_Isrc_15_5_12_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_15_5_12_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
heat_3d_refsrc_13_Isrc_17_6_18_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_13_Isrc_17_8_8_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 6))
heat_3d_refsrc_13_Isrc_17_8_8_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 6))
heat_3d_refsrc_21_Isrc_16_6_10_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_21_Isrc_16_7_5_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc3 + 2) < (B0 + 1)) && ((Isrc1 + 2) < (B1 + 1))) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_15_14_16_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_15_14_16_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_15_14_18_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_15_14_18_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_15_15_2_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((B1 + Isrc1) < (B1 + B1)) && ((Isrc1 + 1) < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_15_15_2_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((B1 + Isrc1) < (B1 + B1)) && ((Isrc1 + 1) < B0)) then 0 else 1)
heat_3d_refsrc_21_Isrc_16_7_6_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_21_Isrc_8_8_11_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc2 + 2) < (B0 + 1)) && ((Isrc1 + Isrc1) < (B1 + Isrc3))) then 0 else Isrc2)
heat_3d_refsrc_19_Isrc_15_15_3_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + Isrc1) + (Isrc1 + Isrc3)) < ((B1 + B0) + (B0 + Isrc2))) then 0 else 1)
heat_3d_refsrc_21_Isrc_16_7_17_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else (Isrc2 - 6))
heat_3d_refsrc_21_Isrc_8_15_15_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_19_Isrc_15_17_8_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_15_17_8_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_15_18_17_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_15_18_17_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_16_3_2_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (if (Isrc0 < B0) then ((B0 - 5) + (B0 * 6)) else ((B0 + 3) + (Isrc0 * Isrc3))))
heat_3d_refsrc_21_Isrc_16_14_16_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B0) && (Isrc1 < B1)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_21_Isrc_16_14_16_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B0) && (Isrc1 < B1)) then 0 else (Isrc1 - 3))
heat_3d_refsrc_21_Isrc_9_2_1_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_21_Isrc_16_16_4_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if (((Isrc1 + Isrc1) + (Isrc1 + Isrc2)) < (B0 + (B1 + B0))) then 0 else (Isrc1 - 5))
heat_3d_refsrc_19_Isrc_16_3_7_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_16_3_7_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_16_3_10_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_16_3_10_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_16_3_13_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc3 < B0)) then 0 else (if (Isrc0 < B0) then ((B0 - 5) + (B0 * 6)) else ((B0 + 3) + (Isrc0 * Isrc3))))
heat_3d_refsrc_21_Isrc_16_17_6_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_21_Isrc_17_1_4_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 6))
heat_3d_refsrc_21_Isrc_17_1_4_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 6))
heat_3d_refsrc_21_Isrc_17_2_16_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_21_Isrc_17_2_16_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_21_Isrc_17_3_10_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 6))
heat_3d_refsrc_21_Isrc_17_3_10_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc0 - 6))
heat_3d_refsrc_21_Isrc_9_2_7_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_9_2_7_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_17_6_11_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_21_Isrc_17_7_5_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_21_Isrc_17_7_5_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 1))
heat_3d_refsrc_19_Isrc_16_7_14_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_16_7_14_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_21_Isrc_17_11_5_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc1)
heat_3d_refsrc_19_Isrc_16_9_10_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_21_Isrc_9_6_9_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_9_6_9_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_9_6_13_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_21_Isrc_9_6_13_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_19_Isrc_16_9_13_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_19_Isrc_16_9_13_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_21_Isrc_9_7_4_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_9_7_4_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_17_13_10_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_21_Isrc_17_13_10_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 2))
heat_3d_refsrc_21_Isrc_17_13_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_21_Isrc_17_13_12_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (Isrc2 - 1))
heat_3d_refsrc_19_Isrc_16_10_11_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_21_Isrc_18_6_8_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_21_Isrc_9_15_17_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_21_Isrc_9_15_17_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (B0 - Isrc0))
heat_3d_refsrc_21_Isrc_10_3_5_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_19_Isrc_16_10_18_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_21_Isrc_10_5_7_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_21_Isrc_10_5_7_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 - 5))
heat_3d_refsrc_21_Isrc_10_11_9_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc1)
heat_3d_refsrc_21_Isrc_10_11_9_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc1)
heat_3d_refsrc_21_Isrc_10_11_13_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
heat_3d_refsrc_21_Isrc_10_11_13_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
heat_3d_refsrc_21_Isrc_10_15_6_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_21_Isrc_10_17_5_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_21_Isrc_10_17_5_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc3 < B1) && (Isrc1 < B0)) then 0 else (Isrc1 - 6))
heat_3d_refsrc_21_Isrc_11_6_9_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_21_Isrc_11_9_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc0)
heat_3d_refsrc_21_Isrc_11_9_16_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc0)
heat_3d_refsrc_21_Isrc_11_11_14_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
heat_3d_refsrc_21_Isrc_11_11_14_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc1 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
heat_3d_refsrc_21_Isrc_11_16_10_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
heat_3d_refsrc_21_Isrc_11_16_10_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc0)
heat_3d_refsrc_21_Isrc_12_4_6_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
heat_3d_refsrc_21_Isrc_12_4_11_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc Prog: 6
