###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Thu May 20 00:42:39 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.097
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.026
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T0[4] v |                            | 0.026 |       |   0.026 |   -0.081 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.027 | 0.002 |   0.028 |   -0.079 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I0_4 v -> ZN_4 ^    | nem_ohmux_invd4_4i_8b      | 0.023 | 0.021 |   0.049 |   -0.058 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.023 | 0.000 |   0.049 |   -0.058 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_4 ^ -> ZN_4 v    | nem_ohmux_invd4_2i_8b      | 0.066 | 0.045 |   0.094 |   -0.013 | 
     | sb_wide                          | out_3_0[4] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.097 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.067 | 0.003 |   0.097 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.103
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.023
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T0[4] v |                            | 0.017 |       |   0.023 |   -0.090 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.017 | 0.001 |   0.024 |   -0.089 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 | I2_4 v -> ZN_4 ^    | nem_ohmux_invd4_4i_8b      | 0.031 | 0.023 |   0.046 |   -0.067 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.031 | 0.001 |   0.047 |   -0.066 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 | I0_4 ^ -> ZN_4 v    | nem_ohmux_invd4_2i_8b      | 0.077 | 0.047 |   0.094 |   -0.018 | 
     | sb_wide                          | out_0_0[4] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.103 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.079 | 0.008 |   0.103 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.103
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T1[3] v |                            | 0.026 |       |   0.027 |   -0.087 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.026 | 0.002 |   0.029 |   -0.085 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 | I2_3 v -> ZN_3 ^    | nem_ohmux_invd4_4i_8b      | 0.029 | 0.021 |   0.050 |   -0.064 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.029 | 0.000 |   0.050 |   -0.064 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7 | I0_3 ^ -> ZN_3 v    | nem_ohmux_invd4_2i_8b      | 0.079 | 0.043 |   0.093 |   -0.020 | 
     | sb_wide                          | out_0_1[3] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.103 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.082 | 0.010 |   0.103 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.106
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.023
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T0[6] v |                            | 0.017 |       |   0.023 |   -0.094 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.017 | 0.001 |   0.024 |   -0.092 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 | I2_6 v -> ZN_6 ^    | nem_ohmux_invd4_4i_8b      | 0.035 | 0.022 |   0.046 |   -0.070 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.035 | 0.001 |   0.047 |   -0.069 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd4_2i_8b      | 0.077 | 0.052 |   0.099 |   -0.017 | 
     | sb_wide                          | out_0_0[6] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.106 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.078 | 0.007 |   0.106 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T3[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.108
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.031
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S1_T3[4] v |                            | 0.034 |       |   0.031 |   -0.087 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.035 | 0.003 |   0.034 |   -0.084 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7 | I0_4 v -> ZN_4 ^    | nem_ohmux_invd4_4i_8b      | 0.030 | 0.023 |   0.057 |   -0.061 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.030 | 0.000 |   0.057 |   -0.061 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7 | I0_4 ^ -> ZN_4 v    | nem_ohmux_invd4_2i_8b      | 0.067 | 0.048 |   0.105 |   -0.013 | 
     | sb_wide                          | out_0_3[4] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.108 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.068 | 0.003 |   0.108 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.109
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.031
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T0[3] v |                            | 0.037 |       |   0.031 |   -0.088 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.039 | 0.004 |   0.035 |   -0.084 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I0_3 v -> ZN_3 ^    | nem_ohmux_invd4_4i_8b      | 0.026 | 0.024 |   0.059 |   -0.060 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.026 | 0.000 |   0.059 |   -0.060 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_3 ^ -> ZN_3 v    | nem_ohmux_invd4_2i_8b      | 0.067 | 0.047 |   0.106 |   -0.013 | 
     | sb_wide                          | out_3_0[3] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.109 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.067 | 0.003 |   0.109 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T2[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.109
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.030
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S1_T2[0] v |                            | 0.031 |       |   0.030 |   -0.089 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.032 | 0.003 |   0.033 |   -0.086 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 | I0_0 v -> ZN_0 ^    | nem_ohmux_invd4_4i_8b      | 0.025 | 0.022 |   0.054 |   -0.065 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.025 | 0.000 |   0.054 |   -0.065 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd4_2i_8b      | 0.079 | 0.046 |   0.100 |   -0.019 | 
     | sb_wide                          | out_0_2[0] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.109 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.080 | 0.009 |   0.109 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.110
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.027
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T1[1] v |                            | 0.027 |       |   0.027 |   -0.092 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.027 | 0.001 |   0.029 |   -0.091 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 | I2_1 v -> ZN_1 ^    | nem_ohmux_invd4_4i_8b      | 0.028 | 0.023 |   0.051 |   -0.068 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.028 | 0.000 |   0.051 |   -0.068 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd4_2i_8b      | 0.079 | 0.048 |   0.099 |   -0.020 | 
     | sb_wide                          | out_0_1[1] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.110 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.082 | 0.010 |   0.110 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.110
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.031
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T0[6] v |                            | 0.039 |       |   0.031 |   -0.090 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.041 | 0.005 |   0.036 |   -0.084 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I0_6 v -> ZN_6 ^    | nem_ohmux_invd4_4i_8b      | 0.026 | 0.023 |   0.059 |   -0.061 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.026 | 0.000 |   0.059 |   -0.061 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd4_2i_8b      | 0.064 | 0.048 |   0.108 |   -0.013 | 
     | sb_wide                          | out_3_0[6] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.110 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.064 | 0.003 |   0.110 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[8] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T3[8]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.111
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.035
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                     |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S1_T3[8] v |                            | 0.043 |       |   0.035 |   -0.086 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 |                     | nem_ohmux_invd4_4i_8b      | 0.044 | 0.001 |   0.036 |   -0.085 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 | I0_0 v -> ZN_0 ^    | nem_ohmux_invd4_4i_8b      | 0.025 | 0.024 |   0.060 |   -0.061 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15 |                     | nem_ohmux_invd4_2i_8b      | 0.025 | 0.000 |   0.060 |   -0.061 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd4_2i_8b      | 0.065 | 0.048 |   0.108 |   -0.013 | 
     | sb_wide                           | out_0_3[8] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.111 |   -0.010 | 
     |                                   |                     | pe_tile_new_unq1           | 0.065 | 0.003 |   0.111 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[9] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T3[9]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.111
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.035
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                     |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S1_T3[9] v |                            | 0.045 |       |   0.035 |   -0.086 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 |                     | nem_ohmux_invd4_4i_8b      | 0.046 | 0.001 |   0.036 |   -0.085 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 | I0_1 v -> ZN_1 ^    | nem_ohmux_invd4_4i_8b      | 0.025 | 0.024 |   0.060 |   -0.061 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15 |                     | nem_ohmux_invd4_2i_8b      | 0.025 | 0.000 |   0.060 |   -0.061 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd4_2i_8b      | 0.065 | 0.048 |   0.108 |   -0.013 | 
     | sb_wide                           | out_0_3[9] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.111 |   -0.010 | 
     |                                   |                     | pe_tile_new_unq1           | 0.065 | 0.003 |   0.111 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.111
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T1[3] v |                            | 0.026 |       |   0.027 |   -0.095 | 
     | sb_wide/sb_unq1_side_sel_2_1_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.026 | 0.003 |   0.030 |   -0.091 | 
     | sb_wide/sb_unq1_side_sel_2_1_0_7 | I2_3 v -> ZN_3 ^    | nem_ohmux_invd4_4i_8b      | 0.025 | 0.022 |   0.051 |   -0.070 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.025 | 0.000 |   0.051 |   -0.070 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7 | I0_3 ^ -> ZN_3 v    | nem_ohmux_invd4_2i_8b      | 0.083 | 0.051 |   0.103 |   -0.019 | 
     | sb_wide                          | out_2_1[3] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.111 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.085 | 0.009 |   0.111 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T4[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.111
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.031
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S1_T4[1] v |                            | 0.034 |       |   0.031 |   -0.090 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.034 | 0.004 |   0.035 |   -0.087 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 | I0_1 v -> ZN_1 ^    | nem_ohmux_invd4_4i_8b      | 0.029 | 0.026 |   0.061 |   -0.061 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.029 | 0.000 |   0.061 |   -0.061 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd4_2i_8b      | 0.067 | 0.048 |   0.108 |   -0.013 | 
     | sb_wide                          | out_0_4[1] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.111 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.067 | 0.003 |   0.111 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[2]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.112
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.031
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T0[2] v |                            | 0.037 |       |   0.031 |   -0.091 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.040 | 0.006 |   0.036 |   -0.085 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I0_2 v -> ZN_2 ^    | nem_ohmux_invd4_4i_8b      | 0.026 | 0.025 |   0.061 |   -0.060 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.026 | 0.000 |   0.061 |   -0.060 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_2 ^ -> ZN_2 v    | nem_ohmux_invd4_2i_8b      | 0.068 | 0.047 |   0.108 |   -0.013 | 
     | sb_wide                          | out_3_0[2] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.112 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.068 | 0.003 |   0.112 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T3[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.112
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.036
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S1_T3[15] v |                            | 0.043 |       |   0.036 |   -0.086 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 |                      | nem_ohmux_invd4_4i_8b      | 0.044 | 0.003 |   0.038 |   -0.084 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 | I0_7 v -> ZN_7 ^     | nem_ohmux_invd4_4i_8b      | 0.024 | 0.024 |   0.062 |   -0.060 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.024 | 0.000 |   0.062 |   -0.060 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15 | I0_7 ^ -> ZN_7 v     | nem_ohmux_invd4_2i_8b      | 0.067 | 0.046 |   0.108 |   -0.014 | 
     | sb_wide                           | out_0_3[15] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.112 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.068 | 0.004 |   0.112 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[5] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T3[5]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.112
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S1_T3[5] v |                            | 0.037 |       |   0.032 |   -0.090 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.037 | 0.004 |   0.036 |   -0.086 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7 | I0_5 v -> ZN_5 ^    | nem_ohmux_invd4_4i_8b      | 0.027 | 0.025 |   0.061 |   -0.062 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.027 | 0.001 |   0.062 |   -0.061 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7 | I0_5 ^ -> ZN_5 v    | nem_ohmux_invd4_2i_8b      | 0.068 | 0.047 |   0.109 |   -0.014 | 
     | sb_wide                          | out_0_3[5] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.112 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.068 | 0.004 |   0.112 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.113
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.027
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T1[1] v |                            | 0.027 |       |   0.027 |   -0.095 | 
     | sb_wide/sb_unq1_side_sel_2_1_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.028 | 0.003 |   0.030 |   -0.093 | 
     | sb_wide/sb_unq1_side_sel_2_1_0_7 | I2_1 v -> ZN_1 ^    | nem_ohmux_invd4_4i_8b      | 0.027 | 0.021 |   0.051 |   -0.071 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.027 | 0.000 |   0.051 |   -0.071 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd4_2i_8b      | 0.085 | 0.051 |   0.102 |   -0.021 | 
     | sb_wide                          | out_2_1[1] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.113 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.087 | 0.011 |   0.113 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T3[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.113
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.033
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S1_T3[3] v |                            | 0.037 |       |   0.033 |   -0.090 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.038 | 0.003 |   0.036 |   -0.087 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7 | I0_3 v -> ZN_3 ^    | nem_ohmux_invd4_4i_8b      | 0.029 | 0.027 |   0.062 |   -0.061 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.029 | 0.000 |   0.062 |   -0.061 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7 | I0_3 ^ -> ZN_3 v    | nem_ohmux_invd4_2i_8b      | 0.067 | 0.048 |   0.110 |   -0.013 | 
     | sb_wide                          | out_0_3[3] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.113 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.067 | 0.003 |   0.113 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[5] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T0[5]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.113
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.037
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S2_T0[5] v |                            | 0.042 |       |   0.037 |   -0.086 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.043 | 0.001 |   0.038 |   -0.085 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I2_5 v -> ZN_5 ^    | nem_ohmux_invd4_4i_8b      | 0.026 | 0.026 |   0.063 |   -0.060 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.026 | 0.000 |   0.063 |   -0.060 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_5 ^ -> ZN_5 v    | nem_ohmux_invd4_2i_8b      | 0.066 | 0.046 |   0.110 |   -0.013 | 
     | sb_wide                          | out_3_0[5] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.113 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.067 | 0.003 |   0.113 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[11] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T3[11]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.113
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S3_T3[11] v |                            | 0.040 |       |   0.032 |   -0.091 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 |                      | nem_ohmux_invd4_4i_8b      | 0.042 | 0.005 |   0.037 |   -0.086 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 | I2_3 v -> ZN_3 ^     | nem_ohmux_invd4_4i_8b      | 0.027 | 0.026 |   0.063 |   -0.061 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.027 | 0.000 |   0.063 |   -0.061 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15 | I0_3 ^ -> ZN_3 v     | nem_ohmux_invd4_2i_8b      | 0.068 | 0.047 |   0.110 |   -0.014 | 
     | sb_wide                           | out_0_3[11] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.113 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.068 | 0.004 |   0.113 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T4[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.114
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.033
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S1_T4[0] v |                            | 0.040 |       |   0.033 |   -0.090 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.040 | 0.005 |   0.038 |   -0.085 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 | I0_0 v -> ZN_0 ^    | nem_ohmux_invd4_4i_8b      | 0.029 | 0.024 |   0.062 |   -0.061 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.029 | 0.000 |   0.062 |   -0.061 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd4_2i_8b      | 0.067 | 0.048 |   0.110 |   -0.013 | 
     | sb_wide                          | out_0_4[0] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.114 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.068 | 0.003 |   0.114 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T0[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.114
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.034
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S1_T0[13] v |                            | 0.039 |       |   0.034 |   -0.090 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                      | nem_ohmux_invd4_4i_8b      | 0.040 | 0.006 |   0.040 |   -0.084 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I1_5 v -> ZN_5 ^     | nem_ohmux_invd4_4i_8b      | 0.025 | 0.024 |   0.064 |   -0.060 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.025 | 0.000 |   0.064 |   -0.060 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_5 ^ -> ZN_5 v     | nem_ohmux_invd4_2i_8b      | 0.068 | 0.044 |   0.109 |   -0.016 | 
     | sb_wide                           | out_3_0[13] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.114 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.069 | 0.006 |   0.114 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T3[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.114
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.033
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S1_T3[1] v |                            | 0.036 |       |   0.033 |   -0.091 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.036 | 0.004 |   0.036 |   -0.088 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7 | I0_1 v -> ZN_1 ^    | nem_ohmux_invd4_4i_8b      | 0.029 | 0.026 |   0.063 |   -0.061 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.029 | 0.000 |   0.063 |   -0.061 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd4_2i_8b      | 0.067 | 0.048 |   0.111 |   -0.013 | 
     | sb_wide                          | out_0_3[1] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.114 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.067 | 0.003 |   0.114 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T3[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.114
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.035
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S1_T3[13] v |                            | 0.044 |       |   0.035 |   -0.089 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 |                      | nem_ohmux_invd4_4i_8b      | 0.045 | 0.005 |   0.040 |   -0.084 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 | I0_5 v -> ZN_5 ^     | nem_ohmux_invd4_4i_8b      | 0.025 | 0.024 |   0.065 |   -0.060 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.025 | 0.000 |   0.065 |   -0.060 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15 | I0_5 ^ -> ZN_5 v     | nem_ohmux_invd4_2i_8b      | 0.067 | 0.046 |   0.111 |   -0.013 | 
     | sb_wide                           | out_0_3[13] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.114 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.067 | 0.003 |   0.114 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.115
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T0[1] v |                            | 0.042 |       |   0.032 |   -0.093 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.045 | 0.008 |   0.040 |   -0.085 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I0_1 v -> ZN_1 ^    | nem_ohmux_invd4_4i_8b      | 0.024 | 0.026 |   0.066 |   -0.059 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.024 | 0.000 |   0.066 |   -0.059 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd4_2i_8b      | 0.067 | 0.046 |   0.112 |   -0.013 | 
     | sb_wide                          | out_3_0[1] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.115 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.067 | 0.003 |   0.115 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T3[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.115
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.036
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S1_T3[10] v |                            | 0.044 |       |   0.036 |   -0.089 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 |                      | nem_ohmux_invd4_4i_8b      | 0.045 | 0.004 |   0.040 |   -0.085 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 | I0_2 v -> ZN_2 ^     | nem_ohmux_invd4_4i_8b      | 0.026 | 0.025 |   0.066 |   -0.059 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.026 | 0.000 |   0.066 |   -0.059 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15 | I0_2 ^ -> ZN_2 v     | nem_ohmux_invd4_2i_8b      | 0.066 | 0.046 |   0.112 |   -0.013 | 
     | sb_wide                           | out_0_3[10] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.115 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.067 | 0.003 |   0.115 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[12] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T0[12]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.116
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.037
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S1_T0[12] v |                            | 0.046 |       |   0.037 |   -0.089 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                      | nem_ohmux_invd4_4i_8b      | 0.048 | 0.005 |   0.042 |   -0.084 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I1_4 v -> ZN_4 ^     | nem_ohmux_invd4_4i_8b      | 0.023 | 0.026 |   0.068 |   -0.059 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.023 | 0.000 |   0.068 |   -0.059 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_4 ^ -> ZN_4 v     | nem_ohmux_invd4_2i_8b      | 0.066 | 0.045 |   0.113 |   -0.013 | 
     | sb_wide                           | out_3_0[12] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.116 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.067 | 0.003 |   0.116 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T2[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.116
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T2[3] v |                            | 0.038 |       |   0.032 |   -0.095 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.040 | 0.004 |   0.036 |   -0.091 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 | I2_3 v -> ZN_3 ^    | nem_ohmux_invd4_4i_8b      | 0.028 | 0.023 |   0.059 |   -0.068 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.028 | 0.000 |   0.059 |   -0.068 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7 | I0_3 ^ -> ZN_3 v    | nem_ohmux_invd4_2i_8b      | 0.079 | 0.048 |   0.107 |   -0.020 | 
     | sb_wide                          | out_0_2[3] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.116 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.081 | 0.010 |   0.116 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[7] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T3[7]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.117
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S1_T3[7] v |                            | 0.036 |       |   0.032 |   -0.095 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.037 | 0.004 |   0.036 |   -0.091 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7 | I0_7 v -> ZN_7 ^    | nem_ohmux_invd4_4i_8b      | 0.031 | 0.027 |   0.063 |   -0.063 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.031 | 0.000 |   0.064 |   -0.063 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7 | I0_7 ^ -> ZN_7 v    | nem_ohmux_invd4_2i_8b      | 0.069 | 0.049 |   0.112 |   -0.014 | 
     | sb_wide                          | out_0_3[7] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.117 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.070 | 0.004 |   0.117 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[9] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T0[9]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.117
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.037
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                     |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S1_T0[9] v |                            | 0.045 |       |   0.037 |   -0.090 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                     | nem_ohmux_invd4_4i_8b      | 0.047 | 0.005 |   0.041 |   -0.085 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I1_1 v -> ZN_1 ^    | nem_ohmux_invd4_4i_8b      | 0.026 | 0.025 |   0.066 |   -0.060 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                     | nem_ohmux_invd4_2i_8b      | 0.026 | 0.000 |   0.066 |   -0.060 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd4_2i_8b      | 0.068 | 0.047 |   0.113 |   -0.013 | 
     | sb_wide                           | out_3_0[9] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.117 |   -0.010 | 
     |                                   |                     | pe_tile_new_unq1           | 0.068 | 0.003 |   0.117 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T3[2]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.117
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S1_T3[2] v |                            | 0.036 |       |   0.032 |   -0.095 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.036 | 0.004 |   0.036 |   -0.091 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7 | I0_2 v -> ZN_2 ^    | nem_ohmux_invd4_4i_8b      | 0.031 | 0.028 |   0.064 |   -0.063 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.031 | 0.001 |   0.065 |   -0.062 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7 | I0_2 ^ -> ZN_2 v    | nem_ohmux_invd4_2i_8b      | 0.068 | 0.049 |   0.114 |   -0.014 | 
     | sb_wide                          | out_0_3[2] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.117 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.069 | 0.004 |   0.117 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T4[2]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.118
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.034
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S1_T4[2] v |                            | 0.039 |       |   0.034 |   -0.095 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.040 | 0.004 |   0.038 |   -0.090 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 | I0_2 v -> ZN_2 ^    | nem_ohmux_invd4_4i_8b      | 0.034 | 0.026 |   0.064 |   -0.064 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.034 | 0.001 |   0.065 |   -0.063 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 | I0_2 ^ -> ZN_2 v    | nem_ohmux_invd4_2i_8b      | 0.068 | 0.050 |   0.115 |   -0.013 | 
     | sb_wide                          | out_0_4[2] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.118 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.068 | 0.003 |   0.118 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[12] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T3[12]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.118
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.036
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S1_T3[12] v |                            | 0.047 |       |   0.036 |   -0.092 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 |                      | nem_ohmux_invd4_4i_8b      | 0.049 | 0.004 |   0.040 |   -0.088 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 | I0_4 v -> ZN_4 ^     | nem_ohmux_invd4_4i_8b      | 0.028 | 0.027 |   0.067 |   -0.061 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.028 | 0.000 |   0.067 |   -0.061 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15 | I0_4 ^ -> ZN_4 v     | nem_ohmux_invd4_2i_8b      | 0.068 | 0.047 |   0.115 |   -0.014 | 
     | sb_wide                           | out_0_3[12] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.118 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.068 | 0.004 |   0.118 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.119
  Slack Time                    0.129
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.040
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S1_T0[0] v |                            | 0.050 |       |   0.040 |   -0.089 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.052 | 0.003 |   0.043 |   -0.086 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I1_0 v -> ZN_0 ^    | nem_ohmux_invd4_4i_8b      | 0.023 | 0.027 |   0.070 |   -0.059 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.023 | 0.000 |   0.070 |   -0.059 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd4_2i_8b      | 0.067 | 0.046 |   0.115 |   -0.013 | 
     | sb_wide                          | out_3_0[0] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.119 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.067 | 0.003 |   0.119 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T4[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.119
  Slack Time                    0.129
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.034
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S1_T4[6] v |                            | 0.042 |       |   0.034 |   -0.095 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.044 | 0.006 |   0.041 |   -0.088 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 | I0_6 v -> ZN_6 ^    | nem_ohmux_invd4_4i_8b      | 0.031 | 0.026 |   0.067 |   -0.062 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.031 | 0.000 |   0.067 |   -0.062 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd4_2i_8b      | 0.068 | 0.048 |   0.115 |   -0.014 | 
     | sb_wide                          | out_0_4[6] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.119 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.068 | 0.004 |   0.119 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[7] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T4[7]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.119
  Slack Time                    0.129
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.034
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S1_T4[7] v |                            | 0.041 |       |   0.034 |   -0.095 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.042 | 0.005 |   0.039 |   -0.090 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 | I0_7 v -> ZN_7 ^    | nem_ohmux_invd4_4i_8b      | 0.030 | 0.028 |   0.067 |   -0.062 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.030 | 0.000 |   0.067 |   -0.062 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 | I0_7 ^ -> ZN_7 v    | nem_ohmux_invd4_2i_8b      | 0.068 | 0.049 |   0.116 |   -0.014 | 
     | sb_wide                          | out_0_4[7] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.119 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.069 | 0.004 |   0.119 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[8] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T0[8]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.119
  Slack Time                    0.129
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.037
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                     |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S1_T0[8] v |                            | 0.046 |       |   0.037 |   -0.093 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                     | nem_ohmux_invd4_4i_8b      | 0.048 | 0.007 |   0.044 |   -0.086 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I1_0 v -> ZN_0 ^    | nem_ohmux_invd4_4i_8b      | 0.026 | 0.025 |   0.069 |   -0.060 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                     | nem_ohmux_invd4_2i_8b      | 0.026 | 0.000 |   0.069 |   -0.060 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd4_2i_8b      | 0.068 | 0.047 |   0.116 |   -0.013 | 
     | sb_wide                           | out_3_0[8] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.119 |   -0.010 | 
     |                                   |                     | pe_tile_new_unq1           | 0.068 | 0.003 |   0.119 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T4[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.119
  Slack Time                    0.129
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.036
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S1_T4[3] v |                            | 0.044 |       |   0.036 |   -0.094 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.045 | 0.004 |   0.040 |   -0.089 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 | I0_3 v -> ZN_3 ^    | nem_ohmux_invd4_4i_8b      | 0.029 | 0.029 |   0.068 |   -0.061 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.029 | 0.000 |   0.069 |   -0.061 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 | I0_3 ^ -> ZN_3 v    | nem_ohmux_invd4_2i_8b      | 0.067 | 0.048 |   0.116 |   -0.013 | 
     | sb_wide                          | out_0_4[3] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.119 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.068 | 0.003 |   0.119 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T2[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.119
  Slack Time                    0.129
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.030
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T2[3] v |                            | 0.036 |       |   0.030 |   -0.099 | 
     | sb_wide/sb_unq1_side_sel_3_2_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.038 | 0.006 |   0.036 |   -0.093 | 
     | sb_wide/sb_unq1_side_sel_3_2_0_7 | I0_3 v -> ZN_3 ^    | nem_ohmux_invd4_4i_8b      | 0.030 | 0.025 |   0.061 |   -0.068 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.030 | 0.000 |   0.061 |   -0.068 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7 | I0_3 ^ -> ZN_3 v    | nem_ohmux_invd4_2i_8b      | 0.078 | 0.049 |   0.111 |   -0.019 | 
     | sb_wide                          | out_3_2[3] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.119 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.080 | 0.009 |   0.119 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T4[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.120
  Slack Time                    0.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.034
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S1_T4[4] v |                            | 0.042 |       |   0.034 |   -0.096 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.044 | 0.005 |   0.040 |   -0.090 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 | I0_4 v -> ZN_4 ^    | nem_ohmux_invd4_4i_8b      | 0.031 | 0.028 |   0.068 |   -0.062 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.031 | 0.000 |   0.068 |   -0.062 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 | I0_4 ^ -> ZN_4 v    | nem_ohmux_invd4_2i_8b      | 0.068 | 0.049 |   0.117 |   -0.013 | 
     | sb_wide                          | out_0_4[4] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.120 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.068 | 0.003 |   0.120 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T3[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.120
  Slack Time                    0.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.037
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S1_T3[14] v |                            | 0.047 |       |   0.037 |   -0.093 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 |                      | nem_ohmux_invd4_4i_8b      | 0.048 | 0.007 |   0.044 |   -0.086 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 | I0_6 v -> ZN_6 ^     | nem_ohmux_invd4_4i_8b      | 0.026 | 0.026 |   0.069 |   -0.060 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.026 | 0.000 |   0.069 |   -0.060 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15 | I0_6 ^ -> ZN_6 v     | nem_ohmux_invd4_2i_8b      | 0.067 | 0.047 |   0.116 |   -0.014 | 
     | sb_wide                           | out_0_3[14] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.120 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.068 | 0.004 |   0.120 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T0[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.120
  Slack Time                    0.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.036
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S1_T0[10] v |                            | 0.046 |       |   0.036 |   -0.094 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                      | nem_ohmux_invd4_4i_8b      | 0.048 | 0.005 |   0.042 |   -0.088 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I1_2 v -> ZN_2 ^     | nem_ohmux_invd4_4i_8b      | 0.028 | 0.027 |   0.069 |   -0.061 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.028 | 0.000 |   0.069 |   -0.061 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_2 ^ -> ZN_2 v     | nem_ohmux_invd4_2i_8b      | 0.068 | 0.047 |   0.116 |   -0.014 | 
     | sb_wide                           | out_3_0[10] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.120 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.068 | 0.004 |   0.120 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T4[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.120
  Slack Time                    0.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.034
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S1_T4[6] v |                            | 0.042 |       |   0.034 |   -0.096 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.044 | 0.005 |   0.040 |   -0.090 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7 | I1_6 v -> ZN_6 ^    | nem_ohmux_invd4_4i_8b      | 0.031 | 0.025 |   0.065 |   -0.065 | 
     | sb_wide/sb_unq1_mux_gate_3_4_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.031 | 0.000 |   0.065 |   -0.065 | 
     | sb_wide/sb_unq1_mux_gate_3_4_0_7 | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd4_2i_8b      | 0.077 | 0.048 |   0.112 |   -0.018 | 
     | sb_wide                          | out_3_4[6] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.120 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.078 | 0.008 |   0.120 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T0[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.120
  Slack Time                    0.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.038
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S1_T0[14] v |                            | 0.050 |       |   0.038 |   -0.093 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                      | nem_ohmux_invd4_4i_8b      | 0.052 | 0.005 |   0.043 |   -0.087 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I1_6 v -> ZN_6 ^     | nem_ohmux_invd4_4i_8b      | 0.026 | 0.028 |   0.071 |   -0.060 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.026 | 0.000 |   0.071 |   -0.060 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_6 ^ -> ZN_6 v     | nem_ohmux_invd4_2i_8b      | 0.067 | 0.046 |   0.117 |   -0.013 | 
     | sb_wide                           | out_3_0[14] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.120 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.067 | 0.003 |   0.120 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[8] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T4[8]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.120
  Slack Time                    0.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.034
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                     |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S1_T4[8] v |                            | 0.044 |       |   0.034 |   -0.096 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15 |                     | nem_ohmux_invd4_4i_8b      | 0.046 | 0.006 |   0.041 |   -0.090 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15 | I0_0 v -> ZN_0 ^    | nem_ohmux_invd4_4i_8b      | 0.031 | 0.027 |   0.068 |   -0.063 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15 |                     | nem_ohmux_invd4_2i_8b      | 0.031 | 0.000 |   0.068 |   -0.063 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd4_2i_8b      | 0.068 | 0.049 |   0.117 |   -0.014 | 
     | sb_wide                           | out_0_4[8] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.120 |   -0.010 | 
     |                                   |                     | pe_tile_new_unq1           | 0.069 | 0.004 |   0.120 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T4[2]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.120
  Slack Time                    0.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.034
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S1_T4[2] v |                            | 0.039 |       |   0.034 |   -0.097 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.040 | 0.004 |   0.038 |   -0.092 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7 | I1_2 v -> ZN_2 ^    | nem_ohmux_invd4_4i_8b      | 0.031 | 0.025 |   0.063 |   -0.067 | 
     | sb_wide/sb_unq1_mux_gate_3_4_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.031 | 0.000 |   0.063 |   -0.067 | 
     | sb_wide/sb_unq1_mux_gate_3_4_0_7 | I0_2 ^ -> ZN_2 v    | nem_ohmux_invd4_2i_8b      | 0.075 | 0.050 |   0.114 |   -0.017 | 
     | sb_wide                          | out_3_4[2] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.120 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.076 | 0.007 |   0.120 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[7] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T4[7]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.121
  Slack Time                    0.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.034
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S1_T4[7] v |                            | 0.041 |       |   0.034 |   -0.097 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.042 | 0.005 |   0.039 |   -0.092 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7 | I1_7 v -> ZN_7 ^    | nem_ohmux_invd4_4i_8b      | 0.030 | 0.028 |   0.068 |   -0.063 | 
     | sb_wide/sb_unq1_mux_gate_3_4_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.030 | 0.000 |   0.068 |   -0.063 | 
     | sb_wide/sb_unq1_mux_gate_3_4_0_7 | I0_7 ^ -> ZN_7 v    | nem_ohmux_invd4_2i_8b      | 0.077 | 0.045 |   0.113 |   -0.018 | 
     | sb_wide                          | out_3_4[7] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.121 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.078 | 0.008 |   0.121 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T2[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.121
  Slack Time                    0.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S2_T2[14] v |                            | 0.038 |       |   0.032 |   -0.099 | 
     | sb_wide/sb_unq1_side_sel_0_2_8_15 |                      | nem_ohmux_invd4_4i_8b      | 0.040 | 0.005 |   0.037 |   -0.094 | 
     | sb_wide/sb_unq1_side_sel_0_2_8_15 | I1_6 v -> ZN_6 ^     | nem_ohmux_invd4_4i_8b      | 0.026 | 0.025 |   0.062 |   -0.069 | 
     | sb_wide/sb_unq1_mux_gate_0_2_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.026 | 0.000 |   0.062 |   -0.069 | 
     | sb_wide/sb_unq1_mux_gate_0_2_8_15 | I0_6 ^ -> ZN_6 v     | nem_ohmux_invd4_2i_8b      | 0.082 | 0.046 |   0.108 |   -0.023 | 
     | sb_wide                           | out_0_2[14] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.121 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.086 | 0.013 |   0.121 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[7] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T0[7]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.121
  Slack Time                    0.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.040
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S1_T0[7] v |                            | 0.051 |       |   0.040 |   -0.091 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.052 | 0.005 |   0.045 |   -0.086 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I1_7 v -> ZN_7 ^    | nem_ohmux_invd4_4i_8b      | 0.023 | 0.026 |   0.071 |   -0.060 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.023 | 0.000 |   0.071 |   -0.060 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_7 ^ -> ZN_7 v    | nem_ohmux_invd4_2i_8b      | 0.064 | 0.047 |   0.118 |   -0.013 | 
     | sb_wide                          | out_3_0[7] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.121 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.064 | 0.003 |   0.121 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.121
  Slack Time                    0.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.029
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T1[4] v |                            | 0.031 |       |   0.029 |   -0.102 | 
     | sb_wide/sb_unq1_side_sel_2_1_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.032 | 0.005 |   0.034 |   -0.098 | 
     | sb_wide/sb_unq1_side_sel_2_1_0_7 | I2_4 v -> ZN_4 ^    | nem_ohmux_invd4_4i_8b      | 0.028 | 0.024 |   0.058 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.028 | 0.000 |   0.058 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7 | I0_4 ^ -> ZN_4 v    | nem_ohmux_invd4_2i_8b      | 0.087 | 0.052 |   0.110 |   -0.021 | 
     | sb_wide                          | out_2_1[4] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.121 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.089 | 0.011 |   0.121 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 

