//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Thu Apr  5 15:30:35 2012 (1333611035)
// Cuda compilation tools, release 4.2, V0.2.1221
//

.version 3.0
.target sm_20
.address_size 64

	.file	1 "bfs.cpp3.i"
	.file	2 "./kernel.cu"
	.file	3 "./kernel2.cu"

.entry _Z6KernelP4NodePiPbS2_S2_S1_i(
	.param .u64 _Z6KernelP4NodePiPbS2_S2_S1_i_param_0,
	.param .u64 _Z6KernelP4NodePiPbS2_S2_S1_i_param_1,
	.param .u64 _Z6KernelP4NodePiPbS2_S2_S1_i_param_2,
	.param .u64 _Z6KernelP4NodePiPbS2_S2_S1_i_param_3,
	.param .u64 _Z6KernelP4NodePiPbS2_S2_S1_i_param_4,
	.param .u64 _Z6KernelP4NodePiPbS2_S2_S1_i_param_5,
	.param .u32 _Z6KernelP4NodePiPbS2_S2_S1_i_param_6
)
{
	.reg .pred 	%p<6>;
	.reg .s32 	%r<28>;
	.reg .s64 	%rl<26>;
	.reg .s16 	%rc<5>;


	ld.param.u64 	%rl12, [_Z6KernelP4NodePiPbS2_S2_S1_i_param_0];
	ld.param.u64 	%rl13, [_Z6KernelP4NodePiPbS2_S2_S1_i_param_1];
	ld.param.u64 	%rl14, [_Z6KernelP4NodePiPbS2_S2_S1_i_param_2];
	ld.param.u64 	%rl15, [_Z6KernelP4NodePiPbS2_S2_S1_i_param_3];
	ld.param.u64 	%rl16, [_Z6KernelP4NodePiPbS2_S2_S1_i_param_4];
	ld.param.u64 	%rl17, [_Z6KernelP4NodePiPbS2_S2_S1_i_param_5];
	ld.param.u32 	%r5, [_Z6KernelP4NodePiPbS2_S2_S1_i_param_6];
	cvta.to.global.u64 	%rl1, %rl15;
	cvta.to.global.u64 	%rl2, %rl17;
	cvta.to.global.u64 	%rl3, %rl16;
	cvta.to.global.u64 	%rl4, %rl13;
	cvta.to.global.u64 	%rl5, %rl12;
	cvta.to.global.u64 	%rl6, %rl14;
	.loc 2 24 1
	mov.u32 	%r6, %ctaid.x;
	shl.b32 	%r7, %r6, 9;
	.loc 2 24 1
	mov.u32 	%r8, %tid.x;
	add.s32 	%r1, %r7, %r8;
	.loc 2 25 1
	setp.ge.s32 	%p1, %r1, %r5;
	@%p1 bra 	BB0_7;

	cvt.s64.s32 	%rl7, %r1;
	add.s64 	%rl8, %rl6, %rl7;
	ld.global.u8 	%rc1, [%rl8];
	{
	.reg .s16 	%temp1;
	.reg .s16 	%temp2;
	cvt.s16.s8 	%temp1, %rc1;
	mov.b16 	%temp2, 0;
	cvt.s16.s8 	%temp2, %temp2;
	setp.eq.s16 	%p2, %temp1, %temp2;
	}
	@%p2 bra 	BB0_7;

	mov.u16 	%rc2, 0;
	.loc 2 27 1
	st.global.u8 	[%rl8], %rc2;
	.loc 2 28 1
	shl.b64 	%rl18, %rl7, 3;
	add.s64 	%rl9, %rl5, %rl18;
	.loc 2 28 1
	ld.global.u32 	%r11, [%rl9+4];
	.loc 2 28 1
	ld.global.u32 	%r27, [%rl9];
	.loc 2 28 1
	add.s32 	%r14, %r27, %r11;
	setp.ge.s32 	%p3, %r27, %r14;
	@%p3 bra 	BB0_7;

	.loc 2 33 1
	shl.b64 	%rl19, %rl7, 2;
	add.s64 	%rl10, %rl2, %rl19;

BB0_4:
	.loc 2 30 1
	mul.wide.s32 	%rl20, %r27, 4;
	add.s64 	%rl21, %rl4, %rl20;
	.loc 2 31 1
	ld.global.s32 	%rl11, [%rl21];
	add.s64 	%rl22, %rl3, %rl11;
	ld.global.u8 	%rc3, [%rl22];
	{
	.reg .s16 	%temp1;
	.reg .s16 	%temp2;
	cvt.s16.s8 	%temp1, %rc3;
	mov.b16 	%temp2, 0;
	cvt.s16.s8 	%temp2, %temp2;
	setp.ne.s16 	%p4, %temp1, %temp2;
	}
	@%p4 bra 	BB0_6;

	.loc 2 33 1
	ld.global.u32 	%r17, [%rl10];
	add.s32 	%r19, %r17, 1;
	shl.b64 	%rl23, %rl11, 2;
	add.s64 	%rl24, %rl2, %rl23;
	st.global.u32 	[%rl24], %r19;
	.loc 2 34 1
	add.s64 	%rl25, %rl1, %rl11;
	mov.u16 	%rc4, 1;
	.loc 2 34 1
	st.global.u8 	[%rl25], %rc4;

BB0_6:
	.loc 2 28 156
	add.s32 	%r27, %r27, 1;
	.loc 2 28 1
	ld.global.u32 	%r22, [%rl9];
	ld.global.u32 	%r24, [%rl9+4];
	add.s32 	%r26, %r22, %r24;
	setp.lt.s32 	%p5, %r27, %r26;
	@%p5 bra 	BB0_4;

BB0_7:
	.loc 2 38 2
	ret;
}

.entry _Z7Kernel2PbS_S_S_i(
	.param .u64 _Z7Kernel2PbS_S_S_i_param_0,
	.param .u64 _Z7Kernel2PbS_S_S_i_param_1,
	.param .u64 _Z7Kernel2PbS_S_S_i_param_2,
	.param .u64 _Z7Kernel2PbS_S_S_i_param_3,
	.param .u32 _Z7Kernel2PbS_S_S_i_param_4
)
{
	.reg .pred 	%p<3>;
	.reg .s32 	%r<11>;
	.reg .s64 	%rl<13>;
	.reg .s16 	%rc<4>;


	ld.param.u64 	%rl7, [_Z7Kernel2PbS_S_S_i_param_0];
	ld.param.u64 	%rl8, [_Z7Kernel2PbS_S_S_i_param_1];
	ld.param.u64 	%rl9, [_Z7Kernel2PbS_S_S_i_param_2];
	ld.param.u64 	%rl10, [_Z7Kernel2PbS_S_S_i_param_3];
	ld.param.u32 	%r2, [_Z7Kernel2PbS_S_S_i_param_4];
	cvta.to.global.u64 	%rl1, %rl8;
	cvta.to.global.u64 	%rl2, %rl10;
	cvta.to.global.u64 	%rl3, %rl9;
	cvta.to.global.u64 	%rl4, %rl7;
	.loc 3 24 1
	mov.u32 	%r3, %ctaid.x;
	shl.b32 	%r4, %r3, 9;
	.loc 3 24 1
	mov.u32 	%r5, %tid.x;
	add.s32 	%r1, %r4, %r5;
	.loc 3 25 1
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	BB1_3;

	cvt.s64.s32 	%rl5, %r1;
	add.s64 	%rl6, %rl1, %rl5;
	ld.global.u8 	%rc1, [%rl6];
	{
	.reg .s16 	%temp1;
	.reg .s16 	%temp2;
	cvt.s16.s8 	%temp1, %rc1;
	mov.b16 	%temp2, 0;
	cvt.s16.s8 	%temp2, %temp2;
	setp.eq.s16 	%p2, %temp1, %temp2;
	}
	@%p2 bra 	BB1_3;

	.loc 3 28 1
	add.s64 	%rl11, %rl4, %rl5;
	mov.u16 	%rc2, 1;
	.loc 3 28 1
	st.global.u8 	[%rl11], %rc2;
	.loc 3 29 1
	add.s64 	%rl12, %rl3, %rl5;
	st.global.u8 	[%rl12], %rc2;
	.loc 3 30 1
	st.global.u8 	[%rl2], %rc2;
	mov.u16 	%rc3, 0;
	.loc 3 31 1
	st.global.u8 	[%rl6], %rc3;

BB1_3:
	.loc 3 33 2
	ret;
}


