Cadence Genus(TM) Synthesis Solution.
Copyright 2023 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[23:02:48.445849] Configured Lic search path (21.01-s002): 5280@192.168.32.10

Version: 22.12-s082_1, built Sat May 06 04:39:19 PDT 2023
Options: 
Date:    Thu Aug 22 23:02:48 2024
Host:    edabk.server1 (x86_64 w/Linux 3.10.0-1160.108.1.el7.x86_64) (24cores*48cpus*2physical cpus*AMD EPYC 7402 24-Core Processor 512KB) (395944776KB)
PID:     44543
OS:      CentOS Linux release 7.9.2009 (Core)

Checking out license: Genus_Synthesis
[23:02:49.083353] Periodic Lic check successful
[23:02:49.083371] Feature usage summary:
[23:02:49.083376] Genus_Synthesis



***********************************************************************************************************
***********************************************************************************************************



Finished executable startup (3 seconds elapsed).

Loading tool scripts...
Finished loading tool scripts (13 seconds elapsed).

WARNING: This version of the tool is 474 days old.
@genus:root: 1> source genus_script_IBEX_ICGC.tcl
Sourcing './genus_script_IBEX_ICGC.tcl' (Thu Aug 22 23:03:19 +07 2024)...
#@ Begin verbose source ./genus_script_IBEX_ICGC.tcl
@file(genus_script_IBEX_ICGC.tcl) 2: set fd_sclib ../../sky130_fd_sc_hd/lib
@file(genus_script_IBEX_ICGC.tcl) 3: set osu_t18lib ../../sky130_osu_sc_t18/18T_hs/lib
@file(genus_script_IBEX_ICGC.tcl) 4: set_db init_lib_search_path [list $fd_sclib $osu_t18lib ]
  Setting attribute of root '/': 'init_lib_search_path' = ../../sky130_fd_sc_hd/lib ../../sky130_osu_sc_t18/18T_hs/lib
@file(genus_script_IBEX_ICGC.tcl) 6: set search_path [list "./" ]
@file(genus_script_IBEX_ICGC.tcl) 7: lappend search_path $fd_sclib
@file(genus_script_IBEX_ICGC.tcl) 8: lappend search_path $osu_t18lib 
@file(genus_script_IBEX_ICGC.tcl) 9: lappend search_path /home/usr8/work_space/sky130_cds/synth/rtl_IBEX
@file(genus_script_IBEX_ICGC.tcl) 12: set_db init_hdl_search_path $search_path
  Setting attribute of root '/': 'init_hdl_search_path' = ./ ../../sky130_fd_sc_hd/lib ../../sky130_osu_sc_t18/18T_hs/lib /home/usr8/work_space/sky130_cds/synth/rtl_IBEX
@file(genus_script_IBEX_ICGC.tcl) 15: read_libs [list sky130_fd_sc_hd__tt_100C_1v80.lib sky130_osu_sc_18T_hs_tt_1P80_100C.ccs.lib]

  Message Summary for Library both libraries:
  *******************************************
  An unsupported construct was detected in this library. [LBR-40]: 13
  *******************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 100.000000) in library 'sky130_fd_sc_hd__tt_100C_1v80.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 100.000000) in library 'sky130_osu_sc_18T_hs_tt_1P80_100C.ccs.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_osu_sc_18T_hs__ant' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_osu_sc_18T_hs__ant' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__diode_2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__diode_2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_bleeder_1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_bleeder_1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3' must have an output pin.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-9'.
@file(genus_script_IBEX_ICGC.tcl) 19: set my_verilog_files [list prim_assert.sv ibex_alu.sv ibex_branch_predict.sv ibex_compressed_decoder.sv ibex_controller.sv ibex_cs_registers.sv ibex_csr.sv ibex_counter.sv ibex_decoder.sv ibex_ex_block.sv ibex_fetch_fifo.sv ibex_id_stage.sv ibex_if_stage.sv ibex_load_store_unit.sv ibex_multdiv_fast.sv ibex_multdiv_slow.sv ibex_prefetch_buffer.sv ibex_pmp.sv ibex_wb_stage.sv ibex_dummy_instr.sv ibex_core.sv] 
@file(genus_script_IBEX_ICGC.tcl) 20: set my_toplevel "ibex_core"
@file(genus_script_IBEX_ICGC.tcl) 23: set_db lp_insert_clock_gating true 
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(genus_script_IBEX_ICGC.tcl) 24: set_db lp_clock_gating_prefix string
  Setting attribute of root '/': 'lp_clock_gating_prefix' = string
@file(genus_script_IBEX_ICGC.tcl) 25: set_db design_power_effort high
  Setting attribute of root '/': 'design_power_effort' = high
@file(genus_script_IBEX_ICGC.tcl) 31: read_hdl -language sv  $my_verilog_files
package ibex_pkg;
                |
Warning : Ignoring duplicate package definition. [VLOGPT-601]
        : Ignoring definition of package 'ibex_pkg' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_pkg.sv' on line 9, column 17.
package ibex_pkg;
                |
Warning : Ignoring duplicate package definition. [VLOGPT-601]
        : Ignoring definition of package 'ibex_pkg' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_pkg.sv' on line 9, column 17.
package ibex_pkg;
                |
Warning : Ignoring duplicate package definition. [VLOGPT-601]
        : Ignoring definition of package 'ibex_pkg' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_pkg.sv' on line 9, column 17.
package ibex_pkg;
                |
Warning : Ignoring duplicate package definition. [VLOGPT-601]
        : Ignoring definition of package 'ibex_pkg' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_pkg.sv' on line 9, column 17.
package ibex_pkg;
                |
Warning : Ignoring duplicate package definition. [VLOGPT-601]
        : Ignoring definition of package 'ibex_pkg' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_pkg.sv' on line 9, column 17.
package ibex_pkg;
                |
Warning : Ignoring duplicate package definition. [VLOGPT-601]
        : Ignoring definition of package 'ibex_pkg' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_pkg.sv' on line 9, column 17.
package ibex_pkg;
                |
Warning : Ignoring duplicate package definition. [VLOGPT-601]
        : Ignoring definition of package 'ibex_pkg' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_pkg.sv' on line 9, column 17.
package ibex_pkg;
                |
Warning : Ignoring duplicate package definition. [VLOGPT-601]
        : Ignoring definition of package 'ibex_pkg' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_pkg.sv' on line 9, column 17.
package ibex_pkg;
                |
Warning : Ignoring duplicate package definition. [VLOGPT-601]
        : Ignoring definition of package 'ibex_pkg' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_pkg.sv' on line 9, column 17.
package ibex_pkg;
                |
Warning : Ignoring duplicate package definition. [VLOGPT-601]
        : Ignoring definition of package 'ibex_pkg' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_pkg.sv' on line 9, column 17.
package ibex_pkg;
                |
Warning : Ignoring duplicate package definition. [VLOGPT-601]
        : Ignoring definition of package 'ibex_pkg' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_pkg.sv' on line 9, column 17.
package ibex_pkg;
                |
Warning : Ignoring duplicate package definition. [VLOGPT-601]
        : Ignoring definition of package 'ibex_pkg' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_pkg.sv' on line 9, column 17.
@file(genus_script_IBEX_ICGC.tcl) 32: elaborate $my_toplevel
Warning : Libcell will be treated as a timing model. [LBR-158]
        : Lib_pin 'sky130_osu_sc_18T_hs__buf_6/Y' has no incoming arcs.
        : Ensure that the relevant timing arcs are defined in the Liberty model of the libcell.
  Libraries have 371 usable logic and 70 usable sequential lib-cells.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
        : Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'ibex_core' from file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_core.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'ibex_core' with default parameters value.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_if_stage_DmHaltAddr437323776_DmExceptionAddr437323784_DummyInstructions0_ICache0_ICacheECC0_BusSizeECC32_TagSizeECC22_LineSizeECC64_PCIncrCheck0_ResetAll0_RndCnstLfsrSeedn1403831308_RndCnstLfsrPermx1e35ecba467fd1b12e958152c04fa43878a8daed_BranchPredictor0_MemECC0_MemDataWidth32' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_if_stage.sv' on line 193.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_compressed_decoder' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_compressed_decoder.sv' on line 46.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_compressed_decoder' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_compressed_decoder.sv' on line 143.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_compressed_decoder' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_compressed_decoder.sv' on line 125.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_compressed_decoder' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_compressed_decoder.sv' on line 87.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_compressed_decoder' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_compressed_decoder.sv' on line 209.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_compressed_decoder' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_compressed_decoder.sv' on line 43.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_id_stage_RV32E0_RV32M2_RV32B0_DataIndTiming0_BranchTargetALU0_WritebackStage0_BranchPredictor0_MemECC0' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_id_stage.sv' on line 304.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_id_stage_RV32E0_RV32M2_RV32B0_DataIndTiming0_BranchTargetALU0_WritebackStage0_BranchPredictor0_MemECC0' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_id_stage.sv' on line 411.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_decoder_RV32E0_RV32M2_RV32B0_BranchTargetALU0' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_decoder.sv' on line 354.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_decoder_RV32E0_RV32M2_RV32B0_BranchTargetALU0' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_decoder.sv' on line 823.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_id_stage_RV32E0_RV32M2_RV32B0_DataIndTiming0_BranchTargetALU0_WritebackStage0_BranchPredictor0_MemECC0' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_id_stage.sv' on line 795.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'unused_shift_result_ext' in module 'ibex_alu_RV32B0' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_alu.sv' on line 352.
        : Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_multdiv_fast_RV32M2' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_multdiv_fast.sv' on line 293.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_load_store_unit_MemECC0_MemDataWidth32' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_load_store_unit.sv' on line 121.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_load_store_unit_MemECC0_MemDataWidth32' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_load_store_unit.sv' on line 129.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_load_store_unit_MemECC0_MemDataWidth32' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_load_store_unit.sv' on line 141.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_load_store_unit_MemECC0_MemDataWidth32' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_load_store_unit.sv' on line 155.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_load_store_unit_MemECC0_MemDataWidth32' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_load_store_unit.sv' on line 118.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_load_store_unit_MemECC0_MemDataWidth32' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_load_store_unit.sv' on line 175.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_load_store_unit_MemECC0_MemDataWidth32' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_load_store_unit.sv' on line 228.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-472'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'ibex_core'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         1.00 | 
| ume_merge         |       0 |       0 |         0.00 | 
| ume_ssm           |       2 |       0 |        47.00 | 
| ume_cse           |       1 |       0 |        69.00 | 
| ume_shrink        |       7 |       0 |         6.00 | 
| ume_sweep         |       0 |       0 |         1.00 | 
| ume_constant_bmux |       0 |       0 |         0.00 | 
| ume_merge         |       0 |       0 |         1.00 | 
| ume_ssm           |       0 |       0 |         5.00 | 
| ume_cse           |       0 |       0 |        31.00 | 
| ume_shrink        |       0 |       0 |         0.00 | 
| ume_sweep         |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting optimize datapath shifters [v1.0] (stage: post_elab, startdef: ibex_core, recur: true)
Completed optimize datapath shifters (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: ibex_core, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.002s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: ibex_core, recur: true)
Completed clip the non-user hierarchies (accepts: 1, rejects: 0, runtime: 0.017s)
Starting basic netlist cleanup [v1.0] (stage: post_elab, startdef: ibex_core, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_elab
---------------------------------------------------------------------
| Transform                      | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------------------
| hlo_optimize_datapath_shifters |       0 |       0 |         0.00 | 
| hlo_clip_mux_input             |       0 |       0 |         2.00 | 
| hlo_clip                       |       1 |       0 |        17.00 | 
| hlo_cleanup                    |       0 |       0 |         1.00 | 
---------------------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(genus_script_IBEX_ICGC.tcl) 35: set my_clock_pin "clk_i"
@file(genus_script_IBEX_ICGC.tcl) 36: set my_clk_freq_MHz 250
@file(genus_script_IBEX_ICGC.tcl) 37: set my_period [expr 1000 / $my_clk_freq_MHz]
@file(genus_script_IBEX_ICGC.tcl) 38: set my_uncertainty [expr .1 * $my_period]
@file(genus_script_IBEX_ICGC.tcl) 41: set find_clock $my_clock_pin
@file(genus_script_IBEX_ICGC.tcl) 42: if {  $find_clock != [list] } {
    echo "Found clock!"
    set my_clk $my_clock_pin
} 
Found clock!
@file(genus_script_IBEX_ICGC.tcl) 47: set all_in_ex_clk [remove_from_collection [all_inputs] [get_ports "clk_i"]]
@file(genus_script_IBEX_ICGC.tcl) 48: set all_out [all_outputs]
@file(genus_script_IBEX_ICGC.tcl) 50: read_sdc IBEX.sdc
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      1 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      1 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.01)
 "get_clocks"               - successful      3 , failed      0 (runtime  0.00)
 "get_ports"                - successful      3 , failed      0 (runtime  0.01)
 "load_of"                  - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.01)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.01)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.05)
 "set_load"                 - successful      1 , failed      0 (runtime  0.01)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(genus_script_IBEX_ICGC.tcl) 54: set_db syn_generic_effort high
  Setting attribute of root '/': 'syn_generic_effort' = high
@file(genus_script_IBEX_ICGC.tcl) 55: set_db syn_map_effort high
  Setting attribute of root '/': 'syn_map_effort' = high
@file(genus_script_IBEX_ICGC.tcl) 56: set_db syn_opt_effort extreme
  Setting attribute of root '/': 'syn_opt_effort' = extreme
@file(genus_script_IBEX_ICGC.tcl) 58: syn_generic

Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
Mapping ChipWare ICG instances in ibex_core
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
EarlyCg insertion, version 4
[Clock Gating] Propagating constants ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'if_stage_i/pc_id_o_reg[0]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'if_stage_i/pc_id_o_reg[0]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[7]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[4]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[0]'. The constant is '1'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[0]'.
        : To prevent this optimization, set the 'optimize_constant_1_flops' root attribute to 'false' or 'optimize_constant_1_seq' instance attribute to 'false'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[7]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 27 sequential instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 19 hierarchical instances.
[Clock Gating] Propagating constants done. (1 s.)
[Clock Gating] Reordering datapath muxes ...
[Clock Gating] Reordering datapath muxes done. (0 s.)
[Clock Gating] Decloning datapath insts ...
[Clock Gating] Decloning datapath insts done. (0 s.)
[Clock Gating] Removing redundant muxes pre insertion ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_depc_csr/rdata_q_reg[0]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_depc_csr/rdata_q_reg[0]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 sequential instance.
[Clock Gating] Removing redundant muxes pre insertion done. (0 s.)
  Setting attribute of root '/': 'basic_opto_skip_datapath' = true
[Clock Gating] Clock gating design ...
  Inserting clock-gating logic in netlist from 'design:ibex_core'
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        973		 98%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Enable not found                      6		  1%
  Timing exception in enable logic      0		  0%
  Register bank width too small         13		  1%
Total flip-flops                        992		100%
Total CG Modules                        41
[Clock Gating] Clock gating design done. (2 s.)
  Resetting attribute of root '/': 'basic_opto_skip_datapath' = false
[Clock Gating] Dissolving small equality operators ...
[Clock Gating] Dissolving small equality operators done. (0 s.)
##Generic Timing Info for library domain: _default_ typical gate delay: 148.9 ps std_slew: 20.6 ps std_load: 5.1 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: ibex_core, recur: true)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Completed mux data reorder optimization (accepts: 1, rejects: 0, runtime: 0.103s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       1 |       0 |       103.00 | 
------------------------------------------------------
Running DP early constant propagation (netlist ibex_core)...
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/mcountinhibit_q_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_cpuctrlsts_part_csr_rdata_q_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_cpuctrlsts_part_csr_rdata_q_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_cpuctrlsts_part_csr_rdata_q_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_cpuctrlsts_part_csr_rdata_q_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_cpuctrlsts_part_csr_rdata_q_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_cpuctrlsts_part_csr_rdata_q_reg[5]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[31]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[30]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[29]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[28]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[27]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[26]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[25]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[24]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[23]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[22]'. The constant is '0'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GLO-45'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[29]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'load_store_unit_i/pmp_err_q_reg'.
...done running DP early constant propagation (netlist ibex_core).
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 33 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 33 hierarchical instances.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'ibex_core' to generic gates using 'high' effort.
Running Synthesis Turbo Flow Version 2.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:03:32 (Aug22) |  412.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(A)) & (!(OE))) & (!(Y))) with the new value for the when condition (((A) & (!(OE))) & (Y)) for cell sky130_osu_sc_18T_hs__tbufi_1.
        : Ignoring the earlier when conditions and using the latest condition.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(A)) & (!(OE))) & (!(Y))) with the new value for the when condition (((A) & (!(OE))) & (Y)) for cell sky130_osu_sc_18T_hs__tbufi_l.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(A)) & (OE)) & (!(Y))) with the new value for the when condition (((A) & (OE)) & (Y)) for cell sky130_osu_sc_18T_hs__tnbufi_1.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(A)) & (OE)) & (!(Y))) with the new value for the when condition (((A) & (OE)) & (Y)) for cell sky130_osu_sc_18T_hs__tnbufi_l.
Info    : Leakage power optimization was enabled, but single Vth class seems to be used as leakage values of the given libraries look too similar. [POPT-507]
        : The tool tries to classify the given libraries into different Vth classes. If the leakage values of the given libraries are too similar, the tool considers all libraries to be of the same Vth class and multi-Vth optimization will be limited.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: ibex_core, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.027s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        27.00 | 
------------------------------------------------------
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 hierarchical instances.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: ibex_core, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.004s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         4.00 | 
------------------------------------------------------
Info    : Leakage power optimization was enabled, but single Vth class seems to be used as leakage values of the given libraries look too similar. [POPT-507]
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
------------------------------------------------
| Trick     | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
| ume_ssm   |       0 |       0 |         0.00 | 
| ume_sweep |       0 |       0 |         0.00 | 
| ume_share |       0 |       0 |         3.00 | 
------------------------------------------------
Begin SDR optimization 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 1
#Special hiers formed inside ibex_alu_RV32B0 = 0
#Special hiers formed inside ibex_compressed_decoder = 0
#Special hiers formed inside ibex_controller_WritebackStage0_BranchPredictor0_MemECC0 = 0
#Special hiers formed inside ibex_core = 0
#Special hiers formed inside ibex_counter_CounterWidth64 = 0
#Special hiers formed inside ibex_counter_CounterWidth64_ProvideValUpd1 = 0
#Special hiers formed inside ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B0 = 0
#Special hiers formed inside ibex_csr_Width32_ShadowCopy0_ResetValue0 = 0
#Special hiers formed inside ibex_csr_Width32_ShadowCopy0_ResetValue1073741827 = 0
#Special hiers formed inside ibex_decoder_RV32E0_RV32M2_RV32B0_BranchTargetALU0 = 0
#Special hiers formed inside ibex_ex_block_RV32M2_RV32B0_BranchTargetALU0 = 0
#Special hiers formed inside ibex_fetch_fifo_NUM_REQS2_ResetAll0 = 0
#Special hiers formed inside ibex_id_stage_RV32E0_RV32M2_RV32B0_DataIndTiming0_BranchTargetALU0_WritebackStage0_BranchPredictor0_MemECC0 = 0
#Special hiers formed inside ibex_if_stage_DmHaltAddr437323776_DmExceptionAddr437323784_DummyInstructions0_ICache0_ICacheECC0_BusSizeECC32_TagSizeECC22_LineSizeECC64_PCIncrCheck0_ResetAll0_RndCnstLfsrSeedn1403831308_RndCnstLfsrPermx1e35ecba467fd1b12e958152c04fa43878a8daed_BranchPredictor0_MemECC0_MemDataWidth32 = 0
#Special hiers formed inside ibex_load_store_unit_MemECC0_MemDataWidth32 = 0
#Special hiers formed inside ibex_multdiv_fast_RV32M2 = 0
#Special hiers formed inside ibex_prefetch_buffer_ResetAll0 = 0
#Special hiers formed inside ibex_wb_stage_ResetAll0_WritebackStage0_DummyInstructions0 = 0
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 0
No special hier is found 
End SDR optimization 
Starting recase case-box optimization [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed recase case-box optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 17 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances.
Completed infer macro optimization (accepts: 1, rejects: 178, runtime: 0.052s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.003s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed mux input consolidation (accepts: 4, rejects: 0, runtime: 0.008s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.056s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.014s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed identity transform (accepts: 0, rejects: 2, runtime: 0.009s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.002s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.002s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.005s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed optimize datapath elements (accepts: 27, rejects: 0, runtime: 0.013s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.001s)
Starting word-level redundancy removal [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Completed word-level redundancy removal (accepts: 1, rejects: 2, runtime: 0.849s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed clip mux common data inputs (accepts: 12, rejects: 0, runtime: 0.018s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)
Starting basic netlist cleanup [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_rtlopt
------------------------------------------------------------------
| Transform                   | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------------------
| hlo_recase_casebox          |       0 |       0 |         1.00 | 
| hlo_infer_macro             |       1 |     178 |        52.00 | 
| hlo_decode_mux_sandwich     |       0 |       0 |         1.00 | 
| hlo_mux_decode              |       0 |       0 |         1.00 | 
| hlo_chop_mux                |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |         3.00 | 
| hlo_mux_consolidation       |       4 |       0 |         8.00 | 
| hlo_constant_mux_opt        |       0 |       0 |         2.00 | 
| hlo_inequality_transform    |       0 |       0 |        56.00 | 
| hlo_reconv_opt              |       0 |       0 |         2.00 | 
| hlo_restructure             |       0 |       0 |        14.00 | 
| hlo_identity_transform      |       0 |       2 |         9.00 | 
| hlo_reduce_operator_chain   |       0 |       0 |         2.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |         2.00 | 
| hlo_mux_consolidation       |       0 |       0 |         5.00 | 
| hlo_optimize_datapath       |      27 |       0 |        13.00 | 
| hlo_datapath_recast         |       0 |       0 |         1.00 | 
| hlo_redundancy_removal_word |       1 |       2 |       849.00 | 
| hlo_clip_mux_input          |      12 |       0 |        18.00 | 
| hlo_clip                    |       0 |       0 |         1.00 | 
| hlo_cleanup                 |       0 |       0 |         1.00 | 
------------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
CAS: Converted binary mux mux_op_numerator_q_478_56 (def: ibex_multdiv_fast_RV32M2, data: 32, sel: 5, width: 1) to onehot mux
Number of big hc bmuxes before = 1
Number of non-ctl's : 1
mux_cmbsop_cmp_signed_125_18 
SOP DEBUG : Module= ibex_alu_RV32B0, Cluster= ctl_125_18, ctl= 1, Non-ctl= 1
implTypeToString() API needs to be updated for implementation 105
Selected impl_type 105 (Unknown) for sop cluster ctl_125_18.
Number of non-ctl's : 16
mux_illegal_instr_o_87_5 mux_illegal_instr_o_143_24 mux_instr_o_143_24 mux_illegal_instr_o_46_22 mux_illegal_instr_o_87_22 mux_illegal_instr_o_209_50 mux_instr_o_46_22 mux_instr_o_87_22 mux_illegal_instr_o_43_40 mux_illegal_instr_o_51_42 mux_illegal_instr_o_121_44 mux_illegal_instr_o_125_46 mux_illegal_instr_o_133_48 mux_illegal_instr_o_221_52 mux_illegal_instr_o_225_54 mux_illegal_instr_o_226_56 
SOP DEBUG : Module= ibex_compressed_decoder, Cluster= ctl_87_22, ctl= 13, Non-ctl= 16
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_87_22.
Number of non-ctl's : 91
mux_pc_mux_o_493_142 mux_exc_pc_mux_o_493_154 RC_CG_AND RC_CG_AND204 RC_CG_AND205 RC_CG_AND206 RC_CG_AND207 RC_CG_AND208 RC_CG_AND209 RC_CG_AND211 RC_CG_AND212 RC_CG_AND213 RC_CG_AND215 RC_CG_AND216 RC_CG_AND217 RC_CG_AND218 RC_CG_AND221 RC_CG_INVERTER RC_CG_INVERTER203 RC_CG_OR235 g108 g109 g111 g113 g118 g119 g121 g122 g123 g124 g125 g126 g127 g129 g130 g140 g144 g152 g192 g193 g194 g195 g196 g198 g392 mux_cmbsop_instr_req_o_493_18 mux_csr_mtval_o_493_18 mux_csr_restore_dret_id_o_493_18 mux_csr_restore_mret_id_o_493_18 mux_csr_save_cause_o_493_18 mux_csr_save_id_o_493_18 mux_csr_save_if_o_493_18 mux_ctrl_busy_o_493_18 mux_ctrl_fsm_ns_493_18 mux_debug_csr_save_o_493_18 mux_debug_mode_d_493_18 mux_exc_cause_o[irq_ext]_493_18 mux_exc_cause_o[irq_int]_493_18 mux_exc_cause_o[lower_cause]_493_18 mux_exc_pc_mux_o_493_18 mux_flush_id_493_18 mux_halt_if_493_18 mux_nmi_mode_d_493_18 mux_pc_mux_o_493_18 mux_pc_set_o_493_18 mux_retain_id_493_18 mux_649_343 mux_exc_cause_o[irq_ext]_640_345 mux_exc_cause_o[irq_int]_640_349 mux_halt_if_542_375 mux_halt_if_622_385 mux_exc_cause_o[irq_ext]_647_347 mux_exc_cause_o[irq_int]_647_351 mux_741_353 mux_csr_restore_dret_id_o_738_357 mux_csr_restore_mret_id_o_738_369 mux_exc_pc_mux_o_738_355 mux_pc_mux_o_738_363 mux_csr_restore_dret_id_o_797_359 mux_csr_restore_mret_id_o_797_371 mux_pc_mux_o_797_365 mux_pc_set_o_797_367 mux_csr_restore_dret_id_o_804_361 mux_csr_save_cause_o_710_373 mux_halt_if_552_377 mux_halt_if_616_383 mux_halt_if_611_379 mux_halt_if_615_381 mux_halt_if_839_387 mux_ctrl_busy_o_527_389 mux_retain_id_576_391 
SOP DEBUG : Module= ibex_controller_WritebackStage0_BranchPredictor0_MemECC0, Cluster= ctl_493_141, ctl= 28, Non-ctl= 91
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_493_141.
Number of non-ctl's : 29
mux_cmbsop_illegal_csr_330_18 mux_cmbsop_mstatus_en_605_20 mux_illegal_csr_550_302 mux_cpuctrlsts_part_we_604_304 mux_dcsr_en_604_310 mux_depc_en_604_314 mux_dscratch0_en_604_318 mux_dscratch1_en_604_320 mux_mcause_en_604_322 mux_mcountinhibit_we_604_330 mux_mepc_en_604_332 mux_mie_en_604_340 mux_mscratch_en_604_342 mux_mstatus_en_604_344 mux_mtval_en_604_350 mux_cpuctrlsts_part_we_730_306 mux_dcsr_en_730_312 mux_depc_en_730_316 mux_mcause_en_730_324 mux_mepc_en_730_334 mux_mstatus_en_730_346 mux_mtval_en_730_352 mux_cpuctrlsts_part_we_738_308 mux_mcause_en_738_326 mux_mepc_en_738_336 mux_mstatus_en_738_348 mux_mtval_en_738_354 mux_mcause_en_787_328 mux_mepc_en_787_338 
SOP DEBUG : Module= ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B0, Cluster= ctl_330_18, ctl= 29, Non-ctl= 29
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_330_18.
Number of non-ctl's : 99
g22 g24 g25 g26 g28 g29 g31 g33 g40 g45 g48 g49 g50 g62 g63 g64 g65 g67 g68 g70 g71 g73 g74 g75 g76 g77 mux_alu_op_a_mux_sel_o_690_18 mux_alu_op_b_mux_sel_o_690_18 mux_alu_operator_o_690_18 mux_cmbsop_branch_in_dec_o_237_18 mux_csr_access_o_237_18 mux_csr_op_237_18 mux_data_sign_extension_o_237_18 mux_data_type_o_237_18 mux_div_sel_o_690_18 mux_dret_insn_o_237_18 mux_ebrk_insn_o_237_18 mux_ecall_insn_o_237_18 mux_illegal_insn_237_18 mux_imm_a_mux_sel_o_690_18 mux_imm_b_mux_sel_o_690_18 mux_jump_in_dec_o_237_18 mux_jump_set_o_237_18 mux_mret_insn_o_237_18 mux_mult_sel_o_690_18 mux_multdiv_operator_o_237_18 mux_multdiv_signed_mode_o_237_18 mux_rf_we_237_18 mux_wfi_insn_o_237_18 g12 mux_alu_operator_o_742_22 mux_alu_operator_o_823_22 mux_alu_operator_o_934_19 mux_cmbsop_alu_operator_o_993_18 mux_cmbsop_alu_operator_o_1141_22 mux_cmbsop_csr_op_630_24 mux_cmbsop_ecall_insn_o_594_24 mux_cmbsop_illegal_insn_456_18 mux_cmbsop_rf_we_566_22 mux_data_type_o_306_22 mux_illegal_insn_277_22 mux_illegal_insn_306_22 mux_illegal_insn_323_22 mux_illegal_insn_354_22 mux_illegal_insn_363_26 mux_illegal_insn_404_28 mux_alu_operator_o_823_38 mux_364_126 mux_alu_op_a_mux_sel_o_1165_162 mux_csr_access_o_592_170 mux_csr_op_592_128 mux_dret_insn_o_592_132 mux_ebrk_insn_o_592_134 mux_ecall_insn_o_592_136 mux_illegal_insn_592_146 mux_mret_insn_o_592_154 mux_wfi_insn_o_592_160 mux_csr_op_o_195_130 mux_illegal_insn_267_138 mux_alu_op_a_mux_sel_o_1175_164 mux_illegal_insn_301_140 mux_alu_operator_o_950_178 mux_div_sel_o_950_180 mux_illegal_insn_401_142 mux_mult_sel_o_950_182 mux_illegal_insn_453_144 mux_multdiv_operator_o_453_156 mux_multdiv_signed_mode_o_453_158 mux_illegal_insn_617_148 mux_illegal_insn_647_150 mux_branch_in_dec_o_656_184 mux_csr_access_o_656_172 mux_data_req_o_656_186 mux_data_we_o_656_188 mux_jump_in_dec_o_656_152 mux_rf_we_656_174 mux_alu_op_b_mux_sel_o_760_166 mux_alu_operator_o_760_176 mux_alu_op_b_mux_sel_o_783_168 
SOP DEBUG : Module= ibex_decoder_RV32E0_RV32M2_RV32B0_BranchTargetALU0, Cluster= ctl_237_18, ctl= 50, Non-ctl= 99
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_237_18.
Number of non-ctl's : 59
mux_data_req_o_382_89 RC_CG_AND RC_CG_AND166 RC_CG_AND168 RC_CG_AND171 RC_CG_AND172 RC_CG_AND174 RC_CG_AND179 RC_CG_AND180 RC_CG_AND181 RC_CG_AND182 RC_CG_AND184 RC_CG_AND185 RC_CG_AND186 RC_CG_AND187 RC_CG_AND188 RC_CG_AND190 RC_CG_INVERTER RC_CG_INVERTER164 RC_CG_INVERTER165 RC_CG_INVERTER177 RC_CG_INVERTER178 g55 g56 g64 g65 g69 g70 g72 g73 g75 g76 g229 g230 g231 g232 g233 g271 mux_addr_incr_req_o_382_18 mux_addr_update_382_18 mux_ctrl_update_382_18 mux_data_req_o_382_18 mux_handle_misaligned_d_382_18 mux_ls_fsm_ns_382_18 mux_lsu_err_d_382_18 mux_rdata_update_382_18 mux_397_239 mux_399_241 mux_433_243 mux_addr_update_393_261 mux_ls_fsm_ns_393_247 mux_ls_fsm_ns_410_249 mux_ls_fsm_ns_440_253 mux_ls_fsm_ns_452_255 mux_addr_update_386_259 mux_data_req_o_386_269 mux_ls_fsm_ns_386_245 mux_ls_fsm_ns_425_251 mux_ls_fsm_ns_466_257 
SOP DEBUG : Module= ibex_load_store_unit_MemECC0_MemDataWidth32, Cluster= ctl_382_18, ctl= 15, Non-ctl= 59
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_382_18.
Number of non-ctl's : 7
mux_data_be_121_24 mux_data_be_129_24 mux_data_be_141_24 mux_data_be_155_22 mux_data_be_118_263 mux_data_be_120_265 mux_data_be_140_267 
SOP DEBUG : Module= ibex_load_store_unit_MemECC0_MemDataWidth32, Cluster= ctl_data_offset_121_24, ctl= 4, Non-ctl= 7
implTypeToString() API needs to be updated for implementation 105
Selected impl_type 105 (Unknown) for sop cluster ctl_data_offset_121_24.
Number of non-ctl's : 30
mux_md_state_d_425_49 RC_CG_AND RC_CG_AND344 RC_CG_AND345 RC_CG_INVERTER g41 g46 g47 g50 g53 g54 g56 g60 g62 g64 g178 g179 g180 g181 g182 mux_alu_operand_a_o_425_18 mux_div_by_zero_d_425_18 mux_div_valid_425_18 mux_md_state_d_425_18 mux_op_denominator_d_425_18 mux_op_numerator_d_425_18 mux_op_quotient_d_425_18 mux_op_remainder_d_425_18 mux_434_430 mux_480_432 
SOP DEBUG : Module= ibex_multdiv_fast_RV32M2, Cluster= ctl_425_18, ctl= 4, Non-ctl= 30
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_425_18.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'ibex_core':
          live_trim(5) sop(8) mux_reduce(1) output_trim(4) 
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor cs_registers_i_mux_cpuctrlsts_part_d[double_fault_seen]_711_12 in module ibex_core.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor cs_registers_i_mux_cpuctrlsts_part_d[sync_exc_seen]_711_12 in module ibex_core.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor cs_registers_i_mux_cpuctrlsts_part_we_711_12 in module ibex_core.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor cs_registers_i_mux_dcsr_d[cause]_711_12 in module ibex_core.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor cs_registers_i_mux_dcsr_d[prv]_711_12 in module ibex_core.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor cs_registers_i_mux_dcsr_en_711_12 in module ibex_core.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor cs_registers_i_mux_depc_d_711_12 in module ibex_core.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor cs_registers_i_mux_depc_en_711_12 in module ibex_core.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor cs_registers_i_mux_double_fault_seen_o_711_12 in module ibex_core.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor cs_registers_i_mux_exception_pc_714_16 in module ibex_core.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '10' reached for message 'RTLOPT-54'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'ibex_core'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_0_0 level = 0 loads = 1 drivers = 0
CDN_DP_region_0_0_c0 in ibex_core: area: 610712991 ,dp = 0 mux = 2 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 skipped
CDN_DP_region_0_0_c1 in ibex_core: area: 610712991 ,dp = 0 mux = 2 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c2 in ibex_core: area: 610712991 ,dp = 0 mux = 2 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c3 in ibex_core: area: 610712991 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c4 in ibex_core: area: 610712991 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c5 in ibex_core: area: 610712991 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c6 in ibex_core: area: 610712991 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c7 in ibex_core: area: 610712991 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
Best config: CDN_DP_region_0_0_c7 in ibex_core: area: 610712991 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
  Smallest config area : 610712991.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        610712991          610712991          610712991          610712991          610712991          610712991          610712991          610712991  
##>            WNS         +1258.30           +1258.30           +1258.30           +1258.30           +1258.30           +1258.30           +1258.30           +1258.30  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              610712991 (       )     1258.30 (        )          0 (        )                    0 (       )              
##>                                  END              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1258.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_3'
CSAGen Prep Share:0 Re-Write:1 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr0
CDN_DP_region_0_3 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_3_c0 in ibex_core: area: 390305295 ,dp = 3 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 11414  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  70550  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 skipped
CDN_DP_region_0_3_c1 in ibex_core: area: 390305295 ,dp = 2 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 11979  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  79584  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_3_c2 in ibex_core: area: 390305295 ,dp = 2 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 11979  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  79584  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_3_c3 in ibex_core: area: 390305295 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 11979  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  79584  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_3_c4 in ibex_core: area: 390305295 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 11979  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  79584  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_3_c5 in ibex_core: area: 390305295 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 11979  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  79584  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_3_c6 in ibex_core: area: 390305295 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 11979  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  79584  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_3_c7 in ibex_core: area: 371937987 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 11979  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  78224  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
Best config: CDN_DP_region_0_3_c7 in ibex_core: area: 371937987 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 11979  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  78224  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
  Smallest config area : 371937987.  Fastest config wns;  11979
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_3_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        390305295          390305295          390305295          390305295          390305295          390305295          390305295          371937987  
##>            WNS         -1141.40           -1197.90           -1197.90           -1197.90           -1197.90           -1197.90           -1197.90           -1197.90  
##>            TNS            70550              79584              79584              79584              79584              79584              79584              78224  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_3_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              390305295 (       )    -1141.40 (        )      70550 (        )                    0 (       )              
##> rewrite                        START              390305295 (  +0.00)    -1141.40 (   +0.00)      70550 (       0)                    0 (  +0.00)              (a,ar) not_equal_from_uns --> not_equal_to_uns
##>                                  END              353570679 (  -9.41)    -1141.40 (   +0.00)      68999 (   -1551)                    0 (  +0.00)           0  
##> rewrite                        START              353570679 (  +0.00)    -1224.30 (  -82.90)      78191 (    9192)                    0 (  +0.00)              (a,ar) Expr0_from --> Expr0_to
##>                                  END             1685200509 (+376.62)    -1247.90 (  -23.60)      82692 (    4501)                    0 (  +0.00)           0  
##>                                  END              353570679 (  -9.41)    -1141.40 (   +0.00)      68999 (   -1551)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              353570679 (  +0.00)    -1141.40 (   +0.00)      68999 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              353570679 (  +0.00)    -1141.40 (   +0.00)      68999 (       0)                    0 (  +0.00)              
##>                                  END              353570679 (  +0.00)    -1141.40 (   +0.00)      68999 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              353570679 (  +0.00)    -1141.40 (   +0.00)      68999 (       0)                    0 (  +0.00)              
##>                                  END              863263476 (+144.16)    -1259.10 ( -117.70)      77601 (    8602)                    0 (  +0.00)           0  
##>                                  END              863263476 (+144.16)    -1259.10 ( -117.70)      77601 (    8602)                    0 (  +0.00)           0  
##>canonicalize_by_names           START              863263476 (  +0.00)    -1259.10 (   +0.00)      77601 (       0)                    0 (  +0.00)              
##>                                  END              863263476 (  +0.00)    -1259.10 (   +0.00)      77601 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START              863263476 (  +0.00)    -1259.10 (   +0.00)      77601 (       0)                    0 (  +0.00)              
##>                                  END              863263476 (  +0.00)    -1259.10 (   +0.00)      77601 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START              863263476 (  +0.00)    -1259.10 (   +0.00)      77601 (       0)                    0 (  +0.00)              
##>                                  END              863263476 (  +0.00)    -1259.10 (   +0.00)      77601 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START              863263476 (  +0.00)    -1259.10 (   +0.00)      77601 (       0)                    0 (  +0.00)              
##>                                  END              863263476 (  +0.00)    -1259.10 (   +0.00)      77601 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START              863263476 (  +0.00)    -1259.10 (   +0.00)      77601 (       0)                    0 (  +0.00)              
##>                                  END              863263476 (  +0.00)    -1259.10 (   +0.00)      77601 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START              863263476 (  +0.00)    -1259.10 (   +0.00)      77601 (       0)                    0 (  +0.00)              
##>                                  END              863263476 (  +0.00)    -1259.10 (   +0.00)      77601 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START              863263476 (  +0.00)    -1259.10 (   +0.00)      77601 (       0)                    0 (  +0.00)              
##>                                  END              863263476 (  +0.00)    -1259.10 (   +0.00)      77601 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START              863263476 (  +0.00)    -1259.10 (   +0.00)      77601 (       0)                    0 (  +0.00)              
##>                                  END              881630784 (  +2.13)    -1337.80 (  -78.70)      86838 (    9237)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              881630784 (  +0.00)    -1337.80 (   +0.00)      86838 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              881630784 (  +0.00)    -1337.80 (   +0.00)      86838 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START              881630784 (  +0.00)    -1337.80 (   +0.00)      86838 (       0)                    0 (  +0.00)              
##>                                  END              881630784 (  +0.00)    -1337.80 (   +0.00)      86838 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START              881630784 (  +0.00)    -1337.80 (   +0.00)      86838 (       0)                    0 (  +0.00)              
##>                                  END              881630784 (  +0.00)    -1337.80 (   +0.00)      86838 (       0)                    0 (  +0.00)           0  
##>                                  END              881630784 (  +0.00)    -1337.80 (   +0.00)      86838 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              881630784 (  +0.00)    -1337.80 (   +0.00)      86838 (       0)                    0 (  +0.00)              
##>                                  END              881630784 (  +0.00)    -1337.80 (   +0.00)      86838 (       0)                    0 (  +0.00)           0  
##>                                  END              881630784 (  +0.00)    -1337.80 (   +0.00)      86838 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START              371937987 ( -57.81)    -1197.90 ( +139.90)      78224 (   -8614)                    0 (  +0.00)              
##>                                  END              371937987 (  +0.00)    -1197.90 (   +0.00)      78224 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START              371937987 (  +0.00)    -1197.90 (   +0.00)      78224 (       0)                    0 (  +0.00)              
##>                                  END              371937987 (  +0.00)    -1197.90 (   +0.00)      78224 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START              371937987 (  +0.00)    -1197.90 (   +0.00)      78224 (       0)                    0 (  +0.00)              
##>                                  END              371937987 (  +0.00)    -1197.90 (   +0.00)      78224 (       0)                    0 (  +0.00)           0  
##>create_score                    START              371937987 (  +0.00)    -1197.90 (   +0.00)      78224 (       0)                    0 (  +0.00)              
##>                                  END              371937987 (  +0.00)    -1197.90 (   +0.00)      78224 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_3_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_3_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_2'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_0_2 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_2_c0 in ibex_core: area: 463774527 ,dp = 1 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 skipped
CDN_DP_region_0_2_c1 in ibex_core: area: 463774527 ,dp = 0 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_2_c2 in ibex_core: area: 463774527 ,dp = 0 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_2_c3 in ibex_core: area: 463774527 ,dp = 0 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_2_c4 in ibex_core: area: 463774527 ,dp = 0 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_2_c5 in ibex_core: area: 463774527 ,dp = 0 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_2_c6 in ibex_core: area: 463774527 ,dp = 0 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_2_c7 in ibex_core: area: 463774527 ,dp = 0 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
Best config: CDN_DP_region_0_2_c7 in ibex_core: area: 463774527 ,dp = 0 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
  Smallest config area : 463774527.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_2_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        463774527          463774527          463774527          463774527          463774527          463774527          463774527          463774527  
##>            WNS         +1569.00           +1544.90           +1544.90           +1544.90           +1544.90           +1544.90           +1544.90           +1544.90  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_2_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              463774527 (       )     1569.00 (        )          0 (        )                    0 (       )              
##>                                  END              463774527 (  +0.00)     1569.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              463774527 (  +0.00)     1569.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              463774527 (  +0.00)     1569.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1569.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              463774527 (  +0.00)     1569.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1569.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              463774527 (  +0.00)     1569.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START              463774527 (  +0.00)     1569.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1569.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START              463774527 (  +0.00)     1569.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1569.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START              463774527 (  +0.00)     1569.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1569.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START              463774527 (  +0.00)     1569.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1569.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START              463774527 (  +0.00)     1569.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1569.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START              463774527 (  +0.00)     1569.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1569.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START              463774527 (  +0.00)     1569.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1569.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START              463774527 (  +0.00)     1569.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1544.90 (  -24.10)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              463774527 (  +0.00)     1544.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              463774527 (  +0.00)     1544.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START              463774527 (  +0.00)     1544.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1544.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START              463774527 (  +0.00)     1544.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1544.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              463774527 (  +0.00)     1544.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              463774527 (  +0.00)     1544.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1544.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              463774527 (  +0.00)     1544.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START              463774527 (  +0.00)     1544.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1544.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START              463774527 (  +0.00)     1544.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1544.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START              463774527 (  +0.00)     1544.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1544.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START              463774527 (  +0.00)     1544.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1544.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_2_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_2_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_1'
CSAGen Prep Share:0 Re-Write:2 Speculation: 0
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_1_c1 in ibex_core':
	  (ADD_TC_OP, final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_186, final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_184, final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_183)
	  (csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_186, csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_184)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_1_c1 in ibex_core':
	  (csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_186_Y_csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_184, csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_183)

Number of non-ctl's : 4
ex_block_i_gen_multdiv_fast.multdiv_i_mux_alu_operand_b_o_425_18 ex_block_i_gen_multdiv_fast.multdiv_i_mux_div_counter_d_425_18 g2180 g2181 
SOP DEBUG : Module= CDN_DP_region_0_1_c1, Cluster= ex_block_i_gen_multdiv_fast.multdiv_i_ctl_md_state_q_425_18_create, ctl= 1, Non-ctl= 4
Selected impl_type 4 (factored_form (optimized)) for sop cluster ex_block_i_gen_multdiv_fast.multdiv_i_ctl_md_state_q_425_18_create.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_1_c2 in ibex_core':
	  (ex_block_i_gen_multdiv_fast.multdiv_i_add_278_186, ex_block_i_gen_multdiv_fast.multdiv_i_add_278_184, ex_block_i_gen_multdiv_fast.multdiv_i_add_278_183)

Number of non-ctl's : 4
ex_block_i_gen_multdiv_fast.multdiv_i_mux_alu_operand_b_o_425_18 ex_block_i_gen_multdiv_fast.multdiv_i_mux_div_counter_d_425_18 g2180 g2181 
SOP DEBUG : Module= CDN_DP_region_0_1_c2, Cluster= ex_block_i_gen_multdiv_fast.multdiv_i_ctl_md_state_q_425_18_create, ctl= 1, Non-ctl= 4
Selected impl_type 4 (factored_form (optimized)) for sop cluster ex_block_i_gen_multdiv_fast.multdiv_i_ctl_md_state_q_425_18_create.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_1_c3 in ibex_core':
	  (ADD_TC_OP, ADD_TC_CI_OP5, ADD_TC_CI_OP3, ADD_TC_CI_OP)
	  (csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_mul_278_38, WALLACE_CSA_DUMMY_OP4)
	  (WALLACE_CSA_DUMMY_OP2, WALLACE_CSA_DUMMY_OP)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_1_c3 in ibex_core':
	  (WALLACE_CSA_DUMMY_OP2_Y_WALLACE_CSA_DUMMY_OP, WALLACE_CSA_DUMMY_OP4)

Number of non-ctl's : 4
ex_block_i_gen_multdiv_fast.multdiv_i_mux_alu_operand_b_o_425_18 ex_block_i_gen_multdiv_fast.multdiv_i_mux_div_counter_d_425_18 g2180 g2181 
SOP DEBUG : Module= CDN_DP_region_0_1_c3, Cluster= ex_block_i_gen_multdiv_fast.multdiv_i_ctl_md_state_q_425_18_create, ctl= 1, Non-ctl= 4
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ex_block_i_gen_multdiv_fast.multdiv_i_ctl_md_state_q_425_18_create.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_1_c4 in ibex_core':
	  (ex_block_i_gen_multdiv_fast.multdiv_i_add_278_186, ex_block_i_gen_multdiv_fast.multdiv_i_add_278_184, ex_block_i_gen_multdiv_fast.multdiv_i_add_278_183)

Number of non-ctl's : 4
ex_block_i_gen_multdiv_fast.multdiv_i_mux_alu_operand_b_o_425_18 ex_block_i_gen_multdiv_fast.multdiv_i_mux_div_counter_d_425_18 g2180 g2181 
SOP DEBUG : Module= CDN_DP_region_0_1_c4, Cluster= ex_block_i_gen_multdiv_fast.multdiv_i_ctl_md_state_q_425_18_create, ctl= 1, Non-ctl= 4
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ex_block_i_gen_multdiv_fast.multdiv_i_ctl_md_state_q_425_18_create.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_1_c5 in ibex_core':
	  (ex_block_i_gen_multdiv_fast.multdiv_i_add_278_186, ex_block_i_gen_multdiv_fast.multdiv_i_add_278_184, ex_block_i_gen_multdiv_fast.multdiv_i_add_278_183)

Number of non-ctl's : 4
ex_block_i_gen_multdiv_fast.multdiv_i_mux_alu_operand_b_o_425_18 ex_block_i_gen_multdiv_fast.multdiv_i_mux_div_counter_d_425_18 g2180 g2181 
SOP DEBUG : Module= CDN_DP_region_0_1_c5, Cluster= ex_block_i_gen_multdiv_fast.multdiv_i_ctl_md_state_q_425_18_create, ctl= 1, Non-ctl= 4
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ex_block_i_gen_multdiv_fast.multdiv_i_ctl_md_state_q_425_18_create.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_1_c6 in ibex_core':
	  (ex_block_i_gen_multdiv_fast.multdiv_i_add_278_184, ex_block_i_gen_multdiv_fast.multdiv_i_add_278_186, ex_block_i_gen_multdiv_fast.multdiv_i_add_278_183)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_1_c6 in ibex_core':
	  (ADD_TC_OP, final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_184_Y_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_186_Y_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_183)

Number of non-ctl's : 4
ex_block_i_gen_multdiv_fast.multdiv_i_mux_alu_operand_b_o_425_18 ex_block_i_gen_multdiv_fast.multdiv_i_mux_div_counter_d_425_18 g2180 g2181 
SOP DEBUG : Module= CDN_DP_region_0_1_c6, Cluster= ex_block_i_gen_multdiv_fast.multdiv_i_ctl_md_state_q_425_18_create, ctl= 1, Non-ctl= 4
Selected impl_type 4 (factored_form (optimized)) for sop cluster ex_block_i_gen_multdiv_fast.multdiv_i_ctl_md_state_q_425_18_create.
CDN_DP_region_0_1 level = 1 loads = 0 drivers = 1 is driven by : CDN_DP_region_0_0 
CDN_DP_region_0_1_c0 in ibex_core: area: 156604259835 ,dp = 51 mux = 280 sg = slow         worst_clk_period: -1.0000 
    wns: 41637  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  19401839  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 skipped
CDN_DP_region_0_1_c1 in ibex_core: area: 145602242343 ,dp = 17 mux = 314 sg = fast         worst_clk_period: -1.0000 
    wns: 41818  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  19342499  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_1_c2 in ibex_core: area: 144160408665 ,dp = 16 mux = 308 sg = very_slow    worst_clk_period: -1.0000 
    wns: 41818  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  19443167  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  

CDN_DP_region_0_1_c3 in ibex_core: area: 157118544459 ,dp = 17 mux = 279 sg = very_fast    worst_clk_period: -1.0000 
    wns: 41818  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  19362533  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  

CDN_DP_region_0_1_c4 in ibex_core: area: 144642550500 ,dp = 16 mux = 275 sg = very_fast    worst_clk_period: -1.0000 
    wns: 41818  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  19443589  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  

CDN_DP_region_0_1_c5 in ibex_core: area: 144642550500 ,dp = 16 mux = 275 sg = very_fast    worst_clk_period: -1.0000 
    wns: 41818  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  19443589  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  

CDN_DP_region_0_1_c6 in ibex_core: area: 145280814453 ,dp = 17 mux = 313 sg = very_fast    worst_clk_period: -1.0000 
    wns: 41818  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  19342499  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
Not considering config 7 due to bailout. 
Best config: CDN_DP_region_0_1_c6 in ibex_core: area: 145280814453 ,dp = 17 mux = 313 sg = very_fast    worst_clk_period: -1.0000 
    wns: 41818  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  19342499  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
  Smallest config area : 144160408665.  Fastest config wns;  41818
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_1_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area     156604259835       145602242343       144160408665       157118544459       144642550500       144642550500       145280814453  
##>            WNS         -4163.70           -4181.80           -4181.80           -4181.80           -4181.80           -4181.80           -4181.80  
##>            TNS         19401839           19342499           19443167           19362533           19443589           19443589           19342499  
##>    Num Rewrite                0                  3                  2                  6                  2                  2                  3  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  4                  1                  5                  1                  1                  2  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  9                  3                 32                  5                  5                  5  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_1_c6
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START           156604259835 (       )    107370018.70 (        )          0 (        )                    0 (       )              
##> datapath_rewrite_one_def       START           156604259835 (  +0.00)    107370018.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START           156604259835 (  +0.00)    107370018.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           156494055987 (  -0.07)    107370000.60 (  -18.10)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START           156494055987 (  +0.00)    107370000.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           156494055987 (  +0.00)    107370000.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START           156494055987 (  +0.00)    107370000.60 (   +0.00)          0 (       0)                    0 (  +0.00)              (na,csaa) and_en --> en_mux   
##>                                  END           156792524742 (  +0.19)    107370000.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START           156494055987 (  -0.19)    107370000.60 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,csaa) add_c_with_select_version1 --> add_c_with_select_version2
##>                                  END           155938444920 (  -0.36)    107370000.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START           155938444920 (  +0.00)    107370000.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           155938444920 (  +0.00)    107370000.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START           155938444920 (  +0.00)    107370000.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           155938444920 (  +0.00)    107370000.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START           155938444920 (  +0.00)    107370000.60 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,csaa) dissolve_1bit_const_2x1mux_from --> dissolve_1bit_const_2x1mux_to
##>                                  END           155924669439 (  -0.01)    107370000.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START           155924669439 (  +0.00)    107370000.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           155920077612 (  -0.00)    107370000.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END           155920077612 (  -0.44)    107370000.60 (  -18.10)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START           155920077612 (  +0.00)    107370000.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           150520089060 (  -3.46)    107370000.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START           150520089060 (  +0.00)    214748364.70 (+107378364.10)          0 (       0)                    0 (  +0.00)              
##>                                  END           152228248704 (  +1.13)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END           152228248704 (  -2.79)    214748364.70 (+107378346.00)          0 (       0)                    0 (  +0.00)           1  
##>canonicalize_by_names           START           152228248704 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           152228248704 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START           152228248704 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> rewrite                        START           152228248704 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,ar) signed_adder_with_extra_input_bits_from --> signed_adder_with_extra_input_bits_to
##>                                  END           152186922261 (  -0.03)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           152186922261 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (na,csaa) combined_csa2_signed_csa_signed_from --> combined_csa2_signed_csa_signed_to
##>                                  END           165172609017 (  +8.53)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END           152186922261 (  -0.03)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START           152186922261 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           152186922261 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START           152186922261 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           149551213563 (  -1.73)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START           149551213563 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           149551213563 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START           149551213563 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           149551213563 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>speculate_in_gdef               START           149551213563 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START           149551213563 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           149551213563 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END           149551213563 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START           149551213563 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           149551213563 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START           149551213563 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           149454785196 (  -0.06)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START           149454785196 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START           149454785196 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START           149454785196 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           149427234234 (  -0.02)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START           149427234234 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           149427234234 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END           149427234234 (  -0.02)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START           149427234234 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           149427234234 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START           149427234234 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           149427234234 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END           149427234234 (  -0.02)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START           149427234234 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           149427234234 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START           149427234234 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           149427234234 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START           149427234234 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           149427234234 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START           149427234234 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           149427234234 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START           149427234234 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           149427234234 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>speculate_in_gdef               START           149427234234 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START           149427234234 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           149427234234 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END           149427234234 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START           149427234234 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           149427234234 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START           149427234234 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           149427234234 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START           149427234234 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START           149427234234 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START           149427234234 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           149427234234 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START           149427234234 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           149427234234 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END           149427234234 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START           149427234234 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           149427234234 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START           149427234234 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           149427234234 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END           149427234234 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START           146516015916 (  -1.95)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           145386426474 (  -0.77)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START           145386426474 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           145386426474 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START           145386426474 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           145386426474 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>speculate_in_gdef               START           145386426474 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START           145386426474 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           145386426474 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END           145386426474 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START           145280814453 (  -0.07)    -4181.80 (-214752546.50)   19342499 (19342499)                    0 (  +0.00)              
##>                                  END           145280814453 (  +0.00)    -4181.80 (   +0.00)   19342499 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_1_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_0_1_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(3), factoring(0), sharing(2), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'ibex_core'.
Number of big hc bmuxes after = 1
Starting bit-level redundancy removal [v1.0] (stage: post_rtlopt, startdef: ibex_core, recur: true)
Completed bit-level redundancy removal (accepts: 9, rejects: 0, runtime: 3.221s)
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: ibex_core, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.002s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: ibex_core, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.004s)

Stage: post_rtlopt
-----------------------------------------------------------------
| Transform                  | Accepts | Rejects | Runtime (ms) | 
-----------------------------------------------------------------
| hlo_redundancy_removal_bit |       9 |       0 |      3221.00 | 
| hlo_logic_reduction        |       0 |       0 |         2.00 | 
| hlo_mux_reorder            |       0 |       0 |         4.00 | 
-----------------------------------------------------------------
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 sequential instance.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: ibex_core, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:2)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.701s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |       701.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------
|    Id     |  Sev  |Count|                 Message Text                  |
---------------------------------------------------------------------------
|CDFG-250   |Info   |   42|Processing multi-dimensional arrays.           |
|CDFG-372   |Info   |  878|Bitwidth mismatch in assignment.               |
|           |       |     |Review and make sure the mismatch is           |
|           |       |     | intentional. Genus can possibly issue bitwidth|
|           |       |     | mismatch warning for explicit assignments     |
|           |       |     | present in RTL as-well-as for implicit        |
|           |       |     | assignments inferred by the tool. For example,|
|           |       |     | in case of enum declaration without value, the|
|           |       |     | tool will implicitly assign value to the enum |
|           |       |     | variables. It also issues the warning for any |
|           |       |     | bitwidth mismatch that appears in this        |
|           |       |     | implicit assignment.                          |
|CDFG-472   |Warning|   24|Unreachable statements for case item.          |
|CDFG-500   |Info   |   48|Unused module input port.                      |
|           |       |     |(In port definition within the module, the inpu|
|           |       |     | t port is not used in any assignment          |
|           |       |     | statements or conditional expressions for     |
|           |       |     | decision statements.                          |
|CDFG-508   |Warning|    1|Removing unused register.                      |
|           |       |     |Genus removes the flip-flop or latch inferred  |
|           |       |     | for an unused signal or variable. To preserve |
|           |       |     | the flip-flop or latch, set the               |
|           |       |     | hdl_preserve_unused_registers attribute to    |
|           |       |     | true or use a pragma in the RTL.              |
|CDFG-738   |Info   |  159|Common subexpression eliminated.               |
|CDFG-739   |Info   |  159|Common subexpression kept.                     |
|CDFG-769   |Info   |   30|Identified sum-of-products logic to be         |
|           |       |     | optimized during syn_generic.                 |
|CDFG-771   |Info   |   28|Replaced logic with a constant value.          |
|CDFG-818   |Warning|    1|Using default parameter value for module       |
|           |       |     | elaboration.                                  |
|CWD-19     |Info   |  642|An implementation was inferred.                |
|DPOPT-1    |Info   |    1|Optimizing datapath logic.                     |
|DPOPT-2    |Info   |    1|Done optimizing datapath logic.                |
|DPOPT-3    |Info   |    4|Implementing datapath configurations.          |
|DPOPT-4    |Info   |    4|Done implementing datapath configurations.     |
|DPOPT-6    |Info   |    1|Pre-processed datapath logic.                  |
|DPOPT-10   |Info   |   11|Optimized a mux chain.                         |
|ELAB-1     |Info   |    1|Elaborating Design.                            |
|ELAB-2     |Info   |   23|Elaborating Subdesign.                         |
|ELAB-3     |Info   |    1|Done Elaborating Design.                       |
|ELABUTL-132|Info   |   13|Unused instance port.                          |
|           |       |     |Please check the reported scenario of          |
|           |       |     | unconnected instance port to ensure that it   |
|           |       |     | matches the design intent.                    |
|GLO-12     |Info   |   40|Replacing a flip-flop with a logic constant 0. |
|           |       |     |To prevent this optimization, set the          |
|           |       |     | 'optimize_constant_0_flops' root attribute to |
|           |       |     | 'false' or 'optimize_constant_0_seq' instance |
|           |       |     | attribute to 'false'. You can also see the    |
|           |       |     | complete list of deleted sequential with      |
|           |       |     | command 'report sequential -deleted'          |
|           |       |     | (on Reason 'constant0').                      |
|GLO-13     |Info   |    2|Replacing a flip-flop with a logic constant 1. |
|           |       |     |To prevent this optimization, set the          |
|           |       |     | 'optimize_constant_1_flops' root attribute to |
|           |       |     | 'false' or 'optimize_constant_1_seq' instance |
|           |       |     | attribute to 'false'.                         |
|GLO-34     |Info   |   13|Deleting instances not driving any primary     |
|           |       |     | outputs.                                      |
|           |       |     |Optimizations such as constant propagation or  |
|           |       |     | redundancy removal could change the           |
|           |       |     | connections so a hierarchical instance does   |
|           |       |     | not drive any primary outputs anymore. To see |
|           |       |     | the list of deleted hierarchical instances,   |
|           |       |     | set the 'information_level' attribute to 2 or |
|           |       |     | above. If the message is truncated set the    |
|           |       |     | message attribute 'truncate' to false to see  |
|           |       |     | the complete list. To prevent this            |
|           |       |     | optimization, set the 'delete_unloaded_insts' |
|           |       |     | root/subdesign attribute to 'false' or        |
|           |       |     | 'preserve' instance attribute to 'true'.      |
|GLO-40     |Info   |    4|Combinational hierarchical blocks with         |
|           |       |     | identical inputs have been merged.            |
|           |       |     |This optimization usually reduces design area. |
|           |       |     | To prevent merging of combinational           |
|           |       |     | hierarchical blocks, set the                  |
|           |       |     | 'merge_combinational_hier_instances' root     |
|           |       |     | attribute to 'false' or the                   |
|           |       |     | 'merge_combinational_hier_instance' instance  |
|           |       |     | attribute to 'false'.                         |
|GLO-42     |Info   |   17|Equivalent sequential instances have been      |
|           |       |     | merged.                                       |
|           |       |     |To prevent merging of sequential instances, set|
|           |       |     | the 'optimize_merge_flops' and                |
|           |       |     | 'optimize_merge_latches' root attributes to   |
|           |       |     | 'false' or the 'optimize_merge_seq' instance  |
|           |       |     | attribute to 'false'.                         |
|GLO-45     |Info   |   34|Replacing the synchronous part of an always    |
|           |       |     | feeding back flip-flop with a logic constant. |
|           |       |     |To prevent this optimization, set              |
|           |       |     | 'optimize_constant_feedback_seqs' root        |
|           |       |     | attribute to 'false'. The instance attribute  |
|           |       |     | 'optimize_constant_feedback_seq' controls this|
|           |       |     | optimization.                                 |
|GLO-46     |Info   |    1|Combinational hierarchical instances are       |
|           |       |     | merged.                                       |
|GLO-51     |Info   |   23|Hierarchical instance automatically ungrouped. |
|           |       |     |Hierarchical instances can be automatically    |
|           |       |     | ungrouped to allow for better area or timing  |
|           |       |     | optimization. To prevent this ungroup, set the|
|           |       |     | root-level attribute 'auto_ungroup' to 'none'.|
|           |       |     | You can also prevent individual ungroup with  |
|           |       |     | setting the attribute 'ungroup_ok' of         |
|           |       |     | instances or modules to 'false'.              |
|LBR-9      |Warning|   26|Library cell has no output pins defined.       |
|           |       |     |Add the missing output pin(s)                  |
|           |       |     | , then reload the library. Else the library   |
|           |       |     | cell will be marked as timing model i.e.      |
|           |       |     | unusable. Timing_model means that the cell    |
|           |       |     | does not have any defined function. If there  |
|           |       |     | is no output pin, Genus will mark library cell|
|           |       |     | as unusable i.e. the attribute 'usable' will  |
|           |       |     | be marked to 'false' on the libcell.          |
|           |       |     | Therefore, the cell is not used for mapping   |
|           |       |     | and it will not be picked up from the library |
|           |       |     | for synthesis. If you query the attribute     |
|           |       |     | 'unusable_reason' on the libcell; result will |
|           |       |     | be: 'Library cell has no output pins.'Note:   |
|           |       |     | The message LBR-9 is only for the logical pins|
|           |       |     | and not for the power_ground pins. Genus will |
|           |       |     | depend upon the output function defined in the|
|           |       |     | pin group (output pin)                        |
|           |       |     | of the cell, to use it for mapping. The pg_pin|
|           |       |     | will not have any function defined.           |
|LBR-40     |Info   |   13|An unsupported construct was detected in this  |
|           |       |     | library.                                      |
|           |       |     |Check to see if this construct is really needed|
|           |       |     | for synthesis. Many liberty constructs are not|
|           |       |     | actually required.                            |
|LBR-81     |Warning|   12|Non-monotonic wireload model found.            |
|           |       |     |Non-monotonic wireload models can cause        |
|           |       |     | problems during synthesis and/or mapping.     |
|           |       |     | Raising some of the points in the curve to    |
|           |       |     | give it a monotonic shape.                    |
|LBR-96     |Warning|    4|Duplicate when conditions found.               |
|           |       |     |Ignoring the earlier when conditions and using |
|           |       |     | the latest condition.                         |
|LBR-155    |Info   |  136|Mismatch in unateness between 'timing_sense'   |
|           |       |     | attribute and the function.                   |
|           |       |     |The 'timing_sense' attribute will be respected.|
|LBR-158    |Warning|    1|Libcell will be treated as a timing model.     |
|           |       |     |Ensure that the relevant timing arcs are       |
|           |       |     | defined in the Liberty model of the libcell.  |
|LBR-161    |Info   |    1|Setting the maximum print count of this message|
|           |       |     | to 10 if information_level is less than 9.    |
|LBR-162    |Info   |   86|Both 'pos_unate' and 'neg_unate' timing_sense  |
|           |       |     | arcs have been processed.                     |
|           |       |     |Setting the 'timing_sense' to non_unate.       |
|LBR-412    |Info   |    2|Created nominal operating condition.           |
|           |       |     |The nominal operating condition is represented,|
|           |       |     | either by the nominal PVT values specified in |
|           |       |     | the library source                            |
|           |       |     | (via nom_process,nom_voltage and nom_temperatu|
|           |       |     | re respectively)                              |
|           |       |     | , or by the default PVT values (1.0,1.0,1.0). |
|PHYS-752   |Info   |    1|Partition Based Synthesis execution skipped.   |
|POPT-12    |Info   |    1|Could not find any user created clock-gating   |
|           |       |     | module.                                       |
|           |       |     |Looking for Integrated clock-gating cell in    |
|           |       |     | library.                                      |
|POPT-96    |Info   |    1|One or more cost groups were automatically     |
|           |       |     | created for clock gate enable paths.          |
|           |       |     |This feature can be disabled by setting the    |
|           |       |     | attribute lp_clock_gating_auto_cost_grouping  |
|           |       |     | false.                                        |
|POPT-507   |Info   |    2|Leakage power optimization was enabled, but    |
|           |       |     | single Vth class seems to be used as leakage  |
|           |       |     | values of the given libraries look too        |
|           |       |     | similar.                                      |
|           |       |     |The tool tries to classify the given libraries |
|           |       |     | into different Vth classes. If the leakage    |
|           |       |     | values of the given libraries are too similar,|
|           |       |     | the tool considers all libraries to be of the |
|           |       |     | same Vth class and multi-Vth optimization will|
|           |       |     | be limited.                                   |
|RTLOPT-30  |Info   |    9|Accepted resource sharing opportunity.         |
|RTLOPT-40  |Info   |    9|Transformed datapath macro.                    |
|RTLOPT-54  |Warning|  722|Use of 'parallel_case' pragma may hinder       |
|           |       |     | datapath resource sharing.                    |
|SYNTH-1    |Info   |    1|Synthesizing.                                  |
|TIM-1000   |Info   |    1|Multimode clock gating check is disabled.      |
|VLOGPT-601 |Warning|   12|Ignoring duplicate package definition.         |
---------------------------------------------------------------------------
Info    : Leakage power optimization was enabled, but single Vth class seems to be used as leakage values of the given libraries look too similar. [POPT-507]
Mapper: Libraries have:
	domain _default_: 371 combo usable cells and 70 sequential usable cells
Multi-threaded constant propagation [1|0] ...
WBDG1: st_g->g_tbr_mt = 1 for PASS1.
WBDG1: st_g->g_tbr_mt = 1 for PASS1.
Inserting clock-gating logic .....
Bailing without doing bdd_or bdd_size(cf_q)=8234 bdd_size(cf_qb)=8787
Bailing without doing bdd_or bdd_size(cf_q)=32329 bdd_size(cf_qb)=545
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        922		 98%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Enable not found                      6		  1%
  Timing exception in enable logic      0		  0%
  Register bank width too small         12		  1%
Total flip-flops                        940		100%
Total CG Modules                        40
WBDG1: st_g->g_tbr_mt = 1 for PASS1.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 sequential instances.
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 48 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id   |Sev |Count|                                                                                      Message Text                                                                                      |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|GB-6    |Info|    3|A datapath component has been ungrouped.                                                                                                                                                |
|GLO-34  |Info|    1|Deleting instances not driving any primary outputs.                                                                                                                                     |
|        |    |     |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of |
|        |    |     | deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete     |
|        |    |     | list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                                    |
|GLO-42  |Info|    4|Equivalent sequential instances have been merged.                                                                                                                                       |
|        |    |     |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to    |
|        |    |     | 'false'.                                                                                                                                                                               |
|GLO-51  |Info|    7|Hierarchical instance automatically ungrouped.                                                                                                                                          |
|        |    |     |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'.  |
|        |    |     | You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.                                                                    |
|POPT-96 |Info|    1|One or more cost groups were automatically created for clock gate enable paths.                                                                                                         |
|        |    |     |This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.                                                                                         |
|POPT-507|Info|    1|Leakage power optimization was enabled, but single Vth class seems to be used as leakage values of the given libraries look too similar.                                                |
|        |    |     |The tool tries to classify the given libraries into different Vth classes. If the leakage values of the given libraries are too similar, the tool considers all libraries to be of the  |
|        |    |     | same Vth class and multi-Vth optimization will be limited.                                                                                                                             |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clk_i' target slack:    59 ps
Target path end-point (Pin: id_stage_i_imd_val_q_reg[0][33]/d)

Cost Group 'cg_enable_group_clk_i' target slack:    61 ps
Target path end-point (Pin: cs_registers_i_mcycle_counter_i_string_RC_CG_HIER_INST2/RC_CGIC_INST/GATE (sky130_fd_sc_hd__sdlclkp_1/GATE))

clockgate: AllowExtraInstancesInCgHierarchyRAII
Info    : Removed a clock-gating instance. [CG-400]
        : Removed clock-gating instance 'hinst:ibex_core/cs_registers_i_string_RC_CG_HIER_INST12'.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   936        100.0
Excluded from State Retention     936        100.0
    - Will not convert            936        100.0
      - Preserved                   0          0.0
      - Power intent excluded     936        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i_u_mstack_epc_csr_rdata_q_reg[0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i_u_mepc_csr_rdata_q_reg[0]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i_u_mstack_epc_csr_rdata_q_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i_u_mepc_csr_rdata_q_reg[0]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Warning : Automatic CG test connection in generic has been forced on. [POPT-701]
        : Running automatic CG test connection in generic.
        : This feature has been deprecated. It will fully uniquify the design which may impact runtime. This feature will be removed in the next release.
Warning : CG test connection is running on a generic netlist. [POPT-702]
        : This will fully uniquify the design which may impact runtime. Consider moving test connection to post-map.
Info    : Attribute 'lp_clock_gating_test_signal' is not set. [POPT-703]
        : Skipping test connection for clock gates on design ibex_core, as 'lp_clock_gating_test_signal' is not set.
        : Indicate which test signal to use by setting the attribute 'lp_clock_gating_test_signal'.
PBS_Generic_Opt-Post - Elapsed_Time 206, CPU_Time 210.108901
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:03:32 (Aug22) |  412.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:58(00:04:01) |  00:03:30(00:03:26) | 100.0(100.0) |   23:06:58 (Aug22) |   1.02 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:03:32 (Aug22) |  412.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:58(00:04:01) |  00:03:30(00:03:26) | 100.0( 99.5) |   23:06:58 (Aug22) |   1.02 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:58(00:04:02) |  00:00:00(00:00:01) |   0.0(  0.5) |   23:06:59 (Aug22) |   1.02 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            4         -         -     14603    260115       412
##>G:Setup                              0         -         -         -         -         -
##>G:Early Clock Gating                 0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         1         -         -     14287    153019      1018
##>G:PostGen Opt                        2         -         -     14287    153019      1018
##>G:Early Clock Gating Cleanup         0         -         -         -         -         -
##>G:Misc                             204
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      211
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'ibex_core' to generic gates.
EarlyCg clean up, version 4
[Clock Gating] Simplifying datapath in light of clock gating ...
[Clock Gating] Simplifying datapath in light of clock gating done. (0 s.)
[Clock Gating] Declone clock gates (post_gen) ...
  Decloning clock-gating logic from design:ibex_core
Info    : Clock-gating instances are decloned. [POPT-56]
        : New decloned instance is string_RC_CG_DECLONE_HIER_INST 
            Old instances were:
           cs_registers_i_string_RC_CG_HIER_INST10
           cs_registers_i_u_mstack_epc_csr_string_RC_CG_HIER_INST13
        : See the Genus Low Power manual for more information on Clock-gating decloning.
Info    : Clock-gating instances are decloned. [POPT-56]
        : New decloned instance is string_RC_CG_DECLONE_HIER_INST71008 
            Old instances were:
           ex_block_i_gen_multdiv_fast.multdiv_i_string_RC_CG_HIER_INST28
           id_stage_i_string_RC_CG_HIER_INST20
Clock-gating declone status
===========================
Total number of clock-gating instances before: 39
Total number of clock-gating instances after : 37
[Clock Gating] Declone clock gates (post_gen) done. (0 s.)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(genus_script_IBEX_ICGC.tcl) 59: syn_map
#--------------------------------------------------------------------------
# Root attributes for category: opt
#--------------------------------------------------------------------------
# Feature                           | Attribute                | Value  
#--------------------------------------------------------------------------
# Net area optimization             | optimize_net_area        | true   
# Power optimization effort         | design_power_effort      | high   
# Do not use qbar sequential pins   | dont_use_qbar_seq_pins   | false  
#--------------------------------------------------------------------------

##Generic Timing Info for library domain: _default_ typical gate delay: 148.9 ps std_slew: 20.6 ps std_load: 5.1 fF
Mapping ChipWare ICG instances in ibex_core
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
Info    : Mapping. [SYNTH-4]
        : Mapping 'ibex_core' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 371 combo usable cells and 70 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:03:32 (Aug22) |  412.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:58(00:04:01) |  00:03:30(00:03:26) |  99.1( 99.0) |   23:06:58 (Aug22) |   1.02 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:58(00:04:02) |  00:00:00(00:00:01) |   0.0(  0.5) |   23:06:59 (Aug22) |   1.02 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:00(00:04:03) |  00:00:02(00:00:01) |   0.9(  0.5) |   23:07:00 (Aug22) |   1.02 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Leakage power optimization was enabled, but single Vth class seems to be used as leakage values of the given libraries look too similar. [POPT-507]
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:03:32 (Aug22) |  412.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:58(00:04:01) |  00:03:30(00:03:26) |  99.1( 98.6) |   23:06:58 (Aug22) |   1.02 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:58(00:04:02) |  00:00:00(00:00:01) |   0.0(  0.5) |   23:06:59 (Aug22) |   1.02 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:00(00:04:03) |  00:00:02(00:00:01) |   0.9(  0.5) |   23:07:00 (Aug22) |   1.02 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:00(00:04:04) |  00:00:00(00:00:01) |   0.0(  0.5) |   23:07:01 (Aug22) |   1.02 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Info    : Leakage power optimization was enabled, but single Vth class seems to be used as leakage values of the given libraries look too similar. [POPT-507]
Mapper: Libraries have:
	domain _default_: 371 combo usable cells and 70 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 48 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk_i' target slack:   104 ps
Target path end-point (Pin: id_stage_i_imd_val_q_reg[0][31]/d)

Cost Group 'cg_enable_group_clk_i' target slack:   102 ps
Target path end-point (Pin: id_stage_i_controller_i_string_RC_CG_HIER_INST0/RC_CGIC_INST/GATE (sky130_fd_sc_hd__sdlclkp_1/GATE))

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 48 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                78046    -1360 
            Worst cost_group: clk_i, WNS: -699.5
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][31]/D

               Cost Group            Target    Slack    Diff.  Constr.
----------------------------------------------------------------------
                    clk_i               104     -700     -20%     4000 
    cg_enable_group_clk_i               102     -661     -19%     4000 

 
Global incremental target info
==============================
Cost Group 'clk_i' target slack:  -676 ps
Target path end-point (Pin: id_stage_i_imd_val_q_reg[0][31]/D (sky130_fd_sc_hd__dfrtp_2/D))

Cost Group 'cg_enable_group_clk_i' target slack:  -661 ps
Target path end-point (Pin: if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_string_RC_CG_HIER_INST16/RC_CGIC_INST/GATE (sky130_fd_sc_hd__sdlclkp_1/GATE))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id   |  Sev  |Count|                                                                                    Message Text                                                                                     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|CG-400  |Info   |    1|Removed a clock-gating instance.                                                                                                                                                     |
|GLO-12  |Info   |    2|Replacing a flip-flop with a logic constant 0.                                                                                                                                       |
|        |       |     |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete|
|        |       |     | list of deleted sequential with command 'report sequential -deleted' (on Reason 'constant0').                                                                                       |
|GLO-34  |Info   |    1|Deleting instances not driving any primary outputs.                                                                                                                                  |
|        |       |     |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list |
|        |       |     | of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the        |
|        |       |     | complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                        |
|GLO-45  |Info   |    2|Replacing the synchronous part of an always feeding back flip-flop with a logic constant.                                                                                            |
|        |       |     |To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization.   |
|PA-7    |Info   |   44|Resetting power analysis results.                                                                                                                                                    |
|        |       |     |All computed switching activities are removed.                                                                                                                                       |
|PHYS-752|Info   |    1|Partition Based Synthesis execution skipped.                                                                                                                                         |
|POPT-56 |Info   |    2|Clock-gating instances are decloned.                                                                                                                                                 |
|        |       |     |See the Genus Low Power manual for more information on Clock-gating decloning.                                                                                                       |
|POPT-71 |Info   |    1|The clock gating instance is violating the 'lp_clock_gating_min_flops' constraint.                                                                                                   |
|        |       |     |Either the 'lp_clock_gating_min_flops' constraint value was changed or the driven flops were optimized. If the clock gating instance is not preserved it might be removed.           |
|POPT-96 |Info   |    1|One or more cost groups were automatically created for clock gate enable paths.                                                                                                      |
|        |       |     |This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.                                                                                      |
|POPT-507|Info   |    2|Leakage power optimization was enabled, but single Vth class seems to be used as leakage values of the given libraries look too similar.                                             |
|        |       |     |The tool tries to classify the given libraries into different Vth classes. If the leakage values of the given libraries are too similar, the tool considers all libraries to be of   |
|        |       |     | the same Vth class and multi-Vth optimization will be limited.                                                                                                                      |
|POPT-701|Warning|    1|Automatic CG test connection in generic has been forced on.                                                                                                                          |
|        |       |     |This feature has been deprecated. It will fully uniquify the design which may impact runtime. This feature will be removed in the next release.                                      |
|POPT-702|Warning|    1|CG test connection is running on a generic netlist.                                                                                                                                  |
|        |       |     |This will fully uniquify the design which may impact runtime. Consider moving test connection to post-map.                                                                           |
|POPT-703|Info   |    1|Attribute 'lp_clock_gating_test_signal' is not set.                                                                                                                                  |
|        |       |     |Indicate which test signal to use by setting the attribute 'lp_clock_gating_test_signal'.                                                                                            |
|SYNTH-2 |Info   |    1|Done synthesizing.                                                                                                                                                                   |
|SYNTH-4 |Info   |    1|Mapping.                                                                                                                                                                             |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr               71854    -1547 
            Worst cost_group: cg_enable_group_clk_i, WNS: -783.3
            Path: if_stage_i_instr_rdata_alu_id_o_reg[25]/CK -->
                   if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_string_RC_CG_HIER_INST16/RC_CGIC_INST/GATE

               Cost Group            Target    Slack    Diff.  Constr.
----------------------------------------------------------------------
                    clk_i              -676     -764      -2%     4000 
    cg_enable_group_clk_i              -661     -783      -3%     4000 


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   934        100.0
Excluded from State Retention     934        100.0
    - Will not convert            934        100.0
      - Preserved                   0          0.0
      - Power intent excluded     934        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 121, CPU_Time 126.54237100000003
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:03:32 (Aug22) |  412.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:58(00:04:01) |  00:03:30(00:03:26) |  62.0( 62.4) |   23:06:58 (Aug22) |   1.02 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:58(00:04:02) |  00:00:00(00:00:01) |   0.0(  0.3) |   23:06:59 (Aug22) |   1.02 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:00(00:04:03) |  00:00:02(00:00:01) |   0.6(  0.3) |   23:07:00 (Aug22) |   1.02 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:00(00:04:04) |  00:00:00(00:00:01) |   0.0(  0.3) |   23:07:01 (Aug22) |   1.02 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:07(00:06:05) |  00:02:06(00:02:01) |  37.4( 36.7) |   23:09:02 (Aug22) |  980.5 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/ibex_core/fv_map.fv.json' for netlist 'fv/ibex_core/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/ibex_core/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/ibex_core/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 6, CPU_Time 5.764283999999975
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:03:32 (Aug22) |  412.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:58(00:04:01) |  00:03:30(00:03:26) |  61.0( 61.3) |   23:06:58 (Aug22) |   1.02 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:58(00:04:02) |  00:00:00(00:00:01) |   0.0(  0.3) |   23:06:59 (Aug22) |   1.02 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:00(00:04:03) |  00:00:02(00:00:01) |   0.6(  0.3) |   23:07:00 (Aug22) |   1.02 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:00(00:04:04) |  00:00:00(00:00:01) |   0.0(  0.3) |   23:07:01 (Aug22) |   1.02 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:07(00:06:05) |  00:02:06(00:02:01) |  36.7( 36.0) |   23:09:02 (Aug22) |  980.5 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:13(00:06:11) |  00:00:05(00:00:06) |   1.7(  1.8) |   23:09:08 (Aug22) |  954.5 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Attribute 'lp_clock_gating_test_signal' is not set. [POPT-703]
        : Skipping test connection for clock gates on design ibex_core, as 'lp_clock_gating_test_signal' is not set.
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.2264949999999999
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:03:32 (Aug22) |  412.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:58(00:04:01) |  00:03:30(00:03:26) |  61.0( 61.3) |   23:06:58 (Aug22) |   1.02 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:58(00:04:02) |  00:00:00(00:00:01) |   0.0(  0.3) |   23:06:59 (Aug22) |   1.02 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:00(00:04:03) |  00:00:02(00:00:01) |   0.6(  0.3) |   23:07:00 (Aug22) |   1.02 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:00(00:04:04) |  00:00:00(00:00:01) |   0.0(  0.3) |   23:07:01 (Aug22) |   1.02 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:07(00:06:05) |  00:02:06(00:02:01) |  36.8( 36.0) |   23:09:02 (Aug22) |  980.5 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:13(00:06:11) |  00:00:05(00:00:06) |   1.7(  1.8) |   23:09:08 (Aug22) |  954.5 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:12(00:06:11) |  00:00:00(00:00:00) |  -0.1(  0.0) |   23:09:08 (Aug22) |  954.5 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:ibex_core ... 

Info    : Attribute 'lp_clock_gating_test_signal' is not set. [POPT-703]
        : Skipping test connection for clock gates on design ibex_core, as 'lp_clock_gating_test_signal' is not set.
  Decloning clock-gating logic from design:ibex_core
Clock-gating declone status
===========================
Total number of clock-gating instances before: 37
Total number of clock-gating instances after : 37
Time taken by ConstProp Step: 00:00:01
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 1, CPU_Time 2.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:03:32 (Aug22) |  412.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:58(00:04:01) |  00:03:30(00:03:26) |  60.7( 61.1) |   23:06:58 (Aug22) |   1.02 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:58(00:04:02) |  00:00:00(00:00:01) |   0.0(  0.3) |   23:06:59 (Aug22) |   1.02 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:00(00:04:03) |  00:00:02(00:00:01) |   0.6(  0.3) |   23:07:00 (Aug22) |   1.02 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:00(00:04:04) |  00:00:00(00:00:01) |   0.0(  0.3) |   23:07:01 (Aug22) |   1.02 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:07(00:06:05) |  00:02:06(00:02:01) |  36.6( 35.9) |   23:09:02 (Aug22) |  980.5 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:13(00:06:11) |  00:00:05(00:00:06) |   1.7(  1.8) |   23:09:08 (Aug22) |  954.5 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:12(00:06:11) |  00:00:00(00:00:00) |  -0.1(  0.0) |   23:09:08 (Aug22) |  954.5 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:14(00:06:12) |  00:00:02(00:00:01) |   0.6(  0.3) |   23:09:09 (Aug22) |  954.5 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                 71804    -1501   -218878         0        0
            Worst cost_group: cg_enable_group_clk_i, WNS: -756.5
            Path: if_stage_i_instr_rdata_alu_id_o_reg[25]/CK -->
                   if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_string_RC_CG_HIER_INST16/RC_CGIC_INST/GATE

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_delay                71804    -1501   -218878         0        0      11016 
            Worst cost_group: cg_enable_group_clk_i, WNS: -756.5
            Path: if_stage_i_instr_rdata_alu_id_o_reg[25]/CK -->
                   if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_string_RC_CG_HIER_INST16/RC_CGIC_INST/GATE
 incr_delay                74893    -1040   -156921         0        0      12578 
            Worst cost_group: cg_enable_group_clk_i, WNS: -529.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
              id_stage_i_controller_i_string_RC_CG_HIER_INST0/RC_CGIC_INST/GATE
 incr_delay                75141     -972   -146972         0        0      12835 
            Worst cost_group: cg_enable_group_clk_i, WNS: -510.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[0]/CLK -->
              id_stage_i_controller_i_string_RC_CG_HIER_INST0/RC_CGIC_INST/GATE
 incr_delay                76275     -773   -120854         0        0      13570 
            Worst cost_group: clk_i, WNS: -462.3
            Path: if_stage_i_instr_rdata_alu_id_o_reg[0]/CLK -->
                    id_stage_i_imd_val_q_reg[0][31]/D
 incr_delay                77108     -730   -120328         0        0      13926 
            Worst cost_group: clk_i, WNS: -462.3
            Path: if_stage_i_instr_rdata_alu_id_o_reg[0]/CLK -->
                    id_stage_i_imd_val_q_reg[0][31]/D
 incr_delay                77217     -693   -119782         0        0      14007 
            Worst cost_group: clk_i, WNS: -462.3
            Path: if_stage_i_instr_rdata_alu_id_o_reg[0]/CLK -->
                    id_stage_i_imd_val_q_reg[0][31]/D
 incr_delay                77348     -680   -116106         0        0      14116 
            Worst cost_group: clk_i, WNS: -461.9
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][31]/D
 incr_delay                77401     -673   -115431         0        0      14148 
            Worst cost_group: clk_i, WNS: -461.9
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][31]/D
 incr_delay                77404     -672   -115414         0        0      14153 
            Worst cost_group: clk_i, WNS: -461.9
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][31]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz      1515  (      557 /      614 )  7.27
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       340  (        0 /        0 )  0.00
    plc_st_fence       340  (        0 /        0 )  0.00
        plc_star       340  (        0 /        0 )  0.00
      plc_laf_st       340  (        0 /        0 )  0.00
 plc_laf_st_fence       340  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt       749  (      164 /      168 )  3.22
   plc_laf_lo_st       349  (        0 /        0 )  0.00
       plc_lo_st       349  (        0 /        0 )  0.00
        mb_split       349  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_tns                  77404     -672   -115414         0        0      14153 
            Worst cost_group: clk_i, WNS: -461.9
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][31]/D
 incr_tns                  77233     -650    -53532         0        0      13986 
            Worst cost_group: clk_i, WNS: -443.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[0]/CLK -->
                    id_stage_i_imd_val_q_reg[0][31]/D
 incr_tns                  77232     -643    -53483         0        0      14002 
            Worst cost_group: clk_i, WNS: -443.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[0]/CLK -->
                    id_stage_i_imd_val_q_reg[0][31]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz      1881  (      220 /      404 )  5.45
   plc_laf_lo_st      1661  (        0 /        0 )  0.00
       plc_lo_st      1661  (        0 /        0 )  0.00
            fopt      1661  (        0 /        0 )  0.11
       crit_dnsz      1869  (      294 /      512 )  4.11
             dup      1367  (        5 /       14 )  0.22
        setup_dn      1362  (        0 /        1 )  0.01
        mb_split      1362  (        0 /        0 )  0.01

PBS_TechMap-Postmap Cleanup - Elapsed_Time 23, CPU_Time 24.505746999999815
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:03:32 (Aug22) |  412.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:58(00:04:01) |  00:03:30(00:03:26) |  56.7( 57.2) |   23:06:58 (Aug22) |   1.02 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:58(00:04:02) |  00:00:00(00:00:01) |   0.0(  0.3) |   23:06:59 (Aug22) |   1.02 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:00(00:04:03) |  00:00:02(00:00:01) |   0.5(  0.3) |   23:07:00 (Aug22) |   1.02 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:00(00:04:04) |  00:00:00(00:00:01) |   0.0(  0.3) |   23:07:01 (Aug22) |   1.02 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:07(00:06:05) |  00:02:06(00:02:01) |  34.1( 33.6) |   23:09:02 (Aug22) |  980.5 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:13(00:06:11) |  00:00:05(00:00:06) |   1.6(  1.7) |   23:09:08 (Aug22) |  954.5 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:12(00:06:11) |  00:00:00(00:00:00) |  -0.1(  0.0) |   23:09:08 (Aug22) |  954.5 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:14(00:06:12) |  00:00:02(00:00:01) |   0.5(  0.3) |   23:09:09 (Aug22) |  954.5 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:39(00:06:35) |  00:00:24(00:00:23) |   6.6(  6.4) |   23:09:32 (Aug22) |  964.4 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:03:32 (Aug22) |  412.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:58(00:04:01) |  00:03:30(00:03:26) |  56.5( 57.2) |   23:06:58 (Aug22) |   1.02 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:58(00:04:02) |  00:00:00(00:00:01) |   0.0(  0.3) |   23:06:59 (Aug22) |   1.02 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:00(00:04:03) |  00:00:02(00:00:01) |   0.5(  0.3) |   23:07:00 (Aug22) |   1.02 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:00(00:04:04) |  00:00:00(00:00:01) |   0.0(  0.3) |   23:07:01 (Aug22) |   1.02 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:07(00:06:05) |  00:02:06(00:02:01) |  34.0( 33.6) |   23:09:02 (Aug22) |  980.5 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:13(00:06:11) |  00:00:05(00:00:06) |   1.6(  1.7) |   23:09:08 (Aug22) |  954.5 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:12(00:06:11) |  00:00:00(00:00:00) |  -0.1(  0.0) |   23:09:08 (Aug22) |  954.5 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:14(00:06:12) |  00:00:02(00:00:01) |   0.5(  0.3) |   23:09:09 (Aug22) |  954.5 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:39(00:06:35) |  00:00:24(00:00:23) |   6.6(  6.4) |   23:09:32 (Aug22) |  964.4 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:40(00:06:35) |  00:00:01(00:00:00) |   0.3(  0.0) |   23:09:32 (Aug22) |  964.4 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -     14285    152980      1018
##>M:Pre Cleanup                        1         -         -     14285    152980      1018
##>M:Setup                              0         -         -         -         -         -
##>M:Early Clock Gating                 0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      6         -         -      9044     71854       954
##>M:Const Prop                         0      -756    218924      9044     71854       954
##>M:Cleanup                           23      -443     53483     10147     77231       964
##>M:MBCI                               0         -         -     10147     77231       964
##>M:PostGen Opt                        0         -         -         -         -         -
##>M:Early Clock Gating Cleanup         0         -         -         -         -         -
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                             122
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      152
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'ibex_core'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(genus_script_IBEX_ICGC.tcl) 60: syn_opt
Info    : Leakage power optimization was enabled, but single Vth class seems to be used as leakage values of the given libraries look too similar. [POPT-507]
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'ibex_core' using 'high' effort.
Info: adm_seq_power_effort_experimental for incremental opto
Info    : Leakage power optimization was enabled, but single Vth class seems to be used as leakage values of the given libraries look too similar. [POPT-507]
Info    : Attribute 'lp_clock_gating_test_signal' is not set. [POPT-703]
        : Skipping test connection for clock gates on design ibex_core, as 'lp_clock_gating_test_signal' is not set.
  Decloning clock-gating logic from design:ibex_core
Forcing hierarchical CG on for clock_gating declone -hier
Clock-gating declone status
===========================
Total number of clock-gating instances before: 37
Total number of clock-gating instances after : 37
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_iopt                 77232     -643    -53483         0        0      14002 
            Worst cost_group: clk_i, WNS: -443.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[0]/CLK -->
                    id_stage_i_imd_val_q_reg[0][31]/D
-------------------------------------------------------------------------------
 const_prop                77229     -643    -53483         0        0      14000 
            Worst cost_group: clk_i, WNS: -443.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[0]/CLK -->
                    id_stage_i_imd_val_q_reg[0][31]/D
 simp_cc_inputs            76930     -642    -53198         0        0      13959 
            Worst cost_group: clk_i, WNS: -442.4
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][31]/D
-------------------------------------------------------------------------------
 hi_fo_buf                 76930     -642    -53198         0        0      13959 
            Worst cost_group: clk_i, WNS: -442.4
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][31]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_delay                76930     -642    -53198         0        0      13959 
            Worst cost_group: clk_i, WNS: -442.4
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][31]/D
 incr_delay                77299     -598    -52502         0        0      14403 
            Worst cost_group: clk_i, WNS: -398.5
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][33]/D
 incr_delay                77635     -571    -51978         0        0      14645 
            Worst cost_group: clk_i, WNS: -371.6
            Path: if_stage_i_instr_rdata_alu_id_o_reg[0]/CLK -->
                    id_stage_i_imd_val_q_reg[0][33]/D
 incr_delay                77825     -557    -52188         0        0      14767 
            Worst cost_group: clk_i, WNS: -357.2
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[1]/CK -->
   rf_wdata_wb_ecc_o[23]
 incr_delay                77948     -536    -51653         0        0      14938 
            Worst cost_group: clk_i, WNS: -336.0
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[1]/CK -->
   rf_wdata_wb_ecc_o[23]
 incr_delay                78049     -523    -51557         0        0      15040 
            Worst cost_group: clk_i, WNS: -320.1
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   rf_wdata_wb_ecc_o[24]
 incr_delay                78386     -495    -50802         0        0      15382 
            Worst cost_group: clk_i, WNS: -295.5
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][33]/D
 incr_delay                78612     -474    -50249         0        0      15745 
            Worst cost_group: clk_i, WNS: -276.5
            Path: if_stage_i_instr_rdata_alu_id_o_reg[0]/CLK -->
                    id_stage_i_imd_val_q_reg[0][33]/D
 incr_delay                78746     -460    -49348         0        0      15853 
            Worst cost_group: clk_i, WNS: -267.8
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][32]/D
 incr_delay                78992     -456    -57487         0        0      15968 
            Worst cost_group: clk_i, WNS: -264.0
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][32]/D
 incr_delay                78999     -456    -57487         0        0      15982 
            Worst cost_group: clk_i, WNS: -263.7
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][32]/D
 incr_delay                79042     -453    -57302         0        0      16071 
            Worst cost_group: clk_i, WNS: -260.7
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][33]/D
 incr_delay                79202     -450    -57486         0        0      16192 
            Worst cost_group: clk_i, WNS: -257.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[0]/CLK -->
                    id_stage_i_imd_val_q_reg[0][32]/D
 incr_delay                79201     -447    -57322         0        0      16163 
            Worst cost_group: clk_i, WNS: -255.0
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][32]/D
 incr_delay                79546     -407    -55331         0        0      16330 
            Worst cost_group: clk_i, WNS: -255.0
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][32]/D
 incr_delay                79846     -372    -54089         0        0      16518 
            Worst cost_group: clk_i, WNS: -255.0
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][32]/D
 incr_delay                79925     -361    -53751         0        0      16561 
            Worst cost_group: clk_i, WNS: -255.0
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][32]/D
 incr_delay                79915     -344    -53156         0        0      16555 
            Worst cost_group: clk_i, WNS: -255.0
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][32]/D
 incr_delay                80136     -311    -52592         0        0      16778 
            Worst cost_group: clk_i, WNS: -255.0
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][32]/D
 incr_delay                80219     -303    -52249         0        0      16875 
            Worst cost_group: clk_i, WNS: -255.0
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][32]/D
 incr_delay                80278     -297    -52067         0        0      16922 
            Worst cost_group: clk_i, WNS: -255.0
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][32]/D
 incr_delay                80443     -273    -50912         0        0      17063 
            Worst cost_group: clk_i, WNS: -255.0
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][32]/D
 incr_delay                80471     -269    -49625         0        0      17093 
            Worst cost_group: clk_i, WNS: -255.0
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][32]/D
 incr_delay                80510     -265    -49428         0        0      17118 
            Worst cost_group: clk_i, WNS: -255.0
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][32]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz      2383  (      538 /      838 )  17.58
       crit_upsz      2319  (      277 /      364 )  6.61
       crit_slew      1094  (       41 /      131 )  3.34
        setup_dn       841  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       841  (        0 /        0 )  0.00
    plc_st_fence       841  (        0 /        0 )  0.00
        plc_star       841  (        0 /        0 )  0.00
      plc_laf_st       841  (        0 /        0 )  0.00
 plc_laf_st_fence       841  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st       841  (        0 /        0 )  0.00
       plc_lo_st       841  (        0 /        0 )  0.00
            fopt       841  (        0 /        0 )  0.03
       crit_swap       918  (        6 /        9 )  0.68
       mux2_swap       842  (        0 /        0 )  0.00
       crit_dnsz      1295  (       30 /       36 )  1.73
       load_swap       867  (        2 /        2 )  0.48
            fopt      1079  (       32 /       43 )  1.80
        setup_dn       830  (        0 /        0 )  0.00
       load_isol      1290  (       98 /      111 )  7.06
       load_isol       864  (        0 /        0 )  0.55
        move_for      1062  (       14 /       17 )  1.10
        move_for       883  (        0 /        0 )  0.26
          rem_bi       883  (        0 /        2 )  0.05
         offload       883  (        0 /        0 )  0.02
          rem_bi       921  (        1 /       47 )  1.13
         offload       887  (        0 /        5 )  0.48
           phase       887  (        0 /        0 )  0.00
        in_phase       887  (        0 /        0 )  0.00
       merge_bit      1000  (        8 /       15 )  0.29
     merge_idrvr       857  (        0 /        0 )  0.00
     merge_iload       857  (        0 /        0 )  0.00
    merge_idload       894  (        1 /       19 )  0.69
      merge_drvr       864  (        0 /        3 )  0.07
      merge_load       864  (        0 /        3 )  0.07
          decomp       918  (       12 /       14 )  2.27
        p_decomp       848  (        0 /        0 )  1.11
       gate_deco       261  (        7 /        7 )  4.00
       gcomp_tim      2777  (       33 /       56 )  9.56
        levelize       904  (        0 /        0 )  0.00
        mb_split       904  (        0 /        0 )  0.01
             dup       904  (        1 /        3 )  0.71
      mux_retime       901  (        0 /        0 )  0.00
         buf2inv       901  (        0 /        0 )  0.00
             exp       231  (       18 /      199 )  3.87
       gate_deco       447  (        4 /        4 )  6.98
       gcomp_tim      2276  (       18 /       35 )  8.01
  inv_pair_2_buf      1008  (        1 /        1 )  0.02

 incr_delay                80789     -258    -49028         0        0      17252 
            Worst cost_group: clk_i, WNS: -247.5
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][33]/D
 incr_delay                80969     -249    -46351         0        0      17333 
            Worst cost_group: clk_i, WNS: -239.4
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][32]/D
 incr_delay                80972     -249    -46343         0        0      17334 
            Worst cost_group: clk_i, WNS: -239.0
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][33]/D
 incr_delay                82009     -150    -22238         0        0      17867 
            Worst cost_group: clk_i, WNS: -140.2
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][33]/D
 incr_delay                82199     -137    -14792         0        0      17927 
            Worst cost_group: clk_i, WNS: -127.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    id_stage_i_branch_jump_set_done_q_reg/D
 incr_delay                82005      -80     -5354         0        0      17651 
            Worst cost_group: clk_i, WNS: -80.6
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][31]/D
 incr_delay                82583      -52     -4005         0        0      18059 
            Worst cost_group: clk_i, WNS: -52.4
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][31]/D
 incr_delay                82586      -51     -3848         0        0      17988 
            Worst cost_group: clk_i, WNS: -51.5
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][31]/D
 incr_delay                82713      -42     -2279         0        0      18065 
            Worst cost_group: clk_i, WNS: -42.3
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][24]/D
 incr_delay                82735      -40     -2179         0        0      17998 
            Worst cost_group: clk_i, WNS: -40.4
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][24]/D
 incr_delay                82795      -21      -766         0        0      17959 
            Worst cost_group: clk_i, WNS: -21.7
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][33]/D
 incr_delay                83204       -8      -156         0        0      18307 
            Worst cost_group: clk_i, WNS: -8.7
            Path: id_stage_i_id_fsm_q_reg/CK -->
        if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fetch_addr_q_reg[27]/D
 incr_delay                83151       -6       -78         0        0      18195 
            Worst cost_group: clk_i, WNS: -6.2
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][31]/D
 incr_delay                83196       -4       -35         0        0      18208 
            Worst cost_group: clk_i, WNS: -4.1
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][29]/D
 incr_delay                83267       -1        -1         0        0      18201 
            Worst cost_group: clk_i, WNS: -1.5
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][29]/D
 incr_delay                83248        0         0         0        0      18192 
 incr_delay                83248        0         0         0        0      18192 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220       112  (       23 /      104 )  21.81
        crr_glob       180  (       11 /       23 )  1.67
         crr_200       359  (      134 /      345 )  11.93
        crr_glob       765  (      112 /      134 )  1.85
         crr_300       231  (       84 /      223 )  11.00
        crr_glob       526  (       72 /       84 )  1.52
         crr_400        41  (        5 /       38 )  2.27
        crr_glob        87  (        3 /        5 )  0.19
         crr_111        63  (        4 /       60 )  5.71
        crr_glob        67  (        0 /        4 )  0.28
         crr_210        41  (        3 /       38 )  3.34
        crr_glob        67  (        0 /        3 )  0.20
         crr_110        69  (        7 /       66 )  3.69
        crr_glob        76  (        3 /        7 )  0.27
         crr_101       373  (      179 /      348 )  17.28
        crr_glob       855  (      158 /      179 )  3.16
         crr_201       268  (      110 /      256 )  15.75
        crr_glob       582  (       94 /      110 )  2.51
         crr_211       256  (      100 /      246 )  43.10
        crr_glob       722  (       73 /      100 )  4.30
        crit_msz       373  (      124 /      162 )  3.11
       crit_upsz       327  (       53 /       63 )  1.03
       crit_slew        78  (        0 /        3 )  0.22
        setup_dn       154  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        78  (        0 /        0 )  0.00
    plc_st_fence        78  (        0 /        0 )  0.00
        plc_star        78  (        0 /        0 )  0.00
      plc_laf_st        78  (        0 /        0 )  0.00
 plc_laf_st_fence        78  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        78  (        0 /        0 )  0.00
            fopt       298  (       26 /       28 )  0.57
       crit_swap        78  (        0 /        0 )  0.03
       mux2_swap        78  (        0 /        0 )  0.00
       crit_dnsz       216  (       13 /       18 )  0.41
       load_swap       132  (        1 /        1 )  0.07
            fopt       298  (       26 /       28 )  0.57
        setup_dn       154  (        0 /        0 )  0.00
       load_isol       241  (        8 /        8 )  0.79
       load_isol       241  (        8 /        8 )  0.79
        move_for       156  (        1 /        1 )  0.10
        move_for       156  (        1 /        1 )  0.10
          rem_bi       152  (        0 /        9 )  0.23
         offload       152  (        0 /        0 )  0.07
          rem_bi       152  (        0 /        9 )  0.23
         offload       152  (        0 /        0 )  0.07
       merge_bit        84  (        0 /        0 )  0.02
     merge_idrvr        76  (        0 /        0 )  0.00
     merge_iload        76  (        0 /        0 )  0.00
    merge_idload        76  (        0 /        0 )  0.00
      merge_drvr        76  (        0 /        0 )  0.00
      merge_load        76  (        0 /        0 )  0.00
           phase        76  (        0 /        0 )  0.00
          decomp        91  (        1 /        1 )  0.18
        p_decomp        73  (        0 /        0 )  0.10
       gate_deco        63  (        0 /        0 )  0.89
       gcomp_tim       829  (        6 /       21 )  2.94
        levelize       103  (        0 /        0 )  0.00
        mb_split       103  (        0 /        0 )  0.00
        in_phase       103  (        0 /        0 )  0.00
             dup       103  (        0 /        0 )  0.02
      mux_retime       103  (        0 /        0 )  0.00
         buf2inv       103  (        0 /        0 )  0.00
             exp        15  (        2 /       15 )  0.26
       gate_deco        63  (        0 /        0 )  0.89
       gcomp_tim       829  (        6 /       21 )  2.94
  inv_pair_2_buf        70  (        0 /        0 )  0.00
 init_drc                  83248        0         0         0        0      18192 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  83248        0         0         0        0      18192 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 83248        0         0         0        0      18192 
 undup                     83239        0         0         0        0      18190 
 rem_buf                   82643        0         0         0        0      17950 
 rem_inv                   79162        0         0         0        0      16963 
 merge_bi                  78062        0         0         0        0      16689 
 merge_bi                  78052        0         0         0        0      16686 
 merge_bi                  77926        0         0         0        0      16642 
 rem_inv_qb                77791        0         0         0        0      16617 
 seq_res_area              77744        0         0         0        0      16613 
 seq_res_area              77680        0         0         0        0      16542 
 io_phase                  77232        0         0         0        0      16278 
 gate_comp                 76753        0         0         0        0      16057 
 glob_area                 75931        0         0         0        0      16126 
 area_down                 74551        0         0         0        0      14339 
 rem_buf                   74456        0         0         0        0      14267 
 rem_inv                   74115        0         0         0        0      14175 
 merge_bi                  74033        0         0         0        0      14146 
 merge_bi                  74023        0         0         0        0      14139 
 merge_bi                  73993        0         0         0        0      14131 
 rem_inv_qb                73963        0         0         0        0      14131 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        11  (        3 /        5 )  0.10
         rem_buf       168  (       87 /       98 )  0.82
         rem_inv      1530  (      783 /      832 )  4.71
        merge_bi       603  (      321 /      374 )  2.74
      rem_inv_qb       107  (        1 /        2 )  0.23
    seq_res_area        26  (        6 /        6 )  7.62
        io_phase       553  (      150 /      165 )  2.06
       gate_comp      3036  (      125 /      150 )  10.47
       gcomp_mog        52  (        0 /        0 )  1.34
       glob_area        76  (       58 /       76 )  2.73
       area_down       366  (      221 /      247 )  4.45
      size_n_buf         2  (        0 /        0 )  0.11
  gate_deco_area         0  (        0 /        0 )  0.01
         rem_buf        79  (       16 /       22 )  0.28
         rem_inv       539  (       82 /       99 )  1.53
        merge_bi       272  (       39 /       74 )  1.08
      rem_inv_qb        75  (        1 /        2 )  0.18

                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_power                73963        0         0         0        0      14131 
 p_rem_buf                 73919        0         0         0        0      14125 
 p_rem_inv                 73893        0         0         0        0      14117 
 p_merge_bi                73889        0         0         0        0      14116 
 io_phase                  73863        0         0         0        0      14096 
 gate_comp                 73782        0         0         0        0      14035 
 glob_power                73497        0         0         0        0      13755 
 power_down                73555        0         0         0        0      13191 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       p_rem_buf        63  (        8 /       11 )  0.17
       p_rem_inv       430  (        7 /       21 )  1.01
      p_merge_bi       230  (        1 /       34 )  0.82
        io_phase       346  (       17 /       30 )  1.11
       gate_comp      2788  (       23 /       33 )  8.79
       gcomp_mog        52  (        0 /        1 )  1.35
      glob_power        82  (       70 /       82 )  3.44
      power_down       589  (      293 /      344 )  6.26
      size_n_buf         1  (        0 /        0 )  0.09

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_delay                73555        0         0         0        0      13191 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  73555        0         0         0        0      13191 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  73555        0         0         0        0      13191 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 73555        0         0         0        0      13191 
 undup                     73547        0         0         0        0      13190 
 rem_inv                   73504        0         0         0        0      13184 
 merge_bi                  73494        0         0         0        0      13181 
 io_phase                  73487        0         0         0        0      13179 
 gate_comp                 73470        0         0         0        0      13175 
 area_down                 73349        0         0         0        0      13045 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        12  (        2 /        2 )  0.09
         rem_buf        55  (        0 /        3 )  0.15
         rem_inv       419  (        9 /       15 )  1.00
        merge_bi       230  (        4 /       32 )  1.03
      rem_inv_qb        69  (        0 /        1 )  0.24
        io_phase       321  (        5 /       19 )  1.02
       gate_comp      2721  (        7 /       40 )  9.14
       gcomp_mog        52  (        0 /        1 )  1.43
       glob_area        47  (        0 /       47 )  3.01
       area_down       334  (       39 /       67 )  3.36
      size_n_buf         0  (        0 /        0 )  0.06
  gate_deco_area         0  (        0 /        0 )  0.00

                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_power                73349        0         0         0        0      13045 
 p_rem_buf                 73345        0         0         0        0      13044 
 p_rem_inv                 73332        0         0         0        0      13043 
 p_merge_bi                73319        0         0         0        0      13039 
 io_phase                  73316        0         0         0        0      13037 
 gate_comp                 73314        0         0         0        0      13037 
 glob_power                73287        0         0         0        0      13016 
 power_down                73330        0         0         0        0      12965 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       p_rem_buf        55  (        1 /        4 )  0.13
       p_rem_inv       405  (        2 /        8 )  0.88
      p_merge_bi       224  (        5 /       28 )  0.80
        io_phase       309  (        2 /       14 )  0.87
       gate_comp      2703  (        2 /       30 )  8.67
       gcomp_mog        52  (        0 /        1 )  1.46
      glob_power        58  (       22 /       58 )  3.15
      power_down       503  (       45 /       77 )  4.86
      size_n_buf         1  (        0 /        0 )  0.07

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_delay                73330        0         0         0        0      12965 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  73330        0         0         0        0      12965 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_power                73330        0         0         0        0      12965 
 p_rem_buf                 73327        0         0         0        0      12965 
 p_rem_inv                 73330        0         0         0        0      12964 
 glob_power                73328        0         0         0        0      12964 
 power_down                73325        0         0         0        0      12953 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       p_rem_buf        54  (        1 /        4 )  0.14
       p_rem_inv       400  (        1 /        7 )  1.01
      p_merge_bi       218  (        0 /       18 )  0.74
        io_phase       307  (        0 /       15 )  0.90
       gate_comp      2698  (        0 /       29 )  9.08
       gcomp_mog        52  (        0 /        1 )  1.47
      glob_power        48  (        2 /       48 )  3.43
      power_down       492  (       11 /       48 )  4.33
      size_n_buf         0  (        0 /        0 )  0.07

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id   |Sev |Count|                                                                                      Message Text                                                                                      |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|CFM-1   |Info|    1|Wrote dofile.                                                                                                                                                                           |
|CFM-5   |Info|    1|Wrote formal verification information.                                                                                                                                                  |
|GB-6    |Info|    3|A datapath component has been ungrouped.                                                                                                                                                |
|GLO-51  |Info|    6|Hierarchical instance automatically ungrouped.                                                                                                                                          |
|        |    |     |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'.  |
|        |    |     | You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.                                                                    |
|PA-7    |Info|    4|Resetting power analysis results.                                                                                                                                                       |
|        |    |     |All computed switching activities are removed.                                                                                                                                          |
|POPT-96 |Info|    2|One or more cost groups were automatically created for clock gate enable paths.                                                                                                         |
|        |    |     |This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.                                                                                         |
|POPT-507|Info|    2|Leakage power optimization was enabled, but single Vth class seems to be used as leakage values of the given libraries look too similar.                                                |
|        |    |     |The tool tries to classify the given libraries into different Vth classes. If the leakage values of the given libraries are too similar, the tool considers all libraries to be of the  |
|        |    |     | same Vth class and multi-Vth optimization will be limited.                                                                                                                             |
|POPT-703|Info|    3|Attribute 'lp_clock_gating_test_signal' is not set.                                                                                                                                     |
|        |    |     |Indicate which test signal to use by setting the attribute 'lp_clock_gating_test_signal'.                                                                                               |
|SYNTH-5 |Info|    1|Done mapping.                                                                                                                                                                           |
|SYNTH-7 |Info|    1|Incrementally optimizing.                                                                                                                                                               |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 9154 positive slack instances before path adjust. 
Clock:  [0 s]! 

 4005 positive slack instances after path adjust of -100.0 ps. 
 


                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                  73325     -100    -11263         0        0
            Worst cost_group: clk_i, WNS: -100.0
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][27]/D
 incr_tns                  73378      -99     -5315         0        0
            Worst cost_group: clk_i, WNS: -99.1
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][33]/D
 incr_tns                  73378      -99     -5315         0        0
            Worst cost_group: clk_i, WNS: -99.1
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][33]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz      3182  (       87 /      360 )  7.53
   plc_laf_lo_st      3095  (        0 /        0 )  0.00
       plc_lo_st      3095  (        0 /        0 )  0.00
            fopt      3095  (        0 /        0 )  0.20
       crit_dnsz      3985  (      168 /      442 )  6.29
             dup      2927  (        0 /        0 )  0.26
        setup_dn      2927  (        0 /        0 )  0.08
       crr_local         0  (        0 /        0 )  0.00
         buf2inv      2927  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

Clock:  [15 s]! 

 9122 positive slack instances after TNS Optimization. 
Runtime spent in Timer Init is 0hr: 0min: 1secs 
9077 driver-metric pairs supplied

 
Global Optimization Status
==========================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_global_opt           73378       -5       -26         0        0
            Worst cost_group: clk_i, WNS: -5.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[0]/CLK -->
                    cs_registers_i_mcountinhibit_q_reg[0]/SCD
no gcells found!
 Using 8 threads for global opt 
 incr_crr_area             73333       -5       -29         0        0
            Worst cost_group: clk_i, WNS: -5.2
 incr_crr_area             73324       -5       -29         0        0
            Worst cost_group: clk_i, WNS: -5.2

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
             crr        94  (       14 /       14(      18) )  4.70
 Total cpu time(and elapsed time)  for tricks : 5.70 (4.70) secs 

Commit Time(s): 0

# Global Optimization Runtime Summary: 

                Step   Elapsed Time(s)
   **********************************************
          Timer Init         1
           Init Opto         0
          Trick Opto         1
        Timer Update         0
        Misc Runtime         0
Runtime spent in MultiThreaded Global Optimization is 0hr: 0min: 2secs 
Runtime spent in Timer Init (old mt wns flow) is 0hr: 0min: 1secs 
Runtime spent in Timer Init is 0hr: 0min: 1secs 
 
Global Area Reclaim Optimization Status
=======================================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_area_reclaim         73324       -5       -29         0        0
            Worst cost_group: clk_i, WNS: -5.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[0]/CLK -->
                    cs_registers_i_mcountinhibit_q_reg[0]/SCD
 Using 8 threads for global opt 
 gate_comp                 73286       -5       -29         0        0      13049 
            Worst cost_group: clk_i, WNS: -5.2
 Total cpu time(and elapsed time)  for tricks : 15.84 (2.87) secs 

 area_down                 72978       -2       -12         0        0      12880 
            Worst cost_group: clk_i, WNS: -2.2
 Total cpu time(and elapsed time)  for tricks : 1.51 (2.52) secs 


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       gate_comp        47  (       10 /       47 )  2.87
       area_down        44  (       33 /       44 )  2.52
Commit Time(s): 1
 Using 8 threads for global opt 
 gate_comp                 72964       -2       -12         0        0      12880 
            Worst cost_group: clk_i, WNS: -2.2
 Total cpu time(and elapsed time)  for tricks : 15.43 (2.67) secs 

 power_down                73016       -2       -13         0        0      12803 
            Worst cost_group: clk_i, WNS: -2.2
 Total cpu time(and elapsed time)  for tricks : 1.94 (3.14) secs 


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       gate_comp        47  (        1 /       47 )  2.67
      power_down        44  (       33 /       44 )  3.14
Commit Time(s): 2

# Global Optimization Runtime Summary: 

                Step   Elapsed Time(s)
   **********************************************
          Timer Init         1
           Init Opto         0
          Trick Opto         9
        Timer Update         2
        Misc Runtime         0
Runtime spent in MultiThreaded Global Optimization is 0hr: 0min: 12secs 
Runtime spent in Timer Init (old mt wns flow) is 0hr: 0min: 1secs 
 


                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_delay                73016       -2       -13         0        0      12803 
            Worst cost_group: clk_i, WNS: -2.2
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][27]/D
 incr_delay                73046        0         0         0        0      12824 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz        66  (       12 /       14 )  0.26
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 


                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_area                 73046        0         0         0        0      12824 
 io_phase                  73047        0         0         0        0      12824 
 area_down                 72978        0         0         0        0      12728 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        11  (        0 /        4 )  0.10
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        io_phase       307  (        1 /       14 )  0.85
       area_down       322  (       19 /       45 )  2.99

                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_power                72978        0         0         0        0      12728 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       p_rem_buf         0  (        0 /        0 )  0.00
       p_rem_inv         0  (        0 /        0 )  0.00
        io_phase       306  (        0 /       11 )  0.87


# Optimization Runtime Summary: 
                       Step    Elapsed Time(s)         Runtime(s)   WNS(ps)           TNS(ps)           CELL AREA         Leakage Power     Dynamic Power  
##***************************************************************************************************************************************************************
##                     INIT         0 (0.0  %)         0 (0.0  %)   0.0               0                 73324             13878          NA             
##                 TPS_OPTO        16 (41.0 %)        17 (22.4 %)   -5.2              26                73378             13056          NA             
##            CRR_AREA_OPTO         3 (7.7  %)         8 (10.5 %)   -5.2              29                73324             14043          NA             
##             MT_AREA_OPTO        13 (33.3 %)        41 (53.9 %)   -2.2              13                73016             13690          NA             
##                 WNS_OPTO         1 (2.6  %)         1 (1.3  %)   0.0               0                 73046             12824          NA             
##        AREA_RECLAIM_OPTO         5 (12.8 %)         4 (5.3  %)   0.0               0                 72977             12728          NA             
##***************************************************************************************************************************************************************
                                   39                   76 
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'ibex_core'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(genus_script_IBEX_ICGC.tcl) 62: write_hdl > ibex.v
@file(genus_script_IBEX_ICGC.tcl) 63: write_sdc > ibex.sdc
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
        : Check if a previous get_db or find returned an empty string.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'TUI-78'.
Finished SDC export (command execution time mm:ss (real) = 00:02).
@file(genus_script_IBEX_ICGC.tcl) 64: write_sdf -timescale ns -nonegchecks -recrem split -edges check_edge  -setuphold split > ibex.sdf
@file(genus_script_IBEX_ICGC.tcl) 65: write_do_lec -golden_design rtl -revised_design ibex.v -top ibex_core > lec.tcl
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/ibex_core/ibexv.fv.json' for netlist 'ibex.v'.
Warning : The LEC run log will not be saved in a file. [CFM-4]
        : '-logfile' is not specified.
        : Either uncomment the 'set_log_file' command in the generated dofile or reissue 'write_do_lec' with the preferred '-logfile' value.
Info    : Forcing flat compare. [CFM-212]
        : The design hierarchies are too small to qualify for hierarchical comparison. Set the attribute wlec_hier_comp_threshold accordingly for hier compare.
Info    : Wrote composite dofile. [CFM-2]
        : The composite dofile 'lec.tcl' includes two compare operations: rtl-to-fv_map and fv_map-to-revised. The 'fv_map' netlist was automatically written in the verification directory during the syn_map command.
@file(genus_script_IBEX_ICGC.tcl) 67: set filename [format "%s%s%s" "reports_IBEX_gating_2/" $my_toplevel "_timing.rep"]
@file(genus_script_IBEX_ICGC.tcl) 68: redirect $filename { report_timing -nets -nworst 1}
@file(genus_script_IBEX_ICGC.tcl) 70: set filename [format "%s%s%s" "reports_IBEX_gating_2/" $my_toplevel "_area.rep"]
@file(genus_script_IBEX_ICGC.tcl) 71: redirect $filename { report_area}
@file(genus_script_IBEX_ICGC.tcl) 73: set filename [format "%s%s%s" "reports_IBEX_gating_2/" $my_toplevel "_qor.rep"]
@file(genus_script_IBEX_ICGC.tcl) 74: redirect $filename { report_qor}
@file(genus_script_IBEX_ICGC.tcl) 76: set filename [format "%s%s%s" "reports_IBEX_gating_2/" $my_toplevel "_clocks.rep"]
@file(genus_script_IBEX_ICGC.tcl) 77: redirect $filename { report_clocks}
@file(genus_script_IBEX_ICGC.tcl) 79: set filename [format "%s%s%s" "reports_IBEX_gating_2/" $my_toplevel "_timing_summary.rep"]
@file(genus_script_IBEX_ICGC.tcl) 80: redirect $filename { report_timing_summary}
@file(genus_script_IBEX_ICGC.tcl) 82: set filename [format "%s%s%s" "reports_IBEX_gating_2/" $my_toplevel "_power.rep"]
@file(genus_script_IBEX_ICGC.tcl) 83: redirect $filename { report_power}
@file(genus_script_IBEX_ICGC.tcl) 85: set filename [format "%s%s%s" "reports_IBEX_gating_2/" $my_toplevel "_clock_gating.rep"]
@file(genus_script_IBEX_ICGC.tcl) 86: redirect $filename { report_clock_gating}
@file(genus_script_IBEX_ICGC.tcl) 88: lec -xl -nogui
#@ End verbose source ./genus_script_IBEX_ICGC.tcl
invalid command name "lec"
@genus:root: 2> report_timing
============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.12-s082_1
  Generated on:           Aug 22 2024  11:17:11 pm
  Module:                 ibex_core
  Operating conditions:   tt_100C_1v80 (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================


Path 1: MET (0 ps) Setup Check with Pin if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_valid_q_reg[0]/CLK->D
          Group: clk_i
     Startpoint: (R) if_stage_i_instr_rdata_alu_id_o_reg[0]/CLK
          Clock: (R) clk_i
       Endpoint: (F) if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_valid_q_reg[0]/D
          Clock: (R) clk_i

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     124                  
       Uncertainty:-     400                  
     Required Time:=    3476                  
      Launch Clock:-       0                  
         Data Path:-    3476                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                              Timing Point                                Flags     Arc    Edge             Cell               Fanout Load Trans Delay Arrival Instance 
#                                                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  if_stage_i_instr_rdata_alu_id_o_reg[0]/CLK                               -       -        R     (arrival)                         83    -     0     0       0    (-,-) 
  if_stage_i_instr_rdata_alu_id_o_reg[0]/Q_N                               -       CLK->Q_N F     sky130_fd_sc_hd__dfxbp_1           2 10.3    66   384     384    (-,-) 
  g113551/Y                                                                -       A->Y     R     sky130_osu_sc_18T_hs__nor2_1       4 12.8    99   114     498    (-,-) 
  g113558/Y                                                                -       A->Y     F     sky130_fd_sc_hd__nand2_1           2  8.7    86   104     602    (-,-) 
  g109406/Y                                                                -       B->Y     R     sky130_osu_sc_18T_hs__nor2_1       3  7.0    75    82     684    (-,-) 
  g82654__109408/X                                                         -       A->X     R     sky130_fd_sc_hd__and2_4            4 20.4    79   183     867    (-,-) 
  g116086/Y                                                                -       A->Y     R     sky130_osu_sc_18T_hs__and2_1       6 12.7    56   114     981    (-,-) 
  g116088/X                                                                -       A->X     R     sky130_fd_sc_hd__and2_4           10 29.8   102   195    1176    (-,-) 
  g116087/Y                                                                -       A->Y     F     sky130_fd_sc_hd__inv_2             7 17.3    58    79    1254    (-,-) 
  g77437/Y                                                                 -       A->Y     R     sky130_fd_sc_hd__inv_1             3  8.2    75    82    1336    (-,-) 
  g77710/Y                                                                 -       B->Y     F     sky130_fd_sc_hd__nand2b_1          1  2.7    48    64    1400    (-,-) 
  g77063__9315/Y                                                           -       B->Y     R     sky130_fd_sc_hd__nand4_1           1  2.8    67    79    1479    (-,-) 
  g114161/Y                                                                -       B1->Y    F     sky130_fd_sc_hd__a31oi_1           1  2.6    74    48    1527    (-,-) 
  g114159/Y                                                                -       B->Y     R     sky130_fd_sc_hd__nand2_1           2  7.7    85   101    1628    (-,-) 
  g114164/Y                                                                -       A->Y     F     sky130_fd_sc_hd__nand2_1           2  4.9    59    76    1704    (-,-) 
  g117614/X                                                                -       A1->X    F     sky130_fd_sc_hd__o21a_1            1  4.6    49   189    1894    (-,-) 
  g116387/Y                                                                -       B->Y     R     sky130_fd_sc_hd__nand2_2           3 13.5    84    97    1991    (-,-) 
  g114485/Y                                                                -       A->Y     F     sky130_fd_sc_hd__inv_2             3  7.8    34    54    2044    (-,-) 
  ex_block_i_alu_i_add_110_53_g1168/Y                                      -       A2->Y    R     sky130_fd_sc_hd__o21ai_1           1  2.8    98   102    2146    (-,-) 
  ex_block_i_alu_i_add_110_53_g111365/Y                                    -       B1->Y    F     sky130_fd_sc_hd__a21oi_1           1  4.9    71    66    2213    (-,-) 
  g107789/Y                                                                -       B->Y     F     sky130_fd_sc_hd__xnor2_1           2  4.3    68   147    2360    (-,-) 
  fopt106203/Y                                                             -       A->Y     R     sky130_fd_sc_hd__inv_1             2  6.3    63    76    2436    (-,-) 
  g105239/Y                                                                -       B->Y     F     sky130_fd_sc_hd__nand2_1           1  2.7    37    59    2495    (-,-) 
  g118230/Y                                                                -       A->Y     R     sky130_fd_sc_hd__nor2_1            1  2.7    78    90    2585    (-,-) 
  g115147/Y                                                                -       A->Y     F     sky130_fd_sc_hd__nand2_1           2  6.6    71    86    2671    (-,-) 
  g115145/Y                                                                -       B->Y     R     sky130_osu_sc_18T_hs__nor2_l       1  5.0    71    80    2750    (-,-) 
  g115144/Y                                                                -       A->Y     F     sky130_fd_sc_hd__nand2_2           2  7.1    49    69    2820    (-,-) 
  g111966/Y                                                                -       A->Y     R     sky130_osu_sc_18T_hs__nand2_l      3  8.0    56    63    2883    (-,-) 
  g111963/Y                                                                -       A->Y     F     sky130_fd_sc_hd__nand2_1           1  6.2    63    75    2958    (-,-) 
  g111962/Y                                                                -       B->Y     R     sky130_osu_sc_18T_hs__nor2_1       4 11.2    89    97    3055    (-,-) 
  g116504/Y                                                                -       C->Y     F     sky130_fd_sc_hd__nand4_2           2  9.3   127   149    3204    (-,-) 
  g116503/Y                                                                -       A->Y     R     sky130_fd_sc_hd__inv_2             5 12.7    74   105    3309    (-,-) 
  g116715/Y                                                                -       A_N->Y   R     sky130_fd_sc_hd__nand2b_1          1  2.4    47   100    3409    (-,-) 
  g115764/Y                                                                -       B1->Y    F     sky130_fd_sc_hd__o21ai_1           1  2.3    67    63    3472    (-,-) 
  if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_valid_q_reg[0]/D <<<     -        F     sky130_fd_sc_hd__dfrtp_2           1    -     -     4    3476    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------------------------------

@genus:root: 3> report_por
Error   : A required argument was not specified. [TUI-202] [parse_options]
        : An argument of type '<port>+' was not specified.
        : Rerun the command specifying all required arguments.
  report_port: prints a port report 

Usage: report_port [-delay] [-driver] [-load] <port>+ [> file]

    [-delay]:
        print external delays 
    [-driver]:
        print external driver and slew 
    [-load]:
        print external fanout_load, pin capacitance, wire capacitance 
    <port>+:
        the port_names 
Failed on report port
@genus:root: 4> report_qor
============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.12-s082_1
  Generated on:           Aug 22 2024  11:17:35 pm
  Module:                 ibex_core
  Operating conditions:   tt_100C_1v80 (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================

Timing
--------

Clock Period 
-------------
clk_i 4000.0 


         Cost           Critical         Violating 
        Group          Path Slack  TNS     Paths   
---------------------------------------------------
cg_enable_group_clk_i         5.9   0.0          0 
clk_i                         0.1   0.0          0 
default                  No paths   0.0            
---------------------------------------------------
Total                               0.0          0 

Instance Count
--------------
Leaf Instance Count             9173 
Physical Instance count            0 
Sequential Instance Count        971 
Combinational Instance Count    8202 
Hierarchical Instance Count       37 
Info    : Leakage power optimization was enabled, but single Vth class seems to be used as leakage values of the given libraries look too similar. [POPT-507]

Area
----
Cell Area                          72977.829
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    72977.829
Net Area                           0.000
Total Area (Cell+Physical+Net)     72977.829

Power
-----
Leakage Power                      13575.177 nW
Dynamic Power                      14499020.705 nW
Total Power                        14512595.882 nW

Number of Clock Gating Logic       37
Max Fanout                         158 (instr_addr_o[1])
Min Fanout                         0 (n_2979)
Average Fanout                     2.5
Terms to net ratio                 3.4448
Terms to instance ratio            3.6067
Runtime                            880.0489469999989 seconds
Elapsed Runtime                    889 seconds
Genus peak memory usage            2243.47 
Innovus peak memory usage          no_value 
Hostname                           edabk.server1
@genus:root: 5> report_power
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Instance: /ibex_core
Power Unit: W
PDB Frames: /stim#0/frame#0
  -------------------------------------------------------------------------
    Category         Leakage     Internal    Switching        Total    Row%
  -------------------------------------------------------------------------
      memory     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
    register     4.44648e-06  2.15072e-03  3.37484e-04  2.49265e-03  17.18%
       latch     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
       logic     8.99288e-06  4.72239e-03  6.50377e-03  1.12352e-02  77.42%
        bbox     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
       clock     1.35822e-07  3.42240e-04  4.42411e-04  7.84787e-04   5.41%
         pad     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
          pm     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
  -------------------------------------------------------------------------
    Subtotal     1.35752e-05  7.21535e-03  7.28367e-03  1.45126e-02 100.01%
  Percentage           0.09%       49.72%       50.19%      100.00% 100.00%
  -------------------------------------------------------------------------
@genus:root: 6> current_design
design:ibex_core
@genus:root: 7> gui_show

Lic Summary:
[14:50:49.401266] Cdslmd servers: vm-fsemi-edu02-h4l0gt0b
[14:50:49.401290] Feature usage summary:
[14:50:49.401291] Genus_Synthesis

Normal exit.