/* Generated by Yosys 0.18+10 (git sha1 611c05348, gcc 11.2.1 -fPIC -Os) */

module filt_mac_iverilog(i_rst_an, i_ena, i_clk, i_data, o_data, o_done);
  input i_clk;
  input [7:0] i_data;
  input i_ena;
  input i_rst_an;
  output [36:0] o_data;
  output o_done;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_07_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [1:0] _00_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_07_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _01_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_07_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [2:0] _02_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_07_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _03_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_07_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [3:0] _04_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_07_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _05_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_07_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire _06_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_07_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _07_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_07_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire _08_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_07_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _09_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_07_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [1:0] _10_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_07_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _11_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_07_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire _12_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_07_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _13_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_07_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire _14_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_07_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  (* keep = 32'h00000001 *)
  wire _20_;
  (* keep = 32'h00000001 *)
  wire _21_;
  (* keep = 32'h00000001 *)
  wire _22_;
  (* keep = 32'h00000001 *)
  wire _23_;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/filt_mac_iverilog/./rtl/filt_mac_iverilog.v:15.41-15.46" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/filt_mac_iverilog/./rtl/filt_mac_iverilog.v:15.41-15.46" *)
  wire i_clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/filt_mac_iverilog/./rtl/filt_mac_iverilog.v:16.41-16.47" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/filt_mac_iverilog/./rtl/filt_mac_iverilog.v:16.41-16.47" *)
  wire [7:0] i_data;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/filt_mac_iverilog/./rtl/filt_mac_iverilog.v:14.41-14.46" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/filt_mac_iverilog/./rtl/filt_mac_iverilog.v:14.41-14.46" *)
  wire i_ena;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/filt_mac_iverilog/./rtl/filt_mac_iverilog.v:13.41-13.49" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/filt_mac_iverilog/./rtl/filt_mac_iverilog.v:13.41-13.49" *)
  wire i_rst_an;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/filt_mac_iverilog/./rtl/filt_mac_iverilog.v:17.41-17.47" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/filt_mac_iverilog/./rtl/filt_mac_iverilog.v:17.41-17.47" *)
  wire [36:0] o_data;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/filt_mac_iverilog/./rtl/filt_mac_iverilog.v:18.41-18.47" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/filt_mac_iverilog/./rtl/filt_mac_iverilog.v:18.41-18.47" *)
  wire o_done;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/filt_mac_iverilog/./rtl/filt_mac_iverilog.v:29.37-29.50" *)
  (* unused_bits = "0 1 2" *)
  wire [3:0] r_count_coeff;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_07_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) _24_ (
    .Y(_17_),
    .A({ _21_, _20_ })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_07_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfeff)
  ) _25_ (
    .Y(_19_),
    .A({ _23_, _22_, _21_, _20_ })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_07_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) _26_ (
    .Y(r_count_coeff[1]),
    .A(_21_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_07_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) _27_ (
    .Y(r_count_coeff[2]),
    .A(_22_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_07_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he1)
  ) _28_ (
    .Y(_18_),
    .A({ _22_, _21_, _20_ })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_07_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) _29_ (
    .Y(r_count_coeff[0]),
    .A(_20_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_07_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) _30_ (
    .Y(o_done),
    .A(_23_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_07_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h7)
  ) _31_ (
    .Y(_16_),
    .A({ _23_, _20_ })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_07_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  DFFRE _32_ (
    .C(i_clk),
    .D(_16_),
    .E(i_ena),
    .Q(_20_),
    .R(i_rst_an)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_07_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  DFFRE _33_ (
    .C(i_clk),
    .D(_17_),
    .E(i_ena),
    .Q(_21_),
    .R(i_rst_an)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_07_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  DFFRE _34_ (
    .C(i_clk),
    .D(_18_),
    .E(i_ena),
    .Q(_22_),
    .R(i_rst_an)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_07_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64" *)
  DFFRE _35_ (
    .C(i_clk),
    .D(_19_),
    .E(i_ena),
    .Q(_23_),
    .R(i_rst_an)
  );
  assign o_data = 37'h0000000000;
  assign r_count_coeff[3] = o_done;
endmodule
