#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Sep 11 20:35:58 2022
# Process ID: 19724
# Current directory: C:/Users/poudell/Documents/Lab2/projects/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log sevenseg_ctl.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sevenseg_ctl.tcl
# Log file: C:/Users/poudell/Documents/Lab2/projects/project_1/project_1.runs/synth_1/sevenseg_ctl.vds
# Journal file: C:/Users/poudell/Documents/Lab2/projects/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sevenseg_ctl.tcl -notrace
Command: synth_design -top sevenseg_ctl -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18404
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1111.160 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sevenseg_ctl' [C:/Users/poudell/Documents/Lab2/projects/project_1/project_1.srcs/sources_1/imports/hdl/sevenseg_ctl.sv:23]
INFO: [Synth 8-6157] synthesizing module 'period_enb' [C:/Users/poudell/Documents/Lab2/projects/project_1/project_1.srcs/sources_1/imports/hdl/period_enb.sv:20]
	Parameter PERIOD_MS bound to: 1 - type: integer 
	Parameter PERIOD_US bound to: 1000 - type: integer 
	Parameter PERIOD_NS bound to: 1000000 - type: integer 
	Parameter CLKFREQ_MHZ bound to: 100 - type: integer 
	Parameter CLKPD_NS bound to: 10 - type: integer 
	Parameter PERIOD_COUNT_LIMIT bound to: 100000 - type: integer 
	Parameter PERIOD_COUNT_BITS bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'period_enb' (1#1) [C:/Users/poudell/Documents/Lab2/projects/project_1/project_1.srcs/sources_1/imports/hdl/period_enb.sv:20]
WARNING: [Synth 8-689] width (3) of port connection 'enb_out' does not match port width (1) of module 'period_enb' [C:/Users/poudell/Documents/Lab2/projects/project_1/project_1.srcs/sources_1/imports/hdl/sevenseg_ctl.sv:37]
WARNING: [Synth 8-7071] port 'clr' of module 'period_enb' is unconnected for instance 'U_INST1' [C:/Users/poudell/Documents/Lab2/projects/project_1/project_1.srcs/sources_1/imports/hdl/sevenseg_ctl.sv:37]
WARNING: [Synth 8-7023] instance 'U_INST1' of module 'period_enb' has 4 connections declared, but only 3 given [C:/Users/poudell/Documents/Lab2/projects/project_1/project_1.srcs/sources_1/imports/hdl/sevenseg_ctl.sv:37]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/poudell/Documents/Lab2/projects/project_1/project_1.srcs/sources_1/imports/hdl/counter.sv:11]
	Parameter W bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [C:/Users/poudell/Documents/Lab2/projects/project_1/project_1.srcs/sources_1/imports/hdl/counter.sv:11]
WARNING: [Synth 8-689] width (3) of port connection 'enb' does not match port width (1) of module 'counter' [C:/Users/poudell/Documents/Lab2/projects/project_1/project_1.srcs/sources_1/imports/hdl/sevenseg_ctl.sv:38]
INFO: [Synth 8-6157] synthesizing module 'dec_3_8' [C:/Users/poudell/Documents/Lab2/projects/project_1/project_1.srcs/sources_1/imports/hdl/dec_3_8.sv:11]
INFO: [Synth 8-226] default block is never used [C:/Users/poudell/Documents/Lab2/projects/project_1/project_1.srcs/sources_1/imports/hdl/dec_3_8.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'dec_3_8' (3#1) [C:/Users/poudell/Documents/Lab2/projects/project_1/project_1.srcs/sources_1/imports/hdl/dec_3_8.sv:11]
INFO: [Synth 8-6157] synthesizing module 'mux8' [C:/Users/poudell/Documents/Lab2/projects/project_1/project_1.srcs/sources_1/imports/hdl/mux8.sv:11]
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/poudell/Documents/Lab2/projects/project_1/project_1.srcs/sources_1/imports/hdl/mux8.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'mux8' (4#1) [C:/Users/poudell/Documents/Lab2/projects/project_1/project_1.srcs/sources_1/imports/hdl/mux8.sv:11]
INFO: [Synth 8-6157] synthesizing module 'sevenseg_ext_n' [C:/Users/poudell/Documents/Lab2/projects/project_1/project_1.srcs/sources_1/new/sevenseg_ext_n.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg_ext_n' (5#1) [C:/Users/poudell/Documents/Lab2/projects/project_1/project_1.srcs/sources_1/new/sevenseg_ext_n.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg_ctl' (6#1) [C:/Users/poudell/Documents/Lab2/projects/project_1/project_1.srcs/sources_1/imports/hdl/sevenseg_ctl.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1111.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1111.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1111.160 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1111.160 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1111.160 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1111.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1111.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1111.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1111.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1111.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1111.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1111.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1111.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     1|
|4     |LUT2   |     1|
|5     |LUT3   |     9|
|6     |LUT4   |     5|
|7     |LUT5   |     3|
|8     |LUT6   |    21|
|9     |MUXF7  |     5|
|10    |FDRE   |    20|
|11    |IBUF   |    58|
|12    |OBUF   |    15|
|13    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+----------+-----------+------+
|      |Instance  |Module     |Cells |
+------+----------+-----------+------+
|1     |top       |           |   145|
|2     |  U_INST1 |period_enb |    29|
|3     |  U_INST2 |counter    |    41|
+------+----------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1111.160 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1111.160 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1111.160 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1111.160 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1208.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1208.324 ; gain = 97.164
INFO: [Common 17-1381] The checkpoint 'C:/Users/poudell/Documents/Lab2/projects/project_1/project_1.runs/synth_1/sevenseg_ctl.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sevenseg_ctl_utilization_synth.rpt -pb sevenseg_ctl_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep 11 20:36:16 2022...
