# ğŸ‘‹ Hi, Iâ€™m Yokesh Ganesh Babu

Electronics Engineering student specializing in **VLSI Design and Technology**.  
I work on **digital design, FPGA/CPLD prototyping, hardware verification, TCAD, congestion prediction, and signal processing**.  
Skilled in **Verilog, SystemVerilog, Perl, Tcl/Tk, Python**.

---

## ğŸ”§ Skills
- **Hardware Design:** Verilog, SystemVerilog, Digital Logic, RISC-V  
- **EDA & Modeling:** TCAD, FPGA flows, Simulation tools  
- **Scripting:** Perl, Tcl/Tk, Python  
- **Machine Learning:** Regression, Classification, Random Forest  
- **Tools:** ModelSim, Vivado, LTSpice, MATLAB, Git  

---

## ğŸ“Œ Projects
- **Single-Cycle RISC-V CPU** â€“ Full datapath + 28 instructions, tested on ModelSim  
- **ML-Based Congestion Prediction** â€“ Random Forest model, RÂ² = 0.94  
- **FAFFT Optimization for HQC** â€“ Polynomial multiplication acceleration  
- **Leeâ€™s Maze Routing Speedup** â€“ 70Ã— faster using bidirectional BFS  
- **Smart Traffic Light System** â€“ Adaptive control with sensing & priority modes  
- **Voice Activity Detection** â€“ Energy & spectral-based VAD in MATLAB  

---

## ğŸ’¼ Experience
**Summer Intern @ vTitan Corporation Pvt Ltd (2025)**  
Worked on FPGA-based modernization of legacy CPLD designs, debugging, and verification.

---

## ğŸ“ Certifications
- Digital Design for VLSI (Coursera)  
- Microcontrollers & Industrial Applications (Coursera)  
- Digital Systems Design using Verilog HDL (CNVD, VIT Chennai)

---

## ğŸ“« Contact
ğŸ“§ **yokeshsgar@gmail.com**  
ğŸ”— **linkedin.com/in/yokesh-ganesh-babu**  
ğŸ™ **github.com/YokeshGaneshBabu**
