<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>NAP</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part46.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_2D_Network_on_Chip_User_Guide_UG089.html">Contents</a><span> | </span><a href="part48.htm">Next &gt;</a></p><p class="s17" style="padding-top: 6pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark88">&zwnj;</a>NAP<a name="bookmark101">&zwnj;</a></p><p style="padding-top: 10pt;padding-left: 24pt;text-indent: 0pt;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_074.png"/></span><span class="s11"> </span>Addr[41:35] = <span class="s19">7&#39;b0001000 – </span>Accesses any NAP endpoint in the device.</p><p style="padding-top: 5pt;padding-left: 36pt;text-indent: -11pt;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_075.png"/></span><span class="s11"> </span>Addr[34:31] = <b>NAP Column</b><span class="s19">– </span>Valid values for this field are 0 to 9, west to east. Columns on the 2D NoC are numbered 1 to 10, west to east. In order to save bits in the address, the number for a column &quot;N&quot; becomes &quot;N-1&quot; for this value (column 3 uses the value of 2).</p><p style="padding-top: 5pt;padding-left: 36pt;text-indent: -11pt;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_076.png"/></span><span class="s11"> </span>Addr[30:28] = <b>NAP Row</b><span class="s19">– </span>Valid values for this field are 0 to 7, south to north. Rows on the 2D NoC are numbered 1 to 8, south to north. In order to save bits in the address, the number for a row &quot;N&quot; becomes &quot;N-1&quot; for this value (row 5 uses the value of 4).</p><p style="text-indent: 0pt;text-align: left;"><span><img width="632" height="72" alt="image" src="Image_077.png"/></span></p><div class="textbox" style="border:0.8pt solid #9EB6D3;display:block;min-height:53.3pt;width:473.2pt;"><p class="s22" style="padding-top: 4pt;padding-left: 30pt;text-indent: 0pt;text-align: left;">Note</p><p class="s23" style="padding-top: 6pt;padding-left: 30pt;text-indent: 0pt;text-align: left;">The row and column fields in the address for AXI transactions start numbering from 0, whereas placement constraints in ACE use the actual row and column numbers, starting from 1.</p></div><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 5pt;padding-left: 24pt;text-indent: 0pt;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_078.png"/></span><span class="s11"> </span>Addr[27:0] = <b>Memory Address </b><span class="s19">– </span>Passed to the FPGA fabric logic.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part46.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_2D_Network_on_Chip_User_Guide_UG089.html">Contents</a><span> | </span><a href="part48.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
