# Random Assembly Program Generated using aapg
# Generated at: 2022-03-11 16:13 GMT
# Seed: 13863580155342831232

#include "templates.S"

#aapg version: 2.2.6

# Generated by user: Unknown
# Arguments:
#  priv-mode:
#    mode: m
#  general:
#    total_instructions: 10000
#    regs_not_use: x1,x2
#    custom_trap_handler: True
#    code_start_address: 2147483648
#    default_program_exit: True
#    delegation: 4095
#  isa-instruction-distribution:
#    rel_sys: 0
#    rel_sys.csr: 0
#    rel_rv32i.ctrl: 1
#    rel_rv32i.compute: 10
#    rel_rv32i.data: 10
#    rel_rv32i.fence: 10
#    rel_rv64i.compute: 10
#    rel_rv64i.data: 10
#    rel_rv32m: 5
#    rel_rv64m: 5
#    rel_rv32a: 0
#    rel_rv64a: 0
#    rel_rv32f: 0
#    rel_rv64f: 0
#    rel_rv32d: 0
#    rel_rv64d: 0
#    rel_rvc.ctrl: 1
#    rel_rvc.compute: 10
#    rel_rvc.sp: 10
#    rel_rvc.data: 10
#    rel_rvc.fdata: 0
#    rel_rv32c.compute: 10
#    rel_rv32c.ctrl: 1
#    rel_rv32c.fdata: 0
#    rel_rv64c.compute: 10
#    rel_rv64c.data: 10
#  float-rounding:
#    rne: 0
#    rtz: 0
#    rdn: 0
#    rup: 0
#    rmm: 0
#  branch-control:
#    backward-probability: 0.5
#    block-size: 7
#  recursion-options:
#    recursion-enable: False
#    recursion-depth: 10
#    recursion-calls: 5
#  access-sections:
#    begin_signature: 0x80091000,0x80095000,rw
#  csr-sections:
#    sections: 0x0100:0xdff, 0x325, 0x500:0xfff
#  user-functions:
#    func1: {0:"add x0,x0,x0"}
#  switch-priv-modes:
#    switch_modes: False
#    num_switches: 0
#  i-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  d-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  exception-generation:
#    ecause00: 0
#    ecause01: 0
#    ecause02: 0
#    ecause03: 0
#    ecause04: 0
#    ecause05: 0
#    ecause06: 0
#    ecause07: 0
#    ecause08: 0
#    ecause09: 0
#    ecause10: 0
#    ecause11: 0
#    ecause12: 0
#    ecause13: 0
#    ecause14: 0
#  data-hazards:
#    raw_prob: 0.5
#    war_prob: 0.5
#    waw_prob: 0.5
#    num_regs_lookbehind: 3
#  program-macro:
#    pre_program_macro: add x0,x0,x0
#    post_program_macro: add x0,x0,x0
#    pre_branch_macro: add x0,x0,x0
#    post_branch_macro: add x0,x0,x0
#    ecause00: random
#    ecause01: random
#    ecause02: random
#    ecause03: random
#    ecause04: random
#    ecause05: random
#    ecause06: random
#    ecause07: random
#    ecause08: random
#    ecause09: random
#    ecause10: random
#    ecause11: random
#    ecause12: random
#    ecause13: random
#    ecause14: random
#  self-checking:
#    rate: 100
#    test_pass_macro: la      sp, begin_signature; addi    sp, sp, 2*REGBYTES; li      t1, 0xfffff; SREG    t1, 0*REGBYTES(sp)
#    test_fail_macro: add x0,x0,x0

	.text
	.align		4
	.globl		main
	.type		main, @function
main:
				pre_program_macro             
				la                  t0, custom_trap_handler
				csrw                mtvec, t0 
				test_entry_macro              
				123:                          
				la                  sp, begin_signature
				li                  t1, 12360 
				add                 sp, sp, t1
i0000000000:	li                  x24, 10   
i0000000001:	sw                  s11, 108(sp)        
i0000000002:	slti                s1, t3, 758
i0000000003:	sd                  a2, 96(sp)          
i0000000004:	fence                         
i0000000005:	mul                 a2, t3, t3
i0000000006:	remuw               t0, s5, t5
i0000000007:	slliw               a2, t0, 27
i0000000008:	fence                         
				la                  sp, begin_signature
				li                  t1, 8200  
				add                 sp, sp, t1
i0000000009:	ld                  tp, 32(sp)          
i000000000a:	srai                s1, s1, 10
i000000000b:	addw                a2, a2, s1
i000000000c:	ld                  t3, 72(sp)          
i000000000d:	mulw                s1, s1, t0
i000000000e:	rem                 s7, a2, s1
				la                  sp, begin_signature
				li                  t1, 11520 
				add                 sp, sp, t1
i000000000f:	sd                  a2, 160(sp)         
i0000000010:	srlw                s5, t4, s9
i0000000011:	sllw                zero, s1, s5
i0000000012:	srli                s0, s0, 8 
i0000000013:	srai                a2, a2, 9 
i0000000014:	remu                zero, a0, a1
i0000000015:	sw                  a1, 116(sp)         
i0000000016:	divw                s4, s4, s2
i0000000017:	ld                  s1, 0(sp)           
i0000000018:	fence.i                       
i0000000019:	mulw                s11, a7, a6
i000000001a:	addw                s0, s0, s1
i000000001b:	srli                s1, s1, 29
i000000001c:	andi                t0, a5, 269
i000000001d:	addiw               t2, a0, -1708
i000000001e:	xori                s1, s6, 815
i000000001f:	fence                         
i0000000020:	srli                a2, a2, 1 
i0000000021:	lw                  s1, 0(sp)           
i0000000022:	srli                a0, a0, 15
i0000000023:	ld                  t3, 216(sp)         
i0000000024:	add                 t3, s7, tp
i0000000025:	lw                  t3, 0(sp)           
				la                  sp, begin_signature
				li                  t1, 12792 
				add                 sp, sp, t1
i0000000026:	sd                  t6, 1384(sp)        
i0000000027:	lbu                 s1, 1290(sp)        
i0000000028:	fence                         
				la                  sp, begin_signature
				li                  t1, 4648  
				add                 sp, sp, t1
				add                 s1, s1, a6
				fence                         
				slti                t6, s6, -1021
				addi                sp, sp, -64
				srli                a5, a5, 6 
				sb                  a7, 652(sp)         
				addi                s1, sp, 180
	
b0000000029:
				jal                 x1, i000000003d     
	
				srli                s0, s0, 5 
				ld                  s3, 1816(sp)        
				lhu                 t3, -2006(sp)       
				sd                  s7, -1256(sp)       
				sd                  s1, 64(sp)          
				sd                  a5, 1992(sp)        
				srai                a4, a4, 1 
i0000000029:	sb                  t3, 1421(sp)        
i000000002a:	addiw               a2, a2, -1
i000000002b:	ld                  a2, 96(sp)          
i000000002c:	addw                s4, t2, s4
i000000002d:	addw                a2, a2, a4
i000000002e:	addi                sp, sp, 256
i000000002f:	srl                 s6, a2, s1
i0000000030:	fsrmi               x0, 4     
i0000000031:	ld                  s7, 208(sp)         
i0000000032:	addi                s1, sp, 12
i0000000033:	remw                a4, a3, t5
i0000000034:	divu                s2, t3, a2
i0000000035:	sw                  s1, 0(sp)           
i0000000036:	addw                s9, s2, a0
i0000000037:	addi                sp, sp, -208
i0000000038:	srai                s1, t3, 34
i0000000039:	srli                a2, a2, 2 
i000000003a:	sub                 a2, a2, s1
i000000003b:	andi                t3, a5, 1176
i000000003c:	srai                s0, s0, 15
i000000003d:	sd                  a2, 40(sp)          
i000000003e:	slli                a2, s9, 51
i000000003f:	xor                 a5, a5, s0
i0000000040:	addi                a5, sp, 264
i0000000041:	srli                s1, s1, 7 
i0000000042:	remw                s7, t6, a6
i0000000043:	fence                         
i0000000044:	remuw               a2, t3, s1
i0000000045:	sraw                a2, s7, a4
i0000000046:	auipc               s5, 420429
i0000000047:	srliw               t3, s11, 9
i0000000048:	sb                  s6, 1773(sp)        
i0000000049:	addi                a4, sp, 152
i000000004a:	ld                  a2, 120(sp)         
i000000004b:	srli                s1, s1, 13
i000000004c:	lwu                 t3, 1992(sp)        
i000000004d:	remu                s1, tp, t4
i000000004e:	sraw                s0, a5, s9
i000000004f:	sw                  s0, 12(sp)          
i0000000050:	srli                a1, a1, 6 
i0000000051:	addw                a3, a3, a2
				li                  x27, 9    
				li                  x24, 10   
				la                  sp, begin_signature
				li                  t1, 12672 
				add                 sp, sp, t1
				divu                t3, s1, s0
				remw                gp, s7, t6
				lb                  s1, -1148(sp)       
				addw                s0, s0, a4
				add                 s1, s0, t3
				add                 s3, t3, s0
				srai                s0, s0, 30
	
b0000000052:
				pre_branch_macro                        
				blt                 x24, x27, i0000000060
				post_branch_macro                       
	
				srai                a4, a4, 8 
				sd                  s1, 112(sp)         
				addw                s0, s0, s1
				divw                t3, s0, s0
				divu                s0, t3, t3
				lw                  a4, 28(sp)          
				sd                  s1, 24(sp)          
				li                  x24, 10   
i0000000052:	mulw                t3, t3, s1
i0000000053:	add                 a3, zero, s11
i0000000054:	fence                         
i0000000055:	sd                  s1, 1664(sp)        
i0000000056:	lw                  s1, 80(sp)          
i0000000057:	sw                  a2, 116(sp)         
i0000000058:	sd                  a5, 128(sp)         
				la                  sp, begin_signature
				li                  t1, 3520  
				add                 sp, sp, t1
i0000000059:	ld                  s0, 0(sp)           
i000000005a:	lb                  s5, -1024(sp)       
i000000005b:	addi                s1, sp, 340
i000000005c:	rem                 zero, s11, s7
i000000005d:	lw                  a2, 48(sp)          
i000000005e:	srliw               s11, s1, 2
i000000005f:	mulh                a2, a5, s10
i0000000060:	mulw                t1, s7, s7
i0000000061:	remuw               a7, a0, a3
i0000000062:	addiw               a2, a2, -27
				la                  sp, begin_signature
				li                  t1, 11328 
				add                 sp, sp, t1
i0000000063:	lw                  zero, 92(sp)        
i0000000064:	srliw               a3, a2, 3 
i0000000065:	lui                 t0, 353818
i0000000066:	addi                a5, sp, 288
i0000000067:	remuw               t6, t3, a2
i0000000068:	srai                s1, t3, 38
i0000000069:	srli                a1, a1, 15
i000000006a:	srai                a3, a3, 31
i000000006b:	sll                 s9, t3, a2
i000000006c:	srli                a2, a2, 6 
i000000006d:	fence.i                       
i000000006e:	lw                  a0, 24(sp)          
i000000006f:	addi                t1, zero, -11
i0000000070:	sw                  s1, 64(sp)          
i0000000071:	sd                  s0, -576(sp)        
i0000000072:	or                  s1, s1, a4
i0000000073:	slt                 s1, t5, a1
i0000000074:	addiw               a0, a0, 10
i0000000075:	sd                  s0, -360(sp)        
i0000000076:	sd                  s1, 64(sp)          
i0000000077:	slliw               a0, a2, 6 
				la                  sp, begin_signature
				li                  t1, 2984  
				add                 sp, sp, t1
i0000000078:	lwu                 t3, -568(sp)        
i0000000079:	srai                a2, a2, 6 
				li                  x27, 10   
				la                  sp, begin_signature
				li                  t1, 13064 
				add                 sp, sp, t1
				la                  sp, begin_signature
				li                  t1, 13088 
				add                 sp, sp, t1
				or                  a5, a5, a4
				remuw               zero, s1, s1
				sw                  a5, 20(sp)          
				divuw               t6, s3, gp
				ld                  a6, -520(sp)        
				addi                a4, sp, 240
				lwu                 a5, 1964(sp)        
	
b000000007a:
				beq                 x24, x27, 1f        
				jal                 x1, i000000005a     
				1: li x24, 10                           
	
				divuw               t3, t3, t3
				lui                 s1, 24    
				sw                  s0, 8(sp)           
				lb                  t3, -456(sp)        
				srai                gp, s5, 51
				lw                  a4, 1012(sp)        
				ld                  a5, 80(sp)          
i000000007a:	slt                 zero, a7, t2
i000000007b:	lh                  s1, -114(sp)        
i000000007c:	divw                a2, s1, a2
i000000007d:	lw                  a4, 56(sp)          
i000000007e:	sh                  t6, -170(sp)        
i000000007f:	ld                  t3, 744(sp)         
i0000000080:	subw                s1, a2, a2
i0000000081:	addi                sp, sp, 112
i0000000082:	div                 t3, a1, a1
i0000000083:	sd                  t3, -792(sp)        
i0000000084:	addi                sp, sp, -416
i0000000085:	divu                t4, s1, t3
i0000000086:	addi                a2, sp, 0 
				la                  sp, begin_signature
				li                  t1, 3536  
				add                 sp, sp, t1
i0000000087:	ld                  s4, 192(sp)         
i0000000088:	ld                  s1, -1768(sp)       
i0000000089:	addi                a2, sp, 496
i000000008a:	lwu                 t2, -448(sp)        
i000000008b:	sub                 zero, s1, t3
				la                  sp, begin_signature
				li                  t1, 7480  
				add                 sp, sp, t1
i000000008c:	sd                  s9, 104(sp)         
i000000008d:	addi                s0, sp, 200
i000000008e:	sllw                a3, s7, s4
i000000008f:	lui                 s6, 9     
i0000000090:	divw                a7, a4, s2
i0000000091:	addiw               a2, a2, -222
i0000000092:	lw                  a0, 0(sp)           
i0000000093:	ld                  a1, 48(sp)          
i0000000094:	fence                         
i0000000095:	remw                s5, s10, s4
i0000000096:	add                 a2, zero, a4
i0000000097:	mulh                s0, s1, s1
i0000000098:	lw                  a2, 68(sp)          
i0000000099:	andi                a0, a0, -12
i000000009a:	xor                 a3, s1, s1
i000000009b:	and                 a2, a2, a1
i000000009c:	divu                t3, s1, t3
i000000009d:	addi                sp, sp, 160
i000000009e:	slli                gp, t3, 20
i000000009f:	lw                  s1, 32(sp)          
i00000000a0:	ld                  t3, -1040(sp)       
i00000000a1:	addi                a3, sp, 360
				la                  sp, begin_signature
				li                  t1, 2256  
				add                 sp, sp, t1
				sw                  a5, 24(sp)          
				remuw               t3, zero, s9
				fence                         
				and                 a5, a5, s1
				ld                  s5, -1312(sp)       
				divuw               t3, s4, zero
				subw                s0, s0, a4
	
b00000000a2:
				jal                 x0, i00000000ba     
	
				srlw                s1, gp, s11
				sd                  s4, 1840(sp)        
				divw                t3, s0, s1
				remu                s2, s0, s1
				remu                s0, s11, s4
				srai                s9, s3, 60
				srli                s1, s1, 31
i00000000a2:	divw                a2, t3, a2
i00000000a3:	addw                s1, s9, t6
i00000000a4:	sd                  a4, 0(sp)           
i00000000a5:	sw                  a0, 4(sp)           
i00000000a6:	fence.i                       
i00000000a7:	lh                  s1, 900(sp)         
i00000000a8:	sd                  s1, 208(sp)         
i00000000a9:	addi                a3, sp, 372
i00000000aa:	ld                  a1, 72(sp)          
i00000000ab:	and                 a5, a5, s1
i00000000ac:	fence.i                       
i00000000ad:	srliw               a2, t1, 21
i00000000ae:	mulhsu              s1, a4, s0
i00000000af:	remu                t0, tp, t6
i00000000b0:	ld                  a0, 64(sp)          
i00000000b1:	sd                  s1, 128(sp)         
i00000000b2:	remw                s3, a2, t3
i00000000b3:	sh                  s1, 620(sp)         
i00000000b4:	addi                a2, a2, 13
i00000000b5:	srli                a5, a5, 16
i00000000b6:	subw                a3, a3, a3
i00000000b7:	sltu                t3, a2, a2
				la                  sp, begin_signature
				li                  t1, 7760  
				add                 sp, sp, t1
i00000000b8:	sd                  a3, 40(sp)          
i00000000b9:	sraw                s1, a2, s1
i00000000ba:	sd                  s1, 88(sp)          
i00000000bb:	fence.i                       
i00000000bc:	xor                 a4, a4, s1
i00000000bd:	remuw               t0, s4, a6
i00000000be:	sll                 a2, a1, s9
i00000000bf:	remw                t3, s1, t3
i00000000c0:	addi                a4, a4, 9 
i00000000c1:	rem                 zero, a2, s1
i00000000c2:	andi                a2, a2, -4
i00000000c3:	addiw               a5, a5, -2
				la                  sp, begin_signature
				li                  t1, 5384  
				add                 sp, sp, t1
i00000000c4:	lh                  a2, 1416(sp)        
i00000000c5:	remu                a2, zero, t0
i00000000c6:	mulh                a2, t3, t3
i00000000c7:	divu                s1, a7, tp
i00000000c8:	srli                a0, a0, 4 
i00000000c9:	remw                t3, a2, a2
				li                  x28, 0    
				la                  sp, begin_signature
				li                  t1, 10864 
				add                 sp, sp, t1
				sd                  a5, 80(sp)          
				srli                a4, a4, 4 
				mulhu               s7, s1, zero
				remw                zero, zero, zero
				fence.i                       
				lb                  t6, -259(sp)        
				addiw               a4, a4, -27
	
b00000000ca:
				pre_branch_macro                        
				beq                 x24, x28, i00000000bb
				post_branch_macro                       
	
				srli                a4, a4, 28
				xori                t2, zero, 1812
				fence                         
				srli                s0, s0, 14
				fence.i                       
				srli                s0, s0, 27
				sd                  s10, -1296(sp)      
				li                  x24, 10   
i00000000ca:	remuw               t6, s1, t3
i00000000cb:	addi                a5, sp, 212
				la                  sp, begin_signature
				li                  t1, 12432 
				add                 sp, sp, t1
i00000000cc:	sw                  s4, 116(sp)         
i00000000cd:	remuw               a2, s10, s2
i00000000ce:	or                  a1, a1, a2
				la                  sp, begin_signature
				li                  t1, 11504 
				add                 sp, sp, t1
i00000000cf:	lwu                 s1, -1672(sp)       
i00000000d0:	fence                         
i00000000d1:	auipc               tp, 513431
i00000000d2:	ld                  a2, 240(sp)         
i00000000d3:	srliw               t0, a0, 20
i00000000d4:	xor                 a2, t4, s7
				la                  sp, begin_signature
				li                  t1, 5944  
				add                 sp, sp, t1
i00000000d5:	sw                  s0, -400(sp)        
i00000000d6:	remu                s1, a6, s11
i00000000d7:	lw                  a4, 64(sp)          
i00000000d8:	lw                  a2, 32(sp)          
i00000000d9:	remuw               a1, s1, s1
i00000000da:	addi                sp, sp, -48
i00000000db:	subw                a5, a5, a2
i00000000dc:	srai                a2, a2, 3 
i00000000dd:	addi                sp, sp, -112
i00000000de:	srai                a4, a4, 4 
i00000000df:	div                 s1, a2, s1
i00000000e0:	lwu                 s1, -384(sp)        
i00000000e1:	lw                  a2, 4(sp)           
i00000000e2:	mulh                t3, s1, a2
i00000000e3:	remuw               t3, s6, t5
i00000000e4:	srai                s1, s1, 11
i00000000e5:	xor                 a2, a2, a1
i00000000e6:	sw                  t3, 1668(sp)        
i00000000e7:	ld                  tp, 248(sp)         
i00000000e8:	addi                a2, sp, 236
i00000000e9:	srli                a2, a2, 10
i00000000ea:	lwu                 t2, -1104(sp)       
i00000000eb:	srai                s1, s1, 8 
i00000000ec:	addiw               t5, a2, -1469
i00000000ed:	ld                  a0, 16(sp)          
i00000000ee:	fence                         
i00000000ef:	lbu                 a0, -1683(sp)       
i00000000f0:	sw                  a2, 84(sp)          
i00000000f1:	subw                s0, s0, a2
				addi                sp, sp, 176
				auipc               t3, 506801
				addw                s1, s1, a5
				mulw                zero, s1, s0
				lh                  s0, -890(sp)        
				remu                t2, s5, gp
				lb                  t3, 387(sp)         
	
b00000000f2:
				jal                 x1, i0000000110     
	
				subw                a4, a4, s1
				divw                s1, a5, s4
				sw                  t3, 40(sp)          
				sh                  s0, 614(sp)         
				addi                sp, sp, 96
				lb                  s11, -1213(sp)      
				srli                s1, s1, 2 
i00000000f2:	ld                  a2, 1304(sp)        
i00000000f3:	mulw                t3, zero, tp
i00000000f4:	divu                a5, a2, s1
i00000000f5:	sraiw               a2, a5, 0 
i00000000f6:	sh                  t0, 244(sp)         
i00000000f7:	srli                s1, s1, 15
