# LUT4AB
# double with MID cascade : [N,E,S,W]2BEG --- [N,E,S,W]2MID -> [N,E,S,W]2BEGb --- [N,E,S,W]2END (just routing)
[N|E|S|W]2BEGb[0|1|2|3|4|5|6|7],[N|E|S|W]2MID[0|1|2|3|4|5|6|7]

############## LUT Inputs ##############
############## LUT Inputs ##############
############## LUT Inputs ##############

# shared double MID jump wires
J2MID_ABa_BEG[0|0|0|0],[JN2END3|N2MID6|S2MID6|W2MID6]
J2MID_ABa_BEG[1|1|1|1],[E2MID2|JE2END3|S2MID2|W2MID2]
J2MID_ABa_BEG[2|2|2|2],[E2MID4|N2MID4|JS2END3|W2MID4]
J2MID_ABa_BEG[3|3|3|3],[E2MID0|N2MID0|S2MID0|JW2END3]
J2MID_CDa_BEG[0|0|0|0],[E2MID6|JN2END4|S2MID6|W2MID6]
J2MID_CDa_BEG[1|1|1|1],[E2MID2|N2MID2|JE2END4|W2MID2]
J2MID_CDa_BEG[2|2|2|2],[E2MID4|N2MID4|S2MID4|JS2END4]
J2MID_CDa_BEG[3|3|3|3],[JW2END4|N2MID0|S2MID0|W2MID0]
J2MID_EFa_BEG[0|0|0|0],[E2MID6|N2MID6|JN2END5|W2MID6]
J2MID_EFa_BEG[1|1|1|1],[E2MID2|N2MID2|S2MID2|JE2END5]
J2MID_EFa_BEG[2|2|2|2],[JS2END5|N2MID4|S2MID4|W2MID4]
J2MID_EFa_BEG[3|3|3|3],[E2MID0|JW2END5|S2MID0|W2MID0]
J2MID_GHa_BEG[0|0|0|0],[E2MID6|N2MID6|S2MID6|JN2END6]
J2MID_GHa_BEG[1|1|1|1],[JE2END6|N2MID2|S2MID2|W2MID2]
J2MID_GHa_BEG[2|2|2|2],[E2MID4|JS2END6|S2MID4|W2MID4]
J2MID_GHa_BEG[3|3|3|3],[E2MID0|N2MID0|JW2END6|W2MID0]

J2MID_ABb_BEG[0|0|0|0],[E2MID7|N2MID7|S2MID7|W2MID7]
J2MID_ABb_BEG[1|1|1|1],[E2MID3|N2MID3|S2MID3|W2MID3]
J2MID_ABb_BEG[2|2|2|2],[E2MID5|N2MID5|S2MID5|W2MID5]
J2MID_ABb_BEG[3|3|3|3],[E2MID1|N2MID1|S2MID1|W2MID1]
J2MID_CDb_BEG[0|0|0|0],[E2MID7|N2MID7|S2MID7|W2MID7]
J2MID_CDb_BEG[1|1|1|1],[E2MID3|N2MID3|S2MID3|W2MID3]
J2MID_CDb_BEG[2|2|2|2],[E2MID5|N2MID5|S2MID5|W2MID5]
J2MID_CDb_BEG[3|3|3|3],[E2MID1|N2MID1|S2MID1|W2MID1]
J2MID_EFb_BEG[0|0|0|0],[E2MID7|N2MID7|S2MID7|W2MID7]
J2MID_EFb_BEG[1|1|1|1],[E2MID3|N2MID3|S2MID3|W2MID3]
J2MID_EFb_BEG[2|2|2|2],[E2MID5|N2MID5|S2MID5|W2MID5]
J2MID_EFb_BEG[3|3|3|3],[E2MID1|N2MID1|S2MID1|W2MID1]
J2MID_GHb_BEG[0|0|0|0],[E2MID7|N2MID7|S2MID7|W2MID7]
J2MID_GHb_BEG[1|1|1|1],[E2MID3|N2MID3|S2MID3|W2MID3]
J2MID_GHb_BEG[2|2|2|2],[E2MID5|N2MID5|S2MID5|W2MID5]
J2MID_GHb_BEG[3|3|3|3],[E2MID1|N2MID1|S2MID1|W2MID1]


# shared double END jump wires
J2END_AB_BEG[0|0|0|0],[E2END6|N2END6|SS4END3|W2END6]
J2END_AB_BEG[1|1|1|1],[E2END2|NN4END0|S2END2|W2END2]
J2END_AB_BEG[2|2|2|2],[EE4END0|N2END4|S2END4|W2END4]
J2END_AB_BEG[3|3|3|3],[E2END0|N2END0|S2END0|WW4END3]
J2END_CD_BEG[0|0|0|0],[E2END6|NN4END3|S2END6|W2END6]
J2END_CD_BEG[1|1|1|1],[E2END2|N2END2|S2END2|WW4END2]
J2END_CD_BEG[2|2|2|2],[E2END4|N2END4|SS4END2|W2END4]
J2END_CD_BEG[3|3|3|3],[EE4END1|N2END0|S2END0|W2END0]
J2END_EF_BEG[0|0|0|0],[EE4END2|N2END7|S2END7|W2END7]
J2END_EF_BEG[1|1|1|1],[E2END3|N2END3|S2END3|WW4END1]
J2END_EF_BEG[2|2|2|2],[E2END5|N2END5|SS4END1|W2END5]
J2END_EF_BEG[3|3|3|3],[E2END1|NN4END2|S2END1|W2END1]
J2END_GH_BEG[0|0|0|0],[E2END7|N2END7|S2END7|WW4END0]
J2END_GH_BEG[1|1|1|1],[E2END3|N2END3|SS4END0|W2END3]
J2END_GH_BEG[2|2|2|2],[E2END5|NN4END1|S2END5|W2END5]
J2END_GH_BEG[3|3|3|3],[EE4END3|N2END1|S2END1|W2END1]

# shared double END jump wires I shared that with the flop outputs
J_l_AB_BEG[0|0|0|0],[JN2END1|NN4END3|S4END3|WW4END0]
J_l_AB_BEG[1|1|1|1],[EE4END2|JE2END1|S4END2|W2END7]
J_l_AB_BEG[2|2|2|2],[E6END1|N4END1|JS2END1|W6END1]
J_l_AB_BEG[3|3|3|3],[E6END0|N4END0|S4END0|JW2END1]
J_l_CD_BEG[0|0|0|0],[E2END3|JN2END2|SS4END3|WW4END2]
J_l_CD_BEG[1|1|1|1],[E2END2|N4END2|JE2END2|W2END7]
J_l_CD_BEG[2|2|2|2],[EE4END1|NN4END1|S4END1|JS2END2]
J_l_CD_BEG[3|3|3|3],[JW2END2|N4END0|SS4END0|W6END0]
J_l_EF_BEG[0|0|0|0],[E2END3|N4END3|JN2END3|W2END3]
J_l_EF_BEG[1|1|1|1],[E2END2|NN4END2|S4END2|JE2END3]
J_l_EF_BEG[2|2|2|2],[JS2END3|N4END1|SS4END1|W2END4]
J_l_EF_BEG[3|3|3|3],[EE4END3|JW2END3|S4END0|WW4END1]
J_l_GH_BEG[0|0|0|0],[EE4END0|N4END3|S4END3|JN2END4]
J_l_GH_BEG[1|1|1|1],[JE2END4|N4END2|SS4END2|W2END2]
J_l_GH_BEG[2|2|2|2],[E6END1|JS2END4|S4END1|WW4END3]
J_l_GH_BEG[3|3|3|3],[E6END0|NN4END0|JW2END4|W2END0]

# the actual LUT input multiplexer
L[A|B]_I0,[J2MID_ABa_END0|J2MID_ABa_END0]
L[A|B]_I1,[J2MID_ABa_END1|J2MID_ABa_END1]
L[A|B]_I2,[J2MID_ABa_END2|J2MID_ABa_END2]
L[A|B]_I3,[J2MID_ABa_END3|J2MID_ABa_END3]
L[C|D]_I0,[J2MID_CDa_END0|J2MID_CDa_END0] 
L[C|D]_I1,[J2MID_CDa_END1|J2MID_CDa_END1] 
L[C|D]_I2,[J2MID_CDa_END2|J2MID_CDa_END2] 
L[C|D]_I3,[J2MID_CDa_END3|J2MID_CDa_END3] 
L[E|F]_I0,[J2MID_EFa_END0|J2MID_EFa_END0]      
L[E|F]_I1,[J2MID_EFa_END1|J2MID_EFa_END1]      
L[E|F]_I2,[J2MID_EFa_END2|J2MID_EFa_END2]      
L[E|F]_I3,[J2MID_EFa_END3|J2MID_EFa_END3]      
L[G|H]_I0,[J2MID_GHa_END0|J2MID_GHa_END0]	  
L[G|H]_I1,[J2MID_GHa_END1|J2MID_GHa_END1]	  
L[G|H]_I2,[J2MID_GHa_END2|J2MID_GHa_END2]	  
L[G|H]_I3,[J2MID_GHa_END3|J2MID_GHa_END3]	  
                             
L[A|B]_I0,[J2MID_ABb_END0|J2MID_ABb_END0]
L[A|B]_I1,[J2MID_ABb_END1|J2MID_ABb_END1]
L[A|B]_I2,[J2MID_ABb_END2|J2MID_ABb_END2]
L[A|B]_I3,[J2MID_ABb_END3|J2MID_ABb_END3]
L[C|D]_I0,[J2MID_CDb_END0|J2MID_CDb_END0]
L[C|D]_I1,[J2MID_CDb_END1|J2MID_CDb_END1]
L[C|D]_I2,[J2MID_CDb_END2|J2MID_CDb_END2]
L[C|D]_I3,[J2MID_CDb_END3|J2MID_CDb_END3]
L[E|F]_I0,[J2MID_EFb_END0|J2MID_EFb_END0]
L[E|F]_I1,[J2MID_EFb_END1|J2MID_EFb_END1]
L[E|F]_I2,[J2MID_EFb_END2|J2MID_EFb_END2]
L[E|F]_I3,[J2MID_EFb_END3|J2MID_EFb_END3]
L[G|H]_I0,[J2MID_GHb_END0|J2MID_GHb_END0]
L[G|H]_I1,[J2MID_GHb_END1|J2MID_GHb_END1]
L[G|H]_I2,[J2MID_GHb_END2|J2MID_GHb_END2]
L[G|H]_I3,[J2MID_GHb_END3|J2MID_GHb_END3]
 
L[A|B]_I0,[J2END_AB_END0|J2END_AB_END0]
L[A|B]_I1,[J2END_AB_END1|J2END_AB_END1]
L[A|B]_I2,[J2END_AB_END2|J2END_AB_END2]
L[A|B]_I3,[J2END_AB_END3|J2END_AB_END3]
L[C|D]_I0,[J2END_CD_END0|J2END_CD_END0]
L[C|D]_I1,[J2END_CD_END1|J2END_CD_END1]
L[C|D]_I2,[J2END_CD_END2|J2END_CD_END2]
L[C|D]_I3,[J2END_CD_END3|J2END_CD_END3]
L[E|F]_I0,[J2END_EF_END0|J2END_EF_END0]
L[E|F]_I1,[J2END_EF_END1|J2END_EF_END1]
L[E|F]_I2,[J2END_EF_END2|J2END_EF_END2]
L[E|F]_I3,[J2END_EF_END3|J2END_EF_END3]
L[G|H]_I0,[J2END_GH_END0|J2END_GH_END0]
L[G|H]_I1,[J2END_GH_END1|J2END_GH_END1]
L[G|H]_I2,[J2END_GH_END2|J2END_GH_END2]
L[G|H]_I3,[J2END_GH_END3|J2END_GH_END3]
                           
L[A|B]_I0,[J_l_AB_END0|J_l_AB_END0]
L[A|B]_I1,[J_l_AB_END1|J_l_AB_END1]
L[A|B]_I2,[J_l_AB_END2|J_l_AB_END2]
L[A|B]_I3,[J_l_AB_END3|J_l_AB_END3]
L[C|D]_I0,[J_l_CD_END0|J_l_CD_END0]
L[C|D]_I1,[J_l_CD_END1|J_l_CD_END1]
L[C|D]_I2,[J_l_CD_END2|J_l_CD_END2]
L[C|D]_I3,[J_l_CD_END3|J_l_CD_END3]
L[E|F]_I0,[J_l_EF_END0|J_l_EF_END0]
L[E|F]_I1,[J_l_EF_END1|J_l_EF_END1]
L[E|F]_I2,[J_l_EF_END2|J_l_EF_END2]
L[E|F]_I3,[J_l_EF_END3|J_l_EF_END3]
L[G|H]_I0,[J_l_GH_END0|J_l_GH_END0]
L[G|H]_I1,[J_l_GH_END1|J_l_GH_END1]
L[G|H]_I2,[J_l_GH_END2|J_l_GH_END2]
L[G|H]_I3,[J_l_GH_END3|J_l_GH_END3]

# LUT output routing
# LUT output routing
# LUT output routing

# The double wires (which have a mid connection) will get highest connectivity 
# this is why we connect all LUT outputs to them as well as some more wires for local routing
# 16:1 muxes each (we specify them in two rounds of 8-driver port sets)
JN2BEG[0|0|0|0|0|0|0|0],[E1END3|LB_O|LC_O|LD_O|LE_O|LF_O|LG_O|LH_O]
JN2BEG[1|1|1|1|1|1|1|1],[LA_O|E1END0|LC_O|LD_O|LE_O|LF_O|LG_O|LH_O]
JN2BEG[2|2|2|2|2|2|2|2],[LA_O|LB_O|E1END1|LD_O|LE_O|LF_O|LG_O|LH_O]
JN2BEG[3|3|3|3|3|3|3|3],[LA_O|LB_O|LC_O|E1END2|LE_O|LF_O|LG_O|LH_O]
JN2BEG[4|4|4|4|4|4|4|4],[LA_O|LB_O|LC_O|LD_O|W1END3|LF_O|LG_O|LH_O]
JN2BEG[5|5|5|5|5|5|5|5],[LA_O|LB_O|LC_O|LD_O|LE_O|W1END0|LG_O|LH_O]
JN2BEG[6|6|6|6|6|6|6|6],[LA_O|LB_O|LC_O|LD_O|LE_O|LF_O|W1END1|LH_O]
JN2BEG[7|7|7|7|7|7|7|7],[LA_O|LB_O|LC_O|LD_O|LE_O|LF_O|LG_O|W1END2]

JE2BEG[0|0|0|0|0|0|0|0],[N1END3|LB_O|LC_O|LD_O|LE_O|LF_O|LG_O|LH_O]
JE2BEG[1|1|1|1|1|1|1|1],[LA_O|N1END0|LC_O|LD_O|LE_O|LF_O|LG_O|LH_O]
JE2BEG[2|2|2|2|2|2|2|2],[LA_O|LB_O|N1END1|LD_O|LE_O|LF_O|LG_O|LH_O]
JE2BEG[3|3|3|3|3|3|3|3],[LA_O|LB_O|LC_O|N1END2|LE_O|LF_O|LG_O|LH_O]
JE2BEG[4|4|4|4|4|4|4|4],[LA_O|LB_O|LC_O|LD_O|S1END3|LF_O|LG_O|LH_O]
JE2BEG[5|5|5|5|5|5|5|5],[LA_O|LB_O|LC_O|LD_O|LE_O|S1END0|LG_O|LH_O]
JE2BEG[6|6|6|6|6|6|6|6],[LA_O|LB_O|LC_O|LD_O|LE_O|LF_O|S1END1|LH_O]
JE2BEG[7|7|7|7|7|7|7|7],[LA_O|LB_O|LC_O|LD_O|LE_O|LF_O|LG_O|S1END2]

JS2BEG[0|0|0|0|0|0|0|0],[E1END3|LB_O|LC_O|LD_O|LE_O|LF_O|LG_O|LH_O]
JS2BEG[1|1|1|1|1|1|1|1],[LA_O|E1END0|LC_O|LD_O|LE_O|LF_O|LG_O|LH_O]
JS2BEG[2|2|2|2|2|2|2|2],[LA_O|LB_O|E1END1|LD_O|LE_O|LF_O|LG_O|LH_O]
JS2BEG[3|3|3|3|3|3|3|3],[LA_O|LB_O|LC_O|E1END2|LE_O|LF_O|LG_O|LH_O]
JS2BEG[4|4|4|4|4|4|4|4],[LA_O|LB_O|LC_O|LD_O|W1END3|LF_O|LG_O|LH_O]
JS2BEG[5|5|5|5|5|5|5|5],[LA_O|LB_O|LC_O|LD_O|LE_O|W1END0|LG_O|LH_O]
JS2BEG[6|6|6|6|6|6|6|6],[LA_O|LB_O|LC_O|LD_O|LE_O|LF_O|W1END1|LH_O]
JS2BEG[7|7|7|7|7|7|7|7],[LA_O|LB_O|LC_O|LD_O|LE_O|LF_O|LG_O|W1END2]

JW2BEG[0|0|0|0|0|0|0|0],[N1END3|LB_O|LC_O|LD_O|LE_O|LF_O|LG_O|LH_O]
JW2BEG[1|1|1|1|1|1|1|1],[LA_O|N1END0|LC_O|LD_O|LE_O|LF_O|LG_O|LH_O]
JW2BEG[2|2|2|2|2|2|2|2],[LA_O|LB_O|N1END1|LD_O|LE_O|LF_O|LG_O|LH_O]
JW2BEG[3|3|3|3|3|3|3|3],[LA_O|LB_O|LC_O|N1END2|LE_O|LF_O|LG_O|LH_O]
JW2BEG[4|4|4|4|4|4|4|4],[LA_O|LB_O|LC_O|LD_O|S1END3|LF_O|LG_O|LH_O]
JW2BEG[5|5|5|5|5|5|5|5],[LA_O|LB_O|LC_O|LD_O|LE_O|S1END0|LG_O|LH_O]
JW2BEG[6|6|6|6|6|6|6|6],[LA_O|LB_O|LC_O|LD_O|LE_O|LF_O|S1END1|LH_O]
JW2BEG[7|7|7|7|7|7|7|7],[LA_O|LB_O|LC_O|LD_O|LE_O|LF_O|LG_O|S1END2]

# 
JN2BEG[0|0|0|0|0|0|0|0],[M_AB|N2END1|E2END1|SS4END1|W2END1|W6END1|E6END1|N4END1]
JN2BEG[1|1|1|1|1|1|1|1],[M_AD|N2END2|E2END2|S2END2|W2END2|W6END0|E6END0|N4END2]
JN2BEG[2|2|2|2|2|2|2|2],[M_AH|N2END3|E2END3|S2END3|W2END3|WW4END1|E6END1|N4END3]
JN2BEG[3|3|3|3|3|3|3|3],[M_EF|N2END4|E2END4|S2END4|W2END4|W6END0|E6END0|N4END0]
JN2BEG[4|4|4|4|4|4|4|4],[M_AB|N2END5|E2END5|S2END5|N1END1|E1END1|S1END1|W1END1]
JN2BEG[5|5|5|5|5|5|5|5],[M_AD|N2END6|E2END6|S2END6|N1END2|E1END2|S1END2|W1END2]
JN2BEG[6|6|6|6|6|6|6|6],[M_AH|N2END7|E2END7|S2END7|N1END3|E1END3|S1END3|W1END3]
JN2BEG[7|7|7|7|7|7|7|7],[M_EF|N2END0|EE4END0|S2END0|N1END0|E1END0|S1END0|W1END0]

JE2BEG[0|0|0|0|0|0|0|0],[M_EF|N2END1|EE4END1|S2END1|W2END1|W6END1|E6END1|N4END1]
JE2BEG[1|1|1|1|1|1|1|1],[M_AB|N2END2|E2END2|S2END2|W2END2|WW4END3|E6END0|N4END2]
JE2BEG[2|2|2|2|2|2|2|2],[M_AD|N2END3|E2END3|S2END3|W2END3|W6END1|E6END1|N4END3]
JE2BEG[3|3|3|3|3|3|3|3],[M_AH|N2END4|E2END4|S2END4|W2END4|W6END0|E6END0|N4END0]
JE2BEG[4|4|4|4|4|4|4|4],[M_EF|N2END5|E2END5|S2END5|N1END1|E1END1|S1END1|W1END1]
JE2BEG[5|5|5|5|5|5|5|5],[M_AB|N2END6|E2END6|S2END6|N1END2|E1END2|S1END2|W1END2]
JE2BEG[6|6|6|6|6|6|6|6],[M_AD|N2END7|E2END7|S2END7|N1END3|E1END3|S1END3|W1END3]
JE2BEG[7|7|7|7|7|7|7|7],[M_AH|N2END0|E2END0|SS4END0|N1END0|E1END0|S1END0|WW4END0]
                           
JS2BEG[0|0|0|0|0|0|0|0],[M_AH|NN4END1|E2END1|S2END1|W2END1|W6END1|E6END1|S4END1]
JS2BEG[1|1|1|1|1|1|1|1],[M_EF|NN4END2|EE4END2|SS4END2|W2END2|W6END0|E6END0|S4END2]
JS2BEG[2|2|2|2|2|2|2|2],[M_AB|NN4END3|E2END3|S2END3|W2END3|W6END1|E6END1|S4END3]
JS2BEG[3|3|3|3|3|3|3|3],[M_AD|N2END4|E2END4|S2END4|W2END4|WW4END2|E6END0|S4END0]
JS2BEG[4|4|4|4|4|4|4|4],[M_AH|N2END5|E2END5|S2END5|N1END1|E1END1|S1END1|W1END1]
JS2BEG[5|5|5|5|5|5|5|5],[M_EF|N2END6|E2END6|S2END6|N1END2|E1END2|S1END2|W1END2]
JS2BEG[6|6|6|6|6|6|6|6],[M_AB|N2END7|E2END7|S2END7|N1END3|E1END3|S1END3|W1END3]
JS2BEG[7|7|7|7|7|7|7|7],[M_AD|N2END0|E2END0|S2END0|N1END0|E1END0|S1END0|W1END0]
   
# I uncommented the following wires as they implement the input operand routing
# I use a stop-over (JE2BEG) which is used to recycle this multiplexer not only to drive the wire (E2BEG) but to drive other things
# So we have to check which other things this is and pick one of the inputs
   
JW2BEG[0|0|0|0|0|0|0|0],[M_AD|N2END1|E2END1|S2END1|W2END1|W6END1|E6END1|S4END1]
JW2BEG[1|1|1|1|1|1|1|1],[M_AH|N2END2|E2END2|S2END2|W2END2|W6END0|E6END0|S4END2]
JW2BEG[2|2|2|2|2|2|2|2],[M_EF|N2END3|EE4END3|SS4END3|W2END3|W6END1|E6END1|S4END3]
JW2BEG[3|3|3|3|3|3|3|3],[M_AB|N2END4|E2END4|S2END4|W2END4|WW4END2|E6END0|S4END0]
JW2BEG[4|4|4|4|4|4|4|4],[M_AD|N2END5|E2END5|S2END5|N1END1|E1END1|S1END1|W1END1]
JW2BEG[5|5|5|5|5|5|5|5],[M_AH|N2END6|E2END6|S2END6|N1END2|E1END2|S1END2|W1END2]
JW2BEG[6|6|6|6|6|6|6|6],[M_EF|N2END7|E2END7|S2END7|N1END3|E1END3|S1END3|W1END3]
JW2BEG[7|7|7|7|7|7|7|7],[M_AB|NN4END0|E2END0|S2END0|N1END0|E1END0|S1END0|W1END0]

# connection from the double jump wires (stopovers) to the actual double wires      
# original connection:                     
# [N|E|S|W]2BEG[0|1|2|3|4|5|6|7],J[N|E|S|W]2END[0|1|2|3|4|5|6|7]
# the same but without the west routing/connection
[N|E|S]2BEG[0|1|2|3|4|5|6|7],J[N|E|S]2END[0|1|2|3|4|5|6|7]
# We split the double west channel into "normal routing" (indices[1|2|5|6]) and "operand routing" (indices[0|3|4|7])
# the "normal routing" is using a JUMP stop-over in order to allow this multiplexer to drive the E2BEG wire and to serve as a source for other inputs
W2BEG[1|2|5|6],JW2END[1|2|5|6]	
W2BEG[0|3|4|7],JW2END[0|3|4|7]	
# the other wires, "operand routing", get just extended; this is like the routing used for a ReCoBus
##W2BEG[0|3|4|7],W2END[0|3|4|7]
# The operand (uses 4 double west wires) hard-wired routing:
# important: while it is normally a good idea to twist wire indexes to prevent linear combinations (and increase graph entropy) we don't want this for the operands.
# this allows it to relocate modules because in each slot, we will find the same operands bits.
# The exact index allocation was not chosen random!
# We wanted to have something where the 4 operand double end wires (W2END[0|3|4|7]) can ALL connect directly to all 8 LUT inputs.
# This includes the requirement that routing has to be conflict free, which is an issue as we route into the LUT through StopOvers (JUMPs)
# This is a little like solving a Sudoku puzzle
# This routing scheme is useful for simple Boolean functions
# Foreseen mapping:
	#         J2END_AB_BEG  J_l_AB_BEG
# LUT_Input | J2END_x_BEG | J_1_x_BEG | used_index
# ----------|-------------|-----------|--------------------------------------------------
#   AB 0    |  W2END6     |   W2END3* |   3                                                      
#   AB 1    |  W2END2     |   W2END7* |   7                                                      
#   AB 2    |  W2END4*    |   W6END1  |   4                                                      
#   AB 3    |  W2END0*    |  JW2END1  |   0                                               
# ----------|-------------|-----------|--------------------------------------------------
#   CD 0    |  W2END6     |   W2END3* |   3                                                      
#   CD 1    |  W2END2     |   W2END7* |   7                                                      
#   CD 2    |  W2END4*    |  JS2END2  |   4                                                      
#   CD 3    |  W2END0*    |   W6END0  |   0                                                      
# ----------|-------------|-----------|--------------------------------------------------
#   EF 0    |  W2END7*    |   W2END3  |   7                                                      
#   EF 1    |  W2END3*    |  JE2END3  |   3                                                      
#   EF 2    |  W2END5     |   W2END4* |   4                                                      
#   EF 3    |  W2END1     |   W2END0* |   0                                                      
# ----------|-------------|-----------|--------------------------------------------------
#   GH 0    |  W2END7*    |  JN2END4  |   7
#   GH 1    |  W2END3*    |   W2END2  |   3
#   GH 2    |  W2END5     |   W2END4* |   4
#   GH 3    |  W2END1     |   W2END0* |   0
# ----------|-------------|-----------|--------------------------------------------------
	  
# single wires
N1BEG[0|0|0|0],[J_l_CD_END1|LC_O|JW2END3|J2MID_CDb_END3]
N1BEG[1|1|1|1],[J_l_EF_END2|LD_O|JW2END0|J2MID_EFb_END0]
N1BEG[2|2|2|2],[J_l_GH_END3|LE_O|JW2END1|J2MID_GHb_END1]
N1BEG[3|3|3|3],[J_l_AB_END0|LF_O|JW2END2|J2MID_ABb_END2]

E1BEG[0|0|0|0],[J_l_CD_END1|LD_O|JN2END3|J2MID_CDb_END3]
E1BEG[1|1|1|1],[J_l_EF_END2|LE_O|JN2END0|J2MID_EFb_END0]
E1BEG[2|2|2|2],[J_l_GH_END3|LF_O|JN2END1|J2MID_GHb_END1]
E1BEG[3|3|3|3],[J_l_AB_END0|LG_O|JN2END2|J2MID_ABb_END2]

S1BEG[0|0|0|0],[J_l_CD_END1|LE_O|JE2END3|J2MID_CDb_END3]
S1BEG[1|1|1|1],[J_l_EF_END2|LF_O|JE2END0|J2MID_EFb_END0]
S1BEG[2|2|2|2],[J_l_GH_END3|LG_O|JE2END1|J2MID_GHb_END1]
S1BEG[3|3|3|3],[J_l_AB_END0|LH_O|JE2END2|J2MID_ABb_END2]

W1BEG[0|0|0|0],[J_l_CD_END1|LF_O|JS2END3|J2MID_CDb_END3]
W1BEG[1|1|1|1],[J_l_EF_END2|LG_O|JS2END0|J2MID_EFb_END0]
W1BEG[2|2|2|2],[J_l_GH_END3|LH_O|JS2END1|J2MID_GHb_END1]
W1BEG[3|3|3|3],[J_l_AB_END0|LA_O|JS2END2|J2MID_ABb_END2]

# quad wires (we only have 4 of them in each vertical direction)
N4BEG[0|0|0|0],[N4END1|N2END2|E6END1|LE_O]
N4BEG[1|1|1|1],[N4END2|N2END3|E6END0|LF_O]
N4BEG[2|2|2|2],[N4END3|N2END0|W6END1|LG_O]
N4BEG[3|3|3|3],[N4END0|N2END1|W6END0|LH_O]

S4BEG[0|0|0|0],[S4END1|S2END2|E6END1|LA_O]
S4BEG[1|1|1|1],[S4END2|S2END3|E6END0|LB_O]
S4BEG[2|2|2|2],[S4END3|S2END0|W6END1|LC_O]
S4BEG[3|3|3|3],[S4END0|S2END1|W6END0|LD_O]

# hex wires (we only have 2 of them in each vertical direction)
E6BEG[0|0|0|0|0|0|0|0],[LA_O|LB_O|LC_O|LD_O|LE_O|LF_O|LG_O|LH_O]
E6BEG[1|1|1|1|1|1|1|1],[LA_O|LB_O|LC_O|LD_O|LE_O|LF_O|LG_O|LH_O]
E6BEG[0|0|0|0|0|0|0|0],[J2MID_ABb_END1|J2MID_CDb_END1|J2MID_EFb_END1|J2MID_GHb_END1|E1END3|W1END3|M_AB|M_AH]
E6BEG[1|1|1|1|1|1|1|1],[J2MID_ABa_END2|J2MID_CDa_END2|J2MID_EFa_END2|J2MID_GHa_END2|E1END2|W1END2|M_AD|M_EF]

W6BEG[0|0|0|0|0|0|0|0],[LA_O|LB_O|LC_O|LD_O|LE_O|LF_O|LG_O|LH_O]
W6BEG[1|1|1|1|1|1|1|1],[LA_O|LB_O|LC_O|LD_O|LE_O|LF_O|LG_O|LH_O]
W6BEG[0|0|0|0|0|0|0|0],[J2MID_ABb_END1|J2MID_CDb_END1|J2MID_EFb_END1|J2MID_GHb_END1|E1END3|W1END3|M_AB|M_AH]
W6BEG[1|1|1|1|1|1|1|1],[J2MID_ABa_END2|J2MID_CDa_END2|J2MID_EFa_END2|J2MID_GHa_END2|E1END2|W1END2|M_AD|M_EF]

EE4BEG[0|0|0|0|0|0|0|0],[J2MID_ABb_END1|J2MID_CDb_END1|LF_O|LG_O|J2END_GH_END0|N1END2|S1END2|E1END2]
EE4BEG[1|1|1|1|1|1|1|1],[J2MID_ABa_END2|J2MID_CDa_END2|LA_O|LH_O|J2END_EF_END0|N1END3|S1END3|E1END3]
EE4BEG[2|2|2|2|2|2|2|2],[J2MID_EFb_END1|J2MID_GHb_END1|LB_O|LC_O|J2END_CD_END0|N1END0|S1END0|E1END0]
EE4BEG[3|3|3|3|3|3|3|3],[J2MID_EFa_END2|J2MID_GHa_END2|LD_O|LE_O|J2END_AB_END0|N1END1|S1END1|E1END1]

WW4BEG[0|0|0|0|0|0|0|0],[J2MID_ABb_END1|J2MID_CDb_END1|LF_O|LG_O|J2END_GH_END2|N1END2|S1END2|W1END2]
WW4BEG[1|1|1|1|1|1|1|1],[J2MID_ABa_END2|J2MID_CDa_END2|LA_O|LH_O|J2END_EF_END2|N1END3|S1END3|W1END3]
WW4BEG[2|2|2|2|2|2|2|2],[J2MID_EFb_END1|J2MID_GHb_END1|LB_O|LC_O|J2END_CD_END2|N1END0|S1END0|W1END0]
WW4BEG[3|3|3|3|3|3|3|3],[J2MID_EFa_END2|J2MID_GHa_END2|LD_O|LE_O|J2END_AB_END2|N1END1|S1END1|W1END1]

NN4BEG[0|0|0|0|0|0|0|0],[J2MID_ABb_END1|J2MID_CDb_END1|LF_O|LG_O|J2END_GH_END1|E1END2|W1END2|N1END2]
NN4BEG[1|1|1|1|1|1|1|1],[J2MID_ABa_END2|J2MID_CDa_END2|LA_O|LH_O|J2END_EF_END1|E1END3|W1END3|N1END3]
NN4BEG[2|2|2|2|2|2|2|2],[J2MID_EFb_END1|J2MID_GHb_END1|LB_O|LC_O|J2END_CD_END1|E1END0|W1END0|N1END0]
NN4BEG[3|3|3|3|3|3|3|3],[J2MID_EFa_END2|J2MID_GHa_END2|LD_O|LE_O|J2END_AB_END1|E1END1|W1END1|N1END1]

SS4BEG[0|0|0|0|0|0|0|0],[J2MID_ABb_END1|J2MID_CDb_END1|LF_O|LG_O|J2END_GH_END3|E1END2|W1END2|N1END2]
SS4BEG[1|1|1|1|1|1|1|1],[J2MID_ABa_END2|J2MID_CDa_END2|LA_O|LH_O|J2END_EF_END3|E1END3|W1END3|N1END3]
SS4BEG[2|2|2|2|2|2|2|2],[J2MID_EFb_END1|J2MID_GHb_END1|LB_O|LC_O|J2END_CD_END3|E1END0|W1END0|N1END0]
SS4BEG[3|3|3|3|3|3|3|3],[J2MID_EFa_END2|J2MID_GHa_END2|LD_O|LE_O|J2END_AB_END3|E1END1|W1END1|N1END1]

# connect LUT outputs to multiplexer block inputs
[A|B|C|D|E|F|G|H],L[A|B|C|D|E|F|G|H]_O
# we use a MUX 4 for the select inputs
S[0|0|0|0],J[N|E|S|W]2END4
S[1|1|1|1],J[N|E|S|W]2END5
S[2|2|2|2],J[N|E|S|W]2END6
S[3|3|3|3],J[N|E|S|W]2END7

# Carry chain  Ci -> LA_Ci-LA_Co -> LB_Ci-LB_Co -> ... -> LH_Ci-LH_Co -> Co
LA_Ci,Ci0
L[B|C|D|E|F|G|H]_Ci,L[A|B|C|D|E|F|G]_Co
Co0,LH_Co

# reset and enable input multiplexers
J_SR_BEG[0|0|0|0|0|0|0|0],[J2MID_ABb_END0|J2MID_CDb_END0|J2MID_EFb_END0|J2MID_GHa_END0|JN2END1|JE2END1|JS2END1|JW2END1]
J_EN_BEG[0|0|0|0|0|0|0|0],[J2MID_ABb_END3|J2MID_CDb_END3|J2MID_EFb_END3|J2MID_GHa_END3|JN2END2|JE2END2|JS2END2|JW2END2]

# connect reset jump wire with LUTs ### check: could be that we have to use "J_SR_END" instead of "J_SR_END0"
L[A|A]_SR,[J_SR_END0|GND0]
L[B|B]_SR,[J_SR_END0|GND0]
L[C|C]_SR,[J_SR_END0|GND0]
L[D|D]_SR,[J_SR_END0|GND0]
L[E|E]_SR,[J_SR_END0|GND0]
L[F|F]_SR,[J_SR_END0|GND0]
L[G|G]_SR,[J_SR_END0|GND0]
L[H|H]_SR,[J_SR_END0|GND0]
# L[A|B|C|D|E|F|G|H]_SR,[J_SR_END0|J_SR_END0|J_SR_END0|J_SR_END0|J_SR_END0|J_SR_END0|J_SR_END0|J_SR_END0]

# connect enable jump wire with LUTs ### check: could be that we have to use "J_EN_END" instead of "J_EN_END0"
L[A|A]_EN,[J_EN_END0|VCC0]
L[B|B]_EN,[J_EN_END0|VCC0]
L[C|C]_EN,[J_EN_END0|VCC0]
L[D|D]_EN,[J_EN_END0|VCC0]
L[E|E]_EN,[J_EN_END0|VCC0]
L[F|F]_EN,[J_EN_END0|VCC0]
L[G|G]_EN,[J_EN_END0|VCC0]
L[H|H]_EN,[J_EN_END0|VCC0]
# L[A|B|C|D|E|F|G|H]_EN,[J_EN_END0|J_EN_END0|J_EN_END0|J_EN_END0|J_EN_END0|J_EN_END0|J_EN_END0|J_EN_END0]
