0.7
2020.2
May  7 2023
15:24:31
C:/Users/Adanw/Documents/vivado/lab1/lab1.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/CarryOuts.v,1697428492,verilog,,C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/Carry_Block_1.v,,CarryOuts,,,,,,,,
C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/Carry_Block_1.v,1697427044,verilog,,C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/Carry_Block_2.v,,Carry_Block_1,,,,,,,,
C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/Carry_Block_2.v,1697427322,verilog,,C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/Carry_Block_3.v,,Carry_Block_2,,,,,,,,
C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/Carry_Block_3.v,1697427344,verilog,,C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/Carry_Block_4.v,,Carry_Block_3,,,,,,,,
C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/Carry_Block_4.v,1697427454,verilog,,C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/Carry_Lookahead_16_bit.v,,Carry_Block_4,,,,,,,,
C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/Carry_Lookahead_16_bit.v,1697408383,verilog,,C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/Carry_Lookahead_Adder.v,,Carry_Lookahead_16_Bit,,,,,,,,
C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/Carry_Lookahead_Adder.v,1697408383,verilog,,C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/SuperPG_Block.v,,Carry_Lookahead_Adder,,,,,,,,
C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/One_Bit_ALU.v,1697420417,verilog,,C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/Ripple_Carry_Adder.v,,One_Bit_ALU,,,,,,,,
C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/Ripple_Carry_Adder.v,1697421828,verilog,,C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/tb_Ripple_Carry_Adder.v,,Ripple_Carry_Adder,,,,,,,,
C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/SuperPG_Block.v,1697427664,verilog,,C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/pg_Block.v,,SuperPG_Block,,,,,,,,
C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/pg_Block.v,1697408383,verilog,,C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/tb_Carry_Lookahead_16_Bit.v,,pg_Block,,,,,,,,
,,,,,,tb_Carry_Lookahead_16_Bit,,,,,,,,
C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/tb_Carry_Lookahead_Adder.v,1697408383,verilog,,,,tb_Carry_Lookahead_Adder,,,,,,,,
C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/tb_One_Bit_ALU.v,1697408383,verilog,,,,tb_One_Bit_ALU,,,,,,,,
C:/Users/Adanw/Documents/vivado/lab1/lab1.srcs/sources_1/imports/PA_1_Code_Handout/tb_Ripple_Carry_Adder.v,1697420981,verilog,,,,tb_Ripple_Carry_Adder,,,,,,,,
