// Seed: 1227758617
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_6(
      .id_0(id_1),
      .id_1(1),
      .id_2(id_1),
      .id_3(1),
      .id_4(1),
      .id_5(id_5),
      .id_6(1),
      .id_7(1),
      .id_8(1'b0),
      .id_9(1'b0),
      .id_10(1 == 1),
      .id_11(1),
      .id_12(id_1),
      .id_13(1)
  );
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input wire id_0
    , id_9,
    input uwire id_1,
    input wand id_2,
    input supply1 id_3,
    input supply1 id_4,
    output supply1 id_5,
    input wand id_6,
    input uwire id_7
);
  wire id_10;
  tri0 id_11, id_12, id_13 = id_13++;
  module_0(
      id_11, id_11, id_9, id_12, id_11
  ); id_14 :
  assert property (@(posedge 1) id_11++)
  else $display(1);
endmodule
