
stm32f7_bootloader_cpp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006214  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f0  080063f8  080063f8  000163f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080067e8  080067e8  000167e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080067f0  080067f0  000167f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080067f4  080067f4  000167f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000690  20000000  080067f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000016c  20000690  08006e88  00020690  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200007fc  08006e88  000207fc  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020690  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001d97d  00000000  00000000  000206c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00003a27  00000000  00000000  0003e03d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00007773  00000000  00000000  00041a64  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000a98  00000000  00000000  000491d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000d70  00000000  00000000  00049c70  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00007688  00000000  00000000  0004a9e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00004596  00000000  00000000  00052068  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  000565fe  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000288c  00000000  00000000  0005667c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000690 	.word	0x20000690
 80001fc:	00000000 	.word	0x00000000
 8000200:	080063dc 	.word	0x080063dc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000694 	.word	0x20000694
 800021c:	080063dc 	.word	0x080063dc

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800040e:	f1a4 0401 	sub.w	r4, r4, #1
 8000412:	d1e9      	bne.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f092 0f00 	teq	r2, #0
 80005ba:	bf14      	ite	ne
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005c0:	4770      	bxeq	lr
 80005c2:	b530      	push	{r4, r5, lr}
 80005c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d0:	e720      	b.n	8000414 <__adddf3+0x138>
 80005d2:	bf00      	nop

080005d4 <__aeabi_ul2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	e00a      	b.n	80005fa <__aeabi_l2d+0x16>

080005e4 <__aeabi_l2d>:
 80005e4:	ea50 0201 	orrs.w	r2, r0, r1
 80005e8:	bf08      	it	eq
 80005ea:	4770      	bxeq	lr
 80005ec:	b530      	push	{r4, r5, lr}
 80005ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005f2:	d502      	bpl.n	80005fa <__aeabi_l2d+0x16>
 80005f4:	4240      	negs	r0, r0
 80005f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000602:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000606:	f43f aedc 	beq.w	80003c2 <__adddf3+0xe6>
 800060a:	f04f 0203 	mov.w	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000622:	f1c2 0320 	rsb	r3, r2, #32
 8000626:	fa00 fc03 	lsl.w	ip, r0, r3
 800062a:	fa20 f002 	lsr.w	r0, r0, r2
 800062e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000632:	ea40 000e 	orr.w	r0, r0, lr
 8000636:	fa21 f102 	lsr.w	r1, r1, r2
 800063a:	4414      	add	r4, r2
 800063c:	e6c1      	b.n	80003c2 <__adddf3+0xe6>
 800063e:	bf00      	nop

08000640 <__aeabi_dmul>:
 8000640:	b570      	push	{r4, r5, r6, lr}
 8000642:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000646:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800064a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800064e:	bf1d      	ittte	ne
 8000650:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000654:	ea94 0f0c 	teqne	r4, ip
 8000658:	ea95 0f0c 	teqne	r5, ip
 800065c:	f000 f8de 	bleq	800081c <__aeabi_dmul+0x1dc>
 8000660:	442c      	add	r4, r5
 8000662:	ea81 0603 	eor.w	r6, r1, r3
 8000666:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800066a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800066e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000672:	bf18      	it	ne
 8000674:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000678:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800067c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000680:	d038      	beq.n	80006f4 <__aeabi_dmul+0xb4>
 8000682:	fba0 ce02 	umull	ip, lr, r0, r2
 8000686:	f04f 0500 	mov.w	r5, #0
 800068a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800068e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000692:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000696:	f04f 0600 	mov.w	r6, #0
 800069a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800069e:	f09c 0f00 	teq	ip, #0
 80006a2:	bf18      	it	ne
 80006a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006b4:	d204      	bcs.n	80006c0 <__aeabi_dmul+0x80>
 80006b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006ba:	416d      	adcs	r5, r5
 80006bc:	eb46 0606 	adc.w	r6, r6, r6
 80006c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d8:	bf88      	it	hi
 80006da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006de:	d81e      	bhi.n	800071e <__aeabi_dmul+0xde>
 80006e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006e4:	bf08      	it	eq
 80006e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ea:	f150 0000 	adcs.w	r0, r0, #0
 80006ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f8:	ea46 0101 	orr.w	r1, r6, r1
 80006fc:	ea40 0002 	orr.w	r0, r0, r2
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000708:	bfc2      	ittt	gt
 800070a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800070e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000712:	bd70      	popgt	{r4, r5, r6, pc}
 8000714:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000718:	f04f 0e00 	mov.w	lr, #0
 800071c:	3c01      	subs	r4, #1
 800071e:	f300 80ab 	bgt.w	8000878 <__aeabi_dmul+0x238>
 8000722:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000726:	bfde      	ittt	le
 8000728:	2000      	movle	r0, #0
 800072a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800072e:	bd70      	pople	{r4, r5, r6, pc}
 8000730:	f1c4 0400 	rsb	r4, r4, #0
 8000734:	3c20      	subs	r4, #32
 8000736:	da35      	bge.n	80007a4 <__aeabi_dmul+0x164>
 8000738:	340c      	adds	r4, #12
 800073a:	dc1b      	bgt.n	8000774 <__aeabi_dmul+0x134>
 800073c:	f104 0414 	add.w	r4, r4, #20
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f305 	lsl.w	r3, r0, r5
 8000748:	fa20 f004 	lsr.w	r0, r0, r4
 800074c:	fa01 f205 	lsl.w	r2, r1, r5
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000758:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800075c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000760:	fa21 f604 	lsr.w	r6, r1, r4
 8000764:	eb42 0106 	adc.w	r1, r2, r6
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f1c4 040c 	rsb	r4, r4, #12
 8000778:	f1c4 0520 	rsb	r5, r4, #32
 800077c:	fa00 f304 	lsl.w	r3, r0, r4
 8000780:	fa20 f005 	lsr.w	r0, r0, r5
 8000784:	fa01 f204 	lsl.w	r2, r1, r4
 8000788:	ea40 0002 	orr.w	r0, r0, r2
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000794:	f141 0100 	adc.w	r1, r1, #0
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f1c4 0520 	rsb	r5, r4, #32
 80007a8:	fa00 f205 	lsl.w	r2, r0, r5
 80007ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b0:	fa20 f304 	lsr.w	r3, r0, r4
 80007b4:	fa01 f205 	lsl.w	r2, r1, r5
 80007b8:	ea43 0302 	orr.w	r3, r3, r2
 80007bc:	fa21 f004 	lsr.w	r0, r1, r4
 80007c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007c4:	fa21 f204 	lsr.w	r2, r1, r4
 80007c8:	ea20 0002 	bic.w	r0, r0, r2
 80007cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007d4:	bf08      	it	eq
 80007d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007da:	bd70      	pop	{r4, r5, r6, pc}
 80007dc:	f094 0f00 	teq	r4, #0
 80007e0:	d10f      	bne.n	8000802 <__aeabi_dmul+0x1c2>
 80007e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007e6:	0040      	lsls	r0, r0, #1
 80007e8:	eb41 0101 	adc.w	r1, r1, r1
 80007ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3c01      	subeq	r4, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1a6>
 80007f6:	ea41 0106 	orr.w	r1, r1, r6
 80007fa:	f095 0f00 	teq	r5, #0
 80007fe:	bf18      	it	ne
 8000800:	4770      	bxne	lr
 8000802:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000806:	0052      	lsls	r2, r2, #1
 8000808:	eb43 0303 	adc.w	r3, r3, r3
 800080c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000810:	bf08      	it	eq
 8000812:	3d01      	subeq	r5, #1
 8000814:	d0f7      	beq.n	8000806 <__aeabi_dmul+0x1c6>
 8000816:	ea43 0306 	orr.w	r3, r3, r6
 800081a:	4770      	bx	lr
 800081c:	ea94 0f0c 	teq	r4, ip
 8000820:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000824:	bf18      	it	ne
 8000826:	ea95 0f0c 	teqne	r5, ip
 800082a:	d00c      	beq.n	8000846 <__aeabi_dmul+0x206>
 800082c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000830:	bf18      	it	ne
 8000832:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000836:	d1d1      	bne.n	80007dc <__aeabi_dmul+0x19c>
 8000838:	ea81 0103 	eor.w	r1, r1, r3
 800083c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000840:	f04f 0000 	mov.w	r0, #0
 8000844:	bd70      	pop	{r4, r5, r6, pc}
 8000846:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800084a:	bf06      	itte	eq
 800084c:	4610      	moveq	r0, r2
 800084e:	4619      	moveq	r1, r3
 8000850:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000854:	d019      	beq.n	800088a <__aeabi_dmul+0x24a>
 8000856:	ea94 0f0c 	teq	r4, ip
 800085a:	d102      	bne.n	8000862 <__aeabi_dmul+0x222>
 800085c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000860:	d113      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000862:	ea95 0f0c 	teq	r5, ip
 8000866:	d105      	bne.n	8000874 <__aeabi_dmul+0x234>
 8000868:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800086c:	bf1c      	itt	ne
 800086e:	4610      	movne	r0, r2
 8000870:	4619      	movne	r1, r3
 8000872:	d10a      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000874:	ea81 0103 	eor.w	r1, r1, r3
 8000878:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800087c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000880:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000884:	f04f 0000 	mov.w	r0, #0
 8000888:	bd70      	pop	{r4, r5, r6, pc}
 800088a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800088e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000892:	bd70      	pop	{r4, r5, r6, pc}

08000894 <__aeabi_ddiv>:
 8000894:	b570      	push	{r4, r5, r6, lr}
 8000896:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800089a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800089e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008a2:	bf1d      	ittte	ne
 80008a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a8:	ea94 0f0c 	teqne	r4, ip
 80008ac:	ea95 0f0c 	teqne	r5, ip
 80008b0:	f000 f8a7 	bleq	8000a02 <__aeabi_ddiv+0x16e>
 80008b4:	eba4 0405 	sub.w	r4, r4, r5
 80008b8:	ea81 0e03 	eor.w	lr, r1, r3
 80008bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008c4:	f000 8088 	beq.w	80009d8 <__aeabi_ddiv+0x144>
 80008c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008ec:	429d      	cmp	r5, r3
 80008ee:	bf08      	it	eq
 80008f0:	4296      	cmpeq	r6, r2
 80008f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008fa:	d202      	bcs.n	8000902 <__aeabi_ddiv+0x6e>
 80008fc:	085b      	lsrs	r3, r3, #1
 80008fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000902:	1ab6      	subs	r6, r6, r2
 8000904:	eb65 0503 	sbc.w	r5, r5, r3
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000912:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 000c 	orrcs.w	r0, r0, ip
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000970:	ea55 0e06 	orrs.w	lr, r5, r6
 8000974:	d018      	beq.n	80009a8 <__aeabi_ddiv+0x114>
 8000976:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800097a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800097e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000982:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000986:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800098a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800098e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000992:	d1c0      	bne.n	8000916 <__aeabi_ddiv+0x82>
 8000994:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000998:	d10b      	bne.n	80009b2 <__aeabi_ddiv+0x11e>
 800099a:	ea41 0100 	orr.w	r1, r1, r0
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009a6:	e7b6      	b.n	8000916 <__aeabi_ddiv+0x82>
 80009a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009ac:	bf04      	itt	eq
 80009ae:	4301      	orreq	r1, r0
 80009b0:	2000      	moveq	r0, #0
 80009b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009b6:	bf88      	it	hi
 80009b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009bc:	f63f aeaf 	bhi.w	800071e <__aeabi_dmul+0xde>
 80009c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009c4:	bf04      	itt	eq
 80009c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ce:	f150 0000 	adcs.w	r0, r0, #0
 80009d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	pop	{r4, r5, r6, pc}
 80009d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009e4:	bfc2      	ittt	gt
 80009e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	popgt	{r4, r5, r6, pc}
 80009f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009f4:	f04f 0e00 	mov.w	lr, #0
 80009f8:	3c01      	subs	r4, #1
 80009fa:	e690      	b.n	800071e <__aeabi_dmul+0xde>
 80009fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000a00:	e68d      	b.n	800071e <__aeabi_dmul+0xde>
 8000a02:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a06:	ea94 0f0c 	teq	r4, ip
 8000a0a:	bf08      	it	eq
 8000a0c:	ea95 0f0c 	teqeq	r5, ip
 8000a10:	f43f af3b 	beq.w	800088a <__aeabi_dmul+0x24a>
 8000a14:	ea94 0f0c 	teq	r4, ip
 8000a18:	d10a      	bne.n	8000a30 <__aeabi_ddiv+0x19c>
 8000a1a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a1e:	f47f af34 	bne.w	800088a <__aeabi_dmul+0x24a>
 8000a22:	ea95 0f0c 	teq	r5, ip
 8000a26:	f47f af25 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	e72c      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a30:	ea95 0f0c 	teq	r5, ip
 8000a34:	d106      	bne.n	8000a44 <__aeabi_ddiv+0x1b0>
 8000a36:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a3a:	f43f aefd 	beq.w	8000838 <__aeabi_dmul+0x1f8>
 8000a3e:	4610      	mov	r0, r2
 8000a40:	4619      	mov	r1, r3
 8000a42:	e722      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a44:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a4e:	f47f aec5 	bne.w	80007dc <__aeabi_dmul+0x19c>
 8000a52:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a56:	f47f af0d 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a5a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a5e:	f47f aeeb 	bne.w	8000838 <__aeabi_dmul+0x1f8>
 8000a62:	e712      	b.n	800088a <__aeabi_dmul+0x24a>

08000a64 <__gedf2>:
 8000a64:	f04f 3cff 	mov.w	ip, #4294967295
 8000a68:	e006      	b.n	8000a78 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__ledf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	e002      	b.n	8000a78 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__cmpdf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	bf18      	it	ne
 8000a8a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a8e:	d01b      	beq.n	8000ac8 <__cmpdf2+0x54>
 8000a90:	b001      	add	sp, #4
 8000a92:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a96:	bf0c      	ite	eq
 8000a98:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a9c:	ea91 0f03 	teqne	r1, r3
 8000aa0:	bf02      	ittt	eq
 8000aa2:	ea90 0f02 	teqeq	r0, r2
 8000aa6:	2000      	moveq	r0, #0
 8000aa8:	4770      	bxeq	lr
 8000aaa:	f110 0f00 	cmn.w	r0, #0
 8000aae:	ea91 0f03 	teq	r1, r3
 8000ab2:	bf58      	it	pl
 8000ab4:	4299      	cmppl	r1, r3
 8000ab6:	bf08      	it	eq
 8000ab8:	4290      	cmpeq	r0, r2
 8000aba:	bf2c      	ite	cs
 8000abc:	17d8      	asrcs	r0, r3, #31
 8000abe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ac2:	f040 0001 	orr.w	r0, r0, #1
 8000ac6:	4770      	bx	lr
 8000ac8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d102      	bne.n	8000ad8 <__cmpdf2+0x64>
 8000ad2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad6:	d107      	bne.n	8000ae8 <__cmpdf2+0x74>
 8000ad8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000adc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae0:	d1d6      	bne.n	8000a90 <__cmpdf2+0x1c>
 8000ae2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae6:	d0d3      	beq.n	8000a90 <__cmpdf2+0x1c>
 8000ae8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdrcmple>:
 8000af0:	4684      	mov	ip, r0
 8000af2:	4610      	mov	r0, r2
 8000af4:	4662      	mov	r2, ip
 8000af6:	468c      	mov	ip, r1
 8000af8:	4619      	mov	r1, r3
 8000afa:	4663      	mov	r3, ip
 8000afc:	e000      	b.n	8000b00 <__aeabi_cdcmpeq>
 8000afe:	bf00      	nop

08000b00 <__aeabi_cdcmpeq>:
 8000b00:	b501      	push	{r0, lr}
 8000b02:	f7ff ffb7 	bl	8000a74 <__cmpdf2>
 8000b06:	2800      	cmp	r0, #0
 8000b08:	bf48      	it	mi
 8000b0a:	f110 0f00 	cmnmi.w	r0, #0
 8000b0e:	bd01      	pop	{r0, pc}

08000b10 <__aeabi_dcmpeq>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff fff4 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b18:	bf0c      	ite	eq
 8000b1a:	2001      	moveq	r0, #1
 8000b1c:	2000      	movne	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmplt>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffea 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b2c:	bf34      	ite	cc
 8000b2e:	2001      	movcc	r0, #1
 8000b30:	2000      	movcs	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmple>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffe0 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b40:	bf94      	ite	ls
 8000b42:	2001      	movls	r0, #1
 8000b44:	2000      	movhi	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpge>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffce 	bl	8000af0 <__aeabi_cdrcmple>
 8000b54:	bf94      	ite	ls
 8000b56:	2001      	movls	r0, #1
 8000b58:	2000      	movhi	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmpgt>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffc4 	bl	8000af0 <__aeabi_cdrcmple>
 8000b68:	bf34      	ite	cc
 8000b6a:	2001      	movcc	r0, #1
 8000b6c:	2000      	movcs	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpun>:
 8000b74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b7c:	d102      	bne.n	8000b84 <__aeabi_dcmpun+0x10>
 8000b7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b82:	d10a      	bne.n	8000b9a <__aeabi_dcmpun+0x26>
 8000b84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b8c:	d102      	bne.n	8000b94 <__aeabi_dcmpun+0x20>
 8000b8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_dcmpun+0x26>
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0001 	mov.w	r0, #1
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2iz>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba8:	d215      	bcs.n	8000bd6 <__aeabi_d2iz+0x36>
 8000baa:	d511      	bpl.n	8000bd0 <__aeabi_d2iz+0x30>
 8000bac:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bb4:	d912      	bls.n	8000bdc <__aeabi_d2iz+0x3c>
 8000bb6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bbe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bc2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bc6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bca:	bf18      	it	ne
 8000bcc:	4240      	negne	r0, r0
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d105      	bne.n	8000be8 <__aeabi_d2iz+0x48>
 8000bdc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be0:	bf08      	it	eq
 8000be2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop

08000bf0 <__aeabi_uldivmod>:
 8000bf0:	b953      	cbnz	r3, 8000c08 <__aeabi_uldivmod+0x18>
 8000bf2:	b94a      	cbnz	r2, 8000c08 <__aeabi_uldivmod+0x18>
 8000bf4:	2900      	cmp	r1, #0
 8000bf6:	bf08      	it	eq
 8000bf8:	2800      	cmpeq	r0, #0
 8000bfa:	bf1c      	itt	ne
 8000bfc:	f04f 31ff 	movne.w	r1, #4294967295
 8000c00:	f04f 30ff 	movne.w	r0, #4294967295
 8000c04:	f000 b97a 	b.w	8000efc <__aeabi_idiv0>
 8000c08:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c0c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c10:	f000 f806 	bl	8000c20 <__udivmoddi4>
 8000c14:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c1c:	b004      	add	sp, #16
 8000c1e:	4770      	bx	lr

08000c20 <__udivmoddi4>:
 8000c20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c24:	468c      	mov	ip, r1
 8000c26:	460d      	mov	r5, r1
 8000c28:	4604      	mov	r4, r0
 8000c2a:	9e08      	ldr	r6, [sp, #32]
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d151      	bne.n	8000cd4 <__udivmoddi4+0xb4>
 8000c30:	428a      	cmp	r2, r1
 8000c32:	4617      	mov	r7, r2
 8000c34:	d96d      	bls.n	8000d12 <__udivmoddi4+0xf2>
 8000c36:	fab2 fe82 	clz	lr, r2
 8000c3a:	f1be 0f00 	cmp.w	lr, #0
 8000c3e:	d00b      	beq.n	8000c58 <__udivmoddi4+0x38>
 8000c40:	f1ce 0c20 	rsb	ip, lr, #32
 8000c44:	fa01 f50e 	lsl.w	r5, r1, lr
 8000c48:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c4c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c50:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c54:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c58:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c5c:	0c25      	lsrs	r5, r4, #16
 8000c5e:	fbbc f8fa 	udiv	r8, ip, sl
 8000c62:	fa1f f987 	uxth.w	r9, r7
 8000c66:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c6a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c6e:	fb08 f309 	mul.w	r3, r8, r9
 8000c72:	42ab      	cmp	r3, r5
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x6c>
 8000c76:	19ed      	adds	r5, r5, r7
 8000c78:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c7c:	f080 8123 	bcs.w	8000ec6 <__udivmoddi4+0x2a6>
 8000c80:	42ab      	cmp	r3, r5
 8000c82:	f240 8120 	bls.w	8000ec6 <__udivmoddi4+0x2a6>
 8000c86:	f1a8 0802 	sub.w	r8, r8, #2
 8000c8a:	443d      	add	r5, r7
 8000c8c:	1aed      	subs	r5, r5, r3
 8000c8e:	b2a4      	uxth	r4, r4
 8000c90:	fbb5 f0fa 	udiv	r0, r5, sl
 8000c94:	fb0a 5510 	mls	r5, sl, r0, r5
 8000c98:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c9c:	fb00 f909 	mul.w	r9, r0, r9
 8000ca0:	45a1      	cmp	r9, r4
 8000ca2:	d909      	bls.n	8000cb8 <__udivmoddi4+0x98>
 8000ca4:	19e4      	adds	r4, r4, r7
 8000ca6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000caa:	f080 810a 	bcs.w	8000ec2 <__udivmoddi4+0x2a2>
 8000cae:	45a1      	cmp	r9, r4
 8000cb0:	f240 8107 	bls.w	8000ec2 <__udivmoddi4+0x2a2>
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	443c      	add	r4, r7
 8000cb8:	eba4 0409 	sub.w	r4, r4, r9
 8000cbc:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000cc0:	2100      	movs	r1, #0
 8000cc2:	2e00      	cmp	r6, #0
 8000cc4:	d061      	beq.n	8000d8a <__udivmoddi4+0x16a>
 8000cc6:	fa24 f40e 	lsr.w	r4, r4, lr
 8000cca:	2300      	movs	r3, #0
 8000ccc:	6034      	str	r4, [r6, #0]
 8000cce:	6073      	str	r3, [r6, #4]
 8000cd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd4:	428b      	cmp	r3, r1
 8000cd6:	d907      	bls.n	8000ce8 <__udivmoddi4+0xc8>
 8000cd8:	2e00      	cmp	r6, #0
 8000cda:	d054      	beq.n	8000d86 <__udivmoddi4+0x166>
 8000cdc:	2100      	movs	r1, #0
 8000cde:	e886 0021 	stmia.w	r6, {r0, r5}
 8000ce2:	4608      	mov	r0, r1
 8000ce4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce8:	fab3 f183 	clz	r1, r3
 8000cec:	2900      	cmp	r1, #0
 8000cee:	f040 808e 	bne.w	8000e0e <__udivmoddi4+0x1ee>
 8000cf2:	42ab      	cmp	r3, r5
 8000cf4:	d302      	bcc.n	8000cfc <__udivmoddi4+0xdc>
 8000cf6:	4282      	cmp	r2, r0
 8000cf8:	f200 80fa 	bhi.w	8000ef0 <__udivmoddi4+0x2d0>
 8000cfc:	1a84      	subs	r4, r0, r2
 8000cfe:	eb65 0503 	sbc.w	r5, r5, r3
 8000d02:	2001      	movs	r0, #1
 8000d04:	46ac      	mov	ip, r5
 8000d06:	2e00      	cmp	r6, #0
 8000d08:	d03f      	beq.n	8000d8a <__udivmoddi4+0x16a>
 8000d0a:	e886 1010 	stmia.w	r6, {r4, ip}
 8000d0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d12:	b912      	cbnz	r2, 8000d1a <__udivmoddi4+0xfa>
 8000d14:	2701      	movs	r7, #1
 8000d16:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d1a:	fab7 fe87 	clz	lr, r7
 8000d1e:	f1be 0f00 	cmp.w	lr, #0
 8000d22:	d134      	bne.n	8000d8e <__udivmoddi4+0x16e>
 8000d24:	1beb      	subs	r3, r5, r7
 8000d26:	0c3a      	lsrs	r2, r7, #16
 8000d28:	fa1f fc87 	uxth.w	ip, r7
 8000d2c:	2101      	movs	r1, #1
 8000d2e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000d32:	0c25      	lsrs	r5, r4, #16
 8000d34:	fb02 3318 	mls	r3, r2, r8, r3
 8000d38:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d3c:	fb0c f308 	mul.w	r3, ip, r8
 8000d40:	42ab      	cmp	r3, r5
 8000d42:	d907      	bls.n	8000d54 <__udivmoddi4+0x134>
 8000d44:	19ed      	adds	r5, r5, r7
 8000d46:	f108 30ff 	add.w	r0, r8, #4294967295
 8000d4a:	d202      	bcs.n	8000d52 <__udivmoddi4+0x132>
 8000d4c:	42ab      	cmp	r3, r5
 8000d4e:	f200 80d1 	bhi.w	8000ef4 <__udivmoddi4+0x2d4>
 8000d52:	4680      	mov	r8, r0
 8000d54:	1aed      	subs	r5, r5, r3
 8000d56:	b2a3      	uxth	r3, r4
 8000d58:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d5c:	fb02 5510 	mls	r5, r2, r0, r5
 8000d60:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d64:	fb0c fc00 	mul.w	ip, ip, r0
 8000d68:	45a4      	cmp	ip, r4
 8000d6a:	d907      	bls.n	8000d7c <__udivmoddi4+0x15c>
 8000d6c:	19e4      	adds	r4, r4, r7
 8000d6e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d72:	d202      	bcs.n	8000d7a <__udivmoddi4+0x15a>
 8000d74:	45a4      	cmp	ip, r4
 8000d76:	f200 80b8 	bhi.w	8000eea <__udivmoddi4+0x2ca>
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	eba4 040c 	sub.w	r4, r4, ip
 8000d80:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d84:	e79d      	b.n	8000cc2 <__udivmoddi4+0xa2>
 8000d86:	4631      	mov	r1, r6
 8000d88:	4630      	mov	r0, r6
 8000d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8e:	f1ce 0420 	rsb	r4, lr, #32
 8000d92:	fa05 f30e 	lsl.w	r3, r5, lr
 8000d96:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d9a:	fa20 f804 	lsr.w	r8, r0, r4
 8000d9e:	0c3a      	lsrs	r2, r7, #16
 8000da0:	fa25 f404 	lsr.w	r4, r5, r4
 8000da4:	ea48 0803 	orr.w	r8, r8, r3
 8000da8:	fbb4 f1f2 	udiv	r1, r4, r2
 8000dac:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000db0:	fb02 4411 	mls	r4, r2, r1, r4
 8000db4:	fa1f fc87 	uxth.w	ip, r7
 8000db8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000dbc:	fb01 f30c 	mul.w	r3, r1, ip
 8000dc0:	42ab      	cmp	r3, r5
 8000dc2:	fa00 f40e 	lsl.w	r4, r0, lr
 8000dc6:	d909      	bls.n	8000ddc <__udivmoddi4+0x1bc>
 8000dc8:	19ed      	adds	r5, r5, r7
 8000dca:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dce:	f080 808a 	bcs.w	8000ee6 <__udivmoddi4+0x2c6>
 8000dd2:	42ab      	cmp	r3, r5
 8000dd4:	f240 8087 	bls.w	8000ee6 <__udivmoddi4+0x2c6>
 8000dd8:	3902      	subs	r1, #2
 8000dda:	443d      	add	r5, r7
 8000ddc:	1aeb      	subs	r3, r5, r3
 8000dde:	fa1f f588 	uxth.w	r5, r8
 8000de2:	fbb3 f0f2 	udiv	r0, r3, r2
 8000de6:	fb02 3310 	mls	r3, r2, r0, r3
 8000dea:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000dee:	fb00 f30c 	mul.w	r3, r0, ip
 8000df2:	42ab      	cmp	r3, r5
 8000df4:	d907      	bls.n	8000e06 <__udivmoddi4+0x1e6>
 8000df6:	19ed      	adds	r5, r5, r7
 8000df8:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dfc:	d26f      	bcs.n	8000ede <__udivmoddi4+0x2be>
 8000dfe:	42ab      	cmp	r3, r5
 8000e00:	d96d      	bls.n	8000ede <__udivmoddi4+0x2be>
 8000e02:	3802      	subs	r0, #2
 8000e04:	443d      	add	r5, r7
 8000e06:	1aeb      	subs	r3, r5, r3
 8000e08:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e0c:	e78f      	b.n	8000d2e <__udivmoddi4+0x10e>
 8000e0e:	f1c1 0720 	rsb	r7, r1, #32
 8000e12:	fa22 f807 	lsr.w	r8, r2, r7
 8000e16:	408b      	lsls	r3, r1
 8000e18:	fa05 f401 	lsl.w	r4, r5, r1
 8000e1c:	ea48 0303 	orr.w	r3, r8, r3
 8000e20:	fa20 fe07 	lsr.w	lr, r0, r7
 8000e24:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e28:	40fd      	lsrs	r5, r7
 8000e2a:	ea4e 0e04 	orr.w	lr, lr, r4
 8000e2e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000e32:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000e36:	fb0c 5519 	mls	r5, ip, r9, r5
 8000e3a:	fa1f f883 	uxth.w	r8, r3
 8000e3e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000e42:	fb09 f408 	mul.w	r4, r9, r8
 8000e46:	42ac      	cmp	r4, r5
 8000e48:	fa02 f201 	lsl.w	r2, r2, r1
 8000e4c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e50:	d908      	bls.n	8000e64 <__udivmoddi4+0x244>
 8000e52:	18ed      	adds	r5, r5, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e58:	d243      	bcs.n	8000ee2 <__udivmoddi4+0x2c2>
 8000e5a:	42ac      	cmp	r4, r5
 8000e5c:	d941      	bls.n	8000ee2 <__udivmoddi4+0x2c2>
 8000e5e:	f1a9 0902 	sub.w	r9, r9, #2
 8000e62:	441d      	add	r5, r3
 8000e64:	1b2d      	subs	r5, r5, r4
 8000e66:	fa1f fe8e 	uxth.w	lr, lr
 8000e6a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e6e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e72:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e76:	fb00 f808 	mul.w	r8, r0, r8
 8000e7a:	45a0      	cmp	r8, r4
 8000e7c:	d907      	bls.n	8000e8e <__udivmoddi4+0x26e>
 8000e7e:	18e4      	adds	r4, r4, r3
 8000e80:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e84:	d229      	bcs.n	8000eda <__udivmoddi4+0x2ba>
 8000e86:	45a0      	cmp	r8, r4
 8000e88:	d927      	bls.n	8000eda <__udivmoddi4+0x2ba>
 8000e8a:	3802      	subs	r0, #2
 8000e8c:	441c      	add	r4, r3
 8000e8e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e92:	eba4 0408 	sub.w	r4, r4, r8
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	454c      	cmp	r4, r9
 8000e9c:	46c6      	mov	lr, r8
 8000e9e:	464d      	mov	r5, r9
 8000ea0:	d315      	bcc.n	8000ece <__udivmoddi4+0x2ae>
 8000ea2:	d012      	beq.n	8000eca <__udivmoddi4+0x2aa>
 8000ea4:	b156      	cbz	r6, 8000ebc <__udivmoddi4+0x29c>
 8000ea6:	ebba 030e 	subs.w	r3, sl, lr
 8000eaa:	eb64 0405 	sbc.w	r4, r4, r5
 8000eae:	fa04 f707 	lsl.w	r7, r4, r7
 8000eb2:	40cb      	lsrs	r3, r1
 8000eb4:	431f      	orrs	r7, r3
 8000eb6:	40cc      	lsrs	r4, r1
 8000eb8:	6037      	str	r7, [r6, #0]
 8000eba:	6074      	str	r4, [r6, #4]
 8000ebc:	2100      	movs	r1, #0
 8000ebe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	e6f8      	b.n	8000cb8 <__udivmoddi4+0x98>
 8000ec6:	4690      	mov	r8, r2
 8000ec8:	e6e0      	b.n	8000c8c <__udivmoddi4+0x6c>
 8000eca:	45c2      	cmp	sl, r8
 8000ecc:	d2ea      	bcs.n	8000ea4 <__udivmoddi4+0x284>
 8000ece:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ed2:	eb69 0503 	sbc.w	r5, r9, r3
 8000ed6:	3801      	subs	r0, #1
 8000ed8:	e7e4      	b.n	8000ea4 <__udivmoddi4+0x284>
 8000eda:	4628      	mov	r0, r5
 8000edc:	e7d7      	b.n	8000e8e <__udivmoddi4+0x26e>
 8000ede:	4640      	mov	r0, r8
 8000ee0:	e791      	b.n	8000e06 <__udivmoddi4+0x1e6>
 8000ee2:	4681      	mov	r9, r0
 8000ee4:	e7be      	b.n	8000e64 <__udivmoddi4+0x244>
 8000ee6:	4601      	mov	r1, r0
 8000ee8:	e778      	b.n	8000ddc <__udivmoddi4+0x1bc>
 8000eea:	3802      	subs	r0, #2
 8000eec:	443c      	add	r4, r7
 8000eee:	e745      	b.n	8000d7c <__udivmoddi4+0x15c>
 8000ef0:	4608      	mov	r0, r1
 8000ef2:	e708      	b.n	8000d06 <__udivmoddi4+0xe6>
 8000ef4:	f1a8 0802 	sub.w	r8, r8, #2
 8000ef8:	443d      	add	r5, r7
 8000efa:	e72b      	b.n	8000d54 <__udivmoddi4+0x134>

08000efc <__aeabi_idiv0>:
 8000efc:	4770      	bx	lr
 8000efe:	bf00      	nop

08000f00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f00:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f02:	4b0e      	ldr	r3, [pc, #56]	; (8000f3c <HAL_InitTick+0x3c>)
{
 8000f04:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f06:	4a0e      	ldr	r2, [pc, #56]	; (8000f40 <HAL_InitTick+0x40>)
 8000f08:	7818      	ldrb	r0, [r3, #0]
 8000f0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f0e:	fbb3 f3f0 	udiv	r3, r3, r0
 8000f12:	6810      	ldr	r0, [r2, #0]
 8000f14:	fbb0 f0f3 	udiv	r0, r0, r3
 8000f18:	f000 fbaa 	bl	8001670 <HAL_SYSTICK_Config>
 8000f1c:	4604      	mov	r4, r0
 8000f1e:	b958      	cbnz	r0, 8000f38 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f20:	2d0f      	cmp	r5, #15
 8000f22:	d809      	bhi.n	8000f38 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f24:	4602      	mov	r2, r0
 8000f26:	4629      	mov	r1, r5
 8000f28:	f04f 30ff 	mov.w	r0, #4294967295
 8000f2c:	f000 fb5c 	bl	80015e8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f30:	4b04      	ldr	r3, [pc, #16]	; (8000f44 <HAL_InitTick+0x44>)
 8000f32:	4620      	mov	r0, r4
 8000f34:	601d      	str	r5, [r3, #0]
 8000f36:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000f38:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000f3a:	bd38      	pop	{r3, r4, r5, pc}
 8000f3c:	20000000 	.word	0x20000000
 8000f40:	2000001c 	.word	0x2000001c
 8000f44:	20000004 	.word	0x20000004

08000f48 <HAL_Init>:
{
 8000f48:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f4a:	2003      	movs	r0, #3
 8000f4c:	f000 fb3a 	bl	80015c4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f50:	2000      	movs	r0, #0
 8000f52:	f7ff ffd5 	bl	8000f00 <HAL_InitTick>
  HAL_MspInit();
 8000f56:	f002 fa0f 	bl	8003378 <HAL_MspInit>
}
 8000f5a:	2000      	movs	r0, #0
 8000f5c:	bd08      	pop	{r3, pc}
	...

08000f60 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000f60:	4a03      	ldr	r2, [pc, #12]	; (8000f70 <HAL_IncTick+0x10>)
 8000f62:	4b04      	ldr	r3, [pc, #16]	; (8000f74 <HAL_IncTick+0x14>)
 8000f64:	6811      	ldr	r1, [r2, #0]
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	440b      	add	r3, r1
 8000f6a:	6013      	str	r3, [r2, #0]
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop
 8000f70:	200006e8 	.word	0x200006e8
 8000f74:	20000000 	.word	0x20000000

08000f78 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000f78:	4b01      	ldr	r3, [pc, #4]	; (8000f80 <HAL_GetTick+0x8>)
 8000f7a:	6818      	ldr	r0, [r3, #0]
}
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop
 8000f80:	200006e8 	.word	0x200006e8

08000f84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f84:	b538      	push	{r3, r4, r5, lr}
 8000f86:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000f88:	f7ff fff6 	bl	8000f78 <HAL_GetTick>
 8000f8c:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f8e:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000f90:	bf1e      	ittt	ne
 8000f92:	4b04      	ldrne	r3, [pc, #16]	; (8000fa4 <HAL_Delay+0x20>)
 8000f94:	781b      	ldrbne	r3, [r3, #0]
 8000f96:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f98:	f7ff ffee 	bl	8000f78 <HAL_GetTick>
 8000f9c:	1b40      	subs	r0, r0, r5
 8000f9e:	4284      	cmp	r4, r0
 8000fa0:	d8fa      	bhi.n	8000f98 <HAL_Delay+0x14>
  {
  }
}
 8000fa2:	bd38      	pop	{r3, r4, r5, pc}
 8000fa4:	20000000 	.word	0x20000000

08000fa8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000fa8:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;

  /* Check CAN handle */
  if (hcan == NULL)
 8000faa:	4604      	mov	r4, r0
 8000fac:	2800      	cmp	r0, #0
 8000fae:	d06e      	beq.n	800108e <HAL_CAN_Init+0xe6>
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

  if (hcan->State == HAL_CAN_STATE_RESET)
 8000fb0:	f890 3020 	ldrb.w	r3, [r0, #32]
 8000fb4:	b90b      	cbnz	r3, 8000fba <HAL_CAN_Init+0x12>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000fb6:	f001 ff0b 	bl	8002dd0 <HAL_CAN_MspInit>
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000fba:	6822      	ldr	r2, [r4, #0]
 8000fbc:	6813      	ldr	r3, [r2, #0]
 8000fbe:	f023 0302 	bic.w	r3, r3, #2
 8000fc2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000fc4:	f7ff ffd8 	bl	8000f78 <HAL_GetTick>
 8000fc8:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != RESET)
 8000fca:	6823      	ldr	r3, [r4, #0]
 8000fcc:	685a      	ldr	r2, [r3, #4]
 8000fce:	0791      	lsls	r1, r2, #30
 8000fd0:	d451      	bmi.n	8001076 <HAL_CAN_Init+0xce>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000fd2:	681a      	ldr	r2, [r3, #0]
 8000fd4:	f042 0201 	orr.w	r2, r2, #1
 8000fd8:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000fda:	f7ff ffcd 	bl	8000f78 <HAL_GetTick>
 8000fde:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == RESET)
 8000fe0:	6823      	ldr	r3, [r4, #0]
 8000fe2:	685a      	ldr	r2, [r3, #4]
 8000fe4:	07d2      	lsls	r2, r2, #31
 8000fe6:	d554      	bpl.n	8001092 <HAL_CAN_Init+0xea>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000fe8:	7e22      	ldrb	r2, [r4, #24]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000fea:	2000      	movs	r0, #0
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000fec:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000fee:	681a      	ldr	r2, [r3, #0]
 8000ff0:	bf0c      	ite	eq
 8000ff2:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000ff6:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 8000ffa:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoBusOff == ENABLE)
 8000ffc:	7e62      	ldrb	r2, [r4, #25]
 8000ffe:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001000:	681a      	ldr	r2, [r3, #0]
 8001002:	bf0c      	ite	eq
 8001004:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001008:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 800100c:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoWakeUp == ENABLE)
 800100e:	7ea2      	ldrb	r2, [r4, #26]
 8001010:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001012:	681a      	ldr	r2, [r3, #0]
 8001014:	bf0c      	ite	eq
 8001016:	f042 0220 	orreq.w	r2, r2, #32
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800101a:	f022 0220 	bicne.w	r2, r2, #32
 800101e:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001020:	7ee2      	ldrb	r2, [r4, #27]
 8001022:	2a01      	cmp	r2, #1
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001024:	681a      	ldr	r2, [r3, #0]
 8001026:	bf0c      	ite	eq
 8001028:	f022 0210 	biceq.w	r2, r2, #16
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800102c:	f042 0210 	orrne.w	r2, r2, #16
 8001030:	601a      	str	r2, [r3, #0]
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001032:	7f22      	ldrb	r2, [r4, #28]
 8001034:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001036:	681a      	ldr	r2, [r3, #0]
 8001038:	bf0c      	ite	eq
 800103a:	f042 0208 	orreq.w	r2, r2, #8
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800103e:	f022 0208 	bicne.w	r2, r2, #8
 8001042:	601a      	str	r2, [r3, #0]
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001044:	7f62      	ldrb	r2, [r4, #29]
 8001046:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001048:	681a      	ldr	r2, [r3, #0]
 800104a:	bf0c      	ite	eq
 800104c:	f042 0204 	orreq.w	r2, r2, #4
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001050:	f022 0204 	bicne.w	r2, r2, #4
 8001054:	601a      	str	r2, [r3, #0]
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001056:	68e1      	ldr	r1, [r4, #12]
 8001058:	68a2      	ldr	r2, [r4, #8]
 800105a:	430a      	orrs	r2, r1
 800105c:	6921      	ldr	r1, [r4, #16]
 800105e:	430a      	orrs	r2, r1
 8001060:	6961      	ldr	r1, [r4, #20]
 8001062:	430a      	orrs	r2, r1
 8001064:	6861      	ldr	r1, [r4, #4]
 8001066:	3901      	subs	r1, #1
 8001068:	430a      	orrs	r2, r1
 800106a:	61da      	str	r2, [r3, #28]

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800106c:	2301      	movs	r3, #1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800106e:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 8001070:	f884 3020 	strb.w	r3, [r4, #32]

  /* Return function status */
  return HAL_OK;
 8001074:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001076:	f7ff ff7f 	bl	8000f78 <HAL_GetTick>
 800107a:	1b40      	subs	r0, r0, r5
 800107c:	280a      	cmp	r0, #10
 800107e:	d9a4      	bls.n	8000fca <HAL_CAN_Init+0x22>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001080:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001082:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001086:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 8001088:	2305      	movs	r3, #5
 800108a:	f884 3020 	strb.w	r3, [r4, #32]
    return HAL_ERROR;
 800108e:	2001      	movs	r0, #1
}
 8001090:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001092:	f7ff ff71 	bl	8000f78 <HAL_GetTick>
 8001096:	1b40      	subs	r0, r0, r5
 8001098:	280a      	cmp	r0, #10
 800109a:	d9a1      	bls.n	8000fe0 <HAL_CAN_Init+0x38>
 800109c:	e7f0      	b.n	8001080 <HAL_CAN_Init+0xd8>

0800109e <HAL_CAN_ConfigFilter>:
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos = 0U;
  CAN_TypeDef *can_ip = hcan->Instance;

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 800109e:	f890 3020 	ldrb.w	r3, [r0, #32]
 80010a2:	2b01      	cmp	r3, #1
{
 80010a4:	b570      	push	{r4, r5, r6, lr}
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 80010a6:	d003      	beq.n	80010b0 <HAL_CAN_ConfigFilter+0x12>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 80010a8:	f890 3020 	ldrb.w	r3, [r0, #32]
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 80010ac:	2b02      	cmp	r3, #2
 80010ae:	d15c      	bne.n	800116a <HAL_CAN_ConfigFilter+0xcc>
  CAN_TypeDef *can_ip = hcan->Instance;
 80010b0:	6803      	ldr	r3, [r0, #0]
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (1U) << sFilterConfig->FilterBank;
 80010b2:	6948      	ldr	r0, [r1, #20]
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80010b4:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80010b8:	f042 0201 	orr.w	r2, r2, #1
 80010bc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    filternbrbitpos = (1U) << sFilterConfig->FilterBank;
 80010c0:	2201      	movs	r2, #1

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80010c2:	f8d3 521c 	ldr.w	r5, [r3, #540]	; 0x21c
    filternbrbitpos = (1U) << sFilterConfig->FilterBank;
 80010c6:	4082      	lsls	r2, r0
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80010c8:	43d4      	mvns	r4, r2
 80010ca:	4025      	ands	r5, r4
 80010cc:	f8c3 521c 	str.w	r5, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80010d0:	69cd      	ldr	r5, [r1, #28]
 80010d2:	bb85      	cbnz	r5, 8001136 <HAL_CAN_ConfigFilter+0x98>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80010d4:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
 80010d8:	eb03 00c0 	add.w	r0, r3, r0, lsl #3

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80010dc:	68ce      	ldr	r6, [r1, #12]
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80010de:	4025      	ands	r5, r4
 80010e0:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80010e4:	888d      	ldrh	r5, [r1, #4]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80010e6:	ea45 4506 	orr.w	r5, r5, r6, lsl #16

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80010ea:	688e      	ldr	r6, [r1, #8]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80010ec:	f8c0 5240 	str.w	r5, [r0, #576]	; 0x240
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80010f0:	880d      	ldrh	r5, [r1, #0]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80010f2:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80010f6:	f8c0 5244 	str.w	r5, [r0, #580]	; 0x244
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80010fa:	6988      	ldr	r0, [r1, #24]
 80010fc:	bb68      	cbnz	r0, 800115a <HAL_CAN_ConfigFilter+0xbc>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80010fe:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
 8001102:	4020      	ands	r0, r4
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001104:	f8c3 0204 	str.w	r0, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001108:	6908      	ldr	r0, [r1, #16]
 800110a:	bb50      	cbnz	r0, 8001162 <HAL_CAN_ConfigFilter+0xc4>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800110c:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 8001110:	4020      	ands	r0, r4
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001112:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == ENABLE)
 8001116:	6a09      	ldr	r1, [r1, #32]
 8001118:	2901      	cmp	r1, #1
 800111a:	d104      	bne.n	8001126 <HAL_CAN_ConfigFilter+0x88>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800111c:	f8d3 121c 	ldr.w	r1, [r3, #540]	; 0x21c
 8001120:	430a      	orrs	r2, r1
 8001122:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001126:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800112a:	2000      	movs	r0, #0
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800112c:	f022 0201 	bic.w	r2, r2, #1
 8001130:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    return HAL_OK;
 8001134:	bd70      	pop	{r4, r5, r6, pc}
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001136:	2d01      	cmp	r5, #1
 8001138:	d1df      	bne.n	80010fa <HAL_CAN_ConfigFilter+0x5c>
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800113a:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
 800113e:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001142:	680e      	ldr	r6, [r1, #0]
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001144:	4315      	orrs	r5, r2
 8001146:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800114a:	888d      	ldrh	r5, [r1, #4]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800114c:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001150:	688e      	ldr	r6, [r1, #8]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001152:	f8c0 5240 	str.w	r5, [r0, #576]	; 0x240
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001156:	898d      	ldrh	r5, [r1, #12]
 8001158:	e7cb      	b.n	80010f2 <HAL_CAN_ConfigFilter+0x54>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800115a:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
 800115e:	4310      	orrs	r0, r2
 8001160:	e7d0      	b.n	8001104 <HAL_CAN_ConfigFilter+0x66>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001162:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 8001166:	4310      	orrs	r0, r2
 8001168:	e7d3      	b.n	8001112 <HAL_CAN_ConfigFilter+0x74>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800116a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800116c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001170:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8001172:	2001      	movs	r0, #1
  }
}
 8001174:	bd70      	pop	{r4, r5, r6, pc}

08001176 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001176:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001178:	f890 3020 	ldrb.w	r3, [r0, #32]
{
 800117c:	4604      	mov	r4, r0
  if (hcan->State == HAL_CAN_STATE_READY)
 800117e:	2b01      	cmp	r3, #1
 8001180:	d11f      	bne.n	80011c2 <HAL_CAN_Start+0x4c>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001182:	6802      	ldr	r2, [r0, #0]
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001184:	2302      	movs	r3, #2
 8001186:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800118a:	6813      	ldr	r3, [r2, #0]
 800118c:	f023 0301 	bic.w	r3, r3, #1
 8001190:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001192:	f7ff fef1 	bl	8000f78 <HAL_GetTick>
 8001196:	4605      	mov	r5, r0

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != RESET)
 8001198:	6823      	ldr	r3, [r4, #0]
 800119a:	6858      	ldr	r0, [r3, #4]
 800119c:	f010 0001 	ands.w	r0, r0, #1
 80011a0:	d101      	bne.n	80011a6 <HAL_CAN_Start+0x30>
        return HAL_ERROR;
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80011a2:	6260      	str	r0, [r4, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80011a4:	bd38      	pop	{r3, r4, r5, pc}
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80011a6:	f7ff fee7 	bl	8000f78 <HAL_GetTick>
 80011aa:	1b40      	subs	r0, r0, r5
 80011ac:	280a      	cmp	r0, #10
 80011ae:	d9f3      	bls.n	8001198 <HAL_CAN_Start+0x22>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80011b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80011b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011b6:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 80011b8:	2305      	movs	r3, #5
 80011ba:	f884 3020 	strb.w	r3, [r4, #32]
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;

    return HAL_ERROR;
 80011be:	2001      	movs	r0, #1
  }
}
 80011c0:	bd38      	pop	{r3, r4, r5, pc}
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80011c2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80011c4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80011c8:	6243      	str	r3, [r0, #36]	; 0x24
 80011ca:	e7f8      	b.n	80011be <HAL_CAN_Start+0x48>

080011cc <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80011cc:	b5f0      	push	{r4, r5, r6, r7, lr}
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 80011ce:	f890 4020 	ldrb.w	r4, [r0, #32]
 80011d2:	2c01      	cmp	r4, #1
 80011d4:	d003      	beq.n	80011de <HAL_CAN_AddTxMessage+0x12>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 80011d6:	f890 4020 	ldrb.w	r4, [r0, #32]
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 80011da:	2c02      	cmp	r4, #2
 80011dc:	d141      	bne.n	8001262 <HAL_CAN_AddTxMessage+0x96>
  {
    /* Check that all the Tx mailboxes are not full */
    if (((hcan->Instance->TSR & CAN_TSR_TME0) != RESET) ||
 80011de:	6804      	ldr	r4, [r0, #0]
 80011e0:	68a5      	ldr	r5, [r4, #8]
 80011e2:	016f      	lsls	r7, r5, #5
 80011e4:	d405      	bmi.n	80011f2 <HAL_CAN_AddTxMessage+0x26>
        ((hcan->Instance->TSR & CAN_TSR_TME1) != RESET) ||
 80011e6:	68a5      	ldr	r5, [r4, #8]
    if (((hcan->Instance->TSR & CAN_TSR_TME0) != RESET) ||
 80011e8:	012e      	lsls	r6, r5, #4
 80011ea:	d402      	bmi.n	80011f2 <HAL_CAN_AddTxMessage+0x26>
        ((hcan->Instance->TSR & CAN_TSR_TME2) != RESET))
 80011ec:	68a5      	ldr	r5, [r4, #8]
        ((hcan->Instance->TSR & CAN_TSR_TME1) != RESET) ||
 80011ee:	00ed      	lsls	r5, r5, #3
 80011f0:	d531      	bpl.n	8001256 <HAL_CAN_AddTxMessage+0x8a>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (hcan->Instance->TSR & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80011f2:	68a0      	ldr	r0, [r4, #8]

      /* Store the Tx mailbox */
      *pTxMailbox = 1U << transmitmailbox;
 80011f4:	2501      	movs	r5, #1
      transmitmailbox = (hcan->Instance->TSR & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80011f6:	f3c0 6001 	ubfx	r0, r0, #24, #2
      *pTxMailbox = 1U << transmitmailbox;
 80011fa:	4085      	lsls	r5, r0
 80011fc:	601d      	str	r5, [r3, #0]
 80011fe:	f100 0318 	add.w	r3, r0, #24

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001202:	688d      	ldr	r5, [r1, #8]
 8001204:	68cf      	ldr	r7, [r1, #12]
 8001206:	bb0d      	cbnz	r5, 800124c <HAL_CAN_AddTxMessage+0x80>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001208:	680d      	ldr	r5, [r1, #0]
 800120a:	ea47 5545 	orr.w	r5, r7, r5, lsl #21
                                                           pHeader->RTR);
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800120e:	011b      	lsls	r3, r3, #4
 8001210:	0100      	lsls	r0, r0, #4
 8001212:	50e5      	str	r5, [r4, r3]
                                                           pHeader->IDE |
                                                           pHeader->RTR);
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001214:	690d      	ldr	r5, [r1, #16]
 8001216:	1823      	adds	r3, r4, r0

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001218:	7d09      	ldrb	r1, [r1, #20]
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800121a:	f8c3 5184 	str.w	r5, [r3, #388]	; 0x184
      if (pHeader->TransmitGlobalTime == ENABLE)
 800121e:	2901      	cmp	r1, #1
 8001220:	d105      	bne.n	800122e <HAL_CAN_AddTxMessage+0x62>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001222:	f8d3 1184 	ldr.w	r1, [r3, #388]	; 0x184
 8001226:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800122a:	f8c3 1184 	str.w	r1, [r3, #388]	; 0x184
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800122e:	6851      	ldr	r1, [r2, #4]
 8001230:	4404      	add	r4, r0

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);

      /* Return function status */
      return HAL_OK;
 8001232:	2000      	movs	r0, #0
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001234:	f8c4 118c 	str.w	r1, [r4, #396]	; 0x18c
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001238:	6812      	ldr	r2, [r2, #0]
 800123a:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800123e:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 8001242:	f042 0201 	orr.w	r2, r2, #1
 8001246:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
      return HAL_OK;
 800124a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800124c:	684e      	ldr	r6, [r1, #4]
                                                           pHeader->IDE |
 800124e:	433d      	orrs	r5, r7
 8001250:	ea45 05c6 	orr.w	r5, r5, r6, lsl #3
 8001254:	e7db      	b.n	800120e <HAL_CAN_AddTxMessage+0x42>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001256:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001258:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800125c:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 800125e:	2001      	movs	r0, #1
  }
}
 8001260:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001262:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001264:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001268:	e7f8      	b.n	800125c <HAL_CAN_AddTxMessage+0x90>

0800126a <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800126a:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 800126c:	f890 4020 	ldrb.w	r4, [r0, #32]
 8001270:	2c01      	cmp	r4, #1
 8001272:	d003      	beq.n	800127c <HAL_CAN_GetRxMessage+0x12>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 8001274:	f890 4020 	ldrb.w	r4, [r0, #32]
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 8001278:	2c02      	cmp	r4, #2
 800127a:	d170      	bne.n	800135e <HAL_CAN_GetRxMessage+0xf4>
 800127c:	6806      	ldr	r6, [r0, #0]
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800127e:	b941      	cbnz	r1, 8001292 <HAL_CAN_GetRxMessage+0x28>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == RESET)
 8001280:	68f4      	ldr	r4, [r6, #12]
      }
    }
    else if (RxFifo == CAN_RX_FIFO1) /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == RESET)
 8001282:	07a4      	lsls	r4, r4, #30
 8001284:	d109      	bne.n	800129a <HAL_CAN_GetRxMessage+0x30>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001286:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001288:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800128c:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 800128e:	2001      	movs	r0, #1
 8001290:	bdf0      	pop	{r4, r5, r6, r7, pc}
    else if (RxFifo == CAN_RX_FIFO1) /* Rx element is assigned to Rx FIFO 1 */
 8001292:	2901      	cmp	r1, #1
 8001294:	d101      	bne.n	800129a <HAL_CAN_GetRxMessage+0x30>
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == RESET)
 8001296:	6934      	ldr	r4, [r6, #16]
 8001298:	e7f3      	b.n	8001282 <HAL_CAN_GetRxMessage+0x18>
 800129a:	010c      	lsls	r4, r1, #4
 800129c:	1935      	adds	r5, r6, r4
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800129e:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 80012a2:	f007 0704 	and.w	r7, r7, #4
 80012a6:	6097      	str	r7, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80012a8:	2f00      	cmp	r7, #0
 80012aa:	d14b      	bne.n	8001344 <HAL_CAN_GetRxMessage+0xda>
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80012ac:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 80012b0:	0d7f      	lsrs	r7, r7, #21
 80012b2:	6017      	str	r7, [r2, #0]
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 80012b4:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
    aData[0] = (CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos;
 80012b8:	4426      	add	r6, r4
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 80012ba:	f3c7 0740 	ubfx	r7, r7, #1, #1
 80012be:	60d7      	str	r7, [r2, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80012c0:	f8d5 71b4 	ldr.w	r7, [r5, #436]	; 0x1b4
 80012c4:	f007 070f 	and.w	r7, r7, #15
 80012c8:	6117      	str	r7, [r2, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80012ca:	f8d5 71b4 	ldr.w	r7, [r5, #436]	; 0x1b4
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80012ce:	f8d5 51b4 	ldr.w	r5, [r5, #436]	; 0x1b4
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80012d2:	f3c7 2707 	ubfx	r7, r7, #8, #8
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80012d6:	0c2d      	lsrs	r5, r5, #16
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80012d8:	6197      	str	r7, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80012da:	6155      	str	r5, [r2, #20]
    aData[0] = (CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos;
 80012dc:	f8d6 21b8 	ldr.w	r2, [r6, #440]	; 0x1b8
 80012e0:	701a      	strb	r2, [r3, #0]
    aData[1] = (CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos;
 80012e2:	6802      	ldr	r2, [r0, #0]
 80012e4:	4422      	add	r2, r4
 80012e6:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 80012ea:	0a12      	lsrs	r2, r2, #8
 80012ec:	705a      	strb	r2, [r3, #1]
    aData[2] = (CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos;
 80012ee:	6802      	ldr	r2, [r0, #0]
 80012f0:	4422      	add	r2, r4
 80012f2:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 80012f6:	0c12      	lsrs	r2, r2, #16
 80012f8:	709a      	strb	r2, [r3, #2]
    aData[3] = (CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos;
 80012fa:	6802      	ldr	r2, [r0, #0]
 80012fc:	4422      	add	r2, r4
 80012fe:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8001302:	0e12      	lsrs	r2, r2, #24
 8001304:	70da      	strb	r2, [r3, #3]
    aData[4] = (CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos;
 8001306:	6802      	ldr	r2, [r0, #0]
 8001308:	4422      	add	r2, r4
 800130a:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 800130e:	711a      	strb	r2, [r3, #4]
    aData[5] = (CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos;
 8001310:	6802      	ldr	r2, [r0, #0]
 8001312:	4422      	add	r2, r4
 8001314:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8001318:	0a12      	lsrs	r2, r2, #8
 800131a:	715a      	strb	r2, [r3, #5]
    aData[6] = (CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos;
 800131c:	6802      	ldr	r2, [r0, #0]
 800131e:	4422      	add	r2, r4
 8001320:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8001324:	0c12      	lsrs	r2, r2, #16
 8001326:	719a      	strb	r2, [r3, #6]
    aData[7] = (CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos;
 8001328:	6802      	ldr	r2, [r0, #0]
 800132a:	4414      	add	r4, r2
 800132c:	f8d4 21bc 	ldr.w	r2, [r4, #444]	; 0x1bc
 8001330:	0e12      	lsrs	r2, r2, #24
 8001332:	71da      	strb	r2, [r3, #7]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001334:	b959      	cbnz	r1, 800134e <HAL_CAN_GetRxMessage+0xe4>
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001336:	6802      	ldr	r2, [r0, #0]
 8001338:	68d3      	ldr	r3, [r2, #12]
 800133a:	f043 0320 	orr.w	r3, r3, #32
 800133e:	60d3      	str	r3, [r2, #12]
    return HAL_OK;
 8001340:	2000      	movs	r0, #0
  }
}
 8001342:	bdf0      	pop	{r4, r5, r6, r7, pc}
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001344:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 8001348:	08ff      	lsrs	r7, r7, #3
 800134a:	6057      	str	r7, [r2, #4]
 800134c:	e7b2      	b.n	80012b4 <HAL_CAN_GetRxMessage+0x4a>
    else if (RxFifo == CAN_RX_FIFO1) /* Rx element is assigned to Rx FIFO 1 */
 800134e:	2901      	cmp	r1, #1
 8001350:	d1f6      	bne.n	8001340 <HAL_CAN_GetRxMessage+0xd6>
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001352:	6802      	ldr	r2, [r0, #0]
 8001354:	6913      	ldr	r3, [r2, #16]
 8001356:	f043 0320 	orr.w	r3, r3, #32
 800135a:	6113      	str	r3, [r2, #16]
 800135c:	e7f0      	b.n	8001340 <HAL_CAN_GetRxMessage+0xd6>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800135e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001360:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001364:	e792      	b.n	800128c <HAL_CAN_GetRxMessage+0x22>

08001366 <HAL_CAN_GetRxFifoFillLevel>:
  uint32_t filllevel = 0U;

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 8001366:	f890 3020 	ldrb.w	r3, [r0, #32]
 800136a:	2b01      	cmp	r3, #1
 800136c:	d003      	beq.n	8001376 <HAL_CAN_GetRxFifoFillLevel+0x10>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 800136e:	f890 3020 	ldrb.w	r3, [r0, #32]
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 8001372:	2b02      	cmp	r3, #2
 8001374:	d107      	bne.n	8001386 <HAL_CAN_GetRxFifoFillLevel+0x20>
 8001376:	6803      	ldr	r3, [r0, #0]
  {
    if (RxFifo == CAN_RX_FIFO0)
 8001378:	b919      	cbnz	r1, 8001382 <HAL_CAN_GetRxFifoFillLevel+0x1c>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 800137a:	68d8      	ldr	r0, [r3, #12]
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 800137c:	f000 0003 	and.w	r0, r0, #3
 8001380:	4770      	bx	lr
 8001382:	6918      	ldr	r0, [r3, #16]
 8001384:	e7fa      	b.n	800137c <HAL_CAN_GetRxFifoFillLevel+0x16>
  uint32_t filllevel = 0U;
 8001386:	2000      	movs	r0, #0
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
}
 8001388:	4770      	bx	lr

0800138a <HAL_CAN_ActivateNotification>:
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 800138a:	f890 3020 	ldrb.w	r3, [r0, #32]
 800138e:	2b01      	cmp	r3, #1
 8001390:	d003      	beq.n	800139a <HAL_CAN_ActivateNotification+0x10>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 8001392:	f890 3020 	ldrb.w	r3, [r0, #32]
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 8001396:	2b02      	cmp	r3, #2
 8001398:	d105      	bne.n	80013a6 <HAL_CAN_ActivateNotification+0x1c>
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800139a:	6802      	ldr	r2, [r0, #0]

    /* Return function status */
    return HAL_OK;
 800139c:	2000      	movs	r0, #0
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800139e:	6953      	ldr	r3, [r2, #20]
 80013a0:	4319      	orrs	r1, r3
 80013a2:	6151      	str	r1, [r2, #20]
    return HAL_OK;
 80013a4:	4770      	bx	lr
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80013a6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80013a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013ac:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80013ae:	2001      	movs	r0, #1
  }
}
 80013b0:	4770      	bx	lr

080013b2 <HAL_CAN_TxMailbox0CompleteCallback>:
 80013b2:	4770      	bx	lr

080013b4 <HAL_CAN_TxMailbox1CompleteCallback>:
 80013b4:	4770      	bx	lr

080013b6 <HAL_CAN_TxMailbox2CompleteCallback>:
 80013b6:	4770      	bx	lr

080013b8 <HAL_CAN_TxMailbox0AbortCallback>:
 80013b8:	4770      	bx	lr

080013ba <HAL_CAN_TxMailbox1AbortCallback>:
 80013ba:	4770      	bx	lr

080013bc <HAL_CAN_TxMailbox2AbortCallback>:
 80013bc:	4770      	bx	lr

080013be <HAL_CAN_RxFifo1MsgPendingCallback>:
 80013be:	4770      	bx	lr

080013c0 <HAL_CAN_RxFifo1FullCallback>:
 80013c0:	4770      	bx	lr

080013c2 <HAL_CAN_SleepCallback>:
 80013c2:	4770      	bx	lr

080013c4 <HAL_CAN_WakeUpFromRxMsgCallback>:
 80013c4:	4770      	bx	lr

080013c6 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80013c6:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80013ca:	6803      	ldr	r3, [r0, #0]
{
 80013cc:	4605      	mov	r5, r0
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80013ce:	695e      	ldr	r6, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80013d0:	f8d3 9004 	ldr.w	r9, [r3, #4]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != RESET)
 80013d4:	f016 0401 	ands.w	r4, r6, #1
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80013d8:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80013da:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80013de:	f8d3 a010 	ldr.w	sl, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80013e2:	f8d3 8018 	ldr.w	r8, [r3, #24]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != RESET)
 80013e6:	d022      	beq.n	800142e <HAL_CAN_IRQHandler+0x68>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != RESET)
 80013e8:	f017 0401 	ands.w	r4, r7, #1
 80013ec:	d007      	beq.n	80013fe <HAL_CAN_IRQHandler+0x38>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80013ee:	2201      	movs	r2, #1

      if ((tsrflags & CAN_TSR_TXOK0) != RESET)
 80013f0:	07b9      	lsls	r1, r7, #30
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80013f2:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != RESET)
 80013f4:	f140 80a3 	bpl.w	800153e <HAL_CAN_IRQHandler+0x178>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80013f8:	2400      	movs	r4, #0
      {
        /* Transmission Mailbox 0 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80013fa:	f7ff ffda 	bl	80013b2 <HAL_CAN_TxMailbox0CompleteCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != RESET)
 80013fe:	05fb      	lsls	r3, r7, #23
 8001400:	d509      	bpl.n	8001416 <HAL_CAN_IRQHandler+0x50>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001402:	682b      	ldr	r3, [r5, #0]
 8001404:	f44f 7280 	mov.w	r2, #256	; 0x100

      if ((tsrflags & CAN_TSR_TXOK1) != RESET)
 8001408:	05b8      	lsls	r0, r7, #22
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800140a:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != RESET)
 800140c:	f140 80a5 	bpl.w	800155a <HAL_CAN_IRQHandler+0x194>
      {
        /* Transmission Mailbox 1 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001410:	4628      	mov	r0, r5
 8001412:	f7ff ffcf 	bl	80013b4 <HAL_CAN_TxMailbox1CompleteCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != RESET)
 8001416:	03fb      	lsls	r3, r7, #15
 8001418:	d509      	bpl.n	800142e <HAL_CAN_IRQHandler+0x68>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800141a:	682b      	ldr	r3, [r5, #0]
 800141c:	f44f 3280 	mov.w	r2, #65536	; 0x10000

      if ((tsrflags & CAN_TSR_TXOK2) != RESET)
 8001420:	03b8      	lsls	r0, r7, #14
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001422:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != RESET)
 8001424:	f140 80a7 	bpl.w	8001576 <HAL_CAN_IRQHandler+0x1b0>
      {
        /* Transmission Mailbox 2 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001428:	4628      	mov	r0, r5
 800142a:	f7ff ffc4 	bl	80013b6 <HAL_CAN_TxMailbox2CompleteCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != RESET)
 800142e:	0733      	lsls	r3, r6, #28
 8001430:	d507      	bpl.n	8001442 <HAL_CAN_IRQHandler+0x7c>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != RESET)
 8001432:	f01b 0f10 	tst.w	fp, #16
 8001436:	d004      	beq.n	8001442 <HAL_CAN_IRQHandler+0x7c>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001438:	682b      	ldr	r3, [r5, #0]
 800143a:	2210      	movs	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800143c:	f444 7400 	orr.w	r4, r4, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001440:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != RESET)
 8001442:	0777      	lsls	r7, r6, #29
 8001444:	d508      	bpl.n	8001458 <HAL_CAN_IRQHandler+0x92>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != RESET)
 8001446:	f01b 0f08 	tst.w	fp, #8
 800144a:	d005      	beq.n	8001458 <HAL_CAN_IRQHandler+0x92>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800144c:	682b      	ldr	r3, [r5, #0]
 800144e:	2208      	movs	r2, #8

      /* Receive FIFO 0 full Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001450:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001452:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001454:	f001 fd62 	bl	8002f1c <HAL_CAN_RxFifo0FullCallback>
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != RESET)
 8001458:	07b0      	lsls	r0, r6, #30
 800145a:	d506      	bpl.n	800146a <HAL_CAN_IRQHandler+0xa4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != RESET)
 800145c:	682b      	ldr	r3, [r5, #0]
 800145e:	68db      	ldr	r3, [r3, #12]
 8001460:	0799      	lsls	r1, r3, #30
 8001462:	d002      	beq.n	800146a <HAL_CAN_IRQHandler+0xa4>
    {
      /* Receive FIFO 0 mesage pending Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001464:	4628      	mov	r0, r5
 8001466:	f001 fcf9 	bl	8002e5c <HAL_CAN_RxFifo0MsgPendingCallback>
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != RESET)
 800146a:	0672      	lsls	r2, r6, #25
 800146c:	d507      	bpl.n	800147e <HAL_CAN_IRQHandler+0xb8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != RESET)
 800146e:	f01a 0f10 	tst.w	sl, #16
 8001472:	d004      	beq.n	800147e <HAL_CAN_IRQHandler+0xb8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001474:	682b      	ldr	r3, [r5, #0]
 8001476:	2210      	movs	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001478:	f444 6480 	orr.w	r4, r4, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800147c:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != RESET)
 800147e:	06b3      	lsls	r3, r6, #26
 8001480:	d508      	bpl.n	8001494 <HAL_CAN_IRQHandler+0xce>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != RESET)
 8001482:	f01a 0f08 	tst.w	sl, #8
 8001486:	d005      	beq.n	8001494 <HAL_CAN_IRQHandler+0xce>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001488:	682b      	ldr	r3, [r5, #0]
 800148a:	2208      	movs	r2, #8

      /* Receive FIFO 1 full Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800148c:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800148e:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001490:	f7ff ff96 	bl	80013c0 <HAL_CAN_RxFifo1FullCallback>
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != RESET)
 8001494:	06f7      	lsls	r7, r6, #27
 8001496:	d506      	bpl.n	80014a6 <HAL_CAN_IRQHandler+0xe0>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != RESET)
 8001498:	682b      	ldr	r3, [r5, #0]
 800149a:	691b      	ldr	r3, [r3, #16]
 800149c:	0798      	lsls	r0, r3, #30
 800149e:	d002      	beq.n	80014a6 <HAL_CAN_IRQHandler+0xe0>
    {
      /* Receive FIFO 1 mesage pending Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80014a0:	4628      	mov	r0, r5
 80014a2:	f7ff ff8c 	bl	80013be <HAL_CAN_RxFifo1MsgPendingCallback>
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != RESET)
 80014a6:	03b1      	lsls	r1, r6, #14
 80014a8:	d508      	bpl.n	80014bc <HAL_CAN_IRQHandler+0xf6>
  {
    if ((msrflags & CAN_MSR_SLAKI) != RESET)
 80014aa:	f019 0f10 	tst.w	r9, #16
 80014ae:	d005      	beq.n	80014bc <HAL_CAN_IRQHandler+0xf6>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80014b0:	682b      	ldr	r3, [r5, #0]
 80014b2:	2210      	movs	r2, #16

      /* Sleep Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80014b4:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80014b6:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 80014b8:	f7ff ff83 	bl	80013c2 <HAL_CAN_SleepCallback>
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != RESET)
 80014bc:	03f2      	lsls	r2, r6, #15
 80014be:	d508      	bpl.n	80014d2 <HAL_CAN_IRQHandler+0x10c>
  {
    if ((msrflags & CAN_MSR_WKUI) != RESET)
 80014c0:	f019 0f08 	tst.w	r9, #8
 80014c4:	d005      	beq.n	80014d2 <HAL_CAN_IRQHandler+0x10c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80014c6:	682b      	ldr	r3, [r5, #0]
 80014c8:	2208      	movs	r2, #8

      /* WakeUp Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80014ca:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80014cc:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80014ce:	f7ff ff79 	bl	80013c4 <HAL_CAN_WakeUpFromRxMsgCallback>
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != RESET)
 80014d2:	0433      	lsls	r3, r6, #16
 80014d4:	d52a      	bpl.n	800152c <HAL_CAN_IRQHandler+0x166>
  {
    if ((msrflags & CAN_MSR_ERRI) != RESET)
 80014d6:	f019 0f04 	tst.w	r9, #4
 80014da:	682a      	ldr	r2, [r5, #0]
 80014dc:	d024      	beq.n	8001528 <HAL_CAN_IRQHandler+0x162>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != RESET) &&
 80014de:	05f7      	lsls	r7, r6, #23
 80014e0:	d504      	bpl.n	80014ec <HAL_CAN_IRQHandler+0x126>
 80014e2:	f018 0f01 	tst.w	r8, #1
          ((esrflags & CAN_ESR_EWGF) != RESET))
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80014e6:	bf18      	it	ne
 80014e8:	f044 0401 	orrne.w	r4, r4, #1

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != RESET) &&
 80014ec:	05b0      	lsls	r0, r6, #22
 80014ee:	d504      	bpl.n	80014fa <HAL_CAN_IRQHandler+0x134>
 80014f0:	f018 0f02 	tst.w	r8, #2
          ((esrflags & CAN_ESR_EPVF) != RESET))
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80014f4:	bf18      	it	ne
 80014f6:	f044 0402 	orrne.w	r4, r4, #2

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != RESET) &&
 80014fa:	0571      	lsls	r1, r6, #21
 80014fc:	d504      	bpl.n	8001508 <HAL_CAN_IRQHandler+0x142>
 80014fe:	f018 0f04 	tst.w	r8, #4
          ((esrflags & CAN_ESR_BOFF) != RESET))
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001502:	bf18      	it	ne
 8001504:	f044 0404 	orrne.w	r4, r4, #4

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != RESET) &&
 8001508:	0533      	lsls	r3, r6, #20
 800150a:	d50d      	bpl.n	8001528 <HAL_CAN_IRQHandler+0x162>
 800150c:	f018 0370 	ands.w	r3, r8, #112	; 0x70
 8001510:	d00a      	beq.n	8001528 <HAL_CAN_IRQHandler+0x162>
          ((esrflags & CAN_ESR_LEC) != RESET))
      {
        switch (esrflags & CAN_ESR_LEC)
 8001512:	2b30      	cmp	r3, #48	; 0x30
 8001514:	d04c      	beq.n	80015b0 <HAL_CAN_IRQHandler+0x1ea>
 8001516:	d83c      	bhi.n	8001592 <HAL_CAN_IRQHandler+0x1cc>
 8001518:	2b10      	cmp	r3, #16
 800151a:	d043      	beq.n	80015a4 <HAL_CAN_IRQHandler+0x1de>
 800151c:	2b20      	cmp	r3, #32
 800151e:	d044      	beq.n	80015aa <HAL_CAN_IRQHandler+0x1e4>
          default:
            break;
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001520:	6993      	ldr	r3, [r2, #24]
 8001522:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001526:	6193      	str	r3, [r2, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001528:	2304      	movs	r3, #4
 800152a:	6053      	str	r3, [r2, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800152c:	b12c      	cbz	r4, 800153a <HAL_CAN_IRQHandler+0x174>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800152e:	6a6b      	ldr	r3, [r5, #36]	; 0x24

    /* Call Error callback function */
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001530:	4628      	mov	r0, r5
    hcan->ErrorCode |= errorcode;
 8001532:	431c      	orrs	r4, r3
 8001534:	626c      	str	r4, [r5, #36]	; 0x24
    HAL_CAN_ErrorCallback(hcan);
 8001536:	f001 fcf7 	bl	8002f28 <HAL_CAN_ErrorCallback>
 800153a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((tsrflags & CAN_TSR_ALST0) != RESET)
 800153e:	077a      	lsls	r2, r7, #29
 8001540:	d405      	bmi.n	800154e <HAL_CAN_IRQHandler+0x188>
        else if ((tsrflags & CAN_TSR_TERR0) != RESET)
 8001542:	f017 0408 	ands.w	r4, r7, #8
 8001546:	d105      	bne.n	8001554 <HAL_CAN_IRQHandler+0x18e>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001548:	f7ff ff36 	bl	80013b8 <HAL_CAN_TxMailbox0AbortCallback>
 800154c:	e757      	b.n	80013fe <HAL_CAN_IRQHandler+0x38>
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800154e:	f44f 6400 	mov.w	r4, #2048	; 0x800
 8001552:	e754      	b.n	80013fe <HAL_CAN_IRQHandler+0x38>
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001554:	f44f 5480 	mov.w	r4, #4096	; 0x1000
 8001558:	e751      	b.n	80013fe <HAL_CAN_IRQHandler+0x38>
        if ((tsrflags & CAN_TSR_ALST1) != RESET)
 800155a:	0579      	lsls	r1, r7, #21
 800155c:	d502      	bpl.n	8001564 <HAL_CAN_IRQHandler+0x19e>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800155e:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
 8001562:	e758      	b.n	8001416 <HAL_CAN_IRQHandler+0x50>
        else if ((tsrflags & CAN_TSR_TERR1) != RESET)
 8001564:	053a      	lsls	r2, r7, #20
 8001566:	d502      	bpl.n	800156e <HAL_CAN_IRQHandler+0x1a8>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001568:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 800156c:	e753      	b.n	8001416 <HAL_CAN_IRQHandler+0x50>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800156e:	4628      	mov	r0, r5
 8001570:	f7ff ff23 	bl	80013ba <HAL_CAN_TxMailbox1AbortCallback>
 8001574:	e74f      	b.n	8001416 <HAL_CAN_IRQHandler+0x50>
        if ((tsrflags & CAN_TSR_ALST2) != RESET)
 8001576:	0379      	lsls	r1, r7, #13
 8001578:	d502      	bpl.n	8001580 <HAL_CAN_IRQHandler+0x1ba>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800157a:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 800157e:	e756      	b.n	800142e <HAL_CAN_IRQHandler+0x68>
        else if ((tsrflags & CAN_TSR_TERR2) != RESET)
 8001580:	033a      	lsls	r2, r7, #12
 8001582:	d502      	bpl.n	800158a <HAL_CAN_IRQHandler+0x1c4>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001584:	f444 3480 	orr.w	r4, r4, #65536	; 0x10000
 8001588:	e751      	b.n	800142e <HAL_CAN_IRQHandler+0x68>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800158a:	4628      	mov	r0, r5
 800158c:	f7ff ff16 	bl	80013bc <HAL_CAN_TxMailbox2AbortCallback>
 8001590:	e74d      	b.n	800142e <HAL_CAN_IRQHandler+0x68>
        switch (esrflags & CAN_ESR_LEC)
 8001592:	2b50      	cmp	r3, #80	; 0x50
 8001594:	d00f      	beq.n	80015b6 <HAL_CAN_IRQHandler+0x1f0>
 8001596:	2b60      	cmp	r3, #96	; 0x60
 8001598:	d010      	beq.n	80015bc <HAL_CAN_IRQHandler+0x1f6>
 800159a:	2b40      	cmp	r3, #64	; 0x40
 800159c:	d1c0      	bne.n	8001520 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_BR;
 800159e:	f044 0440 	orr.w	r4, r4, #64	; 0x40
            break;
 80015a2:	e7bd      	b.n	8001520 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_STF;
 80015a4:	f044 0408 	orr.w	r4, r4, #8
            break;
 80015a8:	e7ba      	b.n	8001520 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_FOR;
 80015aa:	f044 0410 	orr.w	r4, r4, #16
            break;
 80015ae:	e7b7      	b.n	8001520 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_ACK;
 80015b0:	f044 0420 	orr.w	r4, r4, #32
            break;
 80015b4:	e7b4      	b.n	8001520 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_BD;
 80015b6:	f044 0480 	orr.w	r4, r4, #128	; 0x80
            break;
 80015ba:	e7b1      	b.n	8001520 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_CRC;
 80015bc:	f444 7480 	orr.w	r4, r4, #256	; 0x100
            break;
 80015c0:	e7ae      	b.n	8001520 <HAL_CAN_IRQHandler+0x15a>
	...

080015c4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015c4:	4a07      	ldr	r2, [pc, #28]	; (80015e4 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80015c6:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015c8:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80015ca:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015ce:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80015d2:	041b      	lsls	r3, r3, #16
 80015d4:	0c1b      	lsrs	r3, r3, #16
 80015d6:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80015da:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80015de:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80015e0:	60d3      	str	r3, [r2, #12]
 80015e2:	4770      	bx	lr
 80015e4:	e000ed00 	.word	0xe000ed00

080015e8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015e8:	4b19      	ldr	r3, [pc, #100]	; (8001650 <HAL_NVIC_SetPriority+0x68>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015ea:	b530      	push	{r4, r5, lr}
 80015ec:	68dc      	ldr	r4, [r3, #12]
 80015ee:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015f2:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015f6:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015f8:	2b04      	cmp	r3, #4
 80015fa:	bf28      	it	cs
 80015fc:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015fe:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001600:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001604:	bf8c      	ite	hi
 8001606:	3c03      	subhi	r4, #3
 8001608:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800160a:	fa05 f303 	lsl.w	r3, r5, r3
  if ((int32_t)(IRQn) < 0)
 800160e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001610:	f103 33ff 	add.w	r3, r3, #4294967295
 8001614:	ea01 0103 	and.w	r1, r1, r3
 8001618:	fa01 f104 	lsl.w	r1, r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800161c:	fa05 f404 	lsl.w	r4, r5, r4
 8001620:	f104 34ff 	add.w	r4, r4, #4294967295
 8001624:	ea02 0204 	and.w	r2, r2, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001628:	ea42 0201 	orr.w	r2, r2, r1
 800162c:	ea4f 1202 	mov.w	r2, r2, lsl #4
  if ((int32_t)(IRQn) < 0)
 8001630:	da05      	bge.n	800163e <HAL_NVIC_SetPriority+0x56>
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001632:	f000 000f 	and.w	r0, r0, #15
 8001636:	b2d2      	uxtb	r2, r2
 8001638:	4b06      	ldr	r3, [pc, #24]	; (8001654 <HAL_NVIC_SetPriority+0x6c>)
 800163a:	541a      	strb	r2, [r3, r0]
 800163c:	bd30      	pop	{r4, r5, pc}
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800163e:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8001642:	b2d2      	uxtb	r2, r2
 8001644:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8001648:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
 800164c:	bd30      	pop	{r4, r5, pc}
 800164e:	bf00      	nop
 8001650:	e000ed00 	.word	0xe000ed00
 8001654:	e000ed14 	.word	0xe000ed14

08001658 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001658:	0942      	lsrs	r2, r0, #5
 800165a:	2301      	movs	r3, #1
 800165c:	f000 001f 	and.w	r0, r0, #31
 8001660:	fa03 f000 	lsl.w	r0, r3, r0
 8001664:	4b01      	ldr	r3, [pc, #4]	; (800166c <HAL_NVIC_EnableIRQ+0x14>)
 8001666:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800166a:	4770      	bx	lr
 800166c:	e000e100 	.word	0xe000e100

08001670 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001670:	3801      	subs	r0, #1
 8001672:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001676:	d20a      	bcs.n	800168e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001678:	4b06      	ldr	r3, [pc, #24]	; (8001694 <HAL_SYSTICK_Config+0x24>)
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800167a:	21f0      	movs	r1, #240	; 0xf0
 800167c:	4a06      	ldr	r2, [pc, #24]	; (8001698 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800167e:	6058      	str	r0, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001680:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001682:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001686:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001688:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800168a:	601a      	str	r2, [r3, #0]
 800168c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800168e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001690:	4770      	bx	lr
 8001692:	bf00      	nop
 8001694:	e000e010 	.word	0xe000e010
 8001698:	e000ed00 	.word	0xe000ed00

0800169c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800169c:	4b04      	ldr	r3, [pc, #16]	; (80016b0 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800169e:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80016a0:	681a      	ldr	r2, [r3, #0]
 80016a2:	bf0c      	ite	eq
 80016a4:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80016a8:	f022 0204 	bicne.w	r2, r2, #4
 80016ac:	601a      	str	r2, [r3, #0]
 80016ae:	4770      	bx	lr
 80016b0:	e000e010 	.word	0xe000e010

080016b4 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80016b4:	4770      	bx	lr

080016b6 <HAL_SYSTICK_IRQHandler>:
{
 80016b6:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80016b8:	f7ff fffc 	bl	80016b4 <HAL_SYSTICK_Callback>
 80016bc:	bd08      	pop	{r3, pc}

080016be <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80016be:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 80016c2:	2b02      	cmp	r3, #2
 80016c4:	d003      	beq.n	80016ce <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016c6:	2380      	movs	r3, #128	; 0x80
 80016c8:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 80016ca:	2001      	movs	r0, #1
 80016cc:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80016ce:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 80016d0:	2305      	movs	r3, #5
 80016d2:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
  }

  return HAL_OK;
 80016d6:	2000      	movs	r0, #0
    __HAL_DMA_DISABLE(hdma);
 80016d8:	6813      	ldr	r3, [r2, #0]
 80016da:	f023 0301 	bic.w	r3, r3, #1
 80016de:	6013      	str	r3, [r2, #0]
}
 80016e0:	4770      	bx	lr
	...

080016e4 <FLASH_Program_DoubleWord>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 80016e4:	4909      	ldr	r1, [pc, #36]	; (800170c <FLASH_Program_DoubleWord+0x28>)
{
 80016e6:	b510      	push	{r4, lr}
  FLASH->CR &= CR_PSIZE_MASK;
 80016e8:	690c      	ldr	r4, [r1, #16]
 80016ea:	f424 7440 	bic.w	r4, r4, #768	; 0x300
 80016ee:	610c      	str	r4, [r1, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80016f0:	690c      	ldr	r4, [r1, #16]
 80016f2:	f444 7440 	orr.w	r4, r4, #768	; 0x300
 80016f6:	610c      	str	r4, [r1, #16]
  FLASH->CR |= FLASH_CR_PG;
 80016f8:	690c      	ldr	r4, [r1, #16]
 80016fa:	f044 0401 	orr.w	r4, r4, #1
 80016fe:	610c      	str	r4, [r1, #16]

  /* Program the double-word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8001700:	6002      	str	r2, [r0, #0]
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8001702:	6043      	str	r3, [r0, #4]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001704:	f3bf 8f4f 	dsb	sy
 8001708:	bd10      	pop	{r4, pc}
 800170a:	bf00      	nop
 800170c:	40023c00 	.word	0x40023c00

08001710 <FLASH_Program_Word>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8001710:	4b08      	ldr	r3, [pc, #32]	; (8001734 <FLASH_Program_Word+0x24>)
 8001712:	691a      	ldr	r2, [r3, #16]
 8001714:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001718:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 800171a:	691a      	ldr	r2, [r3, #16]
 800171c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001720:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001722:	691a      	ldr	r2, [r3, #16]
 8001724:	f042 0201 	orr.w	r2, r2, #1
 8001728:	611a      	str	r2, [r3, #16]

  *(__IO uint32_t*)Address = Data;
 800172a:	6001      	str	r1, [r0, #0]
 800172c:	f3bf 8f4f 	dsb	sy
 8001730:	4770      	bx	lr
 8001732:	bf00      	nop
 8001734:	40023c00 	.word	0x40023c00

08001738 <FLASH_Program_HalfWord>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8001738:	4b08      	ldr	r3, [pc, #32]	; (800175c <FLASH_Program_HalfWord+0x24>)
 800173a:	691a      	ldr	r2, [r3, #16]
 800173c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001740:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8001742:	691a      	ldr	r2, [r3, #16]
 8001744:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001748:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 800174a:	691a      	ldr	r2, [r3, #16]
 800174c:	f042 0201 	orr.w	r2, r2, #1
 8001750:	611a      	str	r2, [r3, #16]

  *(__IO uint16_t*)Address = Data;
 8001752:	8001      	strh	r1, [r0, #0]
 8001754:	f3bf 8f4f 	dsb	sy
 8001758:	4770      	bx	lr
 800175a:	bf00      	nop
 800175c:	40023c00 	.word	0x40023c00

08001760 <FLASH_Program_Byte>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8001760:	4b07      	ldr	r3, [pc, #28]	; (8001780 <FLASH_Program_Byte+0x20>)
 8001762:	691a      	ldr	r2, [r3, #16]
 8001764:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001768:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 800176a:	691a      	ldr	r2, [r3, #16]
 800176c:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 800176e:	691a      	ldr	r2, [r3, #16]
 8001770:	f042 0201 	orr.w	r2, r2, #1
 8001774:	611a      	str	r2, [r3, #16]

  *(__IO uint8_t*)Address = Data;
 8001776:	7001      	strb	r1, [r0, #0]
 8001778:	f3bf 8f4f 	dsb	sy
 800177c:	4770      	bx	lr
 800177e:	bf00      	nop
 8001780:	40023c00 	.word	0x40023c00

08001784 <FLASH_SetErrorCode>:
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8001784:	4b1b      	ldr	r3, [pc, #108]	; (80017f4 <FLASH_SetErrorCode+0x70>)
 8001786:	68da      	ldr	r2, [r3, #12]
 8001788:	0792      	lsls	r2, r2, #30
 800178a:	d504      	bpl.n	8001796 <FLASH_SetErrorCode+0x12>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800178c:	491a      	ldr	r1, [pc, #104]	; (80017f8 <FLASH_SetErrorCode+0x74>)
 800178e:	698a      	ldr	r2, [r1, #24]
 8001790:	f042 0220 	orr.w	r2, r2, #32
 8001794:	618a      	str	r2, [r1, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8001796:	68db      	ldr	r3, [r3, #12]
 8001798:	06db      	lsls	r3, r3, #27
 800179a:	d504      	bpl.n	80017a6 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800179c:	4a16      	ldr	r2, [pc, #88]	; (80017f8 <FLASH_SetErrorCode+0x74>)
 800179e:	6993      	ldr	r3, [r2, #24]
 80017a0:	f043 0310 	orr.w	r3, r3, #16
 80017a4:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80017a6:	4b13      	ldr	r3, [pc, #76]	; (80017f4 <FLASH_SetErrorCode+0x70>)
 80017a8:	68da      	ldr	r2, [r3, #12]
 80017aa:	0690      	lsls	r0, r2, #26
 80017ac:	d504      	bpl.n	80017b8 <FLASH_SetErrorCode+0x34>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80017ae:	4912      	ldr	r1, [pc, #72]	; (80017f8 <FLASH_SetErrorCode+0x74>)
 80017b0:	698a      	ldr	r2, [r1, #24]
 80017b2:	f042 0208 	orr.w	r2, r2, #8
 80017b6:	618a      	str	r2, [r1, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80017b8:	68db      	ldr	r3, [r3, #12]
 80017ba:	0659      	lsls	r1, r3, #25
 80017bc:	d504      	bpl.n	80017c8 <FLASH_SetErrorCode+0x44>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80017be:	4a0e      	ldr	r2, [pc, #56]	; (80017f8 <FLASH_SetErrorCode+0x74>)
 80017c0:	6993      	ldr	r3, [r2, #24]
 80017c2:	f043 0304 	orr.w	r3, r3, #4
 80017c6:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ERSERR) != RESET)
 80017c8:	4b0a      	ldr	r3, [pc, #40]	; (80017f4 <FLASH_SetErrorCode+0x70>)
 80017ca:	68da      	ldr	r2, [r3, #12]
 80017cc:	0612      	lsls	r2, r2, #24
 80017ce:	d504      	bpl.n	80017da <FLASH_SetErrorCode+0x56>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_ERS;
 80017d0:	4909      	ldr	r1, [pc, #36]	; (80017f8 <FLASH_SetErrorCode+0x74>)
 80017d2:	698a      	ldr	r2, [r1, #24]
 80017d4:	f042 0202 	orr.w	r2, r2, #2
 80017d8:	618a      	str	r2, [r1, #24]
  }
  
#if defined (FLASH_OPTCR2_PCROP)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 80017da:	68db      	ldr	r3, [r3, #12]
 80017dc:	05db      	lsls	r3, r3, #23
 80017de:	d504      	bpl.n	80017ea <FLASH_SetErrorCode+0x66>
  { 
   pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 80017e0:	4a05      	ldr	r2, [pc, #20]	; (80017f8 <FLASH_SetErrorCode+0x74>)
 80017e2:	6993      	ldr	r3, [r2, #24]
 80017e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80017e8:	6193      	str	r3, [r2, #24]
  }  
#endif /* FLASH_OPTCR2_PCROP */
  
  /* Clear error programming flags */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 80017ea:	f44f 72f9 	mov.w	r2, #498	; 0x1f2
 80017ee:	4b01      	ldr	r3, [pc, #4]	; (80017f4 <FLASH_SetErrorCode+0x70>)
 80017f0:	60da      	str	r2, [r3, #12]
 80017f2:	4770      	bx	lr
 80017f4:	40023c00 	.word	0x40023c00
 80017f8:	200006ec 	.word	0x200006ec

080017fc <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80017fc:	4b06      	ldr	r3, [pc, #24]	; (8001818 <HAL_FLASH_Unlock+0x1c>)
 80017fe:	691a      	ldr	r2, [r3, #16]
 8001800:	2a00      	cmp	r2, #0
 8001802:	da07      	bge.n	8001814 <HAL_FLASH_Unlock+0x18>
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001804:	4a05      	ldr	r2, [pc, #20]	; (800181c <HAL_FLASH_Unlock+0x20>)
 8001806:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001808:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 800180c:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800180e:	6918      	ldr	r0, [r3, #16]
  HAL_StatusTypeDef status = HAL_OK;
 8001810:	0fc0      	lsrs	r0, r0, #31
 8001812:	4770      	bx	lr
 8001814:	2000      	movs	r0, #0
}
 8001816:	4770      	bx	lr
 8001818:	40023c00 	.word	0x40023c00
 800181c:	45670123 	.word	0x45670123

08001820 <HAL_FLASH_Lock>:
  FLASH->CR |= FLASH_CR_LOCK;
 8001820:	4a03      	ldr	r2, [pc, #12]	; (8001830 <HAL_FLASH_Lock+0x10>)
}
 8001822:	2000      	movs	r0, #0
  FLASH->CR |= FLASH_CR_LOCK;
 8001824:	6913      	ldr	r3, [r2, #16]
 8001826:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800182a:	6113      	str	r3, [r2, #16]
}
 800182c:	4770      	bx	lr
 800182e:	bf00      	nop
 8001830:	40023c00 	.word	0x40023c00

08001834 <FLASH_WaitForLastOperation>:
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001834:	2200      	movs	r2, #0
 8001836:	4b13      	ldr	r3, [pc, #76]	; (8001884 <FLASH_WaitForLastOperation+0x50>)
{ 
 8001838:	b570      	push	{r4, r5, r6, lr}
 800183a:	4605      	mov	r5, r0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800183c:	619a      	str	r2, [r3, #24]
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800183e:	4c12      	ldr	r4, [pc, #72]	; (8001888 <FLASH_WaitForLastOperation+0x54>)
  tickstart = HAL_GetTick();
 8001840:	f7ff fb9a 	bl	8000f78 <HAL_GetTick>
 8001844:	4606      	mov	r6, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001846:	68e3      	ldr	r3, [r4, #12]
 8001848:	03db      	lsls	r3, r3, #15
 800184a:	d407      	bmi.n	800185c <FLASH_WaitForLastOperation+0x28>
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ALL_ERRORS) != RESET)
 800184c:	68e2      	ldr	r2, [r4, #12]
 800184e:	f412 72f9 	ands.w	r2, r2, #498	; 0x1f2
 8001852:	d00e      	beq.n	8001872 <FLASH_WaitForLastOperation+0x3e>
    FLASH_SetErrorCode();
 8001854:	f7ff ff96 	bl	8001784 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001858:	2001      	movs	r0, #1
 800185a:	bd70      	pop	{r4, r5, r6, pc}
    if(Timeout != HAL_MAX_DELAY)
 800185c:	1c6a      	adds	r2, r5, #1
 800185e:	d0f2      	beq.n	8001846 <FLASH_WaitForLastOperation+0x12>
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8001860:	b90d      	cbnz	r5, 8001866 <FLASH_WaitForLastOperation+0x32>
        return HAL_TIMEOUT;
 8001862:	2003      	movs	r0, #3
 8001864:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8001866:	f7ff fb87 	bl	8000f78 <HAL_GetTick>
 800186a:	1b80      	subs	r0, r0, r6
 800186c:	4285      	cmp	r5, r0
 800186e:	d2ea      	bcs.n	8001846 <FLASH_WaitForLastOperation+0x12>
 8001870:	e7f7      	b.n	8001862 <FLASH_WaitForLastOperation+0x2e>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8001872:	68e0      	ldr	r0, [r4, #12]
 8001874:	f010 0001 	ands.w	r0, r0, #1
 8001878:	d002      	beq.n	8001880 <FLASH_WaitForLastOperation+0x4c>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800187a:	2301      	movs	r3, #1
  return HAL_OK;
 800187c:	4610      	mov	r0, r2
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800187e:	60e3      	str	r3, [r4, #12]
}  
 8001880:	bd70      	pop	{r4, r5, r6, pc}
 8001882:	bf00      	nop
 8001884:	200006ec 	.word	0x200006ec
 8001888:	40023c00 	.word	0x40023c00

0800188c <HAL_FLASH_Program>:
{
 800188c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(&pFlash);
 8001890:	4c1c      	ldr	r4, [pc, #112]	; (8001904 <HAL_FLASH_Program+0x78>)
{
 8001892:	4698      	mov	r8, r3
 8001894:	4607      	mov	r7, r0
 8001896:	460d      	mov	r5, r1
  __HAL_LOCK(&pFlash);
 8001898:	7d23      	ldrb	r3, [r4, #20]
{
 800189a:	4616      	mov	r6, r2
  __HAL_LOCK(&pFlash);
 800189c:	2b01      	cmp	r3, #1
 800189e:	d02d      	beq.n	80018fc <HAL_FLASH_Program+0x70>
 80018a0:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80018a2:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 80018a6:	7523      	strb	r3, [r4, #20]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80018a8:	f7ff ffc4 	bl	8001834 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 80018ac:	b990      	cbnz	r0, 80018d4 <HAL_FLASH_Program+0x48>
    switch(TypeProgram)
 80018ae:	2f03      	cmp	r7, #3
 80018b0:	d807      	bhi.n	80018c2 <HAL_FLASH_Program+0x36>
 80018b2:	e8df f007 	tbb	[pc, r7]
 80018b6:	1302      	.short	0x1302
 80018b8:	1d18      	.short	0x1d18
        FLASH_Program_Byte(Address, (uint8_t) Data);
 80018ba:	b2f1      	uxtb	r1, r6
 80018bc:	4628      	mov	r0, r5
 80018be:	f7ff ff4f 	bl	8001760 <FLASH_Program_Byte>
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80018c2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80018c6:	f7ff ffb5 	bl	8001834 <FLASH_WaitForLastOperation>
    FLASH->CR &= (~FLASH_CR_PG);
 80018ca:	4a0f      	ldr	r2, [pc, #60]	; (8001908 <HAL_FLASH_Program+0x7c>)
 80018cc:	6913      	ldr	r3, [r2, #16]
 80018ce:	f023 0301 	bic.w	r3, r3, #1
 80018d2:	6113      	str	r3, [r2, #16]
  __HAL_UNLOCK(&pFlash);
 80018d4:	2300      	movs	r3, #0
 80018d6:	7523      	strb	r3, [r4, #20]
  return status;
 80018d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80018dc:	b2b1      	uxth	r1, r6
 80018de:	4628      	mov	r0, r5
 80018e0:	f7ff ff2a 	bl	8001738 <FLASH_Program_HalfWord>
        break;
 80018e4:	e7ed      	b.n	80018c2 <HAL_FLASH_Program+0x36>
        FLASH_Program_Word(Address, (uint32_t) Data);
 80018e6:	4631      	mov	r1, r6
 80018e8:	4628      	mov	r0, r5
 80018ea:	f7ff ff11 	bl	8001710 <FLASH_Program_Word>
        break;
 80018ee:	e7e8      	b.n	80018c2 <HAL_FLASH_Program+0x36>
        FLASH_Program_DoubleWord(Address, Data);
 80018f0:	4632      	mov	r2, r6
 80018f2:	4643      	mov	r3, r8
 80018f4:	4628      	mov	r0, r5
 80018f6:	f7ff fef5 	bl	80016e4 <FLASH_Program_DoubleWord>
        break;
 80018fa:	e7e2      	b.n	80018c2 <HAL_FLASH_Program+0x36>
  __HAL_LOCK(&pFlash);
 80018fc:	2002      	movs	r0, #2
}
 80018fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001902:	bf00      	nop
 8001904:	200006ec 	.word	0x200006ec
 8001908:	40023c00 	.word	0x40023c00

0800190c <FLASH_MassErase>:
{
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  /* if the previous operation is completed, proceed to erase all sectors */
  FLASH->CR &= CR_PSIZE_MASK;
 800190c:	4b08      	ldr	r3, [pc, #32]	; (8001930 <FLASH_MassErase+0x24>)
 800190e:	691a      	ldr	r2, [r3, #16]
 8001910:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001914:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_MER;
 8001916:	691a      	ldr	r2, [r3, #16]
 8001918:	f042 0204 	orr.w	r2, r2, #4
 800191c:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8);
 800191e:	691a      	ldr	r2, [r3, #16]
 8001920:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001924:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
 8001928:	6118      	str	r0, [r3, #16]
 800192a:	f3bf 8f4f 	dsb	sy
 800192e:	4770      	bx	lr
 8001930:	40023c00 	.word	0x40023c00

08001934 <FLASH_Erase_Sector>:

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8001934:	b139      	cbz	r1, 8001946 <FLASH_Erase_Sector+0x12>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8001936:	2901      	cmp	r1, #1
 8001938:	d01e      	beq.n	8001978 <FLASH_Erase_Sector+0x44>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800193a:	2902      	cmp	r1, #2
  {
    tmp_psize = FLASH_PSIZE_WORD;
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 800193c:	bf0c      	ite	eq
 800193e:	f44f 7100 	moveq.w	r1, #512	; 0x200
 8001942:	f44f 7140 	movne.w	r1, #768	; 0x300
  }

  /* If the previous operation is completed, proceed to erase the sector */
  FLASH->CR &= CR_PSIZE_MASK;
 8001946:	4b0e      	ldr	r3, [pc, #56]	; (8001980 <FLASH_Erase_Sector+0x4c>)
 8001948:	691a      	ldr	r2, [r3, #16]
 800194a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800194e:	611a      	str	r2, [r3, #16]
  FLASH->CR |= tmp_psize;
 8001950:	691a      	ldr	r2, [r3, #16]
 8001952:	4311      	orrs	r1, r2
 8001954:	6119      	str	r1, [r3, #16]
  FLASH->CR &= SECTOR_MASK;
 8001956:	691a      	ldr	r2, [r3, #16]
 8001958:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 800195c:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800195e:	691a      	ldr	r2, [r3, #16]
 8001960:	f042 0202 	orr.w	r2, r2, #2
 8001964:	ea42 00c0 	orr.w	r0, r2, r0, lsl #3
 8001968:	6118      	str	r0, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT;
 800196a:	691a      	ldr	r2, [r3, #16]
 800196c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001970:	611a      	str	r2, [r3, #16]
 8001972:	f3bf 8f4f 	dsb	sy
 8001976:	4770      	bx	lr
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8001978:	f44f 7180 	mov.w	r1, #256	; 0x100
 800197c:	e7e3      	b.n	8001946 <FLASH_Erase_Sector+0x12>
 800197e:	bf00      	nop
 8001980:	40023c00 	.word	0x40023c00

08001984 <HAL_FLASHEx_Erase>:
{
 8001984:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(&pFlash);
 8001988:	4e22      	ldr	r6, [pc, #136]	; (8001a14 <HAL_FLASHEx_Erase+0x90>)
{
 800198a:	4604      	mov	r4, r0
 800198c:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 800198e:	7d33      	ldrb	r3, [r6, #20]
 8001990:	2b01      	cmp	r3, #1
 8001992:	d03d      	beq.n	8001a10 <HAL_FLASHEx_Erase+0x8c>
 8001994:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001996:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 800199a:	7533      	strb	r3, [r6, #20]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800199c:	f7ff ff4a 	bl	8001834 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 80019a0:	4605      	mov	r5, r0
 80019a2:	b998      	cbnz	r0, 80019cc <HAL_FLASHEx_Erase+0x48>
    *SectorError = 0xFFFFFFFFU;
 80019a4:	f04f 33ff 	mov.w	r3, #4294967295
 80019a8:	f8c8 3000 	str.w	r3, [r8]
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80019ac:	6823      	ldr	r3, [r4, #0]
 80019ae:	2b01      	cmp	r3, #1
 80019b0:	d111      	bne.n	80019d6 <HAL_FLASHEx_Erase+0x52>
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange);      
 80019b2:	7b20      	ldrb	r0, [r4, #12]
 80019b4:	f7ff ffaa 	bl	800190c <FLASH_MassErase>
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80019b8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80019bc:	f7ff ff3a 	bl	8001834 <FLASH_WaitForLastOperation>
      FLASH->CR &= (~FLASH_MER_BIT);
 80019c0:	4a15      	ldr	r2, [pc, #84]	; (8001a18 <HAL_FLASHEx_Erase+0x94>)
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80019c2:	4605      	mov	r5, r0
      FLASH->CR &= (~FLASH_MER_BIT);
 80019c4:	6913      	ldr	r3, [r2, #16]
 80019c6:	f023 0304 	bic.w	r3, r3, #4
 80019ca:	6113      	str	r3, [r2, #16]
  __HAL_UNLOCK(&pFlash);
 80019cc:	2300      	movs	r3, #0
 80019ce:	7533      	strb	r3, [r6, #20]
}
 80019d0:	4628      	mov	r0, r5
 80019d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80019d6:	6867      	ldr	r7, [r4, #4]
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB)); 
 80019d8:	f8df 903c 	ldr.w	r9, [pc, #60]	; 8001a18 <HAL_FLASHEx_Erase+0x94>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80019dc:	68a3      	ldr	r3, [r4, #8]
 80019de:	6862      	ldr	r2, [r4, #4]
 80019e0:	4413      	add	r3, r2
 80019e2:	429f      	cmp	r7, r3
 80019e4:	d2f2      	bcs.n	80019cc <HAL_FLASHEx_Erase+0x48>
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80019e6:	7b21      	ldrb	r1, [r4, #12]
 80019e8:	4638      	mov	r0, r7
 80019ea:	f7ff ffa3 	bl	8001934 <FLASH_Erase_Sector>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80019ee:	f24c 3050 	movw	r0, #50000	; 0xc350
 80019f2:	f7ff ff1f 	bl	8001834 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB)); 
 80019f6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80019fa:	f023 037a 	bic.w	r3, r3, #122	; 0x7a
 80019fe:	f8c9 3010 	str.w	r3, [r9, #16]
        if(status != HAL_OK) 
 8001a02:	b118      	cbz	r0, 8001a0c <HAL_FLASHEx_Erase+0x88>
          *SectorError = index;
 8001a04:	f8c8 7000 	str.w	r7, [r8]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001a08:	4605      	mov	r5, r0
          break;
 8001a0a:	e7df      	b.n	80019cc <HAL_FLASHEx_Erase+0x48>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001a0c:	3701      	adds	r7, #1
 8001a0e:	e7e5      	b.n	80019dc <HAL_FLASHEx_Erase+0x58>
  __HAL_LOCK(&pFlash);
 8001a10:	2502      	movs	r5, #2
 8001a12:	e7dd      	b.n	80019d0 <HAL_FLASHEx_Erase+0x4c>
 8001a14:	200006ec 	.word	0x200006ec
 8001a18:	40023c00 	.word	0x40023c00

08001a1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  for(position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a20:	680b      	ldr	r3, [r1, #0]
{
 8001a22:	b085      	sub	sp, #20
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a24:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8001bd0 <HAL_GPIO_Init+0x1b4>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a28:	9301      	str	r3, [sp, #4]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001a2a:	2300      	movs	r3, #0
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a2c:	4a66      	ldr	r2, [pc, #408]	; (8001bc8 <HAL_GPIO_Init+0x1ac>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001a2e:	f8df 91a4 	ldr.w	r9, [pc, #420]	; 8001bd4 <HAL_GPIO_Init+0x1b8>
    ioposition = ((uint32_t)0x01) << position;
 8001a32:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a36:	9c01      	ldr	r4, [sp, #4]
    ioposition = ((uint32_t)0x01) << position;
 8001a38:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a3c:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 8001a40:	45b6      	cmp	lr, r6
 8001a42:	f040 80ab 	bne.w	8001b9c <HAL_GPIO_Init+0x180>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a46:	684c      	ldr	r4, [r1, #4]
 8001a48:	f024 0710 	bic.w	r7, r4, #16
 8001a4c:	2f02      	cmp	r7, #2
 8001a4e:	d116      	bne.n	8001a7e <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3];
 8001a50:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001a54:	f003 0b07 	and.w	fp, r3, #7
 8001a58:	f04f 0c0f 	mov.w	ip, #15
 8001a5c:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
 8001a60:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = GPIOx->AFR[position >> 3];
 8001a64:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001a68:	fa0c fc0b 	lsl.w	ip, ip, fp
 8001a6c:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001a70:	690d      	ldr	r5, [r1, #16]
 8001a72:	fa05 f50b 	lsl.w	r5, r5, fp
 8001a76:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3] = temp;
 8001a7a:	f8ca 5020 	str.w	r5, [sl, #32]
 8001a7e:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001a82:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8001a84:	f8d0 b000 	ldr.w	fp, [r0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001a88:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001a8c:	fa05 f50a 	lsl.w	r5, r5, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a90:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001a92:	fa0c fc0a 	lsl.w	ip, ip, sl
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001a96:	43ed      	mvns	r5, r5
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a98:	2f01      	cmp	r7, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001a9a:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001a9e:	ea4c 0c0b 	orr.w	ip, ip, fp
      GPIOx->MODER = temp;
 8001aa2:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001aa6:	d811      	bhi.n	8001acc <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8001aa8:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001aaa:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2));
 8001aae:	68cf      	ldr	r7, [r1, #12]
 8001ab0:	fa07 fc0a 	lsl.w	ip, r7, sl
 8001ab4:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8001ab8:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001aba:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001abc:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001ac0:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8001ac4:	409f      	lsls	r7, r3
 8001ac6:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8001aca:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8001acc:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001ace:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8001ad0:	688f      	ldr	r7, [r1, #8]
 8001ad2:	fa07 f70a 	lsl.w	r7, r7, sl
 8001ad6:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8001ad8:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ada:	00e5      	lsls	r5, r4, #3
 8001adc:	d55e      	bpl.n	8001b9c <HAL_GPIO_Init+0x180>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ade:	f8d8 5044 	ldr.w	r5, [r8, #68]	; 0x44
 8001ae2:	f023 0703 	bic.w	r7, r3, #3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001ae6:	f003 0e03 	and.w	lr, r3, #3
 8001aea:	f04f 0c0f 	mov.w	ip, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aee:	f445 4580 	orr.w	r5, r5, #16384	; 0x4000
 8001af2:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001af6:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001afa:	f8c8 5044 	str.w	r5, [r8, #68]	; 0x44
 8001afe:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
 8001b02:	f8d8 5044 	ldr.w	r5, [r8, #68]	; 0x44
 8001b06:	f405 4580 	and.w	r5, r5, #16384	; 0x4000
 8001b0a:	9503      	str	r5, [sp, #12]
 8001b0c:	9d03      	ldr	r5, [sp, #12]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001b0e:	fa0c f50e 	lsl.w	r5, ip, lr
        temp = SYSCFG->EXTICR[position >> 2];
 8001b12:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001b16:	ea2a 0c05 	bic.w	ip, sl, r5
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001b1a:	4d2c      	ldr	r5, [pc, #176]	; (8001bcc <HAL_GPIO_Init+0x1b0>)
 8001b1c:	42a8      	cmp	r0, r5
 8001b1e:	d044      	beq.n	8001baa <HAL_GPIO_Init+0x18e>
 8001b20:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001b24:	42a8      	cmp	r0, r5
 8001b26:	d042      	beq.n	8001bae <HAL_GPIO_Init+0x192>
 8001b28:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001b2c:	42a8      	cmp	r0, r5
 8001b2e:	d040      	beq.n	8001bb2 <HAL_GPIO_Init+0x196>
 8001b30:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001b34:	42a8      	cmp	r0, r5
 8001b36:	d03e      	beq.n	8001bb6 <HAL_GPIO_Init+0x19a>
 8001b38:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001b3c:	42a8      	cmp	r0, r5
 8001b3e:	d03c      	beq.n	8001bba <HAL_GPIO_Init+0x19e>
 8001b40:	4548      	cmp	r0, r9
 8001b42:	d03c      	beq.n	8001bbe <HAL_GPIO_Init+0x1a2>
 8001b44:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001b48:	42a8      	cmp	r0, r5
 8001b4a:	d03a      	beq.n	8001bc2 <HAL_GPIO_Init+0x1a6>
 8001b4c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001b50:	42a8      	cmp	r0, r5
 8001b52:	bf14      	ite	ne
 8001b54:	2508      	movne	r5, #8
 8001b56:	2507      	moveq	r5, #7
 8001b58:	fa05 f50e 	lsl.w	r5, r5, lr
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b5c:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001b60:	ea45 050c 	orr.w	r5, r5, ip
        SYSCFG->EXTICR[position >> 2] = temp;
 8001b64:	60bd      	str	r5, [r7, #8]
        temp &= ~((uint32_t)iocurrent);
 8001b66:	ea6f 0706 	mvn.w	r7, r6
        temp = EXTI->IMR;
 8001b6a:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8001b6c:	bf0c      	ite	eq
 8001b6e:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001b70:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b72:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        EXTI->IMR = temp;
 8001b76:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 8001b78:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
 8001b7a:	bf0c      	ite	eq
 8001b7c:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001b7e:	4335      	orrne	r5, r6
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b80:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        EXTI->EMR = temp;
 8001b84:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 8001b86:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8001b88:	bf0c      	ite	eq
 8001b8a:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001b8c:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b8e:	02a4      	lsls	r4, r4, #10
        EXTI->RTSR = temp;
 8001b90:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8001b92:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
 8001b94:	bf54      	ite	pl
 8001b96:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8001b98:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8001b9a:	60d5      	str	r5, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001b9c:	3301      	adds	r3, #1
 8001b9e:	2b10      	cmp	r3, #16
 8001ba0:	f47f af47 	bne.w	8001a32 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8001ba4:	b005      	add	sp, #20
 8001ba6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001baa:	2500      	movs	r5, #0
 8001bac:	e7d4      	b.n	8001b58 <HAL_GPIO_Init+0x13c>
 8001bae:	2501      	movs	r5, #1
 8001bb0:	e7d2      	b.n	8001b58 <HAL_GPIO_Init+0x13c>
 8001bb2:	2502      	movs	r5, #2
 8001bb4:	e7d0      	b.n	8001b58 <HAL_GPIO_Init+0x13c>
 8001bb6:	2503      	movs	r5, #3
 8001bb8:	e7ce      	b.n	8001b58 <HAL_GPIO_Init+0x13c>
 8001bba:	2504      	movs	r5, #4
 8001bbc:	e7cc      	b.n	8001b58 <HAL_GPIO_Init+0x13c>
 8001bbe:	2505      	movs	r5, #5
 8001bc0:	e7ca      	b.n	8001b58 <HAL_GPIO_Init+0x13c>
 8001bc2:	2506      	movs	r5, #6
 8001bc4:	e7c8      	b.n	8001b58 <HAL_GPIO_Init+0x13c>
 8001bc6:	bf00      	nop
 8001bc8:	40013c00 	.word	0x40013c00
 8001bcc:	40020000 	.word	0x40020000
 8001bd0:	40023800 	.word	0x40023800
 8001bd4:	40021400 	.word	0x40021400

08001bd8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001bd8:	b10a      	cbz	r2, 8001bde <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001bda:	6181      	str	r1, [r0, #24]
 8001bdc:	4770      	bx	lr
 8001bde:	0409      	lsls	r1, r1, #16
 8001be0:	e7fb      	b.n	8001bda <HAL_GPIO_WritePin+0x2>

08001be2 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001be2:	6943      	ldr	r3, [r0, #20]
 8001be4:	4059      	eors	r1, r3
 8001be6:	6141      	str	r1, [r0, #20]
 8001be8:	4770      	bx	lr

08001bea <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001bea:	b510      	push	{r4, lr}
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001bec:	4604      	mov	r4, r0
 8001bee:	2800      	cmp	r0, #0
 8001bf0:	d04a      	beq.n	8001c88 <HAL_I2C_Init+0x9e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001bf2:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8001bf6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001bfa:	b91b      	cbnz	r3, 8001c04 <HAL_I2C_Init+0x1a>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001bfc:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001c00:	f001 fa14 	bl	800302c <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001c04:	2324      	movs	r3, #36	; 0x24
  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001c06:	68e1      	ldr	r1, [r4, #12]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001c08:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001c0c:	2901      	cmp	r1, #1
  __HAL_I2C_DISABLE(hi2c);
 8001c0e:	6823      	ldr	r3, [r4, #0]
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	f022 0201 	bic.w	r2, r2, #1
 8001c16:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001c18:	6862      	ldr	r2, [r4, #4]
 8001c1a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001c1e:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001c20:	689a      	ldr	r2, [r3, #8]
 8001c22:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001c26:	609a      	str	r2, [r3, #8]
 8001c28:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001c2a:	d124      	bne.n	8001c76 <HAL_I2C_Init+0x8c>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001c2c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001c30:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001c32:	685a      	ldr	r2, [r3, #4]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c34:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001c36:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001c38:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8001c3c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001c40:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001c42:	68da      	ldr	r2, [r3, #12]
 8001c44:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001c48:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001c4a:	6922      	ldr	r2, [r4, #16]
 8001c4c:	430a      	orrs	r2, r1
 8001c4e:	69a1      	ldr	r1, [r4, #24]
 8001c50:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001c54:	6a21      	ldr	r1, [r4, #32]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001c56:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001c58:	69e2      	ldr	r2, [r4, #28]
 8001c5a:	430a      	orrs	r2, r1
 8001c5c:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8001c5e:	681a      	ldr	r2, [r3, #0]
 8001c60:	f042 0201 	orr.w	r2, r2, #1
 8001c64:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8001c66:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c68:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001c6a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001c6e:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c70:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42

  return HAL_OK;
 8001c74:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001c76:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001c7a:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001c7c:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001c7e:	d1d8      	bne.n	8001c32 <HAL_I2C_Init+0x48>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001c80:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001c84:	605a      	str	r2, [r3, #4]
 8001c86:	e7d4      	b.n	8001c32 <HAL_I2C_Init+0x48>
    return HAL_ERROR;
 8001c88:	2001      	movs	r0, #1
}
 8001c8a:	bd10      	pop	{r4, pc}

08001c8c <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c8c:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8001c90:	b2d2      	uxtb	r2, r2
 8001c92:	2a20      	cmp	r2, #32
{
 8001c94:	b510      	push	{r4, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c96:	d11d      	bne.n	8001cd4 <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c98:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d019      	beq.n	8001cd4 <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001ca0:	2324      	movs	r3, #36	; 0x24
 8001ca2:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001ca6:	6803      	ldr	r3, [r0, #0]
 8001ca8:	681c      	ldr	r4, [r3, #0]
 8001caa:	f024 0401 	bic.w	r4, r4, #1
 8001cae:	601c      	str	r4, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001cb0:	681c      	ldr	r4, [r3, #0]
 8001cb2:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 8001cb6:	601c      	str	r4, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001cb8:	681c      	ldr	r4, [r3, #0]
 8001cba:	4321      	orrs	r1, r4
 8001cbc:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001cbe:	6819      	ldr	r1, [r3, #0]
 8001cc0:	f041 0101 	orr.w	r1, r1, #1
 8001cc4:	6019      	str	r1, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001cc6:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8001cc8:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001ccc:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8001cd4:	2002      	movs	r0, #2
  }
}
 8001cd6:	bd10      	pop	{r4, pc}

08001cd8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001cd8:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001cda:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 8001cde:	b2e4      	uxtb	r4, r4
 8001ce0:	2c20      	cmp	r4, #32
 8001ce2:	d11c      	bne.n	8001d1e <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ce4:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001ce8:	2b01      	cmp	r3, #1
 8001cea:	d018      	beq.n	8001d1e <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001cec:	2324      	movs	r3, #36	; 0x24
 8001cee:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001cf2:	6803      	ldr	r3, [r0, #0]
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	f022 0201 	bic.w	r2, r2, #1
 8001cfa:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001cfc:	681a      	ldr	r2, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001cfe:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001d02:	ea42 2101 	orr.w	r1, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001d06:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001d08:	681a      	ldr	r2, [r3, #0]
 8001d0a:	f042 0201 	orr.w	r2, r2, #1
 8001d0e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d10:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8001d12:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001d16:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8001d1e:	2002      	movs	r0, #2
  }
}
 8001d20:	bd10      	pop	{r4, pc}
	...

08001d24 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d24:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001d28:	4604      	mov	r4, r0
 8001d2a:	b918      	cbnz	r0, 8001d34 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8001d2c:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8001d2e:	b002      	add	sp, #8
 8001d30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d34:	6803      	ldr	r3, [r0, #0]
 8001d36:	07d8      	lsls	r0, r3, #31
 8001d38:	d410      	bmi.n	8001d5c <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d3a:	6823      	ldr	r3, [r4, #0]
 8001d3c:	0799      	lsls	r1, r3, #30
 8001d3e:	d45e      	bmi.n	8001dfe <HAL_RCC_OscConfig+0xda>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d40:	6823      	ldr	r3, [r4, #0]
 8001d42:	0719      	lsls	r1, r3, #28
 8001d44:	f100 80a3 	bmi.w	8001e8e <HAL_RCC_OscConfig+0x16a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d48:	6823      	ldr	r3, [r4, #0]
 8001d4a:	075a      	lsls	r2, r3, #29
 8001d4c:	f100 80c4 	bmi.w	8001ed8 <HAL_RCC_OscConfig+0x1b4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d50:	69a2      	ldr	r2, [r4, #24]
 8001d52:	2a00      	cmp	r2, #0
 8001d54:	f040 812e 	bne.w	8001fb4 <HAL_RCC_OscConfig+0x290>
  return HAL_OK;
 8001d58:	2000      	movs	r0, #0
 8001d5a:	e7e8      	b.n	8001d2e <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d5c:	4b93      	ldr	r3, [pc, #588]	; (8001fac <HAL_RCC_OscConfig+0x288>)
 8001d5e:	689a      	ldr	r2, [r3, #8]
 8001d60:	f002 020c 	and.w	r2, r2, #12
 8001d64:	2a04      	cmp	r2, #4
 8001d66:	d007      	beq.n	8001d78 <HAL_RCC_OscConfig+0x54>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d68:	689a      	ldr	r2, [r3, #8]
 8001d6a:	f002 020c 	and.w	r2, r2, #12
 8001d6e:	2a08      	cmp	r2, #8
 8001d70:	d10a      	bne.n	8001d88 <HAL_RCC_OscConfig+0x64>
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	025a      	lsls	r2, r3, #9
 8001d76:	d507      	bpl.n	8001d88 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d78:	4b8c      	ldr	r3, [pc, #560]	; (8001fac <HAL_RCC_OscConfig+0x288>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	039b      	lsls	r3, r3, #14
 8001d7e:	d5dc      	bpl.n	8001d3a <HAL_RCC_OscConfig+0x16>
 8001d80:	6863      	ldr	r3, [r4, #4]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d1d9      	bne.n	8001d3a <HAL_RCC_OscConfig+0x16>
 8001d86:	e7d1      	b.n	8001d2c <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d88:	6863      	ldr	r3, [r4, #4]
 8001d8a:	4d88      	ldr	r5, [pc, #544]	; (8001fac <HAL_RCC_OscConfig+0x288>)
 8001d8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d90:	d111      	bne.n	8001db6 <HAL_RCC_OscConfig+0x92>
 8001d92:	682b      	ldr	r3, [r5, #0]
 8001d94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d98:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001d9a:	f7ff f8ed 	bl	8000f78 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d9e:	4d83      	ldr	r5, [pc, #524]	; (8001fac <HAL_RCC_OscConfig+0x288>)
        tickstart = HAL_GetTick();
 8001da0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001da2:	682b      	ldr	r3, [r5, #0]
 8001da4:	039f      	lsls	r7, r3, #14
 8001da6:	d4c8      	bmi.n	8001d3a <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001da8:	f7ff f8e6 	bl	8000f78 <HAL_GetTick>
 8001dac:	1b80      	subs	r0, r0, r6
 8001dae:	2864      	cmp	r0, #100	; 0x64
 8001db0:	d9f7      	bls.n	8001da2 <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8001db2:	2003      	movs	r0, #3
 8001db4:	e7bb      	b.n	8001d2e <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001db6:	b99b      	cbnz	r3, 8001de0 <HAL_RCC_OscConfig+0xbc>
 8001db8:	682b      	ldr	r3, [r5, #0]
 8001dba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001dbe:	602b      	str	r3, [r5, #0]
 8001dc0:	682b      	ldr	r3, [r5, #0]
 8001dc2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001dc6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001dc8:	f7ff f8d6 	bl	8000f78 <HAL_GetTick>
 8001dcc:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001dce:	682b      	ldr	r3, [r5, #0]
 8001dd0:	0398      	lsls	r0, r3, #14
 8001dd2:	d5b2      	bpl.n	8001d3a <HAL_RCC_OscConfig+0x16>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001dd4:	f7ff f8d0 	bl	8000f78 <HAL_GetTick>
 8001dd8:	1b80      	subs	r0, r0, r6
 8001dda:	2864      	cmp	r0, #100	; 0x64
 8001ddc:	d9f7      	bls.n	8001dce <HAL_RCC_OscConfig+0xaa>
 8001dde:	e7e8      	b.n	8001db2 <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001de0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001de4:	682b      	ldr	r3, [r5, #0]
 8001de6:	d103      	bne.n	8001df0 <HAL_RCC_OscConfig+0xcc>
 8001de8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001dec:	602b      	str	r3, [r5, #0]
 8001dee:	e7d0      	b.n	8001d92 <HAL_RCC_OscConfig+0x6e>
 8001df0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001df4:	602b      	str	r3, [r5, #0]
 8001df6:	682b      	ldr	r3, [r5, #0]
 8001df8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001dfc:	e7cc      	b.n	8001d98 <HAL_RCC_OscConfig+0x74>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001dfe:	4b6b      	ldr	r3, [pc, #428]	; (8001fac <HAL_RCC_OscConfig+0x288>)
 8001e00:	689a      	ldr	r2, [r3, #8]
 8001e02:	f012 0f0c 	tst.w	r2, #12
 8001e06:	d007      	beq.n	8001e18 <HAL_RCC_OscConfig+0xf4>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e08:	689a      	ldr	r2, [r3, #8]
 8001e0a:	f002 020c 	and.w	r2, r2, #12
 8001e0e:	2a08      	cmp	r2, #8
 8001e10:	d111      	bne.n	8001e36 <HAL_RCC_OscConfig+0x112>
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	0259      	lsls	r1, r3, #9
 8001e16:	d40e      	bmi.n	8001e36 <HAL_RCC_OscConfig+0x112>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e18:	4b64      	ldr	r3, [pc, #400]	; (8001fac <HAL_RCC_OscConfig+0x288>)
 8001e1a:	681a      	ldr	r2, [r3, #0]
 8001e1c:	0792      	lsls	r2, r2, #30
 8001e1e:	d502      	bpl.n	8001e26 <HAL_RCC_OscConfig+0x102>
 8001e20:	68e2      	ldr	r2, [r4, #12]
 8001e22:	2a01      	cmp	r2, #1
 8001e24:	d182      	bne.n	8001d2c <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e26:	681a      	ldr	r2, [r3, #0]
 8001e28:	6921      	ldr	r1, [r4, #16]
 8001e2a:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001e2e:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8001e32:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e34:	e784      	b.n	8001d40 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001e36:	68e3      	ldr	r3, [r4, #12]
 8001e38:	4d5c      	ldr	r5, [pc, #368]	; (8001fac <HAL_RCC_OscConfig+0x288>)
 8001e3a:	b1bb      	cbz	r3, 8001e6c <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_HSI_ENABLE();
 8001e3c:	682b      	ldr	r3, [r5, #0]
 8001e3e:	f043 0301 	orr.w	r3, r3, #1
 8001e42:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001e44:	f7ff f898 	bl	8000f78 <HAL_GetTick>
 8001e48:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e4a:	682b      	ldr	r3, [r5, #0]
 8001e4c:	079f      	lsls	r7, r3, #30
 8001e4e:	d507      	bpl.n	8001e60 <HAL_RCC_OscConfig+0x13c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e50:	682b      	ldr	r3, [r5, #0]
 8001e52:	6922      	ldr	r2, [r4, #16]
 8001e54:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001e58:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001e5c:	602b      	str	r3, [r5, #0]
 8001e5e:	e76f      	b.n	8001d40 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e60:	f7ff f88a 	bl	8000f78 <HAL_GetTick>
 8001e64:	1b80      	subs	r0, r0, r6
 8001e66:	2802      	cmp	r0, #2
 8001e68:	d9ef      	bls.n	8001e4a <HAL_RCC_OscConfig+0x126>
 8001e6a:	e7a2      	b.n	8001db2 <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 8001e6c:	682b      	ldr	r3, [r5, #0]
 8001e6e:	f023 0301 	bic.w	r3, r3, #1
 8001e72:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001e74:	f7ff f880 	bl	8000f78 <HAL_GetTick>
 8001e78:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e7a:	682b      	ldr	r3, [r5, #0]
 8001e7c:	0798      	lsls	r0, r3, #30
 8001e7e:	f57f af5f 	bpl.w	8001d40 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e82:	f7ff f879 	bl	8000f78 <HAL_GetTick>
 8001e86:	1b80      	subs	r0, r0, r6
 8001e88:	2802      	cmp	r0, #2
 8001e8a:	d9f6      	bls.n	8001e7a <HAL_RCC_OscConfig+0x156>
 8001e8c:	e791      	b.n	8001db2 <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001e8e:	6963      	ldr	r3, [r4, #20]
 8001e90:	4d46      	ldr	r5, [pc, #280]	; (8001fac <HAL_RCC_OscConfig+0x288>)
 8001e92:	b183      	cbz	r3, 8001eb6 <HAL_RCC_OscConfig+0x192>
      __HAL_RCC_LSI_ENABLE();
 8001e94:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001e96:	f043 0301 	orr.w	r3, r3, #1
 8001e9a:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 8001e9c:	f7ff f86c 	bl	8000f78 <HAL_GetTick>
 8001ea0:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ea2:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001ea4:	079b      	lsls	r3, r3, #30
 8001ea6:	f53f af4f 	bmi.w	8001d48 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001eaa:	f7ff f865 	bl	8000f78 <HAL_GetTick>
 8001eae:	1b80      	subs	r0, r0, r6
 8001eb0:	2802      	cmp	r0, #2
 8001eb2:	d9f6      	bls.n	8001ea2 <HAL_RCC_OscConfig+0x17e>
 8001eb4:	e77d      	b.n	8001db2 <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8001eb6:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001eb8:	f023 0301 	bic.w	r3, r3, #1
 8001ebc:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 8001ebe:	f7ff f85b 	bl	8000f78 <HAL_GetTick>
 8001ec2:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ec4:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001ec6:	079f      	lsls	r7, r3, #30
 8001ec8:	f57f af3e 	bpl.w	8001d48 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ecc:	f7ff f854 	bl	8000f78 <HAL_GetTick>
 8001ed0:	1b80      	subs	r0, r0, r6
 8001ed2:	2802      	cmp	r0, #2
 8001ed4:	d9f6      	bls.n	8001ec4 <HAL_RCC_OscConfig+0x1a0>
 8001ed6:	e76c      	b.n	8001db2 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ed8:	4b34      	ldr	r3, [pc, #208]	; (8001fac <HAL_RCC_OscConfig+0x288>)
 8001eda:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001edc:	00d0      	lsls	r0, r2, #3
 8001ede:	d427      	bmi.n	8001f30 <HAL_RCC_OscConfig+0x20c>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ee0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
      pwrclkchanged = SET;
 8001ee2:	2601      	movs	r6, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ee4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001ee8:	641a      	str	r2, [r3, #64]	; 0x40
 8001eea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ef0:	9301      	str	r3, [sp, #4]
 8001ef2:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ef4:	4d2e      	ldr	r5, [pc, #184]	; (8001fb0 <HAL_RCC_OscConfig+0x28c>)
 8001ef6:	682b      	ldr	r3, [r5, #0]
 8001ef8:	05d9      	lsls	r1, r3, #23
 8001efa:	d51b      	bpl.n	8001f34 <HAL_RCC_OscConfig+0x210>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001efc:	68a3      	ldr	r3, [r4, #8]
 8001efe:	4d2b      	ldr	r5, [pc, #172]	; (8001fac <HAL_RCC_OscConfig+0x288>)
 8001f00:	2b01      	cmp	r3, #1
 8001f02:	d127      	bne.n	8001f54 <HAL_RCC_OscConfig+0x230>
 8001f04:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001f06:	f043 0301 	orr.w	r3, r3, #1
 8001f0a:	672b      	str	r3, [r5, #112]	; 0x70
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f0c:	f241 3588 	movw	r5, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001f10:	f7ff f832 	bl	8000f78 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f14:	4f25      	ldr	r7, [pc, #148]	; (8001fac <HAL_RCC_OscConfig+0x288>)
      tickstart = HAL_GetTick();
 8001f16:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f18:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001f1a:	079b      	lsls	r3, r3, #30
 8001f1c:	d53f      	bpl.n	8001f9e <HAL_RCC_OscConfig+0x27a>
    if(pwrclkchanged == SET)
 8001f1e:	2e00      	cmp	r6, #0
 8001f20:	f43f af16 	beq.w	8001d50 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f24:	4a21      	ldr	r2, [pc, #132]	; (8001fac <HAL_RCC_OscConfig+0x288>)
 8001f26:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001f28:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f2c:	6413      	str	r3, [r2, #64]	; 0x40
 8001f2e:	e70f      	b.n	8001d50 <HAL_RCC_OscConfig+0x2c>
  FlagStatus pwrclkchanged = RESET;
 8001f30:	2600      	movs	r6, #0
 8001f32:	e7df      	b.n	8001ef4 <HAL_RCC_OscConfig+0x1d0>
      PWR->CR1 |= PWR_CR1_DBP;
 8001f34:	682b      	ldr	r3, [r5, #0]
 8001f36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f3a:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8001f3c:	f7ff f81c 	bl	8000f78 <HAL_GetTick>
 8001f40:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f42:	682b      	ldr	r3, [r5, #0]
 8001f44:	05da      	lsls	r2, r3, #23
 8001f46:	d4d9      	bmi.n	8001efc <HAL_RCC_OscConfig+0x1d8>
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001f48:	f7ff f816 	bl	8000f78 <HAL_GetTick>
 8001f4c:	1bc0      	subs	r0, r0, r7
 8001f4e:	2864      	cmp	r0, #100	; 0x64
 8001f50:	d9f7      	bls.n	8001f42 <HAL_RCC_OscConfig+0x21e>
 8001f52:	e72e      	b.n	8001db2 <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f54:	b9ab      	cbnz	r3, 8001f82 <HAL_RCC_OscConfig+0x25e>
 8001f56:	6f2b      	ldr	r3, [r5, #112]	; 0x70
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f58:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f5c:	f023 0301 	bic.w	r3, r3, #1
 8001f60:	672b      	str	r3, [r5, #112]	; 0x70
 8001f62:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001f64:	f023 0304 	bic.w	r3, r3, #4
 8001f68:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8001f6a:	f7ff f805 	bl	8000f78 <HAL_GetTick>
 8001f6e:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f70:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001f72:	0798      	lsls	r0, r3, #30
 8001f74:	d5d3      	bpl.n	8001f1e <HAL_RCC_OscConfig+0x1fa>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f76:	f7fe ffff 	bl	8000f78 <HAL_GetTick>
 8001f7a:	1bc0      	subs	r0, r0, r7
 8001f7c:	4540      	cmp	r0, r8
 8001f7e:	d9f7      	bls.n	8001f70 <HAL_RCC_OscConfig+0x24c>
 8001f80:	e717      	b.n	8001db2 <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f82:	2b05      	cmp	r3, #5
 8001f84:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001f86:	d103      	bne.n	8001f90 <HAL_RCC_OscConfig+0x26c>
 8001f88:	f043 0304 	orr.w	r3, r3, #4
 8001f8c:	672b      	str	r3, [r5, #112]	; 0x70
 8001f8e:	e7b9      	b.n	8001f04 <HAL_RCC_OscConfig+0x1e0>
 8001f90:	f023 0301 	bic.w	r3, r3, #1
 8001f94:	672b      	str	r3, [r5, #112]	; 0x70
 8001f96:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001f98:	f023 0304 	bic.w	r3, r3, #4
 8001f9c:	e7b5      	b.n	8001f0a <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f9e:	f7fe ffeb 	bl	8000f78 <HAL_GetTick>
 8001fa2:	eba0 0008 	sub.w	r0, r0, r8
 8001fa6:	42a8      	cmp	r0, r5
 8001fa8:	d9b6      	bls.n	8001f18 <HAL_RCC_OscConfig+0x1f4>
 8001faa:	e702      	b.n	8001db2 <HAL_RCC_OscConfig+0x8e>
 8001fac:	40023800 	.word	0x40023800
 8001fb0:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001fb4:	4d24      	ldr	r5, [pc, #144]	; (8002048 <HAL_RCC_OscConfig+0x324>)
 8001fb6:	68ab      	ldr	r3, [r5, #8]
 8001fb8:	f003 030c 	and.w	r3, r3, #12
 8001fbc:	2b08      	cmp	r3, #8
 8001fbe:	f43f aeb5 	beq.w	8001d2c <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_PLL_DISABLE();
 8001fc2:	682b      	ldr	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001fc4:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001fc6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001fca:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001fcc:	d12e      	bne.n	800202c <HAL_RCC_OscConfig+0x308>
        tickstart = HAL_GetTick();
 8001fce:	f7fe ffd3 	bl	8000f78 <HAL_GetTick>
 8001fd2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fd4:	682b      	ldr	r3, [r5, #0]
 8001fd6:	0199      	lsls	r1, r3, #6
 8001fd8:	d422      	bmi.n	8002020 <HAL_RCC_OscConfig+0x2fc>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001fda:	6a22      	ldr	r2, [r4, #32]
 8001fdc:	69e3      	ldr	r3, [r4, #28]
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001fe2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001fe6:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001fea:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001fec:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001ff0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ff2:	4c15      	ldr	r4, [pc, #84]	; (8002048 <HAL_RCC_OscConfig+0x324>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ff4:	0852      	lsrs	r2, r2, #1
 8001ff6:	3a01      	subs	r2, #1
 8001ff8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001ffc:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001ffe:	682b      	ldr	r3, [r5, #0]
 8002000:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002004:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002006:	f7fe ffb7 	bl	8000f78 <HAL_GetTick>
 800200a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800200c:	6823      	ldr	r3, [r4, #0]
 800200e:	019a      	lsls	r2, r3, #6
 8002010:	f53f aea2 	bmi.w	8001d58 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002014:	f7fe ffb0 	bl	8000f78 <HAL_GetTick>
 8002018:	1b40      	subs	r0, r0, r5
 800201a:	2802      	cmp	r0, #2
 800201c:	d9f6      	bls.n	800200c <HAL_RCC_OscConfig+0x2e8>
 800201e:	e6c8      	b.n	8001db2 <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002020:	f7fe ffaa 	bl	8000f78 <HAL_GetTick>
 8002024:	1b80      	subs	r0, r0, r6
 8002026:	2802      	cmp	r0, #2
 8002028:	d9d4      	bls.n	8001fd4 <HAL_RCC_OscConfig+0x2b0>
 800202a:	e6c2      	b.n	8001db2 <HAL_RCC_OscConfig+0x8e>
        tickstart = HAL_GetTick();
 800202c:	f7fe ffa4 	bl	8000f78 <HAL_GetTick>
 8002030:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002032:	682b      	ldr	r3, [r5, #0]
 8002034:	019b      	lsls	r3, r3, #6
 8002036:	f57f ae8f 	bpl.w	8001d58 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800203a:	f7fe ff9d 	bl	8000f78 <HAL_GetTick>
 800203e:	1b00      	subs	r0, r0, r4
 8002040:	2802      	cmp	r0, #2
 8002042:	d9f6      	bls.n	8002032 <HAL_RCC_OscConfig+0x30e>
 8002044:	e6b5      	b.n	8001db2 <HAL_RCC_OscConfig+0x8e>
 8002046:	bf00      	nop
 8002048:	40023800 	.word	0x40023800

0800204c <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800204c:	4913      	ldr	r1, [pc, #76]	; (800209c <HAL_RCC_GetSysClockFreq+0x50>)
{
 800204e:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002050:	688b      	ldr	r3, [r1, #8]
 8002052:	f003 030c 	and.w	r3, r3, #12
 8002056:	2b04      	cmp	r3, #4
 8002058:	d003      	beq.n	8002062 <HAL_RCC_GetSysClockFreq+0x16>
 800205a:	2b08      	cmp	r3, #8
 800205c:	d003      	beq.n	8002066 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800205e:	4810      	ldr	r0, [pc, #64]	; (80020a0 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002060:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8002062:	4810      	ldr	r0, [pc, #64]	; (80020a4 <HAL_RCC_GetSysClockFreq+0x58>)
 8002064:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002066:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002068:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800206a:	6849      	ldr	r1, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800206c:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002070:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002074:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002078:	bf1a      	itte	ne
 800207a:	480a      	ldrne	r0, [pc, #40]	; (80020a4 <HAL_RCC_GetSysClockFreq+0x58>)
 800207c:	2300      	movne	r3, #0
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800207e:	4808      	ldreq	r0, [pc, #32]	; (80020a0 <HAL_RCC_GetSysClockFreq+0x54>)
 8002080:	fba1 0100 	umull	r0, r1, r1, r0
 8002084:	f7fe fdb4 	bl	8000bf0 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 8002088:	4b04      	ldr	r3, [pc, #16]	; (800209c <HAL_RCC_GetSysClockFreq+0x50>)
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8002090:	3301      	adds	r3, #1
 8002092:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8002094:	fbb0 f0f3 	udiv	r0, r0, r3
 8002098:	bd08      	pop	{r3, pc}
 800209a:	bf00      	nop
 800209c:	40023800 	.word	0x40023800
 80020a0:	00f42400 	.word	0x00f42400
 80020a4:	017d7840 	.word	0x017d7840

080020a8 <HAL_RCC_ClockConfig>:
{
 80020a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80020ac:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 80020ae:	4604      	mov	r4, r0
 80020b0:	b910      	cbnz	r0, 80020b8 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80020b2:	2001      	movs	r0, #1
 80020b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80020b8:	4a46      	ldr	r2, [pc, #280]	; (80021d4 <HAL_RCC_ClockConfig+0x12c>)
 80020ba:	6813      	ldr	r3, [r2, #0]
 80020bc:	f003 030f 	and.w	r3, r3, #15
 80020c0:	428b      	cmp	r3, r1
 80020c2:	d328      	bcc.n	8002116 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020c4:	6821      	ldr	r1, [r4, #0]
 80020c6:	078f      	lsls	r7, r1, #30
 80020c8:	d430      	bmi.n	800212c <HAL_RCC_ClockConfig+0x84>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020ca:	07c8      	lsls	r0, r1, #31
 80020cc:	d443      	bmi.n	8002156 <HAL_RCC_ClockConfig+0xae>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80020ce:	4a41      	ldr	r2, [pc, #260]	; (80021d4 <HAL_RCC_ClockConfig+0x12c>)
 80020d0:	6813      	ldr	r3, [r2, #0]
 80020d2:	f003 030f 	and.w	r3, r3, #15
 80020d6:	429d      	cmp	r5, r3
 80020d8:	d367      	bcc.n	80021aa <HAL_RCC_ClockConfig+0x102>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020da:	6822      	ldr	r2, [r4, #0]
 80020dc:	0751      	lsls	r1, r2, #29
 80020de:	d470      	bmi.n	80021c2 <HAL_RCC_ClockConfig+0x11a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020e0:	0713      	lsls	r3, r2, #28
 80020e2:	d507      	bpl.n	80020f4 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80020e4:	4a3c      	ldr	r2, [pc, #240]	; (80021d8 <HAL_RCC_ClockConfig+0x130>)
 80020e6:	6921      	ldr	r1, [r4, #16]
 80020e8:	6893      	ldr	r3, [r2, #8]
 80020ea:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80020ee:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80020f2:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80020f4:	f7ff ffaa 	bl	800204c <HAL_RCC_GetSysClockFreq>
 80020f8:	4b37      	ldr	r3, [pc, #220]	; (80021d8 <HAL_RCC_ClockConfig+0x130>)
 80020fa:	4a38      	ldr	r2, [pc, #224]	; (80021dc <HAL_RCC_ClockConfig+0x134>)
 80020fc:	689b      	ldr	r3, [r3, #8]
 80020fe:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002102:	5cd3      	ldrb	r3, [r2, r3]
 8002104:	40d8      	lsrs	r0, r3
 8002106:	4b36      	ldr	r3, [pc, #216]	; (80021e0 <HAL_RCC_ClockConfig+0x138>)
 8002108:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800210a:	2000      	movs	r0, #0
 800210c:	f7fe fef8 	bl	8000f00 <HAL_InitTick>
  return HAL_OK;
 8002110:	2000      	movs	r0, #0
 8002112:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002116:	6813      	ldr	r3, [r2, #0]
 8002118:	f023 030f 	bic.w	r3, r3, #15
 800211c:	430b      	orrs	r3, r1
 800211e:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002120:	6813      	ldr	r3, [r2, #0]
 8002122:	f003 030f 	and.w	r3, r3, #15
 8002126:	4299      	cmp	r1, r3
 8002128:	d1c3      	bne.n	80020b2 <HAL_RCC_ClockConfig+0xa>
 800212a:	e7cb      	b.n	80020c4 <HAL_RCC_ClockConfig+0x1c>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800212c:	f011 0f04 	tst.w	r1, #4
 8002130:	4b29      	ldr	r3, [pc, #164]	; (80021d8 <HAL_RCC_ClockConfig+0x130>)
 8002132:	d003      	beq.n	800213c <HAL_RCC_ClockConfig+0x94>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002134:	689a      	ldr	r2, [r3, #8]
 8002136:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 800213a:	609a      	str	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800213c:	070e      	lsls	r6, r1, #28
 800213e:	d503      	bpl.n	8002148 <HAL_RCC_ClockConfig+0xa0>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002140:	689a      	ldr	r2, [r3, #8]
 8002142:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 8002146:	609a      	str	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002148:	689a      	ldr	r2, [r3, #8]
 800214a:	68a0      	ldr	r0, [r4, #8]
 800214c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002150:	4302      	orrs	r2, r0
 8002152:	609a      	str	r2, [r3, #8]
 8002154:	e7b9      	b.n	80020ca <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002156:	6861      	ldr	r1, [r4, #4]
 8002158:	4b1f      	ldr	r3, [pc, #124]	; (80021d8 <HAL_RCC_ClockConfig+0x130>)
 800215a:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800215c:	681a      	ldr	r2, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800215e:	d11c      	bne.n	800219a <HAL_RCC_ClockConfig+0xf2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002160:	f412 3f00 	tst.w	r2, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002164:	d0a5      	beq.n	80020b2 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002166:	689a      	ldr	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002168:	f241 3888 	movw	r8, #5000	; 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800216c:	4e1a      	ldr	r6, [pc, #104]	; (80021d8 <HAL_RCC_ClockConfig+0x130>)
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800216e:	f022 0203 	bic.w	r2, r2, #3
 8002172:	430a      	orrs	r2, r1
 8002174:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8002176:	f7fe feff 	bl	8000f78 <HAL_GetTick>
 800217a:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800217c:	68b3      	ldr	r3, [r6, #8]
 800217e:	6862      	ldr	r2, [r4, #4]
 8002180:	f003 030c 	and.w	r3, r3, #12
 8002184:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002188:	d0a1      	beq.n	80020ce <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800218a:	f7fe fef5 	bl	8000f78 <HAL_GetTick>
 800218e:	1bc0      	subs	r0, r0, r7
 8002190:	4540      	cmp	r0, r8
 8002192:	d9f3      	bls.n	800217c <HAL_RCC_ClockConfig+0xd4>
        return HAL_TIMEOUT;
 8002194:	2003      	movs	r0, #3
}
 8002196:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800219a:	2902      	cmp	r1, #2
 800219c:	d102      	bne.n	80021a4 <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800219e:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 80021a2:	e7df      	b.n	8002164 <HAL_RCC_ClockConfig+0xbc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021a4:	f012 0f02 	tst.w	r2, #2
 80021a8:	e7dc      	b.n	8002164 <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021aa:	6813      	ldr	r3, [r2, #0]
 80021ac:	f023 030f 	bic.w	r3, r3, #15
 80021b0:	432b      	orrs	r3, r5
 80021b2:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021b4:	6813      	ldr	r3, [r2, #0]
 80021b6:	f003 030f 	and.w	r3, r3, #15
 80021ba:	429d      	cmp	r5, r3
 80021bc:	f47f af79 	bne.w	80020b2 <HAL_RCC_ClockConfig+0xa>
 80021c0:	e78b      	b.n	80020da <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021c2:	4905      	ldr	r1, [pc, #20]	; (80021d8 <HAL_RCC_ClockConfig+0x130>)
 80021c4:	68e0      	ldr	r0, [r4, #12]
 80021c6:	688b      	ldr	r3, [r1, #8]
 80021c8:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 80021cc:	4303      	orrs	r3, r0
 80021ce:	608b      	str	r3, [r1, #8]
 80021d0:	e786      	b.n	80020e0 <HAL_RCC_ClockConfig+0x38>
 80021d2:	bf00      	nop
 80021d4:	40023c00 	.word	0x40023c00
 80021d8:	40023800 	.word	0x40023800
 80021dc:	08006552 	.word	0x08006552
 80021e0:	2000001c 	.word	0x2000001c

080021e4 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 80021e4:	4b01      	ldr	r3, [pc, #4]	; (80021ec <HAL_RCC_GetHCLKFreq+0x8>)
 80021e6:	6818      	ldr	r0, [r3, #0]
 80021e8:	4770      	bx	lr
 80021ea:	bf00      	nop
 80021ec:	2000001c 	.word	0x2000001c

080021f0 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80021f0:	4b04      	ldr	r3, [pc, #16]	; (8002204 <HAL_RCC_GetPCLK1Freq+0x14>)
 80021f2:	4a05      	ldr	r2, [pc, #20]	; (8002208 <HAL_RCC_GetPCLK1Freq+0x18>)
 80021f4:	689b      	ldr	r3, [r3, #8]
 80021f6:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80021fa:	5cd3      	ldrb	r3, [r2, r3]
 80021fc:	4a03      	ldr	r2, [pc, #12]	; (800220c <HAL_RCC_GetPCLK1Freq+0x1c>)
 80021fe:	6810      	ldr	r0, [r2, #0]
}
 8002200:	40d8      	lsrs	r0, r3
 8002202:	4770      	bx	lr
 8002204:	40023800 	.word	0x40023800
 8002208:	08006562 	.word	0x08006562
 800220c:	2000001c 	.word	0x2000001c

08002210 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002210:	4b04      	ldr	r3, [pc, #16]	; (8002224 <HAL_RCC_GetPCLK2Freq+0x14>)
 8002212:	4a05      	ldr	r2, [pc, #20]	; (8002228 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002214:	689b      	ldr	r3, [r3, #8]
 8002216:	f3c3 3342 	ubfx	r3, r3, #13, #3
 800221a:	5cd3      	ldrb	r3, [r2, r3]
 800221c:	4a03      	ldr	r2, [pc, #12]	; (800222c <HAL_RCC_GetPCLK2Freq+0x1c>)
 800221e:	6810      	ldr	r0, [r2, #0]
}
 8002220:	40d8      	lsrs	r0, r3
 8002222:	4770      	bx	lr
 8002224:	40023800 	.word	0x40023800
 8002228:	08006562 	.word	0x08006562
 800222c:	2000001c 	.word	0x2000001c

08002230 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002230:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002234:	6802      	ldr	r2, [r0, #0]
{
 8002236:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002238:	f012 0601 	ands.w	r6, r2, #1
 800223c:	d00b      	beq.n	8002256 <HAL_RCCEx_PeriphCLKConfig+0x26>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800223e:	4bb8      	ldr	r3, [pc, #736]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002240:	6899      	ldr	r1, [r3, #8]
 8002242:	f421 0100 	bic.w	r1, r1, #8388608	; 0x800000
 8002246:	6099      	str	r1, [r3, #8]
 8002248:	6ac6      	ldr	r6, [r0, #44]	; 0x2c
 800224a:	6899      	ldr	r1, [r3, #8]
 800224c:	4331      	orrs	r1, r6
    
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800224e:	fab6 f686 	clz	r6, r6
 8002252:	0976      	lsrs	r6, r6, #5
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002254:	6099      	str	r1, [r3, #8]
      plli2sused = 1; 
    }
  }
  
  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002256:	f412 2500 	ands.w	r5, r2, #524288	; 0x80000
 800225a:	d012      	beq.n	8002282 <HAL_RCCEx_PeriphCLKConfig+0x52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
    
    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800225c:	49b0      	ldr	r1, [pc, #704]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800225e:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8002260:	f8d1 308c 	ldr.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002264:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002268:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
    {
      plli2sused = 1; 
 800226c:	bf08      	it	eq
 800226e:	2601      	moveq	r6, #1
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002270:	ea43 0305 	orr.w	r3, r3, r5
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002274:	bf16      	itet	ne
 8002276:	fab5 f585 	clzne	r5, r5
  uint32_t pllsaiused = 0;
 800227a:	2500      	moveq	r5, #0
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800227c:	096d      	lsrne	r5, r5, #5
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800227e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
      pllsaiused = 1; 
    }
  }
  
  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002282:	02d7      	lsls	r7, r2, #11
 8002284:	d510      	bpl.n	80022a8 <HAL_RCCEx_PeriphCLKConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
    
    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002286:	48a6      	ldr	r0, [pc, #664]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002288:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800228a:	f8d0 308c 	ldr.w	r3, [r0, #140]	; 0x8c
    
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800228e:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002292:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002296:	ea43 0301 	orr.w	r3, r3, r1
 800229a:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800229e:	f000 814c 	beq.w	800253a <HAL_RCCEx_PeriphCLKConfig+0x30a>
      plli2sused = 1; 
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1; 
 80022a2:	2900      	cmp	r1, #0
 80022a4:	bf08      	it	eq
 80022a6:	2501      	moveq	r5, #1
    }
  }
  
  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80022a8:	0690      	lsls	r0, r2, #26
 80022aa:	d531      	bpl.n	8002310 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80022ac:	4b9c      	ldr	r3, [pc, #624]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
    
    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80022ae:	4f9d      	ldr	r7, [pc, #628]	; (8002524 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
    __HAL_RCC_PWR_CLK_ENABLE();
 80022b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80022b2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80022b6:	641a      	str	r2, [r3, #64]	; 0x40
 80022b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022be:	9301      	str	r3, [sp, #4]
 80022c0:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022c8:	603b      	str	r3, [r7, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80022ca:	f7fe fe55 	bl	8000f78 <HAL_GetTick>
 80022ce:	4680      	mov	r8, r0
    
    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	05d9      	lsls	r1, r3, #23
 80022d4:	f140 8133 	bpl.w	800253e <HAL_RCCEx_PeriphCLKConfig+0x30e>
        return HAL_TIMEOUT;
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80022d8:	4f91      	ldr	r7, [pc, #580]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80022da:	6f3b      	ldr	r3, [r7, #112]	; 0x70

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80022dc:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80022e0:	f040 8138 	bne.w	8002554 <HAL_RCCEx_PeriphCLKConfig+0x324>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80022e4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80022e6:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80022ea:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 80022ee:	4a8c      	ldr	r2, [pc, #560]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80022f0:	f040 8156 	bne.w	80025a0 <HAL_RCCEx_PeriphCLKConfig+0x370>
 80022f4:	6891      	ldr	r1, [r2, #8]
 80022f6:	f023 4070 	bic.w	r0, r3, #4026531840	; 0xf0000000
 80022fa:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 80022fe:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 8002302:	4301      	orrs	r1, r0
 8002304:	6091      	str	r1, [r2, #8]
 8002306:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800230a:	6f11      	ldr	r1, [r2, #112]	; 0x70
 800230c:	430b      	orrs	r3, r1
 800230e:	6713      	str	r3, [r2, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002310:	6823      	ldr	r3, [r4, #0]
 8002312:	06df      	lsls	r7, r3, #27
 8002314:	d50c      	bpl.n	8002330 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
    
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002316:	4a82      	ldr	r2, [pc, #520]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002318:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 800231c:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 8002320:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
 8002324:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 8002328:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800232a:	4301      	orrs	r1, r0
 800232c:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
  }
  
  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002330:	0458      	lsls	r0, r3, #17
 8002332:	d508      	bpl.n	8002346 <HAL_RCCEx_PeriphCLKConfig+0x116>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002334:	497a      	ldr	r1, [pc, #488]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002336:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8002338:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800233c:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8002340:	4302      	orrs	r2, r0
 8002342:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }
  
  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002346:	0419      	lsls	r1, r3, #16
 8002348:	d508      	bpl.n	800235c <HAL_RCCEx_PeriphCLKConfig+0x12c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800234a:	4975      	ldr	r1, [pc, #468]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800234c:	6e20      	ldr	r0, [r4, #96]	; 0x60
 800234e:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8002352:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8002356:	4302      	orrs	r2, r0
 8002358:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }
  
  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800235c:	03da      	lsls	r2, r3, #15
 800235e:	d508      	bpl.n	8002372 <HAL_RCCEx_PeriphCLKConfig+0x142>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002360:	496f      	ldr	r1, [pc, #444]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002362:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8002364:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8002368:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800236c:	4302      	orrs	r2, r0
 800236e:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002372:	065f      	lsls	r7, r3, #25
 8002374:	d508      	bpl.n	8002388 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002376:	496a      	ldr	r1, [pc, #424]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002378:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800237a:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800237e:	f022 0203 	bic.w	r2, r2, #3
 8002382:	4302      	orrs	r2, r0
 8002384:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002388:	0618      	lsls	r0, r3, #24
 800238a:	d508      	bpl.n	800239e <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800238c:	4964      	ldr	r1, [pc, #400]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800238e:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8002390:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8002394:	f022 020c 	bic.w	r2, r2, #12
 8002398:	4302      	orrs	r2, r0
 800239a:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800239e:	05d9      	lsls	r1, r3, #23
 80023a0:	d508      	bpl.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80023a2:	495f      	ldr	r1, [pc, #380]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80023a4:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80023a6:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80023aa:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80023ae:	4302      	orrs	r2, r0
 80023b0:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80023b4:	059a      	lsls	r2, r3, #22
 80023b6:	d508      	bpl.n	80023ca <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80023b8:	4959      	ldr	r1, [pc, #356]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80023ba:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80023bc:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80023c0:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80023c4:	4302      	orrs	r2, r0
 80023c6:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80023ca:	055f      	lsls	r7, r3, #21
 80023cc:	d508      	bpl.n	80023e0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80023ce:	4954      	ldr	r1, [pc, #336]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80023d0:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80023d2:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80023d6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80023da:	4302      	orrs	r2, r0
 80023dc:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80023e0:	0518      	lsls	r0, r3, #20
 80023e2:	d508      	bpl.n	80023f6 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
    
    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80023e4:	494e      	ldr	r1, [pc, #312]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80023e6:	6d20      	ldr	r0, [r4, #80]	; 0x50
 80023e8:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80023ec:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80023f0:	4302      	orrs	r2, r0
 80023f2:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80023f6:	04d9      	lsls	r1, r3, #19
 80023f8:	d508      	bpl.n	800240c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
    
    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80023fa:	4949      	ldr	r1, [pc, #292]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80023fc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80023fe:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8002402:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002406:	4302      	orrs	r2, r0
 8002408:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800240c:	049a      	lsls	r2, r3, #18
 800240e:	d508      	bpl.n	8002422 <HAL_RCCEx_PeriphCLKConfig+0x1f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
    
    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002410:	4943      	ldr	r1, [pc, #268]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002412:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002414:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8002418:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800241c:	4302      	orrs	r2, r0
 800241e:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }
  
  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002422:	029f      	lsls	r7, r3, #10
 8002424:	d50c      	bpl.n	8002440 <HAL_RCCEx_PeriphCLKConfig+0x210>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
    
    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002426:	483e      	ldr	r0, [pc, #248]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002428:	6f61      	ldr	r1, [r4, #116]	; 0x74
 800242a:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1; 
 800242e:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002432:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000
      pllsaiused = 1; 
 8002436:	bf08      	it	eq
 8002438:	2501      	moveq	r5, #1
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800243a:	430a      	orrs	r2, r1
 800243c:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
    }
  }
  
  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002440:	0358      	lsls	r0, r3, #13
 8002442:	d508      	bpl.n	8002456 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    
    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002444:	4936      	ldr	r1, [pc, #216]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002446:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8002448:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800244c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002450:	4302      	orrs	r2, r0
 8002452:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
   }
  
  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002456:	0219      	lsls	r1, r3, #8
 8002458:	d508      	bpl.n	800246c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    
    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800245a:	4931      	ldr	r1, [pc, #196]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800245c:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 800245e:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8002462:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8002466:	4302      	orrs	r2, r0
 8002468:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }
   
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800246c:	015a      	lsls	r2, r3, #5
 800246e:	d508      	bpl.n	8002482 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));
    
    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8002470:	492b      	ldr	r1, [pc, #172]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002472:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8002474:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8002478:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 800247c:	4302      	orrs	r2, r0
 800247e:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }
  
  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8002482:	2e00      	cmp	r6, #0
 8002484:	f040 8090 	bne.w	80025a8 <HAL_RCCEx_PeriphCLKConfig+0x378>
 8002488:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800248c:	f000 808c 	beq.w	80025a8 <HAL_RCCEx_PeriphCLKConfig+0x378>
    }
  } 
  
  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002490:	2d01      	cmp	r5, #1
 8002492:	d150      	bne.n	8002536 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE(); 
 8002494:	4d22      	ldr	r5, [pc, #136]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002496:	682b      	ldr	r3, [r5, #0]
 8002498:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800249c:	602b      	str	r3, [r5, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800249e:	f7fe fd6b 	bl	8000f78 <HAL_GetTick>
 80024a2:	4606      	mov	r6, r0

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80024a4:	682b      	ldr	r3, [r5, #0]
 80024a6:	009f      	lsls	r7, r3, #2
 80024a8:	f100 80e1 	bmi.w	800266e <HAL_RCCEx_PeriphCLKConfig+0x43e>
    
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
    
    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/  
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80024ac:	6820      	ldr	r0, [r4, #0]
 80024ae:	0305      	lsls	r5, r0, #12
 80024b0:	d501      	bpl.n	80024b6 <HAL_RCCEx_PeriphCLKConfig+0x286>
 80024b2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80024b4:	b11b      	cbz	r3, 80024be <HAL_RCCEx_PeriphCLKConfig+0x28e>
 80024b6:	02c1      	lsls	r1, r0, #11
 80024b8:	d518      	bpl.n	80024ec <HAL_RCCEx_PeriphCLKConfig+0x2bc>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80024ba:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80024bc:	b9b3      	cbnz	r3, 80024ec <HAL_RCCEx_PeriphCLKConfig+0x2bc>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
    
      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80024be:	4918      	ldr	r1, [pc, #96]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 80024c0:	6963      	ldr	r3, [r4, #20]
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80024c2:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 80024c6:	6925      	ldr	r5, [r4, #16]
 80024c8:	061b      	lsls	r3, r3, #24
 80024ca:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 80024ce:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 80024d2:	4313      	orrs	r3, r2
 80024d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */ 
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80024d8:	f8d1 308c 	ldr.w	r3, [r1, #140]	; 0x8c
 80024dc:	6a22      	ldr	r2, [r4, #32]
 80024de:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 80024e2:	3a01      	subs	r2, #1
 80024e4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80024e8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }           

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/   
    /* In Case of PLLI2S is selected as source clock for CK48 */ 
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80024ec:	0282      	lsls	r2, r0, #10
 80024ee:	d510      	bpl.n	8002512 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 80024f0:	6f63      	ldr	r3, [r4, #116]	; 0x74
 80024f2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80024f6:	d10c      	bne.n	8002512 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80024f8:	4909      	ldr	r1, [pc, #36]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
      
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 80024fa:	69a3      	ldr	r3, [r4, #24]
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80024fc:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 8002500:	6920      	ldr	r0, [r4, #16]
 8002502:	041b      	lsls	r3, r3, #16
 8002504:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 8002508:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800250c:	4313      	orrs	r3, r2
 800250e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002512:	4c03      	ldr	r4, [pc, #12]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002514:	6823      	ldr	r3, [r4, #0]
 8002516:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800251a:	6023      	str	r3, [r4, #0]
 800251c:	e004      	b.n	8002528 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
 800251e:	bf00      	nop
 8002520:	40023800 	.word	0x40023800
 8002524:	40007000 	.word	0x40007000
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002528:	f7fe fd26 	bl	8000f78 <HAL_GetTick>
 800252c:	4605      	mov	r5, r0

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800252e:	6823      	ldr	r3, [r4, #0]
 8002530:	009b      	lsls	r3, r3, #2
 8002532:	f140 80a3 	bpl.w	800267c <HAL_RCCEx_PeriphCLKConfig+0x44c>
        /* return in case of Timeout detected */        
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8002536:	2000      	movs	r0, #0
 8002538:	e009      	b.n	800254e <HAL_RCCEx_PeriphCLKConfig+0x31e>
      plli2sused = 1; 
 800253a:	2601      	movs	r6, #1
 800253c:	e6b4      	b.n	80022a8 <HAL_RCCEx_PeriphCLKConfig+0x78>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800253e:	f7fe fd1b 	bl	8000f78 <HAL_GetTick>
 8002542:	eba0 0008 	sub.w	r0, r0, r8
 8002546:	2864      	cmp	r0, #100	; 0x64
 8002548:	f67f aec2 	bls.w	80022d0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
        return HAL_TIMEOUT;
 800254c:	2003      	movs	r0, #3
}
 800254e:	b003      	add	sp, #12
 8002550:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002554:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002556:	f402 7240 	and.w	r2, r2, #768	; 0x300
 800255a:	4293      	cmp	r3, r2
 800255c:	f43f aec2 	beq.w	80022e4 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002560:	6f3b      	ldr	r3, [r7, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 8002562:	6f3a      	ldr	r2, [r7, #112]	; 0x70
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002564:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 8002568:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800256c:	673a      	str	r2, [r7, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800256e:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8002570:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002574:	673a      	str	r2, [r7, #112]	; 0x70
      RCC->BDCR = tmpreg0;
 8002576:	673b      	str	r3, [r7, #112]	; 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002578:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800257a:	07da      	lsls	r2, r3, #31
 800257c:	f57f aeb2 	bpl.w	80022e4 <HAL_RCCEx_PeriphCLKConfig+0xb4>
        tickstart = HAL_GetTick();
 8002580:	f7fe fcfa 	bl	8000f78 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002584:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8002588:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800258a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800258c:	079b      	lsls	r3, r3, #30
 800258e:	f53f aea9 	bmi.w	80022e4 <HAL_RCCEx_PeriphCLKConfig+0xb4>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002592:	f7fe fcf1 	bl	8000f78 <HAL_GetTick>
 8002596:	eba0 0008 	sub.w	r0, r0, r8
 800259a:	4548      	cmp	r0, r9
 800259c:	d9f5      	bls.n	800258a <HAL_RCCEx_PeriphCLKConfig+0x35a>
 800259e:	e7d5      	b.n	800254c <HAL_RCCEx_PeriphCLKConfig+0x31c>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80025a0:	6891      	ldr	r1, [r2, #8]
 80025a2:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 80025a6:	e6ad      	b.n	8002304 <HAL_RCCEx_PeriphCLKConfig+0xd4>
    __HAL_RCC_PLLI2S_DISABLE();  
 80025a8:	4e38      	ldr	r6, [pc, #224]	; (800268c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80025aa:	6833      	ldr	r3, [r6, #0]
 80025ac:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80025b0:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80025b2:	f7fe fce1 	bl	8000f78 <HAL_GetTick>
 80025b6:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80025b8:	6833      	ldr	r3, [r6, #0]
 80025ba:	011b      	lsls	r3, r3, #4
 80025bc:	d451      	bmi.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x432>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80025be:	6822      	ldr	r2, [r4, #0]
 80025c0:	07d7      	lsls	r7, r2, #31
 80025c2:	d50d      	bpl.n	80025e0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
 80025c4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80025c6:	b95b      	cbnz	r3, 80025e0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 80025c8:	68a3      	ldr	r3, [r4, #8]
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80025ca:	f8d6 1084 	ldr.w	r1, [r6, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 80025ce:	6860      	ldr	r0, [r4, #4]
 80025d0:	071b      	lsls	r3, r3, #28
 80025d2:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 80025d6:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 80025da:	430b      	orrs	r3, r1
 80025dc:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80025e0:	0310      	lsls	r0, r2, #12
 80025e2:	d503      	bpl.n	80025ec <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 80025e4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80025e6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80025ea:	d005      	beq.n	80025f8 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 80025ec:	02d1      	lsls	r1, r2, #11
 80025ee:	d519      	bpl.n	8002624 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S))) 
 80025f0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80025f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80025f6:	d115      	bne.n	8002624 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80025f8:	4924      	ldr	r1, [pc, #144]	; (800268c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 80025fa:	68e3      	ldr	r3, [r4, #12]
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80025fc:	f8d1 0084 	ldr.w	r0, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 8002600:	6866      	ldr	r6, [r4, #4]
 8002602:	061b      	lsls	r3, r3, #24
 8002604:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 8002608:	ea43 1386 	orr.w	r3, r3, r6, lsl #6
 800260c:	4303      	orrs	r3, r0
 800260e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);   
 8002612:	f8d1 008c 	ldr.w	r0, [r1, #140]	; 0x8c
 8002616:	69e3      	ldr	r3, [r4, #28]
 8002618:	f020 001f 	bic.w	r0, r0, #31
 800261c:	3b01      	subs	r3, #1
 800261e:	4303      	orrs	r3, r0
 8002620:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002624:	0192      	lsls	r2, r2, #6
 8002626:	d50a      	bpl.n	800263e <HAL_RCCEx_PeriphCLKConfig+0x40e>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002628:	68e3      	ldr	r3, [r4, #12]
 800262a:	6862      	ldr	r2, [r4, #4]
 800262c:	061b      	lsls	r3, r3, #24
 800262e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002632:	68a2      	ldr	r2, [r4, #8]
 8002634:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8002638:	4a14      	ldr	r2, [pc, #80]	; (800268c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800263a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 800263e:	4e13      	ldr	r6, [pc, #76]	; (800268c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8002640:	6833      	ldr	r3, [r6, #0]
 8002642:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002646:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8002648:	f7fe fc96 	bl	8000f78 <HAL_GetTick>
 800264c:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800264e:	6833      	ldr	r3, [r6, #0]
 8002650:	011b      	lsls	r3, r3, #4
 8002652:	f53f af1d 	bmi.w	8002490 <HAL_RCCEx_PeriphCLKConfig+0x260>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002656:	f7fe fc8f 	bl	8000f78 <HAL_GetTick>
 800265a:	1bc0      	subs	r0, r0, r7
 800265c:	2864      	cmp	r0, #100	; 0x64
 800265e:	d9f6      	bls.n	800264e <HAL_RCCEx_PeriphCLKConfig+0x41e>
 8002660:	e774      	b.n	800254c <HAL_RCCEx_PeriphCLKConfig+0x31c>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002662:	f7fe fc89 	bl	8000f78 <HAL_GetTick>
 8002666:	1bc0      	subs	r0, r0, r7
 8002668:	2864      	cmp	r0, #100	; 0x64
 800266a:	d9a5      	bls.n	80025b8 <HAL_RCCEx_PeriphCLKConfig+0x388>
 800266c:	e76e      	b.n	800254c <HAL_RCCEx_PeriphCLKConfig+0x31c>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800266e:	f7fe fc83 	bl	8000f78 <HAL_GetTick>
 8002672:	1b80      	subs	r0, r0, r6
 8002674:	2864      	cmp	r0, #100	; 0x64
 8002676:	f67f af15 	bls.w	80024a4 <HAL_RCCEx_PeriphCLKConfig+0x274>
 800267a:	e767      	b.n	800254c <HAL_RCCEx_PeriphCLKConfig+0x31c>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800267c:	f7fe fc7c 	bl	8000f78 <HAL_GetTick>
 8002680:	1b40      	subs	r0, r0, r5
 8002682:	2864      	cmp	r0, #100	; 0x64
 8002684:	f67f af53 	bls.w	800252e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8002688:	e760      	b.n	800254c <HAL_RCCEx_PeriphCLKConfig+0x31c>
 800268a:	bf00      	nop
 800268c:	40023800 	.word	0x40023800

08002690 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002690:	6803      	ldr	r3, [r0, #0]
 8002692:	681a      	ldr	r2, [r3, #0]
 8002694:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002698:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800269a:	689a      	ldr	r2, [r3, #8]
 800269c:	f022 0201 	bic.w	r2, r2, #1
 80026a0:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80026a2:	2320      	movs	r3, #32
 80026a4:	f880 306a 	strb.w	r3, [r0, #106]	; 0x6a
 80026a8:	4770      	bx	lr

080026aa <UART_WaitOnFlagUntilTimeout>:
{
 80026aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80026ae:	9d06      	ldr	r5, [sp, #24]
 80026b0:	4604      	mov	r4, r0
 80026b2:	460f      	mov	r7, r1
 80026b4:	4616      	mov	r6, r2
 80026b6:	4698      	mov	r8, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80026b8:	6821      	ldr	r1, [r4, #0]
 80026ba:	69ca      	ldr	r2, [r1, #28]
 80026bc:	ea37 0302 	bics.w	r3, r7, r2
 80026c0:	bf0c      	ite	eq
 80026c2:	2201      	moveq	r2, #1
 80026c4:	2200      	movne	r2, #0
 80026c6:	42b2      	cmp	r2, r6
 80026c8:	d002      	beq.n	80026d0 <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 80026ca:	2000      	movs	r0, #0
}
 80026cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 80026d0:	1c6b      	adds	r3, r5, #1
 80026d2:	d0f2      	beq.n	80026ba <UART_WaitOnFlagUntilTimeout+0x10>
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 80026d4:	b99d      	cbnz	r5, 80026fe <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80026d6:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 80026d8:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80026da:	681a      	ldr	r2, [r3, #0]
 80026dc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80026e0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80026e2:	689a      	ldr	r2, [r3, #8]
 80026e4:	f022 0201 	bic.w	r2, r2, #1
 80026e8:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 80026ea:	2320      	movs	r3, #32
 80026ec:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 80026f0:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
        __HAL_UNLOCK(huart);
 80026f4:	2300      	movs	r3, #0
 80026f6:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
 80026fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 80026fe:	f7fe fc3b 	bl	8000f78 <HAL_GetTick>
 8002702:	eba0 0008 	sub.w	r0, r0, r8
 8002706:	4285      	cmp	r5, r0
 8002708:	d8d6      	bhi.n	80026b8 <UART_WaitOnFlagUntilTimeout+0xe>
 800270a:	e7e4      	b.n	80026d6 <UART_WaitOnFlagUntilTimeout+0x2c>

0800270c <HAL_UART_Transmit>:
{
 800270c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8002710:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 8002712:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
{
 8002716:	4604      	mov	r4, r0
 8002718:	460d      	mov	r5, r1
  if(huart->gState == HAL_UART_STATE_READY)
 800271a:	2b20      	cmp	r3, #32
{
 800271c:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY)
 800271e:	d14c      	bne.n	80027ba <HAL_UART_Transmit+0xae>
    if((pData == NULL ) || (Size == 0U))
 8002720:	2900      	cmp	r1, #0
 8002722:	d048      	beq.n	80027b6 <HAL_UART_Transmit+0xaa>
 8002724:	2a00      	cmp	r2, #0
 8002726:	d046      	beq.n	80027b6 <HAL_UART_Transmit+0xaa>
    __HAL_LOCK(huart);
 8002728:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 800272c:	2b01      	cmp	r3, #1
 800272e:	d044      	beq.n	80027ba <HAL_UART_Transmit+0xae>
 8002730:	2301      	movs	r3, #1
 8002732:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002736:	2300      	movs	r3, #0
 8002738:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800273a:	2321      	movs	r3, #33	; 0x21
 800273c:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69
    tickstart = HAL_GetTick();
 8002740:	f7fe fc1a 	bl	8000f78 <HAL_GetTick>
 8002744:	4606      	mov	r6, r0
    huart->TxXferSize = Size;
 8002746:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    huart->TxXferCount = Size;
 800274a:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 800274e:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8002752:	b292      	uxth	r2, r2
 8002754:	b962      	cbnz	r2, 8002770 <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002756:	9700      	str	r7, [sp, #0]
 8002758:	4633      	mov	r3, r6
 800275a:	2140      	movs	r1, #64	; 0x40
 800275c:	4620      	mov	r0, r4
 800275e:	f7ff ffa4 	bl	80026aa <UART_WaitOnFlagUntilTimeout>
 8002762:	b998      	cbnz	r0, 800278c <HAL_UART_Transmit+0x80>
    huart->gState = HAL_UART_STATE_READY;
 8002764:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8002766:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
    huart->gState = HAL_UART_STATE_READY;
 800276a:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
    return HAL_OK;
 800276e:	e00e      	b.n	800278e <HAL_UART_Transmit+0x82>
      huart->TxXferCount--;
 8002770:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002774:	2200      	movs	r2, #0
 8002776:	9700      	str	r7, [sp, #0]
 8002778:	2180      	movs	r1, #128	; 0x80
      huart->TxXferCount--;
 800277a:	3b01      	subs	r3, #1
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800277c:	4620      	mov	r0, r4
      huart->TxXferCount--;
 800277e:	b29b      	uxth	r3, r3
 8002780:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002784:	4633      	mov	r3, r6
 8002786:	f7ff ff90 	bl	80026aa <UART_WaitOnFlagUntilTimeout>
 800278a:	b118      	cbz	r0, 8002794 <HAL_UART_Transmit+0x88>
        return HAL_TIMEOUT;
 800278c:	2003      	movs	r0, #3
}
 800278e:	b002      	add	sp, #8
 8002790:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002794:	68a3      	ldr	r3, [r4, #8]
 8002796:	6822      	ldr	r2, [r4, #0]
 8002798:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800279c:	d107      	bne.n	80027ae <HAL_UART_Transmit+0xa2>
 800279e:	6923      	ldr	r3, [r4, #16]
 80027a0:	b92b      	cbnz	r3, 80027ae <HAL_UART_Transmit+0xa2>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80027a2:	f835 3b02 	ldrh.w	r3, [r5], #2
 80027a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027aa:	6293      	str	r3, [r2, #40]	; 0x28
        pData += 2;
 80027ac:	e7cf      	b.n	800274e <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 80027ae:	782b      	ldrb	r3, [r5, #0]
 80027b0:	3501      	adds	r5, #1
 80027b2:	6293      	str	r3, [r2, #40]	; 0x28
 80027b4:	e7cb      	b.n	800274e <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 80027b6:	2001      	movs	r0, #1
 80027b8:	e7e9      	b.n	800278e <HAL_UART_Transmit+0x82>
    return HAL_BUSY;
 80027ba:	2002      	movs	r0, #2
 80027bc:	e7e7      	b.n	800278e <HAL_UART_Transmit+0x82>

080027be <HAL_UART_TxCpltCallback>:
 80027be:	4770      	bx	lr

080027c0 <HAL_UART_RxCpltCallback>:
 80027c0:	4770      	bx	lr

080027c2 <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 80027c2:	f890 306a 	ldrb.w	r3, [r0, #106]	; 0x6a
 80027c6:	6802      	ldr	r2, [r0, #0]
 80027c8:	2b22      	cmp	r3, #34	; 0x22
{
 80027ca:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 80027cc:	d12a      	bne.n	8002824 <UART_Receive_IT+0x62>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027ce:	6883      	ldr	r3, [r0, #8]
  uint16_t uhMask = huart->Mask;
 80027d0:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027d8:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80027da:	d11d      	bne.n	8002818 <UART_Receive_IT+0x56>
 80027dc:	6904      	ldr	r4, [r0, #16]
 80027de:	b9dc      	cbnz	r4, 8002818 <UART_Receive_IT+0x56>
      *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 80027e0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80027e2:	4011      	ands	r1, r2
 80027e4:	f823 1b02 	strh.w	r1, [r3], #2
      huart->pRxBuffPtr +=2;
 80027e8:	6543      	str	r3, [r0, #84]	; 0x54
    if(--huart->RxXferCount == 0)
 80027ea:	f8b0 405a 	ldrh.w	r4, [r0, #90]	; 0x5a
 80027ee:	3c01      	subs	r4, #1
 80027f0:	b2a4      	uxth	r4, r4
 80027f2:	f8a0 405a 	strh.w	r4, [r0, #90]	; 0x5a
 80027f6:	b96c      	cbnz	r4, 8002814 <UART_Receive_IT+0x52>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80027f8:	6803      	ldr	r3, [r0, #0]
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002800:	601a      	str	r2, [r3, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002802:	689a      	ldr	r2, [r3, #8]
 8002804:	f022 0201 	bic.w	r2, r2, #1
 8002808:	609a      	str	r2, [r3, #8]
      huart->RxState = HAL_UART_STATE_READY;
 800280a:	2320      	movs	r3, #32
 800280c:	f880 306a 	strb.w	r3, [r0, #106]	; 0x6a
      HAL_UART_RxCpltCallback(huart);
 8002810:	f7ff ffd6 	bl	80027c0 <HAL_UART_RxCpltCallback>
    return HAL_OK;
 8002814:	2000      	movs	r0, #0
}
 8002816:	bd10      	pop	{r4, pc}
      *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002818:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800281a:	1c5c      	adds	r4, r3, #1
 800281c:	4011      	ands	r1, r2
 800281e:	6544      	str	r4, [r0, #84]	; 0x54
 8002820:	7019      	strb	r1, [r3, #0]
 8002822:	e7e2      	b.n	80027ea <UART_Receive_IT+0x28>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002824:	6993      	ldr	r3, [r2, #24]
    return HAL_BUSY;
 8002826:	2002      	movs	r0, #2
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002828:	f043 0308 	orr.w	r3, r3, #8
 800282c:	6193      	str	r3, [r2, #24]
    return HAL_BUSY;
 800282e:	bd10      	pop	{r4, pc}

08002830 <HAL_UART_ErrorCallback>:
{
 8002830:	4770      	bx	lr
	...

08002834 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002834:	6803      	ldr	r3, [r0, #0]
 8002836:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002838:	6819      	ldr	r1, [r3, #0]
{
 800283a:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 800283c:	0716      	lsls	r6, r2, #28
{
 800283e:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002840:	689d      	ldr	r5, [r3, #8]
  if (errorflags == RESET)
 8002842:	d107      	bne.n	8002854 <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002844:	0695      	lsls	r5, r2, #26
 8002846:	d563      	bpl.n	8002910 <HAL_UART_IRQHandler+0xdc>
 8002848:	068e      	lsls	r6, r1, #26
 800284a:	d561      	bpl.n	8002910 <HAL_UART_IRQHandler+0xdc>
}
 800284c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8002850:	f7ff bfb7 	b.w	80027c2 <UART_Receive_IT>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 8002854:	f015 0001 	ands.w	r0, r5, #1
 8002858:	d102      	bne.n	8002860 <HAL_UART_IRQHandler+0x2c>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 800285a:	f411 7f90 	tst.w	r1, #288	; 0x120
 800285e:	d057      	beq.n	8002910 <HAL_UART_IRQHandler+0xdc>
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002860:	07d5      	lsls	r5, r2, #31
 8002862:	d507      	bpl.n	8002874 <HAL_UART_IRQHandler+0x40>
 8002864:	05ce      	lsls	r6, r1, #23
 8002866:	d505      	bpl.n	8002874 <HAL_UART_IRQHandler+0x40>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 8002868:	2501      	movs	r5, #1
 800286a:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800286c:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 800286e:	f045 0501 	orr.w	r5, r5, #1
 8002872:	66e5      	str	r5, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002874:	0795      	lsls	r5, r2, #30
 8002876:	d506      	bpl.n	8002886 <HAL_UART_IRQHandler+0x52>
 8002878:	b128      	cbz	r0, 8002886 <HAL_UART_IRQHandler+0x52>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 800287a:	2502      	movs	r5, #2
 800287c:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800287e:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 8002880:	f045 0504 	orr.w	r5, r5, #4
 8002884:	66e5      	str	r5, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002886:	0756      	lsls	r6, r2, #29
 8002888:	d506      	bpl.n	8002898 <HAL_UART_IRQHandler+0x64>
 800288a:	b128      	cbz	r0, 8002898 <HAL_UART_IRQHandler+0x64>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 800288c:	2504      	movs	r5, #4
 800288e:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002890:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 8002892:	f045 0502 	orr.w	r5, r5, #2
 8002896:	66e5      	str	r5, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 8002898:	0715      	lsls	r5, r2, #28
 800289a:	d507      	bpl.n	80028ac <HAL_UART_IRQHandler+0x78>
 800289c:	068e      	lsls	r6, r1, #26
 800289e:	d400      	bmi.n	80028a2 <HAL_UART_IRQHandler+0x6e>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80028a0:	b120      	cbz	r0, 80028ac <HAL_UART_IRQHandler+0x78>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 80028a2:	2008      	movs	r0, #8
 80028a4:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80028a6:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80028a8:	4303      	orrs	r3, r0
 80028aa:	66e3      	str	r3, [r4, #108]	; 0x6c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80028ac:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d06a      	beq.n	8002988 <HAL_UART_IRQHandler+0x154>
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80028b2:	0695      	lsls	r5, r2, #26
 80028b4:	d504      	bpl.n	80028c0 <HAL_UART_IRQHandler+0x8c>
 80028b6:	0688      	lsls	r0, r1, #26
 80028b8:	d502      	bpl.n	80028c0 <HAL_UART_IRQHandler+0x8c>
        UART_Receive_IT(huart);
 80028ba:	4620      	mov	r0, r4
 80028bc:	f7ff ff81 	bl	80027c2 <UART_Receive_IT>
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 80028c0:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
        UART_EndRxTransfer(huart);
 80028c2:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 80028c4:	0719      	lsls	r1, r3, #28
 80028c6:	d404      	bmi.n	80028d2 <HAL_UART_IRQHandler+0x9e>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 80028c8:	6823      	ldr	r3, [r4, #0]
 80028ca:	689d      	ldr	r5, [r3, #8]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 80028cc:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 80028d0:	d01a      	beq.n	8002908 <HAL_UART_IRQHandler+0xd4>
        UART_EndRxTransfer(huart);
 80028d2:	f7ff fedd 	bl	8002690 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028d6:	6823      	ldr	r3, [r4, #0]
 80028d8:	689a      	ldr	r2, [r3, #8]
 80028da:	0652      	lsls	r2, r2, #25
 80028dc:	d510      	bpl.n	8002900 <HAL_UART_IRQHandler+0xcc>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80028de:	689a      	ldr	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 80028e0:	6e60      	ldr	r0, [r4, #100]	; 0x64
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80028e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80028e6:	609a      	str	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 80028e8:	b150      	cbz	r0, 8002900 <HAL_UART_IRQHandler+0xcc>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80028ea:	4b28      	ldr	r3, [pc, #160]	; (800298c <HAL_UART_IRQHandler+0x158>)
 80028ec:	6503      	str	r3, [r0, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80028ee:	f7fe fee6 	bl	80016be <HAL_DMA_Abort_IT>
 80028f2:	2800      	cmp	r0, #0
 80028f4:	d048      	beq.n	8002988 <HAL_UART_IRQHandler+0x154>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80028f6:	6e60      	ldr	r0, [r4, #100]	; 0x64
}
 80028f8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80028fc:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80028fe:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8002900:	4620      	mov	r0, r4
 8002902:	f7ff ff95 	bl	8002830 <HAL_UART_ErrorCallback>
 8002906:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8002908:	f7ff ff92 	bl	8002830 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800290c:	66e5      	str	r5, [r4, #108]	; 0x6c
 800290e:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002910:	0616      	lsls	r6, r2, #24
 8002912:	d52b      	bpl.n	800296c <HAL_UART_IRQHandler+0x138>
 8002914:	060d      	lsls	r5, r1, #24
 8002916:	d529      	bpl.n	800296c <HAL_UART_IRQHandler+0x138>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002918:	f894 2069 	ldrb.w	r2, [r4, #105]	; 0x69
 800291c:	2a21      	cmp	r2, #33	; 0x21
 800291e:	d133      	bne.n	8002988 <HAL_UART_IRQHandler+0x154>
    if(huart->TxXferCount == 0U)
 8002920:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8002924:	b292      	uxth	r2, r2
 8002926:	b942      	cbnz	r2, 800293a <HAL_UART_IRQHandler+0x106>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800292e:	601a      	str	r2, [r3, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002930:	681a      	ldr	r2, [r3, #0]
 8002932:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002936:	601a      	str	r2, [r3, #0]
 8002938:	bd70      	pop	{r4, r5, r6, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800293a:	68a2      	ldr	r2, [r4, #8]
 800293c:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002940:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8002942:	d10e      	bne.n	8002962 <HAL_UART_IRQHandler+0x12e>
 8002944:	6921      	ldr	r1, [r4, #16]
 8002946:	b961      	cbnz	r1, 8002962 <HAL_UART_IRQHandler+0x12e>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8002948:	f832 1b02 	ldrh.w	r1, [r2], #2
 800294c:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8002950:	6299      	str	r1, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8002952:	64e2      	str	r2, [r4, #76]	; 0x4c
      huart->TxXferCount--;
 8002954:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8002958:	3b01      	subs	r3, #1
 800295a:	b29b      	uxth	r3, r3
 800295c:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
 8002960:	bd70      	pop	{r4, r5, r6, pc}
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 8002962:	1c51      	adds	r1, r2, #1
 8002964:	64e1      	str	r1, [r4, #76]	; 0x4c
 8002966:	7812      	ldrb	r2, [r2, #0]
 8002968:	629a      	str	r2, [r3, #40]	; 0x28
 800296a:	e7f3      	b.n	8002954 <HAL_UART_IRQHandler+0x120>
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800296c:	0650      	lsls	r0, r2, #25
 800296e:	d50b      	bpl.n	8002988 <HAL_UART_IRQHandler+0x154>
 8002970:	064a      	lsls	r2, r1, #25
 8002972:	d509      	bpl.n	8002988 <HAL_UART_IRQHandler+0x154>
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002974:	681a      	ldr	r2, [r3, #0]
  HAL_UART_TxCpltCallback(huart);
 8002976:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002978:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800297c:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 800297e:	2320      	movs	r3, #32
 8002980:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  HAL_UART_TxCpltCallback(huart);
 8002984:	f7ff ff1b 	bl	80027be <HAL_UART_TxCpltCallback>
 8002988:	bd70      	pop	{r4, r5, r6, pc}
 800298a:	bf00      	nop
 800298c:	08002991 	.word	0x08002991

08002990 <UART_DMAAbortOnError>:
{
 8002990:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8002992:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 8002994:	2300      	movs	r3, #0
 8002996:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800299a:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
  HAL_UART_ErrorCallback(huart);
 800299e:	f7ff ff47 	bl	8002830 <HAL_UART_ErrorCallback>
 80029a2:	bd08      	pop	{r3, pc}

080029a4 <UART_SetConfig>:
  * @brief Configure the UART peripheral
  * @param huart uart handle
  * @retval None
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80029a4:	b538      	push	{r3, r4, r5, lr}
 80029a6:	4604      	mov	r4, r0
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80029a8:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80029aa:	69c3      	ldr	r3, [r0, #28]
 80029ac:	6921      	ldr	r1, [r4, #16]
 80029ae:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80029b0:	6828      	ldr	r0, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80029b2:	430a      	orrs	r2, r1
 80029b4:	6961      	ldr	r1, [r4, #20]
 80029b6:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80029b8:	4993      	ldr	r1, [pc, #588]	; (8002c08 <UART_SetConfig+0x264>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80029ba:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80029bc:	4001      	ands	r1, r0
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80029be:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80029c0:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80029c2:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80029c4:	602a      	str	r2, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80029c6:	686a      	ldr	r2, [r5, #4]
 80029c8:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80029cc:	430a      	orrs	r2, r1
 80029ce:	606a      	str	r2, [r5, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80029d0:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80029d2:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80029d4:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80029d6:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 80029da:	430a      	orrs	r2, r1
 80029dc:	60aa      	str	r2, [r5, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80029de:	4a8b      	ldr	r2, [pc, #556]	; (8002c0c <UART_SetConfig+0x268>)
 80029e0:	4295      	cmp	r5, r2
 80029e2:	d119      	bne.n	8002a18 <UART_SetConfig+0x74>
 80029e4:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 80029e8:	4989      	ldr	r1, [pc, #548]	; (8002c10 <UART_SetConfig+0x26c>)
 80029ea:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 80029ee:	f002 0203 	and.w	r2, r2, #3

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80029f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80029f6:	5c8a      	ldrb	r2, [r1, r2]
 80029f8:	f040 80b3 	bne.w	8002b62 <UART_SetConfig+0x1be>
  {
    switch (clocksource)
 80029fc:	2a08      	cmp	r2, #8
 80029fe:	f200 80ad 	bhi.w	8002b5c <UART_SetConfig+0x1b8>
 8002a02:	e8df f012 	tbh	[pc, r2, lsl #1]
 8002a06:	0026      	.short	0x0026
 8002a08:	00e9007b 	.word	0x00e9007b
 8002a0c:	00f500ab 	.word	0x00f500ab
 8002a10:	00ab00ab 	.word	0x00ab00ab
 8002a14:	00fb00ab 	.word	0x00fb00ab
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002a18:	4a7e      	ldr	r2, [pc, #504]	; (8002c14 <UART_SetConfig+0x270>)
 8002a1a:	4295      	cmp	r5, r2
 8002a1c:	d107      	bne.n	8002a2e <UART_SetConfig+0x8a>
 8002a1e:	f502 32fa 	add.w	r2, r2, #128000	; 0x1f400
 8002a22:	497d      	ldr	r1, [pc, #500]	; (8002c18 <UART_SetConfig+0x274>)
 8002a24:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8002a28:	f002 020c 	and.w	r2, r2, #12
 8002a2c:	e7e1      	b.n	80029f2 <UART_SetConfig+0x4e>
 8002a2e:	4a7b      	ldr	r2, [pc, #492]	; (8002c1c <UART_SetConfig+0x278>)
 8002a30:	4295      	cmp	r5, r2
 8002a32:	d12b      	bne.n	8002a8c <UART_SetConfig+0xe8>
 8002a34:	f502 32f8 	add.w	r2, r2, #126976	; 0x1f000
 8002a38:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8002a3c:	f002 0230 	and.w	r2, r2, #48	; 0x30
 8002a40:	2a10      	cmp	r2, #16
 8002a42:	f000 80d2 	beq.w	8002bea <UART_SetConfig+0x246>
 8002a46:	d816      	bhi.n	8002a76 <UART_SetConfig+0xd2>
 8002a48:	b9da      	cbnz	r2, 8002a82 <UART_SetConfig+0xde>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002a4a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002a4e:	f040 809f 	bne.w	8002b90 <UART_SetConfig+0x1ec>
    {
    case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002a52:	f7ff fbcd 	bl	80021f0 <HAL_RCC_GetPCLK1Freq>
      break;
    case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002a56:	6861      	ldr	r1, [r4, #4]
 8002a58:	084a      	lsrs	r2, r1, #1
 8002a5a:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8002a5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a62:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8002a64:	2000      	movs	r0, #0
    default:
        ret = HAL_ERROR;
      break;
    }

    brrtemp = usartdiv & 0xFFF0U;
 8002a66:	f023 020f 	bic.w	r2, r3, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002a6a:	f3c3 0342 	ubfx	r3, r3, #1, #3
    huart->Instance->BRR = brrtemp;
 8002a6e:	6821      	ldr	r1, [r4, #0]
 8002a70:	4313      	orrs	r3, r2
 8002a72:	60cb      	str	r3, [r1, #12]
 8002a74:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002a76:	2a20      	cmp	r2, #32
 8002a78:	f000 80ab 	beq.w	8002bd2 <UART_SetConfig+0x22e>
 8002a7c:	2a30      	cmp	r2, #48	; 0x30
 8002a7e:	f000 80ba 	beq.w	8002bf6 <UART_SetConfig+0x252>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002a82:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002a86:	d069      	beq.n	8002b5c <UART_SetConfig+0x1b8>
    case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
      break;
      case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 8002a88:	2001      	movs	r0, #1
    }
  }

  return ret;

}
 8002a8a:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002a8c:	4a64      	ldr	r2, [pc, #400]	; (8002c20 <UART_SetConfig+0x27c>)
 8002a8e:	4295      	cmp	r5, r2
 8002a90:	d10e      	bne.n	8002ab0 <UART_SetConfig+0x10c>
 8002a92:	f502 32f6 	add.w	r2, r2, #125952	; 0x1ec00
 8002a96:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8002a9a:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
 8002a9e:	2a40      	cmp	r2, #64	; 0x40
 8002aa0:	f000 80a3 	beq.w	8002bea <UART_SetConfig+0x246>
 8002aa4:	d9d0      	bls.n	8002a48 <UART_SetConfig+0xa4>
 8002aa6:	2a80      	cmp	r2, #128	; 0x80
 8002aa8:	f000 8093 	beq.w	8002bd2 <UART_SetConfig+0x22e>
 8002aac:	2ac0      	cmp	r2, #192	; 0xc0
 8002aae:	e7e6      	b.n	8002a7e <UART_SetConfig+0xda>
 8002ab0:	4a5c      	ldr	r2, [pc, #368]	; (8002c24 <UART_SetConfig+0x280>)
 8002ab2:	4295      	cmp	r5, r2
 8002ab4:	d110      	bne.n	8002ad8 <UART_SetConfig+0x134>
 8002ab6:	f502 32f4 	add.w	r2, r2, #124928	; 0x1e800
 8002aba:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8002abe:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8002ac2:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8002ac6:	f000 8090 	beq.w	8002bea <UART_SetConfig+0x246>
 8002aca:	d9bd      	bls.n	8002a48 <UART_SetConfig+0xa4>
 8002acc:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8002ad0:	d07f      	beq.n	8002bd2 <UART_SetConfig+0x22e>
 8002ad2:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8002ad6:	e7d2      	b.n	8002a7e <UART_SetConfig+0xda>
 8002ad8:	4a53      	ldr	r2, [pc, #332]	; (8002c28 <UART_SetConfig+0x284>)
 8002ada:	4295      	cmp	r5, r2
 8002adc:	d117      	bne.n	8002b0e <UART_SetConfig+0x16a>
 8002ade:	f502 3292 	add.w	r2, r2, #74752	; 0x12400
 8002ae2:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8002ae6:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 8002aea:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8002aee:	d07c      	beq.n	8002bea <UART_SetConfig+0x246>
 8002af0:	d807      	bhi.n	8002b02 <UART_SetConfig+0x15e>
 8002af2:	2a00      	cmp	r2, #0
 8002af4:	d1c5      	bne.n	8002a82 <UART_SetConfig+0xde>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002af6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002afa:	d154      	bne.n	8002ba6 <UART_SetConfig+0x202>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002afc:	f7ff fb88 	bl	8002210 <HAL_RCC_GetPCLK2Freq>
 8002b00:	e7a9      	b.n	8002a56 <UART_SetConfig+0xb2>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002b02:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8002b06:	d064      	beq.n	8002bd2 <UART_SetConfig+0x22e>
 8002b08:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 8002b0c:	e7b7      	b.n	8002a7e <UART_SetConfig+0xda>
 8002b0e:	4a47      	ldr	r2, [pc, #284]	; (8002c2c <UART_SetConfig+0x288>)
 8002b10:	4295      	cmp	r5, r2
 8002b12:	d10f      	bne.n	8002b34 <UART_SetConfig+0x190>
 8002b14:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
 8002b18:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8002b1c:	f402 5240 	and.w	r2, r2, #12288	; 0x3000
 8002b20:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002b24:	d061      	beq.n	8002bea <UART_SetConfig+0x246>
 8002b26:	d98f      	bls.n	8002a48 <UART_SetConfig+0xa4>
 8002b28:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8002b2c:	d051      	beq.n	8002bd2 <UART_SetConfig+0x22e>
 8002b2e:	f5b2 5f40 	cmp.w	r2, #12288	; 0x3000
 8002b32:	e7a4      	b.n	8002a7e <UART_SetConfig+0xda>
 8002b34:	4a3e      	ldr	r2, [pc, #248]	; (8002c30 <UART_SetConfig+0x28c>)
 8002b36:	4295      	cmp	r5, r2
 8002b38:	d1a3      	bne.n	8002a82 <UART_SetConfig+0xde>
 8002b3a:	f502 32de 	add.w	r2, r2, #113664	; 0x1bc00
 8002b3e:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8002b42:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
 8002b46:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8002b4a:	d04e      	beq.n	8002bea <UART_SetConfig+0x246>
 8002b4c:	f67f af7c 	bls.w	8002a48 <UART_SetConfig+0xa4>
 8002b50:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8002b54:	d03d      	beq.n	8002bd2 <UART_SetConfig+0x22e>
 8002b56:	f5b2 4f40 	cmp.w	r2, #49152	; 0xc000
 8002b5a:	e790      	b.n	8002a7e <UART_SetConfig+0xda>
        ret = HAL_ERROR;
 8002b5c:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	e781      	b.n	8002a66 <UART_SetConfig+0xc2>
    switch (clocksource)
 8002b62:	2a08      	cmp	r2, #8
 8002b64:	d890      	bhi.n	8002a88 <UART_SetConfig+0xe4>
 8002b66:	a301      	add	r3, pc, #4	; (adr r3, 8002b6c <UART_SetConfig+0x1c8>)
 8002b68:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8002b6c:	08002b91 	.word	0x08002b91
 8002b70:	08002ba7 	.word	0x08002ba7
 8002b74:	08002bad 	.word	0x08002bad
 8002b78:	08002a89 	.word	0x08002a89
 8002b7c:	08002bc3 	.word	0x08002bc3
 8002b80:	08002a89 	.word	0x08002a89
 8002b84:	08002a89 	.word	0x08002a89
 8002b88:	08002a89 	.word	0x08002a89
 8002b8c:	08002bc9 	.word	0x08002bc9
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002b90:	f7ff fb2e 	bl	80021f0 <HAL_RCC_GetPCLK1Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002b94:	6863      	ldr	r3, [r4, #4]
 8002b96:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8002b9a:	fbb0 f0f3 	udiv	r0, r0, r3
 8002b9e:	b280      	uxth	r0, r0
 8002ba0:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002ba2:	2000      	movs	r0, #0
      break;
 8002ba4:	bd38      	pop	{r3, r4, r5, pc}
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002ba6:	f7ff fb33 	bl	8002210 <HAL_RCC_GetPCLK2Freq>
 8002baa:	e7f3      	b.n	8002b94 <UART_SetConfig+0x1f0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002bac:	6862      	ldr	r2, [r4, #4]
 8002bae:	0853      	lsrs	r3, r2, #1
 8002bb0:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8002bb4:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002bb8:	fbb3 f3f2 	udiv	r3, r3, r2
 8002bbc:	b29b      	uxth	r3, r3
 8002bbe:	60eb      	str	r3, [r5, #12]
 8002bc0:	e7ef      	b.n	8002ba2 <UART_SetConfig+0x1fe>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002bc2:	f7ff fa43 	bl	800204c <HAL_RCC_GetSysClockFreq>
 8002bc6:	e7e5      	b.n	8002b94 <UART_SetConfig+0x1f0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002bc8:	6862      	ldr	r2, [r4, #4]
 8002bca:	0853      	lsrs	r3, r2, #1
 8002bcc:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002bd0:	e7f2      	b.n	8002bb8 <UART_SetConfig+0x214>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002bd2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002bd6:	d1e9      	bne.n	8002bac <UART_SetConfig+0x208>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002bd8:	6860      	ldr	r0, [r4, #4]
 8002bda:	0843      	lsrs	r3, r0, #1
 8002bdc:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8002be0:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002be4:	fbb3 f3f0 	udiv	r3, r3, r0
 8002be8:	e73b      	b.n	8002a62 <UART_SetConfig+0xbe>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002bea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002bee:	d1e8      	bne.n	8002bc2 <UART_SetConfig+0x21e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002bf0:	f7ff fa2c 	bl	800204c <HAL_RCC_GetSysClockFreq>
 8002bf4:	e72f      	b.n	8002a56 <UART_SetConfig+0xb2>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002bf6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002bfa:	d1e5      	bne.n	8002bc8 <UART_SetConfig+0x224>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002bfc:	6860      	ldr	r0, [r4, #4]
 8002bfe:	0843      	lsrs	r3, r0, #1
 8002c00:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8002c04:	e7ee      	b.n	8002be4 <UART_SetConfig+0x240>
 8002c06:	bf00      	nop
 8002c08:	efff69f3 	.word	0xefff69f3
 8002c0c:	40011000 	.word	0x40011000
 8002c10:	08006418 	.word	0x08006418
 8002c14:	40004400 	.word	0x40004400
 8002c18:	0800641c 	.word	0x0800641c
 8002c1c:	40004800 	.word	0x40004800
 8002c20:	40004c00 	.word	0x40004c00
 8002c24:	40005000 	.word	0x40005000
 8002c28:	40011400 	.word	0x40011400
 8002c2c:	40007800 	.word	0x40007800
 8002c30:	40007c00 	.word	0x40007c00

08002c34 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002c34:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002c36:	07da      	lsls	r2, r3, #31
{
 8002c38:	b510      	push	{r4, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002c3a:	d506      	bpl.n	8002c4a <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002c3c:	6801      	ldr	r1, [r0, #0]
 8002c3e:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8002c40:	684a      	ldr	r2, [r1, #4]
 8002c42:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8002c46:	4322      	orrs	r2, r4
 8002c48:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002c4a:	079c      	lsls	r4, r3, #30
 8002c4c:	d506      	bpl.n	8002c5c <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002c4e:	6801      	ldr	r1, [r0, #0]
 8002c50:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8002c52:	684a      	ldr	r2, [r1, #4]
 8002c54:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002c58:	4322      	orrs	r2, r4
 8002c5a:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002c5c:	0759      	lsls	r1, r3, #29
 8002c5e:	d506      	bpl.n	8002c6e <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002c60:	6801      	ldr	r1, [r0, #0]
 8002c62:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8002c64:	684a      	ldr	r2, [r1, #4]
 8002c66:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002c6a:	4322      	orrs	r2, r4
 8002c6c:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002c6e:	071a      	lsls	r2, r3, #28
 8002c70:	d506      	bpl.n	8002c80 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002c72:	6801      	ldr	r1, [r0, #0]
 8002c74:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8002c76:	684a      	ldr	r2, [r1, #4]
 8002c78:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002c7c:	4322      	orrs	r2, r4
 8002c7e:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002c80:	06dc      	lsls	r4, r3, #27
 8002c82:	d506      	bpl.n	8002c92 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002c84:	6801      	ldr	r1, [r0, #0]
 8002c86:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8002c88:	688a      	ldr	r2, [r1, #8]
 8002c8a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002c8e:	4322      	orrs	r2, r4
 8002c90:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002c92:	0699      	lsls	r1, r3, #26
 8002c94:	d506      	bpl.n	8002ca4 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002c96:	6801      	ldr	r1, [r0, #0]
 8002c98:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8002c9a:	688a      	ldr	r2, [r1, #8]
 8002c9c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002ca0:	4322      	orrs	r2, r4
 8002ca2:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002ca4:	065a      	lsls	r2, r3, #25
 8002ca6:	d510      	bpl.n	8002cca <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002ca8:	6801      	ldr	r1, [r0, #0]
 8002caa:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8002cac:	684a      	ldr	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002cae:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002cb2:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8002cb6:	ea42 0204 	orr.w	r2, r2, r4
 8002cba:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002cbc:	d105      	bne.n	8002cca <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002cbe:	684a      	ldr	r2, [r1, #4]
 8002cc0:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002cc2:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8002cc6:	4322      	orrs	r2, r4
 8002cc8:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002cca:	061b      	lsls	r3, r3, #24
 8002ccc:	d506      	bpl.n	8002cdc <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002cce:	6802      	ldr	r2, [r0, #0]
 8002cd0:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8002cd2:	6853      	ldr	r3, [r2, #4]
 8002cd4:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8002cd8:	430b      	orrs	r3, r1
 8002cda:	6053      	str	r3, [r2, #4]
 8002cdc:	bd10      	pop	{r4, pc}

08002cde <UART_CheckIdleState>:
  * @brief Check the UART Idle State
  * @param huart uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002cde:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t tickstart = 0U;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ce0:	2500      	movs	r5, #0
{
 8002ce2:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ce4:	66c5      	str	r5, [r0, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8002ce6:	f7fe f947 	bl	8000f78 <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002cea:	6822      	ldr	r2, [r4, #0]
  tickstart = HAL_GetTick();
 8002cec:	4603      	mov	r3, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002cee:	6812      	ldr	r2, [r2, #0]
 8002cf0:	0712      	lsls	r2, r2, #28
 8002cf2:	d409      	bmi.n	8002d08 <UART_CheckIdleState+0x2a>
      return HAL_TIMEOUT;
    }
  }

  /* Initialize the UART State */
  huart->gState= HAL_UART_STATE_READY;
 8002cf4:	2320      	movs	r3, #32
  huart->RxState= HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002cf6:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 8002cf8:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UNLOCK(huart);
 8002cfc:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
  huart->RxState= HAL_UART_STATE_READY;
 8002d00:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a

  return HAL_OK;
}
 8002d04:	b003      	add	sp, #12
 8002d06:	bd30      	pop	{r4, r5, pc}
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002d08:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 8002d0c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002d10:	4620      	mov	r0, r4
 8002d12:	9200      	str	r2, [sp, #0]
 8002d14:	462a      	mov	r2, r5
 8002d16:	f7ff fcc8 	bl	80026aa <UART_WaitOnFlagUntilTimeout>
 8002d1a:	2800      	cmp	r0, #0
 8002d1c:	d0ea      	beq.n	8002cf4 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8002d1e:	2003      	movs	r0, #3
 8002d20:	e7f0      	b.n	8002d04 <UART_CheckIdleState+0x26>

08002d22 <HAL_UART_Init>:
{
 8002d22:	b510      	push	{r4, lr}
  if(huart == NULL)
 8002d24:	4604      	mov	r4, r0
 8002d26:	b360      	cbz	r0, 8002d82 <HAL_UART_Init+0x60>
  if(huart->gState == HAL_UART_STATE_RESET)
 8002d28:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8002d2c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002d30:	b91b      	cbnz	r3, 8002d3a <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8002d32:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 8002d36:	f000 fbb9 	bl	80034ac <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8002d3a:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002d3c:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002d3e:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 8002d40:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 8002d44:	6813      	ldr	r3, [r2, #0]
 8002d46:	f023 0301 	bic.w	r3, r3, #1
 8002d4a:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002d4c:	f7ff fe2a 	bl	80029a4 <UART_SetConfig>
 8002d50:	2801      	cmp	r0, #1
 8002d52:	d016      	beq.n	8002d82 <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002d54:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002d56:	b113      	cbz	r3, 8002d5e <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 8002d58:	4620      	mov	r0, r4
 8002d5a:	f7ff ff6b 	bl	8002c34 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d5e:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 8002d60:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d62:	685a      	ldr	r2, [r3, #4]
 8002d64:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002d68:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d6a:	689a      	ldr	r2, [r3, #8]
 8002d6c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002d70:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	f042 0201 	orr.w	r2, r2, #1
}
 8002d78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 8002d7c:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8002d7e:	f7ff bfae 	b.w	8002cde <UART_CheckIdleState>
}
 8002d82:	2001      	movs	r0, #1
 8002d84:	bd10      	pop	{r4, pc}
	...

08002d88 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8002d88:	b508      	push	{r3, lr}

  hcan1.Instance = CAN1;
 8002d8a:	480e      	ldr	r0, [pc, #56]	; (8002dc4 <MX_CAN1_Init+0x3c>)
  hcan1.Init.Prescaler = 4;
 8002d8c:	f04f 0e04 	mov.w	lr, #4
 8002d90:	4b0d      	ldr	r3, [pc, #52]	; (8002dc8 <MX_CAN1_Init+0x40>)
  hcan1.Init.Mode = CAN_MODE_NORMAL;
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
  hcan1.Init.TimeSeg1 = CAN_BS1_6TQ;
 8002d92:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
  hcan1.Init.Prescaler = 4;
 8002d96:	e880 4008 	stmia.w	r0, {r3, lr}
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8002d9a:	2300      	movs	r3, #0
  hcan1.Init.TimeSeg1 = CAN_BS1_6TQ;
 8002d9c:	6102      	str	r2, [r0, #16]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8002d9e:	6083      	str	r3, [r0, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002da0:	60c3      	str	r3, [r0, #12]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8002da2:	6143      	str	r3, [r0, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8002da4:	7603      	strb	r3, [r0, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8002da6:	7643      	strb	r3, [r0, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8002da8:	7683      	strb	r3, [r0, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8002daa:	76c3      	strb	r3, [r0, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8002dac:	7703      	strb	r3, [r0, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8002dae:	7743      	strb	r3, [r0, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8002db0:	f7fe f8fa 	bl	8000fa8 <HAL_CAN_Init>
 8002db4:	b128      	cbz	r0, 8002dc2 <MX_CAN1_Init+0x3a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002db6:	2149      	movs	r1, #73	; 0x49
 8002db8:	4804      	ldr	r0, [pc, #16]	; (8002dcc <MX_CAN1_Init+0x44>)
  }

}
 8002dba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8002dbe:	f000 ba13 	b.w	80031e8 <_Error_Handler>
 8002dc2:	bd08      	pop	{r3, pc}
 8002dc4:	20000708 	.word	0x20000708
 8002dc8:	40006400 	.word	0x40006400
 8002dcc:	0800646c 	.word	0x0800646c

08002dd0 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(canHandle->Instance==CAN1)
 8002dd0:	6802      	ldr	r2, [r0, #0]
 8002dd2:	4b20      	ldr	r3, [pc, #128]	; (8002e54 <HAL_CAN_MspInit+0x84>)
 8002dd4:	429a      	cmp	r2, r3
{
 8002dd6:	b510      	push	{r4, lr}
 8002dd8:	b086      	sub	sp, #24
  if(canHandle->Instance==CAN1)
 8002dda:	d139      	bne.n	8002e50 <HAL_CAN_MspInit+0x80>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002ddc:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002de0:	2400      	movs	r4, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002de2:	a901      	add	r1, sp, #4
 8002de4:	481c      	ldr	r0, [pc, #112]	; (8002e58 <HAL_CAN_MspInit+0x88>)
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002de6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002de8:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8002dec:	641a      	str	r2, [r3, #64]	; 0x40
 8002dee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002df0:	9403      	str	r4, [sp, #12]
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002df2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002df6:	9300      	str	r3, [sp, #0]
 8002df8:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002dfa:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002dfe:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e00:	2302      	movs	r3, #2
 8002e02:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e04:	2303      	movs	r3, #3
 8002e06:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002e08:	2309      	movs	r3, #9
 8002e0a:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e0c:	f7fe fe06 	bl	8001a1c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8002e10:	4622      	mov	r2, r4
 8002e12:	4621      	mov	r1, r4
 8002e14:	2013      	movs	r0, #19
 8002e16:	f7fe fbe7 	bl	80015e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8002e1a:	2013      	movs	r0, #19
 8002e1c:	f7fe fc1c 	bl	8001658 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8002e20:	4622      	mov	r2, r4
 8002e22:	4621      	mov	r1, r4
 8002e24:	2014      	movs	r0, #20
 8002e26:	f7fe fbdf 	bl	80015e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8002e2a:	2014      	movs	r0, #20
 8002e2c:	f7fe fc14 	bl	8001658 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8002e30:	4622      	mov	r2, r4
 8002e32:	4621      	mov	r1, r4
 8002e34:	2015      	movs	r0, #21
 8002e36:	f7fe fbd7 	bl	80015e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8002e3a:	2015      	movs	r0, #21
 8002e3c:	f7fe fc0c 	bl	8001658 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 8002e40:	2016      	movs	r0, #22
 8002e42:	4622      	mov	r2, r4
 8002e44:	4621      	mov	r1, r4
 8002e46:	f7fe fbcf 	bl	80015e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8002e4a:	2016      	movs	r0, #22
 8002e4c:	f7fe fc04 	bl	8001658 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8002e50:	b006      	add	sp, #24
 8002e52:	bd10      	pop	{r4, pc}
 8002e54:	40006400 	.word	0x40006400
 8002e58:	40020000 	.word	0x40020000

08002e5c <HAL_CAN_RxFifo0MsgPendingCallback>:
  /* USER CODE END CAN1_MspDeInit 1 */
  }
} 

/* USER CODE BEGIN 1 */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan){
 8002e5c:	b570      	push	{r4, r5, r6, lr}
 8002e5e:	4604      	mov	r4, r0
 8002e60:	b090      	sub	sp, #64	; 0x40
	uint32_t FWProgrammerID = 888;
	uint32_t FWProgrammerID2 = 887;
	CAN_RxHeaderTypeDef pRxHeader;
	uint8_t inData[8];
	while(HAL_CAN_GetRxFifoFillLevel(hcan, CAN_RX_FIFO0)==0){}
 8002e62:	2100      	movs	r1, #0
 8002e64:	4620      	mov	r0, r4
 8002e66:	f7fe fa7e 	bl	8001366 <HAL_CAN_GetRxFifoFillLevel>
 8002e6a:	2800      	cmp	r0, #0
 8002e6c:	d0f9      	beq.n	8002e62 <HAL_CAN_RxFifo0MsgPendingCallback+0x6>

	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &pRxHeader, inData);
 8002e6e:	ad01      	add	r5, sp, #4
 8002e70:	aa09      	add	r2, sp, #36	; 0x24
 8002e72:	2100      	movs	r1, #0
 8002e74:	4620      	mov	r0, r4
 8002e76:	462b      	mov	r3, r5
 8002e78:	f7fe f9f7 	bl	800126a <HAL_CAN_GetRxMessage>

	if(pRxHeader.StdId == FWProgrammerID){
 8002e7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002e7e:	f5b3 7f5e 	cmp.w	r3, #888	; 0x378
 8002e82:	d107      	bne.n	8002e94 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>
		FWToolconnected = 1;
 8002e84:	2201      	movs	r2, #1
 8002e86:	4b1f      	ldr	r3, [pc, #124]	; (8002f04 <HAL_CAN_RxFifo0MsgPendingCallback+0xa8>)
		FLASH_Write(inData);
 8002e88:	4628      	mov	r0, r5
		FWToolconnected = 1;
 8002e8a:	601a      	str	r2, [r3, #0]
		FLASH_Write(inData);
 8002e8c:	f000 fa3a 	bl	8003304 <FLASH_Write>

		//memcpy(data, (char*)&inData, 8);
		Serial_PutString(data);
	//Serial_PutInt(inData);
	}
}
 8002e90:	b010      	add	sp, #64	; 0x40
 8002e92:	bd70      	pop	{r4, r5, r6, pc}
	else if(pRxHeader.StdId == FWProgrammerID2){
 8002e94:	f240 3277 	movw	r2, #887	; 0x377
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d106      	bne.n	8002eaa <HAL_CAN_RxFifo0MsgPendingCallback+0x4e>
		FWToolconnected = 1;
 8002e9c:	2201      	movs	r2, #1
 8002e9e:	4b19      	ldr	r3, [pc, #100]	; (8002f04 <HAL_CAN_RxFifo0MsgPendingCallback+0xa8>)
		readeraFlash(inData);
 8002ea0:	4628      	mov	r0, r5
		FWToolconnected = 1;
 8002ea2:	601a      	str	r2, [r3, #0]
		readeraFlash(inData);
 8002ea4:	f000 fa04 	bl	80032b0 <readeraFlash>
 8002ea8:	e7f2      	b.n	8002e90 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>
	Serial_PutString("\nCan snumi ID :");
 8002eaa:	4817      	ldr	r0, [pc, #92]	; (8002f08 <HAL_CAN_RxFifo0MsgPendingCallback+0xac>)
	char ID[8] = "\0";
 8002eac:	2400      	movs	r4, #0
	Serial_PutString("\nCan snumi ID :");
 8002eae:	f000 fb2b 	bl	8003508 <Serial_PutString>
	char ID[8] = "\0";
 8002eb2:	4b16      	ldr	r3, [pc, #88]	; (8002f0c <HAL_CAN_RxFifo0MsgPendingCallback+0xb0>)
		sprintf(ID,"%lu", pRxHeader.StdId);
 8002eb4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002eb6:	a803      	add	r0, sp, #12
	char ID[8] = "\0";
 8002eb8:	881e      	ldrh	r6, [r3, #0]
		sprintf(ID,"%lu", pRxHeader.StdId);
 8002eba:	4915      	ldr	r1, [pc, #84]	; (8002f10 <HAL_CAN_RxFifo0MsgPendingCallback+0xb4>)
	char ID[8] = "\0";
 8002ebc:	f8ad 600c 	strh.w	r6, [sp, #12]
 8002ec0:	f8cd 400e 	str.w	r4, [sp, #14]
 8002ec4:	f8ad 4012 	strh.w	r4, [sp, #18]
		sprintf(ID,"%lu", pRxHeader.StdId);
 8002ec8:	f000 fb96 	bl	80035f8 <sprintf>
		Serial_PutString(ID);
 8002ecc:	a803      	add	r0, sp, #12
 8002ece:	f000 fb1b 	bl	8003508 <Serial_PutString>
	Serial_PutString("\nCan snum on :");
 8002ed2:	4810      	ldr	r0, [pc, #64]	; (8002f14 <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>)
 8002ed4:	f000 fb18 	bl	8003508 <Serial_PutString>
	char data[16] = "\0"; //extra char space for \r\n NULL
 8002ed8:	f8ad 6014 	strh.w	r6, [sp, #20]
			sprintf(data,"%s%u", data, inData[i]);
 8002edc:	4e0e      	ldr	r6, [pc, #56]	; (8002f18 <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>)
	char data[16] = "\0"; //extra char space for \r\n NULL
 8002ede:	220e      	movs	r2, #14
 8002ee0:	4621      	mov	r1, r4
 8002ee2:	f10d 0016 	add.w	r0, sp, #22
 8002ee6:	f000 fb7e 	bl	80035e6 <memset>
			sprintf(data,"%s%u", data, inData[i]);
 8002eea:	aa05      	add	r2, sp, #20
 8002eec:	5d2b      	ldrb	r3, [r5, r4]
		for (int i = 0; i < 8; ++i) {
 8002eee:	3401      	adds	r4, #1
			sprintf(data,"%s%u", data, inData[i]);
 8002ef0:	4631      	mov	r1, r6
 8002ef2:	4610      	mov	r0, r2
 8002ef4:	f000 fb80 	bl	80035f8 <sprintf>
		for (int i = 0; i < 8; ++i) {
 8002ef8:	2c08      	cmp	r4, #8
 8002efa:	d1f6      	bne.n	8002eea <HAL_CAN_RxFifo0MsgPendingCallback+0x8e>
		Serial_PutString(data);
 8002efc:	a805      	add	r0, sp, #20
 8002efe:	f000 fb03 	bl	8003508 <Serial_PutString>
}
 8002f02:	e7c5      	b.n	8002e90 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>
 8002f04:	200006ac 	.word	0x200006ac
 8002f08:	08006442 	.word	0x08006442
 8002f0c:	080063f8 	.word	0x080063f8
 8002f10:	08006453 	.word	0x08006453
 8002f14:	08006457 	.word	0x08006457
 8002f18:	08006467 	.word	0x08006467

08002f1c <HAL_CAN_RxFifo0FullCallback>:

void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan){
	Serial_PutString("\nF0 oli full.");
 8002f1c:	4801      	ldr	r0, [pc, #4]	; (8002f24 <HAL_CAN_RxFifo0FullCallback+0x8>)
 8002f1e:	f000 baf3 	b.w	8003508 <Serial_PutString>
 8002f22:	bf00      	nop
 8002f24:	08006434 	.word	0x08006434

08002f28 <HAL_CAN_ErrorCallback>:

}

void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan){
	Serial_PutString("Can error:" + hcan->ErrorCode);
 8002f28:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002f2a:	4802      	ldr	r0, [pc, #8]	; (8002f34 <HAL_CAN_ErrorCallback+0xc>)
 8002f2c:	4418      	add	r0, r3
 8002f2e:	f000 baeb 	b.w	8003508 <Serial_PutString>
 8002f32:	bf00      	nop
 8002f34:	08006429 	.word	0x08006429

08002f38 <CanSend>:
}

void CanSend(uint8_t outData[8]){
 8002f38:	b500      	push	{lr}

	  CAN_TxHeaderTypeDef pTxHeader; //outgoing msg header
		  pTxHeader.DLC = 8;
 8002f3a:	2308      	movs	r3, #8
void CanSend(uint8_t outData[8]){
 8002f3c:	b089      	sub	sp, #36	; 0x24
		  pTxHeader.ExtId = 0;
		  pTxHeader.IDE = CAN_ID_STD;
		  pTxHeader.RTR = CAN_RTR_DATA;
		  pTxHeader.StdId = 889;
 8002f3e:	f240 3279 	movw	r2, #889	; 0x379
		  pTxHeader.DLC = 8;
 8002f42:	9306      	str	r3, [sp, #24]
		  pTxHeader.ExtId = 0;
 8002f44:	2300      	movs	r3, #0
		  pTxHeader.StdId = 889;
 8002f46:	9202      	str	r2, [sp, #8]
		  pTxHeader.TransmitGlobalTime = DISABLE;

	uint32_t pTxMailbox;

	HAL_CAN_AddTxMessage(&hcan1, &pTxHeader, outData, &pTxMailbox);
 8002f48:	a902      	add	r1, sp, #8
		  pTxHeader.ExtId = 0;
 8002f4a:	9303      	str	r3, [sp, #12]
	HAL_CAN_AddTxMessage(&hcan1, &pTxHeader, outData, &pTxMailbox);
 8002f4c:	4602      	mov	r2, r0
		  pTxHeader.IDE = CAN_ID_STD;
 8002f4e:	9304      	str	r3, [sp, #16]
		  pTxHeader.RTR = CAN_RTR_DATA;
 8002f50:	9305      	str	r3, [sp, #20]
		  pTxHeader.TransmitGlobalTime = DISABLE;
 8002f52:	f88d 301c 	strb.w	r3, [sp, #28]
	HAL_CAN_AddTxMessage(&hcan1, &pTxHeader, outData, &pTxMailbox);
 8002f56:	ab01      	add	r3, sp, #4
 8002f58:	4802      	ldr	r0, [pc, #8]	; (8002f64 <CanSend+0x2c>)
 8002f5a:	f7fe f937 	bl	80011cc <HAL_CAN_AddTxMessage>

}
 8002f5e:	b009      	add	sp, #36	; 0x24
 8002f60:	f85d fb04 	ldr.w	pc, [sp], #4
 8002f64:	20000708 	.word	0x20000708

08002f68 <MX_GPIO_Init>:
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f68:	4b14      	ldr	r3, [pc, #80]	; (8002fbc <MX_GPIO_Init+0x54>)
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8002f6a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f70:	f042 0201 	orr.w	r2, r2, #1
{
 8002f74:	b510      	push	{r4, lr}
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f76:	631a      	str	r2, [r3, #48]	; 0x30
{
 8002f78:	b088      	sub	sp, #32
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8002f7c:	4c10      	ldr	r4, [pc, #64]	; (8002fc0 <MX_GPIO_Init+0x58>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f7e:	f002 0201 	and.w	r2, r2, #1
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8002f82:	4620      	mov	r0, r4
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f84:	9201      	str	r2, [sp, #4]
 8002f86:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f8a:	f042 0202 	orr.w	r2, r2, #2
 8002f8e:	631a      	str	r2, [r3, #48]	; 0x30
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8002f90:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f94:	f003 0302 	and.w	r3, r3, #2
 8002f98:	9302      	str	r3, [sp, #8]
 8002f9a:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8002f9c:	f7fe fe1c 	bl	8001bd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002fa0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fa4:	a903      	add	r1, sp, #12
 8002fa6:	4620      	mov	r0, r4
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002fa8:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002faa:	2301      	movs	r3, #1
 8002fac:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fae:	2300      	movs	r3, #0
 8002fb0:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fb2:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fb4:	f7fe fd32 	bl	8001a1c <HAL_GPIO_Init>

}
 8002fb8:	b008      	add	sp, #32
 8002fba:	bd10      	pop	{r4, pc}
 8002fbc:	40023800 	.word	0x40023800
 8002fc0:	40020000 	.word	0x40020000

08002fc4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002fc4:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 8002fc6:	4815      	ldr	r0, [pc, #84]	; (800301c <MX_I2C1_Init+0x58>)
  hi2c1.Init.Timing = 0x00303D5B;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002fc8:	2201      	movs	r2, #1
  hi2c1.Init.Timing = 0x00303D5B;
 8002fca:	4b15      	ldr	r3, [pc, #84]	; (8003020 <MX_I2C1_Init+0x5c>)
 8002fcc:	4915      	ldr	r1, [pc, #84]	; (8003024 <MX_I2C1_Init+0x60>)
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002fce:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.Timing = 0x00303D5B;
 8002fd0:	e880 000a 	stmia.w	r0, {r1, r3}
  hi2c1.Init.OwnAddress1 = 0;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	6083      	str	r3, [r0, #8]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002fd8:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002fda:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002fdc:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002fde:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002fe0:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002fe2:	f7fe fe02 	bl	8001bea <HAL_I2C_Init>
 8002fe6:	b118      	cbz	r0, 8002ff0 <MX_I2C1_Init+0x2c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002fe8:	2142      	movs	r1, #66	; 0x42
 8002fea:	480f      	ldr	r0, [pc, #60]	; (8003028 <MX_I2C1_Init+0x64>)
 8002fec:	f000 f8fc 	bl	80031e8 <_Error_Handler>
  }

    /**Configure Analogue filter 
    */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002ff0:	2100      	movs	r1, #0
 8002ff2:	480a      	ldr	r0, [pc, #40]	; (800301c <MX_I2C1_Init+0x58>)
 8002ff4:	f7fe fe4a 	bl	8001c8c <HAL_I2CEx_ConfigAnalogFilter>
 8002ff8:	b118      	cbz	r0, 8003002 <MX_I2C1_Init+0x3e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002ffa:	2149      	movs	r1, #73	; 0x49
 8002ffc:	480a      	ldr	r0, [pc, #40]	; (8003028 <MX_I2C1_Init+0x64>)
 8002ffe:	f000 f8f3 	bl	80031e8 <_Error_Handler>
  }

    /**Configure Digital filter 
    */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003002:	2100      	movs	r1, #0
 8003004:	4805      	ldr	r0, [pc, #20]	; (800301c <MX_I2C1_Init+0x58>)
 8003006:	f7fe fe67 	bl	8001cd8 <HAL_I2CEx_ConfigDigitalFilter>
 800300a:	b128      	cbz	r0, 8003018 <MX_I2C1_Init+0x54>
  {
    _Error_Handler(__FILE__, __LINE__);
 800300c:	2150      	movs	r1, #80	; 0x50
 800300e:	4806      	ldr	r0, [pc, #24]	; (8003028 <MX_I2C1_Init+0x64>)
  }

}
 8003010:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8003014:	f000 b8e8 	b.w	80031e8 <_Error_Handler>
 8003018:	bd08      	pop	{r3, pc}
 800301a:	bf00      	nop
 800301c:	20000730 	.word	0x20000730
 8003020:	00303d5b 	.word	0x00303d5b
 8003024:	40005400 	.word	0x40005400
 8003028:	08006479 	.word	0x08006479

0800302c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800302c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(i2cHandle->Instance==I2C1)
 800302e:	6802      	ldr	r2, [r0, #0]
 8003030:	4b0f      	ldr	r3, [pc, #60]	; (8003070 <HAL_I2C_MspInit+0x44>)
 8003032:	429a      	cmp	r2, r3
 8003034:	d118      	bne.n	8003068 <HAL_I2C_MspInit+0x3c>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003036:	23c0      	movs	r3, #192	; 0xc0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003038:	480e      	ldr	r0, [pc, #56]	; (8003074 <HAL_I2C_MspInit+0x48>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800303a:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800303c:	2312      	movs	r3, #18
 800303e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003040:	2301      	movs	r3, #1
 8003042:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003044:	2303      	movs	r3, #3
 8003046:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003048:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800304a:	eb0d 0103 	add.w	r1, sp, r3
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800304e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003050:	f7fe fce4 	bl	8001a1c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003054:	4b08      	ldr	r3, [pc, #32]	; (8003078 <HAL_I2C_MspInit+0x4c>)
 8003056:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003058:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 800305c:	641a      	str	r2, [r3, #64]	; 0x40
 800305e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003060:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003064:	9300      	str	r3, [sp, #0]
 8003066:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8003068:	b007      	add	sp, #28
 800306a:	f85d fb04 	ldr.w	pc, [sp], #4
 800306e:	bf00      	nop
 8003070:	40005400 	.word	0x40005400
 8003074:	40020400 	.word	0x40020400
 8003078:	40023800 	.word	0x40023800

0800307c <SystemClock_Config>:
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 800307c:	4b27      	ldr	r3, [pc, #156]	; (800311c <SystemClock_Config+0xa0>)
 800307e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003080:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
{
 8003084:	b510      	push	{r4, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 8003086:	641a      	str	r2, [r3, #64]	; 0x40
{
 8003088:	b0b4      	sub	sp, #208	; 0xd0
  __HAL_RCC_PWR_CLK_ENABLE();
 800308a:	6c1b      	ldr	r3, [r3, #64]	; 0x40

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800308c:	4a24      	ldr	r2, [pc, #144]	; (8003120 <SystemClock_Config+0xa4>)
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800308e:	a808      	add	r0, sp, #32
  __HAL_RCC_PWR_CLK_ENABLE();
 8003090:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003094:	9301      	str	r3, [sp, #4]
 8003096:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8003098:	6813      	ldr	r3, [r2, #0]
 800309a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800309e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80030a2:	6013      	str	r3, [r2, #0]
 80030a4:	6813      	ldr	r3, [r2, #0]
 80030a6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80030aa:	9302      	str	r3, [sp, #8]
 80030ac:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80030ae:	2302      	movs	r3, #2
 80030b0:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80030b2:	2301      	movs	r3, #1
 80030b4:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80030b6:	2310      	movs	r3, #16
 80030b8:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80030ba:	2300      	movs	r3, #0
 80030bc:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80030be:	f7fe fe31 	bl	8001d24 <HAL_RCC_OscConfig>
 80030c2:	4601      	mov	r1, r0
 80030c4:	b100      	cbz	r0, 80030c8 <SystemClock_Config+0x4c>
 80030c6:	e7fe      	b.n	80030c6 <SystemClock_Config+0x4a>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80030c8:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80030ca:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80030cc:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80030ce:	9006      	str	r0, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80030d0:	9007      	str	r0, [sp, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80030d2:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80030d4:	9303      	str	r3, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80030d6:	f7fe ffe7 	bl	80020a8 <HAL_RCC_ClockConfig>
 80030da:	b100      	cbz	r0, 80030de <SystemClock_Config+0x62>
 80030dc:	e7fe      	b.n	80030dc <SystemClock_Config+0x60>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 80030de:	f244 0340 	movw	r3, #16448	; 0x4040
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80030e2:	9023      	str	r0, [sp, #140]	; 0x8c
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80030e4:	902b      	str	r0, [sp, #172]	; 0xac
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80030e6:	a814      	add	r0, sp, #80	; 0x50
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 80030e8:	9314      	str	r3, [sp, #80]	; 0x50
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80030ea:	f7ff f8a1 	bl	8002230 <HAL_RCCEx_PeriphCLKConfig>
 80030ee:	4604      	mov	r4, r0
 80030f0:	b100      	cbz	r0, 80030f4 <SystemClock_Config+0x78>
 80030f2:	e7fe      	b.n	80030f2 <SystemClock_Config+0x76>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80030f4:	f7ff f876 	bl	80021e4 <HAL_RCC_GetHCLKFreq>
 80030f8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80030fc:	fbb0 f0f3 	udiv	r0, r0, r3
 8003100:	f7fe fab6 	bl	8001670 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8003104:	2004      	movs	r0, #4
 8003106:	f7fe fac9 	bl	800169c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800310a:	4622      	mov	r2, r4
 800310c:	4621      	mov	r1, r4
 800310e:	f04f 30ff 	mov.w	r0, #4294967295
 8003112:	f7fe fa69 	bl	80015e8 <HAL_NVIC_SetPriority>
}
 8003116:	b034      	add	sp, #208	; 0xd0
 8003118:	bd10      	pop	{r4, pc}
 800311a:	bf00      	nop
 800311c:	40023800 	.word	0x40023800
 8003120:	40007000 	.word	0x40007000

08003124 <main>:
{
 8003124:	b570      	push	{r4, r5, r6, lr}
 8003126:	b094      	sub	sp, #80	; 0x50
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_15);
 8003128:	4d2a      	ldr	r5, [pc, #168]	; (80031d4 <main+0xb0>)
  HAL_Init();
 800312a:	f7fd ff0d 	bl	8000f48 <HAL_Init>
	  uint8_t aData[] = {1,2,3,4,5,6,7,8};
 800312e:	4c2a      	ldr	r4, [pc, #168]	; (80031d8 <main+0xb4>)
  SystemClock_Config();
 8003130:	f7ff ffa4 	bl	800307c <SystemClock_Config>
	  if(HAL_CAN_AddTxMessage(&hcan1, &pTxHeader, aData, &pTxMailbox)==HAL_OK) Serial_PutString("hal saadetud  ok\n");
 8003134:	4e29      	ldr	r6, [pc, #164]	; (80031dc <main+0xb8>)
  MX_GPIO_Init();
 8003136:	f7ff ff17 	bl	8002f68 <MX_GPIO_Init>
  MX_CAN1_Init();
 800313a:	f7ff fe25 	bl	8002d88 <MX_CAN1_Init>
  MX_I2C1_Init();
 800313e:	f7ff ff41 	bl	8002fc4 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8003142:	f000 f991 	bl	8003468 <MX_USART1_UART_Init>
	  pTxHeader.DLC = 8;
 8003146:	2308      	movs	r3, #8
	  pTxHeader.StdId = 123;
 8003148:	227b      	movs	r2, #123	; 0x7b
  	  canFilter.FilterBank = 13;
 800314a:	210d      	movs	r1, #13
	  pTxHeader.DLC = 8;
 800314c:	9308      	str	r3, [sp, #32]
	  pTxHeader.ExtId = 0;
 800314e:	2300      	movs	r3, #0
	  pTxHeader.StdId = 123;
 8003150:	9204      	str	r2, [sp, #16]
  	  canFilter.FilterActivation = ENABLE;
 8003152:	2201      	movs	r2, #1
  	  canFilter.FilterBank = 13;
 8003154:	910f      	str	r1, [sp, #60]	; 0x3c
  HAL_CAN_ConfigFilter(&hcan1, &canFilter);
 8003156:	a90a      	add	r1, sp, #40	; 0x28
 8003158:	4820      	ldr	r0, [pc, #128]	; (80031dc <main+0xb8>)
	  pTxHeader.ExtId = 0;
 800315a:	9305      	str	r3, [sp, #20]
	  pTxHeader.IDE = CAN_ID_STD;
 800315c:	9306      	str	r3, [sp, #24]
	  pTxHeader.RTR = CAN_RTR_DATA;
 800315e:	9307      	str	r3, [sp, #28]
	  pTxHeader.TransmitGlobalTime = DISABLE;
 8003160:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
  	  canFilter.FilterIdHigh = 0x0000;
 8003164:	930a      	str	r3, [sp, #40]	; 0x28
	  canFilter.FilterIdLow = 0x0000;
 8003166:	930b      	str	r3, [sp, #44]	; 0x2c
	  canFilter.FilterMaskIdHigh = 0x0000;
 8003168:	930c      	str	r3, [sp, #48]	; 0x30
	  canFilter.FilterMaskIdLow = 0x0000;
 800316a:	930d      	str	r3, [sp, #52]	; 0x34
  	  canFilter.FilterFIFOAssignment = CAN_RX_FIFO0;
 800316c:	930e      	str	r3, [sp, #56]	; 0x38
  	  canFilter.FilterActivation = ENABLE;
 800316e:	9212      	str	r2, [sp, #72]	; 0x48
  	  canFilter.FilterMode = CAN_FILTERMODE_IDMASK;
 8003170:	9310      	str	r3, [sp, #64]	; 0x40
  	  canFilter.FilterScale = CAN_FILTERSCALE_32BIT;
 8003172:	9211      	str	r2, [sp, #68]	; 0x44
  HAL_CAN_ConfigFilter(&hcan1, &canFilter);
 8003174:	f7fd ff93 	bl	800109e <HAL_CAN_ConfigFilter>
  HAL_CAN_Start(&hcan1);
 8003178:	4818      	ldr	r0, [pc, #96]	; (80031dc <main+0xb8>)
 800317a:	f7fd fffc 	bl	8001176 <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 800317e:	2102      	movs	r1, #2
 8003180:	4816      	ldr	r0, [pc, #88]	; (80031dc <main+0xb8>)
 8003182:	f7fe f902 	bl	800138a <HAL_CAN_ActivateNotification>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_ERROR );
 8003186:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800318a:	4814      	ldr	r0, [pc, #80]	; (80031dc <main+0xb8>)
 800318c:	f7fe f8fd 	bl	800138a <HAL_CAN_ActivateNotification>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_FULL);
 8003190:	2104      	movs	r1, #4
 8003192:	4812      	ldr	r0, [pc, #72]	; (80031dc <main+0xb8>)
 8003194:	f7fe f8f9 	bl	800138a <HAL_CAN_ActivateNotification>
  Serial_PutString("Init all done!\n");
 8003198:	4811      	ldr	r0, [pc, #68]	; (80031e0 <main+0xbc>)
 800319a:	f000 f9b5 	bl	8003508 <Serial_PutString>
  HAL_Delay(100);
 800319e:	2064      	movs	r0, #100	; 0x64
 80031a0:	f7fd fef0 	bl	8000f84 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_15);
 80031a4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80031a8:	4628      	mov	r0, r5
 80031aa:	f7fe fd1a 	bl	8001be2 <HAL_GPIO_TogglePin>
	  uint8_t aData[] = {1,2,3,4,5,6,7,8};
 80031ae:	6820      	ldr	r0, [r4, #0]
 80031b0:	6861      	ldr	r1, [r4, #4]
 80031b2:	ab02      	add	r3, sp, #8
	  if(HAL_CAN_AddTxMessage(&hcan1, &pTxHeader, aData, &pTxMailbox)==HAL_OK) Serial_PutString("hal saadetud  ok\n");
 80031b4:	aa02      	add	r2, sp, #8
	  uint8_t aData[] = {1,2,3,4,5,6,7,8};
 80031b6:	c303      	stmia	r3!, {r0, r1}
	  if(HAL_CAN_AddTxMessage(&hcan1, &pTxHeader, aData, &pTxMailbox)==HAL_OK) Serial_PutString("hal saadetud  ok\n");
 80031b8:	ab01      	add	r3, sp, #4
 80031ba:	a904      	add	r1, sp, #16
 80031bc:	4630      	mov	r0, r6
 80031be:	f7fe f805 	bl	80011cc <HAL_CAN_AddTxMessage>
 80031c2:	b910      	cbnz	r0, 80031ca <main+0xa6>
 80031c4:	4807      	ldr	r0, [pc, #28]	; (80031e4 <main+0xc0>)
 80031c6:	f000 f99f 	bl	8003508 <Serial_PutString>
	  HAL_Delay(500);
 80031ca:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80031ce:	f7fd fed9 	bl	8000f84 <HAL_Delay>
  {
 80031d2:	e7e7      	b.n	80031a4 <main+0x80>
 80031d4:	40020000 	.word	0x40020000
 80031d8:	08006400 	.word	0x08006400
 80031dc:	20000708 	.word	0x20000708
 80031e0:	08006486 	.word	0x08006486
 80031e4:	08006496 	.word	0x08006496

080031e8 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 80031e8:	e7fe      	b.n	80031e8 <_Error_Handler>
	...

080031ec <FLASH_Erase>:
		  Serial_PutString("Error in erasing\r");
	  }

}

int FLASH_Erase(){
 80031ec:	b510      	push	{r4, lr}
	  HAL_StatusTypeDef status;

	  Serial_PutString("Erasing flash..\n");
 80031ee:	4816      	ldr	r0, [pc, #88]	; (8003248 <FLASH_Erase+0x5c>)
int FLASH_Erase(){
 80031f0:	b086      	sub	sp, #24
	  Serial_PutString("Erasing flash..\n");
 80031f2:	f000 f989 	bl	8003508 <Serial_PutString>

	  HAL_FLASH_Unlock();
 80031f6:	f7fe fb01 	bl	80017fc <HAL_FLASH_Unlock>
	  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR );
 80031fa:	2273      	movs	r2, #115	; 0x73
 80031fc:	4b13      	ldr	r3, [pc, #76]	; (800324c <FLASH_Erase+0x60>)
	  FLASH_EraseInitTypeDef pEraseInit;
	  	  pEraseInit.Sector = FLASH_SECTOR_3;
	  	  pEraseInit.NbSectors = 7-3;
	  	  pEraseInit.VoltageRange = VOLTAGE_RANGE_3;
	  	  pEraseInit.TypeErase = FLASH_TYPEERASE_SECTORS;
	  uint32_t SectorError = 0xFFFFFFFFU;
 80031fe:	a906      	add	r1, sp, #24

	  status = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8003200:	a802      	add	r0, sp, #8
	  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR );
 8003202:	60da      	str	r2, [r3, #12]
	  	  pEraseInit.Sector = FLASH_SECTOR_3;
 8003204:	2303      	movs	r3, #3
 8003206:	9303      	str	r3, [sp, #12]
	  	  pEraseInit.NbSectors = 7-3;
 8003208:	2304      	movs	r3, #4
 800320a:	9304      	str	r3, [sp, #16]
	  	  pEraseInit.VoltageRange = VOLTAGE_RANGE_3;
 800320c:	2302      	movs	r3, #2
 800320e:	9305      	str	r3, [sp, #20]
	  	  pEraseInit.TypeErase = FLASH_TYPEERASE_SECTORS;
 8003210:	2300      	movs	r3, #0
 8003212:	9302      	str	r3, [sp, #8]
	  uint32_t SectorError = 0xFFFFFFFFU;
 8003214:	f04f 33ff 	mov.w	r3, #4294967295
 8003218:	f841 3d14 	str.w	r3, [r1, #-20]!
	  status = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 800321c:	f7fe fbb2 	bl	8001984 <HAL_FLASHEx_Erase>
	  if(status ==  HAL_OK){Serial_PutString("Successfully erased!\n");}
 8003220:	4604      	mov	r4, r0
 8003222:	b970      	cbnz	r0, 8003242 <FLASH_Erase+0x56>
 8003224:	480a      	ldr	r0, [pc, #40]	; (8003250 <FLASH_Erase+0x64>)
	    else{Serial_PutString("Erase failed");}
 8003226:	f000 f96f 	bl	8003508 <Serial_PutString>
	  if(SectorError ==  0xFFFFFFFFU){Serial_PutString("Flash erased successfully.\n"); }
 800322a:	9b01      	ldr	r3, [sp, #4]
 800322c:	3301      	adds	r3, #1
 800322e:	bf0c      	ite	eq
 8003230:	4808      	ldreq	r0, [pc, #32]	; (8003254 <FLASH_Erase+0x68>)
	  	else {Serial_PutString("Error in erasing\r");}
 8003232:	4809      	ldrne	r0, [pc, #36]	; (8003258 <FLASH_Erase+0x6c>)
 8003234:	f000 f968 	bl	8003508 <Serial_PutString>

	  HAL_FLASH_Lock();
 8003238:	f7fe faf2 	bl	8001820 <HAL_FLASH_Lock>
	  return(status);
}
 800323c:	4620      	mov	r0, r4
 800323e:	b006      	add	sp, #24
 8003240:	bd10      	pop	{r4, pc}
	    else{Serial_PutString("Erase failed");}
 8003242:	4806      	ldr	r0, [pc, #24]	; (800325c <FLASH_Erase+0x70>)
 8003244:	e7ef      	b.n	8003226 <FLASH_Erase+0x3a>
 8003246:	bf00      	nop
 8003248:	080064a8 	.word	0x080064a8
 800324c:	40023c00 	.word	0x40023c00
 8003250:	080064b9 	.word	0x080064b9
 8003254:	080064dc 	.word	0x080064dc
 8003258:	080064f8 	.word	0x080064f8
 800325c:	080064cf 	.word	0x080064cf

08003260 <FLASH_Init>:
void FLASH_Init(void){
 8003260:	b508      	push	{r3, lr}
	  HAL_FLASH_Unlock();
 8003262:	f7fe facb 	bl	80017fc <HAL_FLASH_Unlock>
	  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_OPERR |
 8003266:	22f3      	movs	r2, #243	; 0xf3
 8003268:	4b09      	ldr	r3, [pc, #36]	; (8003290 <FLASH_Init+0x30>)
 800326a:	60da      	str	r2, [r3, #12]
	  HAL_FLASH_Lock();
 800326c:	f7fe fad8 	bl	8001820 <HAL_FLASH_Lock>
	  if(FLASH_Erase()==0) {
 8003270:	f7ff ffbc 	bl	80031ec <FLASH_Erase>
 8003274:	b938      	cbnz	r0, 8003286 <FLASH_Init+0x26>
		  CanSend(ACK);
 8003276:	4807      	ldr	r0, [pc, #28]	; (8003294 <FLASH_Init+0x34>)
 8003278:	f7ff fe5e 	bl	8002f38 <CanSend>
		  Serial_PutString("Starting to reprogram flash..\n");
 800327c:	4806      	ldr	r0, [pc, #24]	; (8003298 <FLASH_Init+0x38>)
}
 800327e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		  Serial_PutString("Error in erasing\r");
 8003282:	f000 b941 	b.w	8003508 <Serial_PutString>
		  CanSend(NACK);
 8003286:	4805      	ldr	r0, [pc, #20]	; (800329c <FLASH_Init+0x3c>)
 8003288:	f7ff fe56 	bl	8002f38 <CanSend>
		  Serial_PutString("Error in erasing\r");
 800328c:	4804      	ldr	r0, [pc, #16]	; (80032a0 <FLASH_Init+0x40>)
 800328e:	e7f6      	b.n	800327e <FLASH_Init+0x1e>
 8003290:	40023c00 	.word	0x40023c00
 8003294:	20000008 	.word	0x20000008
 8003298:	0800650a 	.word	0x0800650a
 800329c:	20000010 	.word	0x20000010
 80032a0:	080064f8 	.word	0x080064f8

080032a4 <FLASH_Readout>:

void FLASH_Readout(){
	Serial_PutString("Readout from flash..");
 80032a4:	4801      	ldr	r0, [pc, #4]	; (80032ac <FLASH_Readout+0x8>)
 80032a6:	f000 b92f 	b.w	8003508 <Serial_PutString>
 80032aa:	bf00      	nop
 80032ac:	08006529 	.word	0x08006529

080032b0 <readeraFlash>:
void readeraFlash(uint8_t *inData){
 80032b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t FlashEraseCode[8] = {1,2,3,4,4,3,2,1};
 80032b2:	4b13      	ldr	r3, [pc, #76]	; (8003300 <readeraFlash+0x50>)
void readeraFlash(uint8_t *inData){
 80032b4:	4604      	mov	r4, r0
	uint8_t FlashEraseCode[8] = {1,2,3,4,4,3,2,1};
 80032b6:	466a      	mov	r2, sp
 80032b8:	6859      	ldr	r1, [r3, #4]
 80032ba:	6818      	ldr	r0, [r3, #0]
 80032bc:	c203      	stmia	r2!, {r0, r1}
	uint8_t FlashInitCode[8] = {1,2,3,4,5,6,7,8};
 80032be:	f853 0f08 	ldr.w	r0, [r3, #8]!
 80032c2:	6859      	ldr	r1, [r3, #4]
 80032c4:	c203      	stmia	r2!, {r0, r1}
	if(memcmp(inData, FlashEraseCode, 8)==0) FLASH_Erase();
 80032c6:	2208      	movs	r2, #8
 80032c8:	4669      	mov	r1, sp
 80032ca:	4620      	mov	r0, r4
 80032cc:	f000 f97c 	bl	80035c8 <memcmp>
 80032d0:	b920      	cbnz	r0, 80032dc <readeraFlash+0x2c>
}
 80032d2:	b004      	add	sp, #16
 80032d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if(memcmp(inData, FlashEraseCode, 8)==0) FLASH_Erase();
 80032d8:	f7ff bf88 	b.w	80031ec <FLASH_Erase>
	else if(memcmp(inData, FlashInitCode, 8)==0) FLASH_Init();
 80032dc:	2208      	movs	r2, #8
 80032de:	4620      	mov	r0, r4
 80032e0:	eb0d 0102 	add.w	r1, sp, r2
 80032e4:	f000 f970 	bl	80035c8 <memcmp>
 80032e8:	b920      	cbnz	r0, 80032f4 <readeraFlash+0x44>
}
 80032ea:	b004      	add	sp, #16
 80032ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	else if(memcmp(inData, FlashInitCode, 8)==0) FLASH_Init();
 80032f0:	f7ff bfb6 	b.w	8003260 <FLASH_Init>
}
 80032f4:	b004      	add	sp, #16
 80032f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	else FLASH_Readout();
 80032fa:	f7ff bfd3 	b.w	80032a4 <FLASH_Readout>
 80032fe:	bf00      	nop
 8003300:	08006408 	.word	0x08006408

08003304 <FLASH_Write>:
}

void FLASH_Write(uint8_t *data){
 8003304:	b570      	push	{r4, r5, r6, lr}
 8003306:	4604      	mov	r4, r0

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8003308:	2201      	movs	r2, #1
 800330a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800330e:	4814      	ldr	r0, [pc, #80]	; (8003360 <FLASH_Write+0x5c>)
 8003310:	f7fe fc62 	bl	8001bd8 <HAL_GPIO_WritePin>

	HAL_StatusTypeDef status;
	uint8_t databuf[8];
	memcpy(databuf, data, 8);
 8003314:	6826      	ldr	r6, [r4, #0]
 8003316:	6865      	ldr	r5, [r4, #4]
	uint64_t ddata = *(uint64_t*)databuf ; //:= binary.LittleEndian.Uint64(data);
	//sprintf(&ddata, "%PRIu8", databuf);

	HAL_FLASH_Unlock();
 8003318:	f7fe fa70 	bl	80017fc <HAL_FLASH_Unlock>
	  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR );

		//status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, flashAddr, ddata); //8 Bytes = 64bit
		status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, flashAddr, ddata); //4 Bytes = 32bit
 800331c:	4c11      	ldr	r4, [pc, #68]	; (8003364 <FLASH_Write+0x60>)
	  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR );
 800331e:	2273      	movs	r2, #115	; 0x73
 8003320:	4b11      	ldr	r3, [pc, #68]	; (8003368 <FLASH_Write+0x64>)
		status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, flashAddr, ddata); //4 Bytes = 32bit
 8003322:	2002      	movs	r0, #2
	  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR );
 8003324:	60da      	str	r2, [r3, #12]
		status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, flashAddr, ddata); //4 Bytes = 32bit
 8003326:	4632      	mov	r2, r6
 8003328:	462b      	mov	r3, r5
 800332a:	6821      	ldr	r1, [r4, #0]
 800332c:	f7fe faae 	bl	800188c <HAL_FLASH_Program>

		if(status ==  HAL_OK){
 8003330:	b978      	cbnz	r0, 8003352 <FLASH_Write+0x4e>
			flashAddr = flashAddr + 4;
 8003332:	6823      	ldr	r3, [r4, #0]
			CanSend(ACK);
 8003334:	480d      	ldr	r0, [pc, #52]	; (800336c <FLASH_Write+0x68>)
			flashAddr = flashAddr + 4;
 8003336:	3304      	adds	r3, #4
 8003338:	6023      	str	r3, [r4, #0]
			CanSend(ACK);
 800333a:	f7ff fdfd 	bl	8002f38 <CanSend>
		else{
			CanSend(NACK);
			Serial_PutString("Programming failed\n");
		}

		HAL_FLASH_Lock();
 800333e:	f7fe fa6f 	bl	8001820 <HAL_FLASH_Lock>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8003342:	2200      	movs	r2, #0
 8003344:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003348:	4805      	ldr	r0, [pc, #20]	; (8003360 <FLASH_Write+0x5c>)
}
 800334a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 800334e:	f7fe bc43 	b.w	8001bd8 <HAL_GPIO_WritePin>
			CanSend(NACK);
 8003352:	4807      	ldr	r0, [pc, #28]	; (8003370 <FLASH_Write+0x6c>)
 8003354:	f7ff fdf0 	bl	8002f38 <CanSend>
			Serial_PutString("Programming failed\n");
 8003358:	4806      	ldr	r0, [pc, #24]	; (8003374 <FLASH_Write+0x70>)
 800335a:	f000 f8d5 	bl	8003508 <Serial_PutString>
 800335e:	e7ee      	b.n	800333e <FLASH_Write+0x3a>
 8003360:	40020000 	.word	0x40020000
 8003364:	20000018 	.word	0x20000018
 8003368:	40023c00 	.word	0x40023c00
 800336c:	20000008 	.word	0x20000008
 8003370:	20000010 	.word	0x20000010
 8003374:	0800653e 	.word	0x0800653e

08003378 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003378:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_1);
 800337a:	2006      	movs	r0, #6
 800337c:	f7fe f922 	bl	80015c4 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8003380:	2200      	movs	r2, #0
 8003382:	f06f 000b 	mvn.w	r0, #11
 8003386:	4611      	mov	r1, r2
 8003388:	f7fe f92e 	bl	80015e8 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800338c:	2200      	movs	r2, #0
 800338e:	f06f 000a 	mvn.w	r0, #10
 8003392:	4611      	mov	r1, r2
 8003394:	f7fe f928 	bl	80015e8 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8003398:	2200      	movs	r2, #0
 800339a:	f06f 0009 	mvn.w	r0, #9
 800339e:	4611      	mov	r1, r2
 80033a0:	f7fe f922 	bl	80015e8 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 80033a4:	2200      	movs	r2, #0
 80033a6:	f06f 0004 	mvn.w	r0, #4
 80033aa:	4611      	mov	r1, r2
 80033ac:	f7fe f91c 	bl	80015e8 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80033b0:	2200      	movs	r2, #0
 80033b2:	f06f 0003 	mvn.w	r0, #3
 80033b6:	4611      	mov	r1, r2
 80033b8:	f7fe f916 	bl	80015e8 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80033bc:	2200      	movs	r2, #0
 80033be:	f06f 0001 	mvn.w	r0, #1
 80033c2:	4611      	mov	r1, r2
 80033c4:	f7fe f910 	bl	80015e8 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80033c8:	2200      	movs	r2, #0
 80033ca:	f04f 30ff 	mov.w	r0, #4294967295
 80033ce:	4611      	mov	r1, r2

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80033d0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80033d4:	f7fe b908 	b.w	80015e8 <HAL_NVIC_SetPriority>

080033d8 <NMI_Handler>:
 80033d8:	4770      	bx	lr

080033da <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80033da:	e7fe      	b.n	80033da <HardFault_Handler>

080033dc <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 80033dc:	e7fe      	b.n	80033dc <MemManage_Handler>

080033de <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 80033de:	e7fe      	b.n	80033de <BusFault_Handler>

080033e0 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80033e0:	e7fe      	b.n	80033e0 <UsageFault_Handler>

080033e2 <SVC_Handler>:
 80033e2:	4770      	bx	lr

080033e4 <DebugMon_Handler>:
 80033e4:	4770      	bx	lr

080033e6 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 80033e6:	4770      	bx	lr

080033e8 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80033e8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80033ea:	f7fd fdb9 	bl	8000f60 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80033ee:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 80033f2:	f7fe b960 	b.w	80016b6 <HAL_SYSTICK_IRQHandler>
	...

080033f8 <CAN1_SCE_IRQHandler>:
void CAN1_SCE_IRQHandler(void)
{
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80033f8:	4801      	ldr	r0, [pc, #4]	; (8003400 <CAN1_SCE_IRQHandler+0x8>)
 80033fa:	f7fd bfe4 	b.w	80013c6 <HAL_CAN_IRQHandler>
 80033fe:	bf00      	nop
 8003400:	20000708 	.word	0x20000708

08003404 <CAN1_RX1_IRQHandler>:
 8003404:	f7ff bff8 	b.w	80033f8 <CAN1_SCE_IRQHandler>

08003408 <CAN1_RX0_IRQHandler>:
 8003408:	f7ff bff6 	b.w	80033f8 <CAN1_SCE_IRQHandler>

0800340c <CAN1_TX_IRQHandler>:
 800340c:	f7ff bff4 	b.w	80033f8 <CAN1_SCE_IRQHandler>

08003410 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003410:	4801      	ldr	r0, [pc, #4]	; (8003418 <USART1_IRQHandler+0x8>)
 8003412:	f7ff ba0f 	b.w	8002834 <HAL_UART_IRQHandler>
 8003416:	bf00      	nop
 8003418:	2000077c 	.word	0x2000077c

0800341c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800341c:	490f      	ldr	r1, [pc, #60]	; (800345c <SystemInit+0x40>)
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800341e:	2000      	movs	r0, #0
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003420:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8003424:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003428:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->CR |= (uint32_t)0x00000001;
 800342c:	4b0c      	ldr	r3, [pc, #48]	; (8003460 <SystemInit+0x44>)
 800342e:	681a      	ldr	r2, [r3, #0]
 8003430:	f042 0201 	orr.w	r2, r2, #1
 8003434:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8003436:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003438:	681a      	ldr	r2, [r3, #0]
 800343a:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800343e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003442:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003444:	4a07      	ldr	r2, [pc, #28]	; (8003464 <SystemInit+0x48>)
 8003446:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800344e:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003450:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003452:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003456:	608b      	str	r3, [r1, #8]
 8003458:	4770      	bx	lr
 800345a:	bf00      	nop
 800345c:	e000ed00 	.word	0xe000ed00
 8003460:	40023800 	.word	0x40023800
 8003464:	24003010 	.word	0x24003010

08003468 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003468:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
 800346a:	480d      	ldr	r0, [pc, #52]	; (80034a0 <MX_USART1_UART_Init+0x38>)
  huart1.Init.BaudRate = 115200;
 800346c:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8003470:	4b0c      	ldr	r3, [pc, #48]	; (80034a4 <MX_USART1_UART_Init+0x3c>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003472:	220c      	movs	r2, #12
  huart1.Init.BaudRate = 115200;
 8003474:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003478:	2300      	movs	r3, #0
  huart1.Init.Mode = UART_MODE_TX_RX;
 800347a:	6142      	str	r2, [r0, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800347c:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800347e:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003480:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003482:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003484:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_ENABLE;
 8003486:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800348a:	6203      	str	r3, [r0, #32]
  //huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_SWAP_INIT;
  //huart1.AdvancedInit.Swap = UART_ADVFEATURE_SWAP_ENABLE;
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800348c:	f7ff fc49 	bl	8002d22 <HAL_UART_Init>
 8003490:	b128      	cbz	r0, 800349e <MX_USART1_UART_Init+0x36>
  {
    _Error_Handler(__FILE__, __LINE__);
 8003492:	2146      	movs	r1, #70	; 0x46
 8003494:	4804      	ldr	r0, [pc, #16]	; (80034a8 <MX_USART1_UART_Init+0x40>)
  }

}
 8003496:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 800349a:	f7ff bea5 	b.w	80031e8 <_Error_Handler>
 800349e:	bd08      	pop	{r3, pc}
 80034a0:	2000077c 	.word	0x2000077c
 80034a4:	40011000 	.word	0x40011000
 80034a8:	0800656a 	.word	0x0800656a

080034ac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART1)
 80034ac:	6802      	ldr	r2, [r0, #0]
 80034ae:	4b14      	ldr	r3, [pc, #80]	; (8003500 <HAL_UART_MspInit+0x54>)
 80034b0:	429a      	cmp	r2, r3
{
 80034b2:	b510      	push	{r4, lr}
 80034b4:	b086      	sub	sp, #24
  if(uartHandle->Instance==USART1)
 80034b6:	d121      	bne.n	80034fc <HAL_UART_MspInit+0x50>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80034b8:	f503 3394 	add.w	r3, r3, #75776	; 0x12800
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034bc:	2400      	movs	r4, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034be:	a901      	add	r1, sp, #4
 80034c0:	4810      	ldr	r0, [pc, #64]	; (8003504 <HAL_UART_MspInit+0x58>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80034c2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80034c4:	f042 0210 	orr.w	r2, r2, #16
 80034c8:	645a      	str	r2, [r3, #68]	; 0x44
 80034ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034cc:	9403      	str	r4, [sp, #12]
    __HAL_RCC_USART1_CLK_ENABLE();
 80034ce:	f003 0310 	and.w	r3, r3, #16
 80034d2:	9300      	str	r3, [sp, #0]
 80034d4:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80034d6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80034da:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034dc:	2302      	movs	r3, #2
 80034de:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034e0:	2303      	movs	r3, #3
 80034e2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80034e4:	2307      	movs	r3, #7
 80034e6:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034e8:	f7fe fa98 	bl	8001a1c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80034ec:	2025      	movs	r0, #37	; 0x25
 80034ee:	4622      	mov	r2, r4
 80034f0:	4621      	mov	r1, r4
 80034f2:	f7fe f879 	bl	80015e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80034f6:	2025      	movs	r0, #37	; 0x25
 80034f8:	f7fe f8ae 	bl	8001658 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80034fc:	b006      	add	sp, #24
 80034fe:	bd10      	pop	{r4, pc}
 8003500:	40011000 	.word	0x40011000
 8003504:	40020000 	.word	0x40020000

08003508 <Serial_PutString>:
  /* USER CODE END USART1_MspDeInit 1 */
  }
} 

/* USER CODE BEGIN 1 */
void Serial_PutString(char* p_string){
 8003508:	b570      	push	{r4, r5, r6, lr}
 800350a:	4605      	mov	r5, r0
	uint16_t length = (uint16_t)strlen(p_string);
	while(HAL_UART_Transmit(&huart1, (uint8_t*)p_string, length, HAL_UART_TIMEOUT_VALUE)!=HAL_OK);
 800350c:	4c06      	ldr	r4, [pc, #24]	; (8003528 <Serial_PutString+0x20>)
	uint16_t length = (uint16_t)strlen(p_string);
 800350e:	f7fc fe87 	bl	8000220 <strlen>
 8003512:	b286      	uxth	r6, r0
	while(HAL_UART_Transmit(&huart1, (uint8_t*)p_string, length, HAL_UART_TIMEOUT_VALUE)!=HAL_OK);
 8003514:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003518:	4632      	mov	r2, r6
 800351a:	4629      	mov	r1, r5
 800351c:	4620      	mov	r0, r4
 800351e:	f7ff f8f5 	bl	800270c <HAL_UART_Transmit>
 8003522:	2800      	cmp	r0, #0
 8003524:	d1f6      	bne.n	8003514 <Serial_PutString+0xc>
}
 8003526:	bd70      	pop	{r4, r5, r6, pc}
 8003528:	2000077c 	.word	0x2000077c

0800352c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800352c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003564 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003530:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003532:	e003      	b.n	800353c <LoopCopyDataInit>

08003534 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003534:	4b0c      	ldr	r3, [pc, #48]	; (8003568 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003536:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003538:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800353a:	3104      	adds	r1, #4

0800353c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800353c:	480b      	ldr	r0, [pc, #44]	; (800356c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800353e:	4b0c      	ldr	r3, [pc, #48]	; (8003570 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003540:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003542:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003544:	d3f6      	bcc.n	8003534 <CopyDataInit>
  ldr  r2, =_sbss
 8003546:	4a0b      	ldr	r2, [pc, #44]	; (8003574 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003548:	e002      	b.n	8003550 <LoopFillZerobss>

0800354a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800354a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800354c:	f842 3b04 	str.w	r3, [r2], #4

08003550 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003550:	4b09      	ldr	r3, [pc, #36]	; (8003578 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003552:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003554:	d3f9      	bcc.n	800354a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003556:	f7ff ff61 	bl	800341c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800355a:	f000 f811 	bl	8003580 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800355e:	f7ff fde1 	bl	8003124 <main>
  bx  lr    
 8003562:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003564:	20040000 	.word	0x20040000
  ldr  r3, =_sidata
 8003568:	080067f8 	.word	0x080067f8
  ldr  r0, =_sdata
 800356c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003570:	20000690 	.word	0x20000690
  ldr  r2, =_sbss
 8003574:	20000690 	.word	0x20000690
  ldr  r3, = _ebss
 8003578:	200007fc 	.word	0x200007fc

0800357c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800357c:	e7fe      	b.n	800357c <ADC_IRQHandler>
	...

08003580 <__libc_init_array>:
 8003580:	b570      	push	{r4, r5, r6, lr}
 8003582:	4e0d      	ldr	r6, [pc, #52]	; (80035b8 <__libc_init_array+0x38>)
 8003584:	4c0d      	ldr	r4, [pc, #52]	; (80035bc <__libc_init_array+0x3c>)
 8003586:	1ba4      	subs	r4, r4, r6
 8003588:	10a4      	asrs	r4, r4, #2
 800358a:	2500      	movs	r5, #0
 800358c:	42a5      	cmp	r5, r4
 800358e:	d109      	bne.n	80035a4 <__libc_init_array+0x24>
 8003590:	4e0b      	ldr	r6, [pc, #44]	; (80035c0 <__libc_init_array+0x40>)
 8003592:	4c0c      	ldr	r4, [pc, #48]	; (80035c4 <__libc_init_array+0x44>)
 8003594:	f002 ff22 	bl	80063dc <_init>
 8003598:	1ba4      	subs	r4, r4, r6
 800359a:	10a4      	asrs	r4, r4, #2
 800359c:	2500      	movs	r5, #0
 800359e:	42a5      	cmp	r5, r4
 80035a0:	d105      	bne.n	80035ae <__libc_init_array+0x2e>
 80035a2:	bd70      	pop	{r4, r5, r6, pc}
 80035a4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80035a8:	4798      	blx	r3
 80035aa:	3501      	adds	r5, #1
 80035ac:	e7ee      	b.n	800358c <__libc_init_array+0xc>
 80035ae:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80035b2:	4798      	blx	r3
 80035b4:	3501      	adds	r5, #1
 80035b6:	e7f2      	b.n	800359e <__libc_init_array+0x1e>
 80035b8:	080067f0 	.word	0x080067f0
 80035bc:	080067f0 	.word	0x080067f0
 80035c0:	080067f0 	.word	0x080067f0
 80035c4:	080067f4 	.word	0x080067f4

080035c8 <memcmp>:
 80035c8:	b510      	push	{r4, lr}
 80035ca:	3901      	subs	r1, #1
 80035cc:	4402      	add	r2, r0
 80035ce:	4290      	cmp	r0, r2
 80035d0:	d101      	bne.n	80035d6 <memcmp+0xe>
 80035d2:	2000      	movs	r0, #0
 80035d4:	bd10      	pop	{r4, pc}
 80035d6:	f810 3b01 	ldrb.w	r3, [r0], #1
 80035da:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80035de:	42a3      	cmp	r3, r4
 80035e0:	d0f5      	beq.n	80035ce <memcmp+0x6>
 80035e2:	1b18      	subs	r0, r3, r4
 80035e4:	bd10      	pop	{r4, pc}

080035e6 <memset>:
 80035e6:	4402      	add	r2, r0
 80035e8:	4603      	mov	r3, r0
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d100      	bne.n	80035f0 <memset+0xa>
 80035ee:	4770      	bx	lr
 80035f0:	f803 1b01 	strb.w	r1, [r3], #1
 80035f4:	e7f9      	b.n	80035ea <memset+0x4>
	...

080035f8 <sprintf>:
 80035f8:	b40e      	push	{r1, r2, r3}
 80035fa:	b500      	push	{lr}
 80035fc:	b09c      	sub	sp, #112	; 0x70
 80035fe:	f44f 7102 	mov.w	r1, #520	; 0x208
 8003602:	ab1d      	add	r3, sp, #116	; 0x74
 8003604:	f8ad 1014 	strh.w	r1, [sp, #20]
 8003608:	9002      	str	r0, [sp, #8]
 800360a:	9006      	str	r0, [sp, #24]
 800360c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003610:	480a      	ldr	r0, [pc, #40]	; (800363c <sprintf+0x44>)
 8003612:	9104      	str	r1, [sp, #16]
 8003614:	9107      	str	r1, [sp, #28]
 8003616:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800361a:	f853 2b04 	ldr.w	r2, [r3], #4
 800361e:	f8ad 1016 	strh.w	r1, [sp, #22]
 8003622:	6800      	ldr	r0, [r0, #0]
 8003624:	9301      	str	r3, [sp, #4]
 8003626:	a902      	add	r1, sp, #8
 8003628:	f000 f80a 	bl	8003640 <_svfprintf_r>
 800362c:	9b02      	ldr	r3, [sp, #8]
 800362e:	2200      	movs	r2, #0
 8003630:	701a      	strb	r2, [r3, #0]
 8003632:	b01c      	add	sp, #112	; 0x70
 8003634:	f85d eb04 	ldr.w	lr, [sp], #4
 8003638:	b003      	add	sp, #12
 800363a:	4770      	bx	lr
 800363c:	20000020 	.word	0x20000020

08003640 <_svfprintf_r>:
 8003640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003644:	b0bd      	sub	sp, #244	; 0xf4
 8003646:	468a      	mov	sl, r1
 8003648:	4615      	mov	r5, r2
 800364a:	461f      	mov	r7, r3
 800364c:	4683      	mov	fp, r0
 800364e:	f001 fe25 	bl	800529c <_localeconv_r>
 8003652:	6803      	ldr	r3, [r0, #0]
 8003654:	930d      	str	r3, [sp, #52]	; 0x34
 8003656:	4618      	mov	r0, r3
 8003658:	f7fc fde2 	bl	8000220 <strlen>
 800365c:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8003660:	9008      	str	r0, [sp, #32]
 8003662:	061b      	lsls	r3, r3, #24
 8003664:	d518      	bpl.n	8003698 <_svfprintf_r+0x58>
 8003666:	f8da 3010 	ldr.w	r3, [sl, #16]
 800366a:	b9ab      	cbnz	r3, 8003698 <_svfprintf_r+0x58>
 800366c:	2140      	movs	r1, #64	; 0x40
 800366e:	4658      	mov	r0, fp
 8003670:	f001 fe2a 	bl	80052c8 <_malloc_r>
 8003674:	f8ca 0000 	str.w	r0, [sl]
 8003678:	f8ca 0010 	str.w	r0, [sl, #16]
 800367c:	b948      	cbnz	r0, 8003692 <_svfprintf_r+0x52>
 800367e:	230c      	movs	r3, #12
 8003680:	f8cb 3000 	str.w	r3, [fp]
 8003684:	f04f 33ff 	mov.w	r3, #4294967295
 8003688:	9309      	str	r3, [sp, #36]	; 0x24
 800368a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800368c:	b03d      	add	sp, #244	; 0xf4
 800368e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003692:	2340      	movs	r3, #64	; 0x40
 8003694:	f8ca 3014 	str.w	r3, [sl, #20]
 8003698:	ed9f 7b99 	vldr	d7, [pc, #612]	; 8003900 <_svfprintf_r+0x2c0>
 800369c:	ed8d 7b06 	vstr	d7, [sp, #24]
 80036a0:	2300      	movs	r3, #0
 80036a2:	ac2c      	add	r4, sp, #176	; 0xb0
 80036a4:	941f      	str	r4, [sp, #124]	; 0x7c
 80036a6:	9321      	str	r3, [sp, #132]	; 0x84
 80036a8:	9320      	str	r3, [sp, #128]	; 0x80
 80036aa:	9505      	str	r5, [sp, #20]
 80036ac:	9303      	str	r3, [sp, #12]
 80036ae:	9311      	str	r3, [sp, #68]	; 0x44
 80036b0:	9310      	str	r3, [sp, #64]	; 0x40
 80036b2:	9309      	str	r3, [sp, #36]	; 0x24
 80036b4:	9d05      	ldr	r5, [sp, #20]
 80036b6:	462b      	mov	r3, r5
 80036b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80036bc:	b112      	cbz	r2, 80036c4 <_svfprintf_r+0x84>
 80036be:	2a25      	cmp	r2, #37	; 0x25
 80036c0:	f040 8083 	bne.w	80037ca <_svfprintf_r+0x18a>
 80036c4:	9b05      	ldr	r3, [sp, #20]
 80036c6:	1aee      	subs	r6, r5, r3
 80036c8:	d00d      	beq.n	80036e6 <_svfprintf_r+0xa6>
 80036ca:	e884 0048 	stmia.w	r4, {r3, r6}
 80036ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80036d0:	4433      	add	r3, r6
 80036d2:	9321      	str	r3, [sp, #132]	; 0x84
 80036d4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80036d6:	3301      	adds	r3, #1
 80036d8:	2b07      	cmp	r3, #7
 80036da:	9320      	str	r3, [sp, #128]	; 0x80
 80036dc:	dc77      	bgt.n	80037ce <_svfprintf_r+0x18e>
 80036de:	3408      	adds	r4, #8
 80036e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80036e2:	4433      	add	r3, r6
 80036e4:	9309      	str	r3, [sp, #36]	; 0x24
 80036e6:	782b      	ldrb	r3, [r5, #0]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	f000 8729 	beq.w	8004540 <_svfprintf_r+0xf00>
 80036ee:	2300      	movs	r3, #0
 80036f0:	1c69      	adds	r1, r5, #1
 80036f2:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 80036f6:	461a      	mov	r2, r3
 80036f8:	f04f 39ff 	mov.w	r9, #4294967295
 80036fc:	930a      	str	r3, [sp, #40]	; 0x28
 80036fe:	461d      	mov	r5, r3
 8003700:	200a      	movs	r0, #10
 8003702:	1c4e      	adds	r6, r1, #1
 8003704:	7809      	ldrb	r1, [r1, #0]
 8003706:	9605      	str	r6, [sp, #20]
 8003708:	9102      	str	r1, [sp, #8]
 800370a:	9902      	ldr	r1, [sp, #8]
 800370c:	3920      	subs	r1, #32
 800370e:	2958      	cmp	r1, #88	; 0x58
 8003710:	f200 8418 	bhi.w	8003f44 <_svfprintf_r+0x904>
 8003714:	e8df f011 	tbh	[pc, r1, lsl #1]
 8003718:	041600a6 	.word	0x041600a6
 800371c:	00ab0416 	.word	0x00ab0416
 8003720:	04160416 	.word	0x04160416
 8003724:	04160416 	.word	0x04160416
 8003728:	04160416 	.word	0x04160416
 800372c:	006500ae 	.word	0x006500ae
 8003730:	00b70416 	.word	0x00b70416
 8003734:	041600ba 	.word	0x041600ba
 8003738:	00da00d7 	.word	0x00da00d7
 800373c:	00da00da 	.word	0x00da00da
 8003740:	00da00da 	.word	0x00da00da
 8003744:	00da00da 	.word	0x00da00da
 8003748:	00da00da 	.word	0x00da00da
 800374c:	04160416 	.word	0x04160416
 8003750:	04160416 	.word	0x04160416
 8003754:	04160416 	.word	0x04160416
 8003758:	04160416 	.word	0x04160416
 800375c:	04160416 	.word	0x04160416
 8003760:	012b0115 	.word	0x012b0115
 8003764:	012b0416 	.word	0x012b0416
 8003768:	04160416 	.word	0x04160416
 800376c:	04160416 	.word	0x04160416
 8003770:	041600ed 	.word	0x041600ed
 8003774:	03400416 	.word	0x03400416
 8003778:	04160416 	.word	0x04160416
 800377c:	04160416 	.word	0x04160416
 8003780:	03a80416 	.word	0x03a80416
 8003784:	04160416 	.word	0x04160416
 8003788:	04160086 	.word	0x04160086
 800378c:	04160416 	.word	0x04160416
 8003790:	04160416 	.word	0x04160416
 8003794:	04160416 	.word	0x04160416
 8003798:	04160416 	.word	0x04160416
 800379c:	01070416 	.word	0x01070416
 80037a0:	012b006b 	.word	0x012b006b
 80037a4:	012b012b 	.word	0x012b012b
 80037a8:	006b00f0 	.word	0x006b00f0
 80037ac:	04160416 	.word	0x04160416
 80037b0:	041600fa 	.word	0x041600fa
 80037b4:	03420322 	.word	0x03420322
 80037b8:	01010376 	.word	0x01010376
 80037bc:	03870416 	.word	0x03870416
 80037c0:	03aa0416 	.word	0x03aa0416
 80037c4:	04160416 	.word	0x04160416
 80037c8:	03c2      	.short	0x03c2
 80037ca:	461d      	mov	r5, r3
 80037cc:	e773      	b.n	80036b6 <_svfprintf_r+0x76>
 80037ce:	aa1f      	add	r2, sp, #124	; 0x7c
 80037d0:	4651      	mov	r1, sl
 80037d2:	4658      	mov	r0, fp
 80037d4:	f002 fa7e 	bl	8005cd4 <__ssprint_r>
 80037d8:	2800      	cmp	r0, #0
 80037da:	f040 8692 	bne.w	8004502 <_svfprintf_r+0xec2>
 80037de:	ac2c      	add	r4, sp, #176	; 0xb0
 80037e0:	e77e      	b.n	80036e0 <_svfprintf_r+0xa0>
 80037e2:	2301      	movs	r3, #1
 80037e4:	222b      	movs	r2, #43	; 0x2b
 80037e6:	9905      	ldr	r1, [sp, #20]
 80037e8:	e78b      	b.n	8003702 <_svfprintf_r+0xc2>
 80037ea:	460f      	mov	r7, r1
 80037ec:	e7fb      	b.n	80037e6 <_svfprintf_r+0x1a6>
 80037ee:	b10b      	cbz	r3, 80037f4 <_svfprintf_r+0x1b4>
 80037f0:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80037f4:	06ae      	lsls	r6, r5, #26
 80037f6:	f140 80aa 	bpl.w	800394e <_svfprintf_r+0x30e>
 80037fa:	3707      	adds	r7, #7
 80037fc:	f027 0707 	bic.w	r7, r7, #7
 8003800:	f107 0308 	add.w	r3, r7, #8
 8003804:	e9d7 6700 	ldrd	r6, r7, [r7]
 8003808:	9304      	str	r3, [sp, #16]
 800380a:	2e00      	cmp	r6, #0
 800380c:	f177 0300 	sbcs.w	r3, r7, #0
 8003810:	da06      	bge.n	8003820 <_svfprintf_r+0x1e0>
 8003812:	4276      	negs	r6, r6
 8003814:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8003818:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800381c:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8003820:	2301      	movs	r3, #1
 8003822:	e2ca      	b.n	8003dba <_svfprintf_r+0x77a>
 8003824:	b10b      	cbz	r3, 800382a <_svfprintf_r+0x1ea>
 8003826:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800382a:	4b37      	ldr	r3, [pc, #220]	; (8003908 <_svfprintf_r+0x2c8>)
 800382c:	9311      	str	r3, [sp, #68]	; 0x44
 800382e:	06ab      	lsls	r3, r5, #26
 8003830:	f140 8339 	bpl.w	8003ea6 <_svfprintf_r+0x866>
 8003834:	3707      	adds	r7, #7
 8003836:	f027 0707 	bic.w	r7, r7, #7
 800383a:	f107 0308 	add.w	r3, r7, #8
 800383e:	e9d7 6700 	ldrd	r6, r7, [r7]
 8003842:	9304      	str	r3, [sp, #16]
 8003844:	07e8      	lsls	r0, r5, #31
 8003846:	d50b      	bpl.n	8003860 <_svfprintf_r+0x220>
 8003848:	ea56 0307 	orrs.w	r3, r6, r7
 800384c:	d008      	beq.n	8003860 <_svfprintf_r+0x220>
 800384e:	2330      	movs	r3, #48	; 0x30
 8003850:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8003854:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8003858:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 800385c:	f045 0502 	orr.w	r5, r5, #2
 8003860:	2302      	movs	r3, #2
 8003862:	e2a7      	b.n	8003db4 <_svfprintf_r+0x774>
 8003864:	2a00      	cmp	r2, #0
 8003866:	d1be      	bne.n	80037e6 <_svfprintf_r+0x1a6>
 8003868:	2301      	movs	r3, #1
 800386a:	2220      	movs	r2, #32
 800386c:	e7bb      	b.n	80037e6 <_svfprintf_r+0x1a6>
 800386e:	f045 0501 	orr.w	r5, r5, #1
 8003872:	e7b8      	b.n	80037e6 <_svfprintf_r+0x1a6>
 8003874:	683e      	ldr	r6, [r7, #0]
 8003876:	960a      	str	r6, [sp, #40]	; 0x28
 8003878:	2e00      	cmp	r6, #0
 800387a:	f107 0104 	add.w	r1, r7, #4
 800387e:	dab4      	bge.n	80037ea <_svfprintf_r+0x1aa>
 8003880:	4276      	negs	r6, r6
 8003882:	960a      	str	r6, [sp, #40]	; 0x28
 8003884:	460f      	mov	r7, r1
 8003886:	f045 0504 	orr.w	r5, r5, #4
 800388a:	e7ac      	b.n	80037e6 <_svfprintf_r+0x1a6>
 800388c:	9905      	ldr	r1, [sp, #20]
 800388e:	1c4e      	adds	r6, r1, #1
 8003890:	7809      	ldrb	r1, [r1, #0]
 8003892:	9102      	str	r1, [sp, #8]
 8003894:	292a      	cmp	r1, #42	; 0x2a
 8003896:	d010      	beq.n	80038ba <_svfprintf_r+0x27a>
 8003898:	f04f 0900 	mov.w	r9, #0
 800389c:	9605      	str	r6, [sp, #20]
 800389e:	9902      	ldr	r1, [sp, #8]
 80038a0:	3930      	subs	r1, #48	; 0x30
 80038a2:	2909      	cmp	r1, #9
 80038a4:	f63f af31 	bhi.w	800370a <_svfprintf_r+0xca>
 80038a8:	fb00 1909 	mla	r9, r0, r9, r1
 80038ac:	9905      	ldr	r1, [sp, #20]
 80038ae:	460e      	mov	r6, r1
 80038b0:	f816 1b01 	ldrb.w	r1, [r6], #1
 80038b4:	9102      	str	r1, [sp, #8]
 80038b6:	9605      	str	r6, [sp, #20]
 80038b8:	e7f1      	b.n	800389e <_svfprintf_r+0x25e>
 80038ba:	6839      	ldr	r1, [r7, #0]
 80038bc:	9605      	str	r6, [sp, #20]
 80038be:	ea41 79e1 	orr.w	r9, r1, r1, asr #31
 80038c2:	3704      	adds	r7, #4
 80038c4:	e78f      	b.n	80037e6 <_svfprintf_r+0x1a6>
 80038c6:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 80038ca:	e78c      	b.n	80037e6 <_svfprintf_r+0x1a6>
 80038cc:	2100      	movs	r1, #0
 80038ce:	910a      	str	r1, [sp, #40]	; 0x28
 80038d0:	9902      	ldr	r1, [sp, #8]
 80038d2:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80038d4:	3930      	subs	r1, #48	; 0x30
 80038d6:	fb00 1106 	mla	r1, r0, r6, r1
 80038da:	910a      	str	r1, [sp, #40]	; 0x28
 80038dc:	9905      	ldr	r1, [sp, #20]
 80038de:	460e      	mov	r6, r1
 80038e0:	f816 1b01 	ldrb.w	r1, [r6], #1
 80038e4:	9102      	str	r1, [sp, #8]
 80038e6:	9902      	ldr	r1, [sp, #8]
 80038e8:	9605      	str	r6, [sp, #20]
 80038ea:	3930      	subs	r1, #48	; 0x30
 80038ec:	2909      	cmp	r1, #9
 80038ee:	d9ef      	bls.n	80038d0 <_svfprintf_r+0x290>
 80038f0:	e70b      	b.n	800370a <_svfprintf_r+0xca>
 80038f2:	f045 0508 	orr.w	r5, r5, #8
 80038f6:	e776      	b.n	80037e6 <_svfprintf_r+0x1a6>
 80038f8:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 80038fc:	e773      	b.n	80037e6 <_svfprintf_r+0x1a6>
 80038fe:	bf00      	nop
	...
 8003908:	08006589 	.word	0x08006589
 800390c:	9905      	ldr	r1, [sp, #20]
 800390e:	7809      	ldrb	r1, [r1, #0]
 8003910:	296c      	cmp	r1, #108	; 0x6c
 8003912:	d105      	bne.n	8003920 <_svfprintf_r+0x2e0>
 8003914:	9905      	ldr	r1, [sp, #20]
 8003916:	3101      	adds	r1, #1
 8003918:	9105      	str	r1, [sp, #20]
 800391a:	f045 0520 	orr.w	r5, r5, #32
 800391e:	e762      	b.n	80037e6 <_svfprintf_r+0x1a6>
 8003920:	f045 0510 	orr.w	r5, r5, #16
 8003924:	e75f      	b.n	80037e6 <_svfprintf_r+0x1a6>
 8003926:	1d3b      	adds	r3, r7, #4
 8003928:	9304      	str	r3, [sp, #16]
 800392a:	2600      	movs	r6, #0
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8003932:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8003936:	f04f 0901 	mov.w	r9, #1
 800393a:	4637      	mov	r7, r6
 800393c:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 8003940:	e11b      	b.n	8003b7a <_svfprintf_r+0x53a>
 8003942:	b10b      	cbz	r3, 8003948 <_svfprintf_r+0x308>
 8003944:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8003948:	f045 0510 	orr.w	r5, r5, #16
 800394c:	e752      	b.n	80037f4 <_svfprintf_r+0x1b4>
 800394e:	f015 0f10 	tst.w	r5, #16
 8003952:	f107 0304 	add.w	r3, r7, #4
 8003956:	d003      	beq.n	8003960 <_svfprintf_r+0x320>
 8003958:	683e      	ldr	r6, [r7, #0]
 800395a:	9304      	str	r3, [sp, #16]
 800395c:	17f7      	asrs	r7, r6, #31
 800395e:	e754      	b.n	800380a <_svfprintf_r+0x1ca>
 8003960:	683e      	ldr	r6, [r7, #0]
 8003962:	9304      	str	r3, [sp, #16]
 8003964:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003968:	bf18      	it	ne
 800396a:	b236      	sxthne	r6, r6
 800396c:	e7f6      	b.n	800395c <_svfprintf_r+0x31c>
 800396e:	b10b      	cbz	r3, 8003974 <_svfprintf_r+0x334>
 8003970:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8003974:	3707      	adds	r7, #7
 8003976:	f027 0707 	bic.w	r7, r7, #7
 800397a:	f107 0308 	add.w	r3, r7, #8
 800397e:	9304      	str	r3, [sp, #16]
 8003980:	ed97 7b00 	vldr	d7, [r7]
 8003984:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003988:	9b06      	ldr	r3, [sp, #24]
 800398a:	9312      	str	r3, [sp, #72]	; 0x48
 800398c:	9b07      	ldr	r3, [sp, #28]
 800398e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003992:	9313      	str	r3, [sp, #76]	; 0x4c
 8003994:	f04f 32ff 	mov.w	r2, #4294967295
 8003998:	4b4a      	ldr	r3, [pc, #296]	; (8003ac4 <_svfprintf_r+0x484>)
 800399a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800399e:	f7fd f8e9 	bl	8000b74 <__aeabi_dcmpun>
 80039a2:	2800      	cmp	r0, #0
 80039a4:	f040 85d5 	bne.w	8004552 <_svfprintf_r+0xf12>
 80039a8:	f04f 32ff 	mov.w	r2, #4294967295
 80039ac:	4b45      	ldr	r3, [pc, #276]	; (8003ac4 <_svfprintf_r+0x484>)
 80039ae:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 80039b2:	f7fd f8c1 	bl	8000b38 <__aeabi_dcmple>
 80039b6:	2800      	cmp	r0, #0
 80039b8:	f040 85cb 	bne.w	8004552 <_svfprintf_r+0xf12>
 80039bc:	2200      	movs	r2, #0
 80039be:	2300      	movs	r3, #0
 80039c0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80039c4:	f7fd f8ae 	bl	8000b24 <__aeabi_dcmplt>
 80039c8:	b110      	cbz	r0, 80039d0 <_svfprintf_r+0x390>
 80039ca:	232d      	movs	r3, #45	; 0x2d
 80039cc:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 80039d0:	4b3d      	ldr	r3, [pc, #244]	; (8003ac8 <_svfprintf_r+0x488>)
 80039d2:	4a3e      	ldr	r2, [pc, #248]	; (8003acc <_svfprintf_r+0x48c>)
 80039d4:	9902      	ldr	r1, [sp, #8]
 80039d6:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 80039da:	2947      	cmp	r1, #71	; 0x47
 80039dc:	bfcc      	ite	gt
 80039de:	4690      	movgt	r8, r2
 80039e0:	4698      	movle	r8, r3
 80039e2:	f04f 0903 	mov.w	r9, #3
 80039e6:	2600      	movs	r6, #0
 80039e8:	4637      	mov	r7, r6
 80039ea:	e0c6      	b.n	8003b7a <_svfprintf_r+0x53a>
 80039ec:	f1b9 3fff 	cmp.w	r9, #4294967295
 80039f0:	d022      	beq.n	8003a38 <_svfprintf_r+0x3f8>
 80039f2:	9b02      	ldr	r3, [sp, #8]
 80039f4:	f023 0320 	bic.w	r3, r3, #32
 80039f8:	2b47      	cmp	r3, #71	; 0x47
 80039fa:	d104      	bne.n	8003a06 <_svfprintf_r+0x3c6>
 80039fc:	f1b9 0f00 	cmp.w	r9, #0
 8003a00:	bf08      	it	eq
 8003a02:	f04f 0901 	moveq.w	r9, #1
 8003a06:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 8003a0a:	930c      	str	r3, [sp, #48]	; 0x30
 8003a0c:	9b07      	ldr	r3, [sp, #28]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	da15      	bge.n	8003a3e <_svfprintf_r+0x3fe>
 8003a12:	9b06      	ldr	r3, [sp, #24]
 8003a14:	930e      	str	r3, [sp, #56]	; 0x38
 8003a16:	9b07      	ldr	r3, [sp, #28]
 8003a18:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8003a1c:	930f      	str	r3, [sp, #60]	; 0x3c
 8003a1e:	232d      	movs	r3, #45	; 0x2d
 8003a20:	930b      	str	r3, [sp, #44]	; 0x2c
 8003a22:	9b02      	ldr	r3, [sp, #8]
 8003a24:	f023 0720 	bic.w	r7, r3, #32
 8003a28:	2f46      	cmp	r7, #70	; 0x46
 8003a2a:	d00e      	beq.n	8003a4a <_svfprintf_r+0x40a>
 8003a2c:	2f45      	cmp	r7, #69	; 0x45
 8003a2e:	d146      	bne.n	8003abe <_svfprintf_r+0x47e>
 8003a30:	f109 0601 	add.w	r6, r9, #1
 8003a34:	2102      	movs	r1, #2
 8003a36:	e00a      	b.n	8003a4e <_svfprintf_r+0x40e>
 8003a38:	f04f 0906 	mov.w	r9, #6
 8003a3c:	e7e3      	b.n	8003a06 <_svfprintf_r+0x3c6>
 8003a3e:	ed9d 7b06 	vldr	d7, [sp, #24]
 8003a42:	2300      	movs	r3, #0
 8003a44:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8003a48:	e7ea      	b.n	8003a20 <_svfprintf_r+0x3e0>
 8003a4a:	464e      	mov	r6, r9
 8003a4c:	2103      	movs	r1, #3
 8003a4e:	ab1d      	add	r3, sp, #116	; 0x74
 8003a50:	9301      	str	r3, [sp, #4]
 8003a52:	ab1a      	add	r3, sp, #104	; 0x68
 8003a54:	9300      	str	r3, [sp, #0]
 8003a56:	4632      	mov	r2, r6
 8003a58:	ab19      	add	r3, sp, #100	; 0x64
 8003a5a:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 8003a5e:	4658      	mov	r0, fp
 8003a60:	f000 fe4e 	bl	8004700 <_dtoa_r>
 8003a64:	2f47      	cmp	r7, #71	; 0x47
 8003a66:	4680      	mov	r8, r0
 8003a68:	d102      	bne.n	8003a70 <_svfprintf_r+0x430>
 8003a6a:	07e8      	lsls	r0, r5, #31
 8003a6c:	f140 857e 	bpl.w	800456c <_svfprintf_r+0xf2c>
 8003a70:	eb08 0306 	add.w	r3, r8, r6
 8003a74:	2f46      	cmp	r7, #70	; 0x46
 8003a76:	9303      	str	r3, [sp, #12]
 8003a78:	d111      	bne.n	8003a9e <_svfprintf_r+0x45e>
 8003a7a:	f898 3000 	ldrb.w	r3, [r8]
 8003a7e:	2b30      	cmp	r3, #48	; 0x30
 8003a80:	d109      	bne.n	8003a96 <_svfprintf_r+0x456>
 8003a82:	2200      	movs	r2, #0
 8003a84:	2300      	movs	r3, #0
 8003a86:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8003a8a:	f7fd f841 	bl	8000b10 <__aeabi_dcmpeq>
 8003a8e:	b910      	cbnz	r0, 8003a96 <_svfprintf_r+0x456>
 8003a90:	f1c6 0601 	rsb	r6, r6, #1
 8003a94:	9619      	str	r6, [sp, #100]	; 0x64
 8003a96:	9a03      	ldr	r2, [sp, #12]
 8003a98:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003a9a:	441a      	add	r2, r3
 8003a9c:	9203      	str	r2, [sp, #12]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8003aa6:	f7fd f833 	bl	8000b10 <__aeabi_dcmpeq>
 8003aaa:	b988      	cbnz	r0, 8003ad0 <_svfprintf_r+0x490>
 8003aac:	2230      	movs	r2, #48	; 0x30
 8003aae:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8003ab0:	9903      	ldr	r1, [sp, #12]
 8003ab2:	4299      	cmp	r1, r3
 8003ab4:	d90e      	bls.n	8003ad4 <_svfprintf_r+0x494>
 8003ab6:	1c59      	adds	r1, r3, #1
 8003ab8:	911d      	str	r1, [sp, #116]	; 0x74
 8003aba:	701a      	strb	r2, [r3, #0]
 8003abc:	e7f7      	b.n	8003aae <_svfprintf_r+0x46e>
 8003abe:	464e      	mov	r6, r9
 8003ac0:	e7b8      	b.n	8003a34 <_svfprintf_r+0x3f4>
 8003ac2:	bf00      	nop
 8003ac4:	7fefffff 	.word	0x7fefffff
 8003ac8:	08006579 	.word	0x08006579
 8003acc:	0800657d 	.word	0x0800657d
 8003ad0:	9b03      	ldr	r3, [sp, #12]
 8003ad2:	931d      	str	r3, [sp, #116]	; 0x74
 8003ad4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8003ad6:	2f47      	cmp	r7, #71	; 0x47
 8003ad8:	eba3 0308 	sub.w	r3, r3, r8
 8003adc:	9303      	str	r3, [sp, #12]
 8003ade:	f040 80fa 	bne.w	8003cd6 <_svfprintf_r+0x696>
 8003ae2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003ae4:	1cd9      	adds	r1, r3, #3
 8003ae6:	db02      	blt.n	8003aee <_svfprintf_r+0x4ae>
 8003ae8:	4599      	cmp	r9, r3
 8003aea:	f280 8120 	bge.w	8003d2e <_svfprintf_r+0x6ee>
 8003aee:	9b02      	ldr	r3, [sp, #8]
 8003af0:	3b02      	subs	r3, #2
 8003af2:	9302      	str	r3, [sp, #8]
 8003af4:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8003af6:	f89d 1008 	ldrb.w	r1, [sp, #8]
 8003afa:	f88d 106c 	strb.w	r1, [sp, #108]	; 0x6c
 8003afe:	1e53      	subs	r3, r2, #1
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	9319      	str	r3, [sp, #100]	; 0x64
 8003b04:	bfb6      	itet	lt
 8003b06:	f1c2 0301 	rsblt	r3, r2, #1
 8003b0a:	222b      	movge	r2, #43	; 0x2b
 8003b0c:	222d      	movlt	r2, #45	; 0x2d
 8003b0e:	2b09      	cmp	r3, #9
 8003b10:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 8003b14:	f340 80fb 	ble.w	8003d0e <_svfprintf_r+0x6ce>
 8003b18:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8003b1c:	260a      	movs	r6, #10
 8003b1e:	fb93 f0f6 	sdiv	r0, r3, r6
 8003b22:	fb06 3310 	mls	r3, r6, r0, r3
 8003b26:	3330      	adds	r3, #48	; 0x30
 8003b28:	2809      	cmp	r0, #9
 8003b2a:	f802 3c01 	strb.w	r3, [r2, #-1]
 8003b2e:	f102 31ff 	add.w	r1, r2, #4294967295
 8003b32:	4603      	mov	r3, r0
 8003b34:	f300 80e4 	bgt.w	8003d00 <_svfprintf_r+0x6c0>
 8003b38:	3330      	adds	r3, #48	; 0x30
 8003b3a:	f801 3c01 	strb.w	r3, [r1, #-1]
 8003b3e:	3a02      	subs	r2, #2
 8003b40:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 8003b44:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 8003b48:	4282      	cmp	r2, r0
 8003b4a:	4619      	mov	r1, r3
 8003b4c:	f0c0 80da 	bcc.w	8003d04 <_svfprintf_r+0x6c4>
 8003b50:	9a03      	ldr	r2, [sp, #12]
 8003b52:	ab1b      	add	r3, sp, #108	; 0x6c
 8003b54:	1acb      	subs	r3, r1, r3
 8003b56:	2a01      	cmp	r2, #1
 8003b58:	9310      	str	r3, [sp, #64]	; 0x40
 8003b5a:	eb03 0902 	add.w	r9, r3, r2
 8003b5e:	dc02      	bgt.n	8003b66 <_svfprintf_r+0x526>
 8003b60:	f015 0701 	ands.w	r7, r5, #1
 8003b64:	d002      	beq.n	8003b6c <_svfprintf_r+0x52c>
 8003b66:	9b08      	ldr	r3, [sp, #32]
 8003b68:	2700      	movs	r7, #0
 8003b6a:	4499      	add	r9, r3
 8003b6c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003b6e:	b113      	cbz	r3, 8003b76 <_svfprintf_r+0x536>
 8003b70:	232d      	movs	r3, #45	; 0x2d
 8003b72:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8003b76:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003b78:	2600      	movs	r6, #0
 8003b7a:	454e      	cmp	r6, r9
 8003b7c:	4633      	mov	r3, r6
 8003b7e:	bfb8      	it	lt
 8003b80:	464b      	movlt	r3, r9
 8003b82:	930b      	str	r3, [sp, #44]	; 0x2c
 8003b84:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8003b88:	b113      	cbz	r3, 8003b90 <_svfprintf_r+0x550>
 8003b8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003b8c:	3301      	adds	r3, #1
 8003b8e:	930b      	str	r3, [sp, #44]	; 0x2c
 8003b90:	f015 0302 	ands.w	r3, r5, #2
 8003b94:	9314      	str	r3, [sp, #80]	; 0x50
 8003b96:	bf1e      	ittt	ne
 8003b98:	9b0b      	ldrne	r3, [sp, #44]	; 0x2c
 8003b9a:	3302      	addne	r3, #2
 8003b9c:	930b      	strne	r3, [sp, #44]	; 0x2c
 8003b9e:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8003ba2:	9315      	str	r3, [sp, #84]	; 0x54
 8003ba4:	d118      	bne.n	8003bd8 <_svfprintf_r+0x598>
 8003ba6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003ba8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003baa:	1a9b      	subs	r3, r3, r2
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	930c      	str	r3, [sp, #48]	; 0x30
 8003bb0:	dd12      	ble.n	8003bd8 <_svfprintf_r+0x598>
 8003bb2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003bb4:	2b10      	cmp	r3, #16
 8003bb6:	4ba9      	ldr	r3, [pc, #676]	; (8003e5c <_svfprintf_r+0x81c>)
 8003bb8:	6023      	str	r3, [r4, #0]
 8003bba:	f300 81d5 	bgt.w	8003f68 <_svfprintf_r+0x928>
 8003bbe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003bc0:	6063      	str	r3, [r4, #4]
 8003bc2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003bc4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003bc6:	4413      	add	r3, r2
 8003bc8:	9321      	str	r3, [sp, #132]	; 0x84
 8003bca:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003bcc:	3301      	adds	r3, #1
 8003bce:	2b07      	cmp	r3, #7
 8003bd0:	9320      	str	r3, [sp, #128]	; 0x80
 8003bd2:	f300 81e2 	bgt.w	8003f9a <_svfprintf_r+0x95a>
 8003bd6:	3408      	adds	r4, #8
 8003bd8:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8003bdc:	b173      	cbz	r3, 8003bfc <_svfprintf_r+0x5bc>
 8003bde:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 8003be2:	6023      	str	r3, [r4, #0]
 8003be4:	2301      	movs	r3, #1
 8003be6:	6063      	str	r3, [r4, #4]
 8003be8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003bea:	3301      	adds	r3, #1
 8003bec:	9321      	str	r3, [sp, #132]	; 0x84
 8003bee:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003bf0:	3301      	adds	r3, #1
 8003bf2:	2b07      	cmp	r3, #7
 8003bf4:	9320      	str	r3, [sp, #128]	; 0x80
 8003bf6:	f300 81da 	bgt.w	8003fae <_svfprintf_r+0x96e>
 8003bfa:	3408      	adds	r4, #8
 8003bfc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003bfe:	b16b      	cbz	r3, 8003c1c <_svfprintf_r+0x5dc>
 8003c00:	ab18      	add	r3, sp, #96	; 0x60
 8003c02:	6023      	str	r3, [r4, #0]
 8003c04:	2302      	movs	r3, #2
 8003c06:	6063      	str	r3, [r4, #4]
 8003c08:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003c0a:	3302      	adds	r3, #2
 8003c0c:	9321      	str	r3, [sp, #132]	; 0x84
 8003c0e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003c10:	3301      	adds	r3, #1
 8003c12:	2b07      	cmp	r3, #7
 8003c14:	9320      	str	r3, [sp, #128]	; 0x80
 8003c16:	f300 81d4 	bgt.w	8003fc2 <_svfprintf_r+0x982>
 8003c1a:	3408      	adds	r4, #8
 8003c1c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003c1e:	2b80      	cmp	r3, #128	; 0x80
 8003c20:	d114      	bne.n	8003c4c <_svfprintf_r+0x60c>
 8003c22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003c24:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003c26:	1a9b      	subs	r3, r3, r2
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	dd0f      	ble.n	8003c4c <_svfprintf_r+0x60c>
 8003c2c:	4a8c      	ldr	r2, [pc, #560]	; (8003e60 <_svfprintf_r+0x820>)
 8003c2e:	6022      	str	r2, [r4, #0]
 8003c30:	2b10      	cmp	r3, #16
 8003c32:	f300 81d0 	bgt.w	8003fd6 <_svfprintf_r+0x996>
 8003c36:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003c38:	6063      	str	r3, [r4, #4]
 8003c3a:	4413      	add	r3, r2
 8003c3c:	9321      	str	r3, [sp, #132]	; 0x84
 8003c3e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003c40:	3301      	adds	r3, #1
 8003c42:	2b07      	cmp	r3, #7
 8003c44:	9320      	str	r3, [sp, #128]	; 0x80
 8003c46:	f300 81df 	bgt.w	8004008 <_svfprintf_r+0x9c8>
 8003c4a:	3408      	adds	r4, #8
 8003c4c:	eba6 0609 	sub.w	r6, r6, r9
 8003c50:	2e00      	cmp	r6, #0
 8003c52:	dd0f      	ble.n	8003c74 <_svfprintf_r+0x634>
 8003c54:	4b82      	ldr	r3, [pc, #520]	; (8003e60 <_svfprintf_r+0x820>)
 8003c56:	6023      	str	r3, [r4, #0]
 8003c58:	2e10      	cmp	r6, #16
 8003c5a:	f300 81df 	bgt.w	800401c <_svfprintf_r+0x9dc>
 8003c5e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003c60:	9821      	ldr	r0, [sp, #132]	; 0x84
 8003c62:	6066      	str	r6, [r4, #4]
 8003c64:	3301      	adds	r3, #1
 8003c66:	4406      	add	r6, r0
 8003c68:	2b07      	cmp	r3, #7
 8003c6a:	9621      	str	r6, [sp, #132]	; 0x84
 8003c6c:	9320      	str	r3, [sp, #128]	; 0x80
 8003c6e:	f300 81ec 	bgt.w	800404a <_svfprintf_r+0xa0a>
 8003c72:	3408      	adds	r4, #8
 8003c74:	05eb      	lsls	r3, r5, #23
 8003c76:	f100 81f2 	bmi.w	800405e <_svfprintf_r+0xa1e>
 8003c7a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003c7c:	e884 0300 	stmia.w	r4, {r8, r9}
 8003c80:	444b      	add	r3, r9
 8003c82:	9321      	str	r3, [sp, #132]	; 0x84
 8003c84:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003c86:	3301      	adds	r3, #1
 8003c88:	2b07      	cmp	r3, #7
 8003c8a:	9320      	str	r3, [sp, #128]	; 0x80
 8003c8c:	f340 8419 	ble.w	80044c2 <_svfprintf_r+0xe82>
 8003c90:	aa1f      	add	r2, sp, #124	; 0x7c
 8003c92:	4651      	mov	r1, sl
 8003c94:	4658      	mov	r0, fp
 8003c96:	f002 f81d 	bl	8005cd4 <__ssprint_r>
 8003c9a:	2800      	cmp	r0, #0
 8003c9c:	f040 8431 	bne.w	8004502 <_svfprintf_r+0xec2>
 8003ca0:	ac2c      	add	r4, sp, #176	; 0xb0
 8003ca2:	076b      	lsls	r3, r5, #29
 8003ca4:	f100 8410 	bmi.w	80044c8 <_svfprintf_r+0xe88>
 8003ca8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003caa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003cac:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003cae:	428a      	cmp	r2, r1
 8003cb0:	bfac      	ite	ge
 8003cb2:	189b      	addge	r3, r3, r2
 8003cb4:	185b      	addlt	r3, r3, r1
 8003cb6:	9309      	str	r3, [sp, #36]	; 0x24
 8003cb8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003cba:	b13b      	cbz	r3, 8003ccc <_svfprintf_r+0x68c>
 8003cbc:	aa1f      	add	r2, sp, #124	; 0x7c
 8003cbe:	4651      	mov	r1, sl
 8003cc0:	4658      	mov	r0, fp
 8003cc2:	f002 f807 	bl	8005cd4 <__ssprint_r>
 8003cc6:	2800      	cmp	r0, #0
 8003cc8:	f040 841b 	bne.w	8004502 <_svfprintf_r+0xec2>
 8003ccc:	2300      	movs	r3, #0
 8003cce:	9320      	str	r3, [sp, #128]	; 0x80
 8003cd0:	9f04      	ldr	r7, [sp, #16]
 8003cd2:	ac2c      	add	r4, sp, #176	; 0xb0
 8003cd4:	e4ee      	b.n	80036b4 <_svfprintf_r+0x74>
 8003cd6:	9b02      	ldr	r3, [sp, #8]
 8003cd8:	2b65      	cmp	r3, #101	; 0x65
 8003cda:	f77f af0b 	ble.w	8003af4 <_svfprintf_r+0x4b4>
 8003cde:	9b02      	ldr	r3, [sp, #8]
 8003ce0:	2b66      	cmp	r3, #102	; 0x66
 8003ce2:	d124      	bne.n	8003d2e <_svfprintf_r+0x6ee>
 8003ce4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	dd19      	ble.n	8003d1e <_svfprintf_r+0x6de>
 8003cea:	f1b9 0f00 	cmp.w	r9, #0
 8003cee:	d101      	bne.n	8003cf4 <_svfprintf_r+0x6b4>
 8003cf0:	07ea      	lsls	r2, r5, #31
 8003cf2:	d502      	bpl.n	8003cfa <_svfprintf_r+0x6ba>
 8003cf4:	9a08      	ldr	r2, [sp, #32]
 8003cf6:	4413      	add	r3, r2
 8003cf8:	444b      	add	r3, r9
 8003cfa:	9f19      	ldr	r7, [sp, #100]	; 0x64
 8003cfc:	4699      	mov	r9, r3
 8003cfe:	e735      	b.n	8003b6c <_svfprintf_r+0x52c>
 8003d00:	460a      	mov	r2, r1
 8003d02:	e70c      	b.n	8003b1e <_svfprintf_r+0x4de>
 8003d04:	f812 1b01 	ldrb.w	r1, [r2], #1
 8003d08:	f803 1b01 	strb.w	r1, [r3], #1
 8003d0c:	e71c      	b.n	8003b48 <_svfprintf_r+0x508>
 8003d0e:	2230      	movs	r2, #48	; 0x30
 8003d10:	4413      	add	r3, r2
 8003d12:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 8003d16:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 8003d1a:	a91c      	add	r1, sp, #112	; 0x70
 8003d1c:	e718      	b.n	8003b50 <_svfprintf_r+0x510>
 8003d1e:	f1b9 0f00 	cmp.w	r9, #0
 8003d22:	d101      	bne.n	8003d28 <_svfprintf_r+0x6e8>
 8003d24:	07eb      	lsls	r3, r5, #31
 8003d26:	d515      	bpl.n	8003d54 <_svfprintf_r+0x714>
 8003d28:	9b08      	ldr	r3, [sp, #32]
 8003d2a:	3301      	adds	r3, #1
 8003d2c:	e7e4      	b.n	8003cf8 <_svfprintf_r+0x6b8>
 8003d2e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8003d30:	9b03      	ldr	r3, [sp, #12]
 8003d32:	429a      	cmp	r2, r3
 8003d34:	db06      	blt.n	8003d44 <_svfprintf_r+0x704>
 8003d36:	07ef      	lsls	r7, r5, #31
 8003d38:	d50e      	bpl.n	8003d58 <_svfprintf_r+0x718>
 8003d3a:	9b08      	ldr	r3, [sp, #32]
 8003d3c:	4413      	add	r3, r2
 8003d3e:	2267      	movs	r2, #103	; 0x67
 8003d40:	9202      	str	r2, [sp, #8]
 8003d42:	e7da      	b.n	8003cfa <_svfprintf_r+0x6ba>
 8003d44:	9b03      	ldr	r3, [sp, #12]
 8003d46:	9908      	ldr	r1, [sp, #32]
 8003d48:	2a00      	cmp	r2, #0
 8003d4a:	440b      	add	r3, r1
 8003d4c:	dcf7      	bgt.n	8003d3e <_svfprintf_r+0x6fe>
 8003d4e:	f1c2 0201 	rsb	r2, r2, #1
 8003d52:	e7f3      	b.n	8003d3c <_svfprintf_r+0x6fc>
 8003d54:	2301      	movs	r3, #1
 8003d56:	e7d0      	b.n	8003cfa <_svfprintf_r+0x6ba>
 8003d58:	4613      	mov	r3, r2
 8003d5a:	e7f0      	b.n	8003d3e <_svfprintf_r+0x6fe>
 8003d5c:	b10b      	cbz	r3, 8003d62 <_svfprintf_r+0x722>
 8003d5e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8003d62:	f015 0f20 	tst.w	r5, #32
 8003d66:	f107 0304 	add.w	r3, r7, #4
 8003d6a:	d008      	beq.n	8003d7e <_svfprintf_r+0x73e>
 8003d6c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003d6e:	683a      	ldr	r2, [r7, #0]
 8003d70:	17ce      	asrs	r6, r1, #31
 8003d72:	4608      	mov	r0, r1
 8003d74:	4631      	mov	r1, r6
 8003d76:	e9c2 0100 	strd	r0, r1, [r2]
 8003d7a:	461f      	mov	r7, r3
 8003d7c:	e49a      	b.n	80036b4 <_svfprintf_r+0x74>
 8003d7e:	06ee      	lsls	r6, r5, #27
 8003d80:	d503      	bpl.n	8003d8a <_svfprintf_r+0x74a>
 8003d82:	683a      	ldr	r2, [r7, #0]
 8003d84:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003d86:	6011      	str	r1, [r2, #0]
 8003d88:	e7f7      	b.n	8003d7a <_svfprintf_r+0x73a>
 8003d8a:	0668      	lsls	r0, r5, #25
 8003d8c:	d5f9      	bpl.n	8003d82 <_svfprintf_r+0x742>
 8003d8e:	683a      	ldr	r2, [r7, #0]
 8003d90:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 8003d94:	8011      	strh	r1, [r2, #0]
 8003d96:	e7f0      	b.n	8003d7a <_svfprintf_r+0x73a>
 8003d98:	f045 0510 	orr.w	r5, r5, #16
 8003d9c:	f015 0320 	ands.w	r3, r5, #32
 8003da0:	d022      	beq.n	8003de8 <_svfprintf_r+0x7a8>
 8003da2:	3707      	adds	r7, #7
 8003da4:	f027 0707 	bic.w	r7, r7, #7
 8003da8:	f107 0308 	add.w	r3, r7, #8
 8003dac:	e9d7 6700 	ldrd	r6, r7, [r7]
 8003db0:	9304      	str	r3, [sp, #16]
 8003db2:	2300      	movs	r3, #0
 8003db4:	2200      	movs	r2, #0
 8003db6:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8003dba:	f1b9 3fff 	cmp.w	r9, #4294967295
 8003dbe:	f000 83db 	beq.w	8004578 <_svfprintf_r+0xf38>
 8003dc2:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 8003dc6:	920b      	str	r2, [sp, #44]	; 0x2c
 8003dc8:	ea56 0207 	orrs.w	r2, r6, r7
 8003dcc:	f040 83d9 	bne.w	8004582 <_svfprintf_r+0xf42>
 8003dd0:	f1b9 0f00 	cmp.w	r9, #0
 8003dd4:	f000 80aa 	beq.w	8003f2c <_svfprintf_r+0x8ec>
 8003dd8:	2b01      	cmp	r3, #1
 8003dda:	d076      	beq.n	8003eca <_svfprintf_r+0x88a>
 8003ddc:	2b02      	cmp	r3, #2
 8003dde:	f000 8091 	beq.w	8003f04 <_svfprintf_r+0x8c4>
 8003de2:	2600      	movs	r6, #0
 8003de4:	2700      	movs	r7, #0
 8003de6:	e3d2      	b.n	800458e <_svfprintf_r+0xf4e>
 8003de8:	1d3a      	adds	r2, r7, #4
 8003dea:	f015 0110 	ands.w	r1, r5, #16
 8003dee:	9204      	str	r2, [sp, #16]
 8003df0:	d002      	beq.n	8003df8 <_svfprintf_r+0x7b8>
 8003df2:	683e      	ldr	r6, [r7, #0]
 8003df4:	2700      	movs	r7, #0
 8003df6:	e7dd      	b.n	8003db4 <_svfprintf_r+0x774>
 8003df8:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8003dfc:	d0f9      	beq.n	8003df2 <_svfprintf_r+0x7b2>
 8003dfe:	883e      	ldrh	r6, [r7, #0]
 8003e00:	2700      	movs	r7, #0
 8003e02:	e7d6      	b.n	8003db2 <_svfprintf_r+0x772>
 8003e04:	1d3b      	adds	r3, r7, #4
 8003e06:	9304      	str	r3, [sp, #16]
 8003e08:	2330      	movs	r3, #48	; 0x30
 8003e0a:	2278      	movs	r2, #120	; 0x78
 8003e0c:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8003e10:	4b14      	ldr	r3, [pc, #80]	; (8003e64 <_svfprintf_r+0x824>)
 8003e12:	683e      	ldr	r6, [r7, #0]
 8003e14:	9311      	str	r3, [sp, #68]	; 0x44
 8003e16:	2700      	movs	r7, #0
 8003e18:	f045 0502 	orr.w	r5, r5, #2
 8003e1c:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 8003e20:	2302      	movs	r3, #2
 8003e22:	9202      	str	r2, [sp, #8]
 8003e24:	e7c6      	b.n	8003db4 <_svfprintf_r+0x774>
 8003e26:	1d3b      	adds	r3, r7, #4
 8003e28:	2600      	movs	r6, #0
 8003e2a:	f1b9 3fff 	cmp.w	r9, #4294967295
 8003e2e:	9304      	str	r3, [sp, #16]
 8003e30:	f8d7 8000 	ldr.w	r8, [r7]
 8003e34:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8003e38:	d00a      	beq.n	8003e50 <_svfprintf_r+0x810>
 8003e3a:	464a      	mov	r2, r9
 8003e3c:	4631      	mov	r1, r6
 8003e3e:	4640      	mov	r0, r8
 8003e40:	f7fc f9f6 	bl	8000230 <memchr>
 8003e44:	2800      	cmp	r0, #0
 8003e46:	f000 808d 	beq.w	8003f64 <_svfprintf_r+0x924>
 8003e4a:	eba0 0908 	sub.w	r9, r0, r8
 8003e4e:	e5cb      	b.n	80039e8 <_svfprintf_r+0x3a8>
 8003e50:	4640      	mov	r0, r8
 8003e52:	f7fc f9e5 	bl	8000220 <strlen>
 8003e56:	4681      	mov	r9, r0
 8003e58:	e5c6      	b.n	80039e8 <_svfprintf_r+0x3a8>
 8003e5a:	bf00      	nop
 8003e5c:	080065ad 	.word	0x080065ad
 8003e60:	080065bd 	.word	0x080065bd
 8003e64:	0800659a 	.word	0x0800659a
 8003e68:	f045 0510 	orr.w	r5, r5, #16
 8003e6c:	06a9      	lsls	r1, r5, #26
 8003e6e:	d509      	bpl.n	8003e84 <_svfprintf_r+0x844>
 8003e70:	3707      	adds	r7, #7
 8003e72:	f027 0707 	bic.w	r7, r7, #7
 8003e76:	f107 0308 	add.w	r3, r7, #8
 8003e7a:	e9d7 6700 	ldrd	r6, r7, [r7]
 8003e7e:	9304      	str	r3, [sp, #16]
 8003e80:	2301      	movs	r3, #1
 8003e82:	e797      	b.n	8003db4 <_svfprintf_r+0x774>
 8003e84:	1d3b      	adds	r3, r7, #4
 8003e86:	f015 0f10 	tst.w	r5, #16
 8003e8a:	9304      	str	r3, [sp, #16]
 8003e8c:	d001      	beq.n	8003e92 <_svfprintf_r+0x852>
 8003e8e:	683e      	ldr	r6, [r7, #0]
 8003e90:	e002      	b.n	8003e98 <_svfprintf_r+0x858>
 8003e92:	066a      	lsls	r2, r5, #25
 8003e94:	d5fb      	bpl.n	8003e8e <_svfprintf_r+0x84e>
 8003e96:	883e      	ldrh	r6, [r7, #0]
 8003e98:	2700      	movs	r7, #0
 8003e9a:	e7f1      	b.n	8003e80 <_svfprintf_r+0x840>
 8003e9c:	b10b      	cbz	r3, 8003ea2 <_svfprintf_r+0x862>
 8003e9e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8003ea2:	4ba3      	ldr	r3, [pc, #652]	; (8004130 <_svfprintf_r+0xaf0>)
 8003ea4:	e4c2      	b.n	800382c <_svfprintf_r+0x1ec>
 8003ea6:	1d3b      	adds	r3, r7, #4
 8003ea8:	f015 0f10 	tst.w	r5, #16
 8003eac:	9304      	str	r3, [sp, #16]
 8003eae:	d001      	beq.n	8003eb4 <_svfprintf_r+0x874>
 8003eb0:	683e      	ldr	r6, [r7, #0]
 8003eb2:	e002      	b.n	8003eba <_svfprintf_r+0x87a>
 8003eb4:	066e      	lsls	r6, r5, #25
 8003eb6:	d5fb      	bpl.n	8003eb0 <_svfprintf_r+0x870>
 8003eb8:	883e      	ldrh	r6, [r7, #0]
 8003eba:	2700      	movs	r7, #0
 8003ebc:	e4c2      	b.n	8003844 <_svfprintf_r+0x204>
 8003ebe:	4643      	mov	r3, r8
 8003ec0:	e366      	b.n	8004590 <_svfprintf_r+0xf50>
 8003ec2:	2f00      	cmp	r7, #0
 8003ec4:	bf08      	it	eq
 8003ec6:	2e0a      	cmpeq	r6, #10
 8003ec8:	d205      	bcs.n	8003ed6 <_svfprintf_r+0x896>
 8003eca:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8003ece:	3630      	adds	r6, #48	; 0x30
 8003ed0:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8003ed4:	e377      	b.n	80045c6 <_svfprintf_r+0xf86>
 8003ed6:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8003eda:	4630      	mov	r0, r6
 8003edc:	4639      	mov	r1, r7
 8003ede:	220a      	movs	r2, #10
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	f7fc fe85 	bl	8000bf0 <__aeabi_uldivmod>
 8003ee6:	3230      	adds	r2, #48	; 0x30
 8003ee8:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8003eec:	2300      	movs	r3, #0
 8003eee:	4630      	mov	r0, r6
 8003ef0:	4639      	mov	r1, r7
 8003ef2:	220a      	movs	r2, #10
 8003ef4:	f7fc fe7c 	bl	8000bf0 <__aeabi_uldivmod>
 8003ef8:	4606      	mov	r6, r0
 8003efa:	460f      	mov	r7, r1
 8003efc:	ea56 0307 	orrs.w	r3, r6, r7
 8003f00:	d1eb      	bne.n	8003eda <_svfprintf_r+0x89a>
 8003f02:	e360      	b.n	80045c6 <_svfprintf_r+0xf86>
 8003f04:	2600      	movs	r6, #0
 8003f06:	2700      	movs	r7, #0
 8003f08:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8003f0c:	f006 030f 	and.w	r3, r6, #15
 8003f10:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8003f12:	5cd3      	ldrb	r3, [r2, r3]
 8003f14:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8003f18:	0933      	lsrs	r3, r6, #4
 8003f1a:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8003f1e:	093a      	lsrs	r2, r7, #4
 8003f20:	461e      	mov	r6, r3
 8003f22:	4617      	mov	r7, r2
 8003f24:	ea56 0307 	orrs.w	r3, r6, r7
 8003f28:	d1f0      	bne.n	8003f0c <_svfprintf_r+0x8cc>
 8003f2a:	e34c      	b.n	80045c6 <_svfprintf_r+0xf86>
 8003f2c:	b93b      	cbnz	r3, 8003f3e <_svfprintf_r+0x8fe>
 8003f2e:	07ea      	lsls	r2, r5, #31
 8003f30:	d505      	bpl.n	8003f3e <_svfprintf_r+0x8fe>
 8003f32:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8003f36:	2330      	movs	r3, #48	; 0x30
 8003f38:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8003f3c:	e343      	b.n	80045c6 <_svfprintf_r+0xf86>
 8003f3e:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8003f42:	e340      	b.n	80045c6 <_svfprintf_r+0xf86>
 8003f44:	b10b      	cbz	r3, 8003f4a <_svfprintf_r+0x90a>
 8003f46:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8003f4a:	9b02      	ldr	r3, [sp, #8]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	f000 82f7 	beq.w	8004540 <_svfprintf_r+0xf00>
 8003f52:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8003f56:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8003f5a:	2600      	movs	r6, #0
 8003f5c:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8003f60:	9704      	str	r7, [sp, #16]
 8003f62:	e4e8      	b.n	8003936 <_svfprintf_r+0x2f6>
 8003f64:	4606      	mov	r6, r0
 8003f66:	e53f      	b.n	80039e8 <_svfprintf_r+0x3a8>
 8003f68:	2310      	movs	r3, #16
 8003f6a:	6063      	str	r3, [r4, #4]
 8003f6c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003f6e:	3310      	adds	r3, #16
 8003f70:	9321      	str	r3, [sp, #132]	; 0x84
 8003f72:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003f74:	3301      	adds	r3, #1
 8003f76:	2b07      	cmp	r3, #7
 8003f78:	9320      	str	r3, [sp, #128]	; 0x80
 8003f7a:	dc04      	bgt.n	8003f86 <_svfprintf_r+0x946>
 8003f7c:	3408      	adds	r4, #8
 8003f7e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003f80:	3b10      	subs	r3, #16
 8003f82:	930c      	str	r3, [sp, #48]	; 0x30
 8003f84:	e615      	b.n	8003bb2 <_svfprintf_r+0x572>
 8003f86:	aa1f      	add	r2, sp, #124	; 0x7c
 8003f88:	4651      	mov	r1, sl
 8003f8a:	4658      	mov	r0, fp
 8003f8c:	f001 fea2 	bl	8005cd4 <__ssprint_r>
 8003f90:	2800      	cmp	r0, #0
 8003f92:	f040 82b6 	bne.w	8004502 <_svfprintf_r+0xec2>
 8003f96:	ac2c      	add	r4, sp, #176	; 0xb0
 8003f98:	e7f1      	b.n	8003f7e <_svfprintf_r+0x93e>
 8003f9a:	aa1f      	add	r2, sp, #124	; 0x7c
 8003f9c:	4651      	mov	r1, sl
 8003f9e:	4658      	mov	r0, fp
 8003fa0:	f001 fe98 	bl	8005cd4 <__ssprint_r>
 8003fa4:	2800      	cmp	r0, #0
 8003fa6:	f040 82ac 	bne.w	8004502 <_svfprintf_r+0xec2>
 8003faa:	ac2c      	add	r4, sp, #176	; 0xb0
 8003fac:	e614      	b.n	8003bd8 <_svfprintf_r+0x598>
 8003fae:	aa1f      	add	r2, sp, #124	; 0x7c
 8003fb0:	4651      	mov	r1, sl
 8003fb2:	4658      	mov	r0, fp
 8003fb4:	f001 fe8e 	bl	8005cd4 <__ssprint_r>
 8003fb8:	2800      	cmp	r0, #0
 8003fba:	f040 82a2 	bne.w	8004502 <_svfprintf_r+0xec2>
 8003fbe:	ac2c      	add	r4, sp, #176	; 0xb0
 8003fc0:	e61c      	b.n	8003bfc <_svfprintf_r+0x5bc>
 8003fc2:	aa1f      	add	r2, sp, #124	; 0x7c
 8003fc4:	4651      	mov	r1, sl
 8003fc6:	4658      	mov	r0, fp
 8003fc8:	f001 fe84 	bl	8005cd4 <__ssprint_r>
 8003fcc:	2800      	cmp	r0, #0
 8003fce:	f040 8298 	bne.w	8004502 <_svfprintf_r+0xec2>
 8003fd2:	ac2c      	add	r4, sp, #176	; 0xb0
 8003fd4:	e622      	b.n	8003c1c <_svfprintf_r+0x5dc>
 8003fd6:	2210      	movs	r2, #16
 8003fd8:	6062      	str	r2, [r4, #4]
 8003fda:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003fdc:	3210      	adds	r2, #16
 8003fde:	9221      	str	r2, [sp, #132]	; 0x84
 8003fe0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003fe2:	3201      	adds	r2, #1
 8003fe4:	2a07      	cmp	r2, #7
 8003fe6:	9220      	str	r2, [sp, #128]	; 0x80
 8003fe8:	dc02      	bgt.n	8003ff0 <_svfprintf_r+0x9b0>
 8003fea:	3408      	adds	r4, #8
 8003fec:	3b10      	subs	r3, #16
 8003fee:	e61d      	b.n	8003c2c <_svfprintf_r+0x5ec>
 8003ff0:	aa1f      	add	r2, sp, #124	; 0x7c
 8003ff2:	4651      	mov	r1, sl
 8003ff4:	4658      	mov	r0, fp
 8003ff6:	930c      	str	r3, [sp, #48]	; 0x30
 8003ff8:	f001 fe6c 	bl	8005cd4 <__ssprint_r>
 8003ffc:	2800      	cmp	r0, #0
 8003ffe:	f040 8280 	bne.w	8004502 <_svfprintf_r+0xec2>
 8004002:	ac2c      	add	r4, sp, #176	; 0xb0
 8004004:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004006:	e7f1      	b.n	8003fec <_svfprintf_r+0x9ac>
 8004008:	aa1f      	add	r2, sp, #124	; 0x7c
 800400a:	4651      	mov	r1, sl
 800400c:	4658      	mov	r0, fp
 800400e:	f001 fe61 	bl	8005cd4 <__ssprint_r>
 8004012:	2800      	cmp	r0, #0
 8004014:	f040 8275 	bne.w	8004502 <_svfprintf_r+0xec2>
 8004018:	ac2c      	add	r4, sp, #176	; 0xb0
 800401a:	e617      	b.n	8003c4c <_svfprintf_r+0x60c>
 800401c:	2310      	movs	r3, #16
 800401e:	6063      	str	r3, [r4, #4]
 8004020:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004022:	3310      	adds	r3, #16
 8004024:	9321      	str	r3, [sp, #132]	; 0x84
 8004026:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004028:	3301      	adds	r3, #1
 800402a:	2b07      	cmp	r3, #7
 800402c:	9320      	str	r3, [sp, #128]	; 0x80
 800402e:	dc02      	bgt.n	8004036 <_svfprintf_r+0x9f6>
 8004030:	3408      	adds	r4, #8
 8004032:	3e10      	subs	r6, #16
 8004034:	e60e      	b.n	8003c54 <_svfprintf_r+0x614>
 8004036:	aa1f      	add	r2, sp, #124	; 0x7c
 8004038:	4651      	mov	r1, sl
 800403a:	4658      	mov	r0, fp
 800403c:	f001 fe4a 	bl	8005cd4 <__ssprint_r>
 8004040:	2800      	cmp	r0, #0
 8004042:	f040 825e 	bne.w	8004502 <_svfprintf_r+0xec2>
 8004046:	ac2c      	add	r4, sp, #176	; 0xb0
 8004048:	e7f3      	b.n	8004032 <_svfprintf_r+0x9f2>
 800404a:	aa1f      	add	r2, sp, #124	; 0x7c
 800404c:	4651      	mov	r1, sl
 800404e:	4658      	mov	r0, fp
 8004050:	f001 fe40 	bl	8005cd4 <__ssprint_r>
 8004054:	2800      	cmp	r0, #0
 8004056:	f040 8254 	bne.w	8004502 <_svfprintf_r+0xec2>
 800405a:	ac2c      	add	r4, sp, #176	; 0xb0
 800405c:	e60a      	b.n	8003c74 <_svfprintf_r+0x634>
 800405e:	9b02      	ldr	r3, [sp, #8]
 8004060:	2b65      	cmp	r3, #101	; 0x65
 8004062:	f340 81a9 	ble.w	80043b8 <_svfprintf_r+0xd78>
 8004066:	2200      	movs	r2, #0
 8004068:	2300      	movs	r3, #0
 800406a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800406e:	f7fc fd4f 	bl	8000b10 <__aeabi_dcmpeq>
 8004072:	2800      	cmp	r0, #0
 8004074:	d062      	beq.n	800413c <_svfprintf_r+0xafc>
 8004076:	4b2f      	ldr	r3, [pc, #188]	; (8004134 <_svfprintf_r+0xaf4>)
 8004078:	6023      	str	r3, [r4, #0]
 800407a:	2301      	movs	r3, #1
 800407c:	6063      	str	r3, [r4, #4]
 800407e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004080:	3301      	adds	r3, #1
 8004082:	9321      	str	r3, [sp, #132]	; 0x84
 8004084:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004086:	3301      	adds	r3, #1
 8004088:	2b07      	cmp	r3, #7
 800408a:	9320      	str	r3, [sp, #128]	; 0x80
 800408c:	dc25      	bgt.n	80040da <_svfprintf_r+0xa9a>
 800408e:	3408      	adds	r4, #8
 8004090:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004092:	9a03      	ldr	r2, [sp, #12]
 8004094:	4293      	cmp	r3, r2
 8004096:	db02      	blt.n	800409e <_svfprintf_r+0xa5e>
 8004098:	07ee      	lsls	r6, r5, #31
 800409a:	f57f ae02 	bpl.w	8003ca2 <_svfprintf_r+0x662>
 800409e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80040a0:	6023      	str	r3, [r4, #0]
 80040a2:	9b08      	ldr	r3, [sp, #32]
 80040a4:	6063      	str	r3, [r4, #4]
 80040a6:	9a08      	ldr	r2, [sp, #32]
 80040a8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80040aa:	4413      	add	r3, r2
 80040ac:	9321      	str	r3, [sp, #132]	; 0x84
 80040ae:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80040b0:	3301      	adds	r3, #1
 80040b2:	2b07      	cmp	r3, #7
 80040b4:	9320      	str	r3, [sp, #128]	; 0x80
 80040b6:	dc1a      	bgt.n	80040ee <_svfprintf_r+0xaae>
 80040b8:	3408      	adds	r4, #8
 80040ba:	9b03      	ldr	r3, [sp, #12]
 80040bc:	1e5e      	subs	r6, r3, #1
 80040be:	2e00      	cmp	r6, #0
 80040c0:	f77f adef 	ble.w	8003ca2 <_svfprintf_r+0x662>
 80040c4:	4f1c      	ldr	r7, [pc, #112]	; (8004138 <_svfprintf_r+0xaf8>)
 80040c6:	f04f 0810 	mov.w	r8, #16
 80040ca:	2e10      	cmp	r6, #16
 80040cc:	6027      	str	r7, [r4, #0]
 80040ce:	dc18      	bgt.n	8004102 <_svfprintf_r+0xac2>
 80040d0:	6066      	str	r6, [r4, #4]
 80040d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80040d4:	441e      	add	r6, r3
 80040d6:	9621      	str	r6, [sp, #132]	; 0x84
 80040d8:	e5d4      	b.n	8003c84 <_svfprintf_r+0x644>
 80040da:	aa1f      	add	r2, sp, #124	; 0x7c
 80040dc:	4651      	mov	r1, sl
 80040de:	4658      	mov	r0, fp
 80040e0:	f001 fdf8 	bl	8005cd4 <__ssprint_r>
 80040e4:	2800      	cmp	r0, #0
 80040e6:	f040 820c 	bne.w	8004502 <_svfprintf_r+0xec2>
 80040ea:	ac2c      	add	r4, sp, #176	; 0xb0
 80040ec:	e7d0      	b.n	8004090 <_svfprintf_r+0xa50>
 80040ee:	aa1f      	add	r2, sp, #124	; 0x7c
 80040f0:	4651      	mov	r1, sl
 80040f2:	4658      	mov	r0, fp
 80040f4:	f001 fdee 	bl	8005cd4 <__ssprint_r>
 80040f8:	2800      	cmp	r0, #0
 80040fa:	f040 8202 	bne.w	8004502 <_svfprintf_r+0xec2>
 80040fe:	ac2c      	add	r4, sp, #176	; 0xb0
 8004100:	e7db      	b.n	80040ba <_svfprintf_r+0xa7a>
 8004102:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004104:	f8c4 8004 	str.w	r8, [r4, #4]
 8004108:	3310      	adds	r3, #16
 800410a:	9321      	str	r3, [sp, #132]	; 0x84
 800410c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800410e:	3301      	adds	r3, #1
 8004110:	2b07      	cmp	r3, #7
 8004112:	9320      	str	r3, [sp, #128]	; 0x80
 8004114:	dc02      	bgt.n	800411c <_svfprintf_r+0xadc>
 8004116:	3408      	adds	r4, #8
 8004118:	3e10      	subs	r6, #16
 800411a:	e7d6      	b.n	80040ca <_svfprintf_r+0xa8a>
 800411c:	aa1f      	add	r2, sp, #124	; 0x7c
 800411e:	4651      	mov	r1, sl
 8004120:	4658      	mov	r0, fp
 8004122:	f001 fdd7 	bl	8005cd4 <__ssprint_r>
 8004126:	2800      	cmp	r0, #0
 8004128:	f040 81eb 	bne.w	8004502 <_svfprintf_r+0xec2>
 800412c:	ac2c      	add	r4, sp, #176	; 0xb0
 800412e:	e7f3      	b.n	8004118 <_svfprintf_r+0xad8>
 8004130:	0800659a 	.word	0x0800659a
 8004134:	080065ab 	.word	0x080065ab
 8004138:	080065bd 	.word	0x080065bd
 800413c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800413e:	2b00      	cmp	r3, #0
 8004140:	dc7a      	bgt.n	8004238 <_svfprintf_r+0xbf8>
 8004142:	4b9b      	ldr	r3, [pc, #620]	; (80043b0 <_svfprintf_r+0xd70>)
 8004144:	6023      	str	r3, [r4, #0]
 8004146:	2301      	movs	r3, #1
 8004148:	6063      	str	r3, [r4, #4]
 800414a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800414c:	3301      	adds	r3, #1
 800414e:	9321      	str	r3, [sp, #132]	; 0x84
 8004150:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004152:	3301      	adds	r3, #1
 8004154:	2b07      	cmp	r3, #7
 8004156:	9320      	str	r3, [sp, #128]	; 0x80
 8004158:	dc44      	bgt.n	80041e4 <_svfprintf_r+0xba4>
 800415a:	3408      	adds	r4, #8
 800415c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800415e:	b923      	cbnz	r3, 800416a <_svfprintf_r+0xb2a>
 8004160:	9b03      	ldr	r3, [sp, #12]
 8004162:	b913      	cbnz	r3, 800416a <_svfprintf_r+0xb2a>
 8004164:	07e8      	lsls	r0, r5, #31
 8004166:	f57f ad9c 	bpl.w	8003ca2 <_svfprintf_r+0x662>
 800416a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800416c:	6023      	str	r3, [r4, #0]
 800416e:	9b08      	ldr	r3, [sp, #32]
 8004170:	6063      	str	r3, [r4, #4]
 8004172:	9a08      	ldr	r2, [sp, #32]
 8004174:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004176:	4413      	add	r3, r2
 8004178:	9321      	str	r3, [sp, #132]	; 0x84
 800417a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800417c:	3301      	adds	r3, #1
 800417e:	2b07      	cmp	r3, #7
 8004180:	9320      	str	r3, [sp, #128]	; 0x80
 8004182:	dc39      	bgt.n	80041f8 <_svfprintf_r+0xbb8>
 8004184:	f104 0308 	add.w	r3, r4, #8
 8004188:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800418a:	2e00      	cmp	r6, #0
 800418c:	da19      	bge.n	80041c2 <_svfprintf_r+0xb82>
 800418e:	4f89      	ldr	r7, [pc, #548]	; (80043b4 <_svfprintf_r+0xd74>)
 8004190:	4276      	negs	r6, r6
 8004192:	2410      	movs	r4, #16
 8004194:	2e10      	cmp	r6, #16
 8004196:	601f      	str	r7, [r3, #0]
 8004198:	dc38      	bgt.n	800420c <_svfprintf_r+0xbcc>
 800419a:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800419c:	605e      	str	r6, [r3, #4]
 800419e:	4416      	add	r6, r2
 80041a0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80041a2:	9621      	str	r6, [sp, #132]	; 0x84
 80041a4:	3201      	adds	r2, #1
 80041a6:	2a07      	cmp	r2, #7
 80041a8:	f103 0308 	add.w	r3, r3, #8
 80041ac:	9220      	str	r2, [sp, #128]	; 0x80
 80041ae:	dd08      	ble.n	80041c2 <_svfprintf_r+0xb82>
 80041b0:	aa1f      	add	r2, sp, #124	; 0x7c
 80041b2:	4651      	mov	r1, sl
 80041b4:	4658      	mov	r0, fp
 80041b6:	f001 fd8d 	bl	8005cd4 <__ssprint_r>
 80041ba:	2800      	cmp	r0, #0
 80041bc:	f040 81a1 	bne.w	8004502 <_svfprintf_r+0xec2>
 80041c0:	ab2c      	add	r3, sp, #176	; 0xb0
 80041c2:	9a03      	ldr	r2, [sp, #12]
 80041c4:	605a      	str	r2, [r3, #4]
 80041c6:	9903      	ldr	r1, [sp, #12]
 80041c8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80041ca:	f8c3 8000 	str.w	r8, [r3]
 80041ce:	440a      	add	r2, r1
 80041d0:	9221      	str	r2, [sp, #132]	; 0x84
 80041d2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80041d4:	3201      	adds	r2, #1
 80041d6:	2a07      	cmp	r2, #7
 80041d8:	9220      	str	r2, [sp, #128]	; 0x80
 80041da:	f73f ad59 	bgt.w	8003c90 <_svfprintf_r+0x650>
 80041de:	f103 0408 	add.w	r4, r3, #8
 80041e2:	e55e      	b.n	8003ca2 <_svfprintf_r+0x662>
 80041e4:	aa1f      	add	r2, sp, #124	; 0x7c
 80041e6:	4651      	mov	r1, sl
 80041e8:	4658      	mov	r0, fp
 80041ea:	f001 fd73 	bl	8005cd4 <__ssprint_r>
 80041ee:	2800      	cmp	r0, #0
 80041f0:	f040 8187 	bne.w	8004502 <_svfprintf_r+0xec2>
 80041f4:	ac2c      	add	r4, sp, #176	; 0xb0
 80041f6:	e7b1      	b.n	800415c <_svfprintf_r+0xb1c>
 80041f8:	aa1f      	add	r2, sp, #124	; 0x7c
 80041fa:	4651      	mov	r1, sl
 80041fc:	4658      	mov	r0, fp
 80041fe:	f001 fd69 	bl	8005cd4 <__ssprint_r>
 8004202:	2800      	cmp	r0, #0
 8004204:	f040 817d 	bne.w	8004502 <_svfprintf_r+0xec2>
 8004208:	ab2c      	add	r3, sp, #176	; 0xb0
 800420a:	e7bd      	b.n	8004188 <_svfprintf_r+0xb48>
 800420c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800420e:	605c      	str	r4, [r3, #4]
 8004210:	3210      	adds	r2, #16
 8004212:	9221      	str	r2, [sp, #132]	; 0x84
 8004214:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004216:	3201      	adds	r2, #1
 8004218:	2a07      	cmp	r2, #7
 800421a:	9220      	str	r2, [sp, #128]	; 0x80
 800421c:	dc02      	bgt.n	8004224 <_svfprintf_r+0xbe4>
 800421e:	3308      	adds	r3, #8
 8004220:	3e10      	subs	r6, #16
 8004222:	e7b7      	b.n	8004194 <_svfprintf_r+0xb54>
 8004224:	aa1f      	add	r2, sp, #124	; 0x7c
 8004226:	4651      	mov	r1, sl
 8004228:	4658      	mov	r0, fp
 800422a:	f001 fd53 	bl	8005cd4 <__ssprint_r>
 800422e:	2800      	cmp	r0, #0
 8004230:	f040 8167 	bne.w	8004502 <_svfprintf_r+0xec2>
 8004234:	ab2c      	add	r3, sp, #176	; 0xb0
 8004236:	e7f3      	b.n	8004220 <_svfprintf_r+0xbe0>
 8004238:	9b03      	ldr	r3, [sp, #12]
 800423a:	42bb      	cmp	r3, r7
 800423c:	bfa8      	it	ge
 800423e:	463b      	movge	r3, r7
 8004240:	2b00      	cmp	r3, #0
 8004242:	461e      	mov	r6, r3
 8004244:	dd0b      	ble.n	800425e <_svfprintf_r+0xc1e>
 8004246:	6063      	str	r3, [r4, #4]
 8004248:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800424a:	f8c4 8000 	str.w	r8, [r4]
 800424e:	4433      	add	r3, r6
 8004250:	9321      	str	r3, [sp, #132]	; 0x84
 8004252:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004254:	3301      	adds	r3, #1
 8004256:	2b07      	cmp	r3, #7
 8004258:	9320      	str	r3, [sp, #128]	; 0x80
 800425a:	dc5f      	bgt.n	800431c <_svfprintf_r+0xcdc>
 800425c:	3408      	adds	r4, #8
 800425e:	2e00      	cmp	r6, #0
 8004260:	bfac      	ite	ge
 8004262:	1bbe      	subge	r6, r7, r6
 8004264:	463e      	movlt	r6, r7
 8004266:	2e00      	cmp	r6, #0
 8004268:	dd0f      	ble.n	800428a <_svfprintf_r+0xc4a>
 800426a:	f8df 9148 	ldr.w	r9, [pc, #328]	; 80043b4 <_svfprintf_r+0xd74>
 800426e:	f8c4 9000 	str.w	r9, [r4]
 8004272:	2e10      	cmp	r6, #16
 8004274:	dc5c      	bgt.n	8004330 <_svfprintf_r+0xcf0>
 8004276:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004278:	6066      	str	r6, [r4, #4]
 800427a:	441e      	add	r6, r3
 800427c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800427e:	9621      	str	r6, [sp, #132]	; 0x84
 8004280:	3301      	adds	r3, #1
 8004282:	2b07      	cmp	r3, #7
 8004284:	9320      	str	r3, [sp, #128]	; 0x80
 8004286:	dc6a      	bgt.n	800435e <_svfprintf_r+0xd1e>
 8004288:	3408      	adds	r4, #8
 800428a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800428c:	9a03      	ldr	r2, [sp, #12]
 800428e:	4293      	cmp	r3, r2
 8004290:	db01      	blt.n	8004296 <_svfprintf_r+0xc56>
 8004292:	07e9      	lsls	r1, r5, #31
 8004294:	d50d      	bpl.n	80042b2 <_svfprintf_r+0xc72>
 8004296:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004298:	6023      	str	r3, [r4, #0]
 800429a:	9b08      	ldr	r3, [sp, #32]
 800429c:	6063      	str	r3, [r4, #4]
 800429e:	9a08      	ldr	r2, [sp, #32]
 80042a0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80042a2:	4413      	add	r3, r2
 80042a4:	9321      	str	r3, [sp, #132]	; 0x84
 80042a6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80042a8:	3301      	adds	r3, #1
 80042aa:	2b07      	cmp	r3, #7
 80042ac:	9320      	str	r3, [sp, #128]	; 0x80
 80042ae:	dc60      	bgt.n	8004372 <_svfprintf_r+0xd32>
 80042b0:	3408      	adds	r4, #8
 80042b2:	9b03      	ldr	r3, [sp, #12]
 80042b4:	9a03      	ldr	r2, [sp, #12]
 80042b6:	1bde      	subs	r6, r3, r7
 80042b8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80042ba:	1ad3      	subs	r3, r2, r3
 80042bc:	429e      	cmp	r6, r3
 80042be:	bfa8      	it	ge
 80042c0:	461e      	movge	r6, r3
 80042c2:	2e00      	cmp	r6, #0
 80042c4:	dd0b      	ble.n	80042de <_svfprintf_r+0xc9e>
 80042c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80042c8:	6066      	str	r6, [r4, #4]
 80042ca:	4433      	add	r3, r6
 80042cc:	9321      	str	r3, [sp, #132]	; 0x84
 80042ce:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80042d0:	3301      	adds	r3, #1
 80042d2:	4447      	add	r7, r8
 80042d4:	2b07      	cmp	r3, #7
 80042d6:	6027      	str	r7, [r4, #0]
 80042d8:	9320      	str	r3, [sp, #128]	; 0x80
 80042da:	dc54      	bgt.n	8004386 <_svfprintf_r+0xd46>
 80042dc:	3408      	adds	r4, #8
 80042de:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80042e0:	9a03      	ldr	r2, [sp, #12]
 80042e2:	2e00      	cmp	r6, #0
 80042e4:	eba2 0303 	sub.w	r3, r2, r3
 80042e8:	bfac      	ite	ge
 80042ea:	1b9e      	subge	r6, r3, r6
 80042ec:	461e      	movlt	r6, r3
 80042ee:	2e00      	cmp	r6, #0
 80042f0:	f77f acd7 	ble.w	8003ca2 <_svfprintf_r+0x662>
 80042f4:	4f2f      	ldr	r7, [pc, #188]	; (80043b4 <_svfprintf_r+0xd74>)
 80042f6:	f04f 0810 	mov.w	r8, #16
 80042fa:	2e10      	cmp	r6, #16
 80042fc:	6027      	str	r7, [r4, #0]
 80042fe:	f77f aee7 	ble.w	80040d0 <_svfprintf_r+0xa90>
 8004302:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004304:	f8c4 8004 	str.w	r8, [r4, #4]
 8004308:	3310      	adds	r3, #16
 800430a:	9321      	str	r3, [sp, #132]	; 0x84
 800430c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800430e:	3301      	adds	r3, #1
 8004310:	2b07      	cmp	r3, #7
 8004312:	9320      	str	r3, [sp, #128]	; 0x80
 8004314:	dc41      	bgt.n	800439a <_svfprintf_r+0xd5a>
 8004316:	3408      	adds	r4, #8
 8004318:	3e10      	subs	r6, #16
 800431a:	e7ee      	b.n	80042fa <_svfprintf_r+0xcba>
 800431c:	aa1f      	add	r2, sp, #124	; 0x7c
 800431e:	4651      	mov	r1, sl
 8004320:	4658      	mov	r0, fp
 8004322:	f001 fcd7 	bl	8005cd4 <__ssprint_r>
 8004326:	2800      	cmp	r0, #0
 8004328:	f040 80eb 	bne.w	8004502 <_svfprintf_r+0xec2>
 800432c:	ac2c      	add	r4, sp, #176	; 0xb0
 800432e:	e796      	b.n	800425e <_svfprintf_r+0xc1e>
 8004330:	2310      	movs	r3, #16
 8004332:	6063      	str	r3, [r4, #4]
 8004334:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004336:	3310      	adds	r3, #16
 8004338:	9321      	str	r3, [sp, #132]	; 0x84
 800433a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800433c:	3301      	adds	r3, #1
 800433e:	2b07      	cmp	r3, #7
 8004340:	9320      	str	r3, [sp, #128]	; 0x80
 8004342:	dc02      	bgt.n	800434a <_svfprintf_r+0xd0a>
 8004344:	3408      	adds	r4, #8
 8004346:	3e10      	subs	r6, #16
 8004348:	e791      	b.n	800426e <_svfprintf_r+0xc2e>
 800434a:	aa1f      	add	r2, sp, #124	; 0x7c
 800434c:	4651      	mov	r1, sl
 800434e:	4658      	mov	r0, fp
 8004350:	f001 fcc0 	bl	8005cd4 <__ssprint_r>
 8004354:	2800      	cmp	r0, #0
 8004356:	f040 80d4 	bne.w	8004502 <_svfprintf_r+0xec2>
 800435a:	ac2c      	add	r4, sp, #176	; 0xb0
 800435c:	e7f3      	b.n	8004346 <_svfprintf_r+0xd06>
 800435e:	aa1f      	add	r2, sp, #124	; 0x7c
 8004360:	4651      	mov	r1, sl
 8004362:	4658      	mov	r0, fp
 8004364:	f001 fcb6 	bl	8005cd4 <__ssprint_r>
 8004368:	2800      	cmp	r0, #0
 800436a:	f040 80ca 	bne.w	8004502 <_svfprintf_r+0xec2>
 800436e:	ac2c      	add	r4, sp, #176	; 0xb0
 8004370:	e78b      	b.n	800428a <_svfprintf_r+0xc4a>
 8004372:	aa1f      	add	r2, sp, #124	; 0x7c
 8004374:	4651      	mov	r1, sl
 8004376:	4658      	mov	r0, fp
 8004378:	f001 fcac 	bl	8005cd4 <__ssprint_r>
 800437c:	2800      	cmp	r0, #0
 800437e:	f040 80c0 	bne.w	8004502 <_svfprintf_r+0xec2>
 8004382:	ac2c      	add	r4, sp, #176	; 0xb0
 8004384:	e795      	b.n	80042b2 <_svfprintf_r+0xc72>
 8004386:	aa1f      	add	r2, sp, #124	; 0x7c
 8004388:	4651      	mov	r1, sl
 800438a:	4658      	mov	r0, fp
 800438c:	f001 fca2 	bl	8005cd4 <__ssprint_r>
 8004390:	2800      	cmp	r0, #0
 8004392:	f040 80b6 	bne.w	8004502 <_svfprintf_r+0xec2>
 8004396:	ac2c      	add	r4, sp, #176	; 0xb0
 8004398:	e7a1      	b.n	80042de <_svfprintf_r+0xc9e>
 800439a:	aa1f      	add	r2, sp, #124	; 0x7c
 800439c:	4651      	mov	r1, sl
 800439e:	4658      	mov	r0, fp
 80043a0:	f001 fc98 	bl	8005cd4 <__ssprint_r>
 80043a4:	2800      	cmp	r0, #0
 80043a6:	f040 80ac 	bne.w	8004502 <_svfprintf_r+0xec2>
 80043aa:	ac2c      	add	r4, sp, #176	; 0xb0
 80043ac:	e7b4      	b.n	8004318 <_svfprintf_r+0xcd8>
 80043ae:	bf00      	nop
 80043b0:	080065ab 	.word	0x080065ab
 80043b4:	080065bd 	.word	0x080065bd
 80043b8:	9b03      	ldr	r3, [sp, #12]
 80043ba:	2b01      	cmp	r3, #1
 80043bc:	dc01      	bgt.n	80043c2 <_svfprintf_r+0xd82>
 80043be:	07ea      	lsls	r2, r5, #31
 80043c0:	d576      	bpl.n	80044b0 <_svfprintf_r+0xe70>
 80043c2:	2301      	movs	r3, #1
 80043c4:	6063      	str	r3, [r4, #4]
 80043c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80043c8:	f8c4 8000 	str.w	r8, [r4]
 80043cc:	3301      	adds	r3, #1
 80043ce:	9321      	str	r3, [sp, #132]	; 0x84
 80043d0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80043d2:	3301      	adds	r3, #1
 80043d4:	2b07      	cmp	r3, #7
 80043d6:	9320      	str	r3, [sp, #128]	; 0x80
 80043d8:	dc36      	bgt.n	8004448 <_svfprintf_r+0xe08>
 80043da:	3408      	adds	r4, #8
 80043dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80043de:	6023      	str	r3, [r4, #0]
 80043e0:	9b08      	ldr	r3, [sp, #32]
 80043e2:	6063      	str	r3, [r4, #4]
 80043e4:	9a08      	ldr	r2, [sp, #32]
 80043e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80043e8:	4413      	add	r3, r2
 80043ea:	9321      	str	r3, [sp, #132]	; 0x84
 80043ec:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80043ee:	3301      	adds	r3, #1
 80043f0:	2b07      	cmp	r3, #7
 80043f2:	9320      	str	r3, [sp, #128]	; 0x80
 80043f4:	dc31      	bgt.n	800445a <_svfprintf_r+0xe1a>
 80043f6:	3408      	adds	r4, #8
 80043f8:	2300      	movs	r3, #0
 80043fa:	2200      	movs	r2, #0
 80043fc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004400:	f7fc fb86 	bl	8000b10 <__aeabi_dcmpeq>
 8004404:	9b03      	ldr	r3, [sp, #12]
 8004406:	1e5e      	subs	r6, r3, #1
 8004408:	2800      	cmp	r0, #0
 800440a:	d12f      	bne.n	800446c <_svfprintf_r+0xe2c>
 800440c:	f108 0301 	add.w	r3, r8, #1
 8004410:	e884 0048 	stmia.w	r4, {r3, r6}
 8004414:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004416:	9a03      	ldr	r2, [sp, #12]
 8004418:	3b01      	subs	r3, #1
 800441a:	4413      	add	r3, r2
 800441c:	9321      	str	r3, [sp, #132]	; 0x84
 800441e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004420:	3301      	adds	r3, #1
 8004422:	2b07      	cmp	r3, #7
 8004424:	9320      	str	r3, [sp, #128]	; 0x80
 8004426:	dd4a      	ble.n	80044be <_svfprintf_r+0xe7e>
 8004428:	aa1f      	add	r2, sp, #124	; 0x7c
 800442a:	4651      	mov	r1, sl
 800442c:	4658      	mov	r0, fp
 800442e:	f001 fc51 	bl	8005cd4 <__ssprint_r>
 8004432:	2800      	cmp	r0, #0
 8004434:	d165      	bne.n	8004502 <_svfprintf_r+0xec2>
 8004436:	ac2c      	add	r4, sp, #176	; 0xb0
 8004438:	ab1b      	add	r3, sp, #108	; 0x6c
 800443a:	6023      	str	r3, [r4, #0]
 800443c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800443e:	6063      	str	r3, [r4, #4]
 8004440:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004442:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004444:	4413      	add	r3, r2
 8004446:	e41c      	b.n	8003c82 <_svfprintf_r+0x642>
 8004448:	aa1f      	add	r2, sp, #124	; 0x7c
 800444a:	4651      	mov	r1, sl
 800444c:	4658      	mov	r0, fp
 800444e:	f001 fc41 	bl	8005cd4 <__ssprint_r>
 8004452:	2800      	cmp	r0, #0
 8004454:	d155      	bne.n	8004502 <_svfprintf_r+0xec2>
 8004456:	ac2c      	add	r4, sp, #176	; 0xb0
 8004458:	e7c0      	b.n	80043dc <_svfprintf_r+0xd9c>
 800445a:	aa1f      	add	r2, sp, #124	; 0x7c
 800445c:	4651      	mov	r1, sl
 800445e:	4658      	mov	r0, fp
 8004460:	f001 fc38 	bl	8005cd4 <__ssprint_r>
 8004464:	2800      	cmp	r0, #0
 8004466:	d14c      	bne.n	8004502 <_svfprintf_r+0xec2>
 8004468:	ac2c      	add	r4, sp, #176	; 0xb0
 800446a:	e7c5      	b.n	80043f8 <_svfprintf_r+0xdb8>
 800446c:	2e00      	cmp	r6, #0
 800446e:	dde3      	ble.n	8004438 <_svfprintf_r+0xdf8>
 8004470:	4f59      	ldr	r7, [pc, #356]	; (80045d8 <_svfprintf_r+0xf98>)
 8004472:	f04f 0810 	mov.w	r8, #16
 8004476:	2e10      	cmp	r6, #16
 8004478:	6027      	str	r7, [r4, #0]
 800447a:	dc04      	bgt.n	8004486 <_svfprintf_r+0xe46>
 800447c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800447e:	6066      	str	r6, [r4, #4]
 8004480:	441e      	add	r6, r3
 8004482:	9621      	str	r6, [sp, #132]	; 0x84
 8004484:	e7cb      	b.n	800441e <_svfprintf_r+0xdde>
 8004486:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004488:	f8c4 8004 	str.w	r8, [r4, #4]
 800448c:	3310      	adds	r3, #16
 800448e:	9321      	str	r3, [sp, #132]	; 0x84
 8004490:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004492:	3301      	adds	r3, #1
 8004494:	2b07      	cmp	r3, #7
 8004496:	9320      	str	r3, [sp, #128]	; 0x80
 8004498:	dc02      	bgt.n	80044a0 <_svfprintf_r+0xe60>
 800449a:	3408      	adds	r4, #8
 800449c:	3e10      	subs	r6, #16
 800449e:	e7ea      	b.n	8004476 <_svfprintf_r+0xe36>
 80044a0:	aa1f      	add	r2, sp, #124	; 0x7c
 80044a2:	4651      	mov	r1, sl
 80044a4:	4658      	mov	r0, fp
 80044a6:	f001 fc15 	bl	8005cd4 <__ssprint_r>
 80044aa:	bb50      	cbnz	r0, 8004502 <_svfprintf_r+0xec2>
 80044ac:	ac2c      	add	r4, sp, #176	; 0xb0
 80044ae:	e7f5      	b.n	800449c <_svfprintf_r+0xe5c>
 80044b0:	2301      	movs	r3, #1
 80044b2:	6063      	str	r3, [r4, #4]
 80044b4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80044b6:	f8c4 8000 	str.w	r8, [r4]
 80044ba:	3301      	adds	r3, #1
 80044bc:	e7ae      	b.n	800441c <_svfprintf_r+0xddc>
 80044be:	3408      	adds	r4, #8
 80044c0:	e7ba      	b.n	8004438 <_svfprintf_r+0xdf8>
 80044c2:	3408      	adds	r4, #8
 80044c4:	f7ff bbed 	b.w	8003ca2 <_svfprintf_r+0x662>
 80044c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80044ca:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80044cc:	1a9d      	subs	r5, r3, r2
 80044ce:	2d00      	cmp	r5, #0
 80044d0:	f77f abea 	ble.w	8003ca8 <_svfprintf_r+0x668>
 80044d4:	2610      	movs	r6, #16
 80044d6:	4b41      	ldr	r3, [pc, #260]	; (80045dc <_svfprintf_r+0xf9c>)
 80044d8:	6023      	str	r3, [r4, #0]
 80044da:	2d10      	cmp	r5, #16
 80044dc:	dc1b      	bgt.n	8004516 <_svfprintf_r+0xed6>
 80044de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80044e0:	6065      	str	r5, [r4, #4]
 80044e2:	441d      	add	r5, r3
 80044e4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80044e6:	9521      	str	r5, [sp, #132]	; 0x84
 80044e8:	3301      	adds	r3, #1
 80044ea:	2b07      	cmp	r3, #7
 80044ec:	9320      	str	r3, [sp, #128]	; 0x80
 80044ee:	f77f abdb 	ble.w	8003ca8 <_svfprintf_r+0x668>
 80044f2:	aa1f      	add	r2, sp, #124	; 0x7c
 80044f4:	4651      	mov	r1, sl
 80044f6:	4658      	mov	r0, fp
 80044f8:	f001 fbec 	bl	8005cd4 <__ssprint_r>
 80044fc:	2800      	cmp	r0, #0
 80044fe:	f43f abd3 	beq.w	8003ca8 <_svfprintf_r+0x668>
 8004502:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8004506:	f013 0f40 	tst.w	r3, #64	; 0x40
 800450a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800450c:	bf18      	it	ne
 800450e:	f04f 33ff 	movne.w	r3, #4294967295
 8004512:	f7ff b8b9 	b.w	8003688 <_svfprintf_r+0x48>
 8004516:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004518:	6066      	str	r6, [r4, #4]
 800451a:	3310      	adds	r3, #16
 800451c:	9321      	str	r3, [sp, #132]	; 0x84
 800451e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004520:	3301      	adds	r3, #1
 8004522:	2b07      	cmp	r3, #7
 8004524:	9320      	str	r3, [sp, #128]	; 0x80
 8004526:	dc02      	bgt.n	800452e <_svfprintf_r+0xeee>
 8004528:	3408      	adds	r4, #8
 800452a:	3d10      	subs	r5, #16
 800452c:	e7d3      	b.n	80044d6 <_svfprintf_r+0xe96>
 800452e:	aa1f      	add	r2, sp, #124	; 0x7c
 8004530:	4651      	mov	r1, sl
 8004532:	4658      	mov	r0, fp
 8004534:	f001 fbce 	bl	8005cd4 <__ssprint_r>
 8004538:	2800      	cmp	r0, #0
 800453a:	d1e2      	bne.n	8004502 <_svfprintf_r+0xec2>
 800453c:	ac2c      	add	r4, sp, #176	; 0xb0
 800453e:	e7f4      	b.n	800452a <_svfprintf_r+0xeea>
 8004540:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004542:	2b00      	cmp	r3, #0
 8004544:	d0dd      	beq.n	8004502 <_svfprintf_r+0xec2>
 8004546:	aa1f      	add	r2, sp, #124	; 0x7c
 8004548:	4651      	mov	r1, sl
 800454a:	4658      	mov	r0, fp
 800454c:	f001 fbc2 	bl	8005cd4 <__ssprint_r>
 8004550:	e7d7      	b.n	8004502 <_svfprintf_r+0xec2>
 8004552:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004556:	4610      	mov	r0, r2
 8004558:	4619      	mov	r1, r3
 800455a:	f7fc fb0b 	bl	8000b74 <__aeabi_dcmpun>
 800455e:	2800      	cmp	r0, #0
 8004560:	f43f aa44 	beq.w	80039ec <_svfprintf_r+0x3ac>
 8004564:	4b1e      	ldr	r3, [pc, #120]	; (80045e0 <_svfprintf_r+0xfa0>)
 8004566:	4a1f      	ldr	r2, [pc, #124]	; (80045e4 <_svfprintf_r+0xfa4>)
 8004568:	f7ff ba34 	b.w	80039d4 <_svfprintf_r+0x394>
 800456c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800456e:	eba3 0308 	sub.w	r3, r3, r8
 8004572:	9303      	str	r3, [sp, #12]
 8004574:	f7ff bab5 	b.w	8003ae2 <_svfprintf_r+0x4a2>
 8004578:	ea56 0207 	orrs.w	r2, r6, r7
 800457c:	950b      	str	r5, [sp, #44]	; 0x2c
 800457e:	f43f ac2b 	beq.w	8003dd8 <_svfprintf_r+0x798>
 8004582:	2b01      	cmp	r3, #1
 8004584:	f43f ac9d 	beq.w	8003ec2 <_svfprintf_r+0x882>
 8004588:	2b02      	cmp	r3, #2
 800458a:	f43f acbd 	beq.w	8003f08 <_svfprintf_r+0x8c8>
 800458e:	ab2c      	add	r3, sp, #176	; 0xb0
 8004590:	08f1      	lsrs	r1, r6, #3
 8004592:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 8004596:	08f8      	lsrs	r0, r7, #3
 8004598:	f006 0207 	and.w	r2, r6, #7
 800459c:	4607      	mov	r7, r0
 800459e:	460e      	mov	r6, r1
 80045a0:	3230      	adds	r2, #48	; 0x30
 80045a2:	ea56 0107 	orrs.w	r1, r6, r7
 80045a6:	f103 38ff 	add.w	r8, r3, #4294967295
 80045aa:	f803 2c01 	strb.w	r2, [r3, #-1]
 80045ae:	f47f ac86 	bne.w	8003ebe <_svfprintf_r+0x87e>
 80045b2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80045b4:	07c9      	lsls	r1, r1, #31
 80045b6:	d506      	bpl.n	80045c6 <_svfprintf_r+0xf86>
 80045b8:	2a30      	cmp	r2, #48	; 0x30
 80045ba:	d004      	beq.n	80045c6 <_svfprintf_r+0xf86>
 80045bc:	2230      	movs	r2, #48	; 0x30
 80045be:	f808 2c01 	strb.w	r2, [r8, #-1]
 80045c2:	f1a3 0802 	sub.w	r8, r3, #2
 80045c6:	464e      	mov	r6, r9
 80045c8:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 80045cc:	eba9 0908 	sub.w	r9, r9, r8
 80045d0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80045d2:	2700      	movs	r7, #0
 80045d4:	f7ff bad1 	b.w	8003b7a <_svfprintf_r+0x53a>
 80045d8:	080065bd 	.word	0x080065bd
 80045dc:	080065ad 	.word	0x080065ad
 80045e0:	08006581 	.word	0x08006581
 80045e4:	08006585 	.word	0x08006585

080045e8 <quorem>:
 80045e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045ec:	6903      	ldr	r3, [r0, #16]
 80045ee:	690c      	ldr	r4, [r1, #16]
 80045f0:	429c      	cmp	r4, r3
 80045f2:	4680      	mov	r8, r0
 80045f4:	f300 8082 	bgt.w	80046fc <quorem+0x114>
 80045f8:	3c01      	subs	r4, #1
 80045fa:	f101 0714 	add.w	r7, r1, #20
 80045fe:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8004602:	f100 0614 	add.w	r6, r0, #20
 8004606:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800460a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800460e:	eb06 030e 	add.w	r3, r6, lr
 8004612:	3501      	adds	r5, #1
 8004614:	eb07 090e 	add.w	r9, r7, lr
 8004618:	9301      	str	r3, [sp, #4]
 800461a:	fbb0 f5f5 	udiv	r5, r0, r5
 800461e:	b395      	cbz	r5, 8004686 <quorem+0x9e>
 8004620:	f04f 0a00 	mov.w	sl, #0
 8004624:	4638      	mov	r0, r7
 8004626:	46b4      	mov	ip, r6
 8004628:	46d3      	mov	fp, sl
 800462a:	f850 2b04 	ldr.w	r2, [r0], #4
 800462e:	b293      	uxth	r3, r2
 8004630:	fb05 a303 	mla	r3, r5, r3, sl
 8004634:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004638:	b29b      	uxth	r3, r3
 800463a:	ebab 0303 	sub.w	r3, fp, r3
 800463e:	0c12      	lsrs	r2, r2, #16
 8004640:	f8bc b000 	ldrh.w	fp, [ip]
 8004644:	fb05 a202 	mla	r2, r5, r2, sl
 8004648:	fa13 f38b 	uxtah	r3, r3, fp
 800464c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8004650:	fa1f fb82 	uxth.w	fp, r2
 8004654:	f8dc 2000 	ldr.w	r2, [ip]
 8004658:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800465c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004660:	b29b      	uxth	r3, r3
 8004662:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004666:	4581      	cmp	r9, r0
 8004668:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800466c:	f84c 3b04 	str.w	r3, [ip], #4
 8004670:	d2db      	bcs.n	800462a <quorem+0x42>
 8004672:	f856 300e 	ldr.w	r3, [r6, lr]
 8004676:	b933      	cbnz	r3, 8004686 <quorem+0x9e>
 8004678:	9b01      	ldr	r3, [sp, #4]
 800467a:	3b04      	subs	r3, #4
 800467c:	429e      	cmp	r6, r3
 800467e:	461a      	mov	r2, r3
 8004680:	d330      	bcc.n	80046e4 <quorem+0xfc>
 8004682:	f8c8 4010 	str.w	r4, [r8, #16]
 8004686:	4640      	mov	r0, r8
 8004688:	f001 fa4d 	bl	8005b26 <__mcmp>
 800468c:	2800      	cmp	r0, #0
 800468e:	db25      	blt.n	80046dc <quorem+0xf4>
 8004690:	3501      	adds	r5, #1
 8004692:	4630      	mov	r0, r6
 8004694:	f04f 0e00 	mov.w	lr, #0
 8004698:	f857 2b04 	ldr.w	r2, [r7], #4
 800469c:	f8d0 c000 	ldr.w	ip, [r0]
 80046a0:	b293      	uxth	r3, r2
 80046a2:	ebae 0303 	sub.w	r3, lr, r3
 80046a6:	0c12      	lsrs	r2, r2, #16
 80046a8:	fa13 f38c 	uxtah	r3, r3, ip
 80046ac:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80046b0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80046b4:	b29b      	uxth	r3, r3
 80046b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80046ba:	45b9      	cmp	r9, r7
 80046bc:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80046c0:	f840 3b04 	str.w	r3, [r0], #4
 80046c4:	d2e8      	bcs.n	8004698 <quorem+0xb0>
 80046c6:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80046ca:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80046ce:	b92a      	cbnz	r2, 80046dc <quorem+0xf4>
 80046d0:	3b04      	subs	r3, #4
 80046d2:	429e      	cmp	r6, r3
 80046d4:	461a      	mov	r2, r3
 80046d6:	d30b      	bcc.n	80046f0 <quorem+0x108>
 80046d8:	f8c8 4010 	str.w	r4, [r8, #16]
 80046dc:	4628      	mov	r0, r5
 80046de:	b003      	add	sp, #12
 80046e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046e4:	6812      	ldr	r2, [r2, #0]
 80046e6:	3b04      	subs	r3, #4
 80046e8:	2a00      	cmp	r2, #0
 80046ea:	d1ca      	bne.n	8004682 <quorem+0x9a>
 80046ec:	3c01      	subs	r4, #1
 80046ee:	e7c5      	b.n	800467c <quorem+0x94>
 80046f0:	6812      	ldr	r2, [r2, #0]
 80046f2:	3b04      	subs	r3, #4
 80046f4:	2a00      	cmp	r2, #0
 80046f6:	d1ef      	bne.n	80046d8 <quorem+0xf0>
 80046f8:	3c01      	subs	r4, #1
 80046fa:	e7ea      	b.n	80046d2 <quorem+0xea>
 80046fc:	2000      	movs	r0, #0
 80046fe:	e7ee      	b.n	80046de <quorem+0xf6>

08004700 <_dtoa_r>:
 8004700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004704:	ec57 6b10 	vmov	r6, r7, d0
 8004708:	b097      	sub	sp, #92	; 0x5c
 800470a:	e9cd 6700 	strd	r6, r7, [sp]
 800470e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004710:	9107      	str	r1, [sp, #28]
 8004712:	4604      	mov	r4, r0
 8004714:	920a      	str	r2, [sp, #40]	; 0x28
 8004716:	930f      	str	r3, [sp, #60]	; 0x3c
 8004718:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800471a:	b93e      	cbnz	r6, 800472c <_dtoa_r+0x2c>
 800471c:	2010      	movs	r0, #16
 800471e:	f000 fdcb 	bl	80052b8 <malloc>
 8004722:	6260      	str	r0, [r4, #36]	; 0x24
 8004724:	6046      	str	r6, [r0, #4]
 8004726:	6086      	str	r6, [r0, #8]
 8004728:	6006      	str	r6, [r0, #0]
 800472a:	60c6      	str	r6, [r0, #12]
 800472c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800472e:	6819      	ldr	r1, [r3, #0]
 8004730:	b151      	cbz	r1, 8004748 <_dtoa_r+0x48>
 8004732:	685a      	ldr	r2, [r3, #4]
 8004734:	604a      	str	r2, [r1, #4]
 8004736:	2301      	movs	r3, #1
 8004738:	4093      	lsls	r3, r2
 800473a:	608b      	str	r3, [r1, #8]
 800473c:	4620      	mov	r0, r4
 800473e:	f001 f81d 	bl	800577c <_Bfree>
 8004742:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004744:	2200      	movs	r2, #0
 8004746:	601a      	str	r2, [r3, #0]
 8004748:	9b01      	ldr	r3, [sp, #4]
 800474a:	2b00      	cmp	r3, #0
 800474c:	bfbf      	itttt	lt
 800474e:	2301      	movlt	r3, #1
 8004750:	602b      	strlt	r3, [r5, #0]
 8004752:	9b01      	ldrlt	r3, [sp, #4]
 8004754:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004758:	bfb2      	itee	lt
 800475a:	9301      	strlt	r3, [sp, #4]
 800475c:	2300      	movge	r3, #0
 800475e:	602b      	strge	r3, [r5, #0]
 8004760:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8004764:	4ba8      	ldr	r3, [pc, #672]	; (8004a08 <_dtoa_r+0x308>)
 8004766:	ea33 0308 	bics.w	r3, r3, r8
 800476a:	d11b      	bne.n	80047a4 <_dtoa_r+0xa4>
 800476c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800476e:	f242 730f 	movw	r3, #9999	; 0x270f
 8004772:	6013      	str	r3, [r2, #0]
 8004774:	9b00      	ldr	r3, [sp, #0]
 8004776:	b923      	cbnz	r3, 8004782 <_dtoa_r+0x82>
 8004778:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800477c:	2800      	cmp	r0, #0
 800477e:	f000 8578 	beq.w	8005272 <_dtoa_r+0xb72>
 8004782:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004784:	b953      	cbnz	r3, 800479c <_dtoa_r+0x9c>
 8004786:	4ba1      	ldr	r3, [pc, #644]	; (8004a0c <_dtoa_r+0x30c>)
 8004788:	e021      	b.n	80047ce <_dtoa_r+0xce>
 800478a:	4ba1      	ldr	r3, [pc, #644]	; (8004a10 <_dtoa_r+0x310>)
 800478c:	9302      	str	r3, [sp, #8]
 800478e:	3308      	adds	r3, #8
 8004790:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004792:	6013      	str	r3, [r2, #0]
 8004794:	9802      	ldr	r0, [sp, #8]
 8004796:	b017      	add	sp, #92	; 0x5c
 8004798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800479c:	4b9b      	ldr	r3, [pc, #620]	; (8004a0c <_dtoa_r+0x30c>)
 800479e:	9302      	str	r3, [sp, #8]
 80047a0:	3303      	adds	r3, #3
 80047a2:	e7f5      	b.n	8004790 <_dtoa_r+0x90>
 80047a4:	e9dd 6700 	ldrd	r6, r7, [sp]
 80047a8:	2200      	movs	r2, #0
 80047aa:	2300      	movs	r3, #0
 80047ac:	4630      	mov	r0, r6
 80047ae:	4639      	mov	r1, r7
 80047b0:	f7fc f9ae 	bl	8000b10 <__aeabi_dcmpeq>
 80047b4:	4681      	mov	r9, r0
 80047b6:	b160      	cbz	r0, 80047d2 <_dtoa_r+0xd2>
 80047b8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80047ba:	2301      	movs	r3, #1
 80047bc:	6013      	str	r3, [r2, #0]
 80047be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	f000 8553 	beq.w	800526c <_dtoa_r+0xb6c>
 80047c6:	4b93      	ldr	r3, [pc, #588]	; (8004a14 <_dtoa_r+0x314>)
 80047c8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80047ca:	6013      	str	r3, [r2, #0]
 80047cc:	3b01      	subs	r3, #1
 80047ce:	9302      	str	r3, [sp, #8]
 80047d0:	e7e0      	b.n	8004794 <_dtoa_r+0x94>
 80047d2:	aa14      	add	r2, sp, #80	; 0x50
 80047d4:	a915      	add	r1, sp, #84	; 0x54
 80047d6:	ec47 6b10 	vmov	d0, r6, r7
 80047da:	4620      	mov	r0, r4
 80047dc:	f001 fa1b 	bl	8005c16 <__d2b>
 80047e0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80047e4:	4682      	mov	sl, r0
 80047e6:	2d00      	cmp	r5, #0
 80047e8:	d07e      	beq.n	80048e8 <_dtoa_r+0x1e8>
 80047ea:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80047ee:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80047f2:	4630      	mov	r0, r6
 80047f4:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80047f8:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80047fc:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 8004800:	2200      	movs	r2, #0
 8004802:	4b85      	ldr	r3, [pc, #532]	; (8004a18 <_dtoa_r+0x318>)
 8004804:	f7fb fd68 	bl	80002d8 <__aeabi_dsub>
 8004808:	a379      	add	r3, pc, #484	; (adr r3, 80049f0 <_dtoa_r+0x2f0>)
 800480a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800480e:	f7fb ff17 	bl	8000640 <__aeabi_dmul>
 8004812:	a379      	add	r3, pc, #484	; (adr r3, 80049f8 <_dtoa_r+0x2f8>)
 8004814:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004818:	f7fb fd60 	bl	80002dc <__adddf3>
 800481c:	4606      	mov	r6, r0
 800481e:	4628      	mov	r0, r5
 8004820:	460f      	mov	r7, r1
 8004822:	f7fb fea7 	bl	8000574 <__aeabi_i2d>
 8004826:	a376      	add	r3, pc, #472	; (adr r3, 8004a00 <_dtoa_r+0x300>)
 8004828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800482c:	f7fb ff08 	bl	8000640 <__aeabi_dmul>
 8004830:	4602      	mov	r2, r0
 8004832:	460b      	mov	r3, r1
 8004834:	4630      	mov	r0, r6
 8004836:	4639      	mov	r1, r7
 8004838:	f7fb fd50 	bl	80002dc <__adddf3>
 800483c:	4606      	mov	r6, r0
 800483e:	460f      	mov	r7, r1
 8004840:	f7fc f9ae 	bl	8000ba0 <__aeabi_d2iz>
 8004844:	2200      	movs	r2, #0
 8004846:	4683      	mov	fp, r0
 8004848:	2300      	movs	r3, #0
 800484a:	4630      	mov	r0, r6
 800484c:	4639      	mov	r1, r7
 800484e:	f7fc f969 	bl	8000b24 <__aeabi_dcmplt>
 8004852:	b158      	cbz	r0, 800486c <_dtoa_r+0x16c>
 8004854:	4658      	mov	r0, fp
 8004856:	f7fb fe8d 	bl	8000574 <__aeabi_i2d>
 800485a:	4602      	mov	r2, r0
 800485c:	460b      	mov	r3, r1
 800485e:	4630      	mov	r0, r6
 8004860:	4639      	mov	r1, r7
 8004862:	f7fc f955 	bl	8000b10 <__aeabi_dcmpeq>
 8004866:	b908      	cbnz	r0, 800486c <_dtoa_r+0x16c>
 8004868:	f10b 3bff 	add.w	fp, fp, #4294967295
 800486c:	f1bb 0f16 	cmp.w	fp, #22
 8004870:	d859      	bhi.n	8004926 <_dtoa_r+0x226>
 8004872:	496a      	ldr	r1, [pc, #424]	; (8004a1c <_dtoa_r+0x31c>)
 8004874:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8004878:	e9dd 2300 	ldrd	r2, r3, [sp]
 800487c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004880:	f7fc f96e 	bl	8000b60 <__aeabi_dcmpgt>
 8004884:	2800      	cmp	r0, #0
 8004886:	d050      	beq.n	800492a <_dtoa_r+0x22a>
 8004888:	f10b 3bff 	add.w	fp, fp, #4294967295
 800488c:	2300      	movs	r3, #0
 800488e:	930e      	str	r3, [sp, #56]	; 0x38
 8004890:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004892:	1b5d      	subs	r5, r3, r5
 8004894:	1e6b      	subs	r3, r5, #1
 8004896:	9306      	str	r3, [sp, #24]
 8004898:	bf45      	ittet	mi
 800489a:	f1c5 0301 	rsbmi	r3, r5, #1
 800489e:	9305      	strmi	r3, [sp, #20]
 80048a0:	2300      	movpl	r3, #0
 80048a2:	2300      	movmi	r3, #0
 80048a4:	bf4c      	ite	mi
 80048a6:	9306      	strmi	r3, [sp, #24]
 80048a8:	9305      	strpl	r3, [sp, #20]
 80048aa:	f1bb 0f00 	cmp.w	fp, #0
 80048ae:	db3e      	blt.n	800492e <_dtoa_r+0x22e>
 80048b0:	9b06      	ldr	r3, [sp, #24]
 80048b2:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80048b6:	445b      	add	r3, fp
 80048b8:	9306      	str	r3, [sp, #24]
 80048ba:	2300      	movs	r3, #0
 80048bc:	9308      	str	r3, [sp, #32]
 80048be:	9b07      	ldr	r3, [sp, #28]
 80048c0:	2b09      	cmp	r3, #9
 80048c2:	f200 80af 	bhi.w	8004a24 <_dtoa_r+0x324>
 80048c6:	2b05      	cmp	r3, #5
 80048c8:	bfc4      	itt	gt
 80048ca:	3b04      	subgt	r3, #4
 80048cc:	9307      	strgt	r3, [sp, #28]
 80048ce:	9b07      	ldr	r3, [sp, #28]
 80048d0:	f1a3 0302 	sub.w	r3, r3, #2
 80048d4:	bfcc      	ite	gt
 80048d6:	2600      	movgt	r6, #0
 80048d8:	2601      	movle	r6, #1
 80048da:	2b03      	cmp	r3, #3
 80048dc:	f200 80ae 	bhi.w	8004a3c <_dtoa_r+0x33c>
 80048e0:	e8df f003 	tbb	[pc, r3]
 80048e4:	772f8482 	.word	0x772f8482
 80048e8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80048ea:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80048ec:	441d      	add	r5, r3
 80048ee:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80048f2:	2b20      	cmp	r3, #32
 80048f4:	dd11      	ble.n	800491a <_dtoa_r+0x21a>
 80048f6:	9a00      	ldr	r2, [sp, #0]
 80048f8:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80048fc:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8004900:	fa22 f000 	lsr.w	r0, r2, r0
 8004904:	fa08 f303 	lsl.w	r3, r8, r3
 8004908:	4318      	orrs	r0, r3
 800490a:	f7fb fe23 	bl	8000554 <__aeabi_ui2d>
 800490e:	2301      	movs	r3, #1
 8004910:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8004914:	3d01      	subs	r5, #1
 8004916:	9312      	str	r3, [sp, #72]	; 0x48
 8004918:	e772      	b.n	8004800 <_dtoa_r+0x100>
 800491a:	f1c3 0020 	rsb	r0, r3, #32
 800491e:	9b00      	ldr	r3, [sp, #0]
 8004920:	fa03 f000 	lsl.w	r0, r3, r0
 8004924:	e7f1      	b.n	800490a <_dtoa_r+0x20a>
 8004926:	2301      	movs	r3, #1
 8004928:	e7b1      	b.n	800488e <_dtoa_r+0x18e>
 800492a:	900e      	str	r0, [sp, #56]	; 0x38
 800492c:	e7b0      	b.n	8004890 <_dtoa_r+0x190>
 800492e:	9b05      	ldr	r3, [sp, #20]
 8004930:	eba3 030b 	sub.w	r3, r3, fp
 8004934:	9305      	str	r3, [sp, #20]
 8004936:	f1cb 0300 	rsb	r3, fp, #0
 800493a:	9308      	str	r3, [sp, #32]
 800493c:	2300      	movs	r3, #0
 800493e:	930b      	str	r3, [sp, #44]	; 0x2c
 8004940:	e7bd      	b.n	80048be <_dtoa_r+0x1be>
 8004942:	2301      	movs	r3, #1
 8004944:	9309      	str	r3, [sp, #36]	; 0x24
 8004946:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004948:	2b00      	cmp	r3, #0
 800494a:	dd7a      	ble.n	8004a42 <_dtoa_r+0x342>
 800494c:	9304      	str	r3, [sp, #16]
 800494e:	9303      	str	r3, [sp, #12]
 8004950:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8004952:	2200      	movs	r2, #0
 8004954:	606a      	str	r2, [r5, #4]
 8004956:	2104      	movs	r1, #4
 8004958:	f101 0214 	add.w	r2, r1, #20
 800495c:	429a      	cmp	r2, r3
 800495e:	d975      	bls.n	8004a4c <_dtoa_r+0x34c>
 8004960:	6869      	ldr	r1, [r5, #4]
 8004962:	4620      	mov	r0, r4
 8004964:	f000 fed6 	bl	8005714 <_Balloc>
 8004968:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800496a:	6028      	str	r0, [r5, #0]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	9302      	str	r3, [sp, #8]
 8004970:	9b03      	ldr	r3, [sp, #12]
 8004972:	2b0e      	cmp	r3, #14
 8004974:	f200 80e5 	bhi.w	8004b42 <_dtoa_r+0x442>
 8004978:	2e00      	cmp	r6, #0
 800497a:	f000 80e2 	beq.w	8004b42 <_dtoa_r+0x442>
 800497e:	ed9d 7b00 	vldr	d7, [sp]
 8004982:	f1bb 0f00 	cmp.w	fp, #0
 8004986:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800498a:	dd74      	ble.n	8004a76 <_dtoa_r+0x376>
 800498c:	4a23      	ldr	r2, [pc, #140]	; (8004a1c <_dtoa_r+0x31c>)
 800498e:	f00b 030f 	and.w	r3, fp, #15
 8004992:	ea4f 162b 	mov.w	r6, fp, asr #4
 8004996:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800499a:	06f0      	lsls	r0, r6, #27
 800499c:	e9d3 8900 	ldrd	r8, r9, [r3]
 80049a0:	d559      	bpl.n	8004a56 <_dtoa_r+0x356>
 80049a2:	4b1f      	ldr	r3, [pc, #124]	; (8004a20 <_dtoa_r+0x320>)
 80049a4:	ec51 0b17 	vmov	r0, r1, d7
 80049a8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80049ac:	f7fb ff72 	bl	8000894 <__aeabi_ddiv>
 80049b0:	e9cd 0100 	strd	r0, r1, [sp]
 80049b4:	f006 060f 	and.w	r6, r6, #15
 80049b8:	2503      	movs	r5, #3
 80049ba:	4f19      	ldr	r7, [pc, #100]	; (8004a20 <_dtoa_r+0x320>)
 80049bc:	2e00      	cmp	r6, #0
 80049be:	d14c      	bne.n	8004a5a <_dtoa_r+0x35a>
 80049c0:	4642      	mov	r2, r8
 80049c2:	464b      	mov	r3, r9
 80049c4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80049c8:	f7fb ff64 	bl	8000894 <__aeabi_ddiv>
 80049cc:	e9cd 0100 	strd	r0, r1, [sp]
 80049d0:	e06a      	b.n	8004aa8 <_dtoa_r+0x3a8>
 80049d2:	2301      	movs	r3, #1
 80049d4:	9309      	str	r3, [sp, #36]	; 0x24
 80049d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80049d8:	445b      	add	r3, fp
 80049da:	9304      	str	r3, [sp, #16]
 80049dc:	3301      	adds	r3, #1
 80049de:	2b01      	cmp	r3, #1
 80049e0:	9303      	str	r3, [sp, #12]
 80049e2:	bfb8      	it	lt
 80049e4:	2301      	movlt	r3, #1
 80049e6:	e7b3      	b.n	8004950 <_dtoa_r+0x250>
 80049e8:	2300      	movs	r3, #0
 80049ea:	e7ab      	b.n	8004944 <_dtoa_r+0x244>
 80049ec:	2300      	movs	r3, #0
 80049ee:	e7f1      	b.n	80049d4 <_dtoa_r+0x2d4>
 80049f0:	636f4361 	.word	0x636f4361
 80049f4:	3fd287a7 	.word	0x3fd287a7
 80049f8:	8b60c8b3 	.word	0x8b60c8b3
 80049fc:	3fc68a28 	.word	0x3fc68a28
 8004a00:	509f79fb 	.word	0x509f79fb
 8004a04:	3fd34413 	.word	0x3fd34413
 8004a08:	7ff00000 	.word	0x7ff00000
 8004a0c:	080065d6 	.word	0x080065d6
 8004a10:	080065cd 	.word	0x080065cd
 8004a14:	080065ac 	.word	0x080065ac
 8004a18:	3ff80000 	.word	0x3ff80000
 8004a1c:	08006608 	.word	0x08006608
 8004a20:	080065e0 	.word	0x080065e0
 8004a24:	2601      	movs	r6, #1
 8004a26:	2300      	movs	r3, #0
 8004a28:	9307      	str	r3, [sp, #28]
 8004a2a:	9609      	str	r6, [sp, #36]	; 0x24
 8004a2c:	f04f 33ff 	mov.w	r3, #4294967295
 8004a30:	9304      	str	r3, [sp, #16]
 8004a32:	9303      	str	r3, [sp, #12]
 8004a34:	2200      	movs	r2, #0
 8004a36:	2312      	movs	r3, #18
 8004a38:	920a      	str	r2, [sp, #40]	; 0x28
 8004a3a:	e789      	b.n	8004950 <_dtoa_r+0x250>
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	9309      	str	r3, [sp, #36]	; 0x24
 8004a40:	e7f4      	b.n	8004a2c <_dtoa_r+0x32c>
 8004a42:	2301      	movs	r3, #1
 8004a44:	9304      	str	r3, [sp, #16]
 8004a46:	9303      	str	r3, [sp, #12]
 8004a48:	461a      	mov	r2, r3
 8004a4a:	e7f5      	b.n	8004a38 <_dtoa_r+0x338>
 8004a4c:	686a      	ldr	r2, [r5, #4]
 8004a4e:	3201      	adds	r2, #1
 8004a50:	606a      	str	r2, [r5, #4]
 8004a52:	0049      	lsls	r1, r1, #1
 8004a54:	e780      	b.n	8004958 <_dtoa_r+0x258>
 8004a56:	2502      	movs	r5, #2
 8004a58:	e7af      	b.n	80049ba <_dtoa_r+0x2ba>
 8004a5a:	07f1      	lsls	r1, r6, #31
 8004a5c:	d508      	bpl.n	8004a70 <_dtoa_r+0x370>
 8004a5e:	4640      	mov	r0, r8
 8004a60:	4649      	mov	r1, r9
 8004a62:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a66:	f7fb fdeb 	bl	8000640 <__aeabi_dmul>
 8004a6a:	3501      	adds	r5, #1
 8004a6c:	4680      	mov	r8, r0
 8004a6e:	4689      	mov	r9, r1
 8004a70:	1076      	asrs	r6, r6, #1
 8004a72:	3708      	adds	r7, #8
 8004a74:	e7a2      	b.n	80049bc <_dtoa_r+0x2bc>
 8004a76:	f000 809d 	beq.w	8004bb4 <_dtoa_r+0x4b4>
 8004a7a:	f1cb 0600 	rsb	r6, fp, #0
 8004a7e:	4b9f      	ldr	r3, [pc, #636]	; (8004cfc <_dtoa_r+0x5fc>)
 8004a80:	4f9f      	ldr	r7, [pc, #636]	; (8004d00 <_dtoa_r+0x600>)
 8004a82:	f006 020f 	and.w	r2, r6, #15
 8004a86:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a8e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004a92:	f7fb fdd5 	bl	8000640 <__aeabi_dmul>
 8004a96:	e9cd 0100 	strd	r0, r1, [sp]
 8004a9a:	1136      	asrs	r6, r6, #4
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	2502      	movs	r5, #2
 8004aa0:	2e00      	cmp	r6, #0
 8004aa2:	d17c      	bne.n	8004b9e <_dtoa_r+0x49e>
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d191      	bne.n	80049cc <_dtoa_r+0x2cc>
 8004aa8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	f000 8084 	beq.w	8004bb8 <_dtoa_r+0x4b8>
 8004ab0:	e9dd 8900 	ldrd	r8, r9, [sp]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	4b93      	ldr	r3, [pc, #588]	; (8004d04 <_dtoa_r+0x604>)
 8004ab8:	4640      	mov	r0, r8
 8004aba:	4649      	mov	r1, r9
 8004abc:	f7fc f832 	bl	8000b24 <__aeabi_dcmplt>
 8004ac0:	2800      	cmp	r0, #0
 8004ac2:	d079      	beq.n	8004bb8 <_dtoa_r+0x4b8>
 8004ac4:	9b03      	ldr	r3, [sp, #12]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d076      	beq.n	8004bb8 <_dtoa_r+0x4b8>
 8004aca:	9b04      	ldr	r3, [sp, #16]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	dd34      	ble.n	8004b3a <_dtoa_r+0x43a>
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	4b8d      	ldr	r3, [pc, #564]	; (8004d08 <_dtoa_r+0x608>)
 8004ad4:	4640      	mov	r0, r8
 8004ad6:	4649      	mov	r1, r9
 8004ad8:	f7fb fdb2 	bl	8000640 <__aeabi_dmul>
 8004adc:	e9cd 0100 	strd	r0, r1, [sp]
 8004ae0:	9e04      	ldr	r6, [sp, #16]
 8004ae2:	f10b 37ff 	add.w	r7, fp, #4294967295
 8004ae6:	3501      	adds	r5, #1
 8004ae8:	4628      	mov	r0, r5
 8004aea:	f7fb fd43 	bl	8000574 <__aeabi_i2d>
 8004aee:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004af2:	f7fb fda5 	bl	8000640 <__aeabi_dmul>
 8004af6:	2200      	movs	r2, #0
 8004af8:	4b84      	ldr	r3, [pc, #528]	; (8004d0c <_dtoa_r+0x60c>)
 8004afa:	f7fb fbef 	bl	80002dc <__adddf3>
 8004afe:	4680      	mov	r8, r0
 8004b00:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8004b04:	2e00      	cmp	r6, #0
 8004b06:	d15a      	bne.n	8004bbe <_dtoa_r+0x4be>
 8004b08:	2200      	movs	r2, #0
 8004b0a:	4b81      	ldr	r3, [pc, #516]	; (8004d10 <_dtoa_r+0x610>)
 8004b0c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004b10:	f7fb fbe2 	bl	80002d8 <__aeabi_dsub>
 8004b14:	4642      	mov	r2, r8
 8004b16:	464b      	mov	r3, r9
 8004b18:	e9cd 0100 	strd	r0, r1, [sp]
 8004b1c:	f7fc f820 	bl	8000b60 <__aeabi_dcmpgt>
 8004b20:	2800      	cmp	r0, #0
 8004b22:	f040 829b 	bne.w	800505c <_dtoa_r+0x95c>
 8004b26:	4642      	mov	r2, r8
 8004b28:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8004b2c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004b30:	f7fb fff8 	bl	8000b24 <__aeabi_dcmplt>
 8004b34:	2800      	cmp	r0, #0
 8004b36:	f040 828f 	bne.w	8005058 <_dtoa_r+0x958>
 8004b3a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004b3e:	e9cd 2300 	strd	r2, r3, [sp]
 8004b42:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	f2c0 8150 	blt.w	8004dea <_dtoa_r+0x6ea>
 8004b4a:	f1bb 0f0e 	cmp.w	fp, #14
 8004b4e:	f300 814c 	bgt.w	8004dea <_dtoa_r+0x6ea>
 8004b52:	4b6a      	ldr	r3, [pc, #424]	; (8004cfc <_dtoa_r+0x5fc>)
 8004b54:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004b58:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004b5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	f280 80da 	bge.w	8004d18 <_dtoa_r+0x618>
 8004b64:	9b03      	ldr	r3, [sp, #12]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	f300 80d6 	bgt.w	8004d18 <_dtoa_r+0x618>
 8004b6c:	f040 8273 	bne.w	8005056 <_dtoa_r+0x956>
 8004b70:	2200      	movs	r2, #0
 8004b72:	4b67      	ldr	r3, [pc, #412]	; (8004d10 <_dtoa_r+0x610>)
 8004b74:	4640      	mov	r0, r8
 8004b76:	4649      	mov	r1, r9
 8004b78:	f7fb fd62 	bl	8000640 <__aeabi_dmul>
 8004b7c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004b80:	f7fb ffe4 	bl	8000b4c <__aeabi_dcmpge>
 8004b84:	9e03      	ldr	r6, [sp, #12]
 8004b86:	4637      	mov	r7, r6
 8004b88:	2800      	cmp	r0, #0
 8004b8a:	f040 824a 	bne.w	8005022 <_dtoa_r+0x922>
 8004b8e:	9b02      	ldr	r3, [sp, #8]
 8004b90:	9a02      	ldr	r2, [sp, #8]
 8004b92:	1c5d      	adds	r5, r3, #1
 8004b94:	2331      	movs	r3, #49	; 0x31
 8004b96:	7013      	strb	r3, [r2, #0]
 8004b98:	f10b 0b01 	add.w	fp, fp, #1
 8004b9c:	e245      	b.n	800502a <_dtoa_r+0x92a>
 8004b9e:	07f2      	lsls	r2, r6, #31
 8004ba0:	d505      	bpl.n	8004bae <_dtoa_r+0x4ae>
 8004ba2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ba6:	f7fb fd4b 	bl	8000640 <__aeabi_dmul>
 8004baa:	3501      	adds	r5, #1
 8004bac:	2301      	movs	r3, #1
 8004bae:	1076      	asrs	r6, r6, #1
 8004bb0:	3708      	adds	r7, #8
 8004bb2:	e775      	b.n	8004aa0 <_dtoa_r+0x3a0>
 8004bb4:	2502      	movs	r5, #2
 8004bb6:	e777      	b.n	8004aa8 <_dtoa_r+0x3a8>
 8004bb8:	465f      	mov	r7, fp
 8004bba:	9e03      	ldr	r6, [sp, #12]
 8004bbc:	e794      	b.n	8004ae8 <_dtoa_r+0x3e8>
 8004bbe:	9a02      	ldr	r2, [sp, #8]
 8004bc0:	4b4e      	ldr	r3, [pc, #312]	; (8004cfc <_dtoa_r+0x5fc>)
 8004bc2:	4432      	add	r2, r6
 8004bc4:	9213      	str	r2, [sp, #76]	; 0x4c
 8004bc6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004bc8:	1e71      	subs	r1, r6, #1
 8004bca:	2a00      	cmp	r2, #0
 8004bcc:	d048      	beq.n	8004c60 <_dtoa_r+0x560>
 8004bce:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8004bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bd6:	2000      	movs	r0, #0
 8004bd8:	494e      	ldr	r1, [pc, #312]	; (8004d14 <_dtoa_r+0x614>)
 8004bda:	f7fb fe5b 	bl	8000894 <__aeabi_ddiv>
 8004bde:	4642      	mov	r2, r8
 8004be0:	464b      	mov	r3, r9
 8004be2:	f7fb fb79 	bl	80002d8 <__aeabi_dsub>
 8004be6:	9d02      	ldr	r5, [sp, #8]
 8004be8:	4680      	mov	r8, r0
 8004bea:	4689      	mov	r9, r1
 8004bec:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004bf0:	f7fb ffd6 	bl	8000ba0 <__aeabi_d2iz>
 8004bf4:	4606      	mov	r6, r0
 8004bf6:	f7fb fcbd 	bl	8000574 <__aeabi_i2d>
 8004bfa:	4602      	mov	r2, r0
 8004bfc:	460b      	mov	r3, r1
 8004bfe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004c02:	f7fb fb69 	bl	80002d8 <__aeabi_dsub>
 8004c06:	3630      	adds	r6, #48	; 0x30
 8004c08:	f805 6b01 	strb.w	r6, [r5], #1
 8004c0c:	4642      	mov	r2, r8
 8004c0e:	464b      	mov	r3, r9
 8004c10:	e9cd 0100 	strd	r0, r1, [sp]
 8004c14:	f7fb ff86 	bl	8000b24 <__aeabi_dcmplt>
 8004c18:	2800      	cmp	r0, #0
 8004c1a:	d165      	bne.n	8004ce8 <_dtoa_r+0x5e8>
 8004c1c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004c20:	2000      	movs	r0, #0
 8004c22:	4938      	ldr	r1, [pc, #224]	; (8004d04 <_dtoa_r+0x604>)
 8004c24:	f7fb fb58 	bl	80002d8 <__aeabi_dsub>
 8004c28:	4642      	mov	r2, r8
 8004c2a:	464b      	mov	r3, r9
 8004c2c:	f7fb ff7a 	bl	8000b24 <__aeabi_dcmplt>
 8004c30:	2800      	cmp	r0, #0
 8004c32:	f040 80ba 	bne.w	8004daa <_dtoa_r+0x6aa>
 8004c36:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004c38:	429d      	cmp	r5, r3
 8004c3a:	f43f af7e 	beq.w	8004b3a <_dtoa_r+0x43a>
 8004c3e:	2200      	movs	r2, #0
 8004c40:	4b31      	ldr	r3, [pc, #196]	; (8004d08 <_dtoa_r+0x608>)
 8004c42:	4640      	mov	r0, r8
 8004c44:	4649      	mov	r1, r9
 8004c46:	f7fb fcfb 	bl	8000640 <__aeabi_dmul>
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	4680      	mov	r8, r0
 8004c4e:	4689      	mov	r9, r1
 8004c50:	4b2d      	ldr	r3, [pc, #180]	; (8004d08 <_dtoa_r+0x608>)
 8004c52:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004c56:	f7fb fcf3 	bl	8000640 <__aeabi_dmul>
 8004c5a:	e9cd 0100 	strd	r0, r1, [sp]
 8004c5e:	e7c5      	b.n	8004bec <_dtoa_r+0x4ec>
 8004c60:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8004c64:	4642      	mov	r2, r8
 8004c66:	464b      	mov	r3, r9
 8004c68:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004c6c:	f7fb fce8 	bl	8000640 <__aeabi_dmul>
 8004c70:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004c74:	9d02      	ldr	r5, [sp, #8]
 8004c76:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004c7a:	f7fb ff91 	bl	8000ba0 <__aeabi_d2iz>
 8004c7e:	4606      	mov	r6, r0
 8004c80:	f7fb fc78 	bl	8000574 <__aeabi_i2d>
 8004c84:	3630      	adds	r6, #48	; 0x30
 8004c86:	4602      	mov	r2, r0
 8004c88:	460b      	mov	r3, r1
 8004c8a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004c8e:	f7fb fb23 	bl	80002d8 <__aeabi_dsub>
 8004c92:	f805 6b01 	strb.w	r6, [r5], #1
 8004c96:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004c98:	42ab      	cmp	r3, r5
 8004c9a:	4680      	mov	r8, r0
 8004c9c:	4689      	mov	r9, r1
 8004c9e:	f04f 0200 	mov.w	r2, #0
 8004ca2:	d125      	bne.n	8004cf0 <_dtoa_r+0x5f0>
 8004ca4:	4b1b      	ldr	r3, [pc, #108]	; (8004d14 <_dtoa_r+0x614>)
 8004ca6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004caa:	f7fb fb17 	bl	80002dc <__adddf3>
 8004cae:	4602      	mov	r2, r0
 8004cb0:	460b      	mov	r3, r1
 8004cb2:	4640      	mov	r0, r8
 8004cb4:	4649      	mov	r1, r9
 8004cb6:	f7fb ff53 	bl	8000b60 <__aeabi_dcmpgt>
 8004cba:	2800      	cmp	r0, #0
 8004cbc:	d175      	bne.n	8004daa <_dtoa_r+0x6aa>
 8004cbe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004cc2:	2000      	movs	r0, #0
 8004cc4:	4913      	ldr	r1, [pc, #76]	; (8004d14 <_dtoa_r+0x614>)
 8004cc6:	f7fb fb07 	bl	80002d8 <__aeabi_dsub>
 8004cca:	4602      	mov	r2, r0
 8004ccc:	460b      	mov	r3, r1
 8004cce:	4640      	mov	r0, r8
 8004cd0:	4649      	mov	r1, r9
 8004cd2:	f7fb ff27 	bl	8000b24 <__aeabi_dcmplt>
 8004cd6:	2800      	cmp	r0, #0
 8004cd8:	f43f af2f 	beq.w	8004b3a <_dtoa_r+0x43a>
 8004cdc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004ce0:	2b30      	cmp	r3, #48	; 0x30
 8004ce2:	f105 32ff 	add.w	r2, r5, #4294967295
 8004ce6:	d001      	beq.n	8004cec <_dtoa_r+0x5ec>
 8004ce8:	46bb      	mov	fp, r7
 8004cea:	e04d      	b.n	8004d88 <_dtoa_r+0x688>
 8004cec:	4615      	mov	r5, r2
 8004cee:	e7f5      	b.n	8004cdc <_dtoa_r+0x5dc>
 8004cf0:	4b05      	ldr	r3, [pc, #20]	; (8004d08 <_dtoa_r+0x608>)
 8004cf2:	f7fb fca5 	bl	8000640 <__aeabi_dmul>
 8004cf6:	e9cd 0100 	strd	r0, r1, [sp]
 8004cfa:	e7bc      	b.n	8004c76 <_dtoa_r+0x576>
 8004cfc:	08006608 	.word	0x08006608
 8004d00:	080065e0 	.word	0x080065e0
 8004d04:	3ff00000 	.word	0x3ff00000
 8004d08:	40240000 	.word	0x40240000
 8004d0c:	401c0000 	.word	0x401c0000
 8004d10:	40140000 	.word	0x40140000
 8004d14:	3fe00000 	.word	0x3fe00000
 8004d18:	e9dd 6700 	ldrd	r6, r7, [sp]
 8004d1c:	9d02      	ldr	r5, [sp, #8]
 8004d1e:	4642      	mov	r2, r8
 8004d20:	464b      	mov	r3, r9
 8004d22:	4630      	mov	r0, r6
 8004d24:	4639      	mov	r1, r7
 8004d26:	f7fb fdb5 	bl	8000894 <__aeabi_ddiv>
 8004d2a:	f7fb ff39 	bl	8000ba0 <__aeabi_d2iz>
 8004d2e:	9000      	str	r0, [sp, #0]
 8004d30:	f7fb fc20 	bl	8000574 <__aeabi_i2d>
 8004d34:	4642      	mov	r2, r8
 8004d36:	464b      	mov	r3, r9
 8004d38:	f7fb fc82 	bl	8000640 <__aeabi_dmul>
 8004d3c:	4602      	mov	r2, r0
 8004d3e:	460b      	mov	r3, r1
 8004d40:	4630      	mov	r0, r6
 8004d42:	4639      	mov	r1, r7
 8004d44:	f7fb fac8 	bl	80002d8 <__aeabi_dsub>
 8004d48:	9e00      	ldr	r6, [sp, #0]
 8004d4a:	9f03      	ldr	r7, [sp, #12]
 8004d4c:	3630      	adds	r6, #48	; 0x30
 8004d4e:	f805 6b01 	strb.w	r6, [r5], #1
 8004d52:	9e02      	ldr	r6, [sp, #8]
 8004d54:	1bae      	subs	r6, r5, r6
 8004d56:	42b7      	cmp	r7, r6
 8004d58:	4602      	mov	r2, r0
 8004d5a:	460b      	mov	r3, r1
 8004d5c:	d138      	bne.n	8004dd0 <_dtoa_r+0x6d0>
 8004d5e:	f7fb fabd 	bl	80002dc <__adddf3>
 8004d62:	4606      	mov	r6, r0
 8004d64:	460f      	mov	r7, r1
 8004d66:	4602      	mov	r2, r0
 8004d68:	460b      	mov	r3, r1
 8004d6a:	4640      	mov	r0, r8
 8004d6c:	4649      	mov	r1, r9
 8004d6e:	f7fb fed9 	bl	8000b24 <__aeabi_dcmplt>
 8004d72:	b9c8      	cbnz	r0, 8004da8 <_dtoa_r+0x6a8>
 8004d74:	4632      	mov	r2, r6
 8004d76:	463b      	mov	r3, r7
 8004d78:	4640      	mov	r0, r8
 8004d7a:	4649      	mov	r1, r9
 8004d7c:	f7fb fec8 	bl	8000b10 <__aeabi_dcmpeq>
 8004d80:	b110      	cbz	r0, 8004d88 <_dtoa_r+0x688>
 8004d82:	9b00      	ldr	r3, [sp, #0]
 8004d84:	07db      	lsls	r3, r3, #31
 8004d86:	d40f      	bmi.n	8004da8 <_dtoa_r+0x6a8>
 8004d88:	4651      	mov	r1, sl
 8004d8a:	4620      	mov	r0, r4
 8004d8c:	f000 fcf6 	bl	800577c <_Bfree>
 8004d90:	2300      	movs	r3, #0
 8004d92:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004d94:	702b      	strb	r3, [r5, #0]
 8004d96:	f10b 0301 	add.w	r3, fp, #1
 8004d9a:	6013      	str	r3, [r2, #0]
 8004d9c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	f43f acf8 	beq.w	8004794 <_dtoa_r+0x94>
 8004da4:	601d      	str	r5, [r3, #0]
 8004da6:	e4f5      	b.n	8004794 <_dtoa_r+0x94>
 8004da8:	465f      	mov	r7, fp
 8004daa:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8004dae:	2a39      	cmp	r2, #57	; 0x39
 8004db0:	f105 33ff 	add.w	r3, r5, #4294967295
 8004db4:	d106      	bne.n	8004dc4 <_dtoa_r+0x6c4>
 8004db6:	9a02      	ldr	r2, [sp, #8]
 8004db8:	429a      	cmp	r2, r3
 8004dba:	d107      	bne.n	8004dcc <_dtoa_r+0x6cc>
 8004dbc:	2330      	movs	r3, #48	; 0x30
 8004dbe:	7013      	strb	r3, [r2, #0]
 8004dc0:	3701      	adds	r7, #1
 8004dc2:	4613      	mov	r3, r2
 8004dc4:	781a      	ldrb	r2, [r3, #0]
 8004dc6:	3201      	adds	r2, #1
 8004dc8:	701a      	strb	r2, [r3, #0]
 8004dca:	e78d      	b.n	8004ce8 <_dtoa_r+0x5e8>
 8004dcc:	461d      	mov	r5, r3
 8004dce:	e7ec      	b.n	8004daa <_dtoa_r+0x6aa>
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	4ba4      	ldr	r3, [pc, #656]	; (8005064 <_dtoa_r+0x964>)
 8004dd4:	f7fb fc34 	bl	8000640 <__aeabi_dmul>
 8004dd8:	2200      	movs	r2, #0
 8004dda:	2300      	movs	r3, #0
 8004ddc:	4606      	mov	r6, r0
 8004dde:	460f      	mov	r7, r1
 8004de0:	f7fb fe96 	bl	8000b10 <__aeabi_dcmpeq>
 8004de4:	2800      	cmp	r0, #0
 8004de6:	d09a      	beq.n	8004d1e <_dtoa_r+0x61e>
 8004de8:	e7ce      	b.n	8004d88 <_dtoa_r+0x688>
 8004dea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004dec:	2a00      	cmp	r2, #0
 8004dee:	f000 80cd 	beq.w	8004f8c <_dtoa_r+0x88c>
 8004df2:	9a07      	ldr	r2, [sp, #28]
 8004df4:	2a01      	cmp	r2, #1
 8004df6:	f300 80af 	bgt.w	8004f58 <_dtoa_r+0x858>
 8004dfa:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004dfc:	2a00      	cmp	r2, #0
 8004dfe:	f000 80a7 	beq.w	8004f50 <_dtoa_r+0x850>
 8004e02:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004e06:	9e08      	ldr	r6, [sp, #32]
 8004e08:	9d05      	ldr	r5, [sp, #20]
 8004e0a:	9a05      	ldr	r2, [sp, #20]
 8004e0c:	441a      	add	r2, r3
 8004e0e:	9205      	str	r2, [sp, #20]
 8004e10:	9a06      	ldr	r2, [sp, #24]
 8004e12:	2101      	movs	r1, #1
 8004e14:	441a      	add	r2, r3
 8004e16:	4620      	mov	r0, r4
 8004e18:	9206      	str	r2, [sp, #24]
 8004e1a:	f000 fd4f 	bl	80058bc <__i2b>
 8004e1e:	4607      	mov	r7, r0
 8004e20:	2d00      	cmp	r5, #0
 8004e22:	dd0c      	ble.n	8004e3e <_dtoa_r+0x73e>
 8004e24:	9b06      	ldr	r3, [sp, #24]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	dd09      	ble.n	8004e3e <_dtoa_r+0x73e>
 8004e2a:	42ab      	cmp	r3, r5
 8004e2c:	9a05      	ldr	r2, [sp, #20]
 8004e2e:	bfa8      	it	ge
 8004e30:	462b      	movge	r3, r5
 8004e32:	1ad2      	subs	r2, r2, r3
 8004e34:	9205      	str	r2, [sp, #20]
 8004e36:	9a06      	ldr	r2, [sp, #24]
 8004e38:	1aed      	subs	r5, r5, r3
 8004e3a:	1ad3      	subs	r3, r2, r3
 8004e3c:	9306      	str	r3, [sp, #24]
 8004e3e:	9b08      	ldr	r3, [sp, #32]
 8004e40:	b1f3      	cbz	r3, 8004e80 <_dtoa_r+0x780>
 8004e42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	f000 80a5 	beq.w	8004f94 <_dtoa_r+0x894>
 8004e4a:	2e00      	cmp	r6, #0
 8004e4c:	dd10      	ble.n	8004e70 <_dtoa_r+0x770>
 8004e4e:	4639      	mov	r1, r7
 8004e50:	4632      	mov	r2, r6
 8004e52:	4620      	mov	r0, r4
 8004e54:	f000 fdc8 	bl	80059e8 <__pow5mult>
 8004e58:	4652      	mov	r2, sl
 8004e5a:	4601      	mov	r1, r0
 8004e5c:	4607      	mov	r7, r0
 8004e5e:	4620      	mov	r0, r4
 8004e60:	f000 fd35 	bl	80058ce <__multiply>
 8004e64:	4651      	mov	r1, sl
 8004e66:	4680      	mov	r8, r0
 8004e68:	4620      	mov	r0, r4
 8004e6a:	f000 fc87 	bl	800577c <_Bfree>
 8004e6e:	46c2      	mov	sl, r8
 8004e70:	9b08      	ldr	r3, [sp, #32]
 8004e72:	1b9a      	subs	r2, r3, r6
 8004e74:	d004      	beq.n	8004e80 <_dtoa_r+0x780>
 8004e76:	4651      	mov	r1, sl
 8004e78:	4620      	mov	r0, r4
 8004e7a:	f000 fdb5 	bl	80059e8 <__pow5mult>
 8004e7e:	4682      	mov	sl, r0
 8004e80:	2101      	movs	r1, #1
 8004e82:	4620      	mov	r0, r4
 8004e84:	f000 fd1a 	bl	80058bc <__i2b>
 8004e88:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	4606      	mov	r6, r0
 8004e8e:	f340 8083 	ble.w	8004f98 <_dtoa_r+0x898>
 8004e92:	461a      	mov	r2, r3
 8004e94:	4601      	mov	r1, r0
 8004e96:	4620      	mov	r0, r4
 8004e98:	f000 fda6 	bl	80059e8 <__pow5mult>
 8004e9c:	9b07      	ldr	r3, [sp, #28]
 8004e9e:	2b01      	cmp	r3, #1
 8004ea0:	4606      	mov	r6, r0
 8004ea2:	dd7c      	ble.n	8004f9e <_dtoa_r+0x89e>
 8004ea4:	f04f 0800 	mov.w	r8, #0
 8004ea8:	6933      	ldr	r3, [r6, #16]
 8004eaa:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8004eae:	6918      	ldr	r0, [r3, #16]
 8004eb0:	f000 fcb6 	bl	8005820 <__hi0bits>
 8004eb4:	f1c0 0020 	rsb	r0, r0, #32
 8004eb8:	9b06      	ldr	r3, [sp, #24]
 8004eba:	4418      	add	r0, r3
 8004ebc:	f010 001f 	ands.w	r0, r0, #31
 8004ec0:	f000 8096 	beq.w	8004ff0 <_dtoa_r+0x8f0>
 8004ec4:	f1c0 0320 	rsb	r3, r0, #32
 8004ec8:	2b04      	cmp	r3, #4
 8004eca:	f340 8087 	ble.w	8004fdc <_dtoa_r+0x8dc>
 8004ece:	9b05      	ldr	r3, [sp, #20]
 8004ed0:	f1c0 001c 	rsb	r0, r0, #28
 8004ed4:	4403      	add	r3, r0
 8004ed6:	9305      	str	r3, [sp, #20]
 8004ed8:	9b06      	ldr	r3, [sp, #24]
 8004eda:	4405      	add	r5, r0
 8004edc:	4403      	add	r3, r0
 8004ede:	9306      	str	r3, [sp, #24]
 8004ee0:	9b05      	ldr	r3, [sp, #20]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	dd05      	ble.n	8004ef2 <_dtoa_r+0x7f2>
 8004ee6:	4651      	mov	r1, sl
 8004ee8:	461a      	mov	r2, r3
 8004eea:	4620      	mov	r0, r4
 8004eec:	f000 fdca 	bl	8005a84 <__lshift>
 8004ef0:	4682      	mov	sl, r0
 8004ef2:	9b06      	ldr	r3, [sp, #24]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	dd05      	ble.n	8004f04 <_dtoa_r+0x804>
 8004ef8:	4631      	mov	r1, r6
 8004efa:	461a      	mov	r2, r3
 8004efc:	4620      	mov	r0, r4
 8004efe:	f000 fdc1 	bl	8005a84 <__lshift>
 8004f02:	4606      	mov	r6, r0
 8004f04:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d074      	beq.n	8004ff4 <_dtoa_r+0x8f4>
 8004f0a:	4631      	mov	r1, r6
 8004f0c:	4650      	mov	r0, sl
 8004f0e:	f000 fe0a 	bl	8005b26 <__mcmp>
 8004f12:	2800      	cmp	r0, #0
 8004f14:	da6e      	bge.n	8004ff4 <_dtoa_r+0x8f4>
 8004f16:	2300      	movs	r3, #0
 8004f18:	4651      	mov	r1, sl
 8004f1a:	220a      	movs	r2, #10
 8004f1c:	4620      	mov	r0, r4
 8004f1e:	f000 fc44 	bl	80057aa <__multadd>
 8004f22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f24:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004f28:	4682      	mov	sl, r0
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	f000 81a8 	beq.w	8005280 <_dtoa_r+0xb80>
 8004f30:	2300      	movs	r3, #0
 8004f32:	4639      	mov	r1, r7
 8004f34:	220a      	movs	r2, #10
 8004f36:	4620      	mov	r0, r4
 8004f38:	f000 fc37 	bl	80057aa <__multadd>
 8004f3c:	9b04      	ldr	r3, [sp, #16]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	4607      	mov	r7, r0
 8004f42:	f300 80c8 	bgt.w	80050d6 <_dtoa_r+0x9d6>
 8004f46:	9b07      	ldr	r3, [sp, #28]
 8004f48:	2b02      	cmp	r3, #2
 8004f4a:	f340 80c4 	ble.w	80050d6 <_dtoa_r+0x9d6>
 8004f4e:	e059      	b.n	8005004 <_dtoa_r+0x904>
 8004f50:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004f52:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004f56:	e756      	b.n	8004e06 <_dtoa_r+0x706>
 8004f58:	9b03      	ldr	r3, [sp, #12]
 8004f5a:	1e5e      	subs	r6, r3, #1
 8004f5c:	9b08      	ldr	r3, [sp, #32]
 8004f5e:	42b3      	cmp	r3, r6
 8004f60:	bfbf      	itttt	lt
 8004f62:	9b08      	ldrlt	r3, [sp, #32]
 8004f64:	9608      	strlt	r6, [sp, #32]
 8004f66:	1af2      	sublt	r2, r6, r3
 8004f68:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8004f6a:	bfb6      	itet	lt
 8004f6c:	189b      	addlt	r3, r3, r2
 8004f6e:	1b9e      	subge	r6, r3, r6
 8004f70:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8004f72:	9b03      	ldr	r3, [sp, #12]
 8004f74:	bfb8      	it	lt
 8004f76:	2600      	movlt	r6, #0
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	bfb9      	ittee	lt
 8004f7c:	9b05      	ldrlt	r3, [sp, #20]
 8004f7e:	9a03      	ldrlt	r2, [sp, #12]
 8004f80:	9d05      	ldrge	r5, [sp, #20]
 8004f82:	9b03      	ldrge	r3, [sp, #12]
 8004f84:	bfbc      	itt	lt
 8004f86:	1a9d      	sublt	r5, r3, r2
 8004f88:	2300      	movlt	r3, #0
 8004f8a:	e73e      	b.n	8004e0a <_dtoa_r+0x70a>
 8004f8c:	9e08      	ldr	r6, [sp, #32]
 8004f8e:	9d05      	ldr	r5, [sp, #20]
 8004f90:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8004f92:	e745      	b.n	8004e20 <_dtoa_r+0x720>
 8004f94:	9a08      	ldr	r2, [sp, #32]
 8004f96:	e76e      	b.n	8004e76 <_dtoa_r+0x776>
 8004f98:	9b07      	ldr	r3, [sp, #28]
 8004f9a:	2b01      	cmp	r3, #1
 8004f9c:	dc19      	bgt.n	8004fd2 <_dtoa_r+0x8d2>
 8004f9e:	9b00      	ldr	r3, [sp, #0]
 8004fa0:	b9bb      	cbnz	r3, 8004fd2 <_dtoa_r+0x8d2>
 8004fa2:	9b01      	ldr	r3, [sp, #4]
 8004fa4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004fa8:	b99b      	cbnz	r3, 8004fd2 <_dtoa_r+0x8d2>
 8004faa:	9b01      	ldr	r3, [sp, #4]
 8004fac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004fb0:	0d1b      	lsrs	r3, r3, #20
 8004fb2:	051b      	lsls	r3, r3, #20
 8004fb4:	b183      	cbz	r3, 8004fd8 <_dtoa_r+0x8d8>
 8004fb6:	9b05      	ldr	r3, [sp, #20]
 8004fb8:	3301      	adds	r3, #1
 8004fba:	9305      	str	r3, [sp, #20]
 8004fbc:	9b06      	ldr	r3, [sp, #24]
 8004fbe:	3301      	adds	r3, #1
 8004fc0:	9306      	str	r3, [sp, #24]
 8004fc2:	f04f 0801 	mov.w	r8, #1
 8004fc6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	f47f af6d 	bne.w	8004ea8 <_dtoa_r+0x7a8>
 8004fce:	2001      	movs	r0, #1
 8004fd0:	e772      	b.n	8004eb8 <_dtoa_r+0x7b8>
 8004fd2:	f04f 0800 	mov.w	r8, #0
 8004fd6:	e7f6      	b.n	8004fc6 <_dtoa_r+0x8c6>
 8004fd8:	4698      	mov	r8, r3
 8004fda:	e7f4      	b.n	8004fc6 <_dtoa_r+0x8c6>
 8004fdc:	d080      	beq.n	8004ee0 <_dtoa_r+0x7e0>
 8004fde:	9a05      	ldr	r2, [sp, #20]
 8004fe0:	331c      	adds	r3, #28
 8004fe2:	441a      	add	r2, r3
 8004fe4:	9205      	str	r2, [sp, #20]
 8004fe6:	9a06      	ldr	r2, [sp, #24]
 8004fe8:	441a      	add	r2, r3
 8004fea:	441d      	add	r5, r3
 8004fec:	4613      	mov	r3, r2
 8004fee:	e776      	b.n	8004ede <_dtoa_r+0x7de>
 8004ff0:	4603      	mov	r3, r0
 8004ff2:	e7f4      	b.n	8004fde <_dtoa_r+0x8de>
 8004ff4:	9b03      	ldr	r3, [sp, #12]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	dc36      	bgt.n	8005068 <_dtoa_r+0x968>
 8004ffa:	9b07      	ldr	r3, [sp, #28]
 8004ffc:	2b02      	cmp	r3, #2
 8004ffe:	dd33      	ble.n	8005068 <_dtoa_r+0x968>
 8005000:	9b03      	ldr	r3, [sp, #12]
 8005002:	9304      	str	r3, [sp, #16]
 8005004:	9b04      	ldr	r3, [sp, #16]
 8005006:	b963      	cbnz	r3, 8005022 <_dtoa_r+0x922>
 8005008:	4631      	mov	r1, r6
 800500a:	2205      	movs	r2, #5
 800500c:	4620      	mov	r0, r4
 800500e:	f000 fbcc 	bl	80057aa <__multadd>
 8005012:	4601      	mov	r1, r0
 8005014:	4606      	mov	r6, r0
 8005016:	4650      	mov	r0, sl
 8005018:	f000 fd85 	bl	8005b26 <__mcmp>
 800501c:	2800      	cmp	r0, #0
 800501e:	f73f adb6 	bgt.w	8004b8e <_dtoa_r+0x48e>
 8005022:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005024:	9d02      	ldr	r5, [sp, #8]
 8005026:	ea6f 0b03 	mvn.w	fp, r3
 800502a:	2300      	movs	r3, #0
 800502c:	9303      	str	r3, [sp, #12]
 800502e:	4631      	mov	r1, r6
 8005030:	4620      	mov	r0, r4
 8005032:	f000 fba3 	bl	800577c <_Bfree>
 8005036:	2f00      	cmp	r7, #0
 8005038:	f43f aea6 	beq.w	8004d88 <_dtoa_r+0x688>
 800503c:	9b03      	ldr	r3, [sp, #12]
 800503e:	b12b      	cbz	r3, 800504c <_dtoa_r+0x94c>
 8005040:	42bb      	cmp	r3, r7
 8005042:	d003      	beq.n	800504c <_dtoa_r+0x94c>
 8005044:	4619      	mov	r1, r3
 8005046:	4620      	mov	r0, r4
 8005048:	f000 fb98 	bl	800577c <_Bfree>
 800504c:	4639      	mov	r1, r7
 800504e:	4620      	mov	r0, r4
 8005050:	f000 fb94 	bl	800577c <_Bfree>
 8005054:	e698      	b.n	8004d88 <_dtoa_r+0x688>
 8005056:	2600      	movs	r6, #0
 8005058:	4637      	mov	r7, r6
 800505a:	e7e2      	b.n	8005022 <_dtoa_r+0x922>
 800505c:	46bb      	mov	fp, r7
 800505e:	4637      	mov	r7, r6
 8005060:	e595      	b.n	8004b8e <_dtoa_r+0x48e>
 8005062:	bf00      	nop
 8005064:	40240000 	.word	0x40240000
 8005068:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800506a:	bb93      	cbnz	r3, 80050d2 <_dtoa_r+0x9d2>
 800506c:	9b03      	ldr	r3, [sp, #12]
 800506e:	9304      	str	r3, [sp, #16]
 8005070:	9d02      	ldr	r5, [sp, #8]
 8005072:	4631      	mov	r1, r6
 8005074:	4650      	mov	r0, sl
 8005076:	f7ff fab7 	bl	80045e8 <quorem>
 800507a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800507e:	f805 9b01 	strb.w	r9, [r5], #1
 8005082:	9b02      	ldr	r3, [sp, #8]
 8005084:	9a04      	ldr	r2, [sp, #16]
 8005086:	1aeb      	subs	r3, r5, r3
 8005088:	429a      	cmp	r2, r3
 800508a:	f300 80dc 	bgt.w	8005246 <_dtoa_r+0xb46>
 800508e:	9b02      	ldr	r3, [sp, #8]
 8005090:	2a01      	cmp	r2, #1
 8005092:	bfac      	ite	ge
 8005094:	189b      	addge	r3, r3, r2
 8005096:	3301      	addlt	r3, #1
 8005098:	4698      	mov	r8, r3
 800509a:	2300      	movs	r3, #0
 800509c:	9303      	str	r3, [sp, #12]
 800509e:	4651      	mov	r1, sl
 80050a0:	2201      	movs	r2, #1
 80050a2:	4620      	mov	r0, r4
 80050a4:	f000 fcee 	bl	8005a84 <__lshift>
 80050a8:	4631      	mov	r1, r6
 80050aa:	4682      	mov	sl, r0
 80050ac:	f000 fd3b 	bl	8005b26 <__mcmp>
 80050b0:	2800      	cmp	r0, #0
 80050b2:	f300 808d 	bgt.w	80051d0 <_dtoa_r+0xad0>
 80050b6:	d103      	bne.n	80050c0 <_dtoa_r+0x9c0>
 80050b8:	f019 0f01 	tst.w	r9, #1
 80050bc:	f040 8088 	bne.w	80051d0 <_dtoa_r+0xad0>
 80050c0:	4645      	mov	r5, r8
 80050c2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80050c6:	2b30      	cmp	r3, #48	; 0x30
 80050c8:	f105 32ff 	add.w	r2, r5, #4294967295
 80050cc:	d1af      	bne.n	800502e <_dtoa_r+0x92e>
 80050ce:	4615      	mov	r5, r2
 80050d0:	e7f7      	b.n	80050c2 <_dtoa_r+0x9c2>
 80050d2:	9b03      	ldr	r3, [sp, #12]
 80050d4:	9304      	str	r3, [sp, #16]
 80050d6:	2d00      	cmp	r5, #0
 80050d8:	dd05      	ble.n	80050e6 <_dtoa_r+0x9e6>
 80050da:	4639      	mov	r1, r7
 80050dc:	462a      	mov	r2, r5
 80050de:	4620      	mov	r0, r4
 80050e0:	f000 fcd0 	bl	8005a84 <__lshift>
 80050e4:	4607      	mov	r7, r0
 80050e6:	f1b8 0f00 	cmp.w	r8, #0
 80050ea:	d04c      	beq.n	8005186 <_dtoa_r+0xa86>
 80050ec:	6879      	ldr	r1, [r7, #4]
 80050ee:	4620      	mov	r0, r4
 80050f0:	f000 fb10 	bl	8005714 <_Balloc>
 80050f4:	693a      	ldr	r2, [r7, #16]
 80050f6:	3202      	adds	r2, #2
 80050f8:	4605      	mov	r5, r0
 80050fa:	0092      	lsls	r2, r2, #2
 80050fc:	f107 010c 	add.w	r1, r7, #12
 8005100:	300c      	adds	r0, #12
 8005102:	f000 faef 	bl	80056e4 <memcpy>
 8005106:	2201      	movs	r2, #1
 8005108:	4629      	mov	r1, r5
 800510a:	4620      	mov	r0, r4
 800510c:	f000 fcba 	bl	8005a84 <__lshift>
 8005110:	9b00      	ldr	r3, [sp, #0]
 8005112:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8005116:	9703      	str	r7, [sp, #12]
 8005118:	f003 0301 	and.w	r3, r3, #1
 800511c:	4607      	mov	r7, r0
 800511e:	9305      	str	r3, [sp, #20]
 8005120:	4631      	mov	r1, r6
 8005122:	4650      	mov	r0, sl
 8005124:	f7ff fa60 	bl	80045e8 <quorem>
 8005128:	9903      	ldr	r1, [sp, #12]
 800512a:	4605      	mov	r5, r0
 800512c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005130:	4650      	mov	r0, sl
 8005132:	f000 fcf8 	bl	8005b26 <__mcmp>
 8005136:	463a      	mov	r2, r7
 8005138:	9000      	str	r0, [sp, #0]
 800513a:	4631      	mov	r1, r6
 800513c:	4620      	mov	r0, r4
 800513e:	f000 fd0c 	bl	8005b5a <__mdiff>
 8005142:	68c3      	ldr	r3, [r0, #12]
 8005144:	4602      	mov	r2, r0
 8005146:	bb03      	cbnz	r3, 800518a <_dtoa_r+0xa8a>
 8005148:	4601      	mov	r1, r0
 800514a:	9006      	str	r0, [sp, #24]
 800514c:	4650      	mov	r0, sl
 800514e:	f000 fcea 	bl	8005b26 <__mcmp>
 8005152:	9a06      	ldr	r2, [sp, #24]
 8005154:	4603      	mov	r3, r0
 8005156:	4611      	mov	r1, r2
 8005158:	4620      	mov	r0, r4
 800515a:	9306      	str	r3, [sp, #24]
 800515c:	f000 fb0e 	bl	800577c <_Bfree>
 8005160:	9b06      	ldr	r3, [sp, #24]
 8005162:	b9a3      	cbnz	r3, 800518e <_dtoa_r+0xa8e>
 8005164:	9a07      	ldr	r2, [sp, #28]
 8005166:	b992      	cbnz	r2, 800518e <_dtoa_r+0xa8e>
 8005168:	9a05      	ldr	r2, [sp, #20]
 800516a:	b982      	cbnz	r2, 800518e <_dtoa_r+0xa8e>
 800516c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005170:	d029      	beq.n	80051c6 <_dtoa_r+0xac6>
 8005172:	9b00      	ldr	r3, [sp, #0]
 8005174:	2b00      	cmp	r3, #0
 8005176:	dd01      	ble.n	800517c <_dtoa_r+0xa7c>
 8005178:	f105 0931 	add.w	r9, r5, #49	; 0x31
 800517c:	f108 0501 	add.w	r5, r8, #1
 8005180:	f888 9000 	strb.w	r9, [r8]
 8005184:	e753      	b.n	800502e <_dtoa_r+0x92e>
 8005186:	4638      	mov	r0, r7
 8005188:	e7c2      	b.n	8005110 <_dtoa_r+0xa10>
 800518a:	2301      	movs	r3, #1
 800518c:	e7e3      	b.n	8005156 <_dtoa_r+0xa56>
 800518e:	9a00      	ldr	r2, [sp, #0]
 8005190:	2a00      	cmp	r2, #0
 8005192:	db04      	blt.n	800519e <_dtoa_r+0xa9e>
 8005194:	d125      	bne.n	80051e2 <_dtoa_r+0xae2>
 8005196:	9a07      	ldr	r2, [sp, #28]
 8005198:	bb1a      	cbnz	r2, 80051e2 <_dtoa_r+0xae2>
 800519a:	9a05      	ldr	r2, [sp, #20]
 800519c:	bb0a      	cbnz	r2, 80051e2 <_dtoa_r+0xae2>
 800519e:	2b00      	cmp	r3, #0
 80051a0:	ddec      	ble.n	800517c <_dtoa_r+0xa7c>
 80051a2:	4651      	mov	r1, sl
 80051a4:	2201      	movs	r2, #1
 80051a6:	4620      	mov	r0, r4
 80051a8:	f000 fc6c 	bl	8005a84 <__lshift>
 80051ac:	4631      	mov	r1, r6
 80051ae:	4682      	mov	sl, r0
 80051b0:	f000 fcb9 	bl	8005b26 <__mcmp>
 80051b4:	2800      	cmp	r0, #0
 80051b6:	dc03      	bgt.n	80051c0 <_dtoa_r+0xac0>
 80051b8:	d1e0      	bne.n	800517c <_dtoa_r+0xa7c>
 80051ba:	f019 0f01 	tst.w	r9, #1
 80051be:	d0dd      	beq.n	800517c <_dtoa_r+0xa7c>
 80051c0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80051c4:	d1d8      	bne.n	8005178 <_dtoa_r+0xa78>
 80051c6:	2339      	movs	r3, #57	; 0x39
 80051c8:	f888 3000 	strb.w	r3, [r8]
 80051cc:	f108 0801 	add.w	r8, r8, #1
 80051d0:	4645      	mov	r5, r8
 80051d2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80051d6:	2b39      	cmp	r3, #57	; 0x39
 80051d8:	f105 32ff 	add.w	r2, r5, #4294967295
 80051dc:	d03b      	beq.n	8005256 <_dtoa_r+0xb56>
 80051de:	3301      	adds	r3, #1
 80051e0:	e040      	b.n	8005264 <_dtoa_r+0xb64>
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	f108 0501 	add.w	r5, r8, #1
 80051e8:	dd05      	ble.n	80051f6 <_dtoa_r+0xaf6>
 80051ea:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80051ee:	d0ea      	beq.n	80051c6 <_dtoa_r+0xac6>
 80051f0:	f109 0901 	add.w	r9, r9, #1
 80051f4:	e7c4      	b.n	8005180 <_dtoa_r+0xa80>
 80051f6:	9b02      	ldr	r3, [sp, #8]
 80051f8:	9a04      	ldr	r2, [sp, #16]
 80051fa:	f805 9c01 	strb.w	r9, [r5, #-1]
 80051fe:	1aeb      	subs	r3, r5, r3
 8005200:	4293      	cmp	r3, r2
 8005202:	46a8      	mov	r8, r5
 8005204:	f43f af4b 	beq.w	800509e <_dtoa_r+0x99e>
 8005208:	4651      	mov	r1, sl
 800520a:	2300      	movs	r3, #0
 800520c:	220a      	movs	r2, #10
 800520e:	4620      	mov	r0, r4
 8005210:	f000 facb 	bl	80057aa <__multadd>
 8005214:	9b03      	ldr	r3, [sp, #12]
 8005216:	9903      	ldr	r1, [sp, #12]
 8005218:	42bb      	cmp	r3, r7
 800521a:	4682      	mov	sl, r0
 800521c:	f04f 0300 	mov.w	r3, #0
 8005220:	f04f 020a 	mov.w	r2, #10
 8005224:	4620      	mov	r0, r4
 8005226:	d104      	bne.n	8005232 <_dtoa_r+0xb32>
 8005228:	f000 fabf 	bl	80057aa <__multadd>
 800522c:	9003      	str	r0, [sp, #12]
 800522e:	4607      	mov	r7, r0
 8005230:	e776      	b.n	8005120 <_dtoa_r+0xa20>
 8005232:	f000 faba 	bl	80057aa <__multadd>
 8005236:	2300      	movs	r3, #0
 8005238:	9003      	str	r0, [sp, #12]
 800523a:	220a      	movs	r2, #10
 800523c:	4639      	mov	r1, r7
 800523e:	4620      	mov	r0, r4
 8005240:	f000 fab3 	bl	80057aa <__multadd>
 8005244:	e7f3      	b.n	800522e <_dtoa_r+0xb2e>
 8005246:	4651      	mov	r1, sl
 8005248:	2300      	movs	r3, #0
 800524a:	220a      	movs	r2, #10
 800524c:	4620      	mov	r0, r4
 800524e:	f000 faac 	bl	80057aa <__multadd>
 8005252:	4682      	mov	sl, r0
 8005254:	e70d      	b.n	8005072 <_dtoa_r+0x972>
 8005256:	9b02      	ldr	r3, [sp, #8]
 8005258:	4293      	cmp	r3, r2
 800525a:	d105      	bne.n	8005268 <_dtoa_r+0xb68>
 800525c:	9a02      	ldr	r2, [sp, #8]
 800525e:	f10b 0b01 	add.w	fp, fp, #1
 8005262:	2331      	movs	r3, #49	; 0x31
 8005264:	7013      	strb	r3, [r2, #0]
 8005266:	e6e2      	b.n	800502e <_dtoa_r+0x92e>
 8005268:	4615      	mov	r5, r2
 800526a:	e7b2      	b.n	80051d2 <_dtoa_r+0xad2>
 800526c:	4b09      	ldr	r3, [pc, #36]	; (8005294 <_dtoa_r+0xb94>)
 800526e:	f7ff baae 	b.w	80047ce <_dtoa_r+0xce>
 8005272:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005274:	2b00      	cmp	r3, #0
 8005276:	f47f aa88 	bne.w	800478a <_dtoa_r+0x8a>
 800527a:	4b07      	ldr	r3, [pc, #28]	; (8005298 <_dtoa_r+0xb98>)
 800527c:	f7ff baa7 	b.w	80047ce <_dtoa_r+0xce>
 8005280:	9b04      	ldr	r3, [sp, #16]
 8005282:	2b00      	cmp	r3, #0
 8005284:	f73f aef4 	bgt.w	8005070 <_dtoa_r+0x970>
 8005288:	9b07      	ldr	r3, [sp, #28]
 800528a:	2b02      	cmp	r3, #2
 800528c:	f77f aef0 	ble.w	8005070 <_dtoa_r+0x970>
 8005290:	e6b8      	b.n	8005004 <_dtoa_r+0x904>
 8005292:	bf00      	nop
 8005294:	080065ab 	.word	0x080065ab
 8005298:	080065cd 	.word	0x080065cd

0800529c <_localeconv_r>:
 800529c:	4b04      	ldr	r3, [pc, #16]	; (80052b0 <_localeconv_r+0x14>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	6a18      	ldr	r0, [r3, #32]
 80052a2:	4b04      	ldr	r3, [pc, #16]	; (80052b4 <_localeconv_r+0x18>)
 80052a4:	2800      	cmp	r0, #0
 80052a6:	bf08      	it	eq
 80052a8:	4618      	moveq	r0, r3
 80052aa:	30f0      	adds	r0, #240	; 0xf0
 80052ac:	4770      	bx	lr
 80052ae:	bf00      	nop
 80052b0:	20000020 	.word	0x20000020
 80052b4:	20000524 	.word	0x20000524

080052b8 <malloc>:
 80052b8:	4b02      	ldr	r3, [pc, #8]	; (80052c4 <malloc+0xc>)
 80052ba:	4601      	mov	r1, r0
 80052bc:	6818      	ldr	r0, [r3, #0]
 80052be:	f000 b803 	b.w	80052c8 <_malloc_r>
 80052c2:	bf00      	nop
 80052c4:	20000020 	.word	0x20000020

080052c8 <_malloc_r>:
 80052c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052cc:	f101 040b 	add.w	r4, r1, #11
 80052d0:	2c16      	cmp	r4, #22
 80052d2:	4681      	mov	r9, r0
 80052d4:	d907      	bls.n	80052e6 <_malloc_r+0x1e>
 80052d6:	f034 0407 	bics.w	r4, r4, #7
 80052da:	d505      	bpl.n	80052e8 <_malloc_r+0x20>
 80052dc:	230c      	movs	r3, #12
 80052de:	f8c9 3000 	str.w	r3, [r9]
 80052e2:	2600      	movs	r6, #0
 80052e4:	e131      	b.n	800554a <_malloc_r+0x282>
 80052e6:	2410      	movs	r4, #16
 80052e8:	428c      	cmp	r4, r1
 80052ea:	d3f7      	bcc.n	80052dc <_malloc_r+0x14>
 80052ec:	4648      	mov	r0, r9
 80052ee:	f000 fa05 	bl	80056fc <__malloc_lock>
 80052f2:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 80052f6:	4d9c      	ldr	r5, [pc, #624]	; (8005568 <_malloc_r+0x2a0>)
 80052f8:	d236      	bcs.n	8005368 <_malloc_r+0xa0>
 80052fa:	f104 0208 	add.w	r2, r4, #8
 80052fe:	442a      	add	r2, r5
 8005300:	f1a2 0108 	sub.w	r1, r2, #8
 8005304:	6856      	ldr	r6, [r2, #4]
 8005306:	428e      	cmp	r6, r1
 8005308:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 800530c:	d102      	bne.n	8005314 <_malloc_r+0x4c>
 800530e:	68d6      	ldr	r6, [r2, #12]
 8005310:	42b2      	cmp	r2, r6
 8005312:	d010      	beq.n	8005336 <_malloc_r+0x6e>
 8005314:	6873      	ldr	r3, [r6, #4]
 8005316:	68f2      	ldr	r2, [r6, #12]
 8005318:	68b1      	ldr	r1, [r6, #8]
 800531a:	f023 0303 	bic.w	r3, r3, #3
 800531e:	60ca      	str	r2, [r1, #12]
 8005320:	4433      	add	r3, r6
 8005322:	6091      	str	r1, [r2, #8]
 8005324:	685a      	ldr	r2, [r3, #4]
 8005326:	f042 0201 	orr.w	r2, r2, #1
 800532a:	605a      	str	r2, [r3, #4]
 800532c:	4648      	mov	r0, r9
 800532e:	f000 f9eb 	bl	8005708 <__malloc_unlock>
 8005332:	3608      	adds	r6, #8
 8005334:	e109      	b.n	800554a <_malloc_r+0x282>
 8005336:	3302      	adds	r3, #2
 8005338:	4a8c      	ldr	r2, [pc, #560]	; (800556c <_malloc_r+0x2a4>)
 800533a:	692e      	ldr	r6, [r5, #16]
 800533c:	4296      	cmp	r6, r2
 800533e:	4611      	mov	r1, r2
 8005340:	d06d      	beq.n	800541e <_malloc_r+0x156>
 8005342:	6870      	ldr	r0, [r6, #4]
 8005344:	f020 0003 	bic.w	r0, r0, #3
 8005348:	1b07      	subs	r7, r0, r4
 800534a:	2f0f      	cmp	r7, #15
 800534c:	dd47      	ble.n	80053de <_malloc_r+0x116>
 800534e:	1933      	adds	r3, r6, r4
 8005350:	f044 0401 	orr.w	r4, r4, #1
 8005354:	6074      	str	r4, [r6, #4]
 8005356:	616b      	str	r3, [r5, #20]
 8005358:	612b      	str	r3, [r5, #16]
 800535a:	60da      	str	r2, [r3, #12]
 800535c:	609a      	str	r2, [r3, #8]
 800535e:	f047 0201 	orr.w	r2, r7, #1
 8005362:	605a      	str	r2, [r3, #4]
 8005364:	5037      	str	r7, [r6, r0]
 8005366:	e7e1      	b.n	800532c <_malloc_r+0x64>
 8005368:	0a63      	lsrs	r3, r4, #9
 800536a:	d02a      	beq.n	80053c2 <_malloc_r+0xfa>
 800536c:	2b04      	cmp	r3, #4
 800536e:	d812      	bhi.n	8005396 <_malloc_r+0xce>
 8005370:	09a3      	lsrs	r3, r4, #6
 8005372:	3338      	adds	r3, #56	; 0x38
 8005374:	1c5a      	adds	r2, r3, #1
 8005376:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800537a:	f1a2 0008 	sub.w	r0, r2, #8
 800537e:	6856      	ldr	r6, [r2, #4]
 8005380:	4286      	cmp	r6, r0
 8005382:	d006      	beq.n	8005392 <_malloc_r+0xca>
 8005384:	6872      	ldr	r2, [r6, #4]
 8005386:	f022 0203 	bic.w	r2, r2, #3
 800538a:	1b11      	subs	r1, r2, r4
 800538c:	290f      	cmp	r1, #15
 800538e:	dd1c      	ble.n	80053ca <_malloc_r+0x102>
 8005390:	3b01      	subs	r3, #1
 8005392:	3301      	adds	r3, #1
 8005394:	e7d0      	b.n	8005338 <_malloc_r+0x70>
 8005396:	2b14      	cmp	r3, #20
 8005398:	d801      	bhi.n	800539e <_malloc_r+0xd6>
 800539a:	335b      	adds	r3, #91	; 0x5b
 800539c:	e7ea      	b.n	8005374 <_malloc_r+0xac>
 800539e:	2b54      	cmp	r3, #84	; 0x54
 80053a0:	d802      	bhi.n	80053a8 <_malloc_r+0xe0>
 80053a2:	0b23      	lsrs	r3, r4, #12
 80053a4:	336e      	adds	r3, #110	; 0x6e
 80053a6:	e7e5      	b.n	8005374 <_malloc_r+0xac>
 80053a8:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80053ac:	d802      	bhi.n	80053b4 <_malloc_r+0xec>
 80053ae:	0be3      	lsrs	r3, r4, #15
 80053b0:	3377      	adds	r3, #119	; 0x77
 80053b2:	e7df      	b.n	8005374 <_malloc_r+0xac>
 80053b4:	f240 5254 	movw	r2, #1364	; 0x554
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d804      	bhi.n	80053c6 <_malloc_r+0xfe>
 80053bc:	0ca3      	lsrs	r3, r4, #18
 80053be:	337c      	adds	r3, #124	; 0x7c
 80053c0:	e7d8      	b.n	8005374 <_malloc_r+0xac>
 80053c2:	233f      	movs	r3, #63	; 0x3f
 80053c4:	e7d6      	b.n	8005374 <_malloc_r+0xac>
 80053c6:	237e      	movs	r3, #126	; 0x7e
 80053c8:	e7d4      	b.n	8005374 <_malloc_r+0xac>
 80053ca:	2900      	cmp	r1, #0
 80053cc:	68f1      	ldr	r1, [r6, #12]
 80053ce:	db04      	blt.n	80053da <_malloc_r+0x112>
 80053d0:	68b3      	ldr	r3, [r6, #8]
 80053d2:	60d9      	str	r1, [r3, #12]
 80053d4:	608b      	str	r3, [r1, #8]
 80053d6:	18b3      	adds	r3, r6, r2
 80053d8:	e7a4      	b.n	8005324 <_malloc_r+0x5c>
 80053da:	460e      	mov	r6, r1
 80053dc:	e7d0      	b.n	8005380 <_malloc_r+0xb8>
 80053de:	2f00      	cmp	r7, #0
 80053e0:	616a      	str	r2, [r5, #20]
 80053e2:	612a      	str	r2, [r5, #16]
 80053e4:	db05      	blt.n	80053f2 <_malloc_r+0x12a>
 80053e6:	4430      	add	r0, r6
 80053e8:	6843      	ldr	r3, [r0, #4]
 80053ea:	f043 0301 	orr.w	r3, r3, #1
 80053ee:	6043      	str	r3, [r0, #4]
 80053f0:	e79c      	b.n	800532c <_malloc_r+0x64>
 80053f2:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80053f6:	d244      	bcs.n	8005482 <_malloc_r+0x1ba>
 80053f8:	08c0      	lsrs	r0, r0, #3
 80053fa:	1087      	asrs	r7, r0, #2
 80053fc:	2201      	movs	r2, #1
 80053fe:	fa02 f707 	lsl.w	r7, r2, r7
 8005402:	686a      	ldr	r2, [r5, #4]
 8005404:	3001      	adds	r0, #1
 8005406:	433a      	orrs	r2, r7
 8005408:	606a      	str	r2, [r5, #4]
 800540a:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800540e:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 8005412:	60b7      	str	r7, [r6, #8]
 8005414:	3a08      	subs	r2, #8
 8005416:	60f2      	str	r2, [r6, #12]
 8005418:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 800541c:	60fe      	str	r6, [r7, #12]
 800541e:	2001      	movs	r0, #1
 8005420:	109a      	asrs	r2, r3, #2
 8005422:	fa00 f202 	lsl.w	r2, r0, r2
 8005426:	6868      	ldr	r0, [r5, #4]
 8005428:	4282      	cmp	r2, r0
 800542a:	f200 80a1 	bhi.w	8005570 <_malloc_r+0x2a8>
 800542e:	4202      	tst	r2, r0
 8005430:	d106      	bne.n	8005440 <_malloc_r+0x178>
 8005432:	f023 0303 	bic.w	r3, r3, #3
 8005436:	0052      	lsls	r2, r2, #1
 8005438:	4202      	tst	r2, r0
 800543a:	f103 0304 	add.w	r3, r3, #4
 800543e:	d0fa      	beq.n	8005436 <_malloc_r+0x16e>
 8005440:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 8005444:	46e0      	mov	r8, ip
 8005446:	469e      	mov	lr, r3
 8005448:	f8d8 600c 	ldr.w	r6, [r8, #12]
 800544c:	4546      	cmp	r6, r8
 800544e:	d153      	bne.n	80054f8 <_malloc_r+0x230>
 8005450:	f10e 0e01 	add.w	lr, lr, #1
 8005454:	f01e 0f03 	tst.w	lr, #3
 8005458:	f108 0808 	add.w	r8, r8, #8
 800545c:	d1f4      	bne.n	8005448 <_malloc_r+0x180>
 800545e:	0798      	lsls	r0, r3, #30
 8005460:	d179      	bne.n	8005556 <_malloc_r+0x28e>
 8005462:	686b      	ldr	r3, [r5, #4]
 8005464:	ea23 0302 	bic.w	r3, r3, r2
 8005468:	606b      	str	r3, [r5, #4]
 800546a:	6868      	ldr	r0, [r5, #4]
 800546c:	0052      	lsls	r2, r2, #1
 800546e:	4282      	cmp	r2, r0
 8005470:	d87e      	bhi.n	8005570 <_malloc_r+0x2a8>
 8005472:	2a00      	cmp	r2, #0
 8005474:	d07c      	beq.n	8005570 <_malloc_r+0x2a8>
 8005476:	4673      	mov	r3, lr
 8005478:	4202      	tst	r2, r0
 800547a:	d1e1      	bne.n	8005440 <_malloc_r+0x178>
 800547c:	3304      	adds	r3, #4
 800547e:	0052      	lsls	r2, r2, #1
 8005480:	e7fa      	b.n	8005478 <_malloc_r+0x1b0>
 8005482:	0a42      	lsrs	r2, r0, #9
 8005484:	2a04      	cmp	r2, #4
 8005486:	d815      	bhi.n	80054b4 <_malloc_r+0x1ec>
 8005488:	0982      	lsrs	r2, r0, #6
 800548a:	3238      	adds	r2, #56	; 0x38
 800548c:	1c57      	adds	r7, r2, #1
 800548e:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 8005492:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 8005496:	45be      	cmp	lr, r7
 8005498:	d126      	bne.n	80054e8 <_malloc_r+0x220>
 800549a:	2001      	movs	r0, #1
 800549c:	1092      	asrs	r2, r2, #2
 800549e:	fa00 f202 	lsl.w	r2, r0, r2
 80054a2:	6868      	ldr	r0, [r5, #4]
 80054a4:	4310      	orrs	r0, r2
 80054a6:	6068      	str	r0, [r5, #4]
 80054a8:	f8c6 e00c 	str.w	lr, [r6, #12]
 80054ac:	60b7      	str	r7, [r6, #8]
 80054ae:	f8ce 6008 	str.w	r6, [lr, #8]
 80054b2:	e7b3      	b.n	800541c <_malloc_r+0x154>
 80054b4:	2a14      	cmp	r2, #20
 80054b6:	d801      	bhi.n	80054bc <_malloc_r+0x1f4>
 80054b8:	325b      	adds	r2, #91	; 0x5b
 80054ba:	e7e7      	b.n	800548c <_malloc_r+0x1c4>
 80054bc:	2a54      	cmp	r2, #84	; 0x54
 80054be:	d802      	bhi.n	80054c6 <_malloc_r+0x1fe>
 80054c0:	0b02      	lsrs	r2, r0, #12
 80054c2:	326e      	adds	r2, #110	; 0x6e
 80054c4:	e7e2      	b.n	800548c <_malloc_r+0x1c4>
 80054c6:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80054ca:	d802      	bhi.n	80054d2 <_malloc_r+0x20a>
 80054cc:	0bc2      	lsrs	r2, r0, #15
 80054ce:	3277      	adds	r2, #119	; 0x77
 80054d0:	e7dc      	b.n	800548c <_malloc_r+0x1c4>
 80054d2:	f240 5754 	movw	r7, #1364	; 0x554
 80054d6:	42ba      	cmp	r2, r7
 80054d8:	bf9a      	itte	ls
 80054da:	0c82      	lsrls	r2, r0, #18
 80054dc:	327c      	addls	r2, #124	; 0x7c
 80054de:	227e      	movhi	r2, #126	; 0x7e
 80054e0:	e7d4      	b.n	800548c <_malloc_r+0x1c4>
 80054e2:	68bf      	ldr	r7, [r7, #8]
 80054e4:	45be      	cmp	lr, r7
 80054e6:	d004      	beq.n	80054f2 <_malloc_r+0x22a>
 80054e8:	687a      	ldr	r2, [r7, #4]
 80054ea:	f022 0203 	bic.w	r2, r2, #3
 80054ee:	4290      	cmp	r0, r2
 80054f0:	d3f7      	bcc.n	80054e2 <_malloc_r+0x21a>
 80054f2:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 80054f6:	e7d7      	b.n	80054a8 <_malloc_r+0x1e0>
 80054f8:	6870      	ldr	r0, [r6, #4]
 80054fa:	68f7      	ldr	r7, [r6, #12]
 80054fc:	f020 0003 	bic.w	r0, r0, #3
 8005500:	eba0 0a04 	sub.w	sl, r0, r4
 8005504:	f1ba 0f0f 	cmp.w	sl, #15
 8005508:	dd10      	ble.n	800552c <_malloc_r+0x264>
 800550a:	68b2      	ldr	r2, [r6, #8]
 800550c:	1933      	adds	r3, r6, r4
 800550e:	f044 0401 	orr.w	r4, r4, #1
 8005512:	6074      	str	r4, [r6, #4]
 8005514:	60d7      	str	r7, [r2, #12]
 8005516:	60ba      	str	r2, [r7, #8]
 8005518:	f04a 0201 	orr.w	r2, sl, #1
 800551c:	616b      	str	r3, [r5, #20]
 800551e:	612b      	str	r3, [r5, #16]
 8005520:	60d9      	str	r1, [r3, #12]
 8005522:	6099      	str	r1, [r3, #8]
 8005524:	605a      	str	r2, [r3, #4]
 8005526:	f846 a000 	str.w	sl, [r6, r0]
 800552a:	e6ff      	b.n	800532c <_malloc_r+0x64>
 800552c:	f1ba 0f00 	cmp.w	sl, #0
 8005530:	db0f      	blt.n	8005552 <_malloc_r+0x28a>
 8005532:	4430      	add	r0, r6
 8005534:	6843      	ldr	r3, [r0, #4]
 8005536:	f043 0301 	orr.w	r3, r3, #1
 800553a:	6043      	str	r3, [r0, #4]
 800553c:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8005540:	4648      	mov	r0, r9
 8005542:	60df      	str	r7, [r3, #12]
 8005544:	60bb      	str	r3, [r7, #8]
 8005546:	f000 f8df 	bl	8005708 <__malloc_unlock>
 800554a:	4630      	mov	r0, r6
 800554c:	b003      	add	sp, #12
 800554e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005552:	463e      	mov	r6, r7
 8005554:	e77a      	b.n	800544c <_malloc_r+0x184>
 8005556:	f85c 0908 	ldr.w	r0, [ip], #-8
 800555a:	4584      	cmp	ip, r0
 800555c:	f103 33ff 	add.w	r3, r3, #4294967295
 8005560:	f43f af7d 	beq.w	800545e <_malloc_r+0x196>
 8005564:	e781      	b.n	800546a <_malloc_r+0x1a2>
 8005566:	bf00      	nop
 8005568:	20000114 	.word	0x20000114
 800556c:	2000011c 	.word	0x2000011c
 8005570:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8005574:	f8db 6004 	ldr.w	r6, [fp, #4]
 8005578:	f026 0603 	bic.w	r6, r6, #3
 800557c:	42b4      	cmp	r4, r6
 800557e:	d803      	bhi.n	8005588 <_malloc_r+0x2c0>
 8005580:	1b33      	subs	r3, r6, r4
 8005582:	2b0f      	cmp	r3, #15
 8005584:	f300 8096 	bgt.w	80056b4 <_malloc_r+0x3ec>
 8005588:	4a4f      	ldr	r2, [pc, #316]	; (80056c8 <_malloc_r+0x400>)
 800558a:	6817      	ldr	r7, [r2, #0]
 800558c:	4a4f      	ldr	r2, [pc, #316]	; (80056cc <_malloc_r+0x404>)
 800558e:	6811      	ldr	r1, [r2, #0]
 8005590:	3710      	adds	r7, #16
 8005592:	3101      	adds	r1, #1
 8005594:	eb0b 0306 	add.w	r3, fp, r6
 8005598:	4427      	add	r7, r4
 800559a:	d005      	beq.n	80055a8 <_malloc_r+0x2e0>
 800559c:	494c      	ldr	r1, [pc, #304]	; (80056d0 <_malloc_r+0x408>)
 800559e:	3901      	subs	r1, #1
 80055a0:	440f      	add	r7, r1
 80055a2:	3101      	adds	r1, #1
 80055a4:	4249      	negs	r1, r1
 80055a6:	400f      	ands	r7, r1
 80055a8:	4639      	mov	r1, r7
 80055aa:	4648      	mov	r0, r9
 80055ac:	9201      	str	r2, [sp, #4]
 80055ae:	9300      	str	r3, [sp, #0]
 80055b0:	f000 fb80 	bl	8005cb4 <_sbrk_r>
 80055b4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80055b8:	4680      	mov	r8, r0
 80055ba:	d056      	beq.n	800566a <_malloc_r+0x3a2>
 80055bc:	9b00      	ldr	r3, [sp, #0]
 80055be:	9a01      	ldr	r2, [sp, #4]
 80055c0:	4283      	cmp	r3, r0
 80055c2:	d901      	bls.n	80055c8 <_malloc_r+0x300>
 80055c4:	45ab      	cmp	fp, r5
 80055c6:	d150      	bne.n	800566a <_malloc_r+0x3a2>
 80055c8:	4842      	ldr	r0, [pc, #264]	; (80056d4 <_malloc_r+0x40c>)
 80055ca:	6801      	ldr	r1, [r0, #0]
 80055cc:	4543      	cmp	r3, r8
 80055ce:	eb07 0e01 	add.w	lr, r7, r1
 80055d2:	f8c0 e000 	str.w	lr, [r0]
 80055d6:	4940      	ldr	r1, [pc, #256]	; (80056d8 <_malloc_r+0x410>)
 80055d8:	4682      	mov	sl, r0
 80055da:	d113      	bne.n	8005604 <_malloc_r+0x33c>
 80055dc:	420b      	tst	r3, r1
 80055de:	d111      	bne.n	8005604 <_malloc_r+0x33c>
 80055e0:	68ab      	ldr	r3, [r5, #8]
 80055e2:	443e      	add	r6, r7
 80055e4:	f046 0601 	orr.w	r6, r6, #1
 80055e8:	605e      	str	r6, [r3, #4]
 80055ea:	4a3c      	ldr	r2, [pc, #240]	; (80056dc <_malloc_r+0x414>)
 80055ec:	f8da 3000 	ldr.w	r3, [sl]
 80055f0:	6811      	ldr	r1, [r2, #0]
 80055f2:	428b      	cmp	r3, r1
 80055f4:	bf88      	it	hi
 80055f6:	6013      	strhi	r3, [r2, #0]
 80055f8:	4a39      	ldr	r2, [pc, #228]	; (80056e0 <_malloc_r+0x418>)
 80055fa:	6811      	ldr	r1, [r2, #0]
 80055fc:	428b      	cmp	r3, r1
 80055fe:	bf88      	it	hi
 8005600:	6013      	strhi	r3, [r2, #0]
 8005602:	e032      	b.n	800566a <_malloc_r+0x3a2>
 8005604:	6810      	ldr	r0, [r2, #0]
 8005606:	3001      	adds	r0, #1
 8005608:	bf1b      	ittet	ne
 800560a:	eba8 0303 	subne.w	r3, r8, r3
 800560e:	4473      	addne	r3, lr
 8005610:	f8c2 8000 	streq.w	r8, [r2]
 8005614:	f8ca 3000 	strne.w	r3, [sl]
 8005618:	f018 0007 	ands.w	r0, r8, #7
 800561c:	bf1c      	itt	ne
 800561e:	f1c0 0008 	rsbne	r0, r0, #8
 8005622:	4480      	addne	r8, r0
 8005624:	4b2a      	ldr	r3, [pc, #168]	; (80056d0 <_malloc_r+0x408>)
 8005626:	4447      	add	r7, r8
 8005628:	4418      	add	r0, r3
 800562a:	400f      	ands	r7, r1
 800562c:	1bc7      	subs	r7, r0, r7
 800562e:	4639      	mov	r1, r7
 8005630:	4648      	mov	r0, r9
 8005632:	f000 fb3f 	bl	8005cb4 <_sbrk_r>
 8005636:	1c43      	adds	r3, r0, #1
 8005638:	bf08      	it	eq
 800563a:	4640      	moveq	r0, r8
 800563c:	f8da 3000 	ldr.w	r3, [sl]
 8005640:	f8c5 8008 	str.w	r8, [r5, #8]
 8005644:	bf08      	it	eq
 8005646:	2700      	moveq	r7, #0
 8005648:	eba0 0008 	sub.w	r0, r0, r8
 800564c:	443b      	add	r3, r7
 800564e:	4407      	add	r7, r0
 8005650:	f047 0701 	orr.w	r7, r7, #1
 8005654:	45ab      	cmp	fp, r5
 8005656:	f8ca 3000 	str.w	r3, [sl]
 800565a:	f8c8 7004 	str.w	r7, [r8, #4]
 800565e:	d0c4      	beq.n	80055ea <_malloc_r+0x322>
 8005660:	2e0f      	cmp	r6, #15
 8005662:	d810      	bhi.n	8005686 <_malloc_r+0x3be>
 8005664:	2301      	movs	r3, #1
 8005666:	f8c8 3004 	str.w	r3, [r8, #4]
 800566a:	68ab      	ldr	r3, [r5, #8]
 800566c:	685a      	ldr	r2, [r3, #4]
 800566e:	f022 0203 	bic.w	r2, r2, #3
 8005672:	4294      	cmp	r4, r2
 8005674:	eba2 0304 	sub.w	r3, r2, r4
 8005678:	d801      	bhi.n	800567e <_malloc_r+0x3b6>
 800567a:	2b0f      	cmp	r3, #15
 800567c:	dc1a      	bgt.n	80056b4 <_malloc_r+0x3ec>
 800567e:	4648      	mov	r0, r9
 8005680:	f000 f842 	bl	8005708 <__malloc_unlock>
 8005684:	e62d      	b.n	80052e2 <_malloc_r+0x1a>
 8005686:	f8db 3004 	ldr.w	r3, [fp, #4]
 800568a:	3e0c      	subs	r6, #12
 800568c:	f026 0607 	bic.w	r6, r6, #7
 8005690:	f003 0301 	and.w	r3, r3, #1
 8005694:	4333      	orrs	r3, r6
 8005696:	f8cb 3004 	str.w	r3, [fp, #4]
 800569a:	eb0b 0306 	add.w	r3, fp, r6
 800569e:	2205      	movs	r2, #5
 80056a0:	2e0f      	cmp	r6, #15
 80056a2:	605a      	str	r2, [r3, #4]
 80056a4:	609a      	str	r2, [r3, #8]
 80056a6:	d9a0      	bls.n	80055ea <_malloc_r+0x322>
 80056a8:	f10b 0108 	add.w	r1, fp, #8
 80056ac:	4648      	mov	r0, r9
 80056ae:	f000 fc0f 	bl	8005ed0 <_free_r>
 80056b2:	e79a      	b.n	80055ea <_malloc_r+0x322>
 80056b4:	68ae      	ldr	r6, [r5, #8]
 80056b6:	f044 0201 	orr.w	r2, r4, #1
 80056ba:	4434      	add	r4, r6
 80056bc:	f043 0301 	orr.w	r3, r3, #1
 80056c0:	6072      	str	r2, [r6, #4]
 80056c2:	60ac      	str	r4, [r5, #8]
 80056c4:	6063      	str	r3, [r4, #4]
 80056c6:	e631      	b.n	800532c <_malloc_r+0x64>
 80056c8:	200006e0 	.word	0x200006e0
 80056cc:	2000051c 	.word	0x2000051c
 80056d0:	00001000 	.word	0x00001000
 80056d4:	200006b0 	.word	0x200006b0
 80056d8:	00000fff 	.word	0x00000fff
 80056dc:	200006d8 	.word	0x200006d8
 80056e0:	200006dc 	.word	0x200006dc

080056e4 <memcpy>:
 80056e4:	b510      	push	{r4, lr}
 80056e6:	1e43      	subs	r3, r0, #1
 80056e8:	440a      	add	r2, r1
 80056ea:	4291      	cmp	r1, r2
 80056ec:	d100      	bne.n	80056f0 <memcpy+0xc>
 80056ee:	bd10      	pop	{r4, pc}
 80056f0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80056f4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80056f8:	e7f7      	b.n	80056ea <memcpy+0x6>
	...

080056fc <__malloc_lock>:
 80056fc:	4801      	ldr	r0, [pc, #4]	; (8005704 <__malloc_lock+0x8>)
 80056fe:	f000 bca3 	b.w	8006048 <__retarget_lock_acquire_recursive>
 8005702:	bf00      	nop
 8005704:	200007f0 	.word	0x200007f0

08005708 <__malloc_unlock>:
 8005708:	4801      	ldr	r0, [pc, #4]	; (8005710 <__malloc_unlock+0x8>)
 800570a:	f000 bc9e 	b.w	800604a <__retarget_lock_release_recursive>
 800570e:	bf00      	nop
 8005710:	200007f0 	.word	0x200007f0

08005714 <_Balloc>:
 8005714:	b570      	push	{r4, r5, r6, lr}
 8005716:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005718:	4604      	mov	r4, r0
 800571a:	460e      	mov	r6, r1
 800571c:	b93d      	cbnz	r5, 800572e <_Balloc+0x1a>
 800571e:	2010      	movs	r0, #16
 8005720:	f7ff fdca 	bl	80052b8 <malloc>
 8005724:	6260      	str	r0, [r4, #36]	; 0x24
 8005726:	6045      	str	r5, [r0, #4]
 8005728:	6085      	str	r5, [r0, #8]
 800572a:	6005      	str	r5, [r0, #0]
 800572c:	60c5      	str	r5, [r0, #12]
 800572e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005730:	68eb      	ldr	r3, [r5, #12]
 8005732:	b183      	cbz	r3, 8005756 <_Balloc+0x42>
 8005734:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005736:	68db      	ldr	r3, [r3, #12]
 8005738:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800573c:	b9b8      	cbnz	r0, 800576e <_Balloc+0x5a>
 800573e:	2101      	movs	r1, #1
 8005740:	fa01 f506 	lsl.w	r5, r1, r6
 8005744:	1d6a      	adds	r2, r5, #5
 8005746:	0092      	lsls	r2, r2, #2
 8005748:	4620      	mov	r0, r4
 800574a:	f000 fb3d 	bl	8005dc8 <_calloc_r>
 800574e:	b160      	cbz	r0, 800576a <_Balloc+0x56>
 8005750:	6046      	str	r6, [r0, #4]
 8005752:	6085      	str	r5, [r0, #8]
 8005754:	e00e      	b.n	8005774 <_Balloc+0x60>
 8005756:	2221      	movs	r2, #33	; 0x21
 8005758:	2104      	movs	r1, #4
 800575a:	4620      	mov	r0, r4
 800575c:	f000 fb34 	bl	8005dc8 <_calloc_r>
 8005760:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005762:	60e8      	str	r0, [r5, #12]
 8005764:	68db      	ldr	r3, [r3, #12]
 8005766:	2b00      	cmp	r3, #0
 8005768:	d1e4      	bne.n	8005734 <_Balloc+0x20>
 800576a:	2000      	movs	r0, #0
 800576c:	bd70      	pop	{r4, r5, r6, pc}
 800576e:	6802      	ldr	r2, [r0, #0]
 8005770:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8005774:	2300      	movs	r3, #0
 8005776:	6103      	str	r3, [r0, #16]
 8005778:	60c3      	str	r3, [r0, #12]
 800577a:	bd70      	pop	{r4, r5, r6, pc}

0800577c <_Bfree>:
 800577c:	b570      	push	{r4, r5, r6, lr}
 800577e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005780:	4606      	mov	r6, r0
 8005782:	460d      	mov	r5, r1
 8005784:	b93c      	cbnz	r4, 8005796 <_Bfree+0x1a>
 8005786:	2010      	movs	r0, #16
 8005788:	f7ff fd96 	bl	80052b8 <malloc>
 800578c:	6270      	str	r0, [r6, #36]	; 0x24
 800578e:	6044      	str	r4, [r0, #4]
 8005790:	6084      	str	r4, [r0, #8]
 8005792:	6004      	str	r4, [r0, #0]
 8005794:	60c4      	str	r4, [r0, #12]
 8005796:	b13d      	cbz	r5, 80057a8 <_Bfree+0x2c>
 8005798:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800579a:	686a      	ldr	r2, [r5, #4]
 800579c:	68db      	ldr	r3, [r3, #12]
 800579e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80057a2:	6029      	str	r1, [r5, #0]
 80057a4:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80057a8:	bd70      	pop	{r4, r5, r6, pc}

080057aa <__multadd>:
 80057aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057ae:	690d      	ldr	r5, [r1, #16]
 80057b0:	461f      	mov	r7, r3
 80057b2:	4606      	mov	r6, r0
 80057b4:	460c      	mov	r4, r1
 80057b6:	f101 0e14 	add.w	lr, r1, #20
 80057ba:	2300      	movs	r3, #0
 80057bc:	f8de 0000 	ldr.w	r0, [lr]
 80057c0:	b281      	uxth	r1, r0
 80057c2:	fb02 7101 	mla	r1, r2, r1, r7
 80057c6:	0c0f      	lsrs	r7, r1, #16
 80057c8:	0c00      	lsrs	r0, r0, #16
 80057ca:	fb02 7000 	mla	r0, r2, r0, r7
 80057ce:	b289      	uxth	r1, r1
 80057d0:	3301      	adds	r3, #1
 80057d2:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80057d6:	429d      	cmp	r5, r3
 80057d8:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80057dc:	f84e 1b04 	str.w	r1, [lr], #4
 80057e0:	dcec      	bgt.n	80057bc <__multadd+0x12>
 80057e2:	b1d7      	cbz	r7, 800581a <__multadd+0x70>
 80057e4:	68a3      	ldr	r3, [r4, #8]
 80057e6:	429d      	cmp	r5, r3
 80057e8:	db12      	blt.n	8005810 <__multadd+0x66>
 80057ea:	6861      	ldr	r1, [r4, #4]
 80057ec:	4630      	mov	r0, r6
 80057ee:	3101      	adds	r1, #1
 80057f0:	f7ff ff90 	bl	8005714 <_Balloc>
 80057f4:	6922      	ldr	r2, [r4, #16]
 80057f6:	3202      	adds	r2, #2
 80057f8:	f104 010c 	add.w	r1, r4, #12
 80057fc:	4680      	mov	r8, r0
 80057fe:	0092      	lsls	r2, r2, #2
 8005800:	300c      	adds	r0, #12
 8005802:	f7ff ff6f 	bl	80056e4 <memcpy>
 8005806:	4621      	mov	r1, r4
 8005808:	4630      	mov	r0, r6
 800580a:	f7ff ffb7 	bl	800577c <_Bfree>
 800580e:	4644      	mov	r4, r8
 8005810:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005814:	3501      	adds	r5, #1
 8005816:	615f      	str	r7, [r3, #20]
 8005818:	6125      	str	r5, [r4, #16]
 800581a:	4620      	mov	r0, r4
 800581c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005820 <__hi0bits>:
 8005820:	0c02      	lsrs	r2, r0, #16
 8005822:	0412      	lsls	r2, r2, #16
 8005824:	4603      	mov	r3, r0
 8005826:	b9b2      	cbnz	r2, 8005856 <__hi0bits+0x36>
 8005828:	0403      	lsls	r3, r0, #16
 800582a:	2010      	movs	r0, #16
 800582c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005830:	bf04      	itt	eq
 8005832:	021b      	lsleq	r3, r3, #8
 8005834:	3008      	addeq	r0, #8
 8005836:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800583a:	bf04      	itt	eq
 800583c:	011b      	lsleq	r3, r3, #4
 800583e:	3004      	addeq	r0, #4
 8005840:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005844:	bf04      	itt	eq
 8005846:	009b      	lsleq	r3, r3, #2
 8005848:	3002      	addeq	r0, #2
 800584a:	2b00      	cmp	r3, #0
 800584c:	db06      	blt.n	800585c <__hi0bits+0x3c>
 800584e:	005b      	lsls	r3, r3, #1
 8005850:	d503      	bpl.n	800585a <__hi0bits+0x3a>
 8005852:	3001      	adds	r0, #1
 8005854:	4770      	bx	lr
 8005856:	2000      	movs	r0, #0
 8005858:	e7e8      	b.n	800582c <__hi0bits+0xc>
 800585a:	2020      	movs	r0, #32
 800585c:	4770      	bx	lr

0800585e <__lo0bits>:
 800585e:	6803      	ldr	r3, [r0, #0]
 8005860:	f013 0207 	ands.w	r2, r3, #7
 8005864:	4601      	mov	r1, r0
 8005866:	d00b      	beq.n	8005880 <__lo0bits+0x22>
 8005868:	07da      	lsls	r2, r3, #31
 800586a:	d423      	bmi.n	80058b4 <__lo0bits+0x56>
 800586c:	0798      	lsls	r0, r3, #30
 800586e:	bf49      	itett	mi
 8005870:	085b      	lsrmi	r3, r3, #1
 8005872:	089b      	lsrpl	r3, r3, #2
 8005874:	2001      	movmi	r0, #1
 8005876:	600b      	strmi	r3, [r1, #0]
 8005878:	bf5c      	itt	pl
 800587a:	600b      	strpl	r3, [r1, #0]
 800587c:	2002      	movpl	r0, #2
 800587e:	4770      	bx	lr
 8005880:	b298      	uxth	r0, r3
 8005882:	b9a8      	cbnz	r0, 80058b0 <__lo0bits+0x52>
 8005884:	0c1b      	lsrs	r3, r3, #16
 8005886:	2010      	movs	r0, #16
 8005888:	f013 0fff 	tst.w	r3, #255	; 0xff
 800588c:	bf04      	itt	eq
 800588e:	0a1b      	lsreq	r3, r3, #8
 8005890:	3008      	addeq	r0, #8
 8005892:	071a      	lsls	r2, r3, #28
 8005894:	bf04      	itt	eq
 8005896:	091b      	lsreq	r3, r3, #4
 8005898:	3004      	addeq	r0, #4
 800589a:	079a      	lsls	r2, r3, #30
 800589c:	bf04      	itt	eq
 800589e:	089b      	lsreq	r3, r3, #2
 80058a0:	3002      	addeq	r0, #2
 80058a2:	07da      	lsls	r2, r3, #31
 80058a4:	d402      	bmi.n	80058ac <__lo0bits+0x4e>
 80058a6:	085b      	lsrs	r3, r3, #1
 80058a8:	d006      	beq.n	80058b8 <__lo0bits+0x5a>
 80058aa:	3001      	adds	r0, #1
 80058ac:	600b      	str	r3, [r1, #0]
 80058ae:	4770      	bx	lr
 80058b0:	4610      	mov	r0, r2
 80058b2:	e7e9      	b.n	8005888 <__lo0bits+0x2a>
 80058b4:	2000      	movs	r0, #0
 80058b6:	4770      	bx	lr
 80058b8:	2020      	movs	r0, #32
 80058ba:	4770      	bx	lr

080058bc <__i2b>:
 80058bc:	b510      	push	{r4, lr}
 80058be:	460c      	mov	r4, r1
 80058c0:	2101      	movs	r1, #1
 80058c2:	f7ff ff27 	bl	8005714 <_Balloc>
 80058c6:	2201      	movs	r2, #1
 80058c8:	6144      	str	r4, [r0, #20]
 80058ca:	6102      	str	r2, [r0, #16]
 80058cc:	bd10      	pop	{r4, pc}

080058ce <__multiply>:
 80058ce:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058d2:	4614      	mov	r4, r2
 80058d4:	690a      	ldr	r2, [r1, #16]
 80058d6:	6923      	ldr	r3, [r4, #16]
 80058d8:	429a      	cmp	r2, r3
 80058da:	bfb8      	it	lt
 80058dc:	460b      	movlt	r3, r1
 80058de:	4689      	mov	r9, r1
 80058e0:	bfbc      	itt	lt
 80058e2:	46a1      	movlt	r9, r4
 80058e4:	461c      	movlt	r4, r3
 80058e6:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80058ea:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80058ee:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80058f2:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80058f6:	eb07 060a 	add.w	r6, r7, sl
 80058fa:	429e      	cmp	r6, r3
 80058fc:	bfc8      	it	gt
 80058fe:	3101      	addgt	r1, #1
 8005900:	f7ff ff08 	bl	8005714 <_Balloc>
 8005904:	f100 0514 	add.w	r5, r0, #20
 8005908:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800590c:	462b      	mov	r3, r5
 800590e:	2200      	movs	r2, #0
 8005910:	4543      	cmp	r3, r8
 8005912:	d316      	bcc.n	8005942 <__multiply+0x74>
 8005914:	f104 0214 	add.w	r2, r4, #20
 8005918:	f109 0114 	add.w	r1, r9, #20
 800591c:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8005920:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8005924:	9301      	str	r3, [sp, #4]
 8005926:	9c01      	ldr	r4, [sp, #4]
 8005928:	4294      	cmp	r4, r2
 800592a:	4613      	mov	r3, r2
 800592c:	d80c      	bhi.n	8005948 <__multiply+0x7a>
 800592e:	2e00      	cmp	r6, #0
 8005930:	dd03      	ble.n	800593a <__multiply+0x6c>
 8005932:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005936:	2b00      	cmp	r3, #0
 8005938:	d054      	beq.n	80059e4 <__multiply+0x116>
 800593a:	6106      	str	r6, [r0, #16]
 800593c:	b003      	add	sp, #12
 800593e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005942:	f843 2b04 	str.w	r2, [r3], #4
 8005946:	e7e3      	b.n	8005910 <__multiply+0x42>
 8005948:	f8b3 a000 	ldrh.w	sl, [r3]
 800594c:	3204      	adds	r2, #4
 800594e:	f1ba 0f00 	cmp.w	sl, #0
 8005952:	d020      	beq.n	8005996 <__multiply+0xc8>
 8005954:	46ae      	mov	lr, r5
 8005956:	4689      	mov	r9, r1
 8005958:	f04f 0c00 	mov.w	ip, #0
 800595c:	f859 4b04 	ldr.w	r4, [r9], #4
 8005960:	f8be b000 	ldrh.w	fp, [lr]
 8005964:	b2a3      	uxth	r3, r4
 8005966:	fb0a b303 	mla	r3, sl, r3, fp
 800596a:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 800596e:	f8de 4000 	ldr.w	r4, [lr]
 8005972:	4463      	add	r3, ip
 8005974:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8005978:	fb0a c40b 	mla	r4, sl, fp, ip
 800597c:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8005980:	b29b      	uxth	r3, r3
 8005982:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005986:	454f      	cmp	r7, r9
 8005988:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800598c:	f84e 3b04 	str.w	r3, [lr], #4
 8005990:	d8e4      	bhi.n	800595c <__multiply+0x8e>
 8005992:	f8ce c000 	str.w	ip, [lr]
 8005996:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 800599a:	f1b9 0f00 	cmp.w	r9, #0
 800599e:	d01f      	beq.n	80059e0 <__multiply+0x112>
 80059a0:	682b      	ldr	r3, [r5, #0]
 80059a2:	46ae      	mov	lr, r5
 80059a4:	468c      	mov	ip, r1
 80059a6:	f04f 0a00 	mov.w	sl, #0
 80059aa:	f8bc 4000 	ldrh.w	r4, [ip]
 80059ae:	f8be b002 	ldrh.w	fp, [lr, #2]
 80059b2:	fb09 b404 	mla	r4, r9, r4, fp
 80059b6:	44a2      	add	sl, r4
 80059b8:	b29b      	uxth	r3, r3
 80059ba:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 80059be:	f84e 3b04 	str.w	r3, [lr], #4
 80059c2:	f85c 3b04 	ldr.w	r3, [ip], #4
 80059c6:	f8be 4000 	ldrh.w	r4, [lr]
 80059ca:	0c1b      	lsrs	r3, r3, #16
 80059cc:	fb09 4303 	mla	r3, r9, r3, r4
 80059d0:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 80059d4:	4567      	cmp	r7, ip
 80059d6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80059da:	d8e6      	bhi.n	80059aa <__multiply+0xdc>
 80059dc:	f8ce 3000 	str.w	r3, [lr]
 80059e0:	3504      	adds	r5, #4
 80059e2:	e7a0      	b.n	8005926 <__multiply+0x58>
 80059e4:	3e01      	subs	r6, #1
 80059e6:	e7a2      	b.n	800592e <__multiply+0x60>

080059e8 <__pow5mult>:
 80059e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80059ec:	4615      	mov	r5, r2
 80059ee:	f012 0203 	ands.w	r2, r2, #3
 80059f2:	4606      	mov	r6, r0
 80059f4:	460f      	mov	r7, r1
 80059f6:	d007      	beq.n	8005a08 <__pow5mult+0x20>
 80059f8:	3a01      	subs	r2, #1
 80059fa:	4c21      	ldr	r4, [pc, #132]	; (8005a80 <__pow5mult+0x98>)
 80059fc:	2300      	movs	r3, #0
 80059fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005a02:	f7ff fed2 	bl	80057aa <__multadd>
 8005a06:	4607      	mov	r7, r0
 8005a08:	10ad      	asrs	r5, r5, #2
 8005a0a:	d035      	beq.n	8005a78 <__pow5mult+0x90>
 8005a0c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005a0e:	b93c      	cbnz	r4, 8005a20 <__pow5mult+0x38>
 8005a10:	2010      	movs	r0, #16
 8005a12:	f7ff fc51 	bl	80052b8 <malloc>
 8005a16:	6270      	str	r0, [r6, #36]	; 0x24
 8005a18:	6044      	str	r4, [r0, #4]
 8005a1a:	6084      	str	r4, [r0, #8]
 8005a1c:	6004      	str	r4, [r0, #0]
 8005a1e:	60c4      	str	r4, [r0, #12]
 8005a20:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005a24:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005a28:	b94c      	cbnz	r4, 8005a3e <__pow5mult+0x56>
 8005a2a:	f240 2171 	movw	r1, #625	; 0x271
 8005a2e:	4630      	mov	r0, r6
 8005a30:	f7ff ff44 	bl	80058bc <__i2b>
 8005a34:	2300      	movs	r3, #0
 8005a36:	f8c8 0008 	str.w	r0, [r8, #8]
 8005a3a:	4604      	mov	r4, r0
 8005a3c:	6003      	str	r3, [r0, #0]
 8005a3e:	f04f 0800 	mov.w	r8, #0
 8005a42:	07eb      	lsls	r3, r5, #31
 8005a44:	d50a      	bpl.n	8005a5c <__pow5mult+0x74>
 8005a46:	4639      	mov	r1, r7
 8005a48:	4622      	mov	r2, r4
 8005a4a:	4630      	mov	r0, r6
 8005a4c:	f7ff ff3f 	bl	80058ce <__multiply>
 8005a50:	4639      	mov	r1, r7
 8005a52:	4681      	mov	r9, r0
 8005a54:	4630      	mov	r0, r6
 8005a56:	f7ff fe91 	bl	800577c <_Bfree>
 8005a5a:	464f      	mov	r7, r9
 8005a5c:	106d      	asrs	r5, r5, #1
 8005a5e:	d00b      	beq.n	8005a78 <__pow5mult+0x90>
 8005a60:	6820      	ldr	r0, [r4, #0]
 8005a62:	b938      	cbnz	r0, 8005a74 <__pow5mult+0x8c>
 8005a64:	4622      	mov	r2, r4
 8005a66:	4621      	mov	r1, r4
 8005a68:	4630      	mov	r0, r6
 8005a6a:	f7ff ff30 	bl	80058ce <__multiply>
 8005a6e:	6020      	str	r0, [r4, #0]
 8005a70:	f8c0 8000 	str.w	r8, [r0]
 8005a74:	4604      	mov	r4, r0
 8005a76:	e7e4      	b.n	8005a42 <__pow5mult+0x5a>
 8005a78:	4638      	mov	r0, r7
 8005a7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a7e:	bf00      	nop
 8005a80:	080066d0 	.word	0x080066d0

08005a84 <__lshift>:
 8005a84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a88:	460c      	mov	r4, r1
 8005a8a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005a8e:	6923      	ldr	r3, [r4, #16]
 8005a90:	6849      	ldr	r1, [r1, #4]
 8005a92:	eb0a 0903 	add.w	r9, sl, r3
 8005a96:	68a3      	ldr	r3, [r4, #8]
 8005a98:	4607      	mov	r7, r0
 8005a9a:	4616      	mov	r6, r2
 8005a9c:	f109 0501 	add.w	r5, r9, #1
 8005aa0:	42ab      	cmp	r3, r5
 8005aa2:	db31      	blt.n	8005b08 <__lshift+0x84>
 8005aa4:	4638      	mov	r0, r7
 8005aa6:	f7ff fe35 	bl	8005714 <_Balloc>
 8005aaa:	2200      	movs	r2, #0
 8005aac:	4680      	mov	r8, r0
 8005aae:	f100 0314 	add.w	r3, r0, #20
 8005ab2:	4611      	mov	r1, r2
 8005ab4:	4552      	cmp	r2, sl
 8005ab6:	db2a      	blt.n	8005b0e <__lshift+0x8a>
 8005ab8:	6920      	ldr	r0, [r4, #16]
 8005aba:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005abe:	f104 0114 	add.w	r1, r4, #20
 8005ac2:	f016 021f 	ands.w	r2, r6, #31
 8005ac6:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8005aca:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8005ace:	d022      	beq.n	8005b16 <__lshift+0x92>
 8005ad0:	f1c2 0c20 	rsb	ip, r2, #32
 8005ad4:	2000      	movs	r0, #0
 8005ad6:	680e      	ldr	r6, [r1, #0]
 8005ad8:	4096      	lsls	r6, r2
 8005ada:	4330      	orrs	r0, r6
 8005adc:	f843 0b04 	str.w	r0, [r3], #4
 8005ae0:	f851 0b04 	ldr.w	r0, [r1], #4
 8005ae4:	458e      	cmp	lr, r1
 8005ae6:	fa20 f00c 	lsr.w	r0, r0, ip
 8005aea:	d8f4      	bhi.n	8005ad6 <__lshift+0x52>
 8005aec:	6018      	str	r0, [r3, #0]
 8005aee:	b108      	cbz	r0, 8005af4 <__lshift+0x70>
 8005af0:	f109 0502 	add.w	r5, r9, #2
 8005af4:	3d01      	subs	r5, #1
 8005af6:	4638      	mov	r0, r7
 8005af8:	f8c8 5010 	str.w	r5, [r8, #16]
 8005afc:	4621      	mov	r1, r4
 8005afe:	f7ff fe3d 	bl	800577c <_Bfree>
 8005b02:	4640      	mov	r0, r8
 8005b04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b08:	3101      	adds	r1, #1
 8005b0a:	005b      	lsls	r3, r3, #1
 8005b0c:	e7c8      	b.n	8005aa0 <__lshift+0x1c>
 8005b0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8005b12:	3201      	adds	r2, #1
 8005b14:	e7ce      	b.n	8005ab4 <__lshift+0x30>
 8005b16:	3b04      	subs	r3, #4
 8005b18:	f851 2b04 	ldr.w	r2, [r1], #4
 8005b1c:	f843 2f04 	str.w	r2, [r3, #4]!
 8005b20:	458e      	cmp	lr, r1
 8005b22:	d8f9      	bhi.n	8005b18 <__lshift+0x94>
 8005b24:	e7e6      	b.n	8005af4 <__lshift+0x70>

08005b26 <__mcmp>:
 8005b26:	6903      	ldr	r3, [r0, #16]
 8005b28:	690a      	ldr	r2, [r1, #16]
 8005b2a:	1a9b      	subs	r3, r3, r2
 8005b2c:	b530      	push	{r4, r5, lr}
 8005b2e:	d10c      	bne.n	8005b4a <__mcmp+0x24>
 8005b30:	0092      	lsls	r2, r2, #2
 8005b32:	3014      	adds	r0, #20
 8005b34:	3114      	adds	r1, #20
 8005b36:	1884      	adds	r4, r0, r2
 8005b38:	4411      	add	r1, r2
 8005b3a:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005b3e:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005b42:	4295      	cmp	r5, r2
 8005b44:	d003      	beq.n	8005b4e <__mcmp+0x28>
 8005b46:	d305      	bcc.n	8005b54 <__mcmp+0x2e>
 8005b48:	2301      	movs	r3, #1
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	bd30      	pop	{r4, r5, pc}
 8005b4e:	42a0      	cmp	r0, r4
 8005b50:	d3f3      	bcc.n	8005b3a <__mcmp+0x14>
 8005b52:	e7fa      	b.n	8005b4a <__mcmp+0x24>
 8005b54:	f04f 33ff 	mov.w	r3, #4294967295
 8005b58:	e7f7      	b.n	8005b4a <__mcmp+0x24>

08005b5a <__mdiff>:
 8005b5a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b5e:	460d      	mov	r5, r1
 8005b60:	4607      	mov	r7, r0
 8005b62:	4611      	mov	r1, r2
 8005b64:	4628      	mov	r0, r5
 8005b66:	4614      	mov	r4, r2
 8005b68:	f7ff ffdd 	bl	8005b26 <__mcmp>
 8005b6c:	1e06      	subs	r6, r0, #0
 8005b6e:	d108      	bne.n	8005b82 <__mdiff+0x28>
 8005b70:	4631      	mov	r1, r6
 8005b72:	4638      	mov	r0, r7
 8005b74:	f7ff fdce 	bl	8005714 <_Balloc>
 8005b78:	2301      	movs	r3, #1
 8005b7a:	6103      	str	r3, [r0, #16]
 8005b7c:	6146      	str	r6, [r0, #20]
 8005b7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b82:	bfa4      	itt	ge
 8005b84:	4623      	movge	r3, r4
 8005b86:	462c      	movge	r4, r5
 8005b88:	4638      	mov	r0, r7
 8005b8a:	6861      	ldr	r1, [r4, #4]
 8005b8c:	bfa6      	itte	ge
 8005b8e:	461d      	movge	r5, r3
 8005b90:	2600      	movge	r6, #0
 8005b92:	2601      	movlt	r6, #1
 8005b94:	f7ff fdbe 	bl	8005714 <_Balloc>
 8005b98:	692b      	ldr	r3, [r5, #16]
 8005b9a:	60c6      	str	r6, [r0, #12]
 8005b9c:	6926      	ldr	r6, [r4, #16]
 8005b9e:	f105 0914 	add.w	r9, r5, #20
 8005ba2:	f104 0214 	add.w	r2, r4, #20
 8005ba6:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8005baa:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8005bae:	f100 0514 	add.w	r5, r0, #20
 8005bb2:	f04f 0c00 	mov.w	ip, #0
 8005bb6:	f852 ab04 	ldr.w	sl, [r2], #4
 8005bba:	f859 4b04 	ldr.w	r4, [r9], #4
 8005bbe:	fa1c f18a 	uxtah	r1, ip, sl
 8005bc2:	b2a3      	uxth	r3, r4
 8005bc4:	1ac9      	subs	r1, r1, r3
 8005bc6:	0c23      	lsrs	r3, r4, #16
 8005bc8:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8005bcc:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8005bd0:	b289      	uxth	r1, r1
 8005bd2:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8005bd6:	45c8      	cmp	r8, r9
 8005bd8:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8005bdc:	4696      	mov	lr, r2
 8005bde:	f845 3b04 	str.w	r3, [r5], #4
 8005be2:	d8e8      	bhi.n	8005bb6 <__mdiff+0x5c>
 8005be4:	45be      	cmp	lr, r7
 8005be6:	d305      	bcc.n	8005bf4 <__mdiff+0x9a>
 8005be8:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8005bec:	b18b      	cbz	r3, 8005c12 <__mdiff+0xb8>
 8005bee:	6106      	str	r6, [r0, #16]
 8005bf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005bf4:	f85e 1b04 	ldr.w	r1, [lr], #4
 8005bf8:	fa1c f381 	uxtah	r3, ip, r1
 8005bfc:	141a      	asrs	r2, r3, #16
 8005bfe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005c02:	b29b      	uxth	r3, r3
 8005c04:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005c08:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005c0c:	f845 3b04 	str.w	r3, [r5], #4
 8005c10:	e7e8      	b.n	8005be4 <__mdiff+0x8a>
 8005c12:	3e01      	subs	r6, #1
 8005c14:	e7e8      	b.n	8005be8 <__mdiff+0x8e>

08005c16 <__d2b>:
 8005c16:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005c1a:	460e      	mov	r6, r1
 8005c1c:	2101      	movs	r1, #1
 8005c1e:	ec59 8b10 	vmov	r8, r9, d0
 8005c22:	4615      	mov	r5, r2
 8005c24:	f7ff fd76 	bl	8005714 <_Balloc>
 8005c28:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8005c2c:	4607      	mov	r7, r0
 8005c2e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005c32:	bb34      	cbnz	r4, 8005c82 <__d2b+0x6c>
 8005c34:	9301      	str	r3, [sp, #4]
 8005c36:	f1b8 0f00 	cmp.w	r8, #0
 8005c3a:	d027      	beq.n	8005c8c <__d2b+0x76>
 8005c3c:	a802      	add	r0, sp, #8
 8005c3e:	f840 8d08 	str.w	r8, [r0, #-8]!
 8005c42:	f7ff fe0c 	bl	800585e <__lo0bits>
 8005c46:	9900      	ldr	r1, [sp, #0]
 8005c48:	b1f0      	cbz	r0, 8005c88 <__d2b+0x72>
 8005c4a:	9a01      	ldr	r2, [sp, #4]
 8005c4c:	f1c0 0320 	rsb	r3, r0, #32
 8005c50:	fa02 f303 	lsl.w	r3, r2, r3
 8005c54:	430b      	orrs	r3, r1
 8005c56:	40c2      	lsrs	r2, r0
 8005c58:	617b      	str	r3, [r7, #20]
 8005c5a:	9201      	str	r2, [sp, #4]
 8005c5c:	9b01      	ldr	r3, [sp, #4]
 8005c5e:	61bb      	str	r3, [r7, #24]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	bf14      	ite	ne
 8005c64:	2102      	movne	r1, #2
 8005c66:	2101      	moveq	r1, #1
 8005c68:	6139      	str	r1, [r7, #16]
 8005c6a:	b1c4      	cbz	r4, 8005c9e <__d2b+0x88>
 8005c6c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8005c70:	4404      	add	r4, r0
 8005c72:	6034      	str	r4, [r6, #0]
 8005c74:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005c78:	6028      	str	r0, [r5, #0]
 8005c7a:	4638      	mov	r0, r7
 8005c7c:	b003      	add	sp, #12
 8005c7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005c82:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005c86:	e7d5      	b.n	8005c34 <__d2b+0x1e>
 8005c88:	6179      	str	r1, [r7, #20]
 8005c8a:	e7e7      	b.n	8005c5c <__d2b+0x46>
 8005c8c:	a801      	add	r0, sp, #4
 8005c8e:	f7ff fde6 	bl	800585e <__lo0bits>
 8005c92:	9b01      	ldr	r3, [sp, #4]
 8005c94:	617b      	str	r3, [r7, #20]
 8005c96:	2101      	movs	r1, #1
 8005c98:	6139      	str	r1, [r7, #16]
 8005c9a:	3020      	adds	r0, #32
 8005c9c:	e7e5      	b.n	8005c6a <__d2b+0x54>
 8005c9e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8005ca2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005ca6:	6030      	str	r0, [r6, #0]
 8005ca8:	6918      	ldr	r0, [r3, #16]
 8005caa:	f7ff fdb9 	bl	8005820 <__hi0bits>
 8005cae:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8005cb2:	e7e1      	b.n	8005c78 <__d2b+0x62>

08005cb4 <_sbrk_r>:
 8005cb4:	b538      	push	{r3, r4, r5, lr}
 8005cb6:	4c06      	ldr	r4, [pc, #24]	; (8005cd0 <_sbrk_r+0x1c>)
 8005cb8:	2300      	movs	r3, #0
 8005cba:	4605      	mov	r5, r0
 8005cbc:	4608      	mov	r0, r1
 8005cbe:	6023      	str	r3, [r4, #0]
 8005cc0:	f000 fb7e 	bl	80063c0 <_sbrk>
 8005cc4:	1c43      	adds	r3, r0, #1
 8005cc6:	d102      	bne.n	8005cce <_sbrk_r+0x1a>
 8005cc8:	6823      	ldr	r3, [r4, #0]
 8005cca:	b103      	cbz	r3, 8005cce <_sbrk_r+0x1a>
 8005ccc:	602b      	str	r3, [r5, #0]
 8005cce:	bd38      	pop	{r3, r4, r5, pc}
 8005cd0:	200007f8 	.word	0x200007f8

08005cd4 <__ssprint_r>:
 8005cd4:	6893      	ldr	r3, [r2, #8]
 8005cd6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cda:	4681      	mov	r9, r0
 8005cdc:	460c      	mov	r4, r1
 8005cde:	4617      	mov	r7, r2
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d060      	beq.n	8005da6 <__ssprint_r+0xd2>
 8005ce4:	f04f 0b00 	mov.w	fp, #0
 8005ce8:	f8d2 a000 	ldr.w	sl, [r2]
 8005cec:	465e      	mov	r6, fp
 8005cee:	b356      	cbz	r6, 8005d46 <__ssprint_r+0x72>
 8005cf0:	68a3      	ldr	r3, [r4, #8]
 8005cf2:	429e      	cmp	r6, r3
 8005cf4:	d344      	bcc.n	8005d80 <__ssprint_r+0xac>
 8005cf6:	89a2      	ldrh	r2, [r4, #12]
 8005cf8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005cfc:	d03e      	beq.n	8005d7c <__ssprint_r+0xa8>
 8005cfe:	6825      	ldr	r5, [r4, #0]
 8005d00:	6921      	ldr	r1, [r4, #16]
 8005d02:	eba5 0801 	sub.w	r8, r5, r1
 8005d06:	6965      	ldr	r5, [r4, #20]
 8005d08:	2302      	movs	r3, #2
 8005d0a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005d0e:	fb95 f5f3 	sdiv	r5, r5, r3
 8005d12:	f108 0301 	add.w	r3, r8, #1
 8005d16:	4433      	add	r3, r6
 8005d18:	429d      	cmp	r5, r3
 8005d1a:	bf38      	it	cc
 8005d1c:	461d      	movcc	r5, r3
 8005d1e:	0553      	lsls	r3, r2, #21
 8005d20:	d546      	bpl.n	8005db0 <__ssprint_r+0xdc>
 8005d22:	4629      	mov	r1, r5
 8005d24:	4648      	mov	r0, r9
 8005d26:	f7ff facf 	bl	80052c8 <_malloc_r>
 8005d2a:	b998      	cbnz	r0, 8005d54 <__ssprint_r+0x80>
 8005d2c:	230c      	movs	r3, #12
 8005d2e:	f8c9 3000 	str.w	r3, [r9]
 8005d32:	89a3      	ldrh	r3, [r4, #12]
 8005d34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d38:	81a3      	strh	r3, [r4, #12]
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	60bb      	str	r3, [r7, #8]
 8005d3e:	607b      	str	r3, [r7, #4]
 8005d40:	f04f 30ff 	mov.w	r0, #4294967295
 8005d44:	e031      	b.n	8005daa <__ssprint_r+0xd6>
 8005d46:	f8da b000 	ldr.w	fp, [sl]
 8005d4a:	f8da 6004 	ldr.w	r6, [sl, #4]
 8005d4e:	f10a 0a08 	add.w	sl, sl, #8
 8005d52:	e7cc      	b.n	8005cee <__ssprint_r+0x1a>
 8005d54:	4642      	mov	r2, r8
 8005d56:	6921      	ldr	r1, [r4, #16]
 8005d58:	9001      	str	r0, [sp, #4]
 8005d5a:	f7ff fcc3 	bl	80056e4 <memcpy>
 8005d5e:	89a2      	ldrh	r2, [r4, #12]
 8005d60:	9b01      	ldr	r3, [sp, #4]
 8005d62:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8005d66:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005d6a:	81a2      	strh	r2, [r4, #12]
 8005d6c:	6123      	str	r3, [r4, #16]
 8005d6e:	6165      	str	r5, [r4, #20]
 8005d70:	4443      	add	r3, r8
 8005d72:	eba5 0508 	sub.w	r5, r5, r8
 8005d76:	6023      	str	r3, [r4, #0]
 8005d78:	60a5      	str	r5, [r4, #8]
 8005d7a:	4633      	mov	r3, r6
 8005d7c:	429e      	cmp	r6, r3
 8005d7e:	d200      	bcs.n	8005d82 <__ssprint_r+0xae>
 8005d80:	4633      	mov	r3, r6
 8005d82:	461a      	mov	r2, r3
 8005d84:	4659      	mov	r1, fp
 8005d86:	6820      	ldr	r0, [r4, #0]
 8005d88:	9301      	str	r3, [sp, #4]
 8005d8a:	f000 f971 	bl	8006070 <memmove>
 8005d8e:	68a2      	ldr	r2, [r4, #8]
 8005d90:	9b01      	ldr	r3, [sp, #4]
 8005d92:	1ad2      	subs	r2, r2, r3
 8005d94:	60a2      	str	r2, [r4, #8]
 8005d96:	6822      	ldr	r2, [r4, #0]
 8005d98:	4413      	add	r3, r2
 8005d9a:	6023      	str	r3, [r4, #0]
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	1b9e      	subs	r6, r3, r6
 8005da0:	60be      	str	r6, [r7, #8]
 8005da2:	2e00      	cmp	r6, #0
 8005da4:	d1cf      	bne.n	8005d46 <__ssprint_r+0x72>
 8005da6:	2000      	movs	r0, #0
 8005da8:	6078      	str	r0, [r7, #4]
 8005daa:	b003      	add	sp, #12
 8005dac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005db0:	462a      	mov	r2, r5
 8005db2:	4648      	mov	r0, r9
 8005db4:	f000 f976 	bl	80060a4 <_realloc_r>
 8005db8:	4603      	mov	r3, r0
 8005dba:	2800      	cmp	r0, #0
 8005dbc:	d1d6      	bne.n	8005d6c <__ssprint_r+0x98>
 8005dbe:	6921      	ldr	r1, [r4, #16]
 8005dc0:	4648      	mov	r0, r9
 8005dc2:	f000 f885 	bl	8005ed0 <_free_r>
 8005dc6:	e7b1      	b.n	8005d2c <__ssprint_r+0x58>

08005dc8 <_calloc_r>:
 8005dc8:	b510      	push	{r4, lr}
 8005dca:	4351      	muls	r1, r2
 8005dcc:	f7ff fa7c 	bl	80052c8 <_malloc_r>
 8005dd0:	4604      	mov	r4, r0
 8005dd2:	b198      	cbz	r0, 8005dfc <_calloc_r+0x34>
 8005dd4:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8005dd8:	f022 0203 	bic.w	r2, r2, #3
 8005ddc:	3a04      	subs	r2, #4
 8005dde:	2a24      	cmp	r2, #36	; 0x24
 8005de0:	d81b      	bhi.n	8005e1a <_calloc_r+0x52>
 8005de2:	2a13      	cmp	r2, #19
 8005de4:	d917      	bls.n	8005e16 <_calloc_r+0x4e>
 8005de6:	2100      	movs	r1, #0
 8005de8:	2a1b      	cmp	r2, #27
 8005dea:	6001      	str	r1, [r0, #0]
 8005dec:	6041      	str	r1, [r0, #4]
 8005dee:	d807      	bhi.n	8005e00 <_calloc_r+0x38>
 8005df0:	f100 0308 	add.w	r3, r0, #8
 8005df4:	2200      	movs	r2, #0
 8005df6:	601a      	str	r2, [r3, #0]
 8005df8:	605a      	str	r2, [r3, #4]
 8005dfa:	609a      	str	r2, [r3, #8]
 8005dfc:	4620      	mov	r0, r4
 8005dfe:	bd10      	pop	{r4, pc}
 8005e00:	2a24      	cmp	r2, #36	; 0x24
 8005e02:	6081      	str	r1, [r0, #8]
 8005e04:	60c1      	str	r1, [r0, #12]
 8005e06:	bf11      	iteee	ne
 8005e08:	f100 0310 	addne.w	r3, r0, #16
 8005e0c:	6101      	streq	r1, [r0, #16]
 8005e0e:	f100 0318 	addeq.w	r3, r0, #24
 8005e12:	6141      	streq	r1, [r0, #20]
 8005e14:	e7ee      	b.n	8005df4 <_calloc_r+0x2c>
 8005e16:	4603      	mov	r3, r0
 8005e18:	e7ec      	b.n	8005df4 <_calloc_r+0x2c>
 8005e1a:	2100      	movs	r1, #0
 8005e1c:	f7fd fbe3 	bl	80035e6 <memset>
 8005e20:	e7ec      	b.n	8005dfc <_calloc_r+0x34>
	...

08005e24 <_malloc_trim_r>:
 8005e24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e28:	4f25      	ldr	r7, [pc, #148]	; (8005ec0 <_malloc_trim_r+0x9c>)
 8005e2a:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8005ecc <_malloc_trim_r+0xa8>
 8005e2e:	4689      	mov	r9, r1
 8005e30:	4606      	mov	r6, r0
 8005e32:	f7ff fc63 	bl	80056fc <__malloc_lock>
 8005e36:	68bb      	ldr	r3, [r7, #8]
 8005e38:	685d      	ldr	r5, [r3, #4]
 8005e3a:	f1a8 0411 	sub.w	r4, r8, #17
 8005e3e:	f025 0503 	bic.w	r5, r5, #3
 8005e42:	eba4 0409 	sub.w	r4, r4, r9
 8005e46:	442c      	add	r4, r5
 8005e48:	fbb4 f4f8 	udiv	r4, r4, r8
 8005e4c:	3c01      	subs	r4, #1
 8005e4e:	fb08 f404 	mul.w	r4, r8, r4
 8005e52:	4544      	cmp	r4, r8
 8005e54:	da05      	bge.n	8005e62 <_malloc_trim_r+0x3e>
 8005e56:	4630      	mov	r0, r6
 8005e58:	f7ff fc56 	bl	8005708 <__malloc_unlock>
 8005e5c:	2000      	movs	r0, #0
 8005e5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e62:	2100      	movs	r1, #0
 8005e64:	4630      	mov	r0, r6
 8005e66:	f7ff ff25 	bl	8005cb4 <_sbrk_r>
 8005e6a:	68bb      	ldr	r3, [r7, #8]
 8005e6c:	442b      	add	r3, r5
 8005e6e:	4298      	cmp	r0, r3
 8005e70:	d1f1      	bne.n	8005e56 <_malloc_trim_r+0x32>
 8005e72:	4261      	negs	r1, r4
 8005e74:	4630      	mov	r0, r6
 8005e76:	f7ff ff1d 	bl	8005cb4 <_sbrk_r>
 8005e7a:	3001      	adds	r0, #1
 8005e7c:	d110      	bne.n	8005ea0 <_malloc_trim_r+0x7c>
 8005e7e:	2100      	movs	r1, #0
 8005e80:	4630      	mov	r0, r6
 8005e82:	f7ff ff17 	bl	8005cb4 <_sbrk_r>
 8005e86:	68ba      	ldr	r2, [r7, #8]
 8005e88:	1a83      	subs	r3, r0, r2
 8005e8a:	2b0f      	cmp	r3, #15
 8005e8c:	dde3      	ble.n	8005e56 <_malloc_trim_r+0x32>
 8005e8e:	490d      	ldr	r1, [pc, #52]	; (8005ec4 <_malloc_trim_r+0xa0>)
 8005e90:	6809      	ldr	r1, [r1, #0]
 8005e92:	1a40      	subs	r0, r0, r1
 8005e94:	490c      	ldr	r1, [pc, #48]	; (8005ec8 <_malloc_trim_r+0xa4>)
 8005e96:	f043 0301 	orr.w	r3, r3, #1
 8005e9a:	6008      	str	r0, [r1, #0]
 8005e9c:	6053      	str	r3, [r2, #4]
 8005e9e:	e7da      	b.n	8005e56 <_malloc_trim_r+0x32>
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	4a09      	ldr	r2, [pc, #36]	; (8005ec8 <_malloc_trim_r+0xa4>)
 8005ea4:	1b2d      	subs	r5, r5, r4
 8005ea6:	f045 0501 	orr.w	r5, r5, #1
 8005eaa:	605d      	str	r5, [r3, #4]
 8005eac:	6813      	ldr	r3, [r2, #0]
 8005eae:	4630      	mov	r0, r6
 8005eb0:	1b1c      	subs	r4, r3, r4
 8005eb2:	6014      	str	r4, [r2, #0]
 8005eb4:	f7ff fc28 	bl	8005708 <__malloc_unlock>
 8005eb8:	2001      	movs	r0, #1
 8005eba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ebe:	bf00      	nop
 8005ec0:	20000114 	.word	0x20000114
 8005ec4:	2000051c 	.word	0x2000051c
 8005ec8:	200006b0 	.word	0x200006b0
 8005ecc:	00001000 	.word	0x00001000

08005ed0 <_free_r>:
 8005ed0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ed4:	4604      	mov	r4, r0
 8005ed6:	4688      	mov	r8, r1
 8005ed8:	2900      	cmp	r1, #0
 8005eda:	f000 80ab 	beq.w	8006034 <_free_r+0x164>
 8005ede:	f7ff fc0d 	bl	80056fc <__malloc_lock>
 8005ee2:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8005ee6:	4d54      	ldr	r5, [pc, #336]	; (8006038 <_free_r+0x168>)
 8005ee8:	f022 0001 	bic.w	r0, r2, #1
 8005eec:	f1a8 0308 	sub.w	r3, r8, #8
 8005ef0:	181f      	adds	r7, r3, r0
 8005ef2:	68a9      	ldr	r1, [r5, #8]
 8005ef4:	687e      	ldr	r6, [r7, #4]
 8005ef6:	428f      	cmp	r7, r1
 8005ef8:	f026 0603 	bic.w	r6, r6, #3
 8005efc:	f002 0201 	and.w	r2, r2, #1
 8005f00:	d11b      	bne.n	8005f3a <_free_r+0x6a>
 8005f02:	4430      	add	r0, r6
 8005f04:	b93a      	cbnz	r2, 8005f16 <_free_r+0x46>
 8005f06:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8005f0a:	1a9b      	subs	r3, r3, r2
 8005f0c:	4410      	add	r0, r2
 8005f0e:	6899      	ldr	r1, [r3, #8]
 8005f10:	68da      	ldr	r2, [r3, #12]
 8005f12:	60ca      	str	r2, [r1, #12]
 8005f14:	6091      	str	r1, [r2, #8]
 8005f16:	f040 0201 	orr.w	r2, r0, #1
 8005f1a:	605a      	str	r2, [r3, #4]
 8005f1c:	60ab      	str	r3, [r5, #8]
 8005f1e:	4b47      	ldr	r3, [pc, #284]	; (800603c <_free_r+0x16c>)
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	4298      	cmp	r0, r3
 8005f24:	d304      	bcc.n	8005f30 <_free_r+0x60>
 8005f26:	4b46      	ldr	r3, [pc, #280]	; (8006040 <_free_r+0x170>)
 8005f28:	4620      	mov	r0, r4
 8005f2a:	6819      	ldr	r1, [r3, #0]
 8005f2c:	f7ff ff7a 	bl	8005e24 <_malloc_trim_r>
 8005f30:	4620      	mov	r0, r4
 8005f32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005f36:	f7ff bbe7 	b.w	8005708 <__malloc_unlock>
 8005f3a:	607e      	str	r6, [r7, #4]
 8005f3c:	2a00      	cmp	r2, #0
 8005f3e:	d139      	bne.n	8005fb4 <_free_r+0xe4>
 8005f40:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8005f44:	1a5b      	subs	r3, r3, r1
 8005f46:	4408      	add	r0, r1
 8005f48:	6899      	ldr	r1, [r3, #8]
 8005f4a:	f105 0e08 	add.w	lr, r5, #8
 8005f4e:	4571      	cmp	r1, lr
 8005f50:	d032      	beq.n	8005fb8 <_free_r+0xe8>
 8005f52:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8005f56:	f8c1 e00c 	str.w	lr, [r1, #12]
 8005f5a:	f8ce 1008 	str.w	r1, [lr, #8]
 8005f5e:	19b9      	adds	r1, r7, r6
 8005f60:	6849      	ldr	r1, [r1, #4]
 8005f62:	07c9      	lsls	r1, r1, #31
 8005f64:	d40a      	bmi.n	8005f7c <_free_r+0xac>
 8005f66:	4430      	add	r0, r6
 8005f68:	68b9      	ldr	r1, [r7, #8]
 8005f6a:	bb3a      	cbnz	r2, 8005fbc <_free_r+0xec>
 8005f6c:	4e35      	ldr	r6, [pc, #212]	; (8006044 <_free_r+0x174>)
 8005f6e:	42b1      	cmp	r1, r6
 8005f70:	d124      	bne.n	8005fbc <_free_r+0xec>
 8005f72:	616b      	str	r3, [r5, #20]
 8005f74:	612b      	str	r3, [r5, #16]
 8005f76:	2201      	movs	r2, #1
 8005f78:	60d9      	str	r1, [r3, #12]
 8005f7a:	6099      	str	r1, [r3, #8]
 8005f7c:	f040 0101 	orr.w	r1, r0, #1
 8005f80:	6059      	str	r1, [r3, #4]
 8005f82:	5018      	str	r0, [r3, r0]
 8005f84:	2a00      	cmp	r2, #0
 8005f86:	d1d3      	bne.n	8005f30 <_free_r+0x60>
 8005f88:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8005f8c:	d21a      	bcs.n	8005fc4 <_free_r+0xf4>
 8005f8e:	08c0      	lsrs	r0, r0, #3
 8005f90:	1081      	asrs	r1, r0, #2
 8005f92:	2201      	movs	r2, #1
 8005f94:	408a      	lsls	r2, r1
 8005f96:	6869      	ldr	r1, [r5, #4]
 8005f98:	3001      	adds	r0, #1
 8005f9a:	430a      	orrs	r2, r1
 8005f9c:	606a      	str	r2, [r5, #4]
 8005f9e:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8005fa2:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8005fa6:	6099      	str	r1, [r3, #8]
 8005fa8:	3a08      	subs	r2, #8
 8005faa:	60da      	str	r2, [r3, #12]
 8005fac:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8005fb0:	60cb      	str	r3, [r1, #12]
 8005fb2:	e7bd      	b.n	8005f30 <_free_r+0x60>
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	e7d2      	b.n	8005f5e <_free_r+0x8e>
 8005fb8:	2201      	movs	r2, #1
 8005fba:	e7d0      	b.n	8005f5e <_free_r+0x8e>
 8005fbc:	68fe      	ldr	r6, [r7, #12]
 8005fbe:	60ce      	str	r6, [r1, #12]
 8005fc0:	60b1      	str	r1, [r6, #8]
 8005fc2:	e7db      	b.n	8005f7c <_free_r+0xac>
 8005fc4:	0a42      	lsrs	r2, r0, #9
 8005fc6:	2a04      	cmp	r2, #4
 8005fc8:	d813      	bhi.n	8005ff2 <_free_r+0x122>
 8005fca:	0982      	lsrs	r2, r0, #6
 8005fcc:	3238      	adds	r2, #56	; 0x38
 8005fce:	1c51      	adds	r1, r2, #1
 8005fd0:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8005fd4:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8005fd8:	428e      	cmp	r6, r1
 8005fda:	d124      	bne.n	8006026 <_free_r+0x156>
 8005fdc:	2001      	movs	r0, #1
 8005fde:	1092      	asrs	r2, r2, #2
 8005fe0:	fa00 f202 	lsl.w	r2, r0, r2
 8005fe4:	6868      	ldr	r0, [r5, #4]
 8005fe6:	4302      	orrs	r2, r0
 8005fe8:	606a      	str	r2, [r5, #4]
 8005fea:	60de      	str	r6, [r3, #12]
 8005fec:	6099      	str	r1, [r3, #8]
 8005fee:	60b3      	str	r3, [r6, #8]
 8005ff0:	e7de      	b.n	8005fb0 <_free_r+0xe0>
 8005ff2:	2a14      	cmp	r2, #20
 8005ff4:	d801      	bhi.n	8005ffa <_free_r+0x12a>
 8005ff6:	325b      	adds	r2, #91	; 0x5b
 8005ff8:	e7e9      	b.n	8005fce <_free_r+0xfe>
 8005ffa:	2a54      	cmp	r2, #84	; 0x54
 8005ffc:	d802      	bhi.n	8006004 <_free_r+0x134>
 8005ffe:	0b02      	lsrs	r2, r0, #12
 8006000:	326e      	adds	r2, #110	; 0x6e
 8006002:	e7e4      	b.n	8005fce <_free_r+0xfe>
 8006004:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8006008:	d802      	bhi.n	8006010 <_free_r+0x140>
 800600a:	0bc2      	lsrs	r2, r0, #15
 800600c:	3277      	adds	r2, #119	; 0x77
 800600e:	e7de      	b.n	8005fce <_free_r+0xfe>
 8006010:	f240 5154 	movw	r1, #1364	; 0x554
 8006014:	428a      	cmp	r2, r1
 8006016:	bf9a      	itte	ls
 8006018:	0c82      	lsrls	r2, r0, #18
 800601a:	327c      	addls	r2, #124	; 0x7c
 800601c:	227e      	movhi	r2, #126	; 0x7e
 800601e:	e7d6      	b.n	8005fce <_free_r+0xfe>
 8006020:	6889      	ldr	r1, [r1, #8]
 8006022:	428e      	cmp	r6, r1
 8006024:	d004      	beq.n	8006030 <_free_r+0x160>
 8006026:	684a      	ldr	r2, [r1, #4]
 8006028:	f022 0203 	bic.w	r2, r2, #3
 800602c:	4290      	cmp	r0, r2
 800602e:	d3f7      	bcc.n	8006020 <_free_r+0x150>
 8006030:	68ce      	ldr	r6, [r1, #12]
 8006032:	e7da      	b.n	8005fea <_free_r+0x11a>
 8006034:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006038:	20000114 	.word	0x20000114
 800603c:	20000520 	.word	0x20000520
 8006040:	200006e0 	.word	0x200006e0
 8006044:	2000011c 	.word	0x2000011c

08006048 <__retarget_lock_acquire_recursive>:
 8006048:	4770      	bx	lr

0800604a <__retarget_lock_release_recursive>:
 800604a:	4770      	bx	lr

0800604c <__ascii_mbtowc>:
 800604c:	b082      	sub	sp, #8
 800604e:	b901      	cbnz	r1, 8006052 <__ascii_mbtowc+0x6>
 8006050:	a901      	add	r1, sp, #4
 8006052:	b142      	cbz	r2, 8006066 <__ascii_mbtowc+0x1a>
 8006054:	b14b      	cbz	r3, 800606a <__ascii_mbtowc+0x1e>
 8006056:	7813      	ldrb	r3, [r2, #0]
 8006058:	600b      	str	r3, [r1, #0]
 800605a:	7812      	ldrb	r2, [r2, #0]
 800605c:	1c10      	adds	r0, r2, #0
 800605e:	bf18      	it	ne
 8006060:	2001      	movne	r0, #1
 8006062:	b002      	add	sp, #8
 8006064:	4770      	bx	lr
 8006066:	4610      	mov	r0, r2
 8006068:	e7fb      	b.n	8006062 <__ascii_mbtowc+0x16>
 800606a:	f06f 0001 	mvn.w	r0, #1
 800606e:	e7f8      	b.n	8006062 <__ascii_mbtowc+0x16>

08006070 <memmove>:
 8006070:	4288      	cmp	r0, r1
 8006072:	b510      	push	{r4, lr}
 8006074:	eb01 0302 	add.w	r3, r1, r2
 8006078:	d803      	bhi.n	8006082 <memmove+0x12>
 800607a:	1e42      	subs	r2, r0, #1
 800607c:	4299      	cmp	r1, r3
 800607e:	d10c      	bne.n	800609a <memmove+0x2a>
 8006080:	bd10      	pop	{r4, pc}
 8006082:	4298      	cmp	r0, r3
 8006084:	d2f9      	bcs.n	800607a <memmove+0xa>
 8006086:	1881      	adds	r1, r0, r2
 8006088:	1ad2      	subs	r2, r2, r3
 800608a:	42d3      	cmn	r3, r2
 800608c:	d100      	bne.n	8006090 <memmove+0x20>
 800608e:	bd10      	pop	{r4, pc}
 8006090:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006094:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006098:	e7f7      	b.n	800608a <memmove+0x1a>
 800609a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800609e:	f802 4f01 	strb.w	r4, [r2, #1]!
 80060a2:	e7eb      	b.n	800607c <memmove+0xc>

080060a4 <_realloc_r>:
 80060a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060a8:	4682      	mov	sl, r0
 80060aa:	460c      	mov	r4, r1
 80060ac:	b929      	cbnz	r1, 80060ba <_realloc_r+0x16>
 80060ae:	4611      	mov	r1, r2
 80060b0:	b003      	add	sp, #12
 80060b2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060b6:	f7ff b907 	b.w	80052c8 <_malloc_r>
 80060ba:	9201      	str	r2, [sp, #4]
 80060bc:	f7ff fb1e 	bl	80056fc <__malloc_lock>
 80060c0:	9a01      	ldr	r2, [sp, #4]
 80060c2:	f854 5c04 	ldr.w	r5, [r4, #-4]
 80060c6:	f102 080b 	add.w	r8, r2, #11
 80060ca:	f1b8 0f16 	cmp.w	r8, #22
 80060ce:	f1a4 0908 	sub.w	r9, r4, #8
 80060d2:	f025 0603 	bic.w	r6, r5, #3
 80060d6:	d90a      	bls.n	80060ee <_realloc_r+0x4a>
 80060d8:	f038 0807 	bics.w	r8, r8, #7
 80060dc:	d509      	bpl.n	80060f2 <_realloc_r+0x4e>
 80060de:	230c      	movs	r3, #12
 80060e0:	f8ca 3000 	str.w	r3, [sl]
 80060e4:	2700      	movs	r7, #0
 80060e6:	4638      	mov	r0, r7
 80060e8:	b003      	add	sp, #12
 80060ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060ee:	f04f 0810 	mov.w	r8, #16
 80060f2:	4590      	cmp	r8, r2
 80060f4:	d3f3      	bcc.n	80060de <_realloc_r+0x3a>
 80060f6:	45b0      	cmp	r8, r6
 80060f8:	f340 8145 	ble.w	8006386 <_realloc_r+0x2e2>
 80060fc:	4ba8      	ldr	r3, [pc, #672]	; (80063a0 <_realloc_r+0x2fc>)
 80060fe:	f8d3 e008 	ldr.w	lr, [r3, #8]
 8006102:	eb09 0106 	add.w	r1, r9, r6
 8006106:	4571      	cmp	r1, lr
 8006108:	469b      	mov	fp, r3
 800610a:	684b      	ldr	r3, [r1, #4]
 800610c:	d005      	beq.n	800611a <_realloc_r+0x76>
 800610e:	f023 0001 	bic.w	r0, r3, #1
 8006112:	4408      	add	r0, r1
 8006114:	6840      	ldr	r0, [r0, #4]
 8006116:	07c7      	lsls	r7, r0, #31
 8006118:	d447      	bmi.n	80061aa <_realloc_r+0x106>
 800611a:	f023 0303 	bic.w	r3, r3, #3
 800611e:	4571      	cmp	r1, lr
 8006120:	eb06 0703 	add.w	r7, r6, r3
 8006124:	d119      	bne.n	800615a <_realloc_r+0xb6>
 8006126:	f108 0010 	add.w	r0, r8, #16
 800612a:	4287      	cmp	r7, r0
 800612c:	db3f      	blt.n	80061ae <_realloc_r+0x10a>
 800612e:	eb09 0308 	add.w	r3, r9, r8
 8006132:	eba7 0708 	sub.w	r7, r7, r8
 8006136:	f047 0701 	orr.w	r7, r7, #1
 800613a:	f8cb 3008 	str.w	r3, [fp, #8]
 800613e:	605f      	str	r7, [r3, #4]
 8006140:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8006144:	f003 0301 	and.w	r3, r3, #1
 8006148:	ea43 0308 	orr.w	r3, r3, r8
 800614c:	f844 3c04 	str.w	r3, [r4, #-4]
 8006150:	4650      	mov	r0, sl
 8006152:	f7ff fad9 	bl	8005708 <__malloc_unlock>
 8006156:	4627      	mov	r7, r4
 8006158:	e7c5      	b.n	80060e6 <_realloc_r+0x42>
 800615a:	45b8      	cmp	r8, r7
 800615c:	dc27      	bgt.n	80061ae <_realloc_r+0x10a>
 800615e:	68cb      	ldr	r3, [r1, #12]
 8006160:	688a      	ldr	r2, [r1, #8]
 8006162:	60d3      	str	r3, [r2, #12]
 8006164:	609a      	str	r2, [r3, #8]
 8006166:	eba7 0008 	sub.w	r0, r7, r8
 800616a:	280f      	cmp	r0, #15
 800616c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006170:	eb09 0207 	add.w	r2, r9, r7
 8006174:	f240 8109 	bls.w	800638a <_realloc_r+0x2e6>
 8006178:	eb09 0108 	add.w	r1, r9, r8
 800617c:	f003 0301 	and.w	r3, r3, #1
 8006180:	ea43 0308 	orr.w	r3, r3, r8
 8006184:	f040 0001 	orr.w	r0, r0, #1
 8006188:	f8c9 3004 	str.w	r3, [r9, #4]
 800618c:	6048      	str	r0, [r1, #4]
 800618e:	6853      	ldr	r3, [r2, #4]
 8006190:	f043 0301 	orr.w	r3, r3, #1
 8006194:	6053      	str	r3, [r2, #4]
 8006196:	3108      	adds	r1, #8
 8006198:	4650      	mov	r0, sl
 800619a:	f7ff fe99 	bl	8005ed0 <_free_r>
 800619e:	4650      	mov	r0, sl
 80061a0:	f7ff fab2 	bl	8005708 <__malloc_unlock>
 80061a4:	f109 0708 	add.w	r7, r9, #8
 80061a8:	e79d      	b.n	80060e6 <_realloc_r+0x42>
 80061aa:	2300      	movs	r3, #0
 80061ac:	4619      	mov	r1, r3
 80061ae:	07e8      	lsls	r0, r5, #31
 80061b0:	f100 8084 	bmi.w	80062bc <_realloc_r+0x218>
 80061b4:	f854 5c08 	ldr.w	r5, [r4, #-8]
 80061b8:	eba9 0505 	sub.w	r5, r9, r5
 80061bc:	6868      	ldr	r0, [r5, #4]
 80061be:	f020 0003 	bic.w	r0, r0, #3
 80061c2:	4430      	add	r0, r6
 80061c4:	2900      	cmp	r1, #0
 80061c6:	d076      	beq.n	80062b6 <_realloc_r+0x212>
 80061c8:	4571      	cmp	r1, lr
 80061ca:	d150      	bne.n	800626e <_realloc_r+0x1ca>
 80061cc:	4403      	add	r3, r0
 80061ce:	f108 0110 	add.w	r1, r8, #16
 80061d2:	428b      	cmp	r3, r1
 80061d4:	db6f      	blt.n	80062b6 <_realloc_r+0x212>
 80061d6:	462f      	mov	r7, r5
 80061d8:	68ea      	ldr	r2, [r5, #12]
 80061da:	f857 1f08 	ldr.w	r1, [r7, #8]!
 80061de:	60ca      	str	r2, [r1, #12]
 80061e0:	6091      	str	r1, [r2, #8]
 80061e2:	1f32      	subs	r2, r6, #4
 80061e4:	2a24      	cmp	r2, #36	; 0x24
 80061e6:	d83b      	bhi.n	8006260 <_realloc_r+0x1bc>
 80061e8:	2a13      	cmp	r2, #19
 80061ea:	d936      	bls.n	800625a <_realloc_r+0x1b6>
 80061ec:	6821      	ldr	r1, [r4, #0]
 80061ee:	60a9      	str	r1, [r5, #8]
 80061f0:	6861      	ldr	r1, [r4, #4]
 80061f2:	60e9      	str	r1, [r5, #12]
 80061f4:	2a1b      	cmp	r2, #27
 80061f6:	d81c      	bhi.n	8006232 <_realloc_r+0x18e>
 80061f8:	f105 0210 	add.w	r2, r5, #16
 80061fc:	f104 0108 	add.w	r1, r4, #8
 8006200:	6808      	ldr	r0, [r1, #0]
 8006202:	6010      	str	r0, [r2, #0]
 8006204:	6848      	ldr	r0, [r1, #4]
 8006206:	6050      	str	r0, [r2, #4]
 8006208:	6889      	ldr	r1, [r1, #8]
 800620a:	6091      	str	r1, [r2, #8]
 800620c:	eb05 0208 	add.w	r2, r5, r8
 8006210:	eba3 0308 	sub.w	r3, r3, r8
 8006214:	f043 0301 	orr.w	r3, r3, #1
 8006218:	f8cb 2008 	str.w	r2, [fp, #8]
 800621c:	6053      	str	r3, [r2, #4]
 800621e:	686b      	ldr	r3, [r5, #4]
 8006220:	f003 0301 	and.w	r3, r3, #1
 8006224:	ea43 0308 	orr.w	r3, r3, r8
 8006228:	606b      	str	r3, [r5, #4]
 800622a:	4650      	mov	r0, sl
 800622c:	f7ff fa6c 	bl	8005708 <__malloc_unlock>
 8006230:	e759      	b.n	80060e6 <_realloc_r+0x42>
 8006232:	68a1      	ldr	r1, [r4, #8]
 8006234:	6129      	str	r1, [r5, #16]
 8006236:	68e1      	ldr	r1, [r4, #12]
 8006238:	6169      	str	r1, [r5, #20]
 800623a:	2a24      	cmp	r2, #36	; 0x24
 800623c:	bf01      	itttt	eq
 800623e:	6922      	ldreq	r2, [r4, #16]
 8006240:	61aa      	streq	r2, [r5, #24]
 8006242:	6960      	ldreq	r0, [r4, #20]
 8006244:	61e8      	streq	r0, [r5, #28]
 8006246:	bf19      	ittee	ne
 8006248:	f105 0218 	addne.w	r2, r5, #24
 800624c:	f104 0110 	addne.w	r1, r4, #16
 8006250:	f105 0220 	addeq.w	r2, r5, #32
 8006254:	f104 0118 	addeq.w	r1, r4, #24
 8006258:	e7d2      	b.n	8006200 <_realloc_r+0x15c>
 800625a:	463a      	mov	r2, r7
 800625c:	4621      	mov	r1, r4
 800625e:	e7cf      	b.n	8006200 <_realloc_r+0x15c>
 8006260:	4621      	mov	r1, r4
 8006262:	4638      	mov	r0, r7
 8006264:	9301      	str	r3, [sp, #4]
 8006266:	f7ff ff03 	bl	8006070 <memmove>
 800626a:	9b01      	ldr	r3, [sp, #4]
 800626c:	e7ce      	b.n	800620c <_realloc_r+0x168>
 800626e:	18c7      	adds	r7, r0, r3
 8006270:	45b8      	cmp	r8, r7
 8006272:	dc20      	bgt.n	80062b6 <_realloc_r+0x212>
 8006274:	68cb      	ldr	r3, [r1, #12]
 8006276:	688a      	ldr	r2, [r1, #8]
 8006278:	60d3      	str	r3, [r2, #12]
 800627a:	609a      	str	r2, [r3, #8]
 800627c:	4628      	mov	r0, r5
 800627e:	68eb      	ldr	r3, [r5, #12]
 8006280:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8006284:	60d3      	str	r3, [r2, #12]
 8006286:	609a      	str	r2, [r3, #8]
 8006288:	1f32      	subs	r2, r6, #4
 800628a:	2a24      	cmp	r2, #36	; 0x24
 800628c:	d842      	bhi.n	8006314 <_realloc_r+0x270>
 800628e:	2a13      	cmp	r2, #19
 8006290:	d93e      	bls.n	8006310 <_realloc_r+0x26c>
 8006292:	6823      	ldr	r3, [r4, #0]
 8006294:	60ab      	str	r3, [r5, #8]
 8006296:	6863      	ldr	r3, [r4, #4]
 8006298:	60eb      	str	r3, [r5, #12]
 800629a:	2a1b      	cmp	r2, #27
 800629c:	d824      	bhi.n	80062e8 <_realloc_r+0x244>
 800629e:	f105 0010 	add.w	r0, r5, #16
 80062a2:	f104 0308 	add.w	r3, r4, #8
 80062a6:	681a      	ldr	r2, [r3, #0]
 80062a8:	6002      	str	r2, [r0, #0]
 80062aa:	685a      	ldr	r2, [r3, #4]
 80062ac:	6042      	str	r2, [r0, #4]
 80062ae:	689b      	ldr	r3, [r3, #8]
 80062b0:	6083      	str	r3, [r0, #8]
 80062b2:	46a9      	mov	r9, r5
 80062b4:	e757      	b.n	8006166 <_realloc_r+0xc2>
 80062b6:	4580      	cmp	r8, r0
 80062b8:	4607      	mov	r7, r0
 80062ba:	dddf      	ble.n	800627c <_realloc_r+0x1d8>
 80062bc:	4611      	mov	r1, r2
 80062be:	4650      	mov	r0, sl
 80062c0:	f7ff f802 	bl	80052c8 <_malloc_r>
 80062c4:	4607      	mov	r7, r0
 80062c6:	2800      	cmp	r0, #0
 80062c8:	d0af      	beq.n	800622a <_realloc_r+0x186>
 80062ca:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80062ce:	f023 0301 	bic.w	r3, r3, #1
 80062d2:	f1a0 0208 	sub.w	r2, r0, #8
 80062d6:	444b      	add	r3, r9
 80062d8:	429a      	cmp	r2, r3
 80062da:	d11f      	bne.n	800631c <_realloc_r+0x278>
 80062dc:	f850 7c04 	ldr.w	r7, [r0, #-4]
 80062e0:	f027 0703 	bic.w	r7, r7, #3
 80062e4:	4437      	add	r7, r6
 80062e6:	e73e      	b.n	8006166 <_realloc_r+0xc2>
 80062e8:	68a3      	ldr	r3, [r4, #8]
 80062ea:	612b      	str	r3, [r5, #16]
 80062ec:	68e3      	ldr	r3, [r4, #12]
 80062ee:	616b      	str	r3, [r5, #20]
 80062f0:	2a24      	cmp	r2, #36	; 0x24
 80062f2:	bf01      	itttt	eq
 80062f4:	6923      	ldreq	r3, [r4, #16]
 80062f6:	61ab      	streq	r3, [r5, #24]
 80062f8:	6962      	ldreq	r2, [r4, #20]
 80062fa:	61ea      	streq	r2, [r5, #28]
 80062fc:	bf19      	ittee	ne
 80062fe:	f105 0018 	addne.w	r0, r5, #24
 8006302:	f104 0310 	addne.w	r3, r4, #16
 8006306:	f105 0020 	addeq.w	r0, r5, #32
 800630a:	f104 0318 	addeq.w	r3, r4, #24
 800630e:	e7ca      	b.n	80062a6 <_realloc_r+0x202>
 8006310:	4623      	mov	r3, r4
 8006312:	e7c8      	b.n	80062a6 <_realloc_r+0x202>
 8006314:	4621      	mov	r1, r4
 8006316:	f7ff feab 	bl	8006070 <memmove>
 800631a:	e7ca      	b.n	80062b2 <_realloc_r+0x20e>
 800631c:	1f32      	subs	r2, r6, #4
 800631e:	2a24      	cmp	r2, #36	; 0x24
 8006320:	d82d      	bhi.n	800637e <_realloc_r+0x2da>
 8006322:	2a13      	cmp	r2, #19
 8006324:	d928      	bls.n	8006378 <_realloc_r+0x2d4>
 8006326:	6823      	ldr	r3, [r4, #0]
 8006328:	6003      	str	r3, [r0, #0]
 800632a:	6863      	ldr	r3, [r4, #4]
 800632c:	6043      	str	r3, [r0, #4]
 800632e:	2a1b      	cmp	r2, #27
 8006330:	d80e      	bhi.n	8006350 <_realloc_r+0x2ac>
 8006332:	f100 0308 	add.w	r3, r0, #8
 8006336:	f104 0208 	add.w	r2, r4, #8
 800633a:	6811      	ldr	r1, [r2, #0]
 800633c:	6019      	str	r1, [r3, #0]
 800633e:	6851      	ldr	r1, [r2, #4]
 8006340:	6059      	str	r1, [r3, #4]
 8006342:	6892      	ldr	r2, [r2, #8]
 8006344:	609a      	str	r2, [r3, #8]
 8006346:	4621      	mov	r1, r4
 8006348:	4650      	mov	r0, sl
 800634a:	f7ff fdc1 	bl	8005ed0 <_free_r>
 800634e:	e76c      	b.n	800622a <_realloc_r+0x186>
 8006350:	68a3      	ldr	r3, [r4, #8]
 8006352:	6083      	str	r3, [r0, #8]
 8006354:	68e3      	ldr	r3, [r4, #12]
 8006356:	60c3      	str	r3, [r0, #12]
 8006358:	2a24      	cmp	r2, #36	; 0x24
 800635a:	bf01      	itttt	eq
 800635c:	6923      	ldreq	r3, [r4, #16]
 800635e:	6103      	streq	r3, [r0, #16]
 8006360:	6961      	ldreq	r1, [r4, #20]
 8006362:	6141      	streq	r1, [r0, #20]
 8006364:	bf19      	ittee	ne
 8006366:	f100 0310 	addne.w	r3, r0, #16
 800636a:	f104 0210 	addne.w	r2, r4, #16
 800636e:	f100 0318 	addeq.w	r3, r0, #24
 8006372:	f104 0218 	addeq.w	r2, r4, #24
 8006376:	e7e0      	b.n	800633a <_realloc_r+0x296>
 8006378:	4603      	mov	r3, r0
 800637a:	4622      	mov	r2, r4
 800637c:	e7dd      	b.n	800633a <_realloc_r+0x296>
 800637e:	4621      	mov	r1, r4
 8006380:	f7ff fe76 	bl	8006070 <memmove>
 8006384:	e7df      	b.n	8006346 <_realloc_r+0x2a2>
 8006386:	4637      	mov	r7, r6
 8006388:	e6ed      	b.n	8006166 <_realloc_r+0xc2>
 800638a:	f003 0301 	and.w	r3, r3, #1
 800638e:	431f      	orrs	r7, r3
 8006390:	f8c9 7004 	str.w	r7, [r9, #4]
 8006394:	6853      	ldr	r3, [r2, #4]
 8006396:	f043 0301 	orr.w	r3, r3, #1
 800639a:	6053      	str	r3, [r2, #4]
 800639c:	e6ff      	b.n	800619e <_realloc_r+0xfa>
 800639e:	bf00      	nop
 80063a0:	20000114 	.word	0x20000114

080063a4 <__ascii_wctomb>:
 80063a4:	b149      	cbz	r1, 80063ba <__ascii_wctomb+0x16>
 80063a6:	2aff      	cmp	r2, #255	; 0xff
 80063a8:	bf85      	ittet	hi
 80063aa:	238a      	movhi	r3, #138	; 0x8a
 80063ac:	6003      	strhi	r3, [r0, #0]
 80063ae:	700a      	strbls	r2, [r1, #0]
 80063b0:	f04f 30ff 	movhi.w	r0, #4294967295
 80063b4:	bf98      	it	ls
 80063b6:	2001      	movls	r0, #1
 80063b8:	4770      	bx	lr
 80063ba:	4608      	mov	r0, r1
 80063bc:	4770      	bx	lr
	...

080063c0 <_sbrk>:
 80063c0:	4b04      	ldr	r3, [pc, #16]	; (80063d4 <_sbrk+0x14>)
 80063c2:	6819      	ldr	r1, [r3, #0]
 80063c4:	4602      	mov	r2, r0
 80063c6:	b909      	cbnz	r1, 80063cc <_sbrk+0xc>
 80063c8:	4903      	ldr	r1, [pc, #12]	; (80063d8 <_sbrk+0x18>)
 80063ca:	6019      	str	r1, [r3, #0]
 80063cc:	6818      	ldr	r0, [r3, #0]
 80063ce:	4402      	add	r2, r0
 80063d0:	601a      	str	r2, [r3, #0]
 80063d2:	4770      	bx	lr
 80063d4:	200006e4 	.word	0x200006e4
 80063d8:	200007fc 	.word	0x200007fc

080063dc <_init>:
 80063dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063de:	bf00      	nop
 80063e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063e2:	bc08      	pop	{r3}
 80063e4:	469e      	mov	lr, r3
 80063e6:	4770      	bx	lr

080063e8 <_fini>:
 80063e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063ea:	bf00      	nop
 80063ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063ee:	bc08      	pop	{r3}
 80063f0:	469e      	mov	lr, r3
 80063f2:	4770      	bx	lr
