
#include <libdragon.h>
#include <string.h>

extern uint32_t RSP_OVL_ID;

static void rsp_fix_init(void) {
	rspq_write(RSP_OVL_ID, 0x0);
}
static void rsp_fix_draw(uint8_t *src, int palnum, int x, int y) {
	rspq_write(RSP_OVL_ID, 0x1, PhysicalAddr(src),
		(palnum << 20) | (x << 10) | y);
}

// 2-word sprite command (cmd_sprite_draw2): the C-ROM pixel slot instead of
// its address, plus the walk record fields as they are. w0's bits 20..29 are
// already pal | flipx<<8 | flipy<<9, and w1 goes verbatim; the RSP rebuilds
// cmd_sprite_draw's three words.
// It goes out as ONE uncached 64-bit store when the queue pointer is 8-byte
// aligned: on hardware every uncached store is its own RDRAM transaction
// (the issue cost was ~1 us/tile on a real console vs ~0.4 in ares). Same bytes
// and the same order guarantee as rspq_write (the header word can never be
// visible without its argument). render_begin_sprites pads the queue to 8
// bytes with cmd_nop; a misaligned pointer still takes the two-store path.
static inline void rsp_sprite_draw2(uint32_t slot, uint32_t w0, uint32_t w1) {
	uint32_t word0 = (RSP_OVL_ID + (0x7 << 24)) | (slot << 10) | ((w0 >> 20) & 0x3FF);
	volatile uint32_t *p = rspq_cur_pointer;
	if (!((uint32_t)p & 7)) {
		*(volatile uint64_t *)p = ((uint64_t)word0 << 32) | w1;
	} else {
		p[1] = w1;
		p[0] = word0;
	}
	rspq_cur_pointer = p + 2;
	if (__builtin_expect(rspq_cur_pointer > rspq_cur_sentinel, 0))
		rspq_next_buffer();
}
static void rsp_pal_convert(uint16_t *src, uint16_t *dst) {
	rspq_write(RSP_OVL_ID, 0x3, PhysicalAddr(src), PhysicalAddr(dst));
}
static void rsp_sprite_begin(uint16_t *palette_ram) {
	CromResolveCtx cx;
	crom_resolve_ctx(&cx);
	rspq_write(RSP_OVL_ID, 0x4, PhysicalAddr(palette_ram), PhysicalAddr(cx.sprites));
}

static int fix_last_spritnum = 0;

static void render_begin_sprites(void) {
	rdpq_debug_log_msg("render_begin_sprites");
	rsp_sprite_begin(PALETTE_RAM_EMU);
	rdpq_mode_begin();
		rdpq_set_mode_standard();
		rdpq_mode_tlut(TLUT_RGBA16);
		rdpq_mode_alphacompare(1);
	rdpq_mode_end();
	// 8-byte align the queue for the 64-bit sprite command stores
	// (sprite commands are 8 bytes, buffers start aligned).
	if ((uint32_t)rspq_cur_pointer & 7)
		rspq_write(RSP_OVL_ID, 0x8);
}

static void render_end_sprites(void) {}

#define FIX_TMEM_ADDR 	0
#define FIX_TMEM_PITCH  8

static void draw_sprite_fix(int spritenum, int palnum, int x, int y) {
	uint8_t *src = NULL;
	if (spritenum != fix_last_spritnum) {
		fix_last_spritnum = spritenum;
		src = srom_get_sprite(spritenum);
	}
	rsp_fix_draw(src, palnum, x, y);
}

static void render_begin_fix(void) {
	rdpq_sync_pipe();
	rdpq_sync_tile();
	rdpq_set_mode_copy(true);
	rdpq_mode_tlut(TLUT_RGBA16);

	// Load all 16 palettes right away. They fit TMEM, so that we don't need
	// to load them while we process
	rdpq_tex_load_tlut(PALETTE_RAM_EMU, 0, 256);

	// Configure tiles once
	rdpq_set_tile(TILE0, FMT_CI4, FIX_TMEM_ADDR, FIX_TMEM_PITCH, 0);  // used for drawing
	rdpq_set_tile(TILE1, FMT_CI8, FIX_TMEM_ADDR, FIX_TMEM_PITCH, 0);  // used for loading
	rdpq_set_tile_size(TILE0, 0, 0, 8, 8);

	fix_last_spritnum = -1;

	rsp_fix_init();
}

static void render_end_fix(void) {}

static void render_begin(void) {
	data_cache_hit_writeback(PALETTE_RAM + PALETTE_RAM_BANK, 4096*2);
	for (int i=0; i<4096 / 0x400; i++) {
		rsp_pal_convert(PALETTE_RAM + PALETTE_RAM_BANK + i*0x400, PALETTE_RAM_EMU + i*0x400);
	}

	uint16_t bkg = color_convert(PALETTE_RAM[PALETTE_RAM_BANK+0xFFF]) | 1;

	// Clear the screen
	// rdpq_debug_log(true);
	rdpq_set_mode_fill(color_from_packed16(bkg));
	rdpq_fill_rectangle(0, 0, 320, 240);
	rspq_flush();
}

static void render_end(void) {
	rspq_flush();
	// rdpq_debug_log(false);
}
