<?xml version="1.0" encoding="utf-8" standalone="no"?>
<device schemaVersion="1.3.5" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_3_5.xsd">
  <cpu>
    <name>CM23</name>
    <displayName>Cortex-M23</displayName>
    <groups>
      <group>
        <name>Core (Now)</name>
        <description>Current State CPU Registers</description>
        <size>32</size>
        <access>RW</access>
        <type>unsigned int</type>
        <registers>
          <register>
            <name>R0</name>
            <description>General purpose register 0</description>
            <Index>0</Index>
          </register>
          <register>
            <name>R1</name>
            <description>General purpose register 1</description>
            <Index>1</Index>
          </register>
          <register>
            <name>R2</name>
            <description>General purpose register 2</description>
            <Index>2</Index>
          </register>
          <register>
            <name>R3</name>
            <description>General purpose register 3</description>
            <Index>3</Index>
          </register>
          <register>
            <name>R4</name>
            <description>General purpose register 4</description>
            <Index>4</Index>
          </register>
          <register>
            <name>R5</name>
            <description>General purpose register 5</description>
            <Index>5</Index>
          </register>
          <register>
            <name>R6</name>
            <description>General purpose register 6</description>
            <Index>6</Index>
          </register>
          <register>
            <name>R7</name>
            <description>General purpose register 7</description>
            <Index>7</Index>
          </register>
          <register>
            <name>R8</name>
            <description>General purpose register 8</description>
            <Index>8</Index>
          </register>
          <register>
            <name>R9</name>
            <description>General purpose register 9</description>
            <Index>9</Index>
          </register>
          <register>
            <name>R10</name>
            <description>General purpose register 10</description>
            <Index>10</Index>
          </register>
          <register>
            <name>R11</name>
            <description>General purpose register 11</description>
            <Index>11</Index>
          </register>
          <register>
            <name>R12</name>
            <description>General purpose register 12</description>
            <Index>12</Index>
          </register>
          <register>
            <name>R13</name>
            <AliasName>SP</AliasName>
            <displayName>R13 (SP)</displayName>
            <description>Stack pointer (SP)</description>
            <Index>13</Index>
          </register>
          <register>
            <name>R14</name>
            <AliasName>LR</AliasName>
            <displayName>R14 (LR)</displayName>
            <description>Link register (LR)</description>
            <Index>14</Index>
          </register>
          <register>
            <name>R15</name>
            <AliasName>PC</AliasName>
            <displayName>R15 (PC)</displayName>
            <description>Program counter (PC)</description>
            <Index>15</Index>
          </register>
          <register>
            <name>APSR</name>
            <description>Application program status register</description>
            <Index>21</Index>
            <fields>
              <field>
                <name>N</name>
                <description>Negative flag</description>
                <bitOffset>31</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
              <field>
                <name>Z</name>
                <description>Zero flag</description>
                <bitOffset>30</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
              <field>
                <name>C</name>
                <description>Carry flag</description>
                <bitOffset>29</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
              <field>
                <name>V</name>
                <description>Overflow flag</description>
                <bitOffset>28</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
              <field>
                <name>Q</name>
                <description>DSP overflow and saturation flag</description>
                <bitOffset>27</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
              <field>
                <name>GE</name>
                <description>Greater-than or equal flag</description>
                <bitOffset>16</bitOffset>
                <bitWidth>4</bitWidth>
              </field>
            </fields>
          </register>
          <register>
            <name>EPSR</name>
            <description>Exception program status register</description>
            <Index>22</Index>
            <fields>
              <field>
                <name>ICI/IT HighBits</name>
                <description>Interruptible-continuable instruction bits (high bits)</description>
                <bitOffset>25</bitOffset>
                <bitWidth>2</bitWidth>
              </field>
              <field>
                <name>ICI/IT LowBits</name>
                <description>Interruptible-continuable instruction bits (low bits)</description>
                <bitOffset>10</bitOffset>
                <bitWidth>6</bitWidth>
              </field>
              <field>
                <name>T</name>
                <description>Thumb state bit</description>
                <bitOffset>24</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
            </fields>
          </register>
          <register>
            <name>IPSR</name>
            <description>Interrupt program status register</description>
            <Index>23</Index>
            <fields>
              <field>
                <name>ISR Number</name>
                <description>Interrupt service routine number</description>
                <bitOffset>0</bitOffset>
                <bitWidth>9</bitWidth>
              </field>
            </fields>
          </register>
          <register>
            <name>PriMask</name>
            <description>Priority mask register</description>
            <Index>24</Index>
            <fields>
              <field>
                <name>PriMask</name>
                <description>Prevent the activation of all exceptions with configurable priority</description>
                <bitOffset>0</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
            </fields>
          </register>
          <register>
            <name>BasePri</name>
            <description>Base priority mask register</description>
            <Index>25</Index>
            <fields>
              <field>
                <name>BasePri</name>
                <description>Priority mask bits</description>
                <bitOffset>8</bitOffset>
                <bitWidth>8</bitWidth>
              </field>
            </fields>
          </register>
          <register>
            <name>FaultMask</name>
            <description>Fault mask register</description>
            <Index>26</Index>
            <fields>
              <field>
                <name>FaultMask</name>
                <description>Prevent the activation of all exceptions except for NMI</description>
                <bitOffset>16</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
            </fields>
          </register>
          <register>
            <name>Control</name>
            <description>Control register</description>
            <Index>27</Index>
            <fields>
              <field>
                <name>SFPA</name>
                <description>Secure floating-point active</description>
                <bitOffset>27</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
              <field>
                <name>FPCA</name>
                <description>Context floating-point active</description>
                <bitOffset>26</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
              <field>
                <name>SPSEL</name>
                <description>Active stack pointer</description>
                <bitOffset>25</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
              <field>
                <name>nPRIV</name>
                <description>Thread mode privilege level</description>
                <bitOffset>24</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
            </fields>
          </register>
          <register>
            <name>CycleCount</name>
            <description>Cycle count</description>
            <Index>65</Index>
          </register>
        </registers>
      </group>
      <group>
        <name>Core (All)</name>
        <description>All CPU registers</description>
        <size>32</size>
        <access>RW</access>
        <type>unsigned int</type>
        <registers>
          <register>
            <name>R0</name>
            <description>General purpose register 0</description>
            <Index>0</Index>
          </register>
          <register>
            <name>R1</name>
            <description>General purpose register 1</description>
            <Index>1</Index>
          </register>
          <register>
            <name>R2</name>
            <description>General purpose register 2</description>
            <Index>2</Index>
          </register>
          <register>
            <name>R3</name>
            <description>General purpose register 3</description>
            <Index>3</Index>
          </register>
          <register>
            <name>R4</name>
            <description>General purpose register 4</description>
            <Index>4</Index>
          </register>
          <register>
            <name>R5</name>
            <description>General purpose register 5</description>
            <Index>5</Index>
          </register>
          <register>
            <name>R6</name>
            <description>General purpose register 6</description>
            <Index>6</Index>
          </register>
          <register>
            <name>R7</name>
            <description>General purpose register 7</description>
            <Index>7</Index>
          </register>
          <register>
            <name>R8</name>
            <description>General purpose register 8</description>
            <Index>8</Index>
          </register>
          <register>
            <name>R9</name>
            <description>General purpose register 9</description>
            <Index>9</Index>
          </register>
          <register>
            <name>R10</name>
            <description>General purpose register 10</description>
            <Index>10</Index>
          </register>
          <register>
            <name>R11</name>
            <description>General purpose register 11</description>
            <Index>11</Index>
          </register>
          <register>
            <name>R12</name>
            <description>General purpose register 12</description>
            <Index>12</Index>
          </register>
          <register>
            <name>R13</name>
            <description>Stack pointer</description>
            <Index>13</Index>
          </register>
          <register>
            <name>R14</name>
            <description>Link register</description>
            <Index>14</Index>
          </register>
          <register>
            <name>R15</name>
            <description>Program counter</description>
            <Index>15</Index>
          </register>
          <register>
            <name>xPSR</name>
            <description>Program status register</description>
            <Index>16</Index>
            <fields>
              <field>
                <name>N</name>
                <description>Negative flag</description>
                <bitOffset>31</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
              <field>
                <name>Z</name>
                <description>Zero flag</description>
                <bitOffset>30</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
              <field>
                <name>C</name>
                <description>Carry flag</description>
                <bitOffset>29</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
              <field>
                <name>V</name>
                <description>Overflow flag</description>
                <bitOffset>28</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
              <field>
                <name>Q</name>
                <description>DSP overflow and saturation flag</description>
                <bitOffset>27</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
              <field>
                <name>T</name>
                <description>Thumb state bit</description>
                <bitOffset>24</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
              <field>
                <name>GE</name>
                <description>Greater-than or equal flag</description>
                <bitOffset>16</bitOffset>
                <bitWidth>4</bitWidth>
              </field>
              <field>
                <name>ICI/IT HighBits</name>
                <description>Interruptible-continuable instruction bits (high bits)</description>
                <bitOffset>25</bitOffset>
                <bitWidth>2</bitWidth>
              </field>
              <field>
                <name>ICI/IT LowBits</name>
                <description>Interruptible-continuable instruction bits (low bits)</description>
                <bitOffset>10</bitOffset>
                <bitWidth>6</bitWidth>
              </field>
              <field>
                <name>ISR Number</name>
                <description>Interrupt service routine number</description>
                <bitOffset>0</bitOffset>
                <bitWidth>9</bitWidth>
              </field>
            </fields>
          </register>
          <register>
            <name>APSR</name>
            <description>Application program status register</description>
            <Index>21</Index>
            <fields>
              <field>
                <name>N</name>
                <description>Negative flag</description>
                <bitOffset>31</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
              <field>
                <name>Z</name>
                <description>Zero flag</description>
                <bitOffset>30</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
              <field>
                <name>C</name>
                <description>Carry flag</description>
                <bitOffset>29</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
              <field>
                <name>V</name>
                <description>Overflow flag</description>
                <bitOffset>28</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
              <field>
                <name>Q</name>
                <description>DSP overflow and saturation flag</description>
                <bitOffset>27</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
              <field>
                <name>GE</name>
                <description>Greater-than or equal flag</description>
                <bitOffset>16</bitOffset>
                <bitWidth>4</bitWidth>
              </field>
            </fields>
          </register>
          <register>
            <name>EPSR</name>
            <description>Exception program status register</description>
            <Index>22</Index>
            <fields>
              <field>
                <name>ICI/IT HighBits</name>
                <description>Interruptible-continuable instruction bits (high bits)</description>
                <bitOffset>25</bitOffset>
                <bitWidth>2</bitWidth>
              </field>
              <field>
                <name>ICI/IT LowBits</name>
                <description>Interruptible-continuable instruction bits (low bits)</description>
                <bitOffset>10</bitOffset>
                <bitWidth>6</bitWidth>
              </field>
              <field>
                <name>T</name>
                <description>Thumb state bit</description>
                <bitOffset>24</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
            </fields>
          </register>
          <register>
            <name>IPSR</name>
            <description>Interrupt program status register</description>
            <Index>23</Index>
            <fields>
              <field>
                <name>ISR Number</name>
                <description>Interrupt service routine number</description>
                <bitOffset>0</bitOffset>
                <bitWidth>9</bitWidth>
              </field>
            </fields>
          </register>
          <register>
            <name>MSP_NS</name>
            <description>Main stack pointer (non-secure)</description>
            <Index>66</Index>
          </register>
          <register>
            <name>MSP_S</name>
            <description>Main stack pointer (secure)</description>
            <Index>68</Index>
          </register>
          <register>
            <name>PSP_NS</name>
            <description>Process stack pointer (non-secure)</description>
            <Index>67</Index>
          </register>
          <register>
            <name>PSP_S</name>
            <description>Process stack pointer (secure)</description>
            <Index>69</Index>
          </register>
          <register>
            <name>MSPLIM_NS</name>
            <description>Main stack pointer limit register (non-secure)</description>
            <Index>72</Index>
            <field>
              <name>LIMIT</name>
              <description>Stack limit bits</description>
              <bitOffset>3</bitOffset>
              <bitWidth>29</bitWidth>
            </field>
          </register>
          <register>
            <name>MSPLIM_S</name>
            <description>Main stack pointer limit register (secure)</description>
            <Index>70</Index>
            <field>
              <name>LIMIT</name>
              <description>Stack limit bits</description>
              <bitOffset>3</bitOffset>
              <bitWidth>29</bitWidth>
            </field>
          </register>
          <register>
            <name>PSPLIM_NS</name>
            <description>Process stack pointer limit register (non-secure)</description>
            <Index>73</Index>
            <field>
              <name>LIMIT</name>
              <description>Stack limit bits</description>
              <bitOffset>3</bitOffset>
              <bitWidth>29</bitWidth>
            </field>
          </register>
          <register>
            <name>PSPLIM_S</name>
            <description>Process stack pointer limit register (secure)</description>
            <Index>71</Index>
            <field>
              <name>LIMIT</name>
              <description>Stack limit bits</description>
              <bitOffset>3</bitOffset>
              <bitWidth>29</bitWidth>
            </field>
          </register>
          <register>
            <name>PRIMASK_NS</name>
            <description>Priority mask register (non-secure)</description>
            <Index>76</Index>
            <fields>
              <field>
                <name>PriMask</name>
                <description>Prevent the activation of all exceptions with configurable priority</description>
                <bitOffset>0</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
            </fields>
          </register>
          <register>
            <name>PRIMASK_S</name>
            <description>Priority mask register (secure)</description>
            <Index>81</Index>
            <fields>
              <field>
                <name>PriMask</name>
                <description>Prevent the activation of all exceptions with configurable priority</description>
                <bitOffset>0</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
            </fields>
          </register>
          <register>
            <name>BASEPRI_NS</name>
            <description>Base priority mask register (non-secure)</description>
            <Index>77</Index>
            <fields>
              <field>
                <name>BasePri</name>
                <description>Priority mask bits</description>
                <bitOffset>0</bitOffset>
                <bitWidth>8</bitWidth>
              </field>
            </fields>
          </register>
          <register>
            <name>BASEPRI_S</name>
            <description>Base priority mask register (secure)</description>
            <Index>82</Index>
            <fields>
              <field>
                <name>BasePri</name>
                <description>Priority mask bits</description>
                <bitOffset>0</bitOffset>
                <bitWidth>8</bitWidth>
              </field>
            </fields>
          </register>
          <register>
            <name>FAULTMASK_NS</name>
            <description>Fault mask register (non-secure)</description>
            <Index>78</Index>
            <fields>
              <field>
                <name>FaultMask</name>
                <description>Prevent the activation of all exceptions except for NMI</description>
                <bitOffset>0</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
            </fields>
          </register>
          <register>
            <name>FAULTMASK_S</name>
            <description>Fault mask register (secure)</description>
            <Index>83</Index>
            <fields>
              <field>
                <name>FaultMask</name>
                <description>Prevent the activation of all exceptions except for NMI</description>
                <bitOffset>0</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
            </fields>
          </register>
          <register>
            <name>CONTROL_NS</name>
            <description>Control register (non-secure)</description>
            <Index>79</Index>
            <fields>
              <field>
                <name>SFPA</name>
                <description>Secure floating-point active</description>
                <bitOffset>3</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
              <field>
                <name>FPCA</name>
                <description>Context floating-point active</description>
                <bitOffset>2</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
              <field>
                <name>SPSEL</name>
                <description>Active stack pointer</description>
                <bitOffset>1</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
              <field>
                <name>nPRIV</name>
                <description>Thread mode privilege level</description>
                <bitOffset>0</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
            </fields>
          </register>
          <register>
            <name>CONTROL_S</name>
            <description>Control register (secure)</description>
            <Index>84</Index>
            <fields>
              <field>
                <name>SFPA</name>
                <description>Secure floating-point active</description>
                <bitOffset>3</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
              <field>
                <name>FPCA</name>
                <description>Context floating-point active</description>
                <bitOffset>2</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
              <field>
                <name>SPSEL</name>
                <description>Active stack pointer</description>
                <bitOffset>1</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
              <field>
                <name>nPRIV</name>
                <description>Thread mode privilege level</description>
                <bitOffset>0</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
            </fields>
          </register>
          <register>
            <name>CycleCount</name>
            <description>Cycle count</description>
            <Index>65</Index>
          </register>
        </registers>
      </group>
      <group>
        <name>Peripherals</name>
        <description>Memory-Mapped CPU Registers</description>
        <size>32</size>
        <access>RW</access>
        <type>unsigned int</type>
        <peripherals>
          <peripheral>
            <name>ITM</name>
            <description>Instrumentation Macrocell</description>
            <groupName></groupName>
            <baseAddress>0xE0000000</baseAddress>
            <addressBlock>
              <offset>0x0</offset>
              <size>0x1000</size>
              <usage>registers</usage>
            </addressBlock>
            <registers>
              <register>
                <name>ITM Component Identification Register 0</name>
                <displayName>ITM_CIDR0</displayName>
                <description>Provides CoreSight discovery information for the ITM</description>
                <addressOffset>0xFF0</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>PRMBL_0</name>
                    <description>CoreSight component identification preamble</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>ITM Component Identification Register 1</name>
                <displayName>ITM_CIDR1</displayName>
                <description>Provides CoreSight discovery information for the ITM</description>
                <addressOffset>0xFF4</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>CLASS</name>
                    <description>CoreSight component class. See the CoreSight Architecture Specification</description>
                    <bitRange>[7:4]</bitRange>
                  </field>
                  <field>
                    <name>PRMBL_1</name>
                    <description>CoreSight component identification preamble</description>
                    <bitRange>[3:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>ITM Component Identification Register 2</name>
                <displayName>ITM_CIDR2</displayName>
                <description>Provides CoreSight discovery information for the ITM</description>
                <addressOffset>0xFF8</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>PRMBL_2</name>
                    <description>CoreSight component identification preamble</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>ITM Component Identification Register 3</name>
                <displayName>ITM_CIDR3</displayName>
                <description>Provides CoreSight discovery information for the ITM</description>
                <addressOffset>0xFFC</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>PRMBL_3</name>
                    <description>CoreSight component identification preamble</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>ITM Device Architecture Register</name>
                <displayName>ITM_DEVARCH</displayName>
                <description>Provides CoreSight discovery information for the ITM</description>
                <addressOffset>0xFBC</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>ARCHITECT</name>
                    <description>Architect. Defines the architect of the component</description>
                    <bitRange>[31:21]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>JEP106 continuation code 0x4, ID code 0x3B. ARM Limited</description>
                        <value>571</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>PRESENT</name>
                    <description>DEVARCH Present. Defines that the DEVARCH register is present</description>
                    <bitRange>[20:20]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>DEVARCH information present</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>REVISION</name>
                    <description>Revision. Defines the architecture revision of the component</description>
                    <bitRange>[19:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>ITM architecture v2.0</description>
                        <value>0</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>ARCHVER</name>
                    <description>Architecture Version. Defines the architecture version of the component</description>
                    <bitRange>[15:12]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>ITM architecture v2</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>ARCHPART</name>
                    <description>Architecture Part. Defines the architecture of the component</description>
                    <bitRange>[11:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>ITM architecture</description>
                        <value>2561</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>ITM Device Type Register</name>
                <displayName>ITM_DEVTYPE</displayName>
                <description>Provides CoreSight discovery information for the ITM</description>
                <addressOffset>0xFCC</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>SUB</name>
                    <description>Subtype. Component subtype</description>
                    <bitRange>[7:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Other. Only permitted if the MAJOR field reads as 0x0</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Associated with a Bus, stimulus derived from bus activity</description>
                        <value>4</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>MAJOR</name>
                    <description>Major type. Component major type</description>
                    <bitRange>[3:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Miscellaneous</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Trace Source</description>
                        <value>3</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>ITM Software Lock Access Register</name>
                <displayName>ITM_LAR</displayName>
                <description>Provides CoreSight Software Lock control for the ITM, see the CoreSight Architecture Specification for details</description>
                <addressOffset>0xFB0</addressOffset>
                <access>write-only</access>
                <fields>
                  <field>
                    <name>KEY</name>
                    <description>Lock Access control</description>
                    <bitRange>[31:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>ITM Software Lock Status Register</name>
                <displayName>ITM_LSR</displayName>
                <description>Provides CoreSight Software Lock status information for the ITM, see the CoreSight Architecture Specification for details</description>
                <addressOffset>0xFB4</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>nTT</name>
                    <description>Not thirty-two bit. See the CoreSight Architecture Specification</description>
                    <bitRange>[2:2]</bitRange>
                  </field>
                  <field>
                    <name>SLK</name>
                    <description>Software Lock status. See the CoreSight Architecture Specification</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Lock clear. Software writes are permitted to this component's registers</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Lock set</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SLI</name>
                    <description>Software Lock implemented. See the CoreSight Architecture Specification</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Software Lock not implemented or debugger access</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Software Lock is implemented and software access</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>ITM Peripheral Identification Register 0</name>
                <displayName>ITM_PIDR0</displayName>
                <description>Provides CoreSight discovery information for the ITM</description>
                <addressOffset>0xFE0</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>PART_0</name>
                    <description>Part number bits [7:0]. See the CoreSight Architecture Specification</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>ITM Peripheral Identification Register 1</name>
                <displayName>ITM_PIDR1</displayName>
                <description>Provides CoreSight discovery information for the ITM</description>
                <addressOffset>0xFE4</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>DES_0</name>
                    <description>JEP106 identification code bits [3:0]. See the CoreSight Architecture Specification</description>
                    <bitRange>[7:4]</bitRange>
                  </field>
                  <field>
                    <name>PART_1</name>
                    <description>Part number bits [11:8]. See the CoreSight Architecture Specification</description>
                    <bitRange>[3:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>ITM Peripheral Identification Register 2</name>
                <displayName>ITM_PIDR2</displayName>
                <description>Provides CoreSight discovery information for the ITM</description>
                <addressOffset>0xFE8</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>REVISION</name>
                    <description>Component revision. See the CoreSight Architecture Specification</description>
                    <bitRange>[7:4]</bitRange>
                  </field>
                  <field>
                    <name>JEDEC</name>
                    <description>JEDEC assignee value is used. See the CoreSight Architecture Specification</description>
                    <bitRange>[3:3]</bitRange>
                  </field>
                  <field>
                    <name>DES_1</name>
                    <description>JEP106 identification code bits [6:4]. See the CoreSight Architecture Specification</description>
                    <bitRange>[2:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>ITM Peripheral Identification Register 3</name>
                <displayName>ITM_PIDR3</displayName>
                <description>Provides CoreSight discovery information for the ITM</description>
                <addressOffset>0xFEC</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>REVAND</name>
                    <description>RevAnd. See the CoreSight Architecture Specification</description>
                    <bitRange>[7:4]</bitRange>
                  </field>
                  <field>
                    <name>CMOD</name>
                    <description>Customer Modified. See the CoreSight Architecture Specification</description>
                    <bitRange>[3:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>ITM Peripheral Identification Register 4</name>
                <displayName>ITM_PIDR4</displayName>
                <description>Provides CoreSight discovery information for the ITM</description>
                <addressOffset>0xFD0</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>SIZE</name>
                    <description>4KB count. See the CoreSight Architecture Specification</description>
                    <bitRange>[7:4]</bitRange>
                  </field>
                  <field>
                    <name>DES_2</name>
                    <description>JEP106 continuation code. See the CoreSight Architecture Specification</description>
                    <bitRange>[3:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>ITM Peripheral Identification Register 5</name>
                <displayName>ITM_PIDR5</displayName>
                <description>Provides CoreSight discovery information for the ITM</description>
                <addressOffset>0xFD4</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>ITM Peripheral Identification Register 6</name>
                <displayName>ITM_PIDR6</displayName>
                <description>Provides CoreSight discovery information for the ITM</description>
                <addressOffset>0xFD8</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>ITM Peripheral Identification Register 7</name>
                <displayName>ITM_PIDR7</displayName>
                <description>Provides CoreSight discovery information for the ITM</description>
                <addressOffset>0xFDC</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>ITM Stimulus Port Register</name>
                <displayName>ITM_STIM</displayName>
                <description>Provides the interface for generating Instrumentation packets</description>
                <addressOffset>0x0</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>STIMULUS</name>
                    <description>Stimulus data</description>
                    <bitRange>[31:0]</bitRange>
                  </field>
                  <field>
                    <name>DISABLED</name>
                    <description>Disabled. Indicates whether the stimulus port is enabled or disabled</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Stimulus port and ITM are enabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Stimulus port or ITM is disabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>FIFOREADY</name>
                    <description>FIFO ready. Indicates whether the stimulus port can accept data</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Stimulus port cannot accept data</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Stimulus port can accept at least one word</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>ITM Trace Control Register</name>
                <displayName>ITM_TCR</displayName>
                <description>Configures and controls transfers through the ITM interface</description>
                <addressOffset>0xE80</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>BUSY</name>
                    <description>ITM busy. Indicates whether the ITM is currently processing events</description>
                    <bitRange>[23:23]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>ITM is not processing any events</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Events present and being drained</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>TraceBusID</name>
                    <description>Trace bus identity. Identifier for multi-source trace stream formatting</description>
                    <bitRange>[22:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Multi-source trace not in use</description>
                        <value>0</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>GTSFREQ</name>
                    <description>Global timestamp frequency</description>
                    <bitRange>[11:10]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Disable generation of Global Timestamp packets</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Generate timestamp request whenever the ITM detects a change in global timestamp counter bits [47:7]</description>
                        <value>1</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Generate timestamp request whenever the ITM detects a change in global timestamp counter bits [47:13]</description>
                        <value>2</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Generate a timestamp after every packet, if the output FIFO is empty</description>
                        <value>3</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>TSPrescale</name>
                    <description>Timestamp prescale. Local timestamp prescaler, used with the trace packet reference clock</description>
                    <bitRange>[9:8]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>No prescaling</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Divide by 4</description>
                        <value>1</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Divide by 16</description>
                        <value>2</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Divide by 64</description>
                        <value>3</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>STALLENA</name>
                    <description>Stall enable. Stall the PE to guarantee delivery of Data Trace packets</description>
                    <bitRange>[5:5]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Drop Hardware Source packets and generate an Overflow packet if the ITM output is stalled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Stall the PE to guarantee delivery of Data Trace packets</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SWOENA</name>
                    <description>SWO enable. Enables asynchronous clocking of the timestamp counter</description>
                    <bitRange>[4:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Timestamp counter uses the processor system clock</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Timestamp counter uses asynchronous clock from the TPIU interface</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>TXENA</name>
                    <description>Transmit enable</description>
                    <bitRange>[3:3]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SYNCENA</name>
                    <description>Synchronization enable. Enables Synchronization packet transmission for a synchronous TPIU</description>
                    <bitRange>[2:2]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>TSENA</name>
                    <description>Timestamp enable. Enables Local timestamp generation</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>ITMENA</name>
                    <description>ITM enable. Enables the ITM</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>ITM Trace Enable Register %s</name>
                <displayName>ITM_TER_%s</displayName>
                <description>Provide an individual enable bit for each ITM_STIM register</description>
                <addressOffset>0xE00</addressOffset>
                <dim>7</dim>
                <dimIncrement>4</dimIncrement>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>STIMENA_%s</name>
                    <description>Stimulus enable</description>
                    <bitRange>[31:0]</bitRange>
                    <dim>32</dim>
                    <dimIncrement>1</dimIncrement>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Stimulus port (32n + m) disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Stimulus port (32n + m) enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>ITM Trace Privilege Register</name>
                <displayName>ITM_TPR</displayName>
                <description>Controls which stimulus ports can be accessed by unprivileged code</description>
                <addressOffset>0xE40</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>PRIVMASK</name>
                    <description>Privilege mask</description>
                    <bitRange>[31:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Unprivileged access permitted</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Privileged access only</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
            </registers>
          </peripheral>
          <peripheral>
            <name>DWT</name>
            <description>Data Watchpoint and Trace</description>
            <groupName></groupName>
            <baseAddress>0xE0001000</baseAddress>
            <addressBlock>
              <offset>0x0</offset>
              <size>0x1000</size>
              <usage>registers</usage>
            </addressBlock>
            <registers>
              <register>
                <name>DWT Component Identification Register 0</name>
                <displayName>DWT_CIDR0</displayName>
                <description>Provides CoreSight discovery information for the DWT</description>
                <addressOffset>0xFF0</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>PRMBL_0</name>
                    <description>CoreSight component identification preamble</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>DWT Component Identification Register 1</name>
                <displayName>DWT_CIDR1</displayName>
                <description>Provides CoreSight discovery information for the DWT</description>
                <addressOffset>0xFF4</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>CLASS</name>
                    <description>CoreSight component class. See the CoreSight Architecture Specification</description>
                    <bitRange>[7:4]</bitRange>
                  </field>
                  <field>
                    <name>PRMBL_1</name>
                    <description>CoreSight component identification preamble</description>
                    <bitRange>[3:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>DWT Component Identification Register 2</name>
                <displayName>DWT_CIDR2</displayName>
                <description>Provides CoreSight discovery information for the DWT</description>
                <addressOffset>0xFF8</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>PRMBL_2</name>
                    <description>CoreSight component identification preamble</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>DWT Component Identification Register 3</name>
                <displayName>DWT_CIDR3</displayName>
                <description>Provides CoreSight discovery information for the DWT</description>
                <addressOffset>0xFFC</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>PRMBL_3</name>
                    <description>CoreSight component identification preamble</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>DWT Comparator Register %s</name>
                <displayName>DWT_COMP_%s</displayName>
                <description>Provides a reference value for use by watchpoint comparator n</description>
                <addressOffset>0x20</addressOffset>
                <dim>14</dim>
                <dimIncrement>16</dimIncrement>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>CYCVALUE</name>
                    <description>Cycle value. Reference value for comparison with cycle count</description>
                    <bitRange>[31:0]</bitRange>
                  </field>
                  <field>
                    <name>PCVALUE</name>
                    <description>PC value. Reference value for comparison with program counter</description>
                    <bitRange>[31:1]</bitRange>
                  </field>
                  <field>
                    <name>DADDR</name>
                    <description>Data address. Reference value for comparison with load or store address</description>
                    <bitRange>[31:0]</bitRange>
                  </field>
                  <field>
                    <name>DVALUE</name>
                    <description>Data value. Reference value for comparison with load or store data</description>
                    <bitRange>[31:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>DWT CPI Count Register</name>
                <displayName>DWT_CPICNT</displayName>
                <description>Counts additional cycles required to execute multicycle instructions and instruction fetch stalls</description>
                <addressOffset>0x8</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>CPICNT</name>
                    <description>Base instruction overhead counter</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>DWT Control Register</name>
                <displayName>DWT_CTRL</displayName>
                <description>Provides configuration and status information for the DWT unit, and used to control features of the unit</description>
                <addressOffset>0x0</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>NUMCOMP</name>
                    <description>Number of comparators. Number of DWT comparators implemented</description>
                    <bitRange>[31:28]</bitRange>
                  </field>
                  <field>
                    <name>NOTRCPKT</name>
                    <description>No trace packets. Indicates whether the implementation does not support trace</description>
                    <bitRange>[27:27]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Trace supported</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Trace not supported</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>NOEXTTRIG</name>
                    <description>No External Triggers. Shows whether the implementation does not support external triggers</description>
                    <bitRange>[26:26]</bitRange>
                  </field>
                  <field>
                    <name>NOCYCCNT</name>
                    <description>No cycle count. Indicates whether the implementation does not include a cycle counter</description>
                    <bitRange>[25:25]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Cycle counter implemented</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Cycle counter not implemented</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>NOPRFCNT</name>
                    <description>No profile counters. Indicates whether the implementation does not include the profiling counters</description>
                    <bitRange>[24:24]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Profiling counters implemented</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Profiling counters not implemented</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>CYCDISS</name>
                    <description>Cycle counter disabled secure. Controls whether the cycle counter is disabled in Secure state</description>
                    <bitRange>[23:23]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>No effect</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Disable incrementing of the cycle counter when the PE is in Secure state</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>CYCEVTENA</name>
                    <description>Cycle event enable. Enables Event Counter packet generation on POSTCNT underflow</description>
                    <bitRange>[22:22]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>No Event Counter packets generated when POSTCNT underflows</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>If PCSAMPLENA set to 0, an Event Counter packet is generated when POSTCNT underflows</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>FOLDEVTENA</name>
                    <description>Fold event enable. Enables DWT_FOLDCNT counter</description>
                    <bitRange>[21:21]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>DWT_FOLDCNT disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>DWT_FOLDCNT enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>LSUEVTENA</name>
                    <description>LSU event enable. Enables DWT_LSUCNT counter</description>
                    <bitRange>[20:20]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>DWT_LSUCNT disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>DWT_LSUCNT enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SLEEPEVTENA</name>
                    <description>Sleep event enable. Enable DWT_SLEEPCNT counter</description>
                    <bitRange>[19:19]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>DWT_SLEEPCNT disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>DWT_SLEEPCNT enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>EXCEVTENA</name>
                    <description>Exception event enable. Enables DWT_EXCCNT counter</description>
                    <bitRange>[18:18]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>DWT_EXCCNT disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>DWT_EXCCNT enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>CPIEVTENA</name>
                    <description>CPI event enable. Enables DWT_CPICNT counter</description>
                    <bitRange>[17:17]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>DWT_CPICNT disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>DWT_CPICNT enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>EXCTRCENA</name>
                    <description>Exception trace enable. Enables generation of Exception Trace packets</description>
                    <bitRange>[16:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Exception Trace packet generation disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Exception Trace packet generation enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>PCSAMPLENA</name>
                    <description>PC sample enable</description>
                    <bitRange>[12:12]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Periodic PC Sample packet generation disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Periodic PC Sample packet generated on POSTCNT underflow</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SYNCTAP</name>
                    <description>Synchronization tap</description>
                    <bitRange>[11:10]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Synchronization packet generation disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Synchronization counter tap at CYCCNT[24]</description>
                        <value>1</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Synchronization counter tap at CYCCNT[26]</description>
                        <value>2</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Synchronization counter tap at CYCCNT[28]</description>
                        <value>3</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>CYCTAP</name>
                    <description>Cycle count tap. Selects the position of the POSTCNT tap on the CYCCNT counter</description>
                    <bitRange>[9:9]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>POSTCNT tap at CYCCNT[6]</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>POSTCNT tap at CYCCNT[10]</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>POSTINIT</name>
                    <description>POSTCNT initial. Initial value for the POSTCNT counter</description>
                    <bitRange>[8:5]</bitRange>
                  </field>
                  <field>
                    <name>POSTPRESET</name>
                    <description>POSTCNT preset. Reload value for the POSTCNT counter</description>
                    <bitRange>[4:1]</bitRange>
                  </field>
                  <field>
                    <name>CYCCNTENA</name>
                    <description>CYCCNT enable. Enables CYCCNT</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>CYCCNT disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>CYCCNT enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>DWT Cycle Count Register</name>
                <displayName>DWT_CYCCNT</displayName>
                <description>Shows or sets the value of the processor cycle counter, CYCCNT</description>
                <addressOffset>0x4</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>CYCCNT</name>
                    <description>Incrementing cycle counter value</description>
                    <bitRange>[31:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>DWT Device Architecture Register</name>
                <displayName>DWT_DEVARCH</displayName>
                <description>Provides CoreSight discovery information for the DWT</description>
                <addressOffset>0xFBC</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>ARCHITECT</name>
                    <description>Architect. Defines the architect of the component</description>
                    <bitRange>[31:21]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>JEP106 continuation code 0x4, ID code 0x3B. ARM Limited</description>
                        <value>571</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>PRESENT</name>
                    <description>DEVARCH Present. Defines that the DEVARCH register is present</description>
                    <bitRange>[20:20]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>DEVARCH information present</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>REVISION</name>
                    <description>Revision. Defines the architecture revision of the component</description>
                    <bitRange>[19:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>DWT architecture v2.0</description>
                        <value>0</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>ARCHVER</name>
                    <description>Architecture Version. Defines the architecture version of the component</description>
                    <bitRange>[15:12]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>DWT architecture v2</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>ARCHPART</name>
                    <description>Architecture Part. Defines the architecture of the component</description>
                    <bitRange>[11:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>DWT architecture</description>
                        <value>2562</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>DWT Device Type Register</name>
                <displayName>DWT_DEVTYPE</displayName>
                <description>Provides CoreSight discovery information for the DWT</description>
                <addressOffset>0xFCC</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>SUB</name>
                    <description>Subtype. Component subtype</description>
                    <bitRange>[7:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Other</description>
                        <value>0</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>MAJOR</name>
                    <description>Major type. Component major type</description>
                    <bitRange>[3:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Miscellaneous</description>
                        <value>0</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>DWT Exception Overhead Count Register</name>
                <displayName>DWT_EXCCNT</displayName>
                <description>Counts the total cycles spent in exception processing</description>
                <addressOffset>0xC</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>EXCCNT</name>
                    <description>The exception overhead counter</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>DWT Folded Instruction Count Register</name>
                <displayName>DWT_FOLDCNT</displayName>
                <description>Increments on the additional cycles required to execute all load or store instructions</description>
                <addressOffset>0x18</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>FOLDCNT</name>
                    <description>Folded instruction counter</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>DWT Comparator Function Register %s</name>
                <displayName>DWT_FUNCTION_%s</displayName>
                <description>Controls the operation of watchpoint comparator n</description>
                <addressOffset>0x28</addressOffset>
                <dim>14</dim>
                <dimIncrement>16</dimIncrement>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>ID</name>
                    <description>Identify capability. Identifies the capabilities for MATCH for comparator n</description>
                    <bitRange>[31:27]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Reserved</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Data Address, and Data Address With Value</description>
                        <value>8</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Cycle Counter, Data Address, and Data Address With Value</description>
                        <value>9</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Instruction Address, Data Address, and Data Address With Value</description>
                        <value>10</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Cycle Counter, Instruction Address, Data Address and Data Address With Value</description>
                        <value>11</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Data Address, Data Address Limit, and Data Address With Value</description>
                        <value>24</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Instruction Address, Instruction Address Limit, Data Address, Data Address Limit, and Data Address With Value</description>
                        <value>26</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Data Address, Data Address Limit, Data Value, Linked Data Value, and Data Address With Value</description>
                        <value>28</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Instruction Address, Instruction Address Limit, Data Address, Data Address Limit, Data value, Linked Data Value, and Data Addre</description>
                        <value>30</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>MATCHED</name>
                    <description>Comparator matched. Set to 1 when the comparator matches</description>
                    <bitRange>[24:24]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>No match</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Match. The comparator has matched since the last read of this register</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>DATAVSIZE</name>
                    <description>Data value size</description>
                    <bitRange>[11:10]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>1 byte</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>2 bytes</description>
                        <value>1</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>4 bytes</description>
                        <value>2</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>ACTION</name>
                    <description>Action on match. Defines the action on a match</description>
                    <bitRange>[5:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Trigger only</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Generate debug event</description>
                        <value>1</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>For a Cycle Counter, Instruction Address, Data Address, Data Value or Linked Data Value comparator, generate a Data Trace Match</description>
                        <value>2</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>MATCH</name>
                    <description>Match type. Controls the type of match generated by this comparator</description>
                    <bitRange>[3:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Disabled. Never generates a match</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Cycle Counter. Matches if DWT_CYCCNT equals the comparator value</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>DWT Software Lock Access Register</name>
                <displayName>DWT_LAR</displayName>
                <description>Provides CoreSight Software Lock control for the DWT, see the CoreSight Architecture Specification for details</description>
                <addressOffset>0xFB0</addressOffset>
                <access>write-only</access>
                <fields>
                  <field>
                    <name>KEY</name>
                    <description>Lock Access control</description>
                    <bitRange>[31:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>DWT Software Lock Status Register</name>
                <displayName>DWT_LSR</displayName>
                <description>Provides CoreSight Software Lock status information for the DWT, see the CoreSight Architecture Specification for details</description>
                <addressOffset>0xFB4</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>nTT</name>
                    <description>Not thirty-two bit. See the CoreSight Architecture Specification</description>
                    <bitRange>[2:2]</bitRange>
                  </field>
                  <field>
                    <name>SLK</name>
                    <description>Software Lock status. See the CoreSight Architecture Specification</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Lock clear. Software writes are permitted to this component's registers</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Lock set</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SLI</name>
                    <description>Software Lock implemented. See the CoreSight Architecture Specification</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Software Lock not implemented or debugger access</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Software Lock is implemented and software access</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>DWT LSU Count Register</name>
                <displayName>DWT_LSUCNT</displayName>
                <description>Increments on the additional cycles required to execute all load or store instructions</description>
                <addressOffset>0x14</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>LSUCNT</name>
                    <description>Load-store overhead counter</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>DWT Program Counter Sample Register</name>
                <displayName>DWT_PCSR</displayName>
                <description>Samples the current value of the program counter</description>
                <addressOffset>0x1C</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>EIASAMPLE</name>
                    <description>Executed instruction address sample. Recently executed instruction address sample value</description>
                    <bitRange>[31:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>One of the following is true:?         The PE is halted in Debug state</description>
                        <value>-1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>DWT Peripheral Identification Register 0</name>
                <displayName>DWT_PIDR0</displayName>
                <description>Provides CoreSight discovery information for the DWT</description>
                <addressOffset>0xFE0</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>PART_0</name>
                    <description>Part number bits [7:0]. See the CoreSight Architecture Specification</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>DWT Peripheral Identification Register 1</name>
                <displayName>DWT_PIDR1</displayName>
                <description>Provides CoreSight discovery information for the DWT</description>
                <addressOffset>0xFE4</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>DES_0</name>
                    <description>JEP106 identification code bits [3:0]. See the CoreSight Architecture Specification</description>
                    <bitRange>[7:4]</bitRange>
                  </field>
                  <field>
                    <name>PART_1</name>
                    <description>Part number bits [11:8]. See the CoreSight Architecture Specification</description>
                    <bitRange>[3:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>DWT Peripheral Identification Register 2</name>
                <displayName>DWT_PIDR2</displayName>
                <description>Provides CoreSight discovery information for the DWT</description>
                <addressOffset>0xFE8</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>REVISION</name>
                    <description>Component revision. See the CoreSight Architecture Specification</description>
                    <bitRange>[7:4]</bitRange>
                  </field>
                  <field>
                    <name>JEDEC</name>
                    <description>JEDEC assignee value is used. See the CoreSight Architecture Specification</description>
                    <bitRange>[3:3]</bitRange>
                  </field>
                  <field>
                    <name>DES_1</name>
                    <description>JEP106 identification code bits [6:4]. See the CoreSight Architecture Specification</description>
                    <bitRange>[2:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>DWT Peripheral Identification Register 3</name>
                <displayName>DWT_PIDR3</displayName>
                <description>Provides CoreSight discovery information for the DWT</description>
                <addressOffset>0xFEC</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>REVAND</name>
                    <description>RevAnd. See the CoreSight Architecture Specification</description>
                    <bitRange>[7:4]</bitRange>
                  </field>
                  <field>
                    <name>CMOD</name>
                    <description>Customer Modified. See the CoreSight Architecture Specification</description>
                    <bitRange>[3:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>DWT Peripheral Identification Register 4</name>
                <displayName>DWT_PIDR4</displayName>
                <description>Provides CoreSight discovery information for the DWT</description>
                <addressOffset>0xFD0</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>SIZE</name>
                    <description>4KB count. See the CoreSight Architecture Specification</description>
                    <bitRange>[7:4]</bitRange>
                  </field>
                  <field>
                    <name>DES_2</name>
                    <description>JEP106 continuation code. See the CoreSight Architecture Specification</description>
                    <bitRange>[3:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>DWT Peripheral Identification Register 5</name>
                <displayName>DWT_PIDR5</displayName>
                <description>Provides CoreSight discovery information for the DWT</description>
                <addressOffset>0xFD4</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>DWT Peripheral Identification Register 6</name>
                <displayName>DWT_PIDR6</displayName>
                <description>Provides CoreSight discovery information for the DWT</description>
                <addressOffset>0xFD8</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>DWT Peripheral Identification Register 7</name>
                <displayName>DWT_PIDR7</displayName>
                <description>Provides CoreSight discovery information for the DWT</description>
                <addressOffset>0xFDC</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>DWT Sleep Count Register</name>
                <displayName>DWT_SLEEPCNT</displayName>
                <description>Counts the total number of cycles that the processor is sleeping</description>
                <addressOffset>0x10</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>SLEEPCNT</name>
                    <description>Sleep counter</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
            </registers>
          </peripheral>
          <peripheral>
            <name>DPB</name>
            <description>Flash Patch and Breakpoint</description>
            <groupName></groupName>
            <baseAddress>0xE0002000</baseAddress>
            <addressBlock>
              <offset>0x0</offset>
              <size>0x1000</size>
              <usage>registers</usage>
            </addressBlock>
            <registers>
              <register>
                <name>FP Component Identification Register 0</name>
                <displayName>FP_CIDR0</displayName>
                <description>Provides CoreSight discovery information for the FP</description>
                <addressOffset>0xFF0</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>PRMBL_0</name>
                    <description>CoreSight component identification preamble</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>FP Component Identification Register 1</name>
                <displayName>FP_CIDR1</displayName>
                <description>Provides CoreSight discovery information for the FP</description>
                <addressOffset>0xFF4</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>CLASS</name>
                    <description>CoreSight component class. See the CoreSight Architecture Specification</description>
                    <bitRange>[7:4]</bitRange>
                  </field>
                  <field>
                    <name>PRMBL_1</name>
                    <description>CoreSight component identification preamble</description>
                    <bitRange>[3:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>FP Component Identification Register 2</name>
                <displayName>FP_CIDR2</displayName>
                <description>Provides CoreSight discovery information for the FP</description>
                <addressOffset>0xFF8</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>PRMBL_2</name>
                    <description>CoreSight component identification preamble</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>FP Component Identification Register 3</name>
                <displayName>FP_CIDR3</displayName>
                <description>Provides CoreSight discovery information for the FP</description>
                <addressOffset>0xFFC</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>PRMBL_3</name>
                    <description>CoreSight component identification preamble</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Flash Patch Comparator Register %s</name>
                <displayName>FP_COMP_%s</displayName>
                <description>Holds an address for comparison</description>
                <addressOffset>0x8</addressOffset>
                <dim>141</dim>
                <dimIncrement>4</dimIncrement>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>BPADDR</name>
                    <description>Breakpoint address. Specifies bits[31:1] of the breakpoint instruction address</description>
                    <bitRange>[31:1]</bitRange>
                  </field>
                  <field>
                    <name>FE</name>
                    <description>Flash Patch enable. Specifies if Flash Patch enabled</description>
                    <bitRange>[31:31]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Flash Patch disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Flash Patch enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>FPADDR</name>
                    <description>Flash Patch address. Specifies bits[28:2] of the Flash Patch address</description>
                    <bitRange>[28:2]</bitRange>
                  </field>
                  <field>
                    <name>BE</name>
                    <description>Breakpoint enable. Selects between Flash Patch and breakpoint functionality</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Breakpoint disabled, Flash Patch mode selected</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Breakpoint enabled, Flash Patch mode de-selected</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Flash Patch Control Register</name>
                <displayName>FP_CTRL</displayName>
                <description>Provides FPB implementation information, and the global enable for the FPB unit</description>
                <addressOffset>0x0</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>REV</name>
                    <description>Revision. Flash Patch and Breakpoint Unit architecture revision</description>
                    <bitRange>[31:28]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Flash Patch Breakpoint version 2 implemented</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>NUM_CODE</name>
                    <description>Number of implemented code comparators</description>
                    <bitRange>[0:0]</bitRange>
                  </field>
                  <field>
                    <name>NUM_LIT</name>
                    <description>Number of literal comparators. Indicates the number of implemented literal address comparators</description>
                    <bitRange>[11:8]</bitRange>
                  </field>
                  <field>
                    <name>KEY</name>
                    <description>FP_CTRL write-enable key</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Concurrent write to FP_CTRL ignored</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Concurrent write to FP_CTRL permitted</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>ENABLE</name>
                    <description>Flash Patch global enable. Enables the FPB</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>All FPB functionality disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>FPB enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>FPB Device Architecture Register</name>
                <displayName>FP_DEVARCH</displayName>
                <description>Provides CoreSight discovery information for the FPB</description>
                <addressOffset>0xFBC</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>ARCHITECT</name>
                    <description>Architect. Defines the architect of the component</description>
                    <bitRange>[31:21]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>JEP106 continuation code 0x4, ID code 0x3B. ARM Limited</description>
                        <value>571</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>PRESENT</name>
                    <description>DEVARCH Present. Defines that the DEVARCH register is present</description>
                    <bitRange>[20:20]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>DEVARCH information present</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>REVISION</name>
                    <description>Revision. Defines the architecture revision of the component</description>
                    <bitRange>[19:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>FPB architecture v2.0</description>
                        <value>0</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>ARCHVER</name>
                    <description>Architecture Version. Defines the architecture version of the component</description>
                    <bitRange>[15:12]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>FPB architecture v2</description>
                        <value>1</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>11ARCHPART12 15ARCHVER16 19REVISION20     21 31ARCHITECTPRESENTD1 Register Specification D1</description>
                        <value>0</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>ARCHPART</name>
                    <description>Architecture Part. Defines the architecture of the component</description>
                    <bitRange>[11:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>FPB architecture</description>
                        <value>2563</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>FPB Device Type Register</name>
                <displayName>FP_DEVTYPE</displayName>
                <description>Provides CoreSight discovery information for the FPB</description>
                <addressOffset>0xFCC</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>SUB</name>
                    <description>Subtype. Component subtype</description>
                    <bitRange>[7:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Other</description>
                        <value>0</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>MAJOR</name>
                    <description>Major type. Component major type</description>
                    <bitRange>[3:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Miscellaneous</description>
                        <value>0</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>FPB Software Lock Access Register</name>
                <displayName>FP_LAR</displayName>
                <description>Provides CoreSight Software Lock control for the FPB, see the CoreSight Architecture Specification for details</description>
                <addressOffset>0xFB0</addressOffset>
                <access>write-only</access>
                <fields>
                  <field>
                    <name>KEY</name>
                    <description>Lock Access control</description>
                    <bitRange>[31:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>FPB Software Lock Status Register</name>
                <displayName>FP_LSR</displayName>
                <description>Provides CoreSight Software Lock status information for the FPB, see the CoreSight Architecture Specification for details</description>
                <addressOffset>0xFB4</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>nTT</name>
                    <description>Not thirty-two bit. See the CoreSight Architecture Specification</description>
                    <bitRange>[2:2]</bitRange>
                  </field>
                  <field>
                    <name>SLK</name>
                    <description>Software Lock status. See the CoreSight Architecture Specification</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Lock clear. Software writes are permitted to this component's registers</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Lock set</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SLI</name>
                    <description>Software Lock implemented. See the CoreSight Architecture Specification</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Software Lock not implemented or debugger access</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Software Lock is implemented and software access</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>FP Peripheral Identification Register 0</name>
                <displayName>FP_PIDR0</displayName>
                <description>Provides CoreSight discovery information for the FP</description>
                <addressOffset>0xFE0</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>PART_0</name>
                    <description>Part number bits [7:0]. See the CoreSight Architecture Specification</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>FP Peripheral Identification Register 1</name>
                <displayName>FP_PIDR1</displayName>
                <description>Provides CoreSight discovery information for the FP</description>
                <addressOffset>0xFE4</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>DES_0</name>
                    <description>JEP106 identification code bits [3:0]. See the CoreSight Architecture Specification</description>
                    <bitRange>[7:4]</bitRange>
                  </field>
                  <field>
                    <name>PART_1</name>
                    <description>Part number bits [11:8]. See the CoreSight Architecture Specification</description>
                    <bitRange>[3:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>FP Peripheral Identification Register 2</name>
                <displayName>FP_PIDR2</displayName>
                <description>Provides CoreSight discovery information for the FP</description>
                <addressOffset>0xFE8</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>REVISION</name>
                    <description>Component revision. See the CoreSight Architecture Specification</description>
                    <bitRange>[7:4]</bitRange>
                  </field>
                  <field>
                    <name>JEDEC</name>
                    <description>JEDEC assignee value is used. See the CoreSight Architecture Specification</description>
                    <bitRange>[3:3]</bitRange>
                  </field>
                  <field>
                    <name>DES_1</name>
                    <description>JEP106 identification code bits [6:4]. See the CoreSight Architecture Specification</description>
                    <bitRange>[2:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>FP Peripheral Identification Register 3</name>
                <displayName>FP_PIDR3</displayName>
                <description>Provides CoreSight discovery information for the FP</description>
                <addressOffset>0xFEC</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>REVAND</name>
                    <description>RevAnd. See the CoreSight Architecture Specification</description>
                    <bitRange>[7:4]</bitRange>
                  </field>
                  <field>
                    <name>CMOD</name>
                    <description>Customer Modified. See the CoreSight Architecture Specification</description>
                    <bitRange>[3:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>FP Peripheral Identification Register 4</name>
                <displayName>FP_PIDR4</displayName>
                <description>Provides CoreSight discovery information for the FP</description>
                <addressOffset>0xFD0</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>SIZE</name>
                    <description>4KB count. See the CoreSight Architecture Specification</description>
                    <bitRange>[7:4]</bitRange>
                  </field>
                  <field>
                    <name>DES_2</name>
                    <description>JEP106 continuation code. See the CoreSight Architecture Specification</description>
                    <bitRange>[3:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>FP Peripheral Identification Register 5</name>
                <displayName>FP_PIDR5</displayName>
                <description>Provides CoreSight discovery information for the FP</description>
                <addressOffset>0xFD4</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>FP Peripheral Identification Register 6</name>
                <displayName>FP_PIDR6</displayName>
                <description>Provides CoreSight discovery information for the FP</description>
                <addressOffset>0xFD8</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>FP Peripheral Identification Register 7</name>
                <displayName>FP_PIDR7</displayName>
                <description>Provides CoreSight discovery information for the FP</description>
                <addressOffset>0xFDC</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>Flash Patch Remap Register</name>
                <displayName>FP_REMAP</displayName>
                <description>Indicates whether the implementation supports Flash Patch remap and, if it does, holds the target address for remap</description>
                <addressOffset>0x4</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>RMPSPT</name>
                    <description>Remap supported. Indicates whether the FPB unit supports the Flash Patch remap function</description>
                    <bitRange>[29:29]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Flash Patch remap function is not implemented</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Flash Patch remap function is implemented</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>REMAP</name>
                    <description>Remap address. Holds the bits[28:5] of the Flash Patch remap address</description>
                    <bitRange>[28:5]</bitRange>
                  </field>
                </fields>
              </register>
            </registers>
          </peripheral>
          <peripheral>
            <name>ICB</name>
            <description>Implementation Control Block</description>
            <groupName></groupName>
            <baseAddress>0xE000E004</baseAddress>
            <addressBlock>
              <offset>0x0</offset>
              <size>0xC</size>
              <usage>registers</usage>
            </addressBlock>
            <registers>
              <register>
                <name>Auxiliary Control Register</name>
                <displayName>ACTLR</displayName>
                <description>Provides IMPLEMENTATION DEFINED configuration and control options</description>
                <addressOffset>0x4</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>IMPLEMENTATION DEFINED</name>
                    <description>IMPLEMENTATION DEFINED. The contents of this field are IMPLEMENTATION DEFINED</description>
                    <bitRange>[31:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Coprocessor Power Control Register</name>
                <displayName>CPPWR</displayName>
                <description>Specifies whether coprocessors are permitted to enter a non-retentive power state</description>
                <addressOffset>0x8</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>SUS11</name>
                    <description>State UNKNOWN Secure only 11. The value in this field is ignored</description>
                    <bitRange>[23:23]</bitRange>
                  </field>
                  <field>
                    <name>SU11</name>
                    <description>State UNKNOWN 11. The value in this field is ignored</description>
                    <bitRange>[22:22]</bitRange>
                  </field>
                  <field>
                    <name>SUS10</name>
                    <description>State UNKNOWN Secure only 10</description>
                    <bitRange>[21:21]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>The SU10 field is accessible from both Security states</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>The SU10 field is only accessible from the Secure state</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SU10</name>
                    <description>State UNKNOWN 10</description>
                    <bitRange>[20:20]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>The floating-point state is not permitted to become UNKNOWN</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>The floating-point state is permitted to become UNKNOWN</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SUSm</name>
                    <description>State UNKNOWN Secure only m</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>The SUm field is accessible from both Security states</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>The SUm field is only accessible from the Secure state</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SUm</name>
                    <description>State UNKNOWN m</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>The coprocessor state is not permitted to become UNKNOWN</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>The coprocessor state is permitted to become UNKNOWN</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Interrupt Controller Type Register</name>
                <displayName>ICTR</displayName>
                <description>Provides information about the interrupt controller</description>
                <addressOffset>0x0</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>INTLINESNUM</name>
                    <description>Interrupt line set number</description>
                    <bitRange>[3:0]</bitRange>
                  </field>
                </fields>
              </register>
            </registers>
          </peripheral>
          <peripheral>
            <name>SYSTICK</name>
            <description>SysTick Timer</description>
            <groupName></groupName>
            <baseAddress>0xE000E010</baseAddress>
            <addressBlock>
              <offset>0x0</offset>
              <size>0x20</size>
              <usage>registers</usage>
            </addressBlock>
            <registers>
              <register>
                <name>SysTick Calibration Value Register</name>
                <displayName>SYST_CALIB</displayName>
                <description>Reads the SysTick timer calibration value and parameters for the selected Security state</description>
                <addressOffset>0xC</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>NOREF</name>
                    <description>No reference. Indicates whether the IMPLEMENTATION DEFINED reference clock is implemented</description>
                    <bitRange>[31:31]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Reference clock is implemented</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Reference clock is not implemented</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SKEW</name>
                    <description>Skew. Indicates whether the 10ms calibration value is exact</description>
                    <bitRange>[30:30]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>TENMS calibration value is exact</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>TENMS calibration value is inexact</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>TENMS</name>
                    <description>Ten milliseconds</description>
                    <bitRange>[23:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>SysTick Control and Status Register</name>
                <displayName>SYST_CSR</displayName>
                <description>Controls the SysTick timer and provides status data for the selected Security state</description>
                <addressOffset>0x0</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>COUNTFLAG</name>
                    <description>Count flag. Indicates whether the counter has counted to zero since the last read of this register</description>
                    <bitRange>[16:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Timer has not counted to 0</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Timer has counted to 0</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>CLKSOURCE</name>
                    <description>Clock source. Indicates the SysTick clock source</description>
                    <bitRange>[2:2]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Uses the IMPLEMENTATION DEFINED external reference clock</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Uses the PE clock</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>TICKINT</name>
                    <description>Tick interrupt</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Count to 0 does not affect the SysTick exception status</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Count to 0 changes the SysTick exception status to pending</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>ENABLE</name>
                    <description>SysTick enable. Indicates the enabled status of the SysTick counter</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Counter is disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Counter is enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>SysTick Current Value Register</name>
                <displayName>SYST_CVR</displayName>
                <description>Reads or clears the SysTick timer current counter value for the selected Security state</description>
                <addressOffset>0x8</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>CURRENT</name>
                    <description>Current counter value</description>
                    <bitRange>[23:0]</bitRange>
                  </field>
                  <field>
                    <name>CURRENT</name>
                    <description>Reset counter value</description>
                    <bitRange>[23:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>SysTick Reload Value Register</name>
                <displayName>SYST_RVR</displayName>
                <description>Provides access SysTick timer counter reload value for the selected Security state</description>
                <addressOffset>0x4</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>RELOAD</name>
                    <description>Counter reload value</description>
                    <bitRange>[23:0]</bitRange>
                  </field>
                </fields>
              </register>
            </registers>
          </peripheral>
          <peripheral>
            <name>NVIC</name>
            <description>Nested Vectored Interrupt Controller</description>
            <groupName></groupName>
            <baseAddress>0xE000E100</baseAddress>
            <addressBlock>
              <offset>0x0</offset>
              <size>0x380</size>
              <usage>registers</usage>
            </addressBlock>
            <registers>
              <register>
                <name>Interrupt Active Bit Register %s</name>
                <displayName>NVIC_IABR_%s</displayName>
                <description>For each group of 32 interrupts, shows the active state of each interrupt</description>
                <addressOffset>0x200</addressOffset>
                <dim>15</dim>
                <dimIncrement>4</dimIncrement>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>ACTIVE_%s</name>
                    <description>Active state. For ACTIVE[m] in NVIC_IABRn, indicates the active state for interrupt 32n+m</description>
                    <bitRange>[31:0]</bitRange>
                    <dim>32</dim>
                    <dimIncrement>1</dimIncrement>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Interrupt not active</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Interrupt is active</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Interrupt Clear Enable Register %s</name>
                <displayName>NVIC_ICER_%s</displayName>
                <description>Clears or reads the enabled state of each group of 32 interrupts</description>
                <addressOffset>0x80</addressOffset>
                <dim>15</dim>
                <dimIncrement>4</dimIncrement>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>CLRENA_%s</name>
                    <description>Clear enable. For CLRENA[m] in NVIC_ICERn, allows interrupt 32n + m to be disabled</description>
                    <bitRange>[31:0]</bitRange>
                    <dim>32</dim>
                    <dimIncrement>1</dimIncrement>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>No effect</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Disable interrupt 32n + m</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Interrupt Clear Pending Register %s</name>
                <displayName>NVIC_ICPR_%s</displayName>
                <description>Clears or reads the pending state of each group of 32 interrupts</description>
                <addressOffset>0x180</addressOffset>
                <dim>15</dim>
                <dimIncrement>4</dimIncrement>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>CLRPEND_%s</name>
                    <description>Clear pending. For CLRPEND[m] in NVIC_ICPRn, allows interrupt 32n + m to be unpended</description>
                    <bitRange>[31:0]</bitRange>
                    <dim>32</dim>
                    <dimIncrement>1</dimIncrement>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>No effect</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Clear pending state of interrupt 32n + m</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Interrupt Priority Register %s</name>
                <displayName>NVIC_IPR_%s</displayName>
                <description>Sets or reads interrupt priorities</description>
                <addressOffset>0x300</addressOffset>
                <dim>123</dim>
                <dimIncrement>4</dimIncrement>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>PRI_Nm</name>
                    <description>Priority 'N'+m</description>
                    <bitRange>[0:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Interrupt Set Enable Register %s</name>
                <displayName>NVIC_ISER_%s</displayName>
                <description>Enables or reads the enabled state of each group of 32 interrupts</description>
                <addressOffset>0x0</addressOffset>
                <dim>15</dim>
                <dimIncrement>4</dimIncrement>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>SETENA_%s</name>
                    <description>Set enable. For SETENA[m] in NVIC_ISERn, allows interrupt 32n + m to be set enabled</description>
                    <bitRange>[31:0]</bitRange>
                    <dim>32</dim>
                    <dimIncrement>1</dimIncrement>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>No effect</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Enable interrupt 32n + m</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Interrupt Set Pending Register %s</name>
                <displayName>NVIC_ISPR_%s</displayName>
                <description>Enables or reads the pending state of each group of 32 interrupts</description>
                <addressOffset>0x100</addressOffset>
                <dim>15</dim>
                <dimIncrement>4</dimIncrement>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>SETPEND_%s</name>
                    <description>Set pending. For SETPEND[m] in NVIC_ISPRn, allows interrupt 32n + m to be set pending</description>
                    <bitRange>[31:0]</bitRange>
                    <dim>32</dim>
                    <dimIncrement>1</dimIncrement>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>No effect</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Pend interrupt 32n + m</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Interrupt Target Non-secure Register %s</name>
                <displayName>NVIC_ITNS_%s</displayName>
                <description>For each group of 32 interrupts, determines whether each interrupt targets Non-secure or Secure state</description>
                <addressOffset>0x280</addressOffset>
                <dim>15</dim>
                <dimIncrement>4</dimIncrement>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>ITNS_%s</name>
                    <description>Interrupt Targets Non-secure</description>
                    <bitRange>[31:0]</bitRange>
                    <dim>32</dim>
                    <dimIncrement>1</dimIncrement>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Interrupt targets Secure state</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Interrupt targets Non-secure state</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
            </registers>
          </peripheral>
          <peripheral>
            <name>SCB</name>
            <description>System Control Block</description>
            <groupName></groupName>
            <baseAddress>0xE000ED00</baseAddress>
            <addressBlock>
              <offset>0x0</offset>
              <size>0x90</size>
              <usage>registers</usage>
            </addressBlock>
            <registers>
              <register>
                <name>CPUID Base Register</name>
                <displayName>CPUID</displayName>
                <description>Provides identification information for the PE, including an implementer code for the device and a device ID number</description>
                <addressOffset>0x0</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>Implementer</name>
                    <description>Implementer code. This field must hold an implementer code that has been assigned by ARM</description>
                    <bitRange>[31:24]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>'A': ARM Limited</description>
                        <value>65</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>Variant</name>
                    <description>Variant number. IMPLEMENTATION DEFINED variant number</description>
                    <bitRange>[23:20]</bitRange>
                  </field>
                  <field>
                    <name>Architecture</name>
                    <description>Architecture version. Defines the Architecture implemented by the PE</description>
                    <bitRange>[19:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>ARMv8-M architecture without Main Extension</description>
                        <value>12</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>ARMv8-M architecture with Main Extension</description>
                        <value>15</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>PartNo</name>
                    <description>Part number. IMPLEMENTATION DEFINED primary part number for the device</description>
                    <bitRange>[15:4]</bitRange>
                  </field>
                  <field>
                    <name>Revision</name>
                    <description>Revision number. IMPLEMENTATION DEFINED revision number for the device</description>
                    <bitRange>[3:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Interrupt Control and State Register</name>
                <displayName>ICSR</displayName>
                <description>Controls and provides status information for NMI, PendSV, SysTick and interrupts</description>
                <addressOffset>0x4</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>PENDNMISET</name>
                    <description>Pend NMI set. Allows the NMI exception to be set as pending</description>
                    <bitRange>[31:31]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>No effect</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Sets the NMI exception pending</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>PENDNMISET</name>
                    <description>Pend NMI set. Indicates whether the NMI exception is pending</description>
                    <bitRange>[31:31]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>NMI exception not pending</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>NMI exception pending</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>PENDNMICLR</name>
                    <description>Pend NMI clear. Allows the NMI exception pend state to be cleared</description>
                    <bitRange>[30:30]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>No effect</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Clear pending status</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>PENDSVSET</name>
                    <description>Pend PendSV set. Allows the PendSV exception for the selected Security state to be set as pending</description>
                    <bitRange>[28:28]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>No effect</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Sets the PendSV exception pending</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>PENDSVSET</name>
                    <description>Pend PendSV set. Indicates whether the PendSV for the selected Security state exception is pending</description>
                    <bitRange>[28:28]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>PendSV exception not pending</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>PendSV exception pending</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>PENDSVCLR</name>
                    <description>Pend PendSV clear</description>
                    <bitRange>[27:27]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>No effect</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Clear pending status</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>PENDSTSET</name>
                    <description>Pend SysTick set. Allows the SysTick for the selected Security state exception to be set as pending</description>
                    <bitRange>[26:26]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>No effect</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Sets the SysTick exception for the selected Security state pending</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>PENDSTSET</name>
                    <description>Pend SysTick set. Indicates whether the SysTick for the selected Security state exception is pending</description>
                    <bitRange>[26:26]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>SysTick exception not pending</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>SysTick exception pending</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>PENDSTCLR</name>
                    <description>Pend SysTick clear</description>
                    <bitRange>[25:25]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>No effect</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Clear pending status</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>STTNS</name>
                    <description>SysTick Targets Non-secure</description>
                    <bitRange>[24:24]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>SysTick is Secure</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>SysTick is Non-secure</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>ISRPREEMPT</name>
                    <description>Interrupt preempt</description>
                    <bitRange>[23:23]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Will not service</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Will service a pending exception</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>ISRPENDING</name>
                    <description>Interrupt pending. Indicates whether an external interrupt, generated by the NVIC, is pending</description>
                    <bitRange>[22:22]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>No external interrupt pending</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>External interrupt pending</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>VECTPENDING</name>
                    <description>Vector pending. The exception number of the highest priority pending and enabled interrupt</description>
                    <bitRange>[20:12]</bitRange>
                  </field>
                  <field>
                    <name>RETTOBASE</name>
                    <description>Return to base. In Handler mode, indicates whether there is more than one active exception</description>
                    <bitRange>[11:11]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>There is more than one active exception</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>There is only one active exception</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>VECTACTIVE</name>
                    <description>Vector active. The exception number of the current executing exception</description>
                    <bitRange>[8:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Vector Table Offset Register</name>
                <displayName>VTOR</displayName>
                <description>Holds the vector table address for the selected Security state</description>
                <addressOffset>0x8</addressOffset>
                <access>read-write</access>
              </register>
              <register>
                <name>Application Interrupt and Reset Control Register</name>
                <displayName>AIRCR</displayName>
                <description>Sets or returns interrupt control and reset configuration</description>
                <addressOffset>0xC</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>VECTKEY</name>
                    <description>Vector key. Writes to the AIRCR must be accompanied by a write of the value 0x05FA to this field</description>
                    <bitRange>[31:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Permit write to AIRCR fields</description>
                        <value>1530</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>VECTKEYSTAT</name>
                    <description>Vector key status. Returns the bitwise inverse of the value required to be written to VECTKEY</description>
                    <bitRange>[31:16]</bitRange>
                  </field>
                  <field>
                    <name>ENDIANNESS</name>
                    <description>Data endianness. Indicates how the PE interprets the memory system data endianness</description>
                    <bitRange>[15:15]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Little-endian</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Big-endian</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>PRIS</name>
                    <description>Prioritize Secure exceptions</description>
                    <bitRange>[14:14]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Priority ranges of Secure and Non-secure exceptions are identical</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Non-secure exceptions are de-prioritized</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>BFHFNMINS</name>
                    <description>BusFault, HardFault, and NMI Non-secure enable</description>
                    <bitRange>[13:13]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>BusFault, HardFault, and NMI are Secure</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>BusFault and NMI are Non-secure and exceptions can target Non-secure HardFault</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>PRIGROUP</name>
                    <description>Priority grouping</description>
                    <bitRange>[10:8]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Group priority [7:1], subpriority [0]</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Group priority [7:2], subpriority [1:0]</description>
                        <value>1</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Group priority [7:3], subpriority [2:0]</description>
                        <value>2</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Group priority [7:4], subpriority [3:0]</description>
                        <value>3</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Group priority [7:5], subpriority [4:0]</description>
                        <value>4</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Group priority [7:6], subpriority [5:0]</description>
                        <value>5</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SYSRESETREQS</name>
                    <description>System reset request Secure only</description>
                    <bitRange>[3:3]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>SYSRESETREQ functionality is available to both Security states</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>SYSRESETREQ functionality is only available to Secure state</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SYSRESETREQ</name>
                    <description>System reset request. This bit allows software or a debugger to request a system reset</description>
                    <bitRange>[2:2]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Do not request a system reset</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Request a system reset</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>VECTCLRACTIVE</name>
                    <description>Clear active state</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Do not clear active state</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Clear active state</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>System Control Register</name>
                <displayName>SCR</displayName>
                <description>Sets or returns system control data</description>
                <addressOffset>0x10</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>SEVONPEND</name>
                    <description>Send event on pend</description>
                    <bitRange>[4:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Transitions from inactive to pending are not wakeup events</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Transitions from inactive to pending are wakeup events</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SLEEPDEEPS</name>
                    <description>Sleep deep secure</description>
                    <bitRange>[3:3]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>The SLEEPDEEP bit accessible from both Security states</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>The SLEEPDEEP bit behaves as RAZ/WI when accessed from the Non-secure state</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SLEEPDEEP</name>
                    <description>Sleep deep. Provides a qualifying hint indicating that waking from sleep might take longer</description>
                    <bitRange>[2:2]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Selected sleep state is not deep sleep</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Selected sleep state is deep sleep</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SLEEPONEXIT</name>
                    <description>Sleep on exit</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Enter sleep state disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Enter sleep state permitted</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Configuration and Control Register</name>
                <displayName>CCR</displayName>
                <description>Sets or returns configuration and control data</description>
                <addressOffset>0x14</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>BP</name>
                    <description>Branch prediction enable. Enables program flow prediction for the selected Security state</description>
                    <bitRange>[18:18]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Program flow prediction disabled for the selected Security state</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Program flow prediction enabled for the selected Security state</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>IC</name>
                    <description>Instruction cache enable. This is a global enable bit for instruction caches in the selected Security state.</description>
                    <bitRange>[17:17]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Instruction caches disabled for the selected Security state</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Instruction caches enabled for the selected Security state</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>DC</name>
                    <description>Data cache enable. Enables data caching of all data accesses to Normal memory for the selected security state</description>
                    <bitRange>[16:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Data caching disabled for the selected Security state</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Data caching enabled for the selected Security state</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>STKOFHFNMIGN</name>
                    <description>Stack overflow in HardFault and NMI ignore. Controls the effect of a stack limit violation while executing at a requested priority less than 0 for the Security state with which the stack limit register is associated</description>
                    <bitRange>[10:10]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Stack limit faults not ignored</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Stack limit faults at requested priorities of less than 0 ignored</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>BFHFNMIGN</name>
                    <description>BusFault in HardFault or NMI ignore. Determines the effect of precise BusFaults on handlers running at a requested priority less than 0</description>
                    <bitRange>[8:8]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Precise BusFaults not ignored</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Precise BusFaults at requested priorities of less than 0 ignored</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>DIV_0_TRP</name>
                    <description>Divide by zero trap. Controls the generation of a DIVBYZERO UsageFault when attempting to perform integer division by zero</description>
                    <bitRange>[4:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>DIVBYZERO UsageFault generation disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>DIVBYZERO UsageFault generation enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>UNALIGN_TRP</name>
                    <description>Unaligned trap. Controls the trapping of unaligned word or halfword accesses</description>
                    <bitRange>[3:3]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Unaligned accesses permitted from LDR, LDRH, STR, and STRH</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Any unaligned transaction generates an UNALIGNED UsageFault</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>USERSETMPEND</name>
                    <description>User set main pending. Determines whether unprivileged accesses are permitted to pend interrupts via the STIR</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Unprivileged accesses to the STIR generate a fault</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Unprivileged accesses to the STIR are permitted</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>System Handler Priority Register 1</name>
                <displayName>SHPR1</displayName>
                <description>Sets or returns priority for system handlers 4 - 7</description>
                <addressOffset>0x18</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>PRI_7</name>
                    <description>Priority 7. Priority of system handler 7, SecureFault</description>
                    <bitRange>[31:24]</bitRange>
                  </field>
                  <field>
                    <name>PRI_6</name>
                    <description>Priority 6. Priority of system handler 6, UsageFault</description>
                    <bitRange>[23:16]</bitRange>
                  </field>
                  <field>
                    <name>PRI_5</name>
                    <description>Priority 5. Priority of system handler 5, BusFault</description>
                    <bitRange>[15:8]</bitRange>
                  </field>
                  <field>
                    <name>PRI_4</name>
                    <description>Priority 4. Priority of system handler 4, MemManage</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>System Handler Priority Register 2</name>
                <displayName>SHPR2</displayName>
                <description>Sets or returns priority for system handlers 8 - 11</description>
                <addressOffset>0x1C</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>PRI_11</name>
                    <description>Priority 11. Priority of system handler 11, SVCall</description>
                    <bitRange>[31:24]</bitRange>
                  </field>
                  <field>
                    <name>PRI_10</name>
                    <description>Reserved, RES0</description>
                    <bitRange>[23:16]</bitRange>
                  </field>
                  <field>
                    <name>PRI_9</name>
                    <description>Reserved, RES0</description>
                    <bitRange>[15:8]</bitRange>
                  </field>
                  <field>
                    <name>PRI_8</name>
                    <description>Reserved, RES0</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>System Handler Priority Register 3</name>
                <displayName>SHPR3</displayName>
                <description>Sets or returns priority for system handlers 12 - 15</description>
                <addressOffset>0x20</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>PRI_15</name>
                    <description>Priority 15. Priority of system handler 15, SysTick</description>
                    <bitRange>[31:24]</bitRange>
                  </field>
                  <field>
                    <name>PRI_14</name>
                    <description>Priority 14. Priority of system handler 14, PendSV</description>
                    <bitRange>[23:16]</bitRange>
                  </field>
                  <field>
                    <name>PRI_13</name>
                    <description>Reserved, RES0</description>
                    <bitRange>[15:8]</bitRange>
                  </field>
                  <field>
                    <name>PRI_12</name>
                    <description>Priority 12. Priority of system handler 12, DebugMonitor</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>System Handler Control and State Register</name>
                <displayName>SHCSR</displayName>
                <description>Provides access to the active and pending status of system exceptions</description>
                <addressOffset>0x24</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>HARDFAULTPENDED</name>
                    <description>HardFault exception pended state</description>
                    <bitRange>[21:21]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>HardFault exception not pending for the selected Security state</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>HardFault exception pending for the selected Security state</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SECUREFAULTPENDED</name>
                    <description>SecureFault exception pended state</description>
                    <bitRange>[20:20]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>SecureFault exception not pending</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>SecureFault exception pending</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SECUREFAULTENA</name>
                    <description>SecureFault exception enable</description>
                    <bitRange>[19:19]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>SecureFault exception disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>SecureFault exception enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>USGFAULTENA</name>
                    <description>UsageFault exception enable</description>
                    <bitRange>[18:18]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>UsageFault exception disabled for the selected Security state</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>UsageFault exception enabled for the selected Security state</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>BUSFAULTENA</name>
                    <description>BusFault exception enable. The value of this bit defines whether the BusFault exception is enabled</description>
                    <bitRange>[17:17]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>BusFault exception disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>BusFault exception enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>MEMFAULTENA</name>
                    <description>MemManage exception enable</description>
                    <bitRange>[16:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>MemManage exception disabled for the selected Security state</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>MemManage exception enabled for the selected Security state</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SVCALLPENDED</name>
                    <description>SVCall exception pended state</description>
                    <bitRange>[15:15]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>SVCall exception not pending for the selected Security state</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>SVCall exception pending for the selected Security state</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>BUSFAULTPENDED</name>
                    <description>BusFault exception pended state</description>
                    <bitRange>[14:14]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>BusFault exception not pending</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>BusFault exception pending</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>MEMFAULTPENDED</name>
                    <description>MemManage exception pended state</description>
                    <bitRange>[13:13]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>MemManage exception not pending for the selected Security state</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>MemManage exception pending for the selected Security state</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>USGFAULTPENDED</name>
                    <description>UsageFault exception pended state</description>
                    <bitRange>[12:12]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>UsageFault exception not pending for the selected Security state</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>UsageFault exception pending for the selected Security state</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SYSTICKACT</name>
                    <description>SysTick exception active state</description>
                    <bitRange>[11:11]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>SysTick exception not active for the selected Security state</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>SysTick exception active for the selected Security state</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>PENDSVACT</name>
                    <description>PendSV exception active state</description>
                    <bitRange>[10:10]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>PendSV exception not active for the selected Security state</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>PendSV exception active for the selected Security state</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>MONITORACT</name>
                    <description>DebugMonitor exception active state</description>
                    <bitRange>[8:8]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>DebugMonitor exception not active</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>DebugMonitor exception active</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SVCALLACT</name>
                    <description>SVCall exception active state</description>
                    <bitRange>[7:7]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>SVCall exception not active for the selected Security state</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>SVCall exception active for the selected Security state</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>NMIACT</name>
                    <description>NMI exception active state</description>
                    <bitRange>[5:5]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>NMI exception not active</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>NMI exception active</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SECUREFAULTACT</name>
                    <description>SecureFault exception active state</description>
                    <bitRange>[4:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>SecureFault exception not active</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>SecureFault exception active</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>USGFAULTACT</name>
                    <description>UsageFault exception active state for the selected Security state</description>
                    <bitRange>[3:3]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>UsageFault exception not active for the selected Security state</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>UsageFault exception active for the selected Security state</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>HARDFAULTACT</name>
                    <description>HardFault exception active state</description>
                    <bitRange>[2:2]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>HardFault exception not active for the selected Security state</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>HardFault exception active for the selected Security state</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>BUSFAULTACT</name>
                    <description>BusFault exception active state</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>BusFault exception not active</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>BusFault exception active</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>MEMFAULTACT</name>
                    <description>MemManage exception active state for the selected Security state</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>MemManage exception not active for the selected Security state</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>MemManage exception active for the selected Security state</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Configurable Fault Status Register</name>
                <displayName>CFSR</displayName>
                <description>Contains the three Configurable Fault Status Registers</description>
                <addressOffset>0x28</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>UFSR</name>
                    <description>UsageFault Status Register. Provides information on UsageFault exceptions</description>
                    <bitRange>[31:16]</bitRange>
                  </field>
                  <field>
                    <name>BFSR</name>
                    <description>BusFault Status Register. Provides information on BusFault exceptions</description>
                    <bitRange>[15:8]</bitRange>
                  </field>
                  <field>
                    <name>MMFSR</name>
                    <description>MemManage Fault Status Register. Provides information on MemManage exceptions</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Usage Fault Status Register</name>
                <displayName>UFSR</displayName>
                <description>Provides information on UsageFault exceptions</description>
                <addressOffset>0x28</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>DIVBYZERO</name>
                    <description>Divide by zero flag. Indicates whether an integer division by zero error has occurred</description>
                    <bitRange>[25:25]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Error has not occurred</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Error has occurred</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>UNALIGNED</name>
                    <description>Unaligned access flag. Indicates whether an unaligned access error has occurred</description>
                    <bitRange>[24:24]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Error has not occurred</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Error has occurred</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>STKOF</name>
                    <description>Stack overflow flag. Indicates whether a stack overflow error has occurred</description>
                    <bitRange>[20:20]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Error has not occurred</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Error has occurred</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>NOCP</name>
                    <description>No coprocessor flag. Indicates whether a coprocessor disabled or not present error has occurred</description>
                    <bitRange>[19:19]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Error has not occurred</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Error has occurred</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>INVPC</name>
                    <description>Invalid PC flag. Indicates whether an integrity check error has occurred</description>
                    <bitRange>[18:18]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Error has not occurred</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Error has occurred</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>INVSTATE</name>
                    <description>Invalid state flag. Indicates whether an EPSR.T or EPSR.IT validity error has occurred</description>
                    <bitRange>[17:17]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Error has not occurred</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Error has occurred</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>UNDEFINSTR</name>
                    <description>Undefined instruction flag. Indicates whether an undefined instruction error has occurred</description>
                    <bitRange>[16:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Error has not occurred</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Error has occurred</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Bus Fault Status Register</name>
                <displayName>BFSR</displayName>
                <description>Provides information on BusFault exceptions</description>
                <addressOffset>0x28</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>BFARVALID</name>
                    <description>BFAR valid. Indicates validity of the contents of the BFAR register</description>
                    <bitRange>[15:15]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>BFAR content not valid</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>BFAR content valid</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>LSPERR</name>
                    <description>Lazy state preservation error. Records whether a BusFault occurred during FP lazy state preservation</description>
                    <bitRange>[13:13]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>No BusFault occurred during FP lazy state preservation</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>BusFault occurred during FP lazy state preservation</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>STKERR</name>
                    <description>Stack error. Records whether a derived BusFault occurred during exception entry stacking</description>
                    <bitRange>[12:12]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>No derived BusFault occurred</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Derived BusFault occurred during exception entry</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>UNSTKERR</name>
                    <description>Unstack error. Records whether a derived BusFault occurred during exception return unstacking</description>
                    <bitRange>[11:11]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>No derived BusFault occurred</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Derived BusFault occurred during exception return</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>IMPRECISERR</name>
                    <description>Imprecise error. Records whether an imprecise data access error has occurred</description>
                    <bitRange>[10:10]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>No imprecise data access error has occurred</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Imprecise data access error has occurred</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>PRECISERR</name>
                    <description>Precise error. Records whether a precise data access error has occurred</description>
                    <bitRange>[9:9]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>No precise data access error has occurred</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Precise data access error has occurred</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>IBUSERR</name>
                    <description>Instruction bus error. Records whether a BusFault on an instruction prefetch has occurred</description>
                    <bitRange>[8:8]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>No BusFault on instruction prefetch has occurred</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>A BusFault on an instruction prefetch has occurred</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>MemManage Fault Status Register</name>
                <displayName>MMFSR</displayName>
                <description>Provides information on MemManage exceptions</description>
                <addressOffset>0x28</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>MMARVALID</name>
                    <description>MMFAR valid flag. Indicates validity of the MMFAR register</description>
                    <bitRange>[7:7]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>MMFAR content not valid</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>MMFAR content valid</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>MLSPERR</name>
                    <description>MemManage lazy state preservation error flag. Records whether a MemManage fault occurred during FP lazy state preservation</description>
                    <bitRange>[5:5]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>No MemManage occurred during FP lazy state preservation</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>MemManage occurred during FP lazy state preservation</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>MSTKERR</name>
                    <description>MemManage stacking error flag. Records whether a derived MemManage fault occurred during exception entry stacking</description>
                    <bitRange>[4:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>No derived MemManage occurred</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Derived MemManage occurred during exception entry</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>MUNSTKERR</name>
                    <description>MemManage unstacking error flag. Records whether a derived MemManage fault occurred during exception return unstacking</description>
                    <bitRange>[3:3]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>No derived MemManage fault occurred</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Derived MemManage fault occurred during exception return</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>DACCVIOL</name>
                    <description>Data access violation flag. Records whether a data access violation has occurred</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>No MemManage fault on data access has occurred</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>MemManage fault on data access has occurred</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>IACCVIOL</name>
                    <description>Instruction access violation. Records whether an instruction related memory access violation has occurred</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>No MemManage fault on instruction access has occurred</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>MemManage fault on instruction access has occurred</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>HardFault Status Register</name>
                <displayName>HFSR</displayName>
                <description>Shows the cause of any HardFaults</description>
                <addressOffset>0x2C</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>DEBUGEVT</name>
                    <description>Debug event. Indicates when a debug event has occurred</description>
                    <bitRange>[31:31]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>No debug event has occurred</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Debug event has occurred. The Debug Fault Status Register has been updated</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>FORCED</name>
                    <description>Forced</description>
                    <bitRange>[30:30]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>No priority escalation has occurred</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Processor has escalated a configurable-priority exception to HardFault</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>VECTTBL</name>
                    <description>Vector table</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>No vector table read fault has occurred</description>
                        <value>0</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Debug Fault Status Register</name>
                <displayName>DFSR</displayName>
                <description>Shows which debug event occurred</description>
                <addressOffset>0x30</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>EXTERNAL</name>
                    <description>External event. Indicates whether an External debug request debug event has occurred</description>
                    <bitRange>[4:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Debug event has not occurred</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Debug event has occurred</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>VCATCH</name>
                    <description>Vector Catch event. Indicates whether a Vector catch debug event has occurred</description>
                    <bitRange>[3:3]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Debug event has not occurred</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Debug event has occurred</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>DWTTRAP</name>
                    <description>Watchpoint event. Indicates whether a Watchpoint debug event has occurred</description>
                    <bitRange>[2:2]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Debug event has not occurred</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Debug event has occurred</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>BKPT</name>
                    <description>Breakpoint event. Indicates whether a breakpoint debug event has occurred</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Debug event has not occurred</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Debug event has occurred</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>HALTED</name>
                    <description>Halt or step event</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Debug event has not occurred</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Debug event has occurred</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>MemManage Fault Address Register</name>
                <displayName>MMFAR</displayName>
                <description>Shows the address of the memory location that caused an MPU fault</description>
                <addressOffset>0x34</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>ADDRESS</name>
                    <description>Data address for an MemManage fault</description>
                    <bitRange>[31:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>BusFault Address Register</name>
                <displayName>BFAR</displayName>
                <description>Shows the address associated with a precise data access BusFault</description>
                <addressOffset>0x38</addressOffset>
                <access>read-write</access>
              </register>
              <register>
                <name>Auxiliary Fault Status Register</name>
                <displayName>AFSR</displayName>
                <description>Provides IMPLEMENTATION DEFINED fault status information</description>
                <addressOffset>0x3C</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>IMPLEMENTATION DEFINED</name>
                    <description>IMPLEMENTATION DEFINED. The contents of this field are IMPLEMENTATION DEFINED</description>
                    <bitRange>[31:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Processor Feature Register 0</name>
                <displayName>ID_PFR0</displayName>
                <description>Gives top-level information about the instruction set supported by the PE</description>
                <addressOffset>0x40</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>State1</name>
                    <description>State one. T32 instruction set support</description>
                    <bitRange>[7:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>T32 instruction set including Thumb-2 Technology implemented</description>
                        <value>3</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>State0</name>
                    <description>State two. A32 instruction set support</description>
                    <bitRange>[3:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>A32 instruction set not implemented</description>
                        <value>0</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Processor Feature Register 1</name>
                <displayName>ID_PFR1</displayName>
                <description>Gives information about the programmers' model and Extensions support</description>
                <addressOffset>0x44</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>MProgMod</name>
                    <description>M programmers' model. Identifies support for the M-Profile programmers' model support</description>
                    <bitRange>[11:8]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Two-stack programmers' model</description>
                        <value>2</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>Security</name>
                    <description>Security. Identifies whether the Security Extension is implemented</description>
                    <bitRange>[7:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Security Extension not implemented</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Security Extension implemented</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Debug Feature Register 0</name>
                <displayName>ID_DFR0</displayName>
                <description>Provides top level information about the debug system</description>
                <addressOffset>0x48</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>MProfDbg</name>
                    <description>M-profile debug. Indicates the supported M-profile debug architecture</description>
                    <bitRange>[23:20]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Halting debug is not implemented</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>ARMv8-M Debug architecture</description>
                        <value>2</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Auxiliary Feature Register 0</name>
                <displayName>ID_AFR0</displayName>
                <description>Provides information about the IMPLEMENTATION DEFINED features of the PE</description>
                <addressOffset>0x4C</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>IMPDEFm</name>
                    <description>IMPLEMENTATION DEFINED. IMPLEMENTATION DEFINED meaning</description>
                    <bitRange>[0:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Memory Model Feature Register 0</name>
                <displayName>ID_MMFR0</displayName>
                <description>Provides information about the implemented memory model and memory management support</description>
                <addressOffset>0x50</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>AuxReg</name>
                    <description>Auxiliary Registers. Indicates support for Auxiliary Control Registers</description>
                    <bitRange>[23:20]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>No Auxiliary Control Registers</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Auxiliary Control Registers supported</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>TCM</name>
                    <description>Tightly coupled memories. Indicates support for tightly coupled memories (TCMs)</description>
                    <bitRange>[19:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>None supported</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>TCMs supported with IMPLEMENTATION DEFINED control</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>ShareLvl</name>
                    <description>Shareability Levels. Indicates the number of shareability levels implemented</description>
                    <bitRange>[15:12]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>One level of shareability implemented</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Two levels of shareability implemented</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>OuterShr</name>
                    <description>Outermost Shareability. Indicates the outermost shareability domain implemented</description>
                    <bitRange>[11:8]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Implemented as Non-cacheable</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Implemented with hardware coherency support</description>
                        <value>1</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Shareability ignored</description>
                        <value>15</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>PMSA</name>
                    <description>Protected memory system architecture</description>
                    <bitRange>[7:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Supports PMSAv8</description>
                        <value>4</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Memory Model Feature Register 1</name>
                <displayName>ID_MMFR1</displayName>
                <description>Provides information about the implemented memory model and memory management support</description>
                <addressOffset>0x54</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>Memory Model Feature Register 2</name>
                <displayName>ID_MMFR2</displayName>
                <description>Provides information about the implemented memory model and memory management support</description>
                <addressOffset>0x58</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>WFIStall</name>
                    <description>WFI stall. Indicates the support for Wait For Interrupt (WFI) stalling</description>
                    <bitRange>[27:24]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>WFI never stalls</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>WFI has the ability to stall</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Memory Model Feature Register 3</name>
                <displayName>ID_MMFR3</displayName>
                <description>Provides information about the implemented memory model and memory management support</description>
                <addressOffset>0x5C</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>BPMaint</name>
                    <description>Branch predictor maintenance. Indicates the supported branch predictor maintenance</description>
                    <bitRange>[11:8]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>None supported</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Support for invalidate all of branch predictors</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>CMaintSW</name>
                    <description>Cache maintenance set/way. Indicates the supported cache maintenance operations by set/way</description>
                    <bitRange>[7:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>None supported</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Maintenance by set/way operations supported</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>CMaintVA</name>
                    <description>Cache maintenance by address. Indicates the supported cache maintenance operations by address</description>
                    <bitRange>[3:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>None supported</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Maintenance by address and instruction cache invalidate all supported</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Instruction Set Attribute Register 0</name>
                <displayName>ID_ISAR0</displayName>
                <description>Provides information about the instruction set implemented by the PE</description>
                <addressOffset>0x60</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>Divide</name>
                    <description>Divide. Indicates the supported Divide instructions</description>
                    <bitRange>[27:24]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Supports SDIV and UDIV instructions</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>Debug</name>
                    <description>Debug. Indicates the implemented Debug instructions</description>
                    <bitRange>[23:20]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Supports BKPT instruction</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>Coproc</name>
                    <description>Coprocessor. Indicates the supported Coprocessor instructions</description>
                    <bitRange>[19:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>No coprocessor instructions support other than FPU</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Coprocessor instructions supported</description>
                        <value>4</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>3RES04 7BitCount8 11BitField12 15CmpBranch16 19Coproc20 23Debug24 27Divide28 31RES0D1 Register Specification D1</description>
                        <value>0</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>CmpBranch</name>
                    <description>Compare and branch. Indicates the supported combined Compare and Branch instructions</description>
                    <bitRange>[15:12]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Supports CBNZ and CBZ instructions</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>BitField</name>
                    <description>Bit field. Indicates the supported bit field instructions</description>
                    <bitRange>[11:8]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>BFC, BFI, SBFX, and UBFX supported</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>BitCount</name>
                    <description>Bit count. Indicates the supported bit count instructions</description>
                    <bitRange>[7:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>CLZ supported</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Instruction Set Attribute Register 1</name>
                <displayName>ID_ISAR1</displayName>
                <description>Provides information about the instruction set implemented by the PE</description>
                <addressOffset>0x64</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>Interwork</name>
                    <description>Interworking. Indicates the implemented interworking instructions</description>
                    <bitRange>[27:24]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>BLX, BX, and loads to PC interwork</description>
                        <value>2</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>Immediate</name>
                    <description>Immediate. Indicates the implemented for data-processing instructions with long immediates</description>
                    <bitRange>[23:20]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>ADDW, MOVW, MOVT, and SUBW supported</description>
                        <value>2</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>IfThen</name>
                    <description>If-Then. Indicates the implemented If-Then instructions</description>
                    <bitRange>[19:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>IT instruction supported</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>Extend</name>
                    <description>Extend. Indicates the implemented Extend instructions</description>
                    <bitRange>[15:12]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>SXTB, SXTH, UXTB, and UXTH</description>
                        <value>1</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Adds SXTB16, SXTAB, SXTAB16, SXTAH, UXTB16, UXTAB, UXTAB16, and UXTAH, DSP Extension only</description>
                        <value>2</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Instruction Set Attribute Register 2</name>
                <displayName>ID_ISAR2</displayName>
                <description>Provides information about the instruction set implemented by the PE</description>
                <addressOffset>0x68</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>Reversal</name>
                    <description>Reversal. Indicates the implemented Reversal instructions</description>
                    <bitRange>[31:28]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>REV, REV16, REVSH and RBIT instructions supported</description>
                        <value>2</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>MultU</name>
                    <description>Multiply unsigned. Indicates the implemented advanced unsigned Multiply instructions</description>
                    <bitRange>[23:20]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>UMULL and UMLAL</description>
                        <value>1</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Adds UMAAL, DSP Extension only</description>
                        <value>2</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>MultS</name>
                    <description>Multiply signed. Indicates the implemented advanced signed Multiply instructions</description>
                    <bitRange>[19:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>SMULL and SMLAL</description>
                        <value>1</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Adds all saturating and DSP signed multiplies, DSP Extension only</description>
                        <value>3</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>Mult</name>
                    <description>Multiplies. Indicates the implemented additional Multiply instructions</description>
                    <bitRange>[15:12]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>MUL, MLA, and MLS</description>
                        <value>2</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>MultiAccessInt</name>
                    <description>Multi-access instructions. Indicates the support for interruptible multi-access instructions</description>
                    <bitRange>[11:8]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>No support. LDM and STM instructions are not interruptible</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>LDM and STM instructions are restartable</description>
                        <value>1</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>LDM and STM instructions are continuable</description>
                        <value>2</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>MemHint</name>
                    <description>Memory hints. Indicates the implemented Memory hint instructions</description>
                    <bitRange>[7:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>PLI and PLD instructions implemented</description>
                        <value>3</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>LoadStore</name>
                    <description>Load/store. Indicates the implemented additional load/store instructions</description>
                    <bitRange>[3:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Supports load-acquire, store-release, and exclusive load and store instructions</description>
                        <value>2</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Instruction Set Attribute Register 3</name>
                <displayName>ID_ISAR3</displayName>
                <description>Provides information about the instruction set implemented by the PE</description>
                <addressOffset>0x6C</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>TrueNOP</name>
                    <description>True no-operation. Indicates the implemented true NOP instructions</description>
                    <bitRange>[27:24]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>NOP instruction and compatible hints implemented</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>T32Copy</name>
                    <description>T32 copy. Indicates the support for T32 non flag-setting MOV instructions</description>
                    <bitRange>[23:20]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Encoding T1 of MOV (register) supports copying low register to low register</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>TabBranch</name>
                    <description>Table branch. Indicates the implemented Table Branch instructions</description>
                    <bitRange>[19:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>TBB and TBH implemented</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SynchPrim</name>
                    <description>Synchronization primitives. Used in conjunction with ID_ISAR4</description>
                    <bitRange>[15:12]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>LDREX, STREX, LDREXB, STREXB, LDREXH, STREXH, and CLREX implemented</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SVC</name>
                    <description>Supervisor call. Indicates the implemented SVC instructions</description>
                    <bitRange>[11:8]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>SVC instruction implemented</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SIMD</name>
                    <description>Single-instruction, multiple-data. Indicates the implemented SIMD instructions</description>
                    <bitRange>[7:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>SSAT, USAT, and Q-bit implemented</description>
                        <value>1</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Adds all packed arithmetic and GE-bits, DSP Extension only</description>
                        <value>3</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>Saturate</name>
                    <description>Saturate. Indicates the implemented saturating instructions</description>
                    <bitRange>[3:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>None implemented</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>QADD, QDADD, QDSUB, QSUB, and Q-bit implemented, DSP Extension only</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Instruction Set Attribute Register 4</name>
                <displayName>ID_ISAR4</displayName>
                <description>Provides information about the instruction set implemented by the PE</description>
                <addressOffset>0x70</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>PSR_M</name>
                    <description>Program Status Registers M. Indicates the implemented M profile instructions to modify the PSRs</description>
                    <bitRange>[27:24]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>M profile forms of CPS, MRS, and MSR implemented</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SyncPrim_frac</name>
                    <description>Synchronization primitives fractional. Used in conjunction with ID_ISAR3</description>
                    <bitRange>[23:20]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>LDREX, STREX, CLREX, LDREXB, LDREXH, STREXB, and STREXH implemented</description>
                        <value>3</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>Barrier</name>
                    <description>Barrier. Indicates the implemented Barrier instructions</description>
                    <bitRange>[19:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>DMB, DSB, and ISB barrier instructions implemented</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>Writeback</name>
                    <description>Writeback. Indicates the support for writeback addressing modes</description>
                    <bitRange>[11:8]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>All writeback addressing modes supported</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>WithShifts</name>
                    <description>With shifts. Indicates the support for writeback addressing modes</description>
                    <bitRange>[7:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Support for constant shifts on load/store and other instructions</description>
                        <value>3</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>Unpriv</name>
                    <description>Unprivileged. Indicates the implemented unprivileged instructions</description>
                    <bitRange>[3:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>LDRBT, LDRHT, LDRSBT, LDRSHT, LDRT, STRBT, STRHT, and STRT implemented</description>
                        <value>2</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Instruction Set Attribute Register 5</name>
                <displayName>ID_ISAR5</displayName>
                <description>Provides information about the instruction set implemented by the PE</description>
                <addressOffset>0x74</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>Cache Level ID Register</name>
                <displayName>CLIDR</displayName>
                <description>Identifies the type of caches implemented and the level of coherency and unification</description>
                <addressOffset>0x78</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>ICB</name>
                    <description>Inner cache boundary. This field indicates the boundary between inner and outer domain</description>
                    <bitRange>[31:30]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Not disclosed in this mechanism</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>L1 cache is the highest inner level</description>
                        <value>1</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>L2 cache is the highest inner level</description>
                        <value>2</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>L3 cache is the highest inner level</description>
                        <value>3</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>LoUU</name>
                    <description>Level of Unification Uniprocessor</description>
                    <bitRange>[29:27]</bitRange>
                  </field>
                  <field>
                    <name>LoC</name>
                    <description>Level of Coherence. This field indicates the Level of Coherence for the cache hierarchy</description>
                    <bitRange>[26:24]</bitRange>
                  </field>
                  <field>
                    <name>LoUIS</name>
                    <description>Level of Unification Inner Shareable</description>
                    <bitRange>[23:21]</bitRange>
                  </field>
                  <field>
                    <name>Ctypem</name>
                    <description>Cache type field m. Indicates the type of cache implemented at level m</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>No cache</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Instruction cache only</description>
                        <value>1</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Data cache only</description>
                        <value>2</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Separate Instruction And Data Caches</description>
                        <value>3</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Unified cache</description>
                        <value>4</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Cache Type Register</name>
                <displayName>CTR</displayName>
                <description>Provides information about the architecture of the caches</description>
                <addressOffset>0x7C</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>CWG</name>
                    <description>Cache Writeback Granule</description>
                    <bitRange>[27:24]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Indicates that this register does not provide Cache Writeback Granule information and either the architectural maximum of 512 w</description>
                        <value>0</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>ERG</name>
                    <description>Exclusives Reservation Granule</description>
                    <bitRange>[23:20]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Indicates that this register does not provide Exclusives Reservation Granule information and the architectural maximum of 512 w</description>
                        <value>0</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>DminLine</name>
                    <description>Data cache minimum line length</description>
                    <bitRange>[19:16]</bitRange>
                  </field>
                  <field>
                    <name>IminLine</name>
                    <description>Instruction cache minimum line length</description>
                    <bitRange>[3:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Current Cache Size ID register</name>
                <displayName>CCSIDR</displayName>
                <description>The CCSIDR provides information about the architecture of the currently selected cache</description>
                <addressOffset>0x80</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>WT</name>
                    <description>Write-Through. Indicates whether the currently selected cache level supports Write-Through</description>
                    <bitRange>[31:31]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Not supported</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Supported</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>WB</name>
                    <description>Writeback. Indicates whether the currently selected cache level supports writeback</description>
                    <bitRange>[30:30]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Not supported</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Supported</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>RA</name>
                    <description>Read-allocate. Indicates whether the currently selected cache level supports read-allocation</description>
                    <bitRange>[29:29]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Not supported</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Supported</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>WA</name>
                    <description>Write-Allocate. Indicates whether the currently selected cache level supports write-allocation</description>
                    <bitRange>[28:28]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Not supported</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Supported</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>NumSets</name>
                    <description>Number of sets. Indicates (Number of sets in the currently selected cache) - 1</description>
                    <bitRange>[27:13]</bitRange>
                  </field>
                  <field>
                    <name>LineSize</name>
                    <description>Line size. Indicates (Log2(Number of words per line in the currently selected cache)) - 2</description>
                    <bitRange>[2:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Cache Size Selection Register</name>
                <displayName>CSSELR</displayName>
                <description>Selects the current Cache Size ID Register, CCSIDR, by specifying the required cache level and the cache type (either instruction or data cache)</description>
                <addressOffset>0x84</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>Level</name>
                    <description>Cache level. Selects which cache level is to be identified</description>
                    <bitRange>[3:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Level 1 cache</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Level 2 cache</description>
                        <value>1</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Level 3 cache</description>
                        <value>2</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Level 4 cache</description>
                        <value>3</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Level 5 cache</description>
                        <value>4</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Level 6 cache</description>
                        <value>5</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Level 7 cache</description>
                        <value>6</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>InD</name>
                    <description>Instruction not data. Selects whether the instruction or the data cache is to be identified</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Data or unified cache</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Instruction cache</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Coprocessor Access Control Register</name>
                <displayName>CPACR</displayName>
                <description>Specifies the access privileges for coprocessors and the FP Extension</description>
                <addressOffset>0x88</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>CP11</name>
                    <description>CP11 Privilege. The value in this field is ignored</description>
                    <bitRange>[23:22]</bitRange>
                  </field>
                  <field>
                    <name>CP10</name>
                    <description>CP10 Privilege. Defines the access rights for the floating-point functionality</description>
                    <bitRange>[21:20]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>All accesses to the FP Extension result in NOCP UsageFault</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Unprivileged accesses to the FP Extension result in NOCP UsageFault</description>
                        <value>1</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Full access to the FP Extension</description>
                        <value>3</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>CPm</name>
                    <description>Coprocessor m privilege. Controls access privileges for coprocessor m</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Access denied. Any attempted access generates a NOCP UsageFault</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Privileged access only. An unprivileged access generates a NOCP UsageFault</description>
                        <value>1</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Full Access</description>
                        <value>3</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Non-secure Access Control Register</name>
                <displayName>NSACR</displayName>
                <description>Defines the Non-secure access permissions for both the FP Extension and coprocessors CP0 to CP7</description>
                <addressOffset>0x8C</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>CP11</name>
                    <description>CP11 access. Enables Non-secure access to the Floating-point Extension</description>
                    <bitRange>[11:11]</bitRange>
                  </field>
                  <field>
                    <name>CP10</name>
                    <description>CP10 access. Enables Non-secure access to the Floating-point Extension</description>
                    <bitRange>[10:10]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Non-secure accesses to the Floating-point Extension generate a NOCP UsageFault</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Non-secure access to the Floating-point Extension permitted</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>CPm</name>
                    <description>CPm access. Enables Non-secure access to coprocessor CPm</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Non-secure accesses to this coprocessor generate a NOCP UsageFault</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Non-secure access to this coprocessor permitted</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
            </registers>
          </peripheral>
          <peripheral>
            <name>MPU</name>
            <description>Memory Protection Unit</description>
            <groupName></groupName>
            <baseAddress>0xE000ED90</baseAddress>
            <addressBlock>
              <offset>0x0</offset>
              <size>0x40</size>
              <usage>registers</usage>
            </addressBlock>
            <registers>
              <register>
                <name>MPU Control Register</name>
                <displayName>MPU_CTRL</displayName>
                <description>Enables the MPU and, when the MPU is enabled, controls whether the default memory map is enabled as a background region for privileged accesses, and whether the MPU is enabled for HardFaults, NM</description>
                <addressOffset>0x4</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>PRIVDEFENA</name>
                    <description>Privileged default enable</description>
                    <bitRange>[2:2]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Use of default memory map disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Use of default memory map enabled for privilege code</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>HFNMIENA</name>
                    <description>HardFault, NMI enable</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>MPU disabled for these handlers</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>MPU enabled for these handlers</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>ENABLE</name>
                    <description>Enable. Enables the MPU</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>The MPU is disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>The MPU is enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>MPU Memory Attribute Indirection Register 0</name>
                <displayName>MPU_MAIR0</displayName>
                <description>Along with MPU_MAIR1, provides the memory attribute encodings corresponding to the AttrIndx values</description>
                <addressOffset>0x30</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>Attrm</name>
                    <description>Attribute m. Memory attribute encoding for MPU regions with an AttrIndx of m</description>
                    <bitRange>[0:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>MPU Memory Attribute Indirection Register 1</name>
                <displayName>MPU_MAIR1</displayName>
                <description>Along with MPU_MAIR0, provides the memory attribute encodings corresponding to the AttrIndx values</description>
                <addressOffset>0x34</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>Attrm</name>
                    <description>Attribute m. Memory attribute encoding for MPU regions with an AttrIndx of m</description>
                    <bitRange>[0:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>MPU Region Base Address Register</name>
                <displayName>MPU_RBAR</displayName>
                <description>Provides indirect read and write access to the base address of the currently selected MPU region for the selected Security state</description>
                <addressOffset>0xC</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>BASE</name>
                    <description>Base address. Contains bits [31:5] of the lower inclusive limit of the selected MPU memory region</description>
                    <bitRange>[31:5]</bitRange>
                  </field>
                  <field>
                    <name>SH</name>
                    <description>Shareability. Defines the Shareability domain of this region for Normal memory</description>
                    <bitRange>[4:3]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Non-shareable</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Outer Shareable</description>
                        <value>2</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Inner Shareable</description>
                        <value>3</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>AP[2:1]</name>
                    <description>Access permissions. Defines the access permissions for this region</description>
                    <bitRange>[2:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Read/write by privileged code only</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Read/write by any privilege level</description>
                        <value>1</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Read-only by privileged code only</description>
                        <value>2</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Read-only by any privilege level</description>
                        <value>3</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>XN</name>
                    <description>Execute Never. Defines whether code can be executed from this region</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Execution only permitted if read permitted</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Execution not permitted</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>MPU Region Base Address Register Alias %s</name>
                <displayName>MPU_RBAR_A_%s</displayName>
                <description>Provides indirect read and write access to the base address of the MPU region selected by MPU_RNR[7:2]:(n[1:0]) for the selected Security state</description>
                <addressOffset>0x14</addressOffset>
                <dim>3</dim>
                <dimIncrement>8</dimIncrement>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>BASE</name>
                    <description>Base address. Contains bits [31:5] of the lower inclusive limit of the selected MPU memory region</description>
                    <bitRange>[31:5]</bitRange>
                  </field>
                  <field>
                    <name>SH</name>
                    <description>Shareability. Defines the Shareability domain of this region for Normal memory</description>
                    <bitRange>[4:3]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Non-shareable</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Outer Shareable</description>
                        <value>2</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Inner Shareable</description>
                        <value>3</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>AP[2:1]</name>
                    <description>Access permissions. Defines the access permissions for this region</description>
                    <bitRange>[2:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Read/write by privileged code only</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Read/write by any privilege level</description>
                        <value>1</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Read-only by privileged code only</description>
                        <value>2</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>XN</name>
                    <description>Execute Never. Defines whether code can be executed from this region</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Execution only permitted if read permitted</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Execution not permitted</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>MPU Region Limit Address Register</name>
                <displayName>MPU_RLAR</displayName>
                <description>Provides indirect read and write access to the limit address of the currently selected MPU region for the selected Security state</description>
                <addressOffset>0x10</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>LIMIT</name>
                    <description>Limit address. Contains bits [31:5] of the upper inclusive limit of the selected MPU memory region</description>
                    <bitRange>[31:5]</bitRange>
                  </field>
                  <field>
                    <name>AttrIndx</name>
                    <description>Attribute index. Associates a set of attributes in the MPU_MAIR0 and MPU_MAIR1 fields</description>
                    <bitRange>[3:1]</bitRange>
                  </field>
                  <field>
                    <name>EN</name>
                    <description>Enable. Region enable</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Region disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Region enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>MPU Region Limit Address Register Alias %s</name>
                <displayName>MPU_RLAR_A_%s</displayName>
                <description>Provides indirect read and write access to the limit address of the currently selected MPU region selected by MPU_RNR[7:2]:(n[1:0]) for the selected Security state</description>
                <addressOffset>0x18</addressOffset>
                <dim>3</dim>
                <dimIncrement>8</dimIncrement>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>LIMIT</name>
                    <description>Limit address. Contains bits [31:5] of the upper inclusive limit of the selected MPU memory region</description>
                    <bitRange>[31:5]</bitRange>
                  </field>
                  <field>
                    <name>AttrIndx</name>
                    <description>Attribute index. Associates a set of attributes in the MPU_MAIR0 and MPU_MAIR1 fields</description>
                    <bitRange>[3:1]</bitRange>
                  </field>
                  <field>
                    <name>EN</name>
                    <description>Enable. Region enable</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Region disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Region enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>MPU Region Number Register</name>
                <displayName>MPU_RNR</displayName>
                <description>Selects the region currently accessed by MPU_RBAR and MPU_RLAR</description>
                <addressOffset>0x8</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>REGION</name>
                    <description>Region number. Indicates the memory region accessed by MPU_RBAR and MPU_RLAR</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>MPU Type Register</name>
                <displayName>MPU_TYPE</displayName>
                <description>The MPU Type Register indicates how many regions the MPU for the selected Security state supports</description>
                <addressOffset>0x0</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>DREGION</name>
                    <description>Data regions. Number of regions supported by the MPU</description>
                    <bitRange>[15:8]</bitRange>
                  </field>
                  <field>
                    <name>SEPARATE</name>
                    <description>Separate. Indicates support for separate instructions and data address regions</description>
                    <bitRange>[0:0]</bitRange>
                  </field>
                </fields>
              </register>
            </registers>
          </peripheral>
          <peripheral>
            <name>SAU</name>
            <description>Security Attribution Unit</description>
            <groupName></groupName>
            <baseAddress>0xE000EDD0</baseAddress>
            <addressBlock>
              <offset>0x0</offset>
              <size>0x1C</size>
              <usage>registers</usage>
            </addressBlock>
            <registers>
              <register>
                <name>SAU Control Register</name>
                <displayName>SAU_CTRL</displayName>
                <description>Allows enabling of the Security Attribution Unit</description>
                <addressOffset>0x0</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>ALLNS</name>
                    <description>All Non-secure. When SAU_CTRL</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Memory is marked as Secure and is not Non-secure callable</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Memory is marked as Non-secure</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>ENABLE</name>
                    <description>Enable. Enables the SAU</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>The SAU is disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>The SAU is enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>SAU Region Base Address Register</name>
                <displayName>SAU_RBAR</displayName>
                <description>Provides indirect read and write access to the base address of the currently selected SAU region</description>
                <addressOffset>0xC</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>BADDR</name>
                    <description>Base address. Holds bits [31:5] of the base address for the selected SAU region</description>
                    <bitRange>[31:5]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>SAU Region Limit Address Register</name>
                <displayName>SAU_RLAR</displayName>
                <description>Provides indirect read and write access to the limit address of the currently selected SAU region</description>
                <addressOffset>0x10</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>LADDR</name>
                    <description>Limit address. Holds bits [31:5] of the limit address for the selected SAU region</description>
                    <bitRange>[31:5]</bitRange>
                  </field>
                  <field>
                    <name>NSC</name>
                    <description>Non-secure callable</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Region is not Non-secure callable</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Region is Non-secure callable</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>ENABLE</name>
                    <description>Enable. SAU region enable</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>SAU region is disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>SAU region is enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>SAU Region Number Register</name>
                <displayName>SAU_RNR</displayName>
                <description>Selects the region currently accessed by SAU_RBAR and SAU_RLAR</description>
                <addressOffset>0x8</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>REGION</name>
                    <description>Region number. Indicates the SAU region accessed by SAU_RBAR and SAU_RLAR</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>SAU Type Register</name>
                <displayName>SAU_TYPE</displayName>
                <description>Indicates the number of regions implemented by the Security Attribution Unit</description>
                <addressOffset>0x4</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>SREGION</name>
                    <description>SAU regions. The number of implemented SAU regions</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Secure Fault Address Register</name>
                <displayName>SFAR</displayName>
                <description>Shows the address of the memory location that caused a Security violation</description>
                <addressOffset>0x18</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>ADDRESS</name>
                    <description>Address. The address of an access that caused an attribution unit violation</description>
                    <bitRange>[31:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Secure Fault Status Register</name>
                <displayName>SFSR</displayName>
                <description>Provides information about any security related faults</description>
                <addressOffset>0x14</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>LSERR</name>
                    <description>Lazy state error flag</description>
                    <bitRange>[7:7]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Error has not occurred</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Error has occurred</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SFARVALID</name>
                    <description>Secure fault address valid. This bit is set when the SFAR register contains a valid value</description>
                    <bitRange>[6:6]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>SFAR content not valid</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>SFAR content valid</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>LSPERR</name>
                    <description>Lazy state preservation error flag</description>
                    <bitRange>[5:5]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Error has not occurred</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Error has occurred</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>INVTRAN</name>
                    <description>Invalid transition flag</description>
                    <bitRange>[4:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Error has not occurred</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Error has occurred</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>AUVIOL</name>
                    <description>Attribution unit violation flag</description>
                    <bitRange>[3:3]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Error has not occurred</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Error has occurred</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>INVER</name>
                    <description>Invalid exception return flag. This can be caused by EXC_RETURN</description>
                    <bitRange>[2:2]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Error has not occurred</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Error has occurred</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>INVIS</name>
                    <description>Invalid integrity signature flag</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Error has not occurred</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Error has occurred</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>INVEP</name>
                    <description>Invalid entry point</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Error has not occurred</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Error has occurred</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
            </registers>
          </peripheral>
          <peripheral>
            <name>DCB</name>
            <description>Debug Control Block</description>
            <groupName></groupName>
            <baseAddress>0xE000EDF0</baseAddress>
            <addressBlock>
              <offset>0x0</offset>
              <size>0x1C</size>
              <usage>registers</usage>
            </addressBlock>
            <registers>
              <register>
                <name>Debug Authentication Control Register</name>
                <displayName>DAUTHCTRL</displayName>
                <description>This register allows the IMPLEMENTATION DEFINED authentication interface to be overridden from software</description>
                <addressOffset>0x14</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>INTSPNIDEN</name>
                    <description>Internal Secure non-invasive debug enable</description>
                    <bitRange>[3:3]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Secure Non-invasive debug prohibited</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Secure Non-invasive debug allowed</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SPNIDENSEL</name>
                    <description>Secure non-invasive debug enable select</description>
                    <bitRange>[2:2]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Secure non-invasive debug controlled by the IMPLEMENTATION DEFINED external authentication interface</description>
                        <value>0</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>INTSPIDEN</name>
                    <description>Internal Secure invasive debug enable</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Secure halting and self-hosted debug prohibited</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Secure halting and self-hosted debug allowed</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SPIDENSEL</name>
                    <description>Secure invasive debug enable select</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Secure halting and self-hosted debug controlled by the IMPLEMENTATION DEFINED external authentication interface</description>
                        <value>0</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Debug Core Register Data Register</name>
                <displayName>DCRDR</displayName>
                <description>provides debug access to the general-purpose registers, special-purpose registers, and the FP Extension registers</description>
                <addressOffset>0x8</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>DBGTMP</name>
                    <description>Data temporary buffer</description>
                    <bitRange>[31:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Debug Core Register Select Register</name>
                <displayName>DCRSR</displayName>
                <description>provides debug access to the general-purpose registers, special-purpose registers, and the FP extension registers</description>
                <addressOffset>0x4</addressOffset>
                <access>write-only</access>
                <fields>
                  <field>
                    <name>REGWnR</name>
                    <description>Register write/not-read. Specifies the access type for the transfer</description>
                    <bitRange>[16:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Read</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Write</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>REGSEL</name>
                    <description>Register selector</description>
                    <bitRange>[6:0]</bitRange>
                  </field>
                  <field>
                    <name>If the Main Extension is not implemented</name>
                    <description>0b0011000   Non-secure main stack pointer, MSP_NS</description>
                    <bitRange>[23:8]</bitRange>
                  </field>
                  <field>
                    <name>If the Main Extension is not implemented</name>
                    <description>the Security Extension is not implemented, this value is reserved</description>
                    <bitRange>[23:8]</bitRange>
                  </field>
                  <field>
                    <name>If the Main Extension is not implemented</name>
                    <description>the Security Extension is not implemented, this value is reserved</description>
                    <bitRange>[23:8]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Debug Exception and Monitor Control Register</name>
                <displayName>DEMCR</displayName>
                <description>Manages vector catch behavior and DebugMonitor handling when debugging</description>
                <addressOffset>0xC</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>TRCENA</name>
                    <description>Trace enable. Global enable for all DWT and ITM features</description>
                    <bitRange>[24:24]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>DWT and ITM features disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>DWT and ITM features enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SDME</name>
                    <description>Secure DebugMonitor enable</description>
                    <bitRange>[20:20]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Debug events prohibited in Secure state and the DebugMonitor exception targets Non-secure state</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Debug events allowed in Secure state and the DebugMonitor exception targets Secure state</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>MON_REQ</name>
                    <description>Monitor request. DebugMonitor semaphore bit</description>
                    <bitRange>[19:19]</bitRange>
                  </field>
                  <field>
                    <name>MON_STEP</name>
                    <description>Monitor step. Enable DebugMonitor stepping</description>
                    <bitRange>[18:18]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Stepping disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Stepping enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>MON_PEND</name>
                    <description>Monitor pend. Sets or clears the pending state of the DebugMonitor exception</description>
                    <bitRange>[17:17]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Clear the status of the DebugMonitor exception to not pending</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Set the status of the DebugMonitor exception to pending</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>MON_EN</name>
                    <description>Monitor enable. Enable the DebugMonitor exception</description>
                    <bitRange>[16:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>DebugMonitor exception disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>DebugMonitor exception enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>VC_SFERR</name>
                    <description>Vector Catch SecureFault. SecureFault exception Halting debug vector catch enable</description>
                    <bitRange>[11:11]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Halting debug trap on SecureFault disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Halting debug trap on SecureFault enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>VC_HARDERR</name>
                    <description>Vector Catch HardFault errors. HardFault exception Halting debug vector catch enable</description>
                    <bitRange>[10:10]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Halting debug trap on HardFault disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Halting debug trap on HardFault enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>VC_INTERR</name>
                    <description>Vector Catch interrupt errors</description>
                    <bitRange>[9:9]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Halting debug trap on faults during exception entry and return disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Halting debug trap on faults during exception entry and return enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>VC_BUSERR</name>
                    <description>Vector Catch BusFault errors. BusFault exception Halting debug vector catch enable</description>
                    <bitRange>[8:8]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Halting debug trap on BusFault disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Halting debug trap on BusFault enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>VC_STATERR</name>
                    <description>Vector Catch state errors</description>
                    <bitRange>[7:7]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Halting debug trap on UsageFault caused by state information error disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Halting debug trap on UsageFault caused by state information error enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>VC_CHKERR</name>
                    <description>Vector Catch check errors</description>
                    <bitRange>[6:6]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Halting debug trap on UsageFault caused by checking error disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Halting debug trap on UsageFault caused by checking error enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>VC_NOCPERR</name>
                    <description>Vector Catch NOCP errors</description>
                    <bitRange>[5:5]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Halting debug trap on UsageFault caused by access to a coprocessor disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Halting debug trap on UsageFault caused by access to a coprocessor enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>VC_MMERR</name>
                    <description>Vector Catch MemManage errors. Enable Halting debug trap on a MemManage exception</description>
                    <bitRange>[4:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Halting debug trap on MemManage disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Halting debug trap on MemManage enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>VC_CORERESET</name>
                    <description>Vector Catch core reset. Enable Reset Vector Catch</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Halting debug trap on reset disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Halting debug trap on reset enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Debug Halting Control and Status Register</name>
                <displayName>DHCSR</displayName>
                <description>Controls Halting debug</description>
                <addressOffset>0x0</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>DBGKEY</name>
                    <description>Debug key</description>
                    <bitRange>[31:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Writes accompanied by this value update bits[15:0]</description>
                        <value>41055</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>S_RESTART_ST</name>
                    <description>Restart sticky status. Indicates the PE has processed a request to clear DHCSR.C_HALT to 0</description>
                    <bitRange>[26:26]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>PE has not left Debug state since the last read of DHCSR</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>PE has left Debug state since the last read of DHCSR</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>S_RESET_ST</name>
                    <description>Reset sticky status. Indicates whether the PE has been reset since the last read of the DHCSR</description>
                    <bitRange>[25:25]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>No reset since last DHCSR read</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>At least one reset since last DHCSR read</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>S_RETIRE_ST</name>
                    <description>Retire sticky status. Set to 1 every time the PE retires one of more instructions</description>
                    <bitRange>[24:24]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>No instruction retired since last DHCSR read</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>At least one instruction retired since last DHCSR read</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>S_SDE</name>
                    <description>Secure debug enabled. Indicates whether Secure invasive debug is allowed</description>
                    <bitRange>[20:20]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Secure invasive debug prohibited</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Secure invasive debug allowed</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>S_LOCKUP</name>
                    <description>Lockup status. Indicates whether the PE is in Lockup state</description>
                    <bitRange>[19:19]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Not locked up</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Locked up</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>S_SLEEP</name>
                    <description>Sleeping status. Indicates whether the PE is sleeping</description>
                    <bitRange>[18:18]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Not sleeping</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Sleeping</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>S_HALT</name>
                    <description>Halted status. Indicates whether the PE is in Debug state</description>
                    <bitRange>[17:17]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>In Non-debug state</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>In Debug state</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>S_REGRDY</name>
                    <description>Register ready status. Handshake flag to transfers through the DCRDR</description>
                    <bitRange>[16:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Write to DCRSR performed, but transfer not yet complete</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Transfer complete, or no outstanding transfer</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>C_SNAPSTALL</name>
                    <description>Snap stall control. Allow imprecise entry to Debug state</description>
                    <bitRange>[5:5]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>No action</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Allow imprecise entry to Debug state, for example by forcing any stalled load or store instruction to be abandoned</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>C_MASKINTS</name>
                    <description>Mask interrupts control</description>
                    <bitRange>[3:3]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Do not mask</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Mask PendSV, SysTick and external configurable interrupts</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>C_STEP</name>
                    <description>Step control. Enable single instruction step</description>
                    <bitRange>[2:2]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>No effect</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Single step enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>C_HALT</name>
                    <description>Halt control. PE enter Debug state halt request</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Causes the PE to leave Debug state, if in Debug state</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Halt the PE</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>C_DEBUGEN</name>
                    <description>Debug enable control. Enable Halting debug</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Debug Security Control and Status Register</name>
                <displayName>DSCSR</displayName>
                <description>Provides control and status information for Secure debug</description>
                <addressOffset>0x18</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>CDSKEY</name>
                    <description>CDS write-enable key</description>
                    <bitRange>[17:17]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Concurrent write to CDS not ignored</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Concurrent write to CDS ignored</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>CDS</name>
                    <description>Current domain Secure. This field indicates the current Security state of the processor</description>
                    <bitRange>[16:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>PE is in Non-secure state</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>PE is in Secure state</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SBRSEL</name>
                    <description>Secure Banked register select</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Selects the Non-secure versions</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Selects the Secure versions</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SBRSELEN</name>
                    <description>Secure Banked register select enable</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>The current Security state of the PE determines which memory-mapped banked registers are accessed by the debugger</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>DSCSR</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
            </registers>
          </peripheral>
          <peripheral>
            <name>SIG</name>
            <description>Software Interrupt Generation</description>
            <groupName></groupName>
            <baseAddress>0xE000EF00</baseAddress>
            <addressBlock>
              <offset>0x0</offset>
              <size>0x4</size>
              <usage>registers</usage>
            </addressBlock>
            <registers>
              <register>
                <name>Software Triggered Interrupt Register</name>
                <displayName>STIR</displayName>
                <description>Provides a mechanism for software to generate an interrupt</description>
                <addressOffset>0x0</addressOffset>
                <access>write-only</access>
                <fields>
                  <field>
                    <name>INTID</name>
                    <description>Interrupt ID. Indicates the interrupt to be pended. The value written is (ExceptionNumber - 16)</description>
                    <bitRange>[8:0]</bitRange>
                  </field>
                  <field>
                    <name>INTID</name>
                    <description>This field reads as zero</description>
                    <bitRange>[8:0]</bitRange>
                  </field>
                </fields>
              </register>
            </registers>
          </peripheral>
          <peripheral>
            <name>FP</name>
            <description>Floating-Point Extension</description>
            <groupName></groupName>
            <baseAddress>0xE000EF34</baseAddress>
            <addressBlock>
              <offset>0x0</offset>
              <size>0x18</size>
              <usage>registers</usage>
            </addressBlock>
            <registers>
              <register>
                <name>Floating-Point Context Address Register</name>
                <displayName>FPCAR</displayName>
                <description>Holds the location of the unpopulated floating-point register space allocated on an exception stack frame</description>
                <addressOffset>0x4</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>ADDRESS</name>
                    <description>Address</description>
                    <bitRange>[31:3]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Floating-Point Context Control Register</name>
                <displayName>FPCCR</displayName>
                <description>Holds control data for the Floating-point extension</description>
                <addressOffset>0x0</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>ASPEN</name>
                    <description>Automatic state preservation enable</description>
                    <bitRange>[31:31]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Executing a floating-point instruction has no effect on CONTROL.FPCA</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Executing a floating-point instruction sets CONTROL.FPCA to 1</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>LSPEN</name>
                    <description>Lazy state preservation enable. Enables lazy context save of floating-point state</description>
                    <bitRange>[30:30]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Disable automatic lazy context save</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Enable automatic lazy context save</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>LSPENS</name>
                    <description>Lazy state preservation enable Secure only</description>
                    <bitRange>[29:29]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>LSPEN is readable and writeable from both Security states</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>LSPEN is readable from both Security states, but writes to LSPEN are ignored from the Non-secure state</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>CLRONRET</name>
                    <description>Clear on return. Clear floating-point caller saved registers on exception return</description>
                    <bitRange>[28:28]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>CLRONRETS</name>
                    <description>Clear on return Secure only</description>
                    <bitRange>[27:27]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>The CLRONRET field is accessibly from both Security states</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>The Non-secure view of the CLRONRET field is read-only</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>TS</name>
                    <description>Treat as Secure. Treat floating-point registers as Secure enable</description>
                    <bitRange>[26:26]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>UFRDY</name>
                    <description>UsageFault ready</description>
                    <bitRange>[10:10]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Not able to set the UsageFault exception to pending</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Able to set the UsageFault exception to pending</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SPLIMVIOL</name>
                    <description>Stack pointer limit violation</description>
                    <bitRange>[9:9]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>The existing behavior is retained</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>The memory accesses associated with the floating-point state preservation are not performed</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>MONRDY</name>
                    <description>DebugMonitor ready</description>
                    <bitRange>[8:8]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Not able to set the DebugMonitor exception to pending</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Able to set the DebugMonitor exception to pending</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SFRDY</name>
                    <description>SecureFault ready</description>
                    <bitRange>[7:7]</bitRange>
                  </field>
                  <field>
                    <name>BFRDY</name>
                    <description>BusFault ready</description>
                    <bitRange>[6:6]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Not able to set the BusFault exception to pending</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Able to set the BusFault exception to pending</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>MMRDY</name>
                    <description>MemManage ready</description>
                    <bitRange>[5:5]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Not able to set the MemManage exception to pending</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Able to set the MemManage exception to pending</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>HFRDY</name>
                    <description>HardFault ready</description>
                    <bitRange>[4:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Not able to set the HardFault exception to pending</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Able to set the HardFault exception to pending</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>THREAD</name>
                    <description>Thread mode. Indicates the PE mode when it allocated the floating-point stack frame</description>
                    <bitRange>[3:3]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Handler mode</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Thread mode</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>S</name>
                    <description>Security. Security status of the floating-point context</description>
                    <bitRange>[2:2]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Indicates the floating-point context belongs to the Non-secure state</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Indicates the floating-point context belongs to the Secure state</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>USER</name>
                    <description>User privilege</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Privileged</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Unprivileged</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>LSPACT</name>
                    <description>Lazy state preservation active</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Lazy state preservation is not active</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Lazy state preservation is active</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Floating-Point Default Status Control Register</name>
                <displayName>FPDSCR</displayName>
                <description>Holds the default values for the floating-point status control data that the PE assigns to the FPSCR when it creates a new floating-point context</description>
                <addressOffset>0x8</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>AHP</name>
                    <description>Alternative half-precision. Default value for FPSCR.AHP</description>
                    <bitRange>[26:26]</bitRange>
                  </field>
                  <field>
                    <name>DN</name>
                    <description>Default NaN. Default value for FPSCR.DN</description>
                    <bitRange>[25:25]</bitRange>
                  </field>
                  <field>
                    <name>FZ</name>
                    <description>Flush-to-zero. Default value for FPSCR.FZ</description>
                    <bitRange>[24:24]</bitRange>
                  </field>
                  <field>
                    <name>RMode</name>
                    <description>Rounding mode. Default value for FPSCR.RMode</description>
                    <bitRange>[23:22]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Media and VFP Feature Register 0</name>
                <displayName>MVFR0</displayName>
                <description>Describes the features provided by the Floating-point Extension</description>
                <addressOffset>0xC</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>FPRound</name>
                    <description>Floating-point rounding modes. Indicates the rounding modes supported by the FP Extension</description>
                    <bitRange>[31:28]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>All rounding modes supported</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>FPSqrt</name>
                    <description>Floating-point square root. Indicates the support for FP square root operations</description>
                    <bitRange>[23:20]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Supported</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>FPDivide</name>
                    <description>Floating-point divide. Indicates the support for FP divide operations</description>
                    <bitRange>[19:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Supported</description>
                        <value>1</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>3SIMDReg4 7FPSP8 11FPDP12 15RES016 19FPDivide20 23FPSqrt24 27RES028 31FPRoundD1 Register Specification D1</description>
                        <value>0</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>FPDP</name>
                    <description>Floating-point double-precision. Indicates support for FP double-precision operations</description>
                    <bitRange>[11:8]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Not supported</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Supported</description>
                        <value>2</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>FPSP</name>
                    <description>Floating-point single-precision. Indicates support for FP single-precision operations</description>
                    <bitRange>[7:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Supported</description>
                        <value>2</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SIMDReg</name>
                    <description>SIMD registers. Indicates size of FP register file</description>
                    <bitRange>[3:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>16  64-bit registers</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Media and VFP Feature Register 1</name>
                <displayName>MVFR1</displayName>
                <description>Describes the features provided by the Floating-point Extension</description>
                <addressOffset>0x10</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>FMAC</name>
                    <description>Fused multiply accumulate</description>
                    <bitRange>[31:28]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Implemented</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>FPHP</name>
                    <description>Floating-point half-precision</description>
                    <bitRange>[27:24]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Half-precision to single-precision implemented</description>
                        <value>1</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Half-precision to single and double-precision implemented</description>
                        <value>2</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>FPDNaN</name>
                    <description>Floating-point default NaN</description>
                    <bitRange>[7:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Propagation of NaN values supported</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>FPFtZ</name>
                    <description>Floating-point flush-to-zero. Indicates whether subnormals are always flushed-to-zero</description>
                    <bitRange>[3:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Full denormalized numbers arithmetic supported</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Media and VFP Feature Register 2</name>
                <displayName>MVFR2</displayName>
                <description>Describes the features provided by the Floating-point Extension</description>
                <addressOffset>0x14</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>FPMisc</name>
                    <description>Floating-point miscellaneous. Indicates support for miscellaneous FP features</description>
                    <bitRange>[7:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Selection, directed conversion to integer, VMINNM and VMAXNM supported</description>
                        <value>4</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
            </registers>
          </peripheral>
          <peripheral>
            <name>CMO</name>
            <description>Cache Maintenance Operations</description>
            <groupName></groupName>
            <baseAddress>0xE000EF50</baseAddress>
            <addressBlock>
              <offset>0x0</offset>
              <size>0x2C</size>
              <usage>registers</usage>
            </addressBlock>
            <registers>
              <register>
                <name>Branch Predictor Invalidate All</name>
                <displayName>BPIALL</displayName>
                <description>Invalidate all entries from branch predictors</description>
                <addressOffset>0x28</addressOffset>
                <access>write-only</access>
                <fields>
                  <field>
                    <name>Ignored</name>
                    <description>Ignored. The value written to this field is ignored</description>
                    <bitRange>[31:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Data Cache line Clean and Invalidate by Address to PoC</name>
                <displayName>DCCIMVAC</displayName>
                <description>Clean and invalidate data or unified cache line by address to PoC</description>
                <addressOffset>0x20</addressOffset>
                <access>write-only</access>
                <fields>
                  <field>
                    <name>ADDRESS</name>
                    <description>Address. Writing to this field initiates the maintenance operation for the address written</description>
                    <bitRange>[31:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Data Cache line Clean and Invalidate by Set/Way</name>
                <displayName>DCCISW</displayName>
                <description>Clean and invalidate data or unified cache line by set/way</description>
                <addressOffset>0x24</addressOffset>
                <access>write-only</access>
                <fields>
                  <field>
                    <name>SetWay</name>
                    <description>Cache set/way. Contains two fields: Way, bits[31:32-A], the number of the way to operate on</description>
                    <bitRange>[31:4]</bitRange>
                  </field>
                  <field>
                    <name>Level</name>
                    <description>Cache level. Cache level to operate on, minus 1</description>
                    <bitRange>[3:1]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Data Cache line Clean by Address to PoC</name>
                <displayName>DCCMVAC</displayName>
                <description>Clean data or unified cache line by address to PoC</description>
                <addressOffset>0x18</addressOffset>
                <access>write-only</access>
                <fields>
                  <field>
                    <name>ADDRESS</name>
                    <description>Address. Writing to this field initiates the maintenance operation for the address written</description>
                    <bitRange>[31:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Data Cache line Clean by address to PoU</name>
                <displayName>DCCMVAU</displayName>
                <description>Clean data or unified cache line by address to PoU</description>
                <addressOffset>0x14</addressOffset>
                <access>write-only</access>
                <fields>
                  <field>
                    <name>ADDRESS</name>
                    <description>Address. Writing to this field initiates the maintenance operation for the address written</description>
                    <bitRange>[31:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Data Cache Clean line by Set/Way</name>
                <displayName>DCCSW</displayName>
                <description>Clean data or unified cache line by set/way</description>
                <addressOffset>0x1C</addressOffset>
                <access>write-only</access>
                <fields>
                  <field>
                    <name>SetWay</name>
                    <description>Cache set/way. Contains two fields: Way, bits [31:32-A], the number of the way to operate on</description>
                    <bitRange>[31:4]</bitRange>
                  </field>
                  <field>
                    <name>Level</name>
                    <description>Cache level. Cache level to operate on, minus 1</description>
                    <bitRange>[3:1]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Data Cache line Invalidate by Address to PoC</name>
                <displayName>DCIMVAC</displayName>
                <description>Invalidate data or unified cache line by address to PoC</description>
                <addressOffset>0xC</addressOffset>
                <access>write-only</access>
                <fields>
                  <field>
                    <name>ADDRESS</name>
                    <description>Address. Writing to this field initiates the maintenance operation for the address written</description>
                    <bitRange>[31:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Data Cache line Invalidate by Set/Way</name>
                <displayName>DCISW</displayName>
                <description>Invalidate data or unified cache line by set/way</description>
                <addressOffset>0x10</addressOffset>
                <access>write-only</access>
                <fields>
                  <field>
                    <name>SetWay</name>
                    <description>Cache set/way. Contains two fields: Way, bits[31:32-A], the number of the way to operate on</description>
                    <bitRange>[31:4]</bitRange>
                  </field>
                  <field>
                    <name>Level</name>
                    <description>Cache level. Cache level to operate on, minus 1</description>
                    <bitRange>[3:1]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Instruction Cache Invalidate All to PoU</name>
                <displayName>ICIALLU</displayName>
                <description>Invalidate all instruction caches to PoU</description>
                <addressOffset>0x0</addressOffset>
                <access>write-only</access>
                <fields>
                  <field>
                    <name>Ignored</name>
                    <description>The value written to this field is ignored. Ignored</description>
                    <bitRange>[31:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Instruction Cache line Invalidate by Address to PoU</name>
                <displayName>ICIMVAU</displayName>
                <description>Invalidate instruction cache line by address to PoU</description>
                <addressOffset>0x8</addressOffset>
                <access>write-only</access>
                <fields>
                  <field>
                    <name>ADDRESS</name>
                    <description>Address. Writing to this field initiates the maintenance operation for the address written</description>
                    <bitRange>[31:0]</bitRange>
                  </field>
                </fields>
              </register>
            </registers>
          </peripheral>
          <peripheral>
            <name>DIB</name>
            <description>Debug Identification Block</description>
            <groupName></groupName>
            <baseAddress>0xE000EFB0</baseAddress>
            <addressBlock>
              <offset>0x0</offset>
              <size>0x50</size>
              <usage>registers</usage>
            </addressBlock>
            <registers>
              <register>
                <name>Debug Authentication Status Register</name>
                <displayName>DAUTHSTATUS</displayName>
                <description>Provides information about the state of the IMPLEMENTATION DEFINED authentication interface for debug</description>
                <addressOffset>0x8</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>SNID</name>
                    <description>Secure Non-invasive Debug. Indicates whether Secure non-invasive debug is allowed</description>
                    <bitRange>[7:6]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Security Extension not implemented</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Reserved</description>
                        <value>1</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Security Extension implemented and Secure non-invasive debug prohibited</description>
                        <value>2</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Security Extension implemented and Secure non-invasive debug allowed</description>
                        <value>3</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SID</name>
                    <description>Secure Invasive Debug. Indicates whether Secure invasive debug is allowed</description>
                    <bitRange>[5:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Security Extension not implemented</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Reserved</description>
                        <value>1</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Security Extension implemented and Secure invasive debug prohibited</description>
                        <value>2</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Security Extension implemented and Secure invasive debug allowed</description>
                        <value>3</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>NSNID</name>
                    <description>Non-secure Non-invasive Debug. Indicates whether Non-secure non-invasive debug is allowed</description>
                    <bitRange>[3:2]</bitRange>
                  </field>
                  <field>
                    <name>NSID</name>
                    <description>Non-secure Invasive Debug. Indicates whether Non-secure invasive debug is allowed</description>
                    <bitRange>[1:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>SCS Component Identification Register 0</name>
                <displayName>DCIDR0</displayName>
                <description>Provides CoreSight discovery information for the SCS</description>
                <addressOffset>0x40</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>PRMBL_0</name>
                    <description>CoreSight component identification preamble</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>SCS Component Identification Register 1</name>
                <displayName>DCIDR1</displayName>
                <description>Provides CoreSight discovery information for the SCS</description>
                <addressOffset>0x44</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>CLASS</name>
                    <description>CoreSight component class. See the CoreSight Architecture Specification</description>
                    <bitRange>[7:4]</bitRange>
                  </field>
                  <field>
                    <name>PRMBL_1</name>
                    <description>CoreSight component identification preamble</description>
                    <bitRange>[3:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>SCS Component Identification Register 2</name>
                <displayName>DCIDR2</displayName>
                <description>Provides CoreSight discovery information for the SCS</description>
                <addressOffset>0x48</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>PRMBL_2</name>
                    <description>CoreSight component identification preamble</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>SCS Component Identification Register 3</name>
                <displayName>DCIDR3</displayName>
                <description>Provides CoreSight discovery information for the SCS</description>
                <addressOffset>0x4C</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>PRMBL_3</name>
                    <description>CoreSight component identification preamble</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>SCS Device Architecture Register</name>
                <displayName>DDEVARCH</displayName>
                <description>Provides CoreSight discovery information for the SCS</description>
                <addressOffset>0xC</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>ARCHITECT</name>
                    <description>Architect. Defines the architect of the component</description>
                    <bitRange>[31:21]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>JEP106 continuation code 0x4, ID code 0x3B. ARM Limited</description>
                        <value>571</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>PRESENT</name>
                    <description>DEVARCH Present. Defines that the DEVARCH register is present</description>
                    <bitRange>[20:20]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>DEVARCH information present</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>REVISION</name>
                    <description>Revision. Defines the architecture revision of the component</description>
                    <bitRange>[19:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>M-profile debug architecture v3.0</description>
                        <value>0</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>ARCHVER</name>
                    <description>Architecture Version. Defines the architecture version of the component</description>
                    <bitRange>[15:12]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>M-profile debug architecture v3</description>
                        <value>2</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>ARCHPART</name>
                    <description>Architecture Part. Defines the architecture of the component</description>
                    <bitRange>[11:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>M-profile debug architecture</description>
                        <value>2564</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>SCS Device Type Register</name>
                <displayName>DDEVTYPE</displayName>
                <description>Provides CoreSight discovery information for the SCS</description>
                <addressOffset>0x1C</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>SUB</name>
                    <description>Subtype. Component subtype</description>
                    <bitRange>[7:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Other</description>
                        <value>0</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>MAJOR</name>
                    <description>Major type. CoreSight major type</description>
                    <bitRange>[3:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Miscellaneous</description>
                        <value>0</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>SCS Software Lock Access Register</name>
                <displayName>DLAR</displayName>
                <description>Provides CoreSight Software Lock control for the SCS, see the CoreSight Architecture Specification for details</description>
                <addressOffset>0x0</addressOffset>
                <access>write-only</access>
                <fields>
                  <field>
                    <name>KEY</name>
                    <description>Lock Access control</description>
                    <bitRange>[31:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>SCS Software Lock Status Register</name>
                <displayName>DLSR</displayName>
                <description>Provides CoreSight Software Lock status information for the SCS, see the CoreSight Architecture Specification for details</description>
                <addressOffset>0x4</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>nTT</name>
                    <description>Not thirty-two bit. See the CoreSight Architecture Specification</description>
                    <bitRange>[2:2]</bitRange>
                  </field>
                  <field>
                    <name>SLK</name>
                    <description>Software Lock status. See the CoreSight Architecture Specification</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Lock clear. Software writes are permitted to this component's registers</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Lock set</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SLI</name>
                    <description>Software Lock implemented. See the CoreSight Architecture Specification</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Software Lock not implemented or debugger access</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Software Lock is implemented and software access</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>SCS Peripheral Identification Register 0</name>
                <displayName>DPIDR0</displayName>
                <description>Provides CoreSight discovery information for the SCS</description>
                <addressOffset>0x30</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>PART_0</name>
                    <description>Part number bits [7:0]. See the CoreSight Architecture Specification</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>SCS Peripheral Identification Register 1</name>
                <displayName>DPIDR1</displayName>
                <description>Provides CoreSight discovery information for the SCS</description>
                <addressOffset>0x34</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>DES_0</name>
                    <description>JEP106 identification code bits [3:0]. See the CoreSight Architecture Specification</description>
                    <bitRange>[7:4]</bitRange>
                  </field>
                  <field>
                    <name>PART_1</name>
                    <description>Part number bits [11:8]. See the CoreSight Architecture Specification</description>
                    <bitRange>[3:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>SCS Peripheral Identification Register 2</name>
                <displayName>DPIDR2</displayName>
                <description>Provides CoreSight discovery information for the SCS</description>
                <addressOffset>0x38</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>REVISION</name>
                    <description>Component revision. See the CoreSight Architecture Specification</description>
                    <bitRange>[7:4]</bitRange>
                  </field>
                  <field>
                    <name>JEDEC</name>
                    <description>JEDEC assignee value is used. See the CoreSight Architecture Specification</description>
                    <bitRange>[3:3]</bitRange>
                  </field>
                  <field>
                    <name>DES_1</name>
                    <description>JEP106 identification code bits [6:4]. See the CoreSight Architecture Specification</description>
                    <bitRange>[2:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>SCS Peripheral Identification Register 3</name>
                <displayName>DPIDR3</displayName>
                <description>Provides CoreSight discovery information for the SCS</description>
                <addressOffset>0x3C</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>REVAND</name>
                    <description>RevAnd. See the CoreSight Architecture Specification</description>
                    <bitRange>[7:4]</bitRange>
                  </field>
                  <field>
                    <name>CMOD</name>
                    <description>Customer Modified. See the CoreSight Architecture Specification</description>
                    <bitRange>[3:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>SCS Peripheral Identification Register 4</name>
                <displayName>DPIDR4</displayName>
                <description>Provides CoreSight discovery information for the SCS</description>
                <addressOffset>0x20</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>SIZE</name>
                    <description>4KB count. See the CoreSight Architecture Specification</description>
                    <bitRange>[7:4]</bitRange>
                  </field>
                  <field>
                    <name>DES_2</name>
                    <description>JEP106 continuation code. See the CoreSight Architecture Specification</description>
                    <bitRange>[3:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>SCS Peripheral Identification Register 5</name>
                <displayName>DPIDR5</displayName>
                <description>Provides CoreSight discovery information for the SCS</description>
                <addressOffset>0x24</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>SCS Peripheral Identification Register 6</name>
                <displayName>DPIDR6</displayName>
                <description>Provides CoreSight discovery information for the SCS</description>
                <addressOffset>0x28</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>SCS Peripheral Identification Register 7</name>
                <displayName>DPIDR7</displayName>
                <description>Provides CoreSight discovery information for the SCS</description>
                <addressOffset>0x2C</addressOffset>
                <access>read-only</access>
              </register>
            </registers>
          </peripheral>
          <peripheral>
            <name>TPIU</name>
            <description>Trace Port Interface Unit</description>
            <groupName></groupName>
            <baseAddress>0xE0040000</baseAddress>
            <addressBlock>
              <offset>0x0</offset>
              <size>0x1000</size>
              <usage>registers</usage>
            </addressBlock>
            <registers>
              <register>
                <name>TPIU Asynchronous Clock Prescaler Register</name>
                <displayName>TPIU_ACPR</displayName>
                <description>Defines a prescaler value for the baud rate of the Serial Wire Output (SWO)</description>
                <addressOffset>0x10</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>SWOSCALER</name>
                    <description>SWO baud rate prescalar</description>
                    <bitRange>[15:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>TPIU Component Identification Register 0</name>
                <displayName>TPIU_CIDR0</displayName>
                <description>Provides CoreSight discovery information for the TPIU</description>
                <addressOffset>0xFF0</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>PRMBL_0</name>
                    <description>CoreSight component identification preamble</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>TPIU Component Identification Register 1</name>
                <displayName>TPIU_CIDR1</displayName>
                <description>Provides CoreSight discovery information for the TPIU</description>
                <addressOffset>0xFF4</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>CLASS</name>
                    <description>CoreSight component class. See the CoreSight Architecture Specification</description>
                    <bitRange>[7:4]</bitRange>
                  </field>
                  <field>
                    <name>PRMBL_1</name>
                    <description>CoreSight component identification preamble</description>
                    <bitRange>[3:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>TPIU Component Identification Register 2</name>
                <displayName>TPIU_CIDR2</displayName>
                <description>Provides CoreSight discovery information for the TPIU</description>
                <addressOffset>0xFF8</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>PRMBL_2</name>
                    <description>CoreSight component identification preamble</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>TPIU Component Identification Register 3</name>
                <displayName>TPIU_CIDR3</displayName>
                <description>Provides CoreSight discovery information for the TPIU</description>
                <addressOffset>0xFFC</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>PRMBL_3</name>
                    <description>CoreSight component identification preamble</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>TPIU Current Parallel Port Sizes Register</name>
                <displayName>TPIU_CSPSR</displayName>
                <description>Controls the width of the parallel trace port</description>
                <addressOffset>0x4</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>CWIDTH</name>
                    <description>Current width. CWIDTH[m] represents a parallel trace port width of (m+1)</description>
                    <bitRange>[31:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Width (N+1) is not the current parallel trace port width</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Width (N+1) is the current parallel trace port width</description>
                        <value>1</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>debugger must set only one bit is set to 1, and all others must be zero</description>
                        <value>10</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>TPIU Device Type Register</name>
                <displayName>TPIU_DEVTYPE</displayName>
                <description>Provides CoreSight discovery information for the TPIU</description>
                <addressOffset>0xFCC</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>SUB</name>
                    <description>Subtype. Component subtype</description>
                    <bitRange>[7:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Other. Only permitted if the MAJOR field reads as 0x0</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Trace port. Only permitted if the MAJOR field reads as 0x1</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>MAJOR</name>
                    <description>Major type. Component major type</description>
                    <bitRange>[3:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Miscellaneous</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Trace sink</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>TPIU Formatter and Flush Control Register</name>
                <displayName>TPIU_FFCR</displayName>
                <description>Controls the TPIU formatter</description>
                <addressOffset>0x304</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>TrigIn</name>
                    <description>Trigger input asserted</description>
                    <bitRange>[8:8]</bitRange>
                  </field>
                  <field>
                    <name>FOnMan</name>
                    <description>Flush On Manual. Setting this bit to 1 generates a flush</description>
                    <bitRange>[6:6]</bitRange>
                  </field>
                  <field>
                    <name>EnFmt</name>
                    <description>Formatter control. Selects the output formatting mode</description>
                    <bitRange>[1:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Bypass. Disable formatting. Only supported when SWO mode is selected</description>
                        <value>0</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>TPIU Formatter and Flush Status Register</name>
                <displayName>TPIU_FFSR</displayName>
                <description>Shows the status and capabilities of the TPIU formatter</description>
                <addressOffset>0x300</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>FtNonStop</name>
                    <description>Non-stop formatter. Indicates the formatter cannot be stopped</description>
                    <bitRange>[3:3]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Formatter can be stopped</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Formatter cannot be stopped</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>TCPresent</name>
                    <description>TRACECTL present. Indicates presence of the TRACECTL pin</description>
                    <bitRange>[2:2]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>No TRACECTL pin is available</description>
                        <value>0</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>FtStopped</name>
                    <description>Formatter stopped. Indicates the formatter is stopped</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Formatter is enabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Formatter is stopped</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>FInProg</name>
                    <description>Flush in progress</description>
                    <bitRange>[0:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>TPIU Software Lock Access Register</name>
                <displayName>TPIU_LAR</displayName>
                <description>Provides CoreSight Software Lock control for the TPIU, see the CoreSight Architecture Specification for details</description>
                <addressOffset>0xFB0</addressOffset>
                <access>write-only</access>
                <fields>
                  <field>
                    <name>KEY</name>
                    <description>Lock Access control</description>
                    <bitRange>[31:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>TPIU Software Lock Status Register</name>
                <displayName>TPIU_LSR</displayName>
                <description>Provides CoreSight Software Lock status information for the TPIU, see the CoreSight Architecture Specification for details</description>
                <addressOffset>0xFB4</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>nTT</name>
                    <description>Not thirty-two bit. See the CoreSight Architecture Specification</description>
                    <bitRange>[2:2]</bitRange>
                  </field>
                  <field>
                    <name>SLK</name>
                    <description>Software Lock status. See the CoreSight Architecture Specification</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Lock clear. Software writes are permitted to this component's registers</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Lock set</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SLI</name>
                    <description>Software Lock implemented. See the CoreSight Architecture Specification</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Software Lock not implemented or debugger access</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Software Lock is implemented and software access</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>TPIU Peripheral Identification Register 0</name>
                <displayName>TPIU_PIDR0</displayName>
                <description>Provides CoreSight discovery information for the TPIU</description>
                <addressOffset>0xFE0</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>PART_0</name>
                    <description>Part number bits [7:0]. See the CoreSight Architecture Specification</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>TPIU Peripheral Identification Register 1</name>
                <displayName>TPIU_PIDR1</displayName>
                <description>Provides CoreSight discovery information for the TPIU</description>
                <addressOffset>0xFE4</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>DES_0</name>
                    <description>JEP106 identification code bits [3:0]. See the CoreSight Architecture Specification</description>
                    <bitRange>[7:4]</bitRange>
                  </field>
                  <field>
                    <name>PART_1</name>
                    <description>Part number bits [11:8]. See the CoreSight Architecture Specification</description>
                    <bitRange>[3:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>TPIU Peripheral Identification Register 2</name>
                <displayName>TPIU_PIDR2</displayName>
                <description>Provides CoreSight discovery information for the TPIU</description>
                <addressOffset>0xFE8</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>REVISION</name>
                    <description>Component revision. See the CoreSight Architecture Specification</description>
                    <bitRange>[7:4]</bitRange>
                  </field>
                  <field>
                    <name>JEDEC</name>
                    <description>JEDEC assignee value is used. See the CoreSight Architecture Specification</description>
                    <bitRange>[3:3]</bitRange>
                  </field>
                  <field>
                    <name>DES_1</name>
                    <description>JEP106 identification code bits [6:4]. See the CoreSight Architecture Specification</description>
                    <bitRange>[2:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>TPIU Peripheral Identification Register 3</name>
                <displayName>TPIU_PIDR3</displayName>
                <description>Provides CoreSight discovery information for the TPIU</description>
                <addressOffset>0xFEC</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>REVAND</name>
                    <description>RevAnd. See the CoreSight Architecture Specification</description>
                    <bitRange>[7:4]</bitRange>
                  </field>
                  <field>
                    <name>CMOD</name>
                    <description>Customer Modified. See the CoreSight Architecture Specification</description>
                    <bitRange>[3:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>TPIU Peripheral Identification Register 4</name>
                <displayName>TPIU_PIDR4</displayName>
                <description>Provides CoreSight discovery information for the TPIU</description>
                <addressOffset>0xFD0</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>SIZE</name>
                    <description>4KB count. See the CoreSight Architecture Specification</description>
                    <bitRange>[7:4]</bitRange>
                  </field>
                  <field>
                    <name>DES_2</name>
                    <description>JEP106 continuation code. See the CoreSight Architecture Specification</description>
                    <bitRange>[3:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>TPIU Peripheral Identification Register 5</name>
                <displayName>TPIU_PIDR5</displayName>
                <description>Provides CoreSight discovery information for the TPIU</description>
                <addressOffset>0xFD4</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>TPIU Peripheral Identification Register 6</name>
                <displayName>TPIU_PIDR6</displayName>
                <description>Provides CoreSight discovery information for the TPIU</description>
                <addressOffset>0xFD8</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>TPIU Peripheral Identification Register 7</name>
                <displayName>TPIU_PIDR7</displayName>
                <description>Provides CoreSight discovery information for the TPIU</description>
                <addressOffset>0xFDC</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>TPIU Periodic Synchronization Control Register</name>
                <displayName>TPIU_PSCR</displayName>
                <description>Defines the reload value for the Periodic Synchronization Counter register</description>
                <addressOffset>0x308</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>PSCount</name>
                    <description>Periodic Synchronization Count</description>
                    <bitRange>[4:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Synchronization disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>128 bytes</description>
                        <value>7</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>256 bytes</description>
                        <value>8</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>TPIU Selected Pin Protocol Register</name>
                <displayName>TPIU_SPPR</displayName>
                <description>Selects the protocol used for trace output</description>
                <addressOffset>0xF0</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>TXMODE</name>
                    <description>Transmit mode. Specifies the protocol for trace output from the TPIU</description>
                    <bitRange>[1:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Parallel trace port mode. This value is reserved if TPIU_TYPE.PTINVALID == 1</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Asynchronous SWO, using Manchester encoding</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>TPIU Supported Parallel Port Sizes Register</name>
                <displayName>TPIU_SSPSR</displayName>
                <description>Indicates the supported parallel trace port sizes</description>
                <addressOffset>0x0</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>SWIDTH</name>
                    <description>Supported width. SWIDTH[m] indicates whether a parallel trace port width of (m+1) is supported</description>
                    <bitRange>[31:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Parallel trace port width (m+1) not supported</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Parallel trace port width (m+1) supported</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>TPIU Device Identifier Register</name>
                <displayName>TPIU_TYPE</displayName>
                <description>Describes the TPIU to a debugger</description>
                <addressOffset>0xFC8</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>NRZVALID</name>
                    <description>NRZ valid. Indicates support for SWO using UART/NRZ encoding</description>
                    <bitRange>[11:11]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Not supported</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Supported</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>MANCVALID</name>
                    <description>Manchester valid. Indicates support for SWO using Manchester encoding</description>
                    <bitRange>[10:10]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Not supported</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Supported</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>PTINVALID</name>
                    <description>Parallel Trace Interface invalid. Indicates support for parallel trace port operation</description>
                    <bitRange>[9:9]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Supported</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Not supported</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>FIFOSZ</name>
                    <description>FIFO depth. Indicates the minimum implemented size of the TPIU output FIFO for trace data</description>
                    <bitRange>[8:6]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>IMPLEMENTATION DEFINED FIFO depth</description>
                        <value>0</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
            </registers>
          </peripheral>
        </peripherals>
      </group>
    </groups>
  </cpu>
</device>
