# Synopsys Constraint Checker(syntax only), version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Sun Sep 09 00:54:30 2018


##### DESIGN INFO #######################################################

Top View:                "main"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                               Requested     Requested     Clock                           Clock                     Clock
Clock                               Frequency     Period        Type                            Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------
TX_PLL|PLLOUTCORE_derived_clock     170.7 MHz     5.857         derived (from main|TVP_CLK)     Autoconstr_clkgroup_1     23   
main|TVP_CLK                        70.0 MHz      14.278        inferred                        Autoconstr_clkgroup_1     0    
main|TVP_VSYNC                      261.7 MHz     3.821         inferred                        Autoconstr_clkgroup_0     7    
===============================================================================================================================
