module lab3(a, b, c, d, o);
  input a, b, c, d;
  output o;
  
  wire p, q, r;
  
  and(p, ~b, c, d);
  and(q, a, ~c, d);
  and(r, ~a, b, ~d);
  and(s, ~a, b, c);
  and(t, a, ~b, c);
  or(o, p, q, r, s, t);
  
endmodule
// B’C’D+AC’D + A’BD’+ A’BC+AB’C
