Release 14.7 ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: E:\xlinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -intstyle
ise -dd _ngo -nt timestamp -uc
G:/gitDoc/fpga/SD_20171103/SD_20171103/rtl/sd_test.ucf -p xc6slx45l-csg324-1L
sd_test.ngc sd_test.ngd

Reading NGO file
"G:/gitDoc/fpga/SD_20171103/SD_20171103/sd_multiblock_write/sd_test.ngc" ...
Loading design module
"G:\gitDoc\fpga\SD_20171103\SD_20171103\sd_multiblock_write/chipscope_ila.ngc"..
.
Loading design module
"G:\gitDoc\fpga\SD_20171103\SD_20171103\sd_multiblock_write/chipscope_icon.ngc".
..
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file
"G:/gitDoc/fpga/SD_20171103/SD_20171103/rtl/sd_test.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk', used in period specification
   'TS_sys_clk', was traced into DCM_SP instance DCM_SP_inst. The following new
   TNM groups and period specifications were generated at the DCM_SP output(s): 
   CLKDV: <TIMESPEC TS_CLKDV = PERIOD "CLKDV" TS_sys_clk / 2 HIGH 50%>

Done...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 251912 kilobytes

Writing NGD file "sd_test.ngd" ...
Total REAL time to NGDBUILD completion:  13 sec
Total CPU time to NGDBUILD completion:   7 sec

Writing NGDBUILD log file "sd_test.bld"...
