(pcb /home/vbasel/gitlab/doctorado/kicad/lacerar.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.7")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  168275 -144780  68580 -144780  68580 -45085  168275 -45085
            168275 -144780  168275 -144780)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitors_THT:C_Disc_D4.7mm_W2.5mm_P5.00mm
      (place C1 89535 -107315 front 180 (PN 22PF))
      (place C2 89535 -103505 front 180 (PN 22PF))
      (place C3 116840 -98425 front 90 (PN 100NF))
      (place C4 89535 -116840 front 0 (PN 220NF))
    )
    (component Capacitors_THT:CP_Radial_D4.0mm_P2.00mm
      (place C5 121666 -94742 front 270 (PN 100UF))
    )
    (component LEDs:LED_D5.0mm
      (place D1 109855 -57150 front 90 (PN RUN_LED))
      (place D2 100330 -57150 front 90 (PN POWER_LED))
    )
    (component Connectors:USB_B
      (place J1 84455 -137160 front 180 (PN USB_B))
    )
    (component Pin_Headers:Pin_Header_Straight_1x03_Pitch2.54mm
      (place J2 95250 -136525 front 0 (PN SELECT_VOLT))
      (place J10 124460 -83185 front 90 (PN DTH_12))
    )
    (component Resistors_THT:R_Axial_DIN0309_L9.0mm_D3.2mm_P15.24mm_Horizontal
      (place R2 97790 -69850 front 0 (PN 470))
      (place R3 97790 -62230 front 0 (PN 10k))
    )
    (component Buttons_Switches_THT:SW_PUSH_6mm
      (place SW1 86360 -48260 front 270 (PN RESET))
      (place SW2 155575 -54610 front 90 (PN boton1))
      (place SW3 145415 -54610 front 90 (PN boton2))
      (place SW4 135255 -54610 front 90 (PN boton3))
    )
    (component "Housings_DIP:DIP-40_W15.24mm_Socket_LongPads"
      (place U1 97505 -73875 front 0 (PN "PIC18F4550-IP"))
    )
    (component "Crystals:Crystal_HC52-8mm_Vertical"
      (place Y1 93345 -107315 front 90 (PN 20MHZ))
    )
    (component "Housings_DIP:DIP-16_W7.62mm_Socket_LongPads"
      (place U3 121920 -102235 front 0 (PN ULN2003))
    )
    (component Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P15.24mm_Horizontal
      (place R1 113030 -66040 front 180 (PN 470))
      (place R4 81915 -101600 front 270 (PN R))
    )
    (component "Connectors:AK300-2"
      (place J7 160020 -131445 front 90 (PN Conn_01x02))
    )
    (component "Connectors:AK300-3"
      (place J3 160020 -71120 front 90 (PN Conn_01x03))
      (place J4 160020 -86995 front 90 (PN Conn_01x03))
      (place J5 160020 -102870 front 90 (PN Conn_01x03))
      (place J6 160020 -118745 front 90 (PN Conn_01x03))
    )
    (component Relays_THT:Relay_SPDT_SANYOU_SRD_Series_Form_C
      (place K1 134620 -66040 front 0 (PN SANYOU_SRD_Form_C))
      (place K2 134620 -81915 front 0 (PN SANYOU_SRD_Form_C))
      (place K3 134620 -97790 front 0 (PN SANYOU_SRD_Form_C))
      (place K4 134620 -113665 front 0 (PN SANYOU_SRD_Form_C))
    )
    (component Pin_Headers:Pin_Header_Straight_1x04_Pitch2.00mm
      (place J8 126365 -127635 front 270 (PN HC_05/06))
      (place J9 123825 -89535 front 90 (PN I2C))
    )
    (component Potentiometers:Potentiometer_WirePads_largePads
      (place RV1 76200 -90805 front 180 (PN POT_01))
      (place RV2 76200 -76200 front 180 (PN POT_02))
    )
    (component "Opto-Devices:Resistor_LDR_10x8.5_RM7.6"
      (place R5 73660 -109220 front 90 (PN LDR03))
    )
    (component Pin_Headers:Pin_Header_Straight_1x04_Pitch2.54mm
      (place J11 121920 -76835 front 90 (PN "HC-SR04"))
    )
  )
  (library
    (image Capacitors_THT:C_Disc_D4.7mm_W2.5mm_P5.00mm
      (outline (path signal 100  150 1250  150 -1250))
      (outline (path signal 100  150 -1250  4850 -1250))
      (outline (path signal 100  4850 -1250  4850 1250))
      (outline (path signal 100  4850 1250  150 1250))
      (outline (path signal 120  90 1310  4910 1310))
      (outline (path signal 120  90 -1310  4910 -1310))
      (outline (path signal 120  90 1310  90 996))
      (outline (path signal 120  90 -996  90 -1310))
      (outline (path signal 120  4910 1310  4910 996))
      (outline (path signal 120  4910 -996  4910 -1310))
      (outline (path signal 50  -1050 1600  -1050 -1600))
      (outline (path signal 50  -1050 -1600  6050 -1600))
      (outline (path signal 50  6050 -1600  6050 1600))
      (outline (path signal 50  6050 1600  -1050 1600))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitors_THT:CP_Radial_D4.0mm_P2.00mm
      (outline (path signal 100  3000 0  2902.11 -618.034  2618.03 -1175.57  2175.57 -1618.03
            1618.03 -1902.11  1000 -2000  381.966 -1902.11  -175.571 -1618.03
            -618.034 -1175.57  -902.113 -618.034  -1000 0  -902.113 618.034
            -618.034 1175.57  -175.571 1618.03  381.966 1902.11  1000 2000
            1618.03 1902.11  2175.57 1618.03  2618.03 1175.57  2902.11 618.034))
      (outline (path signal 100  -1700 0  -800 0))
      (outline (path signal 100  -1250 450  -1250 -450))
      (outline (path signal 120  1000 2050  1000 -2050))
      (outline (path signal 120  1040 2050  1040 -2050))
      (outline (path signal 120  1080 2049  1080 -2049))
      (outline (path signal 120  1120 2047  1120 -2047))
      (outline (path signal 120  1160 2044  1160 -2044))
      (outline (path signal 120  1200 2041  1200 -2041))
      (outline (path signal 120  1240 2037  1240 780))
      (outline (path signal 120  1240 -780  1240 -2037))
      (outline (path signal 120  1280 2032  1280 780))
      (outline (path signal 120  1280 -780  1280 -2032))
      (outline (path signal 120  1320 2026  1320 780))
      (outline (path signal 120  1320 -780  1320 -2026))
      (outline (path signal 120  1360 2019  1360 780))
      (outline (path signal 120  1360 -780  1360 -2019))
      (outline (path signal 120  1400 2012  1400 780))
      (outline (path signal 120  1400 -780  1400 -2012))
      (outline (path signal 120  1440 2004  1440 780))
      (outline (path signal 120  1440 -780  1440 -2004))
      (outline (path signal 120  1480 1995  1480 780))
      (outline (path signal 120  1480 -780  1480 -1995))
      (outline (path signal 120  1520 1985  1520 780))
      (outline (path signal 120  1520 -780  1520 -1985))
      (outline (path signal 120  1560 1974  1560 780))
      (outline (path signal 120  1560 -780  1560 -1974))
      (outline (path signal 120  1600 1963  1600 780))
      (outline (path signal 120  1600 -780  1600 -1963))
      (outline (path signal 120  1640 1950  1640 780))
      (outline (path signal 120  1640 -780  1640 -1950))
      (outline (path signal 120  1680 1937  1680 780))
      (outline (path signal 120  1680 -780  1680 -1937))
      (outline (path signal 120  1721 1923  1721 780))
      (outline (path signal 120  1721 -780  1721 -1923))
      (outline (path signal 120  1761 1907  1761 780))
      (outline (path signal 120  1761 -780  1761 -1907))
      (outline (path signal 120  1801 1891  1801 780))
      (outline (path signal 120  1801 -780  1801 -1891))
      (outline (path signal 120  1841 1874  1841 780))
      (outline (path signal 120  1841 -780  1841 -1874))
      (outline (path signal 120  1881 1856  1881 780))
      (outline (path signal 120  1881 -780  1881 -1856))
      (outline (path signal 120  1921 1837  1921 780))
      (outline (path signal 120  1921 -780  1921 -1837))
      (outline (path signal 120  1961 1817  1961 780))
      (outline (path signal 120  1961 -780  1961 -1817))
      (outline (path signal 120  2001 1796  2001 780))
      (outline (path signal 120  2001 -780  2001 -1796))
      (outline (path signal 120  2041 1773  2041 780))
      (outline (path signal 120  2041 -780  2041 -1773))
      (outline (path signal 120  2081 1750  2081 780))
      (outline (path signal 120  2081 -780  2081 -1750))
      (outline (path signal 120  2121 1725  2121 780))
      (outline (path signal 120  2121 -780  2121 -1725))
      (outline (path signal 120  2161 1699  2161 780))
      (outline (path signal 120  2161 -780  2161 -1699))
      (outline (path signal 120  2201 1672  2201 780))
      (outline (path signal 120  2201 -780  2201 -1672))
      (outline (path signal 120  2241 1643  2241 780))
      (outline (path signal 120  2241 -780  2241 -1643))
      (outline (path signal 120  2281 1613  2281 780))
      (outline (path signal 120  2281 -780  2281 -1613))
      (outline (path signal 120  2321 1581  2321 780))
      (outline (path signal 120  2321 -780  2321 -1581))
      (outline (path signal 120  2361 1547  2361 780))
      (outline (path signal 120  2361 -780  2361 -1547))
      (outline (path signal 120  2401 1512  2401 780))
      (outline (path signal 120  2401 -780  2401 -1512))
      (outline (path signal 120  2441 1475  2441 780))
      (outline (path signal 120  2441 -780  2441 -1475))
      (outline (path signal 120  2481 1436  2481 780))
      (outline (path signal 120  2481 -780  2481 -1436))
      (outline (path signal 120  2521 1395  2521 780))
      (outline (path signal 120  2521 -780  2521 -1395))
      (outline (path signal 120  2561 1351  2561 780))
      (outline (path signal 120  2561 -780  2561 -1351))
      (outline (path signal 120  2601 1305  2601 780))
      (outline (path signal 120  2601 -780  2601 -1305))
      (outline (path signal 120  2641 1256  2641 780))
      (outline (path signal 120  2641 -780  2641 -1256))
      (outline (path signal 120  2681 1204  2681 780))
      (outline (path signal 120  2681 -780  2681 -1204))
      (outline (path signal 120  2721 1148  2721 780))
      (outline (path signal 120  2721 -780  2721 -1148))
      (outline (path signal 120  2761 1088  2761 780))
      (outline (path signal 120  2761 -780  2761 -1088))
      (outline (path signal 120  2801 1023  2801 -1023))
      (outline (path signal 120  2841 952  2841 -952))
      (outline (path signal 120  2881 874  2881 -874))
      (outline (path signal 120  2921 786  2921 -786))
      (outline (path signal 120  2961 686  2961 -686))
      (outline (path signal 120  3001 567  3001 -567))
      (outline (path signal 120  3041 415  3041 -415))
      (outline (path signal 120  3081 165  3081 -165))
      (outline (path signal 120  -1700 0  -800 0))
      (outline (path signal 120  -1250 450  -1250 -450))
      (outline (path signal 50  -1350 2350  -1350 -2350))
      (outline (path signal 50  -1350 -2350  3350 -2350))
      (outline (path signal 50  3350 -2350  3350 2350))
      (outline (path signal 50  3350 2350  -1350 2350))
      (pin Rect[A]Pad_1200x1200_um 1 0 0)
      (pin Round[A]Pad_1200_um 2 2000 0)
    )
    (image LEDs:LED_D5.0mm
      (outline (path signal 100  3770 0  3647.64 -772.542  3292.54 -1469.46  2739.46 -2022.54
            2042.54 -2377.64  1270 -2500  497.458 -2377.64  -199.463 -2022.54
            -752.542 -1469.46  -1107.64 -772.542  -1230 0  -1107.64 772.542
            -752.542 1469.46  -199.463 2022.54  497.458 2377.64  1270 2500
            2042.54 2377.64  2739.46 2022.54  3292.54 1469.46  3647.64 772.542))
      (outline (path signal 120  3770 0  3647.64 -772.542  3292.54 -1469.46  2739.46 -2022.54
            2042.54 -2377.64  1270 -2500  497.458 -2377.64  -199.463 -2022.54
            -752.542 -1469.46  -1107.64 -772.542  -1230 0  -1107.64 772.542
            -752.542 1469.46  -199.463 2022.54  497.458 2377.64  1270 2500
            2042.54 2377.64  2739.46 2022.54  3292.54 1469.46  3647.64 772.542))
      (outline (path signal 100  -1230 1469.69  -1230 -1469.69))
      (outline (path signal 120  -1290 1545  -1290 -1545))
      (outline (path signal 50  -1950 3250  -1950 -3250))
      (outline (path signal 50  -1950 -3250  4500 -3250))
      (outline (path signal 50  4500 -3250  4500 3250))
      (outline (path signal 50  4500 3250  -1950 3250))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 2540 0)
    )
    (image Connectors:USB_B
      (outline (path signal 50  15250 -8900  -2300 -8900))
      (outline (path signal 50  -2300 -8900  -2300 6350))
      (outline (path signal 50  -2300 6350  15250 6350))
      (outline (path signal 50  15250 6350  15250 -8900))
      (outline (path signal 120  6350 -7370  14990 -7370))
      (outline (path signal 120  -2030 -7370  3050 -7370))
      (outline (path signal 120  6350 4830  14990 4830))
      (outline (path signal 120  -2030 4830  3050 4830))
      (outline (path signal 120  14990 4830  14990 -7370))
      (outline (path signal 120  -2030 -7370  -2030 4830))
      (pin Round[A]Pad_1520_um (rotate 270) 2 0 -2540)
      (pin Round[A]Pad_1520_um (rotate 270) 1 0 0)
      (pin Round[A]Pad_1520_um (rotate 270) 4 2000 0)
      (pin Round[A]Pad_1520_um (rotate 270) 3 2000 -2540)
      (pin Round[A]Pad_2700_um (rotate 270) 5 4700 -7270)
      (pin Round[A]Pad_2700_um (rotate 270) 5@1 4700 4730)
    )
    (image Pin_Headers:Pin_Header_Straight_1x03_Pitch2.54mm
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -6350))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  -1270 -6350  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
    )
    (image Resistors_THT:R_Axial_DIN0309_L9.0mm_D3.2mm_P15.24mm_Horizontal
      (outline (path signal 100  3120 1600  3120 -1600))
      (outline (path signal 100  3120 -1600  12120 -1600))
      (outline (path signal 100  12120 -1600  12120 1600))
      (outline (path signal 100  12120 1600  3120 1600))
      (outline (path signal 100  0 0  3120 0))
      (outline (path signal 100  15240 0  12120 0))
      (outline (path signal 120  3060 1660  3060 -1660))
      (outline (path signal 120  3060 -1660  12180 -1660))
      (outline (path signal 120  12180 -1660  12180 1660))
      (outline (path signal 120  12180 1660  3060 1660))
      (outline (path signal 120  980 0  3060 0))
      (outline (path signal 120  14260 0  12180 0))
      (outline (path signal 50  -1050 1950  -1050 -1950))
      (outline (path signal 50  -1050 -1950  16300 -1950))
      (outline (path signal 50  16300 -1950  16300 1950))
      (outline (path signal 50  16300 1950  -1050 1950))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 15240 0)
    )
    (image Buttons_Switches_THT:SW_PUSH_6mm
      (outline (path signal 100  3250 750  6250 750))
      (outline (path signal 100  6250 750  6250 -5250))
      (outline (path signal 100  6250 -5250  250 -5250))
      (outline (path signal 100  250 -5250  250 750))
      (outline (path signal 100  250 750  3250 750))
      (outline (path signal 50  7750 -6000  8000 -6000))
      (outline (path signal 50  8000 -6000  8000 -5750))
      (outline (path signal 50  7750 1500  8000 1500))
      (outline (path signal 50  8000 1500  8000 1250))
      (outline (path signal 50  -1500 1250  -1500 1500))
      (outline (path signal 50  -1500 1500  -1250 1500))
      (outline (path signal 50  -1500 -5750  -1500 -6000))
      (outline (path signal 50  -1500 -6000  -1250 -6000))
      (outline (path signal 50  -1250 1500  7750 1500))
      (outline (path signal 50  -1500 -5750  -1500 1250))
      (outline (path signal 50  7750 -6000  -1250 -6000))
      (outline (path signal 50  8000 1250  8000 -5750))
      (outline (path signal 120  1000 -5500  5500 -5500))
      (outline (path signal 120  -250 -1500  -250 -3000))
      (outline (path signal 120  5500 1000  1000 1000))
      (outline (path signal 120  6750 -3000  6750 -1500))
      (outline (path signal 100  5265.56 -2250  5166.92 -2872.84  4880.63 -3434.72  4434.72 -3880.63
            3872.84 -4166.92  3250 -4265.56  2627.16 -4166.92  2065.28 -3880.63
            1619.37 -3434.72  1333.08 -2872.84  1234.44 -2250  1333.08 -1627.16
            1619.37 -1065.28  2065.28 -619.374  2627.16 -333.084  3250 -234.436
            3872.84 -333.084  4434.72 -619.374  4880.63 -1065.28  5166.92 -1627.16))
      (pin Round[A]Pad_2000_um (rotate 90) 2 0 -4500)
      (pin Round[A]Pad_2000_um (rotate 90) 1 0 0)
      (pin Round[A]Pad_2000_um (rotate 90) 2@1 6500 -4500)
      (pin Round[A]Pad_2000_um (rotate 90) 1@1 6500 0)
    )
    (image "Housings_DIP:DIP-40_W15.24mm_Socket_LongPads"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  -1270 1270  -1270 -49530))
      (outline (path signal 100  -1270 -49530  16510 -49530))
      (outline (path signal 100  16510 -49530  16510 1270))
      (outline (path signal 100  16510 1270  -1270 1270))
      (outline (path signal 120  6620 1390  1440 1390))
      (outline (path signal 120  1440 1390  1440 -49650))
      (outline (path signal 120  1440 -49650  13800 -49650))
      (outline (path signal 120  13800 -49650  13800 1390))
      (outline (path signal 120  13800 1390  8620 1390))
      (outline (path signal 120  -1390 1390  -1390 -49650))
      (outline (path signal 120  -1390 -49650  16630 -49650))
      (outline (path signal 120  16630 -49650  16630 1390))
      (outline (path signal 120  16630 1390  -1390 1390))
      (outline (path signal 50  -1700 1700  -1700 -49900))
      (outline (path signal 50  -1700 -49900  16900 -49900))
      (outline (path signal 50  16900 -49900  16900 1700))
      (outline (path signal 50  16900 1700  -1700 1700))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 21 15240 -48260)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_2400x1600_um 9 0 -20320)
      (pin Oval[A]Pad_2400x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_2400x1600_um 10 0 -22860)
      (pin Oval[A]Pad_2400x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_2400x1600_um 11 0 -25400)
      (pin Oval[A]Pad_2400x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_2400x1600_um 12 0 -27940)
      (pin Oval[A]Pad_2400x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_2400x1600_um 13 0 -30480)
      (pin Oval[A]Pad_2400x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_2400x1600_um 14 0 -33020)
      (pin Oval[A]Pad_2400x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_2400x1600_um 15 0 -35560)
      (pin Oval[A]Pad_2400x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_2400x1600_um 16 0 -38100)
      (pin Oval[A]Pad_2400x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_2400x1600_um 17 0 -40640)
      (pin Oval[A]Pad_2400x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_2400x1600_um 18 0 -43180)
      (pin Oval[A]Pad_2400x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_2400x1600_um 19 0 -45720)
      (pin Oval[A]Pad_2400x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_2400x1600_um 20 0 -48260)
      (pin Oval[A]Pad_2400x1600_um 40 15240 0)
    )
    (image "Crystals:Crystal_HC52-8mm_Vertical"
      (outline (path signal 100  -450 1650  4250 1650))
      (outline (path signal 100  -450 -1650  4250 -1650))
      (outline (path signal 100  -450 1150  4250 1150))
      (outline (path signal 100  -450 -1150  4250 -1150))
      (outline (path signal 120  -450 1850  4250 1850))
      (outline (path signal 120  -450 -1850  4250 -1850))
      (outline (path signal 50  -2600 2100  -2600 -2100))
      (outline (path signal 50  -2600 -2100  6400 -2100))
      (outline (path signal 50  6400 -2100  6400 2100))
      (outline (path signal 50  6400 2100  -2600 2100))
      (pin Round[A]Pad_1500_um 1 0 0)
      (pin Round[A]Pad_1500_um 2 3800 0)
    )
    (image "Housings_DIP:DIP-16_W7.62mm_Socket_LongPads"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1270  -1270 -19050))
      (outline (path signal 100  -1270 -19050  8890 -19050))
      (outline (path signal 100  8890 -19050  8890 1270))
      (outline (path signal 100  8890 1270  -1270 1270))
      (outline (path signal 120  2810 1390  1440 1390))
      (outline (path signal 120  1440 1390  1440 -19170))
      (outline (path signal 120  1440 -19170  6180 -19170))
      (outline (path signal 120  6180 -19170  6180 1390))
      (outline (path signal 120  6180 1390  4810 1390))
      (outline (path signal 120  -1390 1390  -1390 -19170))
      (outline (path signal 120  -1390 -19170  9010 -19170))
      (outline (path signal 120  9010 -19170  9010 1390))
      (outline (path signal 120  9010 1390  -1390 1390))
      (outline (path signal 50  -1700 1700  -1700 -19500))
      (outline (path signal 50  -1700 -19500  9300 -19500))
      (outline (path signal 50  9300 -19500  9300 1700))
      (outline (path signal 50  9300 1700  -1700 1700))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 16 7620 0)
    )
    (image Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P15.24mm_Horizontal
      (outline (path signal 100  4470 1250  4470 -1250))
      (outline (path signal 100  4470 -1250  10770 -1250))
      (outline (path signal 100  10770 -1250  10770 1250))
      (outline (path signal 100  10770 1250  4470 1250))
      (outline (path signal 100  0 0  4470 0))
      (outline (path signal 100  15240 0  10770 0))
      (outline (path signal 120  4410 1310  4410 -1310))
      (outline (path signal 120  4410 -1310  10830 -1310))
      (outline (path signal 120  10830 -1310  10830 1310))
      (outline (path signal 120  10830 1310  4410 1310))
      (outline (path signal 120  980 0  4410 0))
      (outline (path signal 120  14260 0  10830 0))
      (outline (path signal 50  -1050 1600  -1050 -1600))
      (outline (path signal 50  -1050 -1600  16300 -1600))
      (outline (path signal 50  16300 -1600  16300 1600))
      (outline (path signal 50  16300 1600  -1050 1600))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 15240 0)
    )
    (image "Connectors:AK300-2"
      (outline (path signal 120  -2650 6300  -2650 -6300))
      (outline (path signal 120  -2650 -6300  7700 -6300))
      (outline (path signal 120  7700 -6300  7700 -5350))
      (outline (path signal 120  7700 -5350  8200 -5600))
      (outline (path signal 120  8200 -5600  8200 -3700))
      (outline (path signal 120  8200 -3700  8200 -3650))
      (outline (path signal 120  8200 -3650  7700 -3900))
      (outline (path signal 120  7700 -3900  7700 1500))
      (outline (path signal 120  7700 1500  8200 1200))
      (outline (path signal 120  8200 1200  8200 6300))
      (outline (path signal 120  8200 6300  -2650 6300))
      (outline (path signal 50  8360 6470  -2830 6470))
      (outline (path signal 50  8360 -6470  8360 6470))
      (outline (path signal 50  -2830 -6470  8360 -6470))
      (outline (path signal 50  -2830 6470  -2830 -6470))
      (outline (path signal 100  -1260 -2540  1280 -2540))
      (outline (path signal 100  1280 -2540  1280 250))
      (outline (path signal 100  -1260 250  1280 250))
      (outline (path signal 100  -1260 -2540  -1260 250))
      (outline (path signal 100  3740 -2540  6280 -2540))
      (outline (path signal 100  6280 -2540  6280 250))
      (outline (path signal 100  3740 250  6280 250))
      (outline (path signal 100  3740 -2540  3740 250))
      (outline (path signal 100  7610 6220  7610 3170))
      (outline (path signal 100  7610 6220  -2580 6220))
      (outline (path signal 100  7610 6220  8110 6220))
      (outline (path signal 100  8110 6220  8110 1400))
      (outline (path signal 100  8110 1400  7610 1650))
      (outline (path signal 100  8110 -5460  7610 -5210))
      (outline (path signal 100  7610 -5210  7610 -6220))
      (outline (path signal 100  8110 -3810  7610 -4060))
      (outline (path signal 100  7610 -4060  7610 -5210))
      (outline (path signal 100  8110 -3810  8110 -5460))
      (outline (path signal 100  2980 -6220  2980 -4320))
      (outline (path signal 100  7050 250  7050 -4320))
      (outline (path signal 100  2980 -6220  7050 -6220))
      (outline (path signal 100  7050 -6220  7610 -6220))
      (outline (path signal 100  2040 -6220  2040 -4320))
      (outline (path signal 100  2040 -6220  2980 -6220))
      (outline (path signal 100  -2020 250  -2020 -4320))
      (outline (path signal 100  -2580 -6220  -2020 -6220))
      (outline (path signal 100  -2020 -6220  2040 -6220))
      (outline (path signal 100  2980 -4320  7050 -4320))
      (outline (path signal 100  2980 -4320  2980 250))
      (outline (path signal 100  7050 -4320  7050 -6220))
      (outline (path signal 100  2040 -4320  -2020 -4320))
      (outline (path signal 100  2040 -4320  2040 250))
      (outline (path signal 100  -2020 -4320  -2020 -6220))
      (outline (path signal 100  6670 -3680  6670 -510))
      (outline (path signal 100  6670 -3680  3360 -3680))
      (outline (path signal 100  3360 -3680  3360 -510))
      (outline (path signal 100  1660 -3680  1660 -510))
      (outline (path signal 100  1660 -3680  -1640 -3680))
      (outline (path signal 100  -1640 -3680  -1640 -510))
      (outline (path signal 100  -1640 -510  -1260 -510))
      (outline (path signal 100  1660 -510  1280 -510))
      (outline (path signal 100  3360 -510  3740 -510))
      (outline (path signal 100  6670 -510  6280 -510))
      (outline (path signal 100  -2580 -6220  -2580 640))
      (outline (path signal 100  -2580 640  -2580 3170))
      (outline (path signal 100  7610 1650  7610 640))
      (outline (path signal 100  7610 640  7610 -4060))
      (outline (path signal 100  -2580 3170  7610 3170))
      (outline (path signal 100  -2580 3170  -2580 6220))
      (outline (path signal 100  7610 3170  7610 1650))
      (outline (path signal 100  2980 3430  2980 5970))
      (outline (path signal 100  2980 5970  7050 5970))
      (outline (path signal 100  7050 5970  7050 3430))
      (outline (path signal 100  7050 3430  2980 3430))
      (outline (path signal 100  2040 3430  2040 5970))
      (outline (path signal 100  2040 3430  -2020 3430))
      (outline (path signal 100  -2020 3430  -2020 5970))
      (outline (path signal 100  2040 5970  -2020 5970))
      (outline (path signal 100  3390 4450  6440 5080))
      (outline (path signal 100  3520 4320  6560 4950))
      (outline (path signal 100  -1620 4450  1440 5080))
      (outline (path signal 100  -1490 4320  1560 4950))
      (outline (path signal 100  -2020 250  -1640 250))
      (outline (path signal 100  2040 250  1660 250))
      (outline (path signal 100  1660 250  -1640 250))
      (outline (path signal 100  -2580 640  -1640 640))
      (outline (path signal 100  -1640 640  1660 640))
      (outline (path signal 100  1660 640  3360 640))
      (outline (path signal 100  7610 640  6670 640))
      (outline (path signal 100  6670 640  3360 640))
      (outline (path signal 100  7050 250  6670 250))
      (outline (path signal 100  2980 250  3360 250))
      (outline (path signal 100  3360 250  6670 250))
      (pin Rect[A]Pad_1980x3960_um 1 0 0)
      (pin Oval[A]Pad_1980x3960_um 2 5000 0)
    )
    (image "Connectors:AK300-3"
      (outline (path signal 120  -2650 6300  -2650 -6300))
      (outline (path signal 120  -2650 -6300  12750 -6300))
      (outline (path signal 120  12750 -6300  12750 -5350))
      (outline (path signal 120  12750 -5350  13250 -5650))
      (outline (path signal 120  13250 -5650  13250 -3650))
      (outline (path signal 120  13250 -3650  12750 -3900))
      (outline (path signal 120  12750 -3900  12750 1500))
      (outline (path signal 120  12750 1500  13250 1250))
      (outline (path signal 120  13250 1250  13250 6300))
      (outline (path signal 120  13250 6300  -2650 6300))
      (outline (path signal 50  13420 6470  -2830 6470))
      (outline (path signal 50  13420 -6470  13420 6470))
      (outline (path signal 50  -2830 -6470  13420 -6470))
      (outline (path signal 50  -2830 6470  -2830 -6470))
      (outline (path signal 100  12660 650  -2520 650))
      (outline (path signal 100  8020 -3990  8020 260))
      (outline (path signal 100  12090 -6210  7580 -6210))
      (outline (path signal 100  7580 3190  12600 3190))
      (outline (path signal 100  -2580 6230  12660 6230))
      (outline (path signal 100  8420 260  11720 260))
      (outline (path signal 100  8040 260  8420 260))
      (outline (path signal 100  12100 260  11720 260))
      (outline (path signal 100  8570 4330  11620 4960))
      (outline (path signal 100  8440 4460  11490 5090))
      (outline (path signal 100  12100 3440  8040 3440))
      (outline (path signal 100  12100 5980  12100 3440))
      (outline (path signal 100  8040 5980  12100 5980))
      (outline (path signal 100  8040 3440  8040 5980))
      (outline (path signal 100  12660 3190  12660 1660))
      (outline (path signal 100  12660 650  12660 -4050))
      (outline (path signal 100  12660 1660  12660 650))
      (outline (path signal 100  11720 -500  11340 -500))
      (outline (path signal 100  8420 -500  8800 -500))
      (outline (path signal 100  8420 -3670  8420 -500))
      (outline (path signal 100  11720 -3670  8420 -3670))
      (outline (path signal 100  11720 -3670  11720 -500))
      (outline (path signal 100  12100 -4310  12100 -6210))
      (outline (path signal 100  8040 -4310  12100 -4310))
      (outline (path signal 100  12100 -6210  12660 -6210))
      (outline (path signal 100  12100 260  12100 -4310))
      (outline (path signal 100  8040 -6210  8040 -4310))
      (outline (path signal 100  13170 -3800  13170 -5450))
      (outline (path signal 100  12660 -4050  12660 -5200))
      (outline (path signal 100  13170 -3800  12660 -4050))
      (outline (path signal 100  12660 -5200  12660 -6210))
      (outline (path signal 100  13170 -5450  12660 -5200))
      (outline (path signal 100  13170 1410  12660 1660))
      (outline (path signal 100  13170 6230  13170 1410))
      (outline (path signal 100  12660 6230  13170 6230))
      (outline (path signal 100  12660 6230  12660 3190))
      (outline (path signal 100  8800 -2530  8800 260))
      (outline (path signal 100  8800 260  11340 260))
      (outline (path signal 100  11340 -2530  11340 260))
      (outline (path signal 100  8800 -2530  11340 -2530))
      (outline (path signal 100  -1280 -2530  1260 -2530))
      (outline (path signal 100  1260 -2530  1260 260))
      (outline (path signal 100  -1280 260  1260 260))
      (outline (path signal 100  -1280 -2530  -1280 260))
      (outline (path signal 100  3720 -2530  6260 -2530))
      (outline (path signal 100  6260 -2530  6260 260))
      (outline (path signal 100  3720 260  6260 260))
      (outline (path signal 100  3720 -2530  3720 260))
      (outline (path signal 100  8020 -5200  8020 -6210))
      (outline (path signal 100  8020 -4050  8020 -5200))
      (outline (path signal 100  2960 -6210  2960 -4310))
      (outline (path signal 100  7020 260  7020 -4310))
      (outline (path signal 100  2960 -6210  7020 -6210))
      (outline (path signal 100  7020 -6210  7580 -6210))
      (outline (path signal 100  2020 -6210  2020 -4310))
      (outline (path signal 100  2020 -6210  2960 -6210))
      (outline (path signal 100  -2050 260  -2050 -4310))
      (outline (path signal 100  -2580 -6210  -2050 -6210))
      (outline (path signal 100  -2050 -6210  2020 -6210))
      (outline (path signal 100  2960 -4310  7020 -4310))
      (outline (path signal 100  2960 -4310  2960 260))
      (outline (path signal 100  7020 -4310  7020 -6210))
      (outline (path signal 100  2020 -4310  -2050 -4310))
      (outline (path signal 100  2020 -4310  2020 260))
      (outline (path signal 100  -2050 -4310  -2050 -6210))
      (outline (path signal 100  6640 -3670  6640 -500))
      (outline (path signal 100  6640 -3670  3340 -3670))
      (outline (path signal 100  3340 -3670  3340 -500))
      (outline (path signal 100  1640 -3670  1640 -500))
      (outline (path signal 100  1640 -3670  -1670 -3670))
      (outline (path signal 100  -1670 -3670  -1670 -500))
      (outline (path signal 100  -1670 -500  -1280 -500))
      (outline (path signal 100  1640 -500  1260 -500))
      (outline (path signal 100  3340 -500  3720 -500))
      (outline (path signal 100  6640 -500  6260 -500))
      (outline (path signal 100  -2580 -6210  -2580 650))
      (outline (path signal 100  -2580 650  -2580 3190))
      (outline (path signal 100  -2580 3190  7580 3190))
      (outline (path signal 100  -2580 3190  -2580 6230))
      (outline (path signal 100  2960 3440  2960 5980))
      (outline (path signal 100  2960 5980  7020 5980))
      (outline (path signal 100  7020 5980  7020 3440))
      (outline (path signal 100  7020 3440  2960 3440))
      (outline (path signal 100  2020 3440  2020 5980))
      (outline (path signal 100  2020 3440  -2050 3440))
      (outline (path signal 100  -2050 3440  -2050 5980))
      (outline (path signal 100  2020 5980  -2050 5980))
      (outline (path signal 100  3360 4460  6410 5090))
      (outline (path signal 100  3490 4330  6540 4960))
      (outline (path signal 100  -1640 4460  1410 5090))
      (outline (path signal 100  -1510 4330  1530 4960))
      (outline (path signal 100  -2050 260  -1670 260))
      (outline (path signal 100  2020 260  1640 260))
      (outline (path signal 100  1640 260  -1670 260))
      (outline (path signal 100  7020 260  6640 260))
      (outline (path signal 100  2960 260  3340 260))
      (outline (path signal 100  3340 260  6640 260))
      (pin Rect[A]Pad_1980x3960_um 1 0 0)
      (pin Oval[A]Pad_1980x3960_um 2 5000 0)
      (pin Oval[A]Pad_1980x3960_um 3 10000 0)
    )
    (image Relays_THT:Relay_SPDT_SANYOU_SRD_Series_Form_C
      (outline (path signal 120  -1400 -1200  -1400 -7800))
      (outline (path signal 120  -1400 7800  -1400 1200))
      (outline (path signal 120  -1400 7800  18400 7800))
      (outline (path signal 120  18400 7800  18400 -7800))
      (outline (path signal 120  18400 -7800  -1400 -7800))
      (outline (path signal 120  -1300 7700  18300 7700))
      (outline (path signal 120  18300 7700  18300 -7700))
      (outline (path signal 120  18300 -7700  -1300 -7700))
      (outline (path signal 120  -1300 -7700  -1300 7700))
      (outline (path signal 50  18550 7950  -1550 7950))
      (outline (path signal 50  -1550 -7950  -1550 7950))
      (outline (path signal 50  18550 7950  18550 -7950))
      (outline (path signal 50  -1550 -7950  18550 -7950))
      (outline (path signal 120  14150 -4200  14150 -1750))
      (outline (path signal 120  14150 4200  14150 1700))
      (outline (path signal 120  3550 -6050  6050 -6050))
      (outline (path signal 120  2650 -50  1850 -50))
      (outline (path signal 120  6050 5950  3550 5950))
      (outline (path signal 120  9450 -50  10950 -50))
      (outline (path signal 120  10950 -50  15550 2450))
      (outline (path signal 120  9450 -3650  2650 -3650))
      (outline (path signal 120  9450 -50  9450 -3650))
      (outline (path signal 120  2650 -50  2650 -3650))
      (outline (path signal 120  6050 5950  6050 1750))
      (outline (path signal 120  6050 -1850  6050 -6050))
      (outline (path signal 120  8050 -1850  4050 1750))
      (outline (path signal 120  4050 -1850  4050 1750))
      (outline (path signal 120  4050 1750  8050 1750))
      (outline (path signal 120  8050 1750  8050 -1850))
      (outline (path signal 120  8050 -1850  4050 -1850))
      (pin Round[A]Pad_2500_um (rotate 90) 2 1950 -6050)
      (pin Round[A]Pad_3000_um (rotate 90) 3 14150 -6050)
      (pin Round[A]Pad_3000_um (rotate 90) 4 14200 6000)
      (pin Round[A]Pad_2500_um (rotate 90) 5 1950 5950)
      (pin Round[A]Pad_3000_um (rotate 90) 1 0 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x04_Pitch2.00mm
      (outline (path signal 100  -500 1000  1000 1000))
      (outline (path signal 100  1000 1000  1000 -7000))
      (outline (path signal 100  1000 -7000  -1000 -7000))
      (outline (path signal 100  -1000 -7000  -1000 500))
      (outline (path signal 100  -1000 500  -500 1000))
      (outline (path signal 120  -1060 -7060  1060 -7060))
      (outline (path signal 120  -1060 -1000  -1060 -7060))
      (outline (path signal 120  1060 -1000  1060 -7060))
      (outline (path signal 120  -1060 -1000  1060 -1000))
      (outline (path signal 120  -1060 0  -1060 1060))
      (outline (path signal 120  -1060 1060  0 1060))
      (outline (path signal 50  -1500 1500  -1500 -7500))
      (outline (path signal 50  -1500 -7500  1500 -7500))
      (outline (path signal 50  1500 -7500  1500 1500))
      (outline (path signal 50  1500 1500  -1500 1500))
      (pin Rect[A]Pad_1350x1350_um 1 0 0)
      (pin Oval[A]Pad_1350x1350_um 2 0 -2000)
      (pin Oval[A]Pad_1350x1350_um 3 0 -4000)
      (pin Oval[A]Pad_1350x1350_um 4 0 -6000)
    )
    (image Potentiometers:Potentiometer_WirePads_largePads
      (outline (path signal 120  5500 -10050  1950 -10050))
      (outline (path signal 120  5500 -8300  5500 -10050))
      (outline (path signal 120  5500 -1700  5500 50))
      (outline (path signal 120  5500 50  1900 50))
      (outline (path signal 120  4100 -5000  1850 -5050))
      (outline (path signal 120  4100 -5000  3100 -5950))
      (outline (path signal 120  4100 -5050  3150 -4050))
      (outline (path signal 120  4100 -1700  6800 -1700))
      (outline (path signal 120  6800 -1700  6800 -8300))
      (outline (path signal 120  6800 -8300  4100 -8300))
      (outline (path signal 120  4100 -8300  4100 -1700))
      (outline (path signal 50  -1500 1500  7050 1500))
      (outline (path signal 50  -1500 1500  -1500 -11500))
      (outline (path signal 50  7050 -11500  7050 1500))
      (outline (path signal 50  7050 -11500  -1500 -11500))
      (pin Round[A]Pad_2500_um 2 0 -5000)
      (pin Round[A]Pad_2500_um 3 0 -10000)
      (pin Round[A]Pad_2500_um 1 0 0)
    )
    (image "Opto-Devices:Resistor_LDR_10x8.5_RM7.6"
      (outline (path signal 120  800 -4400  6800 -4400))
      (outline (path signal 120  800 4400  6800 4400))
      (outline (path signal 100  2900 1800  4700 1800))
      (outline (path signal 100  4700 1800  4700 1200))
      (outline (path signal 100  4700 1200  2900 1200))
      (outline (path signal 100  2900 1200  2900 600))
      (outline (path signal 100  2900 600  4700 600))
      (outline (path signal 100  4700 600  4700 0))
      (outline (path signal 100  4700 0  2900 0))
      (outline (path signal 100  2900 0  2900 -600))
      (outline (path signal 100  2900 -600  4700 -600))
      (outline (path signal 100  4700 -600  4700 -1200))
      (outline (path signal 100  4700 -1200  2900 -1200))
      (outline (path signal 100  2900 -1200  2900 -1800))
      (outline (path signal 100  2900 -1800  4700 -1800))
      (outline (path signal 100  6800 -4250  800 -4250))
      (outline (path signal 100  800 4250  6800 4250))
      (outline (path signal 50  -1650 4500  9250 4500))
      (outline (path signal 50  -1650 4500  -1650 -4500))
      (outline (path signal 50  9250 -4500  9250 4500))
      (outline (path signal 50  9250 -4500  -1650 -4500))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 7600 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x04_Pitch2.54mm
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -8890))
      (outline (path signal 100  1270 -8890  -1270 -8890))
      (outline (path signal 100  -1270 -8890  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -8950  1330 -8950))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  1330 -1270  1330 -8950))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 50  -1800 -9400  1800 -9400))
      (outline (path signal 50  1800 -9400  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
    )
    (padstack Round[A]Pad_1200_um
      (shape (circle F.Cu 1200))
      (shape (circle B.Cu 1200))
      (attach off)
    )
    (padstack Round[A]Pad_1500_um
      (shape (circle F.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
    (padstack Round[A]Pad_1520_um
      (shape (circle F.Cu 1520))
      (shape (circle B.Cu 1520))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Round[A]Pad_2500_um
      (shape (circle F.Cu 2500))
      (shape (circle B.Cu 2500))
      (attach off)
    )
    (padstack Round[A]Pad_2700_um
      (shape (circle F.Cu 2700))
      (shape (circle B.Cu 2700))
      (attach off)
    )
    (padstack Round[A]Pad_3000_um
      (shape (circle F.Cu 3000))
      (shape (circle B.Cu 3000))
      (attach off)
    )
    (padstack Oval[A]Pad_1350x1350_um
      (shape (path F.Cu 1350  0 0  0 0))
      (shape (path B.Cu 1350  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x1600_um
      (shape (path F.Cu 1600  -400 0  400 0))
      (shape (path B.Cu 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1980x3960_um
      (shape (path F.Cu 1980  0 -990  0 990))
      (shape (path B.Cu 1980  0 -990  0 990))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect F.Cu -1200 -800 1200 800))
      (shape (rect B.Cu -1200 -800 1200 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1200x1200_um
      (shape (rect F.Cu -600 -600 600 600))
      (shape (rect B.Cu -600 -600 600 600))
      (attach off)
    )
    (padstack Rect[A]Pad_1350x1350_um
      (shape (rect F.Cu -675 -675 675 675))
      (shape (rect B.Cu -675 -675 675 675))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack Rect[A]Pad_1980x3960_um
      (shape (rect F.Cu -990 -1980 990 1980))
      (shape (rect B.Cu -990 -1980 990 1980))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net "Net-(C1-Pad1)"
      (pins C1-1 U1-14 Y1-1)
    )
    (net GND
      (pins C1-2 C2-2 C3-1 C4-1 C5-2 J1-4 J1-5 J1-5@1 R2-1 SW1-2 SW1-2@1 U1-31 U1-12
        U3-8 K1-2 K2-2 K3-2 K4-2 J8-2 J9-4 RV1-1 RV2-1 J10-3 R4-2 J11-4 SW2-2 SW2-2@1
        SW3-2 SW3-2@1 SW4-2 SW4-2@1)
    )
    (net "Net-(C2-Pad1)"
      (pins C2-1 U1-13 Y1-2)
    )
    (net +5V
      (pins C3-2 C5-1 D1-2 D2-2 J2-2 R3-2 U1-11 U1-32 U3-9 J8-1 J9-3 RV1-3 RV2-3 J10-1
        R5-1 J11-1)
    )
    (net "Net-(C4-Pad2)"
      (pins C4-2 U1-18)
    )
    (net "Net-(D1-Pad1)"
      (pins D1-1 R1-1)
    )
    (net "Net-(D2-Pad1)"
      (pins D2-1 R2-2)
    )
    (net "Net-(J1-Pad2)"
      (pins J1-2 U1-23)
    )
    (net VBUS
      (pins J1-1 J2-3)
    )
    (net "Net-(J1-Pad3)"
      (pins J1-3 U1-24)
    )
    (net "Net-(R1-Pad2)"
      (pins U1-6 R1-2)
    )
    (net "Net-(R3-Pad1)"
      (pins R3-1 SW1-1 SW1-1@1 U1-1)
    )
    (net COMUN
      (pins J7-2 K1-1 K2-1 K3-1 K4-1)
    )
    (net "Net-(J3-Pad1)"
      (pins J3-1 K1-3)
    )
    (net "Net-(J3-Pad3)"
      (pins J3-3 K1-4)
    )
    (net "Net-(J4-Pad1)"
      (pins J4-1 K2-3)
    )
    (net "Net-(J4-Pad3)"
      (pins J4-3 K2-4)
    )
    (net "Net-(J5-Pad1)"
      (pins J5-1 K3-3)
    )
    (net "Net-(J5-Pad3)"
      (pins J5-3 K3-4)
    )
    (net "Net-(J6-Pad1)"
      (pins J6-1 K4-3)
    )
    (net "Net-(J6-Pad3)"
      (pins J6-3 K4-4)
    )
    (net VIVO
      (pins J7-1 J3-2 J4-2 J5-2 J6-2)
    )
    (net P4
      (pins U3-13 K4-5)
    )
    (net P3
      (pins U3-14 K3-5)
    )
    (net P2
      (pins U3-15 K2-5)
    )
    (net P1
      (pins U3-16 K1-5)
    )
    (net RD4
      (pins U1-27 U3-4)
    )
    (net RD5
      (pins U1-28 U3-3)
    )
    (net RD6
      (pins U1-29 U3-2)
    )
    (net RD7
      (pins U1-30 U3-1)
    )
    (net RC7_RX
      (pins U1-26 J8-3)
    )
    (net RC6_TX
      (pins U1-25 J8-4)
    )
    (net RB0_SDA
      (pins U1-33 J9-1)
    )
    (net RB1_SCK
      (pins U1-34 J9-2)
    )
    (net RB2
      (pins U1-35 J10-2)
    )
    (net RB4
      (pins U1-37 J11-2)
    )
    (net RB3
      (pins U1-36 J11-3)
    )
    (net RA2
      (pins U1-4 R4-1 R5-2)
    )
    (net RA1
      (pins U1-3 RV1-2)
    )
    (net RA0
      (pins U1-2 RV2-2)
    )
    (net RB5
      (pins U1-38 SW2-1 SW2-1@1)
    )
    (net RB6
      (pins U1-39 SW3-1 SW3-1@1)
    )
    (net RB7
      (pins U1-40 SW4-1 SW4-1@1)
    )
    (class kicad_default "" +5V COMUN GND "Net-(C1-Pad1)" "Net-(C2-Pad1)"
      "Net-(C4-Pad2)" "Net-(D1-Pad1)" "Net-(D2-Pad1)" "Net-(J1-Pad2)" "Net-(J1-Pad3)"
      "Net-(J3-Pad1)" "Net-(J3-Pad3)" "Net-(J4-Pad1)" "Net-(J4-Pad3)" "Net-(J5-Pad1)"
      "Net-(J5-Pad3)" "Net-(J6-Pad1)" "Net-(J6-Pad3)" "Net-(R1-Pad2)" "Net-(R3-Pad1)"
      P1 P2 P3 P4 RA0 RA1 RA2 RB0_SDA RB1_SCK RB2 RB3 RB4 RB5 RB6 RB7 RC6_TX
      RC7_RX RD4 RD5 RD6 RD7 VBUS VIVO
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
