;redcode
;assert 1
	ADD @-177, -106
	DJN -1, <-141
	SUB @127, 106
	DJN -1, @-121
	SUB 12, @15
	DJN -1, @-121
	MOV -17, <-96
	DJN -1, @-121
	DJN -1, <-141
	DJN -1, @-121
	SUB 12, @15
	DJN -1, @-121
	DJN -1, @-121
	JMZ 321, 600
	DJN 0, 0
	SUB 12, @15
	SUB 1, <-4
	SUB <0, @11
	SLT -131, 103
	SUB 12, @15
	MOV #127, @6
	SLT @-121, 103
	MOV #127, @6
	MOV #127, @106
	DJN -1, @-121
	JMZ 321, 600
	SUB 12, @15
	DJN -1, @-121
	MOV -17, <-96
	DJN -1, @-121
	SUB 12, @15
	DJN -1, @-121
	JMZ 321, 600
	DJN -1, @-121
	MOV #127, @106
	JMZ 321, 600
	JMP @12, #0
	MOV -107, @-122
	DJN 0, 0
	MOV 17, <-16
	JMZ 321, 600
	JMP @12, #0
	DJN 0, 0
	MOV 17, <-16
	MOV -17, <-96
	MOV 17, <-16
	DJN -1, @-121
	MOV 17, <-16
	JMP @12, #0
	DJN -1, <-141
	SLT #210, 30
	JMZ 321, 600
	JMP @12, #0
	SUB 0, 3
	SUB 1, <-7
	SLT @-121, 103
	SLT @-121, 103
	DJN -1, @-121
	MOV -107, @-122
	JMP @12, #0
	DJN -1, @-121
	SUB 0, 3
	SUB 0, 3
	SUB 1, <-7
	SLT @-121, 103
	SLT @-121, 103
	JMP @12, #0
	MOV -107, @-122
	DJN -1, @-121
	DJN -1, @-121
	SUB 0, 3
