###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       111810   # Number of WRITE/WRITEP commands
num_reads_done                 =      1993795   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1550042   # Number of read row buffer hits
num_read_cmds                  =      1993788   # Number of READ/READP commands
num_writes_done                =       111814   # Number of read requests issued
num_write_row_hits             =        73961   # Number of write row buffer hits
num_act_cmds                   =       485186   # Number of ACT commands
num_pre_cmds                   =       485156   # Number of PRE commands
num_ondemand_pres              =       458154   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9645537   # Cyles of rank active rank.0
rank_active_cycles.1           =      9610197   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       354463   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       389803   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1954798   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        64607   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        22098   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        15452   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        13579   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         9132   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5952   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4252   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2988   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2099   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        10697   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            8   # Write cmd latency (cycles)
write_latency[40-59]           =           18   # Write cmd latency (cycles)
write_latency[60-79]           =           30   # Write cmd latency (cycles)
write_latency[80-99]           =           81   # Write cmd latency (cycles)
write_latency[100-119]         =          142   # Write cmd latency (cycles)
write_latency[120-139]         =          201   # Write cmd latency (cycles)
write_latency[140-159]         =          262   # Write cmd latency (cycles)
write_latency[160-179]         =          317   # Write cmd latency (cycles)
write_latency[180-199]         =          415   # Write cmd latency (cycles)
write_latency[200-]            =       110336   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           11   # Read request latency (cycles)
read_latency[20-39]            =       397206   # Read request latency (cycles)
read_latency[40-59]            =       177097   # Read request latency (cycles)
read_latency[60-79]            =       203131   # Read request latency (cycles)
read_latency[80-99]            =       131979   # Read request latency (cycles)
read_latency[100-119]          =       109044   # Read request latency (cycles)
read_latency[120-139]          =        99251   # Read request latency (cycles)
read_latency[140-159]          =        78979   # Read request latency (cycles)
read_latency[160-179]          =        65749   # Read request latency (cycles)
read_latency[180-199]          =        56425   # Read request latency (cycles)
read_latency[200-]             =       674923   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.58156e+08   # Write energy
read_energy                    =  8.03895e+09   # Read energy
act_energy                     =  1.32747e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.70142e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.87105e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01882e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.99676e+09   # Active standby energy rank.1
average_read_latency           =      263.551   # Average read request latency (cycles)
average_interarrival           =      4.74912   # Average request interarrival latency (cycles)
total_energy                   =  2.30021e+10   # Total energy (pJ)
average_power                  =      2300.21   # Average power (mW)
average_bandwidth              =      17.9679   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       111991   # Number of WRITE/WRITEP commands
num_reads_done                 =      2021974   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1593516   # Number of read row buffer hits
num_read_cmds                  =      2021967   # Number of READ/READP commands
num_writes_done                =       112018   # Number of read requests issued
num_write_row_hits             =        76469   # Number of write row buffer hits
num_act_cmds                   =       467435   # Number of ACT commands
num_pre_cmds                   =       467410   # Number of PRE commands
num_ondemand_pres              =       440213   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9642013   # Cyles of rank active rank.0
rank_active_cycles.1           =      9632771   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       357987   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       367229   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1982904   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        65059   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        22202   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        15717   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        13571   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         8958   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5946   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4292   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2890   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2123   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        10390   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =           12   # Write cmd latency (cycles)
write_latency[40-59]           =           15   # Write cmd latency (cycles)
write_latency[60-79]           =           31   # Write cmd latency (cycles)
write_latency[80-99]           =           66   # Write cmd latency (cycles)
write_latency[100-119]         =          141   # Write cmd latency (cycles)
write_latency[120-139]         =          213   # Write cmd latency (cycles)
write_latency[140-159]         =          295   # Write cmd latency (cycles)
write_latency[160-179]         =          337   # Write cmd latency (cycles)
write_latency[180-199]         =          468   # Write cmd latency (cycles)
write_latency[200-]            =       110410   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           12   # Read request latency (cycles)
read_latency[20-39]            =       417370   # Read request latency (cycles)
read_latency[40-59]            =       185938   # Read request latency (cycles)
read_latency[60-79]            =       205793   # Read request latency (cycles)
read_latency[80-99]            =       133993   # Read request latency (cycles)
read_latency[100-119]          =       108604   # Read request latency (cycles)
read_latency[120-139]          =        97016   # Read request latency (cycles)
read_latency[140-159]          =        77283   # Read request latency (cycles)
read_latency[160-179]          =        64592   # Read request latency (cycles)
read_latency[180-199]          =        55154   # Read request latency (cycles)
read_latency[200-]             =       676219   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.59059e+08   # Write energy
read_energy                    =  8.15257e+09   # Read energy
act_energy                     =   1.2789e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.71834e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   1.7627e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01662e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01085e+09   # Active standby energy rank.1
average_read_latency           =      274.899   # Average read request latency (cycles)
average_interarrival           =      4.68592   # Average request interarrival latency (cycles)
total_energy                   =  2.30707e+10   # Total energy (pJ)
average_power                  =      2307.07   # Average power (mW)
average_bandwidth              =      18.2101   # Average bandwidth
