vhdl xil_defaultlib  \
"../../../bd/zynq7000_preset/ip/zynq7000_preset_axi_gpio_0_0/sim/zynq7000_preset_axi_gpio_0_0.vhd" \
"../../../bd/zynq7000_preset/ip/zynq7000_preset_rst_ps7_0_50M_0/sim/zynq7000_preset_rst_ps7_0_50M_0.vhd" \
"../../../bd/zynq7000_preset/ip/zynq7000_preset_axi_bram_ctrl_0_0/sim/zynq7000_preset_axi_bram_ctrl_0_0.vhd" \
"../../../bd/zynq7000_preset/ip/zynq7000_preset_microblaze_0_0/sim/zynq7000_preset_microblaze_0_0.vhd" \
"../../../bd/zynq7000_preset/ip/zynq7000_preset_dlmb_v10_0/sim/zynq7000_preset_dlmb_v10_0.vhd" \
"../../../bd/zynq7000_preset/ip/zynq7000_preset_ilmb_v10_0/sim/zynq7000_preset_ilmb_v10_0.vhd" \
"../../../bd/zynq7000_preset/ip/zynq7000_preset_dlmb_bram_if_cntlr_0/sim/zynq7000_preset_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/zynq7000_preset/ip/zynq7000_preset_ilmb_bram_if_cntlr_0/sim/zynq7000_preset_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/zynq7000_preset/ip/zynq7000_preset_microblaze_0_axi_intc_0/sim/zynq7000_preset_microblaze_0_axi_intc_0.vhd" \
"../../../bd/zynq7000_preset/ip/zynq7000_preset_mdm_1_0/sim/zynq7000_preset_mdm_1_0.vhd" \
"../../../bd/zynq7000_preset/ip/zynq7000_preset_axi_timer_0_0/sim/zynq7000_preset_axi_timer_0_0.vhd" \
"../../../bd/zynq7000_preset/ip/zynq7000_preset_axi_intc_0_0/sim/zynq7000_preset_axi_intc_0_0.vhd" \

# Do not sort compile order
nosort
