# RISCV_MultiChiplet_System
Implementation of a 4x4 multi-core chiplet architecture with intra and inter-cluster cache coherence maintained using MESI and VI protocols, tested on a suite of PARSEC benchmarks. 
