// Seed: 3024739607
module module_0 (
    output supply1 id_0,
    input wand id_1,
    input supply0 id_2,
    input supply1 id_3,
    input wor id_4,
    input tri id_5
);
  wire id_7;
  assign module_1.id_18 = 0;
endmodule
module module_1 #(
    parameter id_8 = 32'd28
) (
    input uwire id_0,
    input wire id_1,
    input uwire id_2
    , id_20,
    input uwire id_3,
    input wand id_4,
    output wand id_5,
    input tri1 id_6,
    input wor id_7,
    output uwire _id_8,
    input tri0 id_9,
    input uwire id_10,
    output uwire id_11,
    output wire id_12,
    input wand id_13,
    output tri id_14,
    output supply1 id_15,
    output supply1 id_16,
    input supply1 id_17,
    output tri id_18
);
  wire id_21;
  wire id_22;
  parameter id_23 = -1;
  assign id_16 = -1;
  assign id_12 = id_17;
  assign id_5  = id_23;
  module_0 modCall_1 (
      id_14,
      id_10,
      id_1,
      id_2,
      id_9,
      id_2
  );
  wire [(  1  ) : -1] id_24;
  logic [id_8 : 1] id_25 = 1'd0;
endmodule
