Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed May 28 16:18:15 2025
| Host         : YanX running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    89          
DPIR-1     Warning           Asynchronous driver check      36          
SYNTH-10   Warning           Wide multiplier                39          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (89)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (228)
5. checking no_input_delay (5)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (89)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: PS2Data (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: board_divider/clk_div_reg/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: game_clk_divider/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (228)
--------------------------------------------------
 There are 228 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.357      -28.512                    236                 4275        0.036        0.000                      0                 4275        3.000        0.000                       0                   909  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clk_out2_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        8.513        0.000                      0                  533        0.036        0.000                      0                  533       19.020        0.000                       0                   449  
  clk_out2_clk_wiz_0        0.506        0.000                      0                 3742        0.263        0.000                      0                 3742        3.750        0.000                       0                   456  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0  clk_out1_clk_wiz_0        0.621        0.000                      0                   64        0.170        0.000                      0                   64  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0       -0.357      -28.512                    236                 3709        0.142        0.000                      0                 3709  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  
(none)                                  clk_out2_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0_u/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0_u/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_u/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_u/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_u/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_u/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.513ns  (required time - arrival time)
  Source:                 DrawBackground_u/hcount_cl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DrawBackground_u/Clouds_u/rgb_out_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.365ns  (logic 14.180ns (45.210%)  route 17.185ns (54.790%))
  Logic Levels:           31  (CARRY4=13 DSP48E1=2 LUT2=5 LUT3=2 LUT4=4 LUT6=5)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.557    -0.955    DrawBackground_u/clk_out1
    SLICE_X33Y16         FDCE                                         r  DrawBackground_u/hcount_cl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.499 r  DrawBackground_u/hcount_cl_reg[0]/Q
                         net (fo=3, routed)           0.514     0.016    DrawBackground_u/Clouds_u/hcount_out_reg[9]_1[0]
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124     0.140 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_8/O
                         net (fo=1, routed)           0.000     0.140    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_8_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.672 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.672    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.786 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.786    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.120 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_1/O[1]
                         net (fo=5, routed)           0.671     1.791    DrawBackground_u/Clouds_u/rgb_nxt6[9]
    SLICE_X29Y14         LUT2 (Prop_lut2_I1_O)        0.303     2.094 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.094    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_4_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.644 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.644    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.866 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__2/O[0]
                         net (fo=8, routed)           0.811     3.677    DrawBackground_u/Clouds_u/rgb_nxt5_carry__2_n_7
    SLICE_X31Y12         LUT2 (Prop_lut2_I1_O)        0.299     3.976 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_1/O
                         net (fo=1, routed)           0.000     3.976    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_1_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.377 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry/CO[3]
                         net (fo=1, routed)           0.000     4.377    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.711 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry__0/O[1]
                         net (fo=1, routed)           0.355     5.066    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry__0_n_6
    SLICE_X30Y13         LUT2 (Prop_lut2_I1_O)        0.303     5.369 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.369    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_i_3_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.947 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0/O[2]
                         net (fo=5, routed)           1.394     7.341    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_n_5
    SLICE_X32Y17         LUT6 (Prop_lut6_I1_O)        0.301     7.642 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17/O
                         net (fo=27, routed)          1.976     9.618    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17_n_0
    SLICE_X46Y36         LUT4 (Prop_lut4_I2_O)        0.146     9.764 r  DrawBackground_u/Clouds_u/rgb_nxt3__23_i_9/O
                         net (fo=25, routed)          2.439    12.204    DrawBackground_u/Clouds_u/rgb_nxt5[2]
    SLICE_X12Y19         LUT6 (Prop_lut6_I2_O)        0.328    12.532 r  DrawBackground_u/Clouds_u/rgb_nxt3__26_i_10/O
                         net (fo=3, routed)           0.505    13.037    DrawBackground_u/Clouds_u/rgb_nxt3__26_i_10_n_0
    SLICE_X12Y19         LUT3 (Prop_lut3_I1_O)        0.117    13.154 r  DrawBackground_u/Clouds_u/rgb_nxt3__26_i_2/O
                         net (fo=4, routed)           0.739    13.893    DrawBackground_u/Clouds_u/rgb_nxt3__26_i_2_n_0
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.260    18.153 r  DrawBackground_u/Clouds_u/rgb_nxt3__27/PCOUT[47]
                         net (fo=1, routed)           0.002    18.155    DrawBackground_u/Clouds_u/rgb_nxt3__27_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.673 r  DrawBackground_u/Clouds_u/rgb_nxt3__28/P[0]
                         net (fo=2, routed)           0.961    20.634    DrawBackground_u/Clouds_u/rgb_nxt3__28_n_105
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    20.758 r  DrawBackground_u/Clouds_u/i__carry_i_3__8/O
                         net (fo=1, routed)           0.000    20.758    DrawBackground_u/Clouds_u/i__carry_i_3__8_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.308 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.308    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.422 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.422    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.536 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.536    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.870 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__2/O[1]
                         net (fo=2, routed)           0.828    22.698    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__2_n_6
    SLICE_X12Y18         LUT3 (Prop_lut3_I2_O)        0.329    23.027 r  DrawBackground_u/Clouds_u/i___0_carry__6_i_1__1/O
                         net (fo=2, routed)           0.859    23.886    DrawBackground_u/Clouds_u/i___0_carry__6_i_1__1_n_0
    SLICE_X12Y18         LUT4 (Prop_lut4_I0_O)        0.348    24.234 r  DrawBackground_u/Clouds_u/i___0_carry__6_i_5__1/O
                         net (fo=1, routed)           0.000    24.234    DrawBackground_u/Clouds_u/i___0_carry__6_i_5__1_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    24.484 f  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__4/i___0_carry__6/O[2]
                         net (fo=1, routed)           0.440    24.925    DrawBackground_u/Clouds_u/rgb_nxt213_out[30]
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.301    25.226 f  DrawBackground_u/Clouds_u/rgb_out[23]_i_62/O
                         net (fo=1, routed)           0.407    25.633    DrawBackground_u/Clouds_u/rgb_out[23]_i_62_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I5_O)        0.124    25.757 f  DrawBackground_u/Clouds_u/rgb_out[23]_i_45/O
                         net (fo=1, routed)           0.301    26.058    DrawBackground_u/Clouds_u/rgb_out[23]_i_45_n_0
    SLICE_X13Y15         LUT4 (Prop_lut4_I2_O)        0.124    26.182 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_17/O
                         net (fo=1, routed)           1.828    28.010    DrawBackground_u/Clouds_u/rgb_out[23]_i_17_n_0
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    28.134 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_3/O
                         net (fo=7, routed)           2.153    30.286    DrawBackground_u/Clouds_u/rgb_out[23]_i_3_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I1_O)        0.124    30.410 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_1__2/O
                         net (fo=1, routed)           0.000    30.410    DrawBackground_u/Clouds_u/rgb_out[23]_i_1__2_n_0
    SLICE_X38Y43         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.445    38.450    DrawBackground_u/Clouds_u/clk_out1
    SLICE_X38Y43         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[23]/C
                         clock pessimism              0.492    38.941    
                         clock uncertainty           -0.095    38.847    
    SLICE_X38Y43         FDCE (Setup_fdce_C_D)        0.077    38.924    DrawBackground_u/Clouds_u/rgb_out_reg[23]
  -------------------------------------------------------------------
                         required time                         38.924    
                         arrival time                         -30.410    
  -------------------------------------------------------------------
                         slack                                  8.513    

Slack (MET) :             8.654ns  (required time - arrival time)
  Source:                 DrawBackground_u/hcount_cl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DrawBackground_u/Clouds_u/rgb_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.226ns  (logic 14.180ns (45.411%)  route 17.046ns (54.589%))
  Logic Levels:           31  (CARRY4=13 DSP48E1=2 LUT2=5 LUT3=2 LUT4=4 LUT6=5)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.557    -0.955    DrawBackground_u/clk_out1
    SLICE_X33Y16         FDCE                                         r  DrawBackground_u/hcount_cl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.499 r  DrawBackground_u/hcount_cl_reg[0]/Q
                         net (fo=3, routed)           0.514     0.016    DrawBackground_u/Clouds_u/hcount_out_reg[9]_1[0]
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124     0.140 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_8/O
                         net (fo=1, routed)           0.000     0.140    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_8_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.672 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.672    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.786 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.786    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.120 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_1/O[1]
                         net (fo=5, routed)           0.671     1.791    DrawBackground_u/Clouds_u/rgb_nxt6[9]
    SLICE_X29Y14         LUT2 (Prop_lut2_I1_O)        0.303     2.094 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.094    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_4_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.644 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.644    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.866 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__2/O[0]
                         net (fo=8, routed)           0.811     3.677    DrawBackground_u/Clouds_u/rgb_nxt5_carry__2_n_7
    SLICE_X31Y12         LUT2 (Prop_lut2_I1_O)        0.299     3.976 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_1/O
                         net (fo=1, routed)           0.000     3.976    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_1_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.377 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry/CO[3]
                         net (fo=1, routed)           0.000     4.377    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.711 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry__0/O[1]
                         net (fo=1, routed)           0.355     5.066    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry__0_n_6
    SLICE_X30Y13         LUT2 (Prop_lut2_I1_O)        0.303     5.369 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.369    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_i_3_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.947 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0/O[2]
                         net (fo=5, routed)           1.394     7.341    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_n_5
    SLICE_X32Y17         LUT6 (Prop_lut6_I1_O)        0.301     7.642 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17/O
                         net (fo=27, routed)          1.976     9.618    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17_n_0
    SLICE_X46Y36         LUT4 (Prop_lut4_I2_O)        0.146     9.764 r  DrawBackground_u/Clouds_u/rgb_nxt3__23_i_9/O
                         net (fo=25, routed)          2.439    12.204    DrawBackground_u/Clouds_u/rgb_nxt5[2]
    SLICE_X12Y19         LUT6 (Prop_lut6_I2_O)        0.328    12.532 r  DrawBackground_u/Clouds_u/rgb_nxt3__26_i_10/O
                         net (fo=3, routed)           0.505    13.037    DrawBackground_u/Clouds_u/rgb_nxt3__26_i_10_n_0
    SLICE_X12Y19         LUT3 (Prop_lut3_I1_O)        0.117    13.154 r  DrawBackground_u/Clouds_u/rgb_nxt3__26_i_2/O
                         net (fo=4, routed)           0.739    13.893    DrawBackground_u/Clouds_u/rgb_nxt3__26_i_2_n_0
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.260    18.153 r  DrawBackground_u/Clouds_u/rgb_nxt3__27/PCOUT[47]
                         net (fo=1, routed)           0.002    18.155    DrawBackground_u/Clouds_u/rgb_nxt3__27_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.673 r  DrawBackground_u/Clouds_u/rgb_nxt3__28/P[0]
                         net (fo=2, routed)           0.961    20.634    DrawBackground_u/Clouds_u/rgb_nxt3__28_n_105
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    20.758 r  DrawBackground_u/Clouds_u/i__carry_i_3__8/O
                         net (fo=1, routed)           0.000    20.758    DrawBackground_u/Clouds_u/i__carry_i_3__8_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.308 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.308    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.422 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.422    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.536 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.536    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.870 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__2/O[1]
                         net (fo=2, routed)           0.828    22.698    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__2_n_6
    SLICE_X12Y18         LUT3 (Prop_lut3_I2_O)        0.329    23.027 r  DrawBackground_u/Clouds_u/i___0_carry__6_i_1__1/O
                         net (fo=2, routed)           0.859    23.886    DrawBackground_u/Clouds_u/i___0_carry__6_i_1__1_n_0
    SLICE_X12Y18         LUT4 (Prop_lut4_I0_O)        0.348    24.234 r  DrawBackground_u/Clouds_u/i___0_carry__6_i_5__1/O
                         net (fo=1, routed)           0.000    24.234    DrawBackground_u/Clouds_u/i___0_carry__6_i_5__1_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    24.484 f  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__4/i___0_carry__6/O[2]
                         net (fo=1, routed)           0.440    24.925    DrawBackground_u/Clouds_u/rgb_nxt213_out[30]
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.301    25.226 f  DrawBackground_u/Clouds_u/rgb_out[23]_i_62/O
                         net (fo=1, routed)           0.407    25.633    DrawBackground_u/Clouds_u/rgb_out[23]_i_62_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I5_O)        0.124    25.757 f  DrawBackground_u/Clouds_u/rgb_out[23]_i_45/O
                         net (fo=1, routed)           0.301    26.058    DrawBackground_u/Clouds_u/rgb_out[23]_i_45_n_0
    SLICE_X13Y15         LUT4 (Prop_lut4_I2_O)        0.124    26.182 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_17/O
                         net (fo=1, routed)           1.828    28.010    DrawBackground_u/Clouds_u/rgb_out[23]_i_17_n_0
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    28.134 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_3/O
                         net (fo=7, routed)           2.014    30.148    DrawBackground_u/Clouds_u/rgb_out[23]_i_3_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I1_O)        0.124    30.272 r  DrawBackground_u/Clouds_u/rgb_out[7]_i_1__2/O
                         net (fo=1, routed)           0.000    30.272    DrawBackground_u/Clouds_u/rgb_out[7]_i_1__2_n_0
    SLICE_X38Y43         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.445    38.450    DrawBackground_u/Clouds_u/clk_out1
    SLICE_X38Y43         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[7]/C
                         clock pessimism              0.492    38.941    
                         clock uncertainty           -0.095    38.847    
    SLICE_X38Y43         FDCE (Setup_fdce_C_D)        0.079    38.926    DrawBackground_u/Clouds_u/rgb_out_reg[7]
  -------------------------------------------------------------------
                         required time                         38.926    
                         arrival time                         -30.272    
  -------------------------------------------------------------------
                         slack                                  8.654    

Slack (MET) :             8.781ns  (required time - arrival time)
  Source:                 DrawBackground_u/hcount_cl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DrawBackground_u/Clouds_u/rgb_out_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.050ns  (logic 14.180ns (45.668%)  route 16.870ns (54.332%))
  Logic Levels:           31  (CARRY4=13 DSP48E1=2 LUT2=5 LUT3=2 LUT4=4 LUT6=5)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.557    -0.955    DrawBackground_u/clk_out1
    SLICE_X33Y16         FDCE                                         r  DrawBackground_u/hcount_cl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.499 r  DrawBackground_u/hcount_cl_reg[0]/Q
                         net (fo=3, routed)           0.514     0.016    DrawBackground_u/Clouds_u/hcount_out_reg[9]_1[0]
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124     0.140 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_8/O
                         net (fo=1, routed)           0.000     0.140    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_8_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.672 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.672    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.786 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.786    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.120 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_1/O[1]
                         net (fo=5, routed)           0.671     1.791    DrawBackground_u/Clouds_u/rgb_nxt6[9]
    SLICE_X29Y14         LUT2 (Prop_lut2_I1_O)        0.303     2.094 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.094    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_4_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.644 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.644    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.866 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__2/O[0]
                         net (fo=8, routed)           0.811     3.677    DrawBackground_u/Clouds_u/rgb_nxt5_carry__2_n_7
    SLICE_X31Y12         LUT2 (Prop_lut2_I1_O)        0.299     3.976 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_1/O
                         net (fo=1, routed)           0.000     3.976    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_1_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.377 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry/CO[3]
                         net (fo=1, routed)           0.000     4.377    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.711 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry__0/O[1]
                         net (fo=1, routed)           0.355     5.066    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry__0_n_6
    SLICE_X30Y13         LUT2 (Prop_lut2_I1_O)        0.303     5.369 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.369    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_i_3_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.947 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0/O[2]
                         net (fo=5, routed)           1.394     7.341    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_n_5
    SLICE_X32Y17         LUT6 (Prop_lut6_I1_O)        0.301     7.642 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17/O
                         net (fo=27, routed)          1.976     9.618    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17_n_0
    SLICE_X46Y36         LUT4 (Prop_lut4_I2_O)        0.146     9.764 r  DrawBackground_u/Clouds_u/rgb_nxt3__23_i_9/O
                         net (fo=25, routed)          2.439    12.204    DrawBackground_u/Clouds_u/rgb_nxt5[2]
    SLICE_X12Y19         LUT6 (Prop_lut6_I2_O)        0.328    12.532 r  DrawBackground_u/Clouds_u/rgb_nxt3__26_i_10/O
                         net (fo=3, routed)           0.505    13.037    DrawBackground_u/Clouds_u/rgb_nxt3__26_i_10_n_0
    SLICE_X12Y19         LUT3 (Prop_lut3_I1_O)        0.117    13.154 r  DrawBackground_u/Clouds_u/rgb_nxt3__26_i_2/O
                         net (fo=4, routed)           0.739    13.893    DrawBackground_u/Clouds_u/rgb_nxt3__26_i_2_n_0
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.260    18.153 r  DrawBackground_u/Clouds_u/rgb_nxt3__27/PCOUT[47]
                         net (fo=1, routed)           0.002    18.155    DrawBackground_u/Clouds_u/rgb_nxt3__27_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.673 r  DrawBackground_u/Clouds_u/rgb_nxt3__28/P[0]
                         net (fo=2, routed)           0.961    20.634    DrawBackground_u/Clouds_u/rgb_nxt3__28_n_105
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    20.758 r  DrawBackground_u/Clouds_u/i__carry_i_3__8/O
                         net (fo=1, routed)           0.000    20.758    DrawBackground_u/Clouds_u/i__carry_i_3__8_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.308 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.308    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.422 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.422    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.536 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.536    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.870 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__2/O[1]
                         net (fo=2, routed)           0.828    22.698    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__2_n_6
    SLICE_X12Y18         LUT3 (Prop_lut3_I2_O)        0.329    23.027 r  DrawBackground_u/Clouds_u/i___0_carry__6_i_1__1/O
                         net (fo=2, routed)           0.859    23.886    DrawBackground_u/Clouds_u/i___0_carry__6_i_1__1_n_0
    SLICE_X12Y18         LUT4 (Prop_lut4_I0_O)        0.348    24.234 r  DrawBackground_u/Clouds_u/i___0_carry__6_i_5__1/O
                         net (fo=1, routed)           0.000    24.234    DrawBackground_u/Clouds_u/i___0_carry__6_i_5__1_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    24.484 r  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__4/i___0_carry__6/O[2]
                         net (fo=1, routed)           0.440    24.925    DrawBackground_u/Clouds_u/rgb_nxt213_out[30]
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.301    25.226 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_62/O
                         net (fo=1, routed)           0.407    25.633    DrawBackground_u/Clouds_u/rgb_out[23]_i_62_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I5_O)        0.124    25.757 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_45/O
                         net (fo=1, routed)           0.301    26.058    DrawBackground_u/Clouds_u/rgb_out[23]_i_45_n_0
    SLICE_X13Y15         LUT4 (Prop_lut4_I2_O)        0.124    26.182 f  DrawBackground_u/Clouds_u/rgb_out[23]_i_17/O
                         net (fo=1, routed)           1.828    28.010    DrawBackground_u/Clouds_u/rgb_out[23]_i_17_n_0
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    28.134 f  DrawBackground_u/Clouds_u/rgb_out[23]_i_3/O
                         net (fo=7, routed)           1.838    29.972    DrawBackground_u/Clouds_u/rgb_out[23]_i_3_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I3_O)        0.124    30.096 r  DrawBackground_u/Clouds_u/rgb_out[20]_i_1__2/O
                         net (fo=1, routed)           0.000    30.096    DrawBackground_u/Clouds_u/rgb_out[20]_i_1__2_n_0
    SLICE_X41Y42         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.446    38.451    DrawBackground_u/Clouds_u/clk_out1
    SLICE_X41Y42         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[20]/C
                         clock pessimism              0.492    38.942    
                         clock uncertainty           -0.095    38.848    
    SLICE_X41Y42         FDCE (Setup_fdce_C_D)        0.029    38.877    DrawBackground_u/Clouds_u/rgb_out_reg[20]
  -------------------------------------------------------------------
                         required time                         38.877    
                         arrival time                         -30.096    
  -------------------------------------------------------------------
                         slack                                  8.781    

Slack (MET) :             8.781ns  (required time - arrival time)
  Source:                 DrawBackground_u/hcount_cl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DrawBackground_u/Clouds_u/rgb_out_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.052ns  (logic 14.180ns (45.665%)  route 16.872ns (54.335%))
  Logic Levels:           31  (CARRY4=13 DSP48E1=2 LUT2=5 LUT3=2 LUT4=4 LUT6=5)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.557    -0.955    DrawBackground_u/clk_out1
    SLICE_X33Y16         FDCE                                         r  DrawBackground_u/hcount_cl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.499 r  DrawBackground_u/hcount_cl_reg[0]/Q
                         net (fo=3, routed)           0.514     0.016    DrawBackground_u/Clouds_u/hcount_out_reg[9]_1[0]
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124     0.140 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_8/O
                         net (fo=1, routed)           0.000     0.140    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_8_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.672 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.672    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.786 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.786    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.120 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_1/O[1]
                         net (fo=5, routed)           0.671     1.791    DrawBackground_u/Clouds_u/rgb_nxt6[9]
    SLICE_X29Y14         LUT2 (Prop_lut2_I1_O)        0.303     2.094 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.094    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_4_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.644 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.644    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.866 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__2/O[0]
                         net (fo=8, routed)           0.811     3.677    DrawBackground_u/Clouds_u/rgb_nxt5_carry__2_n_7
    SLICE_X31Y12         LUT2 (Prop_lut2_I1_O)        0.299     3.976 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_1/O
                         net (fo=1, routed)           0.000     3.976    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_1_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.377 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry/CO[3]
                         net (fo=1, routed)           0.000     4.377    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.711 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry__0/O[1]
                         net (fo=1, routed)           0.355     5.066    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry__0_n_6
    SLICE_X30Y13         LUT2 (Prop_lut2_I1_O)        0.303     5.369 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.369    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_i_3_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.947 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0/O[2]
                         net (fo=5, routed)           1.394     7.341    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_n_5
    SLICE_X32Y17         LUT6 (Prop_lut6_I1_O)        0.301     7.642 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17/O
                         net (fo=27, routed)          1.976     9.618    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17_n_0
    SLICE_X46Y36         LUT4 (Prop_lut4_I2_O)        0.146     9.764 r  DrawBackground_u/Clouds_u/rgb_nxt3__23_i_9/O
                         net (fo=25, routed)          2.439    12.204    DrawBackground_u/Clouds_u/rgb_nxt5[2]
    SLICE_X12Y19         LUT6 (Prop_lut6_I2_O)        0.328    12.532 r  DrawBackground_u/Clouds_u/rgb_nxt3__26_i_10/O
                         net (fo=3, routed)           0.505    13.037    DrawBackground_u/Clouds_u/rgb_nxt3__26_i_10_n_0
    SLICE_X12Y19         LUT3 (Prop_lut3_I1_O)        0.117    13.154 r  DrawBackground_u/Clouds_u/rgb_nxt3__26_i_2/O
                         net (fo=4, routed)           0.739    13.893    DrawBackground_u/Clouds_u/rgb_nxt3__26_i_2_n_0
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.260    18.153 r  DrawBackground_u/Clouds_u/rgb_nxt3__27/PCOUT[47]
                         net (fo=1, routed)           0.002    18.155    DrawBackground_u/Clouds_u/rgb_nxt3__27_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.673 r  DrawBackground_u/Clouds_u/rgb_nxt3__28/P[0]
                         net (fo=2, routed)           0.961    20.634    DrawBackground_u/Clouds_u/rgb_nxt3__28_n_105
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    20.758 r  DrawBackground_u/Clouds_u/i__carry_i_3__8/O
                         net (fo=1, routed)           0.000    20.758    DrawBackground_u/Clouds_u/i__carry_i_3__8_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.308 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.308    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.422 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.422    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.536 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.536    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.870 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__2/O[1]
                         net (fo=2, routed)           0.828    22.698    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__2_n_6
    SLICE_X12Y18         LUT3 (Prop_lut3_I2_O)        0.329    23.027 r  DrawBackground_u/Clouds_u/i___0_carry__6_i_1__1/O
                         net (fo=2, routed)           0.859    23.886    DrawBackground_u/Clouds_u/i___0_carry__6_i_1__1_n_0
    SLICE_X12Y18         LUT4 (Prop_lut4_I0_O)        0.348    24.234 r  DrawBackground_u/Clouds_u/i___0_carry__6_i_5__1/O
                         net (fo=1, routed)           0.000    24.234    DrawBackground_u/Clouds_u/i___0_carry__6_i_5__1_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    24.484 r  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__4/i___0_carry__6/O[2]
                         net (fo=1, routed)           0.440    24.925    DrawBackground_u/Clouds_u/rgb_nxt213_out[30]
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.301    25.226 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_62/O
                         net (fo=1, routed)           0.407    25.633    DrawBackground_u/Clouds_u/rgb_out[23]_i_62_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I5_O)        0.124    25.757 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_45/O
                         net (fo=1, routed)           0.301    26.058    DrawBackground_u/Clouds_u/rgb_out[23]_i_45_n_0
    SLICE_X13Y15         LUT4 (Prop_lut4_I2_O)        0.124    26.182 f  DrawBackground_u/Clouds_u/rgb_out[23]_i_17/O
                         net (fo=1, routed)           1.828    28.010    DrawBackground_u/Clouds_u/rgb_out[23]_i_17_n_0
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    28.134 f  DrawBackground_u/Clouds_u/rgb_out[23]_i_3/O
                         net (fo=7, routed)           1.840    29.974    DrawBackground_u/Clouds_u/rgb_out[23]_i_3_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I3_O)        0.124    30.098 r  DrawBackground_u/Clouds_u/rgb_out[21]_i_1__2/O
                         net (fo=1, routed)           0.000    30.098    DrawBackground_u/Clouds_u/rgb_out[21]_i_1__2_n_0
    SLICE_X41Y42         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.446    38.451    DrawBackground_u/Clouds_u/clk_out1
    SLICE_X41Y42         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[21]/C
                         clock pessimism              0.492    38.942    
                         clock uncertainty           -0.095    38.848    
    SLICE_X41Y42         FDCE (Setup_fdce_C_D)        0.031    38.879    DrawBackground_u/Clouds_u/rgb_out_reg[21]
  -------------------------------------------------------------------
                         required time                         38.879    
                         arrival time                         -30.098    
  -------------------------------------------------------------------
                         slack                                  8.781    

Slack (MET) :             8.807ns  (required time - arrival time)
  Source:                 DrawBackground_u/hcount_cl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DrawBackground_u/Clouds_u/rgb_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.075ns  (logic 14.180ns (45.631%)  route 16.895ns (54.369%))
  Logic Levels:           31  (CARRY4=13 DSP48E1=2 LUT2=5 LUT3=2 LUT4=4 LUT6=5)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.557    -0.955    DrawBackground_u/clk_out1
    SLICE_X33Y16         FDCE                                         r  DrawBackground_u/hcount_cl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.499 r  DrawBackground_u/hcount_cl_reg[0]/Q
                         net (fo=3, routed)           0.514     0.016    DrawBackground_u/Clouds_u/hcount_out_reg[9]_1[0]
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124     0.140 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_8/O
                         net (fo=1, routed)           0.000     0.140    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_8_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.672 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.672    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.786 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.786    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.120 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_1/O[1]
                         net (fo=5, routed)           0.671     1.791    DrawBackground_u/Clouds_u/rgb_nxt6[9]
    SLICE_X29Y14         LUT2 (Prop_lut2_I1_O)        0.303     2.094 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.094    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_4_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.644 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.644    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.866 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__2/O[0]
                         net (fo=8, routed)           0.811     3.677    DrawBackground_u/Clouds_u/rgb_nxt5_carry__2_n_7
    SLICE_X31Y12         LUT2 (Prop_lut2_I1_O)        0.299     3.976 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_1/O
                         net (fo=1, routed)           0.000     3.976    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_1_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.377 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry/CO[3]
                         net (fo=1, routed)           0.000     4.377    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.711 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry__0/O[1]
                         net (fo=1, routed)           0.355     5.066    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry__0_n_6
    SLICE_X30Y13         LUT2 (Prop_lut2_I1_O)        0.303     5.369 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.369    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_i_3_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.947 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0/O[2]
                         net (fo=5, routed)           1.394     7.341    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_n_5
    SLICE_X32Y17         LUT6 (Prop_lut6_I1_O)        0.301     7.642 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17/O
                         net (fo=27, routed)          1.976     9.618    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17_n_0
    SLICE_X46Y36         LUT4 (Prop_lut4_I2_O)        0.146     9.764 r  DrawBackground_u/Clouds_u/rgb_nxt3__23_i_9/O
                         net (fo=25, routed)          2.439    12.204    DrawBackground_u/Clouds_u/rgb_nxt5[2]
    SLICE_X12Y19         LUT6 (Prop_lut6_I2_O)        0.328    12.532 r  DrawBackground_u/Clouds_u/rgb_nxt3__26_i_10/O
                         net (fo=3, routed)           0.505    13.037    DrawBackground_u/Clouds_u/rgb_nxt3__26_i_10_n_0
    SLICE_X12Y19         LUT3 (Prop_lut3_I1_O)        0.117    13.154 r  DrawBackground_u/Clouds_u/rgb_nxt3__26_i_2/O
                         net (fo=4, routed)           0.739    13.893    DrawBackground_u/Clouds_u/rgb_nxt3__26_i_2_n_0
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.260    18.153 r  DrawBackground_u/Clouds_u/rgb_nxt3__27/PCOUT[47]
                         net (fo=1, routed)           0.002    18.155    DrawBackground_u/Clouds_u/rgb_nxt3__27_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.673 r  DrawBackground_u/Clouds_u/rgb_nxt3__28/P[0]
                         net (fo=2, routed)           0.961    20.634    DrawBackground_u/Clouds_u/rgb_nxt3__28_n_105
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    20.758 r  DrawBackground_u/Clouds_u/i__carry_i_3__8/O
                         net (fo=1, routed)           0.000    20.758    DrawBackground_u/Clouds_u/i__carry_i_3__8_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.308 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.308    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.422 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.422    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.536 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.536    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.870 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__2/O[1]
                         net (fo=2, routed)           0.828    22.698    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__2_n_6
    SLICE_X12Y18         LUT3 (Prop_lut3_I2_O)        0.329    23.027 r  DrawBackground_u/Clouds_u/i___0_carry__6_i_1__1/O
                         net (fo=2, routed)           0.859    23.886    DrawBackground_u/Clouds_u/i___0_carry__6_i_1__1_n_0
    SLICE_X12Y18         LUT4 (Prop_lut4_I0_O)        0.348    24.234 r  DrawBackground_u/Clouds_u/i___0_carry__6_i_5__1/O
                         net (fo=1, routed)           0.000    24.234    DrawBackground_u/Clouds_u/i___0_carry__6_i_5__1_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    24.484 r  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__4/i___0_carry__6/O[2]
                         net (fo=1, routed)           0.440    24.925    DrawBackground_u/Clouds_u/rgb_nxt213_out[30]
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.301    25.226 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_62/O
                         net (fo=1, routed)           0.407    25.633    DrawBackground_u/Clouds_u/rgb_out[23]_i_62_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I5_O)        0.124    25.757 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_45/O
                         net (fo=1, routed)           0.301    26.058    DrawBackground_u/Clouds_u/rgb_out[23]_i_45_n_0
    SLICE_X13Y15         LUT4 (Prop_lut4_I2_O)        0.124    26.182 f  DrawBackground_u/Clouds_u/rgb_out[23]_i_17/O
                         net (fo=1, routed)           1.828    28.010    DrawBackground_u/Clouds_u/rgb_out[23]_i_17_n_0
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    28.134 f  DrawBackground_u/Clouds_u/rgb_out[23]_i_3/O
                         net (fo=7, routed)           1.863    29.997    DrawBackground_u/Clouds_u/rgb_out[23]_i_3_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I3_O)        0.124    30.121 r  DrawBackground_u/Clouds_u/rgb_out[5]_i_1__2/O
                         net (fo=1, routed)           0.000    30.121    DrawBackground_u/Clouds_u/rgb_out[5]_i_1__2_n_0
    SLICE_X38Y43         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.445    38.450    DrawBackground_u/Clouds_u/clk_out1
    SLICE_X38Y43         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[5]/C
                         clock pessimism              0.492    38.941    
                         clock uncertainty           -0.095    38.847    
    SLICE_X38Y43         FDCE (Setup_fdce_C_D)        0.081    38.928    DrawBackground_u/Clouds_u/rgb_out_reg[5]
  -------------------------------------------------------------------
                         required time                         38.928    
                         arrival time                         -30.121    
  -------------------------------------------------------------------
                         slack                                  8.807    

Slack (MET) :             8.853ns  (required time - arrival time)
  Source:                 DrawBackground_u/hcount_cl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DrawBackground_u/Clouds_u/rgb_out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        30.979ns  (logic 14.180ns (45.772%)  route 16.799ns (54.228%))
  Logic Levels:           31  (CARRY4=13 DSP48E1=2 LUT2=5 LUT3=2 LUT4=4 LUT6=5)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.557    -0.955    DrawBackground_u/clk_out1
    SLICE_X33Y16         FDCE                                         r  DrawBackground_u/hcount_cl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.499 r  DrawBackground_u/hcount_cl_reg[0]/Q
                         net (fo=3, routed)           0.514     0.016    DrawBackground_u/Clouds_u/hcount_out_reg[9]_1[0]
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124     0.140 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_8/O
                         net (fo=1, routed)           0.000     0.140    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_8_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.672 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.672    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.786 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.786    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.120 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_1/O[1]
                         net (fo=5, routed)           0.671     1.791    DrawBackground_u/Clouds_u/rgb_nxt6[9]
    SLICE_X29Y14         LUT2 (Prop_lut2_I1_O)        0.303     2.094 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.094    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_4_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.644 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.644    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.866 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__2/O[0]
                         net (fo=8, routed)           0.811     3.677    DrawBackground_u/Clouds_u/rgb_nxt5_carry__2_n_7
    SLICE_X31Y12         LUT2 (Prop_lut2_I1_O)        0.299     3.976 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_1/O
                         net (fo=1, routed)           0.000     3.976    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_1_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.377 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry/CO[3]
                         net (fo=1, routed)           0.000     4.377    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.711 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry__0/O[1]
                         net (fo=1, routed)           0.355     5.066    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry__0_n_6
    SLICE_X30Y13         LUT2 (Prop_lut2_I1_O)        0.303     5.369 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.369    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_i_3_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.947 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0/O[2]
                         net (fo=5, routed)           1.394     7.341    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_n_5
    SLICE_X32Y17         LUT6 (Prop_lut6_I1_O)        0.301     7.642 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17/O
                         net (fo=27, routed)          1.976     9.618    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17_n_0
    SLICE_X46Y36         LUT4 (Prop_lut4_I2_O)        0.146     9.764 r  DrawBackground_u/Clouds_u/rgb_nxt3__23_i_9/O
                         net (fo=25, routed)          2.439    12.204    DrawBackground_u/Clouds_u/rgb_nxt5[2]
    SLICE_X12Y19         LUT6 (Prop_lut6_I2_O)        0.328    12.532 r  DrawBackground_u/Clouds_u/rgb_nxt3__26_i_10/O
                         net (fo=3, routed)           0.505    13.037    DrawBackground_u/Clouds_u/rgb_nxt3__26_i_10_n_0
    SLICE_X12Y19         LUT3 (Prop_lut3_I1_O)        0.117    13.154 r  DrawBackground_u/Clouds_u/rgb_nxt3__26_i_2/O
                         net (fo=4, routed)           0.739    13.893    DrawBackground_u/Clouds_u/rgb_nxt3__26_i_2_n_0
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.260    18.153 r  DrawBackground_u/Clouds_u/rgb_nxt3__27/PCOUT[47]
                         net (fo=1, routed)           0.002    18.155    DrawBackground_u/Clouds_u/rgb_nxt3__27_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.673 r  DrawBackground_u/Clouds_u/rgb_nxt3__28/P[0]
                         net (fo=2, routed)           0.961    20.634    DrawBackground_u/Clouds_u/rgb_nxt3__28_n_105
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    20.758 r  DrawBackground_u/Clouds_u/i__carry_i_3__8/O
                         net (fo=1, routed)           0.000    20.758    DrawBackground_u/Clouds_u/i__carry_i_3__8_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.308 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.308    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.422 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.422    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.536 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.536    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.870 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__2/O[1]
                         net (fo=2, routed)           0.828    22.698    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__2_n_6
    SLICE_X12Y18         LUT3 (Prop_lut3_I2_O)        0.329    23.027 r  DrawBackground_u/Clouds_u/i___0_carry__6_i_1__1/O
                         net (fo=2, routed)           0.859    23.886    DrawBackground_u/Clouds_u/i___0_carry__6_i_1__1_n_0
    SLICE_X12Y18         LUT4 (Prop_lut4_I0_O)        0.348    24.234 r  DrawBackground_u/Clouds_u/i___0_carry__6_i_5__1/O
                         net (fo=1, routed)           0.000    24.234    DrawBackground_u/Clouds_u/i___0_carry__6_i_5__1_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    24.484 f  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__4/i___0_carry__6/O[2]
                         net (fo=1, routed)           0.440    24.925    DrawBackground_u/Clouds_u/rgb_nxt213_out[30]
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.301    25.226 f  DrawBackground_u/Clouds_u/rgb_out[23]_i_62/O
                         net (fo=1, routed)           0.407    25.633    DrawBackground_u/Clouds_u/rgb_out[23]_i_62_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I5_O)        0.124    25.757 f  DrawBackground_u/Clouds_u/rgb_out[23]_i_45/O
                         net (fo=1, routed)           0.301    26.058    DrawBackground_u/Clouds_u/rgb_out[23]_i_45_n_0
    SLICE_X13Y15         LUT4 (Prop_lut4_I2_O)        0.124    26.182 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_17/O
                         net (fo=1, routed)           1.828    28.010    DrawBackground_u/Clouds_u/rgb_out[23]_i_17_n_0
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    28.134 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_3/O
                         net (fo=7, routed)           1.767    29.901    DrawBackground_u/Clouds_u/rgb_out[23]_i_3_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I1_O)        0.124    30.025 r  DrawBackground_u/Clouds_u/rgb_out[12]_i_1__2/O
                         net (fo=1, routed)           0.000    30.025    DrawBackground_u/Clouds_u/rgb_out[12]_i_1__2_n_0
    SLICE_X40Y43         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.447    38.452    DrawBackground_u/Clouds_u/clk_out1
    SLICE_X40Y43         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[12]/C
                         clock pessimism              0.492    38.943    
                         clock uncertainty           -0.095    38.849    
    SLICE_X40Y43         FDCE (Setup_fdce_C_D)        0.029    38.878    DrawBackground_u/Clouds_u/rgb_out_reg[12]
  -------------------------------------------------------------------
                         required time                         38.878    
                         arrival time                         -30.025    
  -------------------------------------------------------------------
                         slack                                  8.853    

Slack (MET) :             9.013ns  (required time - arrival time)
  Source:                 DrawBackground_u/hcount_cl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DrawBackground_u/Clouds_u/rgb_out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        30.817ns  (logic 14.180ns (46.013%)  route 16.637ns (53.987%))
  Logic Levels:           31  (CARRY4=13 DSP48E1=2 LUT2=5 LUT3=2 LUT4=4 LUT6=5)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.557    -0.955    DrawBackground_u/clk_out1
    SLICE_X33Y16         FDCE                                         r  DrawBackground_u/hcount_cl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.499 r  DrawBackground_u/hcount_cl_reg[0]/Q
                         net (fo=3, routed)           0.514     0.016    DrawBackground_u/Clouds_u/hcount_out_reg[9]_1[0]
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124     0.140 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_8/O
                         net (fo=1, routed)           0.000     0.140    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_8_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.672 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.672    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.786 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.786    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.120 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_1/O[1]
                         net (fo=5, routed)           0.671     1.791    DrawBackground_u/Clouds_u/rgb_nxt6[9]
    SLICE_X29Y14         LUT2 (Prop_lut2_I1_O)        0.303     2.094 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.094    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_4_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.644 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.644    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.866 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__2/O[0]
                         net (fo=8, routed)           0.811     3.677    DrawBackground_u/Clouds_u/rgb_nxt5_carry__2_n_7
    SLICE_X31Y12         LUT2 (Prop_lut2_I1_O)        0.299     3.976 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_1/O
                         net (fo=1, routed)           0.000     3.976    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_1_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.377 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry/CO[3]
                         net (fo=1, routed)           0.000     4.377    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.711 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry__0/O[1]
                         net (fo=1, routed)           0.355     5.066    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry__0_n_6
    SLICE_X30Y13         LUT2 (Prop_lut2_I1_O)        0.303     5.369 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.369    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_i_3_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.947 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0/O[2]
                         net (fo=5, routed)           1.394     7.341    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_n_5
    SLICE_X32Y17         LUT6 (Prop_lut6_I1_O)        0.301     7.642 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17/O
                         net (fo=27, routed)          1.976     9.618    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17_n_0
    SLICE_X46Y36         LUT4 (Prop_lut4_I2_O)        0.146     9.764 r  DrawBackground_u/Clouds_u/rgb_nxt3__23_i_9/O
                         net (fo=25, routed)          2.439    12.204    DrawBackground_u/Clouds_u/rgb_nxt5[2]
    SLICE_X12Y19         LUT6 (Prop_lut6_I2_O)        0.328    12.532 r  DrawBackground_u/Clouds_u/rgb_nxt3__26_i_10/O
                         net (fo=3, routed)           0.505    13.037    DrawBackground_u/Clouds_u/rgb_nxt3__26_i_10_n_0
    SLICE_X12Y19         LUT3 (Prop_lut3_I1_O)        0.117    13.154 r  DrawBackground_u/Clouds_u/rgb_nxt3__26_i_2/O
                         net (fo=4, routed)           0.739    13.893    DrawBackground_u/Clouds_u/rgb_nxt3__26_i_2_n_0
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.260    18.153 r  DrawBackground_u/Clouds_u/rgb_nxt3__27/PCOUT[47]
                         net (fo=1, routed)           0.002    18.155    DrawBackground_u/Clouds_u/rgb_nxt3__27_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.673 r  DrawBackground_u/Clouds_u/rgb_nxt3__28/P[0]
                         net (fo=2, routed)           0.961    20.634    DrawBackground_u/Clouds_u/rgb_nxt3__28_n_105
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    20.758 r  DrawBackground_u/Clouds_u/i__carry_i_3__8/O
                         net (fo=1, routed)           0.000    20.758    DrawBackground_u/Clouds_u/i__carry_i_3__8_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.308 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.308    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.422 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.422    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.536 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.536    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.870 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__2/O[1]
                         net (fo=2, routed)           0.828    22.698    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__2_n_6
    SLICE_X12Y18         LUT3 (Prop_lut3_I2_O)        0.329    23.027 r  DrawBackground_u/Clouds_u/i___0_carry__6_i_1__1/O
                         net (fo=2, routed)           0.859    23.886    DrawBackground_u/Clouds_u/i___0_carry__6_i_1__1_n_0
    SLICE_X12Y18         LUT4 (Prop_lut4_I0_O)        0.348    24.234 r  DrawBackground_u/Clouds_u/i___0_carry__6_i_5__1/O
                         net (fo=1, routed)           0.000    24.234    DrawBackground_u/Clouds_u/i___0_carry__6_i_5__1_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    24.484 r  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__4/i___0_carry__6/O[2]
                         net (fo=1, routed)           0.440    24.925    DrawBackground_u/Clouds_u/rgb_nxt213_out[30]
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.301    25.226 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_62/O
                         net (fo=1, routed)           0.407    25.633    DrawBackground_u/Clouds_u/rgb_out[23]_i_62_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I5_O)        0.124    25.757 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_45/O
                         net (fo=1, routed)           0.301    26.058    DrawBackground_u/Clouds_u/rgb_out[23]_i_45_n_0
    SLICE_X13Y15         LUT4 (Prop_lut4_I2_O)        0.124    26.182 f  DrawBackground_u/Clouds_u/rgb_out[23]_i_17/O
                         net (fo=1, routed)           1.828    28.010    DrawBackground_u/Clouds_u/rgb_out[23]_i_17_n_0
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    28.134 f  DrawBackground_u/Clouds_u/rgb_out[23]_i_3/O
                         net (fo=7, routed)           1.605    29.739    DrawBackground_u/Clouds_u/rgb_out[23]_i_3_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I3_O)        0.124    29.863 r  DrawBackground_u/Clouds_u/rgb_out[22]_i_1__2/O
                         net (fo=1, routed)           0.000    29.863    DrawBackground_u/Clouds_u/rgb_out[22]_i_1__2_n_0
    SLICE_X39Y43         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.445    38.450    DrawBackground_u/Clouds_u/clk_out1
    SLICE_X39Y43         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[22]/C
                         clock pessimism              0.492    38.941    
                         clock uncertainty           -0.095    38.847    
    SLICE_X39Y43         FDCE (Setup_fdce_C_D)        0.029    38.876    DrawBackground_u/Clouds_u/rgb_out_reg[22]
  -------------------------------------------------------------------
                         required time                         38.876    
                         arrival time                         -29.863    
  -------------------------------------------------------------------
                         slack                                  9.013    

Slack (MET) :             13.666ns  (required time - arrival time)
  Source:                 DrawMarioScore_u/hcount_out_reg[6]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Gameover_u/rgb_out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.224ns  (logic 7.811ns (29.786%)  route 18.413ns (70.214%))
  Logic Levels:           30  (CARRY4=16 LUT2=1 LUT3=4 LUT4=2 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.448 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.568    -0.944    DrawMarioScore_u/clk_out1
    SLICE_X15Y42         FDCE                                         r  DrawMarioScore_u/hcount_out_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDCE (Prop_fdce_C_Q)         0.456    -0.488 r  DrawMarioScore_u/hcount_out_reg[6]_rep/Q
                         net (fo=150, routed)         2.120     1.633    DrawMarioScore_u/hcount_out_reg[6]_rep_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I0_O)        0.124     1.757 f  DrawMarioScore_u/rgb_out[23]_i_17__1/O
                         net (fo=46, routed)          2.757     4.513    DrawMarioScore_u/rgb_out[23]_i_17__1_n_0
    SLICE_X8Y40          LUT3 (Prop_lut3_I2_O)        0.146     4.659 r  DrawMarioScore_u/rgb_out[23]_i_55__1/O
                         net (fo=77, routed)          1.446     6.106    DrawMarioScore_u/rgb_out[23]_i_1198_n_0
    SLICE_X10Y27         LUT3 (Prop_lut3_I2_O)        0.328     6.434 r  DrawMarioScore_u/rgb_out[23]_i_1663/O
                         net (fo=1, routed)           0.000     6.434    DrawMarioScore_u/rgb_out[23]_i_1663_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.810 r  DrawMarioScore_u/rgb_out_reg[23]_i_1209/CO[3]
                         net (fo=1, routed)           0.000     6.810    DrawMarioScore_u/rgb_out_reg[23]_i_1209_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.029 r  DrawMarioScore_u/rgb_out_reg[23]_i_801/O[0]
                         net (fo=3, routed)           1.156     8.185    DrawMarioScore_u/rgb_out_reg[23]_i_801_n_7
    SLICE_X7Y32          LUT3 (Prop_lut3_I0_O)        0.295     8.480 r  DrawMarioScore_u/rgb_out[23]_i_1981/O
                         net (fo=1, routed)           0.778     9.258    DrawMarioScore_u/rgb_out[23]_i_1981_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.656 r  DrawMarioScore_u/rgb_out_reg[23]_i_1568/CO[3]
                         net (fo=1, routed)           0.000     9.656    DrawMarioScore_u/rgb_out_reg[23]_i_1568_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.770 r  DrawMarioScore_u/rgb_out_reg[23]_i_1118/CO[3]
                         net (fo=1, routed)           0.000     9.770    DrawMarioScore_u/rgb_out_reg[23]_i_1118_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.884 r  DrawMarioScore_u/rgb_out_reg[23]_i_722/CO[3]
                         net (fo=1, routed)           0.000     9.884    DrawMarioScore_u/rgb_out_reg[23]_i_722_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.218 r  DrawMarioScore_u/rgb_out_reg[23]_i_380/O[1]
                         net (fo=2, routed)           1.016    11.234    DrawMarioScore_u/rgb_out_reg[23]_i_380_n_6
    SLICE_X8Y35          LUT3 (Prop_lut3_I2_O)        0.329    11.563 r  DrawMarioScore_u/rgb_out[23]_i_371/O
                         net (fo=2, routed)           0.829    12.392    DrawMarioScore_u/rgb_out[23]_i_371_n_0
    SLICE_X12Y30         LUT4 (Prop_lut4_I3_O)        0.328    12.720 r  DrawMarioScore_u/rgb_out[23]_i_375/O
                         net (fo=1, routed)           0.000    12.720    DrawMarioScore_u/rgb_out[23]_i_375_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.100 r  DrawMarioScore_u/rgb_out_reg[23]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.100    DrawMarioScore_u/rgb_out_reg[23]_i_198_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.415 r  DrawMarioScore_u/rgb_out_reg[23]_i_99/O[3]
                         net (fo=6, routed)           0.864    14.279    DrawMarioScore_u/rgb_out_reg[23]_i_99_n_4
    SLICE_X10Y33         LUT2 (Prop_lut2_I1_O)        0.307    14.586 r  DrawMarioScore_u/rgb_out[23]_i_2459/O
                         net (fo=1, routed)           0.000    14.586    DrawMarioScore_u/rgb_out[23]_i_2459_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.229 r  DrawMarioScore_u/rgb_out_reg[23]_i_2057/O[3]
                         net (fo=3, routed)           1.208    16.437    DrawMarioScore_u/rgb_out_reg[23]_i_2057_n_4
    SLICE_X7Y32          LUT5 (Prop_lut5_I0_O)        0.335    16.772 r  DrawMarioScore_u/rgb_out[23]_i_2093/O
                         net (fo=1, routed)           0.571    17.343    DrawMarioScore_u/rgb_out[23]_i_2093_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    17.949 r  DrawMarioScore_u/rgb_out_reg[23]_i_1692/CO[3]
                         net (fo=1, routed)           0.000    17.949    DrawMarioScore_u/rgb_out_reg[23]_i_1692_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.063 r  DrawMarioScore_u/rgb_out_reg[23]_i_1244/CO[3]
                         net (fo=1, routed)           0.000    18.063    DrawMarioScore_u/rgb_out_reg[23]_i_1244_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.177 r  DrawMarioScore_u/rgb_out_reg[23]_i_840/CO[3]
                         net (fo=1, routed)           0.000    18.177    DrawMarioScore_u/rgb_out_reg[23]_i_840_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.291 r  DrawMarioScore_u/rgb_out_reg[23]_i_461/CO[3]
                         net (fo=1, routed)           0.000    18.291    DrawMarioScore_u/rgb_out_reg[23]_i_461_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.405 r  DrawMarioScore_u/rgb_out_reg[23]_i_245/CO[3]
                         net (fo=1, routed)           0.000    18.405    DrawMarioScore_u/rgb_out_reg[23]_i_245_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.519 r  DrawMarioScore_u/rgb_out_reg[23]_i_114/CO[3]
                         net (fo=1, routed)           0.000    18.519    DrawMarioScore_u/rgb_out_reg[23]_i_114_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.633 r  DrawMarioScore_u/rgb_out_reg[23]_i_56__0/CO[3]
                         net (fo=5, routed)           1.001    19.634    DrawMarioScore_u/rgb_out_reg[23]_i_56__0_n_0
    SLICE_X13Y34         LUT5 (Prop_lut5_I3_O)        0.124    19.758 r  DrawMarioScore_u/rgb_out[23]_i_48__1/O
                         net (fo=4, routed)           0.603    20.361    DrawMarioScore_u/rgb_out[23]_i_48__1_n_0
    SLICE_X13Y39         LUT6 (Prop_lut6_I5_O)        0.124    20.485 r  DrawMarioScore_u/rgb_out[23]_i_60__2/O
                         net (fo=1, routed)           0.950    21.434    DrawMarioScore_u/rgb_out[23]_i_60__2_n_0
    SLICE_X13Y40         LUT5 (Prop_lut5_I0_O)        0.152    21.586 r  DrawMarioScore_u/rgb_out[23]_i_24__0/O
                         net (fo=1, routed)           0.640    22.226    DrawMarioScore_u/rgb_out[23]_i_24__0_n_0
    SLICE_X13Y39         LUT5 (Prop_lut5_I4_O)        0.332    22.558 r  DrawMarioScore_u/rgb_out[23]_i_6__2/O
                         net (fo=1, routed)           0.947    23.505    DrawMarioScore_u/Gameover_u/p_12_in
    SLICE_X13Y36         LUT5 (Prop_lut5_I2_O)        0.124    23.629 r  DrawMarioScore_u/rgb_out[23]_i_2__2/O
                         net (fo=12, routed)          1.527    25.156    DrawMarioScore_u/rgb_out[23]_i_2__2_n_0
    SLICE_X33Y40         LUT4 (Prop_lut4_I2_O)        0.124    25.280 r  DrawMarioScore_u/rgb_out[12]_i_1__1/O
                         net (fo=1, routed)           0.000    25.280    Gameover_u/D[4]
    SLICE_X33Y40         FDCE                                         r  Gameover_u/rgb_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.443    38.448    Gameover_u/clk_out1
    SLICE_X33Y40         FDCE                                         r  Gameover_u/rgb_out_reg[12]/C
                         clock pessimism              0.564    39.011    
                         clock uncertainty           -0.095    38.917    
    SLICE_X33Y40         FDCE (Setup_fdce_C_D)        0.029    38.946    Gameover_u/rgb_out_reg[12]
  -------------------------------------------------------------------
                         required time                         38.946    
                         arrival time                         -25.280    
  -------------------------------------------------------------------
                         slack                                 13.666    

Slack (MET) :             13.669ns  (required time - arrival time)
  Source:                 DrawMarioScore_u/hcount_out_reg[6]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Gameover_u/rgb_out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.223ns  (logic 7.811ns (29.787%)  route 18.412ns (70.213%))
  Logic Levels:           30  (CARRY4=16 LUT2=1 LUT3=4 LUT4=2 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.448 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.568    -0.944    DrawMarioScore_u/clk_out1
    SLICE_X15Y42         FDCE                                         r  DrawMarioScore_u/hcount_out_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDCE (Prop_fdce_C_Q)         0.456    -0.488 r  DrawMarioScore_u/hcount_out_reg[6]_rep/Q
                         net (fo=150, routed)         2.120     1.633    DrawMarioScore_u/hcount_out_reg[6]_rep_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I0_O)        0.124     1.757 f  DrawMarioScore_u/rgb_out[23]_i_17__1/O
                         net (fo=46, routed)          2.757     4.513    DrawMarioScore_u/rgb_out[23]_i_17__1_n_0
    SLICE_X8Y40          LUT3 (Prop_lut3_I2_O)        0.146     4.659 r  DrawMarioScore_u/rgb_out[23]_i_55__1/O
                         net (fo=77, routed)          1.446     6.106    DrawMarioScore_u/rgb_out[23]_i_1198_n_0
    SLICE_X10Y27         LUT3 (Prop_lut3_I2_O)        0.328     6.434 r  DrawMarioScore_u/rgb_out[23]_i_1663/O
                         net (fo=1, routed)           0.000     6.434    DrawMarioScore_u/rgb_out[23]_i_1663_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.810 r  DrawMarioScore_u/rgb_out_reg[23]_i_1209/CO[3]
                         net (fo=1, routed)           0.000     6.810    DrawMarioScore_u/rgb_out_reg[23]_i_1209_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.029 r  DrawMarioScore_u/rgb_out_reg[23]_i_801/O[0]
                         net (fo=3, routed)           1.156     8.185    DrawMarioScore_u/rgb_out_reg[23]_i_801_n_7
    SLICE_X7Y32          LUT3 (Prop_lut3_I0_O)        0.295     8.480 r  DrawMarioScore_u/rgb_out[23]_i_1981/O
                         net (fo=1, routed)           0.778     9.258    DrawMarioScore_u/rgb_out[23]_i_1981_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.656 r  DrawMarioScore_u/rgb_out_reg[23]_i_1568/CO[3]
                         net (fo=1, routed)           0.000     9.656    DrawMarioScore_u/rgb_out_reg[23]_i_1568_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.770 r  DrawMarioScore_u/rgb_out_reg[23]_i_1118/CO[3]
                         net (fo=1, routed)           0.000     9.770    DrawMarioScore_u/rgb_out_reg[23]_i_1118_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.884 r  DrawMarioScore_u/rgb_out_reg[23]_i_722/CO[3]
                         net (fo=1, routed)           0.000     9.884    DrawMarioScore_u/rgb_out_reg[23]_i_722_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.218 r  DrawMarioScore_u/rgb_out_reg[23]_i_380/O[1]
                         net (fo=2, routed)           1.016    11.234    DrawMarioScore_u/rgb_out_reg[23]_i_380_n_6
    SLICE_X8Y35          LUT3 (Prop_lut3_I2_O)        0.329    11.563 r  DrawMarioScore_u/rgb_out[23]_i_371/O
                         net (fo=2, routed)           0.829    12.392    DrawMarioScore_u/rgb_out[23]_i_371_n_0
    SLICE_X12Y30         LUT4 (Prop_lut4_I3_O)        0.328    12.720 r  DrawMarioScore_u/rgb_out[23]_i_375/O
                         net (fo=1, routed)           0.000    12.720    DrawMarioScore_u/rgb_out[23]_i_375_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.100 r  DrawMarioScore_u/rgb_out_reg[23]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.100    DrawMarioScore_u/rgb_out_reg[23]_i_198_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.415 r  DrawMarioScore_u/rgb_out_reg[23]_i_99/O[3]
                         net (fo=6, routed)           0.864    14.279    DrawMarioScore_u/rgb_out_reg[23]_i_99_n_4
    SLICE_X10Y33         LUT2 (Prop_lut2_I1_O)        0.307    14.586 r  DrawMarioScore_u/rgb_out[23]_i_2459/O
                         net (fo=1, routed)           0.000    14.586    DrawMarioScore_u/rgb_out[23]_i_2459_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.229 r  DrawMarioScore_u/rgb_out_reg[23]_i_2057/O[3]
                         net (fo=3, routed)           1.208    16.437    DrawMarioScore_u/rgb_out_reg[23]_i_2057_n_4
    SLICE_X7Y32          LUT5 (Prop_lut5_I0_O)        0.335    16.772 r  DrawMarioScore_u/rgb_out[23]_i_2093/O
                         net (fo=1, routed)           0.571    17.343    DrawMarioScore_u/rgb_out[23]_i_2093_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    17.949 r  DrawMarioScore_u/rgb_out_reg[23]_i_1692/CO[3]
                         net (fo=1, routed)           0.000    17.949    DrawMarioScore_u/rgb_out_reg[23]_i_1692_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.063 r  DrawMarioScore_u/rgb_out_reg[23]_i_1244/CO[3]
                         net (fo=1, routed)           0.000    18.063    DrawMarioScore_u/rgb_out_reg[23]_i_1244_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.177 r  DrawMarioScore_u/rgb_out_reg[23]_i_840/CO[3]
                         net (fo=1, routed)           0.000    18.177    DrawMarioScore_u/rgb_out_reg[23]_i_840_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.291 r  DrawMarioScore_u/rgb_out_reg[23]_i_461/CO[3]
                         net (fo=1, routed)           0.000    18.291    DrawMarioScore_u/rgb_out_reg[23]_i_461_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.405 r  DrawMarioScore_u/rgb_out_reg[23]_i_245/CO[3]
                         net (fo=1, routed)           0.000    18.405    DrawMarioScore_u/rgb_out_reg[23]_i_245_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.519 r  DrawMarioScore_u/rgb_out_reg[23]_i_114/CO[3]
                         net (fo=1, routed)           0.000    18.519    DrawMarioScore_u/rgb_out_reg[23]_i_114_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.633 r  DrawMarioScore_u/rgb_out_reg[23]_i_56__0/CO[3]
                         net (fo=5, routed)           1.001    19.634    DrawMarioScore_u/rgb_out_reg[23]_i_56__0_n_0
    SLICE_X13Y34         LUT5 (Prop_lut5_I3_O)        0.124    19.758 r  DrawMarioScore_u/rgb_out[23]_i_48__1/O
                         net (fo=4, routed)           0.603    20.361    DrawMarioScore_u/rgb_out[23]_i_48__1_n_0
    SLICE_X13Y39         LUT6 (Prop_lut6_I5_O)        0.124    20.485 r  DrawMarioScore_u/rgb_out[23]_i_60__2/O
                         net (fo=1, routed)           0.950    21.434    DrawMarioScore_u/rgb_out[23]_i_60__2_n_0
    SLICE_X13Y40         LUT5 (Prop_lut5_I0_O)        0.152    21.586 r  DrawMarioScore_u/rgb_out[23]_i_24__0/O
                         net (fo=1, routed)           0.640    22.226    DrawMarioScore_u/rgb_out[23]_i_24__0_n_0
    SLICE_X13Y39         LUT5 (Prop_lut5_I4_O)        0.332    22.558 r  DrawMarioScore_u/rgb_out[23]_i_6__2/O
                         net (fo=1, routed)           0.947    23.505    DrawMarioScore_u/Gameover_u/p_12_in
    SLICE_X13Y36         LUT5 (Prop_lut5_I2_O)        0.124    23.629 r  DrawMarioScore_u/rgb_out[23]_i_2__2/O
                         net (fo=12, routed)          1.526    25.155    DrawMarioScore_u/rgb_out[23]_i_2__2_n_0
    SLICE_X33Y40         LUT4 (Prop_lut4_I2_O)        0.124    25.279 r  DrawMarioScore_u/rgb_out[22]_i_1__1/O
                         net (fo=1, routed)           0.000    25.279    Gameover_u/D[10]
    SLICE_X33Y40         FDCE                                         r  Gameover_u/rgb_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.443    38.448    Gameover_u/clk_out1
    SLICE_X33Y40         FDCE                                         r  Gameover_u/rgb_out_reg[22]/C
                         clock pessimism              0.564    39.011    
                         clock uncertainty           -0.095    38.917    
    SLICE_X33Y40         FDCE (Setup_fdce_C_D)        0.031    38.948    Gameover_u/rgb_out_reg[22]
  -------------------------------------------------------------------
                         required time                         38.948    
                         arrival time                         -25.279    
  -------------------------------------------------------------------
                         slack                                 13.669    

Slack (MET) :             13.684ns  (required time - arrival time)
  Source:                 DrawMarioScore_u/hcount_out_reg[6]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Gameover_u/rgb_out_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.252ns  (logic 7.839ns (29.861%)  route 18.413ns (70.139%))
  Logic Levels:           30  (CARRY4=16 LUT2=1 LUT3=4 LUT4=2 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.448 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.568    -0.944    DrawMarioScore_u/clk_out1
    SLICE_X15Y42         FDCE                                         r  DrawMarioScore_u/hcount_out_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDCE (Prop_fdce_C_Q)         0.456    -0.488 r  DrawMarioScore_u/hcount_out_reg[6]_rep/Q
                         net (fo=150, routed)         2.120     1.633    DrawMarioScore_u/hcount_out_reg[6]_rep_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I0_O)        0.124     1.757 f  DrawMarioScore_u/rgb_out[23]_i_17__1/O
                         net (fo=46, routed)          2.757     4.513    DrawMarioScore_u/rgb_out[23]_i_17__1_n_0
    SLICE_X8Y40          LUT3 (Prop_lut3_I2_O)        0.146     4.659 r  DrawMarioScore_u/rgb_out[23]_i_55__1/O
                         net (fo=77, routed)          1.446     6.106    DrawMarioScore_u/rgb_out[23]_i_1198_n_0
    SLICE_X10Y27         LUT3 (Prop_lut3_I2_O)        0.328     6.434 r  DrawMarioScore_u/rgb_out[23]_i_1663/O
                         net (fo=1, routed)           0.000     6.434    DrawMarioScore_u/rgb_out[23]_i_1663_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.810 r  DrawMarioScore_u/rgb_out_reg[23]_i_1209/CO[3]
                         net (fo=1, routed)           0.000     6.810    DrawMarioScore_u/rgb_out_reg[23]_i_1209_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.029 r  DrawMarioScore_u/rgb_out_reg[23]_i_801/O[0]
                         net (fo=3, routed)           1.156     8.185    DrawMarioScore_u/rgb_out_reg[23]_i_801_n_7
    SLICE_X7Y32          LUT3 (Prop_lut3_I0_O)        0.295     8.480 r  DrawMarioScore_u/rgb_out[23]_i_1981/O
                         net (fo=1, routed)           0.778     9.258    DrawMarioScore_u/rgb_out[23]_i_1981_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.656 r  DrawMarioScore_u/rgb_out_reg[23]_i_1568/CO[3]
                         net (fo=1, routed)           0.000     9.656    DrawMarioScore_u/rgb_out_reg[23]_i_1568_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.770 r  DrawMarioScore_u/rgb_out_reg[23]_i_1118/CO[3]
                         net (fo=1, routed)           0.000     9.770    DrawMarioScore_u/rgb_out_reg[23]_i_1118_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.884 r  DrawMarioScore_u/rgb_out_reg[23]_i_722/CO[3]
                         net (fo=1, routed)           0.000     9.884    DrawMarioScore_u/rgb_out_reg[23]_i_722_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.218 r  DrawMarioScore_u/rgb_out_reg[23]_i_380/O[1]
                         net (fo=2, routed)           1.016    11.234    DrawMarioScore_u/rgb_out_reg[23]_i_380_n_6
    SLICE_X8Y35          LUT3 (Prop_lut3_I2_O)        0.329    11.563 r  DrawMarioScore_u/rgb_out[23]_i_371/O
                         net (fo=2, routed)           0.829    12.392    DrawMarioScore_u/rgb_out[23]_i_371_n_0
    SLICE_X12Y30         LUT4 (Prop_lut4_I3_O)        0.328    12.720 r  DrawMarioScore_u/rgb_out[23]_i_375/O
                         net (fo=1, routed)           0.000    12.720    DrawMarioScore_u/rgb_out[23]_i_375_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.100 r  DrawMarioScore_u/rgb_out_reg[23]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.100    DrawMarioScore_u/rgb_out_reg[23]_i_198_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.415 r  DrawMarioScore_u/rgb_out_reg[23]_i_99/O[3]
                         net (fo=6, routed)           0.864    14.279    DrawMarioScore_u/rgb_out_reg[23]_i_99_n_4
    SLICE_X10Y33         LUT2 (Prop_lut2_I1_O)        0.307    14.586 r  DrawMarioScore_u/rgb_out[23]_i_2459/O
                         net (fo=1, routed)           0.000    14.586    DrawMarioScore_u/rgb_out[23]_i_2459_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.229 r  DrawMarioScore_u/rgb_out_reg[23]_i_2057/O[3]
                         net (fo=3, routed)           1.208    16.437    DrawMarioScore_u/rgb_out_reg[23]_i_2057_n_4
    SLICE_X7Y32          LUT5 (Prop_lut5_I0_O)        0.335    16.772 r  DrawMarioScore_u/rgb_out[23]_i_2093/O
                         net (fo=1, routed)           0.571    17.343    DrawMarioScore_u/rgb_out[23]_i_2093_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    17.949 r  DrawMarioScore_u/rgb_out_reg[23]_i_1692/CO[3]
                         net (fo=1, routed)           0.000    17.949    DrawMarioScore_u/rgb_out_reg[23]_i_1692_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.063 r  DrawMarioScore_u/rgb_out_reg[23]_i_1244/CO[3]
                         net (fo=1, routed)           0.000    18.063    DrawMarioScore_u/rgb_out_reg[23]_i_1244_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.177 r  DrawMarioScore_u/rgb_out_reg[23]_i_840/CO[3]
                         net (fo=1, routed)           0.000    18.177    DrawMarioScore_u/rgb_out_reg[23]_i_840_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.291 r  DrawMarioScore_u/rgb_out_reg[23]_i_461/CO[3]
                         net (fo=1, routed)           0.000    18.291    DrawMarioScore_u/rgb_out_reg[23]_i_461_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.405 r  DrawMarioScore_u/rgb_out_reg[23]_i_245/CO[3]
                         net (fo=1, routed)           0.000    18.405    DrawMarioScore_u/rgb_out_reg[23]_i_245_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.519 r  DrawMarioScore_u/rgb_out_reg[23]_i_114/CO[3]
                         net (fo=1, routed)           0.000    18.519    DrawMarioScore_u/rgb_out_reg[23]_i_114_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.633 r  DrawMarioScore_u/rgb_out_reg[23]_i_56__0/CO[3]
                         net (fo=5, routed)           1.001    19.634    DrawMarioScore_u/rgb_out_reg[23]_i_56__0_n_0
    SLICE_X13Y34         LUT5 (Prop_lut5_I3_O)        0.124    19.758 r  DrawMarioScore_u/rgb_out[23]_i_48__1/O
                         net (fo=4, routed)           0.603    20.361    DrawMarioScore_u/rgb_out[23]_i_48__1_n_0
    SLICE_X13Y39         LUT6 (Prop_lut6_I5_O)        0.124    20.485 r  DrawMarioScore_u/rgb_out[23]_i_60__2/O
                         net (fo=1, routed)           0.950    21.434    DrawMarioScore_u/rgb_out[23]_i_60__2_n_0
    SLICE_X13Y40         LUT5 (Prop_lut5_I0_O)        0.152    21.586 r  DrawMarioScore_u/rgb_out[23]_i_24__0/O
                         net (fo=1, routed)           0.640    22.226    DrawMarioScore_u/rgb_out[23]_i_24__0_n_0
    SLICE_X13Y39         LUT5 (Prop_lut5_I4_O)        0.332    22.558 r  DrawMarioScore_u/rgb_out[23]_i_6__2/O
                         net (fo=1, routed)           0.947    23.505    DrawMarioScore_u/Gameover_u/p_12_in
    SLICE_X13Y36         LUT5 (Prop_lut5_I2_O)        0.124    23.629 r  DrawMarioScore_u/rgb_out[23]_i_2__2/O
                         net (fo=12, routed)          1.527    25.156    DrawMarioScore_u/rgb_out[23]_i_2__2_n_0
    SLICE_X33Y40         LUT4 (Prop_lut4_I2_O)        0.152    25.308 r  DrawMarioScore_u/rgb_out[13]_i_1__1/O
                         net (fo=1, routed)           0.000    25.308    Gameover_u/D[5]
    SLICE_X33Y40         FDCE                                         r  Gameover_u/rgb_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.443    38.448    Gameover_u/clk_out1
    SLICE_X33Y40         FDCE                                         r  Gameover_u/rgb_out_reg[13]/C
                         clock pessimism              0.564    39.011    
                         clock uncertainty           -0.095    38.917    
    SLICE_X33Y40         FDCE (Setup_fdce_C_D)        0.075    38.992    Gameover_u/rgb_out_reg[13]
  -------------------------------------------------------------------
                         required time                         38.992    
                         arrival time                         -25.308    
  -------------------------------------------------------------------
                         slack                                 13.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 Player_u/rgb_out_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DrawMarioScore_u/rgb_out_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.281%)  route 0.207ns (52.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.561    -0.620    Player_u/clk_out1
    SLICE_X37Y39         FDCE                                         r  Player_u/rgb_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Player_u/rgb_out_reg[20]/Q
                         net (fo=1, routed)           0.207    -0.272    Player_u/rgb_out_player[20]
    SLICE_X33Y40         LUT6 (Prop_lut6_I0_O)        0.045    -0.227 r  Player_u/rgb_out[20]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.227    DrawMarioScore_u/D[8]
    SLICE_X33Y40         FDCE                                         r  DrawMarioScore_u/rgb_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.831    -0.859    DrawMarioScore_u/clk_out1
    SLICE_X33Y40         FDCE                                         r  DrawMarioScore_u/rgb_out_reg[20]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X33Y40         FDCE (Hold_fdce_C_D)         0.092    -0.263    DrawMarioScore_u/rgb_out_reg[20]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Player_u/rgb_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DrawMarioScore_u/rgb_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.011%)  route 0.218ns (53.989%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.561    -0.620    Player_u/clk_out1
    SLICE_X36Y39         FDCE                                         r  Player_u/rgb_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Player_u/rgb_out_reg[6]/Q
                         net (fo=1, routed)           0.218    -0.261    Player_u/rgb_out_player[6]
    SLICE_X31Y41         LUT6 (Prop_lut6_I5_O)        0.045    -0.216 r  Player_u/rgb_out[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.216    DrawMarioScore_u/D[2]
    SLICE_X31Y41         FDCE                                         r  DrawMarioScore_u/rgb_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.831    -0.859    DrawMarioScore_u/clk_out1
    SLICE_X31Y41         FDCE                                         r  DrawMarioScore_u/rgb_out_reg[6]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X31Y41         FDCE (Hold_fdce_C_D)         0.092    -0.263    DrawMarioScore_u/rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Player_u/rgb_out_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DrawMarioScore_u/rgb_out_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.391%)  route 0.263ns (58.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.561    -0.620    Player_u/clk_out1
    SLICE_X36Y38         FDCE                                         r  Player_u/rgb_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Player_u/rgb_out_reg[23]/Q
                         net (fo=1, routed)           0.263    -0.216    Player_u/rgb_out_player[23]
    SLICE_X35Y40         LUT6 (Prop_lut6_I0_O)        0.045    -0.171 r  Player_u/rgb_out[23]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.171    DrawMarioScore_u/D[11]
    SLICE_X35Y40         FDCE                                         r  DrawMarioScore_u/rgb_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.830    -0.860    DrawMarioScore_u/clk_out1
    SLICE_X35Y40         FDCE                                         r  DrawMarioScore_u/rgb_out_reg[23]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X35Y40         FDCE (Hold_fdce_C_D)         0.092    -0.264    DrawMarioScore_u/rgb_out_reg[23]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Board_u/vcount_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Player_u/vcount_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.861%)  route 0.288ns (67.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.550    -0.631    Board_u/clk_out1
    SLICE_X40Y24         FDCE                                         r  Board_u/vcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.490 r  Board_u/vcount_out_reg[6]/Q
                         net (fo=81, routed)          0.288    -0.202    Player_u/vcount_out_reg[9]_1[6]
    SLICE_X29Y24         FDCE                                         r  Player_u/vcount_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.817    -0.873    Player_u/clk_out1
    SLICE_X29Y24         FDCE                                         r  Player_u/vcount_out_reg[6]/C
                         clock pessimism              0.503    -0.369    
    SLICE_X29Y24         FDCE (Hold_fdce_C_D)         0.072    -0.297    Player_u/vcount_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DrawBackground_u/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Board_u/vcount_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.502%)  route 0.293ns (67.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.562    -0.619    DrawBackground_u/clk_out1
    SLICE_X36Y42         FDCE                                         r  DrawBackground_u/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  DrawBackground_u/vcount_out_reg[0]/Q
                         net (fo=1, routed)           0.293    -0.186    Board_u/vcount_out[0]
    SLICE_X32Y33         FDCE                                         r  Board_u/vcount_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.825    -0.865    Board_u/clk_out1
    SLICE_X32Y33         FDCE                                         r  Board_u/vcount_out_reg[0]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X32Y33         FDCE (Hold_fdce_C_D)         0.070    -0.291    Board_u/vcount_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Board_u/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Player_u/vcount_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.536%)  route 0.273ns (62.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.553    -0.628    Board_u/clk_out1
    SLICE_X38Y21         FDCE                                         r  Board_u/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDCE (Prop_fdce_C_Q)         0.164    -0.464 r  Board_u/vcount_out_reg[5]/Q
                         net (fo=87, routed)          0.273    -0.191    Player_u/vcount_out_reg[9]_1[5]
    SLICE_X29Y21         FDCE                                         r  Player_u/vcount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.821    -0.869    Player_u/clk_out1
    SLICE_X29Y21         FDCE                                         r  Player_u/vcount_out_reg[5]/C
                         clock pessimism              0.503    -0.365    
    SLICE_X29Y21         FDCE (Hold_fdce_C_D)         0.066    -0.299    Player_u/vcount_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Board_u/vcount_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Player_u/vcount_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.688%)  route 0.304ns (68.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.553    -0.628    Board_u/clk_out1
    SLICE_X39Y21         FDCE                                         r  Board_u/vcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  Board_u/vcount_out_reg[4]/Q
                         net (fo=7, routed)           0.304    -0.183    Player_u/vcount_out_reg[9]_1[4]
    SLICE_X29Y21         FDCE                                         r  Player_u/vcount_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.821    -0.869    Player_u/clk_out1
    SLICE_X29Y21         FDCE                                         r  Player_u/vcount_out_reg[4]/C
                         clock pessimism              0.503    -0.365    
    SLICE_X29Y21         FDCE (Hold_fdce_C_D)         0.063    -0.302    Player_u/vcount_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Player_u/rgb_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DrawMarioScore_u/rgb_out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.209ns (44.063%)  route 0.265ns (55.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.561    -0.620    Player_u/clk_out1
    SLICE_X38Y39         FDCE                                         r  Player_u/rgb_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  Player_u/rgb_out_reg[12]/Q
                         net (fo=1, routed)           0.265    -0.191    Player_u/rgb_out_player[12]
    SLICE_X35Y40         LUT6 (Prop_lut6_I0_O)        0.045    -0.146 r  Player_u/rgb_out[12]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.146    DrawMarioScore_u/D[4]
    SLICE_X35Y40         FDCE                                         r  DrawMarioScore_u/rgb_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.830    -0.860    DrawMarioScore_u/clk_out1
    SLICE_X35Y40         FDCE                                         r  DrawMarioScore_u/rgb_out_reg[12]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X35Y40         FDCE (Hold_fdce_C_D)         0.091    -0.265    DrawMarioScore_u/rgb_out_reg[12]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DrawBackground_u/Clouds_u/rgb_out_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DrawBackground_u/rgb_out_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.562    -0.619    DrawBackground_u/Clouds_u/clk_out1
    SLICE_X41Y42         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  DrawBackground_u/Clouds_u/rgb_out_reg[20]/Q
                         net (fo=1, routed)           0.056    -0.422    DrawBackground_u/Clouds_u_n_24
    SLICE_X41Y42         FDCE                                         r  DrawBackground_u/rgb_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.832    -0.858    DrawBackground_u/clk_out1
    SLICE_X41Y42         FDCE                                         r  DrawBackground_u/rgb_out_reg[20]/C
                         clock pessimism              0.238    -0.619    
    SLICE_X41Y42         FDCE (Hold_fdce_C_D)         0.075    -0.544    DrawBackground_u/rgb_out_reg[20]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Player_u/rgb_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DrawMarioScore_u/rgb_out_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.209ns (43.608%)  route 0.270ns (56.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.561    -0.620    Player_u/clk_out1
    SLICE_X38Y38         FDCE                                         r  Player_u/rgb_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  Player_u/rgb_out_reg[14]/Q
                         net (fo=1, routed)           0.270    -0.186    Player_u/rgb_out_player[14]
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.045    -0.141 r  Player_u/rgb_out[14]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.141    DrawMarioScore_u/D[6]
    SLICE_X32Y40         FDCE                                         r  DrawMarioScore_u/rgb_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.831    -0.859    DrawMarioScore_u/clk_out1
    SLICE_X32Y40         FDCE                                         r  DrawMarioScore_u/rgb_out_reg[14]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X32Y40         FDCE (Hold_fdce_C_D)         0.092    -0.263    DrawMarioScore_u/rgb_out_reg[14]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y38     Music_u/tone_reg_rep_bsel/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_wiz_0_u/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X28Y12     Board_u/hcount_out_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X30Y9      Board_u/hcount_out_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X30Y9      Board_u/hcount_out_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X28Y9      Board_u/hcount_out_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X28Y9      Board_u/hcount_out_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X15Y12     Board_u/hcount_out_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X28Y12     Board_u/hcount_out_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X34Y40     Player_u/hsync_out_reg_srl5_Player_u_hsync_out_reg_c/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X34Y40     Player_u/hsync_out_reg_srl5_Player_u_hsync_out_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y46     Player_u/vsync_out_reg_srl5_Player_u_hsync_out_reg_c/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y46     Player_u/vsync_out_reg_srl5_Player_u_hsync_out_reg_c/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y12     Board_u/hcount_out_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y12     Board_u/hcount_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y9      Board_u/hcount_out_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y9      Board_u/hcount_out_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y9      Board_u/hcount_out_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y9      Board_u/hcount_out_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X34Y40     Player_u/hsync_out_reg_srl5_Player_u_hsync_out_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X34Y40     Player_u/hsync_out_reg_srl5_Player_u_hsync_out_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y46     Player_u/vsync_out_reg_srl5_Player_u_hsync_out_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y46     Player_u/vsync_out_reg_srl5_Player_u_hsync_out_reg_c/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y12     Board_u/hcount_out_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y12     Board_u/hcount_out_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y9      Board_u/hcount_out_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y9      Board_u/hcount_out_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y9      Board_u/hcount_out_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y9      Board_u/hcount_out_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 Engine_FirstStage/saving_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_3_3/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.650ns  (logic 2.074ns (23.976%)  route 6.576ns (76.024%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.562    -0.950    Engine_FirstStage/CLK
    SLICE_X45Y14         FDCE                                         r  Engine_FirstStage/saving_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.494 r  Engine_FirstStage/saving_addr_reg[1]/Q
                         net (fo=4, routed)           1.037     0.544    Engine_FirstStage/saving_addr[1]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.150     0.694 r  Engine_FirstStage/first_stage_rom_i_11/O
                         net (fo=141, routed)         1.677     2.371    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X47Y3          LUT5 (Prop_lut5_I3_O)        0.354     2.725 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_37/O
                         net (fo=1, routed)           0.853     3.578    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_37_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.326     3.904 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_29/O
                         net (fo=1, routed)           0.000     3.904    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_29_n_0
    SLICE_X52Y2          MUXF7 (Prop_muxf7_I1_O)      0.247     4.151 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     4.151    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_11_n_0
    SLICE_X52Y2          MUXF8 (Prop_muxf8_I0_O)      0.098     4.249 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.888     5.136    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_3_n_0
    SLICE_X44Y7          LUT6 (Prop_lut6_I4_O)        0.319     5.455 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           0.752     6.207    Engine_FirstStage/spo[3]
    SLICE_X44Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.331 r  Engine_FirstStage/first_stage_ram_i_15/O
                         net (fo=70, routed)          1.370     7.701    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_3_3/D
    SLICE_X56Y23         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_3_3/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.438     8.443    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_3_3/WCLK
    SLICE_X56Y23         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_3_3/DP.HIGH/CLK
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X56Y23         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725     8.207    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_3_3/DP.HIGH
  -------------------------------------------------------------------
                         required time                          8.207    
                         arrival time                          -7.701    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 Engine_FirstStage/saving_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_3_3/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.617ns  (logic 2.074ns (24.067%)  route 6.543ns (75.933%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.562    -0.950    Engine_FirstStage/CLK
    SLICE_X45Y14         FDCE                                         r  Engine_FirstStage/saving_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.494 r  Engine_FirstStage/saving_addr_reg[1]/Q
                         net (fo=4, routed)           1.037     0.544    Engine_FirstStage/saving_addr[1]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.150     0.694 r  Engine_FirstStage/first_stage_rom_i_11/O
                         net (fo=141, routed)         1.677     2.371    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X47Y3          LUT5 (Prop_lut5_I3_O)        0.354     2.725 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_37/O
                         net (fo=1, routed)           0.853     3.578    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_37_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.326     3.904 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_29/O
                         net (fo=1, routed)           0.000     3.904    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_29_n_0
    SLICE_X52Y2          MUXF7 (Prop_muxf7_I1_O)      0.247     4.151 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     4.151    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_11_n_0
    SLICE_X52Y2          MUXF8 (Prop_muxf8_I0_O)      0.098     4.249 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.888     5.136    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_3_n_0
    SLICE_X44Y7          LUT6 (Prop_lut6_I4_O)        0.319     5.455 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           0.752     6.207    Engine_FirstStage/spo[3]
    SLICE_X44Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.331 r  Engine_FirstStage/first_stage_ram_i_15/O
                         net (fo=70, routed)          1.337     7.668    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_3_3/D
    SLICE_X50Y25         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_3_3/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.435     8.440    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_3_3/WCLK
    SLICE_X50Y25         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_3_3/DP.HIGH/CLK
                         clock pessimism              0.564     9.003    
                         clock uncertainty           -0.074     8.929    
    SLICE_X50Y25         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725     8.204    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_3_3/DP.HIGH
  -------------------------------------------------------------------
                         required time                          8.204    
                         arrival time                          -7.668    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 Engine_FirstStage/saving_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_3_3/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.539ns  (logic 2.074ns (24.289%)  route 6.465ns (75.711%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.562    -0.950    Engine_FirstStage/CLK
    SLICE_X45Y14         FDCE                                         r  Engine_FirstStage/saving_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.494 r  Engine_FirstStage/saving_addr_reg[1]/Q
                         net (fo=4, routed)           1.037     0.544    Engine_FirstStage/saving_addr[1]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.150     0.694 r  Engine_FirstStage/first_stage_rom_i_11/O
                         net (fo=141, routed)         1.677     2.371    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X47Y3          LUT5 (Prop_lut5_I3_O)        0.354     2.725 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_37/O
                         net (fo=1, routed)           0.853     3.578    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_37_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.326     3.904 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_29/O
                         net (fo=1, routed)           0.000     3.904    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_29_n_0
    SLICE_X52Y2          MUXF7 (Prop_muxf7_I1_O)      0.247     4.151 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     4.151    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_11_n_0
    SLICE_X52Y2          MUXF8 (Prop_muxf8_I0_O)      0.098     4.249 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.888     5.136    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_3_n_0
    SLICE_X44Y7          LUT6 (Prop_lut6_I4_O)        0.319     5.455 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           0.752     6.207    Engine_FirstStage/spo[3]
    SLICE_X44Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.331 r  Engine_FirstStage/first_stage_ram_i_15/O
                         net (fo=70, routed)          1.258     7.589    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_3_3/D
    SLICE_X52Y29         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_3_3/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.441     8.446    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_3_3/WCLK
    SLICE_X52Y29         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_3_3/DP.HIGH/CLK
                         clock pessimism              0.564     9.009    
                         clock uncertainty           -0.074     8.935    
    SLICE_X52Y29         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725     8.210    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_3_3/DP.HIGH
  -------------------------------------------------------------------
                         required time                          8.210    
                         arrival time                          -7.589    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 Engine_FirstStage/saving_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_3_3/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.525ns  (logic 2.074ns (24.327%)  route 6.451ns (75.673%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.562    -0.950    Engine_FirstStage/CLK
    SLICE_X45Y14         FDCE                                         r  Engine_FirstStage/saving_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.494 r  Engine_FirstStage/saving_addr_reg[1]/Q
                         net (fo=4, routed)           1.037     0.544    Engine_FirstStage/saving_addr[1]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.150     0.694 r  Engine_FirstStage/first_stage_rom_i_11/O
                         net (fo=141, routed)         1.677     2.371    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X47Y3          LUT5 (Prop_lut5_I3_O)        0.354     2.725 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_37/O
                         net (fo=1, routed)           0.853     3.578    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_37_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.326     3.904 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_29/O
                         net (fo=1, routed)           0.000     3.904    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_29_n_0
    SLICE_X52Y2          MUXF7 (Prop_muxf7_I1_O)      0.247     4.151 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     4.151    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_11_n_0
    SLICE_X52Y2          MUXF8 (Prop_muxf8_I0_O)      0.098     4.249 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.888     5.136    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_3_n_0
    SLICE_X44Y7          LUT6 (Prop_lut6_I4_O)        0.319     5.455 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           0.752     6.207    Engine_FirstStage/spo[3]
    SLICE_X44Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.331 r  Engine_FirstStage/first_stage_ram_i_15/O
                         net (fo=70, routed)          1.245     7.576    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_3_3/D
    SLICE_X56Y9          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_3_3/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.451     8.456    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_3_3/WCLK
    SLICE_X56Y9          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_3_3/DP.HIGH/CLK
                         clock pessimism              0.564     9.019    
                         clock uncertainty           -0.074     8.945    
    SLICE_X56Y9          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725     8.220    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_3_3/DP.HIGH
  -------------------------------------------------------------------
                         required time                          8.220    
                         arrival time                          -7.576    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.661ns  (required time - arrival time)
  Source:                 Engine_FirstStage/saving_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_3_3/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.498ns  (logic 2.074ns (24.405%)  route 6.424ns (75.595%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.562    -0.950    Engine_FirstStage/CLK
    SLICE_X45Y14         FDCE                                         r  Engine_FirstStage/saving_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.494 r  Engine_FirstStage/saving_addr_reg[1]/Q
                         net (fo=4, routed)           1.037     0.544    Engine_FirstStage/saving_addr[1]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.150     0.694 r  Engine_FirstStage/first_stage_rom_i_11/O
                         net (fo=141, routed)         1.677     2.371    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X47Y3          LUT5 (Prop_lut5_I3_O)        0.354     2.725 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_37/O
                         net (fo=1, routed)           0.853     3.578    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_37_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.326     3.904 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_29/O
                         net (fo=1, routed)           0.000     3.904    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_29_n_0
    SLICE_X52Y2          MUXF7 (Prop_muxf7_I1_O)      0.247     4.151 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     4.151    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_11_n_0
    SLICE_X52Y2          MUXF8 (Prop_muxf8_I0_O)      0.098     4.249 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.888     5.136    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_3_n_0
    SLICE_X44Y7          LUT6 (Prop_lut6_I4_O)        0.319     5.455 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           0.752     6.207    Engine_FirstStage/spo[3]
    SLICE_X44Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.331 r  Engine_FirstStage/first_stage_ram_i_15/O
                         net (fo=70, routed)          1.218     7.549    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_3_3/D
    SLICE_X54Y20         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_3_3/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.441     8.446    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_3_3/WCLK
    SLICE_X54Y20         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_3_3/DP.HIGH/CLK
                         clock pessimism              0.564     9.009    
                         clock uncertainty           -0.074     8.935    
    SLICE_X54Y20         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725     8.210    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_3_3/DP.HIGH
  -------------------------------------------------------------------
                         required time                          8.210    
                         arrival time                          -7.549    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 Engine_FirstStage/saving_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_3_3/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.446ns  (logic 2.074ns (24.556%)  route 6.372ns (75.444%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.562    -0.950    Engine_FirstStage/CLK
    SLICE_X45Y14         FDCE                                         r  Engine_FirstStage/saving_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.494 r  Engine_FirstStage/saving_addr_reg[1]/Q
                         net (fo=4, routed)           1.037     0.544    Engine_FirstStage/saving_addr[1]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.150     0.694 r  Engine_FirstStage/first_stage_rom_i_11/O
                         net (fo=141, routed)         1.677     2.371    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X47Y3          LUT5 (Prop_lut5_I3_O)        0.354     2.725 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_37/O
                         net (fo=1, routed)           0.853     3.578    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_37_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.326     3.904 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_29/O
                         net (fo=1, routed)           0.000     3.904    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_29_n_0
    SLICE_X52Y2          MUXF7 (Prop_muxf7_I1_O)      0.247     4.151 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     4.151    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_11_n_0
    SLICE_X52Y2          MUXF8 (Prop_muxf8_I0_O)      0.098     4.249 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.888     5.136    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_3_n_0
    SLICE_X44Y7          LUT6 (Prop_lut6_I4_O)        0.319     5.455 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           0.752     6.207    Engine_FirstStage/spo[3]
    SLICE_X44Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.331 r  Engine_FirstStage/first_stage_ram_i_15/O
                         net (fo=70, routed)          1.165     7.496    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_3_3/D
    SLICE_X54Y19         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_3_3/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.441     8.446    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_3_3/WCLK
    SLICE_X54Y19         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_3_3/DP.HIGH/CLK
                         clock pessimism              0.564     9.009    
                         clock uncertainty           -0.074     8.935    
    SLICE_X54Y19         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725     8.210    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_3_3/DP.HIGH
  -------------------------------------------------------------------
                         required time                          8.210    
                         arrival time                          -7.496    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 Engine_FirstStage/saving_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_3_3/SP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.650ns  (logic 2.074ns (23.976%)  route 6.576ns (76.024%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.562    -0.950    Engine_FirstStage/CLK
    SLICE_X45Y14         FDCE                                         r  Engine_FirstStage/saving_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.494 r  Engine_FirstStage/saving_addr_reg[1]/Q
                         net (fo=4, routed)           1.037     0.544    Engine_FirstStage/saving_addr[1]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.150     0.694 r  Engine_FirstStage/first_stage_rom_i_11/O
                         net (fo=141, routed)         1.677     2.371    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X47Y3          LUT5 (Prop_lut5_I3_O)        0.354     2.725 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_37/O
                         net (fo=1, routed)           0.853     3.578    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_37_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.326     3.904 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_29/O
                         net (fo=1, routed)           0.000     3.904    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_29_n_0
    SLICE_X52Y2          MUXF7 (Prop_muxf7_I1_O)      0.247     4.151 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     4.151    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_11_n_0
    SLICE_X52Y2          MUXF8 (Prop_muxf8_I0_O)      0.098     4.249 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.888     5.136    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_3_n_0
    SLICE_X44Y7          LUT6 (Prop_lut6_I4_O)        0.319     5.455 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           0.752     6.207    Engine_FirstStage/spo[3]
    SLICE_X44Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.331 r  Engine_FirstStage/first_stage_ram_i_15/O
                         net (fo=70, routed)          1.370     7.701    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_3_3/D
    SLICE_X56Y23         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_3_3/SP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.438     8.443    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_3_3/WCLK
    SLICE_X56Y23         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_3_3/SP.HIGH/CLK
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X56Y23         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438     8.494    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_3_3/SP.HIGH
  -------------------------------------------------------------------
                         required time                          8.494    
                         arrival time                          -7.701    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 Engine_FirstStage/saving_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_3_3/DP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.650ns  (logic 2.074ns (23.976%)  route 6.576ns (76.024%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.562    -0.950    Engine_FirstStage/CLK
    SLICE_X45Y14         FDCE                                         r  Engine_FirstStage/saving_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.494 r  Engine_FirstStage/saving_addr_reg[1]/Q
                         net (fo=4, routed)           1.037     0.544    Engine_FirstStage/saving_addr[1]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.150     0.694 r  Engine_FirstStage/first_stage_rom_i_11/O
                         net (fo=141, routed)         1.677     2.371    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X47Y3          LUT5 (Prop_lut5_I3_O)        0.354     2.725 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_37/O
                         net (fo=1, routed)           0.853     3.578    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_37_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.326     3.904 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_29/O
                         net (fo=1, routed)           0.000     3.904    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_29_n_0
    SLICE_X52Y2          MUXF7 (Prop_muxf7_I1_O)      0.247     4.151 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     4.151    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_11_n_0
    SLICE_X52Y2          MUXF8 (Prop_muxf8_I0_O)      0.098     4.249 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.888     5.136    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_3_n_0
    SLICE_X44Y7          LUT6 (Prop_lut6_I4_O)        0.319     5.455 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           0.752     6.207    Engine_FirstStage/spo[3]
    SLICE_X44Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.331 r  Engine_FirstStage/first_stage_ram_i_15/O
                         net (fo=70, routed)          1.370     7.701    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_3_3/D
    SLICE_X56Y23         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_3_3/DP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.438     8.443    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_3_3/WCLK
    SLICE_X56Y23         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_3_3/DP.LOW/CLK
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X56Y23         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.437     8.495    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_3_3/DP.LOW
  -------------------------------------------------------------------
                         required time                          8.495    
                         arrival time                          -7.701    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 Engine_FirstStage/saving_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_4_4/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.356ns  (logic 1.571ns (18.801%)  route 6.785ns (81.199%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.565    -0.947    Engine_FirstStage/CLK
    SLICE_X48Y14         FDCE                                         r  Engine_FirstStage/saving_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.419    -0.528 r  Engine_FirstStage/saving_addr_reg[3]/Q
                         net (fo=4, routed)           0.968     0.441    Engine_FirstStage/saving_addr[3]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.329     0.770 r  Engine_FirstStage/first_stage_rom_i_9/O
                         net (fo=141, routed)         1.726     2.496    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X53Y2          LUT6 (Prop_lut6_I0_O)        0.327     2.823 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_16/O
                         net (fo=2, routed)           0.652     3.475    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_16_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I1_O)        0.124     3.599 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.633     4.232    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_5_n_0
    SLICE_X51Y3          LUT6 (Prop_lut6_I0_O)        0.124     4.356 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.754     5.110    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2_n_0
    SLICE_X45Y10         LUT5 (Prop_lut5_I2_O)        0.124     5.234 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=1, routed)           0.686     5.920    Engine_FirstStage/spo[4]
    SLICE_X45Y14         LUT4 (Prop_lut4_I2_O)        0.124     6.044 r  Engine_FirstStage/first_stage_ram_i_14/O
                         net (fo=70, routed)          1.365     7.409    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_4_4/D
    SLICE_X52Y26         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_4_4/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.437     8.442    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_4_4/WCLK
    SLICE_X52Y26         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_4_4/DP.HIGH/CLK
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X52Y26         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725     8.206    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_4_4/DP.HIGH
  -------------------------------------------------------------------
                         required time                          8.206    
                         arrival time                          -7.409    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 Engine_FirstStage/saving_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_0_0__2/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 2.074ns (24.544%)  route 6.376ns (75.456%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.562    -0.950    Engine_FirstStage/CLK
    SLICE_X45Y14         FDCE                                         r  Engine_FirstStage/saving_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.494 r  Engine_FirstStage/saving_addr_reg[1]/Q
                         net (fo=4, routed)           1.037     0.544    Engine_FirstStage/saving_addr[1]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.150     0.694 r  Engine_FirstStage/first_stage_rom_i_11/O
                         net (fo=141, routed)         1.677     2.371    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X47Y3          LUT5 (Prop_lut5_I3_O)        0.354     2.725 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_37/O
                         net (fo=1, routed)           0.853     3.578    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_37_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.326     3.904 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_29/O
                         net (fo=1, routed)           0.000     3.904    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_29_n_0
    SLICE_X52Y2          MUXF7 (Prop_muxf7_I1_O)      0.247     4.151 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     4.151    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_11_n_0
    SLICE_X52Y2          MUXF8 (Prop_muxf8_I0_O)      0.098     4.249 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.888     5.136    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_3_n_0
    SLICE_X44Y7          LUT6 (Prop_lut6_I4_O)        0.319     5.455 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           0.752     6.207    Engine_FirstStage/spo[3]
    SLICE_X44Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.331 r  Engine_FirstStage/first_stage_ram_i_15/O
                         net (fo=70, routed)          1.169     7.501    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_0_0__2/D
    SLICE_X50Y23         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_0_0__2/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.437     8.442    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_0_0__2/WCLK
    SLICE_X50Y23         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_0_0__2/DP/CLK
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X50Y23         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622     8.309    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_0_0__2/DP
  -------------------------------------------------------------------
                         required time                          8.309    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                  0.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 game_clk_divider/clk_div_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_clk_divider/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.562    -0.619    game_clk_divider/clk_out2
    SLICE_X39Y50         FDCE                                         r  game_clk_divider/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  game_clk_divider/clk_div_reg/Q
                         net (fo=2, routed)           0.168    -0.310    game_clk_divider/clk_600
    SLICE_X39Y50         LUT3 (Prop_lut3_I2_O)        0.045    -0.265 r  game_clk_divider/clk_div_i_1__0/O
                         net (fo=1, routed)           0.000    -0.265    game_clk_divider/clk_div_i_1__0_n_0
    SLICE_X39Y50         FDCE                                         r  game_clk_divider/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.830    -0.859    game_clk_divider/clk_out2
    SLICE_X39Y50         FDCE                                         r  game_clk_divider/clk_div_reg/C
                         clock pessimism              0.240    -0.619    
    SLICE_X39Y50         FDCE (Hold_fdce_C_D)         0.091    -0.528    game_clk_divider/clk_div_reg
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 board_divider/clk_div_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_divider/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.081%)  route 0.209ns (52.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.559    -0.622    board_divider/clk_out2
    SLICE_X36Y14         FDCE                                         r  board_divider/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.481 f  board_divider/clk_div_reg/Q
                         net (fo=13, routed)          0.209    -0.272    board_divider/clk_50M
    SLICE_X36Y14         LUT1 (Prop_lut1_I0_O)        0.045    -0.227 r  board_divider/clk_div_i_1/O
                         net (fo=1, routed)           0.000    -0.227    board_divider/p_1_in
    SLICE_X36Y14         FDCE                                         r  board_divider/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.827    -0.863    board_divider/clk_out2
    SLICE_X36Y14         FDCE                                         r  board_divider/clk_div_reg/C
                         clock pessimism              0.240    -0.622    
    SLICE_X36Y14         FDCE (Hold_fdce_C_D)         0.091    -0.531    board_divider/clk_div_reg
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 game_clk_divider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_clk_divider/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.230ns (51.108%)  route 0.220ns (48.892%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.562    -0.619    game_clk_divider/clk_out2
    SLICE_X39Y50         FDCE                                         r  game_clk_divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDCE (Prop_fdce_C_Q)         0.128    -0.491 r  game_clk_divider/count_reg[0]/Q
                         net (fo=19, routed)          0.220    -0.271    game_clk_divider/count[0]
    SLICE_X40Y51         LUT3 (Prop_lut3_I1_O)        0.102    -0.169 r  game_clk_divider/count[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    game_clk_divider/count_0[12]
    SLICE_X40Y51         FDCE                                         r  game_clk_divider/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.832    -0.858    game_clk_divider/clk_out2
    SLICE_X40Y51         FDCE                                         r  game_clk_divider/count_reg[12]/C
                         clock pessimism              0.275    -0.583    
    SLICE_X40Y51         FDCE (Hold_fdce_C_D)         0.107    -0.476    game_clk_divider/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 game_clk_divider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_clk_divider/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.227ns (50.780%)  route 0.220ns (49.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.562    -0.619    game_clk_divider/clk_out2
    SLICE_X39Y50         FDCE                                         r  game_clk_divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDCE (Prop_fdce_C_Q)         0.128    -0.491 r  game_clk_divider/count_reg[0]/Q
                         net (fo=19, routed)          0.220    -0.271    game_clk_divider/count[0]
    SLICE_X40Y51         LUT3 (Prop_lut3_I1_O)        0.099    -0.172 r  game_clk_divider/count[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    game_clk_divider/count_0[10]
    SLICE_X40Y51         FDCE                                         r  game_clk_divider/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.832    -0.858    game_clk_divider/clk_out2
    SLICE_X40Y51         FDCE                                         r  game_clk_divider/count_reg[10]/C
                         clock pessimism              0.275    -0.583    
    SLICE_X40Y51         FDCE (Hold_fdce_C_D)         0.091    -0.492    game_clk_divider/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 Engine_FirstStage/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Engine_FirstStage/saving_addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.189ns (40.131%)  route 0.282ns (59.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.562    -0.619    Engine_FirstStage/CLK
    SLICE_X48Y15         FDPE                                         r  Engine_FirstStage/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDPE (Prop_fdpe_C_Q)         0.141    -0.478 f  Engine_FirstStage/state_reg[0]/Q
                         net (fo=66, routed)          0.282    -0.196    Engine_FirstStage/state_reg[1]_0[0]
    SLICE_X48Y14         LUT3 (Prop_lut3_I2_O)        0.048    -0.148 r  Engine_FirstStage/saving_addr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    Engine_FirstStage/saving_addr_nxt[3]
    SLICE_X48Y14         FDCE                                         r  Engine_FirstStage/saving_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.831    -0.859    Engine_FirstStage/CLK
    SLICE_X48Y14         FDCE                                         r  Engine_FirstStage/saving_addr_reg[3]/C
                         clock pessimism              0.254    -0.604    
    SLICE_X48Y14         FDCE (Hold_fdce_C_D)         0.107    -0.497    Engine_FirstStage/saving_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 game_clk_divider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_clk_divider/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.228ns (45.361%)  route 0.275ns (54.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.562    -0.619    game_clk_divider/clk_out2
    SLICE_X39Y50         FDCE                                         r  game_clk_divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDCE (Prop_fdce_C_Q)         0.128    -0.491 r  game_clk_divider/count_reg[0]/Q
                         net (fo=19, routed)          0.275    -0.217    game_clk_divider/count[0]
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.100    -0.117 r  game_clk_divider/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.117    game_clk_divider/count_0[3]
    SLICE_X40Y50         FDCE                                         r  game_clk_divider/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.832    -0.858    game_clk_divider/clk_out2
    SLICE_X40Y50         FDCE                                         r  game_clk_divider/count_reg[3]/C
                         clock pessimism              0.275    -0.583    
    SLICE_X40Y50         FDCE (Hold_fdce_C_D)         0.107    -0.476    game_clk_divider/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 Engine_FirstStage/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Engine_FirstStage/saving_addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.748%)  route 0.282ns (60.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.562    -0.619    Engine_FirstStage/CLK
    SLICE_X48Y15         FDPE                                         r  Engine_FirstStage/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDPE (Prop_fdpe_C_Q)         0.141    -0.478 f  Engine_FirstStage/state_reg[0]/Q
                         net (fo=66, routed)          0.282    -0.196    Engine_FirstStage/state_reg[1]_0[0]
    SLICE_X48Y14         LUT3 (Prop_lut3_I2_O)        0.045    -0.151 r  Engine_FirstStage/saving_addr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    Engine_FirstStage/saving_addr_nxt[2]
    SLICE_X48Y14         FDCE                                         r  Engine_FirstStage/saving_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.831    -0.859    Engine_FirstStage/CLK
    SLICE_X48Y14         FDCE                                         r  Engine_FirstStage/saving_addr_reg[2]/C
                         clock pessimism              0.254    -0.604    
    SLICE_X48Y14         FDCE (Hold_fdce_C_D)         0.091    -0.513    Engine_FirstStage/saving_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 game_clk_divider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_clk_divider/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.231ns (45.104%)  route 0.281ns (54.896%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.562    -0.619    game_clk_divider/clk_out2
    SLICE_X39Y50         FDCE                                         r  game_clk_divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDCE (Prop_fdce_C_Q)         0.128    -0.491 r  game_clk_divider/count_reg[0]/Q
                         net (fo=19, routed)          0.281    -0.210    game_clk_divider/count[0]
    SLICE_X40Y51         LUT3 (Prop_lut3_I1_O)        0.103    -0.107 r  game_clk_divider/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    game_clk_divider/count_0[9]
    SLICE_X40Y51         FDCE                                         r  game_clk_divider/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.832    -0.858    game_clk_divider/clk_out2
    SLICE_X40Y51         FDCE                                         r  game_clk_divider/count_reg[9]/C
                         clock pessimism              0.275    -0.583    
    SLICE_X40Y51         FDCE (Hold_fdce_C_D)         0.107    -0.476    game_clk_divider/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 game_clk_divider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_clk_divider/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.227ns (45.252%)  route 0.275ns (54.748%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.562    -0.619    game_clk_divider/clk_out2
    SLICE_X39Y50         FDCE                                         r  game_clk_divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDCE (Prop_fdce_C_Q)         0.128    -0.491 r  game_clk_divider/count_reg[0]/Q
                         net (fo=19, routed)          0.275    -0.217    game_clk_divider/count[0]
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.099    -0.118 r  game_clk_divider/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.118    game_clk_divider/count_0[1]
    SLICE_X40Y50         FDCE                                         r  game_clk_divider/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.832    -0.858    game_clk_divider/clk_out2
    SLICE_X40Y50         FDCE                                         r  game_clk_divider/count_reg[1]/C
                         clock pessimism              0.275    -0.583    
    SLICE_X40Y50         FDCE (Hold_fdce_C_D)         0.091    -0.492    game_clk_divider/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 Engine_FirstStage/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Engine_FirstStage/state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.735%)  route 0.282ns (60.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.562    -0.619    Engine_FirstStage/CLK
    SLICE_X48Y15         FDPE                                         r  Engine_FirstStage/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDPE (Prop_fdpe_C_Q)         0.141    -0.478 f  Engine_FirstStage/state_reg[0]/Q
                         net (fo=66, routed)          0.282    -0.196    Engine_FirstStage/state_reg[1]_0[0]
    SLICE_X48Y15         LUT3 (Prop_lut3_I2_O)        0.045    -0.151 r  Engine_FirstStage/state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    Engine_FirstStage/state_nxt__0[0]
    SLICE_X48Y15         FDPE                                         r  Engine_FirstStage/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.830    -0.860    Engine_FirstStage/CLK
    SLICE_X48Y15         FDPE                                         r  Engine_FirstStage/state_reg[0]/C
                         clock pessimism              0.240    -0.619    
    SLICE_X48Y15         FDPE (Hold_fdpe_C_D)         0.091    -0.528    Engine_FirstStage/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.377    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_wiz_0_u/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X37Y13     Engine_FirstStage/backuped_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X53Y15     Engine_FirstStage/saving_addr_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X47Y13     Engine_FirstStage/saving_addr_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X47Y15     Engine_FirstStage/saving_addr_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X45Y14     Engine_FirstStage/saving_addr_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X48Y14     Engine_FirstStage/saving_addr_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X48Y14     Engine_FirstStage/saving_addr_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X45Y14     Engine_FirstStage/saving_addr_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y12     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y12     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y12     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y12     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y12     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y12     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y12     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y12     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y11     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_1_1/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y11     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_1_1/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y12     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y12     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y12     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y12     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y12     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y12     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y12     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y12     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y11     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_1_1/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y11     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_1_1/DP.HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_u/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clk_wiz_0_u/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0_u/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0_u/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0_u/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz_0_u/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 Engine_FirstStage/saving_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/blocking_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.988ns  (logic 2.158ns (24.010%)  route 6.830ns (75.990%))
  Logic Levels:           9  (LUT4=1 LUT5=3 LUT6=2 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 29.052 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    25.731 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    27.392    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.488 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.564    29.052    Engine_FirstStage/CLK
    SLICE_X53Y15         FDCE                                         r  Engine_FirstStage/saving_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDCE (Prop_fdce_C_Q)         0.456    29.508 r  Engine_FirstStage/saving_addr_reg[0]/Q
                         net (fo=5, routed)           1.011    30.519    Engine_FirstStage/saving_addr[0]
    SLICE_X53Y15         LUT4 (Prop_lut4_I0_O)        0.124    30.643 r  Engine_FirstStage/first_stage_ram_i_12/O
                         net (fo=630, routed)         1.785    32.428    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_5_5/A0
    SLICE_X54Y25         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    32.552 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_5_5/SP.LOW/O
                         net (fo=1, routed)           0.000    32.552    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_5_5/SPO0
    SLICE_X54Y25         MUXF7 (Prop_muxf7_I0_O)      0.241    32.793 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_5_5/F7.SP/O
                         net (fo=1, routed)           1.339    34.133    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_5_5_n_1
    SLICE_X49Y12         LUT6 (Prop_lut6_I1_O)        0.298    34.431 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    34.431    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_6_n_0
    SLICE_X49Y12         MUXF7 (Prop_muxf7_I1_O)      0.245    34.676 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.636    35.312    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_2_n_0
    SLICE_X45Y12         LUT5 (Prop_lut5_I2_O)        0.298    35.610 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0/O
                         net (fo=7, routed)           1.159    36.769    GameEngine_u/spo[5]
    SLICE_X42Y9          LUT5 (Prop_lut5_I0_O)        0.124    36.893 f  GameEngine_u/blocking[3]_i_6/O
                         net (fo=1, routed)           0.282    37.175    Engine_FirstStage/blocking_reg[3]_0
    SLICE_X42Y9          LUT5 (Prop_lut5_I4_O)        0.124    37.299 r  Engine_FirstStage/blocking[3]_i_2/O
                         net (fo=4, routed)           0.617    37.916    GameEngine_u/engine_blocking
    SLICE_X37Y7          LUT6 (Prop_lut6_I2_O)        0.124    38.040 r  GameEngine_u/blocking[2]_i_1/O
                         net (fo=1, routed)           0.000    38.040    GameEngine_u/blocking[2]_i_1_n_0
    SLICE_X37Y7          FDCE                                         r  GameEngine_u/blocking_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.444    38.449    GameEngine_u/clk_out1
    SLICE_X37Y7          FDCE                                         r  GameEngine_u/blocking_reg[2]/C
                         clock pessimism              0.398    38.847    
                         clock uncertainty           -0.215    38.633    
    SLICE_X37Y7          FDCE (Setup_fdce_C_D)        0.029    38.662    GameEngine_u/blocking_reg[2]
  -------------------------------------------------------------------
                         required time                         38.662    
                         arrival time                         -38.040    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.743ns  (required time - arrival time)
  Source:                 Engine_FirstStage/saving_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/blocking_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.868ns  (logic 2.158ns (24.336%)  route 6.710ns (75.664%))
  Logic Levels:           9  (LUT4=1 LUT5=3 LUT6=2 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 29.052 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    25.731 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    27.392    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.488 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.564    29.052    Engine_FirstStage/CLK
    SLICE_X53Y15         FDCE                                         r  Engine_FirstStage/saving_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDCE (Prop_fdce_C_Q)         0.456    29.508 r  Engine_FirstStage/saving_addr_reg[0]/Q
                         net (fo=5, routed)           1.011    30.519    Engine_FirstStage/saving_addr[0]
    SLICE_X53Y15         LUT4 (Prop_lut4_I0_O)        0.124    30.643 r  Engine_FirstStage/first_stage_ram_i_12/O
                         net (fo=630, routed)         1.785    32.428    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_5_5/A0
    SLICE_X54Y25         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    32.552 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_5_5/SP.LOW/O
                         net (fo=1, routed)           0.000    32.552    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_5_5/SPO0
    SLICE_X54Y25         MUXF7 (Prop_muxf7_I0_O)      0.241    32.793 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_5_5/F7.SP/O
                         net (fo=1, routed)           1.339    34.133    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_5_5_n_1
    SLICE_X49Y12         LUT6 (Prop_lut6_I1_O)        0.298    34.431 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    34.431    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_6_n_0
    SLICE_X49Y12         MUXF7 (Prop_muxf7_I1_O)      0.245    34.676 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.636    35.312    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_2_n_0
    SLICE_X45Y12         LUT5 (Prop_lut5_I2_O)        0.298    35.610 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0/O
                         net (fo=7, routed)           1.159    36.769    GameEngine_u/spo[5]
    SLICE_X42Y9          LUT5 (Prop_lut5_I0_O)        0.124    36.893 f  GameEngine_u/blocking[3]_i_6/O
                         net (fo=1, routed)           0.282    37.175    Engine_FirstStage/blocking_reg[3]_0
    SLICE_X42Y9          LUT5 (Prop_lut5_I4_O)        0.124    37.299 r  Engine_FirstStage/blocking[3]_i_2/O
                         net (fo=4, routed)           0.497    37.796    GameEngine_u/engine_blocking
    SLICE_X41Y9          LUT6 (Prop_lut6_I1_O)        0.124    37.920 r  GameEngine_u/blocking[1]_i_1/O
                         net (fo=1, routed)           0.000    37.920    GameEngine_u/blocking[1]_i_1_n_0
    SLICE_X41Y9          FDCE                                         r  GameEngine_u/blocking_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.445    38.450    GameEngine_u/clk_out1
    SLICE_X41Y9          FDCE                                         r  GameEngine_u/blocking_reg[1]/C
                         clock pessimism              0.398    38.848    
                         clock uncertainty           -0.215    38.634    
    SLICE_X41Y9          FDCE (Setup_fdce_C_D)        0.029    38.663    GameEngine_u/blocking_reg[1]
  -------------------------------------------------------------------
                         required time                         38.663    
                         arrival time                         -37.920    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 Engine_FirstStage/saving_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/blocking_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.839ns  (logic 2.158ns (24.416%)  route 6.681ns (75.584%))
  Logic Levels:           9  (LUT4=1 LUT5=3 LUT6=2 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 29.052 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    25.731 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    27.392    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.488 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.564    29.052    Engine_FirstStage/CLK
    SLICE_X53Y15         FDCE                                         r  Engine_FirstStage/saving_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDCE (Prop_fdce_C_Q)         0.456    29.508 r  Engine_FirstStage/saving_addr_reg[0]/Q
                         net (fo=5, routed)           1.011    30.519    Engine_FirstStage/saving_addr[0]
    SLICE_X53Y15         LUT4 (Prop_lut4_I0_O)        0.124    30.643 r  Engine_FirstStage/first_stage_ram_i_12/O
                         net (fo=630, routed)         1.785    32.428    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_5_5/A0
    SLICE_X54Y25         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    32.552 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_5_5/SP.LOW/O
                         net (fo=1, routed)           0.000    32.552    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_5_5/SPO0
    SLICE_X54Y25         MUXF7 (Prop_muxf7_I0_O)      0.241    32.793 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_5_5/F7.SP/O
                         net (fo=1, routed)           1.339    34.133    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_5_5_n_1
    SLICE_X49Y12         LUT6 (Prop_lut6_I1_O)        0.298    34.431 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    34.431    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_6_n_0
    SLICE_X49Y12         MUXF7 (Prop_muxf7_I1_O)      0.245    34.676 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.636    35.312    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_2_n_0
    SLICE_X45Y12         LUT5 (Prop_lut5_I2_O)        0.298    35.610 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0/O
                         net (fo=7, routed)           1.159    36.769    GameEngine_u/spo[5]
    SLICE_X42Y9          LUT5 (Prop_lut5_I0_O)        0.124    36.893 f  GameEngine_u/blocking[3]_i_6/O
                         net (fo=1, routed)           0.282    37.175    Engine_FirstStage/blocking_reg[3]_0
    SLICE_X42Y9          LUT5 (Prop_lut5_I4_O)        0.124    37.299 r  Engine_FirstStage/blocking[3]_i_2/O
                         net (fo=4, routed)           0.468    37.767    GameEngine_u/engine_blocking
    SLICE_X39Y8          LUT6 (Prop_lut6_I2_O)        0.124    37.891 r  GameEngine_u/blocking[3]_i_1/O
                         net (fo=1, routed)           0.000    37.891    GameEngine_u/blocking[3]_i_1_n_0
    SLICE_X39Y8          FDPE                                         r  GameEngine_u/blocking_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.444    38.449    GameEngine_u/clk_out1
    SLICE_X39Y8          FDPE                                         r  GameEngine_u/blocking_reg[3]/C
                         clock pessimism              0.398    38.847    
                         clock uncertainty           -0.215    38.633    
    SLICE_X39Y8          FDPE (Setup_fdpe_C_D)        0.031    38.664    GameEngine_u/blocking_reg[3]
  -------------------------------------------------------------------
                         required time                         38.664    
                         arrival time                         -37.891    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 Engine_FirstStage/saving_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/modi_block_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.740ns  (logic 2.033ns (23.261%)  route 6.707ns (76.739%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 29.052 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    25.731 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    27.392    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.488 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.564    29.052    Engine_FirstStage/CLK
    SLICE_X53Y15         FDCE                                         r  Engine_FirstStage/saving_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDCE (Prop_fdce_C_Q)         0.456    29.508 r  Engine_FirstStage/saving_addr_reg[0]/Q
                         net (fo=5, routed)           1.011    30.519    Engine_FirstStage/saving_addr[0]
    SLICE_X53Y15         LUT4 (Prop_lut4_I0_O)        0.124    30.643 r  Engine_FirstStage/first_stage_ram_i_12/O
                         net (fo=630, routed)         1.743    32.386    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_2_2/A0
    SLICE_X56Y24         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    32.510 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_2_2/SP.LOW/O
                         net (fo=1, routed)           0.000    32.510    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_2_2/SPO0
    SLICE_X56Y24         MUXF7 (Prop_muxf7_I0_O)      0.241    32.751 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_2_2/F7.SP/O
                         net (fo=1, routed)           1.465    34.216    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_2_2_n_1
    SLICE_X47Y12         LUT6 (Prop_lut6_I1_O)        0.298    34.514 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    34.514    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0_i_6_n_0
    SLICE_X47Y12         MUXF7 (Prop_muxf7_I1_O)      0.217    34.731 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.777    35.508    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X45Y16         LUT5 (Prop_lut5_I2_O)        0.299    35.807 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0/O
                         net (fo=7, routed)           0.876    36.683    GameEngine_u/spo[2]
    SLICE_X42Y6          LUT5 (Prop_lut5_I1_O)        0.124    36.807 f  GameEngine_u/modi_block[44]_i_2/O
                         net (fo=4, routed)           0.835    37.642    GameEngine_u/modi_block[44]_i_2_n_0
    SLICE_X39Y6          LUT3 (Prop_lut3_I2_O)        0.150    37.792 r  GameEngine_u/modi_block[38]_i_1/O
                         net (fo=1, routed)           0.000    37.792    GameEngine_u/p_1_in__0[38]
    SLICE_X39Y6          FDCE                                         r  GameEngine_u/modi_block_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.445    38.450    GameEngine_u/clk_out1
    SLICE_X39Y6          FDCE                                         r  GameEngine_u/modi_block_reg[38]/C
                         clock pessimism              0.398    38.848    
                         clock uncertainty           -0.215    38.634    
    SLICE_X39Y6          FDCE (Setup_fdce_C_D)        0.075    38.709    GameEngine_u/modi_block_reg[38]
  -------------------------------------------------------------------
                         required time                         38.709    
                         arrival time                         -37.792    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.930ns  (required time - arrival time)
  Source:                 Engine_FirstStage/saving_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/blocking_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.682ns  (logic 2.158ns (24.855%)  route 6.524ns (75.145%))
  Logic Levels:           9  (LUT4=1 LUT5=3 LUT6=2 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 29.052 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    25.731 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    27.392    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.488 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.564    29.052    Engine_FirstStage/CLK
    SLICE_X53Y15         FDCE                                         r  Engine_FirstStage/saving_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDCE (Prop_fdce_C_Q)         0.456    29.508 r  Engine_FirstStage/saving_addr_reg[0]/Q
                         net (fo=5, routed)           1.011    30.519    Engine_FirstStage/saving_addr[0]
    SLICE_X53Y15         LUT4 (Prop_lut4_I0_O)        0.124    30.643 r  Engine_FirstStage/first_stage_ram_i_12/O
                         net (fo=630, routed)         1.785    32.428    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_5_5/A0
    SLICE_X54Y25         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    32.552 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_5_5/SP.LOW/O
                         net (fo=1, routed)           0.000    32.552    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_5_5/SPO0
    SLICE_X54Y25         MUXF7 (Prop_muxf7_I0_O)      0.241    32.793 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_5_5/F7.SP/O
                         net (fo=1, routed)           1.339    34.133    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_5_5_n_1
    SLICE_X49Y12         LUT6 (Prop_lut6_I1_O)        0.298    34.431 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    34.431    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_6_n_0
    SLICE_X49Y12         MUXF7 (Prop_muxf7_I1_O)      0.245    34.676 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.636    35.312    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_2_n_0
    SLICE_X45Y12         LUT5 (Prop_lut5_I2_O)        0.298    35.610 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0/O
                         net (fo=7, routed)           1.159    36.769    GameEngine_u/spo[5]
    SLICE_X42Y9          LUT5 (Prop_lut5_I0_O)        0.124    36.893 f  GameEngine_u/blocking[3]_i_6/O
                         net (fo=1, routed)           0.282    37.175    Engine_FirstStage/blocking_reg[3]_0
    SLICE_X42Y9          LUT5 (Prop_lut5_I4_O)        0.124    37.299 r  Engine_FirstStage/blocking[3]_i_2/O
                         net (fo=4, routed)           0.312    37.611    GameEngine_u/engine_blocking
    SLICE_X40Y9          LUT6 (Prop_lut6_I1_O)        0.124    37.735 r  GameEngine_u/blocking[0]_i_1/O
                         net (fo=1, routed)           0.000    37.735    GameEngine_u/blocking[0]_i_1_n_0
    SLICE_X40Y9          FDCE                                         r  GameEngine_u/blocking_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.445    38.450    GameEngine_u/clk_out1
    SLICE_X40Y9          FDCE                                         r  GameEngine_u/blocking_reg[0]/C
                         clock pessimism              0.398    38.848    
                         clock uncertainty           -0.215    38.634    
    SLICE_X40Y9          FDCE (Setup_fdce_C_D)        0.031    38.665    GameEngine_u/blocking_reg[0]
  -------------------------------------------------------------------
                         required time                         38.665    
                         arrival time                         -37.735    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 Engine_FirstStage/saving_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/modi_block_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.576ns  (logic 2.007ns (23.402%)  route 6.569ns (76.598%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 29.052 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    25.731 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    27.392    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.488 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.564    29.052    Engine_FirstStage/CLK
    SLICE_X53Y15         FDCE                                         r  Engine_FirstStage/saving_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDCE (Prop_fdce_C_Q)         0.456    29.508 r  Engine_FirstStage/saving_addr_reg[0]/Q
                         net (fo=5, routed)           1.011    30.519    Engine_FirstStage/saving_addr[0]
    SLICE_X53Y15         LUT4 (Prop_lut4_I0_O)        0.124    30.643 r  Engine_FirstStage/first_stage_ram_i_12/O
                         net (fo=630, routed)         1.743    32.386    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_2_2/A0
    SLICE_X56Y24         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    32.510 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_2_2/SP.LOW/O
                         net (fo=1, routed)           0.000    32.510    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_2_2/SPO0
    SLICE_X56Y24         MUXF7 (Prop_muxf7_I0_O)      0.241    32.751 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_2_2/F7.SP/O
                         net (fo=1, routed)           1.465    34.216    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_2_2_n_1
    SLICE_X47Y12         LUT6 (Prop_lut6_I1_O)        0.298    34.514 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    34.514    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0_i_6_n_0
    SLICE_X47Y12         MUXF7 (Prop_muxf7_I1_O)      0.217    34.731 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.777    35.508    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X45Y16         LUT5 (Prop_lut5_I2_O)        0.299    35.807 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0/O
                         net (fo=7, routed)           0.876    36.683    GameEngine_u/spo[2]
    SLICE_X42Y6          LUT5 (Prop_lut5_I1_O)        0.124    36.807 f  GameEngine_u/modi_block[44]_i_2/O
                         net (fo=4, routed)           0.697    37.505    GameEngine_u/modi_block[44]_i_2_n_0
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.124    37.629 r  GameEngine_u/modi_block[44]_i_1/O
                         net (fo=1, routed)           0.000    37.629    GameEngine_u/p_1_in__0[44]
    SLICE_X39Y5          FDCE                                         r  GameEngine_u/modi_block_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.445    38.450    GameEngine_u/clk_out1
    SLICE_X39Y5          FDCE                                         r  GameEngine_u/modi_block_reg[44]/C
                         clock pessimism              0.398    38.848    
                         clock uncertainty           -0.215    38.634    
    SLICE_X39Y5          FDCE (Setup_fdce_C_D)        0.029    38.663    GameEngine_u/modi_block_reg[44]
  -------------------------------------------------------------------
                         required time                         38.663    
                         arrival time                         -37.629    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.056ns  (required time - arrival time)
  Source:                 Engine_FirstStage/saving_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/modi_block_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.602ns  (logic 2.053ns (23.867%)  route 6.549ns (76.133%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 29.050 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    25.731 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    27.392    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.488 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.562    29.050    Engine_FirstStage/CLK
    SLICE_X45Y14         FDCE                                         r  Engine_FirstStage/saving_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y14         FDCE (Prop_fdce_C_Q)         0.456    29.506 r  Engine_FirstStage/saving_addr_reg[1]/Q
                         net (fo=4, routed)           1.037    30.544    Engine_FirstStage/saving_addr[1]
    SLICE_X51Y15         LUT4 (Prop_lut4_I0_O)        0.124    30.668 r  Engine_FirstStage/first_stage_ram_i_11/O
                         net (fo=630, routed)         1.853    32.521    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_3_3/A1
    SLICE_X52Y29         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    32.645 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000    32.645    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_3_3/SPO0
    SLICE_X52Y29         MUXF7 (Prop_muxf7_I0_O)      0.241    32.886 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_3_3/F7.SP/O
                         net (fo=1, routed)           1.432    34.317    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_3_3_n_1
    SLICE_X47Y17         LUT6 (Prop_lut6_I0_O)        0.298    34.615 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    34.615    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[3]_INST_0_i_7_n_0
    SLICE_X47Y17         MUXF7 (Prop_muxf7_I0_O)      0.238    34.853 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.585    35.438    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[3]_INST_0_i_3_n_0
    SLICE_X47Y13         LUT5 (Prop_lut5_I4_O)        0.298    35.736 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[3]_INST_0/O
                         net (fo=7, routed)           0.819    36.555    GameEngine_u/spo[3]
    SLICE_X42Y6          LUT5 (Prop_lut5_I1_O)        0.124    36.679 f  GameEngine_u/modi_block[45]_i_2/O
                         net (fo=4, routed)           0.824    37.502    GameEngine_u/modi_block[45]_i_2_n_0
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.150    37.652 r  GameEngine_u/modi_block[45]_i_1/O
                         net (fo=1, routed)           0.000    37.652    GameEngine_u/p_1_in__0[45]
    SLICE_X39Y5          FDCE                                         r  GameEngine_u/modi_block_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.445    38.450    GameEngine_u/clk_out1
    SLICE_X39Y5          FDCE                                         r  GameEngine_u/modi_block_reg[45]/C
                         clock pessimism              0.398    38.848    
                         clock uncertainty           -0.215    38.634    
    SLICE_X39Y5          FDCE (Setup_fdce_C_D)        0.075    38.709    GameEngine_u/modi_block_reg[45]
  -------------------------------------------------------------------
                         required time                         38.709    
                         arrival time                         -37.652    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 Engine_FirstStage/saving_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/modi_block_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.572ns  (logic 2.031ns (23.693%)  route 6.541ns (76.307%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 29.052 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    25.731 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    27.392    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.488 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.564    29.052    Engine_FirstStage/CLK
    SLICE_X53Y15         FDCE                                         r  Engine_FirstStage/saving_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDCE (Prop_fdce_C_Q)         0.456    29.508 r  Engine_FirstStage/saving_addr_reg[0]/Q
                         net (fo=5, routed)           1.011    30.519    Engine_FirstStage/saving_addr[0]
    SLICE_X53Y15         LUT4 (Prop_lut4_I0_O)        0.124    30.643 r  Engine_FirstStage/first_stage_ram_i_12/O
                         net (fo=630, routed)         1.709    32.352    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_4_4/A0
    SLICE_X52Y26         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    32.476 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_4_4/SP.LOW/O
                         net (fo=1, routed)           0.000    32.476    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_4_4/SPO0
    SLICE_X52Y26         MUXF7 (Prop_muxf7_I0_O)      0.241    32.717 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_4_4/F7.SP/O
                         net (fo=1, routed)           1.159    33.876    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_4_4_n_1
    SLICE_X48Y16         LUT6 (Prop_lut6_I0_O)        0.298    34.174 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    34.174    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[4]_INST_0_i_7_n_0
    SLICE_X48Y16         MUXF7 (Prop_muxf7_I0_O)      0.212    34.386 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.880    35.266    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[4]_INST_0_i_3_n_0
    SLICE_X45Y12         LUT5 (Prop_lut5_I4_O)        0.299    35.565 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[4]_INST_0/O
                         net (fo=7, routed)           0.718    36.283    GameEngine_u/spo[4]
    SLICE_X41Y7          LUT5 (Prop_lut5_I1_O)        0.124    36.407 f  GameEngine_u/modi_block[46]_i_2/O
                         net (fo=4, routed)           1.065    37.472    GameEngine_u/modi_block[46]_i_2_n_0
    SLICE_X40Y5          LUT3 (Prop_lut3_I2_O)        0.153    37.625 r  GameEngine_u/modi_block[40]_i_1/O
                         net (fo=1, routed)           0.000    37.625    GameEngine_u/p_1_in__0[40]
    SLICE_X40Y5          FDCE                                         r  GameEngine_u/modi_block_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.447    38.452    GameEngine_u/clk_out1
    SLICE_X40Y5          FDCE                                         r  GameEngine_u/modi_block_reg[40]/C
                         clock pessimism              0.398    38.850    
                         clock uncertainty           -0.215    38.636    
    SLICE_X40Y5          FDCE (Setup_fdce_C_D)        0.075    38.711    GameEngine_u/modi_block_reg[40]
  -------------------------------------------------------------------
                         required time                         38.711    
                         arrival time                         -37.625    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 Engine_FirstStage/saving_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/modi_block_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.570ns  (logic 1.613ns (18.823%)  route 6.957ns (81.177%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=3 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 29.052 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    25.731 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    27.392    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.488 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.564    29.052    Engine_FirstStage/CLK
    SLICE_X53Y15         FDCE                                         r  Engine_FirstStage/saving_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDCE (Prop_fdce_C_Q)         0.456    29.508 r  Engine_FirstStage/saving_addr_reg[0]/Q
                         net (fo=5, routed)           1.011    30.519    Engine_FirstStage/saving_addr[0]
    SLICE_X53Y15         LUT4 (Prop_lut4_I0_O)        0.124    30.643 r  Engine_FirstStage/first_stage_ram_i_12/O
                         net (fo=630, routed)         1.609    32.252    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_0_0__0/A0
    SLICE_X60Y18         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.156    32.408 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_0_0__0/SP/O
                         net (fo=1, routed)           1.461    33.869    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_0_0__0_n_1
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.355    34.224 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.717    34.942    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[1]_INST_0_i_4_n_0
    SLICE_X45Y18         LUT5 (Prop_lut5_I2_O)        0.124    35.066 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.484    35.549    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[1]_INST_0_i_1_n_0
    SLICE_X45Y15         LUT5 (Prop_lut5_I0_O)        0.124    35.673 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[1]_INST_0/O
                         net (fo=6, routed)           0.843    36.516    GameEngine_u/spo[1]
    SLICE_X39Y7          LUT5 (Prop_lut5_I1_O)        0.124    36.640 f  GameEngine_u/modi_block[43]_i_2/O
                         net (fo=4, routed)           0.832    37.472    GameEngine_u/modi_block[43]_i_2_n_0
    SLICE_X38Y6          LUT2 (Prop_lut2_I1_O)        0.150    37.622 r  GameEngine_u/modi_block[43]_i_1/O
                         net (fo=1, routed)           0.000    37.622    GameEngine_u/p_1_in__0[43]
    SLICE_X38Y6          FDCE                                         r  GameEngine_u/modi_block_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.445    38.450    GameEngine_u/clk_out1
    SLICE_X38Y6          FDCE                                         r  GameEngine_u/modi_block_reg[43]/C
                         clock pessimism              0.398    38.848    
                         clock uncertainty           -0.215    38.634    
    SLICE_X38Y6          FDCE (Setup_fdce_C_D)        0.118    38.752    GameEngine_u/modi_block_reg[43]
  -------------------------------------------------------------------
                         required time                         38.752    
                         arrival time                         -37.622    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 Engine_FirstStage/saving_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/modi_block_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.345ns  (logic 1.324ns (15.866%)  route 7.021ns (84.134%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=3 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 29.052 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    25.731 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    27.392    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.488 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.564    29.052    Engine_FirstStage/CLK
    SLICE_X53Y15         FDCE                                         r  Engine_FirstStage/saving_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDCE (Prop_fdce_C_Q)         0.456    29.508 r  Engine_FirstStage/saving_addr_reg[0]/Q
                         net (fo=5, routed)           1.011    30.519    Engine_FirstStage/saving_addr[0]
    SLICE_X53Y15         LUT4 (Prop_lut4_I0_O)        0.124    30.643 r  Engine_FirstStage/first_stage_ram_i_12/O
                         net (fo=630, routed)         1.609    32.252    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_0_0/A0
    SLICE_X60Y18         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    32.376 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_0_0/SP/O
                         net (fo=1, routed)           1.311    33.687    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_0_0_n_1
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124    33.811 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.450    34.261    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[0]_INST_0_i_4_n_0
    SLICE_X48Y18         LUT5 (Prop_lut5_I2_O)        0.124    34.385 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.011    35.396    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[0]_INST_0_i_1_n_0
    SLICE_X47Y11         LUT5 (Prop_lut5_I0_O)        0.124    35.520 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[0]_INST_0/O
                         net (fo=7, routed)           0.554    36.074    GameEngine_u/spo[0]
    SLICE_X39Y7          LUT5 (Prop_lut5_I1_O)        0.124    36.198 f  GameEngine_u/modi_block[42]_i_2/O
                         net (fo=4, routed)           0.470    36.668    GameEngine_u/modi_block[42]_i_2_n_0
    SLICE_X38Y7          LUT3 (Prop_lut3_I2_O)        0.124    36.792 r  GameEngine_u/modi_block[36]_i_1/O
                         net (fo=1, routed)           0.606    37.398    GameEngine_u/p_1_in__0[36]
    SLICE_X39Y7          FDCE                                         r  GameEngine_u/modi_block_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.444    38.449    GameEngine_u/clk_out1
    SLICE_X39Y7          FDCE                                         r  GameEngine_u/modi_block_reg[36]/C
                         clock pessimism              0.398    38.847    
                         clock uncertainty           -0.215    38.633    
    SLICE_X39Y7          FDCE (Setup_fdce_C_D)       -0.067    38.566    GameEngine_u/modi_block_reg[36]
  -------------------------------------------------------------------
                         required time                         38.566    
                         arrival time                         -37.398    
  -------------------------------------------------------------------
                         slack                                  1.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Engine_FirstStage/backuped_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/restartgame_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.540%)  route 0.604ns (76.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.559    -0.622    Engine_FirstStage/CLK
    SLICE_X37Y13         FDCE                                         r  Engine_FirstStage/backuped_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.481 f  Engine_FirstStage/backuped_reg/Q
                         net (fo=1, routed)           0.604     0.123    GameEngine_u/stage_restarted
    SLICE_X33Y14         LUT6 (Prop_lut6_I1_O)        0.045     0.168 r  GameEngine_u/restartgame_i_1/O
                         net (fo=1, routed)           0.000     0.168    GameEngine_u/restartgame_nxt
    SLICE_X33Y14         FDCE                                         r  GameEngine_u/restartgame_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.827    -0.863    GameEngine_u/clk_out1
    SLICE_X33Y14         FDCE                                         r  GameEngine_u/restartgame_reg/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.215    -0.093    
    SLICE_X33Y14         FDCE (Hold_fdce_C_D)         0.091    -0.002    GameEngine_u/restartgame_reg
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Engine_FirstStage/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/modi_block_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.908%)  route 0.704ns (79.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.562    -0.619    Engine_FirstStage/CLK
    SLICE_X48Y14         FDCE                                         r  Engine_FirstStage/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.478 f  Engine_FirstStage/state_reg[1]/Q
                         net (fo=66, routed)          0.704     0.225    GameEngine_u/modi_block_reg[6]_0[1]
    SLICE_X42Y10         LUT5 (Prop_lut5_I3_O)        0.045     0.270 r  GameEngine_u/modi_block[3]_i_1/O
                         net (fo=1, routed)           0.000     0.270    GameEngine_u/modi_block[3]_i_1_n_0
    SLICE_X42Y10         FDCE                                         r  GameEngine_u/modi_block_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.831    -0.859    GameEngine_u/clk_out1
    SLICE_X42Y10         FDCE                                         r  GameEngine_u/modi_block_reg[3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.215    -0.089    
    SLICE_X42Y10         FDCE (Hold_fdce_C_D)         0.120     0.031    GameEngine_u/modi_block_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 Engine_FirstStage/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/modi_block_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.186ns (19.337%)  route 0.776ns (80.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.562    -0.619    Engine_FirstStage/CLK
    SLICE_X48Y15         FDPE                                         r  Engine_FirstStage/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDPE (Prop_fdpe_C_Q)         0.141    -0.478 f  Engine_FirstStage/state_reg[0]/Q
                         net (fo=66, routed)          0.776     0.298    GameEngine_u/modi_block_reg[6]_0[0]
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.045     0.343 r  GameEngine_u/modi_block[10]_i_1/O
                         net (fo=1, routed)           0.000     0.343    GameEngine_u/p_1_in__0[10]
    SLICE_X43Y8          FDCE                                         r  GameEngine_u/modi_block_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.832    -0.858    GameEngine_u/clk_out1
    SLICE_X43Y8          FDCE                                         r  GameEngine_u/modi_block_reg[10]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.215    -0.088    
    SLICE_X43Y8          FDCE (Hold_fdce_C_D)         0.091     0.003    GameEngine_u/modi_block_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 Engine_FirstStage/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/modi_block_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.186ns (18.117%)  route 0.841ns (81.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.562    -0.619    Engine_FirstStage/CLK
    SLICE_X48Y14         FDCE                                         r  Engine_FirstStage/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.478 f  Engine_FirstStage/state_reg[1]/Q
                         net (fo=66, routed)          0.841     0.362    GameEngine_u/modi_block_reg[6]_0[1]
    SLICE_X43Y9          LUT5 (Prop_lut5_I3_O)        0.045     0.407 r  GameEngine_u/modi_block[2]_i_1/O
                         net (fo=1, routed)           0.000     0.407    GameEngine_u/modi_block[2]_i_1_n_0
    SLICE_X43Y9          FDCE                                         r  GameEngine_u/modi_block_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.832    -0.858    GameEngine_u/clk_out1
    SLICE_X43Y9          FDCE                                         r  GameEngine_u/modi_block_reg[2]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.215    -0.088    
    SLICE_X43Y9          FDCE (Hold_fdce_C_D)         0.091     0.003    GameEngine_u/modi_block_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 Engine_FirstStage/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/modi_block_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.231ns (21.251%)  route 0.856ns (78.749%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.562    -0.619    Engine_FirstStage/CLK
    SLICE_X48Y14         FDCE                                         r  Engine_FirstStage/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.478 f  Engine_FirstStage/state_reg[1]/Q
                         net (fo=66, routed)          0.477    -0.001    Engine_FirstStage/state_reg[1]_0[1]
    SLICE_X44Y14         LUT2 (Prop_lut2_I1_O)        0.045     0.044 f  Engine_FirstStage/modi_block[23]_i_5/O
                         net (fo=12, routed)          0.379     0.423    GameEngine_u/modi_block_reg[12]_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I2_O)        0.045     0.468 r  GameEngine_u/modi_block[13]_i_1/O
                         net (fo=1, routed)           0.000     0.468    GameEngine_u/modi_block[13]_i_1_n_0
    SLICE_X43Y7          FDCE                                         r  GameEngine_u/modi_block_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.832    -0.858    GameEngine_u/clk_out1
    SLICE_X43Y7          FDCE                                         r  GameEngine_u/modi_block_reg[13]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.215    -0.088    
    SLICE_X43Y7          FDCE (Hold_fdce_C_D)         0.091     0.003    GameEngine_u/modi_block_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 Engine_FirstStage/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/modi_block_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.231ns (21.212%)  route 0.858ns (78.788%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.562    -0.619    Engine_FirstStage/CLK
    SLICE_X48Y14         FDCE                                         r  Engine_FirstStage/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.478 f  Engine_FirstStage/state_reg[1]/Q
                         net (fo=66, routed)          0.477    -0.001    Engine_FirstStage/state_reg[1]_0[1]
    SLICE_X44Y14         LUT2 (Prop_lut2_I1_O)        0.045     0.044 f  Engine_FirstStage/modi_block[23]_i_5/O
                         net (fo=12, routed)          0.381     0.425    GameEngine_u/modi_block_reg[12]_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I2_O)        0.045     0.470 r  GameEngine_u/modi_block[12]_i_1/O
                         net (fo=1, routed)           0.000     0.470    GameEngine_u/modi_block[12]_i_1_n_0
    SLICE_X43Y7          FDCE                                         r  GameEngine_u/modi_block_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.832    -0.858    GameEngine_u/clk_out1
    SLICE_X43Y7          FDCE                                         r  GameEngine_u/modi_block_reg[12]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.215    -0.088    
    SLICE_X43Y7          FDCE (Hold_fdce_C_D)         0.092     0.004    GameEngine_u/modi_block_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 Engine_FirstStage/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/modi_block_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.186ns (16.636%)  route 0.932ns (83.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.562    -0.619    Engine_FirstStage/CLK
    SLICE_X48Y14         FDCE                                         r  Engine_FirstStage/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.478 f  Engine_FirstStage/state_reg[1]/Q
                         net (fo=66, routed)          0.932     0.454    GameEngine_u/modi_block_reg[6]_0[1]
    SLICE_X42Y7          LUT6 (Prop_lut6_I3_O)        0.045     0.499 r  GameEngine_u/modi_block[8]_i_1/O
                         net (fo=1, routed)           0.000     0.499    GameEngine_u/p_1_in__0[8]
    SLICE_X42Y7          FDCE                                         r  GameEngine_u/modi_block_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.832    -0.858    GameEngine_u/clk_out1
    SLICE_X42Y7          FDCE                                         r  GameEngine_u/modi_block_reg[8]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.215    -0.088    
    SLICE_X42Y7          FDCE (Hold_fdce_C_D)         0.121     0.033    GameEngine_u/modi_block_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 Engine_FirstStage/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/modi_block_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.186ns (16.636%)  route 0.932ns (83.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.562    -0.619    Engine_FirstStage/CLK
    SLICE_X48Y14         FDCE                                         r  Engine_FirstStage/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.478 f  Engine_FirstStage/state_reg[1]/Q
                         net (fo=66, routed)          0.932     0.454    GameEngine_u/modi_block_reg[6]_0[1]
    SLICE_X42Y7          LUT6 (Prop_lut6_I3_O)        0.045     0.499 r  GameEngine_u/modi_block[7]_i_1/O
                         net (fo=1, routed)           0.000     0.499    GameEngine_u/p_1_in__0[7]
    SLICE_X42Y7          FDCE                                         r  GameEngine_u/modi_block_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.832    -0.858    GameEngine_u/clk_out1
    SLICE_X42Y7          FDCE                                         r  GameEngine_u/modi_block_reg[7]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.215    -0.088    
    SLICE_X42Y7          FDCE (Hold_fdce_C_D)         0.120     0.032    GameEngine_u/modi_block_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 Engine_FirstStage/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/modi_block_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.231ns (19.887%)  route 0.931ns (80.113%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.562    -0.619    Engine_FirstStage/CLK
    SLICE_X48Y14         FDCE                                         r  Engine_FirstStage/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.478 f  Engine_FirstStage/state_reg[1]/Q
                         net (fo=66, routed)          0.477    -0.001    Engine_FirstStage/state_reg[1]_0[1]
    SLICE_X44Y14         LUT2 (Prop_lut2_I1_O)        0.045     0.044 f  Engine_FirstStage/modi_block[23]_i_5/O
                         net (fo=12, routed)          0.453     0.497    GameEngine_u/modi_block_reg[12]_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I3_O)        0.045     0.542 r  GameEngine_u/modi_block[22]_i_1/O
                         net (fo=1, routed)           0.000     0.542    GameEngine_u/p_1_in__0[22]
    SLICE_X41Y7          FDCE                                         r  GameEngine_u/modi_block_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.832    -0.858    GameEngine_u/clk_out1
    SLICE_X41Y7          FDCE                                         r  GameEngine_u/modi_block_reg[22]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.215    -0.088    
    SLICE_X41Y7          FDCE (Hold_fdce_C_D)         0.092     0.004    GameEngine_u/modi_block_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 Engine_FirstStage/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/modi_block_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.231ns (19.870%)  route 0.932ns (80.130%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.562    -0.619    Engine_FirstStage/CLK
    SLICE_X48Y14         FDCE                                         r  Engine_FirstStage/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.478 f  Engine_FirstStage/state_reg[1]/Q
                         net (fo=66, routed)          0.477    -0.001    Engine_FirstStage/state_reg[1]_0[1]
    SLICE_X44Y14         LUT2 (Prop_lut2_I1_O)        0.045     0.044 f  Engine_FirstStage/modi_block[23]_i_5/O
                         net (fo=12, routed)          0.454     0.498    GameEngine_u/modi_block_reg[12]_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I3_O)        0.045     0.543 r  GameEngine_u/modi_block[18]_i_1/O
                         net (fo=1, routed)           0.000     0.543    GameEngine_u/p_1_in__0[18]
    SLICE_X41Y7          FDCE                                         r  GameEngine_u/modi_block_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.832    -0.858    GameEngine_u/clk_out1
    SLICE_X41Y7          FDCE                                         r  GameEngine_u/modi_block_reg[18]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.215    -0.088    
    SLICE_X41Y7          FDCE (Hold_fdce_C_D)         0.092     0.004    GameEngine_u/modi_block_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.539    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :          236  Failing Endpoints,  Worst Slack       -0.357ns,  Total Violation      -28.512ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.357ns  (required time - arrival time)
  Source:                 GameEngine_u/block_ypos_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.414ns  (logic 6.029ns (64.045%)  route 3.385ns (35.955%))
  Logic Levels:           4  (DSP48E1=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.562    -0.950    GameEngine_u/clk_out1
    SLICE_X55Y17         FDCE                                         r  GameEngine_u/block_ypos_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.494 f  GameEngine_u/block_ypos_reg[0]_replica/Q
                         net (fo=1, routed)           0.295    -0.198    Engine_FirstStage/block_ypos[0]_repN_alias
    SLICE_X55Y17         LUT1 (Prop_lut1_I0_O)        0.124    -0.074 r  Engine_FirstStage/ram_addr0_i_4/O
                         net (fo=1, routed)           0.518     0.443    Engine_FirstStage/A[0]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[0]_P[11])
                                                      5.201     5.644 f  Engine_FirstStage/ram_addr0/P[11]
                         net (fo=1, routed)           0.477     6.122    Engine_FirstStage/ram_addr0_n_94
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124     6.246 f  Engine_FirstStage/first_stage_ram_i_1/O
                         net (fo=25, routed)          1.156     7.402    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[11]
    SLICE_X53Y14         LUT6 (Prop_lut6_I1_O)        0.124     7.526 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_0_0_i_1/O
                         net (fo=24, routed)          0.938     8.464    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/WE
    SLICE_X50Y5          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.452     8.457    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/WCLK
    SLICE_X50Y5          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/DP.HIGH/CLK
                         clock pessimism              0.398     8.855    
                         clock uncertainty           -0.215     8.641    
    SLICE_X50Y5          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     8.108    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/DP.HIGH
  -------------------------------------------------------------------
                         required time                          8.108    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                 -0.357    

Slack (VIOLATED) :        -0.357ns  (required time - arrival time)
  Source:                 GameEngine_u/block_ypos_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.414ns  (logic 6.029ns (64.045%)  route 3.385ns (35.955%))
  Logic Levels:           4  (DSP48E1=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.562    -0.950    GameEngine_u/clk_out1
    SLICE_X55Y17         FDCE                                         r  GameEngine_u/block_ypos_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.494 f  GameEngine_u/block_ypos_reg[0]_replica/Q
                         net (fo=1, routed)           0.295    -0.198    Engine_FirstStage/block_ypos[0]_repN_alias
    SLICE_X55Y17         LUT1 (Prop_lut1_I0_O)        0.124    -0.074 r  Engine_FirstStage/ram_addr0_i_4/O
                         net (fo=1, routed)           0.518     0.443    Engine_FirstStage/A[0]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[0]_P[11])
                                                      5.201     5.644 f  Engine_FirstStage/ram_addr0/P[11]
                         net (fo=1, routed)           0.477     6.122    Engine_FirstStage/ram_addr0_n_94
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124     6.246 f  Engine_FirstStage/first_stage_ram_i_1/O
                         net (fo=25, routed)          1.156     7.402    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[11]
    SLICE_X53Y14         LUT6 (Prop_lut6_I1_O)        0.124     7.526 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_0_0_i_1/O
                         net (fo=24, routed)          0.938     8.464    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/WE
    SLICE_X50Y5          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.452     8.457    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/WCLK
    SLICE_X50Y5          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/DP.LOW/CLK
                         clock pessimism              0.398     8.855    
                         clock uncertainty           -0.215     8.641    
    SLICE_X50Y5          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     8.108    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/DP.LOW
  -------------------------------------------------------------------
                         required time                          8.108    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                 -0.357    

Slack (VIOLATED) :        -0.357ns  (required time - arrival time)
  Source:                 GameEngine_u/block_ypos_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.414ns  (logic 6.029ns (64.045%)  route 3.385ns (35.955%))
  Logic Levels:           4  (DSP48E1=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.562    -0.950    GameEngine_u/clk_out1
    SLICE_X55Y17         FDCE                                         r  GameEngine_u/block_ypos_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.494 f  GameEngine_u/block_ypos_reg[0]_replica/Q
                         net (fo=1, routed)           0.295    -0.198    Engine_FirstStage/block_ypos[0]_repN_alias
    SLICE_X55Y17         LUT1 (Prop_lut1_I0_O)        0.124    -0.074 r  Engine_FirstStage/ram_addr0_i_4/O
                         net (fo=1, routed)           0.518     0.443    Engine_FirstStage/A[0]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[0]_P[11])
                                                      5.201     5.644 f  Engine_FirstStage/ram_addr0/P[11]
                         net (fo=1, routed)           0.477     6.122    Engine_FirstStage/ram_addr0_n_94
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124     6.246 f  Engine_FirstStage/first_stage_ram_i_1/O
                         net (fo=25, routed)          1.156     7.402    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[11]
    SLICE_X53Y14         LUT6 (Prop_lut6_I1_O)        0.124     7.526 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_0_0_i_1/O
                         net (fo=24, routed)          0.938     8.464    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/WE
    SLICE_X50Y5          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.452     8.457    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/WCLK
    SLICE_X50Y5          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/SP.HIGH/CLK
                         clock pessimism              0.398     8.855    
                         clock uncertainty           -0.215     8.641    
    SLICE_X50Y5          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     8.108    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/SP.HIGH
  -------------------------------------------------------------------
                         required time                          8.108    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                 -0.357    

Slack (VIOLATED) :        -0.357ns  (required time - arrival time)
  Source:                 GameEngine_u/block_ypos_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.414ns  (logic 6.029ns (64.045%)  route 3.385ns (35.955%))
  Logic Levels:           4  (DSP48E1=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.562    -0.950    GameEngine_u/clk_out1
    SLICE_X55Y17         FDCE                                         r  GameEngine_u/block_ypos_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.494 f  GameEngine_u/block_ypos_reg[0]_replica/Q
                         net (fo=1, routed)           0.295    -0.198    Engine_FirstStage/block_ypos[0]_repN_alias
    SLICE_X55Y17         LUT1 (Prop_lut1_I0_O)        0.124    -0.074 r  Engine_FirstStage/ram_addr0_i_4/O
                         net (fo=1, routed)           0.518     0.443    Engine_FirstStage/A[0]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[0]_P[11])
                                                      5.201     5.644 f  Engine_FirstStage/ram_addr0/P[11]
                         net (fo=1, routed)           0.477     6.122    Engine_FirstStage/ram_addr0_n_94
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124     6.246 f  Engine_FirstStage/first_stage_ram_i_1/O
                         net (fo=25, routed)          1.156     7.402    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[11]
    SLICE_X53Y14         LUT6 (Prop_lut6_I1_O)        0.124     7.526 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_0_0_i_1/O
                         net (fo=24, routed)          0.938     8.464    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/WE
    SLICE_X50Y5          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.452     8.457    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/WCLK
    SLICE_X50Y5          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/SP.LOW/CLK
                         clock pessimism              0.398     8.855    
                         clock uncertainty           -0.215     8.641    
    SLICE_X50Y5          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     8.108    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/SP.LOW
  -------------------------------------------------------------------
                         required time                          8.108    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                 -0.357    

Slack (VIOLATED) :        -0.307ns  (required time - arrival time)
  Source:                 GameEngine_u/block_ypos_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.364ns  (logic 6.029ns (64.383%)  route 3.335ns (35.617%))
  Logic Levels:           4  (DSP48E1=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.562    -0.950    GameEngine_u/clk_out1
    SLICE_X55Y17         FDCE                                         r  GameEngine_u/block_ypos_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.494 f  GameEngine_u/block_ypos_reg[0]_replica/Q
                         net (fo=1, routed)           0.295    -0.198    Engine_FirstStage/block_ypos[0]_repN_alias
    SLICE_X55Y17         LUT1 (Prop_lut1_I0_O)        0.124    -0.074 r  Engine_FirstStage/ram_addr0_i_4/O
                         net (fo=1, routed)           0.518     0.443    Engine_FirstStage/A[0]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[0]_P[11])
                                                      5.201     5.644 f  Engine_FirstStage/ram_addr0/P[11]
                         net (fo=1, routed)           0.477     6.122    Engine_FirstStage/ram_addr0_n_94
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124     6.246 f  Engine_FirstStage/first_stage_ram_i_1/O
                         net (fo=25, routed)          1.156     7.402    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[11]
    SLICE_X53Y14         LUT6 (Prop_lut6_I1_O)        0.124     7.526 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_0_0_i_1/O
                         net (fo=24, routed)          0.889     8.415    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/WE
    SLICE_X50Y4          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.452     8.457    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/WCLK
    SLICE_X50Y4          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/DP.HIGH/CLK
                         clock pessimism              0.398     8.855    
                         clock uncertainty           -0.215     8.641    
    SLICE_X50Y4          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     8.108    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/DP.HIGH
  -------------------------------------------------------------------
                         required time                          8.108    
                         arrival time                          -8.415    
  -------------------------------------------------------------------
                         slack                                 -0.307    

Slack (VIOLATED) :        -0.307ns  (required time - arrival time)
  Source:                 GameEngine_u/block_ypos_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.364ns  (logic 6.029ns (64.383%)  route 3.335ns (35.617%))
  Logic Levels:           4  (DSP48E1=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.562    -0.950    GameEngine_u/clk_out1
    SLICE_X55Y17         FDCE                                         r  GameEngine_u/block_ypos_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.494 f  GameEngine_u/block_ypos_reg[0]_replica/Q
                         net (fo=1, routed)           0.295    -0.198    Engine_FirstStage/block_ypos[0]_repN_alias
    SLICE_X55Y17         LUT1 (Prop_lut1_I0_O)        0.124    -0.074 r  Engine_FirstStage/ram_addr0_i_4/O
                         net (fo=1, routed)           0.518     0.443    Engine_FirstStage/A[0]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[0]_P[11])
                                                      5.201     5.644 f  Engine_FirstStage/ram_addr0/P[11]
                         net (fo=1, routed)           0.477     6.122    Engine_FirstStage/ram_addr0_n_94
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124     6.246 f  Engine_FirstStage/first_stage_ram_i_1/O
                         net (fo=25, routed)          1.156     7.402    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[11]
    SLICE_X53Y14         LUT6 (Prop_lut6_I1_O)        0.124     7.526 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_0_0_i_1/O
                         net (fo=24, routed)          0.889     8.415    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/WE
    SLICE_X50Y4          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.452     8.457    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/WCLK
    SLICE_X50Y4          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/DP.LOW/CLK
                         clock pessimism              0.398     8.855    
                         clock uncertainty           -0.215     8.641    
    SLICE_X50Y4          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     8.108    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/DP.LOW
  -------------------------------------------------------------------
                         required time                          8.108    
                         arrival time                          -8.415    
  -------------------------------------------------------------------
                         slack                                 -0.307    

Slack (VIOLATED) :        -0.307ns  (required time - arrival time)
  Source:                 GameEngine_u/block_ypos_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.364ns  (logic 6.029ns (64.383%)  route 3.335ns (35.617%))
  Logic Levels:           4  (DSP48E1=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.562    -0.950    GameEngine_u/clk_out1
    SLICE_X55Y17         FDCE                                         r  GameEngine_u/block_ypos_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.494 f  GameEngine_u/block_ypos_reg[0]_replica/Q
                         net (fo=1, routed)           0.295    -0.198    Engine_FirstStage/block_ypos[0]_repN_alias
    SLICE_X55Y17         LUT1 (Prop_lut1_I0_O)        0.124    -0.074 r  Engine_FirstStage/ram_addr0_i_4/O
                         net (fo=1, routed)           0.518     0.443    Engine_FirstStage/A[0]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[0]_P[11])
                                                      5.201     5.644 f  Engine_FirstStage/ram_addr0/P[11]
                         net (fo=1, routed)           0.477     6.122    Engine_FirstStage/ram_addr0_n_94
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124     6.246 f  Engine_FirstStage/first_stage_ram_i_1/O
                         net (fo=25, routed)          1.156     7.402    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[11]
    SLICE_X53Y14         LUT6 (Prop_lut6_I1_O)        0.124     7.526 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_0_0_i_1/O
                         net (fo=24, routed)          0.889     8.415    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/WE
    SLICE_X50Y4          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.452     8.457    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/WCLK
    SLICE_X50Y4          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/SP.HIGH/CLK
                         clock pessimism              0.398     8.855    
                         clock uncertainty           -0.215     8.641    
    SLICE_X50Y4          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     8.108    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/SP.HIGH
  -------------------------------------------------------------------
                         required time                          8.108    
                         arrival time                          -8.415    
  -------------------------------------------------------------------
                         slack                                 -0.307    

Slack (VIOLATED) :        -0.307ns  (required time - arrival time)
  Source:                 GameEngine_u/block_ypos_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.364ns  (logic 6.029ns (64.383%)  route 3.335ns (35.617%))
  Logic Levels:           4  (DSP48E1=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.562    -0.950    GameEngine_u/clk_out1
    SLICE_X55Y17         FDCE                                         r  GameEngine_u/block_ypos_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.494 f  GameEngine_u/block_ypos_reg[0]_replica/Q
                         net (fo=1, routed)           0.295    -0.198    Engine_FirstStage/block_ypos[0]_repN_alias
    SLICE_X55Y17         LUT1 (Prop_lut1_I0_O)        0.124    -0.074 r  Engine_FirstStage/ram_addr0_i_4/O
                         net (fo=1, routed)           0.518     0.443    Engine_FirstStage/A[0]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[0]_P[11])
                                                      5.201     5.644 f  Engine_FirstStage/ram_addr0/P[11]
                         net (fo=1, routed)           0.477     6.122    Engine_FirstStage/ram_addr0_n_94
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124     6.246 f  Engine_FirstStage/first_stage_ram_i_1/O
                         net (fo=25, routed)          1.156     7.402    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[11]
    SLICE_X53Y14         LUT6 (Prop_lut6_I1_O)        0.124     7.526 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_0_0_i_1/O
                         net (fo=24, routed)          0.889     8.415    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/WE
    SLICE_X50Y4          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.452     8.457    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/WCLK
    SLICE_X50Y4          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/SP.LOW/CLK
                         clock pessimism              0.398     8.855    
                         clock uncertainty           -0.215     8.641    
    SLICE_X50Y4          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     8.108    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/SP.LOW
  -------------------------------------------------------------------
                         required time                          8.108    
                         arrival time                          -8.415    
  -------------------------------------------------------------------
                         slack                                 -0.307    

Slack (VIOLATED) :        -0.275ns  (required time - arrival time)
  Source:                 GameEngine_u/block_ypos_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_0_0/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.388ns  (logic 6.153ns (65.538%)  route 3.235ns (34.462%))
  Logic Levels:           5  (DSP48E1=1 LUT1=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.562    -0.950    GameEngine_u/clk_out1
    SLICE_X55Y17         FDCE                                         r  GameEngine_u/block_ypos_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.494 f  GameEngine_u/block_ypos_reg[0]_replica/Q
                         net (fo=1, routed)           0.295    -0.198    Engine_FirstStage/block_ypos[0]_repN_alias
    SLICE_X55Y17         LUT1 (Prop_lut1_I0_O)        0.124    -0.074 r  Engine_FirstStage/ram_addr0_i_4/O
                         net (fo=1, routed)           0.518     0.443    Engine_FirstStage/A[0]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[0]_P[4])
                                                      5.201     5.644 f  Engine_FirstStage/ram_addr0/P[4]
                         net (fo=1, routed)           0.667     6.311    Engine_FirstStage/ram_addr0_n_101
    SLICE_X51Y16         LUT4 (Prop_lut4_I3_O)        0.124     6.435 f  Engine_FirstStage/first_stage_ram_i_8/O
                         net (fo=619, routed)         0.889     7.324    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[4]
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.448 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_0_0_i_2/O
                         net (fo=1, routed)           0.264     7.712    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_0_0_i_2_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.836 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_0_0_i_1/O
                         net (fo=12, routed)          0.603     8.439    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_0_0/WE
    SLICE_X60Y18         RAMD32                                       r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_0_0/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.508     8.513    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_0_0/WCLK
    SLICE_X60Y18         RAMD32                                       r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_0_0/DP/CLK
                         clock pessimism              0.398     8.911    
                         clock uncertainty           -0.215     8.697    
    SLICE_X60Y18         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.164    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_0_0/DP
  -------------------------------------------------------------------
                         required time                          8.164    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                 -0.275    

Slack (VIOLATED) :        -0.275ns  (required time - arrival time)
  Source:                 GameEngine_u/block_ypos_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_0_0/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.388ns  (logic 6.153ns (65.538%)  route 3.235ns (34.462%))
  Logic Levels:           5  (DSP48E1=1 LUT1=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.562    -0.950    GameEngine_u/clk_out1
    SLICE_X55Y17         FDCE                                         r  GameEngine_u/block_ypos_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.494 f  GameEngine_u/block_ypos_reg[0]_replica/Q
                         net (fo=1, routed)           0.295    -0.198    Engine_FirstStage/block_ypos[0]_repN_alias
    SLICE_X55Y17         LUT1 (Prop_lut1_I0_O)        0.124    -0.074 r  Engine_FirstStage/ram_addr0_i_4/O
                         net (fo=1, routed)           0.518     0.443    Engine_FirstStage/A[0]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[0]_P[4])
                                                      5.201     5.644 f  Engine_FirstStage/ram_addr0/P[4]
                         net (fo=1, routed)           0.667     6.311    Engine_FirstStage/ram_addr0_n_101
    SLICE_X51Y16         LUT4 (Prop_lut4_I3_O)        0.124     6.435 f  Engine_FirstStage/first_stage_ram_i_8/O
                         net (fo=619, routed)         0.889     7.324    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[4]
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.448 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_0_0_i_2/O
                         net (fo=1, routed)           0.264     7.712    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_0_0_i_2_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.836 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_0_0_i_1/O
                         net (fo=12, routed)          0.603     8.439    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_0_0/WE
    SLICE_X60Y18         RAMD32                                       r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_0_0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.508     8.513    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_0_0/WCLK
    SLICE_X60Y18         RAMD32                                       r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_0_0/SP/CLK
                         clock pessimism              0.398     8.911    
                         clock uncertainty           -0.215     8.697    
    SLICE_X60Y18         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.164    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                          8.164    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                 -0.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 GameEngine_u/write_block_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.746%)  route 0.632ns (77.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.560    -0.621    GameEngine_u/clk_out1
    SLICE_X43Y12         FDCE                                         r  GameEngine_u/write_block_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.480 r  GameEngine_u/write_block_reg[0]/Q
                         net (fo=1, routed)           0.390    -0.090    Engine_FirstStage/first_stage_ram[0]
    SLICE_X47Y13         LUT4 (Prop_lut4_I0_O)        0.045    -0.045 r  Engine_FirstStage/first_stage_ram_i_18/O
                         net (fo=70, routed)          0.242     0.196    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/D
    SLICE_X46Y12         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.830    -0.860    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/WCLK
    SLICE_X46Y12         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/SP.LOW/CLK
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.215    -0.090    
    SLICE_X46Y12         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.054    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 GameEngine_u/write_block_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/DP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.746%)  route 0.632ns (77.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.560    -0.621    GameEngine_u/clk_out1
    SLICE_X43Y12         FDCE                                         r  GameEngine_u/write_block_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.480 r  GameEngine_u/write_block_reg[0]/Q
                         net (fo=1, routed)           0.390    -0.090    Engine_FirstStage/first_stage_ram[0]
    SLICE_X47Y13         LUT4 (Prop_lut4_I0_O)        0.045    -0.045 r  Engine_FirstStage/first_stage_ram_i_18/O
                         net (fo=70, routed)          0.242     0.196    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/D
    SLICE_X46Y12         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/DP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.830    -0.860    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/WCLK
    SLICE_X46Y12         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/DP.LOW/CLK
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.215    -0.090    
    SLICE_X46Y12         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.105     0.015    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 GameEngine_u/write_block_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/SP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.746%)  route 0.632ns (77.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.560    -0.621    GameEngine_u/clk_out1
    SLICE_X43Y12         FDCE                                         r  GameEngine_u/write_block_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.480 r  GameEngine_u/write_block_reg[0]/Q
                         net (fo=1, routed)           0.390    -0.090    Engine_FirstStage/first_stage_ram[0]
    SLICE_X47Y13         LUT4 (Prop_lut4_I0_O)        0.045    -0.045 r  Engine_FirstStage/first_stage_ram_i_18/O
                         net (fo=70, routed)          0.242     0.196    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/D
    SLICE_X46Y12         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/SP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.830    -0.860    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/WCLK
    SLICE_X46Y12         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/SP.HIGH/CLK
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.215    -0.090    
    SLICE_X46Y12         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.101     0.011    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 GameEngine_u/write_block_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_1_1/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.186ns (21.445%)  route 0.681ns (78.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.560    -0.621    GameEngine_u/clk_out1
    SLICE_X43Y12         FDCE                                         r  GameEngine_u/write_block_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.480 r  GameEngine_u/write_block_reg[1]/Q
                         net (fo=1, routed)           0.335    -0.145    Engine_FirstStage/first_stage_ram[1]
    SLICE_X44Y12         LUT4 (Prop_lut4_I0_O)        0.045    -0.100 r  Engine_FirstStage/first_stage_ram_i_17/O
                         net (fo=70, routed)          0.346     0.246    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_1_1/D
    SLICE_X42Y17         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_1_1/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.825    -0.865    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_1_1/WCLK
    SLICE_X42Y17         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_1_1/SP.LOW/CLK
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.215    -0.095    
    SLICE_X42Y17         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.049    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_1_1/SP.LOW
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 GameEngine_u/write_block_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_2_2/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.209ns (23.717%)  route 0.672ns (76.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.560    -0.621    GameEngine_u/clk_out1
    SLICE_X42Y12         FDCE                                         r  GameEngine_u/write_block_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  GameEngine_u/write_block_reg[2]/Q
                         net (fo=1, routed)           0.331    -0.126    Engine_FirstStage/first_stage_ram[2]
    SLICE_X45Y14         LUT4 (Prop_lut4_I0_O)        0.045    -0.081 r  Engine_FirstStage/first_stage_ram_i_16/O
                         net (fo=70, routed)          0.341     0.260    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_2_2/D
    SLICE_X46Y11         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_2_2/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.832    -0.858    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_2_2/WCLK
    SLICE_X46Y11         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_2_2/SP.LOW/CLK
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.215    -0.088    
    SLICE_X46Y11         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.056    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_2_2/SP.LOW
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 GameEngine_u/write_block_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_4_4/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.246ns (27.600%)  route 0.645ns (72.400%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.560    -0.621    GameEngine_u/clk_out1
    SLICE_X42Y12         FDCE                                         r  GameEngine_u/write_block_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDCE (Prop_fdce_C_Q)         0.148    -0.473 r  GameEngine_u/write_block_reg[4]/Q
                         net (fo=1, routed)           0.330    -0.143    Engine_FirstStage/first_stage_ram[4]
    SLICE_X45Y14         LUT4 (Prop_lut4_I0_O)        0.098    -0.045 r  Engine_FirstStage/first_stage_ram_i_14/O
                         net (fo=70, routed)          0.315     0.270    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_4_4/D
    SLICE_X46Y14         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_4_4/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.829    -0.861    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_4_4/WCLK
    SLICE_X46Y14         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_4_4/SP.LOW/CLK
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.215    -0.091    
    SLICE_X46Y14         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.053    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_4_4/SP.LOW
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 GameEngine_u/write_block_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_2_2/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.209ns (23.485%)  route 0.681ns (76.515%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.560    -0.621    GameEngine_u/clk_out1
    SLICE_X42Y12         FDCE                                         r  GameEngine_u/write_block_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  GameEngine_u/write_block_reg[2]/Q
                         net (fo=1, routed)           0.331    -0.126    Engine_FirstStage/first_stage_ram[2]
    SLICE_X45Y14         LUT4 (Prop_lut4_I0_O)        0.045    -0.081 r  Engine_FirstStage/first_stage_ram_i_16/O
                         net (fo=70, routed)          0.350     0.269    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_2_2/D
    SLICE_X46Y16         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_2_2/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.827    -0.863    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_2_2/WCLK
    SLICE_X46Y16         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_2_2/SP.LOW/CLK
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.215    -0.093    
    SLICE_X46Y16         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.051    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_2_2/SP.LOW
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 GameEngine_u/write_block_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_1_1/DP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.186ns (21.445%)  route 0.681ns (78.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.560    -0.621    GameEngine_u/clk_out1
    SLICE_X43Y12         FDCE                                         r  GameEngine_u/write_block_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.480 r  GameEngine_u/write_block_reg[1]/Q
                         net (fo=1, routed)           0.335    -0.145    Engine_FirstStage/first_stage_ram[1]
    SLICE_X44Y12         LUT4 (Prop_lut4_I0_O)        0.045    -0.100 r  Engine_FirstStage/first_stage_ram_i_17/O
                         net (fo=70, routed)          0.346     0.246    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_1_1/D
    SLICE_X42Y17         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_1_1/DP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.825    -0.865    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_1_1/WCLK
    SLICE_X42Y17         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_1_1/DP.LOW/CLK
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.215    -0.095    
    SLICE_X42Y17         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.105     0.010    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_1_1/DP.LOW
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 GameEngine_u/write_block_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_4_4/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.246ns (26.865%)  route 0.670ns (73.135%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.560    -0.621    GameEngine_u/clk_out1
    SLICE_X42Y12         FDCE                                         r  GameEngine_u/write_block_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDCE (Prop_fdce_C_Q)         0.148    -0.473 r  GameEngine_u/write_block_reg[4]/Q
                         net (fo=1, routed)           0.330    -0.143    Engine_FirstStage/first_stage_ram[4]
    SLICE_X45Y14         LUT4 (Prop_lut4_I0_O)        0.098    -0.045 r  Engine_FirstStage/first_stage_ram_i_14/O
                         net (fo=70, routed)          0.339     0.294    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_4_4/D
    SLICE_X46Y8          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_4_4/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.833    -0.857    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_4_4/WCLK
    SLICE_X46Y8          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_4_4/SP.LOW/CLK
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.215    -0.087    
    SLICE_X46Y8          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.057    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_4_4/SP.LOW
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 GameEngine_u/write_block_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_1_1/SP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.186ns (21.445%)  route 0.681ns (78.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.560    -0.621    GameEngine_u/clk_out1
    SLICE_X43Y12         FDCE                                         r  GameEngine_u/write_block_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.480 r  GameEngine_u/write_block_reg[1]/Q
                         net (fo=1, routed)           0.335    -0.145    Engine_FirstStage/first_stage_ram[1]
    SLICE_X44Y12         LUT4 (Prop_lut4_I0_O)        0.045    -0.100 r  Engine_FirstStage/first_stage_ram_i_17/O
                         net (fo=70, routed)          0.346     0.246    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_1_1/D
    SLICE_X42Y17         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_1_1/SP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.825    -0.865    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_1_1/WCLK
    SLICE_X42Y17         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_1_1/SP.HIGH/CLK
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.215    -0.095    
    SLICE_X42Y17         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.101     0.006    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_1_1/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.240    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           224 Endpoints
Min Delay           224 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GameEngine_u/player_speed_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/bcgr_xpos_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.274ns  (logic 4.771ns (38.872%)  route 7.503ns (61.128%))
  Logic Levels:           15  (CARRY4=7 FDCE=1 LUT2=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDCE                         0.000     0.000 r  GameEngine_u/player_speed_reg[1]/C
    SLICE_X31Y8          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  GameEngine_u/player_speed_reg[1]/Q
                         net (fo=10, routed)          1.210     1.666    GameEngine_u/player_speed_reg_n_0_[1]
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124     1.790 r  GameEngine_u/bcgr_xpos[1]_i_9/O
                         net (fo=1, routed)           0.000     1.790    GameEngine_u/bcgr_xpos[1]_i_9_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.170 r  GameEngine_u/bcgr_xpos_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.170    GameEngine_u/bcgr_xpos_reg[1]_i_4_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.389 r  GameEngine_u/bcgr_xpos_reg[5]_i_6/O[0]
                         net (fo=5, routed)           1.327     3.715    GameEngine_u/bcgr_xpos_nxt1[4]
    SLICE_X34Y14         LUT2 (Prop_lut2_I1_O)        0.295     4.010 r  GameEngine_u/bcgr_xpos[9]_i_40/O
                         net (fo=1, routed)           0.000     4.010    GameEngine_u/bcgr_xpos[9]_i_40_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.523 r  GameEngine_u/bcgr_xpos_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.523    GameEngine_u/bcgr_xpos_reg[9]_i_31_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.838 r  GameEngine_u/bcgr_xpos_reg[9]_i_29/O[3]
                         net (fo=14, routed)          1.246     6.084    GameEngine_u/bcgr_xpos_reg[9]_i_29_n_4
    SLICE_X34Y19         LUT2 (Prop_lut2_I0_O)        0.307     6.391 r  GameEngine_u/bcgr_xpos[5]_i_13/O
                         net (fo=1, routed)           0.000     6.391    GameEngine_u/bcgr_xpos[5]_i_13_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.969 r  GameEngine_u/bcgr_xpos_reg[5]_i_11/O[2]
                         net (fo=1, routed)           0.814     7.783    GameEngine_u/bcgr_xpos_reg[5]_i_11_n_5
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.301     8.084 r  GameEngine_u/bcgr_xpos[5]_i_8/O
                         net (fo=1, routed)           0.000     8.084    GameEngine_u/bcgr_xpos[5]_i_8_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.482 r  GameEngine_u/bcgr_xpos_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.482    GameEngine_u/bcgr_xpos_reg[5]_i_3_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.816 f  GameEngine_u/bcgr_xpos_reg[9]_i_12/O[1]
                         net (fo=5, routed)           1.185    10.001    GameEngine_u/bcgr_xpos_reg[9]_i_12_n_6
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.303    10.304 r  GameEngine_u/bcgr_xpos[5]_i_4/O
                         net (fo=6, routed)           0.690    10.993    GameEngine_u/bcgr_xpos[5]_i_4_n_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.117 r  GameEngine_u/bcgr_xpos[4]_i_2/O
                         net (fo=1, routed)           1.032    12.150    GameEngine_u/bcgr_xpos[4]_i_2_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124    12.274 r  GameEngine_u/bcgr_xpos[4]_i_1/O
                         net (fo=1, routed)           0.000    12.274    GameEngine_u/bcgr_xpos_nxt[4]
    SLICE_X32Y17         FDCE                                         r  GameEngine_u/bcgr_xpos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/player_speed_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/bcgr_xpos_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.925ns  (logic 5.007ns (41.987%)  route 6.918ns (58.013%))
  Logic Levels:           15  (CARRY4=7 FDCE=1 LUT2=4 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDCE                         0.000     0.000 r  GameEngine_u/player_speed_reg[1]/C
    SLICE_X31Y8          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  GameEngine_u/player_speed_reg[1]/Q
                         net (fo=10, routed)          1.210     1.666    GameEngine_u/player_speed_reg_n_0_[1]
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124     1.790 r  GameEngine_u/bcgr_xpos[1]_i_9/O
                         net (fo=1, routed)           0.000     1.790    GameEngine_u/bcgr_xpos[1]_i_9_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.170 r  GameEngine_u/bcgr_xpos_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.170    GameEngine_u/bcgr_xpos_reg[1]_i_4_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.389 r  GameEngine_u/bcgr_xpos_reg[5]_i_6/O[0]
                         net (fo=5, routed)           1.327     3.715    GameEngine_u/bcgr_xpos_nxt1[4]
    SLICE_X34Y14         LUT2 (Prop_lut2_I1_O)        0.295     4.010 r  GameEngine_u/bcgr_xpos[9]_i_40/O
                         net (fo=1, routed)           0.000     4.010    GameEngine_u/bcgr_xpos[9]_i_40_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.523 r  GameEngine_u/bcgr_xpos_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.523    GameEngine_u/bcgr_xpos_reg[9]_i_31_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.838 r  GameEngine_u/bcgr_xpos_reg[9]_i_29/O[3]
                         net (fo=14, routed)          1.246     6.084    GameEngine_u/bcgr_xpos_reg[9]_i_29_n_4
    SLICE_X34Y19         LUT2 (Prop_lut2_I0_O)        0.307     6.391 r  GameEngine_u/bcgr_xpos[5]_i_13/O
                         net (fo=1, routed)           0.000     6.391    GameEngine_u/bcgr_xpos[5]_i_13_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.969 r  GameEngine_u/bcgr_xpos_reg[5]_i_11/O[2]
                         net (fo=1, routed)           0.814     7.783    GameEngine_u/bcgr_xpos_reg[5]_i_11_n_5
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.301     8.084 r  GameEngine_u/bcgr_xpos[5]_i_8/O
                         net (fo=1, routed)           0.000     8.084    GameEngine_u/bcgr_xpos[5]_i_8_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.482 r  GameEngine_u/bcgr_xpos_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.482    GameEngine_u/bcgr_xpos_reg[5]_i_3_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.816 f  GameEngine_u/bcgr_xpos_reg[9]_i_12/O[1]
                         net (fo=5, routed)           1.185    10.001    GameEngine_u/bcgr_xpos_reg[9]_i_12_n_6
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.303    10.304 r  GameEngine_u/bcgr_xpos[5]_i_4/O
                         net (fo=6, routed)           0.871    11.174    GameEngine_u/bcgr_xpos[5]_i_4_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I0_O)        0.152    11.326 r  GameEngine_u/bcgr_xpos[3]_i_2/O
                         net (fo=1, routed)           0.267    11.593    GameEngine_u/bcgr_xpos[3]_i_2_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I0_O)        0.332    11.925 r  GameEngine_u/bcgr_xpos[3]_i_1/O
                         net (fo=1, routed)           0.000    11.925    GameEngine_u/bcgr_xpos_nxt[3]
    SLICE_X31Y16         FDCE                                         r  GameEngine_u/bcgr_xpos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/player_speed_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/bcgr_xpos_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.832ns  (logic 4.771ns (40.323%)  route 7.061ns (59.677%))
  Logic Levels:           15  (CARRY4=7 FDCE=1 LUT2=4 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDCE                         0.000     0.000 r  GameEngine_u/player_speed_reg[1]/C
    SLICE_X31Y8          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  GameEngine_u/player_speed_reg[1]/Q
                         net (fo=10, routed)          1.210     1.666    GameEngine_u/player_speed_reg_n_0_[1]
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124     1.790 r  GameEngine_u/bcgr_xpos[1]_i_9/O
                         net (fo=1, routed)           0.000     1.790    GameEngine_u/bcgr_xpos[1]_i_9_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.170 r  GameEngine_u/bcgr_xpos_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.170    GameEngine_u/bcgr_xpos_reg[1]_i_4_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.389 r  GameEngine_u/bcgr_xpos_reg[5]_i_6/O[0]
                         net (fo=5, routed)           1.327     3.715    GameEngine_u/bcgr_xpos_nxt1[4]
    SLICE_X34Y14         LUT2 (Prop_lut2_I1_O)        0.295     4.010 r  GameEngine_u/bcgr_xpos[9]_i_40/O
                         net (fo=1, routed)           0.000     4.010    GameEngine_u/bcgr_xpos[9]_i_40_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.523 r  GameEngine_u/bcgr_xpos_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.523    GameEngine_u/bcgr_xpos_reg[9]_i_31_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.838 r  GameEngine_u/bcgr_xpos_reg[9]_i_29/O[3]
                         net (fo=14, routed)          1.246     6.084    GameEngine_u/bcgr_xpos_reg[9]_i_29_n_4
    SLICE_X34Y19         LUT2 (Prop_lut2_I0_O)        0.307     6.391 r  GameEngine_u/bcgr_xpos[5]_i_13/O
                         net (fo=1, routed)           0.000     6.391    GameEngine_u/bcgr_xpos[5]_i_13_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.969 r  GameEngine_u/bcgr_xpos_reg[5]_i_11/O[2]
                         net (fo=1, routed)           0.814     7.783    GameEngine_u/bcgr_xpos_reg[5]_i_11_n_5
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.301     8.084 r  GameEngine_u/bcgr_xpos[5]_i_8/O
                         net (fo=1, routed)           0.000     8.084    GameEngine_u/bcgr_xpos[5]_i_8_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.482 r  GameEngine_u/bcgr_xpos_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.482    GameEngine_u/bcgr_xpos_reg[5]_i_3_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.816 f  GameEngine_u/bcgr_xpos_reg[9]_i_12/O[1]
                         net (fo=5, routed)           1.185    10.001    GameEngine_u/bcgr_xpos_reg[9]_i_12_n_6
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.303    10.304 r  GameEngine_u/bcgr_xpos[5]_i_4/O
                         net (fo=6, routed)           0.871    11.174    GameEngine_u/bcgr_xpos[5]_i_4_n_0
    SLICE_X31Y16         LUT4 (Prop_lut4_I0_O)        0.124    11.298 r  GameEngine_u/bcgr_xpos[2]_i_2/O
                         net (fo=1, routed)           0.409    11.708    GameEngine_u/bcgr_xpos[2]_i_2_n_0
    SLICE_X29Y16         LUT6 (Prop_lut6_I0_O)        0.124    11.832 r  GameEngine_u/bcgr_xpos[2]_i_1/O
                         net (fo=1, routed)           0.000    11.832    GameEngine_u/bcgr_xpos_nxt[2]
    SLICE_X29Y16         FDCE                                         r  GameEngine_u/bcgr_xpos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/player_speed_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/bcgr_xpos_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.518ns  (logic 4.771ns (41.421%)  route 6.747ns (58.579%))
  Logic Levels:           15  (CARRY4=7 FDCE=1 LUT2=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDCE                         0.000     0.000 r  GameEngine_u/player_speed_reg[1]/C
    SLICE_X31Y8          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  GameEngine_u/player_speed_reg[1]/Q
                         net (fo=10, routed)          1.210     1.666    GameEngine_u/player_speed_reg_n_0_[1]
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124     1.790 r  GameEngine_u/bcgr_xpos[1]_i_9/O
                         net (fo=1, routed)           0.000     1.790    GameEngine_u/bcgr_xpos[1]_i_9_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.170 r  GameEngine_u/bcgr_xpos_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.170    GameEngine_u/bcgr_xpos_reg[1]_i_4_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.389 r  GameEngine_u/bcgr_xpos_reg[5]_i_6/O[0]
                         net (fo=5, routed)           1.327     3.715    GameEngine_u/bcgr_xpos_nxt1[4]
    SLICE_X34Y14         LUT2 (Prop_lut2_I1_O)        0.295     4.010 r  GameEngine_u/bcgr_xpos[9]_i_40/O
                         net (fo=1, routed)           0.000     4.010    GameEngine_u/bcgr_xpos[9]_i_40_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.523 r  GameEngine_u/bcgr_xpos_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.523    GameEngine_u/bcgr_xpos_reg[9]_i_31_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.838 r  GameEngine_u/bcgr_xpos_reg[9]_i_29/O[3]
                         net (fo=14, routed)          0.843     5.681    GameEngine_u/bcgr_xpos_reg[9]_i_29_n_4
    SLICE_X34Y18         LUT2 (Prop_lut2_I0_O)        0.307     5.988 r  GameEngine_u/bcgr_xpos[1]_i_14/O
                         net (fo=1, routed)           0.000     5.988    GameEngine_u/bcgr_xpos[1]_i_14_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.566 r  GameEngine_u/bcgr_xpos_reg[1]_i_11/O[2]
                         net (fo=1, routed)           0.814     7.380    GameEngine_u/bcgr_xpos_reg[1]_i_11_n_5
    SLICE_X35Y16         LUT2 (Prop_lut2_I1_O)        0.301     7.681 r  GameEngine_u/bcgr_xpos[1]_i_6/O
                         net (fo=1, routed)           0.000     7.681    GameEngine_u/bcgr_xpos[1]_i_6_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.079 r  GameEngine_u/bcgr_xpos_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.079    GameEngine_u/bcgr_xpos_reg[1]_i_2_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.413 r  GameEngine_u/bcgr_xpos_reg[5]_i_3/O[1]
                         net (fo=2, routed)           0.862     9.274    GameEngine_u/bcgr_xpos_reg[5]_i_3_n_6
    SLICE_X34Y17         LUT6 (Prop_lut6_I0_O)        0.303     9.577 r  GameEngine_u/bcgr_xpos[9]_i_13/O
                         net (fo=5, routed)           0.836    10.414    GameEngine_u/bcgr_xpos[9]_i_13_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I2_O)        0.124    10.538 r  GameEngine_u/bcgr_xpos[7]_i_2/O
                         net (fo=1, routed)           0.857    11.394    GameEngine_u/bcgr_xpos[7]_i_2_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.518 r  GameEngine_u/bcgr_xpos[7]_i_1/O
                         net (fo=1, routed)           0.000    11.518    GameEngine_u/bcgr_xpos_nxt[7]
    SLICE_X32Y17         FDCE                                         r  GameEngine_u/bcgr_xpos_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/player_speed_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/bcgr_xpos_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.376ns  (logic 4.771ns (41.940%)  route 6.605ns (58.060%))
  Logic Levels:           15  (CARRY4=7 FDCE=1 LUT2=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDCE                         0.000     0.000 r  GameEngine_u/player_speed_reg[1]/C
    SLICE_X31Y8          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  GameEngine_u/player_speed_reg[1]/Q
                         net (fo=10, routed)          1.210     1.666    GameEngine_u/player_speed_reg_n_0_[1]
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124     1.790 r  GameEngine_u/bcgr_xpos[1]_i_9/O
                         net (fo=1, routed)           0.000     1.790    GameEngine_u/bcgr_xpos[1]_i_9_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.170 r  GameEngine_u/bcgr_xpos_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.170    GameEngine_u/bcgr_xpos_reg[1]_i_4_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.389 r  GameEngine_u/bcgr_xpos_reg[5]_i_6/O[0]
                         net (fo=5, routed)           1.327     3.715    GameEngine_u/bcgr_xpos_nxt1[4]
    SLICE_X34Y14         LUT2 (Prop_lut2_I1_O)        0.295     4.010 r  GameEngine_u/bcgr_xpos[9]_i_40/O
                         net (fo=1, routed)           0.000     4.010    GameEngine_u/bcgr_xpos[9]_i_40_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.523 r  GameEngine_u/bcgr_xpos_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.523    GameEngine_u/bcgr_xpos_reg[9]_i_31_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.838 r  GameEngine_u/bcgr_xpos_reg[9]_i_29/O[3]
                         net (fo=14, routed)          0.843     5.681    GameEngine_u/bcgr_xpos_reg[9]_i_29_n_4
    SLICE_X34Y18         LUT2 (Prop_lut2_I0_O)        0.307     5.988 r  GameEngine_u/bcgr_xpos[1]_i_14/O
                         net (fo=1, routed)           0.000     5.988    GameEngine_u/bcgr_xpos[1]_i_14_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.566 r  GameEngine_u/bcgr_xpos_reg[1]_i_11/O[2]
                         net (fo=1, routed)           0.814     7.380    GameEngine_u/bcgr_xpos_reg[1]_i_11_n_5
    SLICE_X35Y16         LUT2 (Prop_lut2_I1_O)        0.301     7.681 r  GameEngine_u/bcgr_xpos[1]_i_6/O
                         net (fo=1, routed)           0.000     7.681    GameEngine_u/bcgr_xpos[1]_i_6_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.079 r  GameEngine_u/bcgr_xpos_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.079    GameEngine_u/bcgr_xpos_reg[1]_i_2_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.413 r  GameEngine_u/bcgr_xpos_reg[5]_i_3/O[1]
                         net (fo=2, routed)           0.862     9.274    GameEngine_u/bcgr_xpos_reg[5]_i_3_n_6
    SLICE_X34Y17         LUT6 (Prop_lut6_I0_O)        0.303     9.577 r  GameEngine_u/bcgr_xpos[9]_i_13/O
                         net (fo=5, routed)           0.883    10.461    GameEngine_u/bcgr_xpos[9]_i_13_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.585 r  GameEngine_u/bcgr_xpos[9]_i_5/O
                         net (fo=1, routed)           0.667    11.252    GameEngine_u/bcgr_xpos[9]_i_5_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I0_O)        0.124    11.376 r  GameEngine_u/bcgr_xpos[9]_i_2/O
                         net (fo=1, routed)           0.000    11.376    GameEngine_u/bcgr_xpos_nxt[9]
    SLICE_X33Y18         FDCE                                         r  GameEngine_u/bcgr_xpos_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/player_speed_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/bcgr_xpos_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.267ns  (logic 4.647ns (41.244%)  route 6.620ns (58.756%))
  Logic Levels:           14  (CARRY4=7 FDCE=1 LUT2=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDCE                         0.000     0.000 r  GameEngine_u/player_speed_reg[1]/C
    SLICE_X31Y8          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  GameEngine_u/player_speed_reg[1]/Q
                         net (fo=10, routed)          1.210     1.666    GameEngine_u/player_speed_reg_n_0_[1]
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124     1.790 r  GameEngine_u/bcgr_xpos[1]_i_9/O
                         net (fo=1, routed)           0.000     1.790    GameEngine_u/bcgr_xpos[1]_i_9_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.170 r  GameEngine_u/bcgr_xpos_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.170    GameEngine_u/bcgr_xpos_reg[1]_i_4_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.389 r  GameEngine_u/bcgr_xpos_reg[5]_i_6/O[0]
                         net (fo=5, routed)           1.327     3.715    GameEngine_u/bcgr_xpos_nxt1[4]
    SLICE_X34Y14         LUT2 (Prop_lut2_I1_O)        0.295     4.010 r  GameEngine_u/bcgr_xpos[9]_i_40/O
                         net (fo=1, routed)           0.000     4.010    GameEngine_u/bcgr_xpos[9]_i_40_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.523 r  GameEngine_u/bcgr_xpos_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.523    GameEngine_u/bcgr_xpos_reg[9]_i_31_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.838 r  GameEngine_u/bcgr_xpos_reg[9]_i_29/O[3]
                         net (fo=14, routed)          1.246     6.084    GameEngine_u/bcgr_xpos_reg[9]_i_29_n_4
    SLICE_X34Y19         LUT2 (Prop_lut2_I0_O)        0.307     6.391 r  GameEngine_u/bcgr_xpos[5]_i_13/O
                         net (fo=1, routed)           0.000     6.391    GameEngine_u/bcgr_xpos[5]_i_13_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.969 r  GameEngine_u/bcgr_xpos_reg[5]_i_11/O[2]
                         net (fo=1, routed)           0.814     7.783    GameEngine_u/bcgr_xpos_reg[5]_i_11_n_5
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.301     8.084 r  GameEngine_u/bcgr_xpos[5]_i_8/O
                         net (fo=1, routed)           0.000     8.084    GameEngine_u/bcgr_xpos[5]_i_8_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.482 r  GameEngine_u/bcgr_xpos_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.482    GameEngine_u/bcgr_xpos_reg[5]_i_3_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.816 f  GameEngine_u/bcgr_xpos_reg[9]_i_12/O[1]
                         net (fo=5, routed)           1.185    10.001    GameEngine_u/bcgr_xpos_reg[9]_i_12_n_6
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.303    10.304 r  GameEngine_u/bcgr_xpos[5]_i_4/O
                         net (fo=6, routed)           0.839    11.143    GameEngine_u/bcgr_xpos[5]_i_4_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.267 r  GameEngine_u/bcgr_xpos[1]_i_1/O
                         net (fo=1, routed)           0.000    11.267    GameEngine_u/bcgr_xpos_nxt[1]
    SLICE_X31Y16         FDCE                                         r  GameEngine_u/bcgr_xpos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/player_speed_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/bcgr_xpos_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.223ns  (logic 4.771ns (42.511%)  route 6.452ns (57.489%))
  Logic Levels:           15  (CARRY4=7 FDCE=1 LUT2=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDCE                         0.000     0.000 r  GameEngine_u/player_speed_reg[1]/C
    SLICE_X31Y8          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  GameEngine_u/player_speed_reg[1]/Q
                         net (fo=10, routed)          1.210     1.666    GameEngine_u/player_speed_reg_n_0_[1]
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124     1.790 r  GameEngine_u/bcgr_xpos[1]_i_9/O
                         net (fo=1, routed)           0.000     1.790    GameEngine_u/bcgr_xpos[1]_i_9_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.170 r  GameEngine_u/bcgr_xpos_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.170    GameEngine_u/bcgr_xpos_reg[1]_i_4_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.389 r  GameEngine_u/bcgr_xpos_reg[5]_i_6/O[0]
                         net (fo=5, routed)           1.327     3.715    GameEngine_u/bcgr_xpos_nxt1[4]
    SLICE_X34Y14         LUT2 (Prop_lut2_I1_O)        0.295     4.010 r  GameEngine_u/bcgr_xpos[9]_i_40/O
                         net (fo=1, routed)           0.000     4.010    GameEngine_u/bcgr_xpos[9]_i_40_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.523 r  GameEngine_u/bcgr_xpos_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.523    GameEngine_u/bcgr_xpos_reg[9]_i_31_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.838 r  GameEngine_u/bcgr_xpos_reg[9]_i_29/O[3]
                         net (fo=14, routed)          0.843     5.681    GameEngine_u/bcgr_xpos_reg[9]_i_29_n_4
    SLICE_X34Y18         LUT2 (Prop_lut2_I0_O)        0.307     5.988 r  GameEngine_u/bcgr_xpos[1]_i_14/O
                         net (fo=1, routed)           0.000     5.988    GameEngine_u/bcgr_xpos[1]_i_14_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.566 r  GameEngine_u/bcgr_xpos_reg[1]_i_11/O[2]
                         net (fo=1, routed)           0.814     7.380    GameEngine_u/bcgr_xpos_reg[1]_i_11_n_5
    SLICE_X35Y16         LUT2 (Prop_lut2_I1_O)        0.301     7.681 r  GameEngine_u/bcgr_xpos[1]_i_6/O
                         net (fo=1, routed)           0.000     7.681    GameEngine_u/bcgr_xpos[1]_i_6_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.079 r  GameEngine_u/bcgr_xpos_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.079    GameEngine_u/bcgr_xpos_reg[1]_i_2_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.413 r  GameEngine_u/bcgr_xpos_reg[5]_i_3/O[1]
                         net (fo=2, routed)           0.862     9.274    GameEngine_u/bcgr_xpos_reg[5]_i_3_n_6
    SLICE_X34Y17         LUT6 (Prop_lut6_I0_O)        0.303     9.577 r  GameEngine_u/bcgr_xpos[9]_i_13/O
                         net (fo=5, routed)           0.838    10.416    GameEngine_u/bcgr_xpos[9]_i_13_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I2_O)        0.124    10.540 r  GameEngine_u/bcgr_xpos[8]_i_2/O
                         net (fo=1, routed)           0.559    11.099    GameEngine_u/bcgr_xpos[8]_i_2_n_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.223 r  GameEngine_u/bcgr_xpos[8]_i_1/O
                         net (fo=1, routed)           0.000    11.223    GameEngine_u/bcgr_xpos_nxt[8]
    SLICE_X29Y17         FDCE                                         r  GameEngine_u/bcgr_xpos_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/player_speed_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/bcgr_xpos_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.885ns  (logic 4.647ns (42.694%)  route 6.238ns (57.306%))
  Logic Levels:           14  (CARRY4=7 FDCE=1 LUT2=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDCE                         0.000     0.000 r  GameEngine_u/player_speed_reg[1]/C
    SLICE_X31Y8          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  GameEngine_u/player_speed_reg[1]/Q
                         net (fo=10, routed)          1.210     1.666    GameEngine_u/player_speed_reg_n_0_[1]
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124     1.790 r  GameEngine_u/bcgr_xpos[1]_i_9/O
                         net (fo=1, routed)           0.000     1.790    GameEngine_u/bcgr_xpos[1]_i_9_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.170 r  GameEngine_u/bcgr_xpos_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.170    GameEngine_u/bcgr_xpos_reg[1]_i_4_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.389 r  GameEngine_u/bcgr_xpos_reg[5]_i_6/O[0]
                         net (fo=5, routed)           1.327     3.715    GameEngine_u/bcgr_xpos_nxt1[4]
    SLICE_X34Y14         LUT2 (Prop_lut2_I1_O)        0.295     4.010 r  GameEngine_u/bcgr_xpos[9]_i_40/O
                         net (fo=1, routed)           0.000     4.010    GameEngine_u/bcgr_xpos[9]_i_40_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.523 r  GameEngine_u/bcgr_xpos_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.523    GameEngine_u/bcgr_xpos_reg[9]_i_31_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.838 r  GameEngine_u/bcgr_xpos_reg[9]_i_29/O[3]
                         net (fo=14, routed)          1.246     6.084    GameEngine_u/bcgr_xpos_reg[9]_i_29_n_4
    SLICE_X34Y19         LUT2 (Prop_lut2_I0_O)        0.307     6.391 r  GameEngine_u/bcgr_xpos[5]_i_13/O
                         net (fo=1, routed)           0.000     6.391    GameEngine_u/bcgr_xpos[5]_i_13_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.969 r  GameEngine_u/bcgr_xpos_reg[5]_i_11/O[2]
                         net (fo=1, routed)           0.814     7.783    GameEngine_u/bcgr_xpos_reg[5]_i_11_n_5
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.301     8.084 r  GameEngine_u/bcgr_xpos[5]_i_8/O
                         net (fo=1, routed)           0.000     8.084    GameEngine_u/bcgr_xpos[5]_i_8_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.482 r  GameEngine_u/bcgr_xpos_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.482    GameEngine_u/bcgr_xpos_reg[5]_i_3_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.816 f  GameEngine_u/bcgr_xpos_reg[9]_i_12/O[1]
                         net (fo=5, routed)           1.185    10.001    GameEngine_u/bcgr_xpos_reg[9]_i_12_n_6
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.303    10.304 r  GameEngine_u/bcgr_xpos[5]_i_4/O
                         net (fo=6, routed)           0.457    10.761    GameEngine_u/bcgr_xpos[5]_i_4_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I2_O)        0.124    10.885 r  GameEngine_u/bcgr_xpos[5]_i_1/O
                         net (fo=1, routed)           0.000    10.885    GameEngine_u/bcgr_xpos_nxt[5]
    SLICE_X33Y17         FDCE                                         r  GameEngine_u/bcgr_xpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/player_speed_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/bcgr_xpos_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.765ns  (logic 4.647ns (43.168%)  route 6.118ns (56.832%))
  Logic Levels:           14  (CARRY4=7 FDCE=1 LUT2=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDCE                         0.000     0.000 r  GameEngine_u/player_speed_reg[1]/C
    SLICE_X31Y8          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  GameEngine_u/player_speed_reg[1]/Q
                         net (fo=10, routed)          1.210     1.666    GameEngine_u/player_speed_reg_n_0_[1]
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124     1.790 r  GameEngine_u/bcgr_xpos[1]_i_9/O
                         net (fo=1, routed)           0.000     1.790    GameEngine_u/bcgr_xpos[1]_i_9_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.170 r  GameEngine_u/bcgr_xpos_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.170    GameEngine_u/bcgr_xpos_reg[1]_i_4_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.389 r  GameEngine_u/bcgr_xpos_reg[5]_i_6/O[0]
                         net (fo=5, routed)           1.327     3.715    GameEngine_u/bcgr_xpos_nxt1[4]
    SLICE_X34Y14         LUT2 (Prop_lut2_I1_O)        0.295     4.010 r  GameEngine_u/bcgr_xpos[9]_i_40/O
                         net (fo=1, routed)           0.000     4.010    GameEngine_u/bcgr_xpos[9]_i_40_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.523 r  GameEngine_u/bcgr_xpos_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.523    GameEngine_u/bcgr_xpos_reg[9]_i_31_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.838 r  GameEngine_u/bcgr_xpos_reg[9]_i_29/O[3]
                         net (fo=14, routed)          1.246     6.084    GameEngine_u/bcgr_xpos_reg[9]_i_29_n_4
    SLICE_X34Y19         LUT2 (Prop_lut2_I0_O)        0.307     6.391 r  GameEngine_u/bcgr_xpos[5]_i_13/O
                         net (fo=1, routed)           0.000     6.391    GameEngine_u/bcgr_xpos[5]_i_13_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.969 r  GameEngine_u/bcgr_xpos_reg[5]_i_11/O[2]
                         net (fo=1, routed)           0.814     7.783    GameEngine_u/bcgr_xpos_reg[5]_i_11_n_5
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.301     8.084 r  GameEngine_u/bcgr_xpos[5]_i_8/O
                         net (fo=1, routed)           0.000     8.084    GameEngine_u/bcgr_xpos[5]_i_8_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.482 r  GameEngine_u/bcgr_xpos_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.482    GameEngine_u/bcgr_xpos_reg[5]_i_3_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.816 f  GameEngine_u/bcgr_xpos_reg[9]_i_12/O[1]
                         net (fo=5, routed)           1.185    10.001    GameEngine_u/bcgr_xpos_reg[9]_i_12_n_6
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.303    10.304 r  GameEngine_u/bcgr_xpos[5]_i_4/O
                         net (fo=6, routed)           0.337    10.641    GameEngine_u/bcgr_xpos[5]_i_4_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I1_O)        0.124    10.765 r  GameEngine_u/bcgr_xpos[0]_i_1/O
                         net (fo=1, routed)           0.000    10.765    GameEngine_u/bcgr_xpos[0]_i_1_n_0
    SLICE_X31Y16         FDCE                                         r  GameEngine_u/bcgr_xpos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/player_speed_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/bcgr_xpos_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.693ns  (logic 4.771ns (44.618%)  route 5.922ns (55.382%))
  Logic Levels:           15  (CARRY4=7 FDCE=1 LUT2=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDCE                         0.000     0.000 r  GameEngine_u/player_speed_reg[1]/C
    SLICE_X31Y8          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  GameEngine_u/player_speed_reg[1]/Q
                         net (fo=10, routed)          1.210     1.666    GameEngine_u/player_speed_reg_n_0_[1]
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124     1.790 r  GameEngine_u/bcgr_xpos[1]_i_9/O
                         net (fo=1, routed)           0.000     1.790    GameEngine_u/bcgr_xpos[1]_i_9_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.170 r  GameEngine_u/bcgr_xpos_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.170    GameEngine_u/bcgr_xpos_reg[1]_i_4_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.389 r  GameEngine_u/bcgr_xpos_reg[5]_i_6/O[0]
                         net (fo=5, routed)           1.327     3.715    GameEngine_u/bcgr_xpos_nxt1[4]
    SLICE_X34Y14         LUT2 (Prop_lut2_I1_O)        0.295     4.010 r  GameEngine_u/bcgr_xpos[9]_i_40/O
                         net (fo=1, routed)           0.000     4.010    GameEngine_u/bcgr_xpos[9]_i_40_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.523 r  GameEngine_u/bcgr_xpos_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.523    GameEngine_u/bcgr_xpos_reg[9]_i_31_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.838 r  GameEngine_u/bcgr_xpos_reg[9]_i_29/O[3]
                         net (fo=14, routed)          0.843     5.681    GameEngine_u/bcgr_xpos_reg[9]_i_29_n_4
    SLICE_X34Y18         LUT2 (Prop_lut2_I0_O)        0.307     5.988 r  GameEngine_u/bcgr_xpos[1]_i_14/O
                         net (fo=1, routed)           0.000     5.988    GameEngine_u/bcgr_xpos[1]_i_14_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.566 r  GameEngine_u/bcgr_xpos_reg[1]_i_11/O[2]
                         net (fo=1, routed)           0.814     7.380    GameEngine_u/bcgr_xpos_reg[1]_i_11_n_5
    SLICE_X35Y16         LUT2 (Prop_lut2_I1_O)        0.301     7.681 r  GameEngine_u/bcgr_xpos[1]_i_6/O
                         net (fo=1, routed)           0.000     7.681    GameEngine_u/bcgr_xpos[1]_i_6_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.079 r  GameEngine_u/bcgr_xpos_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.079    GameEngine_u/bcgr_xpos_reg[1]_i_2_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.413 r  GameEngine_u/bcgr_xpos_reg[5]_i_3/O[1]
                         net (fo=2, routed)           0.862     9.274    GameEngine_u/bcgr_xpos_reg[5]_i_3_n_6
    SLICE_X34Y17         LUT6 (Prop_lut6_I0_O)        0.303     9.577 r  GameEngine_u/bcgr_xpos[9]_i_13/O
                         net (fo=5, routed)           0.713    10.291    GameEngine_u/bcgr_xpos[9]_i_13_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.415 r  GameEngine_u/bcgr_xpos[6]_i_2/O
                         net (fo=1, routed)           0.154    10.569    GameEngine_u/bcgr_xpos[6]_i_2_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  GameEngine_u/bcgr_xpos[6]_i_1/O
                         net (fo=1, routed)           0.000    10.693    GameEngine_u/bcgr_xpos_nxt[6]
    SLICE_X33Y18         FDCE                                         r  GameEngine_u/bcgr_xpos_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GameEngine_u/plane_xpos_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/plane_xpos_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.186ns (57.323%)  route 0.138ns (42.677%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDCE                         0.000     0.000 r  GameEngine_u/plane_xpos_reg[5]/C
    SLICE_X37Y5          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  GameEngine_u/plane_xpos_reg[5]/Q
                         net (fo=10, routed)          0.138     0.279    GameEngine_u/plane_xpos_reg[5]_0[4]
    SLICE_X37Y5          LUT6 (Prop_lut6_I2_O)        0.045     0.324 r  GameEngine_u/plane_xpos[5]_i_1/O
                         net (fo=1, routed)           0.000     0.324    GameEngine_u/plane_xpos[5]_i_1_n_0
    SLICE_X37Y5          FDCE                                         r  GameEngine_u/plane_xpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/clk_hor_divider_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/player_speed_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.227ns (69.291%)  route 0.101ns (30.709%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDCE                         0.000     0.000 r  GameEngine_u/clk_hor_divider_reg[0]/C
    SLICE_X31Y15         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  GameEngine_u/clk_hor_divider_reg[0]/Q
                         net (fo=9, routed)           0.101     0.229    GameEngine_u/clk_hor_divider[0]
    SLICE_X31Y15         LUT6 (Prop_lut6_I4_O)        0.099     0.328 r  GameEngine_u/player_speed[0]_i_1/O
                         net (fo=1, routed)           0.000     0.328    GameEngine_u/player_speed[0]_i_1_n_0
    SLICE_X31Y15         FDCE                                         r  GameEngine_u/player_speed_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Mouse/mouse_packet_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.191ns (56.045%)  route 0.150ns (43.955%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE                         0.000     0.000 r  Mouse/shift_reg_reg[2]/C
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  Mouse/shift_reg_reg[2]/Q
                         net (fo=1, routed)           0.150     0.296    Mouse/shift_reg[2]
    SLICE_X2Y46          LUT4 (Prop_lut4_I0_O)        0.045     0.341 r  Mouse/mouse_packet[0][2]_i_1/O
                         net (fo=1, routed)           0.000     0.341    Mouse/mouse_packet[0][2]_i_1_n_0
    SLICE_X2Y46          FDRE                                         r  Mouse/mouse_packet_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse/byte_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Mouse/byte_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.191ns (55.357%)  route 0.154ns (44.643%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDCE                         0.000     0.000 r  Mouse/byte_count_reg[0]/C
    SLICE_X0Y59          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  Mouse/byte_count_reg[0]/Q
                         net (fo=4, routed)           0.154     0.300    Mouse/byte_count[0]
    SLICE_X0Y59          LUT6 (Prop_lut6_I5_O)        0.045     0.345 r  Mouse/byte_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.345    Mouse/byte_count[0]_i_1_n_0
    SLICE_X0Y59          FDCE                                         r  Mouse/byte_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse/byte_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Mouse/byte_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.191ns (55.197%)  route 0.155ns (44.802%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDCE                         0.000     0.000 r  Mouse/byte_count_reg[0]/C
    SLICE_X0Y59          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  Mouse/byte_count_reg[0]/Q
                         net (fo=4, routed)           0.155     0.301    Mouse/byte_count[0]
    SLICE_X0Y59          LUT6 (Prop_lut6_I0_O)        0.045     0.346 r  Mouse/byte_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.346    Mouse/byte_count[1]_i_1_n_0
    SLICE_X0Y59          FDCE                                         r  Mouse/byte_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/clk_hor_divider_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/player_hor_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.186ns (53.506%)  route 0.162ns (46.494%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDCE                         0.000     0.000 r  GameEngine_u/clk_hor_divider_reg[1]/C
    SLICE_X33Y6          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  GameEngine_u/clk_hor_divider_reg[1]/Q
                         net (fo=8, routed)           0.162     0.303    GameEngine_u/clk_hor_divider[1]
    SLICE_X30Y7          LUT6 (Prop_lut6_I4_O)        0.045     0.348 r  GameEngine_u/player_hor_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.348    GameEngine_u/player_hor_state[0]_i_1_n_0
    SLICE_X30Y7          FDCE                                         r  GameEngine_u/player_hor_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/bcgr_restarted_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/bcgr_restarted_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDCE                         0.000     0.000 r  GameEngine_u/bcgr_restarted_reg/C
    SLICE_X31Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  GameEngine_u/bcgr_restarted_reg/Q
                         net (fo=2, routed)           0.168     0.309    GameEngine_u/bcgr_restarted_reg_n_0
    SLICE_X31Y15         LUT4 (Prop_lut4_I3_O)        0.045     0.354 r  GameEngine_u/bcgr_restarted_i_1/O
                         net (fo=1, routed)           0.000     0.354    GameEngine_u/bcgr_restarted_i_1_n_0
    SLICE_X31Y15         FDCE                                         r  GameEngine_u/bcgr_restarted_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse/mouse_packet_reg[0][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mouse/middle_click_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.212ns (58.235%)  route 0.152ns (41.765%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE                         0.000     0.000 r  Mouse/mouse_packet_reg[0][2]/C
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  Mouse/mouse_packet_reg[0][2]/Q
                         net (fo=2, routed)           0.152     0.319    Mouse/p_1_in
    SLICE_X0Y46          LUT3 (Prop_lut3_I0_O)        0.045     0.364 r  Mouse/middle_click_i_1/O
                         net (fo=1, routed)           0.000     0.364    Mouse/middle_click_i_1_n_0
    SLICE_X0Y46          FDCE                                         r  Mouse/middle_click_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Mouse/shift_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.146ns (39.989%)  route 0.219ns (60.011%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDCE                         0.000     0.000 r  Mouse/shift_reg_reg[4]/C
    SLICE_X9Y45          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  Mouse/shift_reg_reg[4]/Q
                         net (fo=1, routed)           0.219     0.365    Mouse/shift_reg[4]
    SLICE_X9Y45          FDCE                                         r  Mouse/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/player_ypos_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            GameEngine_u/player_ypos_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.209ns (56.482%)  route 0.161ns (43.518%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDPE                         0.000     0.000 r  GameEngine_u/player_ypos_reg[2]/C
    SLICE_X30Y3          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  GameEngine_u/player_ypos_reg[2]/Q
                         net (fo=25, routed)          0.161     0.325    GameEngine_u/player_ypos[2]
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.045     0.370 r  GameEngine_u/player_ypos[2]_i_1/O
                         net (fo=1, routed)           0.000     0.370    GameEngine_u/player_ypos[2]_i_1_n_0
    SLICE_X30Y3          FDPE                                         r  GameEngine_u/player_ypos_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay           137 Endpoints
Min Delay           137 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Change2Negedge_u/vsync_out_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga2Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.010ns  (logic 3.962ns (56.525%)  route 3.047ns (43.475%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 f  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.488 f  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.565    19.053    Change2Negedge_u/clk_out1
    SLICE_X36Y46         FDCE                                         r  Change2Negedge_u/vsync_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.459    19.512 r  Change2Negedge_u/vsync_out_reg/Q
                         net (fo=1, routed)           3.047    22.560    vga2Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    26.063 r  vga2Vsync_OBUF_inst/O
                         net (fo=0)                   0.000    26.063    vga2Vsync
    R19                                                               r  vga2Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Change2Negedge_u/hsync_out_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga2Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.975ns  (logic 3.956ns (56.708%)  route 3.020ns (43.292%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 f  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.488 f  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.565    19.053    Change2Negedge_u/clk_out1
    SLICE_X36Y46         FDCE                                         r  Change2Negedge_u/hsync_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.459    19.512 r  Change2Negedge_u/hsync_out_reg/Q
                         net (fo=1, routed)           3.020    22.532    vga2Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    26.029 r  vga2Hsync_OBUF_inst/O
                         net (fo=0)                   0.000    26.029    vga2Hsync
    P19                                                               r  vga2Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Change2Negedge_u/rgb_out_reg[23]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.891ns  (logic 3.961ns (57.484%)  route 2.930ns (42.516%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 f  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.488 f  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.564    19.052    Change2Negedge_u/clk_out1
    SLICE_X32Y41         FDCE                                         r  Change2Negedge_u/rgb_out_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDCE (Prop_fdce_C_Q)         0.459    19.511 r  Change2Negedge_u/rgb_out_reg[23]/Q
                         net (fo=1, routed)           2.930    22.441    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    25.944 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.944    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Change2Negedge_u/rgb_out_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.783ns  (logic 4.049ns (59.688%)  route 2.734ns (40.312%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 f  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.488 f  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.563    19.051    Change2Negedge_u/clk_out1
    SLICE_X30Y40         FDCE                                         r  Change2Negedge_u/rgb_out_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDCE (Prop_fdce_C_Q)         0.524    19.575 r  Change2Negedge_u/rgb_out_reg[7]/Q
                         net (fo=1, routed)           2.734    22.310    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    25.835 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.835    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Change2Negedge_u/rgb_out_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.715ns  (logic 3.954ns (58.887%)  route 2.761ns (41.113%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 f  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.488 f  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.564    19.052    Change2Negedge_u/clk_out1
    SLICE_X28Y39         FDCE                                         r  Change2Negedge_u/rgb_out_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDCE (Prop_fdce_C_Q)         0.459    19.511 r  Change2Negedge_u/rgb_out_reg[4]/Q
                         net (fo=1, routed)           2.761    22.272    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    25.767 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    25.767    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Change2Negedge_u/rgb_out_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.649ns  (logic 4.054ns (60.976%)  route 2.595ns (39.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 f  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.488 f  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.565    19.053    Change2Negedge_u/clk_out1
    SLICE_X30Y43         FDCE                                         r  Change2Negedge_u/rgb_out_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.524    19.577 r  Change2Negedge_u/rgb_out_reg[15]/Q
                         net (fo=1, routed)           2.595    22.172    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    25.703 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.703    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Change2Negedge_u/rgb_out_reg[21]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.632ns  (logic 4.043ns (60.967%)  route 2.589ns (39.033%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 f  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.488 f  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.563    19.051    Change2Negedge_u/clk_out1
    SLICE_X30Y39         FDCE                                         r  Change2Negedge_u/rgb_out_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.524    19.575 r  Change2Negedge_u/rgb_out_reg[21]/Q
                         net (fo=1, routed)           2.589    22.164    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    25.683 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    25.683    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Change2Negedge_u/rgb_out_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.630ns  (logic 4.045ns (61.009%)  route 2.585ns (38.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 f  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.488 f  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.563    19.051    Change2Negedge_u/clk_out1
    SLICE_X30Y39         FDCE                                         r  Change2Negedge_u/rgb_out_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.524    19.575 r  Change2Negedge_u/rgb_out_reg[12]/Q
                         net (fo=1, routed)           2.585    22.161    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    25.681 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    25.681    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Change2Negedge_u/rgb_out_reg[22]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.593ns  (logic 4.048ns (61.401%)  route 2.545ns (38.599%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 f  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.488 f  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.563    19.051    Change2Negedge_u/clk_out1
    SLICE_X30Y39         FDCE                                         r  Change2Negedge_u/rgb_out_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.524    19.575 r  Change2Negedge_u/rgb_out_reg[22]/Q
                         net (fo=1, routed)           2.545    22.120    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    25.644 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.644    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Change2Negedge_u/rgb_out_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.579ns  (logic 3.978ns (60.462%)  route 2.601ns (39.538%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 f  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.488 f  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.564    19.052    Change2Negedge_u/clk_out1
    SLICE_X28Y40         FDCE                                         r  Change2Negedge_u/rgb_out_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDCE (Prop_fdce_C_Q)         0.459    19.511 r  Change2Negedge_u/rgb_out_reg[6]/Q
                         net (fo=1, routed)           2.601    22.113    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    25.631 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.631    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GameEngine_u/restartgame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GameEngine_u/player_ypos_restarted_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.923ns  (logic 0.367ns (39.775%)  route 0.556ns (60.225%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.440    -1.555    GameEngine_u/clk_out1
    SLICE_X33Y14         FDCE                                         r  GameEngine_u/restartgame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDCE (Prop_fdce_C_Q)         0.367    -1.188 r  GameEngine_u/restartgame_reg/Q
                         net (fo=68, routed)          0.556    -0.632    GameEngine_u/restartgame
    SLICE_X34Y14         FDCE                                         r  GameEngine_u/player_ypos_restarted_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/restartgame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GameEngine_u/bcgr_xpos_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.998ns  (logic 0.467ns (46.788%)  route 0.531ns (53.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.440    -1.555    GameEngine_u/clk_out1
    SLICE_X33Y14         FDCE                                         r  GameEngine_u/restartgame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDCE (Prop_fdce_C_Q)         0.367    -1.188 f  GameEngine_u/restartgame_reg/Q
                         net (fo=68, routed)          0.531    -0.657    GameEngine_u/restartgame
    SLICE_X33Y17         LUT6 (Prop_lut6_I5_O)        0.100    -0.557 r  GameEngine_u/bcgr_xpos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.557    GameEngine_u/bcgr_xpos_nxt[5]
    SLICE_X33Y17         FDCE                                         r  GameEngine_u/bcgr_xpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/restartgame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GameEngine_u/bcgr_xpos_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.015ns  (logic 0.467ns (46.015%)  route 0.548ns (53.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.440    -1.555    GameEngine_u/clk_out1
    SLICE_X33Y14         FDCE                                         r  GameEngine_u/restartgame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDCE (Prop_fdce_C_Q)         0.367    -1.188 f  GameEngine_u/restartgame_reg/Q
                         net (fo=68, routed)          0.548    -0.640    GameEngine_u/restartgame
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.100    -0.540 r  GameEngine_u/bcgr_xpos[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.540    GameEngine_u/bcgr_xpos_nxt[7]
    SLICE_X32Y17         FDCE                                         r  GameEngine_u/bcgr_xpos_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/restartgame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GameEngine_u/player_xpos_restarted_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.015ns  (logic 0.467ns (46.006%)  route 0.548ns (53.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.440    -1.555    GameEngine_u/clk_out1
    SLICE_X33Y14         FDCE                                         r  GameEngine_u/restartgame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDCE (Prop_fdce_C_Q)         0.367    -1.188 r  GameEngine_u/restartgame_reg/Q
                         net (fo=68, routed)          0.548    -0.640    GameEngine_u/restartgame
    SLICE_X31Y15         LUT6 (Prop_lut6_I0_O)        0.100    -0.540 r  GameEngine_u/player_xpos_restarted_i_1/O
                         net (fo=1, routed)           0.000    -0.540    GameEngine_u/player_xpos_restarted_i_1_n_0
    SLICE_X31Y15         FDCE                                         r  GameEngine_u/player_xpos_restarted_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/restartgame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GameEngine_u/player_xpos_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.195ns  (logic 0.467ns (39.072%)  route 0.728ns (60.928%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.440    -1.555    GameEngine_u/clk_out1
    SLICE_X33Y14         FDCE                                         r  GameEngine_u/restartgame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDCE (Prop_fdce_C_Q)         0.367    -1.188 f  GameEngine_u/restartgame_reg/Q
                         net (fo=68, routed)          0.728    -0.460    GameEngine_u/restartgame
    SLICE_X28Y15         LUT2 (Prop_lut2_I1_O)        0.100    -0.360 r  GameEngine_u/player_xpos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    GameEngine_u/player_xpos[2]_i_1_n_0
    SLICE_X28Y15         FDCE                                         r  GameEngine_u/player_xpos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/restartgame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GameEngine_u/bcgr_xpos_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.198ns  (logic 0.467ns (38.980%)  route 0.731ns (61.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.440    -1.555    GameEngine_u/clk_out1
    SLICE_X33Y14         FDCE                                         r  GameEngine_u/restartgame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDCE (Prop_fdce_C_Q)         0.367    -1.188 f  GameEngine_u/restartgame_reg/Q
                         net (fo=68, routed)          0.731    -0.457    GameEngine_u/restartgame
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.100    -0.357 r  GameEngine_u/bcgr_xpos[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    GameEngine_u/bcgr_xpos_nxt[4]
    SLICE_X32Y17         FDCE                                         r  GameEngine_u/bcgr_xpos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/restartgame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GameEngine_u/player_xpos_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.216ns  (logic 0.488ns (40.124%)  route 0.728ns (59.876%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.440    -1.555    GameEngine_u/clk_out1
    SLICE_X33Y14         FDCE                                         r  GameEngine_u/restartgame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDCE (Prop_fdce_C_Q)         0.367    -1.188 f  GameEngine_u/restartgame_reg/Q
                         net (fo=68, routed)          0.728    -0.460    GameEngine_u/restartgame
    SLICE_X28Y15         LUT2 (Prop_lut2_I1_O)        0.121    -0.339 r  GameEngine_u/player_xpos[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    GameEngine_u/player_xpos[7]_i_1_n_0
    SLICE_X28Y15         FDCE                                         r  GameEngine_u/player_xpos_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/restartgame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GameEngine_u/player_hor_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.246ns  (logic 0.467ns (37.482%)  route 0.779ns (62.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.440    -1.555    GameEngine_u/clk_out1
    SLICE_X33Y14         FDCE                                         r  GameEngine_u/restartgame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDCE (Prop_fdce_C_Q)         0.367    -1.188 f  GameEngine_u/restartgame_reg/Q
                         net (fo=68, routed)          0.779    -0.409    GameEngine_u/restartgame
    SLICE_X30Y7          LUT6 (Prop_lut6_I1_O)        0.100    -0.309 r  GameEngine_u/player_hor_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    GameEngine_u/player_hor_state[1]_i_1_n_0
    SLICE_X30Y7          FDCE                                         r  GameEngine_u/player_hor_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/blocking_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GameEngine_u/FSM_sequential_player_ver_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.283ns  (logic 0.467ns (36.409%)  route 0.816ns (63.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.444    -1.551    GameEngine_u/clk_out1
    SLICE_X39Y8          FDPE                                         r  GameEngine_u/blocking_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDPE (Prop_fdpe_C_Q)         0.367    -1.184 f  GameEngine_u/blocking_reg[3]/Q
                         net (fo=4, routed)           0.816    -0.368    GameEngine_u/p_5_in
    SLICE_X32Y2          LUT6 (Prop_lut6_I2_O)        0.100    -0.268 r  GameEngine_u/FSM_sequential_player_ver_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    GameEngine_u/FSM_sequential_player_ver_state[1]_i_1_n_0
    SLICE_X32Y2          FDCE                                         r  GameEngine_u/FSM_sequential_player_ver_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/restartgame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GameEngine_u/player_xpos_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.313ns  (logic 0.467ns (35.566%)  route 0.846ns (64.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.440    -1.555    GameEngine_u/clk_out1
    SLICE_X33Y14         FDCE                                         r  GameEngine_u/restartgame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDCE (Prop_fdce_C_Q)         0.367    -1.188 r  GameEngine_u/restartgame_reg/Q
                         net (fo=68, routed)          0.846    -0.342    GameEngine_u/restartgame
    SLICE_X30Y11         LUT2 (Prop_lut2_I0_O)        0.100    -0.242 r  GameEngine_u/player_xpos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    GameEngine_u/player_xpos[3]_i_1_n_0
    SLICE_X30Y11         FDPE                                         r  GameEngine_u/player_xpos_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_u/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_u/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clk_wiz_0_u/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clk_wiz_0_u/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clk_wiz_0_u/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clk_wiz_0_u/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_0_u/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_u/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_u/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_wiz_0_u/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           578 Endpoints
Min Delay           578 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GameEngine_u/bcgr_xpos_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DrawBackground_u/Clouds_u/rgb_out_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        32.175ns  (logic 14.084ns (43.774%)  route 18.091ns (56.226%))
  Logic Levels:           31  (CARRY4=12 DSP48E1=2 FDCE=1 LUT2=5 LUT3=2 LUT4=4 LUT6=5)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDCE                         0.000     0.000 r  GameEngine_u/bcgr_xpos_reg[5]/C
    SLICE_X33Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  GameEngine_u/bcgr_xpos_reg[5]/Q
                         net (fo=8, routed)           1.420     1.876    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_1_0[5]
    SLICE_X32Y15         LUT2 (Prop_lut2_I1_O)        0.124     2.000 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.000    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_8_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.550 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.550    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.884 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_1/O[1]
                         net (fo=5, routed)           0.671     3.555    DrawBackground_u/Clouds_u/rgb_nxt6[9]
    SLICE_X29Y14         LUT2 (Prop_lut2_I1_O)        0.303     3.858 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_4/O
                         net (fo=1, routed)           0.000     3.858    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_4_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.408 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.408    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.630 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__2/O[0]
                         net (fo=8, routed)           0.811     5.441    DrawBackground_u/Clouds_u/rgb_nxt5_carry__2_n_7
    SLICE_X31Y12         LUT2 (Prop_lut2_I1_O)        0.299     5.740 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_1/O
                         net (fo=1, routed)           0.000     5.740    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_1_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.141 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry/CO[3]
                         net (fo=1, routed)           0.000     6.141    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.475 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry__0/O[1]
                         net (fo=1, routed)           0.355     6.830    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry__0_n_6
    SLICE_X30Y13         LUT2 (Prop_lut2_I1_O)        0.303     7.133 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.133    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_i_3_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.711 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0/O[2]
                         net (fo=5, routed)           1.394     9.105    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_n_5
    SLICE_X32Y17         LUT6 (Prop_lut6_I1_O)        0.301     9.406 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17/O
                         net (fo=27, routed)          1.976    11.382    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17_n_0
    SLICE_X46Y36         LUT4 (Prop_lut4_I2_O)        0.146    11.528 r  DrawBackground_u/Clouds_u/rgb_nxt3__23_i_9/O
                         net (fo=25, routed)          2.439    13.968    DrawBackground_u/Clouds_u/rgb_nxt5[2]
    SLICE_X12Y19         LUT6 (Prop_lut6_I2_O)        0.328    14.296 r  DrawBackground_u/Clouds_u/rgb_nxt3__26_i_10/O
                         net (fo=3, routed)           0.505    14.801    DrawBackground_u/Clouds_u/rgb_nxt3__26_i_10_n_0
    SLICE_X12Y19         LUT3 (Prop_lut3_I1_O)        0.117    14.918 r  DrawBackground_u/Clouds_u/rgb_nxt3__26_i_2/O
                         net (fo=4, routed)           0.739    15.657    DrawBackground_u/Clouds_u/rgb_nxt3__26_i_2_n_0
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.260    19.917 r  DrawBackground_u/Clouds_u/rgb_nxt3__27/PCOUT[47]
                         net (fo=1, routed)           0.002    19.919    DrawBackground_u/Clouds_u/rgb_nxt3__27_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.437 r  DrawBackground_u/Clouds_u/rgb_nxt3__28/P[0]
                         net (fo=2, routed)           0.961    22.398    DrawBackground_u/Clouds_u/rgb_nxt3__28_n_105
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    22.522 r  DrawBackground_u/Clouds_u/i__carry_i_3__8/O
                         net (fo=1, routed)           0.000    22.522    DrawBackground_u/Clouds_u/i__carry_i_3__8_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.072 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.072    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.186 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.186    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.300 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.300    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.634 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__2/O[1]
                         net (fo=2, routed)           0.828    24.462    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__2_n_6
    SLICE_X12Y18         LUT3 (Prop_lut3_I2_O)        0.329    24.791 r  DrawBackground_u/Clouds_u/i___0_carry__6_i_1__1/O
                         net (fo=2, routed)           0.859    25.651    DrawBackground_u/Clouds_u/i___0_carry__6_i_1__1_n_0
    SLICE_X12Y18         LUT4 (Prop_lut4_I0_O)        0.348    25.999 r  DrawBackground_u/Clouds_u/i___0_carry__6_i_5__1/O
                         net (fo=1, routed)           0.000    25.999    DrawBackground_u/Clouds_u/i___0_carry__6_i_5__1_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    26.249 f  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__4/i___0_carry__6/O[2]
                         net (fo=1, routed)           0.440    26.689    DrawBackground_u/Clouds_u/rgb_nxt213_out[30]
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.301    26.990 f  DrawBackground_u/Clouds_u/rgb_out[23]_i_62/O
                         net (fo=1, routed)           0.407    27.397    DrawBackground_u/Clouds_u/rgb_out[23]_i_62_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I5_O)        0.124    27.521 f  DrawBackground_u/Clouds_u/rgb_out[23]_i_45/O
                         net (fo=1, routed)           0.301    27.822    DrawBackground_u/Clouds_u/rgb_out[23]_i_45_n_0
    SLICE_X13Y15         LUT4 (Prop_lut4_I2_O)        0.124    27.946 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_17/O
                         net (fo=1, routed)           1.828    29.774    DrawBackground_u/Clouds_u/rgb_out[23]_i_17_n_0
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    29.898 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_3/O
                         net (fo=7, routed)           2.153    32.051    DrawBackground_u/Clouds_u/rgb_out[23]_i_3_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I1_O)        0.124    32.175 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_1__2/O
                         net (fo=1, routed)           0.000    32.175    DrawBackground_u/Clouds_u/rgb_out[23]_i_1__2_n_0
    SLICE_X38Y43         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.445    -1.550    DrawBackground_u/Clouds_u/clk_out1
    SLICE_X38Y43         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[23]/C

Slack:                    inf
  Source:                 GameEngine_u/bcgr_xpos_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DrawBackground_u/Clouds_u/rgb_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        32.036ns  (logic 14.084ns (43.963%)  route 17.952ns (56.037%))
  Logic Levels:           31  (CARRY4=12 DSP48E1=2 FDCE=1 LUT2=5 LUT3=2 LUT4=4 LUT6=5)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDCE                         0.000     0.000 r  GameEngine_u/bcgr_xpos_reg[5]/C
    SLICE_X33Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  GameEngine_u/bcgr_xpos_reg[5]/Q
                         net (fo=8, routed)           1.420     1.876    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_1_0[5]
    SLICE_X32Y15         LUT2 (Prop_lut2_I1_O)        0.124     2.000 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.000    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_8_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.550 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.550    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.884 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_1/O[1]
                         net (fo=5, routed)           0.671     3.555    DrawBackground_u/Clouds_u/rgb_nxt6[9]
    SLICE_X29Y14         LUT2 (Prop_lut2_I1_O)        0.303     3.858 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_4/O
                         net (fo=1, routed)           0.000     3.858    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_4_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.408 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.408    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.630 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__2/O[0]
                         net (fo=8, routed)           0.811     5.441    DrawBackground_u/Clouds_u/rgb_nxt5_carry__2_n_7
    SLICE_X31Y12         LUT2 (Prop_lut2_I1_O)        0.299     5.740 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_1/O
                         net (fo=1, routed)           0.000     5.740    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_1_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.141 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry/CO[3]
                         net (fo=1, routed)           0.000     6.141    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.475 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry__0/O[1]
                         net (fo=1, routed)           0.355     6.830    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry__0_n_6
    SLICE_X30Y13         LUT2 (Prop_lut2_I1_O)        0.303     7.133 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.133    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_i_3_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.711 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0/O[2]
                         net (fo=5, routed)           1.394     9.105    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_n_5
    SLICE_X32Y17         LUT6 (Prop_lut6_I1_O)        0.301     9.406 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17/O
                         net (fo=27, routed)          1.976    11.382    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17_n_0
    SLICE_X46Y36         LUT4 (Prop_lut4_I2_O)        0.146    11.528 r  DrawBackground_u/Clouds_u/rgb_nxt3__23_i_9/O
                         net (fo=25, routed)          2.439    13.968    DrawBackground_u/Clouds_u/rgb_nxt5[2]
    SLICE_X12Y19         LUT6 (Prop_lut6_I2_O)        0.328    14.296 r  DrawBackground_u/Clouds_u/rgb_nxt3__26_i_10/O
                         net (fo=3, routed)           0.505    14.801    DrawBackground_u/Clouds_u/rgb_nxt3__26_i_10_n_0
    SLICE_X12Y19         LUT3 (Prop_lut3_I1_O)        0.117    14.918 r  DrawBackground_u/Clouds_u/rgb_nxt3__26_i_2/O
                         net (fo=4, routed)           0.739    15.657    DrawBackground_u/Clouds_u/rgb_nxt3__26_i_2_n_0
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.260    19.917 r  DrawBackground_u/Clouds_u/rgb_nxt3__27/PCOUT[47]
                         net (fo=1, routed)           0.002    19.919    DrawBackground_u/Clouds_u/rgb_nxt3__27_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.437 r  DrawBackground_u/Clouds_u/rgb_nxt3__28/P[0]
                         net (fo=2, routed)           0.961    22.398    DrawBackground_u/Clouds_u/rgb_nxt3__28_n_105
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    22.522 r  DrawBackground_u/Clouds_u/i__carry_i_3__8/O
                         net (fo=1, routed)           0.000    22.522    DrawBackground_u/Clouds_u/i__carry_i_3__8_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.072 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.072    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.186 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.186    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.300 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.300    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.634 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__2/O[1]
                         net (fo=2, routed)           0.828    24.462    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__2_n_6
    SLICE_X12Y18         LUT3 (Prop_lut3_I2_O)        0.329    24.791 r  DrawBackground_u/Clouds_u/i___0_carry__6_i_1__1/O
                         net (fo=2, routed)           0.859    25.651    DrawBackground_u/Clouds_u/i___0_carry__6_i_1__1_n_0
    SLICE_X12Y18         LUT4 (Prop_lut4_I0_O)        0.348    25.999 r  DrawBackground_u/Clouds_u/i___0_carry__6_i_5__1/O
                         net (fo=1, routed)           0.000    25.999    DrawBackground_u/Clouds_u/i___0_carry__6_i_5__1_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    26.249 f  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__4/i___0_carry__6/O[2]
                         net (fo=1, routed)           0.440    26.689    DrawBackground_u/Clouds_u/rgb_nxt213_out[30]
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.301    26.990 f  DrawBackground_u/Clouds_u/rgb_out[23]_i_62/O
                         net (fo=1, routed)           0.407    27.397    DrawBackground_u/Clouds_u/rgb_out[23]_i_62_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I5_O)        0.124    27.521 f  DrawBackground_u/Clouds_u/rgb_out[23]_i_45/O
                         net (fo=1, routed)           0.301    27.822    DrawBackground_u/Clouds_u/rgb_out[23]_i_45_n_0
    SLICE_X13Y15         LUT4 (Prop_lut4_I2_O)        0.124    27.946 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_17/O
                         net (fo=1, routed)           1.828    29.774    DrawBackground_u/Clouds_u/rgb_out[23]_i_17_n_0
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    29.898 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_3/O
                         net (fo=7, routed)           2.014    31.912    DrawBackground_u/Clouds_u/rgb_out[23]_i_3_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I1_O)        0.124    32.036 r  DrawBackground_u/Clouds_u/rgb_out[7]_i_1__2/O
                         net (fo=1, routed)           0.000    32.036    DrawBackground_u/Clouds_u/rgb_out[7]_i_1__2_n_0
    SLICE_X38Y43         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.445    -1.550    DrawBackground_u/Clouds_u/clk_out1
    SLICE_X38Y43         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[7]/C

Slack:                    inf
  Source:                 GameEngine_u/bcgr_xpos_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DrawBackground_u/Clouds_u/rgb_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        31.885ns  (logic 14.084ns (44.171%)  route 17.801ns (55.829%))
  Logic Levels:           31  (CARRY4=12 DSP48E1=2 FDCE=1 LUT2=5 LUT3=2 LUT4=4 LUT6=5)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDCE                         0.000     0.000 r  GameEngine_u/bcgr_xpos_reg[5]/C
    SLICE_X33Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  GameEngine_u/bcgr_xpos_reg[5]/Q
                         net (fo=8, routed)           1.420     1.876    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_1_0[5]
    SLICE_X32Y15         LUT2 (Prop_lut2_I1_O)        0.124     2.000 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.000    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_8_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.550 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.550    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.884 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_1/O[1]
                         net (fo=5, routed)           0.671     3.555    DrawBackground_u/Clouds_u/rgb_nxt6[9]
    SLICE_X29Y14         LUT2 (Prop_lut2_I1_O)        0.303     3.858 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_4/O
                         net (fo=1, routed)           0.000     3.858    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_4_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.408 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.408    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.630 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__2/O[0]
                         net (fo=8, routed)           0.811     5.441    DrawBackground_u/Clouds_u/rgb_nxt5_carry__2_n_7
    SLICE_X31Y12         LUT2 (Prop_lut2_I1_O)        0.299     5.740 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_1/O
                         net (fo=1, routed)           0.000     5.740    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_1_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.141 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry/CO[3]
                         net (fo=1, routed)           0.000     6.141    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.475 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry__0/O[1]
                         net (fo=1, routed)           0.355     6.830    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry__0_n_6
    SLICE_X30Y13         LUT2 (Prop_lut2_I1_O)        0.303     7.133 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.133    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_i_3_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.711 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0/O[2]
                         net (fo=5, routed)           1.394     9.105    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_n_5
    SLICE_X32Y17         LUT6 (Prop_lut6_I1_O)        0.301     9.406 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17/O
                         net (fo=27, routed)          1.976    11.382    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17_n_0
    SLICE_X46Y36         LUT4 (Prop_lut4_I2_O)        0.146    11.528 r  DrawBackground_u/Clouds_u/rgb_nxt3__23_i_9/O
                         net (fo=25, routed)          2.439    13.968    DrawBackground_u/Clouds_u/rgb_nxt5[2]
    SLICE_X12Y19         LUT6 (Prop_lut6_I2_O)        0.328    14.296 r  DrawBackground_u/Clouds_u/rgb_nxt3__26_i_10/O
                         net (fo=3, routed)           0.505    14.801    DrawBackground_u/Clouds_u/rgb_nxt3__26_i_10_n_0
    SLICE_X12Y19         LUT3 (Prop_lut3_I1_O)        0.117    14.918 r  DrawBackground_u/Clouds_u/rgb_nxt3__26_i_2/O
                         net (fo=4, routed)           0.739    15.657    DrawBackground_u/Clouds_u/rgb_nxt3__26_i_2_n_0
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.260    19.917 r  DrawBackground_u/Clouds_u/rgb_nxt3__27/PCOUT[47]
                         net (fo=1, routed)           0.002    19.919    DrawBackground_u/Clouds_u/rgb_nxt3__27_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.437 r  DrawBackground_u/Clouds_u/rgb_nxt3__28/P[0]
                         net (fo=2, routed)           0.961    22.398    DrawBackground_u/Clouds_u/rgb_nxt3__28_n_105
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    22.522 r  DrawBackground_u/Clouds_u/i__carry_i_3__8/O
                         net (fo=1, routed)           0.000    22.522    DrawBackground_u/Clouds_u/i__carry_i_3__8_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.072 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.072    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.186 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.186    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.300 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.300    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.634 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__2/O[1]
                         net (fo=2, routed)           0.828    24.462    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__2_n_6
    SLICE_X12Y18         LUT3 (Prop_lut3_I2_O)        0.329    24.791 r  DrawBackground_u/Clouds_u/i___0_carry__6_i_1__1/O
                         net (fo=2, routed)           0.859    25.651    DrawBackground_u/Clouds_u/i___0_carry__6_i_1__1_n_0
    SLICE_X12Y18         LUT4 (Prop_lut4_I0_O)        0.348    25.999 r  DrawBackground_u/Clouds_u/i___0_carry__6_i_5__1/O
                         net (fo=1, routed)           0.000    25.999    DrawBackground_u/Clouds_u/i___0_carry__6_i_5__1_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    26.249 r  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__4/i___0_carry__6/O[2]
                         net (fo=1, routed)           0.440    26.689    DrawBackground_u/Clouds_u/rgb_nxt213_out[30]
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.301    26.990 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_62/O
                         net (fo=1, routed)           0.407    27.397    DrawBackground_u/Clouds_u/rgb_out[23]_i_62_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I5_O)        0.124    27.521 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_45/O
                         net (fo=1, routed)           0.301    27.822    DrawBackground_u/Clouds_u/rgb_out[23]_i_45_n_0
    SLICE_X13Y15         LUT4 (Prop_lut4_I2_O)        0.124    27.946 f  DrawBackground_u/Clouds_u/rgb_out[23]_i_17/O
                         net (fo=1, routed)           1.828    29.774    DrawBackground_u/Clouds_u/rgb_out[23]_i_17_n_0
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    29.898 f  DrawBackground_u/Clouds_u/rgb_out[23]_i_3/O
                         net (fo=7, routed)           1.863    31.761    DrawBackground_u/Clouds_u/rgb_out[23]_i_3_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I3_O)        0.124    31.885 r  DrawBackground_u/Clouds_u/rgb_out[5]_i_1__2/O
                         net (fo=1, routed)           0.000    31.885    DrawBackground_u/Clouds_u/rgb_out[5]_i_1__2_n_0
    SLICE_X38Y43         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.445    -1.550    DrawBackground_u/Clouds_u/clk_out1
    SLICE_X38Y43         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[5]/C

Slack:                    inf
  Source:                 GameEngine_u/bcgr_xpos_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DrawBackground_u/Clouds_u/rgb_out_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        31.862ns  (logic 14.084ns (44.203%)  route 17.778ns (55.797%))
  Logic Levels:           31  (CARRY4=12 DSP48E1=2 FDCE=1 LUT2=5 LUT3=2 LUT4=4 LUT6=5)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDCE                         0.000     0.000 r  GameEngine_u/bcgr_xpos_reg[5]/C
    SLICE_X33Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  GameEngine_u/bcgr_xpos_reg[5]/Q
                         net (fo=8, routed)           1.420     1.876    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_1_0[5]
    SLICE_X32Y15         LUT2 (Prop_lut2_I1_O)        0.124     2.000 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.000    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_8_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.550 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.550    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.884 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_1/O[1]
                         net (fo=5, routed)           0.671     3.555    DrawBackground_u/Clouds_u/rgb_nxt6[9]
    SLICE_X29Y14         LUT2 (Prop_lut2_I1_O)        0.303     3.858 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_4/O
                         net (fo=1, routed)           0.000     3.858    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_4_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.408 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.408    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.630 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__2/O[0]
                         net (fo=8, routed)           0.811     5.441    DrawBackground_u/Clouds_u/rgb_nxt5_carry__2_n_7
    SLICE_X31Y12         LUT2 (Prop_lut2_I1_O)        0.299     5.740 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_1/O
                         net (fo=1, routed)           0.000     5.740    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_1_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.141 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry/CO[3]
                         net (fo=1, routed)           0.000     6.141    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.475 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry__0/O[1]
                         net (fo=1, routed)           0.355     6.830    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry__0_n_6
    SLICE_X30Y13         LUT2 (Prop_lut2_I1_O)        0.303     7.133 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.133    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_i_3_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.711 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0/O[2]
                         net (fo=5, routed)           1.394     9.105    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_n_5
    SLICE_X32Y17         LUT6 (Prop_lut6_I1_O)        0.301     9.406 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17/O
                         net (fo=27, routed)          1.976    11.382    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17_n_0
    SLICE_X46Y36         LUT4 (Prop_lut4_I2_O)        0.146    11.528 r  DrawBackground_u/Clouds_u/rgb_nxt3__23_i_9/O
                         net (fo=25, routed)          2.439    13.968    DrawBackground_u/Clouds_u/rgb_nxt5[2]
    SLICE_X12Y19         LUT6 (Prop_lut6_I2_O)        0.328    14.296 r  DrawBackground_u/Clouds_u/rgb_nxt3__26_i_10/O
                         net (fo=3, routed)           0.505    14.801    DrawBackground_u/Clouds_u/rgb_nxt3__26_i_10_n_0
    SLICE_X12Y19         LUT3 (Prop_lut3_I1_O)        0.117    14.918 r  DrawBackground_u/Clouds_u/rgb_nxt3__26_i_2/O
                         net (fo=4, routed)           0.739    15.657    DrawBackground_u/Clouds_u/rgb_nxt3__26_i_2_n_0
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.260    19.917 r  DrawBackground_u/Clouds_u/rgb_nxt3__27/PCOUT[47]
                         net (fo=1, routed)           0.002    19.919    DrawBackground_u/Clouds_u/rgb_nxt3__27_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.437 r  DrawBackground_u/Clouds_u/rgb_nxt3__28/P[0]
                         net (fo=2, routed)           0.961    22.398    DrawBackground_u/Clouds_u/rgb_nxt3__28_n_105
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    22.522 r  DrawBackground_u/Clouds_u/i__carry_i_3__8/O
                         net (fo=1, routed)           0.000    22.522    DrawBackground_u/Clouds_u/i__carry_i_3__8_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.072 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.072    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.186 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.186    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.300 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.300    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.634 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__2/O[1]
                         net (fo=2, routed)           0.828    24.462    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__2_n_6
    SLICE_X12Y18         LUT3 (Prop_lut3_I2_O)        0.329    24.791 r  DrawBackground_u/Clouds_u/i___0_carry__6_i_1__1/O
                         net (fo=2, routed)           0.859    25.651    DrawBackground_u/Clouds_u/i___0_carry__6_i_1__1_n_0
    SLICE_X12Y18         LUT4 (Prop_lut4_I0_O)        0.348    25.999 r  DrawBackground_u/Clouds_u/i___0_carry__6_i_5__1/O
                         net (fo=1, routed)           0.000    25.999    DrawBackground_u/Clouds_u/i___0_carry__6_i_5__1_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    26.249 r  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__4/i___0_carry__6/O[2]
                         net (fo=1, routed)           0.440    26.689    DrawBackground_u/Clouds_u/rgb_nxt213_out[30]
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.301    26.990 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_62/O
                         net (fo=1, routed)           0.407    27.397    DrawBackground_u/Clouds_u/rgb_out[23]_i_62_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I5_O)        0.124    27.521 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_45/O
                         net (fo=1, routed)           0.301    27.822    DrawBackground_u/Clouds_u/rgb_out[23]_i_45_n_0
    SLICE_X13Y15         LUT4 (Prop_lut4_I2_O)        0.124    27.946 f  DrawBackground_u/Clouds_u/rgb_out[23]_i_17/O
                         net (fo=1, routed)           1.828    29.774    DrawBackground_u/Clouds_u/rgb_out[23]_i_17_n_0
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    29.898 f  DrawBackground_u/Clouds_u/rgb_out[23]_i_3/O
                         net (fo=7, routed)           1.840    31.738    DrawBackground_u/Clouds_u/rgb_out[23]_i_3_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I3_O)        0.124    31.862 r  DrawBackground_u/Clouds_u/rgb_out[21]_i_1__2/O
                         net (fo=1, routed)           0.000    31.862    DrawBackground_u/Clouds_u/rgb_out[21]_i_1__2_n_0
    SLICE_X41Y42         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.446    -1.549    DrawBackground_u/Clouds_u/clk_out1
    SLICE_X41Y42         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[21]/C

Slack:                    inf
  Source:                 GameEngine_u/bcgr_xpos_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DrawBackground_u/Clouds_u/rgb_out_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        31.860ns  (logic 14.084ns (44.206%)  route 17.776ns (55.794%))
  Logic Levels:           31  (CARRY4=12 DSP48E1=2 FDCE=1 LUT2=5 LUT3=2 LUT4=4 LUT6=5)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDCE                         0.000     0.000 r  GameEngine_u/bcgr_xpos_reg[5]/C
    SLICE_X33Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  GameEngine_u/bcgr_xpos_reg[5]/Q
                         net (fo=8, routed)           1.420     1.876    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_1_0[5]
    SLICE_X32Y15         LUT2 (Prop_lut2_I1_O)        0.124     2.000 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.000    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_8_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.550 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.550    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.884 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_1/O[1]
                         net (fo=5, routed)           0.671     3.555    DrawBackground_u/Clouds_u/rgb_nxt6[9]
    SLICE_X29Y14         LUT2 (Prop_lut2_I1_O)        0.303     3.858 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_4/O
                         net (fo=1, routed)           0.000     3.858    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_4_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.408 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.408    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.630 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__2/O[0]
                         net (fo=8, routed)           0.811     5.441    DrawBackground_u/Clouds_u/rgb_nxt5_carry__2_n_7
    SLICE_X31Y12         LUT2 (Prop_lut2_I1_O)        0.299     5.740 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_1/O
                         net (fo=1, routed)           0.000     5.740    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_1_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.141 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry/CO[3]
                         net (fo=1, routed)           0.000     6.141    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.475 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry__0/O[1]
                         net (fo=1, routed)           0.355     6.830    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry__0_n_6
    SLICE_X30Y13         LUT2 (Prop_lut2_I1_O)        0.303     7.133 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.133    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_i_3_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.711 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0/O[2]
                         net (fo=5, routed)           1.394     9.105    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_n_5
    SLICE_X32Y17         LUT6 (Prop_lut6_I1_O)        0.301     9.406 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17/O
                         net (fo=27, routed)          1.976    11.382    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17_n_0
    SLICE_X46Y36         LUT4 (Prop_lut4_I2_O)        0.146    11.528 r  DrawBackground_u/Clouds_u/rgb_nxt3__23_i_9/O
                         net (fo=25, routed)          2.439    13.968    DrawBackground_u/Clouds_u/rgb_nxt5[2]
    SLICE_X12Y19         LUT6 (Prop_lut6_I2_O)        0.328    14.296 r  DrawBackground_u/Clouds_u/rgb_nxt3__26_i_10/O
                         net (fo=3, routed)           0.505    14.801    DrawBackground_u/Clouds_u/rgb_nxt3__26_i_10_n_0
    SLICE_X12Y19         LUT3 (Prop_lut3_I1_O)        0.117    14.918 r  DrawBackground_u/Clouds_u/rgb_nxt3__26_i_2/O
                         net (fo=4, routed)           0.739    15.657    DrawBackground_u/Clouds_u/rgb_nxt3__26_i_2_n_0
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.260    19.917 r  DrawBackground_u/Clouds_u/rgb_nxt3__27/PCOUT[47]
                         net (fo=1, routed)           0.002    19.919    DrawBackground_u/Clouds_u/rgb_nxt3__27_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.437 r  DrawBackground_u/Clouds_u/rgb_nxt3__28/P[0]
                         net (fo=2, routed)           0.961    22.398    DrawBackground_u/Clouds_u/rgb_nxt3__28_n_105
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    22.522 r  DrawBackground_u/Clouds_u/i__carry_i_3__8/O
                         net (fo=1, routed)           0.000    22.522    DrawBackground_u/Clouds_u/i__carry_i_3__8_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.072 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.072    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.186 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.186    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.300 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.300    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.634 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__2/O[1]
                         net (fo=2, routed)           0.828    24.462    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__2_n_6
    SLICE_X12Y18         LUT3 (Prop_lut3_I2_O)        0.329    24.791 r  DrawBackground_u/Clouds_u/i___0_carry__6_i_1__1/O
                         net (fo=2, routed)           0.859    25.651    DrawBackground_u/Clouds_u/i___0_carry__6_i_1__1_n_0
    SLICE_X12Y18         LUT4 (Prop_lut4_I0_O)        0.348    25.999 r  DrawBackground_u/Clouds_u/i___0_carry__6_i_5__1/O
                         net (fo=1, routed)           0.000    25.999    DrawBackground_u/Clouds_u/i___0_carry__6_i_5__1_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    26.249 r  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__4/i___0_carry__6/O[2]
                         net (fo=1, routed)           0.440    26.689    DrawBackground_u/Clouds_u/rgb_nxt213_out[30]
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.301    26.990 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_62/O
                         net (fo=1, routed)           0.407    27.397    DrawBackground_u/Clouds_u/rgb_out[23]_i_62_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I5_O)        0.124    27.521 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_45/O
                         net (fo=1, routed)           0.301    27.822    DrawBackground_u/Clouds_u/rgb_out[23]_i_45_n_0
    SLICE_X13Y15         LUT4 (Prop_lut4_I2_O)        0.124    27.946 f  DrawBackground_u/Clouds_u/rgb_out[23]_i_17/O
                         net (fo=1, routed)           1.828    29.774    DrawBackground_u/Clouds_u/rgb_out[23]_i_17_n_0
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    29.898 f  DrawBackground_u/Clouds_u/rgb_out[23]_i_3/O
                         net (fo=7, routed)           1.838    31.736    DrawBackground_u/Clouds_u/rgb_out[23]_i_3_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I3_O)        0.124    31.860 r  DrawBackground_u/Clouds_u/rgb_out[20]_i_1__2/O
                         net (fo=1, routed)           0.000    31.860    DrawBackground_u/Clouds_u/rgb_out[20]_i_1__2_n_0
    SLICE_X41Y42         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.446    -1.549    DrawBackground_u/Clouds_u/clk_out1
    SLICE_X41Y42         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[20]/C

Slack:                    inf
  Source:                 GameEngine_u/bcgr_xpos_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DrawBackground_u/Clouds_u/rgb_out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        31.789ns  (logic 14.084ns (44.304%)  route 17.705ns (55.696%))
  Logic Levels:           31  (CARRY4=12 DSP48E1=2 FDCE=1 LUT2=5 LUT3=2 LUT4=4 LUT6=5)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDCE                         0.000     0.000 r  GameEngine_u/bcgr_xpos_reg[5]/C
    SLICE_X33Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  GameEngine_u/bcgr_xpos_reg[5]/Q
                         net (fo=8, routed)           1.420     1.876    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_1_0[5]
    SLICE_X32Y15         LUT2 (Prop_lut2_I1_O)        0.124     2.000 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.000    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_8_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.550 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.550    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.884 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_1/O[1]
                         net (fo=5, routed)           0.671     3.555    DrawBackground_u/Clouds_u/rgb_nxt6[9]
    SLICE_X29Y14         LUT2 (Prop_lut2_I1_O)        0.303     3.858 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_4/O
                         net (fo=1, routed)           0.000     3.858    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_4_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.408 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.408    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.630 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__2/O[0]
                         net (fo=8, routed)           0.811     5.441    DrawBackground_u/Clouds_u/rgb_nxt5_carry__2_n_7
    SLICE_X31Y12         LUT2 (Prop_lut2_I1_O)        0.299     5.740 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_1/O
                         net (fo=1, routed)           0.000     5.740    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_1_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.141 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry/CO[3]
                         net (fo=1, routed)           0.000     6.141    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.475 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry__0/O[1]
                         net (fo=1, routed)           0.355     6.830    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry__0_n_6
    SLICE_X30Y13         LUT2 (Prop_lut2_I1_O)        0.303     7.133 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.133    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_i_3_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.711 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0/O[2]
                         net (fo=5, routed)           1.394     9.105    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_n_5
    SLICE_X32Y17         LUT6 (Prop_lut6_I1_O)        0.301     9.406 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17/O
                         net (fo=27, routed)          1.976    11.382    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17_n_0
    SLICE_X46Y36         LUT4 (Prop_lut4_I2_O)        0.146    11.528 r  DrawBackground_u/Clouds_u/rgb_nxt3__23_i_9/O
                         net (fo=25, routed)          2.439    13.968    DrawBackground_u/Clouds_u/rgb_nxt5[2]
    SLICE_X12Y19         LUT6 (Prop_lut6_I2_O)        0.328    14.296 r  DrawBackground_u/Clouds_u/rgb_nxt3__26_i_10/O
                         net (fo=3, routed)           0.505    14.801    DrawBackground_u/Clouds_u/rgb_nxt3__26_i_10_n_0
    SLICE_X12Y19         LUT3 (Prop_lut3_I1_O)        0.117    14.918 r  DrawBackground_u/Clouds_u/rgb_nxt3__26_i_2/O
                         net (fo=4, routed)           0.739    15.657    DrawBackground_u/Clouds_u/rgb_nxt3__26_i_2_n_0
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.260    19.917 r  DrawBackground_u/Clouds_u/rgb_nxt3__27/PCOUT[47]
                         net (fo=1, routed)           0.002    19.919    DrawBackground_u/Clouds_u/rgb_nxt3__27_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.437 r  DrawBackground_u/Clouds_u/rgb_nxt3__28/P[0]
                         net (fo=2, routed)           0.961    22.398    DrawBackground_u/Clouds_u/rgb_nxt3__28_n_105
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    22.522 r  DrawBackground_u/Clouds_u/i__carry_i_3__8/O
                         net (fo=1, routed)           0.000    22.522    DrawBackground_u/Clouds_u/i__carry_i_3__8_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.072 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.072    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.186 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.186    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.300 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.300    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.634 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__2/O[1]
                         net (fo=2, routed)           0.828    24.462    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__2_n_6
    SLICE_X12Y18         LUT3 (Prop_lut3_I2_O)        0.329    24.791 r  DrawBackground_u/Clouds_u/i___0_carry__6_i_1__1/O
                         net (fo=2, routed)           0.859    25.651    DrawBackground_u/Clouds_u/i___0_carry__6_i_1__1_n_0
    SLICE_X12Y18         LUT4 (Prop_lut4_I0_O)        0.348    25.999 r  DrawBackground_u/Clouds_u/i___0_carry__6_i_5__1/O
                         net (fo=1, routed)           0.000    25.999    DrawBackground_u/Clouds_u/i___0_carry__6_i_5__1_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    26.249 f  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__4/i___0_carry__6/O[2]
                         net (fo=1, routed)           0.440    26.689    DrawBackground_u/Clouds_u/rgb_nxt213_out[30]
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.301    26.990 f  DrawBackground_u/Clouds_u/rgb_out[23]_i_62/O
                         net (fo=1, routed)           0.407    27.397    DrawBackground_u/Clouds_u/rgb_out[23]_i_62_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I5_O)        0.124    27.521 f  DrawBackground_u/Clouds_u/rgb_out[23]_i_45/O
                         net (fo=1, routed)           0.301    27.822    DrawBackground_u/Clouds_u/rgb_out[23]_i_45_n_0
    SLICE_X13Y15         LUT4 (Prop_lut4_I2_O)        0.124    27.946 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_17/O
                         net (fo=1, routed)           1.828    29.774    DrawBackground_u/Clouds_u/rgb_out[23]_i_17_n_0
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    29.898 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_3/O
                         net (fo=7, routed)           1.767    31.665    DrawBackground_u/Clouds_u/rgb_out[23]_i_3_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I1_O)        0.124    31.789 r  DrawBackground_u/Clouds_u/rgb_out[12]_i_1__2/O
                         net (fo=1, routed)           0.000    31.789    DrawBackground_u/Clouds_u/rgb_out[12]_i_1__2_n_0
    SLICE_X40Y43         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.447    -1.548    DrawBackground_u/Clouds_u/clk_out1
    SLICE_X40Y43         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[12]/C

Slack:                    inf
  Source:                 GameEngine_u/bcgr_xpos_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DrawBackground_u/Clouds_u/rgb_out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        31.627ns  (logic 14.084ns (44.532%)  route 17.543ns (55.468%))
  Logic Levels:           31  (CARRY4=12 DSP48E1=2 FDCE=1 LUT2=5 LUT3=2 LUT4=4 LUT6=5)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDCE                         0.000     0.000 r  GameEngine_u/bcgr_xpos_reg[5]/C
    SLICE_X33Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  GameEngine_u/bcgr_xpos_reg[5]/Q
                         net (fo=8, routed)           1.420     1.876    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_1_0[5]
    SLICE_X32Y15         LUT2 (Prop_lut2_I1_O)        0.124     2.000 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.000    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_8_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.550 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.550    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.884 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_1/O[1]
                         net (fo=5, routed)           0.671     3.555    DrawBackground_u/Clouds_u/rgb_nxt6[9]
    SLICE_X29Y14         LUT2 (Prop_lut2_I1_O)        0.303     3.858 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_4/O
                         net (fo=1, routed)           0.000     3.858    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_4_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.408 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.408    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.630 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__2/O[0]
                         net (fo=8, routed)           0.811     5.441    DrawBackground_u/Clouds_u/rgb_nxt5_carry__2_n_7
    SLICE_X31Y12         LUT2 (Prop_lut2_I1_O)        0.299     5.740 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_1/O
                         net (fo=1, routed)           0.000     5.740    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_1_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.141 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry/CO[3]
                         net (fo=1, routed)           0.000     6.141    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.475 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry__0/O[1]
                         net (fo=1, routed)           0.355     6.830    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry__0_n_6
    SLICE_X30Y13         LUT2 (Prop_lut2_I1_O)        0.303     7.133 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.133    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_i_3_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.711 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0/O[2]
                         net (fo=5, routed)           1.394     9.105    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_n_5
    SLICE_X32Y17         LUT6 (Prop_lut6_I1_O)        0.301     9.406 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17/O
                         net (fo=27, routed)          1.976    11.382    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17_n_0
    SLICE_X46Y36         LUT4 (Prop_lut4_I2_O)        0.146    11.528 r  DrawBackground_u/Clouds_u/rgb_nxt3__23_i_9/O
                         net (fo=25, routed)          2.439    13.968    DrawBackground_u/Clouds_u/rgb_nxt5[2]
    SLICE_X12Y19         LUT6 (Prop_lut6_I2_O)        0.328    14.296 r  DrawBackground_u/Clouds_u/rgb_nxt3__26_i_10/O
                         net (fo=3, routed)           0.505    14.801    DrawBackground_u/Clouds_u/rgb_nxt3__26_i_10_n_0
    SLICE_X12Y19         LUT3 (Prop_lut3_I1_O)        0.117    14.918 r  DrawBackground_u/Clouds_u/rgb_nxt3__26_i_2/O
                         net (fo=4, routed)           0.739    15.657    DrawBackground_u/Clouds_u/rgb_nxt3__26_i_2_n_0
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.260    19.917 r  DrawBackground_u/Clouds_u/rgb_nxt3__27/PCOUT[47]
                         net (fo=1, routed)           0.002    19.919    DrawBackground_u/Clouds_u/rgb_nxt3__27_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.437 r  DrawBackground_u/Clouds_u/rgb_nxt3__28/P[0]
                         net (fo=2, routed)           0.961    22.398    DrawBackground_u/Clouds_u/rgb_nxt3__28_n_105
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    22.522 r  DrawBackground_u/Clouds_u/i__carry_i_3__8/O
                         net (fo=1, routed)           0.000    22.522    DrawBackground_u/Clouds_u/i__carry_i_3__8_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.072 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.072    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.186 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.186    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.300 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.300    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.634 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__2/O[1]
                         net (fo=2, routed)           0.828    24.462    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__7/i__carry__2_n_6
    SLICE_X12Y18         LUT3 (Prop_lut3_I2_O)        0.329    24.791 r  DrawBackground_u/Clouds_u/i___0_carry__6_i_1__1/O
                         net (fo=2, routed)           0.859    25.651    DrawBackground_u/Clouds_u/i___0_carry__6_i_1__1_n_0
    SLICE_X12Y18         LUT4 (Prop_lut4_I0_O)        0.348    25.999 r  DrawBackground_u/Clouds_u/i___0_carry__6_i_5__1/O
                         net (fo=1, routed)           0.000    25.999    DrawBackground_u/Clouds_u/i___0_carry__6_i_5__1_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    26.249 r  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__4/i___0_carry__6/O[2]
                         net (fo=1, routed)           0.440    26.689    DrawBackground_u/Clouds_u/rgb_nxt213_out[30]
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.301    26.990 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_62/O
                         net (fo=1, routed)           0.407    27.397    DrawBackground_u/Clouds_u/rgb_out[23]_i_62_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I5_O)        0.124    27.521 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_45/O
                         net (fo=1, routed)           0.301    27.822    DrawBackground_u/Clouds_u/rgb_out[23]_i_45_n_0
    SLICE_X13Y15         LUT4 (Prop_lut4_I2_O)        0.124    27.946 f  DrawBackground_u/Clouds_u/rgb_out[23]_i_17/O
                         net (fo=1, routed)           1.828    29.774    DrawBackground_u/Clouds_u/rgb_out[23]_i_17_n_0
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    29.898 f  DrawBackground_u/Clouds_u/rgb_out[23]_i_3/O
                         net (fo=7, routed)           1.605    31.503    DrawBackground_u/Clouds_u/rgb_out[23]_i_3_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I3_O)        0.124    31.627 r  DrawBackground_u/Clouds_u/rgb_out[22]_i_1__2/O
                         net (fo=1, routed)           0.000    31.627    DrawBackground_u/Clouds_u/rgb_out[22]_i_1__2_n_0
    SLICE_X39Y43         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.445    -1.550    DrawBackground_u/Clouds_u/clk_out1
    SLICE_X39Y43         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[22]/C

Slack:                    inf
  Source:                 Board_u/block_ypos_reg[3]_inv/C
                            (rising edge-triggered cell FDPE)
  Destination:            Board_u/rgb_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.140ns  (logic 7.201ns (39.696%)  route 10.939ns (60.304%))
  Logic Levels:           9  (DSP48E1=1 FDPE=1 LUT5=1 LUT6=2 MUXF7=3 RAMD64E=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDPE                         0.000     0.000 r  Board_u/block_ypos_reg[3]_inv/C
    SLICE_X46Y33         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  Board_u/block_ypos_reg[3]_inv/Q
                         net (fo=1, routed)           1.125     1.643    Display_FirstStage/A[3]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[3]_P[1])
                                                      5.201     6.844 r  Display_FirstStage/ram_addr0/P[1]
                         net (fo=210, routed)         5.108    11.952    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_0_0/DPRA1
    SLICE_X50Y3          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    12.076 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.076    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_0_0/DPO1
    SLICE_X50Y3          MUXF7 (Prop_muxf7_I1_O)      0.214    12.290 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_0_0/F7.DP/O
                         net (fo=1, routed)           1.181    13.472    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_0_0_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I1_O)        0.297    13.769 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    13.769    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_5_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    13.981 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_2/O
                         net (fo=1, routed)           1.256    15.237    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_2_n_0
    SLICE_X45Y19         LUT5 (Prop_lut5_I2_O)        0.299    15.536 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0/O
                         net (fo=22, routed)          2.268    17.804    Board_u/dpo[0]
    SLICE_X36Y39         LUT6 (Prop_lut6_I1_O)        0.124    17.928 r  Board_u/rgb_out[15]_i_2/O
                         net (fo=1, routed)           0.000    17.928    Board_u/rgb_out[15]_i_2_n_0
    SLICE_X36Y39         MUXF7 (Prop_muxf7_I0_O)      0.212    18.140 r  Board_u/rgb_out_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    18.140    Board_u/rgb_nxt[15]
    SLICE_X36Y39         FDCE                                         r  Board_u/rgb_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.443    -1.552    Board_u/clk_out1
    SLICE_X36Y39         FDCE                                         r  Board_u/rgb_out_reg[15]/C

Slack:                    inf
  Source:                 Board_u/block_ypos_reg[3]_inv/C
                            (rising edge-triggered cell FDPE)
  Destination:            Board_u/rgb_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.066ns  (logic 7.231ns (40.026%)  route 10.835ns (59.974%))
  Logic Levels:           9  (DSP48E1=1 FDPE=1 LUT5=1 LUT6=2 MUXF7=3 RAMD64E=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDPE                         0.000     0.000 r  Board_u/block_ypos_reg[3]_inv/C
    SLICE_X46Y33         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  Board_u/block_ypos_reg[3]_inv/Q
                         net (fo=1, routed)           1.125     1.643    Display_FirstStage/A[3]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[3]_P[1])
                                                      5.201     6.844 r  Display_FirstStage/ram_addr0/P[1]
                         net (fo=210, routed)         5.088    11.933    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/DPRA1
    SLICE_X50Y5          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    12.057 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.057    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/DPO1
    SLICE_X50Y5          MUXF7 (Prop_muxf7_I1_O)      0.214    12.271 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/F7.DP/O
                         net (fo=1, routed)           1.006    13.277    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I1_O)        0.297    13.574 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    13.574    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[5]_INST_0_i_5_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I0_O)      0.238    13.812 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.260    15.072    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[5]_INST_0_i_2_n_0
    SLICE_X47Y19         LUT5 (Prop_lut5_I2_O)        0.298    15.370 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[5]_INST_0/O
                         net (fo=18, routed)          2.355    17.725    Board_u/dpo[5]
    SLICE_X37Y38         LUT6 (Prop_lut6_I0_O)        0.124    17.849 r  Board_u/rgb_out[4]_i_3/O
                         net (fo=1, routed)           0.000    17.849    Board_u/rgb_out[4]_i_3_n_0
    SLICE_X37Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    18.066 r  Board_u/rgb_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    18.066    Board_u/rgb_nxt[4]
    SLICE_X37Y38         FDCE                                         r  Board_u/rgb_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.442    -1.553    Board_u/clk_out1
    SLICE_X37Y38         FDCE                                         r  Board_u/rgb_out_reg[4]/C

Slack:                    inf
  Source:                 Board_u/block_ypos_reg[3]_inv/C
                            (rising edge-triggered cell FDPE)
  Destination:            Board_u/rgb_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.032ns  (logic 7.228ns (40.085%)  route 10.804ns (59.915%))
  Logic Levels:           9  (DSP48E1=1 FDPE=1 LUT5=1 LUT6=2 MUXF7=3 RAMD64E=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDPE                         0.000     0.000 r  Board_u/block_ypos_reg[3]_inv/C
    SLICE_X46Y33         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  Board_u/block_ypos_reg[3]_inv/Q
                         net (fo=1, routed)           1.125     1.643    Display_FirstStage/A[3]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[3]_P[1])
                                                      5.201     6.844 r  Display_FirstStage/ram_addr0/P[1]
                         net (fo=210, routed)         5.235    12.079    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_4_4/DPRA1
    SLICE_X50Y2          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    12.203 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_4_4/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.203    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_4_4/DPO1
    SLICE_X50Y2          MUXF7 (Prop_muxf7_I1_O)      0.214    12.417 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_4_4/F7.DP/O
                         net (fo=1, routed)           1.299    13.716    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_4_4_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I1_O)        0.297    14.013 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    14.013    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_5_n_0
    SLICE_X51Y10         MUXF7 (Prop_muxf7_I0_O)      0.238    14.251 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_2/O
                         net (fo=1, routed)           1.123    15.374    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_2_n_0
    SLICE_X45Y19         LUT5 (Prop_lut5_I2_O)        0.298    15.672 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0/O
                         net (fo=22, routed)          2.022    17.694    Board_u/dpo[4]
    SLICE_X38Y38         LUT6 (Prop_lut6_I1_O)        0.124    17.818 r  Board_u/rgb_out[5]_i_3/O
                         net (fo=1, routed)           0.000    17.818    Board_u/rgb_out[5]_i_3_n_0
    SLICE_X38Y38         MUXF7 (Prop_muxf7_I1_O)      0.214    18.032 r  Board_u/rgb_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    18.032    Board_u/rgb_nxt[5]
    SLICE_X38Y38         FDCE                                         r  Board_u/rgb_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.442    -1.553    Board_u/clk_out1
    SLICE_X38Y38         FDCE                                         r  Board_u/rgb_out_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GameEngine_u/player_xpos_restarted_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/restartgame_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.586%)  route 0.107ns (36.414%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDCE                         0.000     0.000 r  GameEngine_u/player_xpos_restarted_reg/C
    SLICE_X31Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  GameEngine_u/player_xpos_restarted_reg/Q
                         net (fo=2, routed)           0.107     0.248    GameEngine_u/player_xpos_restarted_reg_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I3_O)        0.045     0.293 r  GameEngine_u/restartgame_i_1/O
                         net (fo=1, routed)           0.000     0.293    GameEngine_u/restartgame_nxt
    SLICE_X33Y14         FDCE                                         r  GameEngine_u/restartgame_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.827    -0.863    GameEngine_u/clk_out1
    SLICE_X33Y14         FDCE                                         r  GameEngine_u/restartgame_reg/C

Slack:                    inf
  Source:                 GameEngine_u/plane_xpos_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/old_plane_xpos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.197%)  route 0.193ns (57.803%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDCE                         0.000     0.000 r  GameEngine_u/plane_xpos_reg[5]/C
    SLICE_X37Y5          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  GameEngine_u/plane_xpos_reg[5]/Q
                         net (fo=10, routed)          0.193     0.334    GameEngine_u/plane_xpos_reg[5]_0[4]
    SLICE_X36Y3          FDCE                                         r  GameEngine_u/old_plane_xpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.832    -0.858    GameEngine_u/clk_out1
    SLICE_X36Y3          FDCE                                         r  GameEngine_u/old_plane_xpos_reg[5]/C

Slack:                    inf
  Source:                 GameEngine_u/plane_xpos_ofs_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/old_plane_xpos_ofs_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.724%)  route 0.180ns (52.276%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE                         0.000     0.000 r  GameEngine_u/plane_xpos_ofs_reg[4]/C
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  GameEngine_u/plane_xpos_ofs_reg[4]/Q
                         net (fo=12, routed)          0.180     0.344    GameEngine_u/plane_xpos_ofs[4]
    SLICE_X31Y3          FDCE                                         r  GameEngine_u/old_plane_xpos_ofs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.832    -0.858    GameEngine_u/clk_out1
    SLICE_X31Y3          FDCE                                         r  GameEngine_u/old_plane_xpos_ofs_reg[4]/C

Slack:                    inf
  Source:                 GameEngine_u/player_ypos_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/old_player_ypos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.777%)  route 0.194ns (54.223%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDCE                         0.000     0.000 r  GameEngine_u/player_ypos_reg[1]/C
    SLICE_X30Y3          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  GameEngine_u/player_ypos_reg[1]/Q
                         net (fo=26, routed)          0.194     0.358    GameEngine_u/player_ypos[1]
    SLICE_X35Y3          FDCE                                         r  GameEngine_u/old_player_ypos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.831    -0.859    GameEngine_u/clk_out1
    SLICE_X35Y3          FDCE                                         r  GameEngine_u/old_player_ypos_reg[1]/C

Slack:                    inf
  Source:                 GameEngine_u/player_ypos_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            GameEngine_u/old_player_ypos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.154%)  route 0.216ns (56.846%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDPE                         0.000     0.000 r  GameEngine_u/player_ypos_reg[2]/C
    SLICE_X30Y3          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  GameEngine_u/player_ypos_reg[2]/Q
                         net (fo=25, routed)          0.216     0.380    GameEngine_u/player_ypos[2]
    SLICE_X34Y4          FDCE                                         r  GameEngine_u/old_player_ypos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.831    -0.859    GameEngine_u/clk_out1
    SLICE_X34Y4          FDCE                                         r  GameEngine_u/old_player_ypos_reg[2]/C

Slack:                    inf
  Source:                 GameEngine_u/plane_xpos_ofs_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/old_plane_xpos_ofs_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.327%)  route 0.223ns (57.673%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDCE                         0.000     0.000 r  GameEngine_u/plane_xpos_ofs_reg[2]/C
    SLICE_X30Y5          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  GameEngine_u/plane_xpos_ofs_reg[2]/Q
                         net (fo=14, routed)          0.223     0.387    GameEngine_u/plane_xpos_ofs[2]
    SLICE_X34Y4          FDCE                                         r  GameEngine_u/old_plane_xpos_ofs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.831    -0.859    GameEngine_u/clk_out1
    SLICE_X34Y4          FDCE                                         r  GameEngine_u/old_plane_xpos_ofs_reg[2]/C

Slack:                    inf
  Source:                 GameEngine_u/player_ypos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/old_player_ypos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.473%)  route 0.256ns (64.527%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDCE                         0.000     0.000 r  GameEngine_u/player_ypos_reg[0]/C
    SLICE_X28Y4          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  GameEngine_u/player_ypos_reg[0]/Q
                         net (fo=27, routed)          0.256     0.397    GameEngine_u/player_ypos[0]
    SLICE_X35Y3          FDCE                                         r  GameEngine_u/old_player_ypos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.831    -0.859    GameEngine_u/clk_out1
    SLICE_X35Y3          FDCE                                         r  GameEngine_u/old_player_ypos_reg[0]/C

Slack:                    inf
  Source:                 GameEngine_u/plane_xpos_ofs_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/old_plane_xpos_ofs_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.787%)  route 0.264ns (65.213%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDCE                         0.000     0.000 r  GameEngine_u/plane_xpos_ofs_reg[5]/C
    SLICE_X32Y4          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  GameEngine_u/plane_xpos_ofs_reg[5]/Q
                         net (fo=11, routed)          0.264     0.405    GameEngine_u/plane_xpos_ofs[5]
    SLICE_X31Y3          FDCE                                         r  GameEngine_u/old_plane_xpos_ofs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.832    -0.858    GameEngine_u/clk_out1
    SLICE_X31Y3          FDCE                                         r  GameEngine_u/old_plane_xpos_ofs_reg[5]/C

Slack:                    inf
  Source:                 GameEngine_u/player_ypos_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/old_player_ypos_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.483%)  route 0.251ns (60.517%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDCE                         0.000     0.000 r  GameEngine_u/player_ypos_reg[4]/C
    SLICE_X30Y3          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  GameEngine_u/player_ypos_reg[4]/Q
                         net (fo=23, routed)          0.251     0.415    GameEngine_u/player_ypos[4]
    SLICE_X34Y4          FDCE                                         r  GameEngine_u/old_player_ypos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.831    -0.859    GameEngine_u/clk_out1
    SLICE_X34Y4          FDCE                                         r  GameEngine_u/old_player_ypos_reg[4]/C

Slack:                    inf
  Source:                 GameEngine_u/plane_xpos_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/old_plane_xpos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.777%)  route 0.276ns (66.223%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDCE                         0.000     0.000 r  GameEngine_u/plane_xpos_reg[7]/C
    SLICE_X32Y3          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  GameEngine_u/plane_xpos_reg[7]/Q
                         net (fo=8, routed)           0.276     0.417    GameEngine_u/plane_xpos[7]
    SLICE_X36Y2          FDCE                                         r  GameEngine_u/old_plane_xpos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.833    -0.857    GameEngine_u/clk_out1
    SLICE_X36Y2          FDCE                                         r  GameEngine_u/old_plane_xpos_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Max Delay           454 Endpoints
Min Delay           454 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GameEngine_u/plane_xpos_ofs_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.684ns  (logic 4.471ns (32.674%)  route 9.213ns (67.326%))
  Logic Levels:           16  (CARRY4=6 FDCE=1 LUT2=1 LUT3=2 LUT4=4 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDCE                         0.000     0.000 r  GameEngine_u/plane_xpos_ofs_reg[2]/C
    SLICE_X30Y5          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  GameEngine_u/plane_xpos_ofs_reg[2]/Q
                         net (fo=14, routed)          1.467     1.985    GameEngine_u/new_block_u/block_out3__23_carry_i_1_0[2]
    SLICE_X32Y9          LUT2 (Prop_lut2_I1_O)        0.124     2.109 r  GameEngine_u/new_block_u/block_out3__23_carry_i_10/O
                         net (fo=1, routed)           0.000     2.109    GameEngine_u/new_block_u/block_out3__23_carry_i_10_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.507 r  GameEngine_u/new_block_u/block_out3__23_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.507    GameEngine_u/new_block_u/block_out3__23_carry_i_2_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.841 r  GameEngine_u/new_block_u/block_out3__23_carry_i_1/O[1]
                         net (fo=9, routed)           0.861     3.702    GameEngine_u/new_block_u/block_out3__23_carry_i_1_n_6
    SLICE_X35Y10         LUT3 (Prop_lut3_I2_O)        0.332     4.034 r  GameEngine_u/new_block_u/block_out3__0_carry_i_1/O
                         net (fo=2, routed)           0.915     4.949    GameEngine_u/new_block_u/block_out3__0_carry_i_1_n_0
    SLICE_X35Y10         LUT4 (Prop_lut4_I3_O)        0.327     5.276 r  GameEngine_u/new_block_u/block_out3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.276    GameEngine_u/new_block_u/block_out3__0_carry_i_4_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.677 r  GameEngine_u/new_block_u/block_out3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.677    GameEngine_u/new_block_u/block_out3__0_carry_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.990 r  GameEngine_u/new_block_u/block_out3__0_carry__0/O[3]
                         net (fo=3, routed)           1.048     7.039    GameEngine_u/new_block_u/block_out3__0_carry__0_n_4
    SLICE_X32Y12         LUT3 (Prop_lut3_I2_O)        0.306     7.345 r  GameEngine_u/new_block_u/block_out3__23_carry_i_3/O
                         net (fo=1, routed)           0.000     7.345    GameEngine_u/new_block_u/block_out3__23_carry_i_3_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.746 r  GameEngine_u/new_block_u/block_out3__23_carry/CO[3]
                         net (fo=1, routed)           0.000     7.746    GameEngine_u/new_block_u/block_out3__23_carry_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.968 r  GameEngine_u/new_block_u/block_out3__23_carry__0/O[0]
                         net (fo=1, routed)           1.099     9.066    GameEngine_u/new_block_u/block_out3__23_carry__0_n_7
    SLICE_X38Y12         LUT6 (Prop_lut6_I3_O)        0.299     9.365 f  GameEngine_u/new_block_u/write_block[3]_i_3/O
                         net (fo=3, routed)           0.576     9.942    GameEngine_u/new_block_u/write_block[3]_i_3_n_0
    SLICE_X41Y12         LUT4 (Prop_lut4_I0_O)        0.124    10.066 f  GameEngine_u/new_block_u/write_block[0]_i_2/O
                         net (fo=2, routed)           0.571    10.636    GameEngine_u/new_block_u/write_block[0]_i_2_n_0
    SLICE_X42Y12         LUT4 (Prop_lut4_I2_O)        0.124    10.760 r  GameEngine_u/new_block_u/first_stage_ram_i_20/O
                         net (fo=2, routed)           0.448    11.208    Engine_FirstStage/engine_we
    SLICE_X44Y13         LUT4 (Prop_lut4_I3_O)        0.124    11.332 r  Engine_FirstStage/first_stage_ram_i_19/O
                         net (fo=19, routed)          1.289    12.622    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.746 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_0_0_i_1/O
                         net (fo=24, routed)          0.938    13.684    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/WE
    SLICE_X50Y5          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.452    -1.543    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/WCLK
    SLICE_X50Y5          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/DP.HIGH/CLK

Slack:                    inf
  Source:                 GameEngine_u/plane_xpos_ofs_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.684ns  (logic 4.471ns (32.674%)  route 9.213ns (67.326%))
  Logic Levels:           16  (CARRY4=6 FDCE=1 LUT2=1 LUT3=2 LUT4=4 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDCE                         0.000     0.000 r  GameEngine_u/plane_xpos_ofs_reg[2]/C
    SLICE_X30Y5          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  GameEngine_u/plane_xpos_ofs_reg[2]/Q
                         net (fo=14, routed)          1.467     1.985    GameEngine_u/new_block_u/block_out3__23_carry_i_1_0[2]
    SLICE_X32Y9          LUT2 (Prop_lut2_I1_O)        0.124     2.109 r  GameEngine_u/new_block_u/block_out3__23_carry_i_10/O
                         net (fo=1, routed)           0.000     2.109    GameEngine_u/new_block_u/block_out3__23_carry_i_10_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.507 r  GameEngine_u/new_block_u/block_out3__23_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.507    GameEngine_u/new_block_u/block_out3__23_carry_i_2_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.841 r  GameEngine_u/new_block_u/block_out3__23_carry_i_1/O[1]
                         net (fo=9, routed)           0.861     3.702    GameEngine_u/new_block_u/block_out3__23_carry_i_1_n_6
    SLICE_X35Y10         LUT3 (Prop_lut3_I2_O)        0.332     4.034 r  GameEngine_u/new_block_u/block_out3__0_carry_i_1/O
                         net (fo=2, routed)           0.915     4.949    GameEngine_u/new_block_u/block_out3__0_carry_i_1_n_0
    SLICE_X35Y10         LUT4 (Prop_lut4_I3_O)        0.327     5.276 r  GameEngine_u/new_block_u/block_out3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.276    GameEngine_u/new_block_u/block_out3__0_carry_i_4_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.677 r  GameEngine_u/new_block_u/block_out3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.677    GameEngine_u/new_block_u/block_out3__0_carry_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.990 r  GameEngine_u/new_block_u/block_out3__0_carry__0/O[3]
                         net (fo=3, routed)           1.048     7.039    GameEngine_u/new_block_u/block_out3__0_carry__0_n_4
    SLICE_X32Y12         LUT3 (Prop_lut3_I2_O)        0.306     7.345 r  GameEngine_u/new_block_u/block_out3__23_carry_i_3/O
                         net (fo=1, routed)           0.000     7.345    GameEngine_u/new_block_u/block_out3__23_carry_i_3_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.746 r  GameEngine_u/new_block_u/block_out3__23_carry/CO[3]
                         net (fo=1, routed)           0.000     7.746    GameEngine_u/new_block_u/block_out3__23_carry_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.968 r  GameEngine_u/new_block_u/block_out3__23_carry__0/O[0]
                         net (fo=1, routed)           1.099     9.066    GameEngine_u/new_block_u/block_out3__23_carry__0_n_7
    SLICE_X38Y12         LUT6 (Prop_lut6_I3_O)        0.299     9.365 f  GameEngine_u/new_block_u/write_block[3]_i_3/O
                         net (fo=3, routed)           0.576     9.942    GameEngine_u/new_block_u/write_block[3]_i_3_n_0
    SLICE_X41Y12         LUT4 (Prop_lut4_I0_O)        0.124    10.066 f  GameEngine_u/new_block_u/write_block[0]_i_2/O
                         net (fo=2, routed)           0.571    10.636    GameEngine_u/new_block_u/write_block[0]_i_2_n_0
    SLICE_X42Y12         LUT4 (Prop_lut4_I2_O)        0.124    10.760 r  GameEngine_u/new_block_u/first_stage_ram_i_20/O
                         net (fo=2, routed)           0.448    11.208    Engine_FirstStage/engine_we
    SLICE_X44Y13         LUT4 (Prop_lut4_I3_O)        0.124    11.332 r  Engine_FirstStage/first_stage_ram_i_19/O
                         net (fo=19, routed)          1.289    12.622    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.746 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_0_0_i_1/O
                         net (fo=24, routed)          0.938    13.684    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/WE
    SLICE_X50Y5          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.452    -1.543    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/WCLK
    SLICE_X50Y5          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/DP.LOW/CLK

Slack:                    inf
  Source:                 GameEngine_u/plane_xpos_ofs_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.684ns  (logic 4.471ns (32.674%)  route 9.213ns (67.326%))
  Logic Levels:           16  (CARRY4=6 FDCE=1 LUT2=1 LUT3=2 LUT4=4 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDCE                         0.000     0.000 r  GameEngine_u/plane_xpos_ofs_reg[2]/C
    SLICE_X30Y5          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  GameEngine_u/plane_xpos_ofs_reg[2]/Q
                         net (fo=14, routed)          1.467     1.985    GameEngine_u/new_block_u/block_out3__23_carry_i_1_0[2]
    SLICE_X32Y9          LUT2 (Prop_lut2_I1_O)        0.124     2.109 r  GameEngine_u/new_block_u/block_out3__23_carry_i_10/O
                         net (fo=1, routed)           0.000     2.109    GameEngine_u/new_block_u/block_out3__23_carry_i_10_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.507 r  GameEngine_u/new_block_u/block_out3__23_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.507    GameEngine_u/new_block_u/block_out3__23_carry_i_2_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.841 r  GameEngine_u/new_block_u/block_out3__23_carry_i_1/O[1]
                         net (fo=9, routed)           0.861     3.702    GameEngine_u/new_block_u/block_out3__23_carry_i_1_n_6
    SLICE_X35Y10         LUT3 (Prop_lut3_I2_O)        0.332     4.034 r  GameEngine_u/new_block_u/block_out3__0_carry_i_1/O
                         net (fo=2, routed)           0.915     4.949    GameEngine_u/new_block_u/block_out3__0_carry_i_1_n_0
    SLICE_X35Y10         LUT4 (Prop_lut4_I3_O)        0.327     5.276 r  GameEngine_u/new_block_u/block_out3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.276    GameEngine_u/new_block_u/block_out3__0_carry_i_4_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.677 r  GameEngine_u/new_block_u/block_out3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.677    GameEngine_u/new_block_u/block_out3__0_carry_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.990 r  GameEngine_u/new_block_u/block_out3__0_carry__0/O[3]
                         net (fo=3, routed)           1.048     7.039    GameEngine_u/new_block_u/block_out3__0_carry__0_n_4
    SLICE_X32Y12         LUT3 (Prop_lut3_I2_O)        0.306     7.345 r  GameEngine_u/new_block_u/block_out3__23_carry_i_3/O
                         net (fo=1, routed)           0.000     7.345    GameEngine_u/new_block_u/block_out3__23_carry_i_3_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.746 r  GameEngine_u/new_block_u/block_out3__23_carry/CO[3]
                         net (fo=1, routed)           0.000     7.746    GameEngine_u/new_block_u/block_out3__23_carry_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.968 r  GameEngine_u/new_block_u/block_out3__23_carry__0/O[0]
                         net (fo=1, routed)           1.099     9.066    GameEngine_u/new_block_u/block_out3__23_carry__0_n_7
    SLICE_X38Y12         LUT6 (Prop_lut6_I3_O)        0.299     9.365 f  GameEngine_u/new_block_u/write_block[3]_i_3/O
                         net (fo=3, routed)           0.576     9.942    GameEngine_u/new_block_u/write_block[3]_i_3_n_0
    SLICE_X41Y12         LUT4 (Prop_lut4_I0_O)        0.124    10.066 f  GameEngine_u/new_block_u/write_block[0]_i_2/O
                         net (fo=2, routed)           0.571    10.636    GameEngine_u/new_block_u/write_block[0]_i_2_n_0
    SLICE_X42Y12         LUT4 (Prop_lut4_I2_O)        0.124    10.760 r  GameEngine_u/new_block_u/first_stage_ram_i_20/O
                         net (fo=2, routed)           0.448    11.208    Engine_FirstStage/engine_we
    SLICE_X44Y13         LUT4 (Prop_lut4_I3_O)        0.124    11.332 r  Engine_FirstStage/first_stage_ram_i_19/O
                         net (fo=19, routed)          1.289    12.622    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.746 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_0_0_i_1/O
                         net (fo=24, routed)          0.938    13.684    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/WE
    SLICE_X50Y5          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.452    -1.543    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/WCLK
    SLICE_X50Y5          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/SP.HIGH/CLK

Slack:                    inf
  Source:                 GameEngine_u/plane_xpos_ofs_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.684ns  (logic 4.471ns (32.674%)  route 9.213ns (67.326%))
  Logic Levels:           16  (CARRY4=6 FDCE=1 LUT2=1 LUT3=2 LUT4=4 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDCE                         0.000     0.000 r  GameEngine_u/plane_xpos_ofs_reg[2]/C
    SLICE_X30Y5          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  GameEngine_u/plane_xpos_ofs_reg[2]/Q
                         net (fo=14, routed)          1.467     1.985    GameEngine_u/new_block_u/block_out3__23_carry_i_1_0[2]
    SLICE_X32Y9          LUT2 (Prop_lut2_I1_O)        0.124     2.109 r  GameEngine_u/new_block_u/block_out3__23_carry_i_10/O
                         net (fo=1, routed)           0.000     2.109    GameEngine_u/new_block_u/block_out3__23_carry_i_10_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.507 r  GameEngine_u/new_block_u/block_out3__23_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.507    GameEngine_u/new_block_u/block_out3__23_carry_i_2_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.841 r  GameEngine_u/new_block_u/block_out3__23_carry_i_1/O[1]
                         net (fo=9, routed)           0.861     3.702    GameEngine_u/new_block_u/block_out3__23_carry_i_1_n_6
    SLICE_X35Y10         LUT3 (Prop_lut3_I2_O)        0.332     4.034 r  GameEngine_u/new_block_u/block_out3__0_carry_i_1/O
                         net (fo=2, routed)           0.915     4.949    GameEngine_u/new_block_u/block_out3__0_carry_i_1_n_0
    SLICE_X35Y10         LUT4 (Prop_lut4_I3_O)        0.327     5.276 r  GameEngine_u/new_block_u/block_out3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.276    GameEngine_u/new_block_u/block_out3__0_carry_i_4_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.677 r  GameEngine_u/new_block_u/block_out3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.677    GameEngine_u/new_block_u/block_out3__0_carry_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.990 r  GameEngine_u/new_block_u/block_out3__0_carry__0/O[3]
                         net (fo=3, routed)           1.048     7.039    GameEngine_u/new_block_u/block_out3__0_carry__0_n_4
    SLICE_X32Y12         LUT3 (Prop_lut3_I2_O)        0.306     7.345 r  GameEngine_u/new_block_u/block_out3__23_carry_i_3/O
                         net (fo=1, routed)           0.000     7.345    GameEngine_u/new_block_u/block_out3__23_carry_i_3_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.746 r  GameEngine_u/new_block_u/block_out3__23_carry/CO[3]
                         net (fo=1, routed)           0.000     7.746    GameEngine_u/new_block_u/block_out3__23_carry_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.968 r  GameEngine_u/new_block_u/block_out3__23_carry__0/O[0]
                         net (fo=1, routed)           1.099     9.066    GameEngine_u/new_block_u/block_out3__23_carry__0_n_7
    SLICE_X38Y12         LUT6 (Prop_lut6_I3_O)        0.299     9.365 f  GameEngine_u/new_block_u/write_block[3]_i_3/O
                         net (fo=3, routed)           0.576     9.942    GameEngine_u/new_block_u/write_block[3]_i_3_n_0
    SLICE_X41Y12         LUT4 (Prop_lut4_I0_O)        0.124    10.066 f  GameEngine_u/new_block_u/write_block[0]_i_2/O
                         net (fo=2, routed)           0.571    10.636    GameEngine_u/new_block_u/write_block[0]_i_2_n_0
    SLICE_X42Y12         LUT4 (Prop_lut4_I2_O)        0.124    10.760 r  GameEngine_u/new_block_u/first_stage_ram_i_20/O
                         net (fo=2, routed)           0.448    11.208    Engine_FirstStage/engine_we
    SLICE_X44Y13         LUT4 (Prop_lut4_I3_O)        0.124    11.332 r  Engine_FirstStage/first_stage_ram_i_19/O
                         net (fo=19, routed)          1.289    12.622    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.746 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_0_0_i_1/O
                         net (fo=24, routed)          0.938    13.684    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/WE
    SLICE_X50Y5          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.452    -1.543    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/WCLK
    SLICE_X50Y5          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_5_5/SP.LOW/CLK

Slack:                    inf
  Source:                 GameEngine_u/plane_xpos_ofs_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.634ns  (logic 4.471ns (32.792%)  route 9.163ns (67.208%))
  Logic Levels:           16  (CARRY4=6 FDCE=1 LUT2=1 LUT3=2 LUT4=4 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDCE                         0.000     0.000 r  GameEngine_u/plane_xpos_ofs_reg[2]/C
    SLICE_X30Y5          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  GameEngine_u/plane_xpos_ofs_reg[2]/Q
                         net (fo=14, routed)          1.467     1.985    GameEngine_u/new_block_u/block_out3__23_carry_i_1_0[2]
    SLICE_X32Y9          LUT2 (Prop_lut2_I1_O)        0.124     2.109 r  GameEngine_u/new_block_u/block_out3__23_carry_i_10/O
                         net (fo=1, routed)           0.000     2.109    GameEngine_u/new_block_u/block_out3__23_carry_i_10_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.507 r  GameEngine_u/new_block_u/block_out3__23_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.507    GameEngine_u/new_block_u/block_out3__23_carry_i_2_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.841 r  GameEngine_u/new_block_u/block_out3__23_carry_i_1/O[1]
                         net (fo=9, routed)           0.861     3.702    GameEngine_u/new_block_u/block_out3__23_carry_i_1_n_6
    SLICE_X35Y10         LUT3 (Prop_lut3_I2_O)        0.332     4.034 r  GameEngine_u/new_block_u/block_out3__0_carry_i_1/O
                         net (fo=2, routed)           0.915     4.949    GameEngine_u/new_block_u/block_out3__0_carry_i_1_n_0
    SLICE_X35Y10         LUT4 (Prop_lut4_I3_O)        0.327     5.276 r  GameEngine_u/new_block_u/block_out3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.276    GameEngine_u/new_block_u/block_out3__0_carry_i_4_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.677 r  GameEngine_u/new_block_u/block_out3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.677    GameEngine_u/new_block_u/block_out3__0_carry_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.990 r  GameEngine_u/new_block_u/block_out3__0_carry__0/O[3]
                         net (fo=3, routed)           1.048     7.039    GameEngine_u/new_block_u/block_out3__0_carry__0_n_4
    SLICE_X32Y12         LUT3 (Prop_lut3_I2_O)        0.306     7.345 r  GameEngine_u/new_block_u/block_out3__23_carry_i_3/O
                         net (fo=1, routed)           0.000     7.345    GameEngine_u/new_block_u/block_out3__23_carry_i_3_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.746 r  GameEngine_u/new_block_u/block_out3__23_carry/CO[3]
                         net (fo=1, routed)           0.000     7.746    GameEngine_u/new_block_u/block_out3__23_carry_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.968 r  GameEngine_u/new_block_u/block_out3__23_carry__0/O[0]
                         net (fo=1, routed)           1.099     9.066    GameEngine_u/new_block_u/block_out3__23_carry__0_n_7
    SLICE_X38Y12         LUT6 (Prop_lut6_I3_O)        0.299     9.365 f  GameEngine_u/new_block_u/write_block[3]_i_3/O
                         net (fo=3, routed)           0.576     9.942    GameEngine_u/new_block_u/write_block[3]_i_3_n_0
    SLICE_X41Y12         LUT4 (Prop_lut4_I0_O)        0.124    10.066 f  GameEngine_u/new_block_u/write_block[0]_i_2/O
                         net (fo=2, routed)           0.571    10.636    GameEngine_u/new_block_u/write_block[0]_i_2_n_0
    SLICE_X42Y12         LUT4 (Prop_lut4_I2_O)        0.124    10.760 r  GameEngine_u/new_block_u/first_stage_ram_i_20/O
                         net (fo=2, routed)           0.448    11.208    Engine_FirstStage/engine_we
    SLICE_X44Y13         LUT4 (Prop_lut4_I3_O)        0.124    11.332 r  Engine_FirstStage/first_stage_ram_i_19/O
                         net (fo=19, routed)          1.289    12.622    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.746 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_0_0_i_1/O
                         net (fo=24, routed)          0.889    13.634    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/WE
    SLICE_X50Y4          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.452    -1.543    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/WCLK
    SLICE_X50Y4          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/DP.HIGH/CLK

Slack:                    inf
  Source:                 GameEngine_u/plane_xpos_ofs_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.634ns  (logic 4.471ns (32.792%)  route 9.163ns (67.208%))
  Logic Levels:           16  (CARRY4=6 FDCE=1 LUT2=1 LUT3=2 LUT4=4 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDCE                         0.000     0.000 r  GameEngine_u/plane_xpos_ofs_reg[2]/C
    SLICE_X30Y5          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  GameEngine_u/plane_xpos_ofs_reg[2]/Q
                         net (fo=14, routed)          1.467     1.985    GameEngine_u/new_block_u/block_out3__23_carry_i_1_0[2]
    SLICE_X32Y9          LUT2 (Prop_lut2_I1_O)        0.124     2.109 r  GameEngine_u/new_block_u/block_out3__23_carry_i_10/O
                         net (fo=1, routed)           0.000     2.109    GameEngine_u/new_block_u/block_out3__23_carry_i_10_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.507 r  GameEngine_u/new_block_u/block_out3__23_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.507    GameEngine_u/new_block_u/block_out3__23_carry_i_2_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.841 r  GameEngine_u/new_block_u/block_out3__23_carry_i_1/O[1]
                         net (fo=9, routed)           0.861     3.702    GameEngine_u/new_block_u/block_out3__23_carry_i_1_n_6
    SLICE_X35Y10         LUT3 (Prop_lut3_I2_O)        0.332     4.034 r  GameEngine_u/new_block_u/block_out3__0_carry_i_1/O
                         net (fo=2, routed)           0.915     4.949    GameEngine_u/new_block_u/block_out3__0_carry_i_1_n_0
    SLICE_X35Y10         LUT4 (Prop_lut4_I3_O)        0.327     5.276 r  GameEngine_u/new_block_u/block_out3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.276    GameEngine_u/new_block_u/block_out3__0_carry_i_4_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.677 r  GameEngine_u/new_block_u/block_out3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.677    GameEngine_u/new_block_u/block_out3__0_carry_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.990 r  GameEngine_u/new_block_u/block_out3__0_carry__0/O[3]
                         net (fo=3, routed)           1.048     7.039    GameEngine_u/new_block_u/block_out3__0_carry__0_n_4
    SLICE_X32Y12         LUT3 (Prop_lut3_I2_O)        0.306     7.345 r  GameEngine_u/new_block_u/block_out3__23_carry_i_3/O
                         net (fo=1, routed)           0.000     7.345    GameEngine_u/new_block_u/block_out3__23_carry_i_3_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.746 r  GameEngine_u/new_block_u/block_out3__23_carry/CO[3]
                         net (fo=1, routed)           0.000     7.746    GameEngine_u/new_block_u/block_out3__23_carry_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.968 r  GameEngine_u/new_block_u/block_out3__23_carry__0/O[0]
                         net (fo=1, routed)           1.099     9.066    GameEngine_u/new_block_u/block_out3__23_carry__0_n_7
    SLICE_X38Y12         LUT6 (Prop_lut6_I3_O)        0.299     9.365 f  GameEngine_u/new_block_u/write_block[3]_i_3/O
                         net (fo=3, routed)           0.576     9.942    GameEngine_u/new_block_u/write_block[3]_i_3_n_0
    SLICE_X41Y12         LUT4 (Prop_lut4_I0_O)        0.124    10.066 f  GameEngine_u/new_block_u/write_block[0]_i_2/O
                         net (fo=2, routed)           0.571    10.636    GameEngine_u/new_block_u/write_block[0]_i_2_n_0
    SLICE_X42Y12         LUT4 (Prop_lut4_I2_O)        0.124    10.760 r  GameEngine_u/new_block_u/first_stage_ram_i_20/O
                         net (fo=2, routed)           0.448    11.208    Engine_FirstStage/engine_we
    SLICE_X44Y13         LUT4 (Prop_lut4_I3_O)        0.124    11.332 r  Engine_FirstStage/first_stage_ram_i_19/O
                         net (fo=19, routed)          1.289    12.622    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.746 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_0_0_i_1/O
                         net (fo=24, routed)          0.889    13.634    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/WE
    SLICE_X50Y4          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.452    -1.543    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/WCLK
    SLICE_X50Y4          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/DP.LOW/CLK

Slack:                    inf
  Source:                 GameEngine_u/plane_xpos_ofs_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.634ns  (logic 4.471ns (32.792%)  route 9.163ns (67.208%))
  Logic Levels:           16  (CARRY4=6 FDCE=1 LUT2=1 LUT3=2 LUT4=4 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDCE                         0.000     0.000 r  GameEngine_u/plane_xpos_ofs_reg[2]/C
    SLICE_X30Y5          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  GameEngine_u/plane_xpos_ofs_reg[2]/Q
                         net (fo=14, routed)          1.467     1.985    GameEngine_u/new_block_u/block_out3__23_carry_i_1_0[2]
    SLICE_X32Y9          LUT2 (Prop_lut2_I1_O)        0.124     2.109 r  GameEngine_u/new_block_u/block_out3__23_carry_i_10/O
                         net (fo=1, routed)           0.000     2.109    GameEngine_u/new_block_u/block_out3__23_carry_i_10_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.507 r  GameEngine_u/new_block_u/block_out3__23_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.507    GameEngine_u/new_block_u/block_out3__23_carry_i_2_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.841 r  GameEngine_u/new_block_u/block_out3__23_carry_i_1/O[1]
                         net (fo=9, routed)           0.861     3.702    GameEngine_u/new_block_u/block_out3__23_carry_i_1_n_6
    SLICE_X35Y10         LUT3 (Prop_lut3_I2_O)        0.332     4.034 r  GameEngine_u/new_block_u/block_out3__0_carry_i_1/O
                         net (fo=2, routed)           0.915     4.949    GameEngine_u/new_block_u/block_out3__0_carry_i_1_n_0
    SLICE_X35Y10         LUT4 (Prop_lut4_I3_O)        0.327     5.276 r  GameEngine_u/new_block_u/block_out3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.276    GameEngine_u/new_block_u/block_out3__0_carry_i_4_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.677 r  GameEngine_u/new_block_u/block_out3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.677    GameEngine_u/new_block_u/block_out3__0_carry_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.990 r  GameEngine_u/new_block_u/block_out3__0_carry__0/O[3]
                         net (fo=3, routed)           1.048     7.039    GameEngine_u/new_block_u/block_out3__0_carry__0_n_4
    SLICE_X32Y12         LUT3 (Prop_lut3_I2_O)        0.306     7.345 r  GameEngine_u/new_block_u/block_out3__23_carry_i_3/O
                         net (fo=1, routed)           0.000     7.345    GameEngine_u/new_block_u/block_out3__23_carry_i_3_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.746 r  GameEngine_u/new_block_u/block_out3__23_carry/CO[3]
                         net (fo=1, routed)           0.000     7.746    GameEngine_u/new_block_u/block_out3__23_carry_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.968 r  GameEngine_u/new_block_u/block_out3__23_carry__0/O[0]
                         net (fo=1, routed)           1.099     9.066    GameEngine_u/new_block_u/block_out3__23_carry__0_n_7
    SLICE_X38Y12         LUT6 (Prop_lut6_I3_O)        0.299     9.365 f  GameEngine_u/new_block_u/write_block[3]_i_3/O
                         net (fo=3, routed)           0.576     9.942    GameEngine_u/new_block_u/write_block[3]_i_3_n_0
    SLICE_X41Y12         LUT4 (Prop_lut4_I0_O)        0.124    10.066 f  GameEngine_u/new_block_u/write_block[0]_i_2/O
                         net (fo=2, routed)           0.571    10.636    GameEngine_u/new_block_u/write_block[0]_i_2_n_0
    SLICE_X42Y12         LUT4 (Prop_lut4_I2_O)        0.124    10.760 r  GameEngine_u/new_block_u/first_stage_ram_i_20/O
                         net (fo=2, routed)           0.448    11.208    Engine_FirstStage/engine_we
    SLICE_X44Y13         LUT4 (Prop_lut4_I3_O)        0.124    11.332 r  Engine_FirstStage/first_stage_ram_i_19/O
                         net (fo=19, routed)          1.289    12.622    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.746 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_0_0_i_1/O
                         net (fo=24, routed)          0.889    13.634    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/WE
    SLICE_X50Y4          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.452    -1.543    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/WCLK
    SLICE_X50Y4          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/SP.HIGH/CLK

Slack:                    inf
  Source:                 GameEngine_u/plane_xpos_ofs_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.634ns  (logic 4.471ns (32.792%)  route 9.163ns (67.208%))
  Logic Levels:           16  (CARRY4=6 FDCE=1 LUT2=1 LUT3=2 LUT4=4 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDCE                         0.000     0.000 r  GameEngine_u/plane_xpos_ofs_reg[2]/C
    SLICE_X30Y5          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  GameEngine_u/plane_xpos_ofs_reg[2]/Q
                         net (fo=14, routed)          1.467     1.985    GameEngine_u/new_block_u/block_out3__23_carry_i_1_0[2]
    SLICE_X32Y9          LUT2 (Prop_lut2_I1_O)        0.124     2.109 r  GameEngine_u/new_block_u/block_out3__23_carry_i_10/O
                         net (fo=1, routed)           0.000     2.109    GameEngine_u/new_block_u/block_out3__23_carry_i_10_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.507 r  GameEngine_u/new_block_u/block_out3__23_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.507    GameEngine_u/new_block_u/block_out3__23_carry_i_2_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.841 r  GameEngine_u/new_block_u/block_out3__23_carry_i_1/O[1]
                         net (fo=9, routed)           0.861     3.702    GameEngine_u/new_block_u/block_out3__23_carry_i_1_n_6
    SLICE_X35Y10         LUT3 (Prop_lut3_I2_O)        0.332     4.034 r  GameEngine_u/new_block_u/block_out3__0_carry_i_1/O
                         net (fo=2, routed)           0.915     4.949    GameEngine_u/new_block_u/block_out3__0_carry_i_1_n_0
    SLICE_X35Y10         LUT4 (Prop_lut4_I3_O)        0.327     5.276 r  GameEngine_u/new_block_u/block_out3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.276    GameEngine_u/new_block_u/block_out3__0_carry_i_4_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.677 r  GameEngine_u/new_block_u/block_out3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.677    GameEngine_u/new_block_u/block_out3__0_carry_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.990 r  GameEngine_u/new_block_u/block_out3__0_carry__0/O[3]
                         net (fo=3, routed)           1.048     7.039    GameEngine_u/new_block_u/block_out3__0_carry__0_n_4
    SLICE_X32Y12         LUT3 (Prop_lut3_I2_O)        0.306     7.345 r  GameEngine_u/new_block_u/block_out3__23_carry_i_3/O
                         net (fo=1, routed)           0.000     7.345    GameEngine_u/new_block_u/block_out3__23_carry_i_3_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.746 r  GameEngine_u/new_block_u/block_out3__23_carry/CO[3]
                         net (fo=1, routed)           0.000     7.746    GameEngine_u/new_block_u/block_out3__23_carry_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.968 r  GameEngine_u/new_block_u/block_out3__23_carry__0/O[0]
                         net (fo=1, routed)           1.099     9.066    GameEngine_u/new_block_u/block_out3__23_carry__0_n_7
    SLICE_X38Y12         LUT6 (Prop_lut6_I3_O)        0.299     9.365 f  GameEngine_u/new_block_u/write_block[3]_i_3/O
                         net (fo=3, routed)           0.576     9.942    GameEngine_u/new_block_u/write_block[3]_i_3_n_0
    SLICE_X41Y12         LUT4 (Prop_lut4_I0_O)        0.124    10.066 f  GameEngine_u/new_block_u/write_block[0]_i_2/O
                         net (fo=2, routed)           0.571    10.636    GameEngine_u/new_block_u/write_block[0]_i_2_n_0
    SLICE_X42Y12         LUT4 (Prop_lut4_I2_O)        0.124    10.760 r  GameEngine_u/new_block_u/first_stage_ram_i_20/O
                         net (fo=2, routed)           0.448    11.208    Engine_FirstStage/engine_we
    SLICE_X44Y13         LUT4 (Prop_lut4_I3_O)        0.124    11.332 r  Engine_FirstStage/first_stage_ram_i_19/O
                         net (fo=19, routed)          1.289    12.622    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.746 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_0_0_i_1/O
                         net (fo=24, routed)          0.889    13.634    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/WE
    SLICE_X50Y4          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.452    -1.543    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/WCLK
    SLICE_X50Y4          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_1_1/SP.LOW/CLK

Slack:                    inf
  Source:                 GameEngine_u/plane_xpos_ofs_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_2_2/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.598ns  (logic 4.471ns (32.881%)  route 9.127ns (67.119%))
  Logic Levels:           16  (CARRY4=6 FDCE=1 LUT2=1 LUT3=2 LUT4=4 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDCE                         0.000     0.000 r  GameEngine_u/plane_xpos_ofs_reg[2]/C
    SLICE_X30Y5          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  GameEngine_u/plane_xpos_ofs_reg[2]/Q
                         net (fo=14, routed)          1.467     1.985    GameEngine_u/new_block_u/block_out3__23_carry_i_1_0[2]
    SLICE_X32Y9          LUT2 (Prop_lut2_I1_O)        0.124     2.109 r  GameEngine_u/new_block_u/block_out3__23_carry_i_10/O
                         net (fo=1, routed)           0.000     2.109    GameEngine_u/new_block_u/block_out3__23_carry_i_10_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.507 r  GameEngine_u/new_block_u/block_out3__23_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.507    GameEngine_u/new_block_u/block_out3__23_carry_i_2_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.841 r  GameEngine_u/new_block_u/block_out3__23_carry_i_1/O[1]
                         net (fo=9, routed)           0.861     3.702    GameEngine_u/new_block_u/block_out3__23_carry_i_1_n_6
    SLICE_X35Y10         LUT3 (Prop_lut3_I2_O)        0.332     4.034 r  GameEngine_u/new_block_u/block_out3__0_carry_i_1/O
                         net (fo=2, routed)           0.915     4.949    GameEngine_u/new_block_u/block_out3__0_carry_i_1_n_0
    SLICE_X35Y10         LUT4 (Prop_lut4_I3_O)        0.327     5.276 r  GameEngine_u/new_block_u/block_out3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.276    GameEngine_u/new_block_u/block_out3__0_carry_i_4_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.677 r  GameEngine_u/new_block_u/block_out3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.677    GameEngine_u/new_block_u/block_out3__0_carry_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.990 r  GameEngine_u/new_block_u/block_out3__0_carry__0/O[3]
                         net (fo=3, routed)           1.048     7.039    GameEngine_u/new_block_u/block_out3__0_carry__0_n_4
    SLICE_X32Y12         LUT3 (Prop_lut3_I2_O)        0.306     7.345 r  GameEngine_u/new_block_u/block_out3__23_carry_i_3/O
                         net (fo=1, routed)           0.000     7.345    GameEngine_u/new_block_u/block_out3__23_carry_i_3_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.746 r  GameEngine_u/new_block_u/block_out3__23_carry/CO[3]
                         net (fo=1, routed)           0.000     7.746    GameEngine_u/new_block_u/block_out3__23_carry_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.968 r  GameEngine_u/new_block_u/block_out3__23_carry__0/O[0]
                         net (fo=1, routed)           1.099     9.066    GameEngine_u/new_block_u/block_out3__23_carry__0_n_7
    SLICE_X38Y12         LUT6 (Prop_lut6_I3_O)        0.299     9.365 f  GameEngine_u/new_block_u/write_block[3]_i_3/O
                         net (fo=3, routed)           0.576     9.942    GameEngine_u/new_block_u/write_block[3]_i_3_n_0
    SLICE_X41Y12         LUT4 (Prop_lut4_I0_O)        0.124    10.066 f  GameEngine_u/new_block_u/write_block[0]_i_2/O
                         net (fo=2, routed)           0.571    10.636    GameEngine_u/new_block_u/write_block[0]_i_2_n_0
    SLICE_X42Y12         LUT4 (Prop_lut4_I2_O)        0.124    10.760 r  GameEngine_u/new_block_u/first_stage_ram_i_20/O
                         net (fo=2, routed)           0.448    11.208    Engine_FirstStage/engine_we
    SLICE_X44Y13         LUT4 (Prop_lut4_I3_O)        0.124    11.332 r  Engine_FirstStage/first_stage_ram_i_19/O
                         net (fo=19, routed)          1.337    12.669    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X53Y16         LUT6 (Prop_lut6_I1_O)        0.124    12.793 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1/O
                         net (fo=24, routed)          0.805    13.598    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_2_2/WE
    SLICE_X46Y11         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_2_2/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.445    -1.550    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_2_2/WCLK
    SLICE_X46Y11         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_2_2/DP.HIGH/CLK

Slack:                    inf
  Source:                 GameEngine_u/plane_xpos_ofs_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_2_2/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.598ns  (logic 4.471ns (32.881%)  route 9.127ns (67.119%))
  Logic Levels:           16  (CARRY4=6 FDCE=1 LUT2=1 LUT3=2 LUT4=4 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDCE                         0.000     0.000 r  GameEngine_u/plane_xpos_ofs_reg[2]/C
    SLICE_X30Y5          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  GameEngine_u/plane_xpos_ofs_reg[2]/Q
                         net (fo=14, routed)          1.467     1.985    GameEngine_u/new_block_u/block_out3__23_carry_i_1_0[2]
    SLICE_X32Y9          LUT2 (Prop_lut2_I1_O)        0.124     2.109 r  GameEngine_u/new_block_u/block_out3__23_carry_i_10/O
                         net (fo=1, routed)           0.000     2.109    GameEngine_u/new_block_u/block_out3__23_carry_i_10_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.507 r  GameEngine_u/new_block_u/block_out3__23_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.507    GameEngine_u/new_block_u/block_out3__23_carry_i_2_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.841 r  GameEngine_u/new_block_u/block_out3__23_carry_i_1/O[1]
                         net (fo=9, routed)           0.861     3.702    GameEngine_u/new_block_u/block_out3__23_carry_i_1_n_6
    SLICE_X35Y10         LUT3 (Prop_lut3_I2_O)        0.332     4.034 r  GameEngine_u/new_block_u/block_out3__0_carry_i_1/O
                         net (fo=2, routed)           0.915     4.949    GameEngine_u/new_block_u/block_out3__0_carry_i_1_n_0
    SLICE_X35Y10         LUT4 (Prop_lut4_I3_O)        0.327     5.276 r  GameEngine_u/new_block_u/block_out3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.276    GameEngine_u/new_block_u/block_out3__0_carry_i_4_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.677 r  GameEngine_u/new_block_u/block_out3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.677    GameEngine_u/new_block_u/block_out3__0_carry_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.990 r  GameEngine_u/new_block_u/block_out3__0_carry__0/O[3]
                         net (fo=3, routed)           1.048     7.039    GameEngine_u/new_block_u/block_out3__0_carry__0_n_4
    SLICE_X32Y12         LUT3 (Prop_lut3_I2_O)        0.306     7.345 r  GameEngine_u/new_block_u/block_out3__23_carry_i_3/O
                         net (fo=1, routed)           0.000     7.345    GameEngine_u/new_block_u/block_out3__23_carry_i_3_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.746 r  GameEngine_u/new_block_u/block_out3__23_carry/CO[3]
                         net (fo=1, routed)           0.000     7.746    GameEngine_u/new_block_u/block_out3__23_carry_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.968 r  GameEngine_u/new_block_u/block_out3__23_carry__0/O[0]
                         net (fo=1, routed)           1.099     9.066    GameEngine_u/new_block_u/block_out3__23_carry__0_n_7
    SLICE_X38Y12         LUT6 (Prop_lut6_I3_O)        0.299     9.365 f  GameEngine_u/new_block_u/write_block[3]_i_3/O
                         net (fo=3, routed)           0.576     9.942    GameEngine_u/new_block_u/write_block[3]_i_3_n_0
    SLICE_X41Y12         LUT4 (Prop_lut4_I0_O)        0.124    10.066 f  GameEngine_u/new_block_u/write_block[0]_i_2/O
                         net (fo=2, routed)           0.571    10.636    GameEngine_u/new_block_u/write_block[0]_i_2_n_0
    SLICE_X42Y12         LUT4 (Prop_lut4_I2_O)        0.124    10.760 r  GameEngine_u/new_block_u/first_stage_ram_i_20/O
                         net (fo=2, routed)           0.448    11.208    Engine_FirstStage/engine_we
    SLICE_X44Y13         LUT4 (Prop_lut4_I3_O)        0.124    11.332 r  Engine_FirstStage/first_stage_ram_i_19/O
                         net (fo=19, routed)          1.337    12.669    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X53Y16         LUT6 (Prop_lut6_I1_O)        0.124    12.793 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1/O
                         net (fo=24, routed)          0.805    13.598    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_2_2/WE
    SLICE_X46Y11         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_2_2/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         1.445    -1.550    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_2_2/WCLK
    SLICE_X46Y11         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_2_2/DP.LOW/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            board_divider/clk_div_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.383ns  (logic 0.210ns (8.794%)  route 2.173ns (91.206%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=517, routed)         2.173     2.383    board_divider/btnC
    SLICE_X36Y14         FDCE                                         f  board_divider/clk_div_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.827    -0.863    board_divider/clk_out2
    SLICE_X36Y14         FDCE                                         r  board_divider/clk_div_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Engine_FirstStage/backuped_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.422ns  (logic 0.210ns (8.652%)  route 2.212ns (91.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=517, routed)         2.212     2.422    Engine_FirstStage/btnC
    SLICE_X37Y13         FDCE                                         f  Engine_FirstStage/backuped_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.827    -0.863    Engine_FirstStage/CLK
    SLICE_X37Y13         FDCE                                         r  Engine_FirstStage/backuped_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Engine_FirstStage/saving_addr_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.525ns  (logic 0.210ns (8.297%)  route 2.316ns (91.703%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=517, routed)         2.316     2.525    Engine_FirstStage/btnC
    SLICE_X47Y13         FDCE                                         f  Engine_FirstStage/saving_addr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.829    -0.861    Engine_FirstStage/CLK
    SLICE_X47Y13         FDCE                                         r  Engine_FirstStage/saving_addr_reg[10]/C

Slack:                    inf
  Source:                 GameEngine_u/player_xpos_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.572ns  (logic 0.777ns (30.209%)  route 1.795ns (69.791%))
  Logic Levels:           10  (CARRY4=2 FDPE=1 LUT2=2 LUT4=3 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDPE                         0.000     0.000 r  GameEngine_u/player_xpos_reg[4]/C
    SLICE_X30Y11         FDPE (Prop_fdpe_C_Q)         0.148     0.148 r  GameEngine_u/player_xpos_reg[4]/Q
                         net (fo=19, routed)          0.141     0.289    GameEngine_u/new_block_u/block_out3__0_carry__1_i_5_0[4]
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.098     0.387 r  GameEngine_u/new_block_u/block_out3__23_carry_i_8/O
                         net (fo=1, routed)           0.000     0.387    GameEngine_u/new_block_u/block_out3__23_carry_i_8_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.457 r  GameEngine_u/new_block_u/block_out3__23_carry_i_1/O[0]
                         net (fo=9, routed)           0.233     0.690    GameEngine_u/new_block_u/block_out3__23_carry_i_1_n_7
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.107     0.797 r  GameEngine_u/new_block_u/block_out3__23_carry_i_4/O
                         net (fo=1, routed)           0.000     0.797    GameEngine_u/new_block_u/block_out3__23_carry_i_4_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.863 r  GameEngine_u/new_block_u/block_out3__23_carry/O[2]
                         net (fo=1, routed)           0.289     1.152    GameEngine_u/new_block_u/block_out3__23_carry_n_5
    SLICE_X38Y12         LUT6 (Prop_lut6_I0_O)        0.108     1.260 f  GameEngine_u/new_block_u/write_block[3]_i_3/O
                         net (fo=3, routed)           0.209     1.470    GameEngine_u/new_block_u/write_block[3]_i_3_n_0
    SLICE_X41Y12         LUT4 (Prop_lut4_I0_O)        0.045     1.515 f  GameEngine_u/new_block_u/write_block[0]_i_2/O
                         net (fo=2, routed)           0.195     1.709    GameEngine_u/new_block_u/write_block[0]_i_2_n_0
    SLICE_X42Y12         LUT4 (Prop_lut4_I2_O)        0.045     1.754 r  GameEngine_u/new_block_u/first_stage_ram_i_20/O
                         net (fo=2, routed)           0.168     1.922    Engine_FirstStage/engine_we
    SLICE_X44Y13         LUT4 (Prop_lut4_I3_O)        0.045     1.967 r  Engine_FirstStage/first_stage_ram_i_19/O
                         net (fo=19, routed)          0.416     2.384    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X53Y19         LUT6 (Prop_lut6_I5_O)        0.045     2.429 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_0_0_i_1/O
                         net (fo=24, routed)          0.143     2.572    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/WE
    SLICE_X52Y19         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.827    -0.863    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/WCLK
    SLICE_X52Y19         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/DP.HIGH/CLK

Slack:                    inf
  Source:                 GameEngine_u/player_xpos_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.572ns  (logic 0.777ns (30.209%)  route 1.795ns (69.791%))
  Logic Levels:           10  (CARRY4=2 FDPE=1 LUT2=2 LUT4=3 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDPE                         0.000     0.000 r  GameEngine_u/player_xpos_reg[4]/C
    SLICE_X30Y11         FDPE (Prop_fdpe_C_Q)         0.148     0.148 r  GameEngine_u/player_xpos_reg[4]/Q
                         net (fo=19, routed)          0.141     0.289    GameEngine_u/new_block_u/block_out3__0_carry__1_i_5_0[4]
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.098     0.387 r  GameEngine_u/new_block_u/block_out3__23_carry_i_8/O
                         net (fo=1, routed)           0.000     0.387    GameEngine_u/new_block_u/block_out3__23_carry_i_8_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.457 r  GameEngine_u/new_block_u/block_out3__23_carry_i_1/O[0]
                         net (fo=9, routed)           0.233     0.690    GameEngine_u/new_block_u/block_out3__23_carry_i_1_n_7
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.107     0.797 r  GameEngine_u/new_block_u/block_out3__23_carry_i_4/O
                         net (fo=1, routed)           0.000     0.797    GameEngine_u/new_block_u/block_out3__23_carry_i_4_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.863 r  GameEngine_u/new_block_u/block_out3__23_carry/O[2]
                         net (fo=1, routed)           0.289     1.152    GameEngine_u/new_block_u/block_out3__23_carry_n_5
    SLICE_X38Y12         LUT6 (Prop_lut6_I0_O)        0.108     1.260 f  GameEngine_u/new_block_u/write_block[3]_i_3/O
                         net (fo=3, routed)           0.209     1.470    GameEngine_u/new_block_u/write_block[3]_i_3_n_0
    SLICE_X41Y12         LUT4 (Prop_lut4_I0_O)        0.045     1.515 f  GameEngine_u/new_block_u/write_block[0]_i_2/O
                         net (fo=2, routed)           0.195     1.709    GameEngine_u/new_block_u/write_block[0]_i_2_n_0
    SLICE_X42Y12         LUT4 (Prop_lut4_I2_O)        0.045     1.754 r  GameEngine_u/new_block_u/first_stage_ram_i_20/O
                         net (fo=2, routed)           0.168     1.922    Engine_FirstStage/engine_we
    SLICE_X44Y13         LUT4 (Prop_lut4_I3_O)        0.045     1.967 r  Engine_FirstStage/first_stage_ram_i_19/O
                         net (fo=19, routed)          0.416     2.384    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X53Y19         LUT6 (Prop_lut6_I5_O)        0.045     2.429 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_0_0_i_1/O
                         net (fo=24, routed)          0.143     2.572    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/WE
    SLICE_X52Y19         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.827    -0.863    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/WCLK
    SLICE_X52Y19         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/DP.LOW/CLK

Slack:                    inf
  Source:                 GameEngine_u/player_xpos_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.572ns  (logic 0.777ns (30.209%)  route 1.795ns (69.791%))
  Logic Levels:           10  (CARRY4=2 FDPE=1 LUT2=2 LUT4=3 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDPE                         0.000     0.000 r  GameEngine_u/player_xpos_reg[4]/C
    SLICE_X30Y11         FDPE (Prop_fdpe_C_Q)         0.148     0.148 r  GameEngine_u/player_xpos_reg[4]/Q
                         net (fo=19, routed)          0.141     0.289    GameEngine_u/new_block_u/block_out3__0_carry__1_i_5_0[4]
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.098     0.387 r  GameEngine_u/new_block_u/block_out3__23_carry_i_8/O
                         net (fo=1, routed)           0.000     0.387    GameEngine_u/new_block_u/block_out3__23_carry_i_8_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.457 r  GameEngine_u/new_block_u/block_out3__23_carry_i_1/O[0]
                         net (fo=9, routed)           0.233     0.690    GameEngine_u/new_block_u/block_out3__23_carry_i_1_n_7
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.107     0.797 r  GameEngine_u/new_block_u/block_out3__23_carry_i_4/O
                         net (fo=1, routed)           0.000     0.797    GameEngine_u/new_block_u/block_out3__23_carry_i_4_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.863 r  GameEngine_u/new_block_u/block_out3__23_carry/O[2]
                         net (fo=1, routed)           0.289     1.152    GameEngine_u/new_block_u/block_out3__23_carry_n_5
    SLICE_X38Y12         LUT6 (Prop_lut6_I0_O)        0.108     1.260 f  GameEngine_u/new_block_u/write_block[3]_i_3/O
                         net (fo=3, routed)           0.209     1.470    GameEngine_u/new_block_u/write_block[3]_i_3_n_0
    SLICE_X41Y12         LUT4 (Prop_lut4_I0_O)        0.045     1.515 f  GameEngine_u/new_block_u/write_block[0]_i_2/O
                         net (fo=2, routed)           0.195     1.709    GameEngine_u/new_block_u/write_block[0]_i_2_n_0
    SLICE_X42Y12         LUT4 (Prop_lut4_I2_O)        0.045     1.754 r  GameEngine_u/new_block_u/first_stage_ram_i_20/O
                         net (fo=2, routed)           0.168     1.922    Engine_FirstStage/engine_we
    SLICE_X44Y13         LUT4 (Prop_lut4_I3_O)        0.045     1.967 r  Engine_FirstStage/first_stage_ram_i_19/O
                         net (fo=19, routed)          0.416     2.384    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X53Y19         LUT6 (Prop_lut6_I5_O)        0.045     2.429 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_0_0_i_1/O
                         net (fo=24, routed)          0.143     2.572    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/WE
    SLICE_X52Y19         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.827    -0.863    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/WCLK
    SLICE_X52Y19         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/SP.HIGH/CLK

Slack:                    inf
  Source:                 GameEngine_u/player_xpos_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.572ns  (logic 0.777ns (30.209%)  route 1.795ns (69.791%))
  Logic Levels:           10  (CARRY4=2 FDPE=1 LUT2=2 LUT4=3 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDPE                         0.000     0.000 r  GameEngine_u/player_xpos_reg[4]/C
    SLICE_X30Y11         FDPE (Prop_fdpe_C_Q)         0.148     0.148 r  GameEngine_u/player_xpos_reg[4]/Q
                         net (fo=19, routed)          0.141     0.289    GameEngine_u/new_block_u/block_out3__0_carry__1_i_5_0[4]
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.098     0.387 r  GameEngine_u/new_block_u/block_out3__23_carry_i_8/O
                         net (fo=1, routed)           0.000     0.387    GameEngine_u/new_block_u/block_out3__23_carry_i_8_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.457 r  GameEngine_u/new_block_u/block_out3__23_carry_i_1/O[0]
                         net (fo=9, routed)           0.233     0.690    GameEngine_u/new_block_u/block_out3__23_carry_i_1_n_7
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.107     0.797 r  GameEngine_u/new_block_u/block_out3__23_carry_i_4/O
                         net (fo=1, routed)           0.000     0.797    GameEngine_u/new_block_u/block_out3__23_carry_i_4_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.863 r  GameEngine_u/new_block_u/block_out3__23_carry/O[2]
                         net (fo=1, routed)           0.289     1.152    GameEngine_u/new_block_u/block_out3__23_carry_n_5
    SLICE_X38Y12         LUT6 (Prop_lut6_I0_O)        0.108     1.260 f  GameEngine_u/new_block_u/write_block[3]_i_3/O
                         net (fo=3, routed)           0.209     1.470    GameEngine_u/new_block_u/write_block[3]_i_3_n_0
    SLICE_X41Y12         LUT4 (Prop_lut4_I0_O)        0.045     1.515 f  GameEngine_u/new_block_u/write_block[0]_i_2/O
                         net (fo=2, routed)           0.195     1.709    GameEngine_u/new_block_u/write_block[0]_i_2_n_0
    SLICE_X42Y12         LUT4 (Prop_lut4_I2_O)        0.045     1.754 r  GameEngine_u/new_block_u/first_stage_ram_i_20/O
                         net (fo=2, routed)           0.168     1.922    Engine_FirstStage/engine_we
    SLICE_X44Y13         LUT4 (Prop_lut4_I3_O)        0.045     1.967 r  Engine_FirstStage/first_stage_ram_i_19/O
                         net (fo=19, routed)          0.416     2.384    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X53Y19         LUT6 (Prop_lut6_I5_O)        0.045     2.429 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_0_0_i_1/O
                         net (fo=24, routed)          0.143     2.572    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/WE
    SLICE_X52Y19         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.827    -0.863    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/WCLK
    SLICE_X52Y19         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/SP.LOW/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Engine_FirstStage/saving_addr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.638ns  (logic 0.210ns (7.943%)  route 2.428ns (92.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=517, routed)         2.428     2.638    Engine_FirstStage/btnC
    SLICE_X45Y14         FDCE                                         f  Engine_FirstStage/saving_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.829    -0.861    Engine_FirstStage/CLK
    SLICE_X45Y14         FDCE                                         r  Engine_FirstStage/saving_addr_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Engine_FirstStage/saving_addr_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.638ns  (logic 0.210ns (7.943%)  route 2.428ns (92.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=517, routed)         2.428     2.638    Engine_FirstStage/btnC
    SLICE_X45Y14         FDCE                                         f  Engine_FirstStage/saving_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.829    -0.861    Engine_FirstStage/CLK
    SLICE_X45Y14         FDCE                                         r  Engine_FirstStage/saving_addr_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Engine_FirstStage/saving_addr_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.638ns  (logic 0.210ns (7.943%)  route 2.428ns (92.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=517, routed)         2.428     2.638    Engine_FirstStage/btnC
    SLICE_X45Y14         FDCE                                         f  Engine_FirstStage/saving_addr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=454, routed)         0.829    -0.861    Engine_FirstStage/CLK
    SLICE_X45Y14         FDCE                                         r  Engine_FirstStage/saving_addr_reg[5]/C





