$date
	Wed Jan 24 14:12:27 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module logic_tb $end
$var wire 1 ! h $end
$var wire 1 " g $end
$var wire 1 # f $end
$var reg 1 $ x1 $end
$var reg 1 % x2 $end
$var reg 1 & x3 $end
$var reg 1 ' x4 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
1&
0%
1$
1#
1"
1!
$end
#10
0!
1'
1%
0$
#20
