
---------- Begin Simulation Statistics ----------
final_tick                               586772316500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 188046                       # Simulator instruction rate (inst/s)
host_mem_usage                                 863124                       # Number of bytes of host memory used
host_op_rate                                   199429                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5583.75                       # Real time elapsed on the host
host_tick_rate                              105085777                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1050000007                       # Number of instructions simulated
sim_ops                                    1113561843                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.586772                       # Number of seconds simulated
sim_ticks                                586772316500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    1                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 1                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 1                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       2                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                         6                       # number of cc regfile reads
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branches                          0                       # Number of branches committed
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.commitSquashedInsts              44                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                    4                       # Number of instructions committed
system.cpu.commit.committedOps                      4                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples           79                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.050633                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.354413                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0           77     97.47%     97.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            1      1.27%     98.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            0      0.00%     98.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            1      1.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            3                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total           79                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.int_insts                         4                       # Number of committed integer instructions.
system.cpu.commit.loads                             1                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                3     75.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               1     25.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total                 4                       # Class of committed instruction
system.cpu.commit.refs                              1                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                           4                       # Number of Instructions Simulated
system.cpu.committedOps                             4                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                             138.000000                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                       138.000000                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                     5                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                     1                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                    1                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                     48                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                       72                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                         7                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                      2                       # Number of cycles decode is squashing
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                           2                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                         6                       # Number of cache lines fetched
system.cpu.fetch.Cycles                             7                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                     3                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                             35                       # Number of instructions fetch has processed
system.cpu.fetch.PendingDrainCycles                10                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.SquashCycles                       5                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.003623                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles                 67                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.rate                        0.063406                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                 86                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.558140                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.962020                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                       79     91.86%     91.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        0      0.00%     91.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        0      0.00%     91.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        1      1.16%     93.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0      0.00%     93.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        1      1.16%     94.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        0      0.00%     94.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0      0.00%     94.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        5      5.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                   86                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                             466                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                    0                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                        1                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.085145                       # Inst execution rate
system.cpu.iew.exec_refs                           16                       # number of memory reference insts executed
system.cpu.iew.exec_stores                         14                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                       5                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                     2                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                   14                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                  48                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                     2                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                    47                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                      2                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads            1                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores           14                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                        31                       # num instructions consuming a value
system.cpu.iew.wb_count                            46                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.580645                       # average fanout of values written-back
system.cpu.iew.wb_producers                        18                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.083333                       # insts written-back per cycle
system.cpu.iew.wb_sent                             46                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                      100                       # number of integer regfile reads
system.cpu.int_regfile_writes                      32                       # number of integer regfile writes
system.cpu.ipc                               0.007246                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.007246                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                    31     65.96%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     65.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    2      4.26%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                  14     29.79%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                     47                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           2                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.042553                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     2    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                     49                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads                182                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses           46                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes                92                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                         48                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                        47                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined              44                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined            2                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples            86                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.546512                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.492388                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                  73     84.88%     84.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   2      2.33%     87.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   2      2.33%     89.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   3      3.49%     93.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   2      2.33%     95.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   1      1.16%     96.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   2      2.33%     98.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   1      1.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total              86                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.085145                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                    2                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                  14                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                      40                       # number of misc regfile reads
system.cpu.numCycles                              552                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                       5                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                     4                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                       72                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                    58                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                     48                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                  33                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                         7                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                      2                       # Number of cycles rename is squashing
system.cpu.rename.UndoneMaps                       29                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups               58                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                          126                       # The number of ROB reads
system.cpu.rob.rob_writes                         102                       # The number of ROB writes
system.cpu.timesIdled                               4                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       44                       # number of vector regfile reads
system.cpu.workload.numSyscalls                   189                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8543550                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17120074                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                  11450205                       # Number of branches fetched
system.switch_cpus.committedInsts            50000002                       # Number of instructions committed
system.switch_cpus.committedOps              51221247                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    2                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction             0.000014                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    2                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction         0.999986                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                629456023                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       629447376.689663                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads     32799993                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes     32153335                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts     10946820                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls              253503                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles        8646.310337                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses      40635960                       # Number of integer alu accesses
system.switch_cpus.num_int_insts             40635960                       # number of integer instructions
system.switch_cpus.num_int_register_reads     79285348                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes     30317905                       # number of times the integer registers were written
system.switch_cpus.num_load_insts             3227804                       # Number of load instructions
system.switch_cpus.num_mem_refs              13123698                       # number of memory refs
system.switch_cpus.num_store_insts            9895894                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses         16049                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                16049                       # number of vector instructions
system.switch_cpus.num_vec_register_reads        20265                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes        11358                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass           703      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu          38045099     74.21%     74.21% # Class of executed instruction
system.switch_cpus.op_class::IntMult            78989      0.15%     74.37% # Class of executed instruction
system.switch_cpus.op_class::IntDiv              7585      0.01%     74.38% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     74.38% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               4      0.00%     74.38% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt              12      0.00%     74.38% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              4      0.00%     74.38% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     74.38% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               4      0.00%     74.38% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc             33      0.00%     74.38% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     74.38% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd             1432      0.00%     74.39% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     74.39% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu             2828      0.01%     74.39% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp             2804      0.01%     74.40% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     74.40% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc            2152      0.00%     74.40% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     74.40% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     74.40% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     74.40% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     74.40% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     74.40% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     74.40% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     74.40% # Class of executed instruction
system.switch_cpus.op_class::MemRead          3227804      6.30%     80.70% # Class of executed instruction
system.switch_cpus.op_class::MemWrite         9895894     19.30%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total           51265347                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    98.834543                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits     123728957                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups    125187969                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          295                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     13178533                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    228997123                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      1820481                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      1828812                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses         8331                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     272693464                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      10786249                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted       220919                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       521975884                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      487186140                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     12862631                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        192875864                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     54737486                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          198                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    226611578                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1001161101                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1063501692                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    505798298                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.102620                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.706843                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    210481280     41.61%     41.61% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     97089484     19.20%     60.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     48925629      9.67%     70.48% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     32215200      6.37%     76.85% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     17375879      3.44%     80.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     14203489      2.81%     83.09% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     21894456      4.33%     87.42% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      8875395      1.75%     89.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     54737486     10.82%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    505798298                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      7604462                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       921333555                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           183049372                       # Number of loads committed
system.switch_cpus_1.commit.membars               136                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass          777      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    797785261     75.01%     75.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult      4989244      0.47%     75.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv       484964      0.05%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            3      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt           11      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            3      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            3      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc           38      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd         1562      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu         3126      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp         3108      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc         2348      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    183049372     17.21%     92.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     77181872      7.26%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1063501692                       # Class of committed instruction
system.switch_cpus_1.commit.refs            260231244                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts           16386                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1062340592                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.544075                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.544075                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles     52046469                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred       323039                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved    120186921                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts   1401293624                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      206131381                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       263075008                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     12890864                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts       445326                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles      6660568                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches         272693464                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       185504750                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           310209141                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      5089401                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          134                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1369329406                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          116                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          322                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      26413612                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.501205                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    217387775                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    136335687                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.516801                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    540804294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.672763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.204104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      259255472     47.94%     47.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       34157181      6.32%     54.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       37220433      6.88%     61.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       22402326      4.14%     65.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       26087244      4.82%     70.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       23124434      4.28%     74.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       24713384      4.57%     78.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        9365447      1.73%     80.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      104478373     19.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    540804294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               3270957                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     14631900                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      214626027                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop             1754325                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.190036                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          290095096                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         82526035                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      22128332                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    221919639                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts          243                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      4927526                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     88444076                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1290068677                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    207569061                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     22525833                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1191544490                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         9971                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents      2660735                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     12890864                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      2668389                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        27328                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      5144596                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        76227                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        39069                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads       370648                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     38870261                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     11262201                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        39069                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      7759416                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      6872484                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      1314523091                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1179993625                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.555371                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       730048046                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.168806                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1183253860                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1350411485                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     909387694                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.837981                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.837981                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass          847      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    910755956     75.02%     75.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult      5438845      0.45%     75.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv       512863      0.04%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            3      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt           11      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            3      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            3      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc           38      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd         1618      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu         3232      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp         3208      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc         2483      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     75.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    213697208     17.60%     93.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     83654005      6.89%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1214070323                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          13085966                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.010779                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       8157612     62.34%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult          443      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             8      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            1      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            6      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      3728234     28.49%     90.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite      1199662      9.17%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1227138315                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   2982588664                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1179976687                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1514305131                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1288314109                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1214070323                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded          243                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    225973741                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       592915                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved           45                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    176999243                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    540804294                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.244935                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.145629                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    169846556     31.41%     31.41% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     72485739     13.40%     44.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     76636036     14.17%     58.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     76373737     14.12%     73.10% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     49720212      9.19%     82.30% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     38200835      7.06%     89.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     40498160      7.49%     96.85% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     10026834      1.85%     98.70% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      7016185      1.30%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    540804294                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.231438                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses        17127                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads        35157                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses        16938                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes        19818                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      4614100                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      4375649                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    221919639                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     88444076                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     698007833                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes          565                       # number of misc regfile writes
system.switch_cpus_1.numCycles              544075251                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      30415116                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   1252266676                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents       216949                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      213777120                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents      2413830                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1072539                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2167627675                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1363423809                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1615931942                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       261078622                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     18857284                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     12890864                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     22621532                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      363665243                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups   1543570867                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        21036                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          760                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts         7696482                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts          264                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_rename_lookups        23704                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads         1741173185                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        2615573573                       # The number of ROB writes
system.switch_cpus_1.timesIdled                784555                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads          21715                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes         13063                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          755                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10924253                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1478                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     21850043                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1479                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             272059                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8492608                       # Transaction distribution
system.membus.trans_dist::CleanEvict            50942                       # Transaction distribution
system.membus.trans_dist::ReadExReq             52740                       # Transaction distribution
system.membus.trans_dist::ReadExResp            52740                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        272059                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       8251725                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17444873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17444873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    564314048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               564314048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8576524                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8576524    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8576524                       # Request fanout histogram
system.membus.reqLayer0.occupancy         51153096000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1778110000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 586772316500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 586772316500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 586772316500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 586772316500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 586772316500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 586772316500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 586772316500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 586772316500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 586772316500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 586772316500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 586772316500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2219359                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     17634170                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1474205                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          360895                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             11                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           446665                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          446665                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1474725                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       744634                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      8259764                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      8259764                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4423639                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     28352187                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              32775826                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    188730496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    661303104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              850033600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8545042                       # Total snoops (count)
system.tol2bus.snoopTraffic                 543527936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         19470825                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000115                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010732                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               19468585     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2239      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           19470825                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        21540788500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5916898375                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2212619933                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 586772316500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst        23145                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        12676                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.inst      1449494                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       855894                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2341209                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst        23145                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        12676                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.inst      1449494                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       855894                       # number of overall hits
system.l2.overall_hits::total                 2341209                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1272                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        42340                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.inst          793                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       280387                       # number of demand (read+write) misses
system.l2.demand_misses::total                 324799                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 5                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1272                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        42340                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.inst          793                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       280387                       # number of overall misses
system.l2.overall_misses::total                324799                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst       379500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data       186500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.inst    105723500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   3433885000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.inst     76040500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  26267533000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29883748000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst       379500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data       186500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    105723500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   3433885000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     76040500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  26267533000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29883748000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst        24417                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        55016                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.inst      1450287                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1136281                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2666008                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        24417                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        55016                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst      1450287                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1136281                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2666008                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.052095                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.769594                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.000547                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.246759                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.121830                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.052095                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.769594                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.000547                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.246759                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.121830                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst        75900                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data        93250                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83115.959119                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81102.621634                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 95889.659521                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 93683.134382                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92006.896573                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst        75900                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data        93250                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83115.959119                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81102.621634                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 95889.659521                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 93683.134382                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92006.896573                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8492608                       # number of writebacks
system.l2.writebacks::total                   8492608                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.inst         1272                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        42340                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.inst          793                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       280387                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            324799                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1272                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        42340                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          793                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       280387                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           324799                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst       329500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data       166500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     93003500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   3010485000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     68110500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  23463663000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  26635758000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst       329500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data       166500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     93003500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   3010485000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     68110500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  23463663000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  26635758000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.052095                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.769594                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000547                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.246759                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.121830                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.052095                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.769594                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000547                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.246759                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.121830                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        65900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data        83250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73115.959119                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71102.621634                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 85889.659521                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 83683.134382                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82006.896573                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        65900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data        83250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73115.959119                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71102.621634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 85889.659521                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 83683.134382                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82006.896573                       # average overall mshr miss latency
system.l2.replacements                        8545026                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9141562                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9141562                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9141562                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9141562                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1474195                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1474195                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1474195                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1474195                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data           11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus_1.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               11                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data         6074                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus_1.data       387851                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                393925                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        37940                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus_1.data        14800                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               52740                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   3040209500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   1230666000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4270875500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        44014                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus_1.data       402651                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            446665                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.861998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.036756                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.118075                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80132.037428                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 83153.108108                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80979.816079                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        37940                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        14800                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          52740                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2660809500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   1082666000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3743475500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.861998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.036756                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.118075                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70132.037428                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 73153.108108                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70979.816079                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst        23145                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst      1449494                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1472639                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1272                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          793                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2070                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst       379500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    105723500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     76040500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    182143500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            5                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        24417                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst      1450287                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1474709                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.052095                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.000547                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001404                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst        75900                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83115.959119                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 95889.659521                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87992.028986                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1272                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          793                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2070                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst       329500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     93003500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     68110500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    161443500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.052095                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.000547                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001404                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        65900                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73115.959119                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 85889.659521                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77992.028986                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         6602                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus_1.data       468043                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            474645                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         4400                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus_1.data       265587                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          269989                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data       186500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    393675500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data  25036867000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  25430729000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        11002                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data       733630                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        744634                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.399927                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.362018                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.362579                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data        93250                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 89471.704545                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 94269.926615                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94191.722626                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data            2                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         4400                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data       265587                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       269989                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data       166500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    349675500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  22380997000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  22730839000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.399927                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.362018                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.362579                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        83250                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 79471.704545                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 84269.926615                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84191.722626                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.switch_cpus_1.data         8034                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              8039                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus.data      8251698                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.switch_cpus_1.data           27                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total         8251725                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus.data      8251703                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.switch_cpus_1.data         8061                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       8259764                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus.data     0.999999                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.switch_cpus_1.data     0.003349                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999027                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus.data      8251698                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.switch_cpus_1.data           27                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total      8251725                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus.data 152656416000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus_1.data       519500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total 152656935500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus.data     0.999999                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus_1.data     0.003349                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999027                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus.data 18500.000364                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus_1.data 19240.740741                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18500.002787                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 586772316500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32677.937690                       # Cycle average of tags in use
system.l2.tags.total_refs                    13598288                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8585833                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.583805                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   16532.867984                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.018643                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.007538                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   126.263981                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2421.228560                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst    56.915209                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data 13540.635775                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.504543                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003853                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.073890                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.001737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.413227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997252                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          166                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1033                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9707                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        21843                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 183385961                       # Number of tag accesses
system.l2.tags.data_accesses                183385961                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 586772316500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        81408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      2709760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        50752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     17944768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           20787136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        81408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        50752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        132480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    543526912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       543526912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        42340                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          793                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       280387                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              324799                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      8492608                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8492608                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst               545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data               218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       138739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data      4618077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.inst        86494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     30582165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              35426238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst          545                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       138739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        86494                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           225778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      926299515                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            926299515                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      926299515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst              545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data              218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       138739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data      4618077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        86494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     30582165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            961725753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8492608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples         5.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1272.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     42340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       793.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    280337.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002845860500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       404083                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       404083                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7981570                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            8205628                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      324799                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8492608                       # Number of write requests accepted
system.mem_ctrls.readBursts                    324799                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8492608                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     50                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             20185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             20823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             20074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             20231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             20869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             20501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             20130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             20649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            19921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            19885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            20144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            20307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            20488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            20192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            530645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            531141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            530570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            530588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            531059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            531004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            530727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            530931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            531210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            530827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           530557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           530448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           530679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           530703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           530810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           530686                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.49                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7142212500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1623745000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13231256250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21993.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40743.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    51341                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7706516                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 15.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                324799                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8492608                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  217966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  101446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 399484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 456202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 493349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 487875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 638124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 520906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 460363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 481809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 540834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 430874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 545877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 425201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 450534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 429141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 423538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 425063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 420169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 409213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1059477                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    532.630134                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   260.264841                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   467.353670                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       489729     46.22%     46.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        27911      2.63%     48.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11407      1.08%     49.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11638      1.10%     51.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5150      0.49%     51.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14289      1.35%     52.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7703      0.73%     53.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12276      1.16%     54.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       479374     45.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1059477                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       404083                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       0.803647                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.437240                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        404082    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        404083                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       404083                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      21.016932                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.907831                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.325463                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4029      1.00%      1.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              364      0.09%      1.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7559      1.87%      2.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            76290     18.88%     21.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            38825      9.61%     31.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21           197707     48.93%     80.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22            35105      8.69%     89.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23            26667      6.60%     95.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              693      0.17%     95.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25             1337      0.33%     96.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26             1451      0.36%     96.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27             1309      0.32%     96.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28             1842      0.46%     97.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29              885      0.22%     97.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30             2642      0.65%     98.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31              288      0.07%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32             3634      0.90%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33               10      0.00%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34             3422      0.85%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35               23      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        404083                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               20783936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               543525440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                20787136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            543526912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        35.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       926.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     35.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    926.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  586771733500                       # Total gap between requests
system.mem_ctrls.avgGap                      66546.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst          320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        81408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      2709760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        50752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     17941568                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    543525440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 545.356334989945                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 218.142533995978                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 138738.651621441997                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 4618077.444694854319                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 86493.514729405273                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 30576711.776415243745                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 926297006.038116455078                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst            5                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1272                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        42340                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          793                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       280387                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      8492608                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst       123500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data        83750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     40807250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   1282620250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     35314000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  11872307500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14170132682250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24700.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41875.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32081.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30293.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     44532.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     42342.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1668525.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3772397580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2005076865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1155958860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        22163702400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46319270400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     165298821240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      86121562560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       326836789905                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        557.007856                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 221301065000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19593600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 345877651500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3792268200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2015638350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1162749000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        22167591300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46319270400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     165608456070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      85860817440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       326926790760                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        557.161239                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 220606438000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19593600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 346572278500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 586772316500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.switch_cpus.inst     50019685                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    183961200                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        233980885                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst     50019685                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    183961200                       # number of overall hits
system.cpu.icache.overall_hits::total       233980885                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            6                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        24417                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst      1543547                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1567970                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            6                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        24417                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst      1543547                       # number of overall misses
system.cpu.icache.overall_misses::total       1567970                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst       479500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    410133000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst  19690111993                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  20100724493                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst       479500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    410133000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst  19690111993                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  20100724493                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            6                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     50044102                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    185504747                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    235548855                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            6                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     50044102                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    185504747                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    235548855                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000488                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.008321                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006657                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000488                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.008321                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006657                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79916.666667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 16797.026662                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 12756.405858                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12819.584873                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79916.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 16797.026662                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 12756.405858                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12819.584873                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          880                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                53                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    16.603774                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1474205                       # number of writebacks
system.cpu.icache.writebacks::total           1474205                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        93244                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        93245                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        93244                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        93245                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst            5                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        24417                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst      1450303                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1474725                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst            5                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        24417                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst      1450303                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1474725                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       387000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    385716000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst  17643341493                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  18029444493                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       387000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    385716000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst  17643341493                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  18029444493                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.833333                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000488                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.007818                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006261                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.833333                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000488                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.007818                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006261                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        77400                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 15797.026662                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12165.279595                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12225.631554                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        77400                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 15797.026662                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12165.279595                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12225.631554                       # average overall mshr miss latency
system.cpu.icache.replacements                1474205                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     50019685                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    183961200                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       233980885                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            6                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        24417                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst      1543547                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1567970                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       479500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    410133000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst  19690111993                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  20100724493                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            6                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     50044102                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    185504747                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    235548855                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000488                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.008321                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006657                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79916.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 16797.026662                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 12756.405858                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12819.584873                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        93244                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        93245                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            5                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        24417                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst      1450303                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1474725                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       387000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    385716000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst  17643341493                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  18029444493                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.833333                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000488                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.007818                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006261                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        77400                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 15797.026662                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12165.279595                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12225.631554                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 586772316500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           438.434682                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           235455610                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1474725                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            159.660689                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.180858                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   242.240868                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst   195.012956                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.002306                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.473127                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.380885                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.856318                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          190                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          207                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         472572435                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        472572435                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 586772316500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 586772316500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 586772316500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 586772316500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 586772316500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      4779182                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    276528996                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        281308178                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4779199                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    276528996                       # number of overall hits
system.cpu.dcache.overall_hits::total       281308195                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8306716                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      3083886                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11390604                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8306719                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      3083886                       # number of overall misses
system.cpu.dcache.overall_misses::total      11390607                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data       191500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 259507110000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  81418160705                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 340925462205                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data       191500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 259507110000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  81418160705                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 340925462205                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13085898                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    279612882                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    292698782                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13085918                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    279612882                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    292698802                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.634784                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.011029                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038916                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.634783                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.011029                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038916                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        95750                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 31240.638298                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 26401.157729                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29930.411259                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        95750                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 31240.627015                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 26401.157729                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29930.403376                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       306049                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          249                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             28457                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.754788                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           83                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      9141562                       # number of writebacks
system.cpu.dcache.writebacks::total           9141562                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      1939533                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1939534                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      1939533                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1939534                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data            2                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      8306715                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1144353                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9451070                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data            2                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      8306718                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1144353                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9451073                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data       189500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 251200318000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  37245646649                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 288446154149                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data       189500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 251200587000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  37245646649                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 288446423149                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.634784                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.004093                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.032289                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.634783                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.004093                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.032289                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        94750                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 30240.632789                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 32547.340418                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30519.946858                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        94750                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 30240.654251                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 32547.340418                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30519.965632                       # average overall mshr miss latency
system.cpu.dcache.replacements                9450039                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3220441                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    200949275                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       204169716                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        10999                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      1318475                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1329476                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       191500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    490269000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  57847512000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  58337972500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3231440                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    202267750                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    205499192                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.003404                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.006518                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006469                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        95750                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 44573.961269                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 43874.561141                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43880.425446                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       584837                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       584838                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data            2                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        10998                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       733638                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       744638                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       189500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    479194000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  31116918500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  31596302000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.003403                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.003627                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003624                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        94750                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 43571.012911                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 42414.540277                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42431.761473                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1558734                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     75579721                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       77138455                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        44014                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      1765402                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1809416                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3214133500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  23570437205                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26784570705                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1602748                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     77345123                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     78947871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.027462                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.022825                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022919                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 73025.253328                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 13351.314434                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14802.881540                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data      1354696                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1354696                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        44014                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       410706                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       454720                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3170119500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   6128525649                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9298645149                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.027462                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.005310                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005760                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 72025.253328                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 14921.928701                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20449.166848                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data           17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data           20                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           20                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.150000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.150000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data       269000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       269000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.150000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.150000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 89666.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89666.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.switch_cpus.data            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.switch_cpus.data      8251703                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::.switch_cpus_1.data            9                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total      8251712                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.switch_cpus.data 255802707500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::.switch_cpus_1.data       211500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total 255802919000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.switch_cpus.data      8251710                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::.switch_cpus_1.data            9                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total      8251719                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.switch_cpus.data     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.switch_cpus.data 30999.989639                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::.switch_cpus_1.data        23500                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 30999.981458                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.switch_cpus.data      8251703                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::.switch_cpus_1.data            9                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total      8251712                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus.data 247551004500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus_1.data       202500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total 247551207000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus.data     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus.data 29999.989639                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus_1.data        22500                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 29999.981458                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data          259                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus_1.data          144                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          403                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus_1.data            6                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus_1.data       230500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       330500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data          260                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus_1.data          150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          410                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.003846                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus_1.data     0.040000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017073                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus_1.data 38416.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 47214.285714                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus_1.data            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data        99000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        99000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.003846                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.002439                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data        99000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        99000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data          260                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus_1.data          136                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          396                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data          260                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus_1.data          136                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          396                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 586772316500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.717809                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           290760073                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9451063                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.764801                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            268500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.001107                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   550.467084                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   473.249619                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.537566                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.462158                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999724                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          301                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          467                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         594850279                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        594850279                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 586772316500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON      8060000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 586764256500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
