--
-- Generated by VASY
--
ENTITY sl2 IS
PORT(
  a	: IN BIT_VECTOR(31 DOWNTO 0);
  y	: OUT BIT_VECTOR(31 DOWNTO 0);
  vdd	: IN BIT;
  vss	: IN BIT
);
END sl2;

ARCHITECTURE VBE OF sl2 IS

BEGIN

  y(1 downto 0) <= "00";
  y(31 downto 2) <= a(29 downto 0);
END VBE;
