/*
** ###################################################################
**     This code is generated by the Device Initialization Tool.
**     It is overwritten during code generation.
**     USER MODIFICATION ARE PRESERVED ONLY INSIDE INTERRUPT SERVICE ROUTINES
**     OR EXPLICITLY MARKED SECTIONS
**
**     Project     : DeviceInitialization
**     Processor   : MK20DX256ZVLQ10
**     Version     : Component 01.000, Driver 01.03, CPU db: 3.00.001
**     Datasheet   : K20P144M100SF2RM, Rev. 5, 8 May 2011
**     Compiler    : CodeWarrior ARM C Compiler
**     Date/Time   : 2013-01-07, 16:45, # CodeGen: 24
**     Abstract    :
**
**     Contents    :
**         Function "MCU_init" initializes selected peripherals
**
**     Copyright : 1997 - 2011 Freescale Semiconductor, Inc. All Rights Reserved.
**     
**     http      : www.freescale.com
**     mail      : support@freescale.com
** ###################################################################
*/

/* MODULE MCUinit */

#define PE_MCUINIT

#include <MK20DZ10.h>                  /* I/O map for MK20DX256ZVLQ10 */
#include "MCUinit.h"

typedef void (*const tIsrFunc)(void);
typedef struct {
  uint32_t * __ptr;
  tIsrFunc __fun[119];
} tVectorTable;

/* User declarations and definitions */
/*   Code, declarations and definitions here will be preserved during code generation */
/* End of user declarations and definitions */

/*
** ===================================================================
**     Method      :  Cpu_SetBASEPRI (component MK20N512LQ100)
**
**     Description :
**         This method sets the BASEPRI core register.
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
/*lint -save  -e586 -e950 Disable MISRA rule (2.1,1.1) checking. */
#ifdef _lint
  #define Cpu_SetBASEPRI(Level)  /* empty */
#else
asm void Cpu_SetBASEPRI(register uint32_t Level) {
  MSR BASEPRI,R0;
  MOV PC,LR
}
#endif
/*lint -restore Enable MISRA rule (2.1,1.1) checking. */
/*
** ===================================================================
**     Method      :  __init_hardware (component MK20N512LQ100)
**
**     Description :
**         Initialization code for CPU core and a clock source.
** ===================================================================
*/
extern uint32_t __vector_table[];
void __init_hardware(void)
{
  /*** ### MK20DX256ZVLQ10 "Cpu" init code ... ***/
  /*** PE initialization code after reset ***/
  SCB_VTOR = (uint32_t)__vector_table; /* Set the interrupt vector table position */
  /* Disable the WDOG module */
  /* WDOG_UNLOCK: WDOGUNLOCK=0xC520 */
  WDOG_UNLOCK = (uint16_t)0xC520U;     /* Key 1 */
  /* WDOG_UNLOCK : WDOGUNLOCK=0xD928 */
  WDOG_UNLOCK  = (uint16_t)0xD928U;    /* Key 2 */
  /* WDOG_STCTRLH: DISTESTWDOG=0,BYTESEL=0,TESTSEL=0,TESTWDOG=0,STNDBYEN=1,WAITEN=1,STOPEN=1,DBGEN=0,ALLOWUPDATE=1,WINEN=0,IRQRSTEN=0,CLKSRC=1,WDOGEN=0 */
  WDOG_STCTRLH = (uint16_t)0x01D2U;                  
  /* System clock initialization */
  /* SIM_SCGC5: PORTE=1,PORTD=1,PORTC=1,PORTB=1,PORTA=1 */
  SIM_SCGC5 |= (uint32_t)0x3E00UL;     /* Enable clock gate for ports to enable pin routing */
  /* SIM_CLKDIV1: OUTDIV1=0,OUTDIV2=0,OUTDIV3=1,OUTDIV4=1 */
  SIM_CLKDIV1 = (uint32_t)0x00110000UL; /* Update system prescalers */
  /* SIM_CLKDIV2: USBDIV=0,USBFRAC=1 */
  SIM_CLKDIV2 = (uint32_t)((SIM_CLKDIV2 & (uint32_t)~0x0EUL) | (uint32_t)0x01UL); /* Update USB clock prescalers */
  /* SIM_SOPT2: PLLFLLSEL=0 */
  SIM_SOPT2 &= (uint32_t)~0x00010000UL; /* Select FLL as a clock source for various peripherals */
  /* SIM_SOPT1: OSC32KSEL=0 */
  SIM_SOPT1 &= (uint32_t)~0x00080000UL; /* System oscillator drives 32 kHz clock for various peripherals */
  /* Switch to FEI Mode */
  /* MCG_C1: CLKS=0,FRDIV=0,IREFS=1,IRCLKEN=1,IREFSTEN=0 */
  MCG_C1 = (uint8_t)0x06U;                             
  /* MCG_C2: RANGE=0,HGO=0,EREFS=0,LP=0,IRCS=0 */
  MCG_C2 = (uint8_t)0x00U;                             
  /* MCG_C4: DMX32=0,DRST_DRS=0 */
  MCG_C4 &= (uint8_t)~(uint8_t)0xE0U;                           
  /* OSC_CR: ERCLKEN=0,EREFSTEN=0,SC2P=0,SC4P=0,SC8P=0,SC16P=0 */
  OSC_CR = (uint8_t)0x00U;                             
  /* SIM_SOPT2: MCGCLKSEL=0 */
  SIM_SOPT2 &= (uint32_t)~0x01UL;                      
  /* MCG_C5: PLLCLKEN=0,PLLSTEN=0,PRDIV=0 */
  MCG_C5 = (uint8_t)0x00U;                             
  /* MCG_C6: LOLIE=0,PLLS=0,CME=0,VDIV=0 */
  MCG_C6 = (uint8_t)0x00U;                             
  while((MCG_S & MCG_S_IREFST_MASK) == 0x00U) { /* Check that the source of the FLL reference clock is the internal reference clock. */
  }
  while((MCG_S & 0x0CU) != 0x00U) {    /* Wait until output of the FLL is selected */
  }
}

/*
** ===================================================================
**     Method      :  MCU_init (component MK20N512LQ100)
**
**     Description :
**         Device initialization code for selected peripherals.
** ===================================================================
*/
void MCU_init(void)
{
      /* Initialization of the SIM module */
  /* PORTA_PCR4: ISF=0,MUX=7 */
  PORTA_PCR4 = (uint32_t)((PORTA_PCR4 & (uint32_t)~0x01000000UL) | (uint32_t)0x0700UL);
  /* SIM_SOPT6: RSTFLTEN=0,RSTFLTSEL=0 */
  SIM_SOPT6 = (uint32_t)0x00UL;        /* Set reset pin filter */
  /* SIM_SCGC7: MPU=1 */
  SIM_SCGC7 |= (uint32_t)0x04UL;                       
        /* Initialization of the MPU module */
  /* MPU_CESR: SPERR=0,VLD=0 */
  MPU_CESR &= (uint32_t)~0xF8000001UL;                      
  /* MPU_RGDAAC0: M5RE=0,M5WE=0,M4RE=0,M4WE=0,M2SM=3,M2UM=7,M1SM=3,M1UM=7,M0SM=3,M0UM=7 */
  MPU_RGDAAC0 = (uint32_t)((MPU_RGDAAC0 & (uint32_t)~0x0F000000UL) | (uint32_t)0x0001F7DFUL);
  /* MPU_RGD1_WORD3: VLD=0 */
  MPU_RGD1_WORD3 &= (uint32_t)~0x01UL;                      
  /* MPU_RGD2_WORD3: VLD=0 */
  MPU_RGD2_WORD3 &= (uint32_t)~0x01UL;                      
  /* MPU_RGD3_WORD3: VLD=0 */
  MPU_RGD3_WORD3 &= (uint32_t)~0x01UL;                      
  /* MPU_RGD4_WORD3: VLD=0 */
  MPU_RGD4_WORD3 &= (uint32_t)~0x01UL;                      
  /* MPU_RGD5_WORD3: VLD=0 */
  MPU_RGD5_WORD3 &= (uint32_t)~0x01UL;                      
  /* MPU_RGD6_WORD3: VLD=0 */
  MPU_RGD6_WORD3 &= (uint32_t)~0x01UL;                      
  /* MPU_RGD7_WORD3: VLD=0 */
  MPU_RGD7_WORD3 &= (uint32_t)~0x01UL;                      
  /* MPU_RGD8_WORD3: VLD=0 */
  MPU_RGD8_WORD3 &= (uint32_t)~0x01UL;                      
  /* MPU_RGD9_WORD3: VLD=0 */
  MPU_RGD9_WORD3 &= (uint32_t)~0x01UL;                      
  /* MPU_RGD10_WORD3: VLD=0 */
  MPU_RGD10_WORD3 &= (uint32_t)~0x01UL;                      
  /* MPU_RGD11_WORD3: VLD=0 */
  MPU_RGD11_WORD3 &= (uint32_t)~0x01UL;                      
  /* MPU_CESR: SPERR=0,VLD=1 */
  MPU_CESR = (uint32_t)((MPU_CESR & (uint32_t)~0xF8000000UL) | (uint32_t)0x01UL);
      /* Initialization of the PMC module */
  /* PMC_LVDSC1: LVDACK=1,LVDIE=0,LVDRE=1,LVDV=0 */
  PMC_LVDSC1 = (uint8_t)((PMC_LVDSC1 & (uint8_t)~(uint8_t)0x23U) | (uint8_t)0x50U);
  /* PMC_LVDSC2: LVWACK=1,LVWIE=0,LVWV=0 */
  PMC_LVDSC2 = (uint8_t)((PMC_LVDSC2 & (uint8_t)~(uint8_t)0x23U) | (uint8_t)0x40U);
  /* PMC_REGSC: TRAMPO=0,BGBE=0 */
  PMC_REGSC &= (uint8_t)~(uint8_t)0x13U;                           
  /* MC_PMPROT: AVLP=0,ALLS=0,AVLLS3=0,AVLLS2=0,AVLLS1=0 */
  MC_PMPROT = (uint8_t)0x00U;          /* Setup Power mode protection register */
  /* Common initialization of the CPU registers */
  /* NVICIP87: PRI87=0 */
  NVICIP87 = (uint8_t)0x00U;                             
  /* NVICIP27: PRI27=0 */
  NVICIP27 = (uint8_t)0x00U;                             
  /* NVICIP89: PRI89=0 */
  NVICIP89 = (uint8_t)0x00U;                             
  /* NVICIP26: PRI26=0 */
  NVICIP26 = (uint8_t)0x00U;                             
  /* NVICIP25: PRI25=0 */
  NVICIP25 = (uint8_t)0x00U;                             
  /* NVICIP49: PRI49=0 */
  NVICIP49 = (uint8_t)0x00U;                             
  /* NVICIP50: PRI50=0 */
  NVICIP50 = (uint8_t)0x00U;                             
  /* NVICIP90: PRI90=0 */
  NVICIP90 = (uint8_t)0x00U;                             
  /* NVICIP55: PRI55=0 */
  NVICIP55 = (uint8_t)0x00U;                             
  /* NVICIP56: PRI56=0 */
  NVICIP56 = (uint8_t)0x00U;                             
  /* NVICIP91: PRI91=0 */
  NVICIP91 = (uint8_t)0x00U;                             
  /* NVICIP20: PRI20=0 */
  NVICIP20 = (uint8_t)0x00U;                             
  /* PORTA_PCR29: ISF=0,IRQC=0x0B,MUX=1,PFE=1,PE=1,PS=1 */
  PORTA_PCR29 = (uint32_t)((PORTA_PCR29 & (uint32_t)~0x01040600UL) | (uint32_t)0x000B0113UL);
  /* PORTA_DFCR: CS=0 */
  PORTA_DFCR &= (uint32_t)~0x01UL;                      
  /* PORTA_DFWR: FILT=0 */
  PORTA_DFWR &= (uint32_t)~0x1FUL;                      
  /* NVICISER2: SETENA|=0x08800000 */
  NVICISER2 |= (uint32_t)0x08800000UL;                       
  /* PORTB_PCR17: ISF=0,MUX=2 */
  PORTB_PCR17 = (uint32_t)((PORTB_PCR17 & (uint32_t)~0x01000500UL) | (uint32_t)0x0200UL);
  /* PORTB_PCR16: ISF=0,MUX=2 */
  PORTB_PCR16 = (uint32_t)((PORTB_PCR16 & (uint32_t)~0x01000500UL) | (uint32_t)0x0200UL);
  /* PORTB_PCR11: ISF=0,MUX=2 */
  PORTB_PCR11 = (uint32_t)((PORTB_PCR11 & (uint32_t)~0x01000500UL) | (uint32_t)0x0200UL);
  /* PORTB_PCR10: ISF=0,MUX=2 */
  PORTB_PCR10 = (uint32_t)((PORTB_PCR10 & (uint32_t)~0x01000500UL) | (uint32_t)0x0200UL);
  /* NVICISER0: SETENA|=0x0E000000 */
  NVICISER0 |= (uint32_t)0x0E000000UL;                       
  /* PORTC_PCR1: ISF=0,IRQC=0,MUX=1,DSE=0 */
  PORTC_PCR1 = (uint32_t)((PORTC_PCR1 & (uint32_t)~0x010F0640UL) | (uint32_t)0x0100UL);
  /* PORTC_PCR12: ISF=0,IRQC=0x0B,MUX=1 */
  PORTC_PCR12 = (uint32_t)((PORTC_PCR12 & (uint32_t)~0x01040600UL) | (uint32_t)0x000B0100UL);
  /* PORTC_PCR13: ISF=0,IRQC=0x0B,MUX=1 */
  PORTC_PCR13 = (uint32_t)((PORTC_PCR13 & (uint32_t)~0x01040600UL) | (uint32_t)0x000B0100UL);
  /* PORTC_PCR14: ISF=0,IRQC=0x0B,MUX=1 */
  PORTC_PCR14 = (uint32_t)((PORTC_PCR14 & (uint32_t)~0x01040600UL) | (uint32_t)0x000B0100UL);
  /* PORTC_PCR15: ISF=0,IRQC=0x0B,MUX=1 */
  PORTC_PCR15 = (uint32_t)((PORTC_PCR15 & (uint32_t)~0x01040600UL) | (uint32_t)0x000B0100UL);
  /* PORTC_DFCR: CS=0 */
  PORTC_DFCR &= (uint32_t)~0x01UL;                      
  /* PORTC_DFWR: FILT=0 */
  PORTC_DFWR &= (uint32_t)~0x1FUL;                      
  /* PORTC_PCR16: ISF=0,MUX=1 */
  PORTC_PCR16 = (uint32_t)((PORTC_PCR16 & (uint32_t)~0x01000600UL) | (uint32_t)0x0100UL);
  /* PORTC_PCR7: ISF=0,MUX=2 */
  PORTC_PCR7 = (uint32_t)((PORTC_PCR7 & (uint32_t)~0x01000500UL) | (uint32_t)0x0200UL);
  /* PORTC_PCR6: ISF=0,MUX=2 */
  PORTC_PCR6 = (uint32_t)((PORTC_PCR6 & (uint32_t)~0x01000500UL) | (uint32_t)0x0200UL);
  /* PORTC_PCR5: ISF=0,MUX=2 */
  PORTC_PCR5 = (uint32_t)((PORTC_PCR5 & (uint32_t)~0x01000500UL) | (uint32_t)0x0200UL);
  /* PORTC_PCR4: ISF=0,MUX=2 */
  PORTC_PCR4 = (uint32_t)((PORTC_PCR4 & (uint32_t)~0x01000500UL) | (uint32_t)0x0200UL);
  /* PORTC_PCR11: ISF=0,MUX=2 */
  PORTC_PCR11 = (uint32_t)((PORTC_PCR11 & (uint32_t)~0x01000500UL) | (uint32_t)0x0200UL);
  /* PORTC_PCR10: ISF=0,MUX=2 */
  PORTC_PCR10 = (uint32_t)((PORTC_PCR10 & (uint32_t)~0x01000500UL) | (uint32_t)0x0200UL);
  /* PORTD_PCR2: ISF=0,MUX=3 */
  PORTD_PCR2 = (uint32_t)((PORTD_PCR2 & (uint32_t)~0x01000400UL) | (uint32_t)0x0300UL);
  /* PORTD_PCR3: ISF=0,MUX=3 */
  PORTD_PCR3 = (uint32_t)((PORTD_PCR3 & (uint32_t)~0x01000400UL) | (uint32_t)0x0300UL);
  /* PORTD_PCR1: ISF=0,MUX=3 */
  PORTD_PCR1 = (uint32_t)((PORTD_PCR1 & (uint32_t)~0x01000400UL) | (uint32_t)0x0300UL);
  /* PORTD_PCR0: ISF=0,MUX=3 */
  PORTD_PCR0 = (uint32_t)((PORTD_PCR0 & (uint32_t)~0x01000400UL) | (uint32_t)0x0300UL);
  /* PORTD_PCR4: ISF=0,IRQC=0,MUX=1 */
  PORTD_PCR4 = (uint32_t)((PORTD_PCR4 & (uint32_t)~0x010F0600UL) | (uint32_t)0x0100UL);
  /* PORTD_DFCR: CS=0 */
  PORTD_DFCR &= (uint32_t)~0x01UL;                      
  /* PORTD_DFWR: FILT=0 */
  PORTD_DFWR &= (uint32_t)~0x1FUL;                      
  /* PORTD_PCR5: ISF=0,MUX=1 */
  PORTD_PCR5 = (uint32_t)((PORTD_PCR5 & (uint32_t)~0x01000600UL) | (uint32_t)0x0100UL);
  /* PORTD_PCR6: ISF=0,MUX=1 */
  PORTD_PCR6 = (uint32_t)((PORTD_PCR6 & (uint32_t)~0x01000600UL) | (uint32_t)0x0100UL);
  /* PORTD_PCR7: ISF=0,MUX=1 */
  PORTD_PCR7 = (uint32_t)((PORTD_PCR7 & (uint32_t)~0x01000600UL) | (uint32_t)0x0100UL);
  /* PORTD_PCR12: ISF=0,MUX=1 */
  PORTD_PCR12 = (uint32_t)((PORTD_PCR12 & (uint32_t)~0x01000600UL) | (uint32_t)0x0100UL);
  /* PORTD_PCR13: ISF=0,MUX=1 */
  PORTD_PCR13 = (uint32_t)((PORTD_PCR13 & (uint32_t)~0x01000600UL) | (uint32_t)0x0100UL);
  /* PORTD_PCR14: ISF=0,MUX=1 */
  PORTD_PCR14 = (uint32_t)((PORTD_PCR14 & (uint32_t)~0x01000600UL) | (uint32_t)0x0100UL);
  /* PORTD_PCR15: ISF=0,MUX=1 */
  PORTD_PCR15 = (uint32_t)((PORTD_PCR15 & (uint32_t)~0x01000600UL) | (uint32_t)0x0100UL);
  /* PORTD_PCR8: ISF=0,MUX=3 */
  PORTD_PCR8 = (uint32_t)((PORTD_PCR8 & (uint32_t)~0x01000400UL) | (uint32_t)0x0300UL);
  /* PORTD_PCR9: ISF=0,MUX=3 */
  PORTD_PCR9 = (uint32_t)((PORTD_PCR9 & (uint32_t)~0x01000400UL) | (uint32_t)0x0300UL);
  /* PORTD_PCR11: ISF=0,MUX=3 */
  PORTD_PCR11 = (uint32_t)((PORTD_PCR11 & (uint32_t)~0x01000400UL) | (uint32_t)0x0300UL);
  /* PORTD_PCR10: ISF=0,MUX=3 */
  PORTD_PCR10 = (uint32_t)((PORTD_PCR10 & (uint32_t)~0x01000400UL) | (uint32_t)0x0300UL);
  /* NVICISER1: SETENA|=0x01800000 */
  NVICISER1 |= (uint32_t)0x01800000UL;                       
  /* PORTE_PCR25: ISF=0,IRQC=0x0B,MUX=1 */
  PORTE_PCR25 = (uint32_t)((PORTE_PCR25 & (uint32_t)~0x01040600UL) | (uint32_t)0x000B0100UL);
  /* PORTE_DFCR: CS=0 */
  PORTE_DFCR &= (uint32_t)~0x01UL;                      
  /* PORTE_DFWR: FILT=0 */
  PORTE_DFWR &= (uint32_t)~0x1FUL;                      
  /* PORTE_PCR24: ISF=0,MUX=1 */
  PORTE_PCR24 = (uint32_t)((PORTE_PCR24 & (uint32_t)~0x01000600UL) | (uint32_t)0x0100UL);
  /* PORTE_PCR26: ISF=0,MUX=1 */
  PORTE_PCR26 = (uint32_t)((PORTE_PCR26 & (uint32_t)~0x01000600UL) | (uint32_t)0x0100UL);
  /* ### Init_GPIO init code */
  /* GPIOA_PDDR: PDD&=~0x20000000 */
  GPIOA_PDDR &= (uint32_t)~0x20000000UL;                      
  /* ### Init_SPI init code */
  /* SPI1_MCR: MSTR=0,CONT_SCKE=0,DCONF=0,FRZ=0,MTFE=0,PCSSE=0,ROOE=0,PCSIS=0,DOZE=0,MDIS=0,DIS_TXF=0,DIS_RXF=0,CLR_TXF=0,CLR_RXF=0,SMPL_PT=0,HALT=1 */
  SPI1_MCR = (uint32_t)0x01UL;                  
  /* SPI1_MCR: MSTR=0,CONT_SCKE=0,DCONF=0,FRZ=0,MTFE=0,PCSSE=0,ROOE=0,PCSIS=0,DOZE=0,MDIS=0,DIS_TXF=0,DIS_RXF=0,CLR_TXF=1,CLR_RXF=1,SMPL_PT=0,HALT=1 */
  SPI1_MCR = (uint32_t)0x0C01UL;                  
  /* SPI1_TCR: SPI_TCNT=0 */
  SPI1_TCR = (uint32_t)0x00UL;                  
  /* SPI1_CTAR0: DBR=0,FMSZ=0x0F,CPOL=0,CPHA=0,LSBFE=0,PCSSCK=0,PASC=0,PDT=0,PBR=0,CSSCK=0,ASC=0,DT=0,BR=0 */
  SPI1_CTAR0 = (uint32_t)0x78000000UL;                  
  /* SPI1_CTAR1: DBR=0,FMSZ=0x0F,CPOL=0,CPHA=0,LSBFE=0,PCSSCK=0,PASC=0,PDT=0,PBR=0,CSSCK=0,ASC=0,DT=0,BR=0 */
  SPI1_CTAR1 = (uint32_t)0x78000000UL;                  
  /* SPI1_SR: TCF=1,TXRXS=0,EOQF=1,TFUF=1,TFFF=1,RFOF=1,RFDF=1,TXCTR=0,TXNXTPTR=0,RXCTR=0,POPNXTPTR=0 */
  SPI1_SR = (uint32_t)0x9A0A0000UL;                  
  /* SPI1_RSER: TCF_RE=1,EOQF_RE=1,TFUF_RE=0,TFFF_RE=0,TFFF_DIRS=0,RFOF_RE=1,RFDF_RE=0,RFDF_DIRS=0 */
  SPI1_RSER = (uint32_t)0x90080000UL;                  
  /* SPI1_MCR: HALT=0 */
  SPI1_MCR &= (uint32_t)~0x01UL;                      
  /* ### Init_GPIO init code */
  /* GPIOC_PSOR: PTSO&=~2,PTSO|=0x00010000 */
  GPIOC_PSOR = (uint32_t)((GPIOC_PSOR & (uint32_t)~0x02UL) | (uint32_t)0x00010000UL);
  /* GPIOC_PCOR: PTCO&=~0x00010000,PTCO|=2 */
  GPIOC_PCOR = (uint32_t)((GPIOC_PCOR & (uint32_t)~0x00010000UL) | (uint32_t)0x02UL);
  /* GPIOC_PDDR: PDD&=~0xF000,PDD|=0x00010002 */
  GPIOC_PDDR = (uint32_t)((GPIOC_PDDR & (uint32_t)~0xF000UL) | (uint32_t)0x00010002UL);
  /* ### Init_SPI init code */
  /* SPI0_MCR: MSTR=0,CONT_SCKE=0,DCONF=0,FRZ=0,MTFE=0,PCSSE=0,ROOE=0,PCSIS=0,DOZE=0,MDIS=0,DIS_TXF=0,DIS_RXF=0,CLR_TXF=0,CLR_RXF=0,SMPL_PT=0,HALT=1 */
  SPI0_MCR = (uint32_t)0x01UL;                  
  /* SPI0_MCR: MSTR=0,CONT_SCKE=0,DCONF=0,FRZ=0,MTFE=0,PCSSE=0,ROOE=0,PCSIS=0,DOZE=0,MDIS=0,DIS_TXF=0,DIS_RXF=0,CLR_TXF=1,CLR_RXF=1,SMPL_PT=0,HALT=1 */
  SPI0_MCR = (uint32_t)0x0C01UL;                  
  /* SPI0_TCR: SPI_TCNT=0 */
  SPI0_TCR = (uint32_t)0x00UL;                  
  /* SPI0_CTAR0: DBR=0,FMSZ=0x0F,CPOL=0,CPHA=0,LSBFE=0,PCSSCK=0,PASC=0,PDT=0,PBR=0,CSSCK=0,ASC=0,DT=0,BR=0 */
  SPI0_CTAR0 = (uint32_t)0x78000000UL;                  
  /* SPI0_CTAR1: DBR=0,FMSZ=0x0F,CPOL=0,CPHA=0,LSBFE=0,PCSSCK=0,PASC=0,PDT=0,PBR=0,CSSCK=0,ASC=0,DT=0,BR=0 */
  SPI0_CTAR1 = (uint32_t)0x78000000UL;                  
  /* SPI0_SR: TCF=1,TXRXS=0,EOQF=1,TFUF=1,TFFF=1,RFOF=1,RFDF=1,TXCTR=0,TXNXTPTR=0,RXCTR=0,POPNXTPTR=0 */
  SPI0_SR = (uint32_t)0x9A0A0000UL;                  
  /* SPI0_RSER: TCF_RE=1,EOQF_RE=1,TFUF_RE=0,TFFF_RE=0,TFFF_DIRS=0,RFOF_RE=0,RFDF_RE=0,RFDF_DIRS=0 */
  SPI0_RSER = (uint32_t)0x90000000UL;                  
  /* SPI0_MCR: HALT=0 */
  SPI0_MCR &= (uint32_t)~0x01UL;                      
  /* ### Init_I2C init code */
  /* I2C1_FLT: FLT=0 */
  I2C1_FLT = (uint8_t)0x00U;                             
  /* I2C1_A1: AD=0 */
  I2C1_A1 = (uint8_t)0x00U;                             
  /* I2C1_C2: GCAEN=0,ADEXT=0,HDRS=0,SBRC=0,RMEN=0,AD=0 */
  I2C1_C2 = (uint8_t)0x00U;                             
  /* I2C1_RA: RAD=0 */
  I2C1_RA = (uint8_t)0x00U;                             
  /* I2C1_F: MULT=0,ICR=0 */
  I2C1_F = (uint8_t)0x00U;                             
  /* I2C1_A2: SAD=0x61 */
  I2C1_A2 = (uint8_t)0xC2U;                             
  /* I2C1_SMB: FACK=0,ALERTEN=0,SIICAEN=0,TCKSEL=0,SLTF=1,SHTF1=0,SHTF2=1,SHTF2IE=0 */
  I2C1_SMB = (uint8_t)0x0AU;                             
  /* I2C1_SLTH: SSLT=0 */
  I2C1_SLTH = (uint8_t)0x00U;                             
  /* I2C1_SLTL: SSLT=0 */
  I2C1_SLTL = (uint8_t)0x00U;                             
  /* I2C1_S: TCF=0,IAAS=0,BUSY=0,ARBL=1,RAM=0,SRW=0,IICIF=1,RXAK=0 */
  I2C1_S = (uint8_t)0x12U;                             
  /* I2C1_C1: IICEN=1,IICIE=1,MST=0,TX=0,TXAK=0,RSTA=0,WUEN=0,DMAEN=0 */
  I2C1_C1 = (uint8_t)0xC0U;                             
  /* I2C1_C1: MST=1 */
  I2C1_C1 |= (uint8_t)0x20U;                            
  /* ### Init_UART init code */
  /* UART2_C2: TE=0,RE=0 */
  UART2_C2 &= (uint8_t)~(uint8_t)0x0CU;                           
  /* UART2_BDL: SBR=4 */
  UART2_BDL = (uint8_t)0x04U;                             
  /* UART2_BDH: LBKDIE=0,RXEDGIE=0,SBR=0 */
  UART2_BDH = (uint8_t)0x00U;                             
  /* UART2_MA1: MA=0 */
  UART2_MA1 = (uint8_t)0x00U;                             
  /* UART2_MA2: MA=0 */
  UART2_MA2 = (uint8_t)0x00U;                             
  /* UART2_C4: MAEN1=0,MAEN2=0,M10=0,BRFA=0 */
  UART2_C4 = (uint8_t)0x00U;                             
  /* UART2_C1: LOOPS=0,UARTSWAI=0,RSRC=0,M=0,WAKE=0,ILT=0,PE=0,PT=0 */
  UART2_C1 = (uint8_t)0x00U;                             
  /* UART2_S2: LBKDIF=1,RXEDGIF=1,MSBF=0,RXINV=0,RWUID=0,BRK13=0,LBKDE=0,RAF=0 */
  UART2_S2 = (uint8_t)0xC0U;                             
  /* UART2_MODEM: RXRTSE=0,TXRTSPOL=0,TXRTSE=0,TXCTSE=0 */
  UART2_MODEM = (uint8_t)0x00U;                             
  /* UART2_IR: IREN=0,TNP=0 */
  UART2_IR = (uint8_t)0x00U;                             
  /* UART2_TWFIFO: TXWATER=0 */
  UART2_TWFIFO = (uint8_t)0x00U;                             
  /* UART2_RWFIFO: RXWATER=1 */
  UART2_RWFIFO = (uint8_t)0x01U;                             
  /* UART2_SFIFO: TXEMPT=0,RXEMPT=0,TXOF=1,RXUF=1 */
  UART2_SFIFO = (uint8_t)0x03U;                             
  /* UART2_CFIFO: TXFLUSH=1,RXFLUSH=1,TXOFE=1,RXUFE=1 */
  UART2_CFIFO = (uint8_t)0xC3U;                             
  /* UART2_PFIFO: TXFE=0,RXFE=0 */
  UART2_PFIFO &= (uint8_t)~(uint8_t)0x88U;                           
  (void) UART2_S1;                     /* Dummy read of the UART2_S1 register to clear flags */
  (void) UART2_D;                      /* Dummy read of the UART2_D register to clear flags */
  /* UART2_C5: TDMAS=0,RDMAS=0 */
  UART2_C5 = (uint8_t)0x00U;                             
  /* UART2_C3: R8=0,T8=0,TXDIR=0,TXINV=0,ORIE=0,NEIE=0,FEIE=0,PEIE=0 */
  UART2_C3 = (uint8_t)0x00U;                             
  /* UART2_C2: TIE=0,TCIE=0,RIE=0,ILIE=0,TE=0,RE=0,RWU=0,SBK=0 */
  UART2_C2 = (uint8_t)0x00U;                             
  /* ### Init_GPIO init code */
  /* GPIOD_PSOR: PTSO&=~0xA0F0,PTSO|=0x5000 */
  GPIOD_PSOR = (uint32_t)((GPIOD_PSOR & (uint32_t)~0xA0F0UL) | (uint32_t)0x5000UL);
  /* GPIOD_PCOR: PTCO&=~0x5000,PTCO|=0xA0F0 */
  GPIOD_PCOR = (uint32_t)((GPIOD_PCOR & (uint32_t)~0x5000UL) | (uint32_t)0xA0F0UL);
  /* GPIOD_PDDR: PDD|=0xF0F0 */
  GPIOD_PDDR |= (uint32_t)0xF0F0UL;                       
  /* ### Init_UART init code */
  /* UART5_C2: TE=0,RE=0 */
  UART5_C2 &= (uint8_t)~(uint8_t)0x0CU;                           
  /* UART5_BDL: SBR=4 */
  UART5_BDL = (uint8_t)0x04U;                             
  /* UART5_BDH: LBKDIE=0,RXEDGIE=0,SBR=0 */
  UART5_BDH = (uint8_t)0x00U;                             
  /* UART5_MA1: MA=0 */
  UART5_MA1 = (uint8_t)0x00U;                             
  /* UART5_MA2: MA=0 */
  UART5_MA2 = (uint8_t)0x00U;                             
  /* UART5_C4: MAEN1=0,MAEN2=0,M10=0,BRFA=0 */
  UART5_C4 = (uint8_t)0x00U;                             
  /* UART5_C1: LOOPS=0,UARTSWAI=0,RSRC=0,M=0,WAKE=0,ILT=0,PE=0,PT=0 */
  UART5_C1 = (uint8_t)0x00U;                             
  /* UART5_S2: LBKDIF=1,RXEDGIF=1,MSBF=0,RXINV=0,RWUID=0,BRK13=0,LBKDE=0,RAF=0 */
  UART5_S2 = (uint8_t)0xC0U;                             
  /* UART5_MODEM: RXRTSE=0,TXRTSPOL=0,TXRTSE=0,TXCTSE=0 */
  UART5_MODEM = (uint8_t)0x00U;                             
  /* UART5_IR: IREN=0,TNP=0 */
  UART5_IR = (uint8_t)0x00U;                             
  /* UART5_TWFIFO: TXWATER=0 */
  UART5_TWFIFO = (uint8_t)0x00U;                             
  /* UART5_RWFIFO: RXWATER=1 */
  UART5_RWFIFO = (uint8_t)0x01U;                             
  /* UART5_SFIFO: TXEMPT=0,RXEMPT=0,TXOF=1,RXUF=1 */
  UART5_SFIFO = (uint8_t)0x03U;                             
  /* UART5_CFIFO: TXFLUSH=1,RXFLUSH=1,TXOFE=1,RXUFE=1 */
  UART5_CFIFO = (uint8_t)0xC3U;                             
  /* UART5_PFIFO: TXFE=0,RXFE=0 */
  UART5_PFIFO &= (uint8_t)~(uint8_t)0x88U;                           
  (void) UART5_S1;                     /* Dummy read of the UART5_S1 register to clear flags */
  (void) UART5_D;                      /* Dummy read of the UART5_D register to clear flags */
  /* UART5_C5: TDMAS=0,RDMAS=0 */
  UART5_C5 = (uint8_t)0x00U;                             
  /* UART5_C3: R8=0,T8=0,TXDIR=0,TXINV=0,ORIE=0,NEIE=0,FEIE=0,PEIE=0 */
  UART5_C3 = (uint8_t)0x00U;                             
  /* UART5_C2: TIE=0,TCIE=0,RIE=0,ILIE=0,TE=0,RE=0,RWU=0,SBK=0 */
  UART5_C2 = (uint8_t)0x00U;                             
  /* ### Init_GPIO init code */
  /* GPIOE_PSOR: PTSO&=~0x05000000 */
  GPIOE_PSOR &= (uint32_t)~0x05000000UL;                      
  /* GPIOE_PCOR: PTCO|=0x05000000 */
  GPIOE_PCOR |= (uint32_t)0x05000000UL;                       
  /* GPIOE_PDDR: PDD&=~0x02000000,PDD|=0x05000000 */
  GPIOE_PDDR = (uint32_t)((GPIOE_PDDR & (uint32_t)~0x02000000UL) | (uint32_t)0x05000000UL);
  /* ### */
  Cpu_SetBASEPRI(0U);
} /* MCU_init */


/*
** ===================================================================
**     Interrupt handler : isr_default
**
**     Description :
**         User interrupt service routine. 
**     Parameters  : None
**     Returns     : Nothing
** ===================================================================
*/
PE_ISR(isr_default)
{
  /* Write your interrupt code here ... */
	//printf("isr_default\n");
}
/* end of isr_default */


/*
** ===================================================================
**     Interrupt handler : isrINT_NMI
**
**     Description :
**         User interrupt service routine. 
**     Parameters  : None
**     Returns     : Nothing
** ===================================================================
*/
PE_ISR(isrINT_NMI)
{
  /* Write your interrupt code here ... */
	printf("isrINT_NMI\n");
}
/* end of isrINT_NMI */


/*
** ===================================================================
**     Interrupt handler : isrINT_I2C1
**
**     Description :
**         User interrupt service routine. 
**     Parameters  : None
**     Returns     : Nothing
** ===================================================================
*/
PE_ISR(isrINT_I2C1)
{
  /* Write your interrupt code here ... */
	printf("isrINT_I2C1\n");
}
/* end of isrINT_I2C1 */


/*
** ===================================================================
**     Interrupt handler : isrINT_SPI0
**
**     Description :
**         User interrupt service routine. 
**     Parameters  : None
**     Returns     : Nothing
** ===================================================================
*/
PE_ISR(isrINT_SPI0)
{
  /* Write your interrupt code here ... */
	printf("isrINT_SPIO (WI-FI)\n");
}
/* end of isrINT_SPI0 */


/*
** ===================================================================
**     Interrupt handler : isrINT_SPI1
**
**     Description :
**         User interrupt service routine. 
**     Parameters  : None
**     Returns     : Nothing
** ===================================================================
*/
PE_ISR(isrINT_SPI1)
{
  /* Write your interrupt code here ... */
	printf("isrINT_SPI1 (accel)\n");
}
/* end of isrINT_SPI1 */


/*
** ===================================================================
**     Interrupt handler : isrINT_UART2_RX_TX
**
**     Description :
**         User interrupt service routine. 
**     Parameters  : None
**     Returns     : Nothing
** ===================================================================
*/
PE_ISR(isrINT_UART2_RX_TX)
{
  /* Write your interrupt code here ... */
	printf("isrINT_UART2_RX_TX\n");
}
/* end of isrINT_UART2_RX_TX */


/*
** ===================================================================
**     Interrupt handler : isrINT_UART2_ERR
**
**     Description :
**         User interrupt service routine. 
**     Parameters  : None
**     Returns     : Nothing
** ===================================================================
*/
PE_ISR(isrINT_UART2_ERR)
{
  /* Write your interrupt code here ... */
	printf("isrINT_UART2_ERR\n");
}
/* end of isrINT_UART2_ERR */


/*
** ===================================================================
**     Interrupt handler : isrINT_UART5_RX_TX
**
**     Description :
**         User interrupt service routine. 
**     Parameters  : None
**     Returns     : Nothing
** ===================================================================
*/
PE_ISR(isrINT_UART5_RX_TX)
{
  /* Write your interrupt code here ... */
	printf("isrINT_UART5_RX_TX\n");
}
/* end of isrINT_UART5_RX_TX */


/*
** ===================================================================
**     Interrupt handler : isrINT_UART5_ERR
**
**     Description :
**         User interrupt service routine. 
**     Parameters  : None
**     Returns     : Nothing
** ===================================================================
*/
PE_ISR(isrINT_UART5_ERR)
{
  /* Write your interrupt code here ... */
	printf("isrINT_UART5_ERR\n");
}
/* end of isrINT_UART5_ERR */


/*
** ===================================================================
**     Interrupt handler : isrINT_PORTA
**
**     Description :
**         User interrupt service routine. 
**     Parameters  : None
**     Returns     : Nothing
** ===================================================================
*/
PE_ISR(isrINT_PORTA)
{
  /* Write your interrupt code here ... */
	printf("isrINT_PORTA (button?)\n");
}
/* end of isrINT_PORTA */


/*
** ===================================================================
**     Interrupt handler : isrINT_PORTC
**
**     Description :
**         User interrupt service routine. 
**     Parameters  : None
**     Returns     : Nothing
** ===================================================================
*/
PE_ISR(isrINT_PORTC)
{
  /* Write your interrupt code here ... */
	printf("isrINT_PORTC (ACC_INT1-2, CHG_B, PGOOD_B)\n");
}
/* end of isrINT_PORTC */


/*
** ===================================================================
**     Interrupt handler : isrINT_PORTD
**
**     Description :
**         User interrupt service routine. 
**     Parameters  : None
**     Returns     : Nothing
** ===================================================================
*/
PE_ISR(isrINT_PORTD)
{
  /* Write your interrupt code here ... */
	printf("isrINT_PORTD (BT?, DBG UART?)\n");
}
/* end of isrINT_PORTD */


/*
** ===================================================================
**     Interrupt handler : isrINT_PORTE__WIFI_INT
**
**     Description :
**         User interrupt service routine. 
**     Parameters  : None
**     Returns     : Nothing
** ===================================================================
*/
PE_ISR(isrINT_PORTE__WIFI_INT)
{
  /* Write your interrupt code here ... */
	printf("isrINT_PORTE__WIFI_INT\n");
}
/* end of isrINT_PORTE__WIFI_INT */



#ifdef __cplusplus
extern "C" {
#endif
extern uint32_t __SP_INIT[];
extern void __thumb_startup( void );
#ifdef __cplusplus
}
#endif

/* Interrupt vector table */
#ifndef UNASSIGNED_ISR
  #define UNASSIGNED_ISR isr_default   /* unassigned interrupt service routine */
#endif


/* Pragma to place the interrupt vector table on correct location  location defined in linker file. */
#pragma define_section vectortable ".vectortable" ".vectortable" ".vectortable" far_abs R
static __declspec(vectortable) tVectorTable __vect_table = { /* Interrupt vector table */
   __SP_INIT,                                              /* 0 (0x00000000) (prior: -) */
  {
   (tIsrFunc)&__thumb_startup,                             /* 1 (0x00000004) (prior: -) */
   (tIsrFunc)&isrINT_NMI,                                  /* 2 (0x00000008) (prior: -2) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 3 (0x0000000C) (prior: -1) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 4 (0x00000010) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 5 (0x00000014) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 6 (0x00000018) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 7 (0x0000001C) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 8 (0x00000020) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 9 (0x00000024) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 10 (0x00000028) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 11 (0x0000002C) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 12 (0x00000030) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 13 (0x00000034) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 14 (0x00000038) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 15 (0x0000003C) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 16 (0x00000040) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 17 (0x00000044) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 18 (0x00000048) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 19 (0x0000004C) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 20 (0x00000050) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 21 (0x00000054) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 22 (0x00000058) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 23 (0x0000005C) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 24 (0x00000060) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 25 (0x00000064) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 26 (0x00000068) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 27 (0x0000006C) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 28 (0x00000070) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 29 (0x00000074) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 30 (0x00000078) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 31 (0x0000007C) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 32 (0x00000080) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 33 (0x00000084) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 34 (0x00000088) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 35 (0x0000008C) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 36 (0x00000090) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 37 (0x00000094) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 38 (0x00000098) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 39 (0x0000009C) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 40 (0x000000A0) (prior: -) */
   (tIsrFunc)&isrINT_I2C1,                                 /* 41 (0x000000A4) (prior: 0) */
   (tIsrFunc)&isrINT_SPI0,                                 /* 42 (0x000000A8) (prior: 0) */
   (tIsrFunc)&isrINT_SPI1,                                 /* 43 (0x000000AC) (prior: 0) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 44 (0x000000B0) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 45 (0x000000B4) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 46 (0x000000B8) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 47 (0x000000BC) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 48 (0x000000C0) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 49 (0x000000C4) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 50 (0x000000C8) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 51 (0x000000CC) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 52 (0x000000D0) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 53 (0x000000D4) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 54 (0x000000D8) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 55 (0x000000DC) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 56 (0x000000E0) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 57 (0x000000E4) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 58 (0x000000E8) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 59 (0x000000EC) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 60 (0x000000F0) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 61 (0x000000F4) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 62 (0x000000F8) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 63 (0x000000FC) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 64 (0x00000100) (prior: -) */
   (tIsrFunc)&isrINT_UART2_RX_TX,                          /* 65 (0x00000104) (prior: 0) */
   (tIsrFunc)&isrINT_UART2_ERR,                            /* 66 (0x00000108) (prior: 0) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 67 (0x0000010C) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 68 (0x00000110) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 69 (0x00000114) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 70 (0x00000118) (prior: -) */
   (tIsrFunc)&isrINT_UART5_RX_TX,                          /* 71 (0x0000011C) (prior: 0) */
   (tIsrFunc)&isrINT_UART5_ERR,                            /* 72 (0x00000120) (prior: 0) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 73 (0x00000124) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 74 (0x00000128) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 75 (0x0000012C) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 76 (0x00000130) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 77 (0x00000134) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 78 (0x00000138) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 79 (0x0000013C) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 80 (0x00000140) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 81 (0x00000144) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 82 (0x00000148) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 83 (0x0000014C) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 84 (0x00000150) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 85 (0x00000154) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 86 (0x00000158) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 87 (0x0000015C) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 88 (0x00000160) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 89 (0x00000164) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 90 (0x00000168) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 91 (0x0000016C) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 92 (0x00000170) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 93 (0x00000174) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 94 (0x00000178) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 95 (0x0000017C) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 96 (0x00000180) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 97 (0x00000184) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 98 (0x00000188) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 99 (0x0000018C) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 100 (0x00000190) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 101 (0x00000194) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 102 (0x00000198) (prior: -) */
   (tIsrFunc)&isrINT_PORTA,                                /* 103 (0x0000019C) (prior: 0) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 104 (0x000001A0) (prior: -) */
   (tIsrFunc)&isrINT_PORTC,                                /* 105 (0x000001A4) (prior: 0) */
   (tIsrFunc)&isrINT_PORTD,                                /* 106 (0x000001A8) (prior: 0) */
   (tIsrFunc)&isrINT_PORTE__WIFI_INT,                      /* 107 (0x000001AC) (prior: 0) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 108 (0x000001B0) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 109 (0x000001B4) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 110 (0x000001B8) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 111 (0x000001BC) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 112 (0x000001C0) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 113 (0x000001C4) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 114 (0x000001C8) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 115 (0x000001CC) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 116 (0x000001D0) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 117 (0x000001D4) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR,                              /* 118 (0x000001D8) (prior: -) */
   (tIsrFunc)&UNASSIGNED_ISR                               /* 119 (0x000001DC) (prior: -) */
  }
};



/* END MCUinit */

/*
** ###################################################################
**
**     This file was created by Processor Expert 5.3 [05.01]
**     for the Freescale Kinetis series of microcontrollers.
**
** ###################################################################
*/
