<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangconsole_step3\impl\gwsynthesis\tangconsole_step3.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangconsole_step3\src\tangconsole.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AT-LV60PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AT-60</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Jun 13 07:03:29 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>774</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>740</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/u_gwfpll/u_pll0/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>140.000</td>
<td>7.143
<td>0.000</td>
<td>70.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_pll/u_gwfpll/u_pll0/PLL_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>173.516(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_pll/u_gwfpll/u_pll0/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>7.143(MHz)</td>
<td>400.900(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/u_gwfpll/u_pll0/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/u_gwfpll/u_pll0/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>14.237</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_0_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.009</td>
<td>5.709</td>
</tr>
<tr>
<td>2</td>
<td>14.287</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_0_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.009</td>
<td>5.659</td>
</tr>
<tr>
<td>3</td>
<td>15.043</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_0_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.009</td>
<td>4.902</td>
</tr>
<tr>
<td>4</td>
<td>15.906</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_0_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdInc_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.030</td>
</tr>
<tr>
<td>5</td>
<td>16.092</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_2_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_5_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.009</td>
<td>3.854</td>
</tr>
<tr>
<td>6</td>
<td>16.243</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rChkFlag_4_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.694</td>
</tr>
<tr>
<td>7</td>
<td>16.389</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_2_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_5_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.009</td>
<td>3.309</td>
</tr>
<tr>
<td>8</td>
<td>16.417</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_2_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.519</td>
</tr>
<tr>
<td>9</td>
<td>16.489</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_2_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.009</td>
<td>3.438</td>
</tr>
<tr>
<td>10</td>
<td>16.493</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_6_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.028</td>
<td>3.106</td>
</tr>
<tr>
<td>11</td>
<td>16.493</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_7_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.028</td>
<td>3.106</td>
</tr>
<tr>
<td>12</td>
<td>16.610</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_2_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_4_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.326</td>
</tr>
<tr>
<td>13</td>
<td>16.629</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_2_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.009</td>
<td>3.316</td>
</tr>
<tr>
<td>14</td>
<td>16.738</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_0_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.028</td>
<td>2.861</td>
</tr>
<tr>
<td>15</td>
<td>16.760</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_2_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_4_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.929</td>
</tr>
<tr>
<td>16</td>
<td>16.761</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_1_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rChkFlag_3_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.009</td>
<td>2.938</td>
</tr>
<tr>
<td>17</td>
<td>16.774</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_2_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.009</td>
<td>3.171</td>
</tr>
<tr>
<td>18</td>
<td>16.796</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_1_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rChkFlag_0_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.892</td>
</tr>
<tr>
<td>19</td>
<td>16.801</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_3_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.019</td>
<td>2.807</td>
</tr>
<tr>
<td>20</td>
<td>16.801</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_4_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.019</td>
<td>2.807</td>
</tr>
<tr>
<td>21</td>
<td>16.801</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_5_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.019</td>
<td>2.807</td>
</tr>
<tr>
<td>22</td>
<td>16.803</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLockCnt_4_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLockCnt_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.886</td>
</tr>
<tr>
<td>23</td>
<td>16.803</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLockCnt_4_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLockCnt_2_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.886</td>
</tr>
<tr>
<td>24</td>
<td>16.803</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLockCnt_4_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLockCnt_3_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.886</td>
</tr>
<tr>
<td>25</td>
<td>16.803</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLockCnt_4_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLockCnt_4_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.886</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.275</td>
<td>ff_count_0_s0/Q</td>
<td>ff_count_0_s0/D</td>
<td>u_pll/u_gwfpll/u_pll0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/u_gwfpll/u_pll0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>2</td>
<td>0.275</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_2_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>3</td>
<td>0.275</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_2_s1/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>4</td>
<td>0.275</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_4_s1/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_4_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>5</td>
<td>0.275</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_5_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>6</td>
<td>0.275</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_7_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>7</td>
<td>0.278</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_5_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>8</td>
<td>0.278</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rReqCnt_0_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rReqCnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>9</td>
<td>0.278</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_0_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>10</td>
<td>0.278</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_13_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>11</td>
<td>0.281</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_15_s6/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_15_s6/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>12</td>
<td>0.296</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_0_s1/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomDReg_0_s4/AD[5]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.341</td>
</tr>
<tr>
<td>13</td>
<td>0.306</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdInc_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_6_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.237</td>
</tr>
<tr>
<td>14</td>
<td>0.306</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdInc_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_7_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.237</td>
</tr>
<tr>
<td>15</td>
<td>0.329</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_0_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.342</td>
</tr>
<tr>
<td>16</td>
<td>0.331</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLoopCnt_0_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLoopCnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.356</td>
</tr>
<tr>
<td>17</td>
<td>0.341</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_1_s1/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.366</td>
</tr>
<tr>
<td>18</td>
<td>0.344</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLoopCnt_0_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLoopCnt_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.369</td>
</tr>
<tr>
<td>19</td>
<td>0.344</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_1_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.369</td>
</tr>
<tr>
<td>20</td>
<td>0.344</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_2_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.369</td>
</tr>
<tr>
<td>21</td>
<td>0.344</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_6_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.369</td>
</tr>
<tr>
<td>22</td>
<td>0.351</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLoopCnt_0_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLoopCnt_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.364</td>
</tr>
<tr>
<td>23</td>
<td>0.359</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_4_s1/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomDReg_0_s4/AD[9]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.398</td>
</tr>
<tr>
<td>24</td>
<td>0.360</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomRd_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomData_12_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.291</td>
</tr>
<tr>
<td>25</td>
<td>0.360</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomRd_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomData_13_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.291</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>17.956</td>
<td>ff_reset_n_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.467</td>
<td>1.230</td>
</tr>
<tr>
<td>2</td>
<td>17.956</td>
<td>ff_reset_n_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.467</td>
<td>1.230</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.930</td>
<td>ff_reset_n_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.186</td>
<td>0.691</td>
</tr>
<tr>
<td>2</td>
<td>0.930</td>
<td>ff_reset_n_s0/Q</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.186</td>
<td>0.691</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.203</td>
<td>8.203</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomDReg_0_s4</td>
</tr>
<tr>
<td>2</td>
<td>7.345</td>
<td>8.345</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomDReg_0_s4</td>
</tr>
<tr>
<td>3</td>
<td>7.675</td>
<td>7.925</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td>4</td>
<td>7.817</td>
<td>8.067</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td>5</td>
<td>7.956</td>
<td>8.206</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomData_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>7.956</td>
<td>8.206</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rChkFlag_5_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.956</td>
<td>8.206</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomData_17_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.956</td>
<td>8.206</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomData_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.956</td>
<td>8.206</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomData_19_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.956</td>
<td>8.206</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomData_18_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.552</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.844</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C78[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_0_s0/CLK</td>
</tr>
<tr>
<td>4.226</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R40C78[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_0_s0/Q</td>
</tr>
<tr>
<td>5.590</td>
<td>1.364</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C79[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s19/CIN</td>
</tr>
<tr>
<td>5.640</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C79[0][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s19/COUT</td>
</tr>
<tr>
<td>5.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C79[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s20/CIN</td>
</tr>
<tr>
<td>5.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C79[0][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s20/COUT</td>
</tr>
<tr>
<td>5.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C79[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s21/CIN</td>
</tr>
<tr>
<td>5.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C79[1][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s21/COUT</td>
</tr>
<tr>
<td>5.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C79[1][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s22/CIN</td>
</tr>
<tr>
<td>5.790</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C79[1][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s22/COUT</td>
</tr>
<tr>
<td>5.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C79[2][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s23/CIN</td>
</tr>
<tr>
<td>5.840</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C79[2][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s23/COUT</td>
</tr>
<tr>
<td>6.241</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C78[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4346_s9/I0</td>
</tr>
<tr>
<td>6.768</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R41C78[0][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4346_s9/F</td>
</tr>
<tr>
<td>8.049</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C77[3][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4330_s25/I1</td>
</tr>
<tr>
<td>8.570</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C77[3][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4330_s25/F</td>
</tr>
<tr>
<td>8.573</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C77[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4330_s24/I0</td>
</tr>
<tr>
<td>9.034</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C77[0][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4330_s24/F</td>
</tr>
<tr>
<td>9.036</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C77[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4330_s22/I2</td>
</tr>
<tr>
<td>9.552</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C77[1][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4330_s22/F</td>
</tr>
<tr>
<td>9.552</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C77[1][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C77[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_0_s0/CLK</td>
</tr>
<tr>
<td>23.789</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C77[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.756%; route: 3.161, 82.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.275, 39.851%; route: 3.051, 53.449%; tC2Q: 0.382, 6.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.844</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C78[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_0_s0/CLK</td>
</tr>
<tr>
<td>4.226</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R40C78[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_0_s0/Q</td>
</tr>
<tr>
<td>5.590</td>
<td>1.364</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C79[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s19/CIN</td>
</tr>
<tr>
<td>5.640</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C79[0][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s19/COUT</td>
</tr>
<tr>
<td>5.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C79[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s20/CIN</td>
</tr>
<tr>
<td>5.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C79[0][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s20/COUT</td>
</tr>
<tr>
<td>5.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C79[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s21/CIN</td>
</tr>
<tr>
<td>5.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C79[1][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s21/COUT</td>
</tr>
<tr>
<td>5.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C79[1][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s22/CIN</td>
</tr>
<tr>
<td>5.790</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C79[1][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s22/COUT</td>
</tr>
<tr>
<td>5.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C79[2][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s23/CIN</td>
</tr>
<tr>
<td>5.840</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C79[2][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s23/COUT</td>
</tr>
<tr>
<td>6.241</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C78[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4346_s9/I0</td>
</tr>
<tr>
<td>6.768</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R41C78[0][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4346_s9/F</td>
</tr>
<tr>
<td>7.994</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C77[2][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4329_s23/I0</td>
</tr>
<tr>
<td>8.510</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C77[2][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4329_s23/F</td>
</tr>
<tr>
<td>8.513</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C77[2][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4329_s22/I2</td>
</tr>
<tr>
<td>8.974</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C77[2][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4329_s22/F</td>
</tr>
<tr>
<td>8.976</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C77[1][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4329_s21/I0</td>
</tr>
<tr>
<td>9.503</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C77[1][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4329_s21/F</td>
</tr>
<tr>
<td>9.503</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C77[1][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C77[1][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_1_s0/CLK</td>
</tr>
<tr>
<td>23.789</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C77[1][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.756%; route: 3.161, 82.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.280, 40.292%; route: 2.996, 52.949%; tC2Q: 0.382, 6.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.043</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.844</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C78[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_0_s0/CLK</td>
</tr>
<tr>
<td>4.226</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R40C78[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_0_s0/Q</td>
</tr>
<tr>
<td>5.590</td>
<td>1.364</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C79[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s19/CIN</td>
</tr>
<tr>
<td>5.640</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C79[0][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s19/COUT</td>
</tr>
<tr>
<td>5.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C79[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s20/CIN</td>
</tr>
<tr>
<td>5.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C79[0][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s20/COUT</td>
</tr>
<tr>
<td>5.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C79[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s21/CIN</td>
</tr>
<tr>
<td>5.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C79[1][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s21/COUT</td>
</tr>
<tr>
<td>5.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C79[1][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s22/CIN</td>
</tr>
<tr>
<td>5.790</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C79[1][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s22/COUT</td>
</tr>
<tr>
<td>5.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C79[2][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s23/CIN</td>
</tr>
<tr>
<td>5.840</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C79[2][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s23/COUT</td>
</tr>
<tr>
<td>6.241</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C78[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4346_s9/I0</td>
</tr>
<tr>
<td>6.768</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R41C78[0][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4346_s9/F</td>
</tr>
<tr>
<td>7.476</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C78[1][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4328_s23/I0</td>
</tr>
<tr>
<td>7.938</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C78[1][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4328_s23/F</td>
</tr>
<tr>
<td>8.285</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C77[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4328_s22/I0</td>
</tr>
<tr>
<td>8.746</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C77[0][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4328_s22/F</td>
</tr>
<tr>
<td>8.746</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C77[0][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C77[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_2_s0/CLK</td>
</tr>
<tr>
<td>23.789</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C77[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.756%; route: 3.161, 82.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.699, 34.651%; route: 2.821, 57.547%; tC2Q: 0.382, 7.802%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdInc_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.844</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C78[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_0_s0/CLK</td>
</tr>
<tr>
<td>4.226</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R40C78[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_0_s0/Q</td>
</tr>
<tr>
<td>5.590</td>
<td>1.364</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C79[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s19/CIN</td>
</tr>
<tr>
<td>5.640</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C79[0][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s19/COUT</td>
</tr>
<tr>
<td>5.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C79[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s20/CIN</td>
</tr>
<tr>
<td>5.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C79[0][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s20/COUT</td>
</tr>
<tr>
<td>5.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C79[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s21/CIN</td>
</tr>
<tr>
<td>5.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C79[1][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s21/COUT</td>
</tr>
<tr>
<td>5.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C79[1][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s22/CIN</td>
</tr>
<tr>
<td>5.790</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C79[1][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s22/COUT</td>
</tr>
<tr>
<td>5.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C79[2][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s23/CIN</td>
</tr>
<tr>
<td>5.840</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C79[2][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4298_s23/COUT</td>
</tr>
<tr>
<td>6.241</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C78[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4346_s9/I0</td>
</tr>
<tr>
<td>6.768</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R41C78[0][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4346_s9/F</td>
</tr>
<tr>
<td>6.928</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C78[1][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4346_s5/I1</td>
</tr>
<tr>
<td>7.454</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C78[1][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4346_s5/F</td>
</tr>
<tr>
<td>7.611</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C78[2][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4346_s1/I3</td>
</tr>
<tr>
<td>7.874</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C78[2][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4346_s1/F</td>
</tr>
<tr>
<td>7.874</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C78[2][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rMdInc_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.844</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C78[2][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdInc_s0/CLK</td>
</tr>
<tr>
<td>23.780</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C78[2][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdInc_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.756%; route: 3.161, 82.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.565, 38.834%; route: 2.082, 51.675%; tC2Q: 0.382, 9.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.756%; route: 3.161, 82.244%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.092</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.707</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C77[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_2_s0/CLK</td>
</tr>
<tr>
<td>4.221</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R34C77[0][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_2_s0/Q</td>
</tr>
<tr>
<td>4.638</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C78[3][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/wIsStep3_s4/I0</td>
</tr>
<tr>
<td>5.159</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R36C78[3][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/wIsStep3_s4/F</td>
</tr>
<tr>
<td>5.557</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C79[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n3932_s1/I1</td>
</tr>
<tr>
<td>6.083</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R35C79[0][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n3932_s1/F</td>
</tr>
<tr>
<td>7.181</td>
<td>1.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C76[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n3944_s0/I3</td>
</tr>
<tr>
<td>7.707</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C76[0][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n3944_s0/F</td>
</tr>
<tr>
<td>7.707</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C76[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.862</td>
<td>3.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C76[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_5_s1/CLK</td>
</tr>
<tr>
<td>23.799</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C76[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.574, 40.837%; route: 1.912, 49.627%; tC2Q: 0.368, 9.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.670%; route: 3.180, 82.330%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rChkFlag_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C77[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rChkFlag_4_s0/CLK</td>
</tr>
<tr>
<td>4.236</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R33C77[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rChkFlag_4_s0/Q</td>
</tr>
<tr>
<td>4.728</td>
<td>0.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C76[2][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n3945_s4/I2</td>
</tr>
<tr>
<td>5.244</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C76[2][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n3945_s4/F</td>
</tr>
<tr>
<td>5.384</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C76[3][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n3946_s2/I3</td>
</tr>
<tr>
<td>5.906</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C76[3][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n3946_s2/F</td>
</tr>
<tr>
<td>6.502</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C79[2][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n3947_s1/I3</td>
</tr>
<tr>
<td>7.018</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C79[2][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n3947_s1/F</td>
</tr>
<tr>
<td>7.021</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C79[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n3947_s0/I0</td>
</tr>
<tr>
<td>7.547</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C79[1][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n3947_s0/F</td>
</tr>
<tr>
<td>7.547</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C79[1][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C79[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_2_s1/CLK</td>
</tr>
<tr>
<td>23.789</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C79[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.080, 56.311%; route: 1.231, 33.333%; tC2Q: 0.382, 10.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C77[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_2_s0/CLK</td>
</tr>
<tr>
<td>4.221</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R34C77[0][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_2_s0/Q</td>
</tr>
<tr>
<td>4.638</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C78[3][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/wIsStep3_s4/I0</td>
</tr>
<tr>
<td>5.159</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R36C78[3][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/wIsStep3_s4/F</td>
</tr>
<tr>
<td>5.696</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C78[2][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_7_s4/I2</td>
</tr>
<tr>
<td>6.157</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R39C78[2][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_7_s4/F</td>
</tr>
<tr>
<td>7.162</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C76[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.862</td>
<td>3.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C76[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_5_s1/CLK</td>
</tr>
<tr>
<td>23.551</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C76[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.982, 29.694%; route: 1.959, 59.199%; tC2Q: 0.368, 11.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.670%; route: 3.180, 82.330%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.417</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C77[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_2_s0/CLK</td>
</tr>
<tr>
<td>4.221</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R34C77[0][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_2_s0/Q</td>
</tr>
<tr>
<td>4.638</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C78[3][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/wIsStep3_s4/I0</td>
</tr>
<tr>
<td>5.159</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R36C78[3][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/wIsStep3_s4/F</td>
</tr>
<tr>
<td>5.557</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C79[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n3932_s1/I1</td>
</tr>
<tr>
<td>6.083</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R35C79[0][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n3932_s1/F</td>
</tr>
<tr>
<td>6.856</td>
<td>0.772</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C77[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4327_s21/I1</td>
</tr>
<tr>
<td>7.372</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C77[0][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4327_s21/F</td>
</tr>
<tr>
<td>7.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C77[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C77[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_3_s0/CLK</td>
</tr>
<tr>
<td>23.789</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C77[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.564, 44.440%; route: 1.587, 45.115%; tC2Q: 0.368, 10.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.489</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C77[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_2_s0/CLK</td>
</tr>
<tr>
<td>4.221</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R34C77[0][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_2_s0/Q</td>
</tr>
<tr>
<td>4.638</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C78[3][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/wIsStep3_s4/I0</td>
</tr>
<tr>
<td>5.159</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R36C78[3][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/wIsStep3_s4/F</td>
</tr>
<tr>
<td>5.557</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C79[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n3932_s1/I1</td>
</tr>
<tr>
<td>6.083</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R35C79[0][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n3932_s1/F</td>
</tr>
<tr>
<td>6.829</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C78[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n3946_s0/I3</td>
</tr>
<tr>
<td>7.291</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C78[1][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n3946_s0/F</td>
</tr>
<tr>
<td>7.291</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C78[1][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.844</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C78[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_3_s1/CLK</td>
</tr>
<tr>
<td>23.780</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C78[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.509, 43.891%; route: 1.561, 45.418%; tC2Q: 0.368, 10.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.756%; route: 3.161, 82.244%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.493</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.872</td>
<td>3.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0/CLK</td>
</tr>
<tr>
<td>4.254</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R37C75[0][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0/Q</td>
</tr>
<tr>
<td>5.323</td>
<td>1.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C79[3][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n6404_s1/I1</td>
</tr>
<tr>
<td>5.844</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R35C79[3][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n6404_s1/F</td>
</tr>
<tr>
<td>6.978</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C78[1][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.844</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C78[1][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_6_s0/CLK</td>
</tr>
<tr>
<td>23.471</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C78[1][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.627%; route: 3.189, 82.373%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.521, 16.781%; route: 2.203, 70.905%; tC2Q: 0.382, 12.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.756%; route: 3.161, 82.244%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.493</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.872</td>
<td>3.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0/CLK</td>
</tr>
<tr>
<td>4.254</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R37C75[0][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0/Q</td>
</tr>
<tr>
<td>5.323</td>
<td>1.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C79[3][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n6404_s1/I1</td>
</tr>
<tr>
<td>5.844</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R35C79[3][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n6404_s1/F</td>
</tr>
<tr>
<td>6.978</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C78[1][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.844</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C78[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_7_s0/CLK</td>
</tr>
<tr>
<td>23.471</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C78[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.627%; route: 3.189, 82.373%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.521, 16.781%; route: 2.203, 70.905%; tC2Q: 0.382, 12.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.756%; route: 3.161, 82.244%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C77[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_2_s0/CLK</td>
</tr>
<tr>
<td>4.221</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R34C77[0][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_2_s0/Q</td>
</tr>
<tr>
<td>4.638</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C78[3][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/wIsStep3_s4/I0</td>
</tr>
<tr>
<td>5.159</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R36C78[3][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/wIsStep3_s4/F</td>
</tr>
<tr>
<td>5.557</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C79[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n3932_s1/I1</td>
</tr>
<tr>
<td>6.083</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R35C79[0][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n3932_s1/F</td>
</tr>
<tr>
<td>6.663</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C77[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n3945_s0/I3</td>
</tr>
<tr>
<td>7.179</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C77[0][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n3945_s0/F</td>
</tr>
<tr>
<td>7.179</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C77[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C77[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_4_s1/CLK</td>
</tr>
<tr>
<td>23.789</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C77[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.564, 47.012%; route: 1.395, 41.939%; tC2Q: 0.368, 11.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.844</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C78[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_2_s0/CLK</td>
</tr>
<tr>
<td>4.226</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R36C78[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_2_s0/Q</td>
</tr>
<tr>
<td>4.369</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C78[3][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4108_s2/I2</td>
</tr>
<tr>
<td>4.890</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R36C78[3][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4108_s2/F</td>
</tr>
<tr>
<td>5.440</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C78[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4112_s2/I0</td>
</tr>
<tr>
<td>5.901</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R33C78[0][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4112_s2/F</td>
</tr>
<tr>
<td>6.634</td>
<td>0.732</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C79[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4105_s1/I0</td>
</tr>
<tr>
<td>7.160</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C79[0][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4105_s1/F</td>
</tr>
<tr>
<td>7.160</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C79[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C79[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_7_s0/CLK</td>
</tr>
<tr>
<td>23.789</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C79[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.756%; route: 3.161, 82.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.509, 45.496%; route: 1.425, 42.970%; tC2Q: 0.382, 11.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.872</td>
<td>3.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0/CLK</td>
</tr>
<tr>
<td>4.254</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R37C75[0][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0/Q</td>
</tr>
<tr>
<td>5.323</td>
<td>1.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C79[3][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n6404_s1/I1</td>
</tr>
<tr>
<td>5.844</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R35C79[3][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n6404_s1/F</td>
</tr>
<tr>
<td>6.733</td>
<td>0.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C78[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.844</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C78[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_0_s0/CLK</td>
</tr>
<tr>
<td>23.471</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C78[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.627%; route: 3.189, 82.373%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.521, 18.218%; route: 1.957, 68.414%; tC2Q: 0.382, 13.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.756%; route: 3.161, 82.244%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.782</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.542</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C77[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_2_s0/CLK</td>
</tr>
<tr>
<td>4.221</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R34C77[0][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_2_s0/Q</td>
</tr>
<tr>
<td>4.638</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C78[3][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/wIsStep3_s4/I0</td>
</tr>
<tr>
<td>5.159</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R36C78[3][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/wIsStep3_s4/F</td>
</tr>
<tr>
<td>5.696</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C78[2][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_7_s4/I2</td>
</tr>
<tr>
<td>6.157</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R39C78[2][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_7_s4/F</td>
</tr>
<tr>
<td>6.782</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C77[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C77[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_4_s1/CLK</td>
</tr>
<tr>
<td>23.542</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C77[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.982, 33.547%; route: 1.579, 53.905%; tC2Q: 0.368, 12.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rChkFlag_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C77[1][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_1_s0/CLK</td>
</tr>
<tr>
<td>4.236</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R36C77[1][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_1_s0/Q</td>
</tr>
<tr>
<td>4.931</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C77[2][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_6_s13/I2</td>
</tr>
<tr>
<td>5.193</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R34C77[2][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_6_s13/F</td>
</tr>
<tr>
<td>5.201</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C77[1][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n6436_s1/I2</td>
</tr>
<tr>
<td>5.727</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R34C77[1][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n6436_s1/F</td>
</tr>
<tr>
<td>5.927</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C75[2][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n6438_s0/I3</td>
</tr>
<tr>
<td>6.443</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C75[2][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n6438_s0/F</td>
</tr>
<tr>
<td>6.791</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C76[2][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rChkFlag_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.862</td>
<td>3.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C76[2][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rChkFlag_3_s0/CLK</td>
</tr>
<tr>
<td>23.551</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C76[2][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rChkFlag_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.305, 44.426%; route: 1.250, 42.553%; tC2Q: 0.382, 13.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.670%; route: 3.180, 82.330%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.844</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C78[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_2_s0/CLK</td>
</tr>
<tr>
<td>4.226</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R36C78[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_2_s0/Q</td>
</tr>
<tr>
<td>4.369</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C78[3][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4108_s2/I2</td>
</tr>
<tr>
<td>4.890</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R36C78[3][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4108_s2/F</td>
</tr>
<tr>
<td>5.440</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C78[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4112_s2/I0</td>
</tr>
<tr>
<td>5.901</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R33C78[0][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4112_s2/F</td>
</tr>
<tr>
<td>6.499</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C79[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4107_s1/I2</td>
</tr>
<tr>
<td>7.015</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C79[1][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4107_s1/F</td>
</tr>
<tr>
<td>7.015</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C79[1][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C79[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_5_s0/CLK</td>
</tr>
<tr>
<td>23.789</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C79[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.756%; route: 3.161, 82.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.499, 47.261%; route: 1.290, 40.678%; tC2Q: 0.382, 12.061%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.542</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rChkFlag_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C77[1][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_1_s0/CLK</td>
</tr>
<tr>
<td>4.236</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R36C77[1][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_1_s0/Q</td>
</tr>
<tr>
<td>4.931</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C77[2][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_6_s13/I2</td>
</tr>
<tr>
<td>5.193</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R34C77[2][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_6_s13/F</td>
</tr>
<tr>
<td>5.201</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C77[1][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n6436_s1/I2</td>
</tr>
<tr>
<td>5.727</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R34C77[1][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n6436_s1/F</td>
</tr>
<tr>
<td>5.892</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C77[1][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n6441_s0/I3</td>
</tr>
<tr>
<td>6.418</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C77[1][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n6441_s0/F</td>
</tr>
<tr>
<td>6.746</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C77[2][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rChkFlag_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C77[2][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rChkFlag_0_s0/CLK</td>
</tr>
<tr>
<td>23.542</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C77[2][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rChkFlag_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.315, 45.462%; route: 1.195, 41.314%; tC2Q: 0.382, 13.224%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.801</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.679</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.481</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.872</td>
<td>3.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0/CLK</td>
</tr>
<tr>
<td>4.254</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R37C75[0][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0/Q</td>
</tr>
<tr>
<td>5.323</td>
<td>1.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C79[3][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n6404_s1/I1</td>
</tr>
<tr>
<td>5.844</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R35C79[3][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n6404_s1/F</td>
</tr>
<tr>
<td>6.679</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[3][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[3][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_3_s0/CLK</td>
</tr>
<tr>
<td>23.481</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C77[3][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.627%; route: 3.189, 82.373%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.521, 18.566%; route: 1.904, 67.809%; tC2Q: 0.382, 13.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.801</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.679</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.481</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.872</td>
<td>3.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0/CLK</td>
</tr>
<tr>
<td>4.254</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R37C75[0][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0/Q</td>
</tr>
<tr>
<td>5.323</td>
<td>1.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C79[3][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n6404_s1/I1</td>
</tr>
<tr>
<td>5.844</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R35C79[3][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n6404_s1/F</td>
</tr>
<tr>
<td>6.679</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[0][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_4_s0/CLK</td>
</tr>
<tr>
<td>23.481</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C77[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.627%; route: 3.189, 82.373%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.521, 18.566%; route: 1.904, 67.809%; tC2Q: 0.382, 13.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.801</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.679</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.481</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.872</td>
<td>3.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0/CLK</td>
</tr>
<tr>
<td>4.254</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R37C75[0][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0/Q</td>
</tr>
<tr>
<td>5.323</td>
<td>1.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C79[3][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n6404_s1/I1</td>
</tr>
<tr>
<td>5.844</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R35C79[3][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n6404_s1/F</td>
</tr>
<tr>
<td>6.679</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[1][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_5_s0/CLK</td>
</tr>
<tr>
<td>23.481</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C77[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.627%; route: 3.189, 82.373%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.521, 18.566%; route: 1.904, 67.809%; tC2Q: 0.382, 13.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.542</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLockCnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLockCnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C79[1][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLockCnt_4_s0/CLK</td>
</tr>
<tr>
<td>4.236</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C79[1][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rLockCnt_4_s0/Q</td>
</tr>
<tr>
<td>4.396</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C79[3][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLocked_s5/I0</td>
</tr>
<tr>
<td>4.917</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C79[3][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/rLocked_s5/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C80[3][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLocked_s3/I1</td>
</tr>
<tr>
<td>5.572</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R37C80[3][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/rLocked_s3/F</td>
</tr>
<tr>
<td>5.732</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C79[3][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4006_s39/I0</td>
</tr>
<tr>
<td>5.997</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R37C79[3][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4006_s39/F</td>
</tr>
<tr>
<td>6.739</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C79[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rLockCnt_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C79[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLockCnt_1_s0/CLK</td>
</tr>
<tr>
<td>23.542</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C79[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLockCnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.284, 44.478%; route: 1.220, 42.269%; tC2Q: 0.382, 13.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.542</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLockCnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLockCnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C79[1][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLockCnt_4_s0/CLK</td>
</tr>
<tr>
<td>4.236</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C79[1][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rLockCnt_4_s0/Q</td>
</tr>
<tr>
<td>4.396</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C79[3][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLocked_s5/I0</td>
</tr>
<tr>
<td>4.917</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C79[3][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/rLocked_s5/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C80[3][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLocked_s3/I1</td>
</tr>
<tr>
<td>5.572</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R37C80[3][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/rLocked_s3/F</td>
</tr>
<tr>
<td>5.732</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C79[3][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4006_s39/I0</td>
</tr>
<tr>
<td>5.997</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R37C79[3][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4006_s39/F</td>
</tr>
<tr>
<td>6.739</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C79[0][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rLockCnt_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C79[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLockCnt_2_s0/CLK</td>
</tr>
<tr>
<td>23.542</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C79[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLockCnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.284, 44.478%; route: 1.220, 42.269%; tC2Q: 0.382, 13.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.542</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLockCnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLockCnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C79[1][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLockCnt_4_s0/CLK</td>
</tr>
<tr>
<td>4.236</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C79[1][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rLockCnt_4_s0/Q</td>
</tr>
<tr>
<td>4.396</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C79[3][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLocked_s5/I0</td>
</tr>
<tr>
<td>4.917</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C79[3][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/rLocked_s5/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C80[3][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLocked_s3/I1</td>
</tr>
<tr>
<td>5.572</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R37C80[3][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/rLocked_s3/F</td>
</tr>
<tr>
<td>5.732</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C79[3][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4006_s39/I0</td>
</tr>
<tr>
<td>5.997</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R37C79[3][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4006_s39/F</td>
</tr>
<tr>
<td>6.739</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C79[1][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rLockCnt_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C79[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLockCnt_3_s0/CLK</td>
</tr>
<tr>
<td>23.542</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C79[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLockCnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.284, 44.478%; route: 1.220, 42.269%; tC2Q: 0.382, 13.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.542</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLockCnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLockCnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C79[1][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLockCnt_4_s0/CLK</td>
</tr>
<tr>
<td>4.236</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C79[1][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rLockCnt_4_s0/Q</td>
</tr>
<tr>
<td>4.396</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C79[3][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLocked_s5/I0</td>
</tr>
<tr>
<td>4.917</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C79[3][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/rLocked_s5/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C80[3][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLocked_s3/I1</td>
</tr>
<tr>
<td>5.572</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R37C80[3][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/rLocked_s3/F</td>
</tr>
<tr>
<td>5.732</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C79[3][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4006_s39/I0</td>
</tr>
<tr>
<td>5.997</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R37C79[3][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4006_s39/F</td>
</tr>
<tr>
<td>6.739</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C79[1][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rLockCnt_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C79[1][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLockCnt_4_s0/CLK</td>
</tr>
<tr>
<td>23.542</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C79[1][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLockCnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.284, 44.478%; route: 1.220, 42.269%; tC2Q: 0.382, 13.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.271</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.996</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_gwfpll/u_pll0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_gwfpll/u_pll0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_gwfpll/u_pll0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.945</td>
<td>2.945</td>
<td>tCL</td>
<td>RR</td>
<td>21</td>
<td>PLL_R[1]</td>
<td>u_pll/u_gwfpll/u_pll0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.971</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C75[0][A]</td>
<td>ff_count_0_s0/CLK</td>
</tr>
<tr>
<td>4.112</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R42C75[0][A]</td>
<td style=" font-weight:bold;">ff_count_0_s0/Q</td>
</tr>
<tr>
<td>4.118</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C75[0][A]</td>
<td>n26_s2/I0</td>
</tr>
<tr>
<td>4.271</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C75[0][A]</td>
<td style=" background: #97FFFF;">n26_s2/F</td>
</tr>
<tr>
<td>4.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C75[0][A]</td>
<td style=" font-weight:bold;">ff_count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_gwfpll/u_pll0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.945</td>
<td>2.945</td>
<td>tCL</td>
<td>RR</td>
<td>21</td>
<td>PLL_R[1]</td>
<td>u_pll/u_gwfpll/u_pll0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.971</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C75[0][A]</td>
<td>ff_count_0_s0/CLK</td>
</tr>
<tr>
<td>3.996</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C75[0][A]</td>
<td>ff_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C78[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.188</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R36C78[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_2_s0/Q</td>
</tr>
<tr>
<td>2.194</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C78[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4110_s3/I1</td>
</tr>
<tr>
<td>2.346</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C78[0][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4110_s3/F</td>
</tr>
<tr>
<td>2.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C78[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C78[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.072</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C78[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 33.008%; route: 1.371, 66.992%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.008%; route: 1.371, 66.992%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C79[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_2_s1/CLK</td>
</tr>
<tr>
<td>2.191</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R40C79[1][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_2_s1/Q</td>
</tr>
<tr>
<td>2.197</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C79[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n3947_s0/I1</td>
</tr>
<tr>
<td>2.351</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C79[1][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n3947_s0/F</td>
</tr>
<tr>
<td>2.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C79[1][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C79[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_2_s1/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C79[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C77[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_4_s1/CLK</td>
</tr>
<tr>
<td>2.191</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R36C77[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_4_s1/Q</td>
</tr>
<tr>
<td>2.197</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C77[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n3945_s0/I1</td>
</tr>
<tr>
<td>2.351</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C77[0][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n3945_s0/F</td>
</tr>
<tr>
<td>2.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C77[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C77[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_4_s1/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C77[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_5_s0/CLK</td>
</tr>
<tr>
<td>2.191</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R41C77[1][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_5_s0/Q</td>
</tr>
<tr>
<td>2.197</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C77[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/wMdAddrNext_5_s5/I0</td>
</tr>
<tr>
<td>2.351</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C77[1][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/wMdAddrNext_5_s5/F</td>
</tr>
<tr>
<td>2.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C77[1][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_5_s0/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C77[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C79[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_7_s0/CLK</td>
</tr>
<tr>
<td>2.191</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R36C79[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_7_s0/Q</td>
</tr>
<tr>
<td>2.197</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C79[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4105_s1/I1</td>
</tr>
<tr>
<td>2.351</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C79[0][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4105_s1/F</td>
</tr>
<tr>
<td>2.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C79[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C79[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_7_s0/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C79[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C79[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_5_s0/CLK</td>
</tr>
<tr>
<td>2.191</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R36C79[1][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_5_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C79[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4107_s1/I3</td>
</tr>
<tr>
<td>2.353</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C79[1][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4107_s1/F</td>
</tr>
<tr>
<td>2.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C79[1][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C79[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_5_s0/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C79[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rReqCnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rReqCnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C79[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rReqCnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.191</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R35C79[1][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rReqCnt_0_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C79[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n3973_s2/I0</td>
</tr>
<tr>
<td>2.353</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C79[1][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n3973_s2/F</td>
</tr>
<tr>
<td>2.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C79[1][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rReqCnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C79[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rReqCnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C79[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rReqCnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C78[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_0_s0/CLK</td>
</tr>
<tr>
<td>2.188</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R40C78[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_0_s0/Q</td>
</tr>
<tr>
<td>2.197</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C78[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/wMdAddrNext_0_s5/I0</td>
</tr>
<tr>
<td>2.350</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C78[0][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/wMdAddrNext_0_s5/F</td>
</tr>
<tr>
<td>2.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C78[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C78[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_0_s0/CLK</td>
</tr>
<tr>
<td>2.072</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C78[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 33.008%; route: 1.371, 66.992%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.008%; route: 1.371, 66.992%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C78[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_13_s0/CLK</td>
</tr>
<tr>
<td>2.188</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R34C78[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_13_s0/Q</td>
</tr>
<tr>
<td>2.197</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C78[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4099_s1/I2</td>
</tr>
<tr>
<td>2.350</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C78[0][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4099_s1/F</td>
</tr>
<tr>
<td>2.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C78[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C78[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_13_s0/CLK</td>
</tr>
<tr>
<td>2.072</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C78[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 33.008%; route: 1.371, 66.992%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.008%; route: 1.371, 66.992%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_15_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_15_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C79[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_15_s6/CLK</td>
</tr>
<tr>
<td>2.191</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R34C79[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_15_s6/Q</td>
</tr>
<tr>
<td>2.204</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C79[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_15_s9/I2</td>
</tr>
<tr>
<td>2.357</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C79[0][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_15_s9/F</td>
</tr>
<tr>
<td>2.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C79[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_15_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C79[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_15_s6/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C79[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rWaitCnt_15_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.091</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomDReg_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C78[1][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_0_s1/CLK</td>
</tr>
<tr>
<td>2.191</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R39C78[1][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_0_s1/Q</td>
</tr>
<tr>
<td>2.388</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[15]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rRomDReg_0_s4/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.054</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[15]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomDReg_0_s4/CLK</td>
</tr>
<tr>
<td>2.091</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[15]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomDReg_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 33.008%; route: 1.371, 66.992%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.197, 57.771%; tC2Q: 0.144, 42.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.879%; route: 1.379, 67.121%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdInc_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C78[2][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdInc_s0/CLK</td>
</tr>
<tr>
<td>2.191</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R41C78[2][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rMdInc_s0/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C78[1][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C78[1][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_6_s0/CLK</td>
</tr>
<tr>
<td>1.977</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C78[1][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 33.008%; route: 1.371, 66.992%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.008%; route: 1.371, 66.992%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdInc_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C78[2][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdInc_s0/CLK</td>
</tr>
<tr>
<td>2.191</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R41C78[2][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rMdInc_s0/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C78[1][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C78[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_7_s0/CLK</td>
</tr>
<tr>
<td>1.977</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C78[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 33.008%; route: 1.371, 66.992%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.008%; route: 1.371, 66.992%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.071</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.058</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_0_s0/CLK</td>
</tr>
<tr>
<td>2.202</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R37C75[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_0_s0/Q</td>
</tr>
<tr>
<td>2.400</td>
<td>0.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[0][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.058</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0/CLK</td>
</tr>
<tr>
<td>2.071</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C75[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.823%; route: 1.382, 67.177%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.198, 57.895%; tC2Q: 0.144, 42.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.823%; route: 1.382, 67.177%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLoopCnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLoopCnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C79[2][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLoopCnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.191</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R36C79[2][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rLoopCnt_0_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C79[2][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n3989_s2/I0</td>
</tr>
<tr>
<td>2.407</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C79[2][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n3989_s2/F</td>
</tr>
<tr>
<td>2.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C79[2][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rLoopCnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C79[2][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLoopCnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C79[2][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLoopCnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 57.865%; route: 0.009, 2.528%; tC2Q: 0.141, 39.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C79[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_1_s1/CLK</td>
</tr>
<tr>
<td>2.191</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R40C79[0][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_1_s1/Q</td>
</tr>
<tr>
<td>2.263</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C79[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n3948_s3/I2</td>
</tr>
<tr>
<td>2.417</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C79[0][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n3948_s3/F</td>
</tr>
<tr>
<td>2.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C79[0][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C79[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_1_s1/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C79[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.803%; route: 0.072, 19.672%; tC2Q: 0.141, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.419</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLoopCnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLoopCnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C79[2][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLoopCnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.191</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R36C79[2][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rLoopCnt_0_s0/Q</td>
</tr>
<tr>
<td>2.266</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C79[2][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n3988_s0/I1</td>
</tr>
<tr>
<td>2.419</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C79[2][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n3988_s0/F</td>
</tr>
<tr>
<td>2.419</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C79[2][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rLoopCnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C79[2][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLoopCnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C79[2][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLoopCnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.463%; route: 0.075, 20.325%; tC2Q: 0.141, 38.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.419</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C77[1][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_1_s0/CLK</td>
</tr>
<tr>
<td>2.191</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R36C77[1][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_1_s0/Q</td>
</tr>
<tr>
<td>2.266</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C77[1][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4329_s21/I3</td>
</tr>
<tr>
<td>2.419</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C77[1][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4329_s21/F</td>
</tr>
<tr>
<td>2.419</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C77[1][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C77[1][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_1_s0/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C77[1][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.463%; route: 0.075, 20.325%; tC2Q: 0.141, 38.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.419</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C77[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_2_s0/CLK</td>
</tr>
<tr>
<td>2.191</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R34C77[0][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_2_s0/Q</td>
</tr>
<tr>
<td>2.266</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C77[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4328_s22/I3</td>
</tr>
<tr>
<td>2.419</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C77[0][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n4328_s22/F</td>
</tr>
<tr>
<td>2.419</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C77[0][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C77[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_2_s0/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C77[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.463%; route: 0.075, 20.325%; tC2Q: 0.141, 38.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C78[1][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_6_s0/CLK</td>
</tr>
<tr>
<td>2.188</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R41C78[1][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_6_s0/Q</td>
</tr>
<tr>
<td>2.263</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C78[1][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/wMdAddrNext_6_s3/I3</td>
</tr>
<tr>
<td>2.416</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C78[1][B]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/wMdAddrNext_6_s3/F</td>
</tr>
<tr>
<td>2.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C78[1][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C78[1][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_6_s0/CLK</td>
</tr>
<tr>
<td>2.072</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C78[1][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rMdAddr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 33.008%; route: 1.371, 66.992%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.463%; route: 0.075, 20.325%; tC2Q: 0.141, 38.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.008%; route: 1.371, 66.992%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.414</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.063</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLoopCnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLoopCnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C79[2][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLoopCnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.191</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R36C79[2][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rLoopCnt_0_s0/Q</td>
</tr>
<tr>
<td>2.266</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C79[3][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n3987_s0/I1</td>
</tr>
<tr>
<td>2.414</td>
<td>0.148</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C79[3][A]</td>
<td style=" background: #97FFFF;">u_pll/u_gwfpll/u_pll0/u_pll_init/n3987_s0/F</td>
</tr>
<tr>
<td>2.414</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C79[3][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rLoopCnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C79[3][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLoopCnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.063</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C79[3][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rLoopCnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 40.659%; route: 0.075, 20.604%; tC2Q: 0.141, 38.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomDReg_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C77[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_4_s1/CLK</td>
</tr>
<tr>
<td>2.194</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R36C77[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rRomAddr_4_s1/Q</td>
</tr>
<tr>
<td>2.448</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[15]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rRomDReg_0_s4/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.054</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[15]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomDReg_0_s4/CLK</td>
</tr>
<tr>
<td>2.089</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[15]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomDReg_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 63.819%; tC2Q: 0.144, 36.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.879%; route: 1.379, 67.121%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.981</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomRd_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomData_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C77[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomRd_s0/CLK</td>
</tr>
<tr>
<td>2.194</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R40C77[1][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rRomRd_s0/Q</td>
</tr>
<tr>
<td>2.342</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C77[1][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rRomData_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C77[1][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomData_12_s0/CLK</td>
</tr>
<tr>
<td>1.981</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C77[1][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomData_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.147, 50.515%; tC2Q: 0.144, 49.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.981</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomRd_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomData_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C77[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomRd_s0/CLK</td>
</tr>
<tr>
<td>2.194</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R40C77[1][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rRomRd_s0/Q</td>
</tr>
<tr>
<td>2.342</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C77[1][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rRomData_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C77[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomData_13_s0/CLK</td>
</tr>
<tr>
<td>1.981</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C77[1][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomData_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.147, 50.515%; tC2Q: 0.144, 49.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.524</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.339</td>
<td>3.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C73[0][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>4.706</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R37C73[0][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.569</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C75[0][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.872</td>
<td>3.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0/CLK</td>
</tr>
<tr>
<td>23.524</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C75[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.467</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 15.730%; route: 3.656, 84.270%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.863, 70.122%; tC2Q: 0.368, 29.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.627%; route: 3.189, 82.373%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.524</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.339</td>
<td>3.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C73[0][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>4.706</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R37C73[0][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.569</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C75[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.872</td>
<td>3.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_0_s0/CLK</td>
</tr>
<tr>
<td>23.524</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C75[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.467</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 15.730%; route: 3.656, 84.270%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.863, 70.122%; tC2Q: 0.368, 29.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.627%; route: 3.189, 82.373%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.934</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.005</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.243</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C73[0][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>79</td>
<td>R37C73[0][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.934</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[0][B]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.058</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0/CLK</td>
</tr>
<tr>
<td>2.005</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C75[0][B]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 30.109%; route: 1.568, 69.891%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.547, 79.161%; tC2Q: 0.144, 20.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.823%; route: 1.382, 67.177%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.934</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.005</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.243</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C73[0][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>79</td>
<td>R37C73[0][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.934</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.058</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_0_s0/CLK</td>
</tr>
<tr>
<td>2.005</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C75[0][A]</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 30.109%; route: 1.568, 69.891%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.547, 79.161%; tC2Q: 0.144, 20.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.823%; route: 1.382, 67.177%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.203</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.203</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomDReg_0_s4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.852</td>
<td>3.164</td>
<td>tNET</td>
<td>FF</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomDReg_0_s4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.055</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomDReg_0_s4/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.345</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.345</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomDReg_0_s4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.872</td>
<td>3.189</td>
<td>tNET</td>
<td>RR</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomDReg_0_s4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.216</td>
<td>1.539</td>
<td>tNET</td>
<td>FF</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomDReg_0_s4/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.675</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.925</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ff_reset_n_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.319</td>
<td>3.631</td>
<td>tNET</td>
<td>FF</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.243</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.817</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.067</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ff_reset_n_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.339</td>
<td>3.656</td>
<td>tNET</td>
<td>RR</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.405</td>
<td>1.728</td>
<td>tNET</td>
<td>FF</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomData_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.852</td>
<td>3.164</td>
<td>tNET</td>
<td>FF</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomData_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.058</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomData_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rChkFlag_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.852</td>
<td>3.164</td>
<td>tNET</td>
<td>FF</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rChkFlag_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.058</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rChkFlag_5_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomData_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.852</td>
<td>3.164</td>
<td>tNET</td>
<td>FF</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomData_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.058</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomData_17_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomData_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.852</td>
<td>3.164</td>
<td>tNET</td>
<td>FF</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomData_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.058</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomData_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomData_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.852</td>
<td>3.164</td>
<td>tNET</td>
<td>FF</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomData_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.058</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomData_19_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomData_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.852</td>
<td>3.164</td>
<td>tNET</td>
<td>FF</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomData_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.058</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomData_18_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>105</td>
<td>clk_d</td>
<td>14.237</td>
<td>3.656</td>
</tr>
<tr>
<td>26</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rEnable[1]</td>
<td>16.493</td>
<td>1.069</td>
</tr>
<tr>
<td>22</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomRd</td>
<td>17.801</td>
<td>0.387</td>
</tr>
<tr>
<td>21</td>
<td>clk7m</td>
<td>137.506</td>
<td>2.967</td>
</tr>
<tr>
<td>21</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rRomDReg_0_12</td>
<td>18.442</td>
<td>0.704</td>
</tr>
<tr>
<td>20</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/wIsStep3</td>
<td>16.092</td>
<td>0.945</td>
</tr>
<tr>
<td>17</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n4112_7</td>
<td>16.364</td>
<td>0.746</td>
</tr>
<tr>
<td>14</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/n6420_4</td>
<td>16.920</td>
<td>0.576</td>
</tr>
<tr>
<td>14</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC[0]</td>
<td>16.421</td>
<td>0.574</td>
</tr>
<tr>
<td>14</td>
<td>u_pll/u_gwfpll/u_pll0/u_pll_init/rInitFsmC[1]</td>
<td>16.348</td>
<td>0.695</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C75</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C78</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C80</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C81</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C97</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C129</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C121</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C105</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C145</td>
<td>100.00%</td>
</tr>
<tr>
<td>R17C81</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
