Info (10281): Verilog HDL Declaration information at ram_valid.v(5): object "WR" differs only in case from object "wr" in the same scope
