// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
// Date        : Mon Mar 11 10:01:16 2019
// Host        : Lenovo-PC running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_auto_ds_0_sim_netlist.v
// Design      : system_auto_ds_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_data_fifo_v2_1_16_axic_fifo
   (first_mi_word_reg,
    full,
    \goreg_dm.dout_i_reg[4] ,
    din,
    cmd_push_block_reg,
    m_axi_awvalid,
    command_ongoing_reg,
    S_AXI_AREADY_I_reg,
    out,
    s_axi_aresetn,
    Q,
    wr_en,
    empty_fwft_i_reg,
    s_axi_aresetn_0,
    command_ongoing,
    cmd_push_block,
    ram_full_i_reg,
    m_axi_awready,
    need_to_split_q,
    access_is_incr_q,
    \pushed_commands_reg[3] ,
    E,
    command_ongoing_reg_0,
    areset_d_2,
    \areset_d_reg[1] );
  output [4:0]first_mi_word_reg;
  output full;
  output \goreg_dm.dout_i_reg[4] ;
  output [0:0]din;
  output cmd_push_block_reg;
  output m_axi_awvalid;
  output command_ongoing_reg;
  output S_AXI_AREADY_I_reg;
  input out;
  input s_axi_aresetn;
  input [3:0]Q;
  input wr_en;
  input empty_fwft_i_reg;
  input s_axi_aresetn_0;
  input command_ongoing;
  input cmd_push_block;
  input ram_full_i_reg;
  input m_axi_awready;
  input need_to_split_q;
  input access_is_incr_q;
  input [3:0]\pushed_commands_reg[3] ;
  input [0:0]E;
  input command_ongoing_reg_0;
  input [0:0]areset_d_2;
  input \areset_d_reg[1] ;

  wire [0:0]E;
  wire [3:0]Q;
  wire S_AXI_AREADY_I_reg;
  wire access_is_incr_q;
  wire [0:0]areset_d_2;
  wire \areset_d_reg[1] ;
  wire cmd_push_block;
  wire cmd_push_block_reg;
  wire command_ongoing;
  wire command_ongoing_reg;
  wire command_ongoing_reg_0;
  wire [0:0]din;
  wire empty_fwft_i_reg;
  wire [4:0]first_mi_word_reg;
  wire full;
  wire \goreg_dm.dout_i_reg[4] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire need_to_split_q;
  wire out;
  wire [3:0]\pushed_commands_reg[3] ;
  wire ram_full_i_reg;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_data_fifo_v2_1_16_fifo_gen inst
       (.E(E),
        .Q(Q),
        .S_AXI_AREADY_I_reg(S_AXI_AREADY_I_reg),
        .access_is_incr_q(access_is_incr_q),
        .areset_d_2(areset_d_2),
        .\areset_d_reg[1] (\areset_d_reg[1] ),
        .cmd_push_block(cmd_push_block),
        .cmd_push_block_reg(cmd_push_block_reg),
        .command_ongoing(command_ongoing),
        .command_ongoing_reg(command_ongoing_reg),
        .command_ongoing_reg_0(command_ongoing_reg_0),
        .din(din),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .first_mi_word_reg(first_mi_word_reg),
        .full(full),
        .\goreg_dm.dout_i_reg[4] (\goreg_dm.dout_i_reg[4] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .need_to_split_q(need_to_split_q),
        .out(out),
        .\pushed_commands_reg[3] (\pushed_commands_reg[3] ),
        .ram_full_i_reg(ram_full_i_reg),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(s_axi_aresetn_0),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "axi_data_fifo_v2_1_16_axic_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_data_fifo_v2_1_16_axic_fifo__parameterized0
   (first_mi_word_reg,
    din,
    cmd_push_block_reg,
    E,
    m_axi_arvalid,
    s_axi_rlast,
    \gen_downsizer.gen_cascaded_downsizer.rlast_i ,
    command_ongoing_reg,
    S_AXI_AREADY_I_reg,
    out,
    s_axi_aresetn,
    rd_en,
    s_axi_aresetn_0,
    command_ongoing,
    cmd_push_block,
    m_axi_arready,
    need_to_split_q,
    access_is_incr_q,
    Q,
    \num_transactions_q_reg[3] ,
    m_axi_rlast,
    dout,
    S_AXI_AREADY_I_reg_0,
    command_ongoing_reg_0,
    areset_d_2,
    \areset_d_reg[1] );
  output first_mi_word_reg;
  output [0:0]din;
  output cmd_push_block_reg;
  output [0:0]E;
  output m_axi_arvalid;
  output s_axi_rlast;
  output \gen_downsizer.gen_cascaded_downsizer.rlast_i ;
  output command_ongoing_reg;
  output S_AXI_AREADY_I_reg;
  input out;
  input s_axi_aresetn;
  input rd_en;
  input s_axi_aresetn_0;
  input command_ongoing;
  input cmd_push_block;
  input m_axi_arready;
  input need_to_split_q;
  input access_is_incr_q;
  input [3:0]Q;
  input [3:0]\num_transactions_q_reg[3] ;
  input m_axi_rlast;
  input [0:0]dout;
  input [0:0]S_AXI_AREADY_I_reg_0;
  input command_ongoing_reg_0;
  input [0:0]areset_d_2;
  input \areset_d_reg[1] ;

  wire [0:0]E;
  wire [3:0]Q;
  wire S_AXI_AREADY_I_reg;
  wire [0:0]S_AXI_AREADY_I_reg_0;
  wire access_is_incr_q;
  wire [0:0]areset_d_2;
  wire \areset_d_reg[1] ;
  wire cmd_push_block;
  wire cmd_push_block_reg;
  wire command_ongoing;
  wire command_ongoing_reg;
  wire command_ongoing_reg_0;
  wire [0:0]din;
  wire [0:0]dout;
  wire first_mi_word_reg;
  wire \gen_downsizer.gen_cascaded_downsizer.rlast_i ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_rlast;
  wire need_to_split_q;
  wire [3:0]\num_transactions_q_reg[3] ;
  wire out;
  wire rd_en;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;
  wire s_axi_rlast;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_data_fifo_v2_1_16_fifo_gen__parameterized0 inst
       (.E(E),
        .Q(Q),
        .S_AXI_AREADY_I_reg(S_AXI_AREADY_I_reg),
        .S_AXI_AREADY_I_reg_0(S_AXI_AREADY_I_reg_0),
        .access_is_incr_q(access_is_incr_q),
        .areset_d_2(areset_d_2),
        .\areset_d_reg[1] (\areset_d_reg[1] ),
        .cmd_push_block(cmd_push_block),
        .cmd_push_block_reg(cmd_push_block_reg),
        .command_ongoing(command_ongoing),
        .command_ongoing_reg(command_ongoing_reg),
        .command_ongoing_reg_0(command_ongoing_reg_0),
        .din(din),
        .dout(dout),
        .first_mi_word_reg(first_mi_word_reg),
        .\gen_downsizer.gen_cascaded_downsizer.rlast_i (\gen_downsizer.gen_cascaded_downsizer.rlast_i ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_rlast(m_axi_rlast),
        .need_to_split_q(need_to_split_q),
        .\num_transactions_q_reg[3] (\num_transactions_q_reg[3] ),
        .out(out),
        .rd_en(rd_en),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(s_axi_aresetn_0),
        .s_axi_rlast(s_axi_rlast));
endmodule

(* ORIG_REF_NAME = "axi_data_fifo_v2_1_16_axic_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_data_fifo_v2_1_16_axic_fifo__parameterized1
   (dout,
    full,
    empty,
    SR,
    din,
    split_ongoing_reg,
    S,
    out,
    wr_en,
    \USE_WRITE.wr_cmd_b_ready ,
    s_axi_aresetn,
    wrap_need_to_split_q,
    incr_need_to_split_q,
    fix_need_to_split_q,
    CO,
    access_is_incr_q,
    access_is_wrap_q,
    split_ongoing,
    access_is_fix_q,
    Q,
    \pushed_commands_reg[7] ,
    \num_transactions_q_reg[3] );
  output [8:0]dout;
  output full;
  output empty;
  output [0:0]SR;
  output [0:0]din;
  output split_ongoing_reg;
  output [2:0]S;
  input out;
  input wr_en;
  input \USE_WRITE.wr_cmd_b_ready ;
  input s_axi_aresetn;
  input wrap_need_to_split_q;
  input incr_need_to_split_q;
  input fix_need_to_split_q;
  input [0:0]CO;
  input access_is_incr_q;
  input access_is_wrap_q;
  input split_ongoing;
  input access_is_fix_q;
  input [3:0]Q;
  input [7:0]\pushed_commands_reg[7] ;
  input [3:0]\num_transactions_q_reg[3] ;

  wire [0:0]CO;
  wire [3:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire \USE_WRITE.wr_cmd_b_ready ;
  wire access_is_fix_q;
  wire access_is_incr_q;
  wire access_is_wrap_q;
  wire [0:0]din;
  wire [8:0]dout;
  wire empty;
  wire fix_need_to_split_q;
  wire full;
  wire incr_need_to_split_q;
  wire [3:0]\num_transactions_q_reg[3] ;
  wire out;
  wire [7:0]\pushed_commands_reg[7] ;
  wire s_axi_aresetn;
  wire split_ongoing;
  wire split_ongoing_reg;
  wire wr_en;
  wire wrap_need_to_split_q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_data_fifo_v2_1_16_fifo_gen__parameterized1 inst
       (.CO(CO),
        .Q(Q),
        .S(S),
        .SR(SR),
        .\USE_WRITE.wr_cmd_b_ready (\USE_WRITE.wr_cmd_b_ready ),
        .access_is_fix_q(access_is_fix_q),
        .access_is_incr_q(access_is_incr_q),
        .access_is_wrap_q(access_is_wrap_q),
        .din(din),
        .dout(dout),
        .empty(empty),
        .fix_need_to_split_q(fix_need_to_split_q),
        .full(full),
        .incr_need_to_split_q(incr_need_to_split_q),
        .\num_transactions_q_reg[3] (\num_transactions_q_reg[3] ),
        .out(out),
        .\pushed_commands_reg[7] (\pushed_commands_reg[7] ),
        .s_axi_aresetn(s_axi_aresetn),
        .split_ongoing(split_ongoing),
        .split_ongoing_reg(split_ongoing_reg),
        .wr_en(wr_en),
        .wrap_need_to_split_q(wrap_need_to_split_q));
endmodule

(* ORIG_REF_NAME = "axi_data_fifo_v2_1_16_axic_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_data_fifo_v2_1_16_axic_fifo__parameterized2
   (dout,
    din,
    D,
    E,
    cmd_push_block_reg,
    split_ongoing_reg,
    S,
    \next_mi_addr_reg[9] ,
    \next_mi_addr_reg[9]_0 ,
    \WORD_LANE[0].S_AXI_RDATA_II_reg[63] ,
    first_mi_word_reg,
    \WORD_LANE[1].S_AXI_RDATA_II_reg[127] ,
    \WORD_LANE[2].S_AXI_RDATA_II_reg[191] ,
    \WORD_LANE[3].S_AXI_RDATA_II_reg[255] ,
    \WORD_LANE[4].S_AXI_RDATA_II_reg[319] ,
    \WORD_LANE[5].S_AXI_RDATA_II_reg[383] ,
    \WORD_LANE[6].S_AXI_RDATA_II_reg[447] ,
    \WORD_LANE[7].S_AXI_RDATA_II_reg[511] ,
    \current_word_1_reg[5] ,
    \S_AXI_RRESP_ACC_reg[0] ,
    DI,
    \WORD_LANE[0].S_AXI_RDATA_II_reg[63]_0 ,
    \WORD_LANE[0].S_AXI_RDATA_II_reg[63]_1 ,
    \WORD_LANE[0].S_AXI_RDATA_II_reg[63]_2 ,
    S_AXI_AREADY_I_reg,
    \queue_id_reg[0] ,
    command_ongoing_reg,
    cmd_push_block_reg_0,
    s_axi_rvalid,
    \WORD_LANE[0].S_AXI_RDATA_II_reg[63]_3 ,
    m_axi_rready,
    rd_en,
    cmd_empty_reg,
    out,
    SR,
    access_fit_mi_side_q,
    \cmd_mask_q_reg[5] ,
    Q,
    s_axi_rready,
    \goreg_dm.dout_i_reg[9] ,
    cmd_push_block,
    cmd_empty,
    \queue_id_reg[0]_0 ,
    S_AXI_AID_Q,
    command_ongoing,
    access_is_fix_q,
    wrap_need_to_split_q,
    incr_need_to_split_q,
    fix_need_to_split_q,
    CO,
    access_is_incr_q,
    access_is_wrap_q,
    split_ongoing,
    \S_AXI_ALEN_Q_reg[3] ,
    \pushed_commands_reg[7] ,
    \num_transactions_q_reg[3] ,
    \split_addr_mask_q_reg[31] ,
    \S_AXI_AADDR_Q_reg[5] ,
    si_full_size_q,
    \split_addr_mask_q_reg[0] ,
    \split_addr_mask_q_reg[1] ,
    \split_addr_mask_q_reg[2] ,
    \split_addr_mask_q_reg[5] ,
    current_word_adjusted,
    empty_fwft_i_reg,
    m_axi_rvalid,
    first_word,
    \length_counter_1_reg[7] ,
    \goreg_dm.dout_i_reg[8] ,
    \S_AXI_RRESP_ACC_reg[0]_0 ,
    \current_word_1_reg[5]_0 ,
    \areset_d_reg[0] ,
    areset_d_2,
    s_axi_arvalid,
    S_AXI_AREADY_I_reg_0,
    \gen_downsizer.gen_cascaded_downsizer.arready_i ,
    s_axi_aresetn,
    m_axi_rlast,
    \cmd_depth_reg[5] );
  output [13:0]dout;
  output [2:0]din;
  output [4:0]D;
  output [0:0]E;
  output cmd_push_block_reg;
  output split_ongoing_reg;
  output [2:0]S;
  output \next_mi_addr_reg[9] ;
  output \next_mi_addr_reg[9]_0 ;
  output [0:0]\WORD_LANE[0].S_AXI_RDATA_II_reg[63] ;
  output first_mi_word_reg;
  output [0:0]\WORD_LANE[1].S_AXI_RDATA_II_reg[127] ;
  output [0:0]\WORD_LANE[2].S_AXI_RDATA_II_reg[191] ;
  output [0:0]\WORD_LANE[3].S_AXI_RDATA_II_reg[255] ;
  output [0:0]\WORD_LANE[4].S_AXI_RDATA_II_reg[319] ;
  output [0:0]\WORD_LANE[5].S_AXI_RDATA_II_reg[383] ;
  output [0:0]\WORD_LANE[6].S_AXI_RDATA_II_reg[447] ;
  output [0:0]\WORD_LANE[7].S_AXI_RDATA_II_reg[511] ;
  output [5:0]\current_word_1_reg[5] ;
  output \S_AXI_RRESP_ACC_reg[0] ;
  output [0:0]DI;
  output [0:0]\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_0 ;
  output [1:0]\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_1 ;
  output [3:0]\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_2 ;
  output S_AXI_AREADY_I_reg;
  output \queue_id_reg[0] ;
  output command_ongoing_reg;
  output cmd_push_block_reg_0;
  output s_axi_rvalid;
  output [0:0]\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_3 ;
  output m_axi_rready;
  output rd_en;
  output cmd_empty_reg;
  input out;
  input [0:0]SR;
  input access_fit_mi_side_q;
  input [17:0]\cmd_mask_q_reg[5] ;
  input [5:0]Q;
  input s_axi_rready;
  input \goreg_dm.dout_i_reg[9] ;
  input cmd_push_block;
  input cmd_empty;
  input \queue_id_reg[0]_0 ;
  input S_AXI_AID_Q;
  input command_ongoing;
  input access_is_fix_q;
  input wrap_need_to_split_q;
  input incr_need_to_split_q;
  input fix_need_to_split_q;
  input [0:0]CO;
  input access_is_incr_q;
  input access_is_wrap_q;
  input split_ongoing;
  input [3:0]\S_AXI_ALEN_Q_reg[3] ;
  input [7:0]\pushed_commands_reg[7] ;
  input [3:0]\num_transactions_q_reg[3] ;
  input \split_addr_mask_q_reg[31] ;
  input [5:0]\S_AXI_AADDR_Q_reg[5] ;
  input si_full_size_q;
  input \split_addr_mask_q_reg[0] ;
  input \split_addr_mask_q_reg[1] ;
  input \split_addr_mask_q_reg[2] ;
  input [2:0]\split_addr_mask_q_reg[5] ;
  input [2:0]current_word_adjusted;
  input empty_fwft_i_reg;
  input m_axi_rvalid;
  input first_word;
  input [0:0]\length_counter_1_reg[7] ;
  input \goreg_dm.dout_i_reg[8] ;
  input \S_AXI_RRESP_ACC_reg[0]_0 ;
  input [5:0]\current_word_1_reg[5]_0 ;
  input \areset_d_reg[0] ;
  input [0:0]areset_d_2;
  input s_axi_arvalid;
  input [0:0]S_AXI_AREADY_I_reg_0;
  input \gen_downsizer.gen_cascaded_downsizer.arready_i ;
  input s_axi_aresetn;
  input m_axi_rlast;
  input \cmd_depth_reg[5] ;

  wire [0:0]CO;
  wire [4:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [5:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire [5:0]\S_AXI_AADDR_Q_reg[5] ;
  wire S_AXI_AID_Q;
  wire [3:0]\S_AXI_ALEN_Q_reg[3] ;
  wire S_AXI_AREADY_I_reg;
  wire [0:0]S_AXI_AREADY_I_reg_0;
  wire \S_AXI_RRESP_ACC_reg[0] ;
  wire \S_AXI_RRESP_ACC_reg[0]_0 ;
  wire [0:0]\WORD_LANE[0].S_AXI_RDATA_II_reg[63] ;
  wire [0:0]\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_0 ;
  wire [1:0]\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_1 ;
  wire [3:0]\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_2 ;
  wire [0:0]\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_3 ;
  wire [0:0]\WORD_LANE[1].S_AXI_RDATA_II_reg[127] ;
  wire [0:0]\WORD_LANE[2].S_AXI_RDATA_II_reg[191] ;
  wire [0:0]\WORD_LANE[3].S_AXI_RDATA_II_reg[255] ;
  wire [0:0]\WORD_LANE[4].S_AXI_RDATA_II_reg[319] ;
  wire [0:0]\WORD_LANE[5].S_AXI_RDATA_II_reg[383] ;
  wire [0:0]\WORD_LANE[6].S_AXI_RDATA_II_reg[447] ;
  wire [0:0]\WORD_LANE[7].S_AXI_RDATA_II_reg[511] ;
  wire access_fit_mi_side_q;
  wire access_is_fix_q;
  wire access_is_incr_q;
  wire access_is_wrap_q;
  wire [0:0]areset_d_2;
  wire \areset_d_reg[0] ;
  wire \cmd_depth_reg[5] ;
  wire cmd_empty;
  wire cmd_empty_reg;
  wire [17:0]\cmd_mask_q_reg[5] ;
  wire cmd_push_block;
  wire cmd_push_block_reg;
  wire cmd_push_block_reg_0;
  wire command_ongoing;
  wire command_ongoing_reg;
  wire [5:0]\current_word_1_reg[5] ;
  wire [5:0]\current_word_1_reg[5]_0 ;
  wire [2:0]current_word_adjusted;
  wire [2:0]din;
  wire [13:0]dout;
  wire empty_fwft_i_reg;
  wire first_mi_word_reg;
  wire first_word;
  wire fix_need_to_split_q;
  wire \gen_downsizer.gen_cascaded_downsizer.arready_i ;
  wire \goreg_dm.dout_i_reg[8] ;
  wire \goreg_dm.dout_i_reg[9] ;
  wire incr_need_to_split_q;
  wire [0:0]\length_counter_1_reg[7] ;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire \next_mi_addr_reg[9] ;
  wire \next_mi_addr_reg[9]_0 ;
  wire [3:0]\num_transactions_q_reg[3] ;
  wire out;
  wire [7:0]\pushed_commands_reg[7] ;
  wire \queue_id_reg[0] ;
  wire \queue_id_reg[0]_0 ;
  wire rd_en;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire si_full_size_q;
  wire \split_addr_mask_q_reg[0] ;
  wire \split_addr_mask_q_reg[1] ;
  wire \split_addr_mask_q_reg[2] ;
  wire \split_addr_mask_q_reg[31] ;
  wire [2:0]\split_addr_mask_q_reg[5] ;
  wire split_ongoing;
  wire split_ongoing_reg;
  wire wrap_need_to_split_q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_data_fifo_v2_1_16_fifo_gen__parameterized2 inst
       (.CO(CO),
        .D(D),
        .DI(DI),
        .E(E),
        .Q(Q),
        .S(S),
        .SR(SR),
        .\S_AXI_AADDR_Q_reg[5] (\S_AXI_AADDR_Q_reg[5] ),
        .S_AXI_AID_Q(S_AXI_AID_Q),
        .\S_AXI_ALEN_Q_reg[3] (\S_AXI_ALEN_Q_reg[3] ),
        .S_AXI_AREADY_I_reg(S_AXI_AREADY_I_reg),
        .S_AXI_AREADY_I_reg_0(S_AXI_AREADY_I_reg_0),
        .\S_AXI_RRESP_ACC_reg[0] (\S_AXI_RRESP_ACC_reg[0] ),
        .\S_AXI_RRESP_ACC_reg[0]_0 (\S_AXI_RRESP_ACC_reg[0]_0 ),
        .\WORD_LANE[0].S_AXI_RDATA_II_reg[63] (\WORD_LANE[0].S_AXI_RDATA_II_reg[63] ),
        .\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_0 (\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_0 ),
        .\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_1 (\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_1 ),
        .\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_2 (\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_2 ),
        .\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_3 (\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_3 ),
        .\WORD_LANE[1].S_AXI_RDATA_II_reg[127] (\WORD_LANE[1].S_AXI_RDATA_II_reg[127] ),
        .\WORD_LANE[2].S_AXI_RDATA_II_reg[191] (\WORD_LANE[2].S_AXI_RDATA_II_reg[191] ),
        .\WORD_LANE[3].S_AXI_RDATA_II_reg[255] (\WORD_LANE[3].S_AXI_RDATA_II_reg[255] ),
        .\WORD_LANE[4].S_AXI_RDATA_II_reg[319] (\WORD_LANE[4].S_AXI_RDATA_II_reg[319] ),
        .\WORD_LANE[5].S_AXI_RDATA_II_reg[383] (\WORD_LANE[5].S_AXI_RDATA_II_reg[383] ),
        .\WORD_LANE[6].S_AXI_RDATA_II_reg[447] (\WORD_LANE[6].S_AXI_RDATA_II_reg[447] ),
        .\WORD_LANE[7].S_AXI_RDATA_II_reg[511] (\WORD_LANE[7].S_AXI_RDATA_II_reg[511] ),
        .access_fit_mi_side_q_reg({access_fit_mi_side_q,\cmd_mask_q_reg[5] }),
        .access_is_fix_q(access_is_fix_q),
        .access_is_incr_q(access_is_incr_q),
        .access_is_wrap_q(access_is_wrap_q),
        .areset_d_2(areset_d_2),
        .\areset_d_reg[0] (\areset_d_reg[0] ),
        .\cmd_depth_reg[5] (\cmd_depth_reg[5] ),
        .cmd_empty(cmd_empty),
        .cmd_empty_reg(cmd_empty_reg),
        .cmd_push_block(cmd_push_block),
        .cmd_push_block_reg(cmd_push_block_reg),
        .cmd_push_block_reg_0(cmd_push_block_reg_0),
        .command_ongoing(command_ongoing),
        .command_ongoing_reg(command_ongoing_reg),
        .\current_word_1_reg[5] (\current_word_1_reg[5] ),
        .\current_word_1_reg[5]_0 (\current_word_1_reg[5]_0 ),
        .current_word_adjusted(current_word_adjusted),
        .din(din),
        .dout(dout),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .first_mi_word_reg(first_mi_word_reg),
        .first_word(first_word),
        .fix_need_to_split_q(fix_need_to_split_q),
        .\gen_downsizer.gen_cascaded_downsizer.arready_i (\gen_downsizer.gen_cascaded_downsizer.arready_i ),
        .\goreg_dm.dout_i_reg[8] (\goreg_dm.dout_i_reg[8] ),
        .\goreg_dm.dout_i_reg[9] (\goreg_dm.dout_i_reg[9] ),
        .incr_need_to_split_q(incr_need_to_split_q),
        .\length_counter_1_reg[7] (\length_counter_1_reg[7] ),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .\next_mi_addr_reg[9] (\next_mi_addr_reg[9] ),
        .\next_mi_addr_reg[9]_0 (\next_mi_addr_reg[9]_0 ),
        .\num_transactions_q_reg[3] (\num_transactions_q_reg[3] ),
        .out(out),
        .\pushed_commands_reg[7] (\pushed_commands_reg[7] ),
        .\queue_id_reg[0] (\queue_id_reg[0] ),
        .\queue_id_reg[0]_0 (\queue_id_reg[0]_0 ),
        .rd_en(rd_en),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .si_full_size_q(si_full_size_q),
        .\split_addr_mask_q_reg[0] (\split_addr_mask_q_reg[0] ),
        .\split_addr_mask_q_reg[1] (\split_addr_mask_q_reg[1] ),
        .\split_addr_mask_q_reg[2] (\split_addr_mask_q_reg[2] ),
        .\split_addr_mask_q_reg[31] (\split_addr_mask_q_reg[31] ),
        .\split_addr_mask_q_reg[5] (\split_addr_mask_q_reg[5] ),
        .split_ongoing(split_ongoing),
        .split_ongoing_reg(split_ongoing_reg),
        .wrap_need_to_split_q(wrap_need_to_split_q));
endmodule

(* ORIG_REF_NAME = "axi_data_fifo_v2_1_16_axic_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_data_fifo_v2_1_16_axic_fifo__parameterized2__xdcDup__1
   (dout,
    first_word_reg,
    \S_AXI_ASIZE_Q_reg[1] ,
    D,
    cmd_push_block_reg,
    wr_en,
    s_axi_wready,
    E,
    \next_mi_addr_reg[9] ,
    \next_mi_addr_reg[9]_0 ,
    \current_word_1_reg[5] ,
    DI,
    \m_axi_wdata[63] ,
    S,
    \m_axi_wdata[63]_0 ,
    S_AXI_AREADY_I_reg,
    \queue_id_reg[0] ,
    cmd_b_push_block_reg,
    \USE_B_CHANNEL.cmd_b_depth_reg[5] ,
    \USE_B_CHANNEL.cmd_b_empty_i_reg ,
    command_ongoing_reg,
    cmd_push_block_reg_0,
    out,
    SR,
    din,
    rd_en,
    Q,
    cmd_push_block,
    cmd_b_push_block,
    command_ongoing,
    full,
    cmd_b_empty,
    s_axi_bid,
    S_AXI_AID_Q,
    \gen_downsizer.gen_cascaded_downsizer.wlast_i ,
    m_axi_wready,
    s_axi_wvalid,
    empty_fwft_i_reg,
    access_is_fix_q,
    \split_addr_mask_q_reg[31] ,
    \S_AXI_AADDR_Q_reg[5] ,
    si_full_size_q,
    size_mask_q,
    \split_addr_mask_q_reg[5] ,
    access_is_incr_q,
    access_is_wrap_q,
    split_ongoing,
    first_mi_word,
    \current_word_1_reg[5]_0 ,
    first_word_reg_0,
    \areset_d_reg[0] ,
    areset_d_2,
    s_axi_awvalid,
    S_AXI_AREADY_I_reg_0,
    s_axi_aresetn,
    \USE_WRITE.wr_cmd_b_ready ,
    \USE_B_CHANNEL.cmd_b_depth_reg[5]_0 ,
    \gen_downsizer.gen_cascaded_downsizer.awready_i ,
    access_is_incr_q_reg);
  output [8:0]dout;
  output first_word_reg;
  output [1:0]\S_AXI_ASIZE_Q_reg[1] ;
  output [4:0]D;
  output cmd_push_block_reg;
  output wr_en;
  output s_axi_wready;
  output [0:0]E;
  output \next_mi_addr_reg[9] ;
  output \next_mi_addr_reg[9]_0 ;
  output [5:0]\current_word_1_reg[5] ;
  output [3:0]DI;
  output [0:0]\m_axi_wdata[63] ;
  output [1:0]S;
  output [3:0]\m_axi_wdata[63]_0 ;
  output S_AXI_AREADY_I_reg;
  output \queue_id_reg[0] ;
  output cmd_b_push_block_reg;
  output [0:0]\USE_B_CHANNEL.cmd_b_depth_reg[5] ;
  output \USE_B_CHANNEL.cmd_b_empty_i_reg ;
  output command_ongoing_reg;
  output cmd_push_block_reg_0;
  input out;
  input [0:0]SR;
  input [19:0]din;
  input rd_en;
  input [5:0]Q;
  input cmd_push_block;
  input cmd_b_push_block;
  input command_ongoing;
  input full;
  input cmd_b_empty;
  input [0:0]s_axi_bid;
  input S_AXI_AID_Q;
  input \gen_downsizer.gen_cascaded_downsizer.wlast_i ;
  input m_axi_wready;
  input s_axi_wvalid;
  input empty_fwft_i_reg;
  input access_is_fix_q;
  input \split_addr_mask_q_reg[31] ;
  input [5:0]\S_AXI_AADDR_Q_reg[5] ;
  input si_full_size_q;
  input [2:0]size_mask_q;
  input [2:0]\split_addr_mask_q_reg[5] ;
  input access_is_incr_q;
  input access_is_wrap_q;
  input split_ongoing;
  input first_mi_word;
  input [5:0]\current_word_1_reg[5]_0 ;
  input first_word_reg_0;
  input \areset_d_reg[0] ;
  input [0:0]areset_d_2;
  input s_axi_awvalid;
  input [0:0]S_AXI_AREADY_I_reg_0;
  input s_axi_aresetn;
  input \USE_WRITE.wr_cmd_b_ready ;
  input \USE_B_CHANNEL.cmd_b_depth_reg[5]_0 ;
  input \gen_downsizer.gen_cascaded_downsizer.awready_i ;
  input access_is_incr_q_reg;

  wire [4:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [5:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [5:0]\S_AXI_AADDR_Q_reg[5] ;
  wire S_AXI_AID_Q;
  wire S_AXI_AREADY_I_reg;
  wire [0:0]S_AXI_AREADY_I_reg_0;
  wire [1:0]\S_AXI_ASIZE_Q_reg[1] ;
  wire [0:0]\USE_B_CHANNEL.cmd_b_depth_reg[5] ;
  wire \USE_B_CHANNEL.cmd_b_depth_reg[5]_0 ;
  wire \USE_B_CHANNEL.cmd_b_empty_i_reg ;
  wire \USE_WRITE.wr_cmd_b_ready ;
  wire access_is_fix_q;
  wire access_is_incr_q;
  wire access_is_incr_q_reg;
  wire access_is_wrap_q;
  wire [0:0]areset_d_2;
  wire \areset_d_reg[0] ;
  wire cmd_b_empty;
  wire cmd_b_push_block;
  wire cmd_b_push_block_reg;
  wire cmd_push_block;
  wire cmd_push_block_reg;
  wire cmd_push_block_reg_0;
  wire command_ongoing;
  wire command_ongoing_reg;
  wire [5:0]\current_word_1_reg[5] ;
  wire [5:0]\current_word_1_reg[5]_0 ;
  wire [19:0]din;
  wire [8:0]dout;
  wire empty_fwft_i_reg;
  wire first_mi_word;
  wire first_word_reg;
  wire first_word_reg_0;
  wire full;
  wire \gen_downsizer.gen_cascaded_downsizer.awready_i ;
  wire \gen_downsizer.gen_cascaded_downsizer.wlast_i ;
  wire [0:0]\m_axi_wdata[63] ;
  wire [3:0]\m_axi_wdata[63]_0 ;
  wire m_axi_wready;
  wire \next_mi_addr_reg[9] ;
  wire \next_mi_addr_reg[9]_0 ;
  wire out;
  wire \queue_id_reg[0] ;
  wire rd_en;
  wire s_axi_aresetn;
  wire s_axi_awvalid;
  wire [0:0]s_axi_bid;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire si_full_size_q;
  wire [2:0]size_mask_q;
  wire \split_addr_mask_q_reg[31] ;
  wire [2:0]\split_addr_mask_q_reg[5] ;
  wire split_ongoing;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_data_fifo_v2_1_16_fifo_gen__parameterized2__xdcDup__1 inst
       (.D(D),
        .DI(DI),
        .E(E),
        .Q(Q),
        .S(S),
        .SR(SR),
        .\S_AXI_AADDR_Q_reg[5] (\S_AXI_AADDR_Q_reg[5] ),
        .S_AXI_AID_Q(S_AXI_AID_Q),
        .S_AXI_AREADY_I_reg(S_AXI_AREADY_I_reg),
        .S_AXI_AREADY_I_reg_0(S_AXI_AREADY_I_reg_0),
        .\S_AXI_ASIZE_Q_reg[1] (\S_AXI_ASIZE_Q_reg[1] ),
        .\USE_B_CHANNEL.cmd_b_depth_reg[5] (\USE_B_CHANNEL.cmd_b_depth_reg[5] ),
        .\USE_B_CHANNEL.cmd_b_depth_reg[5]_0 (\USE_B_CHANNEL.cmd_b_depth_reg[5]_0 ),
        .\USE_B_CHANNEL.cmd_b_empty_i_reg (\USE_B_CHANNEL.cmd_b_empty_i_reg ),
        .\USE_WRITE.wr_cmd_b_ready (\USE_WRITE.wr_cmd_b_ready ),
        .access_is_fix_q(access_is_fix_q),
        .access_is_incr_q(access_is_incr_q),
        .access_is_incr_q_reg(access_is_incr_q_reg),
        .access_is_wrap_q(access_is_wrap_q),
        .areset_d_2(areset_d_2),
        .\areset_d_reg[0] (\areset_d_reg[0] ),
        .cmd_b_empty(cmd_b_empty),
        .cmd_b_push_block(cmd_b_push_block),
        .cmd_b_push_block_reg(cmd_b_push_block_reg),
        .cmd_push_block(cmd_push_block),
        .cmd_push_block_reg(cmd_push_block_reg),
        .cmd_push_block_reg_0(cmd_push_block_reg_0),
        .command_ongoing(command_ongoing),
        .command_ongoing_reg(command_ongoing_reg),
        .\current_word_1_reg[5] (\current_word_1_reg[5] ),
        .\current_word_1_reg[5]_0 (\current_word_1_reg[5]_0 ),
        .din(din),
        .dout(dout),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .first_mi_word(first_mi_word),
        .first_word_reg(first_word_reg),
        .first_word_reg_0(first_word_reg_0),
        .full(full),
        .\gen_downsizer.gen_cascaded_downsizer.awready_i (\gen_downsizer.gen_cascaded_downsizer.awready_i ),
        .\gen_downsizer.gen_cascaded_downsizer.wlast_i (\gen_downsizer.gen_cascaded_downsizer.wlast_i ),
        .\m_axi_wdata[63] (\m_axi_wdata[63] ),
        .\m_axi_wdata[63]_0 (\m_axi_wdata[63]_0 ),
        .m_axi_wready(m_axi_wready),
        .\next_mi_addr_reg[9] (\next_mi_addr_reg[9] ),
        .\next_mi_addr_reg[9]_0 (\next_mi_addr_reg[9]_0 ),
        .out(out),
        .\queue_id_reg[0] (\queue_id_reg[0] ),
        .rd_en(rd_en),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .si_full_size_q(si_full_size_q),
        .size_mask_q(size_mask_q),
        .\split_addr_mask_q_reg[31] (\split_addr_mask_q_reg[31] ),
        .\split_addr_mask_q_reg[5] (\split_addr_mask_q_reg[5] ),
        .split_ongoing(split_ongoing),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "axi_data_fifo_v2_1_16_axic_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_data_fifo_v2_1_16_axic_fifo__xdcDup__1
   (dout,
    full,
    empty,
    m_axi_awlen,
    E,
    cmd_b_push_block_reg,
    wr_en,
    m_axi_wvalid,
    out,
    s_axi_aresetn,
    rd_en,
    m_axi_awready,
    ram_full_i_reg,
    cmd_push_block,
    command_ongoing,
    cmd_b_push_block,
    SR,
    s_axi_wvalid,
    empty_fwft_i_reg,
    Q,
    \pushed_commands_reg[3] ,
    need_to_split_q);
  output [3:0]dout;
  output full;
  output empty;
  output [3:0]m_axi_awlen;
  output [0:0]E;
  output cmd_b_push_block_reg;
  output wr_en;
  output m_axi_wvalid;
  input out;
  input s_axi_aresetn;
  input rd_en;
  input m_axi_awready;
  input ram_full_i_reg;
  input cmd_push_block;
  input command_ongoing;
  input cmd_b_push_block;
  input [0:0]SR;
  input s_axi_wvalid;
  input empty_fwft_i_reg;
  input [3:0]Q;
  input [3:0]\pushed_commands_reg[3] ;
  input need_to_split_q;

  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire cmd_b_push_block;
  wire cmd_b_push_block_reg;
  wire cmd_push_block;
  wire command_ongoing;
  wire [3:0]dout;
  wire empty;
  wire empty_fwft_i_reg;
  wire full;
  wire [3:0]m_axi_awlen;
  wire m_axi_awready;
  wire m_axi_wvalid;
  wire need_to_split_q;
  wire out;
  wire [3:0]\pushed_commands_reg[3] ;
  wire ram_full_i_reg;
  wire rd_en;
  wire s_axi_aresetn;
  wire s_axi_wvalid;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_data_fifo_v2_1_16_fifo_gen__xdcDup__1 inst
       (.E(E),
        .Q(Q),
        .SR(SR),
        .cmd_b_push_block(cmd_b_push_block),
        .cmd_b_push_block_reg(cmd_b_push_block_reg),
        .cmd_push_block(cmd_push_block),
        .command_ongoing(command_ongoing),
        .dout(dout),
        .empty(empty),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .full(full),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awready(m_axi_awready),
        .m_axi_wvalid(m_axi_wvalid),
        .need_to_split_q(need_to_split_q),
        .out(out),
        .\pushed_commands_reg[3] (\pushed_commands_reg[3] ),
        .ram_full_i_reg(ram_full_i_reg),
        .rd_en(rd_en),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wvalid(s_axi_wvalid),
        .wr_en(wr_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_data_fifo_v2_1_16_fifo_gen
   (first_mi_word_reg,
    full,
    \goreg_dm.dout_i_reg[4] ,
    din,
    cmd_push_block_reg,
    m_axi_awvalid,
    command_ongoing_reg,
    S_AXI_AREADY_I_reg,
    out,
    s_axi_aresetn,
    Q,
    wr_en,
    empty_fwft_i_reg,
    s_axi_aresetn_0,
    command_ongoing,
    cmd_push_block,
    ram_full_i_reg,
    m_axi_awready,
    need_to_split_q,
    access_is_incr_q,
    \pushed_commands_reg[3] ,
    E,
    command_ongoing_reg_0,
    areset_d_2,
    \areset_d_reg[1] );
  output [4:0]first_mi_word_reg;
  output full;
  output \goreg_dm.dout_i_reg[4] ;
  output [0:0]din;
  output cmd_push_block_reg;
  output m_axi_awvalid;
  output command_ongoing_reg;
  output S_AXI_AREADY_I_reg;
  input out;
  input s_axi_aresetn;
  input [3:0]Q;
  input wr_en;
  input empty_fwft_i_reg;
  input s_axi_aresetn_0;
  input command_ongoing;
  input cmd_push_block;
  input ram_full_i_reg;
  input m_axi_awready;
  input need_to_split_q;
  input access_is_incr_q;
  input [3:0]\pushed_commands_reg[3] ;
  input [0:0]E;
  input command_ongoing_reg_0;
  input [0:0]areset_d_2;
  input \areset_d_reg[1] ;

  wire [0:0]E;
  wire [3:0]Q;
  wire S_AXI_AREADY_I_i_2_n_0;
  wire S_AXI_AREADY_I_reg;
  wire access_is_incr_q;
  wire [0:0]areset_d_2;
  wire \areset_d_reg[1] ;
  wire cmd_push_block;
  wire cmd_push_block_reg;
  wire command_ongoing;
  wire command_ongoing_reg;
  wire command_ongoing_reg_0;
  wire [0:0]din;
  wire empty_fwft_i_reg;
  wire fifo_gen_inst_i_4_n_0;
  wire fifo_gen_inst_i_5_n_0;
  wire [4:0]first_mi_word_reg;
  wire full;
  wire \goreg_dm.dout_i_reg[4] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire need_to_split_q;
  wire out;
  wire [3:0]\pushed_commands_reg[3] ;
  wire ram_full_i_reg;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;
  wire wr_en;
  wire NLW_fifo_gen_inst_almost_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_almost_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED;
  wire NLW_fifo_gen_inst_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_valid_UNCONNECTED;
  wire NLW_fifo_gen_inst_wr_ack_UNCONNECTED;
  wire NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED;
  wire [5:0]NLW_fifo_gen_inst_data_count_UNCONNECTED;
  wire [31:0]NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED;
  wire [63:0]NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED;
  wire [7:0]NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED;
  wire [5:0]NLW_fifo_gen_inst_rd_data_count_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED;
  wire [5:0]NLW_fifo_gen_inst_wr_data_count_UNCONNECTED;

  LUT5 #(
    .INIT(32'hD8FFD8D8)) 
    S_AXI_AREADY_I_i_1__1
       (.I0(E),
        .I1(command_ongoing_reg_0),
        .I2(S_AXI_AREADY_I_i_2_n_0),
        .I3(areset_d_2),
        .I4(\areset_d_reg[1] ),
        .O(S_AXI_AREADY_I_reg));
  LUT6 #(
    .INIT(64'h00000000888A0000)) 
    S_AXI_AREADY_I_i_2
       (.I0(command_ongoing),
        .I1(cmd_push_block),
        .I2(full),
        .I3(ram_full_i_reg),
        .I4(m_axi_awready),
        .I5(fifo_gen_inst_i_4_n_0),
        .O(S_AXI_AREADY_I_i_2_n_0));
  LUT6 #(
    .INIT(64'h20202020A0A0A0A8)) 
    cmd_push_block_i_1
       (.I0(s_axi_aresetn_0),
        .I1(command_ongoing),
        .I2(cmd_push_block),
        .I3(full),
        .I4(ram_full_i_reg),
        .I5(m_axi_awready),
        .O(cmd_push_block_reg));
  LUT6 #(
    .INIT(64'h2FFF2F2F22002222)) 
    command_ongoing_i_1__0
       (.I0(E),
        .I1(command_ongoing_reg_0),
        .I2(S_AXI_AREADY_I_i_2_n_0),
        .I3(areset_d_2),
        .I4(\areset_d_reg[1] ),
        .I5(command_ongoing),
        .O(command_ongoing_reg));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "64" *) 
  (* C_AXIS_TDEST_WIDTH = "4" *) 
  (* C_AXIS_TID_WIDTH = "8" *) 
  (* C_AXIS_TKEEP_WIDTH = "4" *) 
  (* C_AXIS_TSTRB_WIDTH = "4" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "2" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "0" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "6" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "5" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "32" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "5" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "0" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "0" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "0" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "0" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "2" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "31" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "30" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "6" *) 
  (* C_RD_DEPTH = "32" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "5" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "3" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "6" *) 
  (* C_WR_DEPTH = "32" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "5" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 fifo_gen_inst
       (.almost_empty(NLW_fifo_gen_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_fifo_gen_inst_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_fifo_gen_inst_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_fifo_gen_inst_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_fifo_gen_inst_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(out),
        .data_count(NLW_fifo_gen_inst_data_count_UNCONNECTED[5:0]),
        .dbiterr(NLW_fifo_gen_inst_dbiterr_UNCONNECTED),
        .din({din,Q}),
        .dout(first_mi_word_reg),
        .empty(\goreg_dm.dout_i_reg[4] ),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED[3:0]),
        .m_axi_arlen(NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED[1:0]),
        .m_axi_arprot(NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED[3:0]),
        .m_axi_awlen(NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED[1:0]),
        .m_axi_awprot(NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_bready(NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED[3:0]),
        .m_axi_wlast(NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED[63:0]),
        .m_axis_tdest(NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED[3:0]),
        .m_axis_tid(NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED[7:0]),
        .m_axis_tkeep(NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED[3:0]),
        .m_axis_tlast(NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED[3:0]),
        .m_axis_tuser(NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_fifo_gen_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_fifo_gen_inst_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_fifo_gen_inst_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_fifo_gen_inst_rd_data_count_UNCONNECTED[5:0]),
        .rd_en(empty_fwft_i_reg),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED),
        .rst(s_axi_aresetn),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock({1'b0,1'b0}),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock({1'b0,1'b0}),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tkeep({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_fifo_gen_inst_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_fifo_gen_inst_underflow_UNCONNECTED),
        .valid(NLW_fifo_gen_inst_valid_UNCONNECTED),
        .wr_ack(NLW_fifo_gen_inst_wr_ack_UNCONNECTED),
        .wr_clk(1'b0),
        .wr_data_count(NLW_fifo_gen_inst_wr_data_count_UNCONNECTED[5:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    fifo_gen_inst_i_1__0
       (.I0(need_to_split_q),
        .I1(fifo_gen_inst_i_4_n_0),
        .O(din));
  LUT6 #(
    .INIT(64'h8AA8AAAAAAAA8AA8)) 
    fifo_gen_inst_i_4
       (.I0(access_is_incr_q),
        .I1(fifo_gen_inst_i_5_n_0),
        .I2(\pushed_commands_reg[3] [3]),
        .I3(Q[3]),
        .I4(\pushed_commands_reg[3] [1]),
        .I5(Q[1]),
        .O(fifo_gen_inst_i_4_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    fifo_gen_inst_i_5
       (.I0(\pushed_commands_reg[3] [0]),
        .I1(Q[0]),
        .I2(\pushed_commands_reg[3] [2]),
        .I3(Q[2]),
        .O(fifo_gen_inst_i_5_n_0));
  LUT4 #(
    .INIT(16'h888A)) 
    m_axi_awvalid_INST_0
       (.I0(command_ongoing),
        .I1(cmd_push_block),
        .I2(full),
        .I3(ram_full_i_reg),
        .O(m_axi_awvalid));
endmodule

(* ORIG_REF_NAME = "axi_data_fifo_v2_1_16_fifo_gen" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_data_fifo_v2_1_16_fifo_gen__parameterized0
   (first_mi_word_reg,
    din,
    cmd_push_block_reg,
    E,
    m_axi_arvalid,
    s_axi_rlast,
    \gen_downsizer.gen_cascaded_downsizer.rlast_i ,
    command_ongoing_reg,
    S_AXI_AREADY_I_reg,
    out,
    s_axi_aresetn,
    rd_en,
    s_axi_aresetn_0,
    command_ongoing,
    cmd_push_block,
    m_axi_arready,
    need_to_split_q,
    access_is_incr_q,
    Q,
    \num_transactions_q_reg[3] ,
    m_axi_rlast,
    dout,
    S_AXI_AREADY_I_reg_0,
    command_ongoing_reg_0,
    areset_d_2,
    \areset_d_reg[1] );
  output first_mi_word_reg;
  output [0:0]din;
  output cmd_push_block_reg;
  output [0:0]E;
  output m_axi_arvalid;
  output s_axi_rlast;
  output \gen_downsizer.gen_cascaded_downsizer.rlast_i ;
  output command_ongoing_reg;
  output S_AXI_AREADY_I_reg;
  input out;
  input s_axi_aresetn;
  input rd_en;
  input s_axi_aresetn_0;
  input command_ongoing;
  input cmd_push_block;
  input m_axi_arready;
  input need_to_split_q;
  input access_is_incr_q;
  input [3:0]Q;
  input [3:0]\num_transactions_q_reg[3] ;
  input m_axi_rlast;
  input [0:0]dout;
  input [0:0]S_AXI_AREADY_I_reg_0;
  input command_ongoing_reg_0;
  input [0:0]areset_d_2;
  input \areset_d_reg[1] ;

  wire [0:0]E;
  wire [3:0]Q;
  wire S_AXI_AREADY_I_i_2__0_n_0;
  wire S_AXI_AREADY_I_reg;
  wire [0:0]S_AXI_AREADY_I_reg_0;
  wire \USE_READ.USE_SPLIT_R.rd_cmd_split ;
  wire access_is_incr_q;
  wire [0:0]areset_d_2;
  wire \areset_d_reg[1] ;
  wire cmd_push;
  wire cmd_push_block;
  wire cmd_push_block_reg;
  wire command_ongoing;
  wire command_ongoing_reg;
  wire command_ongoing_reg_0;
  wire [0:0]din;
  wire [0:0]dout;
  wire fifo_gen_inst_i_4__0_n_0;
  wire fifo_gen_inst_i_5__0_n_0;
  wire first_mi_word_reg;
  wire full;
  wire \gen_downsizer.gen_cascaded_downsizer.rlast_i ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_rlast;
  wire need_to_split_q;
  wire [3:0]\num_transactions_q_reg[3] ;
  wire out;
  wire rd_en;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;
  wire s_axi_rlast;
  wire NLW_fifo_gen_inst_almost_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_almost_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED;
  wire NLW_fifo_gen_inst_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_valid_UNCONNECTED;
  wire NLW_fifo_gen_inst_wr_ack_UNCONNECTED;
  wire NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED;
  wire [5:0]NLW_fifo_gen_inst_data_count_UNCONNECTED;
  wire [31:0]NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED;
  wire [63:0]NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED;
  wire [7:0]NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED;
  wire [5:0]NLW_fifo_gen_inst_rd_data_count_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED;
  wire [5:0]NLW_fifo_gen_inst_wr_data_count_UNCONNECTED;

  LUT5 #(
    .INIT(32'hDFDD8F88)) 
    S_AXI_AREADY_I_i_1__2
       (.I0(S_AXI_AREADY_I_reg_0),
        .I1(command_ongoing_reg_0),
        .I2(areset_d_2),
        .I3(\areset_d_reg[1] ),
        .I4(S_AXI_AREADY_I_i_2__0_n_0),
        .O(S_AXI_AREADY_I_reg));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h00008A00)) 
    S_AXI_AREADY_I_i_2__0
       (.I0(command_ongoing),
        .I1(cmd_push_block),
        .I2(full),
        .I3(m_axi_arready),
        .I4(fifo_gen_inst_i_4__0_n_0),
        .O(S_AXI_AREADY_I_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h2020A0A8)) 
    cmd_push_block_i_1__0
       (.I0(s_axi_aresetn_0),
        .I1(command_ongoing),
        .I2(cmd_push_block),
        .I3(full),
        .I4(m_axi_arready),
        .O(cmd_push_block_reg));
  LUT6 #(
    .INIT(64'h2F22FFFF20222022)) 
    command_ongoing_i_1__2
       (.I0(S_AXI_AREADY_I_reg_0),
        .I1(command_ongoing_reg_0),
        .I2(areset_d_2),
        .I3(\areset_d_reg[1] ),
        .I4(S_AXI_AREADY_I_i_2__0_n_0),
        .I5(command_ongoing),
        .O(command_ongoing_reg));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "64" *) 
  (* C_AXIS_TDEST_WIDTH = "4" *) 
  (* C_AXIS_TID_WIDTH = "8" *) 
  (* C_AXIS_TKEEP_WIDTH = "4" *) 
  (* C_AXIS_TSTRB_WIDTH = "4" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "2" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "0" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "6" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "1" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "32" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "1" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "0" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "0" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "0" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "0" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "2" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "31" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "30" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "6" *) 
  (* C_RD_DEPTH = "32" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "5" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "3" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "6" *) 
  (* C_WR_DEPTH = "32" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "5" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__parameterized0 fifo_gen_inst
       (.almost_empty(NLW_fifo_gen_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_fifo_gen_inst_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_fifo_gen_inst_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_fifo_gen_inst_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_fifo_gen_inst_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(out),
        .data_count(NLW_fifo_gen_inst_data_count_UNCONNECTED[5:0]),
        .dbiterr(NLW_fifo_gen_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(\USE_READ.USE_SPLIT_R.rd_cmd_split ),
        .empty(first_mi_word_reg),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED[3:0]),
        .m_axi_arlen(NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED[1:0]),
        .m_axi_arprot(NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED[3:0]),
        .m_axi_awlen(NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED[1:0]),
        .m_axi_awprot(NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_bready(NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED[3:0]),
        .m_axi_wlast(NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED[63:0]),
        .m_axis_tdest(NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED[3:0]),
        .m_axis_tid(NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED[7:0]),
        .m_axis_tkeep(NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED[3:0]),
        .m_axis_tlast(NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED[3:0]),
        .m_axis_tuser(NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_fifo_gen_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_fifo_gen_inst_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_fifo_gen_inst_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_fifo_gen_inst_rd_data_count_UNCONNECTED[5:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED),
        .rst(s_axi_aresetn),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock({1'b0,1'b0}),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock({1'b0,1'b0}),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tkeep({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_fifo_gen_inst_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_fifo_gen_inst_underflow_UNCONNECTED),
        .valid(NLW_fifo_gen_inst_valid_UNCONNECTED),
        .wr_ack(NLW_fifo_gen_inst_wr_ack_UNCONNECTED),
        .wr_clk(1'b0),
        .wr_data_count(NLW_fifo_gen_inst_wr_data_count_UNCONNECTED[5:0]),
        .wr_en(cmd_push),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    fifo_gen_inst_i_1__1
       (.I0(need_to_split_q),
        .I1(fifo_gen_inst_i_4__0_n_0),
        .O(din));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h04)) 
    fifo_gen_inst_i_2__1
       (.I0(full),
        .I1(command_ongoing),
        .I2(cmd_push_block),
        .O(cmd_push));
  LUT6 #(
    .INIT(64'h8AA8AAAAAAAA8AA8)) 
    fifo_gen_inst_i_4__0
       (.I0(access_is_incr_q),
        .I1(fifo_gen_inst_i_5__0_n_0),
        .I2(Q[2]),
        .I3(\num_transactions_q_reg[3] [2]),
        .I4(Q[0]),
        .I5(\num_transactions_q_reg[3] [0]),
        .O(fifo_gen_inst_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    fifo_gen_inst_i_5__0
       (.I0(Q[1]),
        .I1(\num_transactions_q_reg[3] [1]),
        .I2(Q[3]),
        .I3(\num_transactions_q_reg[3] [3]),
        .O(fifo_gen_inst_i_5__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h2)) 
    first_mi_word_i_2__0
       (.I0(m_axi_rlast),
        .I1(\USE_READ.USE_SPLIT_R.rd_cmd_split ),
        .O(\gen_downsizer.gen_cascaded_downsizer.rlast_i ));
  LUT3 #(
    .INIT(8'h8A)) 
    m_axi_arvalid_INST_0
       (.I0(command_ongoing),
        .I1(cmd_push_block),
        .I2(full),
        .O(m_axi_arvalid));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h04)) 
    s_axi_rlast_INST_0
       (.I0(\USE_READ.USE_SPLIT_R.rd_cmd_split ),
        .I1(m_axi_rlast),
        .I2(dout),
        .O(s_axi_rlast));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hA200)) 
    split_ongoing_i_1__1
       (.I0(m_axi_arready),
        .I1(full),
        .I2(cmd_push_block),
        .I3(command_ongoing),
        .O(E));
endmodule

(* ORIG_REF_NAME = "axi_data_fifo_v2_1_16_fifo_gen" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_data_fifo_v2_1_16_fifo_gen__parameterized1
   (dout,
    full,
    empty,
    SR,
    din,
    split_ongoing_reg,
    S,
    out,
    wr_en,
    \USE_WRITE.wr_cmd_b_ready ,
    s_axi_aresetn,
    wrap_need_to_split_q,
    incr_need_to_split_q,
    fix_need_to_split_q,
    CO,
    access_is_incr_q,
    access_is_wrap_q,
    split_ongoing,
    access_is_fix_q,
    Q,
    \pushed_commands_reg[7] ,
    \num_transactions_q_reg[3] );
  output [8:0]dout;
  output full;
  output empty;
  output [0:0]SR;
  output [0:0]din;
  output split_ongoing_reg;
  output [2:0]S;
  input out;
  input wr_en;
  input \USE_WRITE.wr_cmd_b_ready ;
  input s_axi_aresetn;
  input wrap_need_to_split_q;
  input incr_need_to_split_q;
  input fix_need_to_split_q;
  input [0:0]CO;
  input access_is_incr_q;
  input access_is_wrap_q;
  input split_ongoing;
  input access_is_fix_q;
  input [3:0]Q;
  input [7:0]\pushed_commands_reg[7] ;
  input [3:0]\num_transactions_q_reg[3] ;

  wire [0:0]CO;
  wire [3:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire \USE_WRITE.wr_cmd_b_ready ;
  wire access_is_fix_q;
  wire access_is_incr_q;
  wire access_is_wrap_q;
  wire [0:0]din;
  wire [8:0]dout;
  wire empty;
  wire fifo_gen_inst_i_10_n_0;
  wire fifo_gen_inst_i_11_n_0;
  wire fifo_gen_inst_i_9_n_0;
  wire fix_need_to_split_q;
  wire full;
  wire incr_need_to_split_q;
  wire [3:0]\num_transactions_q_reg[3] ;
  wire out;
  wire [3:0]p_1_out;
  wire [7:0]\pushed_commands_reg[7] ;
  wire s_axi_aresetn;
  wire split_ongoing;
  wire split_ongoing_reg;
  wire wr_en;
  wire wrap_need_to_split_q;
  wire NLW_fifo_gen_inst_almost_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_almost_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED;
  wire NLW_fifo_gen_inst_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_valid_UNCONNECTED;
  wire NLW_fifo_gen_inst_wr_ack_UNCONNECTED;
  wire NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED;
  wire [5:0]NLW_fifo_gen_inst_data_count_UNCONNECTED;
  wire [31:0]NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED;
  wire [63:0]NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED;
  wire [7:0]NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED;
  wire [5:0]NLW_fifo_gen_inst_rd_data_count_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED;
  wire [5:0]NLW_fifo_gen_inst_wr_data_count_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    S_AXI_AREADY_I_i_1
       (.I0(s_axi_aresetn),
        .O(SR));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "64" *) 
  (* C_AXIS_TDEST_WIDTH = "4" *) 
  (* C_AXIS_TID_WIDTH = "8" *) 
  (* C_AXIS_TKEEP_WIDTH = "4" *) 
  (* C_AXIS_TSTRB_WIDTH = "4" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "2" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "0" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "6" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "9" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "32" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "9" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "0" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "0" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "0" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "0" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "2" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "31" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "30" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "6" *) 
  (* C_RD_DEPTH = "32" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "5" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "3" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "6" *) 
  (* C_WR_DEPTH = "32" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "5" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__parameterized1 fifo_gen_inst
       (.almost_empty(NLW_fifo_gen_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_fifo_gen_inst_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_fifo_gen_inst_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_fifo_gen_inst_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_fifo_gen_inst_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(out),
        .data_count(NLW_fifo_gen_inst_data_count_UNCONNECTED[5:0]),
        .dbiterr(NLW_fifo_gen_inst_dbiterr_UNCONNECTED),
        .din({din,1'b0,1'b0,1'b0,1'b0,p_1_out}),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED[3:0]),
        .m_axi_arlen(NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED[1:0]),
        .m_axi_arprot(NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED[3:0]),
        .m_axi_awlen(NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED[1:0]),
        .m_axi_awprot(NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_bready(NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED[3:0]),
        .m_axi_wlast(NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED[63:0]),
        .m_axis_tdest(NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED[3:0]),
        .m_axis_tid(NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED[7:0]),
        .m_axis_tkeep(NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED[3:0]),
        .m_axis_tlast(NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED[3:0]),
        .m_axis_tuser(NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_fifo_gen_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_fifo_gen_inst_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_fifo_gen_inst_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_fifo_gen_inst_rd_data_count_UNCONNECTED[5:0]),
        .rd_en(\USE_WRITE.wr_cmd_b_ready ),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED),
        .rst(SR),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock({1'b0,1'b0}),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock({1'b0,1'b0}),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tkeep({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_fifo_gen_inst_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_fifo_gen_inst_underflow_UNCONNECTED),
        .valid(NLW_fifo_gen_inst_valid_UNCONNECTED),
        .wr_ack(NLW_fifo_gen_inst_wr_ack_UNCONNECTED),
        .wr_clk(1'b0),
        .wr_data_count(NLW_fifo_gen_inst_wr_data_count_UNCONNECTED[5:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED));
  LUT4 #(
    .INIT(16'h9009)) 
    fifo_gen_inst_i_10
       (.I0(\pushed_commands_reg[7] [0]),
        .I1(Q[0]),
        .I2(\pushed_commands_reg[7] [2]),
        .I3(Q[2]),
        .O(fifo_gen_inst_i_10_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    fifo_gen_inst_i_11
       (.I0(\pushed_commands_reg[7] [5]),
        .I1(\pushed_commands_reg[7] [4]),
        .I2(\pushed_commands_reg[7] [7]),
        .I3(\pushed_commands_reg[7] [6]),
        .I4(\pushed_commands_reg[7] [3]),
        .I5(Q[3]),
        .O(fifo_gen_inst_i_11_n_0));
  LUT4 #(
    .INIT(16'hFE00)) 
    fifo_gen_inst_i_1__3
       (.I0(wrap_need_to_split_q),
        .I1(incr_need_to_split_q),
        .I2(fix_need_to_split_q),
        .I3(split_ongoing_reg),
        .O(din));
  LUT4 #(
    .INIT(16'hB888)) 
    fifo_gen_inst_i_2__4
       (.I0(Q[3]),
        .I1(fix_need_to_split_q),
        .I2(incr_need_to_split_q),
        .I3(\num_transactions_q_reg[3] [3]),
        .O(p_1_out[3]));
  LUT4 #(
    .INIT(16'hB888)) 
    fifo_gen_inst_i_3__1
       (.I0(Q[2]),
        .I1(fix_need_to_split_q),
        .I2(incr_need_to_split_q),
        .I3(\num_transactions_q_reg[3] [2]),
        .O(p_1_out[2]));
  LUT4 #(
    .INIT(16'hB888)) 
    fifo_gen_inst_i_4__3
       (.I0(Q[1]),
        .I1(fix_need_to_split_q),
        .I2(incr_need_to_split_q),
        .I3(\num_transactions_q_reg[3] [1]),
        .O(p_1_out[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    fifo_gen_inst_i_5__3
       (.I0(Q[0]),
        .I1(fix_need_to_split_q),
        .I2(\num_transactions_q_reg[3] [0]),
        .I3(incr_need_to_split_q),
        .I4(wrap_need_to_split_q),
        .O(p_1_out[0]));
  LUT6 #(
    .INIT(64'h002A2A2A002A002A)) 
    fifo_gen_inst_i_8
       (.I0(fifo_gen_inst_i_9_n_0),
        .I1(CO),
        .I2(access_is_incr_q),
        .I3(access_is_wrap_q),
        .I4(split_ongoing),
        .I5(wrap_need_to_split_q),
        .O(split_ongoing_reg));
  LUT6 #(
    .INIT(64'hDDDDDDDD5DDDDD5D)) 
    fifo_gen_inst_i_9
       (.I0(access_is_fix_q),
        .I1(fix_need_to_split_q),
        .I2(fifo_gen_inst_i_10_n_0),
        .I3(Q[1]),
        .I4(\pushed_commands_reg[7] [1]),
        .I5(fifo_gen_inst_i_11_n_0),
        .O(fifo_gen_inst_i_9_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    last_incr_split0_carry_i_1
       (.I0(\pushed_commands_reg[7] [7]),
        .I1(\pushed_commands_reg[7] [6]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h1001)) 
    last_incr_split0_carry_i_2
       (.I0(\pushed_commands_reg[7] [4]),
        .I1(\pushed_commands_reg[7] [5]),
        .I2(\num_transactions_q_reg[3] [3]),
        .I3(\pushed_commands_reg[7] [3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_incr_split0_carry_i_3
       (.I0(\num_transactions_q_reg[3] [2]),
        .I1(\pushed_commands_reg[7] [2]),
        .I2(\pushed_commands_reg[7] [0]),
        .I3(\num_transactions_q_reg[3] [0]),
        .I4(\pushed_commands_reg[7] [1]),
        .I5(\num_transactions_q_reg[3] [1]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "axi_data_fifo_v2_1_16_fifo_gen" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_data_fifo_v2_1_16_fifo_gen__parameterized2
   (dout,
    din,
    D,
    E,
    cmd_push_block_reg,
    split_ongoing_reg,
    S,
    \next_mi_addr_reg[9] ,
    \next_mi_addr_reg[9]_0 ,
    \WORD_LANE[0].S_AXI_RDATA_II_reg[63] ,
    first_mi_word_reg,
    \WORD_LANE[1].S_AXI_RDATA_II_reg[127] ,
    \WORD_LANE[2].S_AXI_RDATA_II_reg[191] ,
    \WORD_LANE[3].S_AXI_RDATA_II_reg[255] ,
    \WORD_LANE[4].S_AXI_RDATA_II_reg[319] ,
    \WORD_LANE[5].S_AXI_RDATA_II_reg[383] ,
    \WORD_LANE[6].S_AXI_RDATA_II_reg[447] ,
    \WORD_LANE[7].S_AXI_RDATA_II_reg[511] ,
    \current_word_1_reg[5] ,
    \S_AXI_RRESP_ACC_reg[0] ,
    DI,
    \WORD_LANE[0].S_AXI_RDATA_II_reg[63]_0 ,
    \WORD_LANE[0].S_AXI_RDATA_II_reg[63]_1 ,
    \WORD_LANE[0].S_AXI_RDATA_II_reg[63]_2 ,
    S_AXI_AREADY_I_reg,
    \queue_id_reg[0] ,
    command_ongoing_reg,
    cmd_push_block_reg_0,
    s_axi_rvalid,
    \WORD_LANE[0].S_AXI_RDATA_II_reg[63]_3 ,
    m_axi_rready,
    rd_en,
    cmd_empty_reg,
    out,
    SR,
    access_fit_mi_side_q_reg,
    Q,
    s_axi_rready,
    \goreg_dm.dout_i_reg[9] ,
    cmd_push_block,
    cmd_empty,
    \queue_id_reg[0]_0 ,
    S_AXI_AID_Q,
    command_ongoing,
    access_is_fix_q,
    wrap_need_to_split_q,
    incr_need_to_split_q,
    fix_need_to_split_q,
    CO,
    access_is_incr_q,
    access_is_wrap_q,
    split_ongoing,
    \S_AXI_ALEN_Q_reg[3] ,
    \pushed_commands_reg[7] ,
    \num_transactions_q_reg[3] ,
    \split_addr_mask_q_reg[31] ,
    \S_AXI_AADDR_Q_reg[5] ,
    si_full_size_q,
    \split_addr_mask_q_reg[0] ,
    \split_addr_mask_q_reg[1] ,
    \split_addr_mask_q_reg[2] ,
    \split_addr_mask_q_reg[5] ,
    current_word_adjusted,
    empty_fwft_i_reg,
    m_axi_rvalid,
    first_word,
    \length_counter_1_reg[7] ,
    \goreg_dm.dout_i_reg[8] ,
    \S_AXI_RRESP_ACC_reg[0]_0 ,
    \current_word_1_reg[5]_0 ,
    \areset_d_reg[0] ,
    areset_d_2,
    s_axi_arvalid,
    S_AXI_AREADY_I_reg_0,
    \gen_downsizer.gen_cascaded_downsizer.arready_i ,
    s_axi_aresetn,
    m_axi_rlast,
    \cmd_depth_reg[5] );
  output [13:0]dout;
  output [2:0]din;
  output [4:0]D;
  output [0:0]E;
  output cmd_push_block_reg;
  output split_ongoing_reg;
  output [2:0]S;
  output \next_mi_addr_reg[9] ;
  output \next_mi_addr_reg[9]_0 ;
  output [0:0]\WORD_LANE[0].S_AXI_RDATA_II_reg[63] ;
  output first_mi_word_reg;
  output [0:0]\WORD_LANE[1].S_AXI_RDATA_II_reg[127] ;
  output [0:0]\WORD_LANE[2].S_AXI_RDATA_II_reg[191] ;
  output [0:0]\WORD_LANE[3].S_AXI_RDATA_II_reg[255] ;
  output [0:0]\WORD_LANE[4].S_AXI_RDATA_II_reg[319] ;
  output [0:0]\WORD_LANE[5].S_AXI_RDATA_II_reg[383] ;
  output [0:0]\WORD_LANE[6].S_AXI_RDATA_II_reg[447] ;
  output [0:0]\WORD_LANE[7].S_AXI_RDATA_II_reg[511] ;
  output [5:0]\current_word_1_reg[5] ;
  output \S_AXI_RRESP_ACC_reg[0] ;
  output [0:0]DI;
  output [0:0]\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_0 ;
  output [1:0]\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_1 ;
  output [3:0]\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_2 ;
  output S_AXI_AREADY_I_reg;
  output \queue_id_reg[0] ;
  output command_ongoing_reg;
  output cmd_push_block_reg_0;
  output s_axi_rvalid;
  output [0:0]\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_3 ;
  output m_axi_rready;
  output rd_en;
  output cmd_empty_reg;
  input out;
  input [0:0]SR;
  input [18:0]access_fit_mi_side_q_reg;
  input [5:0]Q;
  input s_axi_rready;
  input \goreg_dm.dout_i_reg[9] ;
  input cmd_push_block;
  input cmd_empty;
  input \queue_id_reg[0]_0 ;
  input S_AXI_AID_Q;
  input command_ongoing;
  input access_is_fix_q;
  input wrap_need_to_split_q;
  input incr_need_to_split_q;
  input fix_need_to_split_q;
  input [0:0]CO;
  input access_is_incr_q;
  input access_is_wrap_q;
  input split_ongoing;
  input [3:0]\S_AXI_ALEN_Q_reg[3] ;
  input [7:0]\pushed_commands_reg[7] ;
  input [3:0]\num_transactions_q_reg[3] ;
  input \split_addr_mask_q_reg[31] ;
  input [5:0]\S_AXI_AADDR_Q_reg[5] ;
  input si_full_size_q;
  input \split_addr_mask_q_reg[0] ;
  input \split_addr_mask_q_reg[1] ;
  input \split_addr_mask_q_reg[2] ;
  input [2:0]\split_addr_mask_q_reg[5] ;
  input [2:0]current_word_adjusted;
  input empty_fwft_i_reg;
  input m_axi_rvalid;
  input first_word;
  input [0:0]\length_counter_1_reg[7] ;
  input \goreg_dm.dout_i_reg[8] ;
  input \S_AXI_RRESP_ACC_reg[0]_0 ;
  input [5:0]\current_word_1_reg[5]_0 ;
  input \areset_d_reg[0] ;
  input [0:0]areset_d_2;
  input s_axi_arvalid;
  input [0:0]S_AXI_AREADY_I_reg_0;
  input \gen_downsizer.gen_cascaded_downsizer.arready_i ;
  input s_axi_aresetn;
  input m_axi_rlast;
  input \cmd_depth_reg[5] ;

  wire [0:0]CO;
  wire [4:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [5:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire [5:0]\S_AXI_AADDR_Q_reg[5] ;
  wire S_AXI_AID_Q;
  wire [3:0]\S_AXI_ALEN_Q_reg[3] ;
  wire S_AXI_AREADY_I_i_2__2_n_0;
  wire S_AXI_AREADY_I_reg;
  wire [0:0]S_AXI_AREADY_I_reg_0;
  wire \S_AXI_RRESP_ACC_reg[0] ;
  wire \S_AXI_RRESP_ACC_reg[0]_0 ;
  wire [5:0]\USE_READ.rd_cmd_first_word ;
  wire [5:0]\USE_READ.rd_cmd_mask ;
  wire [5:2]\USE_READ.rd_cmd_offset ;
  wire \USE_READ.rd_cmd_ready ;
  wire [2:0]\USE_READ.rd_cmd_size ;
  wire [4:0]\USE_READ.read_data_inst/current_word ;
  wire [0:0]\WORD_LANE[0].S_AXI_RDATA_II_reg[63] ;
  wire [0:0]\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_0 ;
  wire [1:0]\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_1 ;
  wire [3:0]\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_2 ;
  wire [0:0]\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_3 ;
  wire [0:0]\WORD_LANE[1].S_AXI_RDATA_II_reg[127] ;
  wire [0:0]\WORD_LANE[2].S_AXI_RDATA_II_reg[191] ;
  wire [0:0]\WORD_LANE[3].S_AXI_RDATA_II_reg[255] ;
  wire [0:0]\WORD_LANE[4].S_AXI_RDATA_II_reg[319] ;
  wire [0:0]\WORD_LANE[5].S_AXI_RDATA_II_reg[383] ;
  wire [0:0]\WORD_LANE[6].S_AXI_RDATA_II_reg[447] ;
  wire [0:0]\WORD_LANE[7].S_AXI_RDATA_II_reg[511] ;
  wire [18:0]access_fit_mi_side_q_reg;
  wire access_is_fix_q;
  wire access_is_incr_q;
  wire access_is_wrap_q;
  wire [0:0]areset_d_2;
  wire \areset_d_reg[0] ;
  wire \cmd_depth[2]_i_3_n_0 ;
  wire \cmd_depth[5]_i_3_n_0 ;
  wire \cmd_depth_reg[5] ;
  wire cmd_empty;
  wire cmd_empty0;
  wire cmd_empty_reg;
  wire cmd_push;
  wire cmd_push_block;
  wire cmd_push_block_reg;
  wire cmd_push_block_reg_0;
  wire [2:0]cmd_size_ii;
  wire command_ongoing;
  wire command_ongoing_reg;
  wire \current_word_1[2]_i_2__0_n_0 ;
  wire \current_word_1[5]_i_2__0_n_0 ;
  wire \current_word_1[5]_i_3__0_n_0 ;
  wire \current_word_1[5]_i_4__0_n_0 ;
  wire [5:0]\current_word_1_reg[5] ;
  wire [5:0]\current_word_1_reg[5]_0 ;
  wire [2:0]current_word_adjusted;
  wire [2:0]din;
  wire [13:0]dout;
  wire empty;
  wire empty_fwft_i_reg;
  wire fifo_gen_inst_i_18__0_n_0;
  wire fifo_gen_inst_i_19__0_n_0;
  wire fifo_gen_inst_i_20__0_n_0;
  wire fifo_gen_inst_i_24_n_0;
  wire fifo_gen_inst_i_25_n_0;
  wire fifo_gen_inst_i_26_n_0;
  wire first_mi_word_reg;
  wire first_word;
  wire fix_need_to_split_q;
  wire full;
  wire \gen_downsizer.gen_cascaded_downsizer.arready_i ;
  wire \goreg_dm.dout_i_reg[8] ;
  wire \goreg_dm.dout_i_reg[9] ;
  wire incr_need_to_split_q;
  wire [0:0]\length_counter_1_reg[7] ;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire \next_mi_addr_reg[9] ;
  wire \next_mi_addr_reg[9]_0 ;
  wire [3:0]\num_transactions_q_reg[3] ;
  wire out;
  wire [34:20]p_0_out;
  wire [7:0]\pushed_commands_reg[7] ;
  wire \queue_id_reg[0] ;
  wire \queue_id_reg[0]_0 ;
  wire rd_en;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire s_axi_rready;
  wire \s_axi_rresp[1]_INST_0_i_2_n_0 ;
  wire \s_axi_rresp[1]_INST_0_i_4_n_0 ;
  wire \s_axi_rresp[1]_INST_0_i_5_n_0 ;
  wire \s_axi_rresp[1]_INST_0_i_7_n_0 ;
  wire s_axi_rvalid;
  wire s_axi_rvalid_INST_0_i_10_n_0;
  wire s_axi_rvalid_INST_0_i_11_n_0;
  wire s_axi_rvalid_INST_0_i_13_n_0;
  wire s_axi_rvalid_INST_0_i_1_n_0;
  wire s_axi_rvalid_INST_0_i_2_n_0;
  wire s_axi_rvalid_INST_0_i_3_n_0;
  wire s_axi_rvalid_INST_0_i_4_n_0;
  wire s_axi_rvalid_INST_0_i_5_n_0;
  wire s_axi_rvalid_INST_0_i_6_n_0;
  wire s_axi_rvalid_INST_0_i_7_n_0;
  wire s_axi_rvalid_INST_0_i_8_n_0;
  wire s_axi_rvalid_INST_0_i_9_n_0;
  wire si_full_size_q;
  wire \split_addr_mask_q_reg[0] ;
  wire \split_addr_mask_q_reg[1] ;
  wire \split_addr_mask_q_reg[2] ;
  wire \split_addr_mask_q_reg[31] ;
  wire [2:0]\split_addr_mask_q_reg[5] ;
  wire split_ongoing;
  wire split_ongoing_reg;
  wire wrap_need_to_split_q;
  wire NLW_fifo_gen_inst_almost_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_almost_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED;
  wire NLW_fifo_gen_inst_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_valid_UNCONNECTED;
  wire NLW_fifo_gen_inst_wr_ack_UNCONNECTED;
  wire NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED;
  wire [5:0]NLW_fifo_gen_inst_data_count_UNCONNECTED;
  wire [31:0]NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED;
  wire [63:0]NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED;
  wire [7:0]NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED;
  wire [5:0]NLW_fifo_gen_inst_rd_data_count_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED;
  wire [5:0]NLW_fifo_gen_inst_wr_data_count_UNCONNECTED;

  LUT5 #(
    .INIT(32'h44FFF4F4)) 
    S_AXI_AREADY_I_i_1__0
       (.I0(\areset_d_reg[0] ),
        .I1(areset_d_2),
        .I2(S_AXI_AREADY_I_i_2__2_n_0),
        .I3(s_axi_arvalid),
        .I4(S_AXI_AREADY_I_reg_0),
        .O(S_AXI_AREADY_I_reg));
  LUT3 #(
    .INIT(8'h02)) 
    S_AXI_AREADY_I_i_2__2
       (.I0(\gen_downsizer.gen_cascaded_downsizer.arready_i ),
        .I1(cmd_push_block_reg),
        .I2(split_ongoing_reg),
        .O(S_AXI_AREADY_I_i_2__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    \S_AXI_ASIZE_Q[0]_i_1__0 
       (.I0(access_fit_mi_side_q_reg[0]),
        .I1(access_fit_mi_side_q_reg[18]),
        .O(din[0]));
  LUT2 #(
    .INIT(4'hB)) 
    \S_AXI_ASIZE_Q[1]_i_1__0 
       (.I0(access_fit_mi_side_q_reg[1]),
        .I1(access_fit_mi_side_q_reg[18]),
        .O(din[1]));
  LUT6 #(
    .INIT(64'h00040000FFFFFFFF)) 
    \WORD_LANE[0].S_AXI_RDATA_II[63]_i_1 
       (.I0(empty),
        .I1(m_axi_rvalid),
        .I2(empty_fwft_i_reg),
        .I3(s_axi_rvalid_INST_0_i_1_n_0),
        .I4(s_axi_rready),
        .I5(s_axi_aresetn),
        .O(\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_3 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \WORD_LANE[0].S_AXI_RDATA_II[63]_i_2 
       (.I0(first_mi_word_reg),
        .I1(current_word_adjusted[1]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[2]),
        .O(\WORD_LANE[0].S_AXI_RDATA_II_reg[63] ));
  LUT4 #(
    .INIT(16'h0020)) 
    \WORD_LANE[1].S_AXI_RDATA_II[127]_i_1 
       (.I0(first_mi_word_reg),
        .I1(current_word_adjusted[1]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[2]),
        .O(\WORD_LANE[1].S_AXI_RDATA_II_reg[127] ));
  LUT4 #(
    .INIT(16'h0020)) 
    \WORD_LANE[2].S_AXI_RDATA_II[191]_i_1 
       (.I0(first_mi_word_reg),
        .I1(current_word_adjusted[0]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[2]),
        .O(\WORD_LANE[2].S_AXI_RDATA_II_reg[191] ));
  LUT4 #(
    .INIT(16'h0080)) 
    \WORD_LANE[3].S_AXI_RDATA_II[255]_i_1 
       (.I0(first_mi_word_reg),
        .I1(current_word_adjusted[1]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[2]),
        .O(\WORD_LANE[3].S_AXI_RDATA_II_reg[255] ));
  LUT4 #(
    .INIT(16'h0200)) 
    \WORD_LANE[4].S_AXI_RDATA_II[319]_i_1 
       (.I0(first_mi_word_reg),
        .I1(current_word_adjusted[1]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[2]),
        .O(\WORD_LANE[4].S_AXI_RDATA_II_reg[319] ));
  LUT4 #(
    .INIT(16'h2000)) 
    \WORD_LANE[5].S_AXI_RDATA_II[383]_i_1 
       (.I0(first_mi_word_reg),
        .I1(current_word_adjusted[1]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[2]),
        .O(\WORD_LANE[5].S_AXI_RDATA_II_reg[383] ));
  LUT4 #(
    .INIT(16'h2000)) 
    \WORD_LANE[6].S_AXI_RDATA_II[447]_i_1 
       (.I0(first_mi_word_reg),
        .I1(current_word_adjusted[0]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[2]),
        .O(\WORD_LANE[6].S_AXI_RDATA_II_reg[447] ));
  LUT4 #(
    .INIT(16'h8000)) 
    \WORD_LANE[7].S_AXI_RDATA_II[511]_i_1 
       (.I0(first_mi_word_reg),
        .I1(current_word_adjusted[1]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[2]),
        .O(\WORD_LANE[7].S_AXI_RDATA_II_reg[511] ));
  LUT3 #(
    .INIT(8'h69)) 
    \cmd_depth[1]_i_1 
       (.I0(Q[0]),
        .I1(cmd_empty0),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \cmd_depth[2]_i_1 
       (.I0(cmd_empty0),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hA8AAAAAA)) 
    \cmd_depth[2]_i_2 
       (.I0(cmd_push),
        .I1(\cmd_depth[2]_i_3_n_0 ),
        .I2(s_axi_rvalid_INST_0_i_1_n_0),
        .I3(s_axi_rready),
        .I4(\goreg_dm.dout_i_reg[9] ),
        .O(cmd_empty0));
  LUT3 #(
    .INIT(8'hFB)) 
    \cmd_depth[2]_i_3 
       (.I0(empty),
        .I1(m_axi_rvalid),
        .I2(empty_fwft_i_reg),
        .O(\cmd_depth[2]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cmd_depth[3]_i_1 
       (.I0(\cmd_depth[5]_i_3_n_0 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h9AA6)) 
    \cmd_depth[4]_i_1 
       (.I0(Q[4]),
        .I1(\cmd_depth[5]_i_3_n_0 ),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(D[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \cmd_depth[5]_i_1 
       (.I0(\USE_READ.rd_cmd_ready ),
        .I1(cmd_push),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hAAA96AAA)) 
    \cmd_depth[5]_i_2 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\cmd_depth[5]_i_3_n_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h2AAB)) 
    \cmd_depth[5]_i_3 
       (.I0(Q[2]),
        .I1(cmd_empty0),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\cmd_depth[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hCB08)) 
    cmd_empty_i_1
       (.I0(\cmd_depth_reg[5] ),
        .I1(\USE_READ.rd_cmd_ready ),
        .I2(cmd_push),
        .I3(cmd_empty),
        .O(cmd_empty_reg));
  LUT5 #(
    .INIT(32'hDD500000)) 
    cmd_push_block_i_1__2
       (.I0(\gen_downsizer.gen_cascaded_downsizer.arready_i ),
        .I1(cmd_push_block_reg),
        .I2(cmd_push),
        .I3(cmd_push_block),
        .I4(s_axi_aresetn),
        .O(cmd_push_block_reg_0));
  LUT6 #(
    .INIT(64'h8FFF8F8F88008888)) 
    command_ongoing_i_1__1
       (.I0(S_AXI_AREADY_I_reg_0),
        .I1(s_axi_arvalid),
        .I2(S_AXI_AREADY_I_i_2__2_n_0),
        .I3(\areset_d_reg[0] ),
        .I4(areset_d_2),
        .I5(command_ongoing),
        .O(command_ongoing_reg));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hAAA80002)) 
    \current_word_1[0]_i_1__0 
       (.I0(\USE_READ.rd_cmd_mask [0]),
        .I1(cmd_size_ii[0]),
        .I2(cmd_size_ii[2]),
        .I3(cmd_size_ii[1]),
        .I4(\USE_READ.read_data_inst/current_word [0]),
        .O(\current_word_1_reg[5] [0]));
  LUT6 #(
    .INIT(64'hAAAAA0A200000A08)) 
    \current_word_1[1]_i_1__0 
       (.I0(\USE_READ.rd_cmd_mask [1]),
        .I1(\USE_READ.read_data_inst/current_word [0]),
        .I2(cmd_size_ii[1]),
        .I3(cmd_size_ii[0]),
        .I4(cmd_size_ii[2]),
        .I5(\USE_READ.read_data_inst/current_word [1]),
        .O(\current_word_1_reg[5] [1]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \current_word_1[1]_i_2__0 
       (.I0(\USE_READ.rd_cmd_first_word [0]),
        .I1(dout[13]),
        .I2(first_word),
        .I3(\current_word_1_reg[5]_0 [0]),
        .O(\USE_READ.read_data_inst/current_word [0]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \current_word_1[1]_i_3__0 
       (.I0(\USE_READ.rd_cmd_first_word [1]),
        .I1(dout[13]),
        .I2(first_word),
        .I3(\current_word_1_reg[5]_0 [1]),
        .O(\USE_READ.read_data_inst/current_word [1]));
  LUT6 #(
    .INIT(64'h8882888822282222)) 
    \current_word_1[2]_i_1__0 
       (.I0(\USE_READ.rd_cmd_mask [2]),
        .I1(\s_axi_rresp[1]_INST_0_i_5_n_0 ),
        .I2(cmd_size_ii[0]),
        .I3(cmd_size_ii[2]),
        .I4(cmd_size_ii[1]),
        .I5(\current_word_1[2]_i_2__0_n_0 ),
        .O(\current_word_1_reg[5] [2]));
  LUT5 #(
    .INIT(32'h00220020)) 
    \current_word_1[2]_i_2__0 
       (.I0(\USE_READ.read_data_inst/current_word [1]),
        .I1(cmd_size_ii[1]),
        .I2(cmd_size_ii[0]),
        .I3(cmd_size_ii[2]),
        .I4(\USE_READ.read_data_inst/current_word [0]),
        .O(\current_word_1[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h9AAA655500000000)) 
    \current_word_1[3]_i_1__0 
       (.I0(\USE_READ.read_data_inst/current_word [3]),
        .I1(cmd_size_ii[2]),
        .I2(cmd_size_ii[0]),
        .I3(cmd_size_ii[1]),
        .I4(\current_word_1[5]_i_3__0_n_0 ),
        .I5(\USE_READ.rd_cmd_mask [3]),
        .O(\current_word_1_reg[5] [3]));
  LUT5 #(
    .INIT(32'h28882828)) 
    \current_word_1[4]_i_1__0 
       (.I0(\USE_READ.rd_cmd_mask [4]),
        .I1(\USE_READ.read_data_inst/current_word [4]),
        .I2(\USE_READ.read_data_inst/current_word [3]),
        .I3(\current_word_1[5]_i_4__0_n_0 ),
        .I4(\current_word_1[5]_i_3__0_n_0 ),
        .O(\current_word_1_reg[5] [4]));
  LUT6 #(
    .INIT(64'h2282888888888888)) 
    \current_word_1[5]_i_1__0 
       (.I0(\USE_READ.rd_cmd_mask [5]),
        .I1(\current_word_1[5]_i_2__0_n_0 ),
        .I2(\current_word_1[5]_i_3__0_n_0 ),
        .I3(\current_word_1[5]_i_4__0_n_0 ),
        .I4(\USE_READ.read_data_inst/current_word [3]),
        .I5(\USE_READ.read_data_inst/current_word [4]),
        .O(\current_word_1_reg[5] [5]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \current_word_1[5]_i_2__0 
       (.I0(\USE_READ.rd_cmd_first_word [5]),
        .I1(dout[13]),
        .I2(first_word),
        .I3(\current_word_1_reg[5]_0 [5]),
        .O(\current_word_1[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEFAFFFBFEFBFFFB)) 
    \current_word_1[5]_i_3__0 
       (.I0(\s_axi_rresp[1]_INST_0_i_5_n_0 ),
        .I1(cmd_size_ii[1]),
        .I2(cmd_size_ii[2]),
        .I3(cmd_size_ii[0]),
        .I4(\USE_READ.read_data_inst/current_word [1]),
        .I5(\USE_READ.read_data_inst/current_word [0]),
        .O(\current_word_1[5]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \current_word_1[5]_i_4__0 
       (.I0(cmd_size_ii[1]),
        .I1(cmd_size_ii[0]),
        .I2(cmd_size_ii[2]),
        .O(\current_word_1[5]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \current_word_1[5]_i_5 
       (.I0(\USE_READ.rd_cmd_first_word [4]),
        .I1(dout[13]),
        .I2(first_word),
        .I3(\current_word_1_reg[5]_0 [4]),
        .O(\USE_READ.read_data_inst/current_word [4]));
  LUT4 #(
    .INIT(16'hABA8)) 
    current_word_adjusted_carry__0_i_1__0
       (.I0(\USE_READ.rd_cmd_first_word [4]),
        .I1(dout[13]),
        .I2(first_word),
        .I3(\current_word_1_reg[5]_0 [4]),
        .O(\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_0 ));
  LUT5 #(
    .INIT(32'h5556AAA6)) 
    current_word_adjusted_carry__0_i_2__0
       (.I0(\USE_READ.rd_cmd_offset [5]),
        .I1(\current_word_1_reg[5]_0 [5]),
        .I2(first_word),
        .I3(dout[13]),
        .I4(\USE_READ.rd_cmd_first_word [5]),
        .O(\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_1 [1]));
  LUT5 #(
    .INIT(32'h01FDFE02)) 
    current_word_adjusted_carry__0_i_3__0
       (.I0(\current_word_1_reg[5]_0 [4]),
        .I1(first_word),
        .I2(dout[13]),
        .I3(\USE_READ.rd_cmd_first_word [4]),
        .I4(\USE_READ.rd_cmd_offset [4]),
        .O(\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_1 [0]));
  LUT4 #(
    .INIT(16'hABA8)) 
    current_word_adjusted_carry_i_1__0
       (.I0(\USE_READ.rd_cmd_first_word [3]),
        .I1(dout[13]),
        .I2(first_word),
        .I3(\current_word_1_reg[5]_0 [3]),
        .O(DI));
  LUT5 #(
    .INIT(32'h01FDFE02)) 
    current_word_adjusted_carry_i_3__0
       (.I0(\current_word_1_reg[5]_0 [3]),
        .I1(first_word),
        .I2(dout[13]),
        .I3(\USE_READ.rd_cmd_first_word [3]),
        .I4(\USE_READ.rd_cmd_offset [3]),
        .O(\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_2 [3]));
  LUT5 #(
    .INIT(32'h01FDFE02)) 
    current_word_adjusted_carry_i_4__0
       (.I0(\current_word_1_reg[5]_0 [2]),
        .I1(first_word),
        .I2(dout[13]),
        .I3(dout[10]),
        .I4(\USE_READ.rd_cmd_offset [2]),
        .O(\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_2 [2]));
  LUT5 #(
    .INIT(32'h01FDFE02)) 
    current_word_adjusted_carry_i_5__0
       (.I0(\current_word_1_reg[5]_0 [1]),
        .I1(first_word),
        .I2(dout[13]),
        .I3(\USE_READ.rd_cmd_first_word [1]),
        .I4(dout[9]),
        .O(\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_2 [1]));
  LUT5 #(
    .INIT(32'h01FDFE02)) 
    current_word_adjusted_carry_i_6__0
       (.I0(\current_word_1_reg[5]_0 [0]),
        .I1(first_word),
        .I2(dout[13]),
        .I3(\USE_READ.rd_cmd_first_word [0]),
        .I4(dout[8]),
        .O(\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_2 [0]));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "64" *) 
  (* C_AXIS_TDEST_WIDTH = "4" *) 
  (* C_AXIS_TID_WIDTH = "8" *) 
  (* C_AXIS_TKEEP_WIDTH = "4" *) 
  (* C_AXIS_TSTRB_WIDTH = "4" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "2" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "0" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "6" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "35" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "32" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "35" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "0" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "0" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "0" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "0" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "2" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "31" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "30" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "6" *) 
  (* C_RD_DEPTH = "32" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "5" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "3" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "6" *) 
  (* C_WR_DEPTH = "32" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "5" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__parameterized2 fifo_gen_inst
       (.almost_empty(NLW_fifo_gen_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_fifo_gen_inst_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_fifo_gen_inst_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_fifo_gen_inst_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_fifo_gen_inst_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(out),
        .data_count(NLW_fifo_gen_inst_data_count_UNCONNECTED[5:0]),
        .dbiterr(NLW_fifo_gen_inst_dbiterr_UNCONNECTED),
        .din({p_0_out[34],din[2],access_fit_mi_side_q_reg[18],p_0_out[31:20],access_fit_mi_side_q_reg[17:11],din[1:0],access_fit_mi_side_q_reg[10:0]}),
        .dout({dout[13:11],\USE_READ.rd_cmd_first_word [5:3],dout[10],\USE_READ.rd_cmd_first_word [1:0],\USE_READ.rd_cmd_offset ,dout[9:8],\USE_READ.rd_cmd_mask ,cmd_size_ii,dout[7:0],\USE_READ.rd_cmd_size }),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED[3:0]),
        .m_axi_arlen(NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED[1:0]),
        .m_axi_arprot(NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED[3:0]),
        .m_axi_awlen(NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED[1:0]),
        .m_axi_awprot(NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_bready(NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED[3:0]),
        .m_axi_wlast(NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED[63:0]),
        .m_axis_tdest(NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED[3:0]),
        .m_axis_tid(NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED[7:0]),
        .m_axis_tkeep(NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED[3:0]),
        .m_axis_tlast(NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED[3:0]),
        .m_axis_tuser(NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_fifo_gen_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_fifo_gen_inst_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_fifo_gen_inst_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_fifo_gen_inst_rd_data_count_UNCONNECTED[5:0]),
        .rd_en(\USE_READ.rd_cmd_ready ),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED),
        .rst(SR),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock({1'b0,1'b0}),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock({1'b0,1'b0}),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tkeep({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_fifo_gen_inst_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_fifo_gen_inst_underflow_UNCONNECTED),
        .valid(NLW_fifo_gen_inst_valid_UNCONNECTED),
        .wr_ack(NLW_fifo_gen_inst_wr_ack_UNCONNECTED),
        .wr_clk(1'b0),
        .wr_data_count(NLW_fifo_gen_inst_wr_data_count_UNCONNECTED[5:0]),
        .wr_en(cmd_push),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000004440404)) 
    fifo_gen_inst_i_10__1
       (.I0(\next_mi_addr_reg[9] ),
        .I1(\S_AXI_AADDR_Q_reg[5] [4]),
        .I2(\next_mi_addr_reg[9]_0 ),
        .I3(si_full_size_q),
        .I4(\split_addr_mask_q_reg[5] [1]),
        .I5(access_fit_mi_side_q_reg[16]),
        .O(p_0_out[24]));
  LUT6 #(
    .INIT(64'h0000000004440404)) 
    fifo_gen_inst_i_11__1
       (.I0(\next_mi_addr_reg[9] ),
        .I1(\S_AXI_AADDR_Q_reg[5] [3]),
        .I2(\next_mi_addr_reg[9]_0 ),
        .I3(si_full_size_q),
        .I4(\split_addr_mask_q_reg[5] [0]),
        .I5(access_fit_mi_side_q_reg[15]),
        .O(p_0_out[23]));
  LUT6 #(
    .INIT(64'h0000000004440404)) 
    fifo_gen_inst_i_12__0
       (.I0(\next_mi_addr_reg[9] ),
        .I1(\S_AXI_AADDR_Q_reg[5] [2]),
        .I2(\next_mi_addr_reg[9]_0 ),
        .I3(si_full_size_q),
        .I4(\split_addr_mask_q_reg[2] ),
        .I5(access_fit_mi_side_q_reg[14]),
        .O(p_0_out[22]));
  LUT6 #(
    .INIT(64'h0000000004440404)) 
    fifo_gen_inst_i_13__0
       (.I0(\next_mi_addr_reg[9] ),
        .I1(\S_AXI_AADDR_Q_reg[5] [1]),
        .I2(\next_mi_addr_reg[9]_0 ),
        .I3(si_full_size_q),
        .I4(\split_addr_mask_q_reg[1] ),
        .I5(access_fit_mi_side_q_reg[13]),
        .O(p_0_out[21]));
  LUT6 #(
    .INIT(64'h0000000004440404)) 
    fifo_gen_inst_i_14__0
       (.I0(\next_mi_addr_reg[9] ),
        .I1(\S_AXI_AADDR_Q_reg[5] [0]),
        .I2(\next_mi_addr_reg[9]_0 ),
        .I3(si_full_size_q),
        .I4(\split_addr_mask_q_reg[0] ),
        .I5(access_fit_mi_side_q_reg[12]),
        .O(p_0_out[20]));
  LUT6 #(
    .INIT(64'h1110101100000000)) 
    fifo_gen_inst_i_15
       (.I0(cmd_push_block),
        .I1(full),
        .I2(cmd_empty),
        .I3(\queue_id_reg[0]_0 ),
        .I4(S_AXI_AID_Q),
        .I5(command_ongoing),
        .O(cmd_push));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    fifo_gen_inst_i_16__0
       (.I0(\goreg_dm.dout_i_reg[9] ),
        .I1(s_axi_rready),
        .I2(s_axi_rvalid_INST_0_i_1_n_0),
        .I3(empty_fwft_i_reg),
        .I4(m_axi_rvalid),
        .I5(empty),
        .O(\USE_READ.rd_cmd_ready ));
  LUT6 #(
    .INIT(64'h002A2A2A002A002A)) 
    fifo_gen_inst_i_17__0
       (.I0(fifo_gen_inst_i_24_n_0),
        .I1(CO),
        .I2(access_is_incr_q),
        .I3(access_is_wrap_q),
        .I4(split_ongoing),
        .I5(wrap_need_to_split_q),
        .O(split_ongoing_reg));
  LUT6 #(
    .INIT(64'h00002F00FF00FF00)) 
    fifo_gen_inst_i_18__0
       (.I0(\split_addr_mask_q_reg[5] [2]),
        .I1(si_full_size_q),
        .I2(access_is_incr_q),
        .I3(\S_AXI_AADDR_Q_reg[5] [5]),
        .I4(access_is_wrap_q),
        .I5(split_ongoing),
        .O(fifo_gen_inst_i_18__0_n_0));
  LUT6 #(
    .INIT(64'h00002F00FF00FF00)) 
    fifo_gen_inst_i_19__0
       (.I0(\split_addr_mask_q_reg[5] [1]),
        .I1(si_full_size_q),
        .I2(access_is_incr_q),
        .I3(\S_AXI_AADDR_Q_reg[5] [4]),
        .I4(access_is_wrap_q),
        .I5(split_ongoing),
        .O(fifo_gen_inst_i_19__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    fifo_gen_inst_i_1__4
       (.I0(access_is_fix_q),
        .I1(access_fit_mi_side_q_reg[18]),
        .O(p_0_out[34]));
  LUT6 #(
    .INIT(64'h00002F00FF00FF00)) 
    fifo_gen_inst_i_20__0
       (.I0(\split_addr_mask_q_reg[5] [0]),
        .I1(si_full_size_q),
        .I2(access_is_incr_q),
        .I3(\S_AXI_AADDR_Q_reg[5] [3]),
        .I4(access_is_wrap_q),
        .I5(split_ongoing),
        .O(fifo_gen_inst_i_20__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    fifo_gen_inst_i_21
       (.I0(access_is_wrap_q),
        .I1(split_ongoing),
        .O(\next_mi_addr_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    fifo_gen_inst_i_22
       (.I0(access_is_incr_q),
        .I1(split_ongoing),
        .O(\next_mi_addr_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDD5DDDDD5D)) 
    fifo_gen_inst_i_24
       (.I0(access_is_fix_q),
        .I1(fix_need_to_split_q),
        .I2(fifo_gen_inst_i_25_n_0),
        .I3(\S_AXI_ALEN_Q_reg[3] [1]),
        .I4(\pushed_commands_reg[7] [1]),
        .I5(fifo_gen_inst_i_26_n_0),
        .O(fifo_gen_inst_i_24_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    fifo_gen_inst_i_25
       (.I0(\pushed_commands_reg[7] [0]),
        .I1(\S_AXI_ALEN_Q_reg[3] [0]),
        .I2(\pushed_commands_reg[7] [2]),
        .I3(\S_AXI_ALEN_Q_reg[3] [2]),
        .O(fifo_gen_inst_i_25_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    fifo_gen_inst_i_26
       (.I0(\pushed_commands_reg[7] [5]),
        .I1(\pushed_commands_reg[7] [4]),
        .I2(\pushed_commands_reg[7] [7]),
        .I3(\pushed_commands_reg[7] [6]),
        .I4(\pushed_commands_reg[7] [3]),
        .I5(\S_AXI_ALEN_Q_reg[3] [3]),
        .O(fifo_gen_inst_i_26_n_0));
  LUT4 #(
    .INIT(16'hFE00)) 
    fifo_gen_inst_i_2__3
       (.I0(wrap_need_to_split_q),
        .I1(incr_need_to_split_q),
        .I2(fix_need_to_split_q),
        .I3(split_ongoing_reg),
        .O(din[2]));
  LUT3 #(
    .INIT(8'h80)) 
    fifo_gen_inst_i_3__0
       (.I0(fifo_gen_inst_i_18__0_n_0),
        .I1(\split_addr_mask_q_reg[31] ),
        .I2(access_fit_mi_side_q_reg[17]),
        .O(p_0_out[31]));
  LUT6 #(
    .INIT(64'h00000E0000000000)) 
    fifo_gen_inst_i_3__3
       (.I0(s_axi_rready),
        .I1(s_axi_rvalid_INST_0_i_1_n_0),
        .I2(empty_fwft_i_reg),
        .I3(m_axi_rvalid),
        .I4(empty),
        .I5(m_axi_rlast),
        .O(rd_en));
  LUT3 #(
    .INIT(8'h80)) 
    fifo_gen_inst_i_4__2
       (.I0(fifo_gen_inst_i_19__0_n_0),
        .I1(access_fit_mi_side_q_reg[16]),
        .I2(\split_addr_mask_q_reg[31] ),
        .O(p_0_out[30]));
  LUT3 #(
    .INIT(8'h80)) 
    fifo_gen_inst_i_5__2
       (.I0(fifo_gen_inst_i_20__0_n_0),
        .I1(access_fit_mi_side_q_reg[15]),
        .I2(\split_addr_mask_q_reg[31] ),
        .O(p_0_out[29]));
  LUT6 #(
    .INIT(64'h0444000000000000)) 
    fifo_gen_inst_i_6__1
       (.I0(\next_mi_addr_reg[9] ),
        .I1(\S_AXI_AADDR_Q_reg[5] [2]),
        .I2(\next_mi_addr_reg[9]_0 ),
        .I3(si_full_size_q),
        .I4(\split_addr_mask_q_reg[2] ),
        .I5(access_fit_mi_side_q_reg[14]),
        .O(p_0_out[28]));
  LUT6 #(
    .INIT(64'h0444000000000000)) 
    fifo_gen_inst_i_7__1
       (.I0(\next_mi_addr_reg[9] ),
        .I1(\S_AXI_AADDR_Q_reg[5] [1]),
        .I2(\next_mi_addr_reg[9]_0 ),
        .I3(si_full_size_q),
        .I4(\split_addr_mask_q_reg[1] ),
        .I5(access_fit_mi_side_q_reg[13]),
        .O(p_0_out[27]));
  LUT6 #(
    .INIT(64'h0444000000000000)) 
    fifo_gen_inst_i_8__1
       (.I0(\next_mi_addr_reg[9] ),
        .I1(\S_AXI_AADDR_Q_reg[5] [0]),
        .I2(\next_mi_addr_reg[9]_0 ),
        .I3(si_full_size_q),
        .I4(\split_addr_mask_q_reg[0] ),
        .I5(access_fit_mi_side_q_reg[12]),
        .O(p_0_out[26]));
  LUT6 #(
    .INIT(64'h0000000004440404)) 
    fifo_gen_inst_i_9__1
       (.I0(\next_mi_addr_reg[9] ),
        .I1(\S_AXI_AADDR_Q_reg[5] [5]),
        .I2(\next_mi_addr_reg[9]_0 ),
        .I3(si_full_size_q),
        .I4(\split_addr_mask_q_reg[5] [2]),
        .I5(access_fit_mi_side_q_reg[17]),
        .O(p_0_out[25]));
  LUT5 #(
    .INIT(32'h00000E00)) 
    first_mi_word_i_1__0
       (.I0(s_axi_rready),
        .I1(s_axi_rvalid_INST_0_i_1_n_0),
        .I2(empty_fwft_i_reg),
        .I3(m_axi_rvalid),
        .I4(empty),
        .O(first_mi_word_reg));
  LUT2 #(
    .INIT(4'h1)) 
    last_incr_split0_carry_i_1__0
       (.I0(\pushed_commands_reg[7] [7]),
        .I1(\pushed_commands_reg[7] [6]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h1001)) 
    last_incr_split0_carry_i_2__0
       (.I0(\pushed_commands_reg[7] [4]),
        .I1(\pushed_commands_reg[7] [5]),
        .I2(\num_transactions_q_reg[3] [3]),
        .I3(\pushed_commands_reg[7] [3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_incr_split0_carry_i_3__0
       (.I0(\num_transactions_q_reg[3] [2]),
        .I1(\pushed_commands_reg[7] [2]),
        .I2(\pushed_commands_reg[7] [0]),
        .I3(\num_transactions_q_reg[3] [0]),
        .I4(\pushed_commands_reg[7] [1]),
        .I5(\num_transactions_q_reg[3] [1]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00000FEF)) 
    m_axi_rready_INST_0
       (.I0(s_axi_rready),
        .I1(s_axi_rvalid_INST_0_i_1_n_0),
        .I2(m_axi_rvalid),
        .I3(empty),
        .I4(empty_fwft_i_reg),
        .O(m_axi_rready));
  LUT6 #(
    .INIT(64'hFF10EF00FF00FF00)) 
    \queue_id[0]_i_1 
       (.I0(cmd_push_block),
        .I1(full),
        .I2(cmd_empty),
        .I3(\queue_id_reg[0]_0 ),
        .I4(S_AXI_AID_Q),
        .I5(command_ongoing),
        .O(\queue_id_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000EAEAEAFF)) 
    \s_axi_rresp[1]_INST_0_i_1 
       (.I0(\s_axi_rresp[1]_INST_0_i_2_n_0 ),
        .I1(\USE_READ.read_data_inst/current_word [3]),
        .I2(\USE_READ.rd_cmd_size [2]),
        .I3(\s_axi_rresp[1]_INST_0_i_4_n_0 ),
        .I4(\s_axi_rresp[1]_INST_0_i_5_n_0 ),
        .I5(\S_AXI_RRESP_ACC_reg[0]_0 ),
        .O(\S_AXI_RRESP_ACC_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8AAA8)) 
    \s_axi_rresp[1]_INST_0_i_2 
       (.I0(\USE_READ.read_data_inst/current_word [0]),
        .I1(\USE_READ.rd_cmd_size [0]),
        .I2(\USE_READ.rd_cmd_size [1]),
        .I3(\USE_READ.rd_cmd_size [2]),
        .I4(\USE_READ.read_data_inst/current_word [1]),
        .I5(\s_axi_rresp[1]_INST_0_i_7_n_0 ),
        .O(\s_axi_rresp[1]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \s_axi_rresp[1]_INST_0_i_3 
       (.I0(\USE_READ.rd_cmd_first_word [3]),
        .I1(dout[13]),
        .I2(first_word),
        .I3(\current_word_1_reg[5]_0 [3]),
        .O(\USE_READ.read_data_inst/current_word [3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h13)) 
    \s_axi_rresp[1]_INST_0_i_4 
       (.I0(\USE_READ.rd_cmd_size [1]),
        .I1(\USE_READ.rd_cmd_size [2]),
        .I2(\USE_READ.rd_cmd_size [0]),
        .O(\s_axi_rresp[1]_INST_0_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h5457)) 
    \s_axi_rresp[1]_INST_0_i_5 
       (.I0(dout[10]),
        .I1(dout[13]),
        .I2(first_word),
        .I3(\current_word_1_reg[5]_0 [2]),
        .O(\s_axi_rresp[1]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hF800C800)) 
    \s_axi_rresp[1]_INST_0_i_7 
       (.I0(\USE_READ.rd_cmd_size [0]),
        .I1(\USE_READ.read_data_inst/current_word [4]),
        .I2(\USE_READ.rd_cmd_size [1]),
        .I3(\USE_READ.rd_cmd_size [2]),
        .I4(\current_word_1[5]_i_2__0_n_0 ),
        .O(\s_axi_rresp[1]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    s_axi_rvalid_INST_0
       (.I0(s_axi_rvalid_INST_0_i_1_n_0),
        .I1(empty_fwft_i_reg),
        .I2(m_axi_rvalid),
        .I3(empty),
        .O(s_axi_rvalid));
  LUT6 #(
    .INIT(64'h00000000FEFEFFFE)) 
    s_axi_rvalid_INST_0_i_1
       (.I0(s_axi_rvalid_INST_0_i_2_n_0),
        .I1(s_axi_rvalid_INST_0_i_3_n_0),
        .I2(s_axi_rvalid_INST_0_i_4_n_0),
        .I3(\current_word_1_reg[5] [5]),
        .I4(s_axi_rvalid_INST_0_i_5_n_0),
        .I5(s_axi_rvalid_INST_0_i_6_n_0),
        .O(s_axi_rvalid_INST_0_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_rvalid_INST_0_i_10
       (.I0(\USE_READ.rd_cmd_size [1]),
        .I1(\USE_READ.rd_cmd_size [2]),
        .O(s_axi_rvalid_INST_0_i_10_n_0));
  LUT6 #(
    .INIT(64'h55665565FFFFFFFF)) 
    s_axi_rvalid_INST_0_i_11
       (.I0(\USE_READ.read_data_inst/current_word [1]),
        .I1(cmd_size_ii[2]),
        .I2(cmd_size_ii[0]),
        .I3(cmd_size_ii[1]),
        .I4(\USE_READ.read_data_inst/current_word [0]),
        .I5(\USE_READ.rd_cmd_mask [1]),
        .O(s_axi_rvalid_INST_0_i_11_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    s_axi_rvalid_INST_0_i_13
       (.I0(cmd_size_ii[1]),
        .I1(cmd_size_ii[2]),
        .I2(cmd_size_ii[0]),
        .O(s_axi_rvalid_INST_0_i_13_n_0));
  LUT6 #(
    .INIT(64'h000000002FD00000)) 
    s_axi_rvalid_INST_0_i_2
       (.I0(\current_word_1[5]_i_3__0_n_0 ),
        .I1(\current_word_1[5]_i_4__0_n_0 ),
        .I2(\USE_READ.read_data_inst/current_word [3]),
        .I3(\USE_READ.read_data_inst/current_word [4]),
        .I4(\USE_READ.rd_cmd_mask [4]),
        .I5(s_axi_rvalid_INST_0_i_7_n_0),
        .O(s_axi_rvalid_INST_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFF04FF04FF04FFFF)) 
    s_axi_rvalid_INST_0_i_3
       (.I0(\s_axi_rresp[1]_INST_0_i_4_n_0 ),
        .I1(\USE_READ.rd_cmd_mask [2]),
        .I2(s_axi_rvalid_INST_0_i_8_n_0),
        .I3(s_axi_rvalid_INST_0_i_9_n_0),
        .I4(s_axi_rvalid_INST_0_i_10_n_0),
        .I5(s_axi_rvalid_INST_0_i_11_n_0),
        .O(s_axi_rvalid_INST_0_i_3_n_0));
  LUT5 #(
    .INIT(32'h08808008)) 
    s_axi_rvalid_INST_0_i_4
       (.I0(\USE_READ.rd_cmd_size [2]),
        .I1(\USE_READ.rd_cmd_mask [3]),
        .I2(\current_word_1[5]_i_3__0_n_0 ),
        .I3(\current_word_1[5]_i_4__0_n_0 ),
        .I4(\USE_READ.read_data_inst/current_word [3]),
        .O(s_axi_rvalid_INST_0_i_4_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    s_axi_rvalid_INST_0_i_5
       (.I0(\USE_READ.rd_cmd_size [1]),
        .I1(\USE_READ.rd_cmd_size [2]),
        .O(s_axi_rvalid_INST_0_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    s_axi_rvalid_INST_0_i_6
       (.I0(dout[7]),
        .I1(first_word),
        .I2(\length_counter_1_reg[7] ),
        .I3(\goreg_dm.dout_i_reg[8] ),
        .I4(dout[13]),
        .I5(dout[11]),
        .O(s_axi_rvalid_INST_0_i_6_n_0));
  LUT3 #(
    .INIT(8'h57)) 
    s_axi_rvalid_INST_0_i_7
       (.I0(\USE_READ.rd_cmd_size [2]),
        .I1(\USE_READ.rd_cmd_size [0]),
        .I2(\USE_READ.rd_cmd_size [1]),
        .O(s_axi_rvalid_INST_0_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFF3FF07000C00F8)) 
    s_axi_rvalid_INST_0_i_8
       (.I0(\USE_READ.read_data_inst/current_word [0]),
        .I1(\USE_READ.read_data_inst/current_word [1]),
        .I2(cmd_size_ii[1]),
        .I3(cmd_size_ii[2]),
        .I4(cmd_size_ii[0]),
        .I5(\s_axi_rresp[1]_INST_0_i_5_n_0 ),
        .O(s_axi_rvalid_INST_0_i_8_n_0));
  LUT6 #(
    .INIT(64'hFE0000000000FE00)) 
    s_axi_rvalid_INST_0_i_9
       (.I0(\USE_READ.rd_cmd_size [0]),
        .I1(\USE_READ.rd_cmd_size [1]),
        .I2(\USE_READ.rd_cmd_size [2]),
        .I3(\USE_READ.rd_cmd_mask [0]),
        .I4(s_axi_rvalid_INST_0_i_13_n_0),
        .I5(\USE_READ.read_data_inst/current_word [0]),
        .O(s_axi_rvalid_INST_0_i_9_n_0));
  LUT6 #(
    .INIT(64'h55555555FFFF557D)) 
    split_ongoing_i_2
       (.I0(command_ongoing),
        .I1(S_AXI_AID_Q),
        .I2(\queue_id_reg[0]_0 ),
        .I3(cmd_empty),
        .I4(full),
        .I5(cmd_push_block),
        .O(cmd_push_block_reg));
endmodule

(* ORIG_REF_NAME = "axi_data_fifo_v2_1_16_fifo_gen" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_data_fifo_v2_1_16_fifo_gen__parameterized2__xdcDup__1
   (dout,
    first_word_reg,
    \S_AXI_ASIZE_Q_reg[1] ,
    D,
    cmd_push_block_reg,
    wr_en,
    s_axi_wready,
    E,
    \next_mi_addr_reg[9] ,
    \next_mi_addr_reg[9]_0 ,
    \current_word_1_reg[5] ,
    DI,
    \m_axi_wdata[63] ,
    S,
    \m_axi_wdata[63]_0 ,
    S_AXI_AREADY_I_reg,
    \queue_id_reg[0] ,
    cmd_b_push_block_reg,
    \USE_B_CHANNEL.cmd_b_depth_reg[5] ,
    \USE_B_CHANNEL.cmd_b_empty_i_reg ,
    command_ongoing_reg,
    cmd_push_block_reg_0,
    out,
    SR,
    din,
    rd_en,
    Q,
    cmd_push_block,
    cmd_b_push_block,
    command_ongoing,
    full,
    cmd_b_empty,
    s_axi_bid,
    S_AXI_AID_Q,
    \gen_downsizer.gen_cascaded_downsizer.wlast_i ,
    m_axi_wready,
    s_axi_wvalid,
    empty_fwft_i_reg,
    access_is_fix_q,
    \split_addr_mask_q_reg[31] ,
    \S_AXI_AADDR_Q_reg[5] ,
    si_full_size_q,
    size_mask_q,
    \split_addr_mask_q_reg[5] ,
    access_is_incr_q,
    access_is_wrap_q,
    split_ongoing,
    first_mi_word,
    \current_word_1_reg[5]_0 ,
    first_word_reg_0,
    \areset_d_reg[0] ,
    areset_d_2,
    s_axi_awvalid,
    S_AXI_AREADY_I_reg_0,
    s_axi_aresetn,
    \USE_WRITE.wr_cmd_b_ready ,
    \USE_B_CHANNEL.cmd_b_depth_reg[5]_0 ,
    \gen_downsizer.gen_cascaded_downsizer.awready_i ,
    access_is_incr_q_reg);
  output [8:0]dout;
  output first_word_reg;
  output [1:0]\S_AXI_ASIZE_Q_reg[1] ;
  output [4:0]D;
  output cmd_push_block_reg;
  output wr_en;
  output s_axi_wready;
  output [0:0]E;
  output \next_mi_addr_reg[9] ;
  output \next_mi_addr_reg[9]_0 ;
  output [5:0]\current_word_1_reg[5] ;
  output [3:0]DI;
  output [0:0]\m_axi_wdata[63] ;
  output [1:0]S;
  output [3:0]\m_axi_wdata[63]_0 ;
  output S_AXI_AREADY_I_reg;
  output \queue_id_reg[0] ;
  output cmd_b_push_block_reg;
  output [0:0]\USE_B_CHANNEL.cmd_b_depth_reg[5] ;
  output \USE_B_CHANNEL.cmd_b_empty_i_reg ;
  output command_ongoing_reg;
  output cmd_push_block_reg_0;
  input out;
  input [0:0]SR;
  input [19:0]din;
  input rd_en;
  input [5:0]Q;
  input cmd_push_block;
  input cmd_b_push_block;
  input command_ongoing;
  input full;
  input cmd_b_empty;
  input [0:0]s_axi_bid;
  input S_AXI_AID_Q;
  input \gen_downsizer.gen_cascaded_downsizer.wlast_i ;
  input m_axi_wready;
  input s_axi_wvalid;
  input empty_fwft_i_reg;
  input access_is_fix_q;
  input \split_addr_mask_q_reg[31] ;
  input [5:0]\S_AXI_AADDR_Q_reg[5] ;
  input si_full_size_q;
  input [2:0]size_mask_q;
  input [2:0]\split_addr_mask_q_reg[5] ;
  input access_is_incr_q;
  input access_is_wrap_q;
  input split_ongoing;
  input first_mi_word;
  input [5:0]\current_word_1_reg[5]_0 ;
  input first_word_reg_0;
  input \areset_d_reg[0] ;
  input [0:0]areset_d_2;
  input s_axi_awvalid;
  input [0:0]S_AXI_AREADY_I_reg_0;
  input s_axi_aresetn;
  input \USE_WRITE.wr_cmd_b_ready ;
  input \USE_B_CHANNEL.cmd_b_depth_reg[5]_0 ;
  input \gen_downsizer.gen_cascaded_downsizer.awready_i ;
  input access_is_incr_q_reg;

  wire [4:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [5:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [5:0]\S_AXI_AADDR_Q_reg[5] ;
  wire S_AXI_AID_Q;
  wire S_AXI_AREADY_I_i_3_n_0;
  wire S_AXI_AREADY_I_reg;
  wire [0:0]S_AXI_AREADY_I_reg_0;
  wire [1:0]\S_AXI_ASIZE_Q_reg[1] ;
  wire \USE_B_CHANNEL.cmd_b_depth[5]_i_3_n_0 ;
  wire [0:0]\USE_B_CHANNEL.cmd_b_depth_reg[5] ;
  wire \USE_B_CHANNEL.cmd_b_depth_reg[5]_0 ;
  wire \USE_B_CHANNEL.cmd_b_empty_i_reg ;
  wire \USE_WRITE.wr_cmd_b_ready ;
  wire [5:0]\USE_WRITE.wr_cmd_first_word ;
  wire [5:0]\USE_WRITE.wr_cmd_mask ;
  wire \USE_WRITE.wr_cmd_mirror ;
  wire [5:0]\USE_WRITE.wr_cmd_offset ;
  wire [2:0]\USE_WRITE.wr_cmd_size ;
  wire [4:0]\USE_WRITE.write_data_inst/current_word ;
  wire access_is_fix_q;
  wire access_is_incr_q;
  wire access_is_incr_q_reg;
  wire access_is_wrap_q;
  wire [0:0]areset_d_2;
  wire \areset_d_reg[0] ;
  wire cmd_b_empty;
  wire cmd_b_empty0;
  wire cmd_b_push_block;
  wire cmd_b_push_block_reg;
  wire cmd_push;
  wire cmd_push_block;
  wire cmd_push_block_reg;
  wire cmd_push_block_reg_0;
  wire [2:0]cmd_size_ii;
  wire command_ongoing;
  wire command_ongoing_reg;
  wire \current_word_1[2]_i_3_n_0 ;
  wire \current_word_1[3]_i_2_n_0 ;
  wire \current_word_1[5]_i_3_n_0 ;
  wire [5:0]\current_word_1_reg[5] ;
  wire [5:0]\current_word_1_reg[5]_0 ;
  wire [19:0]din;
  wire [8:0]dout;
  wire empty_fwft_i_reg;
  wire fifo_gen_inst_i_16_n_0;
  wire fifo_gen_inst_i_17_n_0;
  wire fifo_gen_inst_i_18_n_0;
  wire first_mi_word;
  wire first_word_reg;
  wire first_word_reg_0;
  wire full;
  wire full_0;
  wire \gen_downsizer.gen_cascaded_downsizer.awready_i ;
  wire \gen_downsizer.gen_cascaded_downsizer.wlast_i ;
  wire [0:0]\m_axi_wdata[63] ;
  wire [3:0]\m_axi_wdata[63]_0 ;
  wire m_axi_wready;
  wire \next_mi_addr_reg[9] ;
  wire \next_mi_addr_reg[9]_0 ;
  wire out;
  wire [34:20]p_0_out;
  wire \queue_id[0]_i_3_n_0 ;
  wire \queue_id_reg[0] ;
  wire rd_en;
  wire s_axi_aresetn;
  wire s_axi_awvalid;
  wire [0:0]s_axi_bid;
  wire s_axi_wready;
  wire s_axi_wready_INST_0_i_3_n_0;
  wire s_axi_wready_INST_0_i_4_n_0;
  wire s_axi_wvalid;
  wire si_full_size_q;
  wire [2:0]size_mask_q;
  wire \split_addr_mask_q_reg[31] ;
  wire [2:0]\split_addr_mask_q_reg[5] ;
  wire split_ongoing;
  wire wr_en;
  wire NLW_fifo_gen_inst_almost_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_almost_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED;
  wire NLW_fifo_gen_inst_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_valid_UNCONNECTED;
  wire NLW_fifo_gen_inst_wr_ack_UNCONNECTED;
  wire NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED;
  wire [5:0]NLW_fifo_gen_inst_data_count_UNCONNECTED;
  wire [33:33]NLW_fifo_gen_inst_dout_UNCONNECTED;
  wire [31:0]NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED;
  wire [63:0]NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED;
  wire [7:0]NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED;
  wire [5:0]NLW_fifo_gen_inst_rd_data_count_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED;
  wire [5:0]NLW_fifo_gen_inst_wr_data_count_UNCONNECTED;

  LUT5 #(
    .INIT(32'h44FFF4F4)) 
    S_AXI_AREADY_I_i_2__1
       (.I0(\areset_d_reg[0] ),
        .I1(areset_d_2),
        .I2(S_AXI_AREADY_I_i_3_n_0),
        .I3(s_axi_awvalid),
        .I4(S_AXI_AREADY_I_reg_0),
        .O(S_AXI_AREADY_I_reg));
  LUT3 #(
    .INIT(8'h02)) 
    S_AXI_AREADY_I_i_3
       (.I0(\gen_downsizer.gen_cascaded_downsizer.awready_i ),
        .I1(cmd_push_block_reg),
        .I2(access_is_incr_q_reg),
        .O(S_AXI_AREADY_I_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    \S_AXI_ASIZE_Q[0]_i_1 
       (.I0(din[0]),
        .I1(din[18]),
        .O(\S_AXI_ASIZE_Q_reg[1] [0]));
  LUT2 #(
    .INIT(4'hB)) 
    \S_AXI_ASIZE_Q[1]_i_1 
       (.I0(din[1]),
        .I1(din[18]),
        .O(\S_AXI_ASIZE_Q_reg[1] [1]));
  LUT3 #(
    .INIT(8'h69)) 
    \USE_B_CHANNEL.cmd_b_depth[1]_i_1 
       (.I0(Q[0]),
        .I1(cmd_b_empty0),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \USE_B_CHANNEL.cmd_b_depth[2]_i_1 
       (.I0(cmd_b_empty0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \USE_B_CHANNEL.cmd_b_depth[3]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(cmd_b_empty0),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \USE_B_CHANNEL.cmd_b_depth[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(cmd_b_empty0),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h01)) 
    \USE_B_CHANNEL.cmd_b_depth[4]_i_2 
       (.I0(cmd_b_push_block),
        .I1(cmd_push_block_reg),
        .I2(\USE_WRITE.wr_cmd_b_ready ),
        .O(cmd_b_empty0));
  LUT3 #(
    .INIT(8'hE1)) 
    \USE_B_CHANNEL.cmd_b_depth[5]_i_1 
       (.I0(cmd_b_push_block),
        .I1(cmd_push_block_reg),
        .I2(\USE_WRITE.wr_cmd_b_ready ),
        .O(\USE_B_CHANNEL.cmd_b_depth_reg[5] ));
  LUT5 #(
    .INIT(32'hAAA96AAA)) 
    \USE_B_CHANNEL.cmd_b_depth[5]_i_2 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\USE_B_CHANNEL.cmd_b_depth[5]_i_3_n_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h2AAB)) 
    \USE_B_CHANNEL.cmd_b_depth[5]_i_3 
       (.I0(Q[2]),
        .I1(cmd_b_empty0),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\USE_B_CHANNEL.cmd_b_depth[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF1EEE000)) 
    \USE_B_CHANNEL.cmd_b_empty_i_i_1 
       (.I0(cmd_b_push_block),
        .I1(cmd_push_block_reg),
        .I2(\USE_B_CHANNEL.cmd_b_depth_reg[5]_0 ),
        .I3(\USE_WRITE.wr_cmd_b_ready ),
        .I4(cmd_b_empty),
        .O(\USE_B_CHANNEL.cmd_b_empty_i_reg ));
  LUT4 #(
    .INIT(16'h00B0)) 
    cmd_b_push_block_i_1__0
       (.I0(cmd_b_push_block),
        .I1(cmd_push_block_reg),
        .I2(s_axi_aresetn),
        .I3(S_AXI_AREADY_I_reg_0),
        .O(cmd_b_push_block_reg));
  LUT4 #(
    .INIT(16'hD100)) 
    cmd_push_block_i_1__1
       (.I0(\gen_downsizer.gen_cascaded_downsizer.awready_i ),
        .I1(cmd_push_block_reg),
        .I2(cmd_push_block),
        .I3(s_axi_aresetn),
        .O(cmd_push_block_reg_0));
  LUT6 #(
    .INIT(64'h8FFF8F8F88008888)) 
    command_ongoing_i_1
       (.I0(S_AXI_AREADY_I_reg_0),
        .I1(s_axi_awvalid),
        .I2(S_AXI_AREADY_I_i_3_n_0),
        .I3(\areset_d_reg[0] ),
        .I4(areset_d_2),
        .I5(command_ongoing),
        .O(command_ongoing_reg));
  LUT5 #(
    .INIT(32'hAAA80002)) 
    \current_word_1[0]_i_1 
       (.I0(\USE_WRITE.wr_cmd_mask [0]),
        .I1(cmd_size_ii[1]),
        .I2(cmd_size_ii[2]),
        .I3(cmd_size_ii[0]),
        .I4(\USE_WRITE.write_data_inst/current_word [0]),
        .O(\current_word_1_reg[5] [0]));
  LUT6 #(
    .INIT(64'h8888828288888288)) 
    \current_word_1[1]_i_1 
       (.I0(\USE_WRITE.wr_cmd_mask [1]),
        .I1(\USE_WRITE.write_data_inst/current_word [1]),
        .I2(cmd_size_ii[2]),
        .I3(cmd_size_ii[0]),
        .I4(cmd_size_ii[1]),
        .I5(\USE_WRITE.write_data_inst/current_word [0]),
        .O(\current_word_1_reg[5] [1]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \current_word_1[1]_i_2 
       (.I0(\USE_WRITE.wr_cmd_first_word [1]),
        .I1(first_mi_word),
        .I2(dout[8]),
        .I3(\current_word_1_reg[5]_0 [1]),
        .O(\USE_WRITE.write_data_inst/current_word [1]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \current_word_1[1]_i_3 
       (.I0(\USE_WRITE.wr_cmd_first_word [0]),
        .I1(first_mi_word),
        .I2(dout[8]),
        .I3(\current_word_1_reg[5]_0 [0]),
        .O(\USE_WRITE.write_data_inst/current_word [0]));
  LUT6 #(
    .INIT(64'h2228222288828888)) 
    \current_word_1[2]_i_1 
       (.I0(\USE_WRITE.wr_cmd_mask [2]),
        .I1(\USE_WRITE.write_data_inst/current_word [2]),
        .I2(cmd_size_ii[0]),
        .I3(cmd_size_ii[2]),
        .I4(cmd_size_ii[1]),
        .I5(\current_word_1[2]_i_3_n_0 ),
        .O(\current_word_1_reg[5] [2]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \current_word_1[2]_i_2 
       (.I0(\USE_WRITE.wr_cmd_first_word [2]),
        .I1(first_mi_word),
        .I2(dout[8]),
        .I3(\current_word_1_reg[5]_0 [2]),
        .O(\USE_WRITE.write_data_inst/current_word [2]));
  LUT5 #(
    .INIT(32'h00220020)) 
    \current_word_1[2]_i_3 
       (.I0(\USE_WRITE.write_data_inst/current_word [1]),
        .I1(cmd_size_ii[1]),
        .I2(cmd_size_ii[0]),
        .I3(cmd_size_ii[2]),
        .I4(\USE_WRITE.write_data_inst/current_word [0]),
        .O(\current_word_1[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8282828882828222)) 
    \current_word_1[3]_i_1 
       (.I0(\USE_WRITE.wr_cmd_mask [3]),
        .I1(\current_word_1[3]_i_2_n_0 ),
        .I2(\USE_WRITE.wr_cmd_first_word [3]),
        .I3(first_mi_word),
        .I4(dout[8]),
        .I5(\current_word_1_reg[5]_0 [3]),
        .O(\current_word_1_reg[5] [3]));
  LUT6 #(
    .INIT(64'hCCCDCCFFCFFFCFFF)) 
    \current_word_1[3]_i_2 
       (.I0(\USE_WRITE.write_data_inst/current_word [0]),
        .I1(cmd_size_ii[2]),
        .I2(cmd_size_ii[0]),
        .I3(cmd_size_ii[1]),
        .I4(\USE_WRITE.write_data_inst/current_word [1]),
        .I5(\USE_WRITE.write_data_inst/current_word [2]),
        .O(\current_word_1[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2828282228282888)) 
    \current_word_1[4]_i_1 
       (.I0(\USE_WRITE.wr_cmd_mask [4]),
        .I1(\current_word_1[5]_i_3_n_0 ),
        .I2(\USE_WRITE.wr_cmd_first_word [4]),
        .I3(first_mi_word),
        .I4(dout[8]),
        .I5(\current_word_1_reg[5]_0 [4]),
        .O(\current_word_1_reg[5] [4]));
  LUT6 #(
    .INIT(64'h2A802A2A2A808080)) 
    \current_word_1[5]_i_1 
       (.I0(\USE_WRITE.wr_cmd_mask [5]),
        .I1(\USE_WRITE.write_data_inst/current_word [4]),
        .I2(\current_word_1[5]_i_3_n_0 ),
        .I3(\USE_WRITE.wr_cmd_first_word [5]),
        .I4(first_word_reg_0),
        .I5(\current_word_1_reg[5]_0 [5]),
        .O(\current_word_1_reg[5] [5]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \current_word_1[5]_i_2 
       (.I0(\USE_WRITE.wr_cmd_first_word [4]),
        .I1(first_mi_word),
        .I2(dout[8]),
        .I3(\current_word_1_reg[5]_0 [4]),
        .O(\USE_WRITE.write_data_inst/current_word [4]));
  LUT5 #(
    .INIT(32'h0000FE02)) 
    \current_word_1[5]_i_3 
       (.I0(\current_word_1_reg[5]_0 [3]),
        .I1(dout[8]),
        .I2(first_mi_word),
        .I3(\USE_WRITE.wr_cmd_first_word [3]),
        .I4(\current_word_1[3]_i_2_n_0 ),
        .O(\current_word_1[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    current_word_adjusted_carry__0_i_1
       (.I0(\USE_WRITE.wr_cmd_first_word [4]),
        .I1(first_mi_word),
        .I2(dout[8]),
        .I3(\current_word_1_reg[5]_0 [4]),
        .O(\m_axi_wdata[63] ));
  LUT5 #(
    .INIT(32'h5556AAA6)) 
    current_word_adjusted_carry__0_i_2
       (.I0(\USE_WRITE.wr_cmd_offset [5]),
        .I1(\current_word_1_reg[5]_0 [5]),
        .I2(dout[8]),
        .I3(first_mi_word),
        .I4(\USE_WRITE.wr_cmd_first_word [5]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h01FDFE02)) 
    current_word_adjusted_carry__0_i_3
       (.I0(\current_word_1_reg[5]_0 [4]),
        .I1(dout[8]),
        .I2(first_mi_word),
        .I3(\USE_WRITE.wr_cmd_first_word [4]),
        .I4(\USE_WRITE.wr_cmd_offset [4]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hABA8)) 
    current_word_adjusted_carry_i_1
       (.I0(\USE_WRITE.wr_cmd_first_word [3]),
        .I1(first_mi_word),
        .I2(dout[8]),
        .I3(\current_word_1_reg[5]_0 [3]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'hABA8)) 
    current_word_adjusted_carry_i_2__0
       (.I0(\USE_WRITE.wr_cmd_first_word [2]),
        .I1(first_mi_word),
        .I2(dout[8]),
        .I3(\current_word_1_reg[5]_0 [2]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'hABA8)) 
    current_word_adjusted_carry_i_3
       (.I0(\USE_WRITE.wr_cmd_first_word [1]),
        .I1(first_mi_word),
        .I2(dout[8]),
        .I3(\current_word_1_reg[5]_0 [1]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'hABA8)) 
    current_word_adjusted_carry_i_4
       (.I0(\USE_WRITE.wr_cmd_first_word [0]),
        .I1(first_mi_word),
        .I2(dout[8]),
        .I3(\current_word_1_reg[5]_0 [0]),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h01FDFE02)) 
    current_word_adjusted_carry_i_5
       (.I0(\current_word_1_reg[5]_0 [3]),
        .I1(dout[8]),
        .I2(first_mi_word),
        .I3(\USE_WRITE.wr_cmd_first_word [3]),
        .I4(\USE_WRITE.wr_cmd_offset [3]),
        .O(\m_axi_wdata[63]_0 [3]));
  LUT5 #(
    .INIT(32'h01FDFE02)) 
    current_word_adjusted_carry_i_6
       (.I0(\current_word_1_reg[5]_0 [2]),
        .I1(dout[8]),
        .I2(first_mi_word),
        .I3(\USE_WRITE.wr_cmd_first_word [2]),
        .I4(\USE_WRITE.wr_cmd_offset [2]),
        .O(\m_axi_wdata[63]_0 [2]));
  LUT5 #(
    .INIT(32'h01FDFE02)) 
    current_word_adjusted_carry_i_7
       (.I0(\current_word_1_reg[5]_0 [1]),
        .I1(dout[8]),
        .I2(first_mi_word),
        .I3(\USE_WRITE.wr_cmd_first_word [1]),
        .I4(\USE_WRITE.wr_cmd_offset [1]),
        .O(\m_axi_wdata[63]_0 [1]));
  LUT5 #(
    .INIT(32'h01FDFE02)) 
    current_word_adjusted_carry_i_8
       (.I0(\current_word_1_reg[5]_0 [0]),
        .I1(dout[8]),
        .I2(first_mi_word),
        .I3(\USE_WRITE.wr_cmd_first_word [0]),
        .I4(\USE_WRITE.wr_cmd_offset [0]),
        .O(\m_axi_wdata[63]_0 [0]));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "64" *) 
  (* C_AXIS_TDEST_WIDTH = "4" *) 
  (* C_AXIS_TID_WIDTH = "8" *) 
  (* C_AXIS_TKEEP_WIDTH = "4" *) 
  (* C_AXIS_TSTRB_WIDTH = "4" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "2" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "0" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "6" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "35" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "32" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "35" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "0" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "0" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "0" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "0" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "2" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "31" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "30" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "6" *) 
  (* C_RD_DEPTH = "32" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "5" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "3" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "6" *) 
  (* C_WR_DEPTH = "32" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "5" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__parameterized2__xdcDup__1 fifo_gen_inst
       (.almost_empty(NLW_fifo_gen_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_fifo_gen_inst_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_fifo_gen_inst_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_fifo_gen_inst_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_fifo_gen_inst_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(out),
        .data_count(NLW_fifo_gen_inst_data_count_UNCONNECTED[5:0]),
        .dbiterr(NLW_fifo_gen_inst_dbiterr_UNCONNECTED),
        .din({p_0_out[34],din[19:18],p_0_out[31:20],din[17:11],\S_AXI_ASIZE_Q_reg[1] ,din[10:0]}),
        .dout({dout[8],NLW_fifo_gen_inst_dout_UNCONNECTED[33],\USE_WRITE.wr_cmd_mirror ,\USE_WRITE.wr_cmd_first_word ,\USE_WRITE.wr_cmd_offset ,\USE_WRITE.wr_cmd_mask ,cmd_size_ii,dout[7:0],\USE_WRITE.wr_cmd_size }),
        .empty(first_word_reg),
        .full(full_0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED[3:0]),
        .m_axi_arlen(NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED[1:0]),
        .m_axi_arprot(NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED[3:0]),
        .m_axi_awlen(NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED[1:0]),
        .m_axi_awprot(NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_bready(NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED[3:0]),
        .m_axi_wlast(NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED[63:0]),
        .m_axis_tdest(NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED[3:0]),
        .m_axis_tid(NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED[7:0]),
        .m_axis_tkeep(NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED[3:0]),
        .m_axis_tlast(NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED[3:0]),
        .m_axis_tuser(NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_fifo_gen_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_fifo_gen_inst_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_fifo_gen_inst_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_fifo_gen_inst_rd_data_count_UNCONNECTED[5:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED),
        .rst(SR),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock({1'b0,1'b0}),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock({1'b0,1'b0}),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tkeep({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_fifo_gen_inst_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_fifo_gen_inst_underflow_UNCONNECTED),
        .valid(NLW_fifo_gen_inst_valid_UNCONNECTED),
        .wr_ack(NLW_fifo_gen_inst_wr_ack_UNCONNECTED),
        .wr_clk(1'b0),
        .wr_data_count(NLW_fifo_gen_inst_wr_data_count_UNCONNECTED[5:0]),
        .wr_en(cmd_push),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000004440404)) 
    fifo_gen_inst_i_10__0
       (.I0(\next_mi_addr_reg[9] ),
        .I1(\S_AXI_AADDR_Q_reg[5] [3]),
        .I2(\next_mi_addr_reg[9]_0 ),
        .I3(si_full_size_q),
        .I4(\split_addr_mask_q_reg[5] [0]),
        .I5(din[15]),
        .O(p_0_out[23]));
  LUT6 #(
    .INIT(64'h0000000004440404)) 
    fifo_gen_inst_i_11__0
       (.I0(\next_mi_addr_reg[9] ),
        .I1(\S_AXI_AADDR_Q_reg[5] [2]),
        .I2(\next_mi_addr_reg[9]_0 ),
        .I3(si_full_size_q),
        .I4(size_mask_q[2]),
        .I5(din[14]),
        .O(p_0_out[22]));
  LUT6 #(
    .INIT(64'h0000000004440404)) 
    fifo_gen_inst_i_12
       (.I0(\next_mi_addr_reg[9] ),
        .I1(\S_AXI_AADDR_Q_reg[5] [1]),
        .I2(\next_mi_addr_reg[9]_0 ),
        .I3(si_full_size_q),
        .I4(size_mask_q[1]),
        .I5(din[13]),
        .O(p_0_out[21]));
  LUT6 #(
    .INIT(64'h0000000004440404)) 
    fifo_gen_inst_i_13
       (.I0(\next_mi_addr_reg[9] ),
        .I1(\S_AXI_AADDR_Q_reg[5] [0]),
        .I2(\next_mi_addr_reg[9]_0 ),
        .I3(si_full_size_q),
        .I4(size_mask_q[0]),
        .I5(din[12]),
        .O(p_0_out[20]));
  LUT2 #(
    .INIT(4'h1)) 
    fifo_gen_inst_i_14
       (.I0(cmd_push_block),
        .I1(cmd_push_block_reg),
        .O(cmd_push));
  LUT6 #(
    .INIT(64'h00002F00FF00FF00)) 
    fifo_gen_inst_i_16
       (.I0(\split_addr_mask_q_reg[5] [2]),
        .I1(si_full_size_q),
        .I2(access_is_incr_q),
        .I3(\S_AXI_AADDR_Q_reg[5] [5]),
        .I4(access_is_wrap_q),
        .I5(split_ongoing),
        .O(fifo_gen_inst_i_16_n_0));
  LUT6 #(
    .INIT(64'h00002F00FF00FF00)) 
    fifo_gen_inst_i_17
       (.I0(\split_addr_mask_q_reg[5] [1]),
        .I1(si_full_size_q),
        .I2(access_is_incr_q),
        .I3(\S_AXI_AADDR_Q_reg[5] [4]),
        .I4(access_is_wrap_q),
        .I5(split_ongoing),
        .O(fifo_gen_inst_i_17_n_0));
  LUT6 #(
    .INIT(64'h00002F00FF00FF00)) 
    fifo_gen_inst_i_18
       (.I0(\split_addr_mask_q_reg[5] [0]),
        .I1(si_full_size_q),
        .I2(access_is_incr_q),
        .I3(\S_AXI_AADDR_Q_reg[5] [3]),
        .I4(access_is_wrap_q),
        .I5(split_ongoing),
        .O(fifo_gen_inst_i_18_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    fifo_gen_inst_i_19
       (.I0(access_is_wrap_q),
        .I1(split_ongoing),
        .O(\next_mi_addr_reg[9] ));
  LUT2 #(
    .INIT(4'h8)) 
    fifo_gen_inst_i_1__2
       (.I0(access_is_fix_q),
        .I1(din[18]),
        .O(p_0_out[34]));
  LUT2 #(
    .INIT(4'h8)) 
    fifo_gen_inst_i_20
       (.I0(access_is_incr_q),
        .I1(split_ongoing),
        .O(\next_mi_addr_reg[9]_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    fifo_gen_inst_i_2__2
       (.I0(fifo_gen_inst_i_16_n_0),
        .I1(\split_addr_mask_q_reg[31] ),
        .I2(din[17]),
        .O(p_0_out[31]));
  LUT3 #(
    .INIT(8'h80)) 
    fifo_gen_inst_i_3
       (.I0(fifo_gen_inst_i_17_n_0),
        .I1(din[16]),
        .I2(\split_addr_mask_q_reg[31] ),
        .O(p_0_out[30]));
  LUT3 #(
    .INIT(8'h80)) 
    fifo_gen_inst_i_4__1
       (.I0(fifo_gen_inst_i_18_n_0),
        .I1(din[15]),
        .I2(\split_addr_mask_q_reg[31] ),
        .O(p_0_out[29]));
  LUT6 #(
    .INIT(64'h0444000000000000)) 
    fifo_gen_inst_i_5__1
       (.I0(\next_mi_addr_reg[9] ),
        .I1(\S_AXI_AADDR_Q_reg[5] [2]),
        .I2(\next_mi_addr_reg[9]_0 ),
        .I3(si_full_size_q),
        .I4(size_mask_q[2]),
        .I5(din[14]),
        .O(p_0_out[28]));
  LUT2 #(
    .INIT(4'h1)) 
    fifo_gen_inst_i_6
       (.I0(cmd_b_push_block),
        .I1(cmd_push_block_reg),
        .O(wr_en));
  LUT6 #(
    .INIT(64'h0444000000000000)) 
    fifo_gen_inst_i_6__0
       (.I0(\next_mi_addr_reg[9] ),
        .I1(\S_AXI_AADDR_Q_reg[5] [1]),
        .I2(\next_mi_addr_reg[9]_0 ),
        .I3(si_full_size_q),
        .I4(size_mask_q[1]),
        .I5(din[13]),
        .O(p_0_out[27]));
  LUT6 #(
    .INIT(64'h0444000000000000)) 
    fifo_gen_inst_i_7__0
       (.I0(\next_mi_addr_reg[9] ),
        .I1(\S_AXI_AADDR_Q_reg[5] [0]),
        .I2(\next_mi_addr_reg[9]_0 ),
        .I3(si_full_size_q),
        .I4(size_mask_q[0]),
        .I5(din[12]),
        .O(p_0_out[26]));
  LUT6 #(
    .INIT(64'h0000000004440404)) 
    fifo_gen_inst_i_8__0
       (.I0(\next_mi_addr_reg[9] ),
        .I1(\S_AXI_AADDR_Q_reg[5] [5]),
        .I2(\next_mi_addr_reg[9]_0 ),
        .I3(si_full_size_q),
        .I4(\split_addr_mask_q_reg[5] [2]),
        .I5(din[17]),
        .O(p_0_out[25]));
  LUT6 #(
    .INIT(64'h0000000004440404)) 
    fifo_gen_inst_i_9__0
       (.I0(\next_mi_addr_reg[9] ),
        .I1(\S_AXI_AADDR_Q_reg[5] [4]),
        .I2(\next_mi_addr_reg[9]_0 ),
        .I3(si_full_size_q),
        .I4(\split_addr_mask_q_reg[5] [1]),
        .I5(din[16]),
        .O(p_0_out[24]));
  LUT4 #(
    .INIT(16'hFE10)) 
    \queue_id[0]_i_1__0 
       (.I0(cmd_push_block),
        .I1(cmd_push_block_reg),
        .I2(S_AXI_AID_Q),
        .I3(s_axi_bid),
        .O(\queue_id_reg[0] ));
  LUT2 #(
    .INIT(4'h7)) 
    \queue_id[0]_i_2 
       (.I0(command_ongoing),
        .I1(\queue_id[0]_i_3_n_0 ),
        .O(cmd_push_block_reg));
  LUT6 #(
    .INIT(64'hABABABAAABAAABAB)) 
    \queue_id[0]_i_3 
       (.I0(cmd_push_block),
        .I1(full_0),
        .I2(full),
        .I3(cmd_b_empty),
        .I4(s_axi_bid),
        .I5(S_AXI_AID_Q),
        .O(\queue_id[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAA8AAA8AAAA)) 
    s_axi_wready_INST_0
       (.I0(E),
        .I1(\gen_downsizer.gen_cascaded_downsizer.wlast_i ),
        .I2(\USE_WRITE.wr_cmd_mirror ),
        .I3(dout[8]),
        .I4(s_axi_wready_INST_0_i_3_n_0),
        .I5(s_axi_wready_INST_0_i_4_n_0),
        .O(s_axi_wready));
  LUT4 #(
    .INIT(16'h0020)) 
    s_axi_wready_INST_0_i_1
       (.I0(m_axi_wready),
        .I1(first_word_reg),
        .I2(s_axi_wvalid),
        .I3(empty_fwft_i_reg),
        .O(E));
  LUT6 #(
    .INIT(64'hAAA8A8A8AAA88888)) 
    s_axi_wready_INST_0_i_3
       (.I0(\USE_WRITE.wr_cmd_size [2]),
        .I1(\current_word_1_reg[5] [3]),
        .I2(\USE_WRITE.wr_cmd_size [1]),
        .I3(\USE_WRITE.wr_cmd_size [0]),
        .I4(\current_word_1_reg[5] [4]),
        .I5(\current_word_1_reg[5] [5]),
        .O(s_axi_wready_INST_0_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEA0EEEEEEA0)) 
    s_axi_wready_INST_0_i_4
       (.I0(\current_word_1_reg[5] [0]),
        .I1(\current_word_1_reg[5] [1]),
        .I2(\USE_WRITE.wr_cmd_size [0]),
        .I3(\USE_WRITE.wr_cmd_size [1]),
        .I4(\USE_WRITE.wr_cmd_size [2]),
        .I5(\current_word_1_reg[5] [2]),
        .O(s_axi_wready_INST_0_i_4_n_0));
endmodule

(* ORIG_REF_NAME = "axi_data_fifo_v2_1_16_fifo_gen" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_data_fifo_v2_1_16_fifo_gen__xdcDup__1
   (dout,
    full,
    empty,
    m_axi_awlen,
    E,
    cmd_b_push_block_reg,
    wr_en,
    m_axi_wvalid,
    out,
    s_axi_aresetn,
    rd_en,
    m_axi_awready,
    ram_full_i_reg,
    cmd_push_block,
    command_ongoing,
    cmd_b_push_block,
    SR,
    s_axi_wvalid,
    empty_fwft_i_reg,
    Q,
    \pushed_commands_reg[3] ,
    need_to_split_q);
  output [3:0]dout;
  output full;
  output empty;
  output [3:0]m_axi_awlen;
  output [0:0]E;
  output cmd_b_push_block_reg;
  output wr_en;
  output m_axi_wvalid;
  input out;
  input s_axi_aresetn;
  input rd_en;
  input m_axi_awready;
  input ram_full_i_reg;
  input cmd_push_block;
  input command_ongoing;
  input cmd_b_push_block;
  input [0:0]SR;
  input s_axi_wvalid;
  input empty_fwft_i_reg;
  input [3:0]Q;
  input [3:0]\pushed_commands_reg[3] ;
  input need_to_split_q;

  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire cmd_b_push_block;
  wire cmd_b_push_block_reg;
  wire cmd_push;
  wire cmd_push_block;
  wire command_ongoing;
  wire [3:0]dout;
  wire empty;
  wire empty_fwft_i_reg;
  wire full;
  wire [3:0]m_axi_awlen;
  wire m_axi_awready;
  wire m_axi_wvalid;
  wire need_to_split_q;
  wire out;
  wire [3:0]\pushed_commands_reg[3] ;
  wire ram_full_i_reg;
  wire rd_en;
  wire s_axi_aresetn;
  wire s_axi_wvalid;
  wire wr_en;
  wire NLW_fifo_gen_inst_almost_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_almost_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED;
  wire NLW_fifo_gen_inst_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_valid_UNCONNECTED;
  wire NLW_fifo_gen_inst_wr_ack_UNCONNECTED;
  wire NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED;
  wire [5:0]NLW_fifo_gen_inst_data_count_UNCONNECTED;
  wire [4:4]NLW_fifo_gen_inst_dout_UNCONNECTED;
  wire [31:0]NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED;
  wire [63:0]NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED;
  wire [7:0]NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED;
  wire [5:0]NLW_fifo_gen_inst_rd_data_count_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED;
  wire [5:0]NLW_fifo_gen_inst_wr_data_count_UNCONNECTED;

  LUT6 #(
    .INIT(64'h00000000FFABAAAA)) 
    cmd_b_push_block_i_1
       (.I0(cmd_b_push_block),
        .I1(full),
        .I2(ram_full_i_reg),
        .I3(cmd_push_block),
        .I4(command_ongoing),
        .I5(SR),
        .O(cmd_b_push_block_reg));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "64" *) 
  (* C_AXIS_TDEST_WIDTH = "4" *) 
  (* C_AXIS_TID_WIDTH = "8" *) 
  (* C_AXIS_TKEEP_WIDTH = "4" *) 
  (* C_AXIS_TSTRB_WIDTH = "4" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "2" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "0" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "6" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "5" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "32" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "5" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "0" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "0" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "0" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "0" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "2" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "31" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "30" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "6" *) 
  (* C_RD_DEPTH = "32" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "5" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "3" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "6" *) 
  (* C_WR_DEPTH = "32" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "5" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__xdcDup__1 fifo_gen_inst
       (.almost_empty(NLW_fifo_gen_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_fifo_gen_inst_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_fifo_gen_inst_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_fifo_gen_inst_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_fifo_gen_inst_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(out),
        .data_count(NLW_fifo_gen_inst_data_count_UNCONNECTED[5:0]),
        .dbiterr(NLW_fifo_gen_inst_dbiterr_UNCONNECTED),
        .din({1'b0,m_axi_awlen}),
        .dout({NLW_fifo_gen_inst_dout_UNCONNECTED[4],dout}),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED[3:0]),
        .m_axi_arlen(NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED[1:0]),
        .m_axi_arprot(NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED[3:0]),
        .m_axi_awlen(NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED[1:0]),
        .m_axi_awprot(NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_bready(NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED[3:0]),
        .m_axi_wlast(NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED[63:0]),
        .m_axis_tdest(NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED[3:0]),
        .m_axis_tid(NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED[7:0]),
        .m_axis_tkeep(NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED[3:0]),
        .m_axis_tlast(NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED[3:0]),
        .m_axis_tuser(NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_fifo_gen_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_fifo_gen_inst_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_fifo_gen_inst_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_fifo_gen_inst_rd_data_count_UNCONNECTED[5:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED),
        .rst(s_axi_aresetn),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock({1'b0,1'b0}),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock({1'b0,1'b0}),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tkeep({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_fifo_gen_inst_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_fifo_gen_inst_underflow_UNCONNECTED),
        .valid(NLW_fifo_gen_inst_valid_UNCONNECTED),
        .wr_ack(NLW_fifo_gen_inst_wr_ack_UNCONNECTED),
        .wr_clk(1'b0),
        .wr_data_count(NLW_fifo_gen_inst_wr_data_count_UNCONNECTED[5:0]),
        .wr_en(cmd_push),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    fifo_gen_inst_i_1
       (.I0(full),
        .I1(ram_full_i_reg),
        .I2(command_ongoing),
        .I3(cmd_push_block),
        .O(cmd_push));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h0000F100)) 
    fifo_gen_inst_i_2
       (.I0(full),
        .I1(ram_full_i_reg),
        .I2(cmd_push_block),
        .I3(command_ongoing),
        .I4(cmd_b_push_block),
        .O(wr_en));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \m_axi_awlen[0]_INST_0 
       (.I0(Q[0]),
        .I1(\pushed_commands_reg[3] [1]),
        .I2(\pushed_commands_reg[3] [0]),
        .I3(\pushed_commands_reg[3] [3]),
        .I4(\pushed_commands_reg[3] [2]),
        .I5(need_to_split_q),
        .O(m_axi_awlen[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \m_axi_awlen[1]_INST_0 
       (.I0(Q[1]),
        .I1(\pushed_commands_reg[3] [1]),
        .I2(\pushed_commands_reg[3] [0]),
        .I3(\pushed_commands_reg[3] [3]),
        .I4(\pushed_commands_reg[3] [2]),
        .I5(need_to_split_q),
        .O(m_axi_awlen[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \m_axi_awlen[2]_INST_0 
       (.I0(Q[2]),
        .I1(\pushed_commands_reg[3] [1]),
        .I2(\pushed_commands_reg[3] [0]),
        .I3(\pushed_commands_reg[3] [3]),
        .I4(\pushed_commands_reg[3] [2]),
        .I5(need_to_split_q),
        .O(m_axi_awlen[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \m_axi_awlen[3]_INST_0 
       (.I0(Q[3]),
        .I1(\pushed_commands_reg[3] [1]),
        .I2(\pushed_commands_reg[3] [0]),
        .I3(\pushed_commands_reg[3] [3]),
        .I4(\pushed_commands_reg[3] [2]),
        .I5(need_to_split_q),
        .O(m_axi_awlen[3]));
  LUT3 #(
    .INIT(8'h04)) 
    m_axi_wvalid_INST_0
       (.I0(empty),
        .I1(s_axi_wvalid),
        .I2(empty_fwft_i_reg),
        .O(m_axi_wvalid));
  LUT5 #(
    .INIT(32'hAA020000)) 
    split_ongoing_i_1
       (.I0(m_axi_awready),
        .I1(full),
        .I2(ram_full_i_reg),
        .I3(cmd_push_block),
        .I4(command_ongoing),
        .O(E));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dwidth_converter_v2_1_17_a_downsizer
   (dout,
    empty,
    SR,
    \current_word_1_reg[3] ,
    first_word_reg,
    din,
    s_axi_awready,
    \areset_d_reg[1] ,
    s_axi_bid,
    cmd_push_block_reg_0,
    s_axi_wready,
    E,
    incr_need_to_split,
    access_is_incr,
    D,
    \gen_downsizer.gen_cascaded_downsizer.awlock_i ,
    \S_AXI_AADDR_Q_reg[31]_0 ,
    \first_step_q_reg[11] ,
    \addr_step_q_reg[11] ,
    \size_mask_q_reg[6] ,
    size_mask,
    \current_word_1_reg[5] ,
    DI,
    \m_axi_wdata[63] ,
    S,
    \m_axi_wdata[63]_0 ,
    \S_AXI_ACACHE_Q_reg[3]_0 ,
    \S_AXI_APROT_Q_reg[2]_0 ,
    \S_AXI_AQOS_Q_reg[3]_0 ,
    out,
    \USE_WRITE.wr_cmd_b_ready ,
    rd_en,
    S_AXI_AREADY_I_reg_0,
    s_axi_awid,
    s_axi_awlock,
    s_axi_aresetn,
    \gen_downsizer.gen_cascaded_downsizer.wlast_i ,
    m_axi_wready,
    s_axi_wvalid,
    empty_fwft_i_reg,
    s_axi_awburst,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awaddr,
    first_mi_word,
    Q,
    first_word_reg_0,
    areset_d_2,
    s_axi_awvalid,
    \gen_downsizer.gen_cascaded_downsizer.awready_i ,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos);
  output [8:0]dout;
  output empty;
  output [0:0]SR;
  output [8:0]\current_word_1_reg[3] ;
  output first_word_reg;
  output [10:0]din;
  output s_axi_awready;
  output \areset_d_reg[1] ;
  output [0:0]s_axi_bid;
  output cmd_push_block_reg_0;
  output s_axi_wready;
  output [0:0]E;
  output incr_need_to_split;
  output access_is_incr;
  output [1:0]D;
  output \gen_downsizer.gen_cascaded_downsizer.awlock_i ;
  output [31:0]\S_AXI_AADDR_Q_reg[31]_0 ;
  output [11:0]\first_step_q_reg[11] ;
  output [6:0]\addr_step_q_reg[11] ;
  output [5:0]\size_mask_q_reg[6] ;
  output [0:0]size_mask;
  output [5:0]\current_word_1_reg[5] ;
  output [3:0]DI;
  output [0:0]\m_axi_wdata[63] ;
  output [1:0]S;
  output [3:0]\m_axi_wdata[63]_0 ;
  output [3:0]\S_AXI_ACACHE_Q_reg[3]_0 ;
  output [2:0]\S_AXI_APROT_Q_reg[2]_0 ;
  output [3:0]\S_AXI_AQOS_Q_reg[3]_0 ;
  input out;
  input \USE_WRITE.wr_cmd_b_ready ;
  input rd_en;
  input [0:0]S_AXI_AREADY_I_reg_0;
  input [0:0]s_axi_awid;
  input [0:0]s_axi_awlock;
  input s_axi_aresetn;
  input \gen_downsizer.gen_cascaded_downsizer.wlast_i ;
  input m_axi_wready;
  input s_axi_wvalid;
  input empty_fwft_i_reg;
  input [1:0]s_axi_awburst;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [31:0]s_axi_awaddr;
  input first_mi_word;
  input [5:0]Q;
  input first_word_reg_0;
  input [0:0]areset_d_2;
  input s_axi_awvalid;
  input \gen_downsizer.gen_cascaded_downsizer.awready_i ;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;

  wire [1:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [5:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [31:0]\S_AXI_AADDR_Q_reg[31]_0 ;
  wire \S_AXI_AADDR_Q_reg_n_0_[0] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[10] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[11] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[12] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[13] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[14] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[15] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[16] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[17] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[18] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[19] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[1] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[20] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[21] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[22] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[23] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[24] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[25] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[26] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[27] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[28] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[29] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[2] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[30] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[31] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[3] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[4] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[5] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[6] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[7] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[8] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[9] ;
  wire [1:0]S_AXI_ABURST_Q;
  wire [3:0]\S_AXI_ACACHE_Q_reg[3]_0 ;
  wire S_AXI_AID_Q;
  wire \S_AXI_ALEN_Q_reg_n_0_[4] ;
  wire \S_AXI_ALEN_Q_reg_n_0_[5] ;
  wire \S_AXI_ALEN_Q_reg_n_0_[6] ;
  wire \S_AXI_ALEN_Q_reg_n_0_[7] ;
  wire [0:0]S_AXI_ALOCK_Q;
  wire [2:0]\S_AXI_APROT_Q_reg[2]_0 ;
  wire [3:0]\S_AXI_AQOS_Q_reg[3]_0 ;
  wire [0:0]S_AXI_AREADY_I_reg_0;
  wire [2:0]S_AXI_ASIZE_Q;
  wire \USE_B_CHANNEL.cmd_b_depth[0]_i_1_n_0 ;
  wire [5:0]\USE_B_CHANNEL.cmd_b_depth_reg__0 ;
  wire \USE_B_CHANNEL.cmd_b_empty_i_i_2_n_0 ;
  wire \USE_B_CHANNEL.cmd_b_queue_n_13 ;
  wire \USE_B_CHANNEL.cmd_b_queue_n_14 ;
  wire \USE_B_CHANNEL.cmd_b_queue_n_15 ;
  wire \USE_B_CHANNEL.cmd_b_queue_n_16 ;
  wire \USE_WRITE.wr_cmd_b_ready ;
  wire access_fit_mi_side;
  wire access_fit_mi_side_q;
  wire access_is_fix;
  wire access_is_fix_q;
  wire access_is_incr;
  wire access_is_incr_1;
  wire access_is_incr_q;
  wire access_is_wrap;
  wire access_is_wrap_q;
  wire [6:0]\addr_step_q_reg[11] ;
  wire [0:0]areset_d_2;
  wire \areset_d_reg[1] ;
  wire cmd_b_empty;
  wire cmd_b_push;
  wire cmd_b_push_block;
  wire cmd_length_i_carry__0_i_10_n_0;
  wire cmd_length_i_carry__0_i_11_n_0;
  wire cmd_length_i_carry__0_i_1_n_0;
  wire cmd_length_i_carry__0_i_2_n_0;
  wire cmd_length_i_carry__0_i_3_n_0;
  wire cmd_length_i_carry__0_i_4_n_0;
  wire cmd_length_i_carry__0_i_5_n_0;
  wire cmd_length_i_carry__0_i_6_n_0;
  wire cmd_length_i_carry__0_i_7_n_0;
  wire cmd_length_i_carry__0_i_8_n_0;
  wire cmd_length_i_carry__0_i_9_n_0;
  wire cmd_length_i_carry__0_n_1;
  wire cmd_length_i_carry__0_n_2;
  wire cmd_length_i_carry__0_n_3;
  wire cmd_length_i_carry_i_10_n_0;
  wire cmd_length_i_carry_i_11_n_0;
  wire cmd_length_i_carry_i_12_n_0;
  wire cmd_length_i_carry_i_13_n_0;
  wire cmd_length_i_carry_i_14_n_0;
  wire cmd_length_i_carry_i_1_n_0;
  wire cmd_length_i_carry_i_2_n_0;
  wire cmd_length_i_carry_i_3_n_0;
  wire cmd_length_i_carry_i_4_n_0;
  wire cmd_length_i_carry_i_5_n_0;
  wire cmd_length_i_carry_i_6_n_0;
  wire cmd_length_i_carry_i_7_n_0;
  wire cmd_length_i_carry_i_8_n_0;
  wire cmd_length_i_carry_i_9_n_0;
  wire cmd_length_i_carry_n_0;
  wire cmd_length_i_carry_n_1;
  wire cmd_length_i_carry_n_2;
  wire cmd_length_i_carry_n_3;
  wire [5:3]cmd_mask_i;
  wire cmd_mask_q;
  wire \cmd_mask_q[0]_i_1_n_0 ;
  wire \cmd_mask_q[1]_i_1_n_0 ;
  wire \cmd_mask_q[2]_i_1_n_0 ;
  wire \cmd_mask_q[3]_i_1_n_0 ;
  wire \cmd_mask_q[4]_i_1_n_0 ;
  wire \cmd_mask_q[5]_i_1_n_0 ;
  wire \cmd_mask_q_reg_n_0_[0] ;
  wire \cmd_mask_q_reg_n_0_[1] ;
  wire \cmd_mask_q_reg_n_0_[2] ;
  wire \cmd_mask_q_reg_n_0_[3] ;
  wire \cmd_mask_q_reg_n_0_[4] ;
  wire \cmd_mask_q_reg_n_0_[5] ;
  wire cmd_push_block;
  wire cmd_push_block_reg_0;
  wire cmd_queue_n_12;
  wire cmd_queue_n_13;
  wire cmd_queue_n_14;
  wire cmd_queue_n_15;
  wire cmd_queue_n_16;
  wire cmd_queue_n_21;
  wire cmd_queue_n_22;
  wire cmd_queue_n_40;
  wire cmd_queue_n_41;
  wire cmd_queue_n_42;
  wire cmd_queue_n_43;
  wire cmd_queue_n_44;
  wire cmd_queue_n_45;
  wire cmd_queue_n_46;
  wire cmd_split_i;
  wire command_ongoing;
  wire [8:0]\current_word_1_reg[3] ;
  wire [5:0]\current_word_1_reg[5] ;
  wire [10:0]din;
  wire [8:0]dout;
  wire [7:0]downsized_len_q;
  wire \downsized_len_q[0]_i_1_n_0 ;
  wire \downsized_len_q[1]_i_1_n_0 ;
  wire \downsized_len_q[2]_i_1_n_0 ;
  wire \downsized_len_q[3]_i_1_n_0 ;
  wire \downsized_len_q[4]_i_1_n_0 ;
  wire \downsized_len_q[5]_i_1_n_0 ;
  wire \downsized_len_q[6]_i_1_n_0 ;
  wire \downsized_len_q[7]_i_1_n_0 ;
  wire empty;
  wire empty_fwft_i_reg;
  wire first_mi_word;
  wire \first_step_q[11]_i_2_n_0 ;
  wire \first_step_q[11]_i_3_n_0 ;
  wire \first_step_q[5]_i_2_n_0 ;
  wire \first_step_q[6]_i_2_n_0 ;
  wire \first_step_q[6]_i_3_n_0 ;
  wire \first_step_q[7]_i_2_n_0 ;
  wire \first_step_q[7]_i_3_n_0 ;
  wire \first_step_q[8]_i_2_n_0 ;
  wire \first_step_q[9]_i_2_n_0 ;
  wire [11:0]\first_step_q_reg[11] ;
  wire first_word_reg;
  wire first_word_reg_0;
  wire [2:1]fix_len;
  wire [3:0]fix_len_q;
  wire \fix_len_q[3]_i_1_n_0 ;
  wire fix_need_to_split_q;
  wire fix_need_to_split_q_i_1_n_0;
  wire \gen_downsizer.gen_cascaded_downsizer.awlock_i ;
  wire \gen_downsizer.gen_cascaded_downsizer.awready_i ;
  wire \gen_downsizer.gen_cascaded_downsizer.wlast_i ;
  wire incr_need_to_split;
  wire incr_need_to_split_0;
  wire incr_need_to_split_q;
  wire \inst/full ;
  wire last_incr_split0;
  wire last_incr_split0_carry_n_2;
  wire last_incr_split0_carry_n_3;
  wire legal_wrap_len_q;
  wire legal_wrap_len_q_i_1_n_0;
  wire legal_wrap_len_q_i_2_n_0;
  wire legal_wrap_len_q_i_3_n_0;
  wire [0:0]\m_axi_wdata[63] ;
  wire [3:0]\m_axi_wdata[63]_0 ;
  wire m_axi_wready;
  wire [14:0]masked_addr;
  wire [31:0]masked_addr_q;
  wire \masked_addr_q[10]_i_2_n_0 ;
  wire \masked_addr_q[6]_i_2_n_0 ;
  wire \masked_addr_q[7]_i_2_n_0 ;
  wire \masked_addr_q[7]_i_3_n_0 ;
  wire \masked_addr_q[8]_i_2_n_0 ;
  wire \masked_addr_q[8]_i_3_n_0 ;
  wire \masked_addr_q[9]_i_2_n_0 ;
  wire [31:3]next_mi_addr;
  wire next_mi_addr0_carry__0_i_1_n_0;
  wire next_mi_addr0_carry__0_i_2_n_0;
  wire next_mi_addr0_carry__0_i_3_n_0;
  wire next_mi_addr0_carry__0_i_4_n_0;
  wire next_mi_addr0_carry__0_n_0;
  wire next_mi_addr0_carry__0_n_1;
  wire next_mi_addr0_carry__0_n_2;
  wire next_mi_addr0_carry__0_n_3;
  wire next_mi_addr0_carry__0_n_4;
  wire next_mi_addr0_carry__0_n_5;
  wire next_mi_addr0_carry__0_n_6;
  wire next_mi_addr0_carry__0_n_7;
  wire next_mi_addr0_carry__1_i_1_n_0;
  wire next_mi_addr0_carry__1_i_2_n_0;
  wire next_mi_addr0_carry__1_i_3_n_0;
  wire next_mi_addr0_carry__1_i_4_n_0;
  wire next_mi_addr0_carry__1_n_0;
  wire next_mi_addr0_carry__1_n_1;
  wire next_mi_addr0_carry__1_n_2;
  wire next_mi_addr0_carry__1_n_3;
  wire next_mi_addr0_carry__1_n_4;
  wire next_mi_addr0_carry__1_n_5;
  wire next_mi_addr0_carry__1_n_6;
  wire next_mi_addr0_carry__1_n_7;
  wire next_mi_addr0_carry__2_i_1_n_0;
  wire next_mi_addr0_carry__2_i_2_n_0;
  wire next_mi_addr0_carry__2_i_3_n_0;
  wire next_mi_addr0_carry__2_i_4_n_0;
  wire next_mi_addr0_carry__2_n_0;
  wire next_mi_addr0_carry__2_n_1;
  wire next_mi_addr0_carry__2_n_2;
  wire next_mi_addr0_carry__2_n_3;
  wire next_mi_addr0_carry__2_n_4;
  wire next_mi_addr0_carry__2_n_5;
  wire next_mi_addr0_carry__2_n_6;
  wire next_mi_addr0_carry__2_n_7;
  wire next_mi_addr0_carry__3_i_1_n_0;
  wire next_mi_addr0_carry__3_i_2_n_0;
  wire next_mi_addr0_carry__3_i_3_n_0;
  wire next_mi_addr0_carry__3_i_4_n_0;
  wire next_mi_addr0_carry__3_n_0;
  wire next_mi_addr0_carry__3_n_1;
  wire next_mi_addr0_carry__3_n_2;
  wire next_mi_addr0_carry__3_n_3;
  wire next_mi_addr0_carry__3_n_4;
  wire next_mi_addr0_carry__3_n_5;
  wire next_mi_addr0_carry__3_n_6;
  wire next_mi_addr0_carry__3_n_7;
  wire next_mi_addr0_carry__4_i_1_n_0;
  wire next_mi_addr0_carry__4_i_2_n_0;
  wire next_mi_addr0_carry__4_n_3;
  wire next_mi_addr0_carry__4_n_6;
  wire next_mi_addr0_carry__4_n_7;
  wire next_mi_addr0_carry_i_1_n_0;
  wire next_mi_addr0_carry_i_2_n_0;
  wire next_mi_addr0_carry_i_3_n_0;
  wire next_mi_addr0_carry_i_4_n_0;
  wire next_mi_addr0_carry_i_5_n_0;
  wire next_mi_addr0_carry_n_0;
  wire next_mi_addr0_carry_n_1;
  wire next_mi_addr0_carry_n_2;
  wire next_mi_addr0_carry_n_3;
  wire next_mi_addr0_carry_n_4;
  wire next_mi_addr0_carry_n_5;
  wire next_mi_addr0_carry_n_6;
  wire next_mi_addr0_carry_n_7;
  wire \next_mi_addr[7]_i_1_n_0 ;
  wire \next_mi_addr[8]_i_1_n_0 ;
  wire \next_mi_addr[9]_i_1_n_0 ;
  wire [3:2]num_transactions;
  wire \num_transactions_q[0]_i_1_n_0 ;
  wire \num_transactions_q[0]_i_2_n_0 ;
  wire \num_transactions_q[1]_i_1_n_0 ;
  wire \num_transactions_q_reg_n_0_[0] ;
  wire \num_transactions_q_reg_n_0_[1] ;
  wire \num_transactions_q_reg_n_0_[2] ;
  wire \num_transactions_q_reg_n_0_[3] ;
  wire out;
  wire [7:1]p_0_in;
  wire [3:0]p_0_in_3;
  wire [6:3]pre_mi_addr;
  wire \pushed_commands[0]_i_1__1_n_0 ;
  wire \pushed_commands[7]_i_1_n_0 ;
  wire \pushed_commands[7]_i_3_n_0 ;
  wire [7:0]pushed_commands_reg__0;
  wire rd_en;
  wire s_axi_aresetn;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awcache;
  wire [0:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [0:0]s_axi_awlock;
  wire [2:0]s_axi_awprot;
  wire [3:0]s_axi_awqos;
  wire s_axi_awready;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire [0:0]s_axi_bid;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire si_full_size;
  wire si_full_size_q;
  wire [0:0]size_mask;
  wire [1:0]size_mask_2;
  wire [2:0]size_mask_q;
  wire \size_mask_q[2]_i_1__1_n_0 ;
  wire [5:0]\size_mask_q_reg[6] ;
  wire [6:4]split_addr_mask;
  wire \split_addr_mask_q_reg_n_0_[31] ;
  wire \split_addr_mask_q_reg_n_0_[3] ;
  wire \split_addr_mask_q_reg_n_0_[4] ;
  wire \split_addr_mask_q_reg_n_0_[5] ;
  wire \split_addr_mask_q_reg_n_0_[6] ;
  wire split_ongoing;
  wire [3:0]unalignment_addr;
  wire [3:0]unalignment_addr_q;
  wire wrap_need_to_split;
  wire wrap_need_to_split_q;
  wire wrap_need_to_split_q_i_2_n_0;
  wire wrap_need_to_split_q_i_3_n_0;
  wire wrap_need_to_split_q_i_4_n_0;
  wire [7:0]wrap_rest_len;
  wire [7:0]wrap_rest_len0;
  wire \wrap_rest_len[1]_i_1_n_0 ;
  wire \wrap_rest_len[7]_i_2_n_0 ;
  wire [7:0]wrap_unaligned_len;
  wire [7:0]wrap_unaligned_len_q;
  wire [3:3]NLW_cmd_length_i_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_last_incr_split0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_last_incr_split0_carry_O_UNCONNECTED;
  wire [3:1]NLW_next_mi_addr0_carry__4_CO_UNCONNECTED;
  wire [3:2]NLW_next_mi_addr0_carry__4_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h00AAE2AA)) 
    \S_AXI_AADDR_Q[0]_i_1 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[0] ),
        .I1(access_is_wrap_q),
        .I2(masked_addr_q[0]),
        .I3(split_ongoing),
        .I4(access_is_incr_q),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[10]_i_1 
       (.I0(next_mi_addr[10]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[10]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[10] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [10]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[11]_i_1 
       (.I0(next_mi_addr[11]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[11]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[11] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [11]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[12]_i_1 
       (.I0(next_mi_addr[12]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[12]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[12] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [12]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[13]_i_1 
       (.I0(next_mi_addr[13]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[13]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[13] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [13]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[14]_i_1 
       (.I0(next_mi_addr[14]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[14]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[14] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [14]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[15]_i_1 
       (.I0(next_mi_addr[15]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[15]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[15] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [15]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[16]_i_1 
       (.I0(next_mi_addr[16]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[16]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[16] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [16]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[17]_i_1 
       (.I0(next_mi_addr[17]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[17]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[17] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [17]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[18]_i_1 
       (.I0(next_mi_addr[18]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[18]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[18] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [18]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[19]_i_1 
       (.I0(next_mi_addr[19]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[19]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[19] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [19]));
  LUT5 #(
    .INIT(32'h00AAE2AA)) 
    \S_AXI_AADDR_Q[1]_i_1 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[1] ),
        .I1(access_is_wrap_q),
        .I2(masked_addr_q[1]),
        .I3(split_ongoing),
        .I4(access_is_incr_q),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[20]_i_1 
       (.I0(next_mi_addr[20]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[20]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[20] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [20]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[21]_i_1 
       (.I0(next_mi_addr[21]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[21]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[21] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [21]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[22]_i_1 
       (.I0(next_mi_addr[22]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[22]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[22] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [22]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[23]_i_1 
       (.I0(next_mi_addr[23]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[23]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[23] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [23]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[24]_i_1 
       (.I0(next_mi_addr[24]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[24]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[24] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [24]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[25]_i_1 
       (.I0(next_mi_addr[25]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[25]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[25] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [25]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[26]_i_1 
       (.I0(next_mi_addr[26]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[26]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[26] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [26]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[27]_i_1 
       (.I0(next_mi_addr[27]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[27]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[27] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [27]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[28]_i_1 
       (.I0(next_mi_addr[28]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[28]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[28] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [28]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[29]_i_1 
       (.I0(next_mi_addr[29]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[29]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[29] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [29]));
  LUT5 #(
    .INIT(32'h00AAE2AA)) 
    \S_AXI_AADDR_Q[2]_i_1 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[2] ),
        .I1(access_is_wrap_q),
        .I2(masked_addr_q[2]),
        .I3(split_ongoing),
        .I4(access_is_incr_q),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[30]_i_1 
       (.I0(next_mi_addr[30]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[30]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[30] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [30]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[31]_i_1 
       (.I0(next_mi_addr[31]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[31]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[31] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [31]));
  LUT6 #(
    .INIT(64'hBFB0BF808F80BF80)) 
    \S_AXI_AADDR_Q[3]_i_1 
       (.I0(next_mi_addr[3]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(\S_AXI_AADDR_Q_reg_n_0_[3] ),
        .I4(access_is_wrap_q),
        .I5(masked_addr_q[3]),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [3]));
  LUT6 #(
    .INIT(64'hFF00E2E2AAAAAAAA)) 
    \S_AXI_AADDR_Q[4]_i_1 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[4] ),
        .I1(access_is_wrap_q),
        .I2(masked_addr_q[4]),
        .I3(next_mi_addr[4]),
        .I4(access_is_incr_q),
        .I5(split_ongoing),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [4]));
  LUT6 #(
    .INIT(64'hFF00E2E2AAAAAAAA)) 
    \S_AXI_AADDR_Q[5]_i_1 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[5] ),
        .I1(access_is_wrap_q),
        .I2(masked_addr_q[5]),
        .I3(next_mi_addr[5]),
        .I4(access_is_incr_q),
        .I5(split_ongoing),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [5]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[6]_i_1 
       (.I0(next_mi_addr[6]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[6]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[6] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [6]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[7]_i_1 
       (.I0(next_mi_addr[7]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[7]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[7] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [7]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[8]_i_1 
       (.I0(next_mi_addr[8]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[8]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[8] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [8]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[9]_i_1 
       (.I0(next_mi_addr[9]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[9]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[9] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [9]));
  FDRE \S_AXI_AADDR_Q_reg[0] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[0]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[10] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[10]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[11] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[11]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[12] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[12]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[13] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[13]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[14] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[14]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[15] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[15]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[16] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[16]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[17] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[17]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[18] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[18]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[19] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[19]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[1] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[1]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[20] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[20]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[21] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[21]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[22] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[22]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[23] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[23]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[24] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[24]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[25] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[25]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[26] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[26]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[27] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[27]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[28] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[28]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[29] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[29]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[2] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[2]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[30] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[30]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[31] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[31]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[3] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[3]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[4] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[4]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[5] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[5]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[6] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[6]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[7] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[7]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[8] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[8]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[9] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[9]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF00F2)) 
    \S_AXI_ABURST_Q[0]_i_1 
       (.I0(access_is_wrap_q),
        .I1(legal_wrap_len_q),
        .I2(access_is_fix_q),
        .I3(access_fit_mi_side_q),
        .I4(S_AXI_ABURST_Q[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h8A888A8A)) 
    \S_AXI_ABURST_Q[1]_i_1 
       (.I0(S_AXI_ABURST_Q[1]),
        .I1(access_fit_mi_side_q),
        .I2(access_is_fix_q),
        .I3(legal_wrap_len_q),
        .I4(access_is_wrap_q),
        .O(D[1]));
  FDRE \S_AXI_ABURST_Q_reg[0] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awburst[0]),
        .Q(S_AXI_ABURST_Q[0]),
        .R(1'b0));
  FDRE \S_AXI_ABURST_Q_reg[1] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awburst[1]),
        .Q(S_AXI_ABURST_Q[1]),
        .R(1'b0));
  FDRE \S_AXI_ACACHE_Q_reg[0] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awcache[0]),
        .Q(\S_AXI_ACACHE_Q_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \S_AXI_ACACHE_Q_reg[1] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awcache[1]),
        .Q(\S_AXI_ACACHE_Q_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \S_AXI_ACACHE_Q_reg[2] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awcache[2]),
        .Q(\S_AXI_ACACHE_Q_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \S_AXI_ACACHE_Q_reg[3] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awcache[3]),
        .Q(\S_AXI_ACACHE_Q_reg[3]_0 [3]),
        .R(1'b0));
  FDRE \S_AXI_AID_Q_reg[0] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awid),
        .Q(S_AXI_AID_Q),
        .R(1'b0));
  FDRE \S_AXI_ALEN_Q_reg[0] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awlen[0]),
        .Q(p_0_in_3[0]),
        .R(1'b0));
  FDRE \S_AXI_ALEN_Q_reg[1] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awlen[1]),
        .Q(p_0_in_3[1]),
        .R(1'b0));
  FDRE \S_AXI_ALEN_Q_reg[2] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awlen[2]),
        .Q(p_0_in_3[2]),
        .R(1'b0));
  FDRE \S_AXI_ALEN_Q_reg[3] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awlen[3]),
        .Q(p_0_in_3[3]),
        .R(1'b0));
  FDRE \S_AXI_ALEN_Q_reg[4] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awlen[4]),
        .Q(\S_AXI_ALEN_Q_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \S_AXI_ALEN_Q_reg[5] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awlen[5]),
        .Q(\S_AXI_ALEN_Q_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \S_AXI_ALEN_Q_reg[6] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awlen[6]),
        .Q(\S_AXI_ALEN_Q_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \S_AXI_ALEN_Q_reg[7] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awlen[7]),
        .Q(\S_AXI_ALEN_Q_reg_n_0_[7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0002)) 
    \S_AXI_ALOCK_Q[0]_i_1 
       (.I0(S_AXI_ALOCK_Q),
        .I1(wrap_need_to_split_q),
        .I2(incr_need_to_split_q),
        .I3(fix_need_to_split_q),
        .O(\gen_downsizer.gen_cascaded_downsizer.awlock_i ));
  FDRE \S_AXI_ALOCK_Q_reg[0] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awlock),
        .Q(S_AXI_ALOCK_Q),
        .R(1'b0));
  FDRE \S_AXI_APROT_Q_reg[0] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awprot[0]),
        .Q(\S_AXI_APROT_Q_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \S_AXI_APROT_Q_reg[1] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awprot[1]),
        .Q(\S_AXI_APROT_Q_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \S_AXI_APROT_Q_reg[2] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awprot[2]),
        .Q(\S_AXI_APROT_Q_reg[2]_0 [2]),
        .R(1'b0));
  FDRE \S_AXI_AQOS_Q_reg[0] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awqos[0]),
        .Q(\S_AXI_AQOS_Q_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \S_AXI_AQOS_Q_reg[1] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awqos[1]),
        .Q(\S_AXI_AQOS_Q_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \S_AXI_AQOS_Q_reg[2] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awqos[2]),
        .Q(\S_AXI_AQOS_Q_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \S_AXI_AQOS_Q_reg[3] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awqos[3]),
        .Q(\S_AXI_AQOS_Q_reg[3]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_AREADY_I_reg
       (.C(out),
        .CE(1'b1),
        .D(cmd_queue_n_40),
        .Q(s_axi_awready),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_ASIZE_Q[2]_i_1 
       (.I0(access_fit_mi_side_q),
        .I1(S_AXI_ASIZE_Q[2]),
        .O(din[10]));
  FDRE \S_AXI_ASIZE_Q_reg[0] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awsize[0]),
        .Q(S_AXI_ASIZE_Q[0]),
        .R(1'b0));
  FDRE \S_AXI_ASIZE_Q_reg[1] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awsize[1]),
        .Q(S_AXI_ASIZE_Q[1]),
        .R(1'b0));
  FDRE \S_AXI_ASIZE_Q_reg[2] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awsize[2]),
        .Q(S_AXI_ASIZE_Q[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \USE_B_CHANNEL.cmd_b_depth[0]_i_1 
       (.I0(\USE_B_CHANNEL.cmd_b_depth_reg__0 [0]),
        .O(\USE_B_CHANNEL.cmd_b_depth[0]_i_1_n_0 ));
  FDRE \USE_B_CHANNEL.cmd_b_depth_reg[0] 
       (.C(out),
        .CE(cmd_queue_n_43),
        .D(\USE_B_CHANNEL.cmd_b_depth[0]_i_1_n_0 ),
        .Q(\USE_B_CHANNEL.cmd_b_depth_reg__0 [0]),
        .R(SR));
  FDRE \USE_B_CHANNEL.cmd_b_depth_reg[1] 
       (.C(out),
        .CE(cmd_queue_n_43),
        .D(cmd_queue_n_16),
        .Q(\USE_B_CHANNEL.cmd_b_depth_reg__0 [1]),
        .R(SR));
  FDRE \USE_B_CHANNEL.cmd_b_depth_reg[2] 
       (.C(out),
        .CE(cmd_queue_n_43),
        .D(cmd_queue_n_15),
        .Q(\USE_B_CHANNEL.cmd_b_depth_reg__0 [2]),
        .R(SR));
  FDRE \USE_B_CHANNEL.cmd_b_depth_reg[3] 
       (.C(out),
        .CE(cmd_queue_n_43),
        .D(cmd_queue_n_14),
        .Q(\USE_B_CHANNEL.cmd_b_depth_reg__0 [3]),
        .R(SR));
  FDRE \USE_B_CHANNEL.cmd_b_depth_reg[4] 
       (.C(out),
        .CE(cmd_queue_n_43),
        .D(cmd_queue_n_13),
        .Q(\USE_B_CHANNEL.cmd_b_depth_reg__0 [4]),
        .R(SR));
  FDRE \USE_B_CHANNEL.cmd_b_depth_reg[5] 
       (.C(out),
        .CE(cmd_queue_n_43),
        .D(cmd_queue_n_12),
        .Q(\USE_B_CHANNEL.cmd_b_depth_reg__0 [5]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \USE_B_CHANNEL.cmd_b_empty_i_i_2 
       (.I0(\USE_B_CHANNEL.cmd_b_depth_reg__0 [5]),
        .I1(\USE_B_CHANNEL.cmd_b_depth_reg__0 [4]),
        .I2(\USE_B_CHANNEL.cmd_b_depth_reg__0 [1]),
        .I3(\USE_B_CHANNEL.cmd_b_depth_reg__0 [0]),
        .I4(\USE_B_CHANNEL.cmd_b_depth_reg__0 [3]),
        .I5(\USE_B_CHANNEL.cmd_b_depth_reg__0 [2]),
        .O(\USE_B_CHANNEL.cmd_b_empty_i_i_2_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \USE_B_CHANNEL.cmd_b_empty_i_reg 
       (.C(out),
        .CE(1'b1),
        .D(cmd_queue_n_44),
        .Q(cmd_b_empty),
        .S(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_data_fifo_v2_1_16_axic_fifo__parameterized1 \USE_B_CHANNEL.cmd_b_queue 
       (.CO(last_incr_split0),
        .Q(p_0_in_3),
        .S({\USE_B_CHANNEL.cmd_b_queue_n_14 ,\USE_B_CHANNEL.cmd_b_queue_n_15 ,\USE_B_CHANNEL.cmd_b_queue_n_16 }),
        .SR(SR),
        .\USE_WRITE.wr_cmd_b_ready (\USE_WRITE.wr_cmd_b_ready ),
        .access_is_fix_q(access_is_fix_q),
        .access_is_incr_q(access_is_incr_q),
        .access_is_wrap_q(access_is_wrap_q),
        .din(cmd_split_i),
        .dout(dout),
        .empty(empty),
        .fix_need_to_split_q(fix_need_to_split_q),
        .full(\inst/full ),
        .incr_need_to_split_q(incr_need_to_split_q),
        .\num_transactions_q_reg[3] ({\num_transactions_q_reg_n_0_[3] ,\num_transactions_q_reg_n_0_[2] ,\num_transactions_q_reg_n_0_[1] ,\num_transactions_q_reg_n_0_[0] }),
        .out(out),
        .\pushed_commands_reg[7] (pushed_commands_reg__0),
        .s_axi_aresetn(s_axi_aresetn),
        .split_ongoing(split_ongoing),
        .split_ongoing_reg(\USE_B_CHANNEL.cmd_b_queue_n_13 ),
        .wr_en(cmd_b_push),
        .wrap_need_to_split_q(wrap_need_to_split_q));
  FDRE #(
    .INIT(1'b0)) 
    access_fit_mi_side_q_reg
       (.C(out),
        .CE(s_axi_awready),
        .D(access_fit_mi_side),
        .Q(access_fit_mi_side_q),
        .R(SR));
  LUT2 #(
    .INIT(4'h1)) 
    access_is_fix_q_i_1
       (.I0(s_axi_awburst[0]),
        .I1(s_axi_awburst[1]),
        .O(access_is_fix));
  FDRE #(
    .INIT(1'b0)) 
    access_is_fix_q_reg
       (.C(out),
        .CE(s_axi_awready),
        .D(access_is_fix),
        .Q(access_is_fix_q),
        .R(SR));
  LUT6 #(
    .INIT(64'h5555FF5D0000FF0C)) 
    access_is_incr_q_i_1
       (.I0(S_AXI_ABURST_Q[1]),
        .I1(access_is_wrap_q),
        .I2(legal_wrap_len_q),
        .I3(access_is_fix_q),
        .I4(access_fit_mi_side_q),
        .I5(S_AXI_ABURST_Q[0]),
        .O(access_is_incr));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h2)) 
    access_is_incr_q_i_1__1
       (.I0(s_axi_awburst[0]),
        .I1(s_axi_awburst[1]),
        .O(access_is_incr_1));
  FDRE #(
    .INIT(1'b0)) 
    access_is_incr_q_reg
       (.C(out),
        .CE(s_axi_awready),
        .D(access_is_incr_1),
        .Q(access_is_incr_q),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h2)) 
    access_is_wrap_q_i_1
       (.I0(s_axi_awburst[1]),
        .I1(s_axi_awburst[0]),
        .O(access_is_wrap));
  FDRE #(
    .INIT(1'b0)) 
    access_is_wrap_q_reg
       (.C(out),
        .CE(s_axi_awready),
        .D(access_is_wrap),
        .Q(access_is_wrap_q),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \addr_step_q[10]_i_1 
       (.I0(S_AXI_ASIZE_Q[1]),
        .I1(access_fit_mi_side_q),
        .I2(S_AXI_ASIZE_Q[2]),
        .I3(S_AXI_ASIZE_Q[0]),
        .O(\addr_step_q_reg[11] [5]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \addr_step_q[11]_i_1 
       (.I0(S_AXI_ASIZE_Q[1]),
        .I1(access_fit_mi_side_q),
        .I2(S_AXI_ASIZE_Q[2]),
        .I3(S_AXI_ASIZE_Q[0]),
        .O(\addr_step_q_reg[11] [6]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \addr_step_q[5]_i_1 
       (.I0(S_AXI_ASIZE_Q[2]),
        .I1(access_fit_mi_side_q),
        .I2(S_AXI_ASIZE_Q[1]),
        .I3(S_AXI_ASIZE_Q[0]),
        .O(\addr_step_q_reg[11] [0]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \addr_step_q[6]_i_1 
       (.I0(S_AXI_ASIZE_Q[2]),
        .I1(access_fit_mi_side_q),
        .I2(S_AXI_ASIZE_Q[0]),
        .I3(S_AXI_ASIZE_Q[1]),
        .O(\addr_step_q_reg[11] [1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \addr_step_q[7]_i_1 
       (.I0(S_AXI_ASIZE_Q[0]),
        .I1(S_AXI_ASIZE_Q[1]),
        .I2(S_AXI_ASIZE_Q[2]),
        .I3(access_fit_mi_side_q),
        .O(\addr_step_q_reg[11] [2]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \addr_step_q[8]_i_1 
       (.I0(S_AXI_ASIZE_Q[0]),
        .I1(access_fit_mi_side_q),
        .I2(S_AXI_ASIZE_Q[2]),
        .I3(S_AXI_ASIZE_Q[1]),
        .O(\addr_step_q_reg[11] [3]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \addr_step_q[9]_i_1 
       (.I0(S_AXI_ASIZE_Q[0]),
        .I1(access_fit_mi_side_q),
        .I2(S_AXI_ASIZE_Q[2]),
        .I3(S_AXI_ASIZE_Q[1]),
        .O(\addr_step_q_reg[11] [4]));
  FDRE #(
    .INIT(1'b0)) 
    \areset_d_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(SR),
        .Q(\areset_d_reg[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    cmd_b_push_block_reg
       (.C(out),
        .CE(1'b1),
        .D(cmd_queue_n_42),
        .Q(cmd_b_push_block),
        .R(1'b0));
  CARRY4 cmd_length_i_carry
       (.CI(1'b0),
        .CO({cmd_length_i_carry_n_0,cmd_length_i_carry_n_1,cmd_length_i_carry_n_2,cmd_length_i_carry_n_3}),
        .CYINIT(1'b1),
        .DI({cmd_length_i_carry_i_1_n_0,cmd_length_i_carry_i_2_n_0,cmd_length_i_carry_i_3_n_0,cmd_length_i_carry_i_4_n_0}),
        .O(din[3:0]),
        .S({cmd_length_i_carry_i_5_n_0,cmd_length_i_carry_i_6_n_0,cmd_length_i_carry_i_7_n_0,cmd_length_i_carry_i_8_n_0}));
  CARRY4 cmd_length_i_carry__0
       (.CI(cmd_length_i_carry_n_0),
        .CO({NLW_cmd_length_i_carry__0_CO_UNCONNECTED[3],cmd_length_i_carry__0_n_1,cmd_length_i_carry__0_n_2,cmd_length_i_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,cmd_length_i_carry__0_i_1_n_0,cmd_length_i_carry__0_i_2_n_0,cmd_length_i_carry__0_i_3_n_0}),
        .O(din[7:4]),
        .S({cmd_length_i_carry__0_i_4_n_0,cmd_length_i_carry__0_i_5_n_0,cmd_length_i_carry__0_i_6_n_0,cmd_length_i_carry__0_i_7_n_0}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cmd_length_i_carry__0_i_1
       (.I0(\S_AXI_ALEN_Q_reg_n_0_[6] ),
        .I1(access_fit_mi_side_q),
        .I2(cmd_length_i_carry__0_i_8_n_0),
        .I3(cmd_length_i_carry_i_10_n_0),
        .I4(downsized_len_q[6]),
        .O(cmd_length_i_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h4555)) 
    cmd_length_i_carry__0_i_10
       (.I0(fix_need_to_split_q),
        .I1(wrap_rest_len[4]),
        .I2(access_is_wrap_q),
        .I3(split_ongoing),
        .O(cmd_length_i_carry__0_i_10_n_0));
  LUT6 #(
    .INIT(64'h4555FFFF45550000)) 
    cmd_length_i_carry__0_i_11
       (.I0(fix_need_to_split_q),
        .I1(wrap_rest_len[7]),
        .I2(access_is_wrap_q),
        .I3(split_ongoing),
        .I4(cmd_length_i_carry_i_10_n_0),
        .I5(downsized_len_q[7]),
        .O(cmd_length_i_carry__0_i_11_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cmd_length_i_carry__0_i_2
       (.I0(\S_AXI_ALEN_Q_reg_n_0_[5] ),
        .I1(access_fit_mi_side_q),
        .I2(cmd_length_i_carry__0_i_9_n_0),
        .I3(cmd_length_i_carry_i_10_n_0),
        .I4(downsized_len_q[5]),
        .O(cmd_length_i_carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cmd_length_i_carry__0_i_3
       (.I0(\S_AXI_ALEN_Q_reg_n_0_[4] ),
        .I1(access_fit_mi_side_q),
        .I2(cmd_length_i_carry__0_i_10_n_0),
        .I3(cmd_length_i_carry_i_10_n_0),
        .I4(downsized_len_q[4]),
        .O(cmd_length_i_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h202020DFDFDF20DF)) 
    cmd_length_i_carry__0_i_4
       (.I0(wrap_need_to_split_q),
        .I1(split_ongoing),
        .I2(wrap_unaligned_len_q[7]),
        .I3(cmd_length_i_carry__0_i_11_n_0),
        .I4(access_fit_mi_side_q),
        .I5(\S_AXI_ALEN_Q_reg_n_0_[7] ),
        .O(cmd_length_i_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h5955)) 
    cmd_length_i_carry__0_i_5
       (.I0(cmd_length_i_carry__0_i_1_n_0),
        .I1(wrap_need_to_split_q),
        .I2(split_ongoing),
        .I3(wrap_unaligned_len_q[6]),
        .O(cmd_length_i_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h5955)) 
    cmd_length_i_carry__0_i_6
       (.I0(cmd_length_i_carry__0_i_2_n_0),
        .I1(wrap_need_to_split_q),
        .I2(split_ongoing),
        .I3(wrap_unaligned_len_q[5]),
        .O(cmd_length_i_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h5955)) 
    cmd_length_i_carry__0_i_7
       (.I0(cmd_length_i_carry__0_i_3_n_0),
        .I1(wrap_need_to_split_q),
        .I2(split_ongoing),
        .I3(wrap_unaligned_len_q[4]),
        .O(cmd_length_i_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h4555)) 
    cmd_length_i_carry__0_i_8
       (.I0(fix_need_to_split_q),
        .I1(wrap_rest_len[6]),
        .I2(access_is_wrap_q),
        .I3(split_ongoing),
        .O(cmd_length_i_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h4555)) 
    cmd_length_i_carry__0_i_9
       (.I0(fix_need_to_split_q),
        .I1(wrap_rest_len[5]),
        .I2(access_is_wrap_q),
        .I3(split_ongoing),
        .O(cmd_length_i_carry__0_i_9_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cmd_length_i_carry_i_1
       (.I0(p_0_in_3[3]),
        .I1(access_fit_mi_side_q),
        .I2(cmd_length_i_carry_i_9_n_0),
        .I3(cmd_length_i_carry_i_10_n_0),
        .I4(downsized_len_q[3]),
        .O(cmd_length_i_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h00B3B3B300B300B3)) 
    cmd_length_i_carry_i_10
       (.I0(\USE_B_CHANNEL.cmd_b_queue_n_13 ),
        .I1(access_is_incr_q),
        .I2(incr_need_to_split_q),
        .I3(access_is_wrap_q),
        .I4(legal_wrap_len_q),
        .I5(split_ongoing),
        .O(cmd_length_i_carry_i_10_n_0));
  LUT5 #(
    .INIT(32'hB8BBBBBB)) 
    cmd_length_i_carry_i_11
       (.I0(fix_len_q[2]),
        .I1(fix_need_to_split_q),
        .I2(wrap_rest_len[2]),
        .I3(access_is_wrap_q),
        .I4(split_ongoing),
        .O(cmd_length_i_carry_i_11_n_0));
  LUT5 #(
    .INIT(32'hB8BBBBBB)) 
    cmd_length_i_carry_i_12
       (.I0(fix_len_q[1]),
        .I1(fix_need_to_split_q),
        .I2(wrap_rest_len[1]),
        .I3(access_is_wrap_q),
        .I4(split_ongoing),
        .O(cmd_length_i_carry_i_12_n_0));
  LUT5 #(
    .INIT(32'hB8BBBBBB)) 
    cmd_length_i_carry_i_13
       (.I0(fix_len_q[0]),
        .I1(fix_need_to_split_q),
        .I2(wrap_rest_len[0]),
        .I3(access_is_wrap_q),
        .I4(split_ongoing),
        .O(cmd_length_i_carry_i_13_n_0));
  LUT5 #(
    .INIT(32'h0000FD0D)) 
    cmd_length_i_carry_i_14
       (.I0(access_is_incr_q),
        .I1(access_fit_mi_side_q),
        .I2(incr_need_to_split_q),
        .I3(split_ongoing),
        .I4(fix_need_to_split_q),
        .O(cmd_length_i_carry_i_14_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cmd_length_i_carry_i_2
       (.I0(p_0_in_3[2]),
        .I1(access_fit_mi_side_q),
        .I2(cmd_length_i_carry_i_11_n_0),
        .I3(cmd_length_i_carry_i_10_n_0),
        .I4(downsized_len_q[2]),
        .O(cmd_length_i_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cmd_length_i_carry_i_3
       (.I0(p_0_in_3[1]),
        .I1(access_fit_mi_side_q),
        .I2(cmd_length_i_carry_i_12_n_0),
        .I3(cmd_length_i_carry_i_10_n_0),
        .I4(downsized_len_q[1]),
        .O(cmd_length_i_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cmd_length_i_carry_i_4
       (.I0(p_0_in_3[0]),
        .I1(access_fit_mi_side_q),
        .I2(cmd_length_i_carry_i_13_n_0),
        .I3(cmd_length_i_carry_i_10_n_0),
        .I4(downsized_len_q[0]),
        .O(cmd_length_i_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h5959AA595555A655)) 
    cmd_length_i_carry_i_5
       (.I0(cmd_length_i_carry_i_1_n_0),
        .I1(wrap_need_to_split_q),
        .I2(split_ongoing),
        .I3(unalignment_addr_q[3]),
        .I4(cmd_length_i_carry_i_14_n_0),
        .I5(wrap_unaligned_len_q[3]),
        .O(cmd_length_i_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h5959AA595555A655)) 
    cmd_length_i_carry_i_6
       (.I0(cmd_length_i_carry_i_2_n_0),
        .I1(wrap_need_to_split_q),
        .I2(split_ongoing),
        .I3(unalignment_addr_q[2]),
        .I4(cmd_length_i_carry_i_14_n_0),
        .I5(wrap_unaligned_len_q[2]),
        .O(cmd_length_i_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h6555AA9A65556555)) 
    cmd_length_i_carry_i_7
       (.I0(cmd_length_i_carry_i_3_n_0),
        .I1(split_ongoing),
        .I2(wrap_need_to_split_q),
        .I3(wrap_unaligned_len_q[1]),
        .I4(cmd_length_i_carry_i_14_n_0),
        .I5(unalignment_addr_q[1]),
        .O(cmd_length_i_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h59AA595959555959)) 
    cmd_length_i_carry_i_8
       (.I0(cmd_length_i_carry_i_4_n_0),
        .I1(unalignment_addr_q[0]),
        .I2(cmd_length_i_carry_i_14_n_0),
        .I3(split_ongoing),
        .I4(wrap_need_to_split_q),
        .I5(wrap_unaligned_len_q[0]),
        .O(cmd_length_i_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'hB8BBBBBB)) 
    cmd_length_i_carry_i_9
       (.I0(fix_len_q[3]),
        .I1(fix_need_to_split_q),
        .I2(wrap_rest_len[3]),
        .I3(access_is_wrap_q),
        .I4(split_ongoing),
        .O(cmd_length_i_carry_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cmd_mask_q[0]_i_1 
       (.I0(s_axi_awsize[1]),
        .I1(s_axi_awsize[2]),
        .I2(s_axi_awlen[0]),
        .I3(s_axi_awsize[0]),
        .I4(cmd_mask_q),
        .O(\cmd_mask_q[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEEE)) 
    \cmd_mask_q[1]_i_1 
       (.I0(s_axi_awsize[1]),
        .I1(s_axi_awsize[2]),
        .I2(s_axi_awlen[0]),
        .I3(s_axi_awsize[0]),
        .I4(s_axi_awlen[1]),
        .I5(cmd_mask_q),
        .O(\cmd_mask_q[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \cmd_mask_q[1]_i_2 
       (.I0(s_axi_awready),
        .I1(s_axi_awburst[0]),
        .I2(s_axi_awburst[1]),
        .O(cmd_mask_q));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \cmd_mask_q[2]_i_1 
       (.I0(\masked_addr_q[6]_i_2_n_0 ),
        .I1(s_axi_awsize[2]),
        .I2(s_axi_awburst[1]),
        .I3(s_axi_awburst[0]),
        .O(\cmd_mask_q[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \cmd_mask_q[3]_i_1 
       (.I0(\masked_addr_q[7]_i_3_n_0 ),
        .I1(s_axi_awsize[2]),
        .I2(s_axi_awburst[1]),
        .I3(s_axi_awburst[0]),
        .O(\cmd_mask_q[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \cmd_mask_q[4]_i_1 
       (.I0(cmd_mask_i[4]),
        .I1(s_axi_awburst[1]),
        .I2(s_axi_awburst[0]),
        .O(\cmd_mask_q[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \cmd_mask_q[4]_i_2 
       (.I0(s_axi_awsize[1]),
        .I1(s_axi_awsize[0]),
        .I2(s_axi_awlen[0]),
        .I3(s_axi_awsize[2]),
        .I4(\masked_addr_q[8]_i_3_n_0 ),
        .O(cmd_mask_i[4]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \cmd_mask_q[5]_i_1 
       (.I0(cmd_mask_i[5]),
        .I1(s_axi_awburst[1]),
        .I2(s_axi_awburst[0]),
        .O(\cmd_mask_q[5]_i_1_n_0 ));
  FDRE \cmd_mask_q_reg[0] 
       (.C(out),
        .CE(s_axi_awready),
        .D(\cmd_mask_q[0]_i_1_n_0 ),
        .Q(\cmd_mask_q_reg_n_0_[0] ),
        .R(SR));
  FDRE \cmd_mask_q_reg[1] 
       (.C(out),
        .CE(s_axi_awready),
        .D(\cmd_mask_q[1]_i_1_n_0 ),
        .Q(\cmd_mask_q_reg_n_0_[1] ),
        .R(SR));
  FDRE \cmd_mask_q_reg[2] 
       (.C(out),
        .CE(s_axi_awready),
        .D(\cmd_mask_q[2]_i_1_n_0 ),
        .Q(\cmd_mask_q_reg_n_0_[2] ),
        .R(SR));
  FDRE \cmd_mask_q_reg[3] 
       (.C(out),
        .CE(s_axi_awready),
        .D(\cmd_mask_q[3]_i_1_n_0 ),
        .Q(\cmd_mask_q_reg_n_0_[3] ),
        .R(SR));
  FDRE \cmd_mask_q_reg[4] 
       (.C(out),
        .CE(s_axi_awready),
        .D(\cmd_mask_q[4]_i_1_n_0 ),
        .Q(\cmd_mask_q_reg_n_0_[4] ),
        .R(SR));
  FDRE \cmd_mask_q_reg[5] 
       (.C(out),
        .CE(s_axi_awready),
        .D(\cmd_mask_q[5]_i_1_n_0 ),
        .Q(\cmd_mask_q_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    cmd_push_block_reg
       (.C(out),
        .CE(1'b1),
        .D(cmd_queue_n_46),
        .Q(cmd_push_block),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_data_fifo_v2_1_16_axic_fifo__parameterized2__xdcDup__1 cmd_queue
       (.D({cmd_queue_n_12,cmd_queue_n_13,cmd_queue_n_14,cmd_queue_n_15,cmd_queue_n_16}),
        .DI(DI),
        .E(E),
        .Q(\USE_B_CHANNEL.cmd_b_depth_reg__0 ),
        .S(S),
        .SR(SR),
        .\S_AXI_AADDR_Q_reg[5] ({\S_AXI_AADDR_Q_reg_n_0_[5] ,\S_AXI_AADDR_Q_reg_n_0_[4] ,\S_AXI_AADDR_Q_reg_n_0_[3] ,\S_AXI_AADDR_Q_reg_n_0_[2] ,\S_AXI_AADDR_Q_reg_n_0_[1] ,\S_AXI_AADDR_Q_reg_n_0_[0] }),
        .S_AXI_AID_Q(S_AXI_AID_Q),
        .S_AXI_AREADY_I_reg(cmd_queue_n_40),
        .S_AXI_AREADY_I_reg_0(s_axi_awready),
        .\S_AXI_ASIZE_Q_reg[1] (din[9:8]),
        .\USE_B_CHANNEL.cmd_b_depth_reg[5] (cmd_queue_n_43),
        .\USE_B_CHANNEL.cmd_b_depth_reg[5]_0 (\USE_B_CHANNEL.cmd_b_empty_i_i_2_n_0 ),
        .\USE_B_CHANNEL.cmd_b_empty_i_reg (cmd_queue_n_44),
        .\USE_WRITE.wr_cmd_b_ready (\USE_WRITE.wr_cmd_b_ready ),
        .access_is_fix_q(access_is_fix_q),
        .access_is_incr_q(access_is_incr_q),
        .access_is_incr_q_reg(\USE_B_CHANNEL.cmd_b_queue_n_13 ),
        .access_is_wrap_q(access_is_wrap_q),
        .areset_d_2(areset_d_2),
        .\areset_d_reg[0] (\areset_d_reg[1] ),
        .cmd_b_empty(cmd_b_empty),
        .cmd_b_push_block(cmd_b_push_block),
        .cmd_b_push_block_reg(cmd_queue_n_42),
        .cmd_push_block(cmd_push_block),
        .cmd_push_block_reg(cmd_push_block_reg_0),
        .cmd_push_block_reg_0(cmd_queue_n_46),
        .command_ongoing(command_ongoing),
        .command_ongoing_reg(cmd_queue_n_45),
        .\current_word_1_reg[5] (\current_word_1_reg[5] ),
        .\current_word_1_reg[5]_0 (Q),
        .din({cmd_split_i,access_fit_mi_side_q,\cmd_mask_q_reg_n_0_[5] ,\cmd_mask_q_reg_n_0_[4] ,\cmd_mask_q_reg_n_0_[3] ,\cmd_mask_q_reg_n_0_[2] ,\cmd_mask_q_reg_n_0_[1] ,\cmd_mask_q_reg_n_0_[0] ,din[10],din[7:0],S_AXI_ASIZE_Q}),
        .dout(\current_word_1_reg[3] ),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .first_mi_word(first_mi_word),
        .first_word_reg(first_word_reg),
        .first_word_reg_0(first_word_reg_0),
        .full(\inst/full ),
        .\gen_downsizer.gen_cascaded_downsizer.awready_i (\gen_downsizer.gen_cascaded_downsizer.awready_i ),
        .\gen_downsizer.gen_cascaded_downsizer.wlast_i (\gen_downsizer.gen_cascaded_downsizer.wlast_i ),
        .\m_axi_wdata[63] (\m_axi_wdata[63] ),
        .\m_axi_wdata[63]_0 (\m_axi_wdata[63]_0 ),
        .m_axi_wready(m_axi_wready),
        .\next_mi_addr_reg[9] (cmd_queue_n_21),
        .\next_mi_addr_reg[9]_0 (cmd_queue_n_22),
        .out(out),
        .\queue_id_reg[0] (cmd_queue_n_41),
        .rd_en(rd_en),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .si_full_size_q(si_full_size_q),
        .size_mask_q(size_mask_q),
        .\split_addr_mask_q_reg[31] (\split_addr_mask_q_reg_n_0_[31] ),
        .\split_addr_mask_q_reg[5] ({\split_addr_mask_q_reg_n_0_[5] ,\split_addr_mask_q_reg_n_0_[4] ,\split_addr_mask_q_reg_n_0_[3] }),
        .split_ongoing(split_ongoing),
        .wr_en(cmd_b_push));
  FDRE #(
    .INIT(1'b0)) 
    command_ongoing_reg
       (.C(out),
        .CE(1'b1),
        .D(cmd_queue_n_45),
        .Q(command_ongoing),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \downsized_len_q[0]_i_1 
       (.I0(s_axi_awlen[0]),
        .I1(s_axi_awsize[2]),
        .O(\downsized_len_q[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \downsized_len_q[1]_i_1 
       (.I0(s_axi_awsize[1]),
        .I1(s_axi_awsize[0]),
        .I2(s_axi_awlen[0]),
        .I3(s_axi_awsize[2]),
        .I4(s_axi_awlen[1]),
        .O(\downsized_len_q[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEAEFFFFFEAE0000)) 
    \downsized_len_q[2]_i_1 
       (.I0(s_axi_awsize[1]),
        .I1(s_axi_awlen[1]),
        .I2(s_axi_awsize[0]),
        .I3(s_axi_awlen[0]),
        .I4(s_axi_awsize[2]),
        .I5(s_axi_awlen[2]),
        .O(\downsized_len_q[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \downsized_len_q[3]_i_1 
       (.I0(\masked_addr_q[6]_i_2_n_0 ),
        .I1(s_axi_awsize[2]),
        .I2(s_axi_awlen[3]),
        .O(\downsized_len_q[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \downsized_len_q[4]_i_1 
       (.I0(\masked_addr_q[7]_i_3_n_0 ),
        .I1(s_axi_awsize[2]),
        .I2(s_axi_awlen[4]),
        .O(\downsized_len_q[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \downsized_len_q[5]_i_1 
       (.I0(\masked_addr_q[8]_i_3_n_0 ),
        .I1(s_axi_awsize[2]),
        .I2(s_axi_awlen[5]),
        .O(\downsized_len_q[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \downsized_len_q[6]_i_1 
       (.I0(\masked_addr_q[9]_i_2_n_0 ),
        .I1(s_axi_awsize[2]),
        .I2(s_axi_awlen[6]),
        .O(\downsized_len_q[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \downsized_len_q[7]_i_1 
       (.I0(\masked_addr_q[10]_i_2_n_0 ),
        .I1(s_axi_awsize[2]),
        .I2(s_axi_awlen[7]),
        .O(\downsized_len_q[7]_i_1_n_0 ));
  FDRE \downsized_len_q_reg[0] 
       (.C(out),
        .CE(s_axi_awready),
        .D(\downsized_len_q[0]_i_1_n_0 ),
        .Q(downsized_len_q[0]),
        .R(SR));
  FDRE \downsized_len_q_reg[1] 
       (.C(out),
        .CE(s_axi_awready),
        .D(\downsized_len_q[1]_i_1_n_0 ),
        .Q(downsized_len_q[1]),
        .R(SR));
  FDRE \downsized_len_q_reg[2] 
       (.C(out),
        .CE(s_axi_awready),
        .D(\downsized_len_q[2]_i_1_n_0 ),
        .Q(downsized_len_q[2]),
        .R(SR));
  FDRE \downsized_len_q_reg[3] 
       (.C(out),
        .CE(s_axi_awready),
        .D(\downsized_len_q[3]_i_1_n_0 ),
        .Q(downsized_len_q[3]),
        .R(SR));
  FDRE \downsized_len_q_reg[4] 
       (.C(out),
        .CE(s_axi_awready),
        .D(\downsized_len_q[4]_i_1_n_0 ),
        .Q(downsized_len_q[4]),
        .R(SR));
  FDRE \downsized_len_q_reg[5] 
       (.C(out),
        .CE(s_axi_awready),
        .D(\downsized_len_q[5]_i_1_n_0 ),
        .Q(downsized_len_q[5]),
        .R(SR));
  FDRE \downsized_len_q_reg[6] 
       (.C(out),
        .CE(s_axi_awready),
        .D(\downsized_len_q[6]_i_1_n_0 ),
        .Q(downsized_len_q[6]),
        .R(SR));
  FDRE \downsized_len_q_reg[7] 
       (.C(out),
        .CE(s_axi_awready),
        .D(\downsized_len_q[7]_i_1_n_0 ),
        .Q(downsized_len_q[7]),
        .R(SR));
  LUT5 #(
    .INIT(32'h00010000)) 
    \first_step_q[0]_i_1 
       (.I0(din[0]),
        .I1(S_AXI_ASIZE_Q[1]),
        .I2(S_AXI_ASIZE_Q[0]),
        .I3(S_AXI_ASIZE_Q[2]),
        .I4(access_fit_mi_side_q),
        .O(\first_step_q_reg[11] [0]));
  LUT6 #(
    .INIT(64'h80007F8000000000)) 
    \first_step_q[10]_i_1 
       (.I0(din[1]),
        .I1(din[0]),
        .I2(din[2]),
        .I3(din[3]),
        .I4(\first_step_q[11]_i_2_n_0 ),
        .I5(\first_step_q[11]_i_3_n_0 ),
        .O(\first_step_q_reg[11] [10]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \first_step_q[11]_i_1 
       (.I0(\first_step_q[11]_i_2_n_0 ),
        .I1(din[1]),
        .I2(din[0]),
        .I3(din[2]),
        .I4(din[3]),
        .I5(\first_step_q[11]_i_3_n_0 ),
        .O(\first_step_q_reg[11] [11]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \first_step_q[11]_i_2 
       (.I0(access_fit_mi_side_q),
        .I1(S_AXI_ASIZE_Q[0]),
        .O(\first_step_q[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \first_step_q[11]_i_3 
       (.I0(S_AXI_ASIZE_Q[2]),
        .I1(access_fit_mi_side_q),
        .I2(S_AXI_ASIZE_Q[1]),
        .O(\first_step_q[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0101000001100000)) 
    \first_step_q[1]_i_1 
       (.I0(S_AXI_ASIZE_Q[2]),
        .I1(S_AXI_ASIZE_Q[1]),
        .I2(din[0]),
        .I3(S_AXI_ASIZE_Q[0]),
        .I4(access_fit_mi_side_q),
        .I5(din[1]),
        .O(\first_step_q_reg[11] [1]));
  LUT6 #(
    .INIT(64'h0000000054E49424)) 
    \first_step_q[2]_i_1 
       (.I0(din[0]),
        .I1(\first_step_q[11]_i_2_n_0 ),
        .I2(\first_step_q[5]_i_2_n_0 ),
        .I3(din[1]),
        .I4(din[2]),
        .I5(din[10]),
        .O(\first_step_q_reg[11] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    \first_step_q[3]_i_1 
       (.I0(\first_step_q[7]_i_2_n_0 ),
        .I1(S_AXI_ASIZE_Q[2]),
        .I2(access_fit_mi_side_q),
        .O(\first_step_q_reg[11] [3]));
  LUT6 #(
    .INIT(64'h010100FF00FF00FF)) 
    \first_step_q[4]_i_1 
       (.I0(S_AXI_ASIZE_Q[0]),
        .I1(S_AXI_ASIZE_Q[1]),
        .I2(din[0]),
        .I3(\first_step_q[8]_i_2_n_0 ),
        .I4(access_fit_mi_side_q),
        .I5(S_AXI_ASIZE_Q[2]),
        .O(\first_step_q_reg[11] [4]));
  LUT6 #(
    .INIT(64'h5900FFFF59000000)) 
    \first_step_q[5]_i_1 
       (.I0(din[0]),
        .I1(\first_step_q[11]_i_2_n_0 ),
        .I2(din[1]),
        .I3(\first_step_q[5]_i_2_n_0 ),
        .I4(din[10]),
        .I5(\first_step_q[9]_i_2_n_0 ),
        .O(\first_step_q_reg[11] [5]));
  LUT2 #(
    .INIT(4'h2)) 
    \first_step_q[5]_i_2 
       (.I0(access_fit_mi_side_q),
        .I1(S_AXI_ASIZE_Q[1]),
        .O(\first_step_q[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBF80B380)) 
    \first_step_q[6]_i_1 
       (.I0(\first_step_q[6]_i_2_n_0 ),
        .I1(access_fit_mi_side_q),
        .I2(S_AXI_ASIZE_Q[2]),
        .I3(\first_step_q[6]_i_3_n_0 ),
        .I4(S_AXI_ASIZE_Q[1]),
        .O(\first_step_q_reg[11] [6]));
  LUT6 #(
    .INIT(64'h0030006000C0F0A0)) 
    \first_step_q[6]_i_2 
       (.I0(din[2]),
        .I1(din[1]),
        .I2(access_fit_mi_side_q),
        .I3(S_AXI_ASIZE_Q[1]),
        .I4(S_AXI_ASIZE_Q[0]),
        .I5(din[0]),
        .O(\first_step_q[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4BB0B0B0B0B0B0B0)) 
    \first_step_q[6]_i_3 
       (.I0(S_AXI_ASIZE_Q[0]),
        .I1(access_fit_mi_side_q),
        .I2(din[3]),
        .I3(din[2]),
        .I4(din[0]),
        .I5(din[1]),
        .O(\first_step_q[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3B3B380808080)) 
    \first_step_q[7]_i_1 
       (.I0(\first_step_q[7]_i_2_n_0 ),
        .I1(access_fit_mi_side_q),
        .I2(S_AXI_ASIZE_Q[2]),
        .I3(S_AXI_ASIZE_Q[0]),
        .I4(S_AXI_ASIZE_Q[1]),
        .I5(\first_step_q[7]_i_3_n_0 ),
        .O(\first_step_q_reg[11] [7]));
  LUT6 #(
    .INIT(64'h60AF30C0AFA0CFCF)) 
    \first_step_q[7]_i_2 
       (.I0(din[3]),
        .I1(din[2]),
        .I2(\first_step_q[5]_i_2_n_0 ),
        .I3(din[1]),
        .I4(\first_step_q[11]_i_2_n_0 ),
        .I5(din[0]),
        .O(\first_step_q[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \first_step_q[7]_i_3 
       (.I0(din[1]),
        .I1(din[0]),
        .I2(din[2]),
        .I3(din[3]),
        .O(\first_step_q[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \first_step_q[8]_i_1 
       (.I0(S_AXI_ASIZE_Q[2]),
        .I1(access_fit_mi_side_q),
        .I2(\first_step_q[8]_i_2_n_0 ),
        .O(\first_step_q_reg[11] [8]));
  LUT6 #(
    .INIT(64'h7D9B8ACE8ACE9BDF)) 
    \first_step_q[8]_i_2 
       (.I0(\first_step_q[5]_i_2_n_0 ),
        .I1(\first_step_q[11]_i_2_n_0 ),
        .I2(din[3]),
        .I3(din[2]),
        .I4(din[0]),
        .I5(din[1]),
        .O(\first_step_q[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \first_step_q[9]_i_1 
       (.I0(\first_step_q[9]_i_2_n_0 ),
        .I1(S_AXI_ASIZE_Q[2]),
        .I2(access_fit_mi_side_q),
        .O(\first_step_q_reg[11] [9]));
  LUT6 #(
    .INIT(64'h1845454045404540)) 
    \first_step_q[9]_i_2 
       (.I0(\first_step_q[5]_i_2_n_0 ),
        .I1(din[3]),
        .I2(\first_step_q[11]_i_2_n_0 ),
        .I3(din[2]),
        .I4(din[0]),
        .I5(din[1]),
        .O(\first_step_q[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \fix_len_q[1]_i_1 
       (.I0(s_axi_awsize[1]),
        .I1(s_axi_awsize[2]),
        .I2(s_axi_awsize[0]),
        .O(fix_len[1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fix_len_q[2]_i_1 
       (.I0(s_axi_awsize[1]),
        .I1(s_axi_awsize[2]),
        .O(fix_len[2]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \fix_len_q[3]_i_1 
       (.I0(s_axi_awsize[2]),
        .I1(s_axi_awsize[1]),
        .I2(s_axi_awsize[0]),
        .O(\fix_len_q[3]_i_1_n_0 ));
  FDRE \fix_len_q_reg[0] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awsize[2]),
        .Q(fix_len_q[0]),
        .R(SR));
  FDRE \fix_len_q_reg[1] 
       (.C(out),
        .CE(s_axi_awready),
        .D(fix_len[1]),
        .Q(fix_len_q[1]),
        .R(SR));
  FDRE \fix_len_q_reg[2] 
       (.C(out),
        .CE(s_axi_awready),
        .D(fix_len[2]),
        .Q(fix_len_q[2]),
        .R(SR));
  FDRE \fix_len_q_reg[3] 
       (.C(out),
        .CE(s_axi_awready),
        .D(\fix_len_q[3]_i_1_n_0 ),
        .Q(fix_len_q[3]),
        .R(SR));
  LUT3 #(
    .INIT(8'h10)) 
    fix_need_to_split_q_i_1
       (.I0(s_axi_awburst[1]),
        .I1(s_axi_awburst[0]),
        .I2(s_axi_awsize[2]),
        .O(fix_need_to_split_q_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    fix_need_to_split_q_reg
       (.C(out),
        .CE(s_axi_awready),
        .D(fix_need_to_split_q_i_1_n_0),
        .Q(fix_need_to_split_q),
        .R(SR));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    incr_need_to_split_q_i_1
       (.I0(access_is_incr),
        .I1(din[7]),
        .I2(din[4]),
        .I3(din[5]),
        .I4(din[6]),
        .O(incr_need_to_split));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    incr_need_to_split_q_i_1__1
       (.I0(s_axi_awburst[1]),
        .I1(s_axi_awburst[0]),
        .I2(\num_transactions_q[1]_i_1_n_0 ),
        .I3(num_transactions[2]),
        .I4(num_transactions[3]),
        .I5(\num_transactions_q[0]_i_1_n_0 ),
        .O(incr_need_to_split_0));
  FDRE #(
    .INIT(1'b0)) 
    incr_need_to_split_q_reg
       (.C(out),
        .CE(s_axi_awready),
        .D(incr_need_to_split_0),
        .Q(incr_need_to_split_q),
        .R(SR));
  CARRY4 last_incr_split0_carry
       (.CI(1'b0),
        .CO({NLW_last_incr_split0_carry_CO_UNCONNECTED[3],last_incr_split0,last_incr_split0_carry_n_2,last_incr_split0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_incr_split0_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,\USE_B_CHANNEL.cmd_b_queue_n_14 ,\USE_B_CHANNEL.cmd_b_queue_n_15 ,\USE_B_CHANNEL.cmd_b_queue_n_16 }));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    legal_wrap_len_q_i_1
       (.I0(legal_wrap_len_q_i_2_n_0),
        .I1(legal_wrap_len_q_i_3_n_0),
        .I2(s_axi_awsize[2]),
        .O(legal_wrap_len_q_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    legal_wrap_len_q_i_2
       (.I0(s_axi_awlen[7]),
        .I1(s_axi_awlen[6]),
        .I2(s_axi_awlen[4]),
        .I3(s_axi_awlen[3]),
        .I4(s_axi_awlen[5]),
        .O(legal_wrap_len_q_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h05075757)) 
    legal_wrap_len_q_i_3
       (.I0(s_axi_awsize[1]),
        .I1(s_axi_awlen[1]),
        .I2(s_axi_awlen[2]),
        .I3(s_axi_awlen[0]),
        .I4(s_axi_awsize[0]),
        .O(legal_wrap_len_q_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    legal_wrap_len_q_reg
       (.C(out),
        .CE(s_axi_awready),
        .D(legal_wrap_len_q_i_1_n_0),
        .Q(legal_wrap_len_q),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \masked_addr_q[0]_i_1__0 
       (.I0(s_axi_awaddr[0]),
        .I1(s_axi_awsize[1]),
        .I2(s_axi_awsize[2]),
        .I3(s_axi_awlen[0]),
        .I4(s_axi_awsize[0]),
        .O(masked_addr[0]));
  LUT6 #(
    .INIT(64'h00002AAAAAAA2AAA)) 
    \masked_addr_q[10]_i_1 
       (.I0(s_axi_awaddr[10]),
        .I1(s_axi_awsize[1]),
        .I2(s_axi_awsize[0]),
        .I3(s_axi_awlen[7]),
        .I4(s_axi_awsize[2]),
        .I5(\masked_addr_q[10]_i_2_n_0 ),
        .O(masked_addr[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \masked_addr_q[10]_i_2 
       (.I0(s_axi_awlen[3]),
        .I1(s_axi_awlen[4]),
        .I2(s_axi_awsize[1]),
        .I3(s_axi_awlen[5]),
        .I4(s_axi_awsize[0]),
        .I5(s_axi_awlen[6]),
        .O(\masked_addr_q[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \masked_addr_q[11]_i_1 
       (.I0(s_axi_awaddr[11]),
        .I1(\num_transactions_q[0]_i_1_n_0 ),
        .O(masked_addr[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \masked_addr_q[12]_i_1 
       (.I0(s_axi_awaddr[12]),
        .I1(\num_transactions_q[1]_i_1_n_0 ),
        .O(masked_addr[12]));
  LUT6 #(
    .INIT(64'h202AAAAAAAAAAAAA)) 
    \masked_addr_q[13]_i_1 
       (.I0(s_axi_awaddr[13]),
        .I1(s_axi_awlen[6]),
        .I2(s_axi_awsize[0]),
        .I3(s_axi_awlen[7]),
        .I4(s_axi_awsize[1]),
        .I5(s_axi_awsize[2]),
        .O(masked_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \masked_addr_q[14]_i_1 
       (.I0(s_axi_awaddr[14]),
        .I1(s_axi_awsize[0]),
        .I2(s_axi_awlen[7]),
        .I3(s_axi_awsize[1]),
        .I4(s_axi_awsize[2]),
        .O(masked_addr[14]));
  LUT6 #(
    .INIT(64'h0002000000020202)) 
    \masked_addr_q[1]_i_1__0 
       (.I0(s_axi_awaddr[1]),
        .I1(s_axi_awsize[1]),
        .I2(s_axi_awsize[2]),
        .I3(s_axi_awlen[0]),
        .I4(s_axi_awsize[0]),
        .I5(s_axi_awlen[1]),
        .O(masked_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \masked_addr_q[2]_i_1 
       (.I0(s_axi_awaddr[2]),
        .I1(\masked_addr_q[6]_i_2_n_0 ),
        .I2(s_axi_awsize[2]),
        .O(masked_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \masked_addr_q[3]_i_1 
       (.I0(s_axi_awaddr[3]),
        .I1(\masked_addr_q[7]_i_3_n_0 ),
        .I2(s_axi_awsize[2]),
        .O(masked_addr[3]));
  LUT6 #(
    .INIT(64'h02020202020202A2)) 
    \masked_addr_q[4]_i_1 
       (.I0(s_axi_awaddr[4]),
        .I1(\masked_addr_q[8]_i_3_n_0 ),
        .I2(s_axi_awsize[2]),
        .I3(s_axi_awlen[0]),
        .I4(s_axi_awsize[0]),
        .I5(s_axi_awsize[1]),
        .O(masked_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \masked_addr_q[5]_i_1 
       (.I0(s_axi_awaddr[5]),
        .I1(cmd_mask_i[5]),
        .O(masked_addr[5]));
  LUT6 #(
    .INIT(64'hFEAEFFFFFEAE0000)) 
    \masked_addr_q[5]_i_2 
       (.I0(s_axi_awsize[1]),
        .I1(s_axi_awlen[1]),
        .I2(s_axi_awsize[0]),
        .I3(s_axi_awlen[0]),
        .I4(s_axi_awsize[2]),
        .I5(\masked_addr_q[9]_i_2_n_0 ),
        .O(cmd_mask_i[5]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \masked_addr_q[6]_i_1 
       (.I0(s_axi_awaddr[6]),
        .I1(\masked_addr_q[10]_i_2_n_0 ),
        .I2(s_axi_awsize[2]),
        .I3(\masked_addr_q[6]_i_2_n_0 ),
        .O(masked_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    \masked_addr_q[6]_i_2 
       (.I0(s_axi_awlen[0]),
        .I1(s_axi_awsize[1]),
        .I2(s_axi_awlen[1]),
        .I3(s_axi_awsize[0]),
        .I4(s_axi_awlen[2]),
        .O(\masked_addr_q[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \masked_addr_q[7]_i_1 
       (.I0(s_axi_awaddr[7]),
        .I1(\masked_addr_q[7]_i_2_n_0 ),
        .I2(s_axi_awsize[2]),
        .I3(\masked_addr_q[7]_i_3_n_0 ),
        .O(masked_addr[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \masked_addr_q[7]_i_2 
       (.I0(s_axi_awlen[4]),
        .I1(s_axi_awlen[5]),
        .I2(s_axi_awsize[1]),
        .I3(s_axi_awlen[6]),
        .I4(s_axi_awsize[0]),
        .I5(s_axi_awlen[7]),
        .O(\masked_addr_q[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \masked_addr_q[7]_i_3 
       (.I0(s_axi_awlen[0]),
        .I1(s_axi_awlen[1]),
        .I2(s_axi_awsize[1]),
        .I3(s_axi_awlen[2]),
        .I4(s_axi_awsize[0]),
        .I5(s_axi_awlen[3]),
        .O(\masked_addr_q[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \masked_addr_q[8]_i_1 
       (.I0(s_axi_awaddr[8]),
        .I1(\masked_addr_q[8]_i_2_n_0 ),
        .I2(s_axi_awsize[2]),
        .I3(\masked_addr_q[8]_i_3_n_0 ),
        .O(masked_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \masked_addr_q[8]_i_2 
       (.I0(s_axi_awlen[5]),
        .I1(s_axi_awlen[6]),
        .I2(s_axi_awsize[1]),
        .I3(s_axi_awsize[0]),
        .I4(s_axi_awlen[7]),
        .O(\masked_addr_q[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \masked_addr_q[8]_i_3 
       (.I0(s_axi_awlen[1]),
        .I1(s_axi_awlen[2]),
        .I2(s_axi_awsize[1]),
        .I3(s_axi_awlen[3]),
        .I4(s_axi_awsize[0]),
        .I5(s_axi_awlen[4]),
        .O(\masked_addr_q[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h002AAA2A)) 
    \masked_addr_q[9]_i_1 
       (.I0(s_axi_awaddr[9]),
        .I1(s_axi_awsize[1]),
        .I2(\num_transactions_q[0]_i_2_n_0 ),
        .I3(s_axi_awsize[2]),
        .I4(\masked_addr_q[9]_i_2_n_0 ),
        .O(masked_addr[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \masked_addr_q[9]_i_2 
       (.I0(s_axi_awlen[2]),
        .I1(s_axi_awlen[3]),
        .I2(s_axi_awsize[1]),
        .I3(s_axi_awlen[4]),
        .I4(s_axi_awsize[0]),
        .I5(s_axi_awlen[5]),
        .O(\masked_addr_q[9]_i_2_n_0 ));
  FDRE \masked_addr_q_reg[0] 
       (.C(out),
        .CE(s_axi_awready),
        .D(masked_addr[0]),
        .Q(masked_addr_q[0]),
        .R(SR));
  FDRE \masked_addr_q_reg[10] 
       (.C(out),
        .CE(s_axi_awready),
        .D(masked_addr[10]),
        .Q(masked_addr_q[10]),
        .R(SR));
  FDRE \masked_addr_q_reg[11] 
       (.C(out),
        .CE(s_axi_awready),
        .D(masked_addr[11]),
        .Q(masked_addr_q[11]),
        .R(SR));
  FDRE \masked_addr_q_reg[12] 
       (.C(out),
        .CE(s_axi_awready),
        .D(masked_addr[12]),
        .Q(masked_addr_q[12]),
        .R(SR));
  FDRE \masked_addr_q_reg[13] 
       (.C(out),
        .CE(s_axi_awready),
        .D(masked_addr[13]),
        .Q(masked_addr_q[13]),
        .R(SR));
  FDRE \masked_addr_q_reg[14] 
       (.C(out),
        .CE(s_axi_awready),
        .D(masked_addr[14]),
        .Q(masked_addr_q[14]),
        .R(SR));
  FDRE \masked_addr_q_reg[15] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[15]),
        .Q(masked_addr_q[15]),
        .R(SR));
  FDRE \masked_addr_q_reg[16] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[16]),
        .Q(masked_addr_q[16]),
        .R(SR));
  FDRE \masked_addr_q_reg[17] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[17]),
        .Q(masked_addr_q[17]),
        .R(SR));
  FDRE \masked_addr_q_reg[18] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[18]),
        .Q(masked_addr_q[18]),
        .R(SR));
  FDRE \masked_addr_q_reg[19] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[19]),
        .Q(masked_addr_q[19]),
        .R(SR));
  FDRE \masked_addr_q_reg[1] 
       (.C(out),
        .CE(s_axi_awready),
        .D(masked_addr[1]),
        .Q(masked_addr_q[1]),
        .R(SR));
  FDRE \masked_addr_q_reg[20] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[20]),
        .Q(masked_addr_q[20]),
        .R(SR));
  FDRE \masked_addr_q_reg[21] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[21]),
        .Q(masked_addr_q[21]),
        .R(SR));
  FDRE \masked_addr_q_reg[22] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[22]),
        .Q(masked_addr_q[22]),
        .R(SR));
  FDRE \masked_addr_q_reg[23] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[23]),
        .Q(masked_addr_q[23]),
        .R(SR));
  FDRE \masked_addr_q_reg[24] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[24]),
        .Q(masked_addr_q[24]),
        .R(SR));
  FDRE \masked_addr_q_reg[25] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[25]),
        .Q(masked_addr_q[25]),
        .R(SR));
  FDRE \masked_addr_q_reg[26] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[26]),
        .Q(masked_addr_q[26]),
        .R(SR));
  FDRE \masked_addr_q_reg[27] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[27]),
        .Q(masked_addr_q[27]),
        .R(SR));
  FDRE \masked_addr_q_reg[28] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[28]),
        .Q(masked_addr_q[28]),
        .R(SR));
  FDRE \masked_addr_q_reg[29] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[29]),
        .Q(masked_addr_q[29]),
        .R(SR));
  FDRE \masked_addr_q_reg[2] 
       (.C(out),
        .CE(s_axi_awready),
        .D(masked_addr[2]),
        .Q(masked_addr_q[2]),
        .R(SR));
  FDRE \masked_addr_q_reg[30] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[30]),
        .Q(masked_addr_q[30]),
        .R(SR));
  FDRE \masked_addr_q_reg[31] 
       (.C(out),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[31]),
        .Q(masked_addr_q[31]),
        .R(SR));
  FDRE \masked_addr_q_reg[3] 
       (.C(out),
        .CE(s_axi_awready),
        .D(masked_addr[3]),
        .Q(masked_addr_q[3]),
        .R(SR));
  FDRE \masked_addr_q_reg[4] 
       (.C(out),
        .CE(s_axi_awready),
        .D(masked_addr[4]),
        .Q(masked_addr_q[4]),
        .R(SR));
  FDRE \masked_addr_q_reg[5] 
       (.C(out),
        .CE(s_axi_awready),
        .D(masked_addr[5]),
        .Q(masked_addr_q[5]),
        .R(SR));
  FDRE \masked_addr_q_reg[6] 
       (.C(out),
        .CE(s_axi_awready),
        .D(masked_addr[6]),
        .Q(masked_addr_q[6]),
        .R(SR));
  FDRE \masked_addr_q_reg[7] 
       (.C(out),
        .CE(s_axi_awready),
        .D(masked_addr[7]),
        .Q(masked_addr_q[7]),
        .R(SR));
  FDRE \masked_addr_q_reg[8] 
       (.C(out),
        .CE(s_axi_awready),
        .D(masked_addr[8]),
        .Q(masked_addr_q[8]),
        .R(SR));
  FDRE \masked_addr_q_reg[9] 
       (.C(out),
        .CE(s_axi_awready),
        .D(masked_addr[9]),
        .Q(masked_addr_q[9]),
        .R(SR));
  CARRY4 next_mi_addr0_carry
       (.CI(1'b0),
        .CO({next_mi_addr0_carry_n_0,next_mi_addr0_carry_n_1,next_mi_addr0_carry_n_2,next_mi_addr0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,next_mi_addr0_carry_i_1_n_0,1'b0}),
        .O({next_mi_addr0_carry_n_4,next_mi_addr0_carry_n_5,next_mi_addr0_carry_n_6,next_mi_addr0_carry_n_7}),
        .S({next_mi_addr0_carry_i_2_n_0,next_mi_addr0_carry_i_3_n_0,next_mi_addr0_carry_i_4_n_0,next_mi_addr0_carry_i_5_n_0}));
  CARRY4 next_mi_addr0_carry__0
       (.CI(next_mi_addr0_carry_n_0),
        .CO({next_mi_addr0_carry__0_n_0,next_mi_addr0_carry__0_n_1,next_mi_addr0_carry__0_n_2,next_mi_addr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({next_mi_addr0_carry__0_n_4,next_mi_addr0_carry__0_n_5,next_mi_addr0_carry__0_n_6,next_mi_addr0_carry__0_n_7}),
        .S({next_mi_addr0_carry__0_i_1_n_0,next_mi_addr0_carry__0_i_2_n_0,next_mi_addr0_carry__0_i_3_n_0,next_mi_addr0_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__0_i_1
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[17] ),
        .I1(cmd_queue_n_21),
        .I2(masked_addr_q[17]),
        .I3(cmd_queue_n_22),
        .I4(next_mi_addr[17]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__0_i_2
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[16] ),
        .I1(cmd_queue_n_21),
        .I2(masked_addr_q[16]),
        .I3(cmd_queue_n_22),
        .I4(next_mi_addr[16]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__0_i_3
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[15] ),
        .I1(cmd_queue_n_21),
        .I2(masked_addr_q[15]),
        .I3(cmd_queue_n_22),
        .I4(next_mi_addr[15]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__0_i_4
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[14] ),
        .I1(cmd_queue_n_21),
        .I2(masked_addr_q[14]),
        .I3(cmd_queue_n_22),
        .I4(next_mi_addr[14]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__0_i_4_n_0));
  CARRY4 next_mi_addr0_carry__1
       (.CI(next_mi_addr0_carry__0_n_0),
        .CO({next_mi_addr0_carry__1_n_0,next_mi_addr0_carry__1_n_1,next_mi_addr0_carry__1_n_2,next_mi_addr0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({next_mi_addr0_carry__1_n_4,next_mi_addr0_carry__1_n_5,next_mi_addr0_carry__1_n_6,next_mi_addr0_carry__1_n_7}),
        .S({next_mi_addr0_carry__1_i_1_n_0,next_mi_addr0_carry__1_i_2_n_0,next_mi_addr0_carry__1_i_3_n_0,next_mi_addr0_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__1_i_1
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[21] ),
        .I1(cmd_queue_n_21),
        .I2(masked_addr_q[21]),
        .I3(cmd_queue_n_22),
        .I4(next_mi_addr[21]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__1_i_2
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[20] ),
        .I1(cmd_queue_n_21),
        .I2(masked_addr_q[20]),
        .I3(cmd_queue_n_22),
        .I4(next_mi_addr[20]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__1_i_3
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[19] ),
        .I1(cmd_queue_n_21),
        .I2(masked_addr_q[19]),
        .I3(cmd_queue_n_22),
        .I4(next_mi_addr[19]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__1_i_4
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[18] ),
        .I1(cmd_queue_n_21),
        .I2(masked_addr_q[18]),
        .I3(cmd_queue_n_22),
        .I4(next_mi_addr[18]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__1_i_4_n_0));
  CARRY4 next_mi_addr0_carry__2
       (.CI(next_mi_addr0_carry__1_n_0),
        .CO({next_mi_addr0_carry__2_n_0,next_mi_addr0_carry__2_n_1,next_mi_addr0_carry__2_n_2,next_mi_addr0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({next_mi_addr0_carry__2_n_4,next_mi_addr0_carry__2_n_5,next_mi_addr0_carry__2_n_6,next_mi_addr0_carry__2_n_7}),
        .S({next_mi_addr0_carry__2_i_1_n_0,next_mi_addr0_carry__2_i_2_n_0,next_mi_addr0_carry__2_i_3_n_0,next_mi_addr0_carry__2_i_4_n_0}));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__2_i_1
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[25] ),
        .I1(cmd_queue_n_21),
        .I2(masked_addr_q[25]),
        .I3(cmd_queue_n_22),
        .I4(next_mi_addr[25]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__2_i_2
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[24] ),
        .I1(cmd_queue_n_21),
        .I2(masked_addr_q[24]),
        .I3(cmd_queue_n_22),
        .I4(next_mi_addr[24]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__2_i_3
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[23] ),
        .I1(cmd_queue_n_21),
        .I2(masked_addr_q[23]),
        .I3(cmd_queue_n_22),
        .I4(next_mi_addr[23]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__2_i_4
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[22] ),
        .I1(cmd_queue_n_21),
        .I2(masked_addr_q[22]),
        .I3(cmd_queue_n_22),
        .I4(next_mi_addr[22]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__2_i_4_n_0));
  CARRY4 next_mi_addr0_carry__3
       (.CI(next_mi_addr0_carry__2_n_0),
        .CO({next_mi_addr0_carry__3_n_0,next_mi_addr0_carry__3_n_1,next_mi_addr0_carry__3_n_2,next_mi_addr0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({next_mi_addr0_carry__3_n_4,next_mi_addr0_carry__3_n_5,next_mi_addr0_carry__3_n_6,next_mi_addr0_carry__3_n_7}),
        .S({next_mi_addr0_carry__3_i_1_n_0,next_mi_addr0_carry__3_i_2_n_0,next_mi_addr0_carry__3_i_3_n_0,next_mi_addr0_carry__3_i_4_n_0}));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__3_i_1
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[29] ),
        .I1(cmd_queue_n_21),
        .I2(masked_addr_q[29]),
        .I3(cmd_queue_n_22),
        .I4(next_mi_addr[29]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__3_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__3_i_2
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[28] ),
        .I1(cmd_queue_n_21),
        .I2(masked_addr_q[28]),
        .I3(cmd_queue_n_22),
        .I4(next_mi_addr[28]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__3_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__3_i_3
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[27] ),
        .I1(cmd_queue_n_21),
        .I2(masked_addr_q[27]),
        .I3(cmd_queue_n_22),
        .I4(next_mi_addr[27]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__3_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__3_i_4
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[26] ),
        .I1(cmd_queue_n_21),
        .I2(masked_addr_q[26]),
        .I3(cmd_queue_n_22),
        .I4(next_mi_addr[26]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__3_i_4_n_0));
  CARRY4 next_mi_addr0_carry__4
       (.CI(next_mi_addr0_carry__3_n_0),
        .CO({NLW_next_mi_addr0_carry__4_CO_UNCONNECTED[3:1],next_mi_addr0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_next_mi_addr0_carry__4_O_UNCONNECTED[3:2],next_mi_addr0_carry__4_n_6,next_mi_addr0_carry__4_n_7}),
        .S({1'b0,1'b0,next_mi_addr0_carry__4_i_1_n_0,next_mi_addr0_carry__4_i_2_n_0}));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__4_i_1
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[31] ),
        .I1(cmd_queue_n_21),
        .I2(masked_addr_q[31]),
        .I3(cmd_queue_n_22),
        .I4(next_mi_addr[31]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__4_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__4_i_2
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[30] ),
        .I1(cmd_queue_n_21),
        .I2(masked_addr_q[30]),
        .I3(cmd_queue_n_22),
        .I4(next_mi_addr[30]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__4_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry_i_1
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[11] ),
        .I1(cmd_queue_n_21),
        .I2(masked_addr_q[11]),
        .I3(cmd_queue_n_22),
        .I4(next_mi_addr[11]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry_i_2
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[13] ),
        .I1(cmd_queue_n_21),
        .I2(masked_addr_q[13]),
        .I3(cmd_queue_n_22),
        .I4(next_mi_addr[13]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry_i_3
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[12] ),
        .I1(cmd_queue_n_21),
        .I2(masked_addr_q[12]),
        .I3(cmd_queue_n_22),
        .I4(next_mi_addr[12]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h757F7575757F7F7F)) 
    next_mi_addr0_carry_i_4
       (.I0(\split_addr_mask_q_reg_n_0_[31] ),
        .I1(next_mi_addr[11]),
        .I2(cmd_queue_n_22),
        .I3(masked_addr_q[11]),
        .I4(cmd_queue_n_21),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[11] ),
        .O(next_mi_addr0_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry_i_5
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[10] ),
        .I1(cmd_queue_n_21),
        .I2(masked_addr_q[10]),
        .I3(cmd_queue_n_22),
        .I4(next_mi_addr[10]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'hAAAA8A8000008A80)) 
    \next_mi_addr[3]_i_1 
       (.I0(\split_addr_mask_q_reg_n_0_[3] ),
        .I1(masked_addr_q[3]),
        .I2(cmd_queue_n_21),
        .I3(\S_AXI_AADDR_Q_reg_n_0_[3] ),
        .I4(cmd_queue_n_22),
        .I5(next_mi_addr[3]),
        .O(pre_mi_addr[3]));
  LUT6 #(
    .INIT(64'hA280A2A2A2808080)) 
    \next_mi_addr[4]_i_1 
       (.I0(\split_addr_mask_q_reg_n_0_[4] ),
        .I1(cmd_queue_n_22),
        .I2(next_mi_addr[4]),
        .I3(masked_addr_q[4]),
        .I4(cmd_queue_n_21),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[4] ),
        .O(pre_mi_addr[4]));
  LUT6 #(
    .INIT(64'hA280A2A2A2808080)) 
    \next_mi_addr[5]_i_1 
       (.I0(\split_addr_mask_q_reg_n_0_[5] ),
        .I1(cmd_queue_n_22),
        .I2(next_mi_addr[5]),
        .I3(masked_addr_q[5]),
        .I4(cmd_queue_n_21),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[5] ),
        .O(pre_mi_addr[5]));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \next_mi_addr[6]_i_1 
       (.I0(\split_addr_mask_q_reg_n_0_[6] ),
        .I1(\S_AXI_AADDR_Q_reg_n_0_[6] ),
        .I2(cmd_queue_n_21),
        .I3(masked_addr_q[6]),
        .I4(cmd_queue_n_22),
        .I5(next_mi_addr[6]),
        .O(pre_mi_addr[6]));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \next_mi_addr[7]_i_1 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[7] ),
        .I1(cmd_queue_n_21),
        .I2(masked_addr_q[7]),
        .I3(cmd_queue_n_22),
        .I4(next_mi_addr[7]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(\next_mi_addr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \next_mi_addr[8]_i_1 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[8] ),
        .I1(cmd_queue_n_21),
        .I2(masked_addr_q[8]),
        .I3(cmd_queue_n_22),
        .I4(next_mi_addr[8]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(\next_mi_addr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \next_mi_addr[9]_i_1 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[9] ),
        .I1(cmd_queue_n_21),
        .I2(masked_addr_q[9]),
        .I3(cmd_queue_n_22),
        .I4(next_mi_addr[9]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(\next_mi_addr[9]_i_1_n_0 ));
  FDRE \next_mi_addr_reg[10] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry_n_7),
        .Q(next_mi_addr[10]),
        .R(SR));
  FDRE \next_mi_addr_reg[11] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry_n_6),
        .Q(next_mi_addr[11]),
        .R(SR));
  FDRE \next_mi_addr_reg[12] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry_n_5),
        .Q(next_mi_addr[12]),
        .R(SR));
  FDRE \next_mi_addr_reg[13] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry_n_4),
        .Q(next_mi_addr[13]),
        .R(SR));
  FDRE \next_mi_addr_reg[14] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry__0_n_7),
        .Q(next_mi_addr[14]),
        .R(SR));
  FDRE \next_mi_addr_reg[15] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry__0_n_6),
        .Q(next_mi_addr[15]),
        .R(SR));
  FDRE \next_mi_addr_reg[16] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry__0_n_5),
        .Q(next_mi_addr[16]),
        .R(SR));
  FDRE \next_mi_addr_reg[17] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry__0_n_4),
        .Q(next_mi_addr[17]),
        .R(SR));
  FDRE \next_mi_addr_reg[18] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry__1_n_7),
        .Q(next_mi_addr[18]),
        .R(SR));
  FDRE \next_mi_addr_reg[19] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry__1_n_6),
        .Q(next_mi_addr[19]),
        .R(SR));
  FDRE \next_mi_addr_reg[20] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry__1_n_5),
        .Q(next_mi_addr[20]),
        .R(SR));
  FDRE \next_mi_addr_reg[21] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry__1_n_4),
        .Q(next_mi_addr[21]),
        .R(SR));
  FDRE \next_mi_addr_reg[22] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry__2_n_7),
        .Q(next_mi_addr[22]),
        .R(SR));
  FDRE \next_mi_addr_reg[23] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry__2_n_6),
        .Q(next_mi_addr[23]),
        .R(SR));
  FDRE \next_mi_addr_reg[24] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry__2_n_5),
        .Q(next_mi_addr[24]),
        .R(SR));
  FDRE \next_mi_addr_reg[25] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry__2_n_4),
        .Q(next_mi_addr[25]),
        .R(SR));
  FDRE \next_mi_addr_reg[26] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry__3_n_7),
        .Q(next_mi_addr[26]),
        .R(SR));
  FDRE \next_mi_addr_reg[27] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry__3_n_6),
        .Q(next_mi_addr[27]),
        .R(SR));
  FDRE \next_mi_addr_reg[28] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry__3_n_5),
        .Q(next_mi_addr[28]),
        .R(SR));
  FDRE \next_mi_addr_reg[29] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry__3_n_4),
        .Q(next_mi_addr[29]),
        .R(SR));
  FDRE \next_mi_addr_reg[30] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry__4_n_7),
        .Q(next_mi_addr[30]),
        .R(SR));
  FDRE \next_mi_addr_reg[31] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry__4_n_6),
        .Q(next_mi_addr[31]),
        .R(SR));
  FDRE \next_mi_addr_reg[3] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(pre_mi_addr[3]),
        .Q(next_mi_addr[3]),
        .R(SR));
  FDRE \next_mi_addr_reg[4] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(pre_mi_addr[4]),
        .Q(next_mi_addr[4]),
        .R(SR));
  FDRE \next_mi_addr_reg[5] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(pre_mi_addr[5]),
        .Q(next_mi_addr[5]),
        .R(SR));
  FDRE \next_mi_addr_reg[6] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(pre_mi_addr[6]),
        .Q(next_mi_addr[6]),
        .R(SR));
  FDRE \next_mi_addr_reg[7] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(\next_mi_addr[7]_i_1_n_0 ),
        .Q(next_mi_addr[7]),
        .R(SR));
  FDRE \next_mi_addr_reg[8] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(\next_mi_addr[8]_i_1_n_0 ),
        .Q(next_mi_addr[8]),
        .R(SR));
  FDRE \next_mi_addr_reg[9] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(\next_mi_addr[9]_i_1_n_0 ),
        .Q(next_mi_addr[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hEEE222E200000000)) 
    \num_transactions_q[0]_i_1 
       (.I0(\num_transactions_q[0]_i_2_n_0 ),
        .I1(s_axi_awsize[1]),
        .I2(s_axi_awlen[5]),
        .I3(s_axi_awsize[0]),
        .I4(s_axi_awlen[4]),
        .I5(s_axi_awsize[2]),
        .O(\num_transactions_q[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \num_transactions_q[0]_i_2 
       (.I0(s_axi_awlen[6]),
        .I1(s_axi_awsize[0]),
        .I2(s_axi_awlen[7]),
        .O(\num_transactions_q[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \num_transactions_q[1]_i_1 
       (.I0(s_axi_awlen[7]),
        .I1(s_axi_awsize[0]),
        .I2(s_axi_awsize[1]),
        .I3(s_axi_awlen[6]),
        .I4(s_axi_awlen[5]),
        .I5(s_axi_awsize[2]),
        .O(\num_transactions_q[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h88800080)) 
    \num_transactions_q[2]_i_1 
       (.I0(s_axi_awsize[2]),
        .I1(s_axi_awsize[1]),
        .I2(s_axi_awlen[7]),
        .I3(s_axi_awsize[0]),
        .I4(s_axi_awlen[6]),
        .O(num_transactions[2]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \num_transactions_q[3]_i_1 
       (.I0(s_axi_awsize[2]),
        .I1(s_axi_awsize[1]),
        .I2(s_axi_awlen[7]),
        .I3(s_axi_awsize[0]),
        .O(num_transactions[3]));
  FDRE \num_transactions_q_reg[0] 
       (.C(out),
        .CE(s_axi_awready),
        .D(\num_transactions_q[0]_i_1_n_0 ),
        .Q(\num_transactions_q_reg_n_0_[0] ),
        .R(SR));
  FDRE \num_transactions_q_reg[1] 
       (.C(out),
        .CE(s_axi_awready),
        .D(\num_transactions_q[1]_i_1_n_0 ),
        .Q(\num_transactions_q_reg_n_0_[1] ),
        .R(SR));
  FDRE \num_transactions_q_reg[2] 
       (.C(out),
        .CE(s_axi_awready),
        .D(num_transactions[2]),
        .Q(\num_transactions_q_reg_n_0_[2] ),
        .R(SR));
  FDRE \num_transactions_q_reg[3] 
       (.C(out),
        .CE(s_axi_awready),
        .D(num_transactions[3]),
        .Q(\num_transactions_q_reg_n_0_[3] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \pushed_commands[0]_i_1__1 
       (.I0(pushed_commands_reg__0[0]),
        .O(\pushed_commands[0]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pushed_commands[1]_i_1__1 
       (.I0(pushed_commands_reg__0[1]),
        .I1(pushed_commands_reg__0[0]),
        .O(p_0_in[1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \pushed_commands[2]_i_1__1 
       (.I0(pushed_commands_reg__0[2]),
        .I1(pushed_commands_reg__0[0]),
        .I2(pushed_commands_reg__0[1]),
        .O(p_0_in[2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \pushed_commands[3]_i_1__1 
       (.I0(pushed_commands_reg__0[3]),
        .I1(pushed_commands_reg__0[2]),
        .I2(pushed_commands_reg__0[1]),
        .I3(pushed_commands_reg__0[0]),
        .O(p_0_in[3]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \pushed_commands[4]_i_1 
       (.I0(pushed_commands_reg__0[4]),
        .I1(pushed_commands_reg__0[0]),
        .I2(pushed_commands_reg__0[1]),
        .I3(pushed_commands_reg__0[2]),
        .I4(pushed_commands_reg__0[3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \pushed_commands[5]_i_1 
       (.I0(pushed_commands_reg__0[5]),
        .I1(pushed_commands_reg__0[3]),
        .I2(pushed_commands_reg__0[2]),
        .I3(pushed_commands_reg__0[1]),
        .I4(pushed_commands_reg__0[0]),
        .I5(pushed_commands_reg__0[4]),
        .O(p_0_in[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \pushed_commands[6]_i_1 
       (.I0(pushed_commands_reg__0[6]),
        .I1(\pushed_commands[7]_i_3_n_0 ),
        .O(p_0_in[6]));
  LUT2 #(
    .INIT(4'hB)) 
    \pushed_commands[7]_i_1 
       (.I0(s_axi_awready),
        .I1(s_axi_aresetn),
        .O(\pushed_commands[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \pushed_commands[7]_i_2 
       (.I0(pushed_commands_reg__0[7]),
        .I1(\pushed_commands[7]_i_3_n_0 ),
        .I2(pushed_commands_reg__0[6]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \pushed_commands[7]_i_3 
       (.I0(pushed_commands_reg__0[5]),
        .I1(pushed_commands_reg__0[3]),
        .I2(pushed_commands_reg__0[2]),
        .I3(pushed_commands_reg__0[1]),
        .I4(pushed_commands_reg__0[0]),
        .I5(pushed_commands_reg__0[4]),
        .O(\pushed_commands[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pushed_commands_reg[0] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(\pushed_commands[0]_i_1__1_n_0 ),
        .Q(pushed_commands_reg__0[0]),
        .R(\pushed_commands[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pushed_commands_reg[1] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(p_0_in[1]),
        .Q(pushed_commands_reg__0[1]),
        .R(\pushed_commands[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pushed_commands_reg[2] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(p_0_in[2]),
        .Q(pushed_commands_reg__0[2]),
        .R(\pushed_commands[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pushed_commands_reg[3] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(p_0_in[3]),
        .Q(pushed_commands_reg__0[3]),
        .R(\pushed_commands[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pushed_commands_reg[4] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(p_0_in[4]),
        .Q(pushed_commands_reg__0[4]),
        .R(\pushed_commands[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pushed_commands_reg[5] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(p_0_in[5]),
        .Q(pushed_commands_reg__0[5]),
        .R(\pushed_commands[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pushed_commands_reg[6] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(p_0_in[6]),
        .Q(pushed_commands_reg__0[6]),
        .R(\pushed_commands[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pushed_commands_reg[7] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(p_0_in[7]),
        .Q(pushed_commands_reg__0[7]),
        .R(\pushed_commands[7]_i_1_n_0 ));
  FDRE \queue_id_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(cmd_queue_n_41),
        .Q(s_axi_bid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h08)) 
    si_full_size_q_i_1
       (.I0(s_axi_awsize[2]),
        .I1(s_axi_awsize[1]),
        .I2(s_axi_awsize[0]),
        .O(si_full_size));
  FDRE #(
    .INIT(1'b0)) 
    si_full_size_q_reg
       (.C(out),
        .CE(s_axi_awready),
        .D(si_full_size),
        .Q(si_full_size_q),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \size_mask_q[0]_i_1 
       (.I0(S_AXI_ASIZE_Q[0]),
        .I1(access_fit_mi_side_q),
        .I2(S_AXI_ASIZE_Q[1]),
        .I3(S_AXI_ASIZE_Q[2]),
        .O(size_mask));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \size_mask_q[0]_i_1__1 
       (.I0(s_axi_awsize[2]),
        .I1(s_axi_awsize[1]),
        .I2(s_axi_awsize[0]),
        .O(size_mask_2[0]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \size_mask_q[1]_i_1 
       (.I0(S_AXI_ASIZE_Q[1]),
        .I1(access_fit_mi_side_q),
        .I2(S_AXI_ASIZE_Q[2]),
        .O(\size_mask_q_reg[6] [0]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \size_mask_q[1]_i_1__1 
       (.I0(s_axi_awsize[1]),
        .I1(s_axi_awsize[2]),
        .O(size_mask_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h0444)) 
    \size_mask_q[2]_i_1 
       (.I0(S_AXI_ASIZE_Q[2]),
        .I1(access_fit_mi_side_q),
        .I2(S_AXI_ASIZE_Q[0]),
        .I3(S_AXI_ASIZE_Q[1]),
        .O(\size_mask_q_reg[6] [1]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \size_mask_q[2]_i_1__1 
       (.I0(s_axi_awsize[2]),
        .I1(s_axi_awsize[1]),
        .I2(s_axi_awsize[0]),
        .O(\size_mask_q[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \size_mask_q[3]_i_1 
       (.I0(S_AXI_ASIZE_Q[2]),
        .I1(access_fit_mi_side_q),
        .O(\size_mask_q_reg[6] [2]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h1FFF)) 
    \size_mask_q[4]_i_1 
       (.I0(S_AXI_ASIZE_Q[0]),
        .I1(S_AXI_ASIZE_Q[1]),
        .I2(S_AXI_ASIZE_Q[2]),
        .I3(access_fit_mi_side_q),
        .O(\size_mask_q_reg[6] [3]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \size_mask_q[5]_i_1 
       (.I0(S_AXI_ASIZE_Q[1]),
        .I1(access_fit_mi_side_q),
        .I2(S_AXI_ASIZE_Q[2]),
        .O(\size_mask_q_reg[6] [4]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \size_mask_q[6]_i_1 
       (.I0(S_AXI_ASIZE_Q[0]),
        .I1(S_AXI_ASIZE_Q[2]),
        .I2(access_fit_mi_side_q),
        .I3(S_AXI_ASIZE_Q[1]),
        .O(\size_mask_q_reg[6] [5]));
  FDRE \size_mask_q_reg[0] 
       (.C(out),
        .CE(s_axi_awready),
        .D(size_mask_2[0]),
        .Q(size_mask_q[0]),
        .R(SR));
  FDRE \size_mask_q_reg[1] 
       (.C(out),
        .CE(s_axi_awready),
        .D(size_mask_2[1]),
        .Q(size_mask_q[1]),
        .R(SR));
  FDRE \size_mask_q_reg[2] 
       (.C(out),
        .CE(s_axi_awready),
        .D(\size_mask_q[2]_i_1__1_n_0 ),
        .Q(size_mask_q[2]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \split_addr_mask_q[3]_i_1 
       (.I0(s_axi_awsize[2]),
        .O(access_fit_mi_side));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h37)) 
    \split_addr_mask_q[4]_i_1 
       (.I0(s_axi_awsize[0]),
        .I1(s_axi_awsize[2]),
        .I2(s_axi_awsize[1]),
        .O(split_addr_mask[4]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \split_addr_mask_q[5]_i_1 
       (.I0(s_axi_awsize[2]),
        .I1(s_axi_awsize[1]),
        .O(split_addr_mask[5]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \split_addr_mask_q[6]_i_1 
       (.I0(s_axi_awsize[0]),
        .I1(s_axi_awsize[1]),
        .I2(s_axi_awsize[2]),
        .O(split_addr_mask[6]));
  FDRE \split_addr_mask_q_reg[31] 
       (.C(out),
        .CE(s_axi_awready),
        .D(1'b1),
        .Q(\split_addr_mask_q_reg_n_0_[31] ),
        .R(SR));
  FDRE \split_addr_mask_q_reg[3] 
       (.C(out),
        .CE(s_axi_awready),
        .D(access_fit_mi_side),
        .Q(\split_addr_mask_q_reg_n_0_[3] ),
        .R(SR));
  FDRE \split_addr_mask_q_reg[4] 
       (.C(out),
        .CE(s_axi_awready),
        .D(split_addr_mask[4]),
        .Q(\split_addr_mask_q_reg_n_0_[4] ),
        .R(SR));
  FDRE \split_addr_mask_q_reg[5] 
       (.C(out),
        .CE(s_axi_awready),
        .D(split_addr_mask[5]),
        .Q(\split_addr_mask_q_reg_n_0_[5] ),
        .R(SR));
  FDRE \split_addr_mask_q_reg[6] 
       (.C(out),
        .CE(s_axi_awready),
        .D(split_addr_mask[6]),
        .Q(\split_addr_mask_q_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    split_ongoing_reg
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(cmd_split_i),
        .Q(split_ongoing),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \unalignment_addr_q[0]_i_1 
       (.I0(s_axi_awsize[2]),
        .I1(s_axi_awaddr[3]),
        .O(unalignment_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \unalignment_addr_q[1]_i_1 
       (.I0(s_axi_awaddr[4]),
        .I1(s_axi_awsize[0]),
        .I2(s_axi_awsize[2]),
        .I3(s_axi_awsize[1]),
        .O(unalignment_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \unalignment_addr_q[2]_i_1 
       (.I0(s_axi_awaddr[5]),
        .I1(s_axi_awsize[2]),
        .I2(s_axi_awsize[1]),
        .O(unalignment_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \unalignment_addr_q[3]_i_1 
       (.I0(s_axi_awaddr[6]),
        .I1(s_axi_awsize[0]),
        .I2(s_axi_awsize[1]),
        .I3(s_axi_awsize[2]),
        .O(unalignment_addr[3]));
  FDRE \unalignment_addr_q_reg[0] 
       (.C(out),
        .CE(s_axi_awready),
        .D(unalignment_addr[0]),
        .Q(unalignment_addr_q[0]),
        .R(SR));
  FDRE \unalignment_addr_q_reg[1] 
       (.C(out),
        .CE(s_axi_awready),
        .D(unalignment_addr[1]),
        .Q(unalignment_addr_q[1]),
        .R(SR));
  FDRE \unalignment_addr_q_reg[2] 
       (.C(out),
        .CE(s_axi_awready),
        .D(unalignment_addr[2]),
        .Q(unalignment_addr_q[2]),
        .R(SR));
  FDRE \unalignment_addr_q_reg[3] 
       (.C(out),
        .CE(s_axi_awready),
        .D(unalignment_addr[3]),
        .Q(unalignment_addr_q[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h000000E0)) 
    wrap_need_to_split_q_i_1
       (.I0(wrap_need_to_split_q_i_2_n_0),
        .I1(wrap_need_to_split_q_i_3_n_0),
        .I2(s_axi_awburst[1]),
        .I3(s_axi_awburst[0]),
        .I4(legal_wrap_len_q_i_1_n_0),
        .O(wrap_need_to_split));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    wrap_need_to_split_q_i_2
       (.I0(s_axi_awaddr[9]),
        .I1(wrap_need_to_split_q_i_4_n_0),
        .I2(wrap_unaligned_len[7]),
        .I3(s_axi_awaddr[3]),
        .I4(cmd_mask_i[3]),
        .I5(wrap_unaligned_len[3]),
        .O(wrap_need_to_split_q_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    wrap_need_to_split_q_i_3
       (.I0(wrap_unaligned_len[4]),
        .I1(wrap_unaligned_len[5]),
        .I2(s_axi_awaddr[4]),
        .I3(cmd_mask_i[4]),
        .I4(s_axi_awaddr[5]),
        .I5(cmd_mask_i[5]),
        .O(wrap_need_to_split_q_i_3_n_0));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    wrap_need_to_split_q_i_4
       (.I0(\masked_addr_q[9]_i_2_n_0 ),
        .I1(s_axi_awsize[2]),
        .I2(s_axi_awlen[7]),
        .I3(s_axi_awsize[0]),
        .I4(s_axi_awlen[6]),
        .I5(s_axi_awsize[1]),
        .O(wrap_need_to_split_q_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wrap_need_to_split_q_i_5
       (.I0(s_axi_awsize[2]),
        .I1(\masked_addr_q[7]_i_3_n_0 ),
        .O(cmd_mask_i[3]));
  FDRE #(
    .INIT(1'b0)) 
    wrap_need_to_split_q_reg
       (.C(out),
        .CE(s_axi_awready),
        .D(wrap_need_to_split),
        .Q(wrap_need_to_split_q),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wrap_rest_len[0]_i_1 
       (.I0(wrap_unaligned_len_q[0]),
        .O(wrap_rest_len0[0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wrap_rest_len[1]_i_1 
       (.I0(wrap_unaligned_len_q[1]),
        .I1(wrap_unaligned_len_q[0]),
        .O(\wrap_rest_len[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \wrap_rest_len[2]_i_1 
       (.I0(wrap_unaligned_len_q[2]),
        .I1(wrap_unaligned_len_q[0]),
        .I2(wrap_unaligned_len_q[1]),
        .O(wrap_rest_len0[2]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \wrap_rest_len[3]_i_1 
       (.I0(wrap_unaligned_len_q[3]),
        .I1(wrap_unaligned_len_q[2]),
        .I2(wrap_unaligned_len_q[1]),
        .I3(wrap_unaligned_len_q[0]),
        .O(wrap_rest_len0[3]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \wrap_rest_len[4]_i_1 
       (.I0(wrap_unaligned_len_q[4]),
        .I1(wrap_unaligned_len_q[3]),
        .I2(wrap_unaligned_len_q[0]),
        .I3(wrap_unaligned_len_q[1]),
        .I4(wrap_unaligned_len_q[2]),
        .O(wrap_rest_len0[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \wrap_rest_len[5]_i_1 
       (.I0(wrap_unaligned_len_q[5]),
        .I1(wrap_unaligned_len_q[4]),
        .I2(wrap_unaligned_len_q[2]),
        .I3(wrap_unaligned_len_q[1]),
        .I4(wrap_unaligned_len_q[0]),
        .I5(wrap_unaligned_len_q[3]),
        .O(wrap_rest_len0[5]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wrap_rest_len[6]_i_1 
       (.I0(wrap_unaligned_len_q[6]),
        .I1(\wrap_rest_len[7]_i_2_n_0 ),
        .O(wrap_rest_len0[6]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \wrap_rest_len[7]_i_1 
       (.I0(wrap_unaligned_len_q[7]),
        .I1(wrap_unaligned_len_q[6]),
        .I2(\wrap_rest_len[7]_i_2_n_0 ),
        .O(wrap_rest_len0[7]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \wrap_rest_len[7]_i_2 
       (.I0(wrap_unaligned_len_q[4]),
        .I1(wrap_unaligned_len_q[2]),
        .I2(wrap_unaligned_len_q[1]),
        .I3(wrap_unaligned_len_q[0]),
        .I4(wrap_unaligned_len_q[3]),
        .I5(wrap_unaligned_len_q[5]),
        .O(\wrap_rest_len[7]_i_2_n_0 ));
  FDRE \wrap_rest_len_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(wrap_rest_len0[0]),
        .Q(wrap_rest_len[0]),
        .R(SR));
  FDRE \wrap_rest_len_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(\wrap_rest_len[1]_i_1_n_0 ),
        .Q(wrap_rest_len[1]),
        .R(SR));
  FDRE \wrap_rest_len_reg[2] 
       (.C(out),
        .CE(1'b1),
        .D(wrap_rest_len0[2]),
        .Q(wrap_rest_len[2]),
        .R(SR));
  FDRE \wrap_rest_len_reg[3] 
       (.C(out),
        .CE(1'b1),
        .D(wrap_rest_len0[3]),
        .Q(wrap_rest_len[3]),
        .R(SR));
  FDRE \wrap_rest_len_reg[4] 
       (.C(out),
        .CE(1'b1),
        .D(wrap_rest_len0[4]),
        .Q(wrap_rest_len[4]),
        .R(SR));
  FDRE \wrap_rest_len_reg[5] 
       (.C(out),
        .CE(1'b1),
        .D(wrap_rest_len0[5]),
        .Q(wrap_rest_len[5]),
        .R(SR));
  FDRE \wrap_rest_len_reg[6] 
       (.C(out),
        .CE(1'b1),
        .D(wrap_rest_len0[6]),
        .Q(wrap_rest_len[6]),
        .R(SR));
  FDRE \wrap_rest_len_reg[7] 
       (.C(out),
        .CE(1'b1),
        .D(wrap_rest_len0[7]),
        .Q(wrap_rest_len[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \wrap_unaligned_len_q[0]_i_1 
       (.I0(s_axi_awaddr[3]),
        .I1(\masked_addr_q[7]_i_3_n_0 ),
        .I2(s_axi_awsize[2]),
        .O(wrap_unaligned_len[0]));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A808)) 
    \wrap_unaligned_len_q[1]_i_1 
       (.I0(s_axi_awaddr[4]),
        .I1(\masked_addr_q[8]_i_3_n_0 ),
        .I2(s_axi_awsize[2]),
        .I3(s_axi_awlen[0]),
        .I4(s_axi_awsize[0]),
        .I5(s_axi_awsize[1]),
        .O(wrap_unaligned_len[1]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wrap_unaligned_len_q[2]_i_1 
       (.I0(s_axi_awaddr[5]),
        .I1(cmd_mask_i[5]),
        .O(wrap_unaligned_len[2]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \wrap_unaligned_len_q[3]_i_1 
       (.I0(s_axi_awaddr[6]),
        .I1(\masked_addr_q[10]_i_2_n_0 ),
        .I2(s_axi_awsize[2]),
        .I3(\masked_addr_q[6]_i_2_n_0 ),
        .O(wrap_unaligned_len[3]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \wrap_unaligned_len_q[4]_i_1 
       (.I0(s_axi_awaddr[7]),
        .I1(\masked_addr_q[7]_i_2_n_0 ),
        .I2(s_axi_awsize[2]),
        .I3(\masked_addr_q[7]_i_3_n_0 ),
        .O(wrap_unaligned_len[4]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \wrap_unaligned_len_q[5]_i_1 
       (.I0(s_axi_awaddr[8]),
        .I1(\masked_addr_q[8]_i_2_n_0 ),
        .I2(s_axi_awsize[2]),
        .I3(\masked_addr_q[8]_i_3_n_0 ),
        .O(wrap_unaligned_len[5]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hAA800080)) 
    \wrap_unaligned_len_q[6]_i_1 
       (.I0(s_axi_awaddr[9]),
        .I1(s_axi_awsize[1]),
        .I2(\num_transactions_q[0]_i_2_n_0 ),
        .I3(s_axi_awsize[2]),
        .I4(\masked_addr_q[9]_i_2_n_0 ),
        .O(wrap_unaligned_len[6]));
  LUT6 #(
    .INIT(64'hAAAA800000008000)) 
    \wrap_unaligned_len_q[7]_i_1 
       (.I0(s_axi_awaddr[10]),
        .I1(s_axi_awsize[1]),
        .I2(s_axi_awsize[0]),
        .I3(s_axi_awlen[7]),
        .I4(s_axi_awsize[2]),
        .I5(\masked_addr_q[10]_i_2_n_0 ),
        .O(wrap_unaligned_len[7]));
  FDRE \wrap_unaligned_len_q_reg[0] 
       (.C(out),
        .CE(s_axi_awready),
        .D(wrap_unaligned_len[0]),
        .Q(wrap_unaligned_len_q[0]),
        .R(SR));
  FDRE \wrap_unaligned_len_q_reg[1] 
       (.C(out),
        .CE(s_axi_awready),
        .D(wrap_unaligned_len[1]),
        .Q(wrap_unaligned_len_q[1]),
        .R(SR));
  FDRE \wrap_unaligned_len_q_reg[2] 
       (.C(out),
        .CE(s_axi_awready),
        .D(wrap_unaligned_len[2]),
        .Q(wrap_unaligned_len_q[2]),
        .R(SR));
  FDRE \wrap_unaligned_len_q_reg[3] 
       (.C(out),
        .CE(s_axi_awready),
        .D(wrap_unaligned_len[3]),
        .Q(wrap_unaligned_len_q[3]),
        .R(SR));
  FDRE \wrap_unaligned_len_q_reg[4] 
       (.C(out),
        .CE(s_axi_awready),
        .D(wrap_unaligned_len[4]),
        .Q(wrap_unaligned_len_q[4]),
        .R(SR));
  FDRE \wrap_unaligned_len_q_reg[5] 
       (.C(out),
        .CE(s_axi_awready),
        .D(wrap_unaligned_len[5]),
        .Q(wrap_unaligned_len_q[5]),
        .R(SR));
  FDRE \wrap_unaligned_len_q_reg[6] 
       (.C(out),
        .CE(s_axi_awready),
        .D(wrap_unaligned_len[6]),
        .Q(wrap_unaligned_len_q[6]),
        .R(SR));
  FDRE \wrap_unaligned_len_q_reg[7] 
       (.C(out),
        .CE(s_axi_awready),
        .D(wrap_unaligned_len[7]),
        .Q(wrap_unaligned_len_q[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_dwidth_converter_v2_1_17_a_downsizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dwidth_converter_v2_1_17_a_downsizer__parameterized0
   (dout,
    din,
    s_axi_arready,
    \s_axi_rid[0] ,
    cmd_push_block_reg_0,
    incr_need_to_split_0,
    access_is_incr_1,
    \S_AXI_ABURST_Q_reg[1]_0 ,
    \gen_downsizer.gen_cascaded_downsizer.arlock_i ,
    \S_AXI_AADDR_Q_reg[31]_0 ,
    \first_step_q_reg[11] ,
    \addr_step_q_reg[11] ,
    \size_mask_q_reg[6] ,
    \size_mask_q_reg[0] ,
    E,
    pop_mi_data,
    \WORD_LANE[1].S_AXI_RDATA_II_reg[127] ,
    \WORD_LANE[2].S_AXI_RDATA_II_reg[191] ,
    \WORD_LANE[3].S_AXI_RDATA_II_reg[255] ,
    \WORD_LANE[4].S_AXI_RDATA_II_reg[319] ,
    \WORD_LANE[5].S_AXI_RDATA_II_reg[383] ,
    \WORD_LANE[6].S_AXI_RDATA_II_reg[447] ,
    \WORD_LANE[7].S_AXI_RDATA_II_reg[511] ,
    D,
    \S_AXI_RRESP_ACC_reg[0] ,
    DI,
    \WORD_LANE[0].S_AXI_RDATA_II_reg[63] ,
    S,
    \WORD_LANE[0].S_AXI_RDATA_II_reg[63]_0 ,
    s_axi_rvalid,
    \WORD_LANE[0].S_AXI_RDATA_II_reg[63]_1 ,
    m_axi_rready,
    rd_en,
    \S_AXI_ACACHE_Q_reg[3]_0 ,
    \S_AXI_APROT_Q_reg[2]_0 ,
    \S_AXI_AQOS_Q_reg[3]_0 ,
    out,
    SR,
    S_AXI_AREADY_I_reg_0,
    s_axi_arid,
    s_axi_arlock,
    s_axi_rready,
    \goreg_dm.dout_i_reg[9] ,
    s_axi_aresetn,
    s_axi_arburst,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_araddr,
    current_word_adjusted,
    empty_fwft_i_reg,
    m_axi_rvalid,
    first_word,
    Q,
    \goreg_dm.dout_i_reg[8] ,
    \S_AXI_RRESP_ACC_reg[0]_0 ,
    \current_word_1_reg[5] ,
    \areset_d_reg[0] ,
    areset_d_2,
    s_axi_arvalid,
    \gen_downsizer.gen_cascaded_downsizer.arready_i ,
    m_axi_rlast,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos);
  output [13:0]dout;
  output [10:0]din;
  output s_axi_arready;
  output \s_axi_rid[0] ;
  output cmd_push_block_reg_0;
  output incr_need_to_split_0;
  output access_is_incr_1;
  output [1:0]\S_AXI_ABURST_Q_reg[1]_0 ;
  output \gen_downsizer.gen_cascaded_downsizer.arlock_i ;
  output [31:0]\S_AXI_AADDR_Q_reg[31]_0 ;
  output [11:0]\first_step_q_reg[11] ;
  output [6:0]\addr_step_q_reg[11] ;
  output [5:0]\size_mask_q_reg[6] ;
  output \size_mask_q_reg[0] ;
  output [0:0]E;
  output pop_mi_data;
  output [0:0]\WORD_LANE[1].S_AXI_RDATA_II_reg[127] ;
  output [0:0]\WORD_LANE[2].S_AXI_RDATA_II_reg[191] ;
  output [0:0]\WORD_LANE[3].S_AXI_RDATA_II_reg[255] ;
  output [0:0]\WORD_LANE[4].S_AXI_RDATA_II_reg[319] ;
  output [0:0]\WORD_LANE[5].S_AXI_RDATA_II_reg[383] ;
  output [0:0]\WORD_LANE[6].S_AXI_RDATA_II_reg[447] ;
  output [0:0]\WORD_LANE[7].S_AXI_RDATA_II_reg[511] ;
  output [5:0]D;
  output \S_AXI_RRESP_ACC_reg[0] ;
  output [0:0]DI;
  output [0:0]\WORD_LANE[0].S_AXI_RDATA_II_reg[63] ;
  output [1:0]S;
  output [3:0]\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_0 ;
  output s_axi_rvalid;
  output [0:0]\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_1 ;
  output m_axi_rready;
  output rd_en;
  output [3:0]\S_AXI_ACACHE_Q_reg[3]_0 ;
  output [2:0]\S_AXI_APROT_Q_reg[2]_0 ;
  output [3:0]\S_AXI_AQOS_Q_reg[3]_0 ;
  input out;
  input [0:0]SR;
  input [0:0]S_AXI_AREADY_I_reg_0;
  input [0:0]s_axi_arid;
  input [0:0]s_axi_arlock;
  input s_axi_rready;
  input \goreg_dm.dout_i_reg[9] ;
  input s_axi_aresetn;
  input [1:0]s_axi_arburst;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [31:0]s_axi_araddr;
  input [2:0]current_word_adjusted;
  input empty_fwft_i_reg;
  input m_axi_rvalid;
  input first_word;
  input [0:0]Q;
  input \goreg_dm.dout_i_reg[8] ;
  input \S_AXI_RRESP_ACC_reg[0]_0 ;
  input [5:0]\current_word_1_reg[5] ;
  input \areset_d_reg[0] ;
  input [0:0]areset_d_2;
  input s_axi_arvalid;
  input \gen_downsizer.gen_cascaded_downsizer.arready_i ;
  input m_axi_rlast;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;

  wire [5:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [31:0]\S_AXI_AADDR_Q_reg[31]_0 ;
  wire \S_AXI_AADDR_Q_reg_n_0_[0] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[10] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[11] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[12] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[13] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[14] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[15] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[16] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[17] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[18] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[19] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[1] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[20] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[21] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[22] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[23] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[24] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[25] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[26] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[27] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[28] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[29] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[2] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[30] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[31] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[3] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[4] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[5] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[6] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[7] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[8] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[9] ;
  wire [1:0]S_AXI_ABURST_Q;
  wire [1:0]\S_AXI_ABURST_Q_reg[1]_0 ;
  wire [3:0]\S_AXI_ACACHE_Q_reg[3]_0 ;
  wire S_AXI_AID_Q;
  wire \S_AXI_ALEN_Q_reg_n_0_[4] ;
  wire \S_AXI_ALEN_Q_reg_n_0_[5] ;
  wire \S_AXI_ALEN_Q_reg_n_0_[6] ;
  wire \S_AXI_ALEN_Q_reg_n_0_[7] ;
  wire [0:0]S_AXI_ALOCK_Q;
  wire [2:0]\S_AXI_APROT_Q_reg[2]_0 ;
  wire [3:0]\S_AXI_AQOS_Q_reg[3]_0 ;
  wire [0:0]S_AXI_AREADY_I_reg_0;
  wire [2:0]S_AXI_ASIZE_Q;
  wire \S_AXI_RRESP_ACC_reg[0] ;
  wire \S_AXI_RRESP_ACC_reg[0]_0 ;
  wire [0:0]\WORD_LANE[0].S_AXI_RDATA_II_reg[63] ;
  wire [3:0]\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_0 ;
  wire [0:0]\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_1 ;
  wire [0:0]\WORD_LANE[1].S_AXI_RDATA_II_reg[127] ;
  wire [0:0]\WORD_LANE[2].S_AXI_RDATA_II_reg[191] ;
  wire [0:0]\WORD_LANE[3].S_AXI_RDATA_II_reg[255] ;
  wire [0:0]\WORD_LANE[4].S_AXI_RDATA_II_reg[319] ;
  wire [0:0]\WORD_LANE[5].S_AXI_RDATA_II_reg[383] ;
  wire [0:0]\WORD_LANE[6].S_AXI_RDATA_II_reg[447] ;
  wire [0:0]\WORD_LANE[7].S_AXI_RDATA_II_reg[511] ;
  wire access_fit_mi_side;
  wire access_fit_mi_side_q;
  wire access_is_fix;
  wire access_is_fix_q;
  wire access_is_incr;
  wire access_is_incr_1;
  wire access_is_incr_q;
  wire access_is_wrap;
  wire access_is_wrap_q;
  wire [6:0]\addr_step_q_reg[11] ;
  wire [0:0]areset_d_2;
  wire \areset_d_reg[0] ;
  wire \cmd_depth[0]_i_1_n_0 ;
  wire [5:0]cmd_depth_reg__0;
  wire cmd_empty;
  wire cmd_empty_i_2_n_0;
  wire cmd_length_i_carry__0_i_10__0_n_0;
  wire cmd_length_i_carry__0_i_11__0_n_0;
  wire cmd_length_i_carry__0_i_1__0_n_0;
  wire cmd_length_i_carry__0_i_2__0_n_0;
  wire cmd_length_i_carry__0_i_3__0_n_0;
  wire cmd_length_i_carry__0_i_4__0_n_0;
  wire cmd_length_i_carry__0_i_5__0_n_0;
  wire cmd_length_i_carry__0_i_6__0_n_0;
  wire cmd_length_i_carry__0_i_7__0_n_0;
  wire cmd_length_i_carry__0_i_8__0_n_0;
  wire cmd_length_i_carry__0_i_9__0_n_0;
  wire cmd_length_i_carry__0_n_1;
  wire cmd_length_i_carry__0_n_2;
  wire cmd_length_i_carry__0_n_3;
  wire cmd_length_i_carry_i_10__0_n_0;
  wire cmd_length_i_carry_i_11__0_n_0;
  wire cmd_length_i_carry_i_12__0_n_0;
  wire cmd_length_i_carry_i_13__0_n_0;
  wire cmd_length_i_carry_i_14__0_n_0;
  wire cmd_length_i_carry_i_1__0_n_0;
  wire cmd_length_i_carry_i_2__0_n_0;
  wire cmd_length_i_carry_i_3__0_n_0;
  wire cmd_length_i_carry_i_4__0_n_0;
  wire cmd_length_i_carry_i_5__0_n_0;
  wire cmd_length_i_carry_i_6__0_n_0;
  wire cmd_length_i_carry_i_7__0_n_0;
  wire cmd_length_i_carry_i_8__0_n_0;
  wire cmd_length_i_carry_i_9__0_n_0;
  wire cmd_length_i_carry_n_0;
  wire cmd_length_i_carry_n_1;
  wire cmd_length_i_carry_n_2;
  wire cmd_length_i_carry_n_3;
  wire [5:4]cmd_mask_i;
  wire cmd_mask_q;
  wire \cmd_mask_q[0]_i_1__0_n_0 ;
  wire \cmd_mask_q[1]_i_1__0_n_0 ;
  wire \cmd_mask_q[2]_i_1__0_n_0 ;
  wire \cmd_mask_q[3]_i_1__0_n_0 ;
  wire \cmd_mask_q[4]_i_1__0_n_0 ;
  wire \cmd_mask_q[5]_i_1__0_n_0 ;
  wire \cmd_mask_q_reg_n_0_[0] ;
  wire \cmd_mask_q_reg_n_0_[1] ;
  wire \cmd_mask_q_reg_n_0_[2] ;
  wire \cmd_mask_q_reg_n_0_[3] ;
  wire \cmd_mask_q_reg_n_0_[4] ;
  wire \cmd_mask_q_reg_n_0_[5] ;
  wire cmd_push_block;
  wire cmd_push_block_reg_0;
  wire cmd_queue_n_17;
  wire cmd_queue_n_18;
  wire cmd_queue_n_19;
  wire cmd_queue_n_20;
  wire cmd_queue_n_21;
  wire cmd_queue_n_22;
  wire cmd_queue_n_24;
  wire cmd_queue_n_25;
  wire cmd_queue_n_26;
  wire cmd_queue_n_27;
  wire cmd_queue_n_28;
  wire cmd_queue_n_29;
  wire cmd_queue_n_54;
  wire cmd_queue_n_55;
  wire cmd_queue_n_56;
  wire cmd_queue_n_57;
  wire cmd_queue_n_62;
  wire cmd_split_i;
  wire command_ongoing;
  wire [5:0]\current_word_1_reg[5] ;
  wire [2:0]current_word_adjusted;
  wire [10:0]din;
  wire [13:0]dout;
  wire [7:0]downsized_len_q;
  wire \downsized_len_q[0]_i_1__0_n_0 ;
  wire \downsized_len_q[1]_i_1__0_n_0 ;
  wire \downsized_len_q[2]_i_1__0_n_0 ;
  wire \downsized_len_q[3]_i_1__0_n_0 ;
  wire \downsized_len_q[4]_i_1__0_n_0 ;
  wire \downsized_len_q[5]_i_1__0_n_0 ;
  wire \downsized_len_q[6]_i_1__0_n_0 ;
  wire \downsized_len_q[7]_i_1__0_n_0 ;
  wire empty_fwft_i_reg;
  wire \first_step_q[11]_i_2__0_n_0 ;
  wire \first_step_q[11]_i_3__0_n_0 ;
  wire \first_step_q[5]_i_2__0_n_0 ;
  wire \first_step_q[6]_i_2__0_n_0 ;
  wire \first_step_q[6]_i_3__0_n_0 ;
  wire \first_step_q[7]_i_2__0_n_0 ;
  wire \first_step_q[7]_i_3__0_n_0 ;
  wire \first_step_q[8]_i_2__0_n_0 ;
  wire \first_step_q[9]_i_2__0_n_0 ;
  wire [11:0]\first_step_q_reg[11] ;
  wire first_word;
  wire [2:1]fix_len;
  wire [3:0]fix_len_q;
  wire \fix_len_q[3]_i_1__0_n_0 ;
  wire fix_need_to_split_q;
  wire fix_need_to_split_q_i_1__0_n_0;
  wire \gen_downsizer.gen_cascaded_downsizer.arlock_i ;
  wire \gen_downsizer.gen_cascaded_downsizer.arready_i ;
  wire \goreg_dm.dout_i_reg[8] ;
  wire \goreg_dm.dout_i_reg[9] ;
  wire incr_need_to_split;
  wire incr_need_to_split_0;
  wire incr_need_to_split_q;
  wire last_incr_split0;
  wire last_incr_split0_carry_n_2;
  wire last_incr_split0_carry_n_3;
  wire legal_wrap_len_q;
  wire legal_wrap_len_q_i_1__0_n_0;
  wire legal_wrap_len_q_i_2__0_n_0;
  wire legal_wrap_len_q_i_3__0_n_0;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [14:0]masked_addr;
  wire [31:0]masked_addr_q;
  wire \masked_addr_q[10]_i_2__0_n_0 ;
  wire \masked_addr_q[6]_i_2__0_n_0 ;
  wire \masked_addr_q[7]_i_2__0_n_0 ;
  wire \masked_addr_q[7]_i_3__0_n_0 ;
  wire \masked_addr_q[8]_i_2__0_n_0 ;
  wire \masked_addr_q[8]_i_3__0_n_0 ;
  wire \masked_addr_q[9]_i_2__0_n_0 ;
  wire [31:3]next_mi_addr;
  wire next_mi_addr0_carry__0_i_1__0_n_0;
  wire next_mi_addr0_carry__0_i_2__0_n_0;
  wire next_mi_addr0_carry__0_i_3__0_n_0;
  wire next_mi_addr0_carry__0_i_4__0_n_0;
  wire next_mi_addr0_carry__0_n_0;
  wire next_mi_addr0_carry__0_n_1;
  wire next_mi_addr0_carry__0_n_2;
  wire next_mi_addr0_carry__0_n_3;
  wire next_mi_addr0_carry__0_n_4;
  wire next_mi_addr0_carry__0_n_5;
  wire next_mi_addr0_carry__0_n_6;
  wire next_mi_addr0_carry__0_n_7;
  wire next_mi_addr0_carry__1_i_1__0_n_0;
  wire next_mi_addr0_carry__1_i_2__0_n_0;
  wire next_mi_addr0_carry__1_i_3__0_n_0;
  wire next_mi_addr0_carry__1_i_4__0_n_0;
  wire next_mi_addr0_carry__1_n_0;
  wire next_mi_addr0_carry__1_n_1;
  wire next_mi_addr0_carry__1_n_2;
  wire next_mi_addr0_carry__1_n_3;
  wire next_mi_addr0_carry__1_n_4;
  wire next_mi_addr0_carry__1_n_5;
  wire next_mi_addr0_carry__1_n_6;
  wire next_mi_addr0_carry__1_n_7;
  wire next_mi_addr0_carry__2_i_1__0_n_0;
  wire next_mi_addr0_carry__2_i_2__0_n_0;
  wire next_mi_addr0_carry__2_i_3__0_n_0;
  wire next_mi_addr0_carry__2_i_4__0_n_0;
  wire next_mi_addr0_carry__2_n_0;
  wire next_mi_addr0_carry__2_n_1;
  wire next_mi_addr0_carry__2_n_2;
  wire next_mi_addr0_carry__2_n_3;
  wire next_mi_addr0_carry__2_n_4;
  wire next_mi_addr0_carry__2_n_5;
  wire next_mi_addr0_carry__2_n_6;
  wire next_mi_addr0_carry__2_n_7;
  wire next_mi_addr0_carry__3_i_1__0_n_0;
  wire next_mi_addr0_carry__3_i_2__0_n_0;
  wire next_mi_addr0_carry__3_i_3__0_n_0;
  wire next_mi_addr0_carry__3_i_4__0_n_0;
  wire next_mi_addr0_carry__3_n_0;
  wire next_mi_addr0_carry__3_n_1;
  wire next_mi_addr0_carry__3_n_2;
  wire next_mi_addr0_carry__3_n_3;
  wire next_mi_addr0_carry__3_n_4;
  wire next_mi_addr0_carry__3_n_5;
  wire next_mi_addr0_carry__3_n_6;
  wire next_mi_addr0_carry__3_n_7;
  wire next_mi_addr0_carry__4_i_1__0_n_0;
  wire next_mi_addr0_carry__4_i_2__0_n_0;
  wire next_mi_addr0_carry__4_n_3;
  wire next_mi_addr0_carry__4_n_6;
  wire next_mi_addr0_carry__4_n_7;
  wire next_mi_addr0_carry_i_1__0_n_0;
  wire next_mi_addr0_carry_i_2__0_n_0;
  wire next_mi_addr0_carry_i_3__0_n_0;
  wire next_mi_addr0_carry_i_4__0_n_0;
  wire next_mi_addr0_carry_i_5__0_n_0;
  wire next_mi_addr0_carry_n_0;
  wire next_mi_addr0_carry_n_1;
  wire next_mi_addr0_carry_n_2;
  wire next_mi_addr0_carry_n_3;
  wire next_mi_addr0_carry_n_4;
  wire next_mi_addr0_carry_n_5;
  wire next_mi_addr0_carry_n_6;
  wire next_mi_addr0_carry_n_7;
  wire \next_mi_addr[7]_i_1__0_n_0 ;
  wire \next_mi_addr[8]_i_1__0_n_0 ;
  wire \next_mi_addr[9]_i_1__0_n_0 ;
  wire [3:2]num_transactions;
  wire [3:0]num_transactions_q;
  wire \num_transactions_q[0]_i_1__0_n_0 ;
  wire \num_transactions_q[0]_i_2__0_n_0 ;
  wire \num_transactions_q[1]_i_1__0_n_0 ;
  wire out;
  wire [3:0]p_0_in;
  wire [7:1]p_0_in__0;
  wire pop_mi_data;
  wire [6:3]pre_mi_addr;
  wire \pushed_commands[0]_i_1__2_n_0 ;
  wire \pushed_commands[7]_i_1__0_n_0 ;
  wire \pushed_commands[7]_i_3__0_n_0 ;
  wire [7:0]pushed_commands_reg;
  wire rd_en;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arcache;
  wire s_axi_aresetn;
  wire [0:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [0:0]s_axi_arlock;
  wire [2:0]s_axi_arprot;
  wire [3:0]s_axi_arqos;
  wire s_axi_arready;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire \s_axi_rid[0] ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire si_full_size;
  wire si_full_size_q;
  wire \size_mask_q_reg[0] ;
  wire [5:0]\size_mask_q_reg[6] ;
  wire [6:0]split_addr_mask;
  wire \split_addr_mask_q[2]_i_1_n_0 ;
  wire \split_addr_mask_q[4]_i_1__0_n_0 ;
  wire \split_addr_mask_q_reg_n_0_[0] ;
  wire \split_addr_mask_q_reg_n_0_[1] ;
  wire \split_addr_mask_q_reg_n_0_[2] ;
  wire \split_addr_mask_q_reg_n_0_[31] ;
  wire \split_addr_mask_q_reg_n_0_[3] ;
  wire \split_addr_mask_q_reg_n_0_[4] ;
  wire \split_addr_mask_q_reg_n_0_[5] ;
  wire \split_addr_mask_q_reg_n_0_[6] ;
  wire split_ongoing;
  wire [3:0]unalignment_addr;
  wire [3:0]unalignment_addr_q;
  wire wrap_need_to_split;
  wire wrap_need_to_split_q;
  wire wrap_need_to_split_q_i_2__0_n_0;
  wire wrap_need_to_split_q_i_3__0_n_0;
  wire wrap_need_to_split_q_i_4__0_n_0;
  wire [7:0]wrap_rest_len;
  wire [7:0]wrap_rest_len0;
  wire \wrap_rest_len[1]_i_1__0_n_0 ;
  wire \wrap_rest_len[7]_i_2__0_n_0 ;
  wire [7:0]wrap_unaligned_len;
  wire [7:0]wrap_unaligned_len_q;
  wire [3:3]NLW_cmd_length_i_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_last_incr_split0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_last_incr_split0_carry_O_UNCONNECTED;
  wire [3:1]NLW_next_mi_addr0_carry__4_CO_UNCONNECTED;
  wire [3:2]NLW_next_mi_addr0_carry__4_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h00AAE2AA)) 
    \S_AXI_AADDR_Q[0]_i_1__0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[0] ),
        .I1(access_is_wrap_q),
        .I2(masked_addr_q[0]),
        .I3(split_ongoing),
        .I4(access_is_incr_q),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[10]_i_1__0 
       (.I0(next_mi_addr[10]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[10]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[10] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [10]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[11]_i_1__0 
       (.I0(next_mi_addr[11]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[11]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[11] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [11]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[12]_i_1__0 
       (.I0(next_mi_addr[12]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[12]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[12] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [12]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[13]_i_1__0 
       (.I0(next_mi_addr[13]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[13]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[13] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [13]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[14]_i_1__0 
       (.I0(next_mi_addr[14]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[14]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[14] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [14]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[15]_i_1__0 
       (.I0(next_mi_addr[15]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[15]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[15] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [15]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[16]_i_1__0 
       (.I0(next_mi_addr[16]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[16]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[16] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [16]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[17]_i_1__0 
       (.I0(next_mi_addr[17]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[17]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[17] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [17]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[18]_i_1__0 
       (.I0(next_mi_addr[18]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[18]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[18] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [18]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[19]_i_1__0 
       (.I0(next_mi_addr[19]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[19]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[19] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [19]));
  LUT5 #(
    .INIT(32'h00AAE2AA)) 
    \S_AXI_AADDR_Q[1]_i_1__0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[1] ),
        .I1(access_is_wrap_q),
        .I2(masked_addr_q[1]),
        .I3(split_ongoing),
        .I4(access_is_incr_q),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[20]_i_1__0 
       (.I0(next_mi_addr[20]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[20]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[20] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [20]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[21]_i_1__0 
       (.I0(next_mi_addr[21]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[21]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[21] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [21]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[22]_i_1__0 
       (.I0(next_mi_addr[22]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[22]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[22] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [22]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[23]_i_1__0 
       (.I0(next_mi_addr[23]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[23]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[23] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [23]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[24]_i_1__0 
       (.I0(next_mi_addr[24]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[24]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[24] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [24]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[25]_i_1__0 
       (.I0(next_mi_addr[25]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[25]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[25] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [25]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[26]_i_1__0 
       (.I0(next_mi_addr[26]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[26]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[26] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [26]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[27]_i_1__0 
       (.I0(next_mi_addr[27]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[27]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[27] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [27]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[28]_i_1__0 
       (.I0(next_mi_addr[28]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[28]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[28] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [28]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[29]_i_1__0 
       (.I0(next_mi_addr[29]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[29]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[29] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [29]));
  LUT5 #(
    .INIT(32'h00AAE2AA)) 
    \S_AXI_AADDR_Q[2]_i_1__0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[2] ),
        .I1(access_is_wrap_q),
        .I2(masked_addr_q[2]),
        .I3(split_ongoing),
        .I4(access_is_incr_q),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[30]_i_1__0 
       (.I0(next_mi_addr[30]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[30]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[30] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [30]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[31]_i_1__0 
       (.I0(next_mi_addr[31]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[31]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[31] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [31]));
  LUT6 #(
    .INIT(64'hBFB0BF808F80BF80)) 
    \S_AXI_AADDR_Q[3]_i_1__0 
       (.I0(next_mi_addr[3]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(\S_AXI_AADDR_Q_reg_n_0_[3] ),
        .I4(access_is_wrap_q),
        .I5(masked_addr_q[3]),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [3]));
  LUT6 #(
    .INIT(64'hFF00E2E2AAAAAAAA)) 
    \S_AXI_AADDR_Q[4]_i_1__0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[4] ),
        .I1(access_is_wrap_q),
        .I2(masked_addr_q[4]),
        .I3(next_mi_addr[4]),
        .I4(access_is_incr_q),
        .I5(split_ongoing),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [4]));
  LUT6 #(
    .INIT(64'hBFB0BF808F80BF80)) 
    \S_AXI_AADDR_Q[5]_i_1__0 
       (.I0(next_mi_addr[5]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(\S_AXI_AADDR_Q_reg_n_0_[5] ),
        .I4(access_is_wrap_q),
        .I5(masked_addr_q[5]),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [5]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[6]_i_1__0 
       (.I0(next_mi_addr[6]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[6]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[6] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [6]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[7]_i_1__0 
       (.I0(next_mi_addr[7]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[7]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[7] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [7]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[8]_i_1__0 
       (.I0(next_mi_addr[8]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[8]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[8] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [8]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \S_AXI_AADDR_Q[9]_i_1__0 
       (.I0(next_mi_addr[9]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[9]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[9] ),
        .O(\S_AXI_AADDR_Q_reg[31]_0 [9]));
  FDRE \S_AXI_AADDR_Q_reg[0] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[0]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[10] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[10]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[11] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[11]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[12] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[12]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[13] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[13]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[14] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[14]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[15] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[15]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[16] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[16]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[17] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[17]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[18] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[18]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[19] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[19]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[1] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[1]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[20] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[20]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[21] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[21]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[22] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[22]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[23] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[23]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[24] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[24]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[25] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[25]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[26] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[26]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[27] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[27]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[28] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[28]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[29] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[29]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[2] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[2]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[30] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[30]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[31] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[31]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[3] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[3]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[4] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[4]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[5] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[5]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[6] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[6]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[7] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[7]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[8] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[8]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[9] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[9]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF00F2)) 
    \S_AXI_ABURST_Q[0]_i_1__0 
       (.I0(access_is_wrap_q),
        .I1(legal_wrap_len_q),
        .I2(access_is_fix_q),
        .I3(access_fit_mi_side_q),
        .I4(S_AXI_ABURST_Q[0]),
        .O(\S_AXI_ABURST_Q_reg[1]_0 [0]));
  LUT5 #(
    .INIT(32'h8A888A8A)) 
    \S_AXI_ABURST_Q[1]_i_1__0 
       (.I0(S_AXI_ABURST_Q[1]),
        .I1(access_fit_mi_side_q),
        .I2(access_is_fix_q),
        .I3(legal_wrap_len_q),
        .I4(access_is_wrap_q),
        .O(\S_AXI_ABURST_Q_reg[1]_0 [1]));
  FDRE \S_AXI_ABURST_Q_reg[0] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_arburst[0]),
        .Q(S_AXI_ABURST_Q[0]),
        .R(1'b0));
  FDRE \S_AXI_ABURST_Q_reg[1] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_arburst[1]),
        .Q(S_AXI_ABURST_Q[1]),
        .R(1'b0));
  FDRE \S_AXI_ACACHE_Q_reg[0] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_arcache[0]),
        .Q(\S_AXI_ACACHE_Q_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \S_AXI_ACACHE_Q_reg[1] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_arcache[1]),
        .Q(\S_AXI_ACACHE_Q_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \S_AXI_ACACHE_Q_reg[2] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_arcache[2]),
        .Q(\S_AXI_ACACHE_Q_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \S_AXI_ACACHE_Q_reg[3] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_arcache[3]),
        .Q(\S_AXI_ACACHE_Q_reg[3]_0 [3]),
        .R(1'b0));
  FDRE \S_AXI_AID_Q_reg[0] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_arid),
        .Q(S_AXI_AID_Q),
        .R(1'b0));
  FDRE \S_AXI_ALEN_Q_reg[0] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_arlen[0]),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \S_AXI_ALEN_Q_reg[1] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_arlen[1]),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \S_AXI_ALEN_Q_reg[2] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_arlen[2]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE \S_AXI_ALEN_Q_reg[3] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_arlen[3]),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE \S_AXI_ALEN_Q_reg[4] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_arlen[4]),
        .Q(\S_AXI_ALEN_Q_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \S_AXI_ALEN_Q_reg[5] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_arlen[5]),
        .Q(\S_AXI_ALEN_Q_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \S_AXI_ALEN_Q_reg[6] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_arlen[6]),
        .Q(\S_AXI_ALEN_Q_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \S_AXI_ALEN_Q_reg[7] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_arlen[7]),
        .Q(\S_AXI_ALEN_Q_reg_n_0_[7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0002)) 
    \S_AXI_ALOCK_Q[0]_i_1__0 
       (.I0(S_AXI_ALOCK_Q),
        .I1(wrap_need_to_split_q),
        .I2(incr_need_to_split_q),
        .I3(fix_need_to_split_q),
        .O(\gen_downsizer.gen_cascaded_downsizer.arlock_i ));
  FDRE \S_AXI_ALOCK_Q_reg[0] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_arlock),
        .Q(S_AXI_ALOCK_Q),
        .R(1'b0));
  FDRE \S_AXI_APROT_Q_reg[0] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_arprot[0]),
        .Q(\S_AXI_APROT_Q_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \S_AXI_APROT_Q_reg[1] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_arprot[1]),
        .Q(\S_AXI_APROT_Q_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \S_AXI_APROT_Q_reg[2] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_arprot[2]),
        .Q(\S_AXI_APROT_Q_reg[2]_0 [2]),
        .R(1'b0));
  FDRE \S_AXI_AQOS_Q_reg[0] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_arqos[0]),
        .Q(\S_AXI_AQOS_Q_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \S_AXI_AQOS_Q_reg[1] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_arqos[1]),
        .Q(\S_AXI_AQOS_Q_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \S_AXI_AQOS_Q_reg[2] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_arqos[2]),
        .Q(\S_AXI_AQOS_Q_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \S_AXI_AQOS_Q_reg[3] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_arqos[3]),
        .Q(\S_AXI_AQOS_Q_reg[3]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_AREADY_I_reg
       (.C(out),
        .CE(1'b1),
        .D(cmd_queue_n_54),
        .Q(s_axi_arready),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_ASIZE_Q[2]_i_1__0 
       (.I0(access_fit_mi_side_q),
        .I1(S_AXI_ASIZE_Q[2]),
        .O(din[10]));
  FDRE \S_AXI_ASIZE_Q_reg[0] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_arsize[0]),
        .Q(S_AXI_ASIZE_Q[0]),
        .R(1'b0));
  FDRE \S_AXI_ASIZE_Q_reg[1] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_arsize[1]),
        .Q(S_AXI_ASIZE_Q[1]),
        .R(1'b0));
  FDRE \S_AXI_ASIZE_Q_reg[2] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_arsize[2]),
        .Q(S_AXI_ASIZE_Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    access_fit_mi_side_q_reg
       (.C(out),
        .CE(s_axi_arready),
        .D(access_fit_mi_side),
        .Q(access_fit_mi_side_q),
        .R(SR));
  LUT2 #(
    .INIT(4'h1)) 
    access_is_fix_q_i_1__0
       (.I0(s_axi_arburst[0]),
        .I1(s_axi_arburst[1]),
        .O(access_is_fix));
  FDRE #(
    .INIT(1'b0)) 
    access_is_fix_q_reg
       (.C(out),
        .CE(s_axi_arready),
        .D(access_is_fix),
        .Q(access_is_fix_q),
        .R(SR));
  LUT6 #(
    .INIT(64'h5555FF5D0000FF0C)) 
    access_is_incr_q_i_1__0
       (.I0(S_AXI_ABURST_Q[1]),
        .I1(access_is_wrap_q),
        .I2(legal_wrap_len_q),
        .I3(access_is_fix_q),
        .I4(access_fit_mi_side_q),
        .I5(S_AXI_ABURST_Q[0]),
        .O(access_is_incr_1));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h2)) 
    access_is_incr_q_i_1__2
       (.I0(s_axi_arburst[0]),
        .I1(s_axi_arburst[1]),
        .O(access_is_incr));
  FDRE #(
    .INIT(1'b0)) 
    access_is_incr_q_reg
       (.C(out),
        .CE(s_axi_arready),
        .D(access_is_incr),
        .Q(access_is_incr_q),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h2)) 
    access_is_wrap_q_i_1__0
       (.I0(s_axi_arburst[1]),
        .I1(s_axi_arburst[0]),
        .O(access_is_wrap));
  FDRE #(
    .INIT(1'b0)) 
    access_is_wrap_q_reg
       (.C(out),
        .CE(s_axi_arready),
        .D(access_is_wrap),
        .Q(access_is_wrap_q),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \addr_step_q[10]_i_1__0 
       (.I0(S_AXI_ASIZE_Q[1]),
        .I1(access_fit_mi_side_q),
        .I2(S_AXI_ASIZE_Q[2]),
        .I3(S_AXI_ASIZE_Q[0]),
        .O(\addr_step_q_reg[11] [5]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \addr_step_q[11]_i_1__0 
       (.I0(S_AXI_ASIZE_Q[1]),
        .I1(access_fit_mi_side_q),
        .I2(S_AXI_ASIZE_Q[2]),
        .I3(S_AXI_ASIZE_Q[0]),
        .O(\addr_step_q_reg[11] [6]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \addr_step_q[5]_i_1__0 
       (.I0(S_AXI_ASIZE_Q[2]),
        .I1(access_fit_mi_side_q),
        .I2(S_AXI_ASIZE_Q[1]),
        .I3(S_AXI_ASIZE_Q[0]),
        .O(\addr_step_q_reg[11] [0]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \addr_step_q[6]_i_1__0 
       (.I0(S_AXI_ASIZE_Q[2]),
        .I1(access_fit_mi_side_q),
        .I2(S_AXI_ASIZE_Q[0]),
        .I3(S_AXI_ASIZE_Q[1]),
        .O(\addr_step_q_reg[11] [1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \addr_step_q[7]_i_1__0 
       (.I0(S_AXI_ASIZE_Q[0]),
        .I1(S_AXI_ASIZE_Q[1]),
        .I2(S_AXI_ASIZE_Q[2]),
        .I3(access_fit_mi_side_q),
        .O(\addr_step_q_reg[11] [2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \addr_step_q[8]_i_1__0 
       (.I0(S_AXI_ASIZE_Q[0]),
        .I1(access_fit_mi_side_q),
        .I2(S_AXI_ASIZE_Q[2]),
        .I3(S_AXI_ASIZE_Q[1]),
        .O(\addr_step_q_reg[11] [3]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \addr_step_q[9]_i_1__0 
       (.I0(S_AXI_ASIZE_Q[0]),
        .I1(access_fit_mi_side_q),
        .I2(S_AXI_ASIZE_Q[2]),
        .I3(S_AXI_ASIZE_Q[1]),
        .O(\addr_step_q_reg[11] [4]));
  LUT1 #(
    .INIT(2'h1)) 
    \cmd_depth[0]_i_1 
       (.I0(cmd_depth_reg__0[0]),
        .O(\cmd_depth[0]_i_1_n_0 ));
  FDRE \cmd_depth_reg[0] 
       (.C(out),
        .CE(cmd_queue_n_22),
        .D(\cmd_depth[0]_i_1_n_0 ),
        .Q(cmd_depth_reg__0[0]),
        .R(SR));
  FDRE \cmd_depth_reg[1] 
       (.C(out),
        .CE(cmd_queue_n_22),
        .D(cmd_queue_n_21),
        .Q(cmd_depth_reg__0[1]),
        .R(SR));
  FDRE \cmd_depth_reg[2] 
       (.C(out),
        .CE(cmd_queue_n_22),
        .D(cmd_queue_n_20),
        .Q(cmd_depth_reg__0[2]),
        .R(SR));
  FDRE \cmd_depth_reg[3] 
       (.C(out),
        .CE(cmd_queue_n_22),
        .D(cmd_queue_n_19),
        .Q(cmd_depth_reg__0[3]),
        .R(SR));
  FDRE \cmd_depth_reg[4] 
       (.C(out),
        .CE(cmd_queue_n_22),
        .D(cmd_queue_n_18),
        .Q(cmd_depth_reg__0[4]),
        .R(SR));
  FDRE \cmd_depth_reg[5] 
       (.C(out),
        .CE(cmd_queue_n_22),
        .D(cmd_queue_n_17),
        .Q(cmd_depth_reg__0[5]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    cmd_empty_i_2
       (.I0(cmd_depth_reg__0[5]),
        .I1(cmd_depth_reg__0[4]),
        .I2(cmd_depth_reg__0[1]),
        .I3(cmd_depth_reg__0[0]),
        .I4(cmd_depth_reg__0[3]),
        .I5(cmd_depth_reg__0[2]),
        .O(cmd_empty_i_2_n_0));
  FDSE #(
    .INIT(1'b0)) 
    cmd_empty_reg
       (.C(out),
        .CE(1'b1),
        .D(cmd_queue_n_62),
        .Q(cmd_empty),
        .S(SR));
  CARRY4 cmd_length_i_carry
       (.CI(1'b0),
        .CO({cmd_length_i_carry_n_0,cmd_length_i_carry_n_1,cmd_length_i_carry_n_2,cmd_length_i_carry_n_3}),
        .CYINIT(1'b1),
        .DI({cmd_length_i_carry_i_1__0_n_0,cmd_length_i_carry_i_2__0_n_0,cmd_length_i_carry_i_3__0_n_0,cmd_length_i_carry_i_4__0_n_0}),
        .O(din[3:0]),
        .S({cmd_length_i_carry_i_5__0_n_0,cmd_length_i_carry_i_6__0_n_0,cmd_length_i_carry_i_7__0_n_0,cmd_length_i_carry_i_8__0_n_0}));
  CARRY4 cmd_length_i_carry__0
       (.CI(cmd_length_i_carry_n_0),
        .CO({NLW_cmd_length_i_carry__0_CO_UNCONNECTED[3],cmd_length_i_carry__0_n_1,cmd_length_i_carry__0_n_2,cmd_length_i_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,cmd_length_i_carry__0_i_1__0_n_0,cmd_length_i_carry__0_i_2__0_n_0,cmd_length_i_carry__0_i_3__0_n_0}),
        .O(din[7:4]),
        .S({cmd_length_i_carry__0_i_4__0_n_0,cmd_length_i_carry__0_i_5__0_n_0,cmd_length_i_carry__0_i_6__0_n_0,cmd_length_i_carry__0_i_7__0_n_0}));
  LUT4 #(
    .INIT(16'h4555)) 
    cmd_length_i_carry__0_i_10__0
       (.I0(fix_need_to_split_q),
        .I1(wrap_rest_len[4]),
        .I2(access_is_wrap_q),
        .I3(split_ongoing),
        .O(cmd_length_i_carry__0_i_10__0_n_0));
  LUT6 #(
    .INIT(64'h4555FFFF45550000)) 
    cmd_length_i_carry__0_i_11__0
       (.I0(fix_need_to_split_q),
        .I1(wrap_rest_len[7]),
        .I2(access_is_wrap_q),
        .I3(split_ongoing),
        .I4(cmd_length_i_carry_i_10__0_n_0),
        .I5(downsized_len_q[7]),
        .O(cmd_length_i_carry__0_i_11__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cmd_length_i_carry__0_i_1__0
       (.I0(\S_AXI_ALEN_Q_reg_n_0_[6] ),
        .I1(access_fit_mi_side_q),
        .I2(cmd_length_i_carry__0_i_8__0_n_0),
        .I3(cmd_length_i_carry_i_10__0_n_0),
        .I4(downsized_len_q[6]),
        .O(cmd_length_i_carry__0_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cmd_length_i_carry__0_i_2__0
       (.I0(\S_AXI_ALEN_Q_reg_n_0_[5] ),
        .I1(access_fit_mi_side_q),
        .I2(cmd_length_i_carry__0_i_9__0_n_0),
        .I3(cmd_length_i_carry_i_10__0_n_0),
        .I4(downsized_len_q[5]),
        .O(cmd_length_i_carry__0_i_2__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cmd_length_i_carry__0_i_3__0
       (.I0(\S_AXI_ALEN_Q_reg_n_0_[4] ),
        .I1(access_fit_mi_side_q),
        .I2(cmd_length_i_carry__0_i_10__0_n_0),
        .I3(cmd_length_i_carry_i_10__0_n_0),
        .I4(downsized_len_q[4]),
        .O(cmd_length_i_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h202020DFDFDF20DF)) 
    cmd_length_i_carry__0_i_4__0
       (.I0(wrap_need_to_split_q),
        .I1(split_ongoing),
        .I2(wrap_unaligned_len_q[7]),
        .I3(cmd_length_i_carry__0_i_11__0_n_0),
        .I4(access_fit_mi_side_q),
        .I5(\S_AXI_ALEN_Q_reg_n_0_[7] ),
        .O(cmd_length_i_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h5955)) 
    cmd_length_i_carry__0_i_5__0
       (.I0(cmd_length_i_carry__0_i_1__0_n_0),
        .I1(wrap_need_to_split_q),
        .I2(split_ongoing),
        .I3(wrap_unaligned_len_q[6]),
        .O(cmd_length_i_carry__0_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h5955)) 
    cmd_length_i_carry__0_i_6__0
       (.I0(cmd_length_i_carry__0_i_2__0_n_0),
        .I1(wrap_need_to_split_q),
        .I2(split_ongoing),
        .I3(wrap_unaligned_len_q[5]),
        .O(cmd_length_i_carry__0_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h5955)) 
    cmd_length_i_carry__0_i_7__0
       (.I0(cmd_length_i_carry__0_i_3__0_n_0),
        .I1(wrap_need_to_split_q),
        .I2(split_ongoing),
        .I3(wrap_unaligned_len_q[4]),
        .O(cmd_length_i_carry__0_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h4555)) 
    cmd_length_i_carry__0_i_8__0
       (.I0(fix_need_to_split_q),
        .I1(wrap_rest_len[6]),
        .I2(access_is_wrap_q),
        .I3(split_ongoing),
        .O(cmd_length_i_carry__0_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h4555)) 
    cmd_length_i_carry__0_i_9__0
       (.I0(fix_need_to_split_q),
        .I1(wrap_rest_len[5]),
        .I2(access_is_wrap_q),
        .I3(split_ongoing),
        .O(cmd_length_i_carry__0_i_9__0_n_0));
  LUT6 #(
    .INIT(64'h00B3B3B300B300B3)) 
    cmd_length_i_carry_i_10__0
       (.I0(cmd_queue_n_24),
        .I1(access_is_incr_q),
        .I2(incr_need_to_split_q),
        .I3(access_is_wrap_q),
        .I4(legal_wrap_len_q),
        .I5(split_ongoing),
        .O(cmd_length_i_carry_i_10__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBBBBB)) 
    cmd_length_i_carry_i_11__0
       (.I0(fix_len_q[2]),
        .I1(fix_need_to_split_q),
        .I2(wrap_rest_len[2]),
        .I3(access_is_wrap_q),
        .I4(split_ongoing),
        .O(cmd_length_i_carry_i_11__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBBBBB)) 
    cmd_length_i_carry_i_12__0
       (.I0(fix_len_q[1]),
        .I1(fix_need_to_split_q),
        .I2(wrap_rest_len[1]),
        .I3(access_is_wrap_q),
        .I4(split_ongoing),
        .O(cmd_length_i_carry_i_12__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBBBBB)) 
    cmd_length_i_carry_i_13__0
       (.I0(fix_len_q[0]),
        .I1(fix_need_to_split_q),
        .I2(wrap_rest_len[0]),
        .I3(access_is_wrap_q),
        .I4(split_ongoing),
        .O(cmd_length_i_carry_i_13__0_n_0));
  LUT5 #(
    .INIT(32'h0000FD0D)) 
    cmd_length_i_carry_i_14__0
       (.I0(access_is_incr_q),
        .I1(access_fit_mi_side_q),
        .I2(incr_need_to_split_q),
        .I3(split_ongoing),
        .I4(fix_need_to_split_q),
        .O(cmd_length_i_carry_i_14__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cmd_length_i_carry_i_1__0
       (.I0(p_0_in[3]),
        .I1(access_fit_mi_side_q),
        .I2(cmd_length_i_carry_i_9__0_n_0),
        .I3(cmd_length_i_carry_i_10__0_n_0),
        .I4(downsized_len_q[3]),
        .O(cmd_length_i_carry_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cmd_length_i_carry_i_2__0
       (.I0(p_0_in[2]),
        .I1(access_fit_mi_side_q),
        .I2(cmd_length_i_carry_i_11__0_n_0),
        .I3(cmd_length_i_carry_i_10__0_n_0),
        .I4(downsized_len_q[2]),
        .O(cmd_length_i_carry_i_2__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cmd_length_i_carry_i_3__0
       (.I0(p_0_in[1]),
        .I1(access_fit_mi_side_q),
        .I2(cmd_length_i_carry_i_12__0_n_0),
        .I3(cmd_length_i_carry_i_10__0_n_0),
        .I4(downsized_len_q[1]),
        .O(cmd_length_i_carry_i_3__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cmd_length_i_carry_i_4__0
       (.I0(p_0_in[0]),
        .I1(access_fit_mi_side_q),
        .I2(cmd_length_i_carry_i_13__0_n_0),
        .I3(cmd_length_i_carry_i_10__0_n_0),
        .I4(downsized_len_q[0]),
        .O(cmd_length_i_carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h5959AA595555A655)) 
    cmd_length_i_carry_i_5__0
       (.I0(cmd_length_i_carry_i_1__0_n_0),
        .I1(wrap_need_to_split_q),
        .I2(split_ongoing),
        .I3(unalignment_addr_q[3]),
        .I4(cmd_length_i_carry_i_14__0_n_0),
        .I5(wrap_unaligned_len_q[3]),
        .O(cmd_length_i_carry_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h5959AA595555A655)) 
    cmd_length_i_carry_i_6__0
       (.I0(cmd_length_i_carry_i_2__0_n_0),
        .I1(wrap_need_to_split_q),
        .I2(split_ongoing),
        .I3(unalignment_addr_q[2]),
        .I4(cmd_length_i_carry_i_14__0_n_0),
        .I5(wrap_unaligned_len_q[2]),
        .O(cmd_length_i_carry_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h6555AA9A65556555)) 
    cmd_length_i_carry_i_7__0
       (.I0(cmd_length_i_carry_i_3__0_n_0),
        .I1(split_ongoing),
        .I2(wrap_need_to_split_q),
        .I3(wrap_unaligned_len_q[1]),
        .I4(cmd_length_i_carry_i_14__0_n_0),
        .I5(unalignment_addr_q[1]),
        .O(cmd_length_i_carry_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h59AA595959555959)) 
    cmd_length_i_carry_i_8__0
       (.I0(cmd_length_i_carry_i_4__0_n_0),
        .I1(unalignment_addr_q[0]),
        .I2(cmd_length_i_carry_i_14__0_n_0),
        .I3(split_ongoing),
        .I4(wrap_need_to_split_q),
        .I5(wrap_unaligned_len_q[0]),
        .O(cmd_length_i_carry_i_8__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBBBBB)) 
    cmd_length_i_carry_i_9__0
       (.I0(fix_len_q[3]),
        .I1(fix_need_to_split_q),
        .I2(wrap_rest_len[3]),
        .I3(access_is_wrap_q),
        .I4(split_ongoing),
        .O(cmd_length_i_carry_i_9__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cmd_mask_q[0]_i_1__0 
       (.I0(s_axi_arsize[1]),
        .I1(s_axi_arsize[2]),
        .I2(s_axi_arlen[0]),
        .I3(s_axi_arsize[0]),
        .I4(cmd_mask_q),
        .O(\cmd_mask_q[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEEE)) 
    \cmd_mask_q[1]_i_1__0 
       (.I0(s_axi_arsize[1]),
        .I1(s_axi_arsize[2]),
        .I2(s_axi_arlen[0]),
        .I3(s_axi_arsize[0]),
        .I4(s_axi_arlen[1]),
        .I5(cmd_mask_q),
        .O(\cmd_mask_q[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \cmd_mask_q[1]_i_2__0 
       (.I0(s_axi_arready),
        .I1(s_axi_arburst[0]),
        .I2(s_axi_arburst[1]),
        .O(cmd_mask_q));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \cmd_mask_q[2]_i_1__0 
       (.I0(\masked_addr_q[6]_i_2__0_n_0 ),
        .I1(s_axi_arsize[2]),
        .I2(s_axi_arburst[1]),
        .I3(s_axi_arburst[0]),
        .O(\cmd_mask_q[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \cmd_mask_q[3]_i_1__0 
       (.I0(\masked_addr_q[7]_i_3__0_n_0 ),
        .I1(s_axi_arsize[2]),
        .I2(s_axi_arburst[1]),
        .I3(s_axi_arburst[0]),
        .O(\cmd_mask_q[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \cmd_mask_q[4]_i_1__0 
       (.I0(cmd_mask_i[4]),
        .I1(s_axi_arburst[1]),
        .I2(s_axi_arburst[0]),
        .O(\cmd_mask_q[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \cmd_mask_q[4]_i_2__0 
       (.I0(s_axi_arsize[1]),
        .I1(s_axi_arsize[0]),
        .I2(s_axi_arlen[0]),
        .I3(s_axi_arsize[2]),
        .I4(\masked_addr_q[8]_i_3__0_n_0 ),
        .O(cmd_mask_i[4]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \cmd_mask_q[5]_i_1__0 
       (.I0(cmd_mask_i[5]),
        .I1(s_axi_arburst[1]),
        .I2(s_axi_arburst[0]),
        .O(\cmd_mask_q[5]_i_1__0_n_0 ));
  FDRE \cmd_mask_q_reg[0] 
       (.C(out),
        .CE(s_axi_arready),
        .D(\cmd_mask_q[0]_i_1__0_n_0 ),
        .Q(\cmd_mask_q_reg_n_0_[0] ),
        .R(SR));
  FDRE \cmd_mask_q_reg[1] 
       (.C(out),
        .CE(s_axi_arready),
        .D(\cmd_mask_q[1]_i_1__0_n_0 ),
        .Q(\cmd_mask_q_reg_n_0_[1] ),
        .R(SR));
  FDRE \cmd_mask_q_reg[2] 
       (.C(out),
        .CE(s_axi_arready),
        .D(\cmd_mask_q[2]_i_1__0_n_0 ),
        .Q(\cmd_mask_q_reg_n_0_[2] ),
        .R(SR));
  FDRE \cmd_mask_q_reg[3] 
       (.C(out),
        .CE(s_axi_arready),
        .D(\cmd_mask_q[3]_i_1__0_n_0 ),
        .Q(\cmd_mask_q_reg_n_0_[3] ),
        .R(SR));
  FDRE \cmd_mask_q_reg[4] 
       (.C(out),
        .CE(s_axi_arready),
        .D(\cmd_mask_q[4]_i_1__0_n_0 ),
        .Q(\cmd_mask_q_reg_n_0_[4] ),
        .R(SR));
  FDRE \cmd_mask_q_reg[5] 
       (.C(out),
        .CE(s_axi_arready),
        .D(\cmd_mask_q[5]_i_1__0_n_0 ),
        .Q(\cmd_mask_q_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    cmd_push_block_reg
       (.C(out),
        .CE(1'b1),
        .D(cmd_queue_n_57),
        .Q(cmd_push_block),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_data_fifo_v2_1_16_axic_fifo__parameterized2 cmd_queue
       (.CO(last_incr_split0),
        .D({cmd_queue_n_17,cmd_queue_n_18,cmd_queue_n_19,cmd_queue_n_20,cmd_queue_n_21}),
        .DI(DI),
        .E(cmd_queue_n_22),
        .Q(cmd_depth_reg__0),
        .S({cmd_queue_n_25,cmd_queue_n_26,cmd_queue_n_27}),
        .SR(SR),
        .\S_AXI_AADDR_Q_reg[5] ({\S_AXI_AADDR_Q_reg_n_0_[5] ,\S_AXI_AADDR_Q_reg_n_0_[4] ,\S_AXI_AADDR_Q_reg_n_0_[3] ,\S_AXI_AADDR_Q_reg_n_0_[2] ,\S_AXI_AADDR_Q_reg_n_0_[1] ,\S_AXI_AADDR_Q_reg_n_0_[0] }),
        .S_AXI_AID_Q(S_AXI_AID_Q),
        .\S_AXI_ALEN_Q_reg[3] (p_0_in),
        .S_AXI_AREADY_I_reg(cmd_queue_n_54),
        .S_AXI_AREADY_I_reg_0(s_axi_arready),
        .\S_AXI_RRESP_ACC_reg[0] (\S_AXI_RRESP_ACC_reg[0] ),
        .\S_AXI_RRESP_ACC_reg[0]_0 (\S_AXI_RRESP_ACC_reg[0]_0 ),
        .\WORD_LANE[0].S_AXI_RDATA_II_reg[63] (E),
        .\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_0 (\WORD_LANE[0].S_AXI_RDATA_II_reg[63] ),
        .\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_1 (S),
        .\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_2 (\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_0 ),
        .\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_3 (\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_1 ),
        .\WORD_LANE[1].S_AXI_RDATA_II_reg[127] (\WORD_LANE[1].S_AXI_RDATA_II_reg[127] ),
        .\WORD_LANE[2].S_AXI_RDATA_II_reg[191] (\WORD_LANE[2].S_AXI_RDATA_II_reg[191] ),
        .\WORD_LANE[3].S_AXI_RDATA_II_reg[255] (\WORD_LANE[3].S_AXI_RDATA_II_reg[255] ),
        .\WORD_LANE[4].S_AXI_RDATA_II_reg[319] (\WORD_LANE[4].S_AXI_RDATA_II_reg[319] ),
        .\WORD_LANE[5].S_AXI_RDATA_II_reg[383] (\WORD_LANE[5].S_AXI_RDATA_II_reg[383] ),
        .\WORD_LANE[6].S_AXI_RDATA_II_reg[447] (\WORD_LANE[6].S_AXI_RDATA_II_reg[447] ),
        .\WORD_LANE[7].S_AXI_RDATA_II_reg[511] (\WORD_LANE[7].S_AXI_RDATA_II_reg[511] ),
        .access_fit_mi_side_q(access_fit_mi_side_q),
        .access_is_fix_q(access_is_fix_q),
        .access_is_incr_q(access_is_incr_q),
        .access_is_wrap_q(access_is_wrap_q),
        .areset_d_2(areset_d_2),
        .\areset_d_reg[0] (\areset_d_reg[0] ),
        .\cmd_depth_reg[5] (cmd_empty_i_2_n_0),
        .cmd_empty(cmd_empty),
        .cmd_empty_reg(cmd_queue_n_62),
        .\cmd_mask_q_reg[5] ({\cmd_mask_q_reg_n_0_[5] ,\cmd_mask_q_reg_n_0_[4] ,\cmd_mask_q_reg_n_0_[3] ,\cmd_mask_q_reg_n_0_[2] ,\cmd_mask_q_reg_n_0_[1] ,\cmd_mask_q_reg_n_0_[0] ,din[10],din[7:0],S_AXI_ASIZE_Q}),
        .cmd_push_block(cmd_push_block),
        .cmd_push_block_reg(cmd_push_block_reg_0),
        .cmd_push_block_reg_0(cmd_queue_n_57),
        .command_ongoing(command_ongoing),
        .command_ongoing_reg(cmd_queue_n_56),
        .\current_word_1_reg[5] (D),
        .\current_word_1_reg[5]_0 (\current_word_1_reg[5] ),
        .current_word_adjusted(current_word_adjusted),
        .din({cmd_split_i,din[9:8]}),
        .dout(dout),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .first_mi_word_reg(pop_mi_data),
        .first_word(first_word),
        .fix_need_to_split_q(fix_need_to_split_q),
        .\gen_downsizer.gen_cascaded_downsizer.arready_i (\gen_downsizer.gen_cascaded_downsizer.arready_i ),
        .\goreg_dm.dout_i_reg[8] (\goreg_dm.dout_i_reg[8] ),
        .\goreg_dm.dout_i_reg[9] (\goreg_dm.dout_i_reg[9] ),
        .incr_need_to_split_q(incr_need_to_split_q),
        .\length_counter_1_reg[7] (Q),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .\next_mi_addr_reg[9] (cmd_queue_n_28),
        .\next_mi_addr_reg[9]_0 (cmd_queue_n_29),
        .\num_transactions_q_reg[3] (num_transactions_q),
        .out(out),
        .\pushed_commands_reg[7] (pushed_commands_reg),
        .\queue_id_reg[0] (cmd_queue_n_55),
        .\queue_id_reg[0]_0 (\s_axi_rid[0] ),
        .rd_en(rd_en),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .si_full_size_q(si_full_size_q),
        .\split_addr_mask_q_reg[0] (\split_addr_mask_q_reg_n_0_[0] ),
        .\split_addr_mask_q_reg[1] (\split_addr_mask_q_reg_n_0_[1] ),
        .\split_addr_mask_q_reg[2] (\split_addr_mask_q_reg_n_0_[2] ),
        .\split_addr_mask_q_reg[31] (\split_addr_mask_q_reg_n_0_[31] ),
        .\split_addr_mask_q_reg[5] ({\split_addr_mask_q_reg_n_0_[5] ,\split_addr_mask_q_reg_n_0_[4] ,\split_addr_mask_q_reg_n_0_[3] }),
        .split_ongoing(split_ongoing),
        .split_ongoing_reg(cmd_queue_n_24),
        .wrap_need_to_split_q(wrap_need_to_split_q));
  FDRE #(
    .INIT(1'b0)) 
    command_ongoing_reg
       (.C(out),
        .CE(1'b1),
        .D(cmd_queue_n_56),
        .Q(command_ongoing),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \downsized_len_q[0]_i_1__0 
       (.I0(s_axi_arlen[0]),
        .I1(s_axi_arsize[2]),
        .O(\downsized_len_q[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \downsized_len_q[1]_i_1__0 
       (.I0(s_axi_arsize[1]),
        .I1(s_axi_arsize[0]),
        .I2(s_axi_arlen[0]),
        .I3(s_axi_arsize[2]),
        .I4(s_axi_arlen[1]),
        .O(\downsized_len_q[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEAEFFFFFEAE0000)) 
    \downsized_len_q[2]_i_1__0 
       (.I0(s_axi_arsize[1]),
        .I1(s_axi_arlen[1]),
        .I2(s_axi_arsize[0]),
        .I3(s_axi_arlen[0]),
        .I4(s_axi_arsize[2]),
        .I5(s_axi_arlen[2]),
        .O(\downsized_len_q[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \downsized_len_q[3]_i_1__0 
       (.I0(\masked_addr_q[6]_i_2__0_n_0 ),
        .I1(s_axi_arsize[2]),
        .I2(s_axi_arlen[3]),
        .O(\downsized_len_q[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \downsized_len_q[4]_i_1__0 
       (.I0(\masked_addr_q[7]_i_3__0_n_0 ),
        .I1(s_axi_arsize[2]),
        .I2(s_axi_arlen[4]),
        .O(\downsized_len_q[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \downsized_len_q[5]_i_1__0 
       (.I0(\masked_addr_q[8]_i_3__0_n_0 ),
        .I1(s_axi_arsize[2]),
        .I2(s_axi_arlen[5]),
        .O(\downsized_len_q[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \downsized_len_q[6]_i_1__0 
       (.I0(\masked_addr_q[9]_i_2__0_n_0 ),
        .I1(s_axi_arsize[2]),
        .I2(s_axi_arlen[6]),
        .O(\downsized_len_q[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \downsized_len_q[7]_i_1__0 
       (.I0(\masked_addr_q[10]_i_2__0_n_0 ),
        .I1(s_axi_arsize[2]),
        .I2(s_axi_arlen[7]),
        .O(\downsized_len_q[7]_i_1__0_n_0 ));
  FDRE \downsized_len_q_reg[0] 
       (.C(out),
        .CE(s_axi_arready),
        .D(\downsized_len_q[0]_i_1__0_n_0 ),
        .Q(downsized_len_q[0]),
        .R(SR));
  FDRE \downsized_len_q_reg[1] 
       (.C(out),
        .CE(s_axi_arready),
        .D(\downsized_len_q[1]_i_1__0_n_0 ),
        .Q(downsized_len_q[1]),
        .R(SR));
  FDRE \downsized_len_q_reg[2] 
       (.C(out),
        .CE(s_axi_arready),
        .D(\downsized_len_q[2]_i_1__0_n_0 ),
        .Q(downsized_len_q[2]),
        .R(SR));
  FDRE \downsized_len_q_reg[3] 
       (.C(out),
        .CE(s_axi_arready),
        .D(\downsized_len_q[3]_i_1__0_n_0 ),
        .Q(downsized_len_q[3]),
        .R(SR));
  FDRE \downsized_len_q_reg[4] 
       (.C(out),
        .CE(s_axi_arready),
        .D(\downsized_len_q[4]_i_1__0_n_0 ),
        .Q(downsized_len_q[4]),
        .R(SR));
  FDRE \downsized_len_q_reg[5] 
       (.C(out),
        .CE(s_axi_arready),
        .D(\downsized_len_q[5]_i_1__0_n_0 ),
        .Q(downsized_len_q[5]),
        .R(SR));
  FDRE \downsized_len_q_reg[6] 
       (.C(out),
        .CE(s_axi_arready),
        .D(\downsized_len_q[6]_i_1__0_n_0 ),
        .Q(downsized_len_q[6]),
        .R(SR));
  FDRE \downsized_len_q_reg[7] 
       (.C(out),
        .CE(s_axi_arready),
        .D(\downsized_len_q[7]_i_1__0_n_0 ),
        .Q(downsized_len_q[7]),
        .R(SR));
  LUT5 #(
    .INIT(32'h00010000)) 
    \first_step_q[0]_i_1__0 
       (.I0(din[0]),
        .I1(S_AXI_ASIZE_Q[1]),
        .I2(S_AXI_ASIZE_Q[0]),
        .I3(S_AXI_ASIZE_Q[2]),
        .I4(access_fit_mi_side_q),
        .O(\first_step_q_reg[11] [0]));
  LUT6 #(
    .INIT(64'h80007F8000000000)) 
    \first_step_q[10]_i_1__0 
       (.I0(din[1]),
        .I1(din[0]),
        .I2(din[2]),
        .I3(din[3]),
        .I4(\first_step_q[11]_i_2__0_n_0 ),
        .I5(\first_step_q[11]_i_3__0_n_0 ),
        .O(\first_step_q_reg[11] [10]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \first_step_q[11]_i_1__0 
       (.I0(\first_step_q[11]_i_2__0_n_0 ),
        .I1(din[1]),
        .I2(din[0]),
        .I3(din[2]),
        .I4(din[3]),
        .I5(\first_step_q[11]_i_3__0_n_0 ),
        .O(\first_step_q_reg[11] [11]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \first_step_q[11]_i_2__0 
       (.I0(access_fit_mi_side_q),
        .I1(S_AXI_ASIZE_Q[0]),
        .O(\first_step_q[11]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \first_step_q[11]_i_3__0 
       (.I0(S_AXI_ASIZE_Q[2]),
        .I1(access_fit_mi_side_q),
        .I2(S_AXI_ASIZE_Q[1]),
        .O(\first_step_q[11]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0101000001100000)) 
    \first_step_q[1]_i_1__0 
       (.I0(S_AXI_ASIZE_Q[2]),
        .I1(S_AXI_ASIZE_Q[1]),
        .I2(din[0]),
        .I3(S_AXI_ASIZE_Q[0]),
        .I4(access_fit_mi_side_q),
        .I5(din[1]),
        .O(\first_step_q_reg[11] [1]));
  LUT6 #(
    .INIT(64'h0000000054E49424)) 
    \first_step_q[2]_i_1__0 
       (.I0(din[0]),
        .I1(\first_step_q[11]_i_2__0_n_0 ),
        .I2(\first_step_q[5]_i_2__0_n_0 ),
        .I3(din[1]),
        .I4(din[2]),
        .I5(din[10]),
        .O(\first_step_q_reg[11] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    \first_step_q[3]_i_1__0 
       (.I0(\first_step_q[7]_i_2__0_n_0 ),
        .I1(S_AXI_ASIZE_Q[2]),
        .I2(access_fit_mi_side_q),
        .O(\first_step_q_reg[11] [3]));
  LUT6 #(
    .INIT(64'h010100FF00FF00FF)) 
    \first_step_q[4]_i_1__0 
       (.I0(S_AXI_ASIZE_Q[0]),
        .I1(S_AXI_ASIZE_Q[1]),
        .I2(din[0]),
        .I3(\first_step_q[8]_i_2__0_n_0 ),
        .I4(access_fit_mi_side_q),
        .I5(S_AXI_ASIZE_Q[2]),
        .O(\first_step_q_reg[11] [4]));
  LUT6 #(
    .INIT(64'h5900FFFF59000000)) 
    \first_step_q[5]_i_1__0 
       (.I0(din[0]),
        .I1(\first_step_q[11]_i_2__0_n_0 ),
        .I2(din[1]),
        .I3(\first_step_q[5]_i_2__0_n_0 ),
        .I4(din[10]),
        .I5(\first_step_q[9]_i_2__0_n_0 ),
        .O(\first_step_q_reg[11] [5]));
  LUT2 #(
    .INIT(4'h2)) 
    \first_step_q[5]_i_2__0 
       (.I0(access_fit_mi_side_q),
        .I1(S_AXI_ASIZE_Q[1]),
        .O(\first_step_q[5]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hBF80B380)) 
    \first_step_q[6]_i_1__0 
       (.I0(\first_step_q[6]_i_2__0_n_0 ),
        .I1(access_fit_mi_side_q),
        .I2(S_AXI_ASIZE_Q[2]),
        .I3(\first_step_q[6]_i_3__0_n_0 ),
        .I4(S_AXI_ASIZE_Q[1]),
        .O(\first_step_q_reg[11] [6]));
  LUT6 #(
    .INIT(64'h0030006000C0F0A0)) 
    \first_step_q[6]_i_2__0 
       (.I0(din[2]),
        .I1(din[1]),
        .I2(access_fit_mi_side_q),
        .I3(S_AXI_ASIZE_Q[1]),
        .I4(S_AXI_ASIZE_Q[0]),
        .I5(din[0]),
        .O(\first_step_q[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h4BB0B0B0B0B0B0B0)) 
    \first_step_q[6]_i_3__0 
       (.I0(S_AXI_ASIZE_Q[0]),
        .I1(access_fit_mi_side_q),
        .I2(din[3]),
        .I3(din[2]),
        .I4(din[0]),
        .I5(din[1]),
        .O(\first_step_q[6]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3B3B380808080)) 
    \first_step_q[7]_i_1__0 
       (.I0(\first_step_q[7]_i_2__0_n_0 ),
        .I1(access_fit_mi_side_q),
        .I2(S_AXI_ASIZE_Q[2]),
        .I3(S_AXI_ASIZE_Q[0]),
        .I4(S_AXI_ASIZE_Q[1]),
        .I5(\first_step_q[7]_i_3__0_n_0 ),
        .O(\first_step_q_reg[11] [7]));
  LUT6 #(
    .INIT(64'h60AF30C0AFA0CFCF)) 
    \first_step_q[7]_i_2__0 
       (.I0(din[3]),
        .I1(din[2]),
        .I2(\first_step_q[5]_i_2__0_n_0 ),
        .I3(din[1]),
        .I4(\first_step_q[11]_i_2__0_n_0 ),
        .I5(din[0]),
        .O(\first_step_q[7]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \first_step_q[7]_i_3__0 
       (.I0(din[1]),
        .I1(din[0]),
        .I2(din[2]),
        .I3(din[3]),
        .O(\first_step_q[7]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \first_step_q[8]_i_1__0 
       (.I0(S_AXI_ASIZE_Q[2]),
        .I1(access_fit_mi_side_q),
        .I2(\first_step_q[8]_i_2__0_n_0 ),
        .O(\first_step_q_reg[11] [8]));
  LUT6 #(
    .INIT(64'h7D9B8ACE8ACE9BDF)) 
    \first_step_q[8]_i_2__0 
       (.I0(\first_step_q[5]_i_2__0_n_0 ),
        .I1(\first_step_q[11]_i_2__0_n_0 ),
        .I2(din[3]),
        .I3(din[2]),
        .I4(din[0]),
        .I5(din[1]),
        .O(\first_step_q[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \first_step_q[9]_i_1__0 
       (.I0(\first_step_q[9]_i_2__0_n_0 ),
        .I1(S_AXI_ASIZE_Q[2]),
        .I2(access_fit_mi_side_q),
        .O(\first_step_q_reg[11] [9]));
  LUT6 #(
    .INIT(64'h1845454045404540)) 
    \first_step_q[9]_i_2__0 
       (.I0(\first_step_q[5]_i_2__0_n_0 ),
        .I1(din[3]),
        .I2(\first_step_q[11]_i_2__0_n_0 ),
        .I3(din[2]),
        .I4(din[0]),
        .I5(din[1]),
        .O(\first_step_q[9]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \fix_len_q[1]_i_1__0 
       (.I0(s_axi_arsize[2]),
        .I1(s_axi_arsize[0]),
        .I2(s_axi_arsize[1]),
        .O(fix_len[1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fix_len_q[2]_i_1__0 
       (.I0(s_axi_arsize[1]),
        .I1(s_axi_arsize[2]),
        .O(fix_len[2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \fix_len_q[3]_i_1__0 
       (.I0(s_axi_arsize[2]),
        .I1(s_axi_arsize[1]),
        .I2(s_axi_arsize[0]),
        .O(\fix_len_q[3]_i_1__0_n_0 ));
  FDRE \fix_len_q_reg[0] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_arsize[2]),
        .Q(fix_len_q[0]),
        .R(SR));
  FDRE \fix_len_q_reg[1] 
       (.C(out),
        .CE(s_axi_arready),
        .D(fix_len[1]),
        .Q(fix_len_q[1]),
        .R(SR));
  FDRE \fix_len_q_reg[2] 
       (.C(out),
        .CE(s_axi_arready),
        .D(fix_len[2]),
        .Q(fix_len_q[2]),
        .R(SR));
  FDRE \fix_len_q_reg[3] 
       (.C(out),
        .CE(s_axi_arready),
        .D(\fix_len_q[3]_i_1__0_n_0 ),
        .Q(fix_len_q[3]),
        .R(SR));
  LUT3 #(
    .INIT(8'h10)) 
    fix_need_to_split_q_i_1__0
       (.I0(s_axi_arburst[1]),
        .I1(s_axi_arburst[0]),
        .I2(s_axi_arsize[2]),
        .O(fix_need_to_split_q_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    fix_need_to_split_q_reg
       (.C(out),
        .CE(s_axi_arready),
        .D(fix_need_to_split_q_i_1__0_n_0),
        .Q(fix_need_to_split_q),
        .R(SR));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    incr_need_to_split_q_i_1__0
       (.I0(access_is_incr_1),
        .I1(din[5]),
        .I2(din[6]),
        .I3(din[7]),
        .I4(din[4]),
        .O(incr_need_to_split_0));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    incr_need_to_split_q_i_1__2
       (.I0(s_axi_arburst[1]),
        .I1(s_axi_arburst[0]),
        .I2(\num_transactions_q[1]_i_1__0_n_0 ),
        .I3(num_transactions[2]),
        .I4(num_transactions[3]),
        .I5(\num_transactions_q[0]_i_1__0_n_0 ),
        .O(incr_need_to_split));
  FDRE #(
    .INIT(1'b0)) 
    incr_need_to_split_q_reg
       (.C(out),
        .CE(s_axi_arready),
        .D(incr_need_to_split),
        .Q(incr_need_to_split_q),
        .R(SR));
  CARRY4 last_incr_split0_carry
       (.CI(1'b0),
        .CO({NLW_last_incr_split0_carry_CO_UNCONNECTED[3],last_incr_split0,last_incr_split0_carry_n_2,last_incr_split0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_incr_split0_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,cmd_queue_n_25,cmd_queue_n_26,cmd_queue_n_27}));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    legal_wrap_len_q_i_1__0
       (.I0(legal_wrap_len_q_i_2__0_n_0),
        .I1(legal_wrap_len_q_i_3__0_n_0),
        .I2(s_axi_arsize[2]),
        .O(legal_wrap_len_q_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    legal_wrap_len_q_i_2__0
       (.I0(s_axi_arlen[7]),
        .I1(s_axi_arlen[6]),
        .I2(s_axi_arlen[4]),
        .I3(s_axi_arlen[3]),
        .I4(s_axi_arlen[5]),
        .O(legal_wrap_len_q_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h05075757)) 
    legal_wrap_len_q_i_3__0
       (.I0(s_axi_arsize[1]),
        .I1(s_axi_arlen[1]),
        .I2(s_axi_arlen[2]),
        .I3(s_axi_arlen[0]),
        .I4(s_axi_arsize[0]),
        .O(legal_wrap_len_q_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    legal_wrap_len_q_reg
       (.C(out),
        .CE(s_axi_arready),
        .D(legal_wrap_len_q_i_1__0_n_0),
        .Q(legal_wrap_len_q),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \masked_addr_q[0]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_arsize[1]),
        .I2(s_axi_arsize[2]),
        .I3(s_axi_arlen[0]),
        .I4(s_axi_arsize[0]),
        .O(masked_addr[0]));
  LUT6 #(
    .INIT(64'h00002AAAAAAA2AAA)) 
    \masked_addr_q[10]_i_1__0 
       (.I0(s_axi_araddr[10]),
        .I1(s_axi_arsize[1]),
        .I2(s_axi_arsize[0]),
        .I3(s_axi_arlen[7]),
        .I4(s_axi_arsize[2]),
        .I5(\masked_addr_q[10]_i_2__0_n_0 ),
        .O(masked_addr[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \masked_addr_q[10]_i_2__0 
       (.I0(s_axi_arlen[3]),
        .I1(s_axi_arlen[4]),
        .I2(s_axi_arsize[1]),
        .I3(s_axi_arlen[5]),
        .I4(s_axi_arsize[0]),
        .I5(s_axi_arlen[6]),
        .O(\masked_addr_q[10]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \masked_addr_q[11]_i_1__0 
       (.I0(s_axi_araddr[11]),
        .I1(\num_transactions_q[0]_i_1__0_n_0 ),
        .O(masked_addr[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \masked_addr_q[12]_i_1__0 
       (.I0(s_axi_araddr[12]),
        .I1(\num_transactions_q[1]_i_1__0_n_0 ),
        .O(masked_addr[12]));
  LUT6 #(
    .INIT(64'h202AAAAAAAAAAAAA)) 
    \masked_addr_q[13]_i_1__0 
       (.I0(s_axi_araddr[13]),
        .I1(s_axi_arlen[6]),
        .I2(s_axi_arsize[0]),
        .I3(s_axi_arlen[7]),
        .I4(s_axi_arsize[1]),
        .I5(s_axi_arsize[2]),
        .O(masked_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \masked_addr_q[14]_i_1__0 
       (.I0(s_axi_araddr[14]),
        .I1(s_axi_arsize[0]),
        .I2(s_axi_arlen[7]),
        .I3(s_axi_arsize[1]),
        .I4(s_axi_arsize[2]),
        .O(masked_addr[14]));
  LUT6 #(
    .INIT(64'h0002000000020202)) 
    \masked_addr_q[1]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_arsize[1]),
        .I2(s_axi_arsize[2]),
        .I3(s_axi_arlen[0]),
        .I4(s_axi_arsize[0]),
        .I5(s_axi_arlen[1]),
        .O(masked_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \masked_addr_q[2]_i_1__0 
       (.I0(s_axi_araddr[2]),
        .I1(\masked_addr_q[6]_i_2__0_n_0 ),
        .I2(s_axi_arsize[2]),
        .O(masked_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \masked_addr_q[3]_i_1__0 
       (.I0(s_axi_araddr[3]),
        .I1(\masked_addr_q[7]_i_3__0_n_0 ),
        .I2(s_axi_arsize[2]),
        .O(masked_addr[3]));
  LUT6 #(
    .INIT(64'h02020202020202A2)) 
    \masked_addr_q[4]_i_1__0 
       (.I0(s_axi_araddr[4]),
        .I1(\masked_addr_q[8]_i_3__0_n_0 ),
        .I2(s_axi_arsize[2]),
        .I3(s_axi_arlen[0]),
        .I4(s_axi_arsize[0]),
        .I5(s_axi_arsize[1]),
        .O(masked_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \masked_addr_q[5]_i_1__0 
       (.I0(s_axi_araddr[5]),
        .I1(cmd_mask_i[5]),
        .O(masked_addr[5]));
  LUT6 #(
    .INIT(64'hFEAEFFFFFEAE0000)) 
    \masked_addr_q[5]_i_2__0 
       (.I0(s_axi_arsize[1]),
        .I1(s_axi_arlen[1]),
        .I2(s_axi_arsize[0]),
        .I3(s_axi_arlen[0]),
        .I4(s_axi_arsize[2]),
        .I5(\masked_addr_q[9]_i_2__0_n_0 ),
        .O(cmd_mask_i[5]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \masked_addr_q[6]_i_1__0 
       (.I0(s_axi_araddr[6]),
        .I1(\masked_addr_q[10]_i_2__0_n_0 ),
        .I2(s_axi_arsize[2]),
        .I3(\masked_addr_q[6]_i_2__0_n_0 ),
        .O(masked_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    \masked_addr_q[6]_i_2__0 
       (.I0(s_axi_arlen[0]),
        .I1(s_axi_arsize[1]),
        .I2(s_axi_arlen[1]),
        .I3(s_axi_arsize[0]),
        .I4(s_axi_arlen[2]),
        .O(\masked_addr_q[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \masked_addr_q[7]_i_1__0 
       (.I0(s_axi_araddr[7]),
        .I1(\masked_addr_q[7]_i_2__0_n_0 ),
        .I2(s_axi_arsize[2]),
        .I3(\masked_addr_q[7]_i_3__0_n_0 ),
        .O(masked_addr[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \masked_addr_q[7]_i_2__0 
       (.I0(s_axi_arlen[4]),
        .I1(s_axi_arlen[5]),
        .I2(s_axi_arsize[1]),
        .I3(s_axi_arlen[6]),
        .I4(s_axi_arsize[0]),
        .I5(s_axi_arlen[7]),
        .O(\masked_addr_q[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \masked_addr_q[7]_i_3__0 
       (.I0(s_axi_arlen[0]),
        .I1(s_axi_arlen[1]),
        .I2(s_axi_arsize[1]),
        .I3(s_axi_arlen[2]),
        .I4(s_axi_arsize[0]),
        .I5(s_axi_arlen[3]),
        .O(\masked_addr_q[7]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \masked_addr_q[8]_i_1__0 
       (.I0(s_axi_araddr[8]),
        .I1(\masked_addr_q[8]_i_2__0_n_0 ),
        .I2(s_axi_arsize[2]),
        .I3(\masked_addr_q[8]_i_3__0_n_0 ),
        .O(masked_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \masked_addr_q[8]_i_2__0 
       (.I0(s_axi_arlen[5]),
        .I1(s_axi_arlen[6]),
        .I2(s_axi_arsize[1]),
        .I3(s_axi_arsize[0]),
        .I4(s_axi_arlen[7]),
        .O(\masked_addr_q[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \masked_addr_q[8]_i_3__0 
       (.I0(s_axi_arlen[1]),
        .I1(s_axi_arlen[2]),
        .I2(s_axi_arsize[1]),
        .I3(s_axi_arlen[3]),
        .I4(s_axi_arsize[0]),
        .I5(s_axi_arlen[4]),
        .O(\masked_addr_q[8]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h002AAA2A)) 
    \masked_addr_q[9]_i_1__0 
       (.I0(s_axi_araddr[9]),
        .I1(s_axi_arsize[1]),
        .I2(\num_transactions_q[0]_i_2__0_n_0 ),
        .I3(s_axi_arsize[2]),
        .I4(\masked_addr_q[9]_i_2__0_n_0 ),
        .O(masked_addr[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \masked_addr_q[9]_i_2__0 
       (.I0(s_axi_arlen[2]),
        .I1(s_axi_arlen[3]),
        .I2(s_axi_arsize[1]),
        .I3(s_axi_arlen[4]),
        .I4(s_axi_arsize[0]),
        .I5(s_axi_arlen[5]),
        .O(\masked_addr_q[9]_i_2__0_n_0 ));
  FDRE \masked_addr_q_reg[0] 
       (.C(out),
        .CE(s_axi_arready),
        .D(masked_addr[0]),
        .Q(masked_addr_q[0]),
        .R(SR));
  FDRE \masked_addr_q_reg[10] 
       (.C(out),
        .CE(s_axi_arready),
        .D(masked_addr[10]),
        .Q(masked_addr_q[10]),
        .R(SR));
  FDRE \masked_addr_q_reg[11] 
       (.C(out),
        .CE(s_axi_arready),
        .D(masked_addr[11]),
        .Q(masked_addr_q[11]),
        .R(SR));
  FDRE \masked_addr_q_reg[12] 
       (.C(out),
        .CE(s_axi_arready),
        .D(masked_addr[12]),
        .Q(masked_addr_q[12]),
        .R(SR));
  FDRE \masked_addr_q_reg[13] 
       (.C(out),
        .CE(s_axi_arready),
        .D(masked_addr[13]),
        .Q(masked_addr_q[13]),
        .R(SR));
  FDRE \masked_addr_q_reg[14] 
       (.C(out),
        .CE(s_axi_arready),
        .D(masked_addr[14]),
        .Q(masked_addr_q[14]),
        .R(SR));
  FDRE \masked_addr_q_reg[15] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[15]),
        .Q(masked_addr_q[15]),
        .R(SR));
  FDRE \masked_addr_q_reg[16] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[16]),
        .Q(masked_addr_q[16]),
        .R(SR));
  FDRE \masked_addr_q_reg[17] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[17]),
        .Q(masked_addr_q[17]),
        .R(SR));
  FDRE \masked_addr_q_reg[18] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[18]),
        .Q(masked_addr_q[18]),
        .R(SR));
  FDRE \masked_addr_q_reg[19] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[19]),
        .Q(masked_addr_q[19]),
        .R(SR));
  FDRE \masked_addr_q_reg[1] 
       (.C(out),
        .CE(s_axi_arready),
        .D(masked_addr[1]),
        .Q(masked_addr_q[1]),
        .R(SR));
  FDRE \masked_addr_q_reg[20] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[20]),
        .Q(masked_addr_q[20]),
        .R(SR));
  FDRE \masked_addr_q_reg[21] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[21]),
        .Q(masked_addr_q[21]),
        .R(SR));
  FDRE \masked_addr_q_reg[22] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[22]),
        .Q(masked_addr_q[22]),
        .R(SR));
  FDRE \masked_addr_q_reg[23] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[23]),
        .Q(masked_addr_q[23]),
        .R(SR));
  FDRE \masked_addr_q_reg[24] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[24]),
        .Q(masked_addr_q[24]),
        .R(SR));
  FDRE \masked_addr_q_reg[25] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[25]),
        .Q(masked_addr_q[25]),
        .R(SR));
  FDRE \masked_addr_q_reg[26] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[26]),
        .Q(masked_addr_q[26]),
        .R(SR));
  FDRE \masked_addr_q_reg[27] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[27]),
        .Q(masked_addr_q[27]),
        .R(SR));
  FDRE \masked_addr_q_reg[28] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[28]),
        .Q(masked_addr_q[28]),
        .R(SR));
  FDRE \masked_addr_q_reg[29] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[29]),
        .Q(masked_addr_q[29]),
        .R(SR));
  FDRE \masked_addr_q_reg[2] 
       (.C(out),
        .CE(s_axi_arready),
        .D(masked_addr[2]),
        .Q(masked_addr_q[2]),
        .R(SR));
  FDRE \masked_addr_q_reg[30] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[30]),
        .Q(masked_addr_q[30]),
        .R(SR));
  FDRE \masked_addr_q_reg[31] 
       (.C(out),
        .CE(s_axi_arready),
        .D(s_axi_araddr[31]),
        .Q(masked_addr_q[31]),
        .R(SR));
  FDRE \masked_addr_q_reg[3] 
       (.C(out),
        .CE(s_axi_arready),
        .D(masked_addr[3]),
        .Q(masked_addr_q[3]),
        .R(SR));
  FDRE \masked_addr_q_reg[4] 
       (.C(out),
        .CE(s_axi_arready),
        .D(masked_addr[4]),
        .Q(masked_addr_q[4]),
        .R(SR));
  FDRE \masked_addr_q_reg[5] 
       (.C(out),
        .CE(s_axi_arready),
        .D(masked_addr[5]),
        .Q(masked_addr_q[5]),
        .R(SR));
  FDRE \masked_addr_q_reg[6] 
       (.C(out),
        .CE(s_axi_arready),
        .D(masked_addr[6]),
        .Q(masked_addr_q[6]),
        .R(SR));
  FDRE \masked_addr_q_reg[7] 
       (.C(out),
        .CE(s_axi_arready),
        .D(masked_addr[7]),
        .Q(masked_addr_q[7]),
        .R(SR));
  FDRE \masked_addr_q_reg[8] 
       (.C(out),
        .CE(s_axi_arready),
        .D(masked_addr[8]),
        .Q(masked_addr_q[8]),
        .R(SR));
  FDRE \masked_addr_q_reg[9] 
       (.C(out),
        .CE(s_axi_arready),
        .D(masked_addr[9]),
        .Q(masked_addr_q[9]),
        .R(SR));
  CARRY4 next_mi_addr0_carry
       (.CI(1'b0),
        .CO({next_mi_addr0_carry_n_0,next_mi_addr0_carry_n_1,next_mi_addr0_carry_n_2,next_mi_addr0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,next_mi_addr0_carry_i_1__0_n_0,1'b0}),
        .O({next_mi_addr0_carry_n_4,next_mi_addr0_carry_n_5,next_mi_addr0_carry_n_6,next_mi_addr0_carry_n_7}),
        .S({next_mi_addr0_carry_i_2__0_n_0,next_mi_addr0_carry_i_3__0_n_0,next_mi_addr0_carry_i_4__0_n_0,next_mi_addr0_carry_i_5__0_n_0}));
  CARRY4 next_mi_addr0_carry__0
       (.CI(next_mi_addr0_carry_n_0),
        .CO({next_mi_addr0_carry__0_n_0,next_mi_addr0_carry__0_n_1,next_mi_addr0_carry__0_n_2,next_mi_addr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({next_mi_addr0_carry__0_n_4,next_mi_addr0_carry__0_n_5,next_mi_addr0_carry__0_n_6,next_mi_addr0_carry__0_n_7}),
        .S({next_mi_addr0_carry__0_i_1__0_n_0,next_mi_addr0_carry__0_i_2__0_n_0,next_mi_addr0_carry__0_i_3__0_n_0,next_mi_addr0_carry__0_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__0_i_1__0
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[17] ),
        .I1(cmd_queue_n_28),
        .I2(masked_addr_q[17]),
        .I3(cmd_queue_n_29),
        .I4(next_mi_addr[17]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__0_i_2__0
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[16] ),
        .I1(cmd_queue_n_28),
        .I2(masked_addr_q[16]),
        .I3(cmd_queue_n_29),
        .I4(next_mi_addr[16]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__0_i_3__0
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[15] ),
        .I1(cmd_queue_n_28),
        .I2(masked_addr_q[15]),
        .I3(cmd_queue_n_29),
        .I4(next_mi_addr[15]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__0_i_4__0
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[14] ),
        .I1(cmd_queue_n_28),
        .I2(masked_addr_q[14]),
        .I3(cmd_queue_n_29),
        .I4(next_mi_addr[14]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__0_i_4__0_n_0));
  CARRY4 next_mi_addr0_carry__1
       (.CI(next_mi_addr0_carry__0_n_0),
        .CO({next_mi_addr0_carry__1_n_0,next_mi_addr0_carry__1_n_1,next_mi_addr0_carry__1_n_2,next_mi_addr0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({next_mi_addr0_carry__1_n_4,next_mi_addr0_carry__1_n_5,next_mi_addr0_carry__1_n_6,next_mi_addr0_carry__1_n_7}),
        .S({next_mi_addr0_carry__1_i_1__0_n_0,next_mi_addr0_carry__1_i_2__0_n_0,next_mi_addr0_carry__1_i_3__0_n_0,next_mi_addr0_carry__1_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__1_i_1__0
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[21] ),
        .I1(cmd_queue_n_28),
        .I2(masked_addr_q[21]),
        .I3(cmd_queue_n_29),
        .I4(next_mi_addr[21]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__1_i_2__0
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[20] ),
        .I1(cmd_queue_n_28),
        .I2(masked_addr_q[20]),
        .I3(cmd_queue_n_29),
        .I4(next_mi_addr[20]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__1_i_3__0
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[19] ),
        .I1(cmd_queue_n_28),
        .I2(masked_addr_q[19]),
        .I3(cmd_queue_n_29),
        .I4(next_mi_addr[19]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__1_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__1_i_4__0
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[18] ),
        .I1(cmd_queue_n_28),
        .I2(masked_addr_q[18]),
        .I3(cmd_queue_n_29),
        .I4(next_mi_addr[18]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__1_i_4__0_n_0));
  CARRY4 next_mi_addr0_carry__2
       (.CI(next_mi_addr0_carry__1_n_0),
        .CO({next_mi_addr0_carry__2_n_0,next_mi_addr0_carry__2_n_1,next_mi_addr0_carry__2_n_2,next_mi_addr0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({next_mi_addr0_carry__2_n_4,next_mi_addr0_carry__2_n_5,next_mi_addr0_carry__2_n_6,next_mi_addr0_carry__2_n_7}),
        .S({next_mi_addr0_carry__2_i_1__0_n_0,next_mi_addr0_carry__2_i_2__0_n_0,next_mi_addr0_carry__2_i_3__0_n_0,next_mi_addr0_carry__2_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__2_i_1__0
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[25] ),
        .I1(cmd_queue_n_28),
        .I2(masked_addr_q[25]),
        .I3(cmd_queue_n_29),
        .I4(next_mi_addr[25]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__2_i_2__0
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[24] ),
        .I1(cmd_queue_n_28),
        .I2(masked_addr_q[24]),
        .I3(cmd_queue_n_29),
        .I4(next_mi_addr[24]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__2_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__2_i_3__0
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[23] ),
        .I1(cmd_queue_n_28),
        .I2(masked_addr_q[23]),
        .I3(cmd_queue_n_29),
        .I4(next_mi_addr[23]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__2_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__2_i_4__0
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[22] ),
        .I1(cmd_queue_n_28),
        .I2(masked_addr_q[22]),
        .I3(cmd_queue_n_29),
        .I4(next_mi_addr[22]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__2_i_4__0_n_0));
  CARRY4 next_mi_addr0_carry__3
       (.CI(next_mi_addr0_carry__2_n_0),
        .CO({next_mi_addr0_carry__3_n_0,next_mi_addr0_carry__3_n_1,next_mi_addr0_carry__3_n_2,next_mi_addr0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({next_mi_addr0_carry__3_n_4,next_mi_addr0_carry__3_n_5,next_mi_addr0_carry__3_n_6,next_mi_addr0_carry__3_n_7}),
        .S({next_mi_addr0_carry__3_i_1__0_n_0,next_mi_addr0_carry__3_i_2__0_n_0,next_mi_addr0_carry__3_i_3__0_n_0,next_mi_addr0_carry__3_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__3_i_1__0
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[29] ),
        .I1(cmd_queue_n_28),
        .I2(masked_addr_q[29]),
        .I3(cmd_queue_n_29),
        .I4(next_mi_addr[29]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__3_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__3_i_2__0
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[28] ),
        .I1(cmd_queue_n_28),
        .I2(masked_addr_q[28]),
        .I3(cmd_queue_n_29),
        .I4(next_mi_addr[28]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__3_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__3_i_3__0
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[27] ),
        .I1(cmd_queue_n_28),
        .I2(masked_addr_q[27]),
        .I3(cmd_queue_n_29),
        .I4(next_mi_addr[27]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__3_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__3_i_4__0
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[26] ),
        .I1(cmd_queue_n_28),
        .I2(masked_addr_q[26]),
        .I3(cmd_queue_n_29),
        .I4(next_mi_addr[26]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__3_i_4__0_n_0));
  CARRY4 next_mi_addr0_carry__4
       (.CI(next_mi_addr0_carry__3_n_0),
        .CO({NLW_next_mi_addr0_carry__4_CO_UNCONNECTED[3:1],next_mi_addr0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_next_mi_addr0_carry__4_O_UNCONNECTED[3:2],next_mi_addr0_carry__4_n_6,next_mi_addr0_carry__4_n_7}),
        .S({1'b0,1'b0,next_mi_addr0_carry__4_i_1__0_n_0,next_mi_addr0_carry__4_i_2__0_n_0}));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__4_i_1__0
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[31] ),
        .I1(cmd_queue_n_28),
        .I2(masked_addr_q[31]),
        .I3(cmd_queue_n_29),
        .I4(next_mi_addr[31]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__4_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__4_i_2__0
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[30] ),
        .I1(cmd_queue_n_28),
        .I2(masked_addr_q[30]),
        .I3(cmd_queue_n_29),
        .I4(next_mi_addr[30]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__4_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry_i_1__0
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[11] ),
        .I1(cmd_queue_n_28),
        .I2(masked_addr_q[11]),
        .I3(cmd_queue_n_29),
        .I4(next_mi_addr[11]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry_i_2__0
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[13] ),
        .I1(cmd_queue_n_28),
        .I2(masked_addr_q[13]),
        .I3(cmd_queue_n_29),
        .I4(next_mi_addr[13]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry_i_3__0
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[12] ),
        .I1(cmd_queue_n_28),
        .I2(masked_addr_q[12]),
        .I3(cmd_queue_n_29),
        .I4(next_mi_addr[12]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h757F7575757F7F7F)) 
    next_mi_addr0_carry_i_4__0
       (.I0(\split_addr_mask_q_reg_n_0_[31] ),
        .I1(next_mi_addr[11]),
        .I2(cmd_queue_n_29),
        .I3(masked_addr_q[11]),
        .I4(cmd_queue_n_28),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[11] ),
        .O(next_mi_addr0_carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry_i_5__0
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[10] ),
        .I1(cmd_queue_n_28),
        .I2(masked_addr_q[10]),
        .I3(cmd_queue_n_29),
        .I4(next_mi_addr[10]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hAAAA8A8000008A80)) 
    \next_mi_addr[3]_i_1__0 
       (.I0(\split_addr_mask_q_reg_n_0_[3] ),
        .I1(masked_addr_q[3]),
        .I2(cmd_queue_n_28),
        .I3(\S_AXI_AADDR_Q_reg_n_0_[3] ),
        .I4(cmd_queue_n_29),
        .I5(next_mi_addr[3]),
        .O(pre_mi_addr[3]));
  LUT6 #(
    .INIT(64'hA280A2A2A2808080)) 
    \next_mi_addr[4]_i_1__0 
       (.I0(\split_addr_mask_q_reg_n_0_[4] ),
        .I1(cmd_queue_n_29),
        .I2(next_mi_addr[4]),
        .I3(masked_addr_q[4]),
        .I4(cmd_queue_n_28),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[4] ),
        .O(pre_mi_addr[4]));
  LUT6 #(
    .INIT(64'hAAAA8A8000008A80)) 
    \next_mi_addr[5]_i_1__0 
       (.I0(\split_addr_mask_q_reg_n_0_[5] ),
        .I1(masked_addr_q[5]),
        .I2(cmd_queue_n_28),
        .I3(\S_AXI_AADDR_Q_reg_n_0_[5] ),
        .I4(cmd_queue_n_29),
        .I5(next_mi_addr[5]),
        .O(pre_mi_addr[5]));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \next_mi_addr[6]_i_1__0 
       (.I0(\split_addr_mask_q_reg_n_0_[6] ),
        .I1(\S_AXI_AADDR_Q_reg_n_0_[6] ),
        .I2(cmd_queue_n_28),
        .I3(masked_addr_q[6]),
        .I4(cmd_queue_n_29),
        .I5(next_mi_addr[6]),
        .O(pre_mi_addr[6]));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \next_mi_addr[7]_i_1__0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[7] ),
        .I1(cmd_queue_n_28),
        .I2(masked_addr_q[7]),
        .I3(cmd_queue_n_29),
        .I4(next_mi_addr[7]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(\next_mi_addr[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \next_mi_addr[8]_i_1__0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[8] ),
        .I1(cmd_queue_n_28),
        .I2(masked_addr_q[8]),
        .I3(cmd_queue_n_29),
        .I4(next_mi_addr[8]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(\next_mi_addr[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \next_mi_addr[9]_i_1__0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[9] ),
        .I1(cmd_queue_n_28),
        .I2(masked_addr_q[9]),
        .I3(cmd_queue_n_29),
        .I4(next_mi_addr[9]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(\next_mi_addr[9]_i_1__0_n_0 ));
  FDRE \next_mi_addr_reg[10] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry_n_7),
        .Q(next_mi_addr[10]),
        .R(SR));
  FDRE \next_mi_addr_reg[11] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry_n_6),
        .Q(next_mi_addr[11]),
        .R(SR));
  FDRE \next_mi_addr_reg[12] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry_n_5),
        .Q(next_mi_addr[12]),
        .R(SR));
  FDRE \next_mi_addr_reg[13] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry_n_4),
        .Q(next_mi_addr[13]),
        .R(SR));
  FDRE \next_mi_addr_reg[14] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry__0_n_7),
        .Q(next_mi_addr[14]),
        .R(SR));
  FDRE \next_mi_addr_reg[15] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry__0_n_6),
        .Q(next_mi_addr[15]),
        .R(SR));
  FDRE \next_mi_addr_reg[16] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry__0_n_5),
        .Q(next_mi_addr[16]),
        .R(SR));
  FDRE \next_mi_addr_reg[17] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry__0_n_4),
        .Q(next_mi_addr[17]),
        .R(SR));
  FDRE \next_mi_addr_reg[18] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry__1_n_7),
        .Q(next_mi_addr[18]),
        .R(SR));
  FDRE \next_mi_addr_reg[19] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry__1_n_6),
        .Q(next_mi_addr[19]),
        .R(SR));
  FDRE \next_mi_addr_reg[20] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry__1_n_5),
        .Q(next_mi_addr[20]),
        .R(SR));
  FDRE \next_mi_addr_reg[21] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry__1_n_4),
        .Q(next_mi_addr[21]),
        .R(SR));
  FDRE \next_mi_addr_reg[22] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry__2_n_7),
        .Q(next_mi_addr[22]),
        .R(SR));
  FDRE \next_mi_addr_reg[23] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry__2_n_6),
        .Q(next_mi_addr[23]),
        .R(SR));
  FDRE \next_mi_addr_reg[24] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry__2_n_5),
        .Q(next_mi_addr[24]),
        .R(SR));
  FDRE \next_mi_addr_reg[25] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry__2_n_4),
        .Q(next_mi_addr[25]),
        .R(SR));
  FDRE \next_mi_addr_reg[26] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry__3_n_7),
        .Q(next_mi_addr[26]),
        .R(SR));
  FDRE \next_mi_addr_reg[27] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry__3_n_6),
        .Q(next_mi_addr[27]),
        .R(SR));
  FDRE \next_mi_addr_reg[28] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry__3_n_5),
        .Q(next_mi_addr[28]),
        .R(SR));
  FDRE \next_mi_addr_reg[29] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry__3_n_4),
        .Q(next_mi_addr[29]),
        .R(SR));
  FDRE \next_mi_addr_reg[30] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry__4_n_7),
        .Q(next_mi_addr[30]),
        .R(SR));
  FDRE \next_mi_addr_reg[31] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(next_mi_addr0_carry__4_n_6),
        .Q(next_mi_addr[31]),
        .R(SR));
  FDRE \next_mi_addr_reg[3] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(pre_mi_addr[3]),
        .Q(next_mi_addr[3]),
        .R(SR));
  FDRE \next_mi_addr_reg[4] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(pre_mi_addr[4]),
        .Q(next_mi_addr[4]),
        .R(SR));
  FDRE \next_mi_addr_reg[5] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(pre_mi_addr[5]),
        .Q(next_mi_addr[5]),
        .R(SR));
  FDRE \next_mi_addr_reg[6] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(pre_mi_addr[6]),
        .Q(next_mi_addr[6]),
        .R(SR));
  FDRE \next_mi_addr_reg[7] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(\next_mi_addr[7]_i_1__0_n_0 ),
        .Q(next_mi_addr[7]),
        .R(SR));
  FDRE \next_mi_addr_reg[8] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(\next_mi_addr[8]_i_1__0_n_0 ),
        .Q(next_mi_addr[8]),
        .R(SR));
  FDRE \next_mi_addr_reg[9] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(\next_mi_addr[9]_i_1__0_n_0 ),
        .Q(next_mi_addr[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hEEE222E200000000)) 
    \num_transactions_q[0]_i_1__0 
       (.I0(\num_transactions_q[0]_i_2__0_n_0 ),
        .I1(s_axi_arsize[1]),
        .I2(s_axi_arlen[5]),
        .I3(s_axi_arsize[0]),
        .I4(s_axi_arlen[4]),
        .I5(s_axi_arsize[2]),
        .O(\num_transactions_q[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \num_transactions_q[0]_i_2__0 
       (.I0(s_axi_arlen[6]),
        .I1(s_axi_arsize[0]),
        .I2(s_axi_arlen[7]),
        .O(\num_transactions_q[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \num_transactions_q[1]_i_1__0 
       (.I0(s_axi_arlen[7]),
        .I1(s_axi_arsize[0]),
        .I2(s_axi_arsize[1]),
        .I3(s_axi_arlen[6]),
        .I4(s_axi_arlen[5]),
        .I5(s_axi_arsize[2]),
        .O(\num_transactions_q[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h88800080)) 
    \num_transactions_q[2]_i_1__0 
       (.I0(s_axi_arsize[2]),
        .I1(s_axi_arsize[1]),
        .I2(s_axi_arlen[7]),
        .I3(s_axi_arsize[0]),
        .I4(s_axi_arlen[6]),
        .O(num_transactions[2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \num_transactions_q[3]_i_1__0 
       (.I0(s_axi_arsize[2]),
        .I1(s_axi_arsize[1]),
        .I2(s_axi_arlen[7]),
        .I3(s_axi_arsize[0]),
        .O(num_transactions[3]));
  FDRE \num_transactions_q_reg[0] 
       (.C(out),
        .CE(s_axi_arready),
        .D(\num_transactions_q[0]_i_1__0_n_0 ),
        .Q(num_transactions_q[0]),
        .R(SR));
  FDRE \num_transactions_q_reg[1] 
       (.C(out),
        .CE(s_axi_arready),
        .D(\num_transactions_q[1]_i_1__0_n_0 ),
        .Q(num_transactions_q[1]),
        .R(SR));
  FDRE \num_transactions_q_reg[2] 
       (.C(out),
        .CE(s_axi_arready),
        .D(num_transactions[2]),
        .Q(num_transactions_q[2]),
        .R(SR));
  FDRE \num_transactions_q_reg[3] 
       (.C(out),
        .CE(s_axi_arready),
        .D(num_transactions[3]),
        .Q(num_transactions_q[3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \pushed_commands[0]_i_1__2 
       (.I0(pushed_commands_reg[0]),
        .O(\pushed_commands[0]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pushed_commands[1]_i_1__2 
       (.I0(pushed_commands_reg[1]),
        .I1(pushed_commands_reg[0]),
        .O(p_0_in__0[1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \pushed_commands[2]_i_1__2 
       (.I0(pushed_commands_reg[2]),
        .I1(pushed_commands_reg[0]),
        .I2(pushed_commands_reg[1]),
        .O(p_0_in__0[2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \pushed_commands[3]_i_1__2 
       (.I0(pushed_commands_reg[3]),
        .I1(pushed_commands_reg[2]),
        .I2(pushed_commands_reg[1]),
        .I3(pushed_commands_reg[0]),
        .O(p_0_in__0[3]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \pushed_commands[4]_i_1__0 
       (.I0(pushed_commands_reg[4]),
        .I1(pushed_commands_reg[0]),
        .I2(pushed_commands_reg[1]),
        .I3(pushed_commands_reg[2]),
        .I4(pushed_commands_reg[3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \pushed_commands[5]_i_1__0 
       (.I0(pushed_commands_reg[5]),
        .I1(pushed_commands_reg[3]),
        .I2(pushed_commands_reg[2]),
        .I3(pushed_commands_reg[1]),
        .I4(pushed_commands_reg[0]),
        .I5(pushed_commands_reg[4]),
        .O(p_0_in__0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \pushed_commands[6]_i_1__0 
       (.I0(pushed_commands_reg[6]),
        .I1(\pushed_commands[7]_i_3__0_n_0 ),
        .O(p_0_in__0[6]));
  LUT2 #(
    .INIT(4'hB)) 
    \pushed_commands[7]_i_1__0 
       (.I0(s_axi_arready),
        .I1(s_axi_aresetn),
        .O(\pushed_commands[7]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \pushed_commands[7]_i_2__0 
       (.I0(pushed_commands_reg[7]),
        .I1(\pushed_commands[7]_i_3__0_n_0 ),
        .I2(pushed_commands_reg[6]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \pushed_commands[7]_i_3__0 
       (.I0(pushed_commands_reg[5]),
        .I1(pushed_commands_reg[3]),
        .I2(pushed_commands_reg[2]),
        .I3(pushed_commands_reg[1]),
        .I4(pushed_commands_reg[0]),
        .I5(pushed_commands_reg[4]),
        .O(\pushed_commands[7]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pushed_commands_reg[0] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(\pushed_commands[0]_i_1__2_n_0 ),
        .Q(pushed_commands_reg[0]),
        .R(\pushed_commands[7]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pushed_commands_reg[1] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(p_0_in__0[1]),
        .Q(pushed_commands_reg[1]),
        .R(\pushed_commands[7]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pushed_commands_reg[2] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(p_0_in__0[2]),
        .Q(pushed_commands_reg[2]),
        .R(\pushed_commands[7]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pushed_commands_reg[3] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(p_0_in__0[3]),
        .Q(pushed_commands_reg[3]),
        .R(\pushed_commands[7]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pushed_commands_reg[4] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(p_0_in__0[4]),
        .Q(pushed_commands_reg[4]),
        .R(\pushed_commands[7]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pushed_commands_reg[5] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(p_0_in__0[5]),
        .Q(pushed_commands_reg[5]),
        .R(\pushed_commands[7]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pushed_commands_reg[6] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(p_0_in__0[6]),
        .Q(pushed_commands_reg[6]),
        .R(\pushed_commands[7]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pushed_commands_reg[7] 
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(p_0_in__0[7]),
        .Q(pushed_commands_reg[7]),
        .R(\pushed_commands[7]_i_1__0_n_0 ));
  FDRE \queue_id_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(cmd_queue_n_55),
        .Q(\s_axi_rid[0] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h08)) 
    si_full_size_q_i_1__0
       (.I0(s_axi_arsize[2]),
        .I1(s_axi_arsize[1]),
        .I2(s_axi_arsize[0]),
        .O(si_full_size));
  FDRE #(
    .INIT(1'b0)) 
    si_full_size_q_reg
       (.C(out),
        .CE(s_axi_arready),
        .D(si_full_size),
        .Q(si_full_size_q),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \size_mask_q[0]_i_1__0 
       (.I0(S_AXI_ASIZE_Q[0]),
        .I1(access_fit_mi_side_q),
        .I2(S_AXI_ASIZE_Q[1]),
        .I3(S_AXI_ASIZE_Q[2]),
        .O(\size_mask_q_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \size_mask_q[1]_i_1__0 
       (.I0(S_AXI_ASIZE_Q[1]),
        .I1(access_fit_mi_side_q),
        .I2(S_AXI_ASIZE_Q[2]),
        .O(\size_mask_q_reg[6] [0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h0444)) 
    \size_mask_q[2]_i_1__0 
       (.I0(S_AXI_ASIZE_Q[2]),
        .I1(access_fit_mi_side_q),
        .I2(S_AXI_ASIZE_Q[0]),
        .I3(S_AXI_ASIZE_Q[1]),
        .O(\size_mask_q_reg[6] [1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \size_mask_q[3]_i_1__0 
       (.I0(S_AXI_ASIZE_Q[2]),
        .I1(access_fit_mi_side_q),
        .O(\size_mask_q_reg[6] [2]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h1FFF)) 
    \size_mask_q[4]_i_1__0 
       (.I0(S_AXI_ASIZE_Q[0]),
        .I1(S_AXI_ASIZE_Q[1]),
        .I2(S_AXI_ASIZE_Q[2]),
        .I3(access_fit_mi_side_q),
        .O(\size_mask_q_reg[6] [3]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \size_mask_q[5]_i_1__0 
       (.I0(S_AXI_ASIZE_Q[1]),
        .I1(access_fit_mi_side_q),
        .I2(S_AXI_ASIZE_Q[2]),
        .O(\size_mask_q_reg[6] [4]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \size_mask_q[6]_i_1__0 
       (.I0(S_AXI_ASIZE_Q[0]),
        .I1(S_AXI_ASIZE_Q[2]),
        .I2(access_fit_mi_side_q),
        .I3(S_AXI_ASIZE_Q[1]),
        .O(\size_mask_q_reg[6] [5]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \split_addr_mask_q[0]_i_1 
       (.I0(s_axi_arsize[2]),
        .I1(s_axi_arsize[1]),
        .I2(s_axi_arsize[0]),
        .O(split_addr_mask[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \split_addr_mask_q[1]_i_1 
       (.I0(s_axi_arsize[1]),
        .I1(s_axi_arsize[2]),
        .O(split_addr_mask[1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \split_addr_mask_q[2]_i_1 
       (.I0(s_axi_arsize[2]),
        .I1(s_axi_arsize[1]),
        .I2(s_axi_arsize[0]),
        .O(\split_addr_mask_q[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \split_addr_mask_q[3]_i_1__0 
       (.I0(s_axi_arsize[2]),
        .O(access_fit_mi_side));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \split_addr_mask_q[4]_i_1__0 
       (.I0(s_axi_arsize[1]),
        .I1(s_axi_arsize[0]),
        .I2(s_axi_arsize[2]),
        .O(\split_addr_mask_q[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \split_addr_mask_q[5]_i_1__0 
       (.I0(s_axi_arsize[2]),
        .I1(s_axi_arsize[1]),
        .O(split_addr_mask[5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \split_addr_mask_q[6]_i_1__0 
       (.I0(s_axi_arsize[0]),
        .I1(s_axi_arsize[1]),
        .I2(s_axi_arsize[2]),
        .O(split_addr_mask[6]));
  FDRE \split_addr_mask_q_reg[0] 
       (.C(out),
        .CE(s_axi_arready),
        .D(split_addr_mask[0]),
        .Q(\split_addr_mask_q_reg_n_0_[0] ),
        .R(SR));
  FDRE \split_addr_mask_q_reg[1] 
       (.C(out),
        .CE(s_axi_arready),
        .D(split_addr_mask[1]),
        .Q(\split_addr_mask_q_reg_n_0_[1] ),
        .R(SR));
  FDRE \split_addr_mask_q_reg[2] 
       (.C(out),
        .CE(s_axi_arready),
        .D(\split_addr_mask_q[2]_i_1_n_0 ),
        .Q(\split_addr_mask_q_reg_n_0_[2] ),
        .R(SR));
  FDRE \split_addr_mask_q_reg[31] 
       (.C(out),
        .CE(s_axi_arready),
        .D(1'b1),
        .Q(\split_addr_mask_q_reg_n_0_[31] ),
        .R(SR));
  FDRE \split_addr_mask_q_reg[3] 
       (.C(out),
        .CE(s_axi_arready),
        .D(access_fit_mi_side),
        .Q(\split_addr_mask_q_reg_n_0_[3] ),
        .R(SR));
  FDRE \split_addr_mask_q_reg[4] 
       (.C(out),
        .CE(s_axi_arready),
        .D(\split_addr_mask_q[4]_i_1__0_n_0 ),
        .Q(\split_addr_mask_q_reg_n_0_[4] ),
        .R(SR));
  FDRE \split_addr_mask_q_reg[5] 
       (.C(out),
        .CE(s_axi_arready),
        .D(split_addr_mask[5]),
        .Q(\split_addr_mask_q_reg_n_0_[5] ),
        .R(SR));
  FDRE \split_addr_mask_q_reg[6] 
       (.C(out),
        .CE(s_axi_arready),
        .D(split_addr_mask[6]),
        .Q(\split_addr_mask_q_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    split_ongoing_reg
       (.C(out),
        .CE(S_AXI_AREADY_I_reg_0),
        .D(cmd_split_i),
        .Q(split_ongoing),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \unalignment_addr_q[0]_i_1__0 
       (.I0(s_axi_arsize[2]),
        .I1(s_axi_araddr[3]),
        .O(unalignment_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \unalignment_addr_q[1]_i_1__0 
       (.I0(s_axi_araddr[4]),
        .I1(s_axi_arsize[2]),
        .I2(s_axi_arsize[0]),
        .I3(s_axi_arsize[1]),
        .O(unalignment_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \unalignment_addr_q[2]_i_1__0 
       (.I0(s_axi_araddr[5]),
        .I1(s_axi_arsize[2]),
        .I2(s_axi_arsize[1]),
        .O(unalignment_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \unalignment_addr_q[3]_i_1__0 
       (.I0(s_axi_araddr[6]),
        .I1(s_axi_arsize[0]),
        .I2(s_axi_arsize[1]),
        .I3(s_axi_arsize[2]),
        .O(unalignment_addr[3]));
  FDRE \unalignment_addr_q_reg[0] 
       (.C(out),
        .CE(s_axi_arready),
        .D(unalignment_addr[0]),
        .Q(unalignment_addr_q[0]),
        .R(SR));
  FDRE \unalignment_addr_q_reg[1] 
       (.C(out),
        .CE(s_axi_arready),
        .D(unalignment_addr[1]),
        .Q(unalignment_addr_q[1]),
        .R(SR));
  FDRE \unalignment_addr_q_reg[2] 
       (.C(out),
        .CE(s_axi_arready),
        .D(unalignment_addr[2]),
        .Q(unalignment_addr_q[2]),
        .R(SR));
  FDRE \unalignment_addr_q_reg[3] 
       (.C(out),
        .CE(s_axi_arready),
        .D(unalignment_addr[3]),
        .Q(unalignment_addr_q[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h000000E0)) 
    wrap_need_to_split_q_i_1__0
       (.I0(wrap_need_to_split_q_i_2__0_n_0),
        .I1(wrap_need_to_split_q_i_3__0_n_0),
        .I2(s_axi_arburst[1]),
        .I3(s_axi_arburst[0]),
        .I4(legal_wrap_len_q_i_1__0_n_0),
        .O(wrap_need_to_split));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    wrap_need_to_split_q_i_2__0
       (.I0(wrap_unaligned_len[0]),
        .I1(s_axi_araddr[4]),
        .I2(cmd_mask_i[4]),
        .I3(s_axi_araddr[5]),
        .I4(cmd_mask_i[5]),
        .I5(wrap_unaligned_len[7]),
        .O(wrap_need_to_split_q_i_2__0_n_0));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    wrap_need_to_split_q_i_3__0
       (.I0(wrap_unaligned_len[4]),
        .I1(wrap_unaligned_len[5]),
        .I2(wrap_unaligned_len[3]),
        .I3(s_axi_araddr[9]),
        .I4(wrap_need_to_split_q_i_4__0_n_0),
        .O(wrap_need_to_split_q_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    wrap_need_to_split_q_i_4__0
       (.I0(\masked_addr_q[9]_i_2__0_n_0 ),
        .I1(s_axi_arsize[2]),
        .I2(s_axi_arlen[7]),
        .I3(s_axi_arsize[0]),
        .I4(s_axi_arlen[6]),
        .I5(s_axi_arsize[1]),
        .O(wrap_need_to_split_q_i_4__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    wrap_need_to_split_q_reg
       (.C(out),
        .CE(s_axi_arready),
        .D(wrap_need_to_split),
        .Q(wrap_need_to_split_q),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wrap_rest_len[0]_i_1__0 
       (.I0(wrap_unaligned_len_q[0]),
        .O(wrap_rest_len0[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wrap_rest_len[1]_i_1__0 
       (.I0(wrap_unaligned_len_q[1]),
        .I1(wrap_unaligned_len_q[0]),
        .O(\wrap_rest_len[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \wrap_rest_len[2]_i_1__0 
       (.I0(wrap_unaligned_len_q[2]),
        .I1(wrap_unaligned_len_q[0]),
        .I2(wrap_unaligned_len_q[1]),
        .O(wrap_rest_len0[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \wrap_rest_len[3]_i_1__0 
       (.I0(wrap_unaligned_len_q[3]),
        .I1(wrap_unaligned_len_q[2]),
        .I2(wrap_unaligned_len_q[1]),
        .I3(wrap_unaligned_len_q[0]),
        .O(wrap_rest_len0[3]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \wrap_rest_len[4]_i_1__0 
       (.I0(wrap_unaligned_len_q[4]),
        .I1(wrap_unaligned_len_q[3]),
        .I2(wrap_unaligned_len_q[0]),
        .I3(wrap_unaligned_len_q[1]),
        .I4(wrap_unaligned_len_q[2]),
        .O(wrap_rest_len0[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \wrap_rest_len[5]_i_1__0 
       (.I0(wrap_unaligned_len_q[5]),
        .I1(wrap_unaligned_len_q[4]),
        .I2(wrap_unaligned_len_q[2]),
        .I3(wrap_unaligned_len_q[1]),
        .I4(wrap_unaligned_len_q[0]),
        .I5(wrap_unaligned_len_q[3]),
        .O(wrap_rest_len0[5]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wrap_rest_len[6]_i_1__0 
       (.I0(wrap_unaligned_len_q[6]),
        .I1(\wrap_rest_len[7]_i_2__0_n_0 ),
        .O(wrap_rest_len0[6]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \wrap_rest_len[7]_i_1__0 
       (.I0(wrap_unaligned_len_q[7]),
        .I1(wrap_unaligned_len_q[6]),
        .I2(\wrap_rest_len[7]_i_2__0_n_0 ),
        .O(wrap_rest_len0[7]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \wrap_rest_len[7]_i_2__0 
       (.I0(wrap_unaligned_len_q[4]),
        .I1(wrap_unaligned_len_q[2]),
        .I2(wrap_unaligned_len_q[1]),
        .I3(wrap_unaligned_len_q[0]),
        .I4(wrap_unaligned_len_q[3]),
        .I5(wrap_unaligned_len_q[5]),
        .O(\wrap_rest_len[7]_i_2__0_n_0 ));
  FDRE \wrap_rest_len_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(wrap_rest_len0[0]),
        .Q(wrap_rest_len[0]),
        .R(SR));
  FDRE \wrap_rest_len_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(\wrap_rest_len[1]_i_1__0_n_0 ),
        .Q(wrap_rest_len[1]),
        .R(SR));
  FDRE \wrap_rest_len_reg[2] 
       (.C(out),
        .CE(1'b1),
        .D(wrap_rest_len0[2]),
        .Q(wrap_rest_len[2]),
        .R(SR));
  FDRE \wrap_rest_len_reg[3] 
       (.C(out),
        .CE(1'b1),
        .D(wrap_rest_len0[3]),
        .Q(wrap_rest_len[3]),
        .R(SR));
  FDRE \wrap_rest_len_reg[4] 
       (.C(out),
        .CE(1'b1),
        .D(wrap_rest_len0[4]),
        .Q(wrap_rest_len[4]),
        .R(SR));
  FDRE \wrap_rest_len_reg[5] 
       (.C(out),
        .CE(1'b1),
        .D(wrap_rest_len0[5]),
        .Q(wrap_rest_len[5]),
        .R(SR));
  FDRE \wrap_rest_len_reg[6] 
       (.C(out),
        .CE(1'b1),
        .D(wrap_rest_len0[6]),
        .Q(wrap_rest_len[6]),
        .R(SR));
  FDRE \wrap_rest_len_reg[7] 
       (.C(out),
        .CE(1'b1),
        .D(wrap_rest_len0[7]),
        .Q(wrap_rest_len[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \wrap_unaligned_len_q[0]_i_1__0 
       (.I0(s_axi_araddr[3]),
        .I1(\masked_addr_q[7]_i_3__0_n_0 ),
        .I2(s_axi_arsize[2]),
        .O(wrap_unaligned_len[0]));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A808)) 
    \wrap_unaligned_len_q[1]_i_1__0 
       (.I0(s_axi_araddr[4]),
        .I1(\masked_addr_q[8]_i_3__0_n_0 ),
        .I2(s_axi_arsize[2]),
        .I3(s_axi_arlen[0]),
        .I4(s_axi_arsize[0]),
        .I5(s_axi_arsize[1]),
        .O(wrap_unaligned_len[1]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wrap_unaligned_len_q[2]_i_1__0 
       (.I0(s_axi_araddr[5]),
        .I1(cmd_mask_i[5]),
        .O(wrap_unaligned_len[2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \wrap_unaligned_len_q[3]_i_1__0 
       (.I0(s_axi_araddr[6]),
        .I1(\masked_addr_q[10]_i_2__0_n_0 ),
        .I2(s_axi_arsize[2]),
        .I3(\masked_addr_q[6]_i_2__0_n_0 ),
        .O(wrap_unaligned_len[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \wrap_unaligned_len_q[4]_i_1__0 
       (.I0(s_axi_araddr[7]),
        .I1(\masked_addr_q[7]_i_2__0_n_0 ),
        .I2(s_axi_arsize[2]),
        .I3(\masked_addr_q[7]_i_3__0_n_0 ),
        .O(wrap_unaligned_len[4]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \wrap_unaligned_len_q[5]_i_1__0 
       (.I0(s_axi_araddr[8]),
        .I1(\masked_addr_q[8]_i_2__0_n_0 ),
        .I2(s_axi_arsize[2]),
        .I3(\masked_addr_q[8]_i_3__0_n_0 ),
        .O(wrap_unaligned_len[5]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hAA800080)) 
    \wrap_unaligned_len_q[6]_i_1__0 
       (.I0(s_axi_araddr[9]),
        .I1(s_axi_arsize[1]),
        .I2(\num_transactions_q[0]_i_2__0_n_0 ),
        .I3(s_axi_arsize[2]),
        .I4(\masked_addr_q[9]_i_2__0_n_0 ),
        .O(wrap_unaligned_len[6]));
  LUT6 #(
    .INIT(64'hAAAA800000008000)) 
    \wrap_unaligned_len_q[7]_i_1__0 
       (.I0(s_axi_araddr[10]),
        .I1(s_axi_arsize[1]),
        .I2(s_axi_arsize[0]),
        .I3(s_axi_arlen[7]),
        .I4(s_axi_arsize[2]),
        .I5(\masked_addr_q[10]_i_2__0_n_0 ),
        .O(wrap_unaligned_len[7]));
  FDRE \wrap_unaligned_len_q_reg[0] 
       (.C(out),
        .CE(s_axi_arready),
        .D(wrap_unaligned_len[0]),
        .Q(wrap_unaligned_len_q[0]),
        .R(SR));
  FDRE \wrap_unaligned_len_q_reg[1] 
       (.C(out),
        .CE(s_axi_arready),
        .D(wrap_unaligned_len[1]),
        .Q(wrap_unaligned_len_q[1]),
        .R(SR));
  FDRE \wrap_unaligned_len_q_reg[2] 
       (.C(out),
        .CE(s_axi_arready),
        .D(wrap_unaligned_len[2]),
        .Q(wrap_unaligned_len_q[2]),
        .R(SR));
  FDRE \wrap_unaligned_len_q_reg[3] 
       (.C(out),
        .CE(s_axi_arready),
        .D(wrap_unaligned_len[3]),
        .Q(wrap_unaligned_len_q[3]),
        .R(SR));
  FDRE \wrap_unaligned_len_q_reg[4] 
       (.C(out),
        .CE(s_axi_arready),
        .D(wrap_unaligned_len[4]),
        .Q(wrap_unaligned_len_q[4]),
        .R(SR));
  FDRE \wrap_unaligned_len_q_reg[5] 
       (.C(out),
        .CE(s_axi_arready),
        .D(wrap_unaligned_len[5]),
        .Q(wrap_unaligned_len_q[5]),
        .R(SR));
  FDRE \wrap_unaligned_len_q_reg[6] 
       (.C(out),
        .CE(s_axi_arready),
        .D(wrap_unaligned_len[6]),
        .Q(wrap_unaligned_len_q[6]),
        .R(SR));
  FDRE \wrap_unaligned_len_q_reg[7] 
       (.C(out),
        .CE(s_axi_arready),
        .D(wrap_unaligned_len[7]),
        .Q(wrap_unaligned_len_q[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dwidth_converter_v2_1_17_axi_downsizer
   (\arststages_ff_reg[1] ,
    empty,
    din,
    E,
    p_3_in,
    dout,
    \S_AXI_ASIZE_Q_reg[2] ,
    s_axi_arready,
    areset_d,
    s_axi_bid,
    \s_axi_rid[0] ,
    \repeat_cnt_reg[3] ,
    s_axi_bvalid,
    m_axi_bready,
    cmd_push_block_reg,
    s_axi_wready,
    cmd_push_block_reg_0,
    incr_need_to_split,
    access_is_incr,
    D,
    incr_need_to_split_0,
    access_is_incr_1,
    \S_AXI_ABURST_Q_reg[1] ,
    \gen_downsizer.gen_cascaded_downsizer.awlock_i ,
    \S_AXI_AADDR_Q_reg[31] ,
    \first_step_q_reg[11] ,
    \addr_step_q_reg[11] ,
    \size_mask_q_reg[6] ,
    size_mask,
    \gen_downsizer.gen_cascaded_downsizer.arlock_i ,
    \S_AXI_AADDR_Q_reg[31]_0 ,
    \first_step_q_reg[11]_0 ,
    \addr_step_q_reg[11]_0 ,
    \size_mask_q_reg[6]_0 ,
    \size_mask_q_reg[0] ,
    s_axi_rresp,
    s_axi_rdata,
    s_axi_bresp,
    m_axi_wdata,
    m_axi_wstrb,
    s_axi_rvalid,
    m_axi_rready,
    rd_en,
    Q,
    \S_AXI_APROT_Q_reg[2] ,
    \S_AXI_AQOS_Q_reg[3] ,
    \S_AXI_ACACHE_Q_reg[3] ,
    \S_AXI_APROT_Q_reg[2]_0 ,
    \S_AXI_AQOS_Q_reg[3]_0 ,
    out,
    S_AXI_AREADY_I_reg,
    s_axi_awid,
    s_axi_awlock,
    S_AXI_AREADY_I_reg_0,
    s_axi_arid,
    s_axi_arlock,
    \gen_downsizer.gen_cascaded_downsizer.rlast_i ,
    m_axi_bvalid,
    last_word,
    s_axi_bready,
    s_axi_aresetn,
    m_axi_wready,
    s_axi_wvalid,
    empty_fwft_i_reg,
    s_axi_rready,
    s_axi_awburst,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awaddr,
    s_axi_arburst,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_araddr,
    empty_fwft_i_reg_0,
    m_axi_rvalid,
    m_axi_rresp,
    m_axi_rdata,
    \S_AXI_BRESP_ACC_reg[1] ,
    first_mi_word_reg,
    s_axi_wdata,
    s_axi_wstrb,
    areset_d_2,
    s_axi_awvalid,
    s_axi_arvalid,
    \gen_downsizer.gen_cascaded_downsizer.awready_i ,
    \gen_downsizer.gen_cascaded_downsizer.arready_i ,
    m_axi_rlast,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos);
  output \arststages_ff_reg[1] ;
  output empty;
  output [10:0]din;
  output [0:0]E;
  output p_3_in;
  output [0:0]dout;
  output [10:0]\S_AXI_ASIZE_Q_reg[2] ;
  output [0:0]s_axi_arready;
  output [0:0]areset_d;
  output [0:0]s_axi_bid;
  output \s_axi_rid[0] ;
  output \repeat_cnt_reg[3] ;
  output s_axi_bvalid;
  output m_axi_bready;
  output cmd_push_block_reg;
  output s_axi_wready;
  output cmd_push_block_reg_0;
  output incr_need_to_split;
  output access_is_incr;
  output [1:0]D;
  output incr_need_to_split_0;
  output access_is_incr_1;
  output [1:0]\S_AXI_ABURST_Q_reg[1] ;
  output \gen_downsizer.gen_cascaded_downsizer.awlock_i ;
  output [31:0]\S_AXI_AADDR_Q_reg[31] ;
  output [11:0]\first_step_q_reg[11] ;
  output [6:0]\addr_step_q_reg[11] ;
  output [5:0]\size_mask_q_reg[6] ;
  output [0:0]size_mask;
  output \gen_downsizer.gen_cascaded_downsizer.arlock_i ;
  output [31:0]\S_AXI_AADDR_Q_reg[31]_0 ;
  output [11:0]\first_step_q_reg[11]_0 ;
  output [6:0]\addr_step_q_reg[11]_0 ;
  output [5:0]\size_mask_q_reg[6]_0 ;
  output \size_mask_q_reg[0] ;
  output [1:0]s_axi_rresp;
  output [511:0]s_axi_rdata;
  output [1:0]s_axi_bresp;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output s_axi_rvalid;
  output m_axi_rready;
  output rd_en;
  output [3:0]Q;
  output [2:0]\S_AXI_APROT_Q_reg[2] ;
  output [3:0]\S_AXI_AQOS_Q_reg[3] ;
  output [3:0]\S_AXI_ACACHE_Q_reg[3] ;
  output [2:0]\S_AXI_APROT_Q_reg[2]_0 ;
  output [3:0]\S_AXI_AQOS_Q_reg[3]_0 ;
  input out;
  input [0:0]S_AXI_AREADY_I_reg;
  input [0:0]s_axi_awid;
  input [0:0]s_axi_awlock;
  input [0:0]S_AXI_AREADY_I_reg_0;
  input [0:0]s_axi_arid;
  input [0:0]s_axi_arlock;
  input \gen_downsizer.gen_cascaded_downsizer.rlast_i ;
  input m_axi_bvalid;
  input last_word;
  input s_axi_bready;
  input s_axi_aresetn;
  input m_axi_wready;
  input s_axi_wvalid;
  input empty_fwft_i_reg;
  input s_axi_rready;
  input [1:0]s_axi_awburst;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [31:0]s_axi_awaddr;
  input [1:0]s_axi_arburst;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [31:0]s_axi_araddr;
  input empty_fwft_i_reg_0;
  input m_axi_rvalid;
  input [1:0]m_axi_rresp;
  input [63:0]m_axi_rdata;
  input [0:0]\S_AXI_BRESP_ACC_reg[1] ;
  input first_mi_word_reg;
  input [511:0]s_axi_wdata;
  input [63:0]s_axi_wstrb;
  input [0:0]areset_d_2;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input \gen_downsizer.gen_cascaded_downsizer.awready_i ;
  input \gen_downsizer.gen_cascaded_downsizer.arready_i ;
  input m_axi_rlast;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [31:0]\S_AXI_AADDR_Q_reg[31] ;
  wire [31:0]\S_AXI_AADDR_Q_reg[31]_0 ;
  wire [1:0]\S_AXI_ABURST_Q_reg[1] ;
  wire [3:0]\S_AXI_ACACHE_Q_reg[3] ;
  wire [2:0]\S_AXI_APROT_Q_reg[2] ;
  wire [2:0]\S_AXI_APROT_Q_reg[2]_0 ;
  wire [3:0]\S_AXI_AQOS_Q_reg[3] ;
  wire [3:0]\S_AXI_AQOS_Q_reg[3]_0 ;
  wire [0:0]S_AXI_AREADY_I_reg;
  wire [0:0]S_AXI_AREADY_I_reg_0;
  wire [10:0]\S_AXI_ASIZE_Q_reg[2] ;
  wire [0:0]\S_AXI_BRESP_ACC_reg[1] ;
  wire S_AXI_RDATA_II;
  wire \USE_B_CHANNEL.cmd_b_queue/inst/empty ;
  wire [2:2]\USE_READ.rd_cmd_first_word ;
  wire \USE_READ.rd_cmd_fix ;
  wire [7:0]\USE_READ.rd_cmd_length ;
  wire \USE_READ.rd_cmd_mirror ;
  wire [1:0]\USE_READ.rd_cmd_offset ;
  wire \USE_READ.read_addr_inst_n_106 ;
  wire \USE_READ.read_addr_inst_n_107 ;
  wire \USE_READ.read_addr_inst_n_108 ;
  wire \USE_READ.read_addr_inst_n_109 ;
  wire \USE_READ.read_addr_inst_n_110 ;
  wire \USE_READ.read_addr_inst_n_111 ;
  wire \USE_READ.read_addr_inst_n_112 ;
  wire \USE_READ.read_addr_inst_n_113 ;
  wire \USE_READ.read_addr_inst_n_114 ;
  wire \USE_READ.read_data_inst_n_5 ;
  wire \USE_READ.read_data_inst_n_527 ;
  wire \USE_READ.read_data_inst_n_6 ;
  wire \USE_WRITE.wr_cmd_b_ready ;
  wire [7:0]\USE_WRITE.wr_cmd_b_repeat ;
  wire \USE_WRITE.wr_cmd_b_split ;
  wire \USE_WRITE.wr_cmd_fix ;
  wire [7:0]\USE_WRITE.wr_cmd_length ;
  wire \USE_WRITE.write_addr_inst_n_108 ;
  wire \USE_WRITE.write_addr_inst_n_109 ;
  wire \USE_WRITE.write_addr_inst_n_110 ;
  wire \USE_WRITE.write_addr_inst_n_111 ;
  wire \USE_WRITE.write_addr_inst_n_112 ;
  wire \USE_WRITE.write_addr_inst_n_113 ;
  wire \USE_WRITE.write_addr_inst_n_114 ;
  wire \USE_WRITE.write_addr_inst_n_115 ;
  wire \USE_WRITE.write_addr_inst_n_116 ;
  wire \USE_WRITE.write_addr_inst_n_117 ;
  wire \USE_WRITE.write_data_inst_n_2 ;
  wire \USE_WRITE.write_data_inst_n_75 ;
  wire access_is_incr;
  wire access_is_incr_1;
  wire [6:0]\addr_step_q_reg[11] ;
  wire [6:0]\addr_step_q_reg[11]_0 ;
  wire [0:0]areset_d;
  wire [0:0]areset_d_2;
  wire \arststages_ff_reg[1] ;
  wire cmd_push_block_reg;
  wire cmd_push_block_reg_0;
  wire [3:3]current_word;
  wire [5:0]current_word_1;
  wire [5:0]current_word_1_1;
  wire [5:3]current_word_adjusted;
  wire [10:0]din;
  wire [0:0]dout;
  wire empty;
  wire empty_fwft_i_reg;
  wire empty_fwft_i_reg_0;
  wire first_mi_word;
  wire first_mi_word_reg;
  wire [11:0]\first_step_q_reg[11] ;
  wire [11:0]\first_step_q_reg[11]_0 ;
  wire first_word;
  wire \gen_downsizer.gen_cascaded_downsizer.arlock_i ;
  wire \gen_downsizer.gen_cascaded_downsizer.arready_i ;
  wire \gen_downsizer.gen_cascaded_downsizer.awlock_i ;
  wire \gen_downsizer.gen_cascaded_downsizer.awready_i ;
  wire \gen_downsizer.gen_cascaded_downsizer.rlast_i ;
  wire \gen_downsizer.gen_cascaded_downsizer.wlast_i ;
  wire incr_need_to_split;
  wire incr_need_to_split_0;
  wire last_word;
  wire [7:7]length_counter_1_reg;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [63:0]m_axi_wdata;
  wire m_axi_wready;
  wire [7:0]m_axi_wstrb;
  wire out;
  wire [5:0]p_0_in;
  wire [5:0]p_0_in_0;
  wire p_11_out;
  wire p_14_out;
  wire p_17_out;
  wire p_20_out;
  wire p_22_out;
  wire p_2_out;
  wire p_3_in;
  wire p_5_out;
  wire p_8_out;
  wire pop_mi_data;
  wire rd_en;
  wire \repeat_cnt_reg[3] ;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arcache;
  wire s_axi_aresetn;
  wire [0:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [0:0]s_axi_arlock;
  wire [2:0]s_axi_arprot;
  wire [3:0]s_axi_arqos;
  wire [0:0]s_axi_arready;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awcache;
  wire [0:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [0:0]s_axi_awlock;
  wire [2:0]s_axi_awprot;
  wire [3:0]s_axi_awqos;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire [0:0]s_axi_bid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [511:0]s_axi_rdata;
  wire \s_axi_rid[0] ;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [511:0]s_axi_wdata;
  wire s_axi_wready;
  wire [63:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire [0:0]size_mask;
  wire \size_mask_q_reg[0] ;
  wire [5:0]\size_mask_q_reg[6] ;
  wire [5:0]\size_mask_q_reg[6]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dwidth_converter_v2_1_17_a_downsizer__parameterized0 \USE_READ.read_addr_inst 
       (.D(p_0_in),
        .DI(\USE_READ.read_addr_inst_n_107 ),
        .E(p_22_out),
        .Q(length_counter_1_reg),
        .S({\USE_READ.read_addr_inst_n_109 ,\USE_READ.read_addr_inst_n_110 }),
        .SR(\arststages_ff_reg[1] ),
        .\S_AXI_AADDR_Q_reg[31]_0 (\S_AXI_AADDR_Q_reg[31]_0 ),
        .\S_AXI_ABURST_Q_reg[1]_0 (\S_AXI_ABURST_Q_reg[1] ),
        .\S_AXI_ACACHE_Q_reg[3]_0 (\S_AXI_ACACHE_Q_reg[3] ),
        .\S_AXI_APROT_Q_reg[2]_0 (\S_AXI_APROT_Q_reg[2]_0 ),
        .\S_AXI_AQOS_Q_reg[3]_0 (\S_AXI_AQOS_Q_reg[3]_0 ),
        .S_AXI_AREADY_I_reg_0(S_AXI_AREADY_I_reg_0),
        .\S_AXI_RRESP_ACC_reg[0] (\USE_READ.read_addr_inst_n_106 ),
        .\S_AXI_RRESP_ACC_reg[0]_0 (\USE_READ.read_data_inst_n_527 ),
        .\WORD_LANE[0].S_AXI_RDATA_II_reg[63] (\USE_READ.read_addr_inst_n_108 ),
        .\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_0 ({\USE_READ.read_addr_inst_n_111 ,\USE_READ.read_addr_inst_n_112 ,\USE_READ.read_addr_inst_n_113 ,\USE_READ.read_addr_inst_n_114 }),
        .\WORD_LANE[0].S_AXI_RDATA_II_reg[63]_1 (S_AXI_RDATA_II),
        .\WORD_LANE[1].S_AXI_RDATA_II_reg[127] (p_20_out),
        .\WORD_LANE[2].S_AXI_RDATA_II_reg[191] (p_17_out),
        .\WORD_LANE[3].S_AXI_RDATA_II_reg[255] (p_14_out),
        .\WORD_LANE[4].S_AXI_RDATA_II_reg[319] (p_11_out),
        .\WORD_LANE[5].S_AXI_RDATA_II_reg[383] (p_8_out),
        .\WORD_LANE[6].S_AXI_RDATA_II_reg[447] (p_5_out),
        .\WORD_LANE[7].S_AXI_RDATA_II_reg[511] (p_2_out),
        .access_is_incr_1(access_is_incr_1),
        .\addr_step_q_reg[11] (\addr_step_q_reg[11]_0 ),
        .areset_d_2(areset_d_2),
        .\areset_d_reg[0] (areset_d),
        .cmd_push_block_reg_0(cmd_push_block_reg_0),
        .\current_word_1_reg[5] (current_word_1),
        .current_word_adjusted(current_word_adjusted),
        .din(\S_AXI_ASIZE_Q_reg[2] ),
        .dout({\USE_READ.rd_cmd_fix ,dout,\USE_READ.rd_cmd_mirror ,\USE_READ.rd_cmd_first_word ,\USE_READ.rd_cmd_offset ,\USE_READ.rd_cmd_length }),
        .empty_fwft_i_reg(empty_fwft_i_reg_0),
        .\first_step_q_reg[11] (\first_step_q_reg[11]_0 ),
        .first_word(first_word),
        .\gen_downsizer.gen_cascaded_downsizer.arlock_i (\gen_downsizer.gen_cascaded_downsizer.arlock_i ),
        .\gen_downsizer.gen_cascaded_downsizer.arready_i (\gen_downsizer.gen_cascaded_downsizer.arready_i ),
        .\goreg_dm.dout_i_reg[8] (\USE_READ.read_data_inst_n_6 ),
        .\goreg_dm.dout_i_reg[9] (\USE_READ.read_data_inst_n_5 ),
        .incr_need_to_split_0(incr_need_to_split_0),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .out(out),
        .pop_mi_data(pop_mi_data),
        .rd_en(rd_en),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arcache(s_axi_arcache),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arlock(s_axi_arlock),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arqos(s_axi_arqos),
        .s_axi_arready(s_axi_arready),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_arvalid(s_axi_arvalid),
        .\s_axi_rid[0] (\s_axi_rid[0] ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .\size_mask_q_reg[0] (\size_mask_q_reg[0] ),
        .\size_mask_q_reg[6] (\size_mask_q_reg[6]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dwidth_converter_v2_1_17_r_downsizer \USE_READ.read_data_inst 
       (.D(p_0_in),
        .DI({\USE_READ.read_addr_inst_n_107 ,\USE_READ.rd_cmd_offset }),
        .E(pop_mi_data),
        .Q(length_counter_1_reg),
        .S({\USE_READ.read_addr_inst_n_109 ,\USE_READ.read_addr_inst_n_110 }),
        .SR(\arststages_ff_reg[1] ),
        .\S_AXI_RRESP_ACC_reg[0]_0 (\USE_READ.read_data_inst_n_527 ),
        .\cmd_depth_reg[2] (\USE_READ.read_data_inst_n_5 ),
        .\current_word_1_reg[3]_0 ({\USE_READ.read_addr_inst_n_111 ,\USE_READ.read_addr_inst_n_112 ,\USE_READ.read_addr_inst_n_113 ,\USE_READ.read_addr_inst_n_114 }),
        .\current_word_1_reg[5]_0 (current_word_1),
        .current_word_adjusted(current_word_adjusted),
        .dout({\USE_READ.rd_cmd_fix ,\USE_READ.rd_cmd_mirror ,\USE_READ.rd_cmd_first_word ,\USE_READ.rd_cmd_length }),
        .empty_fwft_i_reg(S_AXI_RDATA_II),
        .empty_fwft_i_reg_0(p_22_out),
        .empty_fwft_i_reg_1(p_20_out),
        .empty_fwft_i_reg_2(p_17_out),
        .empty_fwft_i_reg_3(p_14_out),
        .empty_fwft_i_reg_4(p_11_out),
        .empty_fwft_i_reg_5(p_8_out),
        .empty_fwft_i_reg_6(p_5_out),
        .empty_fwft_i_reg_7(p_2_out),
        .first_mi_word_reg_0(\USE_READ.read_data_inst_n_6 ),
        .first_word(first_word),
        .\gen_downsizer.gen_cascaded_downsizer.rlast_i (\gen_downsizer.gen_cascaded_downsizer.rlast_i ),
        .\goreg_dm.dout_i_reg[2] (\USE_READ.read_addr_inst_n_106 ),
        .\goreg_dm.dout_i_reg[30] (\USE_READ.read_addr_inst_n_108 ),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rresp(m_axi_rresp),
        .out(out),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rresp(s_axi_rresp));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dwidth_converter_v2_1_17_b_downsizer \USE_WRITE.USE_SPLIT.write_resp_inst 
       (.SR(\arststages_ff_reg[1] ),
        .\S_AXI_BRESP_ACC_reg[1]_0 (\S_AXI_BRESP_ACC_reg[1] ),
        .\USE_WRITE.wr_cmd_b_ready (\USE_WRITE.wr_cmd_b_ready ),
        .dout({\USE_WRITE.wr_cmd_b_split ,\USE_WRITE.wr_cmd_b_repeat }),
        .empty(\USE_B_CHANNEL.cmd_b_queue/inst/empty ),
        .first_mi_word_reg_0(first_mi_word_reg),
        .last_word(last_word),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .out(out),
        .\repeat_cnt_reg[3]_0 (\repeat_cnt_reg[3] ),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dwidth_converter_v2_1_17_a_downsizer \USE_WRITE.write_addr_inst 
       (.D(D),
        .DI({current_word,\USE_WRITE.write_addr_inst_n_108 ,\USE_WRITE.write_addr_inst_n_109 ,\USE_WRITE.write_addr_inst_n_110 }),
        .E(p_3_in),
        .Q(current_word_1_1),
        .S({\USE_WRITE.write_addr_inst_n_112 ,\USE_WRITE.write_addr_inst_n_113 }),
        .SR(\arststages_ff_reg[1] ),
        .\S_AXI_AADDR_Q_reg[31]_0 (\S_AXI_AADDR_Q_reg[31] ),
        .\S_AXI_ACACHE_Q_reg[3]_0 (Q),
        .\S_AXI_APROT_Q_reg[2]_0 (\S_AXI_APROT_Q_reg[2] ),
        .\S_AXI_AQOS_Q_reg[3]_0 (\S_AXI_AQOS_Q_reg[3] ),
        .S_AXI_AREADY_I_reg_0(S_AXI_AREADY_I_reg),
        .\USE_WRITE.wr_cmd_b_ready (\USE_WRITE.wr_cmd_b_ready ),
        .access_is_incr(access_is_incr),
        .\addr_step_q_reg[11] (\addr_step_q_reg[11] ),
        .areset_d_2(areset_d_2),
        .\areset_d_reg[1] (areset_d),
        .cmd_push_block_reg_0(cmd_push_block_reg),
        .\current_word_1_reg[3] ({\USE_WRITE.wr_cmd_fix ,\USE_WRITE.wr_cmd_length }),
        .\current_word_1_reg[5] (p_0_in_0),
        .din(din),
        .dout({\USE_WRITE.wr_cmd_b_split ,\USE_WRITE.wr_cmd_b_repeat }),
        .empty(\USE_B_CHANNEL.cmd_b_queue/inst/empty ),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .first_mi_word(first_mi_word),
        .\first_step_q_reg[11] (\first_step_q_reg[11] ),
        .first_word_reg(empty),
        .first_word_reg_0(\USE_WRITE.write_data_inst_n_2 ),
        .\gen_downsizer.gen_cascaded_downsizer.awlock_i (\gen_downsizer.gen_cascaded_downsizer.awlock_i ),
        .\gen_downsizer.gen_cascaded_downsizer.awready_i (\gen_downsizer.gen_cascaded_downsizer.awready_i ),
        .\gen_downsizer.gen_cascaded_downsizer.wlast_i (\gen_downsizer.gen_cascaded_downsizer.wlast_i ),
        .incr_need_to_split(incr_need_to_split),
        .\m_axi_wdata[63] (\USE_WRITE.write_addr_inst_n_111 ),
        .\m_axi_wdata[63]_0 ({\USE_WRITE.write_addr_inst_n_114 ,\USE_WRITE.write_addr_inst_n_115 ,\USE_WRITE.write_addr_inst_n_116 ,\USE_WRITE.write_addr_inst_n_117 }),
        .m_axi_wready(m_axi_wready),
        .out(out),
        .rd_en(\USE_WRITE.write_data_inst_n_75 ),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awcache(s_axi_awcache),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awlock(s_axi_awlock),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awqos(s_axi_awqos),
        .s_axi_awready(E),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .size_mask(size_mask),
        .\size_mask_q_reg[6] (\size_mask_q_reg[6] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dwidth_converter_v2_1_17_w_downsizer \USE_WRITE.write_data_inst 
       (.D(p_0_in_0),
        .DI({current_word,\USE_WRITE.write_addr_inst_n_108 ,\USE_WRITE.write_addr_inst_n_109 ,\USE_WRITE.write_addr_inst_n_110 }),
        .E(p_3_in),
        .Q(current_word_1_1),
        .S({\USE_WRITE.write_addr_inst_n_112 ,\USE_WRITE.write_addr_inst_n_113 }),
        .SR(\arststages_ff_reg[1] ),
        .\current_word_1_reg[3]_0 ({\USE_WRITE.write_addr_inst_n_114 ,\USE_WRITE.write_addr_inst_n_115 ,\USE_WRITE.write_addr_inst_n_116 ,\USE_WRITE.write_addr_inst_n_117 }),
        .\current_word_1_reg[5]_0 (\USE_WRITE.write_data_inst_n_2 ),
        .empty(empty),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .first_mi_word(first_mi_word),
        .\gen_downsizer.gen_cascaded_downsizer.wlast_i (\gen_downsizer.gen_cascaded_downsizer.wlast_i ),
        .\goreg_dm.dout_i_reg[30] (\USE_WRITE.write_addr_inst_n_111 ),
        .\goreg_dm.dout_i_reg[34] ({\USE_WRITE.wr_cmd_fix ,\USE_WRITE.wr_cmd_length }),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .out(out),
        .rd_en(\USE_WRITE.write_data_inst_n_75 ),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dwidth_converter_v2_1_17_b_downsizer
   (\USE_WRITE.wr_cmd_b_ready ,
    \repeat_cnt_reg[3]_0 ,
    s_axi_bvalid,
    m_axi_bready,
    s_axi_bresp,
    SR,
    out,
    m_axi_bvalid,
    last_word,
    s_axi_bready,
    empty,
    dout,
    \S_AXI_BRESP_ACC_reg[1]_0 ,
    first_mi_word_reg_0);
  output \USE_WRITE.wr_cmd_b_ready ;
  output \repeat_cnt_reg[3]_0 ;
  output s_axi_bvalid;
  output m_axi_bready;
  output [1:0]s_axi_bresp;
  input [0:0]SR;
  input out;
  input m_axi_bvalid;
  input last_word;
  input s_axi_bready;
  input empty;
  input [8:0]dout;
  input [0:0]\S_AXI_BRESP_ACC_reg[1]_0 ;
  input first_mi_word_reg_0;

  wire [0:0]SR;
  wire [1:0]S_AXI_BRESP_ACC;
  wire [0:0]\S_AXI_BRESP_ACC_reg[1]_0 ;
  wire \USE_WRITE.wr_cmd_b_ready ;
  wire [8:0]dout;
  wire empty;
  wire first_mi_word;
  wire first_mi_word_reg_0;
  wire last_word;
  wire last_word_0;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire [7:0]next_repeat_cnt;
  wire out;
  wire p_1_in;
  wire \repeat_cnt[1]_i_1__0_n_0 ;
  wire \repeat_cnt[2]_i_2__0_n_0 ;
  wire \repeat_cnt[3]_i_2__0_n_0 ;
  wire \repeat_cnt[4]_i_2_n_0 ;
  wire \repeat_cnt[5]_i_2_n_0 ;
  wire \repeat_cnt[6]_i_2_n_0 ;
  wire \repeat_cnt[7]_i_2_n_0 ;
  wire \repeat_cnt_reg[3]_0 ;
  wire [7:0]repeat_cnt_reg__0;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire s_axi_bvalid_INST_0_i_3_n_0;

  FDRE \S_AXI_BRESP_ACC_reg[0] 
       (.C(out),
        .CE(p_1_in),
        .D(s_axi_bresp[0]),
        .Q(S_AXI_BRESP_ACC[0]),
        .R(SR));
  FDRE \S_AXI_BRESP_ACC_reg[1] 
       (.C(out),
        .CE(p_1_in),
        .D(s_axi_bresp[1]),
        .Q(S_AXI_BRESP_ACC[1]),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000800)) 
    fifo_gen_inst_i_7
       (.I0(m_axi_bvalid),
        .I1(last_word),
        .I2(\repeat_cnt_reg[3]_0 ),
        .I3(s_axi_bready),
        .I4(empty),
        .O(\USE_WRITE.wr_cmd_b_ready ));
  LUT4 #(
    .INIT(16'hE000)) 
    first_mi_word_i_1
       (.I0(\repeat_cnt_reg[3]_0 ),
        .I1(s_axi_bready),
        .I2(last_word),
        .I3(m_axi_bvalid),
        .O(p_1_in));
  LUT1 #(
    .INIT(2'h1)) 
    first_mi_word_i_2
       (.I0(\repeat_cnt_reg[3]_0 ),
        .O(last_word_0));
  FDSE first_mi_word_reg
       (.C(out),
        .CE(p_1_in),
        .D(last_word_0),
        .Q(first_mi_word),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    m_axi_bready_INST_0
       (.I0(m_axi_bvalid),
        .I1(s_axi_bready),
        .I2(\repeat_cnt_reg[3]_0 ),
        .I3(last_word),
        .O(m_axi_bready));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \repeat_cnt[0]_i_1__0 
       (.I0(repeat_cnt_reg__0[0]),
        .I1(first_mi_word),
        .I2(dout[0]),
        .O(next_repeat_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \repeat_cnt[1]_i_1__0 
       (.I0(repeat_cnt_reg__0[0]),
        .I1(dout[0]),
        .I2(repeat_cnt_reg__0[1]),
        .I3(first_mi_word),
        .I4(dout[1]),
        .O(\repeat_cnt[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFC030505FC03)) 
    \repeat_cnt[2]_i_1__0 
       (.I0(dout[1]),
        .I1(repeat_cnt_reg__0[1]),
        .I2(\repeat_cnt[2]_i_2__0_n_0 ),
        .I3(repeat_cnt_reg__0[2]),
        .I4(first_mi_word),
        .I5(dout[2]),
        .O(next_repeat_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \repeat_cnt[2]_i_2__0 
       (.I0(dout[0]),
        .I1(first_mi_word),
        .I2(repeat_cnt_reg__0[0]),
        .O(\repeat_cnt[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFCF305050CF30)) 
    \repeat_cnt[3]_i_1__0 
       (.I0(dout[2]),
        .I1(repeat_cnt_reg__0[2]),
        .I2(\repeat_cnt[3]_i_2__0_n_0 ),
        .I3(repeat_cnt_reg__0[3]),
        .I4(first_mi_word),
        .I5(dout[3]),
        .O(next_repeat_cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    \repeat_cnt[3]_i_2__0 
       (.I0(repeat_cnt_reg__0[0]),
        .I1(dout[0]),
        .I2(repeat_cnt_reg__0[1]),
        .I3(first_mi_word),
        .I4(dout[1]),
        .O(\repeat_cnt[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFCF305050CF30)) 
    \repeat_cnt[4]_i_1 
       (.I0(dout[3]),
        .I1(repeat_cnt_reg__0[3]),
        .I2(\repeat_cnt[4]_i_2_n_0 ),
        .I3(repeat_cnt_reg__0[4]),
        .I4(first_mi_word),
        .I5(dout[4]),
        .O(next_repeat_cnt[4]));
  LUT6 #(
    .INIT(64'h0000000305050003)) 
    \repeat_cnt[4]_i_2 
       (.I0(dout[1]),
        .I1(repeat_cnt_reg__0[1]),
        .I2(\repeat_cnt[2]_i_2__0_n_0 ),
        .I3(repeat_cnt_reg__0[2]),
        .I4(first_mi_word),
        .I5(dout[2]),
        .O(\repeat_cnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFCF305050CF30)) 
    \repeat_cnt[5]_i_1 
       (.I0(dout[4]),
        .I1(repeat_cnt_reg__0[4]),
        .I2(\repeat_cnt[5]_i_2_n_0 ),
        .I3(repeat_cnt_reg__0[5]),
        .I4(first_mi_word),
        .I5(dout[5]),
        .O(next_repeat_cnt[5]));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    \repeat_cnt[5]_i_2 
       (.I0(dout[2]),
        .I1(repeat_cnt_reg__0[2]),
        .I2(\repeat_cnt[3]_i_2__0_n_0 ),
        .I3(repeat_cnt_reg__0[3]),
        .I4(first_mi_word),
        .I5(dout[3]),
        .O(\repeat_cnt[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFCF305050CF30)) 
    \repeat_cnt[6]_i_1 
       (.I0(dout[5]),
        .I1(repeat_cnt_reg__0[5]),
        .I2(\repeat_cnt[6]_i_2_n_0 ),
        .I3(repeat_cnt_reg__0[6]),
        .I4(first_mi_word),
        .I5(dout[6]),
        .O(next_repeat_cnt[6]));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    \repeat_cnt[6]_i_2 
       (.I0(dout[3]),
        .I1(repeat_cnt_reg__0[3]),
        .I2(\repeat_cnt[4]_i_2_n_0 ),
        .I3(repeat_cnt_reg__0[4]),
        .I4(first_mi_word),
        .I5(dout[4]),
        .O(\repeat_cnt[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFCF305050CF30)) 
    \repeat_cnt[7]_i_1 
       (.I0(dout[6]),
        .I1(repeat_cnt_reg__0[6]),
        .I2(\repeat_cnt[7]_i_2_n_0 ),
        .I3(repeat_cnt_reg__0[7]),
        .I4(first_mi_word),
        .I5(dout[7]),
        .O(next_repeat_cnt[7]));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    \repeat_cnt[7]_i_2 
       (.I0(dout[4]),
        .I1(repeat_cnt_reg__0[4]),
        .I2(\repeat_cnt[5]_i_2_n_0 ),
        .I3(repeat_cnt_reg__0[5]),
        .I4(first_mi_word),
        .I5(dout[5]),
        .O(\repeat_cnt[7]_i_2_n_0 ));
  FDRE \repeat_cnt_reg[0] 
       (.C(out),
        .CE(p_1_in),
        .D(next_repeat_cnt[0]),
        .Q(repeat_cnt_reg__0[0]),
        .R(SR));
  FDRE \repeat_cnt_reg[1] 
       (.C(out),
        .CE(p_1_in),
        .D(\repeat_cnt[1]_i_1__0_n_0 ),
        .Q(repeat_cnt_reg__0[1]),
        .R(SR));
  FDRE \repeat_cnt_reg[2] 
       (.C(out),
        .CE(p_1_in),
        .D(next_repeat_cnt[2]),
        .Q(repeat_cnt_reg__0[2]),
        .R(SR));
  FDRE \repeat_cnt_reg[3] 
       (.C(out),
        .CE(p_1_in),
        .D(next_repeat_cnt[3]),
        .Q(repeat_cnt_reg__0[3]),
        .R(SR));
  FDRE \repeat_cnt_reg[4] 
       (.C(out),
        .CE(p_1_in),
        .D(next_repeat_cnt[4]),
        .Q(repeat_cnt_reg__0[4]),
        .R(SR));
  FDRE \repeat_cnt_reg[5] 
       (.C(out),
        .CE(p_1_in),
        .D(next_repeat_cnt[5]),
        .Q(repeat_cnt_reg__0[5]),
        .R(SR));
  FDRE \repeat_cnt_reg[6] 
       (.C(out),
        .CE(p_1_in),
        .D(next_repeat_cnt[6]),
        .Q(repeat_cnt_reg__0[6]),
        .R(SR));
  FDRE \repeat_cnt_reg[7] 
       (.C(out),
        .CE(p_1_in),
        .D(next_repeat_cnt[7]),
        .Q(repeat_cnt_reg__0[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'hAEA2AEAAAEAAAAAA)) 
    \s_axi_bresp[0]_INST_0 
       (.I0(\S_AXI_BRESP_ACC_reg[1]_0 ),
        .I1(dout[8]),
        .I2(first_mi_word),
        .I3(S_AXI_BRESP_ACC[0]),
        .I4(S_AXI_BRESP_ACC[1]),
        .I5(first_mi_word_reg_0),
        .O(s_axi_bresp[0]));
  LUT4 #(
    .INIT(16'h40FF)) 
    \s_axi_bresp[1]_INST_0 
       (.I0(first_mi_word),
        .I1(dout[8]),
        .I2(S_AXI_BRESP_ACC[1]),
        .I3(first_mi_word_reg_0),
        .O(s_axi_bresp[1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h40)) 
    s_axi_bvalid_INST_0
       (.I0(\repeat_cnt_reg[3]_0 ),
        .I1(last_word),
        .I2(m_axi_bvalid),
        .O(s_axi_bvalid));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    s_axi_bvalid_INST_0_i_1
       (.I0(dout[8]),
        .I1(s_axi_bvalid_INST_0_i_3_n_0),
        .I2(repeat_cnt_reg__0[5]),
        .I3(repeat_cnt_reg__0[1]),
        .I4(repeat_cnt_reg__0[4]),
        .O(\repeat_cnt_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    s_axi_bvalid_INST_0_i_3
       (.I0(repeat_cnt_reg__0[7]),
        .I1(first_mi_word),
        .I2(repeat_cnt_reg__0[0]),
        .I3(repeat_cnt_reg__0[2]),
        .I4(repeat_cnt_reg__0[3]),
        .I5(repeat_cnt_reg__0[6]),
        .O(s_axi_bvalid_INST_0_i_3_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dwidth_converter_v2_1_17_r_downsizer
   (first_word,
    current_word_adjusted,
    Q,
    \cmd_depth_reg[2] ,
    first_mi_word_reg_0,
    s_axi_rresp,
    \current_word_1_reg[5]_0 ,
    s_axi_rdata,
    \S_AXI_RRESP_ACC_reg[0]_0 ,
    SR,
    E,
    \gen_downsizer.gen_cascaded_downsizer.rlast_i ,
    out,
    DI,
    \current_word_1_reg[3]_0 ,
    \goreg_dm.dout_i_reg[30] ,
    S,
    dout,
    \goreg_dm.dout_i_reg[2] ,
    m_axi_rresp,
    m_axi_rdata,
    D,
    empty_fwft_i_reg,
    empty_fwft_i_reg_0,
    empty_fwft_i_reg_1,
    empty_fwft_i_reg_2,
    empty_fwft_i_reg_3,
    empty_fwft_i_reg_4,
    empty_fwft_i_reg_5,
    empty_fwft_i_reg_6,
    empty_fwft_i_reg_7);
  output first_word;
  output [2:0]current_word_adjusted;
  output [0:0]Q;
  output \cmd_depth_reg[2] ;
  output first_mi_word_reg_0;
  output [1:0]s_axi_rresp;
  output [5:0]\current_word_1_reg[5]_0 ;
  output [511:0]s_axi_rdata;
  output \S_AXI_RRESP_ACC_reg[0]_0 ;
  input [0:0]SR;
  input [0:0]E;
  input \gen_downsizer.gen_cascaded_downsizer.rlast_i ;
  input out;
  input [2:0]DI;
  input [3:0]\current_word_1_reg[3]_0 ;
  input [0:0]\goreg_dm.dout_i_reg[30] ;
  input [1:0]S;
  input [10:0]dout;
  input \goreg_dm.dout_i_reg[2] ;
  input [1:0]m_axi_rresp;
  input [63:0]m_axi_rdata;
  input [5:0]D;
  input [0:0]empty_fwft_i_reg;
  input [0:0]empty_fwft_i_reg_0;
  input [0:0]empty_fwft_i_reg_1;
  input [0:0]empty_fwft_i_reg_2;
  input [0:0]empty_fwft_i_reg_3;
  input [0:0]empty_fwft_i_reg_4;
  input [0:0]empty_fwft_i_reg_5;
  input [0:0]empty_fwft_i_reg_6;
  input [0:0]empty_fwft_i_reg_7;

  wire [5:0]D;
  wire [2:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [1:0]S_AXI_RRESP_ACC;
  wire \S_AXI_RRESP_ACC_reg[0]_0 ;
  wire \cmd_depth_reg[2] ;
  wire [2:2]current_word;
  wire [3:0]\current_word_1_reg[3]_0 ;
  wire [5:0]\current_word_1_reg[5]_0 ;
  wire [2:0]current_word_adjusted;
  wire current_word_adjusted_carry__0_n_3;
  wire current_word_adjusted_carry_n_0;
  wire current_word_adjusted_carry_n_1;
  wire current_word_adjusted_carry_n_2;
  wire current_word_adjusted_carry_n_3;
  wire [10:0]dout;
  wire [0:0]empty_fwft_i_reg;
  wire [0:0]empty_fwft_i_reg_0;
  wire [0:0]empty_fwft_i_reg_1;
  wire [0:0]empty_fwft_i_reg_2;
  wire [0:0]empty_fwft_i_reg_3;
  wire [0:0]empty_fwft_i_reg_4;
  wire [0:0]empty_fwft_i_reg_5;
  wire [0:0]empty_fwft_i_reg_6;
  wire [0:0]empty_fwft_i_reg_7;
  wire first_mi_word_reg_0;
  wire first_word;
  wire \gen_downsizer.gen_cascaded_downsizer.rlast_i ;
  wire \goreg_dm.dout_i_reg[2] ;
  wire [0:0]\goreg_dm.dout_i_reg[30] ;
  wire \length_counter_1[1]_i_1__1_n_0 ;
  wire \length_counter_1[2]_i_2__1_n_0 ;
  wire \length_counter_1[3]_i_2__1_n_0 ;
  wire \length_counter_1[4]_i_2__0_n_0 ;
  wire \length_counter_1[5]_i_2__1_n_0 ;
  wire \length_counter_1[6]_i_2__0_n_0 ;
  wire \length_counter_1[7]_i_2_n_0 ;
  wire \length_counter_1[7]_i_3_n_0 ;
  wire \length_counter_1[7]_i_4_n_0 ;
  wire \length_counter_1[7]_i_5_n_0 ;
  wire \length_counter_1[7]_i_6_n_0 ;
  wire [6:0]length_counter_1_reg;
  wire [63:0]m_axi_rdata;
  wire [1:0]m_axi_rresp;
  wire [7:0]next_length_counter__0;
  wire out;
  wire [511:0]p_1_in;
  wire [511:0]s_axi_rdata;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid_INST_0_i_14_n_0;
  wire [2:0]NLW_current_word_adjusted_carry_O_UNCONNECTED;
  wire [3:1]NLW_current_word_adjusted_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_current_word_adjusted_carry__0_O_UNCONNECTED;

  FDRE \S_AXI_RRESP_ACC_reg[0] 
       (.C(out),
        .CE(E),
        .D(s_axi_rresp[0]),
        .Q(S_AXI_RRESP_ACC[0]),
        .R(SR));
  FDRE \S_AXI_RRESP_ACC_reg[1] 
       (.C(out),
        .CE(E),
        .D(s_axi_rresp[1]),
        .Q(S_AXI_RRESP_ACC[1]),
        .R(SR));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[0] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[0]),
        .Q(p_1_in[0]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[10] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[10]),
        .Q(p_1_in[10]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[11] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[11]),
        .Q(p_1_in[11]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[12] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[12]),
        .Q(p_1_in[12]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[13] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[13]),
        .Q(p_1_in[13]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[14] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[14]),
        .Q(p_1_in[14]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[15] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[15]),
        .Q(p_1_in[15]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[16] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[16]),
        .Q(p_1_in[16]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[17] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[17]),
        .Q(p_1_in[17]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[18] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[18]),
        .Q(p_1_in[18]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[19] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[19]),
        .Q(p_1_in[19]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[1] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[1]),
        .Q(p_1_in[1]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[20] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[20]),
        .Q(p_1_in[20]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[21] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[21]),
        .Q(p_1_in[21]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[22] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[22]),
        .Q(p_1_in[22]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[23] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[23]),
        .Q(p_1_in[23]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[24] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[24]),
        .Q(p_1_in[24]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[25] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[25]),
        .Q(p_1_in[25]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[26] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[26]),
        .Q(p_1_in[26]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[27] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[27]),
        .Q(p_1_in[27]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[28] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[28]),
        .Q(p_1_in[28]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[29] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[29]),
        .Q(p_1_in[29]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[2] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[2]),
        .Q(p_1_in[2]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[30] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[30]),
        .Q(p_1_in[30]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[31] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[31]),
        .Q(p_1_in[31]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[32] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[32]),
        .Q(p_1_in[32]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[33] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[33]),
        .Q(p_1_in[33]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[34] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[34]),
        .Q(p_1_in[34]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[35] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[35]),
        .Q(p_1_in[35]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[36] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[36]),
        .Q(p_1_in[36]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[37] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[37]),
        .Q(p_1_in[37]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[38] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[38]),
        .Q(p_1_in[38]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[39] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[39]),
        .Q(p_1_in[39]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[3] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[3]),
        .Q(p_1_in[3]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[40] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[40]),
        .Q(p_1_in[40]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[41] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[41]),
        .Q(p_1_in[41]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[42] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[42]),
        .Q(p_1_in[42]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[43] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[43]),
        .Q(p_1_in[43]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[44] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[44]),
        .Q(p_1_in[44]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[45] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[45]),
        .Q(p_1_in[45]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[46] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[46]),
        .Q(p_1_in[46]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[47] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[47]),
        .Q(p_1_in[47]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[48] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[48]),
        .Q(p_1_in[48]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[49] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[49]),
        .Q(p_1_in[49]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[4] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[4]),
        .Q(p_1_in[4]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[50] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[50]),
        .Q(p_1_in[50]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[51] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[51]),
        .Q(p_1_in[51]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[52] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[52]),
        .Q(p_1_in[52]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[53] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[53]),
        .Q(p_1_in[53]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[54] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[54]),
        .Q(p_1_in[54]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[55] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[55]),
        .Q(p_1_in[55]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[56] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[56]),
        .Q(p_1_in[56]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[57] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[57]),
        .Q(p_1_in[57]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[58] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[58]),
        .Q(p_1_in[58]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[59] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[59]),
        .Q(p_1_in[59]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[5] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[5]),
        .Q(p_1_in[5]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[60] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[60]),
        .Q(p_1_in[60]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[61] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[61]),
        .Q(p_1_in[61]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[62] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[62]),
        .Q(p_1_in[62]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[63] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[63]),
        .Q(p_1_in[63]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[6] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[6]),
        .Q(p_1_in[6]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[7] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[7]),
        .Q(p_1_in[7]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[8] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[8]),
        .Q(p_1_in[8]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[0].S_AXI_RDATA_II_reg[9] 
       (.C(out),
        .CE(empty_fwft_i_reg_0),
        .D(m_axi_rdata[9]),
        .Q(p_1_in[9]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[100] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[36]),
        .Q(p_1_in[100]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[101] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[37]),
        .Q(p_1_in[101]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[102] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[38]),
        .Q(p_1_in[102]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[103] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[39]),
        .Q(p_1_in[103]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[104] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[40]),
        .Q(p_1_in[104]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[105] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[41]),
        .Q(p_1_in[105]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[106] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[42]),
        .Q(p_1_in[106]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[107] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[43]),
        .Q(p_1_in[107]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[108] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[44]),
        .Q(p_1_in[108]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[109] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[45]),
        .Q(p_1_in[109]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[110] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[46]),
        .Q(p_1_in[110]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[111] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[47]),
        .Q(p_1_in[111]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[112] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[48]),
        .Q(p_1_in[112]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[113] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[49]),
        .Q(p_1_in[113]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[114] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[50]),
        .Q(p_1_in[114]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[115] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[51]),
        .Q(p_1_in[115]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[116] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[52]),
        .Q(p_1_in[116]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[117] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[53]),
        .Q(p_1_in[117]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[118] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[54]),
        .Q(p_1_in[118]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[119] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[55]),
        .Q(p_1_in[119]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[120] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[56]),
        .Q(p_1_in[120]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[121] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[57]),
        .Q(p_1_in[121]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[122] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[58]),
        .Q(p_1_in[122]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[123] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[59]),
        .Q(p_1_in[123]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[124] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[60]),
        .Q(p_1_in[124]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[125] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[61]),
        .Q(p_1_in[125]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[126] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[62]),
        .Q(p_1_in[126]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[127] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[63]),
        .Q(p_1_in[127]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[64] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[0]),
        .Q(p_1_in[64]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[65] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[1]),
        .Q(p_1_in[65]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[66] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[2]),
        .Q(p_1_in[66]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[67] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[3]),
        .Q(p_1_in[67]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[68] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[4]),
        .Q(p_1_in[68]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[69] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[5]),
        .Q(p_1_in[69]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[70] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[6]),
        .Q(p_1_in[70]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[71] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[7]),
        .Q(p_1_in[71]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[72] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[8]),
        .Q(p_1_in[72]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[73] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[9]),
        .Q(p_1_in[73]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[74] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[10]),
        .Q(p_1_in[74]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[75] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[11]),
        .Q(p_1_in[75]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[76] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[12]),
        .Q(p_1_in[76]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[77] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[13]),
        .Q(p_1_in[77]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[78] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[14]),
        .Q(p_1_in[78]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[79] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[15]),
        .Q(p_1_in[79]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[80] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[16]),
        .Q(p_1_in[80]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[81] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[17]),
        .Q(p_1_in[81]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[82] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[18]),
        .Q(p_1_in[82]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[83] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[19]),
        .Q(p_1_in[83]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[84] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[20]),
        .Q(p_1_in[84]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[85] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[21]),
        .Q(p_1_in[85]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[86] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[22]),
        .Q(p_1_in[86]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[87] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[23]),
        .Q(p_1_in[87]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[88] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[24]),
        .Q(p_1_in[88]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[89] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[25]),
        .Q(p_1_in[89]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[90] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[26]),
        .Q(p_1_in[90]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[91] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[27]),
        .Q(p_1_in[91]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[92] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[28]),
        .Q(p_1_in[92]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[93] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[29]),
        .Q(p_1_in[93]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[94] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[30]),
        .Q(p_1_in[94]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[95] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[31]),
        .Q(p_1_in[95]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[96] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[32]),
        .Q(p_1_in[96]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[97] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[33]),
        .Q(p_1_in[97]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[98] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[34]),
        .Q(p_1_in[98]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[1].S_AXI_RDATA_II_reg[99] 
       (.C(out),
        .CE(empty_fwft_i_reg_1),
        .D(m_axi_rdata[35]),
        .Q(p_1_in[99]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[128] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[0]),
        .Q(p_1_in[128]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[129] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[1]),
        .Q(p_1_in[129]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[130] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[2]),
        .Q(p_1_in[130]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[131] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[3]),
        .Q(p_1_in[131]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[132] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[4]),
        .Q(p_1_in[132]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[133] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[5]),
        .Q(p_1_in[133]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[134] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[6]),
        .Q(p_1_in[134]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[135] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[7]),
        .Q(p_1_in[135]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[136] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[8]),
        .Q(p_1_in[136]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[137] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[9]),
        .Q(p_1_in[137]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[138] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[10]),
        .Q(p_1_in[138]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[139] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[11]),
        .Q(p_1_in[139]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[140] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[12]),
        .Q(p_1_in[140]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[141] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[13]),
        .Q(p_1_in[141]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[142] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[14]),
        .Q(p_1_in[142]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[143] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[15]),
        .Q(p_1_in[143]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[144] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[16]),
        .Q(p_1_in[144]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[145] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[17]),
        .Q(p_1_in[145]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[146] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[18]),
        .Q(p_1_in[146]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[147] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[19]),
        .Q(p_1_in[147]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[148] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[20]),
        .Q(p_1_in[148]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[149] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[21]),
        .Q(p_1_in[149]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[150] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[22]),
        .Q(p_1_in[150]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[151] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[23]),
        .Q(p_1_in[151]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[152] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[24]),
        .Q(p_1_in[152]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[153] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[25]),
        .Q(p_1_in[153]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[154] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[26]),
        .Q(p_1_in[154]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[155] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[27]),
        .Q(p_1_in[155]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[156] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[28]),
        .Q(p_1_in[156]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[157] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[29]),
        .Q(p_1_in[157]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[158] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[30]),
        .Q(p_1_in[158]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[159] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[31]),
        .Q(p_1_in[159]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[160] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[32]),
        .Q(p_1_in[160]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[161] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[33]),
        .Q(p_1_in[161]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[162] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[34]),
        .Q(p_1_in[162]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[163] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[35]),
        .Q(p_1_in[163]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[164] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[36]),
        .Q(p_1_in[164]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[165] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[37]),
        .Q(p_1_in[165]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[166] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[38]),
        .Q(p_1_in[166]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[167] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[39]),
        .Q(p_1_in[167]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[168] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[40]),
        .Q(p_1_in[168]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[169] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[41]),
        .Q(p_1_in[169]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[170] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[42]),
        .Q(p_1_in[170]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[171] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[43]),
        .Q(p_1_in[171]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[172] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[44]),
        .Q(p_1_in[172]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[173] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[45]),
        .Q(p_1_in[173]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[174] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[46]),
        .Q(p_1_in[174]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[175] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[47]),
        .Q(p_1_in[175]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[176] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[48]),
        .Q(p_1_in[176]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[177] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[49]),
        .Q(p_1_in[177]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[178] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[50]),
        .Q(p_1_in[178]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[179] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[51]),
        .Q(p_1_in[179]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[180] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[52]),
        .Q(p_1_in[180]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[181] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[53]),
        .Q(p_1_in[181]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[182] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[54]),
        .Q(p_1_in[182]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[183] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[55]),
        .Q(p_1_in[183]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[184] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[56]),
        .Q(p_1_in[184]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[185] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[57]),
        .Q(p_1_in[185]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[186] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[58]),
        .Q(p_1_in[186]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[187] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[59]),
        .Q(p_1_in[187]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[188] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[60]),
        .Q(p_1_in[188]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[189] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[61]),
        .Q(p_1_in[189]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[190] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[62]),
        .Q(p_1_in[190]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[2].S_AXI_RDATA_II_reg[191] 
       (.C(out),
        .CE(empty_fwft_i_reg_2),
        .D(m_axi_rdata[63]),
        .Q(p_1_in[191]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[192] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[0]),
        .Q(p_1_in[192]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[193] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[1]),
        .Q(p_1_in[193]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[194] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[2]),
        .Q(p_1_in[194]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[195] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[3]),
        .Q(p_1_in[195]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[196] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[4]),
        .Q(p_1_in[196]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[197] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[5]),
        .Q(p_1_in[197]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[198] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[6]),
        .Q(p_1_in[198]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[199] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[7]),
        .Q(p_1_in[199]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[200] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[8]),
        .Q(p_1_in[200]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[201] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[9]),
        .Q(p_1_in[201]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[202] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[10]),
        .Q(p_1_in[202]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[203] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[11]),
        .Q(p_1_in[203]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[204] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[12]),
        .Q(p_1_in[204]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[205] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[13]),
        .Q(p_1_in[205]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[206] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[14]),
        .Q(p_1_in[206]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[207] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[15]),
        .Q(p_1_in[207]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[208] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[16]),
        .Q(p_1_in[208]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[209] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[17]),
        .Q(p_1_in[209]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[210] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[18]),
        .Q(p_1_in[210]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[211] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[19]),
        .Q(p_1_in[211]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[212] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[20]),
        .Q(p_1_in[212]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[213] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[21]),
        .Q(p_1_in[213]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[214] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[22]),
        .Q(p_1_in[214]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[215] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[23]),
        .Q(p_1_in[215]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[216] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[24]),
        .Q(p_1_in[216]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[217] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[25]),
        .Q(p_1_in[217]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[218] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[26]),
        .Q(p_1_in[218]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[219] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[27]),
        .Q(p_1_in[219]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[220] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[28]),
        .Q(p_1_in[220]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[221] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[29]),
        .Q(p_1_in[221]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[222] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[30]),
        .Q(p_1_in[222]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[223] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[31]),
        .Q(p_1_in[223]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[224] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[32]),
        .Q(p_1_in[224]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[225] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[33]),
        .Q(p_1_in[225]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[226] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[34]),
        .Q(p_1_in[226]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[227] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[35]),
        .Q(p_1_in[227]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[228] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[36]),
        .Q(p_1_in[228]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[229] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[37]),
        .Q(p_1_in[229]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[230] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[38]),
        .Q(p_1_in[230]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[231] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[39]),
        .Q(p_1_in[231]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[232] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[40]),
        .Q(p_1_in[232]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[233] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[41]),
        .Q(p_1_in[233]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[234] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[42]),
        .Q(p_1_in[234]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[235] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[43]),
        .Q(p_1_in[235]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[236] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[44]),
        .Q(p_1_in[236]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[237] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[45]),
        .Q(p_1_in[237]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[238] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[46]),
        .Q(p_1_in[238]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[239] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[47]),
        .Q(p_1_in[239]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[240] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[48]),
        .Q(p_1_in[240]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[241] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[49]),
        .Q(p_1_in[241]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[242] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[50]),
        .Q(p_1_in[242]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[243] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[51]),
        .Q(p_1_in[243]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[244] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[52]),
        .Q(p_1_in[244]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[245] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[53]),
        .Q(p_1_in[245]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[246] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[54]),
        .Q(p_1_in[246]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[247] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[55]),
        .Q(p_1_in[247]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[248] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[56]),
        .Q(p_1_in[248]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[249] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[57]),
        .Q(p_1_in[249]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[250] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[58]),
        .Q(p_1_in[250]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[251] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[59]),
        .Q(p_1_in[251]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[252] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[60]),
        .Q(p_1_in[252]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[253] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[61]),
        .Q(p_1_in[253]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[254] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[62]),
        .Q(p_1_in[254]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[3].S_AXI_RDATA_II_reg[255] 
       (.C(out),
        .CE(empty_fwft_i_reg_3),
        .D(m_axi_rdata[63]),
        .Q(p_1_in[255]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[256] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[0]),
        .Q(p_1_in[256]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[257] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[1]),
        .Q(p_1_in[257]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[258] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[2]),
        .Q(p_1_in[258]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[259] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[3]),
        .Q(p_1_in[259]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[260] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[4]),
        .Q(p_1_in[260]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[261] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[5]),
        .Q(p_1_in[261]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[262] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[6]),
        .Q(p_1_in[262]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[263] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[7]),
        .Q(p_1_in[263]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[264] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[8]),
        .Q(p_1_in[264]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[265] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[9]),
        .Q(p_1_in[265]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[266] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[10]),
        .Q(p_1_in[266]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[267] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[11]),
        .Q(p_1_in[267]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[268] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[12]),
        .Q(p_1_in[268]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[269] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[13]),
        .Q(p_1_in[269]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[270] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[14]),
        .Q(p_1_in[270]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[271] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[15]),
        .Q(p_1_in[271]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[272] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[16]),
        .Q(p_1_in[272]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[273] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[17]),
        .Q(p_1_in[273]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[274] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[18]),
        .Q(p_1_in[274]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[275] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[19]),
        .Q(p_1_in[275]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[276] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[20]),
        .Q(p_1_in[276]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[277] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[21]),
        .Q(p_1_in[277]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[278] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[22]),
        .Q(p_1_in[278]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[279] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[23]),
        .Q(p_1_in[279]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[280] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[24]),
        .Q(p_1_in[280]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[281] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[25]),
        .Q(p_1_in[281]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[282] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[26]),
        .Q(p_1_in[282]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[283] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[27]),
        .Q(p_1_in[283]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[284] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[28]),
        .Q(p_1_in[284]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[285] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[29]),
        .Q(p_1_in[285]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[286] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[30]),
        .Q(p_1_in[286]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[287] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[31]),
        .Q(p_1_in[287]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[288] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[32]),
        .Q(p_1_in[288]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[289] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[33]),
        .Q(p_1_in[289]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[290] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[34]),
        .Q(p_1_in[290]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[291] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[35]),
        .Q(p_1_in[291]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[292] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[36]),
        .Q(p_1_in[292]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[293] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[37]),
        .Q(p_1_in[293]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[294] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[38]),
        .Q(p_1_in[294]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[295] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[39]),
        .Q(p_1_in[295]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[296] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[40]),
        .Q(p_1_in[296]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[297] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[41]),
        .Q(p_1_in[297]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[298] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[42]),
        .Q(p_1_in[298]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[299] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[43]),
        .Q(p_1_in[299]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[300] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[44]),
        .Q(p_1_in[300]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[301] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[45]),
        .Q(p_1_in[301]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[302] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[46]),
        .Q(p_1_in[302]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[303] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[47]),
        .Q(p_1_in[303]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[304] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[48]),
        .Q(p_1_in[304]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[305] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[49]),
        .Q(p_1_in[305]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[306] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[50]),
        .Q(p_1_in[306]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[307] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[51]),
        .Q(p_1_in[307]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[308] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[52]),
        .Q(p_1_in[308]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[309] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[53]),
        .Q(p_1_in[309]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[310] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[54]),
        .Q(p_1_in[310]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[311] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[55]),
        .Q(p_1_in[311]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[312] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[56]),
        .Q(p_1_in[312]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[313] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[57]),
        .Q(p_1_in[313]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[314] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[58]),
        .Q(p_1_in[314]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[315] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[59]),
        .Q(p_1_in[315]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[316] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[60]),
        .Q(p_1_in[316]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[317] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[61]),
        .Q(p_1_in[317]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[318] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[62]),
        .Q(p_1_in[318]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[4].S_AXI_RDATA_II_reg[319] 
       (.C(out),
        .CE(empty_fwft_i_reg_4),
        .D(m_axi_rdata[63]),
        .Q(p_1_in[319]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[320] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[0]),
        .Q(p_1_in[320]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[321] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[1]),
        .Q(p_1_in[321]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[322] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[2]),
        .Q(p_1_in[322]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[323] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[3]),
        .Q(p_1_in[323]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[324] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[4]),
        .Q(p_1_in[324]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[325] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[5]),
        .Q(p_1_in[325]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[326] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[6]),
        .Q(p_1_in[326]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[327] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[7]),
        .Q(p_1_in[327]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[328] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[8]),
        .Q(p_1_in[328]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[329] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[9]),
        .Q(p_1_in[329]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[330] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[10]),
        .Q(p_1_in[330]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[331] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[11]),
        .Q(p_1_in[331]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[332] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[12]),
        .Q(p_1_in[332]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[333] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[13]),
        .Q(p_1_in[333]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[334] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[14]),
        .Q(p_1_in[334]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[335] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[15]),
        .Q(p_1_in[335]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[336] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[16]),
        .Q(p_1_in[336]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[337] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[17]),
        .Q(p_1_in[337]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[338] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[18]),
        .Q(p_1_in[338]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[339] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[19]),
        .Q(p_1_in[339]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[340] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[20]),
        .Q(p_1_in[340]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[341] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[21]),
        .Q(p_1_in[341]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[342] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[22]),
        .Q(p_1_in[342]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[343] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[23]),
        .Q(p_1_in[343]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[344] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[24]),
        .Q(p_1_in[344]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[345] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[25]),
        .Q(p_1_in[345]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[346] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[26]),
        .Q(p_1_in[346]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[347] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[27]),
        .Q(p_1_in[347]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[348] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[28]),
        .Q(p_1_in[348]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[349] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[29]),
        .Q(p_1_in[349]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[350] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[30]),
        .Q(p_1_in[350]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[351] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[31]),
        .Q(p_1_in[351]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[352] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[32]),
        .Q(p_1_in[352]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[353] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[33]),
        .Q(p_1_in[353]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[354] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[34]),
        .Q(p_1_in[354]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[355] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[35]),
        .Q(p_1_in[355]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[356] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[36]),
        .Q(p_1_in[356]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[357] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[37]),
        .Q(p_1_in[357]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[358] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[38]),
        .Q(p_1_in[358]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[359] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[39]),
        .Q(p_1_in[359]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[360] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[40]),
        .Q(p_1_in[360]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[361] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[41]),
        .Q(p_1_in[361]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[362] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[42]),
        .Q(p_1_in[362]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[363] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[43]),
        .Q(p_1_in[363]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[364] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[44]),
        .Q(p_1_in[364]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[365] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[45]),
        .Q(p_1_in[365]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[366] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[46]),
        .Q(p_1_in[366]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[367] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[47]),
        .Q(p_1_in[367]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[368] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[48]),
        .Q(p_1_in[368]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[369] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[49]),
        .Q(p_1_in[369]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[370] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[50]),
        .Q(p_1_in[370]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[371] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[51]),
        .Q(p_1_in[371]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[372] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[52]),
        .Q(p_1_in[372]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[373] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[53]),
        .Q(p_1_in[373]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[374] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[54]),
        .Q(p_1_in[374]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[375] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[55]),
        .Q(p_1_in[375]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[376] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[56]),
        .Q(p_1_in[376]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[377] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[57]),
        .Q(p_1_in[377]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[378] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[58]),
        .Q(p_1_in[378]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[379] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[59]),
        .Q(p_1_in[379]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[380] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[60]),
        .Q(p_1_in[380]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[381] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[61]),
        .Q(p_1_in[381]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[382] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[62]),
        .Q(p_1_in[382]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[5].S_AXI_RDATA_II_reg[383] 
       (.C(out),
        .CE(empty_fwft_i_reg_5),
        .D(m_axi_rdata[63]),
        .Q(p_1_in[383]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[384] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[0]),
        .Q(p_1_in[384]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[385] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[1]),
        .Q(p_1_in[385]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[386] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[2]),
        .Q(p_1_in[386]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[387] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[3]),
        .Q(p_1_in[387]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[388] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[4]),
        .Q(p_1_in[388]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[389] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[5]),
        .Q(p_1_in[389]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[390] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[6]),
        .Q(p_1_in[390]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[391] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[7]),
        .Q(p_1_in[391]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[392] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[8]),
        .Q(p_1_in[392]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[393] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[9]),
        .Q(p_1_in[393]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[394] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[10]),
        .Q(p_1_in[394]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[395] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[11]),
        .Q(p_1_in[395]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[396] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[12]),
        .Q(p_1_in[396]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[397] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[13]),
        .Q(p_1_in[397]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[398] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[14]),
        .Q(p_1_in[398]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[399] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[15]),
        .Q(p_1_in[399]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[400] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[16]),
        .Q(p_1_in[400]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[401] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[17]),
        .Q(p_1_in[401]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[402] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[18]),
        .Q(p_1_in[402]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[403] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[19]),
        .Q(p_1_in[403]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[404] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[20]),
        .Q(p_1_in[404]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[405] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[21]),
        .Q(p_1_in[405]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[406] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[22]),
        .Q(p_1_in[406]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[407] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[23]),
        .Q(p_1_in[407]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[408] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[24]),
        .Q(p_1_in[408]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[409] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[25]),
        .Q(p_1_in[409]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[410] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[26]),
        .Q(p_1_in[410]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[411] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[27]),
        .Q(p_1_in[411]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[412] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[28]),
        .Q(p_1_in[412]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[413] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[29]),
        .Q(p_1_in[413]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[414] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[30]),
        .Q(p_1_in[414]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[415] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[31]),
        .Q(p_1_in[415]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[416] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[32]),
        .Q(p_1_in[416]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[417] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[33]),
        .Q(p_1_in[417]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[418] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[34]),
        .Q(p_1_in[418]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[419] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[35]),
        .Q(p_1_in[419]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[420] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[36]),
        .Q(p_1_in[420]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[421] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[37]),
        .Q(p_1_in[421]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[422] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[38]),
        .Q(p_1_in[422]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[423] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[39]),
        .Q(p_1_in[423]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[424] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[40]),
        .Q(p_1_in[424]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[425] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[41]),
        .Q(p_1_in[425]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[426] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[42]),
        .Q(p_1_in[426]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[427] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[43]),
        .Q(p_1_in[427]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[428] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[44]),
        .Q(p_1_in[428]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[429] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[45]),
        .Q(p_1_in[429]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[430] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[46]),
        .Q(p_1_in[430]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[431] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[47]),
        .Q(p_1_in[431]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[432] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[48]),
        .Q(p_1_in[432]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[433] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[49]),
        .Q(p_1_in[433]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[434] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[50]),
        .Q(p_1_in[434]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[435] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[51]),
        .Q(p_1_in[435]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[436] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[52]),
        .Q(p_1_in[436]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[437] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[53]),
        .Q(p_1_in[437]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[438] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[54]),
        .Q(p_1_in[438]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[439] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[55]),
        .Q(p_1_in[439]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[440] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[56]),
        .Q(p_1_in[440]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[441] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[57]),
        .Q(p_1_in[441]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[442] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[58]),
        .Q(p_1_in[442]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[443] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[59]),
        .Q(p_1_in[443]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[444] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[60]),
        .Q(p_1_in[444]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[445] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[61]),
        .Q(p_1_in[445]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[446] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[62]),
        .Q(p_1_in[446]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[6].S_AXI_RDATA_II_reg[447] 
       (.C(out),
        .CE(empty_fwft_i_reg_6),
        .D(m_axi_rdata[63]),
        .Q(p_1_in[447]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[448] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[0]),
        .Q(p_1_in[448]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[449] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[1]),
        .Q(p_1_in[449]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[450] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[2]),
        .Q(p_1_in[450]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[451] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[3]),
        .Q(p_1_in[451]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[452] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[4]),
        .Q(p_1_in[452]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[453] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[5]),
        .Q(p_1_in[453]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[454] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[6]),
        .Q(p_1_in[454]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[455] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[7]),
        .Q(p_1_in[455]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[456] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[8]),
        .Q(p_1_in[456]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[457] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[9]),
        .Q(p_1_in[457]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[458] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[10]),
        .Q(p_1_in[458]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[459] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[11]),
        .Q(p_1_in[459]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[460] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[12]),
        .Q(p_1_in[460]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[461] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[13]),
        .Q(p_1_in[461]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[462] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[14]),
        .Q(p_1_in[462]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[463] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[15]),
        .Q(p_1_in[463]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[464] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[16]),
        .Q(p_1_in[464]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[465] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[17]),
        .Q(p_1_in[465]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[466] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[18]),
        .Q(p_1_in[466]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[467] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[19]),
        .Q(p_1_in[467]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[468] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[20]),
        .Q(p_1_in[468]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[469] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[21]),
        .Q(p_1_in[469]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[470] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[22]),
        .Q(p_1_in[470]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[471] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[23]),
        .Q(p_1_in[471]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[472] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[24]),
        .Q(p_1_in[472]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[473] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[25]),
        .Q(p_1_in[473]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[474] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[26]),
        .Q(p_1_in[474]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[475] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[27]),
        .Q(p_1_in[475]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[476] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[28]),
        .Q(p_1_in[476]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[477] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[29]),
        .Q(p_1_in[477]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[478] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[30]),
        .Q(p_1_in[478]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[479] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[31]),
        .Q(p_1_in[479]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[480] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[32]),
        .Q(p_1_in[480]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[481] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[33]),
        .Q(p_1_in[481]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[482] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[34]),
        .Q(p_1_in[482]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[483] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[35]),
        .Q(p_1_in[483]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[484] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[36]),
        .Q(p_1_in[484]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[485] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[37]),
        .Q(p_1_in[485]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[486] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[38]),
        .Q(p_1_in[486]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[487] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[39]),
        .Q(p_1_in[487]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[488] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[40]),
        .Q(p_1_in[488]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[489] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[41]),
        .Q(p_1_in[489]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[490] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[42]),
        .Q(p_1_in[490]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[491] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[43]),
        .Q(p_1_in[491]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[492] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[44]),
        .Q(p_1_in[492]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[493] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[45]),
        .Q(p_1_in[493]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[494] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[46]),
        .Q(p_1_in[494]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[495] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[47]),
        .Q(p_1_in[495]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[496] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[48]),
        .Q(p_1_in[496]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[497] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[49]),
        .Q(p_1_in[497]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[498] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[50]),
        .Q(p_1_in[498]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[499] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[51]),
        .Q(p_1_in[499]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[500] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[52]),
        .Q(p_1_in[500]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[501] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[53]),
        .Q(p_1_in[501]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[502] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[54]),
        .Q(p_1_in[502]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[503] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[55]),
        .Q(p_1_in[503]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[504] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[56]),
        .Q(p_1_in[504]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[505] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[57]),
        .Q(p_1_in[505]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[506] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[58]),
        .Q(p_1_in[506]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[507] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[59]),
        .Q(p_1_in[507]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[508] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[60]),
        .Q(p_1_in[508]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[509] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[61]),
        .Q(p_1_in[509]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[510] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[62]),
        .Q(p_1_in[510]),
        .R(empty_fwft_i_reg));
  FDRE \WORD_LANE[7].S_AXI_RDATA_II_reg[511] 
       (.C(out),
        .CE(empty_fwft_i_reg_7),
        .D(m_axi_rdata[63]),
        .Q(p_1_in[511]),
        .R(empty_fwft_i_reg));
  FDRE \current_word_1_reg[0] 
       (.C(out),
        .CE(E),
        .D(D[0]),
        .Q(\current_word_1_reg[5]_0 [0]),
        .R(SR));
  FDRE \current_word_1_reg[1] 
       (.C(out),
        .CE(E),
        .D(D[1]),
        .Q(\current_word_1_reg[5]_0 [1]),
        .R(SR));
  FDRE \current_word_1_reg[2] 
       (.C(out),
        .CE(E),
        .D(D[2]),
        .Q(\current_word_1_reg[5]_0 [2]),
        .R(SR));
  FDRE \current_word_1_reg[3] 
       (.C(out),
        .CE(E),
        .D(D[3]),
        .Q(\current_word_1_reg[5]_0 [3]),
        .R(SR));
  FDRE \current_word_1_reg[4] 
       (.C(out),
        .CE(E),
        .D(D[4]),
        .Q(\current_word_1_reg[5]_0 [4]),
        .R(SR));
  FDRE \current_word_1_reg[5] 
       (.C(out),
        .CE(E),
        .D(D[5]),
        .Q(\current_word_1_reg[5]_0 [5]),
        .R(SR));
  CARRY4 current_word_adjusted_carry
       (.CI(1'b0),
        .CO({current_word_adjusted_carry_n_0,current_word_adjusted_carry_n_1,current_word_adjusted_carry_n_2,current_word_adjusted_carry_n_3}),
        .CYINIT(1'b0),
        .DI({DI[2],current_word,DI[1:0]}),
        .O({current_word_adjusted[0],NLW_current_word_adjusted_carry_O_UNCONNECTED[2:0]}),
        .S(\current_word_1_reg[3]_0 ));
  CARRY4 current_word_adjusted_carry__0
       (.CI(current_word_adjusted_carry_n_0),
        .CO({NLW_current_word_adjusted_carry__0_CO_UNCONNECTED[3:1],current_word_adjusted_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\goreg_dm.dout_i_reg[30] }),
        .O({NLW_current_word_adjusted_carry__0_O_UNCONNECTED[3:2],current_word_adjusted[2:1]}),
        .S({1'b0,1'b0,S}));
  LUT4 #(
    .INIT(16'hFE02)) 
    current_word_adjusted_carry_i_2
       (.I0(\current_word_1_reg[5]_0 [2]),
        .I1(first_word),
        .I2(dout[10]),
        .I3(dout[8]),
        .O(current_word));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    fifo_gen_inst_i_23
       (.I0(dout[6]),
        .I1(length_counter_1_reg[6]),
        .I2(\length_counter_1[7]_i_2_n_0 ),
        .I3(Q),
        .I4(first_word),
        .I5(dout[7]),
        .O(\cmd_depth_reg[2] ));
  FDSE first_mi_word_reg
       (.C(out),
        .CE(E),
        .D(\gen_downsizer.gen_cascaded_downsizer.rlast_i ),
        .Q(first_word),
        .S(SR));
  LUT3 #(
    .INIT(8'h1D)) 
    \length_counter_1[0]_i_1__1 
       (.I0(length_counter_1_reg[0]),
        .I1(first_word),
        .I2(dout[0]),
        .O(next_length_counter__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \length_counter_1[1]_i_1__1 
       (.I0(length_counter_1_reg[0]),
        .I1(dout[0]),
        .I2(length_counter_1_reg[1]),
        .I3(first_word),
        .I4(dout[1]),
        .O(\length_counter_1[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFC030505FC03)) 
    \length_counter_1[2]_i_1__1 
       (.I0(dout[1]),
        .I1(length_counter_1_reg[1]),
        .I2(\length_counter_1[2]_i_2__1_n_0 ),
        .I3(length_counter_1_reg[2]),
        .I4(first_word),
        .I5(dout[2]),
        .O(next_length_counter__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \length_counter_1[2]_i_2__1 
       (.I0(dout[0]),
        .I1(first_word),
        .I2(length_counter_1_reg[0]),
        .O(\length_counter_1[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFCF305050CF30)) 
    \length_counter_1[3]_i_1__1 
       (.I0(dout[2]),
        .I1(length_counter_1_reg[2]),
        .I2(\length_counter_1[3]_i_2__1_n_0 ),
        .I3(length_counter_1_reg[3]),
        .I4(first_word),
        .I5(dout[3]),
        .O(next_length_counter__0[3]));
  LUT5 #(
    .INIT(32'h00053305)) 
    \length_counter_1[3]_i_2__1 
       (.I0(length_counter_1_reg[0]),
        .I1(dout[0]),
        .I2(length_counter_1_reg[1]),
        .I3(first_word),
        .I4(dout[1]),
        .O(\length_counter_1[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFCF305050CF30)) 
    \length_counter_1[4]_i_1__1 
       (.I0(dout[3]),
        .I1(length_counter_1_reg[3]),
        .I2(\length_counter_1[4]_i_2__0_n_0 ),
        .I3(length_counter_1_reg[4]),
        .I4(first_word),
        .I5(dout[4]),
        .O(next_length_counter__0[4]));
  LUT6 #(
    .INIT(64'h0000000305050003)) 
    \length_counter_1[4]_i_2__0 
       (.I0(dout[1]),
        .I1(length_counter_1_reg[1]),
        .I2(\length_counter_1[2]_i_2__1_n_0 ),
        .I3(length_counter_1_reg[2]),
        .I4(first_word),
        .I5(dout[2]),
        .O(\length_counter_1[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFCF305050CF30)) 
    \length_counter_1[5]_i_1__1 
       (.I0(dout[4]),
        .I1(length_counter_1_reg[4]),
        .I2(\length_counter_1[5]_i_2__1_n_0 ),
        .I3(length_counter_1_reg[5]),
        .I4(first_word),
        .I5(dout[5]),
        .O(next_length_counter__0[5]));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    \length_counter_1[5]_i_2__1 
       (.I0(dout[2]),
        .I1(length_counter_1_reg[2]),
        .I2(\length_counter_1[3]_i_2__1_n_0 ),
        .I3(length_counter_1_reg[3]),
        .I4(first_word),
        .I5(dout[3]),
        .O(\length_counter_1[5]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFCF305050CF30)) 
    \length_counter_1[6]_i_1__1 
       (.I0(dout[5]),
        .I1(length_counter_1_reg[5]),
        .I2(\length_counter_1[6]_i_2__0_n_0 ),
        .I3(length_counter_1_reg[6]),
        .I4(first_word),
        .I5(dout[6]),
        .O(next_length_counter__0[6]));
  LUT6 #(
    .INIT(64'h0000000000044404)) 
    \length_counter_1[6]_i_2__0 
       (.I0(\length_counter_1[7]_i_5_n_0 ),
        .I1(\length_counter_1[3]_i_2__1_n_0 ),
        .I2(length_counter_1_reg[2]),
        .I3(first_word),
        .I4(dout[2]),
        .I5(\length_counter_1[7]_i_3_n_0 ),
        .O(\length_counter_1[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFCF305050CF30)) 
    \length_counter_1[7]_i_1__1 
       (.I0(dout[6]),
        .I1(length_counter_1_reg[6]),
        .I2(\length_counter_1[7]_i_2_n_0 ),
        .I3(Q),
        .I4(first_word),
        .I5(dout[7]),
        .O(next_length_counter__0[7]));
  LUT5 #(
    .INIT(32'h00000010)) 
    \length_counter_1[7]_i_2 
       (.I0(\length_counter_1[7]_i_3_n_0 ),
        .I1(\length_counter_1[7]_i_4_n_0 ),
        .I2(\length_counter_1[3]_i_2__1_n_0 ),
        .I3(\length_counter_1[7]_i_5_n_0 ),
        .I4(\length_counter_1[7]_i_6_n_0 ),
        .O(\length_counter_1[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \length_counter_1[7]_i_3 
       (.I0(dout[4]),
        .I1(first_word),
        .I2(length_counter_1_reg[4]),
        .O(\length_counter_1[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \length_counter_1[7]_i_4 
       (.I0(dout[2]),
        .I1(first_word),
        .I2(length_counter_1_reg[2]),
        .O(\length_counter_1[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \length_counter_1[7]_i_5 
       (.I0(dout[3]),
        .I1(first_word),
        .I2(length_counter_1_reg[3]),
        .O(\length_counter_1[7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \length_counter_1[7]_i_6 
       (.I0(dout[5]),
        .I1(first_word),
        .I2(length_counter_1_reg[5]),
        .O(\length_counter_1[7]_i_6_n_0 ));
  FDRE \length_counter_1_reg[0] 
       (.C(out),
        .CE(E),
        .D(next_length_counter__0[0]),
        .Q(length_counter_1_reg[0]),
        .R(SR));
  FDRE \length_counter_1_reg[1] 
       (.C(out),
        .CE(E),
        .D(\length_counter_1[1]_i_1__1_n_0 ),
        .Q(length_counter_1_reg[1]),
        .R(SR));
  FDRE \length_counter_1_reg[2] 
       (.C(out),
        .CE(E),
        .D(next_length_counter__0[2]),
        .Q(length_counter_1_reg[2]),
        .R(SR));
  FDRE \length_counter_1_reg[3] 
       (.C(out),
        .CE(E),
        .D(next_length_counter__0[3]),
        .Q(length_counter_1_reg[3]),
        .R(SR));
  FDRE \length_counter_1_reg[4] 
       (.C(out),
        .CE(E),
        .D(next_length_counter__0[4]),
        .Q(length_counter_1_reg[4]),
        .R(SR));
  FDRE \length_counter_1_reg[5] 
       (.C(out),
        .CE(E),
        .D(next_length_counter__0[5]),
        .Q(length_counter_1_reg[5]),
        .R(SR));
  FDRE \length_counter_1_reg[6] 
       (.C(out),
        .CE(E),
        .D(next_length_counter__0[6]),
        .Q(length_counter_1_reg[6]),
        .R(SR));
  FDRE \length_counter_1_reg[7] 
       (.C(out),
        .CE(E),
        .D(next_length_counter__0[7]),
        .Q(Q),
        .R(SR));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[0]_INST_0 
       (.I0(m_axi_rdata[0]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[0]),
        .O(s_axi_rdata[0]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[100]_INST_0 
       (.I0(m_axi_rdata[36]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[100]),
        .O(s_axi_rdata[100]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[101]_INST_0 
       (.I0(m_axi_rdata[37]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[101]),
        .O(s_axi_rdata[101]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[102]_INST_0 
       (.I0(m_axi_rdata[38]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[102]),
        .O(s_axi_rdata[102]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[103]_INST_0 
       (.I0(m_axi_rdata[39]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[103]),
        .O(s_axi_rdata[103]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[104]_INST_0 
       (.I0(m_axi_rdata[40]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[104]),
        .O(s_axi_rdata[104]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[105]_INST_0 
       (.I0(m_axi_rdata[41]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[105]),
        .O(s_axi_rdata[105]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[106]_INST_0 
       (.I0(m_axi_rdata[42]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[106]),
        .O(s_axi_rdata[106]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[107]_INST_0 
       (.I0(m_axi_rdata[43]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[107]),
        .O(s_axi_rdata[107]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[108]_INST_0 
       (.I0(m_axi_rdata[44]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[108]),
        .O(s_axi_rdata[108]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[109]_INST_0 
       (.I0(m_axi_rdata[45]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[109]),
        .O(s_axi_rdata[109]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[10]_INST_0 
       (.I0(m_axi_rdata[10]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[10]),
        .O(s_axi_rdata[10]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[110]_INST_0 
       (.I0(m_axi_rdata[46]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[110]),
        .O(s_axi_rdata[110]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[111]_INST_0 
       (.I0(m_axi_rdata[47]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[111]),
        .O(s_axi_rdata[111]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[112]_INST_0 
       (.I0(m_axi_rdata[48]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[112]),
        .O(s_axi_rdata[112]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[113]_INST_0 
       (.I0(m_axi_rdata[49]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[113]),
        .O(s_axi_rdata[113]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[114]_INST_0 
       (.I0(m_axi_rdata[50]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[114]),
        .O(s_axi_rdata[114]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[115]_INST_0 
       (.I0(m_axi_rdata[51]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[115]),
        .O(s_axi_rdata[115]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[116]_INST_0 
       (.I0(m_axi_rdata[52]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[116]),
        .O(s_axi_rdata[116]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[117]_INST_0 
       (.I0(m_axi_rdata[53]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[117]),
        .O(s_axi_rdata[117]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[118]_INST_0 
       (.I0(m_axi_rdata[54]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[118]),
        .O(s_axi_rdata[118]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[119]_INST_0 
       (.I0(m_axi_rdata[55]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[119]),
        .O(s_axi_rdata[119]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[11]_INST_0 
       (.I0(m_axi_rdata[11]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[11]),
        .O(s_axi_rdata[11]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[120]_INST_0 
       (.I0(m_axi_rdata[56]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[120]),
        .O(s_axi_rdata[120]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[121]_INST_0 
       (.I0(m_axi_rdata[57]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[121]),
        .O(s_axi_rdata[121]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[122]_INST_0 
       (.I0(m_axi_rdata[58]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[122]),
        .O(s_axi_rdata[122]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[123]_INST_0 
       (.I0(m_axi_rdata[59]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[123]),
        .O(s_axi_rdata[123]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[124]_INST_0 
       (.I0(m_axi_rdata[60]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[124]),
        .O(s_axi_rdata[124]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[125]_INST_0 
       (.I0(m_axi_rdata[61]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[125]),
        .O(s_axi_rdata[125]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[126]_INST_0 
       (.I0(m_axi_rdata[62]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[126]),
        .O(s_axi_rdata[126]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[127]_INST_0 
       (.I0(m_axi_rdata[63]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[127]),
        .O(s_axi_rdata[127]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[128]_INST_0 
       (.I0(m_axi_rdata[0]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[128]),
        .O(s_axi_rdata[128]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[129]_INST_0 
       (.I0(m_axi_rdata[1]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[129]),
        .O(s_axi_rdata[129]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[12]_INST_0 
       (.I0(m_axi_rdata[12]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[12]),
        .O(s_axi_rdata[12]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[130]_INST_0 
       (.I0(m_axi_rdata[2]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[130]),
        .O(s_axi_rdata[130]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[131]_INST_0 
       (.I0(m_axi_rdata[3]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[131]),
        .O(s_axi_rdata[131]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[132]_INST_0 
       (.I0(m_axi_rdata[4]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[132]),
        .O(s_axi_rdata[132]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[133]_INST_0 
       (.I0(m_axi_rdata[5]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[133]),
        .O(s_axi_rdata[133]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[134]_INST_0 
       (.I0(m_axi_rdata[6]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[134]),
        .O(s_axi_rdata[134]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[135]_INST_0 
       (.I0(m_axi_rdata[7]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[135]),
        .O(s_axi_rdata[135]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[136]_INST_0 
       (.I0(m_axi_rdata[8]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[136]),
        .O(s_axi_rdata[136]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[137]_INST_0 
       (.I0(m_axi_rdata[9]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[137]),
        .O(s_axi_rdata[137]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[138]_INST_0 
       (.I0(m_axi_rdata[10]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[138]),
        .O(s_axi_rdata[138]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[139]_INST_0 
       (.I0(m_axi_rdata[11]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[139]),
        .O(s_axi_rdata[139]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[13]_INST_0 
       (.I0(m_axi_rdata[13]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[13]),
        .O(s_axi_rdata[13]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[140]_INST_0 
       (.I0(m_axi_rdata[12]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[140]),
        .O(s_axi_rdata[140]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[141]_INST_0 
       (.I0(m_axi_rdata[13]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[141]),
        .O(s_axi_rdata[141]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[142]_INST_0 
       (.I0(m_axi_rdata[14]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[142]),
        .O(s_axi_rdata[142]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[143]_INST_0 
       (.I0(m_axi_rdata[15]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[143]),
        .O(s_axi_rdata[143]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[144]_INST_0 
       (.I0(m_axi_rdata[16]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[144]),
        .O(s_axi_rdata[144]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[145]_INST_0 
       (.I0(m_axi_rdata[17]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[145]),
        .O(s_axi_rdata[145]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[146]_INST_0 
       (.I0(m_axi_rdata[18]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[146]),
        .O(s_axi_rdata[146]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[147]_INST_0 
       (.I0(m_axi_rdata[19]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[147]),
        .O(s_axi_rdata[147]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[148]_INST_0 
       (.I0(m_axi_rdata[20]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[148]),
        .O(s_axi_rdata[148]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[149]_INST_0 
       (.I0(m_axi_rdata[21]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[149]),
        .O(s_axi_rdata[149]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[14]_INST_0 
       (.I0(m_axi_rdata[14]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[14]),
        .O(s_axi_rdata[14]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[150]_INST_0 
       (.I0(m_axi_rdata[22]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[150]),
        .O(s_axi_rdata[150]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[151]_INST_0 
       (.I0(m_axi_rdata[23]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[151]),
        .O(s_axi_rdata[151]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[152]_INST_0 
       (.I0(m_axi_rdata[24]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[152]),
        .O(s_axi_rdata[152]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[153]_INST_0 
       (.I0(m_axi_rdata[25]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[153]),
        .O(s_axi_rdata[153]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[154]_INST_0 
       (.I0(m_axi_rdata[26]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[154]),
        .O(s_axi_rdata[154]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[155]_INST_0 
       (.I0(m_axi_rdata[27]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[155]),
        .O(s_axi_rdata[155]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[156]_INST_0 
       (.I0(m_axi_rdata[28]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[156]),
        .O(s_axi_rdata[156]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[157]_INST_0 
       (.I0(m_axi_rdata[29]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[157]),
        .O(s_axi_rdata[157]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[158]_INST_0 
       (.I0(m_axi_rdata[30]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[158]),
        .O(s_axi_rdata[158]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[159]_INST_0 
       (.I0(m_axi_rdata[31]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[159]),
        .O(s_axi_rdata[159]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[15]_INST_0 
       (.I0(m_axi_rdata[15]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[15]),
        .O(s_axi_rdata[15]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[160]_INST_0 
       (.I0(m_axi_rdata[32]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[160]),
        .O(s_axi_rdata[160]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[161]_INST_0 
       (.I0(m_axi_rdata[33]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[161]),
        .O(s_axi_rdata[161]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[162]_INST_0 
       (.I0(m_axi_rdata[34]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[162]),
        .O(s_axi_rdata[162]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[163]_INST_0 
       (.I0(m_axi_rdata[35]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[163]),
        .O(s_axi_rdata[163]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[164]_INST_0 
       (.I0(m_axi_rdata[36]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[164]),
        .O(s_axi_rdata[164]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[165]_INST_0 
       (.I0(m_axi_rdata[37]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[165]),
        .O(s_axi_rdata[165]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[166]_INST_0 
       (.I0(m_axi_rdata[38]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[166]),
        .O(s_axi_rdata[166]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[167]_INST_0 
       (.I0(m_axi_rdata[39]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[167]),
        .O(s_axi_rdata[167]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[168]_INST_0 
       (.I0(m_axi_rdata[40]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[168]),
        .O(s_axi_rdata[168]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[169]_INST_0 
       (.I0(m_axi_rdata[41]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[169]),
        .O(s_axi_rdata[169]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[16]_INST_0 
       (.I0(m_axi_rdata[16]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[16]),
        .O(s_axi_rdata[16]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[170]_INST_0 
       (.I0(m_axi_rdata[42]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[170]),
        .O(s_axi_rdata[170]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[171]_INST_0 
       (.I0(m_axi_rdata[43]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[171]),
        .O(s_axi_rdata[171]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[172]_INST_0 
       (.I0(m_axi_rdata[44]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[172]),
        .O(s_axi_rdata[172]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[173]_INST_0 
       (.I0(m_axi_rdata[45]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[173]),
        .O(s_axi_rdata[173]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[174]_INST_0 
       (.I0(m_axi_rdata[46]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[174]),
        .O(s_axi_rdata[174]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[175]_INST_0 
       (.I0(m_axi_rdata[47]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[175]),
        .O(s_axi_rdata[175]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[176]_INST_0 
       (.I0(m_axi_rdata[48]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[176]),
        .O(s_axi_rdata[176]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[177]_INST_0 
       (.I0(m_axi_rdata[49]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[177]),
        .O(s_axi_rdata[177]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[178]_INST_0 
       (.I0(m_axi_rdata[50]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[178]),
        .O(s_axi_rdata[178]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[179]_INST_0 
       (.I0(m_axi_rdata[51]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[179]),
        .O(s_axi_rdata[179]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[17]_INST_0 
       (.I0(m_axi_rdata[17]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[17]),
        .O(s_axi_rdata[17]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[180]_INST_0 
       (.I0(m_axi_rdata[52]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[180]),
        .O(s_axi_rdata[180]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[181]_INST_0 
       (.I0(m_axi_rdata[53]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[181]),
        .O(s_axi_rdata[181]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[182]_INST_0 
       (.I0(m_axi_rdata[54]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[182]),
        .O(s_axi_rdata[182]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[183]_INST_0 
       (.I0(m_axi_rdata[55]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[183]),
        .O(s_axi_rdata[183]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[184]_INST_0 
       (.I0(m_axi_rdata[56]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[184]),
        .O(s_axi_rdata[184]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[185]_INST_0 
       (.I0(m_axi_rdata[57]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[185]),
        .O(s_axi_rdata[185]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[186]_INST_0 
       (.I0(m_axi_rdata[58]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[186]),
        .O(s_axi_rdata[186]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[187]_INST_0 
       (.I0(m_axi_rdata[59]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[187]),
        .O(s_axi_rdata[187]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[188]_INST_0 
       (.I0(m_axi_rdata[60]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[188]),
        .O(s_axi_rdata[188]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[189]_INST_0 
       (.I0(m_axi_rdata[61]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[189]),
        .O(s_axi_rdata[189]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[18]_INST_0 
       (.I0(m_axi_rdata[18]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[18]),
        .O(s_axi_rdata[18]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[190]_INST_0 
       (.I0(m_axi_rdata[62]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[190]),
        .O(s_axi_rdata[190]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[191]_INST_0 
       (.I0(m_axi_rdata[63]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[191]),
        .O(s_axi_rdata[191]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[192]_INST_0 
       (.I0(m_axi_rdata[0]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[192]),
        .O(s_axi_rdata[192]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[193]_INST_0 
       (.I0(m_axi_rdata[1]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[193]),
        .O(s_axi_rdata[193]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[194]_INST_0 
       (.I0(m_axi_rdata[2]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[194]),
        .O(s_axi_rdata[194]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[195]_INST_0 
       (.I0(m_axi_rdata[3]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[195]),
        .O(s_axi_rdata[195]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[196]_INST_0 
       (.I0(m_axi_rdata[4]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[196]),
        .O(s_axi_rdata[196]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[197]_INST_0 
       (.I0(m_axi_rdata[5]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[197]),
        .O(s_axi_rdata[197]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[198]_INST_0 
       (.I0(m_axi_rdata[6]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[198]),
        .O(s_axi_rdata[198]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[199]_INST_0 
       (.I0(m_axi_rdata[7]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[199]),
        .O(s_axi_rdata[199]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[19]_INST_0 
       (.I0(m_axi_rdata[19]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[19]),
        .O(s_axi_rdata[19]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[1]_INST_0 
       (.I0(m_axi_rdata[1]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[1]),
        .O(s_axi_rdata[1]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[200]_INST_0 
       (.I0(m_axi_rdata[8]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[200]),
        .O(s_axi_rdata[200]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[201]_INST_0 
       (.I0(m_axi_rdata[9]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[201]),
        .O(s_axi_rdata[201]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[202]_INST_0 
       (.I0(m_axi_rdata[10]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[202]),
        .O(s_axi_rdata[202]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[203]_INST_0 
       (.I0(m_axi_rdata[11]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[203]),
        .O(s_axi_rdata[203]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[204]_INST_0 
       (.I0(m_axi_rdata[12]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[204]),
        .O(s_axi_rdata[204]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[205]_INST_0 
       (.I0(m_axi_rdata[13]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[205]),
        .O(s_axi_rdata[205]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[206]_INST_0 
       (.I0(m_axi_rdata[14]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[206]),
        .O(s_axi_rdata[206]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[207]_INST_0 
       (.I0(m_axi_rdata[15]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[207]),
        .O(s_axi_rdata[207]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[208]_INST_0 
       (.I0(m_axi_rdata[16]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[208]),
        .O(s_axi_rdata[208]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[209]_INST_0 
       (.I0(m_axi_rdata[17]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[209]),
        .O(s_axi_rdata[209]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[20]_INST_0 
       (.I0(m_axi_rdata[20]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[20]),
        .O(s_axi_rdata[20]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[210]_INST_0 
       (.I0(m_axi_rdata[18]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[210]),
        .O(s_axi_rdata[210]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[211]_INST_0 
       (.I0(m_axi_rdata[19]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[211]),
        .O(s_axi_rdata[211]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[212]_INST_0 
       (.I0(m_axi_rdata[20]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[212]),
        .O(s_axi_rdata[212]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[213]_INST_0 
       (.I0(m_axi_rdata[21]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[213]),
        .O(s_axi_rdata[213]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[214]_INST_0 
       (.I0(m_axi_rdata[22]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[214]),
        .O(s_axi_rdata[214]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[215]_INST_0 
       (.I0(m_axi_rdata[23]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[215]),
        .O(s_axi_rdata[215]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[216]_INST_0 
       (.I0(m_axi_rdata[24]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[216]),
        .O(s_axi_rdata[216]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[217]_INST_0 
       (.I0(m_axi_rdata[25]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[217]),
        .O(s_axi_rdata[217]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[218]_INST_0 
       (.I0(m_axi_rdata[26]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[218]),
        .O(s_axi_rdata[218]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[219]_INST_0 
       (.I0(m_axi_rdata[27]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[219]),
        .O(s_axi_rdata[219]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[21]_INST_0 
       (.I0(m_axi_rdata[21]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[21]),
        .O(s_axi_rdata[21]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[220]_INST_0 
       (.I0(m_axi_rdata[28]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[220]),
        .O(s_axi_rdata[220]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[221]_INST_0 
       (.I0(m_axi_rdata[29]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[221]),
        .O(s_axi_rdata[221]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[222]_INST_0 
       (.I0(m_axi_rdata[30]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[222]),
        .O(s_axi_rdata[222]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[223]_INST_0 
       (.I0(m_axi_rdata[31]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[223]),
        .O(s_axi_rdata[223]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[224]_INST_0 
       (.I0(m_axi_rdata[32]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[224]),
        .O(s_axi_rdata[224]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[225]_INST_0 
       (.I0(m_axi_rdata[33]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[225]),
        .O(s_axi_rdata[225]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[226]_INST_0 
       (.I0(m_axi_rdata[34]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[226]),
        .O(s_axi_rdata[226]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[227]_INST_0 
       (.I0(m_axi_rdata[35]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[227]),
        .O(s_axi_rdata[227]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[228]_INST_0 
       (.I0(m_axi_rdata[36]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[228]),
        .O(s_axi_rdata[228]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[229]_INST_0 
       (.I0(m_axi_rdata[37]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[229]),
        .O(s_axi_rdata[229]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[22]_INST_0 
       (.I0(m_axi_rdata[22]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[22]),
        .O(s_axi_rdata[22]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[230]_INST_0 
       (.I0(m_axi_rdata[38]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[230]),
        .O(s_axi_rdata[230]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[231]_INST_0 
       (.I0(m_axi_rdata[39]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[231]),
        .O(s_axi_rdata[231]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[232]_INST_0 
       (.I0(m_axi_rdata[40]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[232]),
        .O(s_axi_rdata[232]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[233]_INST_0 
       (.I0(m_axi_rdata[41]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[233]),
        .O(s_axi_rdata[233]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[234]_INST_0 
       (.I0(m_axi_rdata[42]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[234]),
        .O(s_axi_rdata[234]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[235]_INST_0 
       (.I0(m_axi_rdata[43]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[235]),
        .O(s_axi_rdata[235]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[236]_INST_0 
       (.I0(m_axi_rdata[44]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[236]),
        .O(s_axi_rdata[236]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[237]_INST_0 
       (.I0(m_axi_rdata[45]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[237]),
        .O(s_axi_rdata[237]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[238]_INST_0 
       (.I0(m_axi_rdata[46]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[238]),
        .O(s_axi_rdata[238]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[239]_INST_0 
       (.I0(m_axi_rdata[47]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[239]),
        .O(s_axi_rdata[239]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[23]_INST_0 
       (.I0(m_axi_rdata[23]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[23]),
        .O(s_axi_rdata[23]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[240]_INST_0 
       (.I0(m_axi_rdata[48]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[240]),
        .O(s_axi_rdata[240]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[241]_INST_0 
       (.I0(m_axi_rdata[49]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[241]),
        .O(s_axi_rdata[241]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[242]_INST_0 
       (.I0(m_axi_rdata[50]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[242]),
        .O(s_axi_rdata[242]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[243]_INST_0 
       (.I0(m_axi_rdata[51]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[243]),
        .O(s_axi_rdata[243]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[244]_INST_0 
       (.I0(m_axi_rdata[52]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[244]),
        .O(s_axi_rdata[244]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[245]_INST_0 
       (.I0(m_axi_rdata[53]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[245]),
        .O(s_axi_rdata[245]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[246]_INST_0 
       (.I0(m_axi_rdata[54]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[246]),
        .O(s_axi_rdata[246]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[247]_INST_0 
       (.I0(m_axi_rdata[55]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[247]),
        .O(s_axi_rdata[247]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[248]_INST_0 
       (.I0(m_axi_rdata[56]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[248]),
        .O(s_axi_rdata[248]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[249]_INST_0 
       (.I0(m_axi_rdata[57]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[249]),
        .O(s_axi_rdata[249]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[24]_INST_0 
       (.I0(m_axi_rdata[24]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[24]),
        .O(s_axi_rdata[24]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[250]_INST_0 
       (.I0(m_axi_rdata[58]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[250]),
        .O(s_axi_rdata[250]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[251]_INST_0 
       (.I0(m_axi_rdata[59]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[251]),
        .O(s_axi_rdata[251]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[252]_INST_0 
       (.I0(m_axi_rdata[60]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[252]),
        .O(s_axi_rdata[252]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[253]_INST_0 
       (.I0(m_axi_rdata[61]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[253]),
        .O(s_axi_rdata[253]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[254]_INST_0 
       (.I0(m_axi_rdata[62]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[254]),
        .O(s_axi_rdata[254]));
  LUT6 #(
    .INIT(64'hBBBBABBB8888A888)) 
    \s_axi_rdata[255]_INST_0 
       (.I0(m_axi_rdata[63]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[255]),
        .O(s_axi_rdata[255]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[256]_INST_0 
       (.I0(m_axi_rdata[0]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[256]),
        .O(s_axi_rdata[256]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[257]_INST_0 
       (.I0(m_axi_rdata[1]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[257]),
        .O(s_axi_rdata[257]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[258]_INST_0 
       (.I0(m_axi_rdata[2]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[258]),
        .O(s_axi_rdata[258]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[259]_INST_0 
       (.I0(m_axi_rdata[3]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[259]),
        .O(s_axi_rdata[259]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[25]_INST_0 
       (.I0(m_axi_rdata[25]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[25]),
        .O(s_axi_rdata[25]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[260]_INST_0 
       (.I0(m_axi_rdata[4]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[260]),
        .O(s_axi_rdata[260]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[261]_INST_0 
       (.I0(m_axi_rdata[5]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[261]),
        .O(s_axi_rdata[261]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[262]_INST_0 
       (.I0(m_axi_rdata[6]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[262]),
        .O(s_axi_rdata[262]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[263]_INST_0 
       (.I0(m_axi_rdata[7]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[263]),
        .O(s_axi_rdata[263]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[264]_INST_0 
       (.I0(m_axi_rdata[8]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[264]),
        .O(s_axi_rdata[264]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[265]_INST_0 
       (.I0(m_axi_rdata[9]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[265]),
        .O(s_axi_rdata[265]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[266]_INST_0 
       (.I0(m_axi_rdata[10]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[266]),
        .O(s_axi_rdata[266]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[267]_INST_0 
       (.I0(m_axi_rdata[11]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[267]),
        .O(s_axi_rdata[267]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[268]_INST_0 
       (.I0(m_axi_rdata[12]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[268]),
        .O(s_axi_rdata[268]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[269]_INST_0 
       (.I0(m_axi_rdata[13]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[269]),
        .O(s_axi_rdata[269]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[26]_INST_0 
       (.I0(m_axi_rdata[26]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[26]),
        .O(s_axi_rdata[26]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[270]_INST_0 
       (.I0(m_axi_rdata[14]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[270]),
        .O(s_axi_rdata[270]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[271]_INST_0 
       (.I0(m_axi_rdata[15]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[271]),
        .O(s_axi_rdata[271]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[272]_INST_0 
       (.I0(m_axi_rdata[16]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[272]),
        .O(s_axi_rdata[272]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[273]_INST_0 
       (.I0(m_axi_rdata[17]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[273]),
        .O(s_axi_rdata[273]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[274]_INST_0 
       (.I0(m_axi_rdata[18]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[274]),
        .O(s_axi_rdata[274]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[275]_INST_0 
       (.I0(m_axi_rdata[19]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[275]),
        .O(s_axi_rdata[275]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[276]_INST_0 
       (.I0(m_axi_rdata[20]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[276]),
        .O(s_axi_rdata[276]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[277]_INST_0 
       (.I0(m_axi_rdata[21]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[277]),
        .O(s_axi_rdata[277]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[278]_INST_0 
       (.I0(m_axi_rdata[22]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[278]),
        .O(s_axi_rdata[278]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[279]_INST_0 
       (.I0(m_axi_rdata[23]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[279]),
        .O(s_axi_rdata[279]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[27]_INST_0 
       (.I0(m_axi_rdata[27]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[27]),
        .O(s_axi_rdata[27]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[280]_INST_0 
       (.I0(m_axi_rdata[24]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[280]),
        .O(s_axi_rdata[280]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[281]_INST_0 
       (.I0(m_axi_rdata[25]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[281]),
        .O(s_axi_rdata[281]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[282]_INST_0 
       (.I0(m_axi_rdata[26]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[282]),
        .O(s_axi_rdata[282]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[283]_INST_0 
       (.I0(m_axi_rdata[27]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[283]),
        .O(s_axi_rdata[283]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[284]_INST_0 
       (.I0(m_axi_rdata[28]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[284]),
        .O(s_axi_rdata[284]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[285]_INST_0 
       (.I0(m_axi_rdata[29]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[285]),
        .O(s_axi_rdata[285]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[286]_INST_0 
       (.I0(m_axi_rdata[30]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[286]),
        .O(s_axi_rdata[286]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[287]_INST_0 
       (.I0(m_axi_rdata[31]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[287]),
        .O(s_axi_rdata[287]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[288]_INST_0 
       (.I0(m_axi_rdata[32]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[288]),
        .O(s_axi_rdata[288]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[289]_INST_0 
       (.I0(m_axi_rdata[33]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[289]),
        .O(s_axi_rdata[289]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[28]_INST_0 
       (.I0(m_axi_rdata[28]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[28]),
        .O(s_axi_rdata[28]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[290]_INST_0 
       (.I0(m_axi_rdata[34]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[290]),
        .O(s_axi_rdata[290]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[291]_INST_0 
       (.I0(m_axi_rdata[35]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[291]),
        .O(s_axi_rdata[291]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[292]_INST_0 
       (.I0(m_axi_rdata[36]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[292]),
        .O(s_axi_rdata[292]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[293]_INST_0 
       (.I0(m_axi_rdata[37]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[293]),
        .O(s_axi_rdata[293]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[294]_INST_0 
       (.I0(m_axi_rdata[38]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[294]),
        .O(s_axi_rdata[294]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[295]_INST_0 
       (.I0(m_axi_rdata[39]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[295]),
        .O(s_axi_rdata[295]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[296]_INST_0 
       (.I0(m_axi_rdata[40]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[296]),
        .O(s_axi_rdata[296]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[297]_INST_0 
       (.I0(m_axi_rdata[41]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[297]),
        .O(s_axi_rdata[297]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[298]_INST_0 
       (.I0(m_axi_rdata[42]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[298]),
        .O(s_axi_rdata[298]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[299]_INST_0 
       (.I0(m_axi_rdata[43]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[299]),
        .O(s_axi_rdata[299]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[29]_INST_0 
       (.I0(m_axi_rdata[29]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[29]),
        .O(s_axi_rdata[29]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[2]_INST_0 
       (.I0(m_axi_rdata[2]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[2]),
        .O(s_axi_rdata[2]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[300]_INST_0 
       (.I0(m_axi_rdata[44]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[300]),
        .O(s_axi_rdata[300]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[301]_INST_0 
       (.I0(m_axi_rdata[45]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[301]),
        .O(s_axi_rdata[301]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[302]_INST_0 
       (.I0(m_axi_rdata[46]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[302]),
        .O(s_axi_rdata[302]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[303]_INST_0 
       (.I0(m_axi_rdata[47]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[303]),
        .O(s_axi_rdata[303]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[304]_INST_0 
       (.I0(m_axi_rdata[48]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[304]),
        .O(s_axi_rdata[304]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[305]_INST_0 
       (.I0(m_axi_rdata[49]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[305]),
        .O(s_axi_rdata[305]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[306]_INST_0 
       (.I0(m_axi_rdata[50]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[306]),
        .O(s_axi_rdata[306]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[307]_INST_0 
       (.I0(m_axi_rdata[51]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[307]),
        .O(s_axi_rdata[307]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[308]_INST_0 
       (.I0(m_axi_rdata[52]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[308]),
        .O(s_axi_rdata[308]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[309]_INST_0 
       (.I0(m_axi_rdata[53]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[309]),
        .O(s_axi_rdata[309]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[30]_INST_0 
       (.I0(m_axi_rdata[30]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[30]),
        .O(s_axi_rdata[30]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[310]_INST_0 
       (.I0(m_axi_rdata[54]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[310]),
        .O(s_axi_rdata[310]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[311]_INST_0 
       (.I0(m_axi_rdata[55]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[311]),
        .O(s_axi_rdata[311]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[312]_INST_0 
       (.I0(m_axi_rdata[56]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[312]),
        .O(s_axi_rdata[312]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[313]_INST_0 
       (.I0(m_axi_rdata[57]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[313]),
        .O(s_axi_rdata[313]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[314]_INST_0 
       (.I0(m_axi_rdata[58]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[314]),
        .O(s_axi_rdata[314]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[315]_INST_0 
       (.I0(m_axi_rdata[59]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[315]),
        .O(s_axi_rdata[315]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[316]_INST_0 
       (.I0(m_axi_rdata[60]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[316]),
        .O(s_axi_rdata[316]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[317]_INST_0 
       (.I0(m_axi_rdata[61]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[317]),
        .O(s_axi_rdata[317]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[318]_INST_0 
       (.I0(m_axi_rdata[62]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[318]),
        .O(s_axi_rdata[318]));
  LUT6 #(
    .INIT(64'hBBBABBBB888A8888)) 
    \s_axi_rdata[319]_INST_0 
       (.I0(m_axi_rdata[63]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[319]),
        .O(s_axi_rdata[319]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[31]_INST_0 
       (.I0(m_axi_rdata[31]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[31]),
        .O(s_axi_rdata[31]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[320]_INST_0 
       (.I0(m_axi_rdata[0]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[320]),
        .O(s_axi_rdata[320]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[321]_INST_0 
       (.I0(m_axi_rdata[1]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[321]),
        .O(s_axi_rdata[321]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[322]_INST_0 
       (.I0(m_axi_rdata[2]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[322]),
        .O(s_axi_rdata[322]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[323]_INST_0 
       (.I0(m_axi_rdata[3]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[323]),
        .O(s_axi_rdata[323]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[324]_INST_0 
       (.I0(m_axi_rdata[4]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[324]),
        .O(s_axi_rdata[324]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[325]_INST_0 
       (.I0(m_axi_rdata[5]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[325]),
        .O(s_axi_rdata[325]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[326]_INST_0 
       (.I0(m_axi_rdata[6]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[326]),
        .O(s_axi_rdata[326]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[327]_INST_0 
       (.I0(m_axi_rdata[7]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[327]),
        .O(s_axi_rdata[327]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[328]_INST_0 
       (.I0(m_axi_rdata[8]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[328]),
        .O(s_axi_rdata[328]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[329]_INST_0 
       (.I0(m_axi_rdata[9]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[329]),
        .O(s_axi_rdata[329]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[32]_INST_0 
       (.I0(m_axi_rdata[32]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[32]),
        .O(s_axi_rdata[32]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[330]_INST_0 
       (.I0(m_axi_rdata[10]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[330]),
        .O(s_axi_rdata[330]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[331]_INST_0 
       (.I0(m_axi_rdata[11]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[331]),
        .O(s_axi_rdata[331]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[332]_INST_0 
       (.I0(m_axi_rdata[12]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[332]),
        .O(s_axi_rdata[332]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[333]_INST_0 
       (.I0(m_axi_rdata[13]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[333]),
        .O(s_axi_rdata[333]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[334]_INST_0 
       (.I0(m_axi_rdata[14]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[334]),
        .O(s_axi_rdata[334]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[335]_INST_0 
       (.I0(m_axi_rdata[15]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[335]),
        .O(s_axi_rdata[335]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[336]_INST_0 
       (.I0(m_axi_rdata[16]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[336]),
        .O(s_axi_rdata[336]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[337]_INST_0 
       (.I0(m_axi_rdata[17]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[337]),
        .O(s_axi_rdata[337]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[338]_INST_0 
       (.I0(m_axi_rdata[18]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[338]),
        .O(s_axi_rdata[338]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[339]_INST_0 
       (.I0(m_axi_rdata[19]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[339]),
        .O(s_axi_rdata[339]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[33]_INST_0 
       (.I0(m_axi_rdata[33]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[33]),
        .O(s_axi_rdata[33]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[340]_INST_0 
       (.I0(m_axi_rdata[20]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[340]),
        .O(s_axi_rdata[340]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[341]_INST_0 
       (.I0(m_axi_rdata[21]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[341]),
        .O(s_axi_rdata[341]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[342]_INST_0 
       (.I0(m_axi_rdata[22]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[342]),
        .O(s_axi_rdata[342]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[343]_INST_0 
       (.I0(m_axi_rdata[23]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[343]),
        .O(s_axi_rdata[343]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[344]_INST_0 
       (.I0(m_axi_rdata[24]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[344]),
        .O(s_axi_rdata[344]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[345]_INST_0 
       (.I0(m_axi_rdata[25]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[345]),
        .O(s_axi_rdata[345]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[346]_INST_0 
       (.I0(m_axi_rdata[26]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[346]),
        .O(s_axi_rdata[346]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[347]_INST_0 
       (.I0(m_axi_rdata[27]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[347]),
        .O(s_axi_rdata[347]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[348]_INST_0 
       (.I0(m_axi_rdata[28]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[348]),
        .O(s_axi_rdata[348]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[349]_INST_0 
       (.I0(m_axi_rdata[29]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[349]),
        .O(s_axi_rdata[349]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[34]_INST_0 
       (.I0(m_axi_rdata[34]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[34]),
        .O(s_axi_rdata[34]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[350]_INST_0 
       (.I0(m_axi_rdata[30]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[350]),
        .O(s_axi_rdata[350]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[351]_INST_0 
       (.I0(m_axi_rdata[31]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[351]),
        .O(s_axi_rdata[351]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[352]_INST_0 
       (.I0(m_axi_rdata[32]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[352]),
        .O(s_axi_rdata[352]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[353]_INST_0 
       (.I0(m_axi_rdata[33]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[353]),
        .O(s_axi_rdata[353]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[354]_INST_0 
       (.I0(m_axi_rdata[34]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[354]),
        .O(s_axi_rdata[354]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[355]_INST_0 
       (.I0(m_axi_rdata[35]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[355]),
        .O(s_axi_rdata[355]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[356]_INST_0 
       (.I0(m_axi_rdata[36]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[356]),
        .O(s_axi_rdata[356]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[357]_INST_0 
       (.I0(m_axi_rdata[37]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[357]),
        .O(s_axi_rdata[357]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[358]_INST_0 
       (.I0(m_axi_rdata[38]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[358]),
        .O(s_axi_rdata[358]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[359]_INST_0 
       (.I0(m_axi_rdata[39]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[359]),
        .O(s_axi_rdata[359]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[35]_INST_0 
       (.I0(m_axi_rdata[35]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[35]),
        .O(s_axi_rdata[35]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[360]_INST_0 
       (.I0(m_axi_rdata[40]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[360]),
        .O(s_axi_rdata[360]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[361]_INST_0 
       (.I0(m_axi_rdata[41]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[361]),
        .O(s_axi_rdata[361]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[362]_INST_0 
       (.I0(m_axi_rdata[42]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[362]),
        .O(s_axi_rdata[362]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[363]_INST_0 
       (.I0(m_axi_rdata[43]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[363]),
        .O(s_axi_rdata[363]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[364]_INST_0 
       (.I0(m_axi_rdata[44]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[364]),
        .O(s_axi_rdata[364]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[365]_INST_0 
       (.I0(m_axi_rdata[45]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[365]),
        .O(s_axi_rdata[365]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[366]_INST_0 
       (.I0(m_axi_rdata[46]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[366]),
        .O(s_axi_rdata[366]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[367]_INST_0 
       (.I0(m_axi_rdata[47]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[367]),
        .O(s_axi_rdata[367]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[368]_INST_0 
       (.I0(m_axi_rdata[48]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[368]),
        .O(s_axi_rdata[368]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[369]_INST_0 
       (.I0(m_axi_rdata[49]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[369]),
        .O(s_axi_rdata[369]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[36]_INST_0 
       (.I0(m_axi_rdata[36]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[36]),
        .O(s_axi_rdata[36]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[370]_INST_0 
       (.I0(m_axi_rdata[50]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[370]),
        .O(s_axi_rdata[370]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[371]_INST_0 
       (.I0(m_axi_rdata[51]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[371]),
        .O(s_axi_rdata[371]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[372]_INST_0 
       (.I0(m_axi_rdata[52]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[372]),
        .O(s_axi_rdata[372]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[373]_INST_0 
       (.I0(m_axi_rdata[53]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[373]),
        .O(s_axi_rdata[373]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[374]_INST_0 
       (.I0(m_axi_rdata[54]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[374]),
        .O(s_axi_rdata[374]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[375]_INST_0 
       (.I0(m_axi_rdata[55]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[375]),
        .O(s_axi_rdata[375]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[376]_INST_0 
       (.I0(m_axi_rdata[56]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[376]),
        .O(s_axi_rdata[376]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[377]_INST_0 
       (.I0(m_axi_rdata[57]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[377]),
        .O(s_axi_rdata[377]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[378]_INST_0 
       (.I0(m_axi_rdata[58]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[378]),
        .O(s_axi_rdata[378]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[379]_INST_0 
       (.I0(m_axi_rdata[59]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[379]),
        .O(s_axi_rdata[379]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[37]_INST_0 
       (.I0(m_axi_rdata[37]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[37]),
        .O(s_axi_rdata[37]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[380]_INST_0 
       (.I0(m_axi_rdata[60]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[380]),
        .O(s_axi_rdata[380]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[381]_INST_0 
       (.I0(m_axi_rdata[61]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[381]),
        .O(s_axi_rdata[381]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[382]_INST_0 
       (.I0(m_axi_rdata[62]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[382]),
        .O(s_axi_rdata[382]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[383]_INST_0 
       (.I0(m_axi_rdata[63]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[383]),
        .O(s_axi_rdata[383]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[384]_INST_0 
       (.I0(m_axi_rdata[0]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[384]),
        .O(s_axi_rdata[384]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[385]_INST_0 
       (.I0(m_axi_rdata[1]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[385]),
        .O(s_axi_rdata[385]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[386]_INST_0 
       (.I0(m_axi_rdata[2]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[386]),
        .O(s_axi_rdata[386]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[387]_INST_0 
       (.I0(m_axi_rdata[3]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[387]),
        .O(s_axi_rdata[387]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[388]_INST_0 
       (.I0(m_axi_rdata[4]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[388]),
        .O(s_axi_rdata[388]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[389]_INST_0 
       (.I0(m_axi_rdata[5]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[389]),
        .O(s_axi_rdata[389]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[38]_INST_0 
       (.I0(m_axi_rdata[38]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[38]),
        .O(s_axi_rdata[38]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[390]_INST_0 
       (.I0(m_axi_rdata[6]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[390]),
        .O(s_axi_rdata[390]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[391]_INST_0 
       (.I0(m_axi_rdata[7]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[391]),
        .O(s_axi_rdata[391]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[392]_INST_0 
       (.I0(m_axi_rdata[8]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[392]),
        .O(s_axi_rdata[392]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[393]_INST_0 
       (.I0(m_axi_rdata[9]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[393]),
        .O(s_axi_rdata[393]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[394]_INST_0 
       (.I0(m_axi_rdata[10]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[394]),
        .O(s_axi_rdata[394]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[395]_INST_0 
       (.I0(m_axi_rdata[11]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[395]),
        .O(s_axi_rdata[395]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[396]_INST_0 
       (.I0(m_axi_rdata[12]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[396]),
        .O(s_axi_rdata[396]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[397]_INST_0 
       (.I0(m_axi_rdata[13]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[397]),
        .O(s_axi_rdata[397]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[398]_INST_0 
       (.I0(m_axi_rdata[14]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[398]),
        .O(s_axi_rdata[398]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[399]_INST_0 
       (.I0(m_axi_rdata[15]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[399]),
        .O(s_axi_rdata[399]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[39]_INST_0 
       (.I0(m_axi_rdata[39]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[39]),
        .O(s_axi_rdata[39]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[3]_INST_0 
       (.I0(m_axi_rdata[3]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[3]),
        .O(s_axi_rdata[3]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[400]_INST_0 
       (.I0(m_axi_rdata[16]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[400]),
        .O(s_axi_rdata[400]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[401]_INST_0 
       (.I0(m_axi_rdata[17]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[401]),
        .O(s_axi_rdata[401]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[402]_INST_0 
       (.I0(m_axi_rdata[18]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[402]),
        .O(s_axi_rdata[402]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[403]_INST_0 
       (.I0(m_axi_rdata[19]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[403]),
        .O(s_axi_rdata[403]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[404]_INST_0 
       (.I0(m_axi_rdata[20]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[404]),
        .O(s_axi_rdata[404]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[405]_INST_0 
       (.I0(m_axi_rdata[21]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[405]),
        .O(s_axi_rdata[405]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[406]_INST_0 
       (.I0(m_axi_rdata[22]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[406]),
        .O(s_axi_rdata[406]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[407]_INST_0 
       (.I0(m_axi_rdata[23]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[407]),
        .O(s_axi_rdata[407]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[408]_INST_0 
       (.I0(m_axi_rdata[24]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[408]),
        .O(s_axi_rdata[408]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[409]_INST_0 
       (.I0(m_axi_rdata[25]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[409]),
        .O(s_axi_rdata[409]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[40]_INST_0 
       (.I0(m_axi_rdata[40]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[40]),
        .O(s_axi_rdata[40]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[410]_INST_0 
       (.I0(m_axi_rdata[26]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[410]),
        .O(s_axi_rdata[410]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[411]_INST_0 
       (.I0(m_axi_rdata[27]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[411]),
        .O(s_axi_rdata[411]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[412]_INST_0 
       (.I0(m_axi_rdata[28]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[412]),
        .O(s_axi_rdata[412]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[413]_INST_0 
       (.I0(m_axi_rdata[29]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[413]),
        .O(s_axi_rdata[413]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[414]_INST_0 
       (.I0(m_axi_rdata[30]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[414]),
        .O(s_axi_rdata[414]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[415]_INST_0 
       (.I0(m_axi_rdata[31]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[415]),
        .O(s_axi_rdata[415]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[416]_INST_0 
       (.I0(m_axi_rdata[32]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[416]),
        .O(s_axi_rdata[416]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[417]_INST_0 
       (.I0(m_axi_rdata[33]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[417]),
        .O(s_axi_rdata[417]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[418]_INST_0 
       (.I0(m_axi_rdata[34]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[418]),
        .O(s_axi_rdata[418]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[419]_INST_0 
       (.I0(m_axi_rdata[35]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[419]),
        .O(s_axi_rdata[419]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[41]_INST_0 
       (.I0(m_axi_rdata[41]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[41]),
        .O(s_axi_rdata[41]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[420]_INST_0 
       (.I0(m_axi_rdata[36]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[420]),
        .O(s_axi_rdata[420]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[421]_INST_0 
       (.I0(m_axi_rdata[37]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[421]),
        .O(s_axi_rdata[421]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[422]_INST_0 
       (.I0(m_axi_rdata[38]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[422]),
        .O(s_axi_rdata[422]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[423]_INST_0 
       (.I0(m_axi_rdata[39]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[423]),
        .O(s_axi_rdata[423]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[424]_INST_0 
       (.I0(m_axi_rdata[40]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[424]),
        .O(s_axi_rdata[424]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[425]_INST_0 
       (.I0(m_axi_rdata[41]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[425]),
        .O(s_axi_rdata[425]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[426]_INST_0 
       (.I0(m_axi_rdata[42]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[426]),
        .O(s_axi_rdata[426]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[427]_INST_0 
       (.I0(m_axi_rdata[43]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[427]),
        .O(s_axi_rdata[427]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[428]_INST_0 
       (.I0(m_axi_rdata[44]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[428]),
        .O(s_axi_rdata[428]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[429]_INST_0 
       (.I0(m_axi_rdata[45]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[429]),
        .O(s_axi_rdata[429]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[42]_INST_0 
       (.I0(m_axi_rdata[42]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[42]),
        .O(s_axi_rdata[42]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[430]_INST_0 
       (.I0(m_axi_rdata[46]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[430]),
        .O(s_axi_rdata[430]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[431]_INST_0 
       (.I0(m_axi_rdata[47]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[431]),
        .O(s_axi_rdata[431]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[432]_INST_0 
       (.I0(m_axi_rdata[48]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[432]),
        .O(s_axi_rdata[432]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[433]_INST_0 
       (.I0(m_axi_rdata[49]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[433]),
        .O(s_axi_rdata[433]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[434]_INST_0 
       (.I0(m_axi_rdata[50]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[434]),
        .O(s_axi_rdata[434]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[435]_INST_0 
       (.I0(m_axi_rdata[51]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[435]),
        .O(s_axi_rdata[435]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[436]_INST_0 
       (.I0(m_axi_rdata[52]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[436]),
        .O(s_axi_rdata[436]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[437]_INST_0 
       (.I0(m_axi_rdata[53]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[437]),
        .O(s_axi_rdata[437]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[438]_INST_0 
       (.I0(m_axi_rdata[54]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[438]),
        .O(s_axi_rdata[438]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[439]_INST_0 
       (.I0(m_axi_rdata[55]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[439]),
        .O(s_axi_rdata[439]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[43]_INST_0 
       (.I0(m_axi_rdata[43]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[43]),
        .O(s_axi_rdata[43]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[440]_INST_0 
       (.I0(m_axi_rdata[56]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[440]),
        .O(s_axi_rdata[440]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[441]_INST_0 
       (.I0(m_axi_rdata[57]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[441]),
        .O(s_axi_rdata[441]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[442]_INST_0 
       (.I0(m_axi_rdata[58]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[442]),
        .O(s_axi_rdata[442]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[443]_INST_0 
       (.I0(m_axi_rdata[59]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[443]),
        .O(s_axi_rdata[443]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[444]_INST_0 
       (.I0(m_axi_rdata[60]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[444]),
        .O(s_axi_rdata[444]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[445]_INST_0 
       (.I0(m_axi_rdata[61]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[445]),
        .O(s_axi_rdata[445]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[446]_INST_0 
       (.I0(m_axi_rdata[62]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[446]),
        .O(s_axi_rdata[446]));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \s_axi_rdata[447]_INST_0 
       (.I0(m_axi_rdata[63]),
        .I1(dout[9]),
        .I2(current_word_adjusted[0]),
        .I3(current_word_adjusted[1]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[447]),
        .O(s_axi_rdata[447]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[448]_INST_0 
       (.I0(p_1_in[448]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[0]),
        .O(s_axi_rdata[448]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[449]_INST_0 
       (.I0(p_1_in[449]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[1]),
        .O(s_axi_rdata[449]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[44]_INST_0 
       (.I0(m_axi_rdata[44]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[44]),
        .O(s_axi_rdata[44]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[450]_INST_0 
       (.I0(p_1_in[450]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[2]),
        .O(s_axi_rdata[450]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[451]_INST_0 
       (.I0(p_1_in[451]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[3]),
        .O(s_axi_rdata[451]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[452]_INST_0 
       (.I0(p_1_in[452]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[4]),
        .O(s_axi_rdata[452]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[453]_INST_0 
       (.I0(p_1_in[453]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[5]),
        .O(s_axi_rdata[453]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[454]_INST_0 
       (.I0(p_1_in[454]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[6]),
        .O(s_axi_rdata[454]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[455]_INST_0 
       (.I0(p_1_in[455]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[7]),
        .O(s_axi_rdata[455]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[456]_INST_0 
       (.I0(p_1_in[456]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[8]),
        .O(s_axi_rdata[456]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[457]_INST_0 
       (.I0(p_1_in[457]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[9]),
        .O(s_axi_rdata[457]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[458]_INST_0 
       (.I0(p_1_in[458]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[10]),
        .O(s_axi_rdata[458]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[459]_INST_0 
       (.I0(p_1_in[459]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[11]),
        .O(s_axi_rdata[459]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[45]_INST_0 
       (.I0(m_axi_rdata[45]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[45]),
        .O(s_axi_rdata[45]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[460]_INST_0 
       (.I0(p_1_in[460]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[12]),
        .O(s_axi_rdata[460]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[461]_INST_0 
       (.I0(p_1_in[461]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[13]),
        .O(s_axi_rdata[461]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[462]_INST_0 
       (.I0(p_1_in[462]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[14]),
        .O(s_axi_rdata[462]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[463]_INST_0 
       (.I0(p_1_in[463]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[15]),
        .O(s_axi_rdata[463]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[464]_INST_0 
       (.I0(p_1_in[464]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[16]),
        .O(s_axi_rdata[464]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[465]_INST_0 
       (.I0(p_1_in[465]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[17]),
        .O(s_axi_rdata[465]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[466]_INST_0 
       (.I0(p_1_in[466]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[18]),
        .O(s_axi_rdata[466]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[467]_INST_0 
       (.I0(p_1_in[467]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[19]),
        .O(s_axi_rdata[467]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[468]_INST_0 
       (.I0(p_1_in[468]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[20]),
        .O(s_axi_rdata[468]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[469]_INST_0 
       (.I0(p_1_in[469]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[21]),
        .O(s_axi_rdata[469]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[46]_INST_0 
       (.I0(m_axi_rdata[46]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[46]),
        .O(s_axi_rdata[46]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[470]_INST_0 
       (.I0(p_1_in[470]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[22]),
        .O(s_axi_rdata[470]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[471]_INST_0 
       (.I0(p_1_in[471]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[23]),
        .O(s_axi_rdata[471]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[472]_INST_0 
       (.I0(p_1_in[472]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[24]),
        .O(s_axi_rdata[472]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[473]_INST_0 
       (.I0(p_1_in[473]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[25]),
        .O(s_axi_rdata[473]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[474]_INST_0 
       (.I0(p_1_in[474]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[26]),
        .O(s_axi_rdata[474]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[475]_INST_0 
       (.I0(p_1_in[475]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[27]),
        .O(s_axi_rdata[475]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[476]_INST_0 
       (.I0(p_1_in[476]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[28]),
        .O(s_axi_rdata[476]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[477]_INST_0 
       (.I0(p_1_in[477]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[29]),
        .O(s_axi_rdata[477]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[478]_INST_0 
       (.I0(p_1_in[478]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[30]),
        .O(s_axi_rdata[478]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[479]_INST_0 
       (.I0(p_1_in[479]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[31]),
        .O(s_axi_rdata[479]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[47]_INST_0 
       (.I0(m_axi_rdata[47]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[47]),
        .O(s_axi_rdata[47]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[480]_INST_0 
       (.I0(p_1_in[480]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[32]),
        .O(s_axi_rdata[480]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[481]_INST_0 
       (.I0(p_1_in[481]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[33]),
        .O(s_axi_rdata[481]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[482]_INST_0 
       (.I0(p_1_in[482]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[34]),
        .O(s_axi_rdata[482]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[483]_INST_0 
       (.I0(p_1_in[483]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[35]),
        .O(s_axi_rdata[483]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[484]_INST_0 
       (.I0(p_1_in[484]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[36]),
        .O(s_axi_rdata[484]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[485]_INST_0 
       (.I0(p_1_in[485]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[37]),
        .O(s_axi_rdata[485]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[486]_INST_0 
       (.I0(p_1_in[486]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[38]),
        .O(s_axi_rdata[486]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[487]_INST_0 
       (.I0(p_1_in[487]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[39]),
        .O(s_axi_rdata[487]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[488]_INST_0 
       (.I0(p_1_in[488]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[40]),
        .O(s_axi_rdata[488]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[489]_INST_0 
       (.I0(p_1_in[489]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[41]),
        .O(s_axi_rdata[489]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[48]_INST_0 
       (.I0(m_axi_rdata[48]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[48]),
        .O(s_axi_rdata[48]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[490]_INST_0 
       (.I0(p_1_in[490]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[42]),
        .O(s_axi_rdata[490]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[491]_INST_0 
       (.I0(p_1_in[491]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[43]),
        .O(s_axi_rdata[491]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[492]_INST_0 
       (.I0(p_1_in[492]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[44]),
        .O(s_axi_rdata[492]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[493]_INST_0 
       (.I0(p_1_in[493]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[45]),
        .O(s_axi_rdata[493]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[494]_INST_0 
       (.I0(p_1_in[494]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[46]),
        .O(s_axi_rdata[494]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[495]_INST_0 
       (.I0(p_1_in[495]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[47]),
        .O(s_axi_rdata[495]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[496]_INST_0 
       (.I0(p_1_in[496]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[48]),
        .O(s_axi_rdata[496]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[497]_INST_0 
       (.I0(p_1_in[497]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[49]),
        .O(s_axi_rdata[497]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[498]_INST_0 
       (.I0(p_1_in[498]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[50]),
        .O(s_axi_rdata[498]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[499]_INST_0 
       (.I0(p_1_in[499]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[51]),
        .O(s_axi_rdata[499]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[49]_INST_0 
       (.I0(m_axi_rdata[49]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[49]),
        .O(s_axi_rdata[49]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[4]_INST_0 
       (.I0(m_axi_rdata[4]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[4]),
        .O(s_axi_rdata[4]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[500]_INST_0 
       (.I0(p_1_in[500]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[52]),
        .O(s_axi_rdata[500]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[501]_INST_0 
       (.I0(p_1_in[501]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[53]),
        .O(s_axi_rdata[501]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[502]_INST_0 
       (.I0(p_1_in[502]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[54]),
        .O(s_axi_rdata[502]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[503]_INST_0 
       (.I0(p_1_in[503]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[55]),
        .O(s_axi_rdata[503]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[504]_INST_0 
       (.I0(p_1_in[504]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[56]),
        .O(s_axi_rdata[504]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[505]_INST_0 
       (.I0(p_1_in[505]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[57]),
        .O(s_axi_rdata[505]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[506]_INST_0 
       (.I0(p_1_in[506]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[58]),
        .O(s_axi_rdata[506]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[507]_INST_0 
       (.I0(p_1_in[507]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[59]),
        .O(s_axi_rdata[507]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[508]_INST_0 
       (.I0(p_1_in[508]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[60]),
        .O(s_axi_rdata[508]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[509]_INST_0 
       (.I0(p_1_in[509]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[61]),
        .O(s_axi_rdata[509]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[50]_INST_0 
       (.I0(m_axi_rdata[50]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[50]),
        .O(s_axi_rdata[50]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[510]_INST_0 
       (.I0(p_1_in[510]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[62]),
        .O(s_axi_rdata[510]));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \s_axi_rdata[511]_INST_0 
       (.I0(p_1_in[511]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(m_axi_rdata[63]),
        .O(s_axi_rdata[511]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[51]_INST_0 
       (.I0(m_axi_rdata[51]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[51]),
        .O(s_axi_rdata[51]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[52]_INST_0 
       (.I0(m_axi_rdata[52]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[52]),
        .O(s_axi_rdata[52]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[53]_INST_0 
       (.I0(m_axi_rdata[53]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[53]),
        .O(s_axi_rdata[53]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[54]_INST_0 
       (.I0(m_axi_rdata[54]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[54]),
        .O(s_axi_rdata[54]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[55]_INST_0 
       (.I0(m_axi_rdata[55]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[55]),
        .O(s_axi_rdata[55]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[56]_INST_0 
       (.I0(m_axi_rdata[56]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[56]),
        .O(s_axi_rdata[56]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[57]_INST_0 
       (.I0(m_axi_rdata[57]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[57]),
        .O(s_axi_rdata[57]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[58]_INST_0 
       (.I0(m_axi_rdata[58]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[58]),
        .O(s_axi_rdata[58]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[59]_INST_0 
       (.I0(m_axi_rdata[59]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[59]),
        .O(s_axi_rdata[59]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[5]_INST_0 
       (.I0(m_axi_rdata[5]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[5]),
        .O(s_axi_rdata[5]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[60]_INST_0 
       (.I0(m_axi_rdata[60]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[60]),
        .O(s_axi_rdata[60]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[61]_INST_0 
       (.I0(m_axi_rdata[61]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[61]),
        .O(s_axi_rdata[61]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[62]_INST_0 
       (.I0(m_axi_rdata[62]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[62]),
        .O(s_axi_rdata[62]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[63]_INST_0 
       (.I0(m_axi_rdata[63]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[63]),
        .O(s_axi_rdata[63]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[64]_INST_0 
       (.I0(m_axi_rdata[0]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[64]),
        .O(s_axi_rdata[64]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[65]_INST_0 
       (.I0(m_axi_rdata[1]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[65]),
        .O(s_axi_rdata[65]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[66]_INST_0 
       (.I0(m_axi_rdata[2]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[66]),
        .O(s_axi_rdata[66]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[67]_INST_0 
       (.I0(m_axi_rdata[3]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[67]),
        .O(s_axi_rdata[67]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[68]_INST_0 
       (.I0(m_axi_rdata[4]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[68]),
        .O(s_axi_rdata[68]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[69]_INST_0 
       (.I0(m_axi_rdata[5]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[69]),
        .O(s_axi_rdata[69]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[6]_INST_0 
       (.I0(m_axi_rdata[6]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[6]),
        .O(s_axi_rdata[6]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[70]_INST_0 
       (.I0(m_axi_rdata[6]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[70]),
        .O(s_axi_rdata[70]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[71]_INST_0 
       (.I0(m_axi_rdata[7]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[71]),
        .O(s_axi_rdata[71]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[72]_INST_0 
       (.I0(m_axi_rdata[8]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[72]),
        .O(s_axi_rdata[72]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[73]_INST_0 
       (.I0(m_axi_rdata[9]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[73]),
        .O(s_axi_rdata[73]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[74]_INST_0 
       (.I0(m_axi_rdata[10]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[74]),
        .O(s_axi_rdata[74]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[75]_INST_0 
       (.I0(m_axi_rdata[11]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[75]),
        .O(s_axi_rdata[75]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[76]_INST_0 
       (.I0(m_axi_rdata[12]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[76]),
        .O(s_axi_rdata[76]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[77]_INST_0 
       (.I0(m_axi_rdata[13]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[77]),
        .O(s_axi_rdata[77]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[78]_INST_0 
       (.I0(m_axi_rdata[14]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[78]),
        .O(s_axi_rdata[78]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[79]_INST_0 
       (.I0(m_axi_rdata[15]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[79]),
        .O(s_axi_rdata[79]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[7]_INST_0 
       (.I0(m_axi_rdata[7]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[7]),
        .O(s_axi_rdata[7]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[80]_INST_0 
       (.I0(m_axi_rdata[16]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[80]),
        .O(s_axi_rdata[80]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[81]_INST_0 
       (.I0(m_axi_rdata[17]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[81]),
        .O(s_axi_rdata[81]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[82]_INST_0 
       (.I0(m_axi_rdata[18]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[82]),
        .O(s_axi_rdata[82]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[83]_INST_0 
       (.I0(m_axi_rdata[19]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[83]),
        .O(s_axi_rdata[83]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[84]_INST_0 
       (.I0(m_axi_rdata[20]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[84]),
        .O(s_axi_rdata[84]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[85]_INST_0 
       (.I0(m_axi_rdata[21]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[85]),
        .O(s_axi_rdata[85]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[86]_INST_0 
       (.I0(m_axi_rdata[22]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[86]),
        .O(s_axi_rdata[86]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[87]_INST_0 
       (.I0(m_axi_rdata[23]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[87]),
        .O(s_axi_rdata[87]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[88]_INST_0 
       (.I0(m_axi_rdata[24]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[88]),
        .O(s_axi_rdata[88]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[89]_INST_0 
       (.I0(m_axi_rdata[25]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[89]),
        .O(s_axi_rdata[89]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[8]_INST_0 
       (.I0(m_axi_rdata[8]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[8]),
        .O(s_axi_rdata[8]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[90]_INST_0 
       (.I0(m_axi_rdata[26]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[90]),
        .O(s_axi_rdata[90]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[91]_INST_0 
       (.I0(m_axi_rdata[27]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[91]),
        .O(s_axi_rdata[91]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[92]_INST_0 
       (.I0(m_axi_rdata[28]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[92]),
        .O(s_axi_rdata[92]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[93]_INST_0 
       (.I0(m_axi_rdata[29]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[93]),
        .O(s_axi_rdata[93]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[94]_INST_0 
       (.I0(m_axi_rdata[30]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[94]),
        .O(s_axi_rdata[94]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[95]_INST_0 
       (.I0(m_axi_rdata[31]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[95]),
        .O(s_axi_rdata[95]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[96]_INST_0 
       (.I0(m_axi_rdata[32]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[96]),
        .O(s_axi_rdata[96]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[97]_INST_0 
       (.I0(m_axi_rdata[33]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[97]),
        .O(s_axi_rdata[97]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[98]_INST_0 
       (.I0(m_axi_rdata[34]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[98]),
        .O(s_axi_rdata[98]));
  LUT6 #(
    .INIT(64'hBBBBBABB88888A88)) 
    \s_axi_rdata[99]_INST_0 
       (.I0(m_axi_rdata[35]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[99]),
        .O(s_axi_rdata[99]));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    \s_axi_rdata[9]_INST_0 
       (.I0(m_axi_rdata[9]),
        .I1(dout[9]),
        .I2(current_word_adjusted[1]),
        .I3(current_word_adjusted[0]),
        .I4(current_word_adjusted[2]),
        .I5(p_1_in[9]),
        .O(s_axi_rdata[9]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_rresp[0]_INST_0 
       (.I0(S_AXI_RRESP_ACC[0]),
        .I1(\goreg_dm.dout_i_reg[2] ),
        .I2(m_axi_rresp[0]),
        .O(s_axi_rresp[0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_rresp[1]_INST_0 
       (.I0(S_AXI_RRESP_ACC[1]),
        .I1(\goreg_dm.dout_i_reg[2] ),
        .I2(m_axi_rresp[1]),
        .O(s_axi_rresp[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF40F2)) 
    \s_axi_rresp[1]_INST_0_i_6 
       (.I0(S_AXI_RRESP_ACC[0]),
        .I1(m_axi_rresp[0]),
        .I2(m_axi_rresp[1]),
        .I3(S_AXI_RRESP_ACC[1]),
        .I4(first_word),
        .I5(dout[9]),
        .O(\S_AXI_RRESP_ACC_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    s_axi_rvalid_INST_0_i_12
       (.I0(\length_counter_1[7]_i_6_n_0 ),
        .I1(\length_counter_1[7]_i_5_n_0 ),
        .I2(\length_counter_1[3]_i_2__1_n_0 ),
        .I3(\length_counter_1[7]_i_4_n_0 ),
        .I4(\length_counter_1[7]_i_3_n_0 ),
        .I5(s_axi_rvalid_INST_0_i_14_n_0),
        .O(first_mi_word_reg_0));
  LUT3 #(
    .INIT(8'hB8)) 
    s_axi_rvalid_INST_0_i_14
       (.I0(dout[6]),
        .I1(first_word),
        .I2(length_counter_1_reg[6]),
        .O(s_axi_rvalid_INST_0_i_14_n_0));
endmodule

(* C_AXI_ADDR_WIDTH = "32" *) (* C_AXI_IS_ACLK_ASYNC = "0" *) (* C_AXI_PROTOCOL = "0" *) 
(* C_AXI_SUPPORTS_READ = "1" *) (* C_AXI_SUPPORTS_WRITE = "1" *) (* C_FAMILY = "zynq" *) 
(* C_FIFO_MODE = "0" *) (* C_MAX_SPLIT_BEATS = "16" *) (* C_M_AXI_ACLK_RATIO = "2" *) 
(* C_M_AXI_BYTES_LOG = "3" *) (* C_M_AXI_DATA_WIDTH = "64" *) (* C_PACKING_LEVEL = "1" *) 
(* C_RATIO = "8" *) (* C_RATIO_LOG = "3" *) (* C_SUPPORTS_ID = "1" *) 
(* C_SYNCHRONIZER_STAGE = "3" *) (* C_S_AXI_ACLK_RATIO = "1" *) (* C_S_AXI_BYTES_LOG = "6" *) 
(* C_S_AXI_DATA_WIDTH = "512" *) (* C_S_AXI_ID_WIDTH = "1" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
(* P_AXI3 = "1" *) (* P_AXI4 = "0" *) (* P_AXILITE = "2" *) 
(* P_CONVERSION = "2" *) (* P_MAX_SPLIT_BEATS = "16" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dwidth_converter_v2_1_17_top
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awregion,
    s_axi_awqos,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arregion,
    s_axi_arqos,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_aclk,
    m_axi_aresetn,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awregion,
    m_axi_awqos,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arregion,
    m_axi_arqos,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_rvalid,
    m_axi_rready);
  (* keep = "true" *) input s_axi_aclk;
  (* keep = "true" *) input s_axi_aresetn;
  input [0:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awregion;
  input [3:0]s_axi_awqos;
  input s_axi_awvalid;
  output s_axi_awready;
  input [511:0]s_axi_wdata;
  input [63:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [0:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arregion;
  input [3:0]s_axi_arqos;
  input s_axi_arvalid;
  output s_axi_arready;
  output [0:0]s_axi_rid;
  output [511:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  (* keep = "true" *) input m_axi_aclk;
  (* keep = "true" *) input m_axi_aresetn;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awregion;
  output [3:0]m_axi_awqos;
  output m_axi_awvalid;
  input m_axi_awready;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output m_axi_wvalid;
  input m_axi_wready;
  input [1:0]m_axi_bresp;
  input m_axi_bvalid;
  output m_axi_bready;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arregion;
  output [3:0]m_axi_arqos;
  output m_axi_arvalid;
  input m_axi_arready;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input m_axi_rvalid;
  output m_axi_rready;

  wire \<const0> ;
  wire \USE_READ.rd_cmd_split ;
  wire [0:0]\USE_WRITE.write_addr_inst/areset_d ;
  wire \USE_WRITE.write_addr_inst/cmd_queue/inst/empty ;
  wire [10:7]addr_step;
  wire \gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.rd_cmd_ready ;
  wire \gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty ;
  wire \gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/access_is_incr ;
  wire [1:1]\gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/areset_d ;
  wire \gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/command_ongoing014_out ;
  wire [8:0]\gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step ;
  wire \gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/incr_need_to_split ;
  wire [0:0]\gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/S_AXI_BRESP_I ;
  wire \gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/last_word ;
  wire \gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/empty ;
  wire \gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/access_is_incr ;
  wire \gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/command_ongoing014_out ;
  wire [8:0]\gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step ;
  wire \gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/incr_need_to_split ;
  wire \gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/p_3_in ;
  wire [31:0]\gen_downsizer.gen_cascaded_downsizer.araddr_i ;
  wire [1:0]\gen_downsizer.gen_cascaded_downsizer.arburst_i ;
  wire [3:0]\gen_downsizer.gen_cascaded_downsizer.arcache_i ;
  wire [7:0]\gen_downsizer.gen_cascaded_downsizer.arlen_i ;
  wire \gen_downsizer.gen_cascaded_downsizer.arlock_i ;
  wire [2:0]\gen_downsizer.gen_cascaded_downsizer.arprot_i ;
  wire [3:0]\gen_downsizer.gen_cascaded_downsizer.arqos_i ;
  wire \gen_downsizer.gen_cascaded_downsizer.arready_i ;
  wire [2:0]\gen_downsizer.gen_cascaded_downsizer.arsize_i ;
  wire [31:0]\gen_downsizer.gen_cascaded_downsizer.awaddr_i ;
  wire [1:0]\gen_downsizer.gen_cascaded_downsizer.awburst_i ;
  wire [3:0]\gen_downsizer.gen_cascaded_downsizer.awcache_i ;
  wire [7:0]\gen_downsizer.gen_cascaded_downsizer.awlen_i ;
  wire \gen_downsizer.gen_cascaded_downsizer.awlock_i ;
  wire [2:0]\gen_downsizer.gen_cascaded_downsizer.awprot_i ;
  wire [3:0]\gen_downsizer.gen_cascaded_downsizer.awqos_i ;
  wire \gen_downsizer.gen_cascaded_downsizer.awready_i ;
  wire [2:0]\gen_downsizer.gen_cascaded_downsizer.awsize_i ;
  wire \gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_0 ;
  wire \gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_101 ;
  wire \gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_137 ;
  wire \gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_138 ;
  wire \gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_139 ;
  wire \gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_149 ;
  wire \gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_150 ;
  wire \gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_151 ;
  wire \gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_152 ;
  wire \gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_153 ;
  wire \gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_154 ;
  wire \gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_155 ;
  wire \gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_156 ;
  wire \gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_157 ;
  wire \gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_158 ;
  wire \gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_159 ;
  wire \gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_160 ;
  wire \gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_161 ;
  wire \gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_162 ;
  wire \gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_31 ;
  wire \gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_34 ;
  wire \gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_36 ;
  wire \gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_78 ;
  wire \gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_79 ;
  wire \gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_80 ;
  wire \gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_90 ;
  wire \gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_93 ;
  wire \gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_95 ;
  wire \gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_96 ;
  wire \gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_99 ;
  wire \gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst_n_89 ;
  wire \gen_downsizer.gen_cascaded_downsizer.rlast_i ;
  (* RTL_KEEP = "true" *) wire m_axi_aclk;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [3:0]m_axi_arcache;
  (* RTL_KEEP = "true" *) wire m_axi_aresetn;
  wire [3:0]\^m_axi_arlen ;
  wire [0:0]m_axi_arlock;
  wire [2:0]m_axi_arprot;
  wire [3:0]m_axi_arqos;
  wire m_axi_arready;
  wire [2:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [3:0]m_axi_awcache;
  wire [3:0]\^m_axi_awlen ;
  wire [0:0]m_axi_awlock;
  wire [2:0]m_axi_awprot;
  wire [3:0]m_axi_awqos;
  wire m_axi_awready;
  wire [2:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [63:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [7:0]m_axi_wstrb;
  wire m_axi_wvalid;
  (* RTL_KEEP = "true" *) wire s_axi_aclk;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arcache;
  (* RTL_KEEP = "true" *) wire s_axi_aresetn;
  wire [0:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [0:0]s_axi_arlock;
  wire [2:0]s_axi_arprot;
  wire [3:0]s_axi_arqos;
  wire s_axi_arready;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awcache;
  wire [0:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [0:0]s_axi_awlock;
  wire [2:0]s_axi_awprot;
  wire [3:0]s_axi_awqos;
  wire s_axi_awready;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire [0:0]s_axi_bid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [511:0]s_axi_rdata;
  wire [0:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [511:0]s_axi_wdata;
  wire s_axi_wready;
  wire [63:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire [6:0]size_mask;

  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3:0] = \^m_axi_arlen [3:0];
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3:0] = \^m_axi_awlen [3:0];
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dwidth_converter_v2_1_17_axi_downsizer \gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst 
       (.D(\gen_downsizer.gen_cascaded_downsizer.awburst_i ),
        .E(s_axi_awready),
        .Q(\gen_downsizer.gen_cascaded_downsizer.awcache_i ),
        .\S_AXI_AADDR_Q_reg[31] (\gen_downsizer.gen_cascaded_downsizer.awaddr_i ),
        .\S_AXI_AADDR_Q_reg[31]_0 (\gen_downsizer.gen_cascaded_downsizer.araddr_i ),
        .\S_AXI_ABURST_Q_reg[1] (\gen_downsizer.gen_cascaded_downsizer.arburst_i ),
        .\S_AXI_ACACHE_Q_reg[3] (\gen_downsizer.gen_cascaded_downsizer.arcache_i ),
        .\S_AXI_APROT_Q_reg[2] (\gen_downsizer.gen_cascaded_downsizer.awprot_i ),
        .\S_AXI_APROT_Q_reg[2]_0 (\gen_downsizer.gen_cascaded_downsizer.arprot_i ),
        .\S_AXI_AQOS_Q_reg[3] (\gen_downsizer.gen_cascaded_downsizer.awqos_i ),
        .\S_AXI_AQOS_Q_reg[3]_0 (\gen_downsizer.gen_cascaded_downsizer.arqos_i ),
        .S_AXI_AREADY_I_reg(\gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/command_ongoing014_out ),
        .S_AXI_AREADY_I_reg_0(\gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/command_ongoing014_out ),
        .\S_AXI_ASIZE_Q_reg[2] ({\gen_downsizer.gen_cascaded_downsizer.arsize_i ,\gen_downsizer.gen_cascaded_downsizer.arlen_i }),
        .\S_AXI_BRESP_ACC_reg[1] (\gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/S_AXI_BRESP_I ),
        .access_is_incr(\gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/access_is_incr ),
        .access_is_incr_1(\gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/access_is_incr ),
        .\addr_step_q_reg[11] ({\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_90 ,addr_step[10:9],\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_93 ,addr_step[7],\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_95 ,\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_96 }),
        .\addr_step_q_reg[11]_0 ({\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_149 ,\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_150 ,\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_151 ,\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_152 ,\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_153 ,\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_154 ,\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_155 }),
        .areset_d(\USE_WRITE.write_addr_inst/areset_d ),
        .areset_d_2(\gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/areset_d ),
        .\arststages_ff_reg[1] (\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_0 ),
        .cmd_push_block_reg(\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_34 ),
        .cmd_push_block_reg_0(\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_36 ),
        .din({\gen_downsizer.gen_cascaded_downsizer.awsize_i ,\gen_downsizer.gen_cascaded_downsizer.awlen_i }),
        .dout(\USE_READ.rd_cmd_split ),
        .empty(\USE_WRITE.write_addr_inst/cmd_queue/inst/empty ),
        .empty_fwft_i_reg(\gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/empty ),
        .empty_fwft_i_reg_0(\gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty ),
        .first_mi_word_reg(\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst_n_89 ),
        .\first_step_q_reg[11] ({\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_78 ,\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_79 ,\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_80 ,\gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step }),
        .\first_step_q_reg[11]_0 ({\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_137 ,\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_138 ,\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_139 ,\gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step }),
        .\gen_downsizer.gen_cascaded_downsizer.arlock_i (\gen_downsizer.gen_cascaded_downsizer.arlock_i ),
        .\gen_downsizer.gen_cascaded_downsizer.arready_i (\gen_downsizer.gen_cascaded_downsizer.arready_i ),
        .\gen_downsizer.gen_cascaded_downsizer.awlock_i (\gen_downsizer.gen_cascaded_downsizer.awlock_i ),
        .\gen_downsizer.gen_cascaded_downsizer.awready_i (\gen_downsizer.gen_cascaded_downsizer.awready_i ),
        .\gen_downsizer.gen_cascaded_downsizer.rlast_i (\gen_downsizer.gen_cascaded_downsizer.rlast_i ),
        .incr_need_to_split(\gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/incr_need_to_split ),
        .incr_need_to_split_0(\gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/incr_need_to_split ),
        .last_word(\gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/last_word ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .out(s_axi_aclk),
        .p_3_in(\gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/p_3_in ),
        .rd_en(\gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.rd_cmd_ready ),
        .\repeat_cnt_reg[3] (\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_31 ),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arcache(s_axi_arcache),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arlock(s_axi_arlock),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arqos(s_axi_arqos),
        .s_axi_arready(s_axi_arready),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awcache(s_axi_awcache),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awlock(s_axi_awlock),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awqos(s_axi_awqos),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .\s_axi_rid[0] (s_axi_rid),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .size_mask(size_mask[0]),
        .\size_mask_q_reg[0] (\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_162 ),
        .\size_mask_q_reg[6] ({size_mask[6:5],\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_99 ,size_mask[3],\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_101 ,size_mask[1]}),
        .\size_mask_q_reg[6]_0 ({\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_156 ,\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_157 ,\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_158 ,\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_159 ,\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_160 ,\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_161 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_protocol_converter_v2_1_17_axi_protocol_converter \gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst 
       (.D(\gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/S_AXI_BRESP_I ),
        .\S_AXI_ABURST_Q_reg[1] (\gen_downsizer.gen_cascaded_downsizer.awburst_i ),
        .\S_AXI_ABURST_Q_reg[1]_0 (\gen_downsizer.gen_cascaded_downsizer.arburst_i ),
        .\S_AXI_ACACHE_Q_reg[3] (\gen_downsizer.gen_cascaded_downsizer.awcache_i ),
        .\S_AXI_ACACHE_Q_reg[3]_0 (\gen_downsizer.gen_cascaded_downsizer.arcache_i ),
        .\S_AXI_APROT_Q_reg[2] (\gen_downsizer.gen_cascaded_downsizer.awprot_i ),
        .\S_AXI_APROT_Q_reg[2]_0 (\gen_downsizer.gen_cascaded_downsizer.arprot_i ),
        .\S_AXI_AQOS_Q_reg[3] (\gen_downsizer.gen_cascaded_downsizer.awqos_i ),
        .\S_AXI_AQOS_Q_reg[3]_0 (\gen_downsizer.gen_cascaded_downsizer.arqos_i ),
        .\S_AXI_ASIZE_Q_reg[0] (\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_162 ),
        .\S_AXI_ASIZE_Q_reg[0]_0 ({\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_99 ,\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_101 }),
        .\S_AXI_ASIZE_Q_reg[0]_1 ({\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_156 ,\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_157 ,\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_158 ,\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_159 ,\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_160 ,\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_161 }),
        .\S_AXI_ASIZE_Q_reg[1] ({\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_90 ,addr_step[10:9],\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_93 ,addr_step[7],\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_95 ,\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_96 }),
        .\S_AXI_ASIZE_Q_reg[1]_0 ({\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_149 ,\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_150 ,\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_151 ,\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_152 ,\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_153 ,\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_154 ,\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_155 }),
        .\S_AXI_BRESP_ACC_reg[1] (\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst_n_89 ),
        .access_fit_mi_side_q_reg({\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_78 ,\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_79 ,\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_80 ,\gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step }),
        .access_fit_mi_side_q_reg_0({\gen_downsizer.gen_cascaded_downsizer.arsize_i ,\gen_downsizer.gen_cascaded_downsizer.arlen_i }),
        .access_fit_mi_side_q_reg_1({\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_137 ,\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_138 ,\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_139 ,\gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step }),
        .access_is_incr(\gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/access_is_incr ),
        .access_is_incr_0(\gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/access_is_incr ),
        .areset_d(\gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/areset_d ),
        .areset_d_2(\USE_WRITE.write_addr_inst/areset_d ),
        .command_ongoing_reg(\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_34 ),
        .command_ongoing_reg_0(\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_36 ),
        .din({\gen_downsizer.gen_cascaded_downsizer.awsize_i ,\gen_downsizer.gen_cascaded_downsizer.awlen_i }),
        .dout(\USE_READ.rd_cmd_split ),
        .empty(\gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/empty ),
        .empty_fwft_i_reg(\USE_WRITE.write_addr_inst/cmd_queue/inst/empty ),
        .first_mi_word_reg(\gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty ),
        .\gen_downsizer.gen_cascaded_downsizer.arlock_i (\gen_downsizer.gen_cascaded_downsizer.arlock_i ),
        .\gen_downsizer.gen_cascaded_downsizer.arready_i (\gen_downsizer.gen_cascaded_downsizer.arready_i ),
        .\gen_downsizer.gen_cascaded_downsizer.awlock_i (\gen_downsizer.gen_cascaded_downsizer.awlock_i ),
        .\gen_downsizer.gen_cascaded_downsizer.awready_i (\gen_downsizer.gen_cascaded_downsizer.awready_i ),
        .\gen_downsizer.gen_cascaded_downsizer.rlast_i (\gen_downsizer.gen_cascaded_downsizer.rlast_i ),
        .\goreg_dm.dout_i_reg[8] (\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_31 ),
        .incr_need_to_split(\gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/incr_need_to_split ),
        .incr_need_to_split_1(\gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/incr_need_to_split ),
        .last_word(\gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/last_word ),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arcache(m_axi_arcache),
        .m_axi_arlen(\^m_axi_arlen ),
        .m_axi_arlock(m_axi_arlock),
        .m_axi_arprot(m_axi_arprot),
        .m_axi_arqos(m_axi_arqos),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awcache(m_axi_awcache),
        .m_axi_awlen(\^m_axi_awlen ),
        .m_axi_awlock(m_axi_awlock),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awqos(m_axi_awqos),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wvalid(m_axi_wvalid),
        .\next_mi_addr_reg[31] (\gen_downsizer.gen_cascaded_downsizer.awaddr_i ),
        .\next_mi_addr_reg[31]_0 (\gen_downsizer.gen_cascaded_downsizer.araddr_i ),
        .out(s_axi_aclk),
        .p_3_in(\gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/p_3_in ),
        .\pushed_commands_reg[0] (\gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/command_ongoing014_out ),
        .\pushed_commands_reg[0]_0 (\gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/command_ongoing014_out ),
        .rd_en(\gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.rd_cmd_ready ),
        .s_axi_aresetn(\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst_n_0 ),
        .s_axi_aresetn_0(s_axi_aresetn),
        .s_axi_bready(s_axi_bready),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_wvalid(s_axi_wvalid),
        .size_mask({size_mask[6:5],size_mask[3],size_mask[1:0]}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dwidth_converter_v2_1_17_w_downsizer
   (first_mi_word,
    \gen_downsizer.gen_cascaded_downsizer.wlast_i ,
    \current_word_1_reg[5]_0 ,
    m_axi_wdata,
    m_axi_wstrb,
    rd_en,
    Q,
    SR,
    E,
    out,
    DI,
    \current_word_1_reg[3]_0 ,
    \goreg_dm.dout_i_reg[30] ,
    S,
    \goreg_dm.dout_i_reg[34] ,
    s_axi_wdata,
    s_axi_wstrb,
    empty_fwft_i_reg,
    s_axi_wvalid,
    empty,
    m_axi_wready,
    D);
  output first_mi_word;
  output \gen_downsizer.gen_cascaded_downsizer.wlast_i ;
  output \current_word_1_reg[5]_0 ;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output rd_en;
  output [5:0]Q;
  input [0:0]SR;
  input [0:0]E;
  input out;
  input [3:0]DI;
  input [3:0]\current_word_1_reg[3]_0 ;
  input [0:0]\goreg_dm.dout_i_reg[30] ;
  input [1:0]S;
  input [8:0]\goreg_dm.dout_i_reg[34] ;
  input [511:0]s_axi_wdata;
  input [63:0]s_axi_wstrb;
  input empty_fwft_i_reg;
  input s_axi_wvalid;
  input empty;
  input m_axi_wready;
  input [5:0]D;

  wire [5:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [5:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [3:0]\current_word_1_reg[3]_0 ;
  wire \current_word_1_reg[5]_0 ;
  wire current_word_adjusted_carry__0_n_3;
  wire current_word_adjusted_carry_n_0;
  wire current_word_adjusted_carry_n_1;
  wire current_word_adjusted_carry_n_2;
  wire current_word_adjusted_carry_n_3;
  wire empty;
  wire empty_fwft_i_reg;
  wire first_mi_word;
  wire \gen_downsizer.gen_cascaded_downsizer.wlast_i ;
  wire [0:0]\goreg_dm.dout_i_reg[30] ;
  wire [8:0]\goreg_dm.dout_i_reg[34] ;
  wire \length_counter_1[1]_i_1__0_n_0 ;
  wire \length_counter_1[2]_i_2__0_n_0 ;
  wire \length_counter_1[3]_i_2__0_n_0 ;
  wire \length_counter_1[4]_i_2_n_0 ;
  wire \length_counter_1[5]_i_2__0_n_0 ;
  wire \length_counter_1[6]_i_2_n_0 ;
  wire [7:0]length_counter_1_reg;
  wire [63:0]m_axi_wdata;
  wire \m_axi_wdata[0]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[0]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[10]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[10]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[11]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[11]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[12]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[12]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[13]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[13]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[14]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[14]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[15]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[15]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[16]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[16]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[17]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[17]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[18]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[18]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[19]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[19]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[1]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[1]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[20]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[20]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[21]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[21]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[22]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[22]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[23]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[23]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[24]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[24]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[25]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[25]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[26]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[26]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[27]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[27]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[28]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[28]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[29]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[29]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[2]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[2]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[30]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[30]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[31]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[31]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[32]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[32]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[33]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[33]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[34]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[34]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[35]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[35]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[36]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[36]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[37]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[37]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[38]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[38]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[39]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[39]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[3]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[3]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[40]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[40]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[41]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[41]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[42]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[42]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[43]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[43]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[44]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[44]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[45]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[45]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[46]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[46]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[47]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[47]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[48]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[48]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[49]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[49]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[4]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[4]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[50]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[50]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[51]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[51]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[52]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[52]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[53]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[53]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[54]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[54]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[55]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[55]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[56]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[56]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[57]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[57]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[58]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[58]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[59]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[59]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[5]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[5]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[60]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[60]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[61]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[61]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[62]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[62]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[63]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[63]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[6]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[6]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[7]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[7]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[8]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[8]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[9]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[9]_INST_0_i_2_n_0 ;
  wire m_axi_wready;
  wire [7:0]m_axi_wstrb;
  wire \m_axi_wstrb[0]_INST_0_i_1_n_0 ;
  wire \m_axi_wstrb[0]_INST_0_i_2_n_0 ;
  wire \m_axi_wstrb[1]_INST_0_i_1_n_0 ;
  wire \m_axi_wstrb[1]_INST_0_i_2_n_0 ;
  wire \m_axi_wstrb[2]_INST_0_i_1_n_0 ;
  wire \m_axi_wstrb[2]_INST_0_i_2_n_0 ;
  wire \m_axi_wstrb[3]_INST_0_i_1_n_0 ;
  wire \m_axi_wstrb[3]_INST_0_i_2_n_0 ;
  wire \m_axi_wstrb[4]_INST_0_i_1_n_0 ;
  wire \m_axi_wstrb[4]_INST_0_i_2_n_0 ;
  wire \m_axi_wstrb[5]_INST_0_i_1_n_0 ;
  wire \m_axi_wstrb[5]_INST_0_i_2_n_0 ;
  wire \m_axi_wstrb[6]_INST_0_i_1_n_0 ;
  wire \m_axi_wstrb[6]_INST_0_i_2_n_0 ;
  wire \m_axi_wstrb[7]_INST_0_i_1_n_0 ;
  wire \m_axi_wstrb[7]_INST_0_i_2_n_0 ;
  wire [7:0]next_length_counter;
  wire out;
  wire rd_en;
  wire [511:0]s_axi_wdata;
  wire s_axi_wready_INST_0_i_5_n_0;
  wire [63:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire [2:0]sel0;
  wire [2:0]NLW_current_word_adjusted_carry_O_UNCONNECTED;
  wire [3:1]NLW_current_word_adjusted_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_current_word_adjusted_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \current_word_1[5]_i_4 
       (.I0(first_mi_word),
        .I1(\goreg_dm.dout_i_reg[34] [8]),
        .O(\current_word_1_reg[5]_0 ));
  FDRE \current_word_1_reg[0] 
       (.C(out),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \current_word_1_reg[1] 
       (.C(out),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \current_word_1_reg[2] 
       (.C(out),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \current_word_1_reg[3] 
       (.C(out),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \current_word_1_reg[4] 
       (.C(out),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \current_word_1_reg[5] 
       (.C(out),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(SR));
  CARRY4 current_word_adjusted_carry
       (.CI(1'b0),
        .CO({current_word_adjusted_carry_n_0,current_word_adjusted_carry_n_1,current_word_adjusted_carry_n_2,current_word_adjusted_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O({sel0[0],NLW_current_word_adjusted_carry_O_UNCONNECTED[2:0]}),
        .S(\current_word_1_reg[3]_0 ));
  CARRY4 current_word_adjusted_carry__0
       (.CI(current_word_adjusted_carry_n_0),
        .CO({NLW_current_word_adjusted_carry__0_CO_UNCONNECTED[3:1],current_word_adjusted_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\goreg_dm.dout_i_reg[30] }),
        .O({NLW_current_word_adjusted_carry__0_O_UNCONNECTED[3:2],sel0[2:1]}),
        .S({1'b0,1'b0,S}));
  LUT5 #(
    .INIT(32'h00200000)) 
    fifo_gen_inst_i_15__0
       (.I0(\gen_downsizer.gen_cascaded_downsizer.wlast_i ),
        .I1(empty_fwft_i_reg),
        .I2(s_axi_wvalid),
        .I3(empty),
        .I4(m_axi_wready),
        .O(rd_en));
  FDSE first_word_reg
       (.C(out),
        .CE(E),
        .D(\gen_downsizer.gen_cascaded_downsizer.wlast_i ),
        .Q(first_mi_word),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \length_counter_1[0]_i_1__0 
       (.I0(length_counter_1_reg[0]),
        .I1(first_mi_word),
        .I2(\goreg_dm.dout_i_reg[34] [0]),
        .O(next_length_counter[0]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \length_counter_1[1]_i_1__0 
       (.I0(length_counter_1_reg[0]),
        .I1(\goreg_dm.dout_i_reg[34] [0]),
        .I2(length_counter_1_reg[1]),
        .I3(first_mi_word),
        .I4(\goreg_dm.dout_i_reg[34] [1]),
        .O(\length_counter_1[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFC030505FC03)) 
    \length_counter_1[2]_i_1__0 
       (.I0(\goreg_dm.dout_i_reg[34] [1]),
        .I1(length_counter_1_reg[1]),
        .I2(\length_counter_1[2]_i_2__0_n_0 ),
        .I3(length_counter_1_reg[2]),
        .I4(first_mi_word),
        .I5(\goreg_dm.dout_i_reg[34] [2]),
        .O(next_length_counter[2]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \length_counter_1[2]_i_2__0 
       (.I0(\goreg_dm.dout_i_reg[34] [0]),
        .I1(first_mi_word),
        .I2(length_counter_1_reg[0]),
        .O(\length_counter_1[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFCF305050CF30)) 
    \length_counter_1[3]_i_1__0 
       (.I0(\goreg_dm.dout_i_reg[34] [2]),
        .I1(length_counter_1_reg[2]),
        .I2(\length_counter_1[3]_i_2__0_n_0 ),
        .I3(length_counter_1_reg[3]),
        .I4(first_mi_word),
        .I5(\goreg_dm.dout_i_reg[34] [3]),
        .O(next_length_counter[3]));
  LUT5 #(
    .INIT(32'h00053305)) 
    \length_counter_1[3]_i_2__0 
       (.I0(length_counter_1_reg[0]),
        .I1(\goreg_dm.dout_i_reg[34] [0]),
        .I2(length_counter_1_reg[1]),
        .I3(first_mi_word),
        .I4(\goreg_dm.dout_i_reg[34] [1]),
        .O(\length_counter_1[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFCF305050CF30)) 
    \length_counter_1[4]_i_1__0 
       (.I0(\goreg_dm.dout_i_reg[34] [3]),
        .I1(length_counter_1_reg[3]),
        .I2(\length_counter_1[4]_i_2_n_0 ),
        .I3(length_counter_1_reg[4]),
        .I4(first_mi_word),
        .I5(\goreg_dm.dout_i_reg[34] [4]),
        .O(next_length_counter[4]));
  LUT6 #(
    .INIT(64'h0000000305050003)) 
    \length_counter_1[4]_i_2 
       (.I0(\goreg_dm.dout_i_reg[34] [1]),
        .I1(length_counter_1_reg[1]),
        .I2(\length_counter_1[2]_i_2__0_n_0 ),
        .I3(length_counter_1_reg[2]),
        .I4(first_mi_word),
        .I5(\goreg_dm.dout_i_reg[34] [2]),
        .O(\length_counter_1[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFCF305050CF30)) 
    \length_counter_1[5]_i_1__0 
       (.I0(\goreg_dm.dout_i_reg[34] [4]),
        .I1(length_counter_1_reg[4]),
        .I2(\length_counter_1[5]_i_2__0_n_0 ),
        .I3(length_counter_1_reg[5]),
        .I4(first_mi_word),
        .I5(\goreg_dm.dout_i_reg[34] [5]),
        .O(next_length_counter[5]));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    \length_counter_1[5]_i_2__0 
       (.I0(\goreg_dm.dout_i_reg[34] [2]),
        .I1(length_counter_1_reg[2]),
        .I2(\length_counter_1[3]_i_2__0_n_0 ),
        .I3(length_counter_1_reg[3]),
        .I4(first_mi_word),
        .I5(\goreg_dm.dout_i_reg[34] [3]),
        .O(\length_counter_1[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFCF305050CF30)) 
    \length_counter_1[6]_i_1__0 
       (.I0(\goreg_dm.dout_i_reg[34] [5]),
        .I1(length_counter_1_reg[5]),
        .I2(\length_counter_1[6]_i_2_n_0 ),
        .I3(length_counter_1_reg[6]),
        .I4(first_mi_word),
        .I5(\goreg_dm.dout_i_reg[34] [6]),
        .O(next_length_counter[6]));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    \length_counter_1[6]_i_2 
       (.I0(\goreg_dm.dout_i_reg[34] [3]),
        .I1(length_counter_1_reg[3]),
        .I2(\length_counter_1[4]_i_2_n_0 ),
        .I3(length_counter_1_reg[4]),
        .I4(first_mi_word),
        .I5(\goreg_dm.dout_i_reg[34] [4]),
        .O(\length_counter_1[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFCF305050CF30)) 
    \length_counter_1[7]_i_1__0 
       (.I0(\goreg_dm.dout_i_reg[34] [6]),
        .I1(length_counter_1_reg[6]),
        .I2(s_axi_wready_INST_0_i_5_n_0),
        .I3(length_counter_1_reg[7]),
        .I4(first_mi_word),
        .I5(\goreg_dm.dout_i_reg[34] [7]),
        .O(next_length_counter[7]));
  FDRE \length_counter_1_reg[0] 
       (.C(out),
        .CE(E),
        .D(next_length_counter[0]),
        .Q(length_counter_1_reg[0]),
        .R(SR));
  FDRE \length_counter_1_reg[1] 
       (.C(out),
        .CE(E),
        .D(\length_counter_1[1]_i_1__0_n_0 ),
        .Q(length_counter_1_reg[1]),
        .R(SR));
  FDRE \length_counter_1_reg[2] 
       (.C(out),
        .CE(E),
        .D(next_length_counter[2]),
        .Q(length_counter_1_reg[2]),
        .R(SR));
  FDRE \length_counter_1_reg[3] 
       (.C(out),
        .CE(E),
        .D(next_length_counter[3]),
        .Q(length_counter_1_reg[3]),
        .R(SR));
  FDRE \length_counter_1_reg[4] 
       (.C(out),
        .CE(E),
        .D(next_length_counter[4]),
        .Q(length_counter_1_reg[4]),
        .R(SR));
  FDRE \length_counter_1_reg[5] 
       (.C(out),
        .CE(E),
        .D(next_length_counter[5]),
        .Q(length_counter_1_reg[5]),
        .R(SR));
  FDRE \length_counter_1_reg[6] 
       (.C(out),
        .CE(E),
        .D(next_length_counter[6]),
        .Q(length_counter_1_reg[6]),
        .R(SR));
  FDRE \length_counter_1_reg[7] 
       (.C(out),
        .CE(E),
        .D(next_length_counter[7]),
        .Q(length_counter_1_reg[7]),
        .R(SR));
  MUXF7 \m_axi_wdata[0]_INST_0 
       (.I0(\m_axi_wdata[0]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[0]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[0]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[0]_INST_0_i_1 
       (.I0(s_axi_wdata[192]),
        .I1(s_axi_wdata[128]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[64]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[0]),
        .O(\m_axi_wdata[0]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[0]_INST_0_i_2 
       (.I0(s_axi_wdata[448]),
        .I1(s_axi_wdata[384]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[320]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[256]),
        .O(\m_axi_wdata[0]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[10]_INST_0 
       (.I0(\m_axi_wdata[10]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[10]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[10]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[10]_INST_0_i_1 
       (.I0(s_axi_wdata[202]),
        .I1(s_axi_wdata[138]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[74]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[10]),
        .O(\m_axi_wdata[10]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[10]_INST_0_i_2 
       (.I0(s_axi_wdata[458]),
        .I1(s_axi_wdata[394]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[330]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[266]),
        .O(\m_axi_wdata[10]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[11]_INST_0 
       (.I0(\m_axi_wdata[11]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[11]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[11]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[11]_INST_0_i_1 
       (.I0(s_axi_wdata[203]),
        .I1(s_axi_wdata[139]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[75]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[11]),
        .O(\m_axi_wdata[11]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[11]_INST_0_i_2 
       (.I0(s_axi_wdata[459]),
        .I1(s_axi_wdata[395]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[331]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[267]),
        .O(\m_axi_wdata[11]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[12]_INST_0 
       (.I0(\m_axi_wdata[12]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[12]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[12]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[12]_INST_0_i_1 
       (.I0(s_axi_wdata[204]),
        .I1(s_axi_wdata[140]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[76]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[12]),
        .O(\m_axi_wdata[12]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[12]_INST_0_i_2 
       (.I0(s_axi_wdata[460]),
        .I1(s_axi_wdata[396]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[332]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[268]),
        .O(\m_axi_wdata[12]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[13]_INST_0 
       (.I0(\m_axi_wdata[13]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[13]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[13]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[13]_INST_0_i_1 
       (.I0(s_axi_wdata[205]),
        .I1(s_axi_wdata[141]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[77]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[13]),
        .O(\m_axi_wdata[13]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[13]_INST_0_i_2 
       (.I0(s_axi_wdata[461]),
        .I1(s_axi_wdata[397]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[333]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[269]),
        .O(\m_axi_wdata[13]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[14]_INST_0 
       (.I0(\m_axi_wdata[14]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[14]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[14]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[14]_INST_0_i_1 
       (.I0(s_axi_wdata[206]),
        .I1(s_axi_wdata[142]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[78]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[14]),
        .O(\m_axi_wdata[14]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[14]_INST_0_i_2 
       (.I0(s_axi_wdata[462]),
        .I1(s_axi_wdata[398]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[334]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[270]),
        .O(\m_axi_wdata[14]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[15]_INST_0 
       (.I0(\m_axi_wdata[15]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[15]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[15]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[15]_INST_0_i_1 
       (.I0(s_axi_wdata[207]),
        .I1(s_axi_wdata[143]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[79]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[15]),
        .O(\m_axi_wdata[15]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[15]_INST_0_i_2 
       (.I0(s_axi_wdata[463]),
        .I1(s_axi_wdata[399]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[335]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[271]),
        .O(\m_axi_wdata[15]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[16]_INST_0 
       (.I0(\m_axi_wdata[16]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[16]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[16]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[16]_INST_0_i_1 
       (.I0(s_axi_wdata[208]),
        .I1(s_axi_wdata[144]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[80]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[16]),
        .O(\m_axi_wdata[16]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[16]_INST_0_i_2 
       (.I0(s_axi_wdata[464]),
        .I1(s_axi_wdata[400]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[336]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[272]),
        .O(\m_axi_wdata[16]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[17]_INST_0 
       (.I0(\m_axi_wdata[17]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[17]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[17]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[17]_INST_0_i_1 
       (.I0(s_axi_wdata[209]),
        .I1(s_axi_wdata[145]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[81]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[17]),
        .O(\m_axi_wdata[17]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[17]_INST_0_i_2 
       (.I0(s_axi_wdata[465]),
        .I1(s_axi_wdata[401]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[337]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[273]),
        .O(\m_axi_wdata[17]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[18]_INST_0 
       (.I0(\m_axi_wdata[18]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[18]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[18]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[18]_INST_0_i_1 
       (.I0(s_axi_wdata[210]),
        .I1(s_axi_wdata[146]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[82]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[18]),
        .O(\m_axi_wdata[18]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[18]_INST_0_i_2 
       (.I0(s_axi_wdata[466]),
        .I1(s_axi_wdata[402]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[338]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[274]),
        .O(\m_axi_wdata[18]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[19]_INST_0 
       (.I0(\m_axi_wdata[19]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[19]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[19]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[19]_INST_0_i_1 
       (.I0(s_axi_wdata[211]),
        .I1(s_axi_wdata[147]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[83]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[19]),
        .O(\m_axi_wdata[19]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[19]_INST_0_i_2 
       (.I0(s_axi_wdata[467]),
        .I1(s_axi_wdata[403]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[339]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[275]),
        .O(\m_axi_wdata[19]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[1]_INST_0 
       (.I0(\m_axi_wdata[1]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[1]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[1]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[1]_INST_0_i_1 
       (.I0(s_axi_wdata[193]),
        .I1(s_axi_wdata[129]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[65]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[1]),
        .O(\m_axi_wdata[1]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[1]_INST_0_i_2 
       (.I0(s_axi_wdata[449]),
        .I1(s_axi_wdata[385]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[321]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[257]),
        .O(\m_axi_wdata[1]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[20]_INST_0 
       (.I0(\m_axi_wdata[20]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[20]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[20]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[20]_INST_0_i_1 
       (.I0(s_axi_wdata[212]),
        .I1(s_axi_wdata[148]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[84]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[20]),
        .O(\m_axi_wdata[20]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[20]_INST_0_i_2 
       (.I0(s_axi_wdata[468]),
        .I1(s_axi_wdata[404]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[340]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[276]),
        .O(\m_axi_wdata[20]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[21]_INST_0 
       (.I0(\m_axi_wdata[21]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[21]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[21]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[21]_INST_0_i_1 
       (.I0(s_axi_wdata[213]),
        .I1(s_axi_wdata[149]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[85]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[21]),
        .O(\m_axi_wdata[21]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[21]_INST_0_i_2 
       (.I0(s_axi_wdata[469]),
        .I1(s_axi_wdata[405]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[341]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[277]),
        .O(\m_axi_wdata[21]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[22]_INST_0 
       (.I0(\m_axi_wdata[22]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[22]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[22]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[22]_INST_0_i_1 
       (.I0(s_axi_wdata[214]),
        .I1(s_axi_wdata[150]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[86]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[22]),
        .O(\m_axi_wdata[22]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[22]_INST_0_i_2 
       (.I0(s_axi_wdata[470]),
        .I1(s_axi_wdata[406]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[342]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[278]),
        .O(\m_axi_wdata[22]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[23]_INST_0 
       (.I0(\m_axi_wdata[23]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[23]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[23]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[23]_INST_0_i_1 
       (.I0(s_axi_wdata[215]),
        .I1(s_axi_wdata[151]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[87]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[23]),
        .O(\m_axi_wdata[23]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[23]_INST_0_i_2 
       (.I0(s_axi_wdata[471]),
        .I1(s_axi_wdata[407]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[343]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[279]),
        .O(\m_axi_wdata[23]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[24]_INST_0 
       (.I0(\m_axi_wdata[24]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[24]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[24]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[24]_INST_0_i_1 
       (.I0(s_axi_wdata[216]),
        .I1(s_axi_wdata[152]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[88]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[24]),
        .O(\m_axi_wdata[24]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[24]_INST_0_i_2 
       (.I0(s_axi_wdata[472]),
        .I1(s_axi_wdata[408]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[344]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[280]),
        .O(\m_axi_wdata[24]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[25]_INST_0 
       (.I0(\m_axi_wdata[25]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[25]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[25]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[25]_INST_0_i_1 
       (.I0(s_axi_wdata[217]),
        .I1(s_axi_wdata[153]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[89]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[25]),
        .O(\m_axi_wdata[25]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[25]_INST_0_i_2 
       (.I0(s_axi_wdata[473]),
        .I1(s_axi_wdata[409]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[345]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[281]),
        .O(\m_axi_wdata[25]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[26]_INST_0 
       (.I0(\m_axi_wdata[26]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[26]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[26]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[26]_INST_0_i_1 
       (.I0(s_axi_wdata[218]),
        .I1(s_axi_wdata[154]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[90]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[26]),
        .O(\m_axi_wdata[26]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[26]_INST_0_i_2 
       (.I0(s_axi_wdata[474]),
        .I1(s_axi_wdata[410]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[346]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[282]),
        .O(\m_axi_wdata[26]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[27]_INST_0 
       (.I0(\m_axi_wdata[27]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[27]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[27]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[27]_INST_0_i_1 
       (.I0(s_axi_wdata[219]),
        .I1(s_axi_wdata[155]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[91]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[27]),
        .O(\m_axi_wdata[27]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[27]_INST_0_i_2 
       (.I0(s_axi_wdata[475]),
        .I1(s_axi_wdata[411]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[347]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[283]),
        .O(\m_axi_wdata[27]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[28]_INST_0 
       (.I0(\m_axi_wdata[28]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[28]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[28]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[28]_INST_0_i_1 
       (.I0(s_axi_wdata[220]),
        .I1(s_axi_wdata[156]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[92]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[28]),
        .O(\m_axi_wdata[28]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[28]_INST_0_i_2 
       (.I0(s_axi_wdata[476]),
        .I1(s_axi_wdata[412]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[348]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[284]),
        .O(\m_axi_wdata[28]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[29]_INST_0 
       (.I0(\m_axi_wdata[29]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[29]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[29]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[29]_INST_0_i_1 
       (.I0(s_axi_wdata[221]),
        .I1(s_axi_wdata[157]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[93]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[29]),
        .O(\m_axi_wdata[29]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[29]_INST_0_i_2 
       (.I0(s_axi_wdata[477]),
        .I1(s_axi_wdata[413]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[349]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[285]),
        .O(\m_axi_wdata[29]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[2]_INST_0 
       (.I0(\m_axi_wdata[2]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[2]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[2]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[2]_INST_0_i_1 
       (.I0(s_axi_wdata[194]),
        .I1(s_axi_wdata[130]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[66]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[2]),
        .O(\m_axi_wdata[2]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[2]_INST_0_i_2 
       (.I0(s_axi_wdata[450]),
        .I1(s_axi_wdata[386]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[322]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[258]),
        .O(\m_axi_wdata[2]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[30]_INST_0 
       (.I0(\m_axi_wdata[30]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[30]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[30]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[30]_INST_0_i_1 
       (.I0(s_axi_wdata[222]),
        .I1(s_axi_wdata[158]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[94]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[30]),
        .O(\m_axi_wdata[30]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[30]_INST_0_i_2 
       (.I0(s_axi_wdata[478]),
        .I1(s_axi_wdata[414]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[350]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[286]),
        .O(\m_axi_wdata[30]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[31]_INST_0 
       (.I0(\m_axi_wdata[31]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[31]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[31]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[31]_INST_0_i_1 
       (.I0(s_axi_wdata[223]),
        .I1(s_axi_wdata[159]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[95]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[31]),
        .O(\m_axi_wdata[31]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[31]_INST_0_i_2 
       (.I0(s_axi_wdata[479]),
        .I1(s_axi_wdata[415]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[351]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[287]),
        .O(\m_axi_wdata[31]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[32]_INST_0 
       (.I0(\m_axi_wdata[32]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[32]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[32]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[32]_INST_0_i_1 
       (.I0(s_axi_wdata[224]),
        .I1(s_axi_wdata[160]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[96]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[32]),
        .O(\m_axi_wdata[32]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[32]_INST_0_i_2 
       (.I0(s_axi_wdata[480]),
        .I1(s_axi_wdata[416]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[352]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[288]),
        .O(\m_axi_wdata[32]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[33]_INST_0 
       (.I0(\m_axi_wdata[33]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[33]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[33]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[33]_INST_0_i_1 
       (.I0(s_axi_wdata[225]),
        .I1(s_axi_wdata[161]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[97]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[33]),
        .O(\m_axi_wdata[33]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[33]_INST_0_i_2 
       (.I0(s_axi_wdata[481]),
        .I1(s_axi_wdata[417]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[353]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[289]),
        .O(\m_axi_wdata[33]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[34]_INST_0 
       (.I0(\m_axi_wdata[34]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[34]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[34]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[34]_INST_0_i_1 
       (.I0(s_axi_wdata[226]),
        .I1(s_axi_wdata[162]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[98]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[34]),
        .O(\m_axi_wdata[34]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[34]_INST_0_i_2 
       (.I0(s_axi_wdata[482]),
        .I1(s_axi_wdata[418]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[354]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[290]),
        .O(\m_axi_wdata[34]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[35]_INST_0 
       (.I0(\m_axi_wdata[35]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[35]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[35]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[35]_INST_0_i_1 
       (.I0(s_axi_wdata[227]),
        .I1(s_axi_wdata[163]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[99]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[35]),
        .O(\m_axi_wdata[35]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[35]_INST_0_i_2 
       (.I0(s_axi_wdata[483]),
        .I1(s_axi_wdata[419]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[355]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[291]),
        .O(\m_axi_wdata[35]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[36]_INST_0 
       (.I0(\m_axi_wdata[36]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[36]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[36]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[36]_INST_0_i_1 
       (.I0(s_axi_wdata[228]),
        .I1(s_axi_wdata[164]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[100]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[36]),
        .O(\m_axi_wdata[36]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[36]_INST_0_i_2 
       (.I0(s_axi_wdata[484]),
        .I1(s_axi_wdata[420]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[356]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[292]),
        .O(\m_axi_wdata[36]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[37]_INST_0 
       (.I0(\m_axi_wdata[37]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[37]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[37]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[37]_INST_0_i_1 
       (.I0(s_axi_wdata[229]),
        .I1(s_axi_wdata[165]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[101]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[37]),
        .O(\m_axi_wdata[37]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[37]_INST_0_i_2 
       (.I0(s_axi_wdata[485]),
        .I1(s_axi_wdata[421]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[357]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[293]),
        .O(\m_axi_wdata[37]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[38]_INST_0 
       (.I0(\m_axi_wdata[38]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[38]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[38]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[38]_INST_0_i_1 
       (.I0(s_axi_wdata[230]),
        .I1(s_axi_wdata[166]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[102]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[38]),
        .O(\m_axi_wdata[38]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[38]_INST_0_i_2 
       (.I0(s_axi_wdata[486]),
        .I1(s_axi_wdata[422]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[358]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[294]),
        .O(\m_axi_wdata[38]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[39]_INST_0 
       (.I0(\m_axi_wdata[39]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[39]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[39]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[39]_INST_0_i_1 
       (.I0(s_axi_wdata[231]),
        .I1(s_axi_wdata[167]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[103]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[39]),
        .O(\m_axi_wdata[39]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[39]_INST_0_i_2 
       (.I0(s_axi_wdata[487]),
        .I1(s_axi_wdata[423]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[359]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[295]),
        .O(\m_axi_wdata[39]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[3]_INST_0 
       (.I0(\m_axi_wdata[3]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[3]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[3]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[3]_INST_0_i_1 
       (.I0(s_axi_wdata[195]),
        .I1(s_axi_wdata[131]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[67]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[3]),
        .O(\m_axi_wdata[3]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[3]_INST_0_i_2 
       (.I0(s_axi_wdata[451]),
        .I1(s_axi_wdata[387]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[323]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[259]),
        .O(\m_axi_wdata[3]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[40]_INST_0 
       (.I0(\m_axi_wdata[40]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[40]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[40]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[40]_INST_0_i_1 
       (.I0(s_axi_wdata[232]),
        .I1(s_axi_wdata[168]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[104]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[40]),
        .O(\m_axi_wdata[40]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[40]_INST_0_i_2 
       (.I0(s_axi_wdata[488]),
        .I1(s_axi_wdata[424]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[360]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[296]),
        .O(\m_axi_wdata[40]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[41]_INST_0 
       (.I0(\m_axi_wdata[41]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[41]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[41]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[41]_INST_0_i_1 
       (.I0(s_axi_wdata[233]),
        .I1(s_axi_wdata[169]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[105]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[41]),
        .O(\m_axi_wdata[41]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[41]_INST_0_i_2 
       (.I0(s_axi_wdata[489]),
        .I1(s_axi_wdata[425]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[361]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[297]),
        .O(\m_axi_wdata[41]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[42]_INST_0 
       (.I0(\m_axi_wdata[42]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[42]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[42]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[42]_INST_0_i_1 
       (.I0(s_axi_wdata[234]),
        .I1(s_axi_wdata[170]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[106]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[42]),
        .O(\m_axi_wdata[42]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[42]_INST_0_i_2 
       (.I0(s_axi_wdata[490]),
        .I1(s_axi_wdata[426]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[362]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[298]),
        .O(\m_axi_wdata[42]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[43]_INST_0 
       (.I0(\m_axi_wdata[43]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[43]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[43]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[43]_INST_0_i_1 
       (.I0(s_axi_wdata[235]),
        .I1(s_axi_wdata[171]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[107]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[43]),
        .O(\m_axi_wdata[43]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[43]_INST_0_i_2 
       (.I0(s_axi_wdata[491]),
        .I1(s_axi_wdata[427]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[363]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[299]),
        .O(\m_axi_wdata[43]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[44]_INST_0 
       (.I0(\m_axi_wdata[44]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[44]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[44]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[44]_INST_0_i_1 
       (.I0(s_axi_wdata[236]),
        .I1(s_axi_wdata[172]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[108]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[44]),
        .O(\m_axi_wdata[44]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[44]_INST_0_i_2 
       (.I0(s_axi_wdata[492]),
        .I1(s_axi_wdata[428]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[364]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[300]),
        .O(\m_axi_wdata[44]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[45]_INST_0 
       (.I0(\m_axi_wdata[45]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[45]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[45]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[45]_INST_0_i_1 
       (.I0(s_axi_wdata[237]),
        .I1(s_axi_wdata[173]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[109]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[45]),
        .O(\m_axi_wdata[45]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[45]_INST_0_i_2 
       (.I0(s_axi_wdata[493]),
        .I1(s_axi_wdata[429]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[365]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[301]),
        .O(\m_axi_wdata[45]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[46]_INST_0 
       (.I0(\m_axi_wdata[46]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[46]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[46]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[46]_INST_0_i_1 
       (.I0(s_axi_wdata[238]),
        .I1(s_axi_wdata[174]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[110]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[46]),
        .O(\m_axi_wdata[46]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[46]_INST_0_i_2 
       (.I0(s_axi_wdata[494]),
        .I1(s_axi_wdata[430]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[366]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[302]),
        .O(\m_axi_wdata[46]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[47]_INST_0 
       (.I0(\m_axi_wdata[47]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[47]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[47]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[47]_INST_0_i_1 
       (.I0(s_axi_wdata[239]),
        .I1(s_axi_wdata[175]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[111]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[47]),
        .O(\m_axi_wdata[47]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[47]_INST_0_i_2 
       (.I0(s_axi_wdata[495]),
        .I1(s_axi_wdata[431]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[367]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[303]),
        .O(\m_axi_wdata[47]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[48]_INST_0 
       (.I0(\m_axi_wdata[48]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[48]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[48]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[48]_INST_0_i_1 
       (.I0(s_axi_wdata[240]),
        .I1(s_axi_wdata[176]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[112]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[48]),
        .O(\m_axi_wdata[48]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[48]_INST_0_i_2 
       (.I0(s_axi_wdata[496]),
        .I1(s_axi_wdata[432]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[368]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[304]),
        .O(\m_axi_wdata[48]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[49]_INST_0 
       (.I0(\m_axi_wdata[49]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[49]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[49]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[49]_INST_0_i_1 
       (.I0(s_axi_wdata[241]),
        .I1(s_axi_wdata[177]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[113]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[49]),
        .O(\m_axi_wdata[49]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[49]_INST_0_i_2 
       (.I0(s_axi_wdata[497]),
        .I1(s_axi_wdata[433]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[369]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[305]),
        .O(\m_axi_wdata[49]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[4]_INST_0 
       (.I0(\m_axi_wdata[4]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[4]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[4]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[4]_INST_0_i_1 
       (.I0(s_axi_wdata[196]),
        .I1(s_axi_wdata[132]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[68]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[4]),
        .O(\m_axi_wdata[4]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[4]_INST_0_i_2 
       (.I0(s_axi_wdata[452]),
        .I1(s_axi_wdata[388]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[324]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[260]),
        .O(\m_axi_wdata[4]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[50]_INST_0 
       (.I0(\m_axi_wdata[50]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[50]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[50]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[50]_INST_0_i_1 
       (.I0(s_axi_wdata[242]),
        .I1(s_axi_wdata[178]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[114]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[50]),
        .O(\m_axi_wdata[50]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[50]_INST_0_i_2 
       (.I0(s_axi_wdata[498]),
        .I1(s_axi_wdata[434]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[370]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[306]),
        .O(\m_axi_wdata[50]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[51]_INST_0 
       (.I0(\m_axi_wdata[51]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[51]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[51]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[51]_INST_0_i_1 
       (.I0(s_axi_wdata[243]),
        .I1(s_axi_wdata[179]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[115]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[51]),
        .O(\m_axi_wdata[51]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[51]_INST_0_i_2 
       (.I0(s_axi_wdata[499]),
        .I1(s_axi_wdata[435]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[371]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[307]),
        .O(\m_axi_wdata[51]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[52]_INST_0 
       (.I0(\m_axi_wdata[52]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[52]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[52]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[52]_INST_0_i_1 
       (.I0(s_axi_wdata[244]),
        .I1(s_axi_wdata[180]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[116]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[52]),
        .O(\m_axi_wdata[52]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[52]_INST_0_i_2 
       (.I0(s_axi_wdata[500]),
        .I1(s_axi_wdata[436]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[372]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[308]),
        .O(\m_axi_wdata[52]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[53]_INST_0 
       (.I0(\m_axi_wdata[53]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[53]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[53]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[53]_INST_0_i_1 
       (.I0(s_axi_wdata[245]),
        .I1(s_axi_wdata[181]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[117]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[53]),
        .O(\m_axi_wdata[53]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[53]_INST_0_i_2 
       (.I0(s_axi_wdata[501]),
        .I1(s_axi_wdata[437]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[373]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[309]),
        .O(\m_axi_wdata[53]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[54]_INST_0 
       (.I0(\m_axi_wdata[54]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[54]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[54]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[54]_INST_0_i_1 
       (.I0(s_axi_wdata[246]),
        .I1(s_axi_wdata[182]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[118]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[54]),
        .O(\m_axi_wdata[54]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[54]_INST_0_i_2 
       (.I0(s_axi_wdata[502]),
        .I1(s_axi_wdata[438]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[374]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[310]),
        .O(\m_axi_wdata[54]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[55]_INST_0 
       (.I0(\m_axi_wdata[55]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[55]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[55]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[55]_INST_0_i_1 
       (.I0(s_axi_wdata[247]),
        .I1(s_axi_wdata[183]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[119]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[55]),
        .O(\m_axi_wdata[55]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[55]_INST_0_i_2 
       (.I0(s_axi_wdata[503]),
        .I1(s_axi_wdata[439]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[375]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[311]),
        .O(\m_axi_wdata[55]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[56]_INST_0 
       (.I0(\m_axi_wdata[56]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[56]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[56]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[56]_INST_0_i_1 
       (.I0(s_axi_wdata[248]),
        .I1(s_axi_wdata[184]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[120]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[56]),
        .O(\m_axi_wdata[56]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[56]_INST_0_i_2 
       (.I0(s_axi_wdata[504]),
        .I1(s_axi_wdata[440]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[376]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[312]),
        .O(\m_axi_wdata[56]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[57]_INST_0 
       (.I0(\m_axi_wdata[57]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[57]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[57]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[57]_INST_0_i_1 
       (.I0(s_axi_wdata[249]),
        .I1(s_axi_wdata[185]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[121]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[57]),
        .O(\m_axi_wdata[57]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[57]_INST_0_i_2 
       (.I0(s_axi_wdata[505]),
        .I1(s_axi_wdata[441]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[377]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[313]),
        .O(\m_axi_wdata[57]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[58]_INST_0 
       (.I0(\m_axi_wdata[58]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[58]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[58]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[58]_INST_0_i_1 
       (.I0(s_axi_wdata[250]),
        .I1(s_axi_wdata[186]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[122]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[58]),
        .O(\m_axi_wdata[58]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[58]_INST_0_i_2 
       (.I0(s_axi_wdata[506]),
        .I1(s_axi_wdata[442]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[378]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[314]),
        .O(\m_axi_wdata[58]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[59]_INST_0 
       (.I0(\m_axi_wdata[59]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[59]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[59]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[59]_INST_0_i_1 
       (.I0(s_axi_wdata[251]),
        .I1(s_axi_wdata[187]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[123]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[59]),
        .O(\m_axi_wdata[59]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[59]_INST_0_i_2 
       (.I0(s_axi_wdata[507]),
        .I1(s_axi_wdata[443]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[379]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[315]),
        .O(\m_axi_wdata[59]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[5]_INST_0 
       (.I0(\m_axi_wdata[5]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[5]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[5]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[5]_INST_0_i_1 
       (.I0(s_axi_wdata[197]),
        .I1(s_axi_wdata[133]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[69]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[5]),
        .O(\m_axi_wdata[5]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[5]_INST_0_i_2 
       (.I0(s_axi_wdata[453]),
        .I1(s_axi_wdata[389]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[325]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[261]),
        .O(\m_axi_wdata[5]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[60]_INST_0 
       (.I0(\m_axi_wdata[60]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[60]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[60]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[60]_INST_0_i_1 
       (.I0(s_axi_wdata[252]),
        .I1(s_axi_wdata[188]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[124]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[60]),
        .O(\m_axi_wdata[60]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[60]_INST_0_i_2 
       (.I0(s_axi_wdata[508]),
        .I1(s_axi_wdata[444]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[380]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[316]),
        .O(\m_axi_wdata[60]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[61]_INST_0 
       (.I0(\m_axi_wdata[61]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[61]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[61]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[61]_INST_0_i_1 
       (.I0(s_axi_wdata[253]),
        .I1(s_axi_wdata[189]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[125]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[61]),
        .O(\m_axi_wdata[61]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[61]_INST_0_i_2 
       (.I0(s_axi_wdata[509]),
        .I1(s_axi_wdata[445]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[381]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[317]),
        .O(\m_axi_wdata[61]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[62]_INST_0 
       (.I0(\m_axi_wdata[62]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[62]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[62]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[62]_INST_0_i_1 
       (.I0(s_axi_wdata[254]),
        .I1(s_axi_wdata[190]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[126]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[62]),
        .O(\m_axi_wdata[62]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[62]_INST_0_i_2 
       (.I0(s_axi_wdata[510]),
        .I1(s_axi_wdata[446]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[382]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[318]),
        .O(\m_axi_wdata[62]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[63]_INST_0 
       (.I0(\m_axi_wdata[63]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[63]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[63]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[63]_INST_0_i_1 
       (.I0(s_axi_wdata[255]),
        .I1(s_axi_wdata[191]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[127]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[63]),
        .O(\m_axi_wdata[63]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[63]_INST_0_i_2 
       (.I0(s_axi_wdata[511]),
        .I1(s_axi_wdata[447]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[383]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[319]),
        .O(\m_axi_wdata[63]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[6]_INST_0 
       (.I0(\m_axi_wdata[6]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[6]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[6]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[6]_INST_0_i_1 
       (.I0(s_axi_wdata[198]),
        .I1(s_axi_wdata[134]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[70]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[6]),
        .O(\m_axi_wdata[6]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[6]_INST_0_i_2 
       (.I0(s_axi_wdata[454]),
        .I1(s_axi_wdata[390]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[326]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[262]),
        .O(\m_axi_wdata[6]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[7]_INST_0 
       (.I0(\m_axi_wdata[7]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[7]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[7]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[7]_INST_0_i_1 
       (.I0(s_axi_wdata[199]),
        .I1(s_axi_wdata[135]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[71]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[7]),
        .O(\m_axi_wdata[7]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[7]_INST_0_i_2 
       (.I0(s_axi_wdata[455]),
        .I1(s_axi_wdata[391]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[327]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[263]),
        .O(\m_axi_wdata[7]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[8]_INST_0 
       (.I0(\m_axi_wdata[8]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[8]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[8]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[8]_INST_0_i_1 
       (.I0(s_axi_wdata[200]),
        .I1(s_axi_wdata[136]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[72]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[8]),
        .O(\m_axi_wdata[8]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[8]_INST_0_i_2 
       (.I0(s_axi_wdata[456]),
        .I1(s_axi_wdata[392]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[328]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[264]),
        .O(\m_axi_wdata[8]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[9]_INST_0 
       (.I0(\m_axi_wdata[9]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[9]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[9]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[9]_INST_0_i_1 
       (.I0(s_axi_wdata[201]),
        .I1(s_axi_wdata[137]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[73]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[9]),
        .O(\m_axi_wdata[9]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[9]_INST_0_i_2 
       (.I0(s_axi_wdata[457]),
        .I1(s_axi_wdata[393]),
        .I2(sel0[1]),
        .I3(s_axi_wdata[329]),
        .I4(sel0[0]),
        .I5(s_axi_wdata[265]),
        .O(\m_axi_wdata[9]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wstrb[0]_INST_0 
       (.I0(\m_axi_wstrb[0]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wstrb[0]_INST_0_i_2_n_0 ),
        .O(m_axi_wstrb[0]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[0]_INST_0_i_1 
       (.I0(s_axi_wstrb[24]),
        .I1(s_axi_wstrb[16]),
        .I2(sel0[1]),
        .I3(s_axi_wstrb[8]),
        .I4(sel0[0]),
        .I5(s_axi_wstrb[0]),
        .O(\m_axi_wstrb[0]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[0]_INST_0_i_2 
       (.I0(s_axi_wstrb[56]),
        .I1(s_axi_wstrb[48]),
        .I2(sel0[1]),
        .I3(s_axi_wstrb[40]),
        .I4(sel0[0]),
        .I5(s_axi_wstrb[32]),
        .O(\m_axi_wstrb[0]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wstrb[1]_INST_0 
       (.I0(\m_axi_wstrb[1]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wstrb[1]_INST_0_i_2_n_0 ),
        .O(m_axi_wstrb[1]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[1]_INST_0_i_1 
       (.I0(s_axi_wstrb[25]),
        .I1(s_axi_wstrb[17]),
        .I2(sel0[1]),
        .I3(s_axi_wstrb[9]),
        .I4(sel0[0]),
        .I5(s_axi_wstrb[1]),
        .O(\m_axi_wstrb[1]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[1]_INST_0_i_2 
       (.I0(s_axi_wstrb[57]),
        .I1(s_axi_wstrb[49]),
        .I2(sel0[1]),
        .I3(s_axi_wstrb[41]),
        .I4(sel0[0]),
        .I5(s_axi_wstrb[33]),
        .O(\m_axi_wstrb[1]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wstrb[2]_INST_0 
       (.I0(\m_axi_wstrb[2]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wstrb[2]_INST_0_i_2_n_0 ),
        .O(m_axi_wstrb[2]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[2]_INST_0_i_1 
       (.I0(s_axi_wstrb[26]),
        .I1(s_axi_wstrb[18]),
        .I2(sel0[1]),
        .I3(s_axi_wstrb[10]),
        .I4(sel0[0]),
        .I5(s_axi_wstrb[2]),
        .O(\m_axi_wstrb[2]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[2]_INST_0_i_2 
       (.I0(s_axi_wstrb[58]),
        .I1(s_axi_wstrb[50]),
        .I2(sel0[1]),
        .I3(s_axi_wstrb[42]),
        .I4(sel0[0]),
        .I5(s_axi_wstrb[34]),
        .O(\m_axi_wstrb[2]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wstrb[3]_INST_0 
       (.I0(\m_axi_wstrb[3]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wstrb[3]_INST_0_i_2_n_0 ),
        .O(m_axi_wstrb[3]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[3]_INST_0_i_1 
       (.I0(s_axi_wstrb[27]),
        .I1(s_axi_wstrb[19]),
        .I2(sel0[1]),
        .I3(s_axi_wstrb[11]),
        .I4(sel0[0]),
        .I5(s_axi_wstrb[3]),
        .O(\m_axi_wstrb[3]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[3]_INST_0_i_2 
       (.I0(s_axi_wstrb[59]),
        .I1(s_axi_wstrb[51]),
        .I2(sel0[1]),
        .I3(s_axi_wstrb[43]),
        .I4(sel0[0]),
        .I5(s_axi_wstrb[35]),
        .O(\m_axi_wstrb[3]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wstrb[4]_INST_0 
       (.I0(\m_axi_wstrb[4]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wstrb[4]_INST_0_i_2_n_0 ),
        .O(m_axi_wstrb[4]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[4]_INST_0_i_1 
       (.I0(s_axi_wstrb[28]),
        .I1(s_axi_wstrb[20]),
        .I2(sel0[1]),
        .I3(s_axi_wstrb[12]),
        .I4(sel0[0]),
        .I5(s_axi_wstrb[4]),
        .O(\m_axi_wstrb[4]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[4]_INST_0_i_2 
       (.I0(s_axi_wstrb[60]),
        .I1(s_axi_wstrb[52]),
        .I2(sel0[1]),
        .I3(s_axi_wstrb[44]),
        .I4(sel0[0]),
        .I5(s_axi_wstrb[36]),
        .O(\m_axi_wstrb[4]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wstrb[5]_INST_0 
       (.I0(\m_axi_wstrb[5]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wstrb[5]_INST_0_i_2_n_0 ),
        .O(m_axi_wstrb[5]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[5]_INST_0_i_1 
       (.I0(s_axi_wstrb[29]),
        .I1(s_axi_wstrb[21]),
        .I2(sel0[1]),
        .I3(s_axi_wstrb[13]),
        .I4(sel0[0]),
        .I5(s_axi_wstrb[5]),
        .O(\m_axi_wstrb[5]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[5]_INST_0_i_2 
       (.I0(s_axi_wstrb[61]),
        .I1(s_axi_wstrb[53]),
        .I2(sel0[1]),
        .I3(s_axi_wstrb[45]),
        .I4(sel0[0]),
        .I5(s_axi_wstrb[37]),
        .O(\m_axi_wstrb[5]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wstrb[6]_INST_0 
       (.I0(\m_axi_wstrb[6]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wstrb[6]_INST_0_i_2_n_0 ),
        .O(m_axi_wstrb[6]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[6]_INST_0_i_1 
       (.I0(s_axi_wstrb[30]),
        .I1(s_axi_wstrb[22]),
        .I2(sel0[1]),
        .I3(s_axi_wstrb[14]),
        .I4(sel0[0]),
        .I5(s_axi_wstrb[6]),
        .O(\m_axi_wstrb[6]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[6]_INST_0_i_2 
       (.I0(s_axi_wstrb[62]),
        .I1(s_axi_wstrb[54]),
        .I2(sel0[1]),
        .I3(s_axi_wstrb[46]),
        .I4(sel0[0]),
        .I5(s_axi_wstrb[38]),
        .O(\m_axi_wstrb[6]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wstrb[7]_INST_0 
       (.I0(\m_axi_wstrb[7]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wstrb[7]_INST_0_i_2_n_0 ),
        .O(m_axi_wstrb[7]),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[7]_INST_0_i_1 
       (.I0(s_axi_wstrb[31]),
        .I1(s_axi_wstrb[23]),
        .I2(sel0[1]),
        .I3(s_axi_wstrb[15]),
        .I4(sel0[0]),
        .I5(s_axi_wstrb[7]),
        .O(\m_axi_wstrb[7]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[7]_INST_0_i_2 
       (.I0(s_axi_wstrb[63]),
        .I1(s_axi_wstrb[55]),
        .I2(sel0[1]),
        .I3(s_axi_wstrb[47]),
        .I4(sel0[0]),
        .I5(s_axi_wstrb[39]),
        .O(\m_axi_wstrb[7]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    s_axi_wready_INST_0_i_2
       (.I0(\goreg_dm.dout_i_reg[34] [6]),
        .I1(length_counter_1_reg[6]),
        .I2(s_axi_wready_INST_0_i_5_n_0),
        .I3(length_counter_1_reg[7]),
        .I4(first_mi_word),
        .I5(\goreg_dm.dout_i_reg[34] [7]),
        .O(\gen_downsizer.gen_cascaded_downsizer.wlast_i ));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    s_axi_wready_INST_0_i_5
       (.I0(\goreg_dm.dout_i_reg[34] [4]),
        .I1(length_counter_1_reg[4]),
        .I2(\length_counter_1[5]_i_2__0_n_0 ),
        .I3(length_counter_1_reg[5]),
        .I4(first_mi_word),
        .I5(\goreg_dm.dout_i_reg[34] [5]),
        .O(s_axi_wready_INST_0_i_5_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_protocol_converter_v2_1_17_a_axi3_conv
   (dout,
    empty,
    m_axi_awlen,
    first_mi_word_reg,
    \goreg_dm.dout_i_reg[4] ,
    access_is_incr_q_reg_0,
    m_axi_awvalid,
    \pushed_commands_reg[0]_0 ,
    m_axi_wvalid,
    m_axi_awlock,
    m_axi_awaddr,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    out,
    s_axi_aresetn,
    rd_en,
    empty_fwft_i_reg,
    access_is_incr,
    incr_need_to_split,
    \gen_downsizer.gen_cascaded_downsizer.awlock_i ,
    size_mask,
    s_axi_aresetn_0,
    m_axi_awready,
    command_ongoing_reg_0,
    s_axi_wvalid,
    empty_fwft_i_reg_0,
    areset_d_2,
    \areset_d_reg[1] ,
    din,
    \S_AXI_ASIZE_Q_reg[0]_0 ,
    \next_mi_addr_reg[31]_0 ,
    \S_AXI_ASIZE_Q_reg[1]_0 ,
    access_fit_mi_side_q_reg,
    \S_AXI_ABURST_Q_reg[1]_0 ,
    \S_AXI_ACACHE_Q_reg[3]_0 ,
    \S_AXI_APROT_Q_reg[2]_0 ,
    \S_AXI_AQOS_Q_reg[3]_0 );
  output [3:0]dout;
  output empty;
  output [3:0]m_axi_awlen;
  output [4:0]first_mi_word_reg;
  output \goreg_dm.dout_i_reg[4] ;
  output access_is_incr_q_reg_0;
  output m_axi_awvalid;
  output [0:0]\pushed_commands_reg[0]_0 ;
  output m_axi_wvalid;
  output [0:0]m_axi_awlock;
  output [31:0]m_axi_awaddr;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  input out;
  input s_axi_aresetn;
  input rd_en;
  input empty_fwft_i_reg;
  input access_is_incr;
  input incr_need_to_split;
  input \gen_downsizer.gen_cascaded_downsizer.awlock_i ;
  input [4:0]size_mask;
  input s_axi_aresetn_0;
  input m_axi_awready;
  input command_ongoing_reg_0;
  input s_axi_wvalid;
  input empty_fwft_i_reg_0;
  input [0:0]areset_d_2;
  input \areset_d_reg[1] ;
  input [10:0]din;
  input [1:0]\S_AXI_ASIZE_Q_reg[0]_0 ;
  input [31:0]\next_mi_addr_reg[31]_0 ;
  input [6:0]\S_AXI_ASIZE_Q_reg[1]_0 ;
  input [11:0]access_fit_mi_side_q_reg;
  input [1:0]\S_AXI_ABURST_Q_reg[1]_0 ;
  input [3:0]\S_AXI_ACACHE_Q_reg[3]_0 ;
  input [2:0]\S_AXI_APROT_Q_reg[2]_0 ;
  input [3:0]\S_AXI_AQOS_Q_reg[3]_0 ;

  wire [31:0]S_AXI_AADDR_Q;
  wire [1:0]\S_AXI_ABURST_Q_reg[1]_0 ;
  wire [3:0]\S_AXI_ACACHE_Q_reg[3]_0 ;
  wire [3:0]S_AXI_ALEN_Q;
  wire \S_AXI_ALOCK_Q_reg_n_0_[0] ;
  wire [2:0]\S_AXI_APROT_Q_reg[2]_0 ;
  wire [3:0]\S_AXI_AQOS_Q_reg[3]_0 ;
  wire [1:0]\S_AXI_ASIZE_Q_reg[0]_0 ;
  wire [6:0]\S_AXI_ASIZE_Q_reg[1]_0 ;
  wire \USE_BURSTS.cmd_queue_n_11 ;
  wire \USE_B_CHANNEL.cmd_b_queue_n_10 ;
  wire \USE_B_CHANNEL.cmd_b_queue_n_11 ;
  wire \USE_B_CHANNEL.cmd_b_queue_n_8 ;
  wire [11:0]access_fit_mi_side_q_reg;
  wire access_is_incr;
  wire access_is_incr_q;
  wire access_is_incr_q_reg_0;
  wire [11:5]addr_step_q;
  wire [0:0]areset_d_2;
  wire \areset_d_reg[1] ;
  wire cmd_b_push;
  wire cmd_b_push_block;
  wire cmd_b_split_i;
  wire cmd_push_block;
  wire command_ongoing;
  wire command_ongoing_reg_0;
  wire [10:0]din;
  wire [3:0]dout;
  wire empty;
  wire empty_fwft_i_reg;
  wire empty_fwft_i_reg_0;
  wire [4:0]first_mi_word_reg;
  wire [11:0]first_step_q;
  wire \gen_downsizer.gen_cascaded_downsizer.awlock_i ;
  wire \goreg_dm.dout_i_reg[4] ;
  wire incr_need_to_split;
  wire \inst/full ;
  wire \inst/full_0 ;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [3:0]m_axi_awcache;
  wire [3:0]m_axi_awlen;
  wire [0:0]m_axi_awlock;
  wire [2:0]m_axi_awprot;
  wire [3:0]m_axi_awqos;
  wire m_axi_awready;
  wire [2:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_wvalid;
  wire need_to_split_q;
  wire [31:0]next_mi_addr;
  wire \next_mi_addr[11]_i_2_n_0 ;
  wire \next_mi_addr[11]_i_3_n_0 ;
  wire \next_mi_addr[11]_i_4_n_0 ;
  wire \next_mi_addr[11]_i_5_n_0 ;
  wire \next_mi_addr[11]_i_6_n_0 ;
  wire \next_mi_addr[15]_i_2_n_0 ;
  wire \next_mi_addr[15]_i_3_n_0 ;
  wire \next_mi_addr[15]_i_4_n_0 ;
  wire \next_mi_addr[15]_i_5_n_0 ;
  wire \next_mi_addr[15]_i_6_n_0 ;
  wire \next_mi_addr[15]_i_7_n_0 ;
  wire \next_mi_addr[15]_i_8_n_0 ;
  wire \next_mi_addr[15]_i_9_n_0 ;
  wire \next_mi_addr[19]_i_2_n_0 ;
  wire \next_mi_addr[19]_i_3_n_0 ;
  wire \next_mi_addr[19]_i_4_n_0 ;
  wire \next_mi_addr[19]_i_5_n_0 ;
  wire \next_mi_addr[23]_i_2_n_0 ;
  wire \next_mi_addr[23]_i_3_n_0 ;
  wire \next_mi_addr[23]_i_4_n_0 ;
  wire \next_mi_addr[23]_i_5_n_0 ;
  wire \next_mi_addr[27]_i_2_n_0 ;
  wire \next_mi_addr[27]_i_3_n_0 ;
  wire \next_mi_addr[27]_i_4_n_0 ;
  wire \next_mi_addr[27]_i_5_n_0 ;
  wire \next_mi_addr[31]_i_2_n_0 ;
  wire \next_mi_addr[31]_i_3_n_0 ;
  wire \next_mi_addr[31]_i_4_n_0 ;
  wire \next_mi_addr[31]_i_5_n_0 ;
  wire \next_mi_addr[3]_i_2_n_0 ;
  wire \next_mi_addr[3]_i_3_n_0 ;
  wire \next_mi_addr[3]_i_4_n_0 ;
  wire \next_mi_addr[3]_i_5_n_0 ;
  wire \next_mi_addr[3]_i_6_n_0 ;
  wire \next_mi_addr[7]_i_2_n_0 ;
  wire \next_mi_addr[7]_i_3_n_0 ;
  wire \next_mi_addr[7]_i_4_n_0 ;
  wire \next_mi_addr[7]_i_5_n_0 ;
  wire \next_mi_addr_reg[11]_i_1_n_0 ;
  wire \next_mi_addr_reg[11]_i_1_n_1 ;
  wire \next_mi_addr_reg[11]_i_1_n_2 ;
  wire \next_mi_addr_reg[11]_i_1_n_3 ;
  wire \next_mi_addr_reg[11]_i_1_n_4 ;
  wire \next_mi_addr_reg[11]_i_1_n_5 ;
  wire \next_mi_addr_reg[11]_i_1_n_6 ;
  wire \next_mi_addr_reg[11]_i_1_n_7 ;
  wire \next_mi_addr_reg[15]_i_1_n_0 ;
  wire \next_mi_addr_reg[15]_i_1_n_1 ;
  wire \next_mi_addr_reg[15]_i_1_n_2 ;
  wire \next_mi_addr_reg[15]_i_1_n_3 ;
  wire \next_mi_addr_reg[15]_i_1_n_4 ;
  wire \next_mi_addr_reg[15]_i_1_n_5 ;
  wire \next_mi_addr_reg[15]_i_1_n_6 ;
  wire \next_mi_addr_reg[15]_i_1_n_7 ;
  wire \next_mi_addr_reg[19]_i_1_n_0 ;
  wire \next_mi_addr_reg[19]_i_1_n_1 ;
  wire \next_mi_addr_reg[19]_i_1_n_2 ;
  wire \next_mi_addr_reg[19]_i_1_n_3 ;
  wire \next_mi_addr_reg[19]_i_1_n_4 ;
  wire \next_mi_addr_reg[19]_i_1_n_5 ;
  wire \next_mi_addr_reg[19]_i_1_n_6 ;
  wire \next_mi_addr_reg[19]_i_1_n_7 ;
  wire \next_mi_addr_reg[23]_i_1_n_0 ;
  wire \next_mi_addr_reg[23]_i_1_n_1 ;
  wire \next_mi_addr_reg[23]_i_1_n_2 ;
  wire \next_mi_addr_reg[23]_i_1_n_3 ;
  wire \next_mi_addr_reg[23]_i_1_n_4 ;
  wire \next_mi_addr_reg[23]_i_1_n_5 ;
  wire \next_mi_addr_reg[23]_i_1_n_6 ;
  wire \next_mi_addr_reg[23]_i_1_n_7 ;
  wire \next_mi_addr_reg[27]_i_1_n_0 ;
  wire \next_mi_addr_reg[27]_i_1_n_1 ;
  wire \next_mi_addr_reg[27]_i_1_n_2 ;
  wire \next_mi_addr_reg[27]_i_1_n_3 ;
  wire \next_mi_addr_reg[27]_i_1_n_4 ;
  wire \next_mi_addr_reg[27]_i_1_n_5 ;
  wire \next_mi_addr_reg[27]_i_1_n_6 ;
  wire \next_mi_addr_reg[27]_i_1_n_7 ;
  wire [31:0]\next_mi_addr_reg[31]_0 ;
  wire \next_mi_addr_reg[31]_i_1_n_1 ;
  wire \next_mi_addr_reg[31]_i_1_n_2 ;
  wire \next_mi_addr_reg[31]_i_1_n_3 ;
  wire \next_mi_addr_reg[31]_i_1_n_4 ;
  wire \next_mi_addr_reg[31]_i_1_n_5 ;
  wire \next_mi_addr_reg[31]_i_1_n_6 ;
  wire \next_mi_addr_reg[31]_i_1_n_7 ;
  wire \next_mi_addr_reg[3]_i_1_n_0 ;
  wire \next_mi_addr_reg[3]_i_1_n_1 ;
  wire \next_mi_addr_reg[3]_i_1_n_2 ;
  wire \next_mi_addr_reg[3]_i_1_n_3 ;
  wire \next_mi_addr_reg[3]_i_1_n_4 ;
  wire \next_mi_addr_reg[3]_i_1_n_5 ;
  wire \next_mi_addr_reg[3]_i_1_n_6 ;
  wire \next_mi_addr_reg[3]_i_1_n_7 ;
  wire \next_mi_addr_reg[7]_i_1_n_0 ;
  wire \next_mi_addr_reg[7]_i_1_n_1 ;
  wire \next_mi_addr_reg[7]_i_1_n_2 ;
  wire \next_mi_addr_reg[7]_i_1_n_3 ;
  wire \next_mi_addr_reg[7]_i_1_n_4 ;
  wire \next_mi_addr_reg[7]_i_1_n_5 ;
  wire \next_mi_addr_reg[7]_i_1_n_6 ;
  wire \next_mi_addr_reg[7]_i_1_n_7 ;
  wire [3:0]num_transactions_q;
  wire out;
  wire [3:0]p_0_in;
  wire \pushed_commands[3]_i_1_n_0 ;
  wire [0:0]\pushed_commands_reg[0]_0 ;
  wire [3:0]pushed_commands_reg__0;
  wire pushed_new_cmd;
  wire rd_en;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;
  wire s_axi_wvalid;
  wire [4:0]size_mask;
  wire [31:0]size_mask_q;
  wire split_ongoing;
  wire [3:3]\NLW_next_mi_addr_reg[31]_i_1_CO_UNCONNECTED ;

  FDRE \S_AXI_AADDR_Q_reg[0] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [0]),
        .Q(S_AXI_AADDR_Q[0]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[10] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [10]),
        .Q(S_AXI_AADDR_Q[10]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[11] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [11]),
        .Q(S_AXI_AADDR_Q[11]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[12] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [12]),
        .Q(S_AXI_AADDR_Q[12]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[13] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [13]),
        .Q(S_AXI_AADDR_Q[13]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[14] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [14]),
        .Q(S_AXI_AADDR_Q[14]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[15] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [15]),
        .Q(S_AXI_AADDR_Q[15]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[16] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [16]),
        .Q(S_AXI_AADDR_Q[16]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[17] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [17]),
        .Q(S_AXI_AADDR_Q[17]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[18] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [18]),
        .Q(S_AXI_AADDR_Q[18]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[19] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [19]),
        .Q(S_AXI_AADDR_Q[19]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[1] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [1]),
        .Q(S_AXI_AADDR_Q[1]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[20] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [20]),
        .Q(S_AXI_AADDR_Q[20]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[21] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [21]),
        .Q(S_AXI_AADDR_Q[21]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[22] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [22]),
        .Q(S_AXI_AADDR_Q[22]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[23] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [23]),
        .Q(S_AXI_AADDR_Q[23]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[24] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [24]),
        .Q(S_AXI_AADDR_Q[24]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[25] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [25]),
        .Q(S_AXI_AADDR_Q[25]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[26] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [26]),
        .Q(S_AXI_AADDR_Q[26]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[27] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [27]),
        .Q(S_AXI_AADDR_Q[27]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[28] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [28]),
        .Q(S_AXI_AADDR_Q[28]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[29] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [29]),
        .Q(S_AXI_AADDR_Q[29]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[2] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [2]),
        .Q(S_AXI_AADDR_Q[2]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[30] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [30]),
        .Q(S_AXI_AADDR_Q[30]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[31] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [31]),
        .Q(S_AXI_AADDR_Q[31]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[3] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [3]),
        .Q(S_AXI_AADDR_Q[3]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[4] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [4]),
        .Q(S_AXI_AADDR_Q[4]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[5] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [5]),
        .Q(S_AXI_AADDR_Q[5]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[6] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [6]),
        .Q(S_AXI_AADDR_Q[6]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[7] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [7]),
        .Q(S_AXI_AADDR_Q[7]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[8] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [8]),
        .Q(S_AXI_AADDR_Q[8]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[9] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [9]),
        .Q(S_AXI_AADDR_Q[9]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_ABURST_Q_reg[0] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_ABURST_Q_reg[1]_0 [0]),
        .Q(m_axi_awburst[0]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_ABURST_Q_reg[1] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_ABURST_Q_reg[1]_0 [1]),
        .Q(m_axi_awburst[1]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_ACACHE_Q_reg[0] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_ACACHE_Q_reg[3]_0 [0]),
        .Q(m_axi_awcache[0]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_ACACHE_Q_reg[1] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_ACACHE_Q_reg[3]_0 [1]),
        .Q(m_axi_awcache[1]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_ACACHE_Q_reg[2] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_ACACHE_Q_reg[3]_0 [2]),
        .Q(m_axi_awcache[2]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_ACACHE_Q_reg[3] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_ACACHE_Q_reg[3]_0 [3]),
        .Q(m_axi_awcache[3]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_ALEN_Q_reg[0] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(din[0]),
        .Q(S_AXI_ALEN_Q[0]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_ALEN_Q_reg[1] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(din[1]),
        .Q(S_AXI_ALEN_Q[1]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_ALEN_Q_reg[2] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(din[2]),
        .Q(S_AXI_ALEN_Q[2]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_ALEN_Q_reg[3] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(din[3]),
        .Q(S_AXI_ALEN_Q[3]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_ALOCK_Q_reg[0] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\gen_downsizer.gen_cascaded_downsizer.awlock_i ),
        .Q(\S_AXI_ALOCK_Q_reg_n_0_[0] ),
        .R(s_axi_aresetn));
  FDRE \S_AXI_APROT_Q_reg[0] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_APROT_Q_reg[2]_0 [0]),
        .Q(m_axi_awprot[0]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_APROT_Q_reg[1] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_APROT_Q_reg[2]_0 [1]),
        .Q(m_axi_awprot[1]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_APROT_Q_reg[2] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_APROT_Q_reg[2]_0 [2]),
        .Q(m_axi_awprot[2]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AQOS_Q_reg[0] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_AQOS_Q_reg[3]_0 [0]),
        .Q(m_axi_awqos[0]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AQOS_Q_reg[1] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_AQOS_Q_reg[3]_0 [1]),
        .Q(m_axi_awqos[1]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AQOS_Q_reg[2] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_AQOS_Q_reg[3]_0 [2]),
        .Q(m_axi_awqos[2]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AQOS_Q_reg[3] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_AQOS_Q_reg[3]_0 [3]),
        .Q(m_axi_awqos[3]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_AREADY_I_reg
       (.C(out),
        .CE(1'b1),
        .D(\USE_B_CHANNEL.cmd_b_queue_n_11 ),
        .Q(access_is_incr_q_reg_0),
        .R(s_axi_aresetn));
  FDRE \S_AXI_ASIZE_Q_reg[0] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(din[8]),
        .Q(m_axi_awsize[0]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_ASIZE_Q_reg[1] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(din[9]),
        .Q(m_axi_awsize[1]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_ASIZE_Q_reg[2] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(din[10]),
        .Q(m_axi_awsize[2]),
        .R(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_data_fifo_v2_1_16_axic_fifo__xdcDup__1 \USE_BURSTS.cmd_queue 
       (.E(pushed_new_cmd),
        .Q(S_AXI_ALEN_Q),
        .SR(\pushed_commands[3]_i_1_n_0 ),
        .cmd_b_push_block(cmd_b_push_block),
        .cmd_b_push_block_reg(\USE_BURSTS.cmd_queue_n_11 ),
        .cmd_push_block(cmd_push_block),
        .command_ongoing(command_ongoing),
        .dout(dout),
        .empty(empty),
        .empty_fwft_i_reg(empty_fwft_i_reg_0),
        .full(\inst/full ),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awready(m_axi_awready),
        .m_axi_wvalid(m_axi_wvalid),
        .need_to_split_q(need_to_split_q),
        .out(out),
        .\pushed_commands_reg[3] (pushed_commands_reg__0),
        .ram_full_i_reg(\inst/full_0 ),
        .rd_en(rd_en),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wvalid(s_axi_wvalid),
        .wr_en(cmd_b_push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_data_fifo_v2_1_16_axic_fifo \USE_B_CHANNEL.cmd_b_queue 
       (.E(access_is_incr_q_reg_0),
        .Q(num_transactions_q),
        .S_AXI_AREADY_I_reg(\USE_B_CHANNEL.cmd_b_queue_n_11 ),
        .access_is_incr_q(access_is_incr_q),
        .areset_d_2(areset_d_2),
        .\areset_d_reg[1] (\areset_d_reg[1] ),
        .cmd_push_block(cmd_push_block),
        .cmd_push_block_reg(\USE_B_CHANNEL.cmd_b_queue_n_8 ),
        .command_ongoing(command_ongoing),
        .command_ongoing_reg(\USE_B_CHANNEL.cmd_b_queue_n_10 ),
        .command_ongoing_reg_0(command_ongoing_reg_0),
        .din(cmd_b_split_i),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .first_mi_word_reg(first_mi_word_reg),
        .full(\inst/full_0 ),
        .\goreg_dm.dout_i_reg[4] (\goreg_dm.dout_i_reg[4] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .need_to_split_q(need_to_split_q),
        .out(out),
        .\pushed_commands_reg[3] (pushed_commands_reg__0),
        .ram_full_i_reg(\inst/full ),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(s_axi_aresetn_0),
        .wr_en(cmd_b_push));
  FDRE #(
    .INIT(1'b0)) 
    access_is_incr_q_reg
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(access_is_incr),
        .Q(access_is_incr_q),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \addr_step_q_reg[10] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_ASIZE_Q_reg[1]_0 [5]),
        .Q(addr_step_q[10]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \addr_step_q_reg[11] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_ASIZE_Q_reg[1]_0 [6]),
        .Q(addr_step_q[11]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \addr_step_q_reg[5] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_ASIZE_Q_reg[1]_0 [0]),
        .Q(addr_step_q[5]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \addr_step_q_reg[6] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_ASIZE_Q_reg[1]_0 [1]),
        .Q(addr_step_q[6]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \addr_step_q_reg[7] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_ASIZE_Q_reg[1]_0 [2]),
        .Q(addr_step_q[7]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \addr_step_q_reg[8] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_ASIZE_Q_reg[1]_0 [3]),
        .Q(addr_step_q[8]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \addr_step_q_reg[9] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_ASIZE_Q_reg[1]_0 [4]),
        .Q(addr_step_q[9]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    cmd_b_push_block_reg
       (.C(out),
        .CE(1'b1),
        .D(\USE_BURSTS.cmd_queue_n_11 ),
        .Q(cmd_b_push_block),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    cmd_push_block_reg
       (.C(out),
        .CE(1'b1),
        .D(\USE_B_CHANNEL.cmd_b_queue_n_8 ),
        .Q(cmd_push_block),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    command_ongoing_reg
       (.C(out),
        .CE(1'b1),
        .D(\USE_B_CHANNEL.cmd_b_queue_n_10 ),
        .Q(command_ongoing),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \first_step_q_reg[0] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(access_fit_mi_side_q_reg[0]),
        .Q(first_step_q[0]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \first_step_q_reg[10] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(access_fit_mi_side_q_reg[10]),
        .Q(first_step_q[10]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \first_step_q_reg[11] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(access_fit_mi_side_q_reg[11]),
        .Q(first_step_q[11]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \first_step_q_reg[1] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(access_fit_mi_side_q_reg[1]),
        .Q(first_step_q[1]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \first_step_q_reg[2] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(access_fit_mi_side_q_reg[2]),
        .Q(first_step_q[2]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \first_step_q_reg[3] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(access_fit_mi_side_q_reg[3]),
        .Q(first_step_q[3]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \first_step_q_reg[4] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(access_fit_mi_side_q_reg[4]),
        .Q(first_step_q[4]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \first_step_q_reg[5] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(access_fit_mi_side_q_reg[5]),
        .Q(first_step_q[5]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \first_step_q_reg[6] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(access_fit_mi_side_q_reg[6]),
        .Q(first_step_q[6]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \first_step_q_reg[7] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(access_fit_mi_side_q_reg[7]),
        .Q(first_step_q[7]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \first_step_q_reg[8] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(access_fit_mi_side_q_reg[8]),
        .Q(first_step_q[8]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \first_step_q_reg[9] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(access_fit_mi_side_q_reg[9]),
        .Q(first_step_q[9]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    incr_need_to_split_q_reg
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(incr_need_to_split),
        .Q(need_to_split_q),
        .R(s_axi_aresetn));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_awaddr[0]_INST_0 
       (.I0(S_AXI_AADDR_Q[0]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(next_mi_addr[0]),
        .I4(size_mask_q[0]),
        .O(m_axi_awaddr[0]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_awaddr[10]_INST_0 
       (.I0(S_AXI_AADDR_Q[10]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[10]),
        .O(m_axi_awaddr[10]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_awaddr[11]_INST_0 
       (.I0(S_AXI_AADDR_Q[11]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[11]),
        .O(m_axi_awaddr[11]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_awaddr[12]_INST_0 
       (.I0(S_AXI_AADDR_Q[12]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[12]),
        .O(m_axi_awaddr[12]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_awaddr[13]_INST_0 
       (.I0(S_AXI_AADDR_Q[13]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[13]),
        .O(m_axi_awaddr[13]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_awaddr[14]_INST_0 
       (.I0(S_AXI_AADDR_Q[14]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[14]),
        .O(m_axi_awaddr[14]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_awaddr[15]_INST_0 
       (.I0(S_AXI_AADDR_Q[15]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[15]),
        .O(m_axi_awaddr[15]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_awaddr[16]_INST_0 
       (.I0(S_AXI_AADDR_Q[16]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[16]),
        .O(m_axi_awaddr[16]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_awaddr[17]_INST_0 
       (.I0(S_AXI_AADDR_Q[17]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[17]),
        .O(m_axi_awaddr[17]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_awaddr[18]_INST_0 
       (.I0(S_AXI_AADDR_Q[18]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[18]),
        .O(m_axi_awaddr[18]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_awaddr[19]_INST_0 
       (.I0(S_AXI_AADDR_Q[19]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[19]),
        .O(m_axi_awaddr[19]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_awaddr[1]_INST_0 
       (.I0(S_AXI_AADDR_Q[1]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(next_mi_addr[1]),
        .I4(size_mask_q[1]),
        .O(m_axi_awaddr[1]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_awaddr[20]_INST_0 
       (.I0(S_AXI_AADDR_Q[20]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[20]),
        .O(m_axi_awaddr[20]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_awaddr[21]_INST_0 
       (.I0(S_AXI_AADDR_Q[21]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[21]),
        .O(m_axi_awaddr[21]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_awaddr[22]_INST_0 
       (.I0(S_AXI_AADDR_Q[22]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[22]),
        .O(m_axi_awaddr[22]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_awaddr[23]_INST_0 
       (.I0(S_AXI_AADDR_Q[23]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[23]),
        .O(m_axi_awaddr[23]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_awaddr[24]_INST_0 
       (.I0(S_AXI_AADDR_Q[24]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[24]),
        .O(m_axi_awaddr[24]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_awaddr[25]_INST_0 
       (.I0(S_AXI_AADDR_Q[25]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[25]),
        .O(m_axi_awaddr[25]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_awaddr[26]_INST_0 
       (.I0(S_AXI_AADDR_Q[26]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[26]),
        .O(m_axi_awaddr[26]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_awaddr[27]_INST_0 
       (.I0(S_AXI_AADDR_Q[27]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[27]),
        .O(m_axi_awaddr[27]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_awaddr[28]_INST_0 
       (.I0(S_AXI_AADDR_Q[28]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[28]),
        .O(m_axi_awaddr[28]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_awaddr[29]_INST_0 
       (.I0(S_AXI_AADDR_Q[29]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[29]),
        .O(m_axi_awaddr[29]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_awaddr[2]_INST_0 
       (.I0(S_AXI_AADDR_Q[2]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(next_mi_addr[2]),
        .I4(size_mask_q[2]),
        .O(m_axi_awaddr[2]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_awaddr[30]_INST_0 
       (.I0(S_AXI_AADDR_Q[30]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[30]),
        .O(m_axi_awaddr[30]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_awaddr[31]_INST_0 
       (.I0(S_AXI_AADDR_Q[31]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(next_mi_addr[31]),
        .I4(size_mask_q[31]),
        .O(m_axi_awaddr[31]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_awaddr[3]_INST_0 
       (.I0(S_AXI_AADDR_Q[3]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(next_mi_addr[3]),
        .I4(size_mask_q[3]),
        .O(m_axi_awaddr[3]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_awaddr[4]_INST_0 
       (.I0(S_AXI_AADDR_Q[4]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(next_mi_addr[4]),
        .I4(size_mask_q[4]),
        .O(m_axi_awaddr[4]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_awaddr[5]_INST_0 
       (.I0(S_AXI_AADDR_Q[5]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(next_mi_addr[5]),
        .I4(size_mask_q[5]),
        .O(m_axi_awaddr[5]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_awaddr[6]_INST_0 
       (.I0(S_AXI_AADDR_Q[6]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(next_mi_addr[6]),
        .I4(size_mask_q[6]),
        .O(m_axi_awaddr[6]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_awaddr[7]_INST_0 
       (.I0(S_AXI_AADDR_Q[7]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[7]),
        .O(m_axi_awaddr[7]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_awaddr[8]_INST_0 
       (.I0(S_AXI_AADDR_Q[8]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[8]),
        .O(m_axi_awaddr[8]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_awaddr[9]_INST_0 
       (.I0(S_AXI_AADDR_Q[9]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[9]),
        .O(m_axi_awaddr[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \m_axi_awlock[0]_INST_0 
       (.I0(\S_AXI_ALOCK_Q_reg_n_0_[0] ),
        .I1(need_to_split_q),
        .O(m_axi_awlock));
  LUT4 #(
    .INIT(16'h56A6)) 
    \next_mi_addr[11]_i_2 
       (.I0(m_axi_awaddr[11]),
        .I1(addr_step_q[11]),
        .I2(\next_mi_addr[11]_i_6_n_0 ),
        .I3(first_step_q[11]),
        .O(\next_mi_addr[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \next_mi_addr[11]_i_3 
       (.I0(m_axi_awaddr[10]),
        .I1(addr_step_q[10]),
        .I2(\next_mi_addr[11]_i_6_n_0 ),
        .I3(first_step_q[10]),
        .O(\next_mi_addr[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \next_mi_addr[11]_i_4 
       (.I0(m_axi_awaddr[9]),
        .I1(addr_step_q[9]),
        .I2(\next_mi_addr[11]_i_6_n_0 ),
        .I3(first_step_q[9]),
        .O(\next_mi_addr[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \next_mi_addr[11]_i_5 
       (.I0(m_axi_awaddr[8]),
        .I1(addr_step_q[8]),
        .I2(\next_mi_addr[11]_i_6_n_0 ),
        .I3(first_step_q[8]),
        .O(\next_mi_addr[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \next_mi_addr[11]_i_6 
       (.I0(pushed_commands_reg__0[1]),
        .I1(pushed_commands_reg__0[0]),
        .I2(pushed_commands_reg__0[3]),
        .I3(pushed_commands_reg__0[2]),
        .O(\next_mi_addr[11]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[15]_i_2 
       (.I0(S_AXI_AADDR_Q[15]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[15]),
        .O(\next_mi_addr[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[15]_i_3 
       (.I0(S_AXI_AADDR_Q[14]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[14]),
        .O(\next_mi_addr[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[15]_i_4 
       (.I0(S_AXI_AADDR_Q[13]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[13]),
        .O(\next_mi_addr[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[15]_i_5 
       (.I0(S_AXI_AADDR_Q[12]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[12]),
        .O(\next_mi_addr[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[15]_i_6 
       (.I0(S_AXI_AADDR_Q[15]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[15]),
        .O(\next_mi_addr[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[15]_i_7 
       (.I0(S_AXI_AADDR_Q[14]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[14]),
        .O(\next_mi_addr[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[15]_i_8 
       (.I0(S_AXI_AADDR_Q[13]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[13]),
        .O(\next_mi_addr[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[15]_i_9 
       (.I0(S_AXI_AADDR_Q[12]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[12]),
        .O(\next_mi_addr[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[19]_i_2 
       (.I0(S_AXI_AADDR_Q[19]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[19]),
        .O(\next_mi_addr[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[19]_i_3 
       (.I0(S_AXI_AADDR_Q[18]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[18]),
        .O(\next_mi_addr[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[19]_i_4 
       (.I0(S_AXI_AADDR_Q[17]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[17]),
        .O(\next_mi_addr[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[19]_i_5 
       (.I0(S_AXI_AADDR_Q[16]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[16]),
        .O(\next_mi_addr[19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[23]_i_2 
       (.I0(S_AXI_AADDR_Q[23]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[23]),
        .O(\next_mi_addr[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[23]_i_3 
       (.I0(S_AXI_AADDR_Q[22]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[22]),
        .O(\next_mi_addr[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[23]_i_4 
       (.I0(S_AXI_AADDR_Q[21]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[21]),
        .O(\next_mi_addr[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[23]_i_5 
       (.I0(S_AXI_AADDR_Q[20]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[20]),
        .O(\next_mi_addr[23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[27]_i_2 
       (.I0(S_AXI_AADDR_Q[27]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[27]),
        .O(\next_mi_addr[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[27]_i_3 
       (.I0(S_AXI_AADDR_Q[26]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[26]),
        .O(\next_mi_addr[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[27]_i_4 
       (.I0(S_AXI_AADDR_Q[25]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[25]),
        .O(\next_mi_addr[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[27]_i_5 
       (.I0(S_AXI_AADDR_Q[24]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[24]),
        .O(\next_mi_addr[27]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[31]_i_2 
       (.I0(S_AXI_AADDR_Q[31]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(next_mi_addr[31]),
        .I4(size_mask_q[31]),
        .O(\next_mi_addr[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[31]_i_3 
       (.I0(S_AXI_AADDR_Q[30]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[30]),
        .O(\next_mi_addr[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[31]_i_4 
       (.I0(S_AXI_AADDR_Q[29]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[29]),
        .O(\next_mi_addr[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[31]_i_5 
       (.I0(S_AXI_AADDR_Q[28]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[28]),
        .O(\next_mi_addr[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h07F7F808F808F808)) 
    \next_mi_addr[3]_i_2 
       (.I0(size_mask_q[3]),
        .I1(next_mi_addr[3]),
        .I2(\next_mi_addr[3]_i_6_n_0 ),
        .I3(S_AXI_AADDR_Q[3]),
        .I4(\next_mi_addr[11]_i_6_n_0 ),
        .I5(first_step_q[3]),
        .O(\next_mi_addr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h07F7F808F808F808)) 
    \next_mi_addr[3]_i_3 
       (.I0(size_mask_q[2]),
        .I1(next_mi_addr[2]),
        .I2(\next_mi_addr[3]_i_6_n_0 ),
        .I3(S_AXI_AADDR_Q[2]),
        .I4(\next_mi_addr[11]_i_6_n_0 ),
        .I5(first_step_q[2]),
        .O(\next_mi_addr[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h07F7F808F808F808)) 
    \next_mi_addr[3]_i_4 
       (.I0(size_mask_q[1]),
        .I1(next_mi_addr[1]),
        .I2(\next_mi_addr[3]_i_6_n_0 ),
        .I3(S_AXI_AADDR_Q[1]),
        .I4(\next_mi_addr[11]_i_6_n_0 ),
        .I5(first_step_q[1]),
        .O(\next_mi_addr[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h07F7F808F808F808)) 
    \next_mi_addr[3]_i_5 
       (.I0(size_mask_q[0]),
        .I1(next_mi_addr[0]),
        .I2(\next_mi_addr[3]_i_6_n_0 ),
        .I3(S_AXI_AADDR_Q[0]),
        .I4(\next_mi_addr[11]_i_6_n_0 ),
        .I5(first_step_q[0]),
        .O(\next_mi_addr[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \next_mi_addr[3]_i_6 
       (.I0(access_is_incr_q),
        .I1(split_ongoing),
        .O(\next_mi_addr[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \next_mi_addr[7]_i_2 
       (.I0(m_axi_awaddr[7]),
        .I1(addr_step_q[7]),
        .I2(\next_mi_addr[11]_i_6_n_0 ),
        .I3(first_step_q[7]),
        .O(\next_mi_addr[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \next_mi_addr[7]_i_3 
       (.I0(m_axi_awaddr[6]),
        .I1(addr_step_q[6]),
        .I2(\next_mi_addr[11]_i_6_n_0 ),
        .I3(first_step_q[6]),
        .O(\next_mi_addr[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \next_mi_addr[7]_i_4 
       (.I0(m_axi_awaddr[5]),
        .I1(addr_step_q[5]),
        .I2(\next_mi_addr[11]_i_6_n_0 ),
        .I3(first_step_q[5]),
        .O(\next_mi_addr[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \next_mi_addr[7]_i_5 
       (.I0(m_axi_awaddr[4]),
        .I1(size_mask_q[0]),
        .I2(\next_mi_addr[11]_i_6_n_0 ),
        .I3(first_step_q[4]),
        .O(\next_mi_addr[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[0] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[3]_i_1_n_7 ),
        .Q(next_mi_addr[0]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[10] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[11]_i_1_n_5 ),
        .Q(next_mi_addr[10]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[11] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[11]_i_1_n_4 ),
        .Q(next_mi_addr[11]),
        .R(s_axi_aresetn));
  CARRY4 \next_mi_addr_reg[11]_i_1 
       (.CI(\next_mi_addr_reg[7]_i_1_n_0 ),
        .CO({\next_mi_addr_reg[11]_i_1_n_0 ,\next_mi_addr_reg[11]_i_1_n_1 ,\next_mi_addr_reg[11]_i_1_n_2 ,\next_mi_addr_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_awaddr[11:8]),
        .O({\next_mi_addr_reg[11]_i_1_n_4 ,\next_mi_addr_reg[11]_i_1_n_5 ,\next_mi_addr_reg[11]_i_1_n_6 ,\next_mi_addr_reg[11]_i_1_n_7 }),
        .S({\next_mi_addr[11]_i_2_n_0 ,\next_mi_addr[11]_i_3_n_0 ,\next_mi_addr[11]_i_4_n_0 ,\next_mi_addr[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[12] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[15]_i_1_n_7 ),
        .Q(next_mi_addr[12]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[13] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[15]_i_1_n_6 ),
        .Q(next_mi_addr[13]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[14] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[15]_i_1_n_5 ),
        .Q(next_mi_addr[14]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[15] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[15]_i_1_n_4 ),
        .Q(next_mi_addr[15]),
        .R(s_axi_aresetn));
  CARRY4 \next_mi_addr_reg[15]_i_1 
       (.CI(\next_mi_addr_reg[11]_i_1_n_0 ),
        .CO({\next_mi_addr_reg[15]_i_1_n_0 ,\next_mi_addr_reg[15]_i_1_n_1 ,\next_mi_addr_reg[15]_i_1_n_2 ,\next_mi_addr_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\next_mi_addr[15]_i_2_n_0 ,\next_mi_addr[15]_i_3_n_0 ,\next_mi_addr[15]_i_4_n_0 ,\next_mi_addr[15]_i_5_n_0 }),
        .O({\next_mi_addr_reg[15]_i_1_n_4 ,\next_mi_addr_reg[15]_i_1_n_5 ,\next_mi_addr_reg[15]_i_1_n_6 ,\next_mi_addr_reg[15]_i_1_n_7 }),
        .S({\next_mi_addr[15]_i_6_n_0 ,\next_mi_addr[15]_i_7_n_0 ,\next_mi_addr[15]_i_8_n_0 ,\next_mi_addr[15]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[16] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[19]_i_1_n_7 ),
        .Q(next_mi_addr[16]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[17] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[19]_i_1_n_6 ),
        .Q(next_mi_addr[17]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[18] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[19]_i_1_n_5 ),
        .Q(next_mi_addr[18]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[19] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[19]_i_1_n_4 ),
        .Q(next_mi_addr[19]),
        .R(s_axi_aresetn));
  CARRY4 \next_mi_addr_reg[19]_i_1 
       (.CI(\next_mi_addr_reg[15]_i_1_n_0 ),
        .CO({\next_mi_addr_reg[19]_i_1_n_0 ,\next_mi_addr_reg[19]_i_1_n_1 ,\next_mi_addr_reg[19]_i_1_n_2 ,\next_mi_addr_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\next_mi_addr_reg[19]_i_1_n_4 ,\next_mi_addr_reg[19]_i_1_n_5 ,\next_mi_addr_reg[19]_i_1_n_6 ,\next_mi_addr_reg[19]_i_1_n_7 }),
        .S({\next_mi_addr[19]_i_2_n_0 ,\next_mi_addr[19]_i_3_n_0 ,\next_mi_addr[19]_i_4_n_0 ,\next_mi_addr[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[1] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[3]_i_1_n_6 ),
        .Q(next_mi_addr[1]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[20] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[23]_i_1_n_7 ),
        .Q(next_mi_addr[20]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[21] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[23]_i_1_n_6 ),
        .Q(next_mi_addr[21]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[22] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[23]_i_1_n_5 ),
        .Q(next_mi_addr[22]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[23] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[23]_i_1_n_4 ),
        .Q(next_mi_addr[23]),
        .R(s_axi_aresetn));
  CARRY4 \next_mi_addr_reg[23]_i_1 
       (.CI(\next_mi_addr_reg[19]_i_1_n_0 ),
        .CO({\next_mi_addr_reg[23]_i_1_n_0 ,\next_mi_addr_reg[23]_i_1_n_1 ,\next_mi_addr_reg[23]_i_1_n_2 ,\next_mi_addr_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\next_mi_addr_reg[23]_i_1_n_4 ,\next_mi_addr_reg[23]_i_1_n_5 ,\next_mi_addr_reg[23]_i_1_n_6 ,\next_mi_addr_reg[23]_i_1_n_7 }),
        .S({\next_mi_addr[23]_i_2_n_0 ,\next_mi_addr[23]_i_3_n_0 ,\next_mi_addr[23]_i_4_n_0 ,\next_mi_addr[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[24] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[27]_i_1_n_7 ),
        .Q(next_mi_addr[24]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[25] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[27]_i_1_n_6 ),
        .Q(next_mi_addr[25]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[26] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[27]_i_1_n_5 ),
        .Q(next_mi_addr[26]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[27] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[27]_i_1_n_4 ),
        .Q(next_mi_addr[27]),
        .R(s_axi_aresetn));
  CARRY4 \next_mi_addr_reg[27]_i_1 
       (.CI(\next_mi_addr_reg[23]_i_1_n_0 ),
        .CO({\next_mi_addr_reg[27]_i_1_n_0 ,\next_mi_addr_reg[27]_i_1_n_1 ,\next_mi_addr_reg[27]_i_1_n_2 ,\next_mi_addr_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\next_mi_addr_reg[27]_i_1_n_4 ,\next_mi_addr_reg[27]_i_1_n_5 ,\next_mi_addr_reg[27]_i_1_n_6 ,\next_mi_addr_reg[27]_i_1_n_7 }),
        .S({\next_mi_addr[27]_i_2_n_0 ,\next_mi_addr[27]_i_3_n_0 ,\next_mi_addr[27]_i_4_n_0 ,\next_mi_addr[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[28] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[31]_i_1_n_7 ),
        .Q(next_mi_addr[28]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[29] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[31]_i_1_n_6 ),
        .Q(next_mi_addr[29]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[2] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[3]_i_1_n_5 ),
        .Q(next_mi_addr[2]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[30] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[31]_i_1_n_5 ),
        .Q(next_mi_addr[30]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[31] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[31]_i_1_n_4 ),
        .Q(next_mi_addr[31]),
        .R(s_axi_aresetn));
  CARRY4 \next_mi_addr_reg[31]_i_1 
       (.CI(\next_mi_addr_reg[27]_i_1_n_0 ),
        .CO({\NLW_next_mi_addr_reg[31]_i_1_CO_UNCONNECTED [3],\next_mi_addr_reg[31]_i_1_n_1 ,\next_mi_addr_reg[31]_i_1_n_2 ,\next_mi_addr_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\next_mi_addr_reg[31]_i_1_n_4 ,\next_mi_addr_reg[31]_i_1_n_5 ,\next_mi_addr_reg[31]_i_1_n_6 ,\next_mi_addr_reg[31]_i_1_n_7 }),
        .S({\next_mi_addr[31]_i_2_n_0 ,\next_mi_addr[31]_i_3_n_0 ,\next_mi_addr[31]_i_4_n_0 ,\next_mi_addr[31]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[3] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[3]_i_1_n_4 ),
        .Q(next_mi_addr[3]),
        .R(s_axi_aresetn));
  CARRY4 \next_mi_addr_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\next_mi_addr_reg[3]_i_1_n_0 ,\next_mi_addr_reg[3]_i_1_n_1 ,\next_mi_addr_reg[3]_i_1_n_2 ,\next_mi_addr_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_awaddr[3:0]),
        .O({\next_mi_addr_reg[3]_i_1_n_4 ,\next_mi_addr_reg[3]_i_1_n_5 ,\next_mi_addr_reg[3]_i_1_n_6 ,\next_mi_addr_reg[3]_i_1_n_7 }),
        .S({\next_mi_addr[3]_i_2_n_0 ,\next_mi_addr[3]_i_3_n_0 ,\next_mi_addr[3]_i_4_n_0 ,\next_mi_addr[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[4] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[7]_i_1_n_7 ),
        .Q(next_mi_addr[4]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[5] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[7]_i_1_n_6 ),
        .Q(next_mi_addr[5]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[6] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[7]_i_1_n_5 ),
        .Q(next_mi_addr[6]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[7] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[7]_i_1_n_4 ),
        .Q(next_mi_addr[7]),
        .R(s_axi_aresetn));
  CARRY4 \next_mi_addr_reg[7]_i_1 
       (.CI(\next_mi_addr_reg[3]_i_1_n_0 ),
        .CO({\next_mi_addr_reg[7]_i_1_n_0 ,\next_mi_addr_reg[7]_i_1_n_1 ,\next_mi_addr_reg[7]_i_1_n_2 ,\next_mi_addr_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_awaddr[7:4]),
        .O({\next_mi_addr_reg[7]_i_1_n_4 ,\next_mi_addr_reg[7]_i_1_n_5 ,\next_mi_addr_reg[7]_i_1_n_6 ,\next_mi_addr_reg[7]_i_1_n_7 }),
        .S({\next_mi_addr[7]_i_2_n_0 ,\next_mi_addr[7]_i_3_n_0 ,\next_mi_addr[7]_i_4_n_0 ,\next_mi_addr[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[8] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[11]_i_1_n_7 ),
        .Q(next_mi_addr[8]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[9] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[11]_i_1_n_6 ),
        .Q(next_mi_addr[9]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \num_transactions_q_reg[0] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(din[4]),
        .Q(num_transactions_q[0]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \num_transactions_q_reg[1] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(din[5]),
        .Q(num_transactions_q[1]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \num_transactions_q_reg[2] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(din[6]),
        .Q(num_transactions_q[2]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \num_transactions_q_reg[3] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(din[7]),
        .Q(num_transactions_q[3]),
        .R(s_axi_aresetn));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pushed_commands[0]_i_1 
       (.I0(pushed_commands_reg__0[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pushed_commands[1]_i_1 
       (.I0(pushed_commands_reg__0[0]),
        .I1(pushed_commands_reg__0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \pushed_commands[2]_i_1 
       (.I0(pushed_commands_reg__0[2]),
        .I1(pushed_commands_reg__0[1]),
        .I2(pushed_commands_reg__0[0]),
        .O(p_0_in[2]));
  LUT2 #(
    .INIT(4'hB)) 
    \pushed_commands[3]_i_1 
       (.I0(access_is_incr_q_reg_0),
        .I1(s_axi_aresetn_0),
        .O(\pushed_commands[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \pushed_commands[3]_i_2 
       (.I0(pushed_commands_reg__0[3]),
        .I1(pushed_commands_reg__0[0]),
        .I2(pushed_commands_reg__0[1]),
        .I3(pushed_commands_reg__0[2]),
        .O(p_0_in[3]));
  FDRE #(
    .INIT(1'b0)) 
    \pushed_commands_reg[0] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(p_0_in[0]),
        .Q(pushed_commands_reg__0[0]),
        .R(\pushed_commands[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pushed_commands_reg[1] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(p_0_in[1]),
        .Q(pushed_commands_reg__0[1]),
        .R(\pushed_commands[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pushed_commands_reg[2] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(p_0_in[2]),
        .Q(pushed_commands_reg__0[2]),
        .R(\pushed_commands[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pushed_commands_reg[3] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(p_0_in[3]),
        .Q(pushed_commands_reg__0[3]),
        .R(\pushed_commands[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \size_mask_q_reg[0] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(size_mask[0]),
        .Q(size_mask_q[0]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \size_mask_q_reg[1] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(size_mask[1]),
        .Q(size_mask_q[1]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \size_mask_q_reg[2] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_ASIZE_Q_reg[0]_0 [0]),
        .Q(size_mask_q[2]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \size_mask_q_reg[31] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(1'b1),
        .Q(size_mask_q[31]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \size_mask_q_reg[3] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(size_mask[2]),
        .Q(size_mask_q[3]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \size_mask_q_reg[4] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_ASIZE_Q_reg[0]_0 [1]),
        .Q(size_mask_q[4]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \size_mask_q_reg[5] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(size_mask[3]),
        .Q(size_mask_q[5]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \size_mask_q_reg[6] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(size_mask[4]),
        .Q(size_mask_q[6]),
        .R(s_axi_aresetn));
  LUT2 #(
    .INIT(4'h2)) 
    split_ongoing_i_1__0
       (.I0(access_is_incr_q_reg_0),
        .I1(command_ongoing_reg_0),
        .O(\pushed_commands_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    split_ongoing_reg
       (.C(out),
        .CE(pushed_new_cmd),
        .D(cmd_b_split_i),
        .Q(split_ongoing),
        .R(s_axi_aresetn));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_17_a_axi3_conv" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_protocol_converter_v2_1_17_a_axi3_conv__parameterized0
   (first_mi_word_reg,
    access_is_incr_q_reg_0,
    command_ongoing_reg_0,
    m_axi_arvalid,
    \pushed_commands_reg[0]_0 ,
    s_axi_rlast,
    \gen_downsizer.gen_cascaded_downsizer.rlast_i ,
    m_axi_arlen,
    m_axi_arlock,
    m_axi_araddr,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    out,
    s_axi_aresetn,
    rd_en,
    access_is_incr_0,
    incr_need_to_split_1,
    \gen_downsizer.gen_cascaded_downsizer.arlock_i ,
    areset_d_2,
    \S_AXI_ASIZE_Q_reg[0]_0 ,
    s_axi_aresetn_0,
    m_axi_arready,
    command_ongoing_reg_1,
    m_axi_rlast,
    dout,
    access_fit_mi_side_q_reg,
    \S_AXI_ASIZE_Q_reg[0]_1 ,
    \next_mi_addr_reg[31]_0 ,
    \S_AXI_ASIZE_Q_reg[1]_0 ,
    access_fit_mi_side_q_reg_0,
    \S_AXI_ABURST_Q_reg[1]_0 ,
    \S_AXI_ACACHE_Q_reg[3]_0 ,
    \S_AXI_APROT_Q_reg[2]_0 ,
    \S_AXI_AQOS_Q_reg[3]_0 );
  output first_mi_word_reg;
  output access_is_incr_q_reg_0;
  output command_ongoing_reg_0;
  output m_axi_arvalid;
  output [0:0]\pushed_commands_reg[0]_0 ;
  output s_axi_rlast;
  output \gen_downsizer.gen_cascaded_downsizer.rlast_i ;
  output [3:0]m_axi_arlen;
  output [0:0]m_axi_arlock;
  output [31:0]m_axi_araddr;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  input out;
  input s_axi_aresetn;
  input rd_en;
  input access_is_incr_0;
  input incr_need_to_split_1;
  input \gen_downsizer.gen_cascaded_downsizer.arlock_i ;
  input [0:0]areset_d_2;
  input \S_AXI_ASIZE_Q_reg[0]_0 ;
  input s_axi_aresetn_0;
  input m_axi_arready;
  input command_ongoing_reg_1;
  input m_axi_rlast;
  input [0:0]dout;
  input [10:0]access_fit_mi_side_q_reg;
  input [5:0]\S_AXI_ASIZE_Q_reg[0]_1 ;
  input [31:0]\next_mi_addr_reg[31]_0 ;
  input [6:0]\S_AXI_ASIZE_Q_reg[1]_0 ;
  input [11:0]access_fit_mi_side_q_reg_0;
  input [1:0]\S_AXI_ABURST_Q_reg[1]_0 ;
  input [3:0]\S_AXI_ACACHE_Q_reg[3]_0 ;
  input [2:0]\S_AXI_APROT_Q_reg[2]_0 ;
  input [3:0]\S_AXI_AQOS_Q_reg[3]_0 ;

  wire \S_AXI_AADDR_Q_reg_n_0_[0] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[10] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[11] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[12] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[13] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[14] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[15] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[16] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[17] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[18] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[19] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[1] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[20] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[21] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[22] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[23] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[24] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[25] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[26] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[27] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[28] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[29] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[2] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[30] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[31] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[3] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[4] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[5] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[6] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[7] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[8] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[9] ;
  wire [1:0]\S_AXI_ABURST_Q_reg[1]_0 ;
  wire [3:0]\S_AXI_ACACHE_Q_reg[3]_0 ;
  wire [3:0]S_AXI_ALEN_Q;
  wire \S_AXI_ALOCK_Q_reg_n_0_[0] ;
  wire [2:0]\S_AXI_APROT_Q_reg[2]_0 ;
  wire [3:0]\S_AXI_AQOS_Q_reg[3]_0 ;
  wire \S_AXI_ASIZE_Q_reg[0]_0 ;
  wire [5:0]\S_AXI_ASIZE_Q_reg[0]_1 ;
  wire [6:0]\S_AXI_ASIZE_Q_reg[1]_0 ;
  wire \USE_R_CHANNEL.cmd_queue_n_2 ;
  wire \USE_R_CHANNEL.cmd_queue_n_7 ;
  wire \USE_R_CHANNEL.cmd_queue_n_8 ;
  wire [10:0]access_fit_mi_side_q_reg;
  wire [11:0]access_fit_mi_side_q_reg_0;
  wire access_is_incr_0;
  wire access_is_incr_q;
  wire access_is_incr_q_reg_0;
  wire \addr_step_q_reg_n_0_[10] ;
  wire \addr_step_q_reg_n_0_[11] ;
  wire \addr_step_q_reg_n_0_[5] ;
  wire \addr_step_q_reg_n_0_[6] ;
  wire \addr_step_q_reg_n_0_[7] ;
  wire \addr_step_q_reg_n_0_[8] ;
  wire \addr_step_q_reg_n_0_[9] ;
  wire [0:0]areset_d_2;
  wire cmd_push_block;
  wire cmd_split_i;
  wire command_ongoing;
  wire command_ongoing_reg_0;
  wire command_ongoing_reg_1;
  wire [0:0]dout;
  wire first_mi_word_reg;
  wire \first_step_q_reg_n_0_[0] ;
  wire \first_step_q_reg_n_0_[10] ;
  wire \first_step_q_reg_n_0_[11] ;
  wire \first_step_q_reg_n_0_[1] ;
  wire \first_step_q_reg_n_0_[2] ;
  wire \first_step_q_reg_n_0_[3] ;
  wire \first_step_q_reg_n_0_[4] ;
  wire \first_step_q_reg_n_0_[5] ;
  wire \first_step_q_reg_n_0_[6] ;
  wire \first_step_q_reg_n_0_[7] ;
  wire \first_step_q_reg_n_0_[8] ;
  wire \first_step_q_reg_n_0_[9] ;
  wire \gen_downsizer.gen_cascaded_downsizer.arlock_i ;
  wire \gen_downsizer.gen_cascaded_downsizer.rlast_i ;
  wire incr_need_to_split_1;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [3:0]m_axi_arcache;
  wire [3:0]m_axi_arlen;
  wire [0:0]m_axi_arlock;
  wire [2:0]m_axi_arprot;
  wire [3:0]m_axi_arqos;
  wire m_axi_arready;
  wire [2:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire m_axi_rlast;
  wire need_to_split_q;
  wire [31:0]next_mi_addr;
  wire \next_mi_addr[11]_i_2_n_0 ;
  wire \next_mi_addr[11]_i_3_n_0 ;
  wire \next_mi_addr[11]_i_4_n_0 ;
  wire \next_mi_addr[11]_i_5_n_0 ;
  wire \next_mi_addr[11]_i_6__0_n_0 ;
  wire \next_mi_addr[15]_i_2__0_n_0 ;
  wire \next_mi_addr[15]_i_3__0_n_0 ;
  wire \next_mi_addr[15]_i_4__0_n_0 ;
  wire \next_mi_addr[15]_i_5__0_n_0 ;
  wire \next_mi_addr[15]_i_6__0_n_0 ;
  wire \next_mi_addr[15]_i_7__0_n_0 ;
  wire \next_mi_addr[15]_i_8__0_n_0 ;
  wire \next_mi_addr[15]_i_9__0_n_0 ;
  wire \next_mi_addr[19]_i_2__0_n_0 ;
  wire \next_mi_addr[19]_i_3__0_n_0 ;
  wire \next_mi_addr[19]_i_4__0_n_0 ;
  wire \next_mi_addr[19]_i_5__0_n_0 ;
  wire \next_mi_addr[23]_i_2__0_n_0 ;
  wire \next_mi_addr[23]_i_3__0_n_0 ;
  wire \next_mi_addr[23]_i_4__0_n_0 ;
  wire \next_mi_addr[23]_i_5__0_n_0 ;
  wire \next_mi_addr[27]_i_2__0_n_0 ;
  wire \next_mi_addr[27]_i_3__0_n_0 ;
  wire \next_mi_addr[27]_i_4__0_n_0 ;
  wire \next_mi_addr[27]_i_5__0_n_0 ;
  wire \next_mi_addr[31]_i_2__0_n_0 ;
  wire \next_mi_addr[31]_i_3__0_n_0 ;
  wire \next_mi_addr[31]_i_4__0_n_0 ;
  wire \next_mi_addr[31]_i_5__0_n_0 ;
  wire \next_mi_addr[3]_i_2_n_0 ;
  wire \next_mi_addr[3]_i_3_n_0 ;
  wire \next_mi_addr[3]_i_4_n_0 ;
  wire \next_mi_addr[3]_i_5_n_0 ;
  wire \next_mi_addr[3]_i_6__0_n_0 ;
  wire \next_mi_addr[7]_i_2_n_0 ;
  wire \next_mi_addr[7]_i_3_n_0 ;
  wire \next_mi_addr[7]_i_4_n_0 ;
  wire \next_mi_addr[7]_i_5_n_0 ;
  wire \next_mi_addr_reg[11]_i_1__0_n_0 ;
  wire \next_mi_addr_reg[11]_i_1__0_n_1 ;
  wire \next_mi_addr_reg[11]_i_1__0_n_2 ;
  wire \next_mi_addr_reg[11]_i_1__0_n_3 ;
  wire \next_mi_addr_reg[11]_i_1__0_n_4 ;
  wire \next_mi_addr_reg[11]_i_1__0_n_5 ;
  wire \next_mi_addr_reg[11]_i_1__0_n_6 ;
  wire \next_mi_addr_reg[11]_i_1__0_n_7 ;
  wire \next_mi_addr_reg[15]_i_1__0_n_0 ;
  wire \next_mi_addr_reg[15]_i_1__0_n_1 ;
  wire \next_mi_addr_reg[15]_i_1__0_n_2 ;
  wire \next_mi_addr_reg[15]_i_1__0_n_3 ;
  wire \next_mi_addr_reg[15]_i_1__0_n_4 ;
  wire \next_mi_addr_reg[15]_i_1__0_n_5 ;
  wire \next_mi_addr_reg[15]_i_1__0_n_6 ;
  wire \next_mi_addr_reg[15]_i_1__0_n_7 ;
  wire \next_mi_addr_reg[19]_i_1__0_n_0 ;
  wire \next_mi_addr_reg[19]_i_1__0_n_1 ;
  wire \next_mi_addr_reg[19]_i_1__0_n_2 ;
  wire \next_mi_addr_reg[19]_i_1__0_n_3 ;
  wire \next_mi_addr_reg[19]_i_1__0_n_4 ;
  wire \next_mi_addr_reg[19]_i_1__0_n_5 ;
  wire \next_mi_addr_reg[19]_i_1__0_n_6 ;
  wire \next_mi_addr_reg[19]_i_1__0_n_7 ;
  wire \next_mi_addr_reg[23]_i_1__0_n_0 ;
  wire \next_mi_addr_reg[23]_i_1__0_n_1 ;
  wire \next_mi_addr_reg[23]_i_1__0_n_2 ;
  wire \next_mi_addr_reg[23]_i_1__0_n_3 ;
  wire \next_mi_addr_reg[23]_i_1__0_n_4 ;
  wire \next_mi_addr_reg[23]_i_1__0_n_5 ;
  wire \next_mi_addr_reg[23]_i_1__0_n_6 ;
  wire \next_mi_addr_reg[23]_i_1__0_n_7 ;
  wire \next_mi_addr_reg[27]_i_1__0_n_0 ;
  wire \next_mi_addr_reg[27]_i_1__0_n_1 ;
  wire \next_mi_addr_reg[27]_i_1__0_n_2 ;
  wire \next_mi_addr_reg[27]_i_1__0_n_3 ;
  wire \next_mi_addr_reg[27]_i_1__0_n_4 ;
  wire \next_mi_addr_reg[27]_i_1__0_n_5 ;
  wire \next_mi_addr_reg[27]_i_1__0_n_6 ;
  wire \next_mi_addr_reg[27]_i_1__0_n_7 ;
  wire [31:0]\next_mi_addr_reg[31]_0 ;
  wire \next_mi_addr_reg[31]_i_1__0_n_1 ;
  wire \next_mi_addr_reg[31]_i_1__0_n_2 ;
  wire \next_mi_addr_reg[31]_i_1__0_n_3 ;
  wire \next_mi_addr_reg[31]_i_1__0_n_4 ;
  wire \next_mi_addr_reg[31]_i_1__0_n_5 ;
  wire \next_mi_addr_reg[31]_i_1__0_n_6 ;
  wire \next_mi_addr_reg[31]_i_1__0_n_7 ;
  wire \next_mi_addr_reg[3]_i_1__0_n_0 ;
  wire \next_mi_addr_reg[3]_i_1__0_n_1 ;
  wire \next_mi_addr_reg[3]_i_1__0_n_2 ;
  wire \next_mi_addr_reg[3]_i_1__0_n_3 ;
  wire \next_mi_addr_reg[3]_i_1__0_n_4 ;
  wire \next_mi_addr_reg[3]_i_1__0_n_5 ;
  wire \next_mi_addr_reg[3]_i_1__0_n_6 ;
  wire \next_mi_addr_reg[3]_i_1__0_n_7 ;
  wire \next_mi_addr_reg[7]_i_1__0_n_0 ;
  wire \next_mi_addr_reg[7]_i_1__0_n_1 ;
  wire \next_mi_addr_reg[7]_i_1__0_n_2 ;
  wire \next_mi_addr_reg[7]_i_1__0_n_3 ;
  wire \next_mi_addr_reg[7]_i_1__0_n_4 ;
  wire \next_mi_addr_reg[7]_i_1__0_n_5 ;
  wire \next_mi_addr_reg[7]_i_1__0_n_6 ;
  wire \next_mi_addr_reg[7]_i_1__0_n_7 ;
  wire \num_transactions_q_reg_n_0_[0] ;
  wire \num_transactions_q_reg_n_0_[1] ;
  wire \num_transactions_q_reg_n_0_[2] ;
  wire \num_transactions_q_reg_n_0_[3] ;
  wire out;
  wire [3:0]p_0_in__0;
  wire \pushed_commands[3]_i_1__0_n_0 ;
  wire [0:0]\pushed_commands_reg[0]_0 ;
  wire [3:0]pushed_commands_reg__0;
  wire pushed_new_cmd;
  wire rd_en;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;
  wire s_axi_rlast;
  wire [31:0]size_mask_q;
  wire split_ongoing;
  wire [3:3]\NLW_next_mi_addr_reg[31]_i_1__0_CO_UNCONNECTED ;

  FDRE \S_AXI_AADDR_Q_reg[0] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [0]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[0] ),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[10] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [10]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[10] ),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[11] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [11]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[11] ),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[12] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [12]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[12] ),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[13] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [13]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[13] ),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[14] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [14]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[14] ),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[15] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [15]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[15] ),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[16] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [16]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[16] ),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[17] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [17]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[17] ),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[18] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [18]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[18] ),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[19] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [19]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[19] ),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[1] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [1]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[1] ),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[20] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [20]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[20] ),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[21] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [21]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[21] ),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[22] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [22]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[22] ),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[23] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [23]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[23] ),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[24] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [24]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[24] ),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[25] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [25]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[25] ),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[26] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [26]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[26] ),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[27] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [27]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[27] ),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[28] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [28]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[28] ),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[29] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [29]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[29] ),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[2] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [2]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[2] ),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[30] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [30]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[30] ),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[31] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [31]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[31] ),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[3] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [3]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[3] ),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[4] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [4]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[4] ),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[5] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [5]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[5] ),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[6] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [6]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[6] ),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[7] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [7]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[7] ),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[8] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [8]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[8] ),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AADDR_Q_reg[9] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\next_mi_addr_reg[31]_0 [9]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[9] ),
        .R(s_axi_aresetn));
  FDRE \S_AXI_ABURST_Q_reg[0] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_ABURST_Q_reg[1]_0 [0]),
        .Q(m_axi_arburst[0]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_ABURST_Q_reg[1] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_ABURST_Q_reg[1]_0 [1]),
        .Q(m_axi_arburst[1]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_ACACHE_Q_reg[0] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_ACACHE_Q_reg[3]_0 [0]),
        .Q(m_axi_arcache[0]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_ACACHE_Q_reg[1] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_ACACHE_Q_reg[3]_0 [1]),
        .Q(m_axi_arcache[1]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_ACACHE_Q_reg[2] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_ACACHE_Q_reg[3]_0 [2]),
        .Q(m_axi_arcache[2]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_ACACHE_Q_reg[3] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_ACACHE_Q_reg[3]_0 [3]),
        .Q(m_axi_arcache[3]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_ALEN_Q_reg[0] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(access_fit_mi_side_q_reg[0]),
        .Q(S_AXI_ALEN_Q[0]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_ALEN_Q_reg[1] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(access_fit_mi_side_q_reg[1]),
        .Q(S_AXI_ALEN_Q[1]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_ALEN_Q_reg[2] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(access_fit_mi_side_q_reg[2]),
        .Q(S_AXI_ALEN_Q[2]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_ALEN_Q_reg[3] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(access_fit_mi_side_q_reg[3]),
        .Q(S_AXI_ALEN_Q[3]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_ALOCK_Q_reg[0] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\gen_downsizer.gen_cascaded_downsizer.arlock_i ),
        .Q(\S_AXI_ALOCK_Q_reg_n_0_[0] ),
        .R(s_axi_aresetn));
  FDRE \S_AXI_APROT_Q_reg[0] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_APROT_Q_reg[2]_0 [0]),
        .Q(m_axi_arprot[0]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_APROT_Q_reg[1] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_APROT_Q_reg[2]_0 [1]),
        .Q(m_axi_arprot[1]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_APROT_Q_reg[2] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_APROT_Q_reg[2]_0 [2]),
        .Q(m_axi_arprot[2]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AQOS_Q_reg[0] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_AQOS_Q_reg[3]_0 [0]),
        .Q(m_axi_arqos[0]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AQOS_Q_reg[1] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_AQOS_Q_reg[3]_0 [1]),
        .Q(m_axi_arqos[1]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AQOS_Q_reg[2] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_AQOS_Q_reg[3]_0 [2]),
        .Q(m_axi_arqos[2]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_AQOS_Q_reg[3] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_AQOS_Q_reg[3]_0 [3]),
        .Q(m_axi_arqos[3]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_AREADY_I_reg
       (.C(out),
        .CE(1'b1),
        .D(\USE_R_CHANNEL.cmd_queue_n_8 ),
        .Q(access_is_incr_q_reg_0),
        .R(s_axi_aresetn));
  FDRE \S_AXI_ASIZE_Q_reg[0] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(access_fit_mi_side_q_reg[8]),
        .Q(m_axi_arsize[0]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_ASIZE_Q_reg[1] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(access_fit_mi_side_q_reg[9]),
        .Q(m_axi_arsize[1]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_ASIZE_Q_reg[2] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(access_fit_mi_side_q_reg[10]),
        .Q(m_axi_arsize[2]),
        .R(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_data_fifo_v2_1_16_axic_fifo__parameterized0 \USE_R_CHANNEL.cmd_queue 
       (.E(pushed_new_cmd),
        .Q(pushed_commands_reg__0),
        .S_AXI_AREADY_I_reg(\USE_R_CHANNEL.cmd_queue_n_8 ),
        .S_AXI_AREADY_I_reg_0(access_is_incr_q_reg_0),
        .access_is_incr_q(access_is_incr_q),
        .areset_d_2(areset_d_2),
        .\areset_d_reg[1] (command_ongoing_reg_0),
        .cmd_push_block(cmd_push_block),
        .cmd_push_block_reg(\USE_R_CHANNEL.cmd_queue_n_2 ),
        .command_ongoing(command_ongoing),
        .command_ongoing_reg(\USE_R_CHANNEL.cmd_queue_n_7 ),
        .command_ongoing_reg_0(command_ongoing_reg_1),
        .din(cmd_split_i),
        .dout(dout),
        .first_mi_word_reg(first_mi_word_reg),
        .\gen_downsizer.gen_cascaded_downsizer.rlast_i (\gen_downsizer.gen_cascaded_downsizer.rlast_i ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_rlast(m_axi_rlast),
        .need_to_split_q(need_to_split_q),
        .\num_transactions_q_reg[3] ({\num_transactions_q_reg_n_0_[3] ,\num_transactions_q_reg_n_0_[2] ,\num_transactions_q_reg_n_0_[1] ,\num_transactions_q_reg_n_0_[0] }),
        .out(out),
        .rd_en(rd_en),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(s_axi_aresetn_0),
        .s_axi_rlast(s_axi_rlast));
  FDRE #(
    .INIT(1'b0)) 
    access_is_incr_q_reg
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(access_is_incr_0),
        .Q(access_is_incr_q),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \addr_step_q_reg[10] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_ASIZE_Q_reg[1]_0 [5]),
        .Q(\addr_step_q_reg_n_0_[10] ),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \addr_step_q_reg[11] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_ASIZE_Q_reg[1]_0 [6]),
        .Q(\addr_step_q_reg_n_0_[11] ),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \addr_step_q_reg[5] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_ASIZE_Q_reg[1]_0 [0]),
        .Q(\addr_step_q_reg_n_0_[5] ),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \addr_step_q_reg[6] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_ASIZE_Q_reg[1]_0 [1]),
        .Q(\addr_step_q_reg_n_0_[6] ),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \addr_step_q_reg[7] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_ASIZE_Q_reg[1]_0 [2]),
        .Q(\addr_step_q_reg_n_0_[7] ),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \addr_step_q_reg[8] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_ASIZE_Q_reg[1]_0 [3]),
        .Q(\addr_step_q_reg_n_0_[8] ),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \addr_step_q_reg[9] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_ASIZE_Q_reg[1]_0 [4]),
        .Q(\addr_step_q_reg_n_0_[9] ),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \areset_d_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(areset_d_2),
        .Q(command_ongoing_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    cmd_push_block_reg
       (.C(out),
        .CE(1'b1),
        .D(\USE_R_CHANNEL.cmd_queue_n_2 ),
        .Q(cmd_push_block),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    command_ongoing_reg
       (.C(out),
        .CE(1'b1),
        .D(\USE_R_CHANNEL.cmd_queue_n_7 ),
        .Q(command_ongoing),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \first_step_q_reg[0] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(access_fit_mi_side_q_reg_0[0]),
        .Q(\first_step_q_reg_n_0_[0] ),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \first_step_q_reg[10] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(access_fit_mi_side_q_reg_0[10]),
        .Q(\first_step_q_reg_n_0_[10] ),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \first_step_q_reg[11] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(access_fit_mi_side_q_reg_0[11]),
        .Q(\first_step_q_reg_n_0_[11] ),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \first_step_q_reg[1] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(access_fit_mi_side_q_reg_0[1]),
        .Q(\first_step_q_reg_n_0_[1] ),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \first_step_q_reg[2] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(access_fit_mi_side_q_reg_0[2]),
        .Q(\first_step_q_reg_n_0_[2] ),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \first_step_q_reg[3] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(access_fit_mi_side_q_reg_0[3]),
        .Q(\first_step_q_reg_n_0_[3] ),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \first_step_q_reg[4] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(access_fit_mi_side_q_reg_0[4]),
        .Q(\first_step_q_reg_n_0_[4] ),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \first_step_q_reg[5] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(access_fit_mi_side_q_reg_0[5]),
        .Q(\first_step_q_reg_n_0_[5] ),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \first_step_q_reg[6] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(access_fit_mi_side_q_reg_0[6]),
        .Q(\first_step_q_reg_n_0_[6] ),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \first_step_q_reg[7] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(access_fit_mi_side_q_reg_0[7]),
        .Q(\first_step_q_reg_n_0_[7] ),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \first_step_q_reg[8] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(access_fit_mi_side_q_reg_0[8]),
        .Q(\first_step_q_reg_n_0_[8] ),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \first_step_q_reg[9] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(access_fit_mi_side_q_reg_0[9]),
        .Q(\first_step_q_reg_n_0_[9] ),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    incr_need_to_split_q_reg
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(incr_need_to_split_1),
        .Q(need_to_split_q),
        .R(s_axi_aresetn));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_araddr[0]_INST_0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[0] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(next_mi_addr[0]),
        .I4(size_mask_q[0]),
        .O(m_axi_araddr[0]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_araddr[10]_INST_0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[10] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[10]),
        .O(m_axi_araddr[10]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_araddr[11]_INST_0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[11] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[11]),
        .O(m_axi_araddr[11]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_araddr[12]_INST_0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[12] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[12]),
        .O(m_axi_araddr[12]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_araddr[13]_INST_0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[13] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[13]),
        .O(m_axi_araddr[13]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_araddr[14]_INST_0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[14] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[14]),
        .O(m_axi_araddr[14]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_araddr[15]_INST_0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[15] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[15]),
        .O(m_axi_araddr[15]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_araddr[16]_INST_0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[16] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[16]),
        .O(m_axi_araddr[16]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_araddr[17]_INST_0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[17] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[17]),
        .O(m_axi_araddr[17]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_araddr[18]_INST_0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[18] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[18]),
        .O(m_axi_araddr[18]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_araddr[19]_INST_0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[19] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[19]),
        .O(m_axi_araddr[19]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_araddr[1]_INST_0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[1] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(next_mi_addr[1]),
        .I4(size_mask_q[1]),
        .O(m_axi_araddr[1]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_araddr[20]_INST_0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[20] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[20]),
        .O(m_axi_araddr[20]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_araddr[21]_INST_0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[21] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[21]),
        .O(m_axi_araddr[21]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_araddr[22]_INST_0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[22] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[22]),
        .O(m_axi_araddr[22]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_araddr[23]_INST_0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[23] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[23]),
        .O(m_axi_araddr[23]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_araddr[24]_INST_0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[24] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[24]),
        .O(m_axi_araddr[24]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_araddr[25]_INST_0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[25] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[25]),
        .O(m_axi_araddr[25]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_araddr[26]_INST_0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[26] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[26]),
        .O(m_axi_araddr[26]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_araddr[27]_INST_0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[27] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[27]),
        .O(m_axi_araddr[27]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_araddr[28]_INST_0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[28] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[28]),
        .O(m_axi_araddr[28]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_araddr[29]_INST_0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[29] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[29]),
        .O(m_axi_araddr[29]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_araddr[2]_INST_0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[2] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(next_mi_addr[2]),
        .I4(size_mask_q[2]),
        .O(m_axi_araddr[2]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_araddr[30]_INST_0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[30] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[30]),
        .O(m_axi_araddr[30]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_araddr[31]_INST_0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[31] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(next_mi_addr[31]),
        .I4(size_mask_q[31]),
        .O(m_axi_araddr[31]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_araddr[3]_INST_0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[3] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(next_mi_addr[3]),
        .I4(size_mask_q[3]),
        .O(m_axi_araddr[3]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_araddr[4]_INST_0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[4] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(next_mi_addr[4]),
        .I4(size_mask_q[4]),
        .O(m_axi_araddr[4]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_araddr[5]_INST_0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[5] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(next_mi_addr[5]),
        .I4(size_mask_q[5]),
        .O(m_axi_araddr[5]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_araddr[6]_INST_0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[6] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(next_mi_addr[6]),
        .I4(size_mask_q[6]),
        .O(m_axi_araddr[6]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_araddr[7]_INST_0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[7] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[7]),
        .O(m_axi_araddr[7]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_araddr[8]_INST_0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[8] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[8]),
        .O(m_axi_araddr[8]));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \m_axi_araddr[9]_INST_0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[9] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[9]),
        .O(m_axi_araddr[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \m_axi_arlen[0]_INST_0 
       (.I0(S_AXI_ALEN_Q[0]),
        .I1(pushed_commands_reg__0[1]),
        .I2(pushed_commands_reg__0[0]),
        .I3(pushed_commands_reg__0[2]),
        .I4(pushed_commands_reg__0[3]),
        .I5(need_to_split_q),
        .O(m_axi_arlen[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \m_axi_arlen[1]_INST_0 
       (.I0(S_AXI_ALEN_Q[1]),
        .I1(pushed_commands_reg__0[1]),
        .I2(pushed_commands_reg__0[0]),
        .I3(pushed_commands_reg__0[2]),
        .I4(pushed_commands_reg__0[3]),
        .I5(need_to_split_q),
        .O(m_axi_arlen[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \m_axi_arlen[2]_INST_0 
       (.I0(S_AXI_ALEN_Q[2]),
        .I1(pushed_commands_reg__0[1]),
        .I2(pushed_commands_reg__0[0]),
        .I3(pushed_commands_reg__0[2]),
        .I4(pushed_commands_reg__0[3]),
        .I5(need_to_split_q),
        .O(m_axi_arlen[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \m_axi_arlen[3]_INST_0 
       (.I0(S_AXI_ALEN_Q[3]),
        .I1(pushed_commands_reg__0[1]),
        .I2(pushed_commands_reg__0[0]),
        .I3(pushed_commands_reg__0[2]),
        .I4(pushed_commands_reg__0[3]),
        .I5(need_to_split_q),
        .O(m_axi_arlen[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \m_axi_arlock[0]_INST_0 
       (.I0(\S_AXI_ALOCK_Q_reg_n_0_[0] ),
        .I1(need_to_split_q),
        .O(m_axi_arlock));
  LUT4 #(
    .INIT(16'h56A6)) 
    \next_mi_addr[11]_i_2 
       (.I0(m_axi_araddr[11]),
        .I1(\addr_step_q_reg_n_0_[11] ),
        .I2(\next_mi_addr[11]_i_6__0_n_0 ),
        .I3(\first_step_q_reg_n_0_[11] ),
        .O(\next_mi_addr[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \next_mi_addr[11]_i_3 
       (.I0(m_axi_araddr[10]),
        .I1(\addr_step_q_reg_n_0_[10] ),
        .I2(\next_mi_addr[11]_i_6__0_n_0 ),
        .I3(\first_step_q_reg_n_0_[10] ),
        .O(\next_mi_addr[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \next_mi_addr[11]_i_4 
       (.I0(m_axi_araddr[9]),
        .I1(\addr_step_q_reg_n_0_[9] ),
        .I2(\next_mi_addr[11]_i_6__0_n_0 ),
        .I3(\first_step_q_reg_n_0_[9] ),
        .O(\next_mi_addr[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \next_mi_addr[11]_i_5 
       (.I0(m_axi_araddr[8]),
        .I1(\addr_step_q_reg_n_0_[8] ),
        .I2(\next_mi_addr[11]_i_6__0_n_0 ),
        .I3(\first_step_q_reg_n_0_[8] ),
        .O(\next_mi_addr[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \next_mi_addr[11]_i_6__0 
       (.I0(pushed_commands_reg__0[1]),
        .I1(pushed_commands_reg__0[0]),
        .I2(pushed_commands_reg__0[2]),
        .I3(pushed_commands_reg__0[3]),
        .O(\next_mi_addr[11]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[15]_i_2__0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[15] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[15]),
        .O(\next_mi_addr[15]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[15]_i_3__0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[14] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[14]),
        .O(\next_mi_addr[15]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[15]_i_4__0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[13] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[13]),
        .O(\next_mi_addr[15]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[15]_i_5__0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[12] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[12]),
        .O(\next_mi_addr[15]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[15]_i_6__0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[15] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[15]),
        .O(\next_mi_addr[15]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[15]_i_7__0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[14] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[14]),
        .O(\next_mi_addr[15]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[15]_i_8__0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[13] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[13]),
        .O(\next_mi_addr[15]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[15]_i_9__0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[12] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[12]),
        .O(\next_mi_addr[15]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[19]_i_2__0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[19] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[19]),
        .O(\next_mi_addr[19]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[19]_i_3__0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[18] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[18]),
        .O(\next_mi_addr[19]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[19]_i_4__0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[17] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[17]),
        .O(\next_mi_addr[19]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[19]_i_5__0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[16] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[16]),
        .O(\next_mi_addr[19]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[23]_i_2__0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[23] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[23]),
        .O(\next_mi_addr[23]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[23]_i_3__0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[22] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[22]),
        .O(\next_mi_addr[23]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[23]_i_4__0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[21] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[21]),
        .O(\next_mi_addr[23]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[23]_i_5__0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[20] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[20]),
        .O(\next_mi_addr[23]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[27]_i_2__0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[27] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[27]),
        .O(\next_mi_addr[27]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[27]_i_3__0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[26] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[26]),
        .O(\next_mi_addr[27]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[27]_i_4__0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[25] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[25]),
        .O(\next_mi_addr[27]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[27]_i_5__0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[24] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[24]),
        .O(\next_mi_addr[27]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[31]_i_2__0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[31] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(next_mi_addr[31]),
        .I4(size_mask_q[31]),
        .O(\next_mi_addr[31]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[31]_i_3__0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[30] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[30]),
        .O(\next_mi_addr[31]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[31]_i_4__0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[29] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[29]),
        .O(\next_mi_addr[31]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hEA2A2A2A)) 
    \next_mi_addr[31]_i_5__0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[28] ),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(size_mask_q[31]),
        .I4(next_mi_addr[28]),
        .O(\next_mi_addr[31]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h07F7F808F808F808)) 
    \next_mi_addr[3]_i_2 
       (.I0(size_mask_q[3]),
        .I1(next_mi_addr[3]),
        .I2(\next_mi_addr[3]_i_6__0_n_0 ),
        .I3(\S_AXI_AADDR_Q_reg_n_0_[3] ),
        .I4(\next_mi_addr[11]_i_6__0_n_0 ),
        .I5(\first_step_q_reg_n_0_[3] ),
        .O(\next_mi_addr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h07F7F808F808F808)) 
    \next_mi_addr[3]_i_3 
       (.I0(size_mask_q[2]),
        .I1(next_mi_addr[2]),
        .I2(\next_mi_addr[3]_i_6__0_n_0 ),
        .I3(\S_AXI_AADDR_Q_reg_n_0_[2] ),
        .I4(\next_mi_addr[11]_i_6__0_n_0 ),
        .I5(\first_step_q_reg_n_0_[2] ),
        .O(\next_mi_addr[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h07F7F808F808F808)) 
    \next_mi_addr[3]_i_4 
       (.I0(size_mask_q[1]),
        .I1(next_mi_addr[1]),
        .I2(\next_mi_addr[3]_i_6__0_n_0 ),
        .I3(\S_AXI_AADDR_Q_reg_n_0_[1] ),
        .I4(\next_mi_addr[11]_i_6__0_n_0 ),
        .I5(\first_step_q_reg_n_0_[1] ),
        .O(\next_mi_addr[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h07F7F808F808F808)) 
    \next_mi_addr[3]_i_5 
       (.I0(size_mask_q[0]),
        .I1(next_mi_addr[0]),
        .I2(\next_mi_addr[3]_i_6__0_n_0 ),
        .I3(\S_AXI_AADDR_Q_reg_n_0_[0] ),
        .I4(\next_mi_addr[11]_i_6__0_n_0 ),
        .I5(\first_step_q_reg_n_0_[0] ),
        .O(\next_mi_addr[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \next_mi_addr[3]_i_6__0 
       (.I0(access_is_incr_q),
        .I1(split_ongoing),
        .O(\next_mi_addr[3]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \next_mi_addr[7]_i_2 
       (.I0(m_axi_araddr[7]),
        .I1(\addr_step_q_reg_n_0_[7] ),
        .I2(\next_mi_addr[11]_i_6__0_n_0 ),
        .I3(\first_step_q_reg_n_0_[7] ),
        .O(\next_mi_addr[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \next_mi_addr[7]_i_3 
       (.I0(m_axi_araddr[6]),
        .I1(\addr_step_q_reg_n_0_[6] ),
        .I2(\next_mi_addr[11]_i_6__0_n_0 ),
        .I3(\first_step_q_reg_n_0_[6] ),
        .O(\next_mi_addr[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \next_mi_addr[7]_i_4 
       (.I0(m_axi_araddr[5]),
        .I1(\addr_step_q_reg_n_0_[5] ),
        .I2(\next_mi_addr[11]_i_6__0_n_0 ),
        .I3(\first_step_q_reg_n_0_[5] ),
        .O(\next_mi_addr[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \next_mi_addr[7]_i_5 
       (.I0(m_axi_araddr[4]),
        .I1(size_mask_q[0]),
        .I2(\next_mi_addr[11]_i_6__0_n_0 ),
        .I3(\first_step_q_reg_n_0_[4] ),
        .O(\next_mi_addr[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[0] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[3]_i_1__0_n_7 ),
        .Q(next_mi_addr[0]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[10] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[11]_i_1__0_n_5 ),
        .Q(next_mi_addr[10]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[11] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[11]_i_1__0_n_4 ),
        .Q(next_mi_addr[11]),
        .R(s_axi_aresetn));
  CARRY4 \next_mi_addr_reg[11]_i_1__0 
       (.CI(\next_mi_addr_reg[7]_i_1__0_n_0 ),
        .CO({\next_mi_addr_reg[11]_i_1__0_n_0 ,\next_mi_addr_reg[11]_i_1__0_n_1 ,\next_mi_addr_reg[11]_i_1__0_n_2 ,\next_mi_addr_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_araddr[11:8]),
        .O({\next_mi_addr_reg[11]_i_1__0_n_4 ,\next_mi_addr_reg[11]_i_1__0_n_5 ,\next_mi_addr_reg[11]_i_1__0_n_6 ,\next_mi_addr_reg[11]_i_1__0_n_7 }),
        .S({\next_mi_addr[11]_i_2_n_0 ,\next_mi_addr[11]_i_3_n_0 ,\next_mi_addr[11]_i_4_n_0 ,\next_mi_addr[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[12] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[15]_i_1__0_n_7 ),
        .Q(next_mi_addr[12]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[13] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[15]_i_1__0_n_6 ),
        .Q(next_mi_addr[13]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[14] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[15]_i_1__0_n_5 ),
        .Q(next_mi_addr[14]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[15] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[15]_i_1__0_n_4 ),
        .Q(next_mi_addr[15]),
        .R(s_axi_aresetn));
  CARRY4 \next_mi_addr_reg[15]_i_1__0 
       (.CI(\next_mi_addr_reg[11]_i_1__0_n_0 ),
        .CO({\next_mi_addr_reg[15]_i_1__0_n_0 ,\next_mi_addr_reg[15]_i_1__0_n_1 ,\next_mi_addr_reg[15]_i_1__0_n_2 ,\next_mi_addr_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\next_mi_addr[15]_i_2__0_n_0 ,\next_mi_addr[15]_i_3__0_n_0 ,\next_mi_addr[15]_i_4__0_n_0 ,\next_mi_addr[15]_i_5__0_n_0 }),
        .O({\next_mi_addr_reg[15]_i_1__0_n_4 ,\next_mi_addr_reg[15]_i_1__0_n_5 ,\next_mi_addr_reg[15]_i_1__0_n_6 ,\next_mi_addr_reg[15]_i_1__0_n_7 }),
        .S({\next_mi_addr[15]_i_6__0_n_0 ,\next_mi_addr[15]_i_7__0_n_0 ,\next_mi_addr[15]_i_8__0_n_0 ,\next_mi_addr[15]_i_9__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[16] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[19]_i_1__0_n_7 ),
        .Q(next_mi_addr[16]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[17] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[19]_i_1__0_n_6 ),
        .Q(next_mi_addr[17]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[18] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[19]_i_1__0_n_5 ),
        .Q(next_mi_addr[18]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[19] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[19]_i_1__0_n_4 ),
        .Q(next_mi_addr[19]),
        .R(s_axi_aresetn));
  CARRY4 \next_mi_addr_reg[19]_i_1__0 
       (.CI(\next_mi_addr_reg[15]_i_1__0_n_0 ),
        .CO({\next_mi_addr_reg[19]_i_1__0_n_0 ,\next_mi_addr_reg[19]_i_1__0_n_1 ,\next_mi_addr_reg[19]_i_1__0_n_2 ,\next_mi_addr_reg[19]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\next_mi_addr_reg[19]_i_1__0_n_4 ,\next_mi_addr_reg[19]_i_1__0_n_5 ,\next_mi_addr_reg[19]_i_1__0_n_6 ,\next_mi_addr_reg[19]_i_1__0_n_7 }),
        .S({\next_mi_addr[19]_i_2__0_n_0 ,\next_mi_addr[19]_i_3__0_n_0 ,\next_mi_addr[19]_i_4__0_n_0 ,\next_mi_addr[19]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[1] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[3]_i_1__0_n_6 ),
        .Q(next_mi_addr[1]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[20] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[23]_i_1__0_n_7 ),
        .Q(next_mi_addr[20]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[21] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[23]_i_1__0_n_6 ),
        .Q(next_mi_addr[21]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[22] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[23]_i_1__0_n_5 ),
        .Q(next_mi_addr[22]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[23] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[23]_i_1__0_n_4 ),
        .Q(next_mi_addr[23]),
        .R(s_axi_aresetn));
  CARRY4 \next_mi_addr_reg[23]_i_1__0 
       (.CI(\next_mi_addr_reg[19]_i_1__0_n_0 ),
        .CO({\next_mi_addr_reg[23]_i_1__0_n_0 ,\next_mi_addr_reg[23]_i_1__0_n_1 ,\next_mi_addr_reg[23]_i_1__0_n_2 ,\next_mi_addr_reg[23]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\next_mi_addr_reg[23]_i_1__0_n_4 ,\next_mi_addr_reg[23]_i_1__0_n_5 ,\next_mi_addr_reg[23]_i_1__0_n_6 ,\next_mi_addr_reg[23]_i_1__0_n_7 }),
        .S({\next_mi_addr[23]_i_2__0_n_0 ,\next_mi_addr[23]_i_3__0_n_0 ,\next_mi_addr[23]_i_4__0_n_0 ,\next_mi_addr[23]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[24] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[27]_i_1__0_n_7 ),
        .Q(next_mi_addr[24]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[25] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[27]_i_1__0_n_6 ),
        .Q(next_mi_addr[25]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[26] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[27]_i_1__0_n_5 ),
        .Q(next_mi_addr[26]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[27] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[27]_i_1__0_n_4 ),
        .Q(next_mi_addr[27]),
        .R(s_axi_aresetn));
  CARRY4 \next_mi_addr_reg[27]_i_1__0 
       (.CI(\next_mi_addr_reg[23]_i_1__0_n_0 ),
        .CO({\next_mi_addr_reg[27]_i_1__0_n_0 ,\next_mi_addr_reg[27]_i_1__0_n_1 ,\next_mi_addr_reg[27]_i_1__0_n_2 ,\next_mi_addr_reg[27]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\next_mi_addr_reg[27]_i_1__0_n_4 ,\next_mi_addr_reg[27]_i_1__0_n_5 ,\next_mi_addr_reg[27]_i_1__0_n_6 ,\next_mi_addr_reg[27]_i_1__0_n_7 }),
        .S({\next_mi_addr[27]_i_2__0_n_0 ,\next_mi_addr[27]_i_3__0_n_0 ,\next_mi_addr[27]_i_4__0_n_0 ,\next_mi_addr[27]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[28] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[31]_i_1__0_n_7 ),
        .Q(next_mi_addr[28]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[29] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[31]_i_1__0_n_6 ),
        .Q(next_mi_addr[29]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[2] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[3]_i_1__0_n_5 ),
        .Q(next_mi_addr[2]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[30] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[31]_i_1__0_n_5 ),
        .Q(next_mi_addr[30]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[31] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[31]_i_1__0_n_4 ),
        .Q(next_mi_addr[31]),
        .R(s_axi_aresetn));
  CARRY4 \next_mi_addr_reg[31]_i_1__0 
       (.CI(\next_mi_addr_reg[27]_i_1__0_n_0 ),
        .CO({\NLW_next_mi_addr_reg[31]_i_1__0_CO_UNCONNECTED [3],\next_mi_addr_reg[31]_i_1__0_n_1 ,\next_mi_addr_reg[31]_i_1__0_n_2 ,\next_mi_addr_reg[31]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\next_mi_addr_reg[31]_i_1__0_n_4 ,\next_mi_addr_reg[31]_i_1__0_n_5 ,\next_mi_addr_reg[31]_i_1__0_n_6 ,\next_mi_addr_reg[31]_i_1__0_n_7 }),
        .S({\next_mi_addr[31]_i_2__0_n_0 ,\next_mi_addr[31]_i_3__0_n_0 ,\next_mi_addr[31]_i_4__0_n_0 ,\next_mi_addr[31]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[3] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[3]_i_1__0_n_4 ),
        .Q(next_mi_addr[3]),
        .R(s_axi_aresetn));
  CARRY4 \next_mi_addr_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\next_mi_addr_reg[3]_i_1__0_n_0 ,\next_mi_addr_reg[3]_i_1__0_n_1 ,\next_mi_addr_reg[3]_i_1__0_n_2 ,\next_mi_addr_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_araddr[3:0]),
        .O({\next_mi_addr_reg[3]_i_1__0_n_4 ,\next_mi_addr_reg[3]_i_1__0_n_5 ,\next_mi_addr_reg[3]_i_1__0_n_6 ,\next_mi_addr_reg[3]_i_1__0_n_7 }),
        .S({\next_mi_addr[3]_i_2_n_0 ,\next_mi_addr[3]_i_3_n_0 ,\next_mi_addr[3]_i_4_n_0 ,\next_mi_addr[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[4] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[7]_i_1__0_n_7 ),
        .Q(next_mi_addr[4]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[5] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[7]_i_1__0_n_6 ),
        .Q(next_mi_addr[5]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[6] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[7]_i_1__0_n_5 ),
        .Q(next_mi_addr[6]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[7] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[7]_i_1__0_n_4 ),
        .Q(next_mi_addr[7]),
        .R(s_axi_aresetn));
  CARRY4 \next_mi_addr_reg[7]_i_1__0 
       (.CI(\next_mi_addr_reg[3]_i_1__0_n_0 ),
        .CO({\next_mi_addr_reg[7]_i_1__0_n_0 ,\next_mi_addr_reg[7]_i_1__0_n_1 ,\next_mi_addr_reg[7]_i_1__0_n_2 ,\next_mi_addr_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_araddr[7:4]),
        .O({\next_mi_addr_reg[7]_i_1__0_n_4 ,\next_mi_addr_reg[7]_i_1__0_n_5 ,\next_mi_addr_reg[7]_i_1__0_n_6 ,\next_mi_addr_reg[7]_i_1__0_n_7 }),
        .S({\next_mi_addr[7]_i_2_n_0 ,\next_mi_addr[7]_i_3_n_0 ,\next_mi_addr[7]_i_4_n_0 ,\next_mi_addr[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[8] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[11]_i_1__0_n_7 ),
        .Q(next_mi_addr[8]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \next_mi_addr_reg[9] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr_reg[11]_i_1__0_n_6 ),
        .Q(next_mi_addr[9]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \num_transactions_q_reg[0] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(access_fit_mi_side_q_reg[4]),
        .Q(\num_transactions_q_reg_n_0_[0] ),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \num_transactions_q_reg[1] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(access_fit_mi_side_q_reg[5]),
        .Q(\num_transactions_q_reg_n_0_[1] ),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \num_transactions_q_reg[2] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(access_fit_mi_side_q_reg[6]),
        .Q(\num_transactions_q_reg_n_0_[2] ),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \num_transactions_q_reg[3] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(access_fit_mi_side_q_reg[7]),
        .Q(\num_transactions_q_reg_n_0_[3] ),
        .R(s_axi_aresetn));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pushed_commands[0]_i_1__0 
       (.I0(pushed_commands_reg__0[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pushed_commands[1]_i_1__0 
       (.I0(pushed_commands_reg__0[0]),
        .I1(pushed_commands_reg__0[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \pushed_commands[2]_i_1__0 
       (.I0(pushed_commands_reg__0[2]),
        .I1(pushed_commands_reg__0[1]),
        .I2(pushed_commands_reg__0[0]),
        .O(p_0_in__0[2]));
  LUT2 #(
    .INIT(4'hB)) 
    \pushed_commands[3]_i_1__0 
       (.I0(access_is_incr_q_reg_0),
        .I1(s_axi_aresetn_0),
        .O(\pushed_commands[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \pushed_commands[3]_i_2__0 
       (.I0(pushed_commands_reg__0[3]),
        .I1(pushed_commands_reg__0[0]),
        .I2(pushed_commands_reg__0[1]),
        .I3(pushed_commands_reg__0[2]),
        .O(p_0_in__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \pushed_commands_reg[0] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(p_0_in__0[0]),
        .Q(pushed_commands_reg__0[0]),
        .R(\pushed_commands[3]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pushed_commands_reg[1] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(p_0_in__0[1]),
        .Q(pushed_commands_reg__0[1]),
        .R(\pushed_commands[3]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pushed_commands_reg[2] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(p_0_in__0[2]),
        .Q(pushed_commands_reg__0[2]),
        .R(\pushed_commands[3]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pushed_commands_reg[3] 
       (.C(out),
        .CE(pushed_new_cmd),
        .D(p_0_in__0[3]),
        .Q(pushed_commands_reg__0[3]),
        .R(\pushed_commands[3]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \size_mask_q_reg[0] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_ASIZE_Q_reg[0]_0 ),
        .Q(size_mask_q[0]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \size_mask_q_reg[1] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_ASIZE_Q_reg[0]_1 [0]),
        .Q(size_mask_q[1]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \size_mask_q_reg[2] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_ASIZE_Q_reg[0]_1 [1]),
        .Q(size_mask_q[2]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \size_mask_q_reg[31] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(1'b1),
        .Q(size_mask_q[31]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \size_mask_q_reg[3] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_ASIZE_Q_reg[0]_1 [2]),
        .Q(size_mask_q[3]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \size_mask_q_reg[4] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_ASIZE_Q_reg[0]_1 [3]),
        .Q(size_mask_q[4]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \size_mask_q_reg[5] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_ASIZE_Q_reg[0]_1 [4]),
        .Q(size_mask_q[5]),
        .R(s_axi_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \size_mask_q_reg[6] 
       (.C(out),
        .CE(access_is_incr_q_reg_0),
        .D(\S_AXI_ASIZE_Q_reg[0]_1 [5]),
        .Q(size_mask_q[6]),
        .R(s_axi_aresetn));
  LUT2 #(
    .INIT(4'h2)) 
    split_ongoing_i_1__2
       (.I0(access_is_incr_q_reg_0),
        .I1(command_ongoing_reg_1),
        .O(\pushed_commands_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    split_ongoing_reg
       (.C(out),
        .CE(pushed_new_cmd),
        .D(cmd_split_i),
        .Q(split_ongoing),
        .R(s_axi_aresetn));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_protocol_converter_v2_1_17_axi3_conv
   (empty,
    m_axi_awlen,
    first_mi_word_reg,
    last_word,
    E,
    m_axi_wlast,
    access_is_incr_q_reg,
    command_ongoing_reg,
    m_axi_awvalid,
    \pushed_commands_reg[0] ,
    m_axi_wvalid,
    m_axi_arvalid,
    \pushed_commands_reg[0]_0 ,
    s_axi_rlast,
    \gen_downsizer.gen_cascaded_downsizer.rlast_i ,
    D,
    m_axi_awlock,
    m_axi_arlen,
    m_axi_arlock,
    m_axi_awaddr,
    m_axi_araddr,
    \S_AXI_BRESP_ACC_reg[1] ,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    out,
    s_axi_aresetn,
    rd_en,
    m_axi_bready,
    access_is_incr,
    incr_need_to_split,
    \gen_downsizer.gen_cascaded_downsizer.awlock_i ,
    p_3_in,
    access_is_incr_0,
    incr_need_to_split_1,
    \gen_downsizer.gen_cascaded_downsizer.arlock_i ,
    areset_d_2,
    \S_AXI_ASIZE_Q_reg[0] ,
    size_mask,
    s_axi_aresetn_0,
    m_axi_awready,
    command_ongoing_reg_0,
    s_axi_wvalid,
    empty_fwft_i_reg,
    m_axi_arready,
    command_ongoing_reg_1,
    m_axi_rlast,
    dout,
    m_axi_bresp,
    \goreg_dm.dout_i_reg[8] ,
    s_axi_bready,
    m_axi_bvalid,
    din,
    \S_AXI_ASIZE_Q_reg[0]_0 ,
    \next_mi_addr_reg[31] ,
    \S_AXI_ASIZE_Q_reg[1] ,
    access_fit_mi_side_q_reg,
    \S_AXI_ABURST_Q_reg[1] ,
    \S_AXI_ACACHE_Q_reg[3] ,
    \S_AXI_APROT_Q_reg[2] ,
    \S_AXI_AQOS_Q_reg[3] ,
    access_fit_mi_side_q_reg_0,
    \S_AXI_ASIZE_Q_reg[0]_1 ,
    \next_mi_addr_reg[31]_0 ,
    \S_AXI_ASIZE_Q_reg[1]_0 ,
    access_fit_mi_side_q_reg_1,
    \S_AXI_ABURST_Q_reg[1]_0 ,
    \S_AXI_ACACHE_Q_reg[3]_0 ,
    \S_AXI_APROT_Q_reg[2]_0 ,
    \S_AXI_AQOS_Q_reg[3]_0 );
  output empty;
  output [3:0]m_axi_awlen;
  output first_mi_word_reg;
  output last_word;
  output [0:0]E;
  output m_axi_wlast;
  output [0:0]access_is_incr_q_reg;
  output command_ongoing_reg;
  output m_axi_awvalid;
  output [0:0]\pushed_commands_reg[0] ;
  output m_axi_wvalid;
  output m_axi_arvalid;
  output [0:0]\pushed_commands_reg[0]_0 ;
  output s_axi_rlast;
  output \gen_downsizer.gen_cascaded_downsizer.rlast_i ;
  output [0:0]D;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_arlen;
  output [0:0]m_axi_arlock;
  output [31:0]m_axi_awaddr;
  output [31:0]m_axi_araddr;
  output \S_AXI_BRESP_ACC_reg[1] ;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  input out;
  input s_axi_aresetn;
  input rd_en;
  input m_axi_bready;
  input access_is_incr;
  input incr_need_to_split;
  input \gen_downsizer.gen_cascaded_downsizer.awlock_i ;
  input p_3_in;
  input access_is_incr_0;
  input incr_need_to_split_1;
  input \gen_downsizer.gen_cascaded_downsizer.arlock_i ;
  input [0:0]areset_d_2;
  input \S_AXI_ASIZE_Q_reg[0] ;
  input [4:0]size_mask;
  input s_axi_aresetn_0;
  input m_axi_awready;
  input command_ongoing_reg_0;
  input s_axi_wvalid;
  input empty_fwft_i_reg;
  input m_axi_arready;
  input command_ongoing_reg_1;
  input m_axi_rlast;
  input [0:0]dout;
  input [1:0]m_axi_bresp;
  input \goreg_dm.dout_i_reg[8] ;
  input s_axi_bready;
  input m_axi_bvalid;
  input [10:0]din;
  input [1:0]\S_AXI_ASIZE_Q_reg[0]_0 ;
  input [31:0]\next_mi_addr_reg[31] ;
  input [6:0]\S_AXI_ASIZE_Q_reg[1] ;
  input [11:0]access_fit_mi_side_q_reg;
  input [1:0]\S_AXI_ABURST_Q_reg[1] ;
  input [3:0]\S_AXI_ACACHE_Q_reg[3] ;
  input [2:0]\S_AXI_APROT_Q_reg[2] ;
  input [3:0]\S_AXI_AQOS_Q_reg[3] ;
  input [10:0]access_fit_mi_side_q_reg_0;
  input [5:0]\S_AXI_ASIZE_Q_reg[0]_1 ;
  input [31:0]\next_mi_addr_reg[31]_0 ;
  input [6:0]\S_AXI_ASIZE_Q_reg[1]_0 ;
  input [11:0]access_fit_mi_side_q_reg_1;
  input [1:0]\S_AXI_ABURST_Q_reg[1]_0 ;
  input [3:0]\S_AXI_ACACHE_Q_reg[3]_0 ;
  input [2:0]\S_AXI_APROT_Q_reg[2]_0 ;
  input [3:0]\S_AXI_AQOS_Q_reg[3]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]\S_AXI_ABURST_Q_reg[1] ;
  wire [1:0]\S_AXI_ABURST_Q_reg[1]_0 ;
  wire [3:0]\S_AXI_ACACHE_Q_reg[3] ;
  wire [3:0]\S_AXI_ACACHE_Q_reg[3]_0 ;
  wire [2:0]\S_AXI_APROT_Q_reg[2] ;
  wire [2:0]\S_AXI_APROT_Q_reg[2]_0 ;
  wire [3:0]\S_AXI_AQOS_Q_reg[3] ;
  wire [3:0]\S_AXI_AQOS_Q_reg[3]_0 ;
  wire \S_AXI_ASIZE_Q_reg[0] ;
  wire [1:0]\S_AXI_ASIZE_Q_reg[0]_0 ;
  wire [5:0]\S_AXI_ASIZE_Q_reg[0]_1 ;
  wire [6:0]\S_AXI_ASIZE_Q_reg[1] ;
  wire [6:0]\S_AXI_ASIZE_Q_reg[1]_0 ;
  wire \S_AXI_BRESP_ACC_reg[1] ;
  wire \USE_B_CHANNEL.cmd_b_queue/inst/empty ;
  wire \USE_WRITE.wr_cmd_b_ready ;
  wire [3:0]\USE_WRITE.wr_cmd_b_repeat ;
  wire \USE_WRITE.wr_cmd_b_split ;
  wire [3:0]\USE_WRITE.wr_cmd_length ;
  wire \USE_WRITE.wr_cmd_ready ;
  wire [11:0]access_fit_mi_side_q_reg;
  wire [10:0]access_fit_mi_side_q_reg_0;
  wire [11:0]access_fit_mi_side_q_reg_1;
  wire access_is_incr;
  wire access_is_incr_0;
  wire [0:0]access_is_incr_q_reg;
  wire [0:0]areset_d_2;
  wire command_ongoing_reg;
  wire command_ongoing_reg_0;
  wire command_ongoing_reg_1;
  wire [10:0]din;
  wire [0:0]dout;
  wire empty;
  wire empty_fwft_i_reg;
  wire first_mi_word_reg;
  wire \gen_downsizer.gen_cascaded_downsizer.arlock_i ;
  wire \gen_downsizer.gen_cascaded_downsizer.awlock_i ;
  wire \gen_downsizer.gen_cascaded_downsizer.rlast_i ;
  wire \goreg_dm.dout_i_reg[8] ;
  wire incr_need_to_split;
  wire incr_need_to_split_1;
  wire last_word;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [3:0]m_axi_arcache;
  wire [3:0]m_axi_arlen;
  wire [0:0]m_axi_arlock;
  wire [2:0]m_axi_arprot;
  wire [3:0]m_axi_arqos;
  wire m_axi_arready;
  wire [2:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [3:0]m_axi_awcache;
  wire [3:0]m_axi_awlen;
  wire [0:0]m_axi_awlock;
  wire [2:0]m_axi_awprot;
  wire [3:0]m_axi_awqos;
  wire m_axi_awready;
  wire [2:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire m_axi_rlast;
  wire m_axi_wlast;
  wire m_axi_wvalid;
  wire [31:0]\next_mi_addr_reg[31] ;
  wire [31:0]\next_mi_addr_reg[31]_0 ;
  wire out;
  wire p_3_in;
  wire [0:0]\pushed_commands_reg[0] ;
  wire [0:0]\pushed_commands_reg[0]_0 ;
  wire rd_en;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;
  wire s_axi_bready;
  wire s_axi_rlast;
  wire s_axi_wvalid;
  wire [4:0]size_mask;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_protocol_converter_v2_1_17_a_axi3_conv__parameterized0 \USE_READ.USE_SPLIT_R.read_addr_inst 
       (.\S_AXI_ABURST_Q_reg[1]_0 (\S_AXI_ABURST_Q_reg[1]_0 ),
        .\S_AXI_ACACHE_Q_reg[3]_0 (\S_AXI_ACACHE_Q_reg[3]_0 ),
        .\S_AXI_APROT_Q_reg[2]_0 (\S_AXI_APROT_Q_reg[2]_0 ),
        .\S_AXI_AQOS_Q_reg[3]_0 (\S_AXI_AQOS_Q_reg[3]_0 ),
        .\S_AXI_ASIZE_Q_reg[0]_0 (\S_AXI_ASIZE_Q_reg[0] ),
        .\S_AXI_ASIZE_Q_reg[0]_1 (\S_AXI_ASIZE_Q_reg[0]_1 ),
        .\S_AXI_ASIZE_Q_reg[1]_0 (\S_AXI_ASIZE_Q_reg[1]_0 ),
        .access_fit_mi_side_q_reg(access_fit_mi_side_q_reg_0),
        .access_fit_mi_side_q_reg_0(access_fit_mi_side_q_reg_1),
        .access_is_incr_0(access_is_incr_0),
        .access_is_incr_q_reg_0(access_is_incr_q_reg),
        .areset_d_2(areset_d_2),
        .command_ongoing_reg_0(command_ongoing_reg),
        .command_ongoing_reg_1(command_ongoing_reg_1),
        .dout(dout),
        .first_mi_word_reg(first_mi_word_reg),
        .\gen_downsizer.gen_cascaded_downsizer.arlock_i (\gen_downsizer.gen_cascaded_downsizer.arlock_i ),
        .\gen_downsizer.gen_cascaded_downsizer.rlast_i (\gen_downsizer.gen_cascaded_downsizer.rlast_i ),
        .incr_need_to_split_1(incr_need_to_split_1),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arcache(m_axi_arcache),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arlock(m_axi_arlock),
        .m_axi_arprot(m_axi_arprot),
        .m_axi_arqos(m_axi_arqos),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_rlast(m_axi_rlast),
        .\next_mi_addr_reg[31]_0 (\next_mi_addr_reg[31]_0 ),
        .out(out),
        .\pushed_commands_reg[0]_0 (\pushed_commands_reg[0]_0 ),
        .rd_en(rd_en),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(s_axi_aresetn_0),
        .s_axi_rlast(s_axi_rlast));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_protocol_converter_v2_1_17_b_downsizer \USE_WRITE.USE_SPLIT_W.write_resp_inst 
       (.D(D),
        .\S_AXI_BRESP_ACC_reg[1]_0 (\S_AXI_BRESP_ACC_reg[1] ),
        .dout({\USE_WRITE.wr_cmd_b_split ,\USE_WRITE.wr_cmd_b_repeat }),
        .empty(\USE_B_CHANNEL.cmd_b_queue/inst/empty ),
        .\goreg_dm.dout_i_reg[8] (\goreg_dm.dout_i_reg[8] ),
        .last_word(last_word),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .out(out),
        .rd_en(\USE_WRITE.wr_cmd_b_ready ),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_bready(s_axi_bready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_protocol_converter_v2_1_17_a_axi3_conv \USE_WRITE.write_addr_inst 
       (.\S_AXI_ABURST_Q_reg[1]_0 (\S_AXI_ABURST_Q_reg[1] ),
        .\S_AXI_ACACHE_Q_reg[3]_0 (\S_AXI_ACACHE_Q_reg[3] ),
        .\S_AXI_APROT_Q_reg[2]_0 (\S_AXI_APROT_Q_reg[2] ),
        .\S_AXI_AQOS_Q_reg[3]_0 (\S_AXI_AQOS_Q_reg[3] ),
        .\S_AXI_ASIZE_Q_reg[0]_0 (\S_AXI_ASIZE_Q_reg[0]_0 ),
        .\S_AXI_ASIZE_Q_reg[1]_0 (\S_AXI_ASIZE_Q_reg[1] ),
        .access_fit_mi_side_q_reg(access_fit_mi_side_q_reg),
        .access_is_incr(access_is_incr),
        .access_is_incr_q_reg_0(E),
        .areset_d_2(areset_d_2),
        .\areset_d_reg[1] (command_ongoing_reg),
        .command_ongoing_reg_0(command_ongoing_reg_0),
        .din(din),
        .dout(\USE_WRITE.wr_cmd_length ),
        .empty(empty),
        .empty_fwft_i_reg(\USE_WRITE.wr_cmd_b_ready ),
        .empty_fwft_i_reg_0(empty_fwft_i_reg),
        .first_mi_word_reg({\USE_WRITE.wr_cmd_b_split ,\USE_WRITE.wr_cmd_b_repeat }),
        .\gen_downsizer.gen_cascaded_downsizer.awlock_i (\gen_downsizer.gen_cascaded_downsizer.awlock_i ),
        .\goreg_dm.dout_i_reg[4] (\USE_B_CHANNEL.cmd_b_queue/inst/empty ),
        .incr_need_to_split(incr_need_to_split),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awcache(m_axi_awcache),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awlock(m_axi_awlock),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awqos(m_axi_awqos),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_wvalid(m_axi_wvalid),
        .\next_mi_addr_reg[31]_0 (\next_mi_addr_reg[31] ),
        .out(out),
        .\pushed_commands_reg[0]_0 (\pushed_commands_reg[0] ),
        .rd_en(\USE_WRITE.wr_cmd_ready ),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(s_axi_aresetn_0),
        .s_axi_wvalid(s_axi_wvalid),
        .size_mask(size_mask));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_protocol_converter_v2_1_17_w_axi3_conv \USE_WRITE.write_data_inst 
       (.dout(\USE_WRITE.wr_cmd_length ),
        .m_axi_wlast(m_axi_wlast),
        .out(out),
        .p_3_in(p_3_in),
        .rd_en(\USE_WRITE.wr_cmd_ready ),
        .s_axi_aresetn(s_axi_aresetn));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_protocol_converter_v2_1_17_axi_protocol_converter
   (empty,
    m_axi_awlen,
    first_mi_word_reg,
    last_word,
    \gen_downsizer.gen_cascaded_downsizer.awready_i ,
    m_axi_wlast,
    \gen_downsizer.gen_cascaded_downsizer.arready_i ,
    areset_d,
    m_axi_awvalid,
    \pushed_commands_reg[0] ,
    m_axi_wvalid,
    m_axi_arvalid,
    \pushed_commands_reg[0]_0 ,
    s_axi_rlast,
    \gen_downsizer.gen_cascaded_downsizer.rlast_i ,
    D,
    m_axi_awlock,
    m_axi_arlen,
    m_axi_arlock,
    m_axi_awaddr,
    m_axi_araddr,
    \S_AXI_BRESP_ACC_reg[1] ,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    out,
    s_axi_aresetn,
    rd_en,
    m_axi_bready,
    access_is_incr,
    incr_need_to_split,
    \gen_downsizer.gen_cascaded_downsizer.awlock_i ,
    p_3_in,
    access_is_incr_0,
    incr_need_to_split_1,
    \gen_downsizer.gen_cascaded_downsizer.arlock_i ,
    areset_d_2,
    \S_AXI_ASIZE_Q_reg[0] ,
    size_mask,
    s_axi_aresetn_0,
    m_axi_awready,
    command_ongoing_reg,
    s_axi_wvalid,
    empty_fwft_i_reg,
    m_axi_arready,
    command_ongoing_reg_0,
    m_axi_rlast,
    dout,
    m_axi_bresp,
    \goreg_dm.dout_i_reg[8] ,
    s_axi_bready,
    m_axi_bvalid,
    din,
    \S_AXI_ASIZE_Q_reg[0]_0 ,
    \next_mi_addr_reg[31] ,
    \S_AXI_ASIZE_Q_reg[1] ,
    access_fit_mi_side_q_reg,
    \S_AXI_ABURST_Q_reg[1] ,
    \S_AXI_ACACHE_Q_reg[3] ,
    \S_AXI_APROT_Q_reg[2] ,
    \S_AXI_AQOS_Q_reg[3] ,
    access_fit_mi_side_q_reg_0,
    \S_AXI_ASIZE_Q_reg[0]_1 ,
    \next_mi_addr_reg[31]_0 ,
    \S_AXI_ASIZE_Q_reg[1]_0 ,
    access_fit_mi_side_q_reg_1,
    \S_AXI_ABURST_Q_reg[1]_0 ,
    \S_AXI_ACACHE_Q_reg[3]_0 ,
    \S_AXI_APROT_Q_reg[2]_0 ,
    \S_AXI_AQOS_Q_reg[3]_0 );
  output empty;
  output [3:0]m_axi_awlen;
  output first_mi_word_reg;
  output last_word;
  output \gen_downsizer.gen_cascaded_downsizer.awready_i ;
  output m_axi_wlast;
  output \gen_downsizer.gen_cascaded_downsizer.arready_i ;
  output [0:0]areset_d;
  output m_axi_awvalid;
  output [0:0]\pushed_commands_reg[0] ;
  output m_axi_wvalid;
  output m_axi_arvalid;
  output [0:0]\pushed_commands_reg[0]_0 ;
  output s_axi_rlast;
  output \gen_downsizer.gen_cascaded_downsizer.rlast_i ;
  output [0:0]D;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_arlen;
  output [0:0]m_axi_arlock;
  output [31:0]m_axi_awaddr;
  output [31:0]m_axi_araddr;
  output \S_AXI_BRESP_ACC_reg[1] ;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  input out;
  input s_axi_aresetn;
  input rd_en;
  input m_axi_bready;
  input access_is_incr;
  input incr_need_to_split;
  input \gen_downsizer.gen_cascaded_downsizer.awlock_i ;
  input p_3_in;
  input access_is_incr_0;
  input incr_need_to_split_1;
  input \gen_downsizer.gen_cascaded_downsizer.arlock_i ;
  input [0:0]areset_d_2;
  input \S_AXI_ASIZE_Q_reg[0] ;
  input [4:0]size_mask;
  input s_axi_aresetn_0;
  input m_axi_awready;
  input command_ongoing_reg;
  input s_axi_wvalid;
  input empty_fwft_i_reg;
  input m_axi_arready;
  input command_ongoing_reg_0;
  input m_axi_rlast;
  input [0:0]dout;
  input [1:0]m_axi_bresp;
  input \goreg_dm.dout_i_reg[8] ;
  input s_axi_bready;
  input m_axi_bvalid;
  input [10:0]din;
  input [1:0]\S_AXI_ASIZE_Q_reg[0]_0 ;
  input [31:0]\next_mi_addr_reg[31] ;
  input [6:0]\S_AXI_ASIZE_Q_reg[1] ;
  input [11:0]access_fit_mi_side_q_reg;
  input [1:0]\S_AXI_ABURST_Q_reg[1] ;
  input [3:0]\S_AXI_ACACHE_Q_reg[3] ;
  input [2:0]\S_AXI_APROT_Q_reg[2] ;
  input [3:0]\S_AXI_AQOS_Q_reg[3] ;
  input [10:0]access_fit_mi_side_q_reg_0;
  input [5:0]\S_AXI_ASIZE_Q_reg[0]_1 ;
  input [31:0]\next_mi_addr_reg[31]_0 ;
  input [6:0]\S_AXI_ASIZE_Q_reg[1]_0 ;
  input [11:0]access_fit_mi_side_q_reg_1;
  input [1:0]\S_AXI_ABURST_Q_reg[1]_0 ;
  input [3:0]\S_AXI_ACACHE_Q_reg[3]_0 ;
  input [2:0]\S_AXI_APROT_Q_reg[2]_0 ;
  input [3:0]\S_AXI_AQOS_Q_reg[3]_0 ;

  wire [0:0]D;
  wire [1:0]\S_AXI_ABURST_Q_reg[1] ;
  wire [1:0]\S_AXI_ABURST_Q_reg[1]_0 ;
  wire [3:0]\S_AXI_ACACHE_Q_reg[3] ;
  wire [3:0]\S_AXI_ACACHE_Q_reg[3]_0 ;
  wire [2:0]\S_AXI_APROT_Q_reg[2] ;
  wire [2:0]\S_AXI_APROT_Q_reg[2]_0 ;
  wire [3:0]\S_AXI_AQOS_Q_reg[3] ;
  wire [3:0]\S_AXI_AQOS_Q_reg[3]_0 ;
  wire \S_AXI_ASIZE_Q_reg[0] ;
  wire [1:0]\S_AXI_ASIZE_Q_reg[0]_0 ;
  wire [5:0]\S_AXI_ASIZE_Q_reg[0]_1 ;
  wire [6:0]\S_AXI_ASIZE_Q_reg[1] ;
  wire [6:0]\S_AXI_ASIZE_Q_reg[1]_0 ;
  wire \S_AXI_BRESP_ACC_reg[1] ;
  wire [11:0]access_fit_mi_side_q_reg;
  wire [10:0]access_fit_mi_side_q_reg_0;
  wire [11:0]access_fit_mi_side_q_reg_1;
  wire access_is_incr;
  wire access_is_incr_0;
  wire [0:0]areset_d;
  wire [0:0]areset_d_2;
  wire command_ongoing_reg;
  wire command_ongoing_reg_0;
  wire [10:0]din;
  wire [0:0]dout;
  wire empty;
  wire empty_fwft_i_reg;
  wire first_mi_word_reg;
  wire \gen_downsizer.gen_cascaded_downsizer.arlock_i ;
  wire \gen_downsizer.gen_cascaded_downsizer.arready_i ;
  wire \gen_downsizer.gen_cascaded_downsizer.awlock_i ;
  wire \gen_downsizer.gen_cascaded_downsizer.awready_i ;
  wire \gen_downsizer.gen_cascaded_downsizer.rlast_i ;
  wire \goreg_dm.dout_i_reg[8] ;
  wire incr_need_to_split;
  wire incr_need_to_split_1;
  wire last_word;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [3:0]m_axi_arcache;
  wire [3:0]m_axi_arlen;
  wire [0:0]m_axi_arlock;
  wire [2:0]m_axi_arprot;
  wire [3:0]m_axi_arqos;
  wire m_axi_arready;
  wire [2:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [3:0]m_axi_awcache;
  wire [3:0]m_axi_awlen;
  wire [0:0]m_axi_awlock;
  wire [2:0]m_axi_awprot;
  wire [3:0]m_axi_awqos;
  wire m_axi_awready;
  wire [2:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire m_axi_rlast;
  wire m_axi_wlast;
  wire m_axi_wvalid;
  wire [31:0]\next_mi_addr_reg[31] ;
  wire [31:0]\next_mi_addr_reg[31]_0 ;
  wire out;
  wire p_3_in;
  wire [0:0]\pushed_commands_reg[0] ;
  wire [0:0]\pushed_commands_reg[0]_0 ;
  wire rd_en;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;
  wire s_axi_bready;
  wire s_axi_rlast;
  wire s_axi_wvalid;
  wire [4:0]size_mask;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_protocol_converter_v2_1_17_axi3_conv \gen_axi4_axi3.axi3_conv_inst 
       (.D(D),
        .E(\gen_downsizer.gen_cascaded_downsizer.awready_i ),
        .\S_AXI_ABURST_Q_reg[1] (\S_AXI_ABURST_Q_reg[1] ),
        .\S_AXI_ABURST_Q_reg[1]_0 (\S_AXI_ABURST_Q_reg[1]_0 ),
        .\S_AXI_ACACHE_Q_reg[3] (\S_AXI_ACACHE_Q_reg[3] ),
        .\S_AXI_ACACHE_Q_reg[3]_0 (\S_AXI_ACACHE_Q_reg[3]_0 ),
        .\S_AXI_APROT_Q_reg[2] (\S_AXI_APROT_Q_reg[2] ),
        .\S_AXI_APROT_Q_reg[2]_0 (\S_AXI_APROT_Q_reg[2]_0 ),
        .\S_AXI_AQOS_Q_reg[3] (\S_AXI_AQOS_Q_reg[3] ),
        .\S_AXI_AQOS_Q_reg[3]_0 (\S_AXI_AQOS_Q_reg[3]_0 ),
        .\S_AXI_ASIZE_Q_reg[0] (\S_AXI_ASIZE_Q_reg[0] ),
        .\S_AXI_ASIZE_Q_reg[0]_0 (\S_AXI_ASIZE_Q_reg[0]_0 ),
        .\S_AXI_ASIZE_Q_reg[0]_1 (\S_AXI_ASIZE_Q_reg[0]_1 ),
        .\S_AXI_ASIZE_Q_reg[1] (\S_AXI_ASIZE_Q_reg[1] ),
        .\S_AXI_ASIZE_Q_reg[1]_0 (\S_AXI_ASIZE_Q_reg[1]_0 ),
        .\S_AXI_BRESP_ACC_reg[1] (\S_AXI_BRESP_ACC_reg[1] ),
        .access_fit_mi_side_q_reg(access_fit_mi_side_q_reg),
        .access_fit_mi_side_q_reg_0(access_fit_mi_side_q_reg_0),
        .access_fit_mi_side_q_reg_1(access_fit_mi_side_q_reg_1),
        .access_is_incr(access_is_incr),
        .access_is_incr_0(access_is_incr_0),
        .access_is_incr_q_reg(\gen_downsizer.gen_cascaded_downsizer.arready_i ),
        .areset_d_2(areset_d_2),
        .command_ongoing_reg(areset_d),
        .command_ongoing_reg_0(command_ongoing_reg),
        .command_ongoing_reg_1(command_ongoing_reg_0),
        .din(din),
        .dout(dout),
        .empty(empty),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .first_mi_word_reg(first_mi_word_reg),
        .\gen_downsizer.gen_cascaded_downsizer.arlock_i (\gen_downsizer.gen_cascaded_downsizer.arlock_i ),
        .\gen_downsizer.gen_cascaded_downsizer.awlock_i (\gen_downsizer.gen_cascaded_downsizer.awlock_i ),
        .\gen_downsizer.gen_cascaded_downsizer.rlast_i (\gen_downsizer.gen_cascaded_downsizer.rlast_i ),
        .\goreg_dm.dout_i_reg[8] (\goreg_dm.dout_i_reg[8] ),
        .incr_need_to_split(incr_need_to_split),
        .incr_need_to_split_1(incr_need_to_split_1),
        .last_word(last_word),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arcache(m_axi_arcache),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arlock(m_axi_arlock),
        .m_axi_arprot(m_axi_arprot),
        .m_axi_arqos(m_axi_arqos),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awcache(m_axi_awcache),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awlock(m_axi_awlock),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awqos(m_axi_awqos),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wvalid(m_axi_wvalid),
        .\next_mi_addr_reg[31] (\next_mi_addr_reg[31] ),
        .\next_mi_addr_reg[31]_0 (\next_mi_addr_reg[31]_0 ),
        .out(out),
        .p_3_in(p_3_in),
        .\pushed_commands_reg[0] (\pushed_commands_reg[0] ),
        .\pushed_commands_reg[0]_0 (\pushed_commands_reg[0]_0 ),
        .rd_en(rd_en),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(s_axi_aresetn_0),
        .s_axi_bready(s_axi_bready),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_wvalid(s_axi_wvalid),
        .size_mask(size_mask));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_protocol_converter_v2_1_17_b_downsizer
   (last_word,
    D,
    \S_AXI_BRESP_ACC_reg[1]_0 ,
    rd_en,
    s_axi_aresetn,
    m_axi_bready,
    out,
    dout,
    m_axi_bresp,
    \goreg_dm.dout_i_reg[8] ,
    s_axi_bready,
    m_axi_bvalid,
    empty);
  output last_word;
  output [0:0]D;
  output \S_AXI_BRESP_ACC_reg[1]_0 ;
  output rd_en;
  input s_axi_aresetn;
  input m_axi_bready;
  input out;
  input [4:0]dout;
  input [1:0]m_axi_bresp;
  input \goreg_dm.dout_i_reg[8] ;
  input s_axi_bready;
  input m_axi_bvalid;
  input empty;

  wire [0:0]D;
  wire [1:0]S_AXI_BRESP_ACC;
  wire \S_AXI_BRESP_ACC_reg[1]_0 ;
  wire [1:1]S_AXI_BRESP_I;
  wire [4:0]dout;
  wire empty;
  wire first_mi_word;
  wire \goreg_dm.dout_i_reg[8] ;
  wire last_word;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [3:0]next_repeat_cnt;
  wire out;
  wire rd_en;
  wire \repeat_cnt[1]_i_1_n_0 ;
  wire \repeat_cnt[2]_i_2_n_0 ;
  wire \repeat_cnt[3]_i_2_n_0 ;
  wire [3:0]repeat_cnt_reg__0;
  wire s_axi_aresetn;
  wire s_axi_bready;

  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hFF08)) 
    \S_AXI_BRESP_ACC[1]_i_1 
       (.I0(S_AXI_BRESP_ACC[1]),
        .I1(dout[4]),
        .I2(first_mi_word),
        .I3(m_axi_bresp[1]),
        .O(S_AXI_BRESP_I));
  FDRE \S_AXI_BRESP_ACC_reg[0] 
       (.C(out),
        .CE(m_axi_bready),
        .D(D),
        .Q(S_AXI_BRESP_ACC[0]),
        .R(s_axi_aresetn));
  FDRE \S_AXI_BRESP_ACC_reg[1] 
       (.C(out),
        .CE(m_axi_bready),
        .D(S_AXI_BRESP_I),
        .Q(S_AXI_BRESP_ACC[1]),
        .R(s_axi_aresetn));
  LUT5 #(
    .INIT(32'h0000E000)) 
    fifo_gen_inst_i_3__2
       (.I0(\goreg_dm.dout_i_reg[8] ),
        .I1(s_axi_bready),
        .I2(last_word),
        .I3(m_axi_bvalid),
        .I4(empty),
        .O(rd_en));
  FDSE #(
    .INIT(1'b0)) 
    first_mi_word_reg
       (.C(out),
        .CE(m_axi_bready),
        .D(last_word),
        .Q(first_mi_word),
        .S(s_axi_aresetn));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \repeat_cnt[0]_i_1 
       (.I0(repeat_cnt_reg__0[0]),
        .I1(first_mi_word),
        .I2(dout[0]),
        .O(next_repeat_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \repeat_cnt[1]_i_1 
       (.I0(repeat_cnt_reg__0[1]),
        .I1(dout[1]),
        .I2(repeat_cnt_reg__0[0]),
        .I3(first_mi_word),
        .I4(dout[0]),
        .O(\repeat_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEFA051111FA05)) 
    \repeat_cnt[2]_i_1 
       (.I0(\repeat_cnt[2]_i_2_n_0 ),
        .I1(dout[1]),
        .I2(repeat_cnt_reg__0[1]),
        .I3(repeat_cnt_reg__0[2]),
        .I4(first_mi_word),
        .I5(dout[2]),
        .O(next_repeat_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \repeat_cnt[2]_i_2 
       (.I0(dout[0]),
        .I1(first_mi_word),
        .I2(repeat_cnt_reg__0[0]),
        .O(\repeat_cnt[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFCF305050CF30)) 
    \repeat_cnt[3]_i_1 
       (.I0(dout[2]),
        .I1(repeat_cnt_reg__0[2]),
        .I2(\repeat_cnt[3]_i_2_n_0 ),
        .I3(repeat_cnt_reg__0[3]),
        .I4(first_mi_word),
        .I5(dout[3]),
        .O(next_repeat_cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    \repeat_cnt[3]_i_2 
       (.I0(repeat_cnt_reg__0[1]),
        .I1(dout[1]),
        .I2(repeat_cnt_reg__0[0]),
        .I3(first_mi_word),
        .I4(dout[0]),
        .O(\repeat_cnt[3]_i_2_n_0 ));
  FDRE \repeat_cnt_reg[0] 
       (.C(out),
        .CE(m_axi_bready),
        .D(next_repeat_cnt[0]),
        .Q(repeat_cnt_reg__0[0]),
        .R(s_axi_aresetn));
  FDRE \repeat_cnt_reg[1] 
       (.C(out),
        .CE(m_axi_bready),
        .D(\repeat_cnt[1]_i_1_n_0 ),
        .Q(repeat_cnt_reg__0[1]),
        .R(s_axi_aresetn));
  FDRE \repeat_cnt_reg[2] 
       (.C(out),
        .CE(m_axi_bready),
        .D(next_repeat_cnt[2]),
        .Q(repeat_cnt_reg__0[2]),
        .R(s_axi_aresetn));
  FDRE \repeat_cnt_reg[3] 
       (.C(out),
        .CE(m_axi_bready),
        .D(next_repeat_cnt[3]),
        .Q(repeat_cnt_reg__0[3]),
        .R(s_axi_aresetn));
  LUT6 #(
    .INIT(64'hAEAAAFAAAAAAA2AA)) 
    \s_axi_bresp[0]_INST_0_i_1 
       (.I0(m_axi_bresp[0]),
        .I1(S_AXI_BRESP_ACC[1]),
        .I2(first_mi_word),
        .I3(dout[4]),
        .I4(m_axi_bresp[1]),
        .I5(S_AXI_BRESP_ACC[0]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h4555)) 
    \s_axi_bresp[1]_INST_0_i_1 
       (.I0(m_axi_bresp[1]),
        .I1(first_mi_word),
        .I2(dout[4]),
        .I3(S_AXI_BRESP_ACC[1]),
        .O(\S_AXI_BRESP_ACC_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h5555555555555557)) 
    s_axi_bvalid_INST_0_i_2
       (.I0(dout[4]),
        .I1(repeat_cnt_reg__0[1]),
        .I2(first_mi_word),
        .I3(repeat_cnt_reg__0[3]),
        .I4(repeat_cnt_reg__0[2]),
        .I5(repeat_cnt_reg__0[0]),
        .O(last_word));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_protocol_converter_v2_1_17_w_axi3_conv
   (m_axi_wlast,
    rd_en,
    s_axi_aresetn,
    p_3_in,
    out,
    dout);
  output m_axi_wlast;
  output rd_en;
  input s_axi_aresetn;
  input p_3_in;
  input out;
  input [3:0]dout;

  wire [3:0]dout;
  wire first_mi_word;
  wire \length_counter_1[0]_i_1_n_0 ;
  wire \length_counter_1[1]_i_1_n_0 ;
  wire \length_counter_1[2]_i_1_n_0 ;
  wire \length_counter_1[2]_i_2_n_0 ;
  wire \length_counter_1[3]_i_1_n_0 ;
  wire \length_counter_1[3]_i_2_n_0 ;
  wire \length_counter_1[4]_i_1_n_0 ;
  wire \length_counter_1[5]_i_1_n_0 ;
  wire \length_counter_1[5]_i_2_n_0 ;
  wire \length_counter_1[6]_i_1_n_0 ;
  wire \length_counter_1[7]_i_1_n_0 ;
  wire [7:0]length_counter_1_reg;
  wire m_axi_wlast;
  wire m_axi_wlast_INST_0_i_1_n_0;
  wire m_axi_wlast_INST_0_i_2_n_0;
  wire out;
  wire p_3_in;
  wire rd_en;
  wire s_axi_aresetn;

  LUT4 #(
    .INIT(16'h8088)) 
    fifo_gen_inst_i_2__0
       (.I0(p_3_in),
        .I1(m_axi_wlast_INST_0_i_1_n_0),
        .I2(first_mi_word),
        .I3(length_counter_1_reg[7]),
        .O(rd_en));
  FDSE #(
    .INIT(1'b0)) 
    first_mi_word_reg
       (.C(out),
        .CE(p_3_in),
        .D(m_axi_wlast),
        .Q(first_mi_word),
        .S(s_axi_aresetn));
  LUT3 #(
    .INIT(8'h1D)) 
    \length_counter_1[0]_i_1 
       (.I0(length_counter_1_reg[0]),
        .I1(first_mi_word),
        .I2(dout[0]),
        .O(\length_counter_1[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \length_counter_1[1]_i_1 
       (.I0(length_counter_1_reg[0]),
        .I1(dout[0]),
        .I2(length_counter_1_reg[1]),
        .I3(first_mi_word),
        .I4(dout[1]),
        .O(\length_counter_1[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFC030505FC03)) 
    \length_counter_1[2]_i_1 
       (.I0(dout[1]),
        .I1(length_counter_1_reg[1]),
        .I2(\length_counter_1[2]_i_2_n_0 ),
        .I3(length_counter_1_reg[2]),
        .I4(first_mi_word),
        .I5(dout[2]),
        .O(\length_counter_1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \length_counter_1[2]_i_2 
       (.I0(dout[0]),
        .I1(first_mi_word),
        .I2(length_counter_1_reg[0]),
        .O(\length_counter_1[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFCF305050CF30)) 
    \length_counter_1[3]_i_1 
       (.I0(dout[2]),
        .I1(length_counter_1_reg[2]),
        .I2(\length_counter_1[3]_i_2_n_0 ),
        .I3(length_counter_1_reg[3]),
        .I4(first_mi_word),
        .I5(dout[3]),
        .O(\length_counter_1[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \length_counter_1[3]_i_2 
       (.I0(length_counter_1_reg[0]),
        .I1(dout[0]),
        .I2(length_counter_1_reg[1]),
        .I3(first_mi_word),
        .I4(dout[1]),
        .O(\length_counter_1[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h3A350A0A)) 
    \length_counter_1[4]_i_1 
       (.I0(length_counter_1_reg[4]),
        .I1(dout[3]),
        .I2(first_mi_word),
        .I3(length_counter_1_reg[3]),
        .I4(\length_counter_1[5]_i_2_n_0 ),
        .O(\length_counter_1[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A090AFA0AF90A)) 
    \length_counter_1[5]_i_1 
       (.I0(length_counter_1_reg[5]),
        .I1(length_counter_1_reg[4]),
        .I2(first_mi_word),
        .I3(\length_counter_1[5]_i_2_n_0 ),
        .I4(length_counter_1_reg[3]),
        .I5(dout[3]),
        .O(\length_counter_1[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000305050003)) 
    \length_counter_1[5]_i_2 
       (.I0(dout[1]),
        .I1(length_counter_1_reg[1]),
        .I2(\length_counter_1[2]_i_2_n_0 ),
        .I3(length_counter_1_reg[2]),
        .I4(first_mi_word),
        .I5(dout[2]),
        .O(\length_counter_1[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFA0AF90A)) 
    \length_counter_1[6]_i_1 
       (.I0(length_counter_1_reg[6]),
        .I1(length_counter_1_reg[5]),
        .I2(first_mi_word),
        .I3(m_axi_wlast_INST_0_i_2_n_0),
        .I4(length_counter_1_reg[4]),
        .O(\length_counter_1[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \length_counter_1[7]_i_1 
       (.I0(first_mi_word),
        .I1(length_counter_1_reg[7]),
        .I2(m_axi_wlast_INST_0_i_1_n_0),
        .O(\length_counter_1[7]_i_1_n_0 ));
  FDRE \length_counter_1_reg[0] 
       (.C(out),
        .CE(p_3_in),
        .D(\length_counter_1[0]_i_1_n_0 ),
        .Q(length_counter_1_reg[0]),
        .R(s_axi_aresetn));
  FDRE \length_counter_1_reg[1] 
       (.C(out),
        .CE(p_3_in),
        .D(\length_counter_1[1]_i_1_n_0 ),
        .Q(length_counter_1_reg[1]),
        .R(s_axi_aresetn));
  FDRE \length_counter_1_reg[2] 
       (.C(out),
        .CE(p_3_in),
        .D(\length_counter_1[2]_i_1_n_0 ),
        .Q(length_counter_1_reg[2]),
        .R(s_axi_aresetn));
  FDRE \length_counter_1_reg[3] 
       (.C(out),
        .CE(p_3_in),
        .D(\length_counter_1[3]_i_1_n_0 ),
        .Q(length_counter_1_reg[3]),
        .R(s_axi_aresetn));
  FDRE \length_counter_1_reg[4] 
       (.C(out),
        .CE(p_3_in),
        .D(\length_counter_1[4]_i_1_n_0 ),
        .Q(length_counter_1_reg[4]),
        .R(s_axi_aresetn));
  FDRE \length_counter_1_reg[5] 
       (.C(out),
        .CE(p_3_in),
        .D(\length_counter_1[5]_i_1_n_0 ),
        .Q(length_counter_1_reg[5]),
        .R(s_axi_aresetn));
  FDRE \length_counter_1_reg[6] 
       (.C(out),
        .CE(p_3_in),
        .D(\length_counter_1[6]_i_1_n_0 ),
        .Q(length_counter_1_reg[6]),
        .R(s_axi_aresetn));
  FDRE \length_counter_1_reg[7] 
       (.C(out),
        .CE(p_3_in),
        .D(\length_counter_1[7]_i_1_n_0 ),
        .Q(length_counter_1_reg[7]),
        .R(s_axi_aresetn));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    m_axi_wlast_INST_0
       (.I0(m_axi_wlast_INST_0_i_1_n_0),
        .I1(first_mi_word),
        .I2(length_counter_1_reg[7]),
        .O(m_axi_wlast));
  LUT5 #(
    .INIT(32'hCC00CC04)) 
    m_axi_wlast_INST_0_i_1
       (.I0(length_counter_1_reg[5]),
        .I1(m_axi_wlast_INST_0_i_2_n_0),
        .I2(length_counter_1_reg[4]),
        .I3(first_mi_word),
        .I4(length_counter_1_reg[6]),
        .O(m_axi_wlast_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    m_axi_wlast_INST_0_i_2
       (.I0(dout[2]),
        .I1(length_counter_1_reg[2]),
        .I2(\length_counter_1[3]_i_2_n_0 ),
        .I3(length_counter_1_reg[3]),
        .I4(first_mi_word),
        .I5(dout[3]),
        .O(m_axi_wlast_INST_0_i_2_n_0));
endmodule

(* CHECK_LICENSE_TYPE = "system_auto_ds_0,axi_dwidth_converter_v2_1_17_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "axi_dwidth_converter_v2_1_17_top,Vivado 2018.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awregion,
    s_axi_awqos,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arregion,
    s_axi_arqos,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awregion,
    m_axi_awqos,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arregion,
    m_axi_arqos,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_rvalid,
    m_axi_rready);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 SI_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SI_CLK, FREQ_HZ 250000000, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_1_FCLK_CLK0, ASSOCIATED_BUSIF S_AXI:M_AXI, ASSOCIATED_RESET S_AXI_ARESETN" *) input s_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 SI_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SI_RST, POLARITY ACTIVE_LOW, TYPE INTERCONNECT" *) input s_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWID" *) input [0:0]s_axi_awid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) input [31:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWLEN" *) input [7:0]s_axi_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE" *) input [2:0]s_axi_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWBURST" *) input [1:0]s_axi_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWLOCK" *) input [0:0]s_axi_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE" *) input [3:0]s_axi_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWPROT" *) input [2:0]s_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREGION" *) input [3:0]s_axi_awregion;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWQOS" *) input [3:0]s_axi_awqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [511:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [63:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WLAST" *) input s_axi_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BID" *) output [0:0]s_axi_bid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARID" *) input [0:0]s_axi_arid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [31:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARLEN" *) input [7:0]s_axi_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE" *) input [2:0]s_axi_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARBURST" *) input [1:0]s_axi_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARLOCK" *) input [0:0]s_axi_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE" *) input [3:0]s_axi_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARPROT" *) input [2:0]s_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARREGION" *) input [3:0]s_axi_arregion;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARQOS" *) input [3:0]s_axi_arqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RID" *) output [0:0]s_axi_rid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [511:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RLAST" *) output s_axi_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI, DATA_WIDTH 512, PROTOCOL AXI4, FREQ_HZ 250000000, ID_WIDTH 1, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 64, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_1_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWADDR" *) output [31:0]m_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWLEN" *) output [7:0]m_axi_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWSIZE" *) output [2:0]m_axi_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWBURST" *) output [1:0]m_axi_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWLOCK" *) output [0:0]m_axi_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE" *) output [3:0]m_axi_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWPROT" *) output [2:0]m_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWREGION" *) output [3:0]m_axi_awregion;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWQOS" *) output [3:0]m_axi_awqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWVALID" *) output m_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWREADY" *) input m_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WDATA" *) output [63:0]m_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WSTRB" *) output [7:0]m_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WLAST" *) output m_axi_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WVALID" *) output m_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WREADY" *) input m_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI BRESP" *) input [1:0]m_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI BVALID" *) input m_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI BREADY" *) output m_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARADDR" *) output [31:0]m_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARLEN" *) output [7:0]m_axi_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARSIZE" *) output [2:0]m_axi_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARBURST" *) output [1:0]m_axi_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARLOCK" *) output [0:0]m_axi_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE" *) output [3:0]m_axi_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARPROT" *) output [2:0]m_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARREGION" *) output [3:0]m_axi_arregion;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARQOS" *) output [3:0]m_axi_arqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARVALID" *) output m_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARREADY" *) input m_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RDATA" *) input [63:0]m_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RRESP" *) input [1:0]m_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RLAST" *) input m_axi_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RVALID" *) input m_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M_AXI, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 250000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 256, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_1_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output m_axi_rready;

  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [3:0]m_axi_arcache;
  wire [7:0]m_axi_arlen;
  wire [0:0]m_axi_arlock;
  wire [2:0]m_axi_arprot;
  wire [3:0]m_axi_arqos;
  wire m_axi_arready;
  wire [3:0]m_axi_arregion;
  wire [2:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [3:0]m_axi_awcache;
  wire [7:0]m_axi_awlen;
  wire [0:0]m_axi_awlock;
  wire [2:0]m_axi_awprot;
  wire [3:0]m_axi_awqos;
  wire m_axi_awready;
  wire [3:0]m_axi_awregion;
  wire [2:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [63:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [7:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire s_axi_aclk;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arcache;
  wire s_axi_aresetn;
  wire [0:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [0:0]s_axi_arlock;
  wire [2:0]s_axi_arprot;
  wire [3:0]s_axi_arqos;
  wire s_axi_arready;
  wire [3:0]s_axi_arregion;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awcache;
  wire [0:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [0:0]s_axi_awlock;
  wire [2:0]s_axi_awprot;
  wire [3:0]s_axi_awqos;
  wire s_axi_awready;
  wire [3:0]s_axi_awregion;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire [0:0]s_axi_bid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [511:0]s_axi_rdata;
  wire [0:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [511:0]s_axi_wdata;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire [63:0]s_axi_wstrb;
  wire s_axi_wvalid;

  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_IS_ACLK_ASYNC = "0" *) 
  (* C_AXI_PROTOCOL = "0" *) 
  (* C_AXI_SUPPORTS_READ = "1" *) 
  (* C_AXI_SUPPORTS_WRITE = "1" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FIFO_MODE = "0" *) 
  (* C_MAX_SPLIT_BEATS = "16" *) 
  (* C_M_AXI_ACLK_RATIO = "2" *) 
  (* C_M_AXI_BYTES_LOG = "3" *) 
  (* C_M_AXI_DATA_WIDTH = "64" *) 
  (* C_PACKING_LEVEL = "1" *) 
  (* C_RATIO = "8" *) 
  (* C_RATIO_LOG = "3" *) 
  (* C_SUPPORTS_ID = "1" *) 
  (* C_SYNCHRONIZER_STAGE = "3" *) 
  (* C_S_AXI_ACLK_RATIO = "1" *) 
  (* C_S_AXI_BYTES_LOG = "6" *) 
  (* C_S_AXI_DATA_WIDTH = "512" *) 
  (* C_S_AXI_ID_WIDTH = "1" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* P_AXI3 = "1" *) 
  (* P_AXI4 = "0" *) 
  (* P_AXILITE = "2" *) 
  (* P_CONVERSION = "2" *) 
  (* P_MAX_SPLIT_BEATS = "16" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dwidth_converter_v2_1_17_top inst
       (.m_axi_aclk(1'b0),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arcache(m_axi_arcache),
        .m_axi_aresetn(1'b0),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arlock(m_axi_arlock),
        .m_axi_arprot(m_axi_arprot),
        .m_axi_arqos(m_axi_arqos),
        .m_axi_arready(m_axi_arready),
        .m_axi_arregion(m_axi_arregion),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awcache(m_axi_awcache),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awlock(m_axi_awlock),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awqos(m_axi_awqos),
        .m_axi_awready(m_axi_awready),
        .m_axi_awregion(m_axi_awregion),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arcache(s_axi_arcache),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arlock(s_axi_arlock),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arqos(s_axi_arqos),
        .s_axi_arready(s_axi_arready),
        .s_axi_arregion(s_axi_arregion),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awcache(s_axi_awcache),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awlock(s_axi_awlock),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awqos(s_axi_awqos),
        .s_axi_awready(s_axi_awready),
        .s_axi_awregion(s_axi_awregion),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* RST_ACTIVE_HIGH = "1" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [1:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__10
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [1:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__6
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [1:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__7
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [1:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__8
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [1:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__9
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [1:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem
   (dout_i,
    clk,
    EN,
    din,
    \gc0.count_d1_reg[4] ,
    I54,
    \gpregsm1.curr_fwft_state_reg[0] );
  output [4:0]dout_i;
  input clk;
  input EN;
  input [4:0]din;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]I54;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;

  wire EN;
  wire [4:0]I54;
  wire clk;
  wire [4:0]din;
  wire [4:0]dout_i;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  wire [4:0]p_0_out;
  wire [1:1]NLW_RAM_reg_0_31_0_4_DOC_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_0_4_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_31_0_4
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(I54),
        .DIA(din[1:0]),
        .DIB(din[3:2]),
        .DIC({1'b0,din[4]}),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[1:0]),
        .DOB(p_0_out[3:2]),
        .DOC({NLW_RAM_reg_0_31_0_4_DOC_UNCONNECTED[1],p_0_out[4]}),
        .DOD(NLW_RAM_reg_0_31_0_4_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(EN));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[0]),
        .Q(dout_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[1]),
        .Q(dout_i[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[2]),
        .Q(dout_i[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[3]),
        .Q(dout_i[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[4]),
        .Q(dout_i[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem_3
   (dout_i,
    clk,
    EN,
    din,
    \gc0.count_d1_reg[4] ,
    I53,
    \gpregsm1.curr_fwft_state_reg[0] );
  output [3:0]dout_i;
  input clk;
  input EN;
  input [3:0]din;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]I53;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;

  wire EN;
  wire [4:0]I53;
  wire RAM_reg_0_31_0_4_n_5;
  wire clk;
  wire [3:0]din;
  wire [3:0]dout_i;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  wire [3:0]p_0_out;
  wire [1:1]NLW_RAM_reg_0_31_0_4_DOC_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_0_4_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_31_0_4
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(I53),
        .DIA(din[1:0]),
        .DIB(din[3:2]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[1:0]),
        .DOB(p_0_out[3:2]),
        .DOC({NLW_RAM_reg_0_31_0_4_DOC_UNCONNECTED[1],RAM_reg_0_31_0_4_n_5}),
        .DOD(NLW_RAM_reg_0_31_0_4_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(EN));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[0]),
        .Q(dout_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[1]),
        .Q(dout_i[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[2]),
        .Q(dout_i[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[3]),
        .Q(dout_i[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem__parameterized0
   (p_0_out,
    dout_i,
    \goreg_dm.dout_i_reg[0] ,
    clk,
    din,
    ram_full_fb_i_reg,
    Q,
    \gc0.count_d1_reg[4] ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    rd_en,
    \gpregsm1.curr_fwft_state_reg[1] ,
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    dout);
  output p_0_out;
  output dout_i;
  output \goreg_dm.dout_i_reg[0] ;
  input clk;
  input [0:0]din;
  input [0:0]ram_full_fb_i_reg;
  input [4:0]Q;
  input [4:0]\gc0.count_d1_reg[4] ;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input rd_en;
  input [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input [0:0]dout;

  wire [4:0]Q;
  wire clk;
  wire [0:0]din;
  wire [0:0]dout;
  wire dout_i;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire p_0_out;
  wire [0:0]ram_full_fb_i_reg;
  wire rd_en;
  wire NLW_RAM_reg_0_31_0_0_SPO_UNCONNECTED;

  RAM32X1D RAM_reg_0_31_0_0
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(Q[4]),
        .D(din),
        .DPO(p_0_out),
        .DPRA0(\gc0.count_d1_reg[4] [0]),
        .DPRA1(\gc0.count_d1_reg[4] [1]),
        .DPRA2(\gc0.count_d1_reg[4] [2]),
        .DPRA3(\gc0.count_d1_reg[4] [3]),
        .DPRA4(\gc0.count_d1_reg[4] [4]),
        .SPO(NLW_RAM_reg_0_31_0_0_SPO_UNCONNECTED),
        .WCLK(clk),
        .WE(ram_full_fb_i_reg));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \goreg_dm.dout_i[0]_i_1 
       (.I0(dout_i),
        .I1(rd_en),
        .I2(\gpregsm1.curr_fwft_state_reg[1] [0]),
        .I3(\gpregsm1.curr_fwft_state_reg[1] [1]),
        .I4(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .I5(dout),
        .O(\goreg_dm.dout_i_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\gpregsm1.curr_fwft_state_reg[0] ),
        .Q(dout_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem__parameterized1
   (dout_i,
    clk,
    EN,
    din,
    \gc0.count_d1_reg[4] ,
    count_d10_in,
    \gpregsm1.curr_fwft_state_reg[0] );
  output [8:0]dout_i;
  input clk;
  input EN;
  input [4:0]din;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]count_d10_in;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;

  wire EN;
  wire clk;
  wire [4:0]count_d10_in;
  wire [4:0]din;
  wire [8:0]dout_i;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  wire [8:0]p_0_out;
  wire [1:0]NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:1]NLW_RAM_reg_0_31_6_8_DOB_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_6_8_DOC_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_6_8_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_31_0_5
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(count_d10_in),
        .DIA(din[1:0]),
        .DIB(din[3:2]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[1:0]),
        .DOB(p_0_out[3:2]),
        .DOC(p_0_out[5:4]),
        .DOD(NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(EN));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_31_6_8
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(count_d10_in),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,din[4]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[7:6]),
        .DOB({NLW_RAM_reg_0_31_6_8_DOB_UNCONNECTED[1],p_0_out[8]}),
        .DOC(NLW_RAM_reg_0_31_6_8_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_RAM_reg_0_31_6_8_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(EN));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[0]),
        .Q(dout_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[1]),
        .Q(dout_i[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[2]),
        .Q(dout_i[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[3]),
        .Q(dout_i[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[4]),
        .Q(dout_i[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[5]),
        .Q(dout_i[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[6]),
        .Q(dout_i[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[7] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[7]),
        .Q(dout_i[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[8] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[8]),
        .Q(dout_i[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem__parameterized2
   (dout_i,
    clk,
    ram_full_fb_i_reg,
    din,
    \gc0.count_d1_reg[4] ,
    Q,
    \gpregsm1.curr_fwft_state_reg[0] );
  output [33:0]dout_i;
  input clk;
  input [0:0]ram_full_fb_i_reg;
  input [34:0]din;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]Q;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;

  wire [4:0]Q;
  wire RAM_reg_0_31_30_34_n_2;
  wire clk;
  wire [34:0]din;
  wire [33:0]dout_i;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  wire [34:0]p_0_out;
  wire [0:0]ram_full_fb_i_reg;
  wire [1:0]NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:1]NLW_RAM_reg_0_31_30_34_DOC_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_30_34_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_31_0_5
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(Q),
        .DIA(din[1:0]),
        .DIB(din[3:2]),
        .DIC(din[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[1:0]),
        .DOB(p_0_out[3:2]),
        .DOC(p_0_out[5:4]),
        .DOD(NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(ram_full_fb_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_31_12_17
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(Q),
        .DIA(din[13:12]),
        .DIB(din[15:14]),
        .DIC(din[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[13:12]),
        .DOB(p_0_out[15:14]),
        .DOC(p_0_out[17:16]),
        .DOD(NLW_RAM_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(ram_full_fb_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_31_18_23
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(Q),
        .DIA(din[19:18]),
        .DIB(din[21:20]),
        .DIC(din[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[19:18]),
        .DOB(p_0_out[21:20]),
        .DOC(p_0_out[23:22]),
        .DOD(NLW_RAM_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(ram_full_fb_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_31_24_29
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(Q),
        .DIA(din[25:24]),
        .DIB(din[27:26]),
        .DIC(din[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[25:24]),
        .DOB(p_0_out[27:26]),
        .DOC(p_0_out[29:28]),
        .DOD(NLW_RAM_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(ram_full_fb_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_31_30_34
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(Q),
        .DIA(din[31:30]),
        .DIB(din[33:32]),
        .DIC({1'b0,din[34]}),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[31:30]),
        .DOB({RAM_reg_0_31_30_34_n_2,p_0_out[32]}),
        .DOC({NLW_RAM_reg_0_31_30_34_DOC_UNCONNECTED[1],p_0_out[34]}),
        .DOD(NLW_RAM_reg_0_31_30_34_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(ram_full_fb_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_31_6_11
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(Q),
        .DIA(din[7:6]),
        .DIB(din[9:8]),
        .DIC(din[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[7:6]),
        .DOB(p_0_out[9:8]),
        .DOC(p_0_out[11:10]),
        .DOD(NLW_RAM_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(ram_full_fb_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[0]),
        .Q(dout_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[10] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[10]),
        .Q(dout_i[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[11] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[11]),
        .Q(dout_i[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[12] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[12]),
        .Q(dout_i[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[13] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[13]),
        .Q(dout_i[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[14] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[14]),
        .Q(dout_i[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[15] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[15]),
        .Q(dout_i[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[16] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[16]),
        .Q(dout_i[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[17] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[17]),
        .Q(dout_i[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[18] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[18]),
        .Q(dout_i[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[19] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[19]),
        .Q(dout_i[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[1]),
        .Q(dout_i[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[20] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[20]),
        .Q(dout_i[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[21] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[21]),
        .Q(dout_i[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[22] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[22]),
        .Q(dout_i[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[23] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[23]),
        .Q(dout_i[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[24] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[24]),
        .Q(dout_i[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[25] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[25]),
        .Q(dout_i[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[26] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[26]),
        .Q(dout_i[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[27] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[27]),
        .Q(dout_i[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[28] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[28]),
        .Q(dout_i[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[29] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[29]),
        .Q(dout_i[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[2]),
        .Q(dout_i[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[30] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[30]),
        .Q(dout_i[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[31] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[31]),
        .Q(dout_i[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[32] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[32]),
        .Q(dout_i[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[34] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[34]),
        .Q(dout_i[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[3]),
        .Q(dout_i[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[4]),
        .Q(dout_i[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[5]),
        .Q(dout_i[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[6]),
        .Q(dout_i[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[7] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[7]),
        .Q(dout_i[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[8] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[8]),
        .Q(dout_i[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[9] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[9]),
        .Q(dout_i[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem__parameterized2_33
   (dout_i,
    clk,
    ram_full_fb_i_reg,
    din,
    \gc0.count_d1_reg[4] ,
    Q,
    \gpregsm1.curr_fwft_state_reg[0] );
  output [34:0]dout_i;
  input clk;
  input [0:0]ram_full_fb_i_reg;
  input [34:0]din;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]Q;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;

  wire [4:0]Q;
  wire clk;
  wire [34:0]din;
  wire [34:0]dout_i;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  wire [34:0]p_0_out;
  wire [0:0]ram_full_fb_i_reg;
  wire [1:0]NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:1]NLW_RAM_reg_0_31_30_34_DOC_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_30_34_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_31_0_5
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(Q),
        .DIA(din[1:0]),
        .DIB(din[3:2]),
        .DIC(din[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[1:0]),
        .DOB(p_0_out[3:2]),
        .DOC(p_0_out[5:4]),
        .DOD(NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(ram_full_fb_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_31_12_17
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(Q),
        .DIA(din[13:12]),
        .DIB(din[15:14]),
        .DIC(din[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[13:12]),
        .DOB(p_0_out[15:14]),
        .DOC(p_0_out[17:16]),
        .DOD(NLW_RAM_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(ram_full_fb_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_31_18_23
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(Q),
        .DIA(din[19:18]),
        .DIB(din[21:20]),
        .DIC(din[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[19:18]),
        .DOB(p_0_out[21:20]),
        .DOC(p_0_out[23:22]),
        .DOD(NLW_RAM_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(ram_full_fb_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_31_24_29
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(Q),
        .DIA(din[25:24]),
        .DIB(din[27:26]),
        .DIC(din[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[25:24]),
        .DOB(p_0_out[27:26]),
        .DOC(p_0_out[29:28]),
        .DOD(NLW_RAM_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(ram_full_fb_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_31_30_34
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(Q),
        .DIA(din[31:30]),
        .DIB(din[33:32]),
        .DIC({1'b0,din[34]}),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[31:30]),
        .DOB(p_0_out[33:32]),
        .DOC({NLW_RAM_reg_0_31_30_34_DOC_UNCONNECTED[1],p_0_out[34]}),
        .DOD(NLW_RAM_reg_0_31_30_34_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(ram_full_fb_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_31_6_11
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(Q),
        .DIA(din[7:6]),
        .DIB(din[9:8]),
        .DIC(din[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[7:6]),
        .DOB(p_0_out[9:8]),
        .DOC(p_0_out[11:10]),
        .DOD(NLW_RAM_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(ram_full_fb_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[0]),
        .Q(dout_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[10] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[10]),
        .Q(dout_i[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[11] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[11]),
        .Q(dout_i[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[12] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[12]),
        .Q(dout_i[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[13] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[13]),
        .Q(dout_i[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[14] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[14]),
        .Q(dout_i[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[15] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[15]),
        .Q(dout_i[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[16] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[16]),
        .Q(dout_i[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[17] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[17]),
        .Q(dout_i[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[18] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[18]),
        .Q(dout_i[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[19] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[19]),
        .Q(dout_i[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[1]),
        .Q(dout_i[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[20] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[20]),
        .Q(dout_i[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[21] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[21]),
        .Q(dout_i[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[22] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[22]),
        .Q(dout_i[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[23] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[23]),
        .Q(dout_i[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[24] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[24]),
        .Q(dout_i[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[25] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[25]),
        .Q(dout_i[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[26] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[26]),
        .Q(dout_i[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[27] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[27]),
        .Q(dout_i[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[28] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[28]),
        .Q(dout_i[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[29] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[29]),
        .Q(dout_i[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[2]),
        .Q(dout_i[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[30] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[30]),
        .Q(dout_i[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[31] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[31]),
        .Q(dout_i[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[32] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[32]),
        .Q(dout_i[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[33] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[33]),
        .Q(dout_i[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[34] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[34]),
        .Q(dout_i[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[3]),
        .Q(dout_i[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[4]),
        .Q(dout_i[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[5]),
        .Q(dout_i[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[6]),
        .Q(dout_i[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[7] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[7]),
        .Q(dout_i[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[8] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[8]),
        .Q(dout_i[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[9] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out[9]),
        .Q(dout_i[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo
   (empty,
    full,
    dout,
    rst,
    clk,
    din,
    rd_en,
    wr_en);
  output empty;
  output full;
  output [4:0]dout;
  input rst;
  input clk;
  input [4:0]din;
  input rd_en;
  input wr_en;

  wire clk;
  wire [4:0]din;
  wire [4:0]dout;
  wire empty;
  wire full;
  wire \gntv_or_sync_fifo.gl0.rd_n_1 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_1 ;
  wire [0:0]\gr1.gr1_int.rfwft/p_0_in ;
  wire [4:0]p_0_out_0;
  wire [4:0]p_12_out;
  wire p_19_out;
  wire p_2_out;
  wire p_8_out;
  wire ram_rd_en_i;
  wire rd_en;
  wire [4:0]rd_pntr_plus1;
  wire rst;
  wire rstblk_n_0;
  wire rstblk_n_1;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.E(ram_rd_en_i),
        .Q(rd_pntr_plus1),
        .clk(clk),
        .empty(empty),
        .\gc0.count_reg[4] (p_8_out),
        .\gpr1.dout_i_reg[1] (p_0_out_0),
        .\gpregsm1.user_valid_reg ({\gntv_or_sync_fifo.gl0.rd_n_1 ,\gr1.gr1_int.rfwft/p_0_in }),
        .\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_1),
        .out(p_2_out),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.AR(rstblk_n_1),
        .E(p_19_out),
        .Q(p_12_out),
        .clk(clk),
        .full(full),
        .\gc0.count_d1_reg[4] (p_0_out_0),
        .\gc0.count_reg[4] (rd_pntr_plus1),
        .out(p_2_out),
        .ram_empty_fb_i_reg(p_8_out),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory \gntv_or_sync_fifo.mem 
       (.E(rstblk_n_0),
        .EN(p_19_out),
        .I54(p_12_out),
        .clk(clk),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[4] (p_0_out_0),
        .\gpregsm1.curr_fwft_state_reg[0] (ram_rd_en_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__2 rstblk
       (.AR(rstblk_n_1),
        .E(rstblk_n_0),
        .clk(clk),
        .\gpregsm1.curr_fwft_state_reg[1] ({\gntv_or_sync_fifo.gl0.rd_n_1 ,\gr1.gr1_int.rfwft/p_0_in }),
        .rd_en(rd_en),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized0
   (empty,
    full,
    dout,
    rst,
    clk,
    din,
    rd_en,
    wr_en);
  output empty;
  output full;
  output [0:0]dout;
  input rst;
  input clk;
  input [0:0]din;
  input rd_en;
  input wr_en;

  wire clk;
  wire [0:0]din;
  wire [0:0]dout;
  wire dout_i;
  wire empty;
  wire full;
  wire \gntv_or_sync_fifo.gl0.rd_n_1 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_4 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_1 ;
  wire [0:0]\gr1.gr1_int.rfwft/p_0_in ;
  wire p_0_out;
  wire [4:0]p_0_out_0;
  wire [4:0]p_12_out;
  wire p_19_out;
  wire p_2_out;
  wire p_8_out;
  wire rd_en;
  wire [4:0]rd_pntr_plus1;
  wire rst;
  wire rstblk_n_0;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_9 \gntv_or_sync_fifo.gl0.rd 
       (.E(p_8_out),
        .Q(rd_pntr_plus1),
        .clk(clk),
        .dout_i(dout_i),
        .empty(empty),
        .\gpr1.dout_i_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_4 ),
        .\gpr1.dout_i_reg[0]_0 (p_0_out_0),
        .\gpregsm1.user_valid_reg ({\gntv_or_sync_fifo.gl0.rd_n_1 ,\gr1.gr1_int.rfwft/p_0_in }),
        .\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_0),
        .out(p_2_out),
        .p_0_out(p_0_out),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_10 \gntv_or_sync_fifo.gl0.wr 
       (.E(p_8_out),
        .Q(p_12_out),
        .clk(clk),
        .full(full),
        .\gc0.count_d1_reg[4] (p_0_out_0),
        .\gc0.count_reg[4] (rd_pntr_plus1),
        .\gcc0.gc0.count_reg[4] (p_19_out),
        .\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_0),
        .out(p_2_out),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized0 \gntv_or_sync_fifo.mem 
       (.Q(p_12_out),
        .clk(clk),
        .din(din),
        .dout(dout),
        .dout_i(dout_i),
        .\gc0.count_d1_reg[4] (p_0_out_0),
        .\gpregsm1.curr_fwft_state_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_4 ),
        .\gpregsm1.curr_fwft_state_reg[1] ({\gntv_or_sync_fifo.gl0.rd_n_1 ,\gr1.gr1_int.rfwft/p_0_in }),
        .\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_0),
        .p_0_out(p_0_out),
        .ram_full_fb_i_reg(p_19_out),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__3 rstblk
       (.clk(clk),
        .\gcc0.gc0.count_d1_reg[4] (rstblk_n_0),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized1
   (empty,
    full,
    dout,
    rst,
    clk,
    din,
    rd_en,
    wr_en);
  output empty;
  output full;
  output [8:0]dout;
  input rst;
  input clk;
  input [4:0]din;
  input rd_en;
  input wr_en;

  wire clk;
  wire [4:0]din;
  wire [8:0]dout;
  wire empty;
  wire full;
  wire \gntv_or_sync_fifo.gl0.rd_n_1 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_1 ;
  wire [0:0]\gr1.gr1_int.rfwft/p_0_in ;
  wire [4:0]p_0_out_0;
  wire [4:0]p_12_out;
  wire p_19_out;
  wire p_2_out;
  wire p_8_out;
  wire ram_rd_en_i;
  wire rd_en;
  wire [4:0]rd_pntr_plus1;
  wire rst;
  wire rstblk_n_0;
  wire rstblk_n_1;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_23 \gntv_or_sync_fifo.gl0.rd 
       (.E(ram_rd_en_i),
        .Q(rd_pntr_plus1),
        .clk(clk),
        .empty(empty),
        .\gc0.count_reg[4] (p_8_out),
        .\gpr1.dout_i_reg[1] (p_0_out_0),
        .\gpregsm1.user_valid_reg ({\gntv_or_sync_fifo.gl0.rd_n_1 ,\gr1.gr1_int.rfwft/p_0_in }),
        .\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_1),
        .out(p_2_out),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_24 \gntv_or_sync_fifo.gl0.wr 
       (.AR(rstblk_n_1),
        .E(p_19_out),
        .Q(p_12_out),
        .clk(clk),
        .full(full),
        .\gc0.count_d1_reg[4] (p_0_out_0),
        .\gc0.count_reg[4] (rd_pntr_plus1),
        .out(p_2_out),
        .ram_empty_fb_i_reg(p_8_out),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized1 \gntv_or_sync_fifo.mem 
       (.E(rstblk_n_0),
        .EN(p_19_out),
        .clk(clk),
        .count_d10_in(p_12_out),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[4] (p_0_out_0),
        .\gpregsm1.curr_fwft_state_reg[0] (ram_rd_en_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__4 rstblk
       (.AR(rstblk_n_1),
        .E(rstblk_n_0),
        .clk(clk),
        .\gpregsm1.curr_fwft_state_reg[1] ({\gntv_or_sync_fifo.gl0.rd_n_1 ,\gr1.gr1_int.rfwft/p_0_in }),
        .rd_en(rd_en),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized2
   (empty,
    full,
    dout,
    rst,
    clk,
    din,
    rd_en,
    wr_en);
  output empty;
  output full;
  output [34:0]dout;
  input rst;
  input clk;
  input [34:0]din;
  input rd_en;
  input wr_en;

  wire clk;
  wire [34:0]din;
  wire [34:0]dout;
  wire empty;
  wire full;
  wire \gntv_or_sync_fifo.gl0.rd_n_1 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_1 ;
  wire [0:0]\gr1.gr1_int.rfwft/p_0_in ;
  wire [4:0]p_0_out_0;
  wire [4:0]p_12_out;
  wire p_19_out;
  wire p_2_out;
  wire p_8_out;
  wire ram_rd_en_i;
  wire rd_en;
  wire [4:0]rd_pntr_plus1;
  wire rst;
  wire rstblk_n_0;
  wire rstblk_n_1;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_30 \gntv_or_sync_fifo.gl0.rd 
       (.E(ram_rd_en_i),
        .Q(rd_pntr_plus1),
        .clk(clk),
        .empty(empty),
        .\gc0.count_reg[4] (p_8_out),
        .\gpr1.dout_i_reg[1] (p_0_out_0),
        .\gpregsm1.user_valid_reg ({\gntv_or_sync_fifo.gl0.rd_n_1 ,\gr1.gr1_int.rfwft/p_0_in }),
        .\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_1),
        .out(p_2_out),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_31 \gntv_or_sync_fifo.gl0.wr 
       (.AR(rstblk_n_1),
        .E(p_19_out),
        .Q(p_12_out),
        .clk(clk),
        .full(full),
        .\gc0.count_d1_reg[4] (p_0_out_0),
        .\gc0.count_reg[4] (rd_pntr_plus1),
        .out(p_2_out),
        .ram_empty_fb_i_reg(p_8_out),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized2_32 \gntv_or_sync_fifo.mem 
       (.E(rstblk_n_0),
        .Q(p_12_out),
        .clk(clk),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[4] (p_0_out_0),
        .\gpregsm1.curr_fwft_state_reg[0] (ram_rd_en_i),
        .ram_full_fb_i_reg(p_19_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo rstblk
       (.AR(rstblk_n_1),
        .E(rstblk_n_0),
        .clk(clk),
        .\gpregsm1.curr_fwft_state_reg[1] ({\gntv_or_sync_fifo.gl0.rd_n_1 ,\gr1.gr1_int.rfwft/p_0_in }),
        .rd_en(rd_en),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized2__xdcDup__1
   (empty,
    full,
    dout,
    rst,
    clk,
    din,
    rd_en,
    wr_en);
  output empty;
  output full;
  output [33:0]dout;
  input rst;
  input clk;
  input [34:0]din;
  input rd_en;
  input wr_en;

  wire clk;
  wire [34:0]din;
  wire [33:0]dout;
  wire empty;
  wire full;
  wire \gntv_or_sync_fifo.gl0.rd_n_1 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_1 ;
  wire [0:0]\gr1.gr1_int.rfwft/p_0_in ;
  wire [4:0]p_0_out_0;
  wire [4:0]p_12_out;
  wire p_19_out;
  wire p_2_out;
  wire p_8_out;
  wire ram_rd_en_i;
  wire rd_en;
  wire [4:0]rd_pntr_plus1;
  wire rst;
  wire rstblk_n_0;
  wire rstblk_n_1;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_16 \gntv_or_sync_fifo.gl0.rd 
       (.E(ram_rd_en_i),
        .Q(rd_pntr_plus1),
        .clk(clk),
        .empty(empty),
        .\gc0.count_reg[4] (p_8_out),
        .\gpr1.dout_i_reg[1] (p_0_out_0),
        .\gpregsm1.user_valid_reg ({\gntv_or_sync_fifo.gl0.rd_n_1 ,\gr1.gr1_int.rfwft/p_0_in }),
        .\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_1),
        .out(p_2_out),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_17 \gntv_or_sync_fifo.gl0.wr 
       (.AR(rstblk_n_1),
        .E(p_19_out),
        .Q(p_12_out),
        .clk(clk),
        .full(full),
        .\gc0.count_d1_reg[4] (p_0_out_0),
        .\gc0.count_reg[4] (rd_pntr_plus1),
        .out(p_2_out),
        .ram_empty_fb_i_reg(p_8_out),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized2 \gntv_or_sync_fifo.mem 
       (.E(rstblk_n_0),
        .Q(p_12_out),
        .clk(clk),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[4] (p_0_out_0),
        .\gpregsm1.curr_fwft_state_reg[0] (ram_rd_en_i),
        .ram_full_fb_i_reg(p_19_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__5 rstblk
       (.AR(rstblk_n_1),
        .E(rstblk_n_0),
        .clk(clk),
        .\gpregsm1.curr_fwft_state_reg[1] ({\gntv_or_sync_fifo.gl0.rd_n_1 ,\gr1.gr1_int.rfwft/p_0_in }),
        .rd_en(rd_en),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__xdcDup__1
   (empty,
    full,
    dout,
    rst,
    clk,
    din,
    rd_en,
    wr_en);
  output empty;
  output full;
  output [3:0]dout;
  input rst;
  input clk;
  input [3:0]din;
  input rd_en;
  input wr_en;

  wire clk;
  wire [3:0]din;
  wire [3:0]dout;
  wire empty;
  wire full;
  wire \gntv_or_sync_fifo.gl0.rd_n_1 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_1 ;
  wire [0:0]\gr1.gr1_int.rfwft/p_0_in ;
  wire [4:0]p_0_out_0;
  wire [4:0]p_12_out;
  wire p_19_out;
  wire p_2_out;
  wire p_8_out;
  wire ram_rd_en_i;
  wire rd_en;
  wire [4:0]rd_pntr_plus1;
  wire rst;
  wire rstblk_n_0;
  wire rstblk_n_1;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_0 \gntv_or_sync_fifo.gl0.rd 
       (.E(ram_rd_en_i),
        .Q(rd_pntr_plus1),
        .clk(clk),
        .empty(empty),
        .\gc0.count_reg[4] (p_8_out),
        .\gpr1.dout_i_reg[1] (p_0_out_0),
        .\gpregsm1.user_valid_reg ({\gntv_or_sync_fifo.gl0.rd_n_1 ,\gr1.gr1_int.rfwft/p_0_in }),
        .\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_1),
        .out(p_2_out),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_1 \gntv_or_sync_fifo.gl0.wr 
       (.AR(rstblk_n_1),
        .E(p_19_out),
        .Q(p_12_out),
        .clk(clk),
        .full(full),
        .\gc0.count_d1_reg[4] (p_0_out_0),
        .\gc0.count_reg[4] (rd_pntr_plus1),
        .out(p_2_out),
        .ram_empty_fb_i_reg(p_8_out),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_2 \gntv_or_sync_fifo.mem 
       (.E(rstblk_n_0),
        .EN(p_19_out),
        .I53(p_12_out),
        .clk(clk),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[4] (p_0_out_0),
        .\gpregsm1.curr_fwft_state_reg[0] (ram_rd_en_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__1 rstblk
       (.AR(rstblk_n_1),
        .E(rstblk_n_0),
        .clk(clk),
        .\gpregsm1.curr_fwft_state_reg[1] ({\gntv_or_sync_fifo.gl0.rd_n_1 ,\gr1.gr1_int.rfwft/p_0_in }),
        .rd_en(rd_en),
        .rst(rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top
   (empty,
    full,
    dout,
    rst,
    clk,
    din,
    rd_en,
    wr_en);
  output empty;
  output full;
  output [4:0]dout;
  input rst;
  input clk;
  input [4:0]din;
  input rd_en;
  input wr_en;

  wire clk;
  wire [4:0]din;
  wire [4:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo \grf.rf 
       (.clk(clk),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .rst(rst),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized0
   (empty,
    full,
    dout,
    rst,
    clk,
    din,
    rd_en,
    wr_en);
  output empty;
  output full;
  output [0:0]dout;
  input rst;
  input clk;
  input [0:0]din;
  input rd_en;
  input wr_en;

  wire clk;
  wire [0:0]din;
  wire [0:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized0 \grf.rf 
       (.clk(clk),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .rst(rst),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized1
   (empty,
    full,
    dout,
    rst,
    clk,
    din,
    rd_en,
    wr_en);
  output empty;
  output full;
  output [8:0]dout;
  input rst;
  input clk;
  input [4:0]din;
  input rd_en;
  input wr_en;

  wire clk;
  wire [4:0]din;
  wire [8:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized1 \grf.rf 
       (.clk(clk),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .rst(rst),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized2
   (empty,
    full,
    dout,
    rst,
    clk,
    din,
    rd_en,
    wr_en);
  output empty;
  output full;
  output [34:0]dout;
  input rst;
  input clk;
  input [34:0]din;
  input rd_en;
  input wr_en;

  wire clk;
  wire [34:0]din;
  wire [34:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized2 \grf.rf 
       (.clk(clk),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .rst(rst),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized2__xdcDup__1
   (empty,
    full,
    dout,
    rst,
    clk,
    din,
    rd_en,
    wr_en);
  output empty;
  output full;
  output [33:0]dout;
  input rst;
  input clk;
  input [34:0]din;
  input rd_en;
  input wr_en;

  wire clk;
  wire [34:0]din;
  wire [33:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized2__xdcDup__1 \grf.rf 
       (.clk(clk),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .rst(rst),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__xdcDup__1
   (empty,
    full,
    dout,
    rst,
    clk,
    din,
    rd_en,
    wr_en);
  output empty;
  output full;
  output [3:0]dout;
  input rst;
  input clk;
  input [3:0]din;
  input rd_en;
  input wr_en;

  wire clk;
  wire [3:0]din;
  wire [3:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__xdcDup__1 \grf.rf 
       (.clk(clk),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .rst(rst),
        .wr_en(wr_en));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "64" *) (* C_AXIS_TDEST_WIDTH = "4" *) 
(* C_AXIS_TID_WIDTH = "8" *) (* C_AXIS_TKEEP_WIDTH = "4" *) (* C_AXIS_TSTRB_WIDTH = "4" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "4" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "2" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "0" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "1" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "6" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "5" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "32" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "5" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "0" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "zynq" *) (* C_FULL_FLAGS_RST_VAL = "0" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "0" *) (* C_HAS_AXIS_TDATA = "0" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "0" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "0" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "0" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "0" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "1" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "0" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "0" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "2" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "0" *) (* C_PRELOAD_REGS = "1" *) (* C_PRIM_FIFO_TYPE = "512x36" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "512x36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "512x36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "31" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "30" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "6" *) 
(* C_RD_DEPTH = "32" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "5" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "3" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "0" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "1" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "6" *) 
(* C_WR_DEPTH = "32" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "5" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [4:0]din;
  input wr_en;
  input rd_en;
  input [4:0]prog_empty_thresh;
  input [4:0]prog_empty_thresh_assert;
  input [4:0]prog_empty_thresh_negate;
  input [4:0]prog_full_thresh;
  input [4:0]prog_full_thresh_assert;
  input [4:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [4:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [5:0]data_count;
  output [5:0]rd_data_count;
  output [5:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [3:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [3:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [1:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [3:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [3:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [3:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [1:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [3:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [63:0]s_axis_tdata;
  input [3:0]s_axis_tstrb;
  input [3:0]s_axis_tkeep;
  input s_axis_tlast;
  input [7:0]s_axis_tid;
  input [3:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [63:0]m_axis_tdata;
  output [3:0]m_axis_tstrb;
  output [3:0]m_axis_tkeep;
  output m_axis_tlast;
  output [7:0]m_axis_tid;
  output [3:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [9:0]axis_prog_full_thresh;
  input [9:0]axis_prog_empty_thresh;
  output [10:0]axis_data_count;
  output [10:0]axis_wr_data_count;
  output [10:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire clk;
  wire [4:0]din;
  wire [4:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire wr_en;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const0> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const0> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const0> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const0> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const0> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const0> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign data_count[5] = \<const0> ;
  assign data_count[4] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[3] = \<const0> ;
  assign m_axi_arid[2] = \<const0> ;
  assign m_axi_arid[1] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[1] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[3] = \<const0> ;
  assign m_axi_awid[2] = \<const0> ;
  assign m_axi_awid[1] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[1] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[3] = \<const0> ;
  assign m_axi_wid[2] = \<const0> ;
  assign m_axi_wid[1] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[63] = \<const0> ;
  assign m_axis_tdata[62] = \<const0> ;
  assign m_axis_tdata[61] = \<const0> ;
  assign m_axis_tdata[60] = \<const0> ;
  assign m_axis_tdata[59] = \<const0> ;
  assign m_axis_tdata[58] = \<const0> ;
  assign m_axis_tdata[57] = \<const0> ;
  assign m_axis_tdata[56] = \<const0> ;
  assign m_axis_tdata[55] = \<const0> ;
  assign m_axis_tdata[54] = \<const0> ;
  assign m_axis_tdata[53] = \<const0> ;
  assign m_axis_tdata[52] = \<const0> ;
  assign m_axis_tdata[51] = \<const0> ;
  assign m_axis_tdata[50] = \<const0> ;
  assign m_axis_tdata[49] = \<const0> ;
  assign m_axis_tdata[48] = \<const0> ;
  assign m_axis_tdata[47] = \<const0> ;
  assign m_axis_tdata[46] = \<const0> ;
  assign m_axis_tdata[45] = \<const0> ;
  assign m_axis_tdata[44] = \<const0> ;
  assign m_axis_tdata[43] = \<const0> ;
  assign m_axis_tdata[42] = \<const0> ;
  assign m_axis_tdata[41] = \<const0> ;
  assign m_axis_tdata[40] = \<const0> ;
  assign m_axis_tdata[39] = \<const0> ;
  assign m_axis_tdata[38] = \<const0> ;
  assign m_axis_tdata[37] = \<const0> ;
  assign m_axis_tdata[36] = \<const0> ;
  assign m_axis_tdata[35] = \<const0> ;
  assign m_axis_tdata[34] = \<const0> ;
  assign m_axis_tdata[33] = \<const0> ;
  assign m_axis_tdata[32] = \<const0> ;
  assign m_axis_tdata[31] = \<const0> ;
  assign m_axis_tdata[30] = \<const0> ;
  assign m_axis_tdata[29] = \<const0> ;
  assign m_axis_tdata[28] = \<const0> ;
  assign m_axis_tdata[27] = \<const0> ;
  assign m_axis_tdata[26] = \<const0> ;
  assign m_axis_tdata[25] = \<const0> ;
  assign m_axis_tdata[24] = \<const0> ;
  assign m_axis_tdata[23] = \<const0> ;
  assign m_axis_tdata[22] = \<const0> ;
  assign m_axis_tdata[21] = \<const0> ;
  assign m_axis_tdata[20] = \<const0> ;
  assign m_axis_tdata[19] = \<const0> ;
  assign m_axis_tdata[18] = \<const0> ;
  assign m_axis_tdata[17] = \<const0> ;
  assign m_axis_tdata[16] = \<const0> ;
  assign m_axis_tdata[15] = \<const0> ;
  assign m_axis_tdata[14] = \<const0> ;
  assign m_axis_tdata[13] = \<const0> ;
  assign m_axis_tdata[12] = \<const0> ;
  assign m_axis_tdata[11] = \<const0> ;
  assign m_axis_tdata[10] = \<const0> ;
  assign m_axis_tdata[9] = \<const0> ;
  assign m_axis_tdata[8] = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[3] = \<const0> ;
  assign m_axis_tdest[2] = \<const0> ;
  assign m_axis_tdest[1] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[7] = \<const0> ;
  assign m_axis_tid[6] = \<const0> ;
  assign m_axis_tid[5] = \<const0> ;
  assign m_axis_tid[4] = \<const0> ;
  assign m_axis_tid[3] = \<const0> ;
  assign m_axis_tid[2] = \<const0> ;
  assign m_axis_tid[1] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[3] = \<const0> ;
  assign m_axis_tkeep[2] = \<const0> ;
  assign m_axis_tkeep[1] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[3] = \<const0> ;
  assign m_axis_tstrb[2] = \<const0> ;
  assign m_axis_tstrb[1] = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[5] = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2_synth inst_fifo_gen
       (.clk(clk),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .rst(rst),
        .wr_en(wr_en));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "64" *) (* C_AXIS_TDEST_WIDTH = "4" *) 
(* C_AXIS_TID_WIDTH = "8" *) (* C_AXIS_TKEEP_WIDTH = "4" *) (* C_AXIS_TSTRB_WIDTH = "4" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "4" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "2" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "0" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "1" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "6" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "1" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "32" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "1" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "0" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "zynq" *) (* C_FULL_FLAGS_RST_VAL = "0" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "0" *) (* C_HAS_AXIS_TDATA = "0" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "0" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "0" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "0" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "0" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "1" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "0" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "0" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "2" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "0" *) (* C_PRELOAD_REGS = "1" *) (* C_PRIM_FIFO_TYPE = "512x36" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "512x36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "512x36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "31" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "30" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "6" *) 
(* C_RD_DEPTH = "32" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "5" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "3" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "0" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "1" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "6" *) 
(* C_WR_DEPTH = "32" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "5" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v13_2_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__parameterized0
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [0:0]din;
  input wr_en;
  input rd_en;
  input [4:0]prog_empty_thresh;
  input [4:0]prog_empty_thresh_assert;
  input [4:0]prog_empty_thresh_negate;
  input [4:0]prog_full_thresh;
  input [4:0]prog_full_thresh_assert;
  input [4:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [0:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [5:0]data_count;
  output [5:0]rd_data_count;
  output [5:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [3:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [3:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [1:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [3:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [3:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [3:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [1:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [3:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [63:0]s_axis_tdata;
  input [3:0]s_axis_tstrb;
  input [3:0]s_axis_tkeep;
  input s_axis_tlast;
  input [7:0]s_axis_tid;
  input [3:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [63:0]m_axis_tdata;
  output [3:0]m_axis_tstrb;
  output [3:0]m_axis_tkeep;
  output m_axis_tlast;
  output [7:0]m_axis_tid;
  output [3:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [9:0]axis_prog_full_thresh;
  input [9:0]axis_prog_empty_thresh;
  output [10:0]axis_data_count;
  output [10:0]axis_wr_data_count;
  output [10:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire clk;
  wire [0:0]din;
  wire [0:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire wr_en;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const0> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const0> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const0> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const0> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const0> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const0> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign data_count[5] = \<const0> ;
  assign data_count[4] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[3] = \<const0> ;
  assign m_axi_arid[2] = \<const0> ;
  assign m_axi_arid[1] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[1] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[3] = \<const0> ;
  assign m_axi_awid[2] = \<const0> ;
  assign m_axi_awid[1] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[1] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[3] = \<const0> ;
  assign m_axi_wid[2] = \<const0> ;
  assign m_axi_wid[1] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[63] = \<const0> ;
  assign m_axis_tdata[62] = \<const0> ;
  assign m_axis_tdata[61] = \<const0> ;
  assign m_axis_tdata[60] = \<const0> ;
  assign m_axis_tdata[59] = \<const0> ;
  assign m_axis_tdata[58] = \<const0> ;
  assign m_axis_tdata[57] = \<const0> ;
  assign m_axis_tdata[56] = \<const0> ;
  assign m_axis_tdata[55] = \<const0> ;
  assign m_axis_tdata[54] = \<const0> ;
  assign m_axis_tdata[53] = \<const0> ;
  assign m_axis_tdata[52] = \<const0> ;
  assign m_axis_tdata[51] = \<const0> ;
  assign m_axis_tdata[50] = \<const0> ;
  assign m_axis_tdata[49] = \<const0> ;
  assign m_axis_tdata[48] = \<const0> ;
  assign m_axis_tdata[47] = \<const0> ;
  assign m_axis_tdata[46] = \<const0> ;
  assign m_axis_tdata[45] = \<const0> ;
  assign m_axis_tdata[44] = \<const0> ;
  assign m_axis_tdata[43] = \<const0> ;
  assign m_axis_tdata[42] = \<const0> ;
  assign m_axis_tdata[41] = \<const0> ;
  assign m_axis_tdata[40] = \<const0> ;
  assign m_axis_tdata[39] = \<const0> ;
  assign m_axis_tdata[38] = \<const0> ;
  assign m_axis_tdata[37] = \<const0> ;
  assign m_axis_tdata[36] = \<const0> ;
  assign m_axis_tdata[35] = \<const0> ;
  assign m_axis_tdata[34] = \<const0> ;
  assign m_axis_tdata[33] = \<const0> ;
  assign m_axis_tdata[32] = \<const0> ;
  assign m_axis_tdata[31] = \<const0> ;
  assign m_axis_tdata[30] = \<const0> ;
  assign m_axis_tdata[29] = \<const0> ;
  assign m_axis_tdata[28] = \<const0> ;
  assign m_axis_tdata[27] = \<const0> ;
  assign m_axis_tdata[26] = \<const0> ;
  assign m_axis_tdata[25] = \<const0> ;
  assign m_axis_tdata[24] = \<const0> ;
  assign m_axis_tdata[23] = \<const0> ;
  assign m_axis_tdata[22] = \<const0> ;
  assign m_axis_tdata[21] = \<const0> ;
  assign m_axis_tdata[20] = \<const0> ;
  assign m_axis_tdata[19] = \<const0> ;
  assign m_axis_tdata[18] = \<const0> ;
  assign m_axis_tdata[17] = \<const0> ;
  assign m_axis_tdata[16] = \<const0> ;
  assign m_axis_tdata[15] = \<const0> ;
  assign m_axis_tdata[14] = \<const0> ;
  assign m_axis_tdata[13] = \<const0> ;
  assign m_axis_tdata[12] = \<const0> ;
  assign m_axis_tdata[11] = \<const0> ;
  assign m_axis_tdata[10] = \<const0> ;
  assign m_axis_tdata[9] = \<const0> ;
  assign m_axis_tdata[8] = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[3] = \<const0> ;
  assign m_axis_tdest[2] = \<const0> ;
  assign m_axis_tdest[1] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[7] = \<const0> ;
  assign m_axis_tid[6] = \<const0> ;
  assign m_axis_tid[5] = \<const0> ;
  assign m_axis_tid[4] = \<const0> ;
  assign m_axis_tid[3] = \<const0> ;
  assign m_axis_tid[2] = \<const0> ;
  assign m_axis_tid[1] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[3] = \<const0> ;
  assign m_axis_tkeep[2] = \<const0> ;
  assign m_axis_tkeep[1] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[3] = \<const0> ;
  assign m_axis_tstrb[2] = \<const0> ;
  assign m_axis_tstrb[1] = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[5] = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2_synth__parameterized0 inst_fifo_gen
       (.clk(clk),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .rst(rst),
        .wr_en(wr_en));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "64" *) (* C_AXIS_TDEST_WIDTH = "4" *) 
(* C_AXIS_TID_WIDTH = "8" *) (* C_AXIS_TKEEP_WIDTH = "4" *) (* C_AXIS_TSTRB_WIDTH = "4" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "4" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "2" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "0" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "1" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "6" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "9" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "32" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "9" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "0" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "zynq" *) (* C_FULL_FLAGS_RST_VAL = "0" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "0" *) (* C_HAS_AXIS_TDATA = "0" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "0" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "0" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "0" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "0" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "1" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "0" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "0" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "2" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "0" *) (* C_PRELOAD_REGS = "1" *) (* C_PRIM_FIFO_TYPE = "512x36" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "512x36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "512x36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "31" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "30" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "6" *) 
(* C_RD_DEPTH = "32" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "5" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "3" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "0" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "1" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "6" *) 
(* C_WR_DEPTH = "32" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "5" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v13_2_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__parameterized1
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [8:0]din;
  input wr_en;
  input rd_en;
  input [4:0]prog_empty_thresh;
  input [4:0]prog_empty_thresh_assert;
  input [4:0]prog_empty_thresh_negate;
  input [4:0]prog_full_thresh;
  input [4:0]prog_full_thresh_assert;
  input [4:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [8:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [5:0]data_count;
  output [5:0]rd_data_count;
  output [5:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [3:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [3:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [1:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [3:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [3:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [3:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [1:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [3:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [63:0]s_axis_tdata;
  input [3:0]s_axis_tstrb;
  input [3:0]s_axis_tkeep;
  input s_axis_tlast;
  input [7:0]s_axis_tid;
  input [3:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [63:0]m_axis_tdata;
  output [3:0]m_axis_tstrb;
  output [3:0]m_axis_tkeep;
  output m_axis_tlast;
  output [7:0]m_axis_tid;
  output [3:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [9:0]axis_prog_full_thresh;
  input [9:0]axis_prog_empty_thresh;
  output [10:0]axis_data_count;
  output [10:0]axis_wr_data_count;
  output [10:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire clk;
  wire [8:0]din;
  wire [8:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire wr_en;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const0> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const0> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const0> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const0> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const0> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const0> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign data_count[5] = \<const0> ;
  assign data_count[4] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[3] = \<const0> ;
  assign m_axi_arid[2] = \<const0> ;
  assign m_axi_arid[1] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[1] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[3] = \<const0> ;
  assign m_axi_awid[2] = \<const0> ;
  assign m_axi_awid[1] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[1] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[3] = \<const0> ;
  assign m_axi_wid[2] = \<const0> ;
  assign m_axi_wid[1] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[63] = \<const0> ;
  assign m_axis_tdata[62] = \<const0> ;
  assign m_axis_tdata[61] = \<const0> ;
  assign m_axis_tdata[60] = \<const0> ;
  assign m_axis_tdata[59] = \<const0> ;
  assign m_axis_tdata[58] = \<const0> ;
  assign m_axis_tdata[57] = \<const0> ;
  assign m_axis_tdata[56] = \<const0> ;
  assign m_axis_tdata[55] = \<const0> ;
  assign m_axis_tdata[54] = \<const0> ;
  assign m_axis_tdata[53] = \<const0> ;
  assign m_axis_tdata[52] = \<const0> ;
  assign m_axis_tdata[51] = \<const0> ;
  assign m_axis_tdata[50] = \<const0> ;
  assign m_axis_tdata[49] = \<const0> ;
  assign m_axis_tdata[48] = \<const0> ;
  assign m_axis_tdata[47] = \<const0> ;
  assign m_axis_tdata[46] = \<const0> ;
  assign m_axis_tdata[45] = \<const0> ;
  assign m_axis_tdata[44] = \<const0> ;
  assign m_axis_tdata[43] = \<const0> ;
  assign m_axis_tdata[42] = \<const0> ;
  assign m_axis_tdata[41] = \<const0> ;
  assign m_axis_tdata[40] = \<const0> ;
  assign m_axis_tdata[39] = \<const0> ;
  assign m_axis_tdata[38] = \<const0> ;
  assign m_axis_tdata[37] = \<const0> ;
  assign m_axis_tdata[36] = \<const0> ;
  assign m_axis_tdata[35] = \<const0> ;
  assign m_axis_tdata[34] = \<const0> ;
  assign m_axis_tdata[33] = \<const0> ;
  assign m_axis_tdata[32] = \<const0> ;
  assign m_axis_tdata[31] = \<const0> ;
  assign m_axis_tdata[30] = \<const0> ;
  assign m_axis_tdata[29] = \<const0> ;
  assign m_axis_tdata[28] = \<const0> ;
  assign m_axis_tdata[27] = \<const0> ;
  assign m_axis_tdata[26] = \<const0> ;
  assign m_axis_tdata[25] = \<const0> ;
  assign m_axis_tdata[24] = \<const0> ;
  assign m_axis_tdata[23] = \<const0> ;
  assign m_axis_tdata[22] = \<const0> ;
  assign m_axis_tdata[21] = \<const0> ;
  assign m_axis_tdata[20] = \<const0> ;
  assign m_axis_tdata[19] = \<const0> ;
  assign m_axis_tdata[18] = \<const0> ;
  assign m_axis_tdata[17] = \<const0> ;
  assign m_axis_tdata[16] = \<const0> ;
  assign m_axis_tdata[15] = \<const0> ;
  assign m_axis_tdata[14] = \<const0> ;
  assign m_axis_tdata[13] = \<const0> ;
  assign m_axis_tdata[12] = \<const0> ;
  assign m_axis_tdata[11] = \<const0> ;
  assign m_axis_tdata[10] = \<const0> ;
  assign m_axis_tdata[9] = \<const0> ;
  assign m_axis_tdata[8] = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[3] = \<const0> ;
  assign m_axis_tdest[2] = \<const0> ;
  assign m_axis_tdest[1] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[7] = \<const0> ;
  assign m_axis_tid[6] = \<const0> ;
  assign m_axis_tid[5] = \<const0> ;
  assign m_axis_tid[4] = \<const0> ;
  assign m_axis_tid[3] = \<const0> ;
  assign m_axis_tid[2] = \<const0> ;
  assign m_axis_tid[1] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[3] = \<const0> ;
  assign m_axis_tkeep[2] = \<const0> ;
  assign m_axis_tkeep[1] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[3] = \<const0> ;
  assign m_axis_tstrb[2] = \<const0> ;
  assign m_axis_tstrb[1] = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[5] = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2_synth__parameterized1 inst_fifo_gen
       (.clk(clk),
        .din({din[8],din[3:0]}),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .rst(rst),
        .wr_en(wr_en));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "64" *) (* C_AXIS_TDEST_WIDTH = "4" *) 
(* C_AXIS_TID_WIDTH = "8" *) (* C_AXIS_TKEEP_WIDTH = "4" *) (* C_AXIS_TSTRB_WIDTH = "4" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "4" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "2" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "0" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "1" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "6" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "35" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "32" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "35" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "0" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "zynq" *) (* C_FULL_FLAGS_RST_VAL = "0" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "0" *) (* C_HAS_AXIS_TDATA = "0" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "0" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "0" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "0" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "0" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "1" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "0" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "0" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "2" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "0" *) (* C_PRELOAD_REGS = "1" *) (* C_PRIM_FIFO_TYPE = "512x36" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "512x36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "512x36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "31" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "30" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "6" *) 
(* C_RD_DEPTH = "32" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "5" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "3" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "0" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "1" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "6" *) 
(* C_WR_DEPTH = "32" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "5" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v13_2_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__parameterized2
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [34:0]din;
  input wr_en;
  input rd_en;
  input [4:0]prog_empty_thresh;
  input [4:0]prog_empty_thresh_assert;
  input [4:0]prog_empty_thresh_negate;
  input [4:0]prog_full_thresh;
  input [4:0]prog_full_thresh_assert;
  input [4:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [34:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [5:0]data_count;
  output [5:0]rd_data_count;
  output [5:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [3:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [3:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [1:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [3:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [3:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [3:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [1:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [3:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [63:0]s_axis_tdata;
  input [3:0]s_axis_tstrb;
  input [3:0]s_axis_tkeep;
  input s_axis_tlast;
  input [7:0]s_axis_tid;
  input [3:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [63:0]m_axis_tdata;
  output [3:0]m_axis_tstrb;
  output [3:0]m_axis_tkeep;
  output m_axis_tlast;
  output [7:0]m_axis_tid;
  output [3:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [9:0]axis_prog_full_thresh;
  input [9:0]axis_prog_empty_thresh;
  output [10:0]axis_data_count;
  output [10:0]axis_wr_data_count;
  output [10:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire clk;
  wire [34:0]din;
  wire [34:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire wr_en;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const0> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const0> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const0> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const0> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const0> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const0> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign data_count[5] = \<const0> ;
  assign data_count[4] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[3] = \<const0> ;
  assign m_axi_arid[2] = \<const0> ;
  assign m_axi_arid[1] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[1] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[3] = \<const0> ;
  assign m_axi_awid[2] = \<const0> ;
  assign m_axi_awid[1] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[1] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[3] = \<const0> ;
  assign m_axi_wid[2] = \<const0> ;
  assign m_axi_wid[1] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[63] = \<const0> ;
  assign m_axis_tdata[62] = \<const0> ;
  assign m_axis_tdata[61] = \<const0> ;
  assign m_axis_tdata[60] = \<const0> ;
  assign m_axis_tdata[59] = \<const0> ;
  assign m_axis_tdata[58] = \<const0> ;
  assign m_axis_tdata[57] = \<const0> ;
  assign m_axis_tdata[56] = \<const0> ;
  assign m_axis_tdata[55] = \<const0> ;
  assign m_axis_tdata[54] = \<const0> ;
  assign m_axis_tdata[53] = \<const0> ;
  assign m_axis_tdata[52] = \<const0> ;
  assign m_axis_tdata[51] = \<const0> ;
  assign m_axis_tdata[50] = \<const0> ;
  assign m_axis_tdata[49] = \<const0> ;
  assign m_axis_tdata[48] = \<const0> ;
  assign m_axis_tdata[47] = \<const0> ;
  assign m_axis_tdata[46] = \<const0> ;
  assign m_axis_tdata[45] = \<const0> ;
  assign m_axis_tdata[44] = \<const0> ;
  assign m_axis_tdata[43] = \<const0> ;
  assign m_axis_tdata[42] = \<const0> ;
  assign m_axis_tdata[41] = \<const0> ;
  assign m_axis_tdata[40] = \<const0> ;
  assign m_axis_tdata[39] = \<const0> ;
  assign m_axis_tdata[38] = \<const0> ;
  assign m_axis_tdata[37] = \<const0> ;
  assign m_axis_tdata[36] = \<const0> ;
  assign m_axis_tdata[35] = \<const0> ;
  assign m_axis_tdata[34] = \<const0> ;
  assign m_axis_tdata[33] = \<const0> ;
  assign m_axis_tdata[32] = \<const0> ;
  assign m_axis_tdata[31] = \<const0> ;
  assign m_axis_tdata[30] = \<const0> ;
  assign m_axis_tdata[29] = \<const0> ;
  assign m_axis_tdata[28] = \<const0> ;
  assign m_axis_tdata[27] = \<const0> ;
  assign m_axis_tdata[26] = \<const0> ;
  assign m_axis_tdata[25] = \<const0> ;
  assign m_axis_tdata[24] = \<const0> ;
  assign m_axis_tdata[23] = \<const0> ;
  assign m_axis_tdata[22] = \<const0> ;
  assign m_axis_tdata[21] = \<const0> ;
  assign m_axis_tdata[20] = \<const0> ;
  assign m_axis_tdata[19] = \<const0> ;
  assign m_axis_tdata[18] = \<const0> ;
  assign m_axis_tdata[17] = \<const0> ;
  assign m_axis_tdata[16] = \<const0> ;
  assign m_axis_tdata[15] = \<const0> ;
  assign m_axis_tdata[14] = \<const0> ;
  assign m_axis_tdata[13] = \<const0> ;
  assign m_axis_tdata[12] = \<const0> ;
  assign m_axis_tdata[11] = \<const0> ;
  assign m_axis_tdata[10] = \<const0> ;
  assign m_axis_tdata[9] = \<const0> ;
  assign m_axis_tdata[8] = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[3] = \<const0> ;
  assign m_axis_tdest[2] = \<const0> ;
  assign m_axis_tdest[1] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[7] = \<const0> ;
  assign m_axis_tid[6] = \<const0> ;
  assign m_axis_tid[5] = \<const0> ;
  assign m_axis_tid[4] = \<const0> ;
  assign m_axis_tid[3] = \<const0> ;
  assign m_axis_tid[2] = \<const0> ;
  assign m_axis_tid[1] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[3] = \<const0> ;
  assign m_axis_tkeep[2] = \<const0> ;
  assign m_axis_tkeep[1] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[3] = \<const0> ;
  assign m_axis_tstrb[2] = \<const0> ;
  assign m_axis_tstrb[1] = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[5] = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2_synth__parameterized2 inst_fifo_gen
       (.clk(clk),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .rst(rst),
        .wr_en(wr_en));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "64" *) (* C_AXIS_TDEST_WIDTH = "4" *) 
(* C_AXIS_TID_WIDTH = "8" *) (* C_AXIS_TKEEP_WIDTH = "4" *) (* C_AXIS_TSTRB_WIDTH = "4" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "4" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "2" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "0" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "1" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "6" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "35" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "32" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "35" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "0" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "zynq" *) (* C_FULL_FLAGS_RST_VAL = "0" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "0" *) (* C_HAS_AXIS_TDATA = "0" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "0" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "0" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "0" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "0" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "1" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "0" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "0" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "2" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "0" *) (* C_PRELOAD_REGS = "1" *) (* C_PRIM_FIFO_TYPE = "512x36" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "512x36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "512x36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "31" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "30" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "6" *) 
(* C_RD_DEPTH = "32" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "5" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "3" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "0" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "1" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "6" *) 
(* C_WR_DEPTH = "32" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "5" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v13_2_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__parameterized2__xdcDup__1
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [34:0]din;
  input wr_en;
  input rd_en;
  input [4:0]prog_empty_thresh;
  input [4:0]prog_empty_thresh_assert;
  input [4:0]prog_empty_thresh_negate;
  input [4:0]prog_full_thresh;
  input [4:0]prog_full_thresh_assert;
  input [4:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [34:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [5:0]data_count;
  output [5:0]rd_data_count;
  output [5:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [3:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [3:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [1:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [3:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [3:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [3:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [1:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [3:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [63:0]s_axis_tdata;
  input [3:0]s_axis_tstrb;
  input [3:0]s_axis_tkeep;
  input s_axis_tlast;
  input [7:0]s_axis_tid;
  input [3:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [63:0]m_axis_tdata;
  output [3:0]m_axis_tstrb;
  output [3:0]m_axis_tkeep;
  output m_axis_tlast;
  output [7:0]m_axis_tid;
  output [3:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [9:0]axis_prog_full_thresh;
  input [9:0]axis_prog_empty_thresh;
  output [10:0]axis_data_count;
  output [10:0]axis_wr_data_count;
  output [10:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire clk;
  wire [34:0]din;
  wire [34:0]\^dout ;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire wr_en;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const0> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const0> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const0> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const0> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const0> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const0> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign data_count[5] = \<const0> ;
  assign data_count[4] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign dout[34] = \^dout [34];
  assign dout[33] = \<const0> ;
  assign dout[32:0] = \^dout [32:0];
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[3] = \<const0> ;
  assign m_axi_arid[2] = \<const0> ;
  assign m_axi_arid[1] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[1] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[3] = \<const0> ;
  assign m_axi_awid[2] = \<const0> ;
  assign m_axi_awid[1] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[1] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[3] = \<const0> ;
  assign m_axi_wid[2] = \<const0> ;
  assign m_axi_wid[1] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[63] = \<const0> ;
  assign m_axis_tdata[62] = \<const0> ;
  assign m_axis_tdata[61] = \<const0> ;
  assign m_axis_tdata[60] = \<const0> ;
  assign m_axis_tdata[59] = \<const0> ;
  assign m_axis_tdata[58] = \<const0> ;
  assign m_axis_tdata[57] = \<const0> ;
  assign m_axis_tdata[56] = \<const0> ;
  assign m_axis_tdata[55] = \<const0> ;
  assign m_axis_tdata[54] = \<const0> ;
  assign m_axis_tdata[53] = \<const0> ;
  assign m_axis_tdata[52] = \<const0> ;
  assign m_axis_tdata[51] = \<const0> ;
  assign m_axis_tdata[50] = \<const0> ;
  assign m_axis_tdata[49] = \<const0> ;
  assign m_axis_tdata[48] = \<const0> ;
  assign m_axis_tdata[47] = \<const0> ;
  assign m_axis_tdata[46] = \<const0> ;
  assign m_axis_tdata[45] = \<const0> ;
  assign m_axis_tdata[44] = \<const0> ;
  assign m_axis_tdata[43] = \<const0> ;
  assign m_axis_tdata[42] = \<const0> ;
  assign m_axis_tdata[41] = \<const0> ;
  assign m_axis_tdata[40] = \<const0> ;
  assign m_axis_tdata[39] = \<const0> ;
  assign m_axis_tdata[38] = \<const0> ;
  assign m_axis_tdata[37] = \<const0> ;
  assign m_axis_tdata[36] = \<const0> ;
  assign m_axis_tdata[35] = \<const0> ;
  assign m_axis_tdata[34] = \<const0> ;
  assign m_axis_tdata[33] = \<const0> ;
  assign m_axis_tdata[32] = \<const0> ;
  assign m_axis_tdata[31] = \<const0> ;
  assign m_axis_tdata[30] = \<const0> ;
  assign m_axis_tdata[29] = \<const0> ;
  assign m_axis_tdata[28] = \<const0> ;
  assign m_axis_tdata[27] = \<const0> ;
  assign m_axis_tdata[26] = \<const0> ;
  assign m_axis_tdata[25] = \<const0> ;
  assign m_axis_tdata[24] = \<const0> ;
  assign m_axis_tdata[23] = \<const0> ;
  assign m_axis_tdata[22] = \<const0> ;
  assign m_axis_tdata[21] = \<const0> ;
  assign m_axis_tdata[20] = \<const0> ;
  assign m_axis_tdata[19] = \<const0> ;
  assign m_axis_tdata[18] = \<const0> ;
  assign m_axis_tdata[17] = \<const0> ;
  assign m_axis_tdata[16] = \<const0> ;
  assign m_axis_tdata[15] = \<const0> ;
  assign m_axis_tdata[14] = \<const0> ;
  assign m_axis_tdata[13] = \<const0> ;
  assign m_axis_tdata[12] = \<const0> ;
  assign m_axis_tdata[11] = \<const0> ;
  assign m_axis_tdata[10] = \<const0> ;
  assign m_axis_tdata[9] = \<const0> ;
  assign m_axis_tdata[8] = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[3] = \<const0> ;
  assign m_axis_tdest[2] = \<const0> ;
  assign m_axis_tdest[1] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[7] = \<const0> ;
  assign m_axis_tid[6] = \<const0> ;
  assign m_axis_tid[5] = \<const0> ;
  assign m_axis_tid[4] = \<const0> ;
  assign m_axis_tid[3] = \<const0> ;
  assign m_axis_tid[2] = \<const0> ;
  assign m_axis_tid[1] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[3] = \<const0> ;
  assign m_axis_tkeep[2] = \<const0> ;
  assign m_axis_tkeep[1] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[3] = \<const0> ;
  assign m_axis_tstrb[2] = \<const0> ;
  assign m_axis_tstrb[1] = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[5] = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2_synth__parameterized2__xdcDup__1 inst_fifo_gen
       (.clk(clk),
        .din(din),
        .dout({\^dout [34],\^dout [32:0]}),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .rst(rst),
        .wr_en(wr_en));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "64" *) (* C_AXIS_TDEST_WIDTH = "4" *) 
(* C_AXIS_TID_WIDTH = "8" *) (* C_AXIS_TKEEP_WIDTH = "4" *) (* C_AXIS_TSTRB_WIDTH = "4" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "4" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "2" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "0" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "1" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "6" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "5" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "32" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "5" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "0" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "zynq" *) (* C_FULL_FLAGS_RST_VAL = "0" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "0" *) (* C_HAS_AXIS_TDATA = "0" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "0" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "0" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "0" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "0" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "1" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "0" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "0" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "2" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "0" *) (* C_PRELOAD_REGS = "1" *) (* C_PRIM_FIFO_TYPE = "512x36" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "512x36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "512x36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "31" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "30" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "6" *) 
(* C_RD_DEPTH = "32" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "5" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "3" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "0" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "1" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "6" *) 
(* C_WR_DEPTH = "32" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "5" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v13_2_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__xdcDup__1
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [4:0]din;
  input wr_en;
  input rd_en;
  input [4:0]prog_empty_thresh;
  input [4:0]prog_empty_thresh_assert;
  input [4:0]prog_empty_thresh_negate;
  input [4:0]prog_full_thresh;
  input [4:0]prog_full_thresh_assert;
  input [4:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [4:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [5:0]data_count;
  output [5:0]rd_data_count;
  output [5:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [3:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [3:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [1:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [3:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [3:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [3:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [1:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [3:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [63:0]s_axis_tdata;
  input [3:0]s_axis_tstrb;
  input [3:0]s_axis_tkeep;
  input s_axis_tlast;
  input [7:0]s_axis_tid;
  input [3:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [63:0]m_axis_tdata;
  output [3:0]m_axis_tstrb;
  output [3:0]m_axis_tkeep;
  output m_axis_tlast;
  output [7:0]m_axis_tid;
  output [3:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [9:0]axis_prog_full_thresh;
  input [9:0]axis_prog_empty_thresh;
  output [10:0]axis_data_count;
  output [10:0]axis_wr_data_count;
  output [10:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire clk;
  wire [4:0]din;
  wire [3:0]\^dout ;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire wr_en;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const0> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const0> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const0> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const0> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const0> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const0> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign data_count[5] = \<const0> ;
  assign data_count[4] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign dout[4] = \<const0> ;
  assign dout[3:0] = \^dout [3:0];
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[3] = \<const0> ;
  assign m_axi_arid[2] = \<const0> ;
  assign m_axi_arid[1] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[1] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[3] = \<const0> ;
  assign m_axi_awid[2] = \<const0> ;
  assign m_axi_awid[1] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[1] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[3] = \<const0> ;
  assign m_axi_wid[2] = \<const0> ;
  assign m_axi_wid[1] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[63] = \<const0> ;
  assign m_axis_tdata[62] = \<const0> ;
  assign m_axis_tdata[61] = \<const0> ;
  assign m_axis_tdata[60] = \<const0> ;
  assign m_axis_tdata[59] = \<const0> ;
  assign m_axis_tdata[58] = \<const0> ;
  assign m_axis_tdata[57] = \<const0> ;
  assign m_axis_tdata[56] = \<const0> ;
  assign m_axis_tdata[55] = \<const0> ;
  assign m_axis_tdata[54] = \<const0> ;
  assign m_axis_tdata[53] = \<const0> ;
  assign m_axis_tdata[52] = \<const0> ;
  assign m_axis_tdata[51] = \<const0> ;
  assign m_axis_tdata[50] = \<const0> ;
  assign m_axis_tdata[49] = \<const0> ;
  assign m_axis_tdata[48] = \<const0> ;
  assign m_axis_tdata[47] = \<const0> ;
  assign m_axis_tdata[46] = \<const0> ;
  assign m_axis_tdata[45] = \<const0> ;
  assign m_axis_tdata[44] = \<const0> ;
  assign m_axis_tdata[43] = \<const0> ;
  assign m_axis_tdata[42] = \<const0> ;
  assign m_axis_tdata[41] = \<const0> ;
  assign m_axis_tdata[40] = \<const0> ;
  assign m_axis_tdata[39] = \<const0> ;
  assign m_axis_tdata[38] = \<const0> ;
  assign m_axis_tdata[37] = \<const0> ;
  assign m_axis_tdata[36] = \<const0> ;
  assign m_axis_tdata[35] = \<const0> ;
  assign m_axis_tdata[34] = \<const0> ;
  assign m_axis_tdata[33] = \<const0> ;
  assign m_axis_tdata[32] = \<const0> ;
  assign m_axis_tdata[31] = \<const0> ;
  assign m_axis_tdata[30] = \<const0> ;
  assign m_axis_tdata[29] = \<const0> ;
  assign m_axis_tdata[28] = \<const0> ;
  assign m_axis_tdata[27] = \<const0> ;
  assign m_axis_tdata[26] = \<const0> ;
  assign m_axis_tdata[25] = \<const0> ;
  assign m_axis_tdata[24] = \<const0> ;
  assign m_axis_tdata[23] = \<const0> ;
  assign m_axis_tdata[22] = \<const0> ;
  assign m_axis_tdata[21] = \<const0> ;
  assign m_axis_tdata[20] = \<const0> ;
  assign m_axis_tdata[19] = \<const0> ;
  assign m_axis_tdata[18] = \<const0> ;
  assign m_axis_tdata[17] = \<const0> ;
  assign m_axis_tdata[16] = \<const0> ;
  assign m_axis_tdata[15] = \<const0> ;
  assign m_axis_tdata[14] = \<const0> ;
  assign m_axis_tdata[13] = \<const0> ;
  assign m_axis_tdata[12] = \<const0> ;
  assign m_axis_tdata[11] = \<const0> ;
  assign m_axis_tdata[10] = \<const0> ;
  assign m_axis_tdata[9] = \<const0> ;
  assign m_axis_tdata[8] = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[3] = \<const0> ;
  assign m_axis_tdest[2] = \<const0> ;
  assign m_axis_tdest[1] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[7] = \<const0> ;
  assign m_axis_tid[6] = \<const0> ;
  assign m_axis_tid[5] = \<const0> ;
  assign m_axis_tid[4] = \<const0> ;
  assign m_axis_tid[3] = \<const0> ;
  assign m_axis_tid[2] = \<const0> ;
  assign m_axis_tid[1] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[3] = \<const0> ;
  assign m_axis_tkeep[2] = \<const0> ;
  assign m_axis_tkeep[1] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[3] = \<const0> ;
  assign m_axis_tstrb[2] = \<const0> ;
  assign m_axis_tstrb[1] = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[5] = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2_synth__xdcDup__1 inst_fifo_gen
       (.clk(clk),
        .din(din[3:0]),
        .dout(\^dout ),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .rst(rst),
        .wr_en(wr_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2_synth
   (empty,
    full,
    dout,
    rst,
    clk,
    din,
    rd_en,
    wr_en);
  output empty;
  output full;
  output [4:0]dout;
  input rst;
  input clk;
  input [4:0]din;
  input rd_en;
  input wr_en;

  wire clk;
  wire [4:0]din;
  wire [4:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top \gconvfifo.rf 
       (.clk(clk),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .rst(rst),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_2_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2_synth__parameterized0
   (empty,
    full,
    dout,
    rst,
    clk,
    din,
    rd_en,
    wr_en);
  output empty;
  output full;
  output [0:0]dout;
  input rst;
  input clk;
  input [0:0]din;
  input rd_en;
  input wr_en;

  wire clk;
  wire [0:0]din;
  wire [0:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized0 \gconvfifo.rf 
       (.clk(clk),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .rst(rst),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_2_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2_synth__parameterized1
   (empty,
    full,
    dout,
    rst,
    clk,
    din,
    rd_en,
    wr_en);
  output empty;
  output full;
  output [8:0]dout;
  input rst;
  input clk;
  input [4:0]din;
  input rd_en;
  input wr_en;

  wire clk;
  wire [4:0]din;
  wire [8:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized1 \gconvfifo.rf 
       (.clk(clk),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .rst(rst),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_2_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2_synth__parameterized2
   (empty,
    full,
    dout,
    rst,
    clk,
    din,
    rd_en,
    wr_en);
  output empty;
  output full;
  output [34:0]dout;
  input rst;
  input clk;
  input [34:0]din;
  input rd_en;
  input wr_en;

  wire clk;
  wire [34:0]din;
  wire [34:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized2 \gconvfifo.rf 
       (.clk(clk),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .rst(rst),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_2_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2_synth__parameterized2__xdcDup__1
   (empty,
    full,
    dout,
    rst,
    clk,
    din,
    rd_en,
    wr_en);
  output empty;
  output full;
  output [33:0]dout;
  input rst;
  input clk;
  input [34:0]din;
  input rd_en;
  input wr_en;

  wire clk;
  wire [34:0]din;
  wire [33:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized2__xdcDup__1 \gconvfifo.rf 
       (.clk(clk),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .rst(rst),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_2_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2_synth__xdcDup__1
   (empty,
    full,
    dout,
    rst,
    clk,
    din,
    rd_en,
    wr_en);
  output empty;
  output full;
  output [3:0]dout;
  input rst;
  input clk;
  input [3:0]din;
  input rd_en;
  input wr_en;

  wire clk;
  wire [3:0]din;
  wire [3:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__xdcDup__1 \gconvfifo.rf 
       (.clk(clk),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .rst(rst),
        .wr_en(wr_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory
   (dout,
    E,
    clk,
    EN,
    din,
    \gc0.count_d1_reg[4] ,
    I54,
    \gpregsm1.curr_fwft_state_reg[0] );
  output [4:0]dout;
  input [0:0]E;
  input clk;
  input EN;
  input [4:0]din;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]I54;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;

  wire [0:0]E;
  wire EN;
  wire [4:0]I54;
  wire clk;
  wire [4:0]din;
  wire [4:0]dout;
  wire [4:0]dout_i;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem \gdm.dm_gen.dm 
       (.EN(EN),
        .I54(I54),
        .clk(clk),
        .din(din),
        .dout_i(dout_i),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(clk),
        .CE(E),
        .D(dout_i[0]),
        .Q(dout[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(clk),
        .CE(E),
        .D(dout_i[1]),
        .Q(dout[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(clk),
        .CE(E),
        .D(dout_i[2]),
        .Q(dout[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(clk),
        .CE(E),
        .D(dout_i[3]),
        .Q(dout[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[4] 
       (.C(clk),
        .CE(E),
        .D(dout_i[4]),
        .Q(dout[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_2
   (dout,
    E,
    clk,
    EN,
    din,
    \gc0.count_d1_reg[4] ,
    I53,
    \gpregsm1.curr_fwft_state_reg[0] );
  output [3:0]dout;
  input [0:0]E;
  input clk;
  input EN;
  input [3:0]din;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]I53;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;

  wire [0:0]E;
  wire EN;
  wire [4:0]I53;
  wire clk;
  wire [3:0]din;
  wire [3:0]dout;
  wire [3:0]dout_i;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem_3 \gdm.dm_gen.dm 
       (.EN(EN),
        .I53(I53),
        .clk(clk),
        .din(din),
        .dout_i(dout_i),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(clk),
        .CE(E),
        .D(dout_i[0]),
        .Q(dout[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(clk),
        .CE(E),
        .D(dout_i[1]),
        .Q(dout[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(clk),
        .CE(E),
        .D(dout_i[2]),
        .Q(dout[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(clk),
        .CE(E),
        .D(dout_i[3]),
        .Q(dout[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized0
   (p_0_out,
    dout_i,
    dout,
    clk,
    din,
    ram_full_fb_i_reg,
    Q,
    \gc0.count_d1_reg[4] ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    rd_en,
    \gpregsm1.curr_fwft_state_reg[1] ,
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] );
  output p_0_out;
  output dout_i;
  output [0:0]dout;
  input clk;
  input [0:0]din;
  input [0:0]ram_full_fb_i_reg;
  input [4:0]Q;
  input [4:0]\gc0.count_d1_reg[4] ;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input rd_en;
  input [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;

  wire [4:0]Q;
  wire clk;
  wire [0:0]din;
  wire [0:0]dout;
  wire dout_i;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire \gdm.dm_gen.dm_n_2 ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire p_0_out;
  wire [0:0]ram_full_fb_i_reg;
  wire rd_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem__parameterized0 \gdm.dm_gen.dm 
       (.Q(Q),
        .clk(clk),
        .din(din),
        .dout(dout),
        .dout_i(dout_i),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\goreg_dm.dout_i_reg[0] (\gdm.dm_gen.dm_n_2 ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .p_0_out(p_0_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rd_en(rd_en));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\gdm.dm_gen.dm_n_2 ),
        .Q(dout),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized1
   (dout,
    E,
    clk,
    EN,
    din,
    \gc0.count_d1_reg[4] ,
    count_d10_in,
    \gpregsm1.curr_fwft_state_reg[0] );
  output [8:0]dout;
  input [0:0]E;
  input clk;
  input EN;
  input [4:0]din;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]count_d10_in;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;

  wire [0:0]E;
  wire EN;
  wire clk;
  wire [4:0]count_d10_in;
  wire [4:0]din;
  wire [8:0]dout;
  wire [8:0]dout_i;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem__parameterized1 \gdm.dm_gen.dm 
       (.EN(EN),
        .clk(clk),
        .count_d10_in(count_d10_in),
        .din(din),
        .dout_i(dout_i),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(clk),
        .CE(E),
        .D(dout_i[0]),
        .Q(dout[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(clk),
        .CE(E),
        .D(dout_i[1]),
        .Q(dout[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(clk),
        .CE(E),
        .D(dout_i[2]),
        .Q(dout[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(clk),
        .CE(E),
        .D(dout_i[3]),
        .Q(dout[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[4] 
       (.C(clk),
        .CE(E),
        .D(dout_i[4]),
        .Q(dout[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(clk),
        .CE(E),
        .D(dout_i[5]),
        .Q(dout[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(clk),
        .CE(E),
        .D(dout_i[6]),
        .Q(dout[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[7] 
       (.C(clk),
        .CE(E),
        .D(dout_i[7]),
        .Q(dout[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[8] 
       (.C(clk),
        .CE(E),
        .D(dout_i[8]),
        .Q(dout[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized2
   (dout,
    E,
    clk,
    ram_full_fb_i_reg,
    din,
    \gc0.count_d1_reg[4] ,
    Q,
    \gpregsm1.curr_fwft_state_reg[0] );
  output [33:0]dout;
  input [0:0]E;
  input clk;
  input [0:0]ram_full_fb_i_reg;
  input [34:0]din;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]Q;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;

  wire [0:0]E;
  wire [4:0]Q;
  wire clk;
  wire [34:0]din;
  wire [33:0]dout;
  wire [34:0]dout_i;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  wire [0:0]ram_full_fb_i_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem__parameterized2 \gdm.dm_gen.dm 
       (.Q(Q),
        .clk(clk),
        .din(din),
        .dout_i({dout_i[34],dout_i[32:0]}),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(clk),
        .CE(E),
        .D(dout_i[0]),
        .Q(dout[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[10] 
       (.C(clk),
        .CE(E),
        .D(dout_i[10]),
        .Q(dout[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[11] 
       (.C(clk),
        .CE(E),
        .D(dout_i[11]),
        .Q(dout[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[12] 
       (.C(clk),
        .CE(E),
        .D(dout_i[12]),
        .Q(dout[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[13] 
       (.C(clk),
        .CE(E),
        .D(dout_i[13]),
        .Q(dout[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[14] 
       (.C(clk),
        .CE(E),
        .D(dout_i[14]),
        .Q(dout[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[15] 
       (.C(clk),
        .CE(E),
        .D(dout_i[15]),
        .Q(dout[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[16] 
       (.C(clk),
        .CE(E),
        .D(dout_i[16]),
        .Q(dout[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[17] 
       (.C(clk),
        .CE(E),
        .D(dout_i[17]),
        .Q(dout[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[18] 
       (.C(clk),
        .CE(E),
        .D(dout_i[18]),
        .Q(dout[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[19] 
       (.C(clk),
        .CE(E),
        .D(dout_i[19]),
        .Q(dout[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(clk),
        .CE(E),
        .D(dout_i[1]),
        .Q(dout[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[20] 
       (.C(clk),
        .CE(E),
        .D(dout_i[20]),
        .Q(dout[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[21] 
       (.C(clk),
        .CE(E),
        .D(dout_i[21]),
        .Q(dout[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[22] 
       (.C(clk),
        .CE(E),
        .D(dout_i[22]),
        .Q(dout[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[23] 
       (.C(clk),
        .CE(E),
        .D(dout_i[23]),
        .Q(dout[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[24] 
       (.C(clk),
        .CE(E),
        .D(dout_i[24]),
        .Q(dout[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[25] 
       (.C(clk),
        .CE(E),
        .D(dout_i[25]),
        .Q(dout[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[26] 
       (.C(clk),
        .CE(E),
        .D(dout_i[26]),
        .Q(dout[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[27] 
       (.C(clk),
        .CE(E),
        .D(dout_i[27]),
        .Q(dout[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[28] 
       (.C(clk),
        .CE(E),
        .D(dout_i[28]),
        .Q(dout[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[29] 
       (.C(clk),
        .CE(E),
        .D(dout_i[29]),
        .Q(dout[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(clk),
        .CE(E),
        .D(dout_i[2]),
        .Q(dout[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[30] 
       (.C(clk),
        .CE(E),
        .D(dout_i[30]),
        .Q(dout[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[31] 
       (.C(clk),
        .CE(E),
        .D(dout_i[31]),
        .Q(dout[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[32] 
       (.C(clk),
        .CE(E),
        .D(dout_i[32]),
        .Q(dout[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[34] 
       (.C(clk),
        .CE(E),
        .D(dout_i[34]),
        .Q(dout[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(clk),
        .CE(E),
        .D(dout_i[3]),
        .Q(dout[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[4] 
       (.C(clk),
        .CE(E),
        .D(dout_i[4]),
        .Q(dout[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(clk),
        .CE(E),
        .D(dout_i[5]),
        .Q(dout[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(clk),
        .CE(E),
        .D(dout_i[6]),
        .Q(dout[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[7] 
       (.C(clk),
        .CE(E),
        .D(dout_i[7]),
        .Q(dout[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[8] 
       (.C(clk),
        .CE(E),
        .D(dout_i[8]),
        .Q(dout[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[9] 
       (.C(clk),
        .CE(E),
        .D(dout_i[9]),
        .Q(dout[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized2_32
   (dout,
    E,
    clk,
    ram_full_fb_i_reg,
    din,
    \gc0.count_d1_reg[4] ,
    Q,
    \gpregsm1.curr_fwft_state_reg[0] );
  output [34:0]dout;
  input [0:0]E;
  input clk;
  input [0:0]ram_full_fb_i_reg;
  input [34:0]din;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]Q;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;

  wire [0:0]E;
  wire [4:0]Q;
  wire clk;
  wire [34:0]din;
  wire [34:0]dout;
  wire [34:0]dout_i;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  wire [0:0]ram_full_fb_i_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem__parameterized2_33 \gdm.dm_gen.dm 
       (.Q(Q),
        .clk(clk),
        .din(din),
        .dout_i(dout_i),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(clk),
        .CE(E),
        .D(dout_i[0]),
        .Q(dout[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[10] 
       (.C(clk),
        .CE(E),
        .D(dout_i[10]),
        .Q(dout[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[11] 
       (.C(clk),
        .CE(E),
        .D(dout_i[11]),
        .Q(dout[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[12] 
       (.C(clk),
        .CE(E),
        .D(dout_i[12]),
        .Q(dout[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[13] 
       (.C(clk),
        .CE(E),
        .D(dout_i[13]),
        .Q(dout[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[14] 
       (.C(clk),
        .CE(E),
        .D(dout_i[14]),
        .Q(dout[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[15] 
       (.C(clk),
        .CE(E),
        .D(dout_i[15]),
        .Q(dout[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[16] 
       (.C(clk),
        .CE(E),
        .D(dout_i[16]),
        .Q(dout[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[17] 
       (.C(clk),
        .CE(E),
        .D(dout_i[17]),
        .Q(dout[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[18] 
       (.C(clk),
        .CE(E),
        .D(dout_i[18]),
        .Q(dout[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[19] 
       (.C(clk),
        .CE(E),
        .D(dout_i[19]),
        .Q(dout[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(clk),
        .CE(E),
        .D(dout_i[1]),
        .Q(dout[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[20] 
       (.C(clk),
        .CE(E),
        .D(dout_i[20]),
        .Q(dout[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[21] 
       (.C(clk),
        .CE(E),
        .D(dout_i[21]),
        .Q(dout[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[22] 
       (.C(clk),
        .CE(E),
        .D(dout_i[22]),
        .Q(dout[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[23] 
       (.C(clk),
        .CE(E),
        .D(dout_i[23]),
        .Q(dout[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[24] 
       (.C(clk),
        .CE(E),
        .D(dout_i[24]),
        .Q(dout[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[25] 
       (.C(clk),
        .CE(E),
        .D(dout_i[25]),
        .Q(dout[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[26] 
       (.C(clk),
        .CE(E),
        .D(dout_i[26]),
        .Q(dout[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[27] 
       (.C(clk),
        .CE(E),
        .D(dout_i[27]),
        .Q(dout[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[28] 
       (.C(clk),
        .CE(E),
        .D(dout_i[28]),
        .Q(dout[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[29] 
       (.C(clk),
        .CE(E),
        .D(dout_i[29]),
        .Q(dout[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(clk),
        .CE(E),
        .D(dout_i[2]),
        .Q(dout[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[30] 
       (.C(clk),
        .CE(E),
        .D(dout_i[30]),
        .Q(dout[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[31] 
       (.C(clk),
        .CE(E),
        .D(dout_i[31]),
        .Q(dout[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[32] 
       (.C(clk),
        .CE(E),
        .D(dout_i[32]),
        .Q(dout[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[33] 
       (.C(clk),
        .CE(E),
        .D(dout_i[33]),
        .Q(dout[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[34] 
       (.C(clk),
        .CE(E),
        .D(dout_i[34]),
        .Q(dout[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(clk),
        .CE(E),
        .D(dout_i[3]),
        .Q(dout[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[4] 
       (.C(clk),
        .CE(E),
        .D(dout_i[4]),
        .Q(dout[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(clk),
        .CE(E),
        .D(dout_i[5]),
        .Q(dout[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(clk),
        .CE(E),
        .D(dout_i[6]),
        .Q(dout[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[7] 
       (.C(clk),
        .CE(E),
        .D(dout_i[7]),
        .Q(dout[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[8] 
       (.C(clk),
        .CE(E),
        .D(dout_i[8]),
        .Q(dout[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[9] 
       (.C(clk),
        .CE(E),
        .D(dout_i[9]),
        .Q(dout[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr
   (Q,
    \gpr1.dout_i_reg[1] ,
    E,
    clk,
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] );
  output [4:0]Q;
  output [4:0]\gpr1.dout_i_reg[1] ;
  input [0:0]E;
  input clk;
  input \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;

  wire [0:0]E;
  wire [4:0]Q;
  wire clk;
  wire [4:0]\gpr1.dout_i_reg[1] ;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire [4:0]plusOp;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(plusOp[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(Q[0]),
        .Q(\gpr1.dout_i_reg[1] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(Q[1]),
        .Q(\gpr1.dout_i_reg[1] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(Q[2]),
        .Q(\gpr1.dout_i_reg[1] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(Q[3]),
        .Q(\gpr1.dout_i_reg[1] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(Q[4]),
        .Q(\gpr1.dout_i_reg[1] [4]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(clk),
        .CE(E),
        .D(plusOp[0]),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(plusOp[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(plusOp[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(plusOp[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(plusOp[4]),
        .Q(Q[4]));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_15
   (Q,
    \gpr1.dout_i_reg[0] ,
    E,
    clk,
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] );
  output [4:0]Q;
  output [4:0]\gpr1.dout_i_reg[0] ;
  input [0:0]E;
  input clk;
  input \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;

  wire [0:0]E;
  wire [4:0]Q;
  wire clk;
  wire [4:0]\gpr1.dout_i_reg[0] ;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire [4:0]plusOp;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(plusOp[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(Q[0]),
        .Q(\gpr1.dout_i_reg[0] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(Q[1]),
        .Q(\gpr1.dout_i_reg[0] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(Q[2]),
        .Q(\gpr1.dout_i_reg[0] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(Q[3]),
        .Q(\gpr1.dout_i_reg[0] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(Q[4]),
        .Q(\gpr1.dout_i_reg[0] [4]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(clk),
        .CE(E),
        .D(plusOp[0]),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(plusOp[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(plusOp[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(plusOp[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(plusOp[4]),
        .Q(Q[4]));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_22
   (Q,
    \gpr1.dout_i_reg[1] ,
    E,
    clk,
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] );
  output [4:0]Q;
  output [4:0]\gpr1.dout_i_reg[1] ;
  input [0:0]E;
  input clk;
  input \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;

  wire [0:0]E;
  wire [4:0]Q;
  wire clk;
  wire [4:0]\gpr1.dout_i_reg[1] ;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire [4:0]plusOp;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(plusOp[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(Q[0]),
        .Q(\gpr1.dout_i_reg[1] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(Q[1]),
        .Q(\gpr1.dout_i_reg[1] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(Q[2]),
        .Q(\gpr1.dout_i_reg[1] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(Q[3]),
        .Q(\gpr1.dout_i_reg[1] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(Q[4]),
        .Q(\gpr1.dout_i_reg[1] [4]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(clk),
        .CE(E),
        .D(plusOp[0]),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(plusOp[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(plusOp[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(plusOp[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(plusOp[4]),
        .Q(Q[4]));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_29
   (Q,
    \gpr1.dout_i_reg[1] ,
    E,
    clk,
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] );
  output [4:0]Q;
  output [4:0]\gpr1.dout_i_reg[1] ;
  input [0:0]E;
  input clk;
  input \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;

  wire [0:0]E;
  wire [4:0]Q;
  wire clk;
  wire [4:0]\gpr1.dout_i_reg[1] ;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire [4:0]plusOp;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(plusOp[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(Q[0]),
        .Q(\gpr1.dout_i_reg[1] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(Q[1]),
        .Q(\gpr1.dout_i_reg[1] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(Q[2]),
        .Q(\gpr1.dout_i_reg[1] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(Q[3]),
        .Q(\gpr1.dout_i_reg[1] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(Q[4]),
        .Q(\gpr1.dout_i_reg[1] [4]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(clk),
        .CE(E),
        .D(plusOp[0]),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(plusOp[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(plusOp[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(plusOp[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(plusOp[4]),
        .Q(Q[4]));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_38
   (Q,
    \gpr1.dout_i_reg[1] ,
    E,
    clk,
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] );
  output [4:0]Q;
  output [4:0]\gpr1.dout_i_reg[1] ;
  input [0:0]E;
  input clk;
  input \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;

  wire [0:0]E;
  wire [4:0]Q;
  wire clk;
  wire [4:0]\gpr1.dout_i_reg[1] ;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire [4:0]plusOp;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(plusOp[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(Q[0]),
        .Q(\gpr1.dout_i_reg[1] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(Q[1]),
        .Q(\gpr1.dout_i_reg[1] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(Q[2]),
        .Q(\gpr1.dout_i_reg[1] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(Q[3]),
        .Q(\gpr1.dout_i_reg[1] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(Q[4]),
        .Q(\gpr1.dout_i_reg[1] [4]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(clk),
        .CE(E),
        .D(plusOp[0]),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(plusOp[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(plusOp[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(plusOp[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(plusOp[4]),
        .Q(Q[4]));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_8
   (Q,
    \gpr1.dout_i_reg[1] ,
    E,
    clk,
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] );
  output [4:0]Q;
  output [4:0]\gpr1.dout_i_reg[1] ;
  input [0:0]E;
  input clk;
  input \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;

  wire [0:0]E;
  wire [4:0]Q;
  wire clk;
  wire [4:0]\gpr1.dout_i_reg[1] ;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire [4:0]plusOp;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(plusOp[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(Q[0]),
        .Q(\gpr1.dout_i_reg[1] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(Q[1]),
        .Q(\gpr1.dout_i_reg[1] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(Q[2]),
        .Q(\gpr1.dout_i_reg[1] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(Q[3]),
        .Q(\gpr1.dout_i_reg[1] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(Q[4]),
        .Q(\gpr1.dout_i_reg[1] [4]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(clk),
        .CE(E),
        .D(plusOp[0]),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(plusOp[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(plusOp[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(plusOp[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(plusOp[4]),
        .Q(Q[4]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft
   (out,
    empty,
    E,
    \gc0.count_reg[4] ,
    clk,
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    rd_en,
    ram_empty_fb_i_reg);
  output [1:0]out;
  output empty;
  output [0:0]E;
  output [0:0]\gc0.count_reg[4] ;
  input clk;
  input \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input rd_en;
  input ram_empty_fb_i_reg;

  wire [0:0]E;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  wire clk;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire [0:0]\gc0.count_reg[4] ;
  wire [1:0]next_fwft_state;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire ram_empty_fb_i_reg;
  wire rd_en;
  (* DONT_TOUCH *) wire user_valid;

  assign empty = empty_fwft_i;
  assign out[1:0] = curr_fwft_state;
  LUT5 #(
    .INIT(32'hFFCB8000)) 
    aempty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_fb_i_reg),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(aempty_fwft_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(aempty_fwft_i));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_i),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(empty_fwft_fb_i));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i0),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(empty_fwft_fb_o_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(empty_fwft_i));
  LUT4 #(
    .INIT(16'h4555)) 
    \gc0.count_d1[4]_i_1 
       (.I0(ram_empty_fb_i_reg),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(\gc0.count_reg[4] ));
  LUT4 #(
    .INIT(16'h00F7)) 
    \gpr1.dout_i[4]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .I3(ram_empty_fb_i_reg),
        .O(E));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(next_fwft_state[0]),
        .Q(user_valid));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_13
   (out,
    empty,
    \gpr1.dout_i_reg[0] ,
    E,
    clk,
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    p_0_out,
    rd_en,
    ram_empty_fb_i_reg,
    dout_i);
  output [1:0]out;
  output empty;
  output \gpr1.dout_i_reg[0] ;
  output [0:0]E;
  input clk;
  input \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input p_0_out;
  input rd_en;
  input ram_empty_fb_i_reg;
  input dout_i;

  wire [0:0]E;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  wire clk;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  wire dout_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire \gpr1.dout_i_reg[0] ;
  wire [1:0]next_fwft_state;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire p_0_out;
  wire ram_empty_fb_i_reg;
  wire rd_en;
  (* DONT_TOUCH *) wire user_valid;

  assign empty = empty_fwft_i;
  assign out[1:0] = curr_fwft_state;
  LUT5 #(
    .INIT(32'hFFCB8000)) 
    aempty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_fb_i_reg),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(aempty_fwft_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(aempty_fwft_i));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_i),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(empty_fwft_fb_i));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i0),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(empty_fwft_fb_o_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(empty_fwft_i));
  LUT4 #(
    .INIT(16'h4555)) 
    \gc0.count_d1[4]_i_1 
       (.I0(ram_empty_fb_i_reg),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFAAEA0000AA2A)) 
    \gpr1.dout_i[0]_i_1 
       (.I0(p_0_out),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(rd_en),
        .I4(ram_empty_fb_i_reg),
        .I5(dout_i),
        .O(\gpr1.dout_i_reg[0] ));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(next_fwft_state[0]),
        .Q(user_valid));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_20
   (out,
    empty,
    E,
    \gc0.count_reg[4] ,
    clk,
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    rd_en,
    ram_empty_fb_i_reg);
  output [1:0]out;
  output empty;
  output [0:0]E;
  output [0:0]\gc0.count_reg[4] ;
  input clk;
  input \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input rd_en;
  input ram_empty_fb_i_reg;

  wire [0:0]E;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  wire clk;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire [0:0]\gc0.count_reg[4] ;
  wire [1:0]next_fwft_state;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire ram_empty_fb_i_reg;
  wire rd_en;
  (* DONT_TOUCH *) wire user_valid;

  assign empty = empty_fwft_i;
  assign out[1:0] = curr_fwft_state;
  LUT5 #(
    .INIT(32'hFFCB8000)) 
    aempty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_fb_i_reg),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(aempty_fwft_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(aempty_fwft_i));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_i),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(empty_fwft_fb_i));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i0),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(empty_fwft_fb_o_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(empty_fwft_i));
  LUT4 #(
    .INIT(16'h4555)) 
    \gc0.count_d1[4]_i_1 
       (.I0(ram_empty_fb_i_reg),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(\gc0.count_reg[4] ));
  LUT4 #(
    .INIT(16'h00F7)) 
    \gpr1.dout_i[34]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .I3(ram_empty_fb_i_reg),
        .O(E));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(next_fwft_state[0]),
        .Q(user_valid));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_27
   (out,
    empty,
    E,
    \gc0.count_reg[4] ,
    clk,
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    rd_en,
    ram_empty_fb_i_reg);
  output [1:0]out;
  output empty;
  output [0:0]E;
  output [0:0]\gc0.count_reg[4] ;
  input clk;
  input \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input rd_en;
  input ram_empty_fb_i_reg;

  wire [0:0]E;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  wire clk;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire [0:0]\gc0.count_reg[4] ;
  wire [1:0]next_fwft_state;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire ram_empty_fb_i_reg;
  wire rd_en;
  (* DONT_TOUCH *) wire user_valid;

  assign empty = empty_fwft_i;
  assign out[1:0] = curr_fwft_state;
  LUT5 #(
    .INIT(32'hFFCB8000)) 
    aempty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_fb_i_reg),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(aempty_fwft_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(aempty_fwft_i));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_i),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(empty_fwft_fb_i));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i0),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(empty_fwft_fb_o_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(empty_fwft_i));
  LUT4 #(
    .INIT(16'h4555)) 
    \gc0.count_d1[4]_i_1 
       (.I0(ram_empty_fb_i_reg),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(\gc0.count_reg[4] ));
  LUT4 #(
    .INIT(16'h00F7)) 
    \gpr1.dout_i[8]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .I3(ram_empty_fb_i_reg),
        .O(E));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(next_fwft_state[0]),
        .Q(user_valid));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_36
   (out,
    empty,
    E,
    \gc0.count_reg[4] ,
    clk,
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    rd_en,
    ram_empty_fb_i_reg);
  output [1:0]out;
  output empty;
  output [0:0]E;
  output [0:0]\gc0.count_reg[4] ;
  input clk;
  input \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input rd_en;
  input ram_empty_fb_i_reg;

  wire [0:0]E;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  wire clk;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire [0:0]\gc0.count_reg[4] ;
  wire [1:0]next_fwft_state;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire ram_empty_fb_i_reg;
  wire rd_en;
  (* DONT_TOUCH *) wire user_valid;

  assign empty = empty_fwft_i;
  assign out[1:0] = curr_fwft_state;
  LUT5 #(
    .INIT(32'hFFCB8000)) 
    aempty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_fb_i_reg),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(aempty_fwft_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(aempty_fwft_i));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_i),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(empty_fwft_fb_i));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i0),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(empty_fwft_fb_o_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(empty_fwft_i));
  LUT4 #(
    .INIT(16'h4555)) 
    \gc0.count_d1[4]_i_1 
       (.I0(ram_empty_fb_i_reg),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(\gc0.count_reg[4] ));
  LUT4 #(
    .INIT(16'h00F7)) 
    \gpr1.dout_i[34]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .I3(ram_empty_fb_i_reg),
        .O(E));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(next_fwft_state[0]),
        .Q(user_valid));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_6
   (out,
    empty,
    E,
    \gc0.count_reg[4] ,
    clk,
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    rd_en,
    ram_empty_fb_i_reg);
  output [1:0]out;
  output empty;
  output [0:0]E;
  output [0:0]\gc0.count_reg[4] ;
  input clk;
  input \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input rd_en;
  input ram_empty_fb_i_reg;

  wire [0:0]E;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  wire clk;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire [0:0]\gc0.count_reg[4] ;
  wire [1:0]next_fwft_state;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire ram_empty_fb_i_reg;
  wire rd_en;
  (* DONT_TOUCH *) wire user_valid;

  assign empty = empty_fwft_i;
  assign out[1:0] = curr_fwft_state;
  LUT5 #(
    .INIT(32'hFFCB8000)) 
    aempty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_fb_i_reg),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(aempty_fwft_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(aempty_fwft_i));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_i),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(empty_fwft_fb_i));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i0),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(empty_fwft_fb_o_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(empty_fwft_i));
  LUT4 #(
    .INIT(16'h4555)) 
    \gc0.count_d1[4]_i_1 
       (.I0(ram_empty_fb_i_reg),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(\gc0.count_reg[4] ));
  LUT4 #(
    .INIT(16'h00F7)) 
    \gpr1.dout_i[3]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .I3(ram_empty_fb_i_reg),
        .O(E));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(next_fwft_state[0]),
        .Q(user_valid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic
   (out,
    \gpregsm1.user_valid_reg ,
    empty,
    E,
    Q,
    \gc0.count_reg[4] ,
    \gpr1.dout_i_reg[1] ,
    ram_full_fb_i_reg,
    clk,
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    rd_en);
  output out;
  output [1:0]\gpregsm1.user_valid_reg ;
  output empty;
  output [0:0]E;
  output [4:0]Q;
  output [0:0]\gc0.count_reg[4] ;
  output [4:0]\gpr1.dout_i_reg[1] ;
  input ram_full_fb_i_reg;
  input clk;
  input \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input rd_en;

  wire [0:0]E;
  wire [4:0]Q;
  wire clk;
  wire empty;
  wire [0:0]\gc0.count_reg[4] ;
  wire [4:0]\gpr1.dout_i_reg[1] ;
  wire [1:0]\gpregsm1.user_valid_reg ;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire ram_full_fb_i_reg;
  wire rd_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft \gr1.gr1_int.rfwft 
       (.E(E),
        .clk(clk),
        .empty(empty),
        .\gc0.count_reg[4] (\gc0.count_reg[4] ),
        .\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(\gpregsm1.user_valid_reg ),
        .ram_empty_fb_i_reg(out),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss \grss.rsts 
       (.clk(clk),
        .\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr rpntr
       (.E(\gc0.count_reg[4] ),
        .Q(Q),
        .clk(clk),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_0
   (out,
    \gpregsm1.user_valid_reg ,
    empty,
    E,
    Q,
    \gc0.count_reg[4] ,
    \gpr1.dout_i_reg[1] ,
    ram_full_fb_i_reg,
    clk,
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    rd_en);
  output out;
  output [1:0]\gpregsm1.user_valid_reg ;
  output empty;
  output [0:0]E;
  output [4:0]Q;
  output [0:0]\gc0.count_reg[4] ;
  output [4:0]\gpr1.dout_i_reg[1] ;
  input ram_full_fb_i_reg;
  input clk;
  input \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input rd_en;

  wire [0:0]E;
  wire [4:0]Q;
  wire clk;
  wire empty;
  wire [0:0]\gc0.count_reg[4] ;
  wire [4:0]\gpr1.dout_i_reg[1] ;
  wire [1:0]\gpregsm1.user_valid_reg ;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire ram_full_fb_i_reg;
  wire rd_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_6 \gr1.gr1_int.rfwft 
       (.E(E),
        .clk(clk),
        .empty(empty),
        .\gc0.count_reg[4] (\gc0.count_reg[4] ),
        .\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(\gpregsm1.user_valid_reg ),
        .ram_empty_fb_i_reg(out),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_7 \grss.rsts 
       (.clk(clk),
        .\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_8 rpntr
       (.E(\gc0.count_reg[4] ),
        .Q(Q),
        .clk(clk),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_16
   (out,
    \gpregsm1.user_valid_reg ,
    empty,
    E,
    Q,
    \gc0.count_reg[4] ,
    \gpr1.dout_i_reg[1] ,
    ram_full_fb_i_reg,
    clk,
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    rd_en);
  output out;
  output [1:0]\gpregsm1.user_valid_reg ;
  output empty;
  output [0:0]E;
  output [4:0]Q;
  output [0:0]\gc0.count_reg[4] ;
  output [4:0]\gpr1.dout_i_reg[1] ;
  input ram_full_fb_i_reg;
  input clk;
  input \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input rd_en;

  wire [0:0]E;
  wire [4:0]Q;
  wire clk;
  wire empty;
  wire [0:0]\gc0.count_reg[4] ;
  wire [4:0]\gpr1.dout_i_reg[1] ;
  wire [1:0]\gpregsm1.user_valid_reg ;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire ram_full_fb_i_reg;
  wire rd_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_20 \gr1.gr1_int.rfwft 
       (.E(E),
        .clk(clk),
        .empty(empty),
        .\gc0.count_reg[4] (\gc0.count_reg[4] ),
        .\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(\gpregsm1.user_valid_reg ),
        .ram_empty_fb_i_reg(out),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_21 \grss.rsts 
       (.clk(clk),
        .\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_22 rpntr
       (.E(\gc0.count_reg[4] ),
        .Q(Q),
        .clk(clk),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_23
   (out,
    \gpregsm1.user_valid_reg ,
    empty,
    E,
    Q,
    \gc0.count_reg[4] ,
    \gpr1.dout_i_reg[1] ,
    ram_full_fb_i_reg,
    clk,
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    rd_en);
  output out;
  output [1:0]\gpregsm1.user_valid_reg ;
  output empty;
  output [0:0]E;
  output [4:0]Q;
  output [0:0]\gc0.count_reg[4] ;
  output [4:0]\gpr1.dout_i_reg[1] ;
  input ram_full_fb_i_reg;
  input clk;
  input \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input rd_en;

  wire [0:0]E;
  wire [4:0]Q;
  wire clk;
  wire empty;
  wire [0:0]\gc0.count_reg[4] ;
  wire [4:0]\gpr1.dout_i_reg[1] ;
  wire [1:0]\gpregsm1.user_valid_reg ;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire ram_full_fb_i_reg;
  wire rd_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_27 \gr1.gr1_int.rfwft 
       (.E(E),
        .clk(clk),
        .empty(empty),
        .\gc0.count_reg[4] (\gc0.count_reg[4] ),
        .\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(\gpregsm1.user_valid_reg ),
        .ram_empty_fb_i_reg(out),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_28 \grss.rsts 
       (.clk(clk),
        .\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_29 rpntr
       (.E(\gc0.count_reg[4] ),
        .Q(Q),
        .clk(clk),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_30
   (out,
    \gpregsm1.user_valid_reg ,
    empty,
    E,
    Q,
    \gc0.count_reg[4] ,
    \gpr1.dout_i_reg[1] ,
    ram_full_fb_i_reg,
    clk,
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    rd_en);
  output out;
  output [1:0]\gpregsm1.user_valid_reg ;
  output empty;
  output [0:0]E;
  output [4:0]Q;
  output [0:0]\gc0.count_reg[4] ;
  output [4:0]\gpr1.dout_i_reg[1] ;
  input ram_full_fb_i_reg;
  input clk;
  input \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input rd_en;

  wire [0:0]E;
  wire [4:0]Q;
  wire clk;
  wire empty;
  wire [0:0]\gc0.count_reg[4] ;
  wire [4:0]\gpr1.dout_i_reg[1] ;
  wire [1:0]\gpregsm1.user_valid_reg ;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire ram_full_fb_i_reg;
  wire rd_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_36 \gr1.gr1_int.rfwft 
       (.E(E),
        .clk(clk),
        .empty(empty),
        .\gc0.count_reg[4] (\gc0.count_reg[4] ),
        .\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(\gpregsm1.user_valid_reg ),
        .ram_empty_fb_i_reg(out),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_37 \grss.rsts 
       (.clk(clk),
        .\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_38 rpntr
       (.E(\gc0.count_reg[4] ),
        .Q(Q),
        .clk(clk),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_9
   (out,
    \gpregsm1.user_valid_reg ,
    empty,
    \gpr1.dout_i_reg[0] ,
    Q,
    E,
    \gpr1.dout_i_reg[0]_0 ,
    ram_full_fb_i_reg,
    clk,
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    p_0_out,
    rd_en,
    dout_i);
  output out;
  output [1:0]\gpregsm1.user_valid_reg ;
  output empty;
  output \gpr1.dout_i_reg[0] ;
  output [4:0]Q;
  output [0:0]E;
  output [4:0]\gpr1.dout_i_reg[0]_0 ;
  input ram_full_fb_i_reg;
  input clk;
  input \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input p_0_out;
  input rd_en;
  input dout_i;

  wire [0:0]E;
  wire [4:0]Q;
  wire clk;
  wire dout_i;
  wire empty;
  wire \gpr1.dout_i_reg[0] ;
  wire [4:0]\gpr1.dout_i_reg[0]_0 ;
  wire [1:0]\gpregsm1.user_valid_reg ;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire p_0_out;
  wire ram_full_fb_i_reg;
  wire rd_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_13 \gr1.gr1_int.rfwft 
       (.E(E),
        .clk(clk),
        .dout_i(dout_i),
        .empty(empty),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(\gpregsm1.user_valid_reg ),
        .p_0_out(p_0_out),
        .ram_empty_fb_i_reg(out),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_14 \grss.rsts 
       (.clk(clk),
        .\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_15 rpntr
       (.E(E),
        .Q(Q),
        .clk(clk),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0]_0 ),
        .\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss
   (out,
    ram_full_fb_i_reg,
    clk,
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] );
  output out;
  input ram_full_fb_i_reg;
  input clk;
  input \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;

  wire clk;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_full_fb_i_reg;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_14
   (out,
    ram_full_fb_i_reg,
    clk,
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] );
  output out;
  input ram_full_fb_i_reg;
  input clk;
  input \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;

  wire clk;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_full_fb_i_reg;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_21
   (out,
    ram_full_fb_i_reg,
    clk,
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] );
  output out;
  input ram_full_fb_i_reg;
  input clk;
  input \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;

  wire clk;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_full_fb_i_reg;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_28
   (out,
    ram_full_fb_i_reg,
    clk,
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] );
  output out;
  input ram_full_fb_i_reg;
  input clk;
  input \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;

  wire clk;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_full_fb_i_reg;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_37
   (out,
    ram_full_fb_i_reg,
    clk,
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] );
  output out;
  input ram_full_fb_i_reg;
  input clk;
  input \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;

  wire clk;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_full_fb_i_reg;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_7
   (out,
    ram_full_fb_i_reg,
    clk,
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] );
  output out;
  input ram_full_fb_i_reg;
  input clk;
  input \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;

  wire clk;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_full_fb_i_reg;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(ram_empty_i));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo
   (E,
    AR,
    rst,
    clk,
    rd_en,
    \gpregsm1.curr_fwft_state_reg[1] );
  output [0:0]E;
  output [0:0]AR;
  input rst;
  input clk;
  input rd_en;
  input [1:0]\gpregsm1.curr_fwft_state_reg[1] ;

  wire [0:0]AR;
  wire [0:0]E;
  wire clk;
  wire [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire rd_en;
  wire rst;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire [1:0]sckt_wr_rst_cc;

  LUT3 #(
    .INIT(8'hFE)) 
    \gc0.count_d1[4]_i_2 
       (.I0(sckt_wr_rst_cc[1]),
        .I1(sckt_wr_rst_cc[0]),
        .I2(rst_wr_reg2),
        .O(AR));
  LUT6 #(
    .INIT(64'h00000000000000B0)) 
    \goreg_dm.dout_i[34]_i_1 
       (.I0(rd_en),
        .I1(\gpregsm1.curr_fwft_state_reg[1] [0]),
        .I2(\gpregsm1.curr_fwft_state_reg[1] [1]),
        .I3(rst_wr_reg2),
        .I4(sckt_wr_rst_cc[0]),
        .I5(sckt_wr_rst_cc[1]),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rst_wr_reg2),
        .Q(sckt_wr_rst_cc[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(sckt_wr_rst_cc[0]),
        .Q(sckt_wr_rst_cc[1]),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst 
       (.dest_arst(rst_wr_reg2),
        .dest_clk(clk),
        .src_arst(rst));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__1
   (E,
    AR,
    rst,
    clk,
    rd_en,
    \gpregsm1.curr_fwft_state_reg[1] );
  output [0:0]E;
  output [0:0]AR;
  input rst;
  input clk;
  input rd_en;
  input [1:0]\gpregsm1.curr_fwft_state_reg[1] ;

  wire [0:0]AR;
  wire [0:0]E;
  wire clk;
  wire [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire rd_en;
  wire rst;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire [1:0]sckt_wr_rst_cc;

  LUT3 #(
    .INIT(8'hFE)) 
    \gc0.count_d1[4]_i_2 
       (.I0(sckt_wr_rst_cc[1]),
        .I1(sckt_wr_rst_cc[0]),
        .I2(rst_wr_reg2),
        .O(AR));
  LUT6 #(
    .INIT(64'h00000000000000B0)) 
    \goreg_dm.dout_i[3]_i_1 
       (.I0(rd_en),
        .I1(\gpregsm1.curr_fwft_state_reg[1] [0]),
        .I2(\gpregsm1.curr_fwft_state_reg[1] [1]),
        .I3(rst_wr_reg2),
        .I4(sckt_wr_rst_cc[0]),
        .I5(sckt_wr_rst_cc[1]),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rst_wr_reg2),
        .Q(sckt_wr_rst_cc[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(sckt_wr_rst_cc[0]),
        .Q(sckt_wr_rst_cc[1]),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__6 \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst 
       (.dest_arst(rst_wr_reg2),
        .dest_clk(clk),
        .src_arst(rst));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__2
   (E,
    AR,
    rst,
    clk,
    rd_en,
    \gpregsm1.curr_fwft_state_reg[1] );
  output [0:0]E;
  output [0:0]AR;
  input rst;
  input clk;
  input rd_en;
  input [1:0]\gpregsm1.curr_fwft_state_reg[1] ;

  wire [0:0]AR;
  wire [0:0]E;
  wire clk;
  wire [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire rd_en;
  wire rst;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire [1:0]sckt_wr_rst_cc;

  LUT3 #(
    .INIT(8'hFE)) 
    \gc0.count_d1[4]_i_2 
       (.I0(sckt_wr_rst_cc[1]),
        .I1(sckt_wr_rst_cc[0]),
        .I2(rst_wr_reg2),
        .O(AR));
  LUT6 #(
    .INIT(64'h00000000000000B0)) 
    \goreg_dm.dout_i[4]_i_1 
       (.I0(rd_en),
        .I1(\gpregsm1.curr_fwft_state_reg[1] [0]),
        .I2(\gpregsm1.curr_fwft_state_reg[1] [1]),
        .I3(rst_wr_reg2),
        .I4(sckt_wr_rst_cc[0]),
        .I5(sckt_wr_rst_cc[1]),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rst_wr_reg2),
        .Q(sckt_wr_rst_cc[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(sckt_wr_rst_cc[0]),
        .Q(sckt_wr_rst_cc[1]),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__7 \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst 
       (.dest_arst(rst_wr_reg2),
        .dest_clk(clk),
        .src_arst(rst));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__3
   (\gcc0.gc0.count_d1_reg[4] ,
    rst,
    clk);
  output \gcc0.gc0.count_d1_reg[4] ;
  input rst;
  input clk;

  wire clk;
  wire \gcc0.gc0.count_d1_reg[4] ;
  wire rst;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire [1:0]sckt_wr_rst_cc;

  LUT3 #(
    .INIT(8'hFE)) 
    \gc0.count_d1[4]_i_2 
       (.I0(sckt_wr_rst_cc[1]),
        .I1(sckt_wr_rst_cc[0]),
        .I2(rst_wr_reg2),
        .O(\gcc0.gc0.count_d1_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rst_wr_reg2),
        .Q(sckt_wr_rst_cc[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(sckt_wr_rst_cc[0]),
        .Q(sckt_wr_rst_cc[1]),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__8 \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst 
       (.dest_arst(rst_wr_reg2),
        .dest_clk(clk),
        .src_arst(rst));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__4
   (E,
    AR,
    rst,
    clk,
    rd_en,
    \gpregsm1.curr_fwft_state_reg[1] );
  output [0:0]E;
  output [0:0]AR;
  input rst;
  input clk;
  input rd_en;
  input [1:0]\gpregsm1.curr_fwft_state_reg[1] ;

  wire [0:0]AR;
  wire [0:0]E;
  wire clk;
  wire [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire rd_en;
  wire rst;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire [1:0]sckt_wr_rst_cc;

  LUT3 #(
    .INIT(8'hFE)) 
    \gc0.count_d1[4]_i_2 
       (.I0(sckt_wr_rst_cc[1]),
        .I1(sckt_wr_rst_cc[0]),
        .I2(rst_wr_reg2),
        .O(AR));
  LUT6 #(
    .INIT(64'h00000000000000B0)) 
    \goreg_dm.dout_i[8]_i_1 
       (.I0(rd_en),
        .I1(\gpregsm1.curr_fwft_state_reg[1] [0]),
        .I2(\gpregsm1.curr_fwft_state_reg[1] [1]),
        .I3(rst_wr_reg2),
        .I4(sckt_wr_rst_cc[0]),
        .I5(sckt_wr_rst_cc[1]),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rst_wr_reg2),
        .Q(sckt_wr_rst_cc[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(sckt_wr_rst_cc[0]),
        .Q(sckt_wr_rst_cc[1]),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__9 \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst 
       (.dest_arst(rst_wr_reg2),
        .dest_clk(clk),
        .src_arst(rst));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__5
   (E,
    AR,
    rst,
    clk,
    rd_en,
    \gpregsm1.curr_fwft_state_reg[1] );
  output [0:0]E;
  output [0:0]AR;
  input rst;
  input clk;
  input rd_en;
  input [1:0]\gpregsm1.curr_fwft_state_reg[1] ;

  wire [0:0]AR;
  wire [0:0]E;
  wire clk;
  wire [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire rd_en;
  wire rst;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire [1:0]sckt_wr_rst_cc;

  LUT3 #(
    .INIT(8'hFE)) 
    \gc0.count_d1[4]_i_2 
       (.I0(sckt_wr_rst_cc[1]),
        .I1(sckt_wr_rst_cc[0]),
        .I2(rst_wr_reg2),
        .O(AR));
  LUT6 #(
    .INIT(64'h00000000000000B0)) 
    \goreg_dm.dout_i[34]_i_1 
       (.I0(rd_en),
        .I1(\gpregsm1.curr_fwft_state_reg[1] [0]),
        .I2(\gpregsm1.curr_fwft_state_reg[1] [1]),
        .I3(rst_wr_reg2),
        .I4(sckt_wr_rst_cc[0]),
        .I5(sckt_wr_rst_cc[1]),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rst_wr_reg2),
        .Q(sckt_wr_rst_cc[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(sckt_wr_rst_cc[0]),
        .Q(sckt_wr_rst_cc[1]),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__10 \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst 
       (.dest_arst(rst_wr_reg2),
        .dest_clk(clk),
        .src_arst(rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr
   (ram_full_comb,
    ram_empty_i_reg,
    Q,
    wr_en,
    ram_empty_fb_i_reg,
    out,
    ram_empty_fb_i_reg_0,
    \gc0.count_d1_reg[4] ,
    \gc0.count_reg[4] ,
    E,
    clk,
    AR);
  output ram_full_comb;
  output ram_empty_i_reg;
  output [4:0]Q;
  input wr_en;
  input [0:0]ram_empty_fb_i_reg;
  input out;
  input ram_empty_fb_i_reg_0;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gc0.count_reg[4] ;
  input [0:0]E;
  input clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [4:0]Q;
  wire clk;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gc0.count_reg[4] ;
  wire \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ;
  wire \gwss.wsts/comp0 ;
  wire \gwss.wsts/comp1 ;
  wire out;
  wire [4:0]p_13_out;
  wire [4:0]plusOp__0;
  wire ram_empty_fb_i_i_4_n_0;
  wire ram_empty_fb_i_i_5_n_0;
  wire [0:0]ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_empty_i_reg;
  wire ram_full_comb;
  wire ram_full_fb_i_i_3_n_0;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1 
       (.I0(p_13_out[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1 
       (.I0(p_13_out[0]),
        .I1(p_13_out[1]),
        .O(plusOp__0[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1 
       (.I0(p_13_out[0]),
        .I1(p_13_out[1]),
        .I2(p_13_out[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1 
       (.I0(p_13_out[1]),
        .I1(p_13_out[0]),
        .I2(p_13_out[2]),
        .I3(p_13_out[3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gcc0.gc0.count[4]_i_1 
       (.I0(p_13_out[2]),
        .I1(p_13_out[0]),
        .I2(p_13_out[1]),
        .I3(p_13_out[3]),
        .I4(p_13_out[4]),
        .O(plusOp__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[4]),
        .Q(Q[4]));
  FDPE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[0]),
        .PRE(AR),
        .Q(p_13_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[1]),
        .Q(p_13_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[2]),
        .Q(p_13_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[3]),
        .Q(p_13_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[4]),
        .Q(p_13_out[4]));
  LUT6 #(
    .INIT(64'hFF0FFFFF88008888)) 
    ram_empty_fb_i_i_1
       (.I0(ram_empty_fb_i_reg),
        .I1(\gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ),
        .I2(\gwss.wsts/comp0 ),
        .I3(out),
        .I4(wr_en),
        .I5(ram_empty_fb_i_reg_0),
        .O(ram_empty_i_reg));
  LUT5 #(
    .INIT(32'h90090000)) 
    ram_empty_fb_i_i_2
       (.I0(Q[1]),
        .I1(\gc0.count_reg[4] [1]),
        .I2(Q[0]),
        .I3(\gc0.count_reg[4] [0]),
        .I4(ram_empty_fb_i_i_4_n_0),
        .O(\gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ));
  LUT5 #(
    .INIT(32'h90090000)) 
    ram_empty_fb_i_i_3
       (.I0(Q[1]),
        .I1(\gc0.count_d1_reg[4] [1]),
        .I2(Q[0]),
        .I3(\gc0.count_d1_reg[4] [0]),
        .I4(ram_empty_fb_i_i_5_n_0),
        .O(\gwss.wsts/comp0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_fb_i_i_4
       (.I0(Q[3]),
        .I1(\gc0.count_reg[4] [3]),
        .I2(Q[2]),
        .I3(\gc0.count_reg[4] [2]),
        .I4(\gc0.count_reg[4] [4]),
        .I5(Q[4]),
        .O(ram_empty_fb_i_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_fb_i_i_5
       (.I0(Q[3]),
        .I1(\gc0.count_d1_reg[4] [3]),
        .I2(Q[2]),
        .I3(\gc0.count_d1_reg[4] [2]),
        .I4(\gc0.count_d1_reg[4] [4]),
        .I5(Q[4]),
        .O(ram_empty_fb_i_i_5_n_0));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    ram_full_fb_i_i_1
       (.I0(wr_en),
        .I1(\gwss.wsts/comp1 ),
        .I2(\gwss.wsts/comp0 ),
        .I3(ram_empty_fb_i_reg),
        .I4(out),
        .O(ram_full_comb));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    ram_full_fb_i_i_2
       (.I0(p_13_out[1]),
        .I1(\gc0.count_d1_reg[4] [1]),
        .I2(p_13_out[0]),
        .I3(\gc0.count_d1_reg[4] [0]),
        .I4(ram_full_fb_i_i_3_n_0),
        .O(\gwss.wsts/comp1 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_full_fb_i_i_3
       (.I0(p_13_out[3]),
        .I1(\gc0.count_d1_reg[4] [3]),
        .I2(p_13_out[2]),
        .I3(\gc0.count_d1_reg[4] [2]),
        .I4(\gc0.count_d1_reg[4] [4]),
        .I5(p_13_out[4]),
        .O(ram_full_fb_i_i_3_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_12
   (ram_full_comb,
    ram_empty_i_reg,
    Q,
    wr_en,
    E,
    out,
    ram_empty_fb_i_reg,
    \gc0.count_d1_reg[4] ,
    \gc0.count_reg[4] ,
    ram_full_fb_i_reg,
    clk,
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] );
  output ram_full_comb;
  output ram_empty_i_reg;
  output [4:0]Q;
  input wr_en;
  input [0:0]E;
  input out;
  input ram_empty_fb_i_reg;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gc0.count_reg[4] ;
  input [0:0]ram_full_fb_i_reg;
  input clk;
  input \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;

  wire [0:0]E;
  wire [4:0]Q;
  wire clk;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gc0.count_reg[4] ;
  wire \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ;
  wire \gwss.wsts/comp0 ;
  wire \gwss.wsts/comp1 ;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire [4:0]p_13_out;
  wire [4:0]plusOp__0;
  wire ram_empty_fb_i_i_4_n_0;
  wire ram_empty_fb_i_i_5_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_reg;
  wire ram_full_comb;
  wire ram_full_fb_i_i_3_n_0;
  wire [0:0]ram_full_fb_i_reg;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1 
       (.I0(p_13_out[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1 
       (.I0(p_13_out[0]),
        .I1(p_13_out[1]),
        .O(plusOp__0[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1 
       (.I0(p_13_out[0]),
        .I1(p_13_out[1]),
        .I2(p_13_out[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1 
       (.I0(p_13_out[1]),
        .I1(p_13_out[0]),
        .I2(p_13_out[2]),
        .I3(p_13_out[3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gcc0.gc0.count[4]_i_1 
       (.I0(p_13_out[2]),
        .I1(p_13_out[0]),
        .I2(p_13_out[1]),
        .I3(p_13_out[3]),
        .I4(p_13_out[4]),
        .O(plusOp__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(ram_full_fb_i_reg),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(p_13_out[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(ram_full_fb_i_reg),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(p_13_out[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(ram_full_fb_i_reg),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(p_13_out[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(ram_full_fb_i_reg),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(p_13_out[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(clk),
        .CE(ram_full_fb_i_reg),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(p_13_out[4]),
        .Q(Q[4]));
  FDPE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(clk),
        .CE(ram_full_fb_i_reg),
        .D(plusOp__0[0]),
        .PRE(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .Q(p_13_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(clk),
        .CE(ram_full_fb_i_reg),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(plusOp__0[1]),
        .Q(p_13_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(clk),
        .CE(ram_full_fb_i_reg),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(plusOp__0[2]),
        .Q(p_13_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(clk),
        .CE(ram_full_fb_i_reg),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(plusOp__0[3]),
        .Q(p_13_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(clk),
        .CE(ram_full_fb_i_reg),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(plusOp__0[4]),
        .Q(p_13_out[4]));
  LUT6 #(
    .INIT(64'hFF0FFFFF88008888)) 
    ram_empty_fb_i_i_1
       (.I0(E),
        .I1(\gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ),
        .I2(\gwss.wsts/comp0 ),
        .I3(out),
        .I4(wr_en),
        .I5(ram_empty_fb_i_reg),
        .O(ram_empty_i_reg));
  LUT5 #(
    .INIT(32'h90090000)) 
    ram_empty_fb_i_i_2
       (.I0(Q[1]),
        .I1(\gc0.count_reg[4] [1]),
        .I2(Q[0]),
        .I3(\gc0.count_reg[4] [0]),
        .I4(ram_empty_fb_i_i_4_n_0),
        .O(\gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ));
  LUT5 #(
    .INIT(32'h90090000)) 
    ram_empty_fb_i_i_3
       (.I0(Q[1]),
        .I1(\gc0.count_d1_reg[4] [1]),
        .I2(Q[0]),
        .I3(\gc0.count_d1_reg[4] [0]),
        .I4(ram_empty_fb_i_i_5_n_0),
        .O(\gwss.wsts/comp0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_fb_i_i_4
       (.I0(Q[3]),
        .I1(\gc0.count_reg[4] [3]),
        .I2(Q[2]),
        .I3(\gc0.count_reg[4] [2]),
        .I4(\gc0.count_reg[4] [4]),
        .I5(Q[4]),
        .O(ram_empty_fb_i_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_fb_i_i_5
       (.I0(Q[3]),
        .I1(\gc0.count_d1_reg[4] [3]),
        .I2(Q[2]),
        .I3(\gc0.count_d1_reg[4] [2]),
        .I4(\gc0.count_d1_reg[4] [4]),
        .I5(Q[4]),
        .O(ram_empty_fb_i_i_5_n_0));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    ram_full_fb_i_i_1
       (.I0(wr_en),
        .I1(\gwss.wsts/comp1 ),
        .I2(\gwss.wsts/comp0 ),
        .I3(E),
        .I4(out),
        .O(ram_full_comb));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    ram_full_fb_i_i_2
       (.I0(p_13_out[1]),
        .I1(\gc0.count_d1_reg[4] [1]),
        .I2(p_13_out[0]),
        .I3(\gc0.count_d1_reg[4] [0]),
        .I4(ram_full_fb_i_i_3_n_0),
        .O(\gwss.wsts/comp1 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_full_fb_i_i_3
       (.I0(p_13_out[3]),
        .I1(\gc0.count_d1_reg[4] [3]),
        .I2(p_13_out[2]),
        .I3(\gc0.count_d1_reg[4] [2]),
        .I4(\gc0.count_d1_reg[4] [4]),
        .I5(p_13_out[4]),
        .O(ram_full_fb_i_i_3_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_19
   (ram_full_comb,
    ram_empty_i_reg,
    Q,
    wr_en,
    ram_empty_fb_i_reg,
    out,
    ram_empty_fb_i_reg_0,
    \gc0.count_d1_reg[4] ,
    \gc0.count_reg[4] ,
    E,
    clk,
    AR);
  output ram_full_comb;
  output ram_empty_i_reg;
  output [4:0]Q;
  input wr_en;
  input [0:0]ram_empty_fb_i_reg;
  input out;
  input ram_empty_fb_i_reg_0;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gc0.count_reg[4] ;
  input [0:0]E;
  input clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [4:0]Q;
  wire clk;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gc0.count_reg[4] ;
  wire \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ;
  wire \gwss.wsts/comp0 ;
  wire \gwss.wsts/comp1 ;
  wire out;
  wire [4:0]p_13_out;
  wire [4:0]plusOp__0;
  wire ram_empty_fb_i_i_4_n_0;
  wire ram_empty_fb_i_i_5_n_0;
  wire [0:0]ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_empty_i_reg;
  wire ram_full_comb;
  wire ram_full_fb_i_i_3_n_0;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1 
       (.I0(p_13_out[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1 
       (.I0(p_13_out[0]),
        .I1(p_13_out[1]),
        .O(plusOp__0[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1 
       (.I0(p_13_out[0]),
        .I1(p_13_out[1]),
        .I2(p_13_out[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1 
       (.I0(p_13_out[1]),
        .I1(p_13_out[0]),
        .I2(p_13_out[2]),
        .I3(p_13_out[3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gcc0.gc0.count[4]_i_1 
       (.I0(p_13_out[2]),
        .I1(p_13_out[0]),
        .I2(p_13_out[1]),
        .I3(p_13_out[3]),
        .I4(p_13_out[4]),
        .O(plusOp__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[4]),
        .Q(Q[4]));
  FDPE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[0]),
        .PRE(AR),
        .Q(p_13_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[1]),
        .Q(p_13_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[2]),
        .Q(p_13_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[3]),
        .Q(p_13_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[4]),
        .Q(p_13_out[4]));
  LUT6 #(
    .INIT(64'hFF0FFFFF88008888)) 
    ram_empty_fb_i_i_1
       (.I0(ram_empty_fb_i_reg),
        .I1(\gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ),
        .I2(\gwss.wsts/comp0 ),
        .I3(out),
        .I4(wr_en),
        .I5(ram_empty_fb_i_reg_0),
        .O(ram_empty_i_reg));
  LUT5 #(
    .INIT(32'h90090000)) 
    ram_empty_fb_i_i_2
       (.I0(Q[1]),
        .I1(\gc0.count_reg[4] [1]),
        .I2(Q[0]),
        .I3(\gc0.count_reg[4] [0]),
        .I4(ram_empty_fb_i_i_4_n_0),
        .O(\gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ));
  LUT5 #(
    .INIT(32'h90090000)) 
    ram_empty_fb_i_i_3
       (.I0(Q[1]),
        .I1(\gc0.count_d1_reg[4] [1]),
        .I2(Q[0]),
        .I3(\gc0.count_d1_reg[4] [0]),
        .I4(ram_empty_fb_i_i_5_n_0),
        .O(\gwss.wsts/comp0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_fb_i_i_4
       (.I0(Q[3]),
        .I1(\gc0.count_reg[4] [3]),
        .I2(Q[2]),
        .I3(\gc0.count_reg[4] [2]),
        .I4(\gc0.count_reg[4] [4]),
        .I5(Q[4]),
        .O(ram_empty_fb_i_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_fb_i_i_5
       (.I0(Q[3]),
        .I1(\gc0.count_d1_reg[4] [3]),
        .I2(Q[2]),
        .I3(\gc0.count_d1_reg[4] [2]),
        .I4(\gc0.count_d1_reg[4] [4]),
        .I5(Q[4]),
        .O(ram_empty_fb_i_i_5_n_0));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    ram_full_fb_i_i_1
       (.I0(wr_en),
        .I1(\gwss.wsts/comp1 ),
        .I2(\gwss.wsts/comp0 ),
        .I3(ram_empty_fb_i_reg),
        .I4(out),
        .O(ram_full_comb));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    ram_full_fb_i_i_2
       (.I0(p_13_out[1]),
        .I1(\gc0.count_d1_reg[4] [1]),
        .I2(p_13_out[0]),
        .I3(\gc0.count_d1_reg[4] [0]),
        .I4(ram_full_fb_i_i_3_n_0),
        .O(\gwss.wsts/comp1 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_full_fb_i_i_3
       (.I0(p_13_out[3]),
        .I1(\gc0.count_d1_reg[4] [3]),
        .I2(p_13_out[2]),
        .I3(\gc0.count_d1_reg[4] [2]),
        .I4(\gc0.count_d1_reg[4] [4]),
        .I5(p_13_out[4]),
        .O(ram_full_fb_i_i_3_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_26
   (ram_full_comb,
    ram_empty_i_reg,
    Q,
    wr_en,
    ram_empty_fb_i_reg,
    out,
    ram_empty_fb_i_reg_0,
    \gc0.count_d1_reg[4] ,
    \gc0.count_reg[4] ,
    E,
    clk,
    AR);
  output ram_full_comb;
  output ram_empty_i_reg;
  output [4:0]Q;
  input wr_en;
  input [0:0]ram_empty_fb_i_reg;
  input out;
  input ram_empty_fb_i_reg_0;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gc0.count_reg[4] ;
  input [0:0]E;
  input clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [4:0]Q;
  wire clk;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gc0.count_reg[4] ;
  wire \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ;
  wire \gwss.wsts/comp0 ;
  wire \gwss.wsts/comp1 ;
  wire out;
  wire [4:0]p_13_out;
  wire [4:0]plusOp__0;
  wire ram_empty_fb_i_i_4_n_0;
  wire ram_empty_fb_i_i_5_n_0;
  wire [0:0]ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_empty_i_reg;
  wire ram_full_comb;
  wire ram_full_fb_i_i_3_n_0;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1 
       (.I0(p_13_out[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1 
       (.I0(p_13_out[0]),
        .I1(p_13_out[1]),
        .O(plusOp__0[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1 
       (.I0(p_13_out[0]),
        .I1(p_13_out[1]),
        .I2(p_13_out[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1 
       (.I0(p_13_out[1]),
        .I1(p_13_out[0]),
        .I2(p_13_out[2]),
        .I3(p_13_out[3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gcc0.gc0.count[4]_i_1 
       (.I0(p_13_out[2]),
        .I1(p_13_out[0]),
        .I2(p_13_out[1]),
        .I3(p_13_out[3]),
        .I4(p_13_out[4]),
        .O(plusOp__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[4]),
        .Q(Q[4]));
  FDPE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[0]),
        .PRE(AR),
        .Q(p_13_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[1]),
        .Q(p_13_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[2]),
        .Q(p_13_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[3]),
        .Q(p_13_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[4]),
        .Q(p_13_out[4]));
  LUT6 #(
    .INIT(64'hFF0FFFFF88008888)) 
    ram_empty_fb_i_i_1
       (.I0(ram_empty_fb_i_reg),
        .I1(\gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ),
        .I2(\gwss.wsts/comp0 ),
        .I3(out),
        .I4(wr_en),
        .I5(ram_empty_fb_i_reg_0),
        .O(ram_empty_i_reg));
  LUT5 #(
    .INIT(32'h90090000)) 
    ram_empty_fb_i_i_2
       (.I0(Q[1]),
        .I1(\gc0.count_reg[4] [1]),
        .I2(Q[0]),
        .I3(\gc0.count_reg[4] [0]),
        .I4(ram_empty_fb_i_i_4_n_0),
        .O(\gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ));
  LUT5 #(
    .INIT(32'h90090000)) 
    ram_empty_fb_i_i_3
       (.I0(Q[1]),
        .I1(\gc0.count_d1_reg[4] [1]),
        .I2(Q[0]),
        .I3(\gc0.count_d1_reg[4] [0]),
        .I4(ram_empty_fb_i_i_5_n_0),
        .O(\gwss.wsts/comp0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_fb_i_i_4
       (.I0(Q[3]),
        .I1(\gc0.count_reg[4] [3]),
        .I2(Q[2]),
        .I3(\gc0.count_reg[4] [2]),
        .I4(\gc0.count_reg[4] [4]),
        .I5(Q[4]),
        .O(ram_empty_fb_i_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_fb_i_i_5
       (.I0(Q[3]),
        .I1(\gc0.count_d1_reg[4] [3]),
        .I2(Q[2]),
        .I3(\gc0.count_d1_reg[4] [2]),
        .I4(\gc0.count_d1_reg[4] [4]),
        .I5(Q[4]),
        .O(ram_empty_fb_i_i_5_n_0));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    ram_full_fb_i_i_1
       (.I0(wr_en),
        .I1(\gwss.wsts/comp1 ),
        .I2(\gwss.wsts/comp0 ),
        .I3(ram_empty_fb_i_reg),
        .I4(out),
        .O(ram_full_comb));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    ram_full_fb_i_i_2
       (.I0(p_13_out[1]),
        .I1(\gc0.count_d1_reg[4] [1]),
        .I2(p_13_out[0]),
        .I3(\gc0.count_d1_reg[4] [0]),
        .I4(ram_full_fb_i_i_3_n_0),
        .O(\gwss.wsts/comp1 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_full_fb_i_i_3
       (.I0(p_13_out[3]),
        .I1(\gc0.count_d1_reg[4] [3]),
        .I2(p_13_out[2]),
        .I3(\gc0.count_d1_reg[4] [2]),
        .I4(\gc0.count_d1_reg[4] [4]),
        .I5(p_13_out[4]),
        .O(ram_full_fb_i_i_3_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_35
   (ram_full_comb,
    ram_empty_i_reg,
    Q,
    wr_en,
    ram_empty_fb_i_reg,
    out,
    ram_empty_fb_i_reg_0,
    \gc0.count_d1_reg[4] ,
    \gc0.count_reg[4] ,
    E,
    clk,
    AR);
  output ram_full_comb;
  output ram_empty_i_reg;
  output [4:0]Q;
  input wr_en;
  input [0:0]ram_empty_fb_i_reg;
  input out;
  input ram_empty_fb_i_reg_0;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gc0.count_reg[4] ;
  input [0:0]E;
  input clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [4:0]Q;
  wire clk;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gc0.count_reg[4] ;
  wire \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ;
  wire \gwss.wsts/comp0 ;
  wire \gwss.wsts/comp1 ;
  wire out;
  wire [4:0]p_13_out;
  wire [4:0]plusOp__0;
  wire ram_empty_fb_i_i_4_n_0;
  wire ram_empty_fb_i_i_5_n_0;
  wire [0:0]ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_empty_i_reg;
  wire ram_full_comb;
  wire ram_full_fb_i_i_3_n_0;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1 
       (.I0(p_13_out[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1 
       (.I0(p_13_out[0]),
        .I1(p_13_out[1]),
        .O(plusOp__0[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1 
       (.I0(p_13_out[0]),
        .I1(p_13_out[1]),
        .I2(p_13_out[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1 
       (.I0(p_13_out[1]),
        .I1(p_13_out[0]),
        .I2(p_13_out[2]),
        .I3(p_13_out[3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gcc0.gc0.count[4]_i_1 
       (.I0(p_13_out[2]),
        .I1(p_13_out[0]),
        .I2(p_13_out[1]),
        .I3(p_13_out[3]),
        .I4(p_13_out[4]),
        .O(plusOp__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[4]),
        .Q(Q[4]));
  FDPE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[0]),
        .PRE(AR),
        .Q(p_13_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[1]),
        .Q(p_13_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[2]),
        .Q(p_13_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[3]),
        .Q(p_13_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[4]),
        .Q(p_13_out[4]));
  LUT6 #(
    .INIT(64'hFF0FFFFF88008888)) 
    ram_empty_fb_i_i_1
       (.I0(ram_empty_fb_i_reg),
        .I1(\gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ),
        .I2(\gwss.wsts/comp0 ),
        .I3(out),
        .I4(wr_en),
        .I5(ram_empty_fb_i_reg_0),
        .O(ram_empty_i_reg));
  LUT5 #(
    .INIT(32'h90090000)) 
    ram_empty_fb_i_i_2
       (.I0(Q[1]),
        .I1(\gc0.count_reg[4] [1]),
        .I2(Q[0]),
        .I3(\gc0.count_reg[4] [0]),
        .I4(ram_empty_fb_i_i_4_n_0),
        .O(\gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ));
  LUT5 #(
    .INIT(32'h90090000)) 
    ram_empty_fb_i_i_3
       (.I0(Q[1]),
        .I1(\gc0.count_d1_reg[4] [1]),
        .I2(Q[0]),
        .I3(\gc0.count_d1_reg[4] [0]),
        .I4(ram_empty_fb_i_i_5_n_0),
        .O(\gwss.wsts/comp0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_fb_i_i_4
       (.I0(Q[3]),
        .I1(\gc0.count_reg[4] [3]),
        .I2(Q[2]),
        .I3(\gc0.count_reg[4] [2]),
        .I4(\gc0.count_reg[4] [4]),
        .I5(Q[4]),
        .O(ram_empty_fb_i_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_fb_i_i_5
       (.I0(Q[3]),
        .I1(\gc0.count_d1_reg[4] [3]),
        .I2(Q[2]),
        .I3(\gc0.count_d1_reg[4] [2]),
        .I4(\gc0.count_d1_reg[4] [4]),
        .I5(Q[4]),
        .O(ram_empty_fb_i_i_5_n_0));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    ram_full_fb_i_i_1
       (.I0(wr_en),
        .I1(\gwss.wsts/comp1 ),
        .I2(\gwss.wsts/comp0 ),
        .I3(ram_empty_fb_i_reg),
        .I4(out),
        .O(ram_full_comb));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    ram_full_fb_i_i_2
       (.I0(p_13_out[1]),
        .I1(\gc0.count_d1_reg[4] [1]),
        .I2(p_13_out[0]),
        .I3(\gc0.count_d1_reg[4] [0]),
        .I4(ram_full_fb_i_i_3_n_0),
        .O(\gwss.wsts/comp1 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_full_fb_i_i_3
       (.I0(p_13_out[3]),
        .I1(\gc0.count_d1_reg[4] [3]),
        .I2(p_13_out[2]),
        .I3(\gc0.count_d1_reg[4] [2]),
        .I4(\gc0.count_d1_reg[4] [4]),
        .I5(p_13_out[4]),
        .O(ram_full_fb_i_i_3_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_5
   (ram_full_comb,
    ram_empty_i_reg,
    Q,
    wr_en,
    ram_empty_fb_i_reg,
    out,
    ram_empty_fb_i_reg_0,
    \gc0.count_d1_reg[4] ,
    \gc0.count_reg[4] ,
    E,
    clk,
    AR);
  output ram_full_comb;
  output ram_empty_i_reg;
  output [4:0]Q;
  input wr_en;
  input [0:0]ram_empty_fb_i_reg;
  input out;
  input ram_empty_fb_i_reg_0;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gc0.count_reg[4] ;
  input [0:0]E;
  input clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [4:0]Q;
  wire clk;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gc0.count_reg[4] ;
  wire \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ;
  wire \gwss.wsts/comp0 ;
  wire \gwss.wsts/comp1 ;
  wire out;
  wire [4:0]p_13_out;
  wire [4:0]plusOp__0;
  wire ram_empty_fb_i_i_4_n_0;
  wire ram_empty_fb_i_i_5_n_0;
  wire [0:0]ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_empty_i_reg;
  wire ram_full_comb;
  wire ram_full_fb_i_i_3_n_0;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1 
       (.I0(p_13_out[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1 
       (.I0(p_13_out[0]),
        .I1(p_13_out[1]),
        .O(plusOp__0[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1 
       (.I0(p_13_out[0]),
        .I1(p_13_out[1]),
        .I2(p_13_out[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1 
       (.I0(p_13_out[1]),
        .I1(p_13_out[0]),
        .I2(p_13_out[2]),
        .I3(p_13_out[3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gcc0.gc0.count[4]_i_1 
       (.I0(p_13_out[2]),
        .I1(p_13_out[0]),
        .I2(p_13_out[1]),
        .I3(p_13_out[3]),
        .I4(p_13_out[4]),
        .O(plusOp__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[4]),
        .Q(Q[4]));
  FDPE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[0]),
        .PRE(AR),
        .Q(p_13_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[1]),
        .Q(p_13_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[2]),
        .Q(p_13_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[3]),
        .Q(p_13_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[4]),
        .Q(p_13_out[4]));
  LUT6 #(
    .INIT(64'hFF0FFFFF88008888)) 
    ram_empty_fb_i_i_1
       (.I0(ram_empty_fb_i_reg),
        .I1(\gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ),
        .I2(\gwss.wsts/comp0 ),
        .I3(out),
        .I4(wr_en),
        .I5(ram_empty_fb_i_reg_0),
        .O(ram_empty_i_reg));
  LUT5 #(
    .INIT(32'h90090000)) 
    ram_empty_fb_i_i_2
       (.I0(Q[1]),
        .I1(\gc0.count_reg[4] [1]),
        .I2(Q[0]),
        .I3(\gc0.count_reg[4] [0]),
        .I4(ram_empty_fb_i_i_4_n_0),
        .O(\gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ));
  LUT5 #(
    .INIT(32'h90090000)) 
    ram_empty_fb_i_i_3
       (.I0(Q[1]),
        .I1(\gc0.count_d1_reg[4] [1]),
        .I2(Q[0]),
        .I3(\gc0.count_d1_reg[4] [0]),
        .I4(ram_empty_fb_i_i_5_n_0),
        .O(\gwss.wsts/comp0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_fb_i_i_4
       (.I0(Q[3]),
        .I1(\gc0.count_reg[4] [3]),
        .I2(Q[2]),
        .I3(\gc0.count_reg[4] [2]),
        .I4(\gc0.count_reg[4] [4]),
        .I5(Q[4]),
        .O(ram_empty_fb_i_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_fb_i_i_5
       (.I0(Q[3]),
        .I1(\gc0.count_d1_reg[4] [3]),
        .I2(Q[2]),
        .I3(\gc0.count_d1_reg[4] [2]),
        .I4(\gc0.count_d1_reg[4] [4]),
        .I5(Q[4]),
        .O(ram_empty_fb_i_i_5_n_0));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    ram_full_fb_i_i_1
       (.I0(wr_en),
        .I1(\gwss.wsts/comp1 ),
        .I2(\gwss.wsts/comp0 ),
        .I3(ram_empty_fb_i_reg),
        .I4(out),
        .O(ram_full_comb));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    ram_full_fb_i_i_2
       (.I0(p_13_out[1]),
        .I1(\gc0.count_d1_reg[4] [1]),
        .I2(p_13_out[0]),
        .I3(\gc0.count_d1_reg[4] [0]),
        .I4(ram_full_fb_i_i_3_n_0),
        .O(\gwss.wsts/comp1 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_full_fb_i_i_3
       (.I0(p_13_out[3]),
        .I1(\gc0.count_d1_reg[4] [3]),
        .I2(p_13_out[2]),
        .I3(\gc0.count_d1_reg[4] [2]),
        .I4(\gc0.count_d1_reg[4] [4]),
        .I5(p_13_out[4]),
        .O(ram_full_fb_i_i_3_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic
   (full,
    ram_empty_i_reg,
    E,
    Q,
    clk,
    AR,
    wr_en,
    ram_empty_fb_i_reg,
    out,
    \gc0.count_d1_reg[4] ,
    \gc0.count_reg[4] );
  output full;
  output ram_empty_i_reg;
  output [0:0]E;
  output [4:0]Q;
  input clk;
  input [0:0]AR;
  input wr_en;
  input [0:0]ram_empty_fb_i_reg;
  input out;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gc0.count_reg[4] ;

  wire [0:0]AR;
  wire [0:0]E;
  wire [4:0]Q;
  wire clk;
  wire full;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gc0.count_reg[4] ;
  wire \gwss.wsts_n_0 ;
  wire out;
  wire [0:0]ram_empty_fb_i_reg;
  wire ram_empty_i_reg;
  wire ram_full_comb;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss \gwss.wsts 
       (.AR(AR),
        .E(E),
        .clk(clk),
        .full(full),
        .out(\gwss.wsts_n_0 ),
        .ram_full_comb(ram_full_comb),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr wpntr
       (.AR(AR),
        .E(E),
        .Q(Q),
        .clk(clk),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gc0.count_reg[4] (\gc0.count_reg[4] ),
        .out(\gwss.wsts_n_0 ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_fb_i_reg_0(out),
        .ram_empty_i_reg(ram_empty_i_reg),
        .ram_full_comb(ram_full_comb),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_1
   (full,
    ram_empty_i_reg,
    E,
    Q,
    clk,
    AR,
    wr_en,
    ram_empty_fb_i_reg,
    out,
    \gc0.count_d1_reg[4] ,
    \gc0.count_reg[4] );
  output full;
  output ram_empty_i_reg;
  output [0:0]E;
  output [4:0]Q;
  input clk;
  input [0:0]AR;
  input wr_en;
  input [0:0]ram_empty_fb_i_reg;
  input out;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gc0.count_reg[4] ;

  wire [0:0]AR;
  wire [0:0]E;
  wire [4:0]Q;
  wire clk;
  wire full;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gc0.count_reg[4] ;
  wire \gwss.wsts_n_0 ;
  wire out;
  wire [0:0]ram_empty_fb_i_reg;
  wire ram_empty_i_reg;
  wire ram_full_comb;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_4 \gwss.wsts 
       (.AR(AR),
        .E(E),
        .clk(clk),
        .full(full),
        .out(\gwss.wsts_n_0 ),
        .ram_full_comb(ram_full_comb),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_5 wpntr
       (.AR(AR),
        .E(E),
        .Q(Q),
        .clk(clk),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gc0.count_reg[4] (\gc0.count_reg[4] ),
        .out(\gwss.wsts_n_0 ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_fb_i_reg_0(out),
        .ram_empty_i_reg(ram_empty_i_reg),
        .ram_full_comb(ram_full_comb),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_10
   (full,
    ram_empty_i_reg,
    \gcc0.gc0.count_reg[4] ,
    Q,
    clk,
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    wr_en,
    E,
    out,
    \gc0.count_d1_reg[4] ,
    \gc0.count_reg[4] );
  output full;
  output ram_empty_i_reg;
  output [0:0]\gcc0.gc0.count_reg[4] ;
  output [4:0]Q;
  input clk;
  input \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input wr_en;
  input [0:0]E;
  input out;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gc0.count_reg[4] ;

  wire [0:0]E;
  wire [4:0]Q;
  wire clk;
  wire full;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gc0.count_reg[4] ;
  wire [0:0]\gcc0.gc0.count_reg[4] ;
  wire \gwss.wsts_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire ram_empty_i_reg;
  wire ram_full_comb;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_11 \gwss.wsts 
       (.E(\gcc0.gc0.count_reg[4] ),
        .clk(clk),
        .full(full),
        .\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(\gwss.wsts_n_0 ),
        .ram_full_comb(ram_full_comb),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_12 wpntr
       (.E(E),
        .Q(Q),
        .clk(clk),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gc0.count_reg[4] (\gc0.count_reg[4] ),
        .\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(\gwss.wsts_n_0 ),
        .ram_empty_fb_i_reg(out),
        .ram_empty_i_reg(ram_empty_i_reg),
        .ram_full_comb(ram_full_comb),
        .ram_full_fb_i_reg(\gcc0.gc0.count_reg[4] ),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_17
   (full,
    ram_empty_i_reg,
    E,
    Q,
    clk,
    AR,
    wr_en,
    ram_empty_fb_i_reg,
    out,
    \gc0.count_d1_reg[4] ,
    \gc0.count_reg[4] );
  output full;
  output ram_empty_i_reg;
  output [0:0]E;
  output [4:0]Q;
  input clk;
  input [0:0]AR;
  input wr_en;
  input [0:0]ram_empty_fb_i_reg;
  input out;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gc0.count_reg[4] ;

  wire [0:0]AR;
  wire [0:0]E;
  wire [4:0]Q;
  wire clk;
  wire full;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gc0.count_reg[4] ;
  wire \gwss.wsts_n_0 ;
  wire out;
  wire [0:0]ram_empty_fb_i_reg;
  wire ram_empty_i_reg;
  wire ram_full_comb;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_18 \gwss.wsts 
       (.AR(AR),
        .E(E),
        .clk(clk),
        .full(full),
        .out(\gwss.wsts_n_0 ),
        .ram_full_comb(ram_full_comb),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_19 wpntr
       (.AR(AR),
        .E(E),
        .Q(Q),
        .clk(clk),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gc0.count_reg[4] (\gc0.count_reg[4] ),
        .out(\gwss.wsts_n_0 ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_fb_i_reg_0(out),
        .ram_empty_i_reg(ram_empty_i_reg),
        .ram_full_comb(ram_full_comb),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_24
   (full,
    ram_empty_i_reg,
    E,
    Q,
    clk,
    AR,
    wr_en,
    ram_empty_fb_i_reg,
    out,
    \gc0.count_d1_reg[4] ,
    \gc0.count_reg[4] );
  output full;
  output ram_empty_i_reg;
  output [0:0]E;
  output [4:0]Q;
  input clk;
  input [0:0]AR;
  input wr_en;
  input [0:0]ram_empty_fb_i_reg;
  input out;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gc0.count_reg[4] ;

  wire [0:0]AR;
  wire [0:0]E;
  wire [4:0]Q;
  wire clk;
  wire full;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gc0.count_reg[4] ;
  wire \gwss.wsts_n_0 ;
  wire out;
  wire [0:0]ram_empty_fb_i_reg;
  wire ram_empty_i_reg;
  wire ram_full_comb;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_25 \gwss.wsts 
       (.AR(AR),
        .E(E),
        .clk(clk),
        .full(full),
        .out(\gwss.wsts_n_0 ),
        .ram_full_comb(ram_full_comb),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_26 wpntr
       (.AR(AR),
        .E(E),
        .Q(Q),
        .clk(clk),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gc0.count_reg[4] (\gc0.count_reg[4] ),
        .out(\gwss.wsts_n_0 ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_fb_i_reg_0(out),
        .ram_empty_i_reg(ram_empty_i_reg),
        .ram_full_comb(ram_full_comb),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_31
   (full,
    ram_empty_i_reg,
    E,
    Q,
    clk,
    AR,
    wr_en,
    ram_empty_fb_i_reg,
    out,
    \gc0.count_d1_reg[4] ,
    \gc0.count_reg[4] );
  output full;
  output ram_empty_i_reg;
  output [0:0]E;
  output [4:0]Q;
  input clk;
  input [0:0]AR;
  input wr_en;
  input [0:0]ram_empty_fb_i_reg;
  input out;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gc0.count_reg[4] ;

  wire [0:0]AR;
  wire [0:0]E;
  wire [4:0]Q;
  wire clk;
  wire full;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gc0.count_reg[4] ;
  wire \gwss.wsts_n_0 ;
  wire out;
  wire [0:0]ram_empty_fb_i_reg;
  wire ram_empty_i_reg;
  wire ram_full_comb;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_34 \gwss.wsts 
       (.AR(AR),
        .E(E),
        .clk(clk),
        .full(full),
        .out(\gwss.wsts_n_0 ),
        .ram_full_comb(ram_full_comb),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_35 wpntr
       (.AR(AR),
        .E(E),
        .Q(Q),
        .clk(clk),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gc0.count_reg[4] (\gc0.count_reg[4] ),
        .out(\gwss.wsts_n_0 ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_fb_i_reg_0(out),
        .ram_empty_i_reg(ram_empty_i_reg),
        .ram_full_comb(ram_full_comb),
        .wr_en(wr_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss
   (out,
    full,
    E,
    ram_full_comb,
    clk,
    AR,
    wr_en);
  output out;
  output full;
  output [0:0]E;
  input ram_full_comb;
  input clk;
  input [0:0]AR;
  input wr_en;

  wire [0:0]AR;
  wire [0:0]E;
  wire clk;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  wire ram_full_comb;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire wr_en;

  assign full = ram_full_i;
  assign out = ram_full_fb_i;
  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[4]_i_1 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(E));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(ram_full_comb),
        .Q(ram_full_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(ram_full_comb),
        .Q(ram_full_i));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_11
   (out,
    full,
    E,
    ram_full_comb,
    clk,
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    wr_en);
  output out;
  output full;
  output [0:0]E;
  input ram_full_comb;
  input clk;
  input \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input wr_en;

  wire [0:0]E;
  wire clk;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  wire ram_full_comb;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire wr_en;

  assign full = ram_full_i;
  assign out = ram_full_fb_i;
  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[4]_i_1 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(E));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(ram_full_comb),
        .Q(ram_full_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(ram_full_comb),
        .Q(ram_full_i));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_18
   (out,
    full,
    E,
    ram_full_comb,
    clk,
    AR,
    wr_en);
  output out;
  output full;
  output [0:0]E;
  input ram_full_comb;
  input clk;
  input [0:0]AR;
  input wr_en;

  wire [0:0]AR;
  wire [0:0]E;
  wire clk;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  wire ram_full_comb;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire wr_en;

  assign full = ram_full_i;
  assign out = ram_full_fb_i;
  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[4]_i_1 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(E));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(ram_full_comb),
        .Q(ram_full_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(ram_full_comb),
        .Q(ram_full_i));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_25
   (out,
    full,
    E,
    ram_full_comb,
    clk,
    AR,
    wr_en);
  output out;
  output full;
  output [0:0]E;
  input ram_full_comb;
  input clk;
  input [0:0]AR;
  input wr_en;

  wire [0:0]AR;
  wire [0:0]E;
  wire clk;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  wire ram_full_comb;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire wr_en;

  assign full = ram_full_i;
  assign out = ram_full_fb_i;
  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[4]_i_1 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(E));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(ram_full_comb),
        .Q(ram_full_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(ram_full_comb),
        .Q(ram_full_i));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_34
   (out,
    full,
    E,
    ram_full_comb,
    clk,
    AR,
    wr_en);
  output out;
  output full;
  output [0:0]E;
  input ram_full_comb;
  input clk;
  input [0:0]AR;
  input wr_en;

  wire [0:0]AR;
  wire [0:0]E;
  wire clk;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  wire ram_full_comb;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire wr_en;

  assign full = ram_full_i;
  assign out = ram_full_fb_i;
  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[4]_i_1 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(E));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(ram_full_comb),
        .Q(ram_full_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(ram_full_comb),
        .Q(ram_full_i));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_4
   (out,
    full,
    E,
    ram_full_comb,
    clk,
    AR,
    wr_en);
  output out;
  output full;
  output [0:0]E;
  input ram_full_comb;
  input clk;
  input [0:0]AR;
  input wr_en;

  wire [0:0]AR;
  wire [0:0]E;
  wire clk;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  wire ram_full_comb;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire wr_en;

  assign full = ram_full_i;
  assign out = ram_full_fb_i;
  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[4]_i_1 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(E));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(ram_full_comb),
        .Q(ram_full_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(ram_full_comb),
        .Q(ram_full_i));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
