/// Auto-generated register definitions for OTG_FS_GLOBAL
/// Family: stm32f7
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f7::otg_fs_global {

// ============================================================================
// OTG_FS_GLOBAL - USB on the go full speed
// Base Address: 0x50000000
// ============================================================================

/// OTG_FS_GLOBAL Register Structure
struct OTG_FS_GLOBAL_Registers {

    /// OTG_FS control and status register (OTG_FS_GOTGCTL)
    /// Offset: 0x0000
    /// Reset value: 0x00000800
    volatile uint32_t OTG_FS_GOTGCTL;

    /// OTG_FS interrupt register (OTG_FS_GOTGINT)
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_FS_GOTGINT;

    /// OTG_FS AHB configuration register (OTG_FS_GAHBCFG)
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_FS_GAHBCFG;

    /// OTG_FS USB configuration register (OTG_FS_GUSBCFG)
    /// Offset: 0x000C
    /// Reset value: 0x00000A00
    volatile uint32_t OTG_FS_GUSBCFG;

    /// OTG_FS reset register (OTG_FS_GRSTCTL)
    /// Offset: 0x0010
    /// Reset value: 0x20000000
    volatile uint32_t OTG_FS_GRSTCTL;

    /// OTG_FS core interrupt register (OTG_FS_GINTSTS)
    /// Offset: 0x0014
    /// Reset value: 0x04000020
    volatile uint32_t OTG_FS_GINTSTS;

    /// OTG_FS interrupt mask register (OTG_FS_GINTMSK)
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    volatile uint32_t OTG_FS_GINTMSK;

    /// OTG_FS Receive status debug read(Device mode)
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t OTG_FS_GRXSTSR_Device;

    /// OTG_FS Receive status debug read(Host mode)
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t OTG_FS_GRXSTSR_Host;

    /// OTG status read and pop register (Device mode)
    /// Offset: 0x0020
    /// Reset value: 0x02000400
    /// Access: read-only
    volatile uint32_t OTG_FS_GRXSTSP_Device;

    /// OTG status read and pop register (Host mode)
    /// Offset: 0x0020
    /// Reset value: 0x02000400
    /// Access: read-only
    volatile uint32_t OTG_FS_GRXSTSP_Host;

    /// OTG_FS Receive FIFO size register (OTG_FS_GRXFSIZ)
    /// Offset: 0x0024
    /// Reset value: 0x00000200
    /// Access: read-write
    volatile uint32_t OTG_FS_GRXFSIZ;

    /// OTG_FS Endpoint 0 Transmit FIFO size
    /// Offset: 0x0028
    /// Reset value: 0x00000200
    /// Access: read-write
    volatile uint32_t OTG_FS_DIEPTXF0_Device;

    /// OTG_FS Host non-periodic transmit FIFO size register
    /// Offset: 0x0028
    /// Reset value: 0x00000200
    /// Access: read-write
    volatile uint32_t OTG_FS_HNPTXFSIZ_Host;

    /// OTG_FS non-periodic transmit FIFO/queue status register (OTG_FS_GNPTXSTS)
    /// Offset: 0x002C
    /// Reset value: 0x00080200
    /// Access: read-only
    volatile uint32_t OTG_FS_HNPTXSTS;

    /// OTG I2C access register
    /// Offset: 0x0030
    /// Reset value: 0x02000400
    /// Access: read-write
    volatile uint32_t OTG_FS_GI2CCTL;
    uint8_t RESERVED_0034[4]; ///< Reserved

    /// OTG_FS general core configuration register (OTG_FS_GCCFG)
    /// Offset: 0x0038
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_FS_GCCFG;

    /// core ID register
    /// Offset: 0x003C
    /// Reset value: 0x00001000
    /// Access: read-write
    volatile uint32_t OTG_FS_CID;
    uint8_t RESERVED_0040[20]; ///< Reserved

    /// OTG core LPM configuration register
    /// Offset: 0x0054
    /// Reset value: 0x02000400
    volatile uint32_t OTG_FS_GLPMCFG;
    uint8_t RESERVED_0058[168]; ///< Reserved

    /// OTG_FS Host periodic transmit FIFO size register (OTG_FS_HPTXFSIZ)
    /// Offset: 0x0100
    /// Reset value: 0x02000600
    /// Access: read-write
    volatile uint32_t OTG_FS_HPTXFSIZ;

    /// OTG_FS device IN endpoint transmit FIFO size register (OTG_FS_DIEPTXF1)
    /// Offset: 0x0104
    /// Reset value: 0x02000400
    /// Access: read-write
    volatile uint32_t OTG_FS_DIEPTXF1;

    /// OTG_FS device IN endpoint transmit FIFO size register (OTG_FS_DIEPTXF2)
    /// Offset: 0x0108
    /// Reset value: 0x02000400
    /// Access: read-write
    volatile uint32_t OTG_FS_DIEPTXF2;

    /// OTG_FS device IN endpoint transmit FIFO size register (OTG_FS_DIEPTXF3)
    /// Offset: 0x010C
    /// Reset value: 0x02000400
    /// Access: read-write
    volatile uint32_t OTG_FS_DIEPTXF3;

    /// OTG_FS device IN endpoint transmit FIFO size register (OTG_FS_DIEPTXF4)
    /// Offset: 0x0110
    /// Reset value: 0x02000400
    /// Access: read-write
    volatile uint32_t OTG_FS_DIEPTXF4;

    /// OTG_FS device IN endpoint transmit FIFO size register (OTG_FS_DIEPTXF5)
    /// Offset: 0x0114
    /// Reset value: 0x02000400
    /// Access: read-write
    volatile uint32_t OTG_FS_DIEPTXF5;
};

static_assert(sizeof(OTG_FS_GLOBAL_Registers) >= 280, "OTG_FS_GLOBAL_Registers size mismatch");

/// OTG_FS_GLOBAL peripheral instance
inline OTG_FS_GLOBAL_Registers* OTG_FS_GLOBAL() {
    return reinterpret_cast<OTG_FS_GLOBAL_Registers*>(0x50000000);
}

}  // namespace alloy::hal::st::stm32f7::otg_fs_global
