<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_top_graph_top_rfi_C_0_0_synth_1" LaunchDir="/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_top_graph_top_rfi_C_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_mem_read_top_rfi_C_0_0_synth_1" LaunchDir="/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_mem_read_top_rfi_C_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_processing_system7_0_0_synth_1" LaunchDir="/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_mem_write_top_rfi_C_0_0_synth_1" LaunchDir="/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_mem_write_top_rfi_C_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_1_synth_1" LaunchDir="/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_xbar_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_data_fifo_raw_data_real_i_stream_0_synth_1" LaunchDir="/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_axis_data_fifo_raw_data_real_i_stream_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_data_fifo_raw_data_im_i_stream_0_synth_1" LaunchDir="/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_axis_data_fifo_raw_data_im_i_stream_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axis_data_fifo_raw_data_real_i_stream_0_synth_1"/>
	</Run>
	<Run Id="design_1_axis_data_fifo_raw_data_im_o_stream_0_synth_1" LaunchDir="/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_axis_data_fifo_raw_data_im_o_stream_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axis_data_fifo_raw_data_real_i_stream_0_synth_1"/>
	</Run>
	<Run Id="design_1_axis_data_fifo_raw_data_real_o_stream_0_synth_1" LaunchDir="/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_axis_data_fifo_raw_data_real_o_stream_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axis_data_fifo_raw_data_real_i_stream_0_synth_1"/>
	</Run>
	<Run Id="design_1_axis_data_fifo_mad_R_o_stream_0_synth_1" LaunchDir="/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_axis_data_fifo_mad_R_o_stream_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axis_data_fifo_raw_data_real_i_stream_0_synth_1"/>
	</Run>
	<Run Id="design_1_axis_data_fifo_raw_data_real_1_o_stream_0_synth_1" LaunchDir="/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_axis_data_fifo_raw_data_real_1_o_stream_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axis_data_fifo_raw_data_real_i_stream_0_synth_1"/>
	</Run>
	<Run Id="design_1_axis_data_fifo_std_R_o_stream_0_synth_1" LaunchDir="/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_axis_data_fifo_std_R_o_stream_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axis_data_fifo_raw_data_real_i_stream_0_synth_1"/>
	</Run>
	<Run Id="design_1_axis_data_fifo_raw_data_im_1_o_stream_0_synth_1" LaunchDir="/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_axis_data_fifo_raw_data_im_1_o_stream_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axis_data_fifo_raw_data_real_i_stream_0_synth_1"/>
	</Run>
	<Run Id="design_1_axis_data_fifo_mad_I_o_stream_0_synth_1" LaunchDir="/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_axis_data_fifo_mad_I_o_stream_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axis_data_fifo_raw_data_real_i_stream_0_synth_1"/>
	</Run>
	<Run Id="design_1_axis_data_fifo_std_I_o_stream_0_synth_1" LaunchDir="/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_axis_data_fifo_std_I_o_stream_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axis_data_fifo_raw_data_real_i_stream_0_synth_1"/>
	</Run>
	<Run Id="design_1_axis_data_fifo_filtered_im_0_o_stream_0_synth_1" LaunchDir="/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_axis_data_fifo_filtered_im_0_o_stream_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axis_data_fifo_raw_data_real_i_stream_0_synth_1"/>
	</Run>
	<Run Id="design_1_xbar_0_synth_1" LaunchDir="/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_ps7_0_100M_0_synth_1" LaunchDir="/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_rst_ps7_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_data_fifo_filtered_real_0_o_stream_0_synth_1" LaunchDir="/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_axis_data_fifo_filtered_real_0_o_stream_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axis_data_fifo_raw_data_real_i_stream_0_synth_1"/>
	</Run>
	<Run Id="design_1_axis_data_fifo_filtered_im_1_o_stream_0_synth_1" LaunchDir="/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_axis_data_fifo_filtered_im_1_o_stream_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axis_data_fifo_raw_data_real_i_stream_0_synth_1"/>
	</Run>
	<Run Id="design_1_axis_data_fifo_filtered_real_1_o_stream_0_synth_1" LaunchDir="/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_axis_data_fifo_filtered_real_1_o_stream_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axis_data_fifo_raw_data_real_i_stream_0_synth_1"/>
	</Run>
	<Run Id="design_1_auto_pc_1_synth_1" LaunchDir="/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_1_synth_1" LaunchDir="/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_auto_us_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_0_synth_1" LaunchDir="/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_auto_us_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_us_1_synth_1"/>
	</Run>
	<Run Id="design_1_auto_pc_0_synth_1" LaunchDir="/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_top_graph_top_rfi_C_0_0_synth_1"/>
		<Parent Id="design_1_mem_read_top_rfi_C_0_0_synth_1"/>
		<Parent Id="design_1_processing_system7_0_0_synth_1"/>
		<Parent Id="design_1_mem_write_top_rfi_C_0_0_synth_1"/>
		<Parent Id="design_1_xbar_1_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_raw_data_real_i_stream_0_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_raw_data_im_i_stream_0_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_raw_data_im_o_stream_0_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_raw_data_real_o_stream_0_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_mad_R_o_stream_0_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_raw_data_real_1_o_stream_0_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_std_R_o_stream_0_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_raw_data_im_1_o_stream_0_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_mad_I_o_stream_0_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_std_I_o_stream_0_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_filtered_im_0_o_stream_0_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_filtered_real_0_o_stream_0_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_filtered_im_1_o_stream_0_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_filtered_real_1_o_stream_0_synth_1"/>
		<Parent Id="design_1_auto_pc_1_synth_1"/>
		<Parent Id="design_1_auto_us_1_synth_1"/>
		<Parent Id="design_1_auto_us_0_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_top_graph_top_rfi_C_0_0_synth_1"/>
		<Parent Id="design_1_mem_read_top_rfi_C_0_0_synth_1"/>
		<Parent Id="design_1_processing_system7_0_0_synth_1"/>
		<Parent Id="design_1_mem_write_top_rfi_C_0_0_synth_1"/>
		<Parent Id="design_1_xbar_1_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_raw_data_real_i_stream_0_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_raw_data_im_i_stream_0_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_raw_data_im_o_stream_0_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_raw_data_real_o_stream_0_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_mad_R_o_stream_0_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_raw_data_real_1_o_stream_0_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_std_R_o_stream_0_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_raw_data_im_1_o_stream_0_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_mad_I_o_stream_0_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_std_I_o_stream_0_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_filtered_im_0_o_stream_0_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_filtered_real_0_o_stream_0_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_filtered_im_1_o_stream_0_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_filtered_real_1_o_stream_0_synth_1"/>
		<Parent Id="design_1_auto_pc_1_synth_1"/>
		<Parent Id="design_1_auto_us_1_synth_1"/>
		<Parent Id="design_1_auto_us_0_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

