#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Oct 18 10:12:09 2022
# Process ID: 21224
# Current directory: D:/verilog/FNDController
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18236 D:\verilog\FNDController\FNDController.xpr
# Log file: D:/verilog/FNDController/vivado.log
# Journal file: D:/verilog/FNDController\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/verilog/FNDController/FNDController.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/verilog/IP/FNDController/component.xml'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/real/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1059.238 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
open_project D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/real/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/design_1.bd}
Successfully read diagram <design_1> from BD file <D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1063.242 ; gain = 4.004
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {None} clk {New Clocking Wizard} cores {1} debug_module {Debug Only} ecc {None} local_mem {128KB} preset {None}}  [get_bd_cells microblaze_0]
apply_bd_automation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1293.648 ; gain = 190.383
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {sys_clock} CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin}] [get_bd_cells clk_wiz_1]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/clk_in1]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /clk_wiz_1]
INFO: [board_rule 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock [get_bd_cells /clk_wiz_1]
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
INFO: [BoardRule 102-10] create_bd_port -dir I sys_clock -type clk
INFO: [BoardRule 102-5] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
INFO: [BoardRule 102-6] set_property CONFIG.PHASE 0.000 /sys_clock
INFO: [BoardRule 102-15] connect_bd_net /sys_clock /clk_wiz_1/clk_in1
INFO: [BoardRule 102-17] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset Signal (BTNC) ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/reset]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /clk_wiz_1]
INFO: [BoardRule 102-10] create_bd_port -dir I reset -type rst
INFO: [BoardRule 102-7] set_property CONFIG.POLARITY ACTIVE_HIGH /reset
INFO: [BoardRule 102-15] connect_bd_net /reset /clk_wiz_1/reset
INFO: [BoardRule 102-18] set_property CONFIG.POLARITY ACTIVE_HIGH /reset
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset Signal (BTNC) ) } Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /rst_clk_wiz_1_100M]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /rst_clk_wiz_1_100M]
INFO: [BoardRule 102-15] connect_bd_net /reset /rst_clk_wiz_1_100M/ext_reset_in
INFO: [BoardRule 102-18] set_property CONFIG.POLARITY ACTIVE_HIGH /reset
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
regenerate_bd_layout
set_property location {1 143 203} [get_bd_cells axi_uartlite_0]
set_property -dict [list CONFIG.C_GPIO_WIDTH {8}] [get_bd_cells axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {Custom} Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE Custom [get_bd_cells /axi_gpio_0]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_rtl
INFO: [BoardRule 102-9] connect_bd_intf_net /gpio_rtl /axi_gpio_0/GPIO
WARNING: [BoardRule 102-1] Board automation did not generate location constraint for /axi_gpio_0/GPIO. Users may need to specify the location constraint manually.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4000_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
Slave segment '/axi_uartlite_0/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4060_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {usb_uart ( USB UART ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_uartlite_0]
INFO: [board_rule 100-100] set_property CONFIG.UARTLITE_BOARD_INTERFACE usb_uart [get_bd_cells /axi_uartlite_0]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 usb_uart
INFO: [BoardRule 102-9] connect_bd_intf_net /usb_uart /axi_uartlite_0/UART
endgroup
regenerate_bd_layout
set_property name led [get_bd_intf_ports gpio_rtl]
regenerate_bd_layout
open_bd_design {D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/design_1.bd}
make_wrapper -files [get_files D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
Wrote  : <D:\verilog\MicroBlaze_GPIO2\MicroBlaze_GPIO2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1489.332 ; gain = 154.938
add_files -norecurse D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -fileset constrs_1 -norecurse D:/verilog/MY_Basys-3-Master.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\verilog\MicroBlaze_GPIO2\MicroBlaze_GPIO2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
Exporting to file D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Tue Oct 18 10:34:00 2022] Launched design_1_lmb_bram_0_synth_1, design_1_dlmb_bram_if_cntlr_0_synth_1, design_1_clk_wiz_1_0_synth_1, design_1_rst_clk_wiz_1_100M_0_synth_1, design_1_axi_uartlite_0_0_synth_1, design_1_mdm_1_0_synth_1, design_1_dlmb_v10_0_synth_1, design_1_xbar_0_synth_1, design_1_axi_gpio_0_0_synth_1, design_1_microblaze_0_0_synth_1, design_1_ilmb_v10_0_synth_1, design_1_ilmb_bram_if_cntlr_0_synth_1, synth_1...
Run output will be captured here:
design_1_lmb_bram_0_synth_1: D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.runs/design_1_lmb_bram_0_synth_1/runme.log
design_1_dlmb_bram_if_cntlr_0_synth_1: D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.runs/design_1_dlmb_bram_if_cntlr_0_synth_1/runme.log
design_1_clk_wiz_1_0_synth_1: D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.runs/design_1_clk_wiz_1_0_synth_1/runme.log
design_1_rst_clk_wiz_1_100M_0_synth_1: D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.runs/design_1_rst_clk_wiz_1_100M_0_synth_1/runme.log
design_1_axi_uartlite_0_0_synth_1: D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.runs/design_1_axi_uartlite_0_0_synth_1/runme.log
design_1_mdm_1_0_synth_1: D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.runs/design_1_mdm_1_0_synth_1/runme.log
design_1_dlmb_v10_0_synth_1: D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.runs/design_1_dlmb_v10_0_synth_1/runme.log
design_1_xbar_0_synth_1: D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.runs/design_1_xbar_0_synth_1/runme.log
design_1_axi_gpio_0_0_synth_1: D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.runs/design_1_axi_gpio_0_0_synth_1/runme.log
design_1_microblaze_0_0_synth_1: D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.runs/design_1_microblaze_0_0_synth_1/runme.log
design_1_ilmb_v10_0_synth_1: D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.runs/design_1_ilmb_v10_0_synth_1/runme.log
design_1_ilmb_bram_if_cntlr_0_synth_1: D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.runs/design_1_ilmb_bram_if_cntlr_0_synth_1/runme.log
synth_1: D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.runs/synth_1/runme.log
[Tue Oct 18 10:34:01 2022] Launched impl_1...
Run output will be captured here: D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1551.695 ; gain = 51.262
open_bd_design {D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
set_property pfm_name {} [get_files -all {D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/design_1.bd}]
write_hw_platform -fixed -include_bit -force -file D:/verilog/MicroBlaze_GPIO2/design_microblazegpio_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/verilog/MicroBlaze_GPIO2/design_microblazegpio_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (D:/real/Vivado/2020.1/data\embeddedsw) loading 6 seconds
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/verilog/MicroBlaze_GPIO2/design_microblazegpio_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1601.820 ; gain = 0.461
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
set_property location {6 1717 115} [get_bd_cells axi_gpio_1]
set_property -dict [list CONFIG.C_GPIO_WIDTH {5}] [get_bd_cells axi_gpio_1]
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {Custom} Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_1/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_1]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE Custom [get_bd_cells /axi_gpio_1]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_rtl
INFO: [BoardRule 102-9] connect_bd_intf_net /gpio_rtl /axi_gpio_1/GPIO
WARNING: [BoardRule 102-1] Board automation did not generate location constraint for /axi_gpio_1/GPIO. Users may need to specify the location constraint manually.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_1/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
Slave segment '/axi_gpio_1/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4001_0000 [ 64K ]>.
endgroup
regenerate_bd_layout
set_property name button [get_bd_intf_ports gpio_rtl]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {8}] [get_bd_cells axi_gpio_1]
endgroup
set_property name btn [get_bd_intf_ports button]
set_property name button [get_bd_intf_ports btn]
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1615.355 ; gain = 0.000
regenerate_bd_layout
validate_bd_design -force
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1615.355 ; gain = 0.000
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
make_wrapper -files [get_files D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\verilog\MicroBlaze_GPIO2\MicroBlaze_GPIO2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
generate_target all [get_files  D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\verilog\MicroBlaze_GPIO2\MicroBlaze_GPIO2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
Exporting to file D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_1_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_gpio_1_0, cache-ID = 50bc97426ff42435; cache size = 9.746 MB.
export_ip_user_files -of_objects [get_files D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_xbar_0_synth_1 -jobs 4
[Tue Oct 18 14:14:21 2022] Launched design_1_xbar_0_synth_1...
Run output will be captured here: D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.runs/design_1_xbar_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.ip_user_files/sim_scripts -ip_user_files_dir D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.ip_user_files -ipstatic_source_dir D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.cache/compile_simlib/modelsim} {questa=D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.cache/compile_simlib/questa} {riviera=D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.cache/compile_simlib/riviera} {activehdl=D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
INFO: [Vivado 12-8217] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream/PDI before doing hardware export.
set_property pfm_name {} [get_files -all {D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/design_1.bd}]
write_hw_platform -fixed -include_bit -force -file D:/verilog/MicroBlaze_GPIO2/design_MicroBlaze_GPIO__wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/verilog/MicroBlaze_GPIO2/design_MicroBlaze_GPIO__wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/verilog/MicroBlaze_GPIO2/design_MicroBlaze_GPIO__wrapper.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 18 16:56:46 2022...
