
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000000                       # Number of seconds simulated
sim_ticks                                      196588                       # Number of ticks simulated
final_tick                                     196588                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                    846                       # Simulator instruction rate (inst/s)
host_op_rate                                     1338                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               13816278                       # Simulator tick rate (ticks/s)
host_mem_usage                                4491988                       # Number of bytes of host memory used
host_seconds                                     0.01                       # Real time elapsed on the host
sim_insts                                          12                       # Number of instructions simulated
sim_ops                                            19                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           512                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  12                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         325553950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst         325553950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst         325553950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst         325553950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst    325553950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    325553950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst    325553950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    325553950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst    325553950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    325553950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst    325553950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    325553950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3906647405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    325553950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst    325553950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst    325553950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst    325553950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    325553950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    325553950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst    325553950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst    325553950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       2604431603                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        325553950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst        325553950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst        325553950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst        325553950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    325553950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    325553950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    325553950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    325553950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst    325553950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    325553950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst    325553950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    325553950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3906647405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                          10                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        10                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                    640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                        110789                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                    10                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            2                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71            2    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            2                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                       301554                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                  489054                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                      50000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     30155.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48905.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      3255.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3255.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    25.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       4.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        1                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 10.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      11078.90                       # Average gap between requests
system.mem_ctrls.pageHitRate                    10.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                    28560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                     3795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                   28560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                39330                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                31200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy           12540                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy                 143985                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            738.384615                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime                28173                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE        81334                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT         85415                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN        28173                       # Time in different power states
system.mem_ctrls_1.actEnergy                    28560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                   35700                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                33630                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                30720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy           18810                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy                 147420                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                   756                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime                41625                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE        79968                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT         73329                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN        41625                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu0.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON         196588                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               2                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          1                       # Number of instructions committed
system.cpu0.committedOps                            1                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    1                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           1                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  3                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 1                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         2                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        1    100.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                         1                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements                0                       # number of replacements
system.cpu0.dcache.tags.tagsinuse            0.016954                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     0.016954                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.000132                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.000132                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.007812                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses                9                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses               9                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            1                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            1                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            1                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             1                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            1                       # number of overall misses
system.cpu0.dcache.overall_misses::total            1                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data       129948                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total       129948                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data       129948                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total       129948                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data       129948                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total       129948                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total            1                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data            1                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total            1                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data            1                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total            1                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total            1                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total            1                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data       129948                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total       129948                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data       129948                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total       129948                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data       129948                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total       129948                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data            1                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data            1                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data            1                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data       128282                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total       128282                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data       128282                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total       128282                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data       128282                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total       128282                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data       128282                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total       128282                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data       128282                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total       128282                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data       128282                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total       128282                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse            1.131360                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.995763                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst     0.135598                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.007779                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.001059                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.008839                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.015625                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses               42                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses              42                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst            1                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total              2                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst            1                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total               2                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst            1                       # number of overall hits
system.cpu0.icache.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.cpu0.icache.overall_hits::total              2                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst            1                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::switch_cpus0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst            1                       # number of overall misses
system.cpu0.icache.overall_misses::switch_cpus0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::total            3                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       109123                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       109123                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       109123                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       109123                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       109123                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       109123                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst            2                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst            3                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total            5                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::switch_cpus0.inst            3                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total            5                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst            3                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total            5                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.500000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.666667                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.600000                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.500000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.666667                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.600000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.500000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.666667                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.600000                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 54561.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 36374.333333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 54561.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 36374.333333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 54561.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 36374.333333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst            2                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst            2                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst            2                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       107457                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       107457                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       107457                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       107457                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       107457                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       107457                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.666667                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.666667                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.400000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.666667                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.400000                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 53728.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53728.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 53728.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53728.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 53728.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53728.500000                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu1.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON         196588                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               2                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          1                       # Number of instructions committed
system.cpu1.committedOps                            1                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    1                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           1                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  3                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 1                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         2                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        1    100.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                         1                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.tag_accesses                8                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               8                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data            1                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total            1                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total             1                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::total            1                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total            1                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data            1                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total            1                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data            1                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total            1                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total            1                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total            1                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data            1                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data            1                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data            1                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            1.165258                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.995763                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst     0.169496                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.007779                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.001324                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.009104                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.015625                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses               42                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses              42                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst            1                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total              2                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst            1                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total               2                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst            1                       # number of overall hits
system.cpu1.icache.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.cpu1.icache.overall_hits::total              2                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst            1                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::switch_cpus1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst            1                       # number of overall misses
system.cpu1.icache.overall_misses::switch_cpus1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::total            3                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       102459                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       102459                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       102459                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       102459                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       102459                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       102459                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst            2                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst            3                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total            5                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::switch_cpus1.inst            3                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total            5                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst            3                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total            5                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.500000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.666667                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.600000                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.500000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.666667                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.600000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.500000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.666667                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.600000                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 51229.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        34153                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 51229.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        34153                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 51229.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        34153                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst            2                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst            2                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst            2                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       100793                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       100793                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       100793                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       100793                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       100793                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       100793                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.666667                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.666667                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.400000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.666667                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.400000                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 50396.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50396.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 50396.500000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50396.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 50396.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50396.500000                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu2.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON         196588                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               2                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          1                       # Number of instructions committed
system.cpu2.committedOps                            1                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    1                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           1                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  3                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 1                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         2                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        1    100.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                         1                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse            0.042378                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     0.042378                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.000331                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.000331                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.007812                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses               25                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses              25                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data            2                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total             2                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data            2                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total               2                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data            2                       # number of overall hits
system.cpu2.dcache.overall_hits::total              2                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            1                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             1                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::total            1                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data       124950                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total       124950                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data       124950                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total       124950                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data       124950                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total       124950                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total            1                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total            2                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data            3                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total            3                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data            3                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total            3                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.333333                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.333333                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.333333                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.333333                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data       124950                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total       124950                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data       124950                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total       124950                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data       124950                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total       124950                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data            1                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data            1                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data            1                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data       123284                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       123284                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data       123284                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total       123284                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data       123284                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total       123284                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.333333                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.333333                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.333333                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.333333                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data       123284                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total       123284                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data       123284                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total       123284                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data       123284                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total       123284                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse            1.105937                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.995763                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst     0.110174                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.007779                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.000861                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.008640                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.015625                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses               42                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses              42                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst            1                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total              2                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst            1                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total               2                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst            1                       # number of overall hits
system.cpu2.icache.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.cpu2.icache.overall_hits::total              2                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst            1                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst            1                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::switch_cpus2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst            1                       # number of overall misses
system.cpu2.icache.overall_misses::switch_cpus2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::total            3                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       114121                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       114121                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       114121                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       114121                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       114121                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       114121                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst            2                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst            3                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total            5                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::switch_cpus2.inst            3                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total            5                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst            3                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total            5                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.500000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.666667                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.600000                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.500000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.666667                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.600000                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.500000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.666667                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.600000                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 57060.500000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 38040.333333                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 57060.500000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 38040.333333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 57060.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 38040.333333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst            2                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst            2                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst            2                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       112455                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       112455                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       112455                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       112455                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       112455                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       112455                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.666667                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.666667                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.400000                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.666667                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.400000                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 56227.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 56227.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 56227.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 56227.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 56227.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 56227.500000                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu3.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON         196588                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               2                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          1                       # Number of instructions committed
system.cpu3.committedOps                            1                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    1                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           1                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  3                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 1                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         2                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        1    100.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                         1                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                8                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               8                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total            1                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data            1                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total             1                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data            1                       # number of overall misses
system.cpu3.dcache.overall_misses::total            1                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total            1                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data            1                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total            1                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data            1                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total            1                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total            1                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total            1                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data            1                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data            1                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data            1                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse            1.063564                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     0.995763                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst     0.067801                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.007779                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.000530                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.008309                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.015625                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses               42                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses              42                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst            1                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total              2                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst            1                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total               2                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst            1                       # number of overall hits
system.cpu3.icache.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.cpu3.icache.overall_hits::total              2                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst            1                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst            1                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::switch_cpus3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst            1                       # number of overall misses
system.cpu3.icache.overall_misses::switch_cpus3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::total            3                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       122451                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       122451                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       122451                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       122451                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       122451                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       122451                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst            2                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst            3                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total            5                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::switch_cpus3.inst            3                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total            5                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst            3                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total            5                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.500000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.666667                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.600000                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.500000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.666667                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.600000                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.500000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.666667                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.600000                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 61225.500000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total        40817                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 61225.500000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total        40817                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 61225.500000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total        40817                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst            2                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst            2                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst            2                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       120785                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       120785                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       120785                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       120785                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       120785                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       120785                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.666667                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.666667                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.400000                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.666667                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.400000                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 60392.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 60392.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 60392.500000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 60392.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 60392.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 60392.500000                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                     5.161713                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu0.inst         0.995763                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.995763                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.995763                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.995763                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst     0.226813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data     0.109818                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     0.262421                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data     0.074211                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst     0.201380                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data     0.135252                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst     0.160685                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data     0.008083                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu0.inst        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.000315                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.000732                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                       140                       # Number of tag accesses
system.l2.tags.data_accesses                      140                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.l2.ReadCleanReq_misses::cpu0.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu1.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu2.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu3.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               12                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               4                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::total                     16                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst                 1                       # number of overall misses
system.l2.overall_misses::cpu1.inst                 1                       # number of overall misses
system.l2.overall_misses::cpu2.inst                 1                       # number of overall misses
system.l2.overall_misses::cpu3.inst                 1                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst            2                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data            1                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst            2                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data            1                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst            2                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data            1                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst            2                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data            1                       # number of overall misses
system.l2.overall_misses::total                    16                       # number of overall misses
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst       104125                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst        98294                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst       108290                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.inst       115787                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       426496                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data       123284                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data       129115                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data       119119                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus3.data       144942                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total       516460                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       104125                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data       123284                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst        98294                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data       129115                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       108290                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data       119119                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       115787                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data       144942                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total           942956                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       104125                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data       123284                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst        98294                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data       129115                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       108290                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data       119119                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       115787                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data       144942                       # number of overall miss cycles
system.l2.overall_miss_latency::total          942956                       # number of overall miss cycles
system.l2.ReadCleanReq_accesses::cpu0.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu1.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu2.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu3.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             12                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total             4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                   16                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                  16                       # number of overall (read+write) accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu2.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu3.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 52062.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst        49147                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst        54145                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.inst 57893.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 35541.333333                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data       123284                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data       129115                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data       119119                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus3.data       144942                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total       129115                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 52062.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data       123284                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst        49147                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data       129115                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst        54145                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data       119119                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 57893.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data       144942                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 58934.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 52062.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data       123284                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst        49147                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data       129115                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst        54145                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data       119119                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 57893.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data       144942                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 58934.750000                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus3.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            4                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                12                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total               12                       # number of overall MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst        87026                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst        80859                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst        91193                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.inst        98360                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       357438                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data       105861                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data       112028                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data       101694                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus3.data       127527                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total       447110                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst        87026                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data       105861                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst        80859                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data       112028                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst        91193                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data       101694                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst        98360                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data       127527                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total       804548                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst        87026                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data       105861                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst        80859                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data       112028                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst        91193                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data       101694                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst        98360                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data       127527                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total       804548                       # number of overall MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.750000                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.750000                       # mshr miss rate for overall accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst        43513                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 40429.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 45596.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.inst        49180                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 44679.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data       105861                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data       112028                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data       101694                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.data       127527                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 111777.500000                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        43513                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data       105861                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 40429.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data       112028                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 45596.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data       101694                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst        49180                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data       127527                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67045.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        43513                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data       105861                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 40429.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data       112028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 45596.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data       101694                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst        49180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data       127527                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67045.666667                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests            14                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 12                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            14                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port           26                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total           26                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     26                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                     768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                14                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      14    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  14                       # Request fanout histogram
system.membus.reqLayer8.occupancy               11184                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               5.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy              42848                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             21.8                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus0.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::ON       196588                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles                     236                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.committedInsts                  2                       # Number of instructions committed
system.switch_cpus0.committedOps                    4                       # Number of ops (including micro ops) committed
system.switch_cpus0.discardedOps                    0                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus0.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus0.cpi                    118.000000                       # CPI: cycles per instruction
system.switch_cpus0.ipc                      0.008475                       # IPC: instructions per cycle
system.switch_cpus0.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.op_class_0::IntAlu              3     75.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::IntMult             0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::IntDiv              0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatAdd            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatCmp            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatCvt            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMult            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatDiv            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMisc            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatSqrt            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAdd             0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAddAcc            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAlu             0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdCmp             0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdCvt             0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMisc            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMult            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMultAcc            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdShift            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdShiftAcc            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdSqrt            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatAdd            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatAlu            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatCmp            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatCvt            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatDiv            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMisc            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMult            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatSqrt            0      0.00%     75.00% # Class of committed instruction
system.switch_cpus0.op_class_0::MemRead             1     25.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::MemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::total               4                       # Class of committed instruction
system.switch_cpus0.tickCycles                     23                       # Number of cycles that the object actually ticked
system.switch_cpus0.idleCycles                    213                       # Total number of cycles that the object has spent stopped
system.switch_cpus1.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::ON       196588                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles                     205                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.committedInsts                  0                       # Number of instructions committed
system.switch_cpus1.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus1.discardedOps                    0                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus1.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus1.cpi                           inf                       # CPI: cycles per instruction
system.switch_cpus1.ipc                      0.000000                       # IPC: instructions per cycle
system.switch_cpus1.op_class_0::No_OpClass            0                       # Class of committed instruction
system.switch_cpus1.op_class_0::IntAlu              0                       # Class of committed instruction
system.switch_cpus1.op_class_0::IntMult             0                       # Class of committed instruction
system.switch_cpus1.op_class_0::IntDiv              0                       # Class of committed instruction
system.switch_cpus1.op_class_0::FloatAdd            0                       # Class of committed instruction
system.switch_cpus1.op_class_0::FloatCmp            0                       # Class of committed instruction
system.switch_cpus1.op_class_0::FloatCvt            0                       # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMult            0                       # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.switch_cpus1.op_class_0::FloatDiv            0                       # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMisc            0                       # Class of committed instruction
system.switch_cpus1.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAdd             0                       # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAlu             0                       # Class of committed instruction
system.switch_cpus1.op_class_0::SimdCmp             0                       # Class of committed instruction
system.switch_cpus1.op_class_0::SimdCvt             0                       # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMisc            0                       # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMult            0                       # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.switch_cpus1.op_class_0::SimdShift            0                       # Class of committed instruction
system.switch_cpus1.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.switch_cpus1.op_class_0::SimdSqrt            0                       # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.switch_cpus1.op_class_0::MemRead             0                       # Class of committed instruction
system.switch_cpus1.op_class_0::MemWrite            0                       # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.switch_cpus1.op_class_0::IprAccess            0                       # Class of committed instruction
system.switch_cpus1.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.switch_cpus1.op_class_0::total               0                       # Class of committed instruction
system.switch_cpus1.tickCycles                     21                       # Number of cycles that the object actually ticked
system.switch_cpus1.idleCycles                    184                       # Total number of cycles that the object has spent stopped
system.switch_cpus2.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::ON       196588                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles                     236                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.committedInsts                  6                       # Number of instructions committed
system.switch_cpus2.committedOps                   11                       # Number of ops (including micro ops) committed
system.switch_cpus2.discardedOps                    0                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus2.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus2.cpi                     39.333333                       # CPI: cycles per instruction
system.switch_cpus2.ipc                      0.025424                       # IPC: instructions per cycle
system.switch_cpus2.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.op_class_0::IntAlu              8     72.73%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::IntMult             0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::IntDiv              0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatAdd            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatCmp            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatCvt            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMult            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMultAcc            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatDiv            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMisc            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatSqrt            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAdd             0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAddAcc            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAlu             0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdCmp             0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdCvt             0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMisc            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMult            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMultAcc            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdShift            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdShiftAcc            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdSqrt            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatAdd            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatAlu            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatCmp            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatCvt            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatDiv            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMisc            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMult            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMultAcc            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatSqrt            0      0.00%     72.73% # Class of committed instruction
system.switch_cpus2.op_class_0::MemRead             1      9.09%     81.82% # Class of committed instruction
system.switch_cpus2.op_class_0::MemWrite            2     18.18%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::total              11                       # Class of committed instruction
system.switch_cpus2.tickCycles                     29                       # Number of cycles that the object actually ticked
system.switch_cpus2.idleCycles                    207                       # Total number of cycles that the object has spent stopped
system.switch_cpus3.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::ON       196588                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles                     229                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.committedInsts                  0                       # Number of instructions committed
system.switch_cpus3.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus3.discardedOps                    0                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus3.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus3.cpi                           inf                       # CPI: cycles per instruction
system.switch_cpus3.ipc                      0.000000                       # IPC: instructions per cycle
system.switch_cpus3.op_class_0::No_OpClass            0                       # Class of committed instruction
system.switch_cpus3.op_class_0::IntAlu              0                       # Class of committed instruction
system.switch_cpus3.op_class_0::IntMult             0                       # Class of committed instruction
system.switch_cpus3.op_class_0::IntDiv              0                       # Class of committed instruction
system.switch_cpus3.op_class_0::FloatAdd            0                       # Class of committed instruction
system.switch_cpus3.op_class_0::FloatCmp            0                       # Class of committed instruction
system.switch_cpus3.op_class_0::FloatCvt            0                       # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMult            0                       # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.switch_cpus3.op_class_0::FloatDiv            0                       # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMisc            0                       # Class of committed instruction
system.switch_cpus3.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAdd             0                       # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAlu             0                       # Class of committed instruction
system.switch_cpus3.op_class_0::SimdCmp             0                       # Class of committed instruction
system.switch_cpus3.op_class_0::SimdCvt             0                       # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMisc            0                       # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMult            0                       # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.switch_cpus3.op_class_0::SimdShift            0                       # Class of committed instruction
system.switch_cpus3.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.switch_cpus3.op_class_0::SimdSqrt            0                       # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.switch_cpus3.op_class_0::MemRead             0                       # Class of committed instruction
system.switch_cpus3.op_class_0::MemWrite            0                       # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.switch_cpus3.op_class_0::IprAccess            0                       # Class of committed instruction
system.switch_cpus3.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.switch_cpus3.op_class_0::total               0                       # Class of committed instruction
system.switch_cpus3.tickCycles                     21                       # Number of cycles that the object actually ticked
system.switch_cpus3.idleCycles                    208                       # Total number of cycles that the object has spent stopped
system.tol2bus.snoop_filter.tot_requests           16                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED       196588                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp                10                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            12                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq            4                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side            5                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side            2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side            5                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side            1                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side            5                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side            2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side            5                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side            1                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                    26                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                    640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples               16                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                     16    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                 16                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy               9996                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              2499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy              2499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy              2499                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy              2499                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy              2499                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy             2499                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.429824                       # Number of seconds simulated
sim_ticks                                429824475577                       # Number of ticks simulated
final_tick                               429824672165                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  83965                       # Simulator instruction rate (inst/s)
host_op_rate                                   140643                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              222680836                       # Simulator tick rate (ticks/s)
host_mem_usage                                4650460                       # Number of bytes of host memory used
host_seconds                                  1930.23                       # Real time elapsed on the host
sim_insts                                   162071014                       # Number of instructions simulated
sim_ops                                     271472293                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus0.inst        62976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        23168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        62976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        23168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       478528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data      3705600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        62976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        23168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4442560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        62976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        62976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       478528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        62976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        667456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2553536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2553536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          984                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          362                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          984                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data          362                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         7477                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        57900                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          984                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          362                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               69415                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         39899                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              39899                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       146516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data        53901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       146516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data        53901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      1113310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data      8621194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       146516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data        53901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              10335754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       146516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       146516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      1113310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       146516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1552857                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         5940881                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5940881                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         5940881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       146516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data        53901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       146516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data        53901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      1113310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data      8621194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       146516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data        53901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             16276635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       69413                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      39899                       # Number of write requests accepted
system.mem_ctrls.readBursts                     69413                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    39899                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                4440448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2551552                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4442432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2553536                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     31                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2370                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  429824467247                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 69413                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                39899                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   63142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     903                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25434                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    274.922702                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   162.545138                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   305.255752                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        10510     41.32%     41.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6381     25.09%     66.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2043      8.03%     74.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1434      5.64%     80.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1019      4.01%     84.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          810      3.18%     87.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          689      2.71%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          468      1.84%     91.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2080      8.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25434                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2337                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.680787                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.505820                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    255.841053                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          2332     99.79%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            3      0.13%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2337                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2337                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.059478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.030582                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.991128                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1070     45.79%     45.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               67      2.87%     48.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1193     51.05%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.26%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2337                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3636591014                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              4937503514                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  346910000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     52414.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                71164.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        10.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         5.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     10.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.82                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    50513                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   33309                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.48                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    3932088.58                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 93012780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 49437465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               252106260                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              108471600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         6244127760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2313412260                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            357795360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     14485359840                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      9195447360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      89670252525                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           122771506020                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            285.631592                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         423815171674                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    683527234                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2656058000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 368102427149                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  23946659361                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2669419569                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  31766384264                       # Time in different power states
system.mem_ctrls_1.actEnergy                 88607400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 47092155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               243352620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               99639360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         6169756320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2235665400                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            363893280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     14231627760                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      9142960320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      89866589115                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           122491120020                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            284.979261                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         423969900162                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    705754680                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2624472000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 368950398956                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  23810018564                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2524288519                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  31209542858                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu0.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu0.workload.num_syscalls                  34                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON   429824475577                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements              344                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          127.994129                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              13371                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              472                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            28.328390                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         61607847                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   127.994129                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.999954                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999954                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           112439                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          112439                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data         8007                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           8007                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data         5364                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          5364                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        13371                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           13371                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        13371                       # number of overall hits
system.cpu0.dcache.overall_hits::total          13371                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          273                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          273                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          352                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          352                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          625                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           625                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          625                       # number of overall misses
system.cpu0.dcache.overall_misses::total          625                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data     22316070                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     22316070                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     36167194                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     36167194                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data     58483264                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     58483264                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data     58483264                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     58483264                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data         8280                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         8280                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data         5716                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         5716                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        13996                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        13996                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        13996                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        13996                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.032971                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032971                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.061582                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.061582                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.044656                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.044656                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.044656                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.044656                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 81743.846154                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 81743.846154                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 102747.710227                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 102747.710227                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 93573.222400                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 93573.222400                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 93573.222400                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 93573.222400                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks          233                       # number of writebacks
system.cpu0.dcache.writebacks::total              233                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data           26                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          128                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          128                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          154                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          154                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          154                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          154                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          247                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          247                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          224                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          224                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          471                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          471                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          471                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          471                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     19316437                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     19316437                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     23982903                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     23982903                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     43299340                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     43299340                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     43299340                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     43299340                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.029831                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.029831                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.039188                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039188                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.033652                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.033652                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.033652                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.033652                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 78204.198381                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 78204.198381                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 107066.531250                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 107066.531250                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 91930.658174                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91930.658174                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 91930.658174                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91930.658174                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements             2069                       # number of replacements
system.cpu0.icache.tags.tagsinuse          127.996942                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              12921                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2197                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.881202                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle         31980536                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.000077                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   127.996866                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999976                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           123099                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          123099                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        12919                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          12919                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        12919                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           12919                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        12919                       # number of overall hits
system.cpu0.icache.overall_hits::total          12919                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2194                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2194                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2194                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2194                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2194                       # number of overall misses
system.cpu0.icache.overall_misses::total         2194                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    133145054                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    133145054                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    133145054                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    133145054                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    133145054                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    133145054                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        15113                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        15113                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        15113                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        15113                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        15113                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        15113                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.145173                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.145173                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.145173                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.145173                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.145173                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.145173                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 60685.986326                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 60685.986326                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 60685.986326                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 60685.986326                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 60685.986326                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 60685.986326                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks         2069                       # number of writebacks
system.cpu0.icache.writebacks::total             2069                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         2194                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         2194                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         2194                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         2194                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         2194                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         2194                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    129488184                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    129488184                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    129488184                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    129488184                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    129488184                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    129488184                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.145173                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.145173                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.145173                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.145173                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.145173                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.145173                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 59019.226983                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 59019.226983                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 59019.226983                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 59019.226983                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 59019.226983                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 59019.226983                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu1.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu1.workload.num_syscalls                  34                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON   429824475577                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements              344                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          127.994199                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              13374                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              472                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            28.334746                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle         60568263                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   127.994199                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.999955                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999955                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           112440                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          112440                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data         8008                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           8008                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         5366                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          5366                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        13374                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           13374                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        13374                       # number of overall hits
system.cpu1.dcache.overall_hits::total          13374                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data          272                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          272                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          350                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          350                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data          622                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           622                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data          622                       # number of overall misses
system.cpu1.dcache.overall_misses::total          622                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data     21939554                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     21939554                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     36285480                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     36285480                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data     58225034                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     58225034                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data     58225034                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     58225034                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data         8280                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         8280                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data         5716                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         5716                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        13996                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        13996                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        13996                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        13996                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.032850                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.032850                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.061232                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.061232                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.044441                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.044441                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.044441                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.044441                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 80660.125000                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 80660.125000                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 103672.800000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 103672.800000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 93609.379421                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93609.379421                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 93609.379421                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93609.379421                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks          233                       # number of writebacks
system.cpu1.dcache.writebacks::total              233                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data           25                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          126                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          126                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data          151                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          151                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data          151                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          151                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          247                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          247                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          224                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          224                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          471                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          471                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          471                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          471                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     19007394                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     19007394                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     23969575                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     23969575                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     42976969                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     42976969                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     42976969                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     42976969                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.029831                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029831                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.039188                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.039188                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.033652                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.033652                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.033652                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.033652                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 76953.012146                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 76953.012146                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 107007.031250                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 107007.031250                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 91246.218684                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91246.218684                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 91246.218684                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91246.218684                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements             2067                       # number of replacements
system.cpu1.icache.tags.tagsinuse          127.996961                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              12919                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2195                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             5.885649                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle         31757292                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.000076                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   127.996885                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999976                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           123065                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          123065                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        12917                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          12917                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        12917                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           12917                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        12917                       # number of overall hits
system.cpu1.icache.overall_hits::total          12917                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2192                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2192                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2192                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2192                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2192                       # number of overall misses
system.cpu1.icache.overall_misses::total         2192                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    133245014                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    133245014                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    133245014                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    133245014                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    133245014                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    133245014                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        15109                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        15109                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        15109                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        15109                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        15109                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        15109                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.145079                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.145079                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.145079                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.145079                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.145079                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.145079                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 60786.958942                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60786.958942                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 60786.958942                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60786.958942                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 60786.958942                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60786.958942                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks         2067                       # number of writebacks
system.cpu1.icache.writebacks::total             2067                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         2192                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2192                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         2192                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2192                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         2192                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2192                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    129591476                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    129591476                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    129591476                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    129591476                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    129591476                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    129591476                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.145079                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.145079                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.145079                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.145079                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.145079                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.145079                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 59120.198905                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59120.198905                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 59120.198905                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59120.198905                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 59120.198905                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59120.198905                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu2.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu2.workload.num_syscalls                 164                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON   429824475577                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements          1824712                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          127.994184                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           54111915                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1824840                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            29.652964                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle         60758187                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   127.994184                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.999955                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999955                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        450089103                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       450089103                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     38158138                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       38158138                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     15953775                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      15953775                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     54111913                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        54111913                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     54111913                       # number of overall hits
system.cpu2.dcache.overall_hits::total       54111913                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      1671948                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1671948                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       249172                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       249172                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      1921120                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1921120                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      1921120                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1921120                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  37700922763                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  37700922763                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data  12986148462                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  12986148462                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  50687071225                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  50687071225                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  50687071225                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  50687071225                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     39830086                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     39830086                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     16202947                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     16202947                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     56033033                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     56033033                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     56033033                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     56033033                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.041977                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.041977                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.015378                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.015378                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.034285                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.034285                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.034285                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.034285                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 22549.100069                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 22549.100069                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 52117.206034                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 52117.206034                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 26384.125523                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 26384.125523                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 26384.125523                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 26384.125523                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks      1763681                       # number of writebacks
system.cpu2.dcache.writebacks::total          1763681                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6443                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6443                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data        89838                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        89838                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        96281                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        96281                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        96281                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        96281                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data      1665505                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1665505                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data       159334                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       159334                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      1824839                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1824839                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      1824839                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1824839                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  34736976316                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  34736976316                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data   8888734750                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   8888734750                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  43625711066                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  43625711066                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  43625711066                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  43625711066                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.041815                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.041815                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.009834                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.009834                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.032567                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.032567                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.032567                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.032567                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20856.722925                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20856.722925                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 55786.804762                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 55786.804762                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 23906.608236                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 23906.608236                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 23906.608236                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 23906.608236                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements          2638069                       # number of replacements
system.cpu2.icache.tags.tagsinuse          127.996947                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           57311153                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          2638197                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            21.723606                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle         31743964                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.000076                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   127.996871                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.000001                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999976                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        482232963                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       482232963                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     57311151                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       57311151                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     57311151                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        57311151                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     57311151                       # number of overall hits
system.cpu2.icache.overall_hits::total       57311151                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      2638195                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      2638195                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      2638195                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       2638195                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      2638195                       # number of overall misses
system.cpu2.icache.overall_misses::total      2638195                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst  57934970905                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  57934970905                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst  57934970905                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  57934970905                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst  57934970905                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  57934970905                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     59949346                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     59949346                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     59949346                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     59949346                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     59949346                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     59949346                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.044007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.044007                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.044007                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.044007                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.044007                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.044007                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 21960.079109                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 21960.079109                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 21960.079109                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 21960.079109                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 21960.079109                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 21960.079109                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks      2638069                       # number of writebacks
system.cpu2.icache.writebacks::total          2638069                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst      2638195                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      2638195                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst      2638195                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      2638195                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst      2638195                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      2638195                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  53539738035                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  53539738035                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  53539738035                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  53539738035                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  53539738035                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  53539738035                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.044007                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.044007                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.044007                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.044007                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.044007                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.044007                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 20294.079109                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 20294.079109                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 20294.079109                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 20294.079109                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 20294.079109                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 20294.079109                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu3.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu3.workload.num_syscalls                  34                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON   429824475577                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements              344                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          127.994215                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              13374                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              472                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            28.334746                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle         60359180                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   127.994215                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.999955                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999955                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           112456                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          112456                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data         8010                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           8010                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         5364                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          5364                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        13374                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           13374                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        13374                       # number of overall hits
system.cpu3.dcache.overall_hits::total          13374                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          272                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          272                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          352                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          352                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          624                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           624                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          624                       # number of overall misses
system.cpu3.dcache.overall_misses::total          624                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data     22101156                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     22101156                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     35734867                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     35734867                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data     57836023                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     57836023                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data     57836023                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     57836023                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data         8282                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         8282                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         5716                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         5716                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        13998                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        13998                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        13998                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        13998                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.032842                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.032842                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.061582                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.061582                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.044578                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.044578                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.044578                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.044578                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 81254.250000                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 81254.250000                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 101519.508523                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 101519.508523                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 92685.934295                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 92685.934295                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 92685.934295                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 92685.934295                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks          233                       # number of writebacks
system.cpu3.dcache.writebacks::total              233                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data           25                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          128                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          128                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data          153                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          153                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data          153                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          153                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          247                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          247                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          224                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          224                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          471                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          471                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          471                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          471                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     19182324                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     19182324                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     23548077                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     23548077                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     42730401                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     42730401                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     42730401                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     42730401                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.029824                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.029824                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.039188                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.039188                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.033648                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.033648                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.033648                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.033648                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 77661.230769                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 77661.230769                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 105125.343750                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 105125.343750                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 90722.719745                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 90722.719745                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 90722.719745                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 90722.719745                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements             2067                       # number of replacements
system.cpu3.icache.tags.tagsinuse          127.996962                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              12915                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2195                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             5.883827                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle         31508225                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     0.000075                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   127.996887                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.000001                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999976                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           123033                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          123033                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        12913                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          12913                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        12913                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           12913                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        12913                       # number of overall hits
system.cpu3.icache.overall_hits::total          12913                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         2192                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2192                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         2192                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2192                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         2192                       # number of overall misses
system.cpu3.icache.overall_misses::total         2192                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    131893055                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    131893055                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    131893055                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    131893055                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    131893055                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    131893055                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        15105                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        15105                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        15105                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        15105                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        15105                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        15105                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.145118                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.145118                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.145118                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.145118                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.145118                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.145118                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 60170.189325                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 60170.189325                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 60170.189325                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 60170.189325                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 60170.189325                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 60170.189325                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks         2067                       # number of writebacks
system.cpu3.icache.writebacks::total             2067                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         2192                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2192                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         2192                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2192                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         2192                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2192                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    128239517                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    128239517                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    128239517                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    128239517                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    128239517                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    128239517                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.145118                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.145118                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.145118                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.145118                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.145118                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.145118                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 58503.429288                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 58503.429288                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 58503.429288                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 58503.429288                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 58503.429288                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 58503.429288                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     53155                       # number of replacements
system.l2.tags.tagsinuse                 13987.172357                       # Cycle average of tags in use
system.l2.tags.total_refs                     8871517                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     69539                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    127.576137                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              220547393000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       31.078626                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.167319                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.291227                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.378908                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.378615                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   398.301600                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   145.676216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   383.779744                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   139.842798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  1711.968488                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data 10653.355505                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   383.214947                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   138.738365                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001897                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.024310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.008891                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.023424                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.008535                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.104490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.650229                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.023390                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.008468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.853709                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          292                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          529                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15409                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  71597847                       # Number of tag accesses
system.l2.tags.data_accesses                 71597847                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1764380                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1764380                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      2644272                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2644272                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus0.data           10                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           10                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       115170                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           10                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                115200                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         1211                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         1209                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst      2630718                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         1209                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2634347                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data           99                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data           99                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data      1651769                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data           99                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1652066                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         1211                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          109                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1209                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          109                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst      2630718                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      1766939                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         1209                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          109                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4401613                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         1211                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          109                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1209                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          109                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst      2630718                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      1766939                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         1209                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          109                       # number of overall hits
system.l2.overall_hits::total                 4401613                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus0.data          214                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          214                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        44169                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          214                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               44811                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst          983                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          983                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         7476                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          983                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            10425                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data          148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data        13731                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14175                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst          983                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          362                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          983                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          362                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         7476                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        57900                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          983                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          362                       # number of demand (read+write) misses
system.l2.demand_misses::total                  69411                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst          983                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          362                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          983                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          362                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         7476                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        57900                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          983                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          362                       # number of overall misses
system.l2.overall_misses::total                 69411                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus0.data     23226539                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     23210712                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data   6468938056                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     22787548                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6538162855                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst    102312392                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst    102386529                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst    920216766                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.inst    101034570                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1225950257                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data     16931558                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data     16497565                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data   1666629748                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus3.data     16658334                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1716717205                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    102312392                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     40158097                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    102386529                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     39708277                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    920216766                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   8135567804                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    101034570                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     39445882                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9480830317                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    102312392                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     40158097                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    102386529                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     39708277                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    920216766                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   8135567804                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    101034570                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     39445882                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9480830317                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1764380                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1764380                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      2644272                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2644272                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          224                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          224                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       159339                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          224                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            160011                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         2194                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         2192                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst      2638194                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         2192                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2644772                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data          247                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data          247                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data      1665500                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data          247                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1666241                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         2194                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          471                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2192                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          471                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst      2638194                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      1824839                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         2192                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          471                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4471024                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         2194                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          471                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2192                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          471                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst      2638194                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      1824839                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         2192                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          471                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4471024                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.955357                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.955357                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.277201                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.955357                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.280049                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.448040                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.448449                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.002834                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.448449                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003942                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.599190                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.599190                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.008244                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.599190                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.008507                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.448040                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.768577                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.448449                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.768577                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.002834                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.031729                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.448449                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.768577                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.015525                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.448040                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.768577                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.448449                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.768577                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.002834                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.031729                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.448449                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.768577                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.015525                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 108535.228972                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 108461.271028                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 146458.784577                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 106483.869159                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 145905.310192                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 104081.782299                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 104157.201424                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 123089.455056                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.inst 102781.861648                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 117597.146954                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data 114402.418919                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data 111470.033784                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data 121377.157381                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus3.data 112556.310811                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 121108.797531                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 104081.782299                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 110933.969613                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 104157.201424                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 109691.372928                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 123089.455056                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 140510.670190                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 102781.861648                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 108966.524862                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 136589.738183                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 104081.782299                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 110933.969613                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 104157.201424                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 109691.372928                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 123089.455056                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 140510.670190                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 102781.861648                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 108966.524862                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 136589.738183                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                39899                       # number of writebacks
system.l2.writebacks::total                     39899                       # number of writebacks
system.l2.ReadExReq_mshr_misses::switch_cpus0.data          214                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          214                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data        44169                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          214                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          44811                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst          983                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst          983                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst         7476                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.inst          983                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        10425                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data          148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data          148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data        13731                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus3.data          148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14175                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst          983                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          362                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst          983                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          362                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         7476                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        57900                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          983                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          362                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             69411                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst          983                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          362                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst          983                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          362                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         7476                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        57900                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          983                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          362                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            69411                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data     19572999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     19553193                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data   5713487644                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     19130281                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5771744117                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst     85497024                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst     85574208                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst    792411105                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.inst     84227166                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1047709503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data     14407065                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data     13974163                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data   1431677027                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus3.data     14136322                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1474194577                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     85497024                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     33980064                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     85574208                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     33527356                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    792411105                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   7145164671                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     84227166                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     33266603                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8293648197                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     85497024                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     33980064                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     85574208                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     33527356                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    792411105                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   7145164671                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     84227166                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     33266603                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8293648197                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.955357                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.955357                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.277201                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.955357                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.280049                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst     0.448040                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst     0.448449                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst     0.002834                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.inst     0.448449                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003942                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.599190                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.599190                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.008244                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus3.data     0.599190                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.008507                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.448040                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.768577                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.448449                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.768577                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.002834                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.031729                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.448449                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.768577                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.015525                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.448040                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.768577                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.448449                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.768577                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.002834                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.031729                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.448449                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.768577                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.015525                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 91462.612150                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 91370.060748                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 129355.150535                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 89393.836449                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 128801.948562                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 86975.609359                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 87054.128179                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 105993.994783                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.inst 85683.790437                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 100499.712518                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 97345.033784                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 94420.020270                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 104266.042313                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.data 95515.689189                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103999.617425                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 86975.609359                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93867.580110                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 87054.128179                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 92617.005525                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 105993.994783                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 123405.262021                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 85683.790437                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 91896.693370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 119486.078532                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 86975.609359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93867.580110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 87054.128179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 92617.005525                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 105993.994783                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 123405.262021                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 85683.790437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 91896.693370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 119486.078532                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        121688                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        52275                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              24604                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        39899                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12376                       # Transaction distribution
system.membus.trans_dist::ReadExReq             44811                       # Transaction distribution
system.membus.trans_dist::ReadExResp            44811                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         24602                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       191103                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       191103                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 191103                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6996096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6996096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6996096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             69413                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   69413    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               69413                       # Request fanout histogram
system.membus.reqLayer8.occupancy           345156283                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          369191609                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups             59                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted           59                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect           34                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups           47                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups           47                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses           47                       # Number of indirect misses.
system.switch_cpus0.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::ON 429824475577                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles                  269403                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.committedInsts              34525                       # Number of instructions committed
system.switch_cpus0.committedOps                69807                       # Number of ops (including micro ops) committed
system.switch_cpus0.discardedOps                17222                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus0.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus0.cpi                      7.803128                       # CPI: cycles per instruction
system.switch_cpus0.ipc                      0.128154                       # IPC: instructions per cycle
system.switch_cpus0.op_class_0::No_OpClass          449      0.64%      0.64% # Class of committed instruction
system.switch_cpus0.op_class_0::IntAlu          56107     80.37%     81.02% # Class of committed instruction
system.switch_cpus0.op_class_0::IntMult            58      0.08%     81.10% # Class of committed instruction
system.switch_cpus0.op_class_0::IntDiv             21      0.03%     81.13% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatAdd          820      1.17%     82.31% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatCmp            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatCvt            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMult            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMultAcc            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatDiv            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMisc            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatSqrt            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAdd             0      0.00%     82.31% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAddAcc            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAlu             0      0.00%     82.31% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdCmp             0      0.00%     82.31% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdCvt             0      0.00%     82.31% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMisc            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMult            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMultAcc            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdShift            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdShiftAcc            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdSqrt            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatAdd            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatAlu            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatCmp            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatCvt            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatDiv            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMisc            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMult            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMultAcc            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatSqrt            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus0.op_class_0::MemRead          6443      9.23%     91.54% # Class of committed instruction
system.switch_cpus0.op_class_0::MemWrite         5707      8.18%     99.71% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMemRead          202      0.29%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::total           69807                       # Class of committed instruction
system.switch_cpus0.tickCycles                 114401                       # Number of cycles that the object actually ticked
system.switch_cpus0.idleCycles                 155002                       # Total number of cycles that the object has spent stopped
system.switch_cpus1.branchPred.lookups             59                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted           59                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect           34                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups           47                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups           47                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses           47                       # Number of indirect misses.
system.switch_cpus1.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::ON 429824475577                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles                  269331                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.committedInsts              34527                       # Number of instructions committed
system.switch_cpus1.committedOps                69811                       # Number of ops (including micro ops) committed
system.switch_cpus1.discardedOps                17219                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus1.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus1.cpi                      7.800591                       # CPI: cycles per instruction
system.switch_cpus1.ipc                      0.128195                       # IPC: instructions per cycle
system.switch_cpus1.op_class_0::No_OpClass          449      0.64%      0.64% # Class of committed instruction
system.switch_cpus1.op_class_0::IntAlu          56110     80.37%     81.02% # Class of committed instruction
system.switch_cpus1.op_class_0::IntMult            58      0.08%     81.10% # Class of committed instruction
system.switch_cpus1.op_class_0::IntDiv             21      0.03%     81.13% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatAdd          820      1.17%     82.31% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatCmp            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatCvt            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMult            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMultAcc            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatDiv            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMisc            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatSqrt            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAdd             0      0.00%     82.31% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAddAcc            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAlu             0      0.00%     82.31% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdCmp             0      0.00%     82.31% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdCvt             0      0.00%     82.31% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMisc            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMult            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMultAcc            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdShift            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdShiftAcc            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdSqrt            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatAdd            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatAlu            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatCmp            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatCvt            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatDiv            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMisc            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMult            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMultAcc            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatSqrt            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus1.op_class_0::MemRead          6444      9.23%     91.54% # Class of committed instruction
system.switch_cpus1.op_class_0::MemWrite         5707      8.17%     99.71% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMemRead          202      0.29%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::total           69811                       # Class of committed instruction
system.switch_cpus1.tickCycles                 114394                       # Number of cycles that the object actually ticked
system.switch_cpus1.idleCycles                 154937                       # Total number of cycles that the object has spent stopped
system.switch_cpus2.branchPred.lookups            354                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted          354                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect          163                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups          326                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups          326                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits           76                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          250                       # Number of indirect misses.
system.switch_cpus2.branchPredindirectMispredicted          139                       # Number of mispredicted indirect branches.
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::ON 429824475577                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles               515995769                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.committedInsts          161967423                       # Number of instructions committed
system.switch_cpus2.committedOps            271262845                       # Number of ops (including micro ops) committed
system.switch_cpus2.discardedOps             65428050                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus2.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus2.cpi                      3.185800                       # CPI: cycles per instruction
system.switch_cpus2.ipc                      0.313893                       # IPC: instructions per cycle
system.switch_cpus2.op_class_0::No_OpClass       881314      0.32%      0.32% # Class of committed instruction
system.switch_cpus2.op_class_0::IntAlu      205458586     75.74%     76.07% # Class of committed instruction
system.switch_cpus2.op_class_0::IntMult        305556      0.11%     76.18% # Class of committed instruction
system.switch_cpus2.op_class_0::IntDiv         122126      0.05%     76.22% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatAdd     14192313      5.23%     81.46% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatCmp            0      0.00%     81.46% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatCvt            0      0.00%     81.46% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMult            0      0.00%     81.46% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMultAcc            0      0.00%     81.46% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatDiv          650      0.00%     81.46% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMisc            0      0.00%     81.46% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatSqrt            0      0.00%     81.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAdd             0      0.00%     81.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAddAcc            0      0.00%     81.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAlu             0      0.00%     81.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdCmp             0      0.00%     81.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdCvt             0      0.00%     81.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMisc            0      0.00%     81.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMult            0      0.00%     81.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMultAcc            0      0.00%     81.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdShift            0      0.00%     81.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdShiftAcc            0      0.00%     81.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdSqrt            0      0.00%     81.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatAdd            0      0.00%     81.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatAlu            0      0.00%     81.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatCmp            0      0.00%     81.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatCvt            0      0.00%     81.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatDiv            0      0.00%     81.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMisc            0      0.00%     81.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMult            0      0.00%     81.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMultAcc            0      0.00%     81.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatSqrt            0      0.00%     81.46% # Class of committed instruction
system.switch_cpus2.op_class_0::MemRead      25351679      9.35%     90.80% # Class of committed instruction
system.switch_cpus2.op_class_0::MemWrite     12246312      4.51%     95.32% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMemRead      8751389      3.23%     98.54% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMemWrite      3952920      1.46%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::total       271262845                       # Class of committed instruction
system.switch_cpus2.tickCycles              439682007                       # Number of cycles that the object actually ticked
system.switch_cpus2.idleCycles               76313762                       # Total number of cycles that the object has spent stopped
system.switch_cpus3.branchPred.lookups             59                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted           59                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect           34                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups           47                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups           47                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses           47                       # Number of indirect misses.
system.switch_cpus3.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::ON 429824475577                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles                  268127                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.committedInsts              34527                       # Number of instructions committed
system.switch_cpus3.committedOps                69811                       # Number of ops (including micro ops) committed
system.switch_cpus3.discardedOps                17224                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus3.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus3.cpi                      7.765720                       # CPI: cycles per instruction
system.switch_cpus3.ipc                      0.128771                       # IPC: instructions per cycle
system.switch_cpus3.op_class_0::No_OpClass          449      0.64%      0.64% # Class of committed instruction
system.switch_cpus3.op_class_0::IntAlu          56110     80.37%     81.02% # Class of committed instruction
system.switch_cpus3.op_class_0::IntMult            58      0.08%     81.10% # Class of committed instruction
system.switch_cpus3.op_class_0::IntDiv             21      0.03%     81.13% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatAdd          820      1.17%     82.31% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatCmp            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatCvt            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMult            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMultAcc            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatDiv            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMisc            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatSqrt            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAdd             0      0.00%     82.31% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAddAcc            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAlu             0      0.00%     82.31% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdCmp             0      0.00%     82.31% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdCvt             0      0.00%     82.31% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMisc            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMult            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMultAcc            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdShift            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdShiftAcc            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdSqrt            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatAdd            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatAlu            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatCmp            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatCvt            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatDiv            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMisc            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMult            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMultAcc            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatSqrt            0      0.00%     82.31% # Class of committed instruction
system.switch_cpus3.op_class_0::MemRead          6444      9.23%     91.54% # Class of committed instruction
system.switch_cpus3.op_class_0::MemWrite         5707      8.17%     99.71% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMemRead          202      0.29%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::total           69811                       # Class of committed instruction
system.switch_cpus3.tickCycles                 114405                       # Number of cycles that the object actually ticked
system.switch_cpus3.idleCycles                 153722                       # Total number of cycles that the object has spent stopped
system.tol2bus.snoop_filter.tot_requests      8941040                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4470016                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            880                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          880                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 429824475577                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4311019                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1804279                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2644272                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           74620                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           160011                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          160011                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2644772                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1666241                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6458                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         1286                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         1287                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      7914458                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      5474390                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         6452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         1287                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13412070                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       272896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        45056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       272640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        45120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    337680896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    229665280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       272640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        45120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              568299648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           53155                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2553536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4524179                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000195                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013945                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4523299     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    880      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4524179                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14792700552                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5497785                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1181189                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           5486131                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           1180360                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy        6592875929                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        4560274325                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          5483635                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          1182024                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
