read_verilog ../top.v
proc
 sat -set-any-undef x  middle
