
Test_boardC21.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c044  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000308  0800c158  0800c158  0001c158  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c460  0800c460  0002008c  2**0
                  CONTENTS
  4 .ARM          00000000  0800c460  0800c460  0002008c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800c460  0800c460  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c460  0800c460  0001c460  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c464  0800c464  0001c464  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  0800c468  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000404  2000008c  0800c4f4  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000490  0800c4f4  00020490  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000130bf  00000000  00000000  000200b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002cc3  00000000  00000000  00033174  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013c8  00000000  00000000  00035e38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000012b8  00000000  00000000  00037200  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000190d2  00000000  00000000  000384b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016ebe  00000000  00000000  0005158a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009160b  00000000  00000000  00068448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f9a53  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ebc  00000000  00000000  000f9aa4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000008c 	.word	0x2000008c
 800012c:	00000000 	.word	0x00000000
 8000130:	0800c13c 	.word	0x0800c13c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000090 	.word	0x20000090
 800014c:	0800c13c 	.word	0x0800c13c

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2uiz>:
 8000a28:	004a      	lsls	r2, r1, #1
 8000a2a:	d211      	bcs.n	8000a50 <__aeabi_d2uiz+0x28>
 8000a2c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a30:	d211      	bcs.n	8000a56 <__aeabi_d2uiz+0x2e>
 8000a32:	d50d      	bpl.n	8000a50 <__aeabi_d2uiz+0x28>
 8000a34:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a3c:	d40e      	bmi.n	8000a5c <__aeabi_d2uiz+0x34>
 8000a3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a4e:	4770      	bx	lr
 8000a50:	f04f 0000 	mov.w	r0, #0
 8000a54:	4770      	bx	lr
 8000a56:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a5a:	d102      	bne.n	8000a62 <__aeabi_d2uiz+0x3a>
 8000a5c:	f04f 30ff 	mov.w	r0, #4294967295
 8000a60:	4770      	bx	lr
 8000a62:	f04f 0000 	mov.w	r0, #0
 8000a66:	4770      	bx	lr

08000a68 <__aeabi_d2f>:
 8000a68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a6c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a70:	bf24      	itt	cs
 8000a72:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a76:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a7a:	d90d      	bls.n	8000a98 <__aeabi_d2f+0x30>
 8000a7c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a80:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a84:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a88:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a8c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a90:	bf08      	it	eq
 8000a92:	f020 0001 	biceq.w	r0, r0, #1
 8000a96:	4770      	bx	lr
 8000a98:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a9c:	d121      	bne.n	8000ae2 <__aeabi_d2f+0x7a>
 8000a9e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000aa2:	bfbc      	itt	lt
 8000aa4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000aa8:	4770      	bxlt	lr
 8000aaa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000aae:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ab2:	f1c2 0218 	rsb	r2, r2, #24
 8000ab6:	f1c2 0c20 	rsb	ip, r2, #32
 8000aba:	fa10 f30c 	lsls.w	r3, r0, ip
 8000abe:	fa20 f002 	lsr.w	r0, r0, r2
 8000ac2:	bf18      	it	ne
 8000ac4:	f040 0001 	orrne.w	r0, r0, #1
 8000ac8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000acc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ad0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ad4:	ea40 000c 	orr.w	r0, r0, ip
 8000ad8:	fa23 f302 	lsr.w	r3, r3, r2
 8000adc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ae0:	e7cc      	b.n	8000a7c <__aeabi_d2f+0x14>
 8000ae2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ae6:	d107      	bne.n	8000af8 <__aeabi_d2f+0x90>
 8000ae8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000aec:	bf1e      	ittt	ne
 8000aee:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000af2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000af6:	4770      	bxne	lr
 8000af8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000afc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b00:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_frsub>:
 8000b08:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b0c:	e002      	b.n	8000b14 <__addsf3>
 8000b0e:	bf00      	nop

08000b10 <__aeabi_fsub>:
 8000b10:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b14 <__addsf3>:
 8000b14:	0042      	lsls	r2, r0, #1
 8000b16:	bf1f      	itttt	ne
 8000b18:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b1c:	ea92 0f03 	teqne	r2, r3
 8000b20:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b24:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b28:	d06a      	beq.n	8000c00 <__addsf3+0xec>
 8000b2a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b2e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b32:	bfc1      	itttt	gt
 8000b34:	18d2      	addgt	r2, r2, r3
 8000b36:	4041      	eorgt	r1, r0
 8000b38:	4048      	eorgt	r0, r1
 8000b3a:	4041      	eorgt	r1, r0
 8000b3c:	bfb8      	it	lt
 8000b3e:	425b      	neglt	r3, r3
 8000b40:	2b19      	cmp	r3, #25
 8000b42:	bf88      	it	hi
 8000b44:	4770      	bxhi	lr
 8000b46:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b4a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b4e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b52:	bf18      	it	ne
 8000b54:	4240      	negne	r0, r0
 8000b56:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b5a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b5e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b62:	bf18      	it	ne
 8000b64:	4249      	negne	r1, r1
 8000b66:	ea92 0f03 	teq	r2, r3
 8000b6a:	d03f      	beq.n	8000bec <__addsf3+0xd8>
 8000b6c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b70:	fa41 fc03 	asr.w	ip, r1, r3
 8000b74:	eb10 000c 	adds.w	r0, r0, ip
 8000b78:	f1c3 0320 	rsb	r3, r3, #32
 8000b7c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b80:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b84:	d502      	bpl.n	8000b8c <__addsf3+0x78>
 8000b86:	4249      	negs	r1, r1
 8000b88:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b8c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b90:	d313      	bcc.n	8000bba <__addsf3+0xa6>
 8000b92:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b96:	d306      	bcc.n	8000ba6 <__addsf3+0x92>
 8000b98:	0840      	lsrs	r0, r0, #1
 8000b9a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b9e:	f102 0201 	add.w	r2, r2, #1
 8000ba2:	2afe      	cmp	r2, #254	; 0xfe
 8000ba4:	d251      	bcs.n	8000c4a <__addsf3+0x136>
 8000ba6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000baa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bae:	bf08      	it	eq
 8000bb0:	f020 0001 	biceq.w	r0, r0, #1
 8000bb4:	ea40 0003 	orr.w	r0, r0, r3
 8000bb8:	4770      	bx	lr
 8000bba:	0049      	lsls	r1, r1, #1
 8000bbc:	eb40 0000 	adc.w	r0, r0, r0
 8000bc0:	3a01      	subs	r2, #1
 8000bc2:	bf28      	it	cs
 8000bc4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000bc8:	d2ed      	bcs.n	8000ba6 <__addsf3+0x92>
 8000bca:	fab0 fc80 	clz	ip, r0
 8000bce:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bd2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bd6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bda:	bfaa      	itet	ge
 8000bdc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000be0:	4252      	neglt	r2, r2
 8000be2:	4318      	orrge	r0, r3
 8000be4:	bfbc      	itt	lt
 8000be6:	40d0      	lsrlt	r0, r2
 8000be8:	4318      	orrlt	r0, r3
 8000bea:	4770      	bx	lr
 8000bec:	f092 0f00 	teq	r2, #0
 8000bf0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000bf4:	bf06      	itte	eq
 8000bf6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bfa:	3201      	addeq	r2, #1
 8000bfc:	3b01      	subne	r3, #1
 8000bfe:	e7b5      	b.n	8000b6c <__addsf3+0x58>
 8000c00:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c04:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c08:	bf18      	it	ne
 8000c0a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c0e:	d021      	beq.n	8000c54 <__addsf3+0x140>
 8000c10:	ea92 0f03 	teq	r2, r3
 8000c14:	d004      	beq.n	8000c20 <__addsf3+0x10c>
 8000c16:	f092 0f00 	teq	r2, #0
 8000c1a:	bf08      	it	eq
 8000c1c:	4608      	moveq	r0, r1
 8000c1e:	4770      	bx	lr
 8000c20:	ea90 0f01 	teq	r0, r1
 8000c24:	bf1c      	itt	ne
 8000c26:	2000      	movne	r0, #0
 8000c28:	4770      	bxne	lr
 8000c2a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c2e:	d104      	bne.n	8000c3a <__addsf3+0x126>
 8000c30:	0040      	lsls	r0, r0, #1
 8000c32:	bf28      	it	cs
 8000c34:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c38:	4770      	bx	lr
 8000c3a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c3e:	bf3c      	itt	cc
 8000c40:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bxcc	lr
 8000c46:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c4a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c4e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c52:	4770      	bx	lr
 8000c54:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c58:	bf16      	itet	ne
 8000c5a:	4608      	movne	r0, r1
 8000c5c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c60:	4601      	movne	r1, r0
 8000c62:	0242      	lsls	r2, r0, #9
 8000c64:	bf06      	itte	eq
 8000c66:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c6a:	ea90 0f01 	teqeq	r0, r1
 8000c6e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c72:	4770      	bx	lr

08000c74 <__aeabi_ui2f>:
 8000c74:	f04f 0300 	mov.w	r3, #0
 8000c78:	e004      	b.n	8000c84 <__aeabi_i2f+0x8>
 8000c7a:	bf00      	nop

08000c7c <__aeabi_i2f>:
 8000c7c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c80:	bf48      	it	mi
 8000c82:	4240      	negmi	r0, r0
 8000c84:	ea5f 0c00 	movs.w	ip, r0
 8000c88:	bf08      	it	eq
 8000c8a:	4770      	bxeq	lr
 8000c8c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c90:	4601      	mov	r1, r0
 8000c92:	f04f 0000 	mov.w	r0, #0
 8000c96:	e01c      	b.n	8000cd2 <__aeabi_l2f+0x2a>

08000c98 <__aeabi_ul2f>:
 8000c98:	ea50 0201 	orrs.w	r2, r0, r1
 8000c9c:	bf08      	it	eq
 8000c9e:	4770      	bxeq	lr
 8000ca0:	f04f 0300 	mov.w	r3, #0
 8000ca4:	e00a      	b.n	8000cbc <__aeabi_l2f+0x14>
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_l2f>:
 8000ca8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cac:	bf08      	it	eq
 8000cae:	4770      	bxeq	lr
 8000cb0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cb4:	d502      	bpl.n	8000cbc <__aeabi_l2f+0x14>
 8000cb6:	4240      	negs	r0, r0
 8000cb8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cbc:	ea5f 0c01 	movs.w	ip, r1
 8000cc0:	bf02      	ittt	eq
 8000cc2:	4684      	moveq	ip, r0
 8000cc4:	4601      	moveq	r1, r0
 8000cc6:	2000      	moveq	r0, #0
 8000cc8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000ccc:	bf08      	it	eq
 8000cce:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cd2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cd6:	fabc f28c 	clz	r2, ip
 8000cda:	3a08      	subs	r2, #8
 8000cdc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ce0:	db10      	blt.n	8000d04 <__aeabi_l2f+0x5c>
 8000ce2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ce6:	4463      	add	r3, ip
 8000ce8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cec:	f1c2 0220 	rsb	r2, r2, #32
 8000cf0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000cf4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cf8:	eb43 0002 	adc.w	r0, r3, r2
 8000cfc:	bf08      	it	eq
 8000cfe:	f020 0001 	biceq.w	r0, r0, #1
 8000d02:	4770      	bx	lr
 8000d04:	f102 0220 	add.w	r2, r2, #32
 8000d08:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d14:	fa21 f202 	lsr.w	r2, r1, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d22:	4770      	bx	lr

08000d24 <__aeabi_fmul>:
 8000d24:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d28:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d2c:	bf1e      	ittt	ne
 8000d2e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d32:	ea92 0f0c 	teqne	r2, ip
 8000d36:	ea93 0f0c 	teqne	r3, ip
 8000d3a:	d06f      	beq.n	8000e1c <__aeabi_fmul+0xf8>
 8000d3c:	441a      	add	r2, r3
 8000d3e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d42:	0240      	lsls	r0, r0, #9
 8000d44:	bf18      	it	ne
 8000d46:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d4a:	d01e      	beq.n	8000d8a <__aeabi_fmul+0x66>
 8000d4c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d50:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d54:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d58:	fba0 3101 	umull	r3, r1, r0, r1
 8000d5c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d60:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d64:	bf3e      	ittt	cc
 8000d66:	0049      	lslcc	r1, r1, #1
 8000d68:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d6c:	005b      	lslcc	r3, r3, #1
 8000d6e:	ea40 0001 	orr.w	r0, r0, r1
 8000d72:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d76:	2afd      	cmp	r2, #253	; 0xfd
 8000d78:	d81d      	bhi.n	8000db6 <__aeabi_fmul+0x92>
 8000d7a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d7e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d82:	bf08      	it	eq
 8000d84:	f020 0001 	biceq.w	r0, r0, #1
 8000d88:	4770      	bx	lr
 8000d8a:	f090 0f00 	teq	r0, #0
 8000d8e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d92:	bf08      	it	eq
 8000d94:	0249      	lsleq	r1, r1, #9
 8000d96:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d9a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d9e:	3a7f      	subs	r2, #127	; 0x7f
 8000da0:	bfc2      	ittt	gt
 8000da2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000da6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000daa:	4770      	bxgt	lr
 8000dac:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000db0:	f04f 0300 	mov.w	r3, #0
 8000db4:	3a01      	subs	r2, #1
 8000db6:	dc5d      	bgt.n	8000e74 <__aeabi_fmul+0x150>
 8000db8:	f112 0f19 	cmn.w	r2, #25
 8000dbc:	bfdc      	itt	le
 8000dbe:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000dc2:	4770      	bxle	lr
 8000dc4:	f1c2 0200 	rsb	r2, r2, #0
 8000dc8:	0041      	lsls	r1, r0, #1
 8000dca:	fa21 f102 	lsr.w	r1, r1, r2
 8000dce:	f1c2 0220 	rsb	r2, r2, #32
 8000dd2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dd6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dda:	f140 0000 	adc.w	r0, r0, #0
 8000dde:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000de2:	bf08      	it	eq
 8000de4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000de8:	4770      	bx	lr
 8000dea:	f092 0f00 	teq	r2, #0
 8000dee:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000df2:	bf02      	ittt	eq
 8000df4:	0040      	lsleq	r0, r0, #1
 8000df6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dfa:	3a01      	subeq	r2, #1
 8000dfc:	d0f9      	beq.n	8000df2 <__aeabi_fmul+0xce>
 8000dfe:	ea40 000c 	orr.w	r0, r0, ip
 8000e02:	f093 0f00 	teq	r3, #0
 8000e06:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e0a:	bf02      	ittt	eq
 8000e0c:	0049      	lsleq	r1, r1, #1
 8000e0e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e12:	3b01      	subeq	r3, #1
 8000e14:	d0f9      	beq.n	8000e0a <__aeabi_fmul+0xe6>
 8000e16:	ea41 010c 	orr.w	r1, r1, ip
 8000e1a:	e78f      	b.n	8000d3c <__aeabi_fmul+0x18>
 8000e1c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e20:	ea92 0f0c 	teq	r2, ip
 8000e24:	bf18      	it	ne
 8000e26:	ea93 0f0c 	teqne	r3, ip
 8000e2a:	d00a      	beq.n	8000e42 <__aeabi_fmul+0x11e>
 8000e2c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e30:	bf18      	it	ne
 8000e32:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e36:	d1d8      	bne.n	8000dea <__aeabi_fmul+0xc6>
 8000e38:	ea80 0001 	eor.w	r0, r0, r1
 8000e3c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e40:	4770      	bx	lr
 8000e42:	f090 0f00 	teq	r0, #0
 8000e46:	bf17      	itett	ne
 8000e48:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e4c:	4608      	moveq	r0, r1
 8000e4e:	f091 0f00 	teqne	r1, #0
 8000e52:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e56:	d014      	beq.n	8000e82 <__aeabi_fmul+0x15e>
 8000e58:	ea92 0f0c 	teq	r2, ip
 8000e5c:	d101      	bne.n	8000e62 <__aeabi_fmul+0x13e>
 8000e5e:	0242      	lsls	r2, r0, #9
 8000e60:	d10f      	bne.n	8000e82 <__aeabi_fmul+0x15e>
 8000e62:	ea93 0f0c 	teq	r3, ip
 8000e66:	d103      	bne.n	8000e70 <__aeabi_fmul+0x14c>
 8000e68:	024b      	lsls	r3, r1, #9
 8000e6a:	bf18      	it	ne
 8000e6c:	4608      	movne	r0, r1
 8000e6e:	d108      	bne.n	8000e82 <__aeabi_fmul+0x15e>
 8000e70:	ea80 0001 	eor.w	r0, r0, r1
 8000e74:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e78:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e7c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e80:	4770      	bx	lr
 8000e82:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e86:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e8a:	4770      	bx	lr

08000e8c <__aeabi_fdiv>:
 8000e8c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e90:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e94:	bf1e      	ittt	ne
 8000e96:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e9a:	ea92 0f0c 	teqne	r2, ip
 8000e9e:	ea93 0f0c 	teqne	r3, ip
 8000ea2:	d069      	beq.n	8000f78 <__aeabi_fdiv+0xec>
 8000ea4:	eba2 0203 	sub.w	r2, r2, r3
 8000ea8:	ea80 0c01 	eor.w	ip, r0, r1
 8000eac:	0249      	lsls	r1, r1, #9
 8000eae:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000eb2:	d037      	beq.n	8000f24 <__aeabi_fdiv+0x98>
 8000eb4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000eb8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ebc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ec0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ec4:	428b      	cmp	r3, r1
 8000ec6:	bf38      	it	cc
 8000ec8:	005b      	lslcc	r3, r3, #1
 8000eca:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000ece:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ed2:	428b      	cmp	r3, r1
 8000ed4:	bf24      	itt	cs
 8000ed6:	1a5b      	subcs	r3, r3, r1
 8000ed8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000edc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ee0:	bf24      	itt	cs
 8000ee2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ee6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000eea:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000eee:	bf24      	itt	cs
 8000ef0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000ef4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000ef8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000efc:	bf24      	itt	cs
 8000efe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f02:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f06:	011b      	lsls	r3, r3, #4
 8000f08:	bf18      	it	ne
 8000f0a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f0e:	d1e0      	bne.n	8000ed2 <__aeabi_fdiv+0x46>
 8000f10:	2afd      	cmp	r2, #253	; 0xfd
 8000f12:	f63f af50 	bhi.w	8000db6 <__aeabi_fmul+0x92>
 8000f16:	428b      	cmp	r3, r1
 8000f18:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f1c:	bf08      	it	eq
 8000f1e:	f020 0001 	biceq.w	r0, r0, #1
 8000f22:	4770      	bx	lr
 8000f24:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f28:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f2c:	327f      	adds	r2, #127	; 0x7f
 8000f2e:	bfc2      	ittt	gt
 8000f30:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f34:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f38:	4770      	bxgt	lr
 8000f3a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f3e:	f04f 0300 	mov.w	r3, #0
 8000f42:	3a01      	subs	r2, #1
 8000f44:	e737      	b.n	8000db6 <__aeabi_fmul+0x92>
 8000f46:	f092 0f00 	teq	r2, #0
 8000f4a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f4e:	bf02      	ittt	eq
 8000f50:	0040      	lsleq	r0, r0, #1
 8000f52:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f56:	3a01      	subeq	r2, #1
 8000f58:	d0f9      	beq.n	8000f4e <__aeabi_fdiv+0xc2>
 8000f5a:	ea40 000c 	orr.w	r0, r0, ip
 8000f5e:	f093 0f00 	teq	r3, #0
 8000f62:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f66:	bf02      	ittt	eq
 8000f68:	0049      	lsleq	r1, r1, #1
 8000f6a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f6e:	3b01      	subeq	r3, #1
 8000f70:	d0f9      	beq.n	8000f66 <__aeabi_fdiv+0xda>
 8000f72:	ea41 010c 	orr.w	r1, r1, ip
 8000f76:	e795      	b.n	8000ea4 <__aeabi_fdiv+0x18>
 8000f78:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f7c:	ea92 0f0c 	teq	r2, ip
 8000f80:	d108      	bne.n	8000f94 <__aeabi_fdiv+0x108>
 8000f82:	0242      	lsls	r2, r0, #9
 8000f84:	f47f af7d 	bne.w	8000e82 <__aeabi_fmul+0x15e>
 8000f88:	ea93 0f0c 	teq	r3, ip
 8000f8c:	f47f af70 	bne.w	8000e70 <__aeabi_fmul+0x14c>
 8000f90:	4608      	mov	r0, r1
 8000f92:	e776      	b.n	8000e82 <__aeabi_fmul+0x15e>
 8000f94:	ea93 0f0c 	teq	r3, ip
 8000f98:	d104      	bne.n	8000fa4 <__aeabi_fdiv+0x118>
 8000f9a:	024b      	lsls	r3, r1, #9
 8000f9c:	f43f af4c 	beq.w	8000e38 <__aeabi_fmul+0x114>
 8000fa0:	4608      	mov	r0, r1
 8000fa2:	e76e      	b.n	8000e82 <__aeabi_fmul+0x15e>
 8000fa4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fa8:	bf18      	it	ne
 8000faa:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fae:	d1ca      	bne.n	8000f46 <__aeabi_fdiv+0xba>
 8000fb0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fb4:	f47f af5c 	bne.w	8000e70 <__aeabi_fmul+0x14c>
 8000fb8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fbc:	f47f af3c 	bne.w	8000e38 <__aeabi_fmul+0x114>
 8000fc0:	e75f      	b.n	8000e82 <__aeabi_fmul+0x15e>
 8000fc2:	bf00      	nop

08000fc4 <__gesf2>:
 8000fc4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fc8:	e006      	b.n	8000fd8 <__cmpsf2+0x4>
 8000fca:	bf00      	nop

08000fcc <__lesf2>:
 8000fcc:	f04f 0c01 	mov.w	ip, #1
 8000fd0:	e002      	b.n	8000fd8 <__cmpsf2+0x4>
 8000fd2:	bf00      	nop

08000fd4 <__cmpsf2>:
 8000fd4:	f04f 0c01 	mov.w	ip, #1
 8000fd8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000fdc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fe0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fe4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fe8:	bf18      	it	ne
 8000fea:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fee:	d011      	beq.n	8001014 <__cmpsf2+0x40>
 8000ff0:	b001      	add	sp, #4
 8000ff2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000ff6:	bf18      	it	ne
 8000ff8:	ea90 0f01 	teqne	r0, r1
 8000ffc:	bf58      	it	pl
 8000ffe:	ebb2 0003 	subspl.w	r0, r2, r3
 8001002:	bf88      	it	hi
 8001004:	17c8      	asrhi	r0, r1, #31
 8001006:	bf38      	it	cc
 8001008:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800100c:	bf18      	it	ne
 800100e:	f040 0001 	orrne.w	r0, r0, #1
 8001012:	4770      	bx	lr
 8001014:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001018:	d102      	bne.n	8001020 <__cmpsf2+0x4c>
 800101a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800101e:	d105      	bne.n	800102c <__cmpsf2+0x58>
 8001020:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001024:	d1e4      	bne.n	8000ff0 <__cmpsf2+0x1c>
 8001026:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800102a:	d0e1      	beq.n	8000ff0 <__cmpsf2+0x1c>
 800102c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop

08001034 <__aeabi_cfrcmple>:
 8001034:	4684      	mov	ip, r0
 8001036:	4608      	mov	r0, r1
 8001038:	4661      	mov	r1, ip
 800103a:	e7ff      	b.n	800103c <__aeabi_cfcmpeq>

0800103c <__aeabi_cfcmpeq>:
 800103c:	b50f      	push	{r0, r1, r2, r3, lr}
 800103e:	f7ff ffc9 	bl	8000fd4 <__cmpsf2>
 8001042:	2800      	cmp	r0, #0
 8001044:	bf48      	it	mi
 8001046:	f110 0f00 	cmnmi.w	r0, #0
 800104a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800104c <__aeabi_fcmpeq>:
 800104c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001050:	f7ff fff4 	bl	800103c <__aeabi_cfcmpeq>
 8001054:	bf0c      	ite	eq
 8001056:	2001      	moveq	r0, #1
 8001058:	2000      	movne	r0, #0
 800105a:	f85d fb08 	ldr.w	pc, [sp], #8
 800105e:	bf00      	nop

08001060 <__aeabi_fcmplt>:
 8001060:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001064:	f7ff ffea 	bl	800103c <__aeabi_cfcmpeq>
 8001068:	bf34      	ite	cc
 800106a:	2001      	movcc	r0, #1
 800106c:	2000      	movcs	r0, #0
 800106e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001072:	bf00      	nop

08001074 <__aeabi_fcmple>:
 8001074:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001078:	f7ff ffe0 	bl	800103c <__aeabi_cfcmpeq>
 800107c:	bf94      	ite	ls
 800107e:	2001      	movls	r0, #1
 8001080:	2000      	movhi	r0, #0
 8001082:	f85d fb08 	ldr.w	pc, [sp], #8
 8001086:	bf00      	nop

08001088 <__aeabi_fcmpge>:
 8001088:	f84d ed08 	str.w	lr, [sp, #-8]!
 800108c:	f7ff ffd2 	bl	8001034 <__aeabi_cfrcmple>
 8001090:	bf94      	ite	ls
 8001092:	2001      	movls	r0, #1
 8001094:	2000      	movhi	r0, #0
 8001096:	f85d fb08 	ldr.w	pc, [sp], #8
 800109a:	bf00      	nop

0800109c <__aeabi_fcmpgt>:
 800109c:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010a0:	f7ff ffc8 	bl	8001034 <__aeabi_cfrcmple>
 80010a4:	bf34      	ite	cc
 80010a6:	2001      	movcc	r0, #1
 80010a8:	2000      	movcs	r0, #0
 80010aa:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ae:	bf00      	nop

080010b0 <__aeabi_fcmpun>:
 80010b0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010b4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80010b8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010bc:	d102      	bne.n	80010c4 <__aeabi_fcmpun+0x14>
 80010be:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010c2:	d108      	bne.n	80010d6 <__aeabi_fcmpun+0x26>
 80010c4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010c8:	d102      	bne.n	80010d0 <__aeabi_fcmpun+0x20>
 80010ca:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010ce:	d102      	bne.n	80010d6 <__aeabi_fcmpun+0x26>
 80010d0:	f04f 0000 	mov.w	r0, #0
 80010d4:	4770      	bx	lr
 80010d6:	f04f 0001 	mov.w	r0, #1
 80010da:	4770      	bx	lr

080010dc <__aeabi_f2uiz>:
 80010dc:	0042      	lsls	r2, r0, #1
 80010de:	d20e      	bcs.n	80010fe <__aeabi_f2uiz+0x22>
 80010e0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010e4:	d30b      	bcc.n	80010fe <__aeabi_f2uiz+0x22>
 80010e6:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010ea:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010ee:	d409      	bmi.n	8001104 <__aeabi_f2uiz+0x28>
 80010f0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010f4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010f8:	fa23 f002 	lsr.w	r0, r3, r2
 80010fc:	4770      	bx	lr
 80010fe:	f04f 0000 	mov.w	r0, #0
 8001102:	4770      	bx	lr
 8001104:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001108:	d101      	bne.n	800110e <__aeabi_f2uiz+0x32>
 800110a:	0242      	lsls	r2, r0, #9
 800110c:	d102      	bne.n	8001114 <__aeabi_f2uiz+0x38>
 800110e:	f04f 30ff 	mov.w	r0, #4294967295
 8001112:	4770      	bx	lr
 8001114:	f04f 0000 	mov.w	r0, #0
 8001118:	4770      	bx	lr
 800111a:	bf00      	nop

0800111c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001120:	4b08      	ldr	r3, [pc, #32]	; (8001144 <HAL_Init+0x28>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	4a07      	ldr	r2, [pc, #28]	; (8001144 <HAL_Init+0x28>)
 8001126:	f043 0310 	orr.w	r3, r3, #16
 800112a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800112c:	2003      	movs	r0, #3
 800112e:	f000 f947 	bl	80013c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001132:	2000      	movs	r0, #0
 8001134:	f000 f808 	bl	8001148 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001138:	f008 fea4 	bl	8009e84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800113c:	2300      	movs	r3, #0
}
 800113e:	4618      	mov	r0, r3
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	40022000 	.word	0x40022000

08001148 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001150:	4b12      	ldr	r3, [pc, #72]	; (800119c <HAL_InitTick+0x54>)
 8001152:	681a      	ldr	r2, [r3, #0]
 8001154:	4b12      	ldr	r3, [pc, #72]	; (80011a0 <HAL_InitTick+0x58>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	4619      	mov	r1, r3
 800115a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800115e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001162:	fbb2 f3f3 	udiv	r3, r2, r3
 8001166:	4618      	mov	r0, r3
 8001168:	f000 f95f 	bl	800142a <HAL_SYSTICK_Config>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001172:	2301      	movs	r3, #1
 8001174:	e00e      	b.n	8001194 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2b0f      	cmp	r3, #15
 800117a:	d80a      	bhi.n	8001192 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800117c:	2200      	movs	r2, #0
 800117e:	6879      	ldr	r1, [r7, #4]
 8001180:	f04f 30ff 	mov.w	r0, #4294967295
 8001184:	f000 f927 	bl	80013d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001188:	4a06      	ldr	r2, [pc, #24]	; (80011a4 <HAL_InitTick+0x5c>)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800118e:	2300      	movs	r3, #0
 8001190:	e000      	b.n	8001194 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001192:	2301      	movs	r3, #1
}
 8001194:	4618      	mov	r0, r3
 8001196:	3708      	adds	r7, #8
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	20000024 	.word	0x20000024
 80011a0:	20000004 	.word	0x20000004
 80011a4:	20000000 	.word	0x20000000

080011a8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011ac:	4b05      	ldr	r3, [pc, #20]	; (80011c4 <HAL_IncTick+0x1c>)
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	461a      	mov	r2, r3
 80011b2:	4b05      	ldr	r3, [pc, #20]	; (80011c8 <HAL_IncTick+0x20>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4413      	add	r3, r2
 80011b8:	4a03      	ldr	r2, [pc, #12]	; (80011c8 <HAL_IncTick+0x20>)
 80011ba:	6013      	str	r3, [r2, #0]
}
 80011bc:	bf00      	nop
 80011be:	46bd      	mov	sp, r7
 80011c0:	bc80      	pop	{r7}
 80011c2:	4770      	bx	lr
 80011c4:	20000004 	.word	0x20000004
 80011c8:	200000a8 	.word	0x200000a8

080011cc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0
  return uwTick;
 80011d0:	4b02      	ldr	r3, [pc, #8]	; (80011dc <HAL_GetTick+0x10>)
 80011d2:	681b      	ldr	r3, [r3, #0]
}
 80011d4:	4618      	mov	r0, r3
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bc80      	pop	{r7}
 80011da:	4770      	bx	lr
 80011dc:	200000a8 	.word	0x200000a8

080011e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b084      	sub	sp, #16
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011e8:	f7ff fff0 	bl	80011cc <HAL_GetTick>
 80011ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011f8:	d005      	beq.n	8001206 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011fa:	4b0a      	ldr	r3, [pc, #40]	; (8001224 <HAL_Delay+0x44>)
 80011fc:	781b      	ldrb	r3, [r3, #0]
 80011fe:	461a      	mov	r2, r3
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	4413      	add	r3, r2
 8001204:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001206:	bf00      	nop
 8001208:	f7ff ffe0 	bl	80011cc <HAL_GetTick>
 800120c:	4602      	mov	r2, r0
 800120e:	68bb      	ldr	r3, [r7, #8]
 8001210:	1ad3      	subs	r3, r2, r3
 8001212:	68fa      	ldr	r2, [r7, #12]
 8001214:	429a      	cmp	r2, r3
 8001216:	d8f7      	bhi.n	8001208 <HAL_Delay+0x28>
  {
  }
}
 8001218:	bf00      	nop
 800121a:	bf00      	nop
 800121c:	3710      	adds	r7, #16
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	20000004 	.word	0x20000004

08001228 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001228:	b480      	push	{r7}
 800122a:	b085      	sub	sp, #20
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	f003 0307 	and.w	r3, r3, #7
 8001236:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001238:	4b0c      	ldr	r3, [pc, #48]	; (800126c <__NVIC_SetPriorityGrouping+0x44>)
 800123a:	68db      	ldr	r3, [r3, #12]
 800123c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800123e:	68ba      	ldr	r2, [r7, #8]
 8001240:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001244:	4013      	ands	r3, r2
 8001246:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800124c:	68bb      	ldr	r3, [r7, #8]
 800124e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001250:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001254:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001258:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800125a:	4a04      	ldr	r2, [pc, #16]	; (800126c <__NVIC_SetPriorityGrouping+0x44>)
 800125c:	68bb      	ldr	r3, [r7, #8]
 800125e:	60d3      	str	r3, [r2, #12]
}
 8001260:	bf00      	nop
 8001262:	3714      	adds	r7, #20
 8001264:	46bd      	mov	sp, r7
 8001266:	bc80      	pop	{r7}
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	e000ed00 	.word	0xe000ed00

08001270 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001274:	4b04      	ldr	r3, [pc, #16]	; (8001288 <__NVIC_GetPriorityGrouping+0x18>)
 8001276:	68db      	ldr	r3, [r3, #12]
 8001278:	0a1b      	lsrs	r3, r3, #8
 800127a:	f003 0307 	and.w	r3, r3, #7
}
 800127e:	4618      	mov	r0, r3
 8001280:	46bd      	mov	sp, r7
 8001282:	bc80      	pop	{r7}
 8001284:	4770      	bx	lr
 8001286:	bf00      	nop
 8001288:	e000ed00 	.word	0xe000ed00

0800128c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800128c:	b480      	push	{r7}
 800128e:	b083      	sub	sp, #12
 8001290:	af00      	add	r7, sp, #0
 8001292:	4603      	mov	r3, r0
 8001294:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800129a:	2b00      	cmp	r3, #0
 800129c:	db0b      	blt.n	80012b6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800129e:	79fb      	ldrb	r3, [r7, #7]
 80012a0:	f003 021f 	and.w	r2, r3, #31
 80012a4:	4906      	ldr	r1, [pc, #24]	; (80012c0 <__NVIC_EnableIRQ+0x34>)
 80012a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012aa:	095b      	lsrs	r3, r3, #5
 80012ac:	2001      	movs	r0, #1
 80012ae:	fa00 f202 	lsl.w	r2, r0, r2
 80012b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80012b6:	bf00      	nop
 80012b8:	370c      	adds	r7, #12
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bc80      	pop	{r7}
 80012be:	4770      	bx	lr
 80012c0:	e000e100 	.word	0xe000e100

080012c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012c4:	b480      	push	{r7}
 80012c6:	b083      	sub	sp, #12
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	4603      	mov	r3, r0
 80012cc:	6039      	str	r1, [r7, #0]
 80012ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	db0a      	blt.n	80012ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	b2da      	uxtb	r2, r3
 80012dc:	490c      	ldr	r1, [pc, #48]	; (8001310 <__NVIC_SetPriority+0x4c>)
 80012de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012e2:	0112      	lsls	r2, r2, #4
 80012e4:	b2d2      	uxtb	r2, r2
 80012e6:	440b      	add	r3, r1
 80012e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012ec:	e00a      	b.n	8001304 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	b2da      	uxtb	r2, r3
 80012f2:	4908      	ldr	r1, [pc, #32]	; (8001314 <__NVIC_SetPriority+0x50>)
 80012f4:	79fb      	ldrb	r3, [r7, #7]
 80012f6:	f003 030f 	and.w	r3, r3, #15
 80012fa:	3b04      	subs	r3, #4
 80012fc:	0112      	lsls	r2, r2, #4
 80012fe:	b2d2      	uxtb	r2, r2
 8001300:	440b      	add	r3, r1
 8001302:	761a      	strb	r2, [r3, #24]
}
 8001304:	bf00      	nop
 8001306:	370c      	adds	r7, #12
 8001308:	46bd      	mov	sp, r7
 800130a:	bc80      	pop	{r7}
 800130c:	4770      	bx	lr
 800130e:	bf00      	nop
 8001310:	e000e100 	.word	0xe000e100
 8001314:	e000ed00 	.word	0xe000ed00

08001318 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001318:	b480      	push	{r7}
 800131a:	b089      	sub	sp, #36	; 0x24
 800131c:	af00      	add	r7, sp, #0
 800131e:	60f8      	str	r0, [r7, #12]
 8001320:	60b9      	str	r1, [r7, #8]
 8001322:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	f003 0307 	and.w	r3, r3, #7
 800132a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800132c:	69fb      	ldr	r3, [r7, #28]
 800132e:	f1c3 0307 	rsb	r3, r3, #7
 8001332:	2b04      	cmp	r3, #4
 8001334:	bf28      	it	cs
 8001336:	2304      	movcs	r3, #4
 8001338:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800133a:	69fb      	ldr	r3, [r7, #28]
 800133c:	3304      	adds	r3, #4
 800133e:	2b06      	cmp	r3, #6
 8001340:	d902      	bls.n	8001348 <NVIC_EncodePriority+0x30>
 8001342:	69fb      	ldr	r3, [r7, #28]
 8001344:	3b03      	subs	r3, #3
 8001346:	e000      	b.n	800134a <NVIC_EncodePriority+0x32>
 8001348:	2300      	movs	r3, #0
 800134a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800134c:	f04f 32ff 	mov.w	r2, #4294967295
 8001350:	69bb      	ldr	r3, [r7, #24]
 8001352:	fa02 f303 	lsl.w	r3, r2, r3
 8001356:	43da      	mvns	r2, r3
 8001358:	68bb      	ldr	r3, [r7, #8]
 800135a:	401a      	ands	r2, r3
 800135c:	697b      	ldr	r3, [r7, #20]
 800135e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001360:	f04f 31ff 	mov.w	r1, #4294967295
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	fa01 f303 	lsl.w	r3, r1, r3
 800136a:	43d9      	mvns	r1, r3
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001370:	4313      	orrs	r3, r2
         );
}
 8001372:	4618      	mov	r0, r3
 8001374:	3724      	adds	r7, #36	; 0x24
 8001376:	46bd      	mov	sp, r7
 8001378:	bc80      	pop	{r7}
 800137a:	4770      	bx	lr

0800137c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b082      	sub	sp, #8
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	3b01      	subs	r3, #1
 8001388:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800138c:	d301      	bcc.n	8001392 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800138e:	2301      	movs	r3, #1
 8001390:	e00f      	b.n	80013b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001392:	4a0a      	ldr	r2, [pc, #40]	; (80013bc <SysTick_Config+0x40>)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	3b01      	subs	r3, #1
 8001398:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800139a:	210f      	movs	r1, #15
 800139c:	f04f 30ff 	mov.w	r0, #4294967295
 80013a0:	f7ff ff90 	bl	80012c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013a4:	4b05      	ldr	r3, [pc, #20]	; (80013bc <SysTick_Config+0x40>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013aa:	4b04      	ldr	r3, [pc, #16]	; (80013bc <SysTick_Config+0x40>)
 80013ac:	2207      	movs	r2, #7
 80013ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013b0:	2300      	movs	r3, #0
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	3708      	adds	r7, #8
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	e000e010 	.word	0xe000e010

080013c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013c8:	6878      	ldr	r0, [r7, #4]
 80013ca:	f7ff ff2d 	bl	8001228 <__NVIC_SetPriorityGrouping>
}
 80013ce:	bf00      	nop
 80013d0:	3708      	adds	r7, #8
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}

080013d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013d6:	b580      	push	{r7, lr}
 80013d8:	b086      	sub	sp, #24
 80013da:	af00      	add	r7, sp, #0
 80013dc:	4603      	mov	r3, r0
 80013de:	60b9      	str	r1, [r7, #8]
 80013e0:	607a      	str	r2, [r7, #4]
 80013e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013e4:	2300      	movs	r3, #0
 80013e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013e8:	f7ff ff42 	bl	8001270 <__NVIC_GetPriorityGrouping>
 80013ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013ee:	687a      	ldr	r2, [r7, #4]
 80013f0:	68b9      	ldr	r1, [r7, #8]
 80013f2:	6978      	ldr	r0, [r7, #20]
 80013f4:	f7ff ff90 	bl	8001318 <NVIC_EncodePriority>
 80013f8:	4602      	mov	r2, r0
 80013fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013fe:	4611      	mov	r1, r2
 8001400:	4618      	mov	r0, r3
 8001402:	f7ff ff5f 	bl	80012c4 <__NVIC_SetPriority>
}
 8001406:	bf00      	nop
 8001408:	3718      	adds	r7, #24
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}

0800140e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800140e:	b580      	push	{r7, lr}
 8001410:	b082      	sub	sp, #8
 8001412:	af00      	add	r7, sp, #0
 8001414:	4603      	mov	r3, r0
 8001416:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001418:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800141c:	4618      	mov	r0, r3
 800141e:	f7ff ff35 	bl	800128c <__NVIC_EnableIRQ>
}
 8001422:	bf00      	nop
 8001424:	3708      	adds	r7, #8
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}

0800142a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800142a:	b580      	push	{r7, lr}
 800142c:	b082      	sub	sp, #8
 800142e:	af00      	add	r7, sp, #0
 8001430:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001432:	6878      	ldr	r0, [r7, #4]
 8001434:	f7ff ffa2 	bl	800137c <SysTick_Config>
 8001438:	4603      	mov	r3, r0
}
 800143a:	4618      	mov	r0, r3
 800143c:	3708      	adds	r7, #8
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
	...

08001444 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001444:	b480      	push	{r7}
 8001446:	b085      	sub	sp, #20
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800144c:	2300      	movs	r3, #0
 800144e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d101      	bne.n	800145a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001456:	2301      	movs	r3, #1
 8001458:	e043      	b.n	80014e2 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	461a      	mov	r2, r3
 8001460:	4b22      	ldr	r3, [pc, #136]	; (80014ec <HAL_DMA_Init+0xa8>)
 8001462:	4413      	add	r3, r2
 8001464:	4a22      	ldr	r2, [pc, #136]	; (80014f0 <HAL_DMA_Init+0xac>)
 8001466:	fba2 2303 	umull	r2, r3, r2, r3
 800146a:	091b      	lsrs	r3, r3, #4
 800146c:	009a      	lsls	r2, r3, #2
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	4a1f      	ldr	r2, [pc, #124]	; (80014f4 <HAL_DMA_Init+0xb0>)
 8001476:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	2202      	movs	r2, #2
 800147c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800148e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001492:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800149c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	68db      	ldr	r3, [r3, #12]
 80014a2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80014a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	695b      	ldr	r3, [r3, #20]
 80014ae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80014b4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	69db      	ldr	r3, [r3, #28]
 80014ba:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80014bc:	68fa      	ldr	r2, [r7, #12]
 80014be:	4313      	orrs	r3, r2
 80014c0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	68fa      	ldr	r2, [r7, #12]
 80014c8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	2200      	movs	r2, #0
 80014ce:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	2201      	movs	r2, #1
 80014d4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2200      	movs	r2, #0
 80014dc:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80014e0:	2300      	movs	r3, #0
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	3714      	adds	r7, #20
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bc80      	pop	{r7}
 80014ea:	4770      	bx	lr
 80014ec:	bffdfff8 	.word	0xbffdfff8
 80014f0:	cccccccd 	.word	0xcccccccd
 80014f4:	40020000 	.word	0x40020000

080014f8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b086      	sub	sp, #24
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	60f8      	str	r0, [r7, #12]
 8001500:	60b9      	str	r1, [r7, #8]
 8001502:	607a      	str	r2, [r7, #4]
 8001504:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001506:	2300      	movs	r3, #0
 8001508:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001510:	2b01      	cmp	r3, #1
 8001512:	d101      	bne.n	8001518 <HAL_DMA_Start_IT+0x20>
 8001514:	2302      	movs	r3, #2
 8001516:	e04a      	b.n	80015ae <HAL_DMA_Start_IT+0xb6>
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	2201      	movs	r2, #1
 800151c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001526:	2b01      	cmp	r3, #1
 8001528:	d13a      	bne.n	80015a0 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	2202      	movs	r2, #2
 800152e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	2200      	movs	r2, #0
 8001536:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	681a      	ldr	r2, [r3, #0]
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f022 0201 	bic.w	r2, r2, #1
 8001546:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	687a      	ldr	r2, [r7, #4]
 800154c:	68b9      	ldr	r1, [r7, #8]
 800154e:	68f8      	ldr	r0, [r7, #12]
 8001550:	f000 f9e8 	bl	8001924 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001558:	2b00      	cmp	r3, #0
 800155a:	d008      	beq.n	800156e <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	681a      	ldr	r2, [r3, #0]
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f042 020e 	orr.w	r2, r2, #14
 800156a:	601a      	str	r2, [r3, #0]
 800156c:	e00f      	b.n	800158e <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	681a      	ldr	r2, [r3, #0]
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f022 0204 	bic.w	r2, r2, #4
 800157c:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	681a      	ldr	r2, [r3, #0]
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f042 020a 	orr.w	r2, r2, #10
 800158c:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f042 0201 	orr.w	r2, r2, #1
 800159c:	601a      	str	r2, [r3, #0]
 800159e:	e005      	b.n	80015ac <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	2200      	movs	r2, #0
 80015a4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80015a8:	2302      	movs	r3, #2
 80015aa:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80015ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	3718      	adds	r7, #24
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}

080015b6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80015b6:	b480      	push	{r7}
 80015b8:	b085      	sub	sp, #20
 80015ba:	af00      	add	r7, sp, #0
 80015bc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80015be:	2300      	movs	r3, #0
 80015c0:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80015c8:	2b02      	cmp	r3, #2
 80015ca:	d008      	beq.n	80015de <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2204      	movs	r2, #4
 80015d0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2200      	movs	r2, #0
 80015d6:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80015da:	2301      	movs	r3, #1
 80015dc:	e020      	b.n	8001620 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	681a      	ldr	r2, [r3, #0]
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f022 020e 	bic.w	r2, r2, #14
 80015ec:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	681a      	ldr	r2, [r3, #0]
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f022 0201 	bic.w	r2, r2, #1
 80015fc:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001606:	2101      	movs	r1, #1
 8001608:	fa01 f202 	lsl.w	r2, r1, r2
 800160c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2201      	movs	r2, #1
 8001612:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2200      	movs	r2, #0
 800161a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800161e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001620:	4618      	mov	r0, r3
 8001622:	3714      	adds	r7, #20
 8001624:	46bd      	mov	sp, r7
 8001626:	bc80      	pop	{r7}
 8001628:	4770      	bx	lr
	...

0800162c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800162c:	b580      	push	{r7, lr}
 800162e:	b084      	sub	sp, #16
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001634:	2300      	movs	r3, #0
 8001636:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800163e:	2b02      	cmp	r3, #2
 8001640:	d005      	beq.n	800164e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	2204      	movs	r2, #4
 8001646:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001648:	2301      	movs	r3, #1
 800164a:	73fb      	strb	r3, [r7, #15]
 800164c:	e051      	b.n	80016f2 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	681a      	ldr	r2, [r3, #0]
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f022 020e 	bic.w	r2, r2, #14
 800165c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f022 0201 	bic.w	r2, r2, #1
 800166c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4a22      	ldr	r2, [pc, #136]	; (80016fc <HAL_DMA_Abort_IT+0xd0>)
 8001674:	4293      	cmp	r3, r2
 8001676:	d029      	beq.n	80016cc <HAL_DMA_Abort_IT+0xa0>
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a20      	ldr	r2, [pc, #128]	; (8001700 <HAL_DMA_Abort_IT+0xd4>)
 800167e:	4293      	cmp	r3, r2
 8001680:	d022      	beq.n	80016c8 <HAL_DMA_Abort_IT+0x9c>
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4a1f      	ldr	r2, [pc, #124]	; (8001704 <HAL_DMA_Abort_IT+0xd8>)
 8001688:	4293      	cmp	r3, r2
 800168a:	d01a      	beq.n	80016c2 <HAL_DMA_Abort_IT+0x96>
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4a1d      	ldr	r2, [pc, #116]	; (8001708 <HAL_DMA_Abort_IT+0xdc>)
 8001692:	4293      	cmp	r3, r2
 8001694:	d012      	beq.n	80016bc <HAL_DMA_Abort_IT+0x90>
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	4a1c      	ldr	r2, [pc, #112]	; (800170c <HAL_DMA_Abort_IT+0xe0>)
 800169c:	4293      	cmp	r3, r2
 800169e:	d00a      	beq.n	80016b6 <HAL_DMA_Abort_IT+0x8a>
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a1a      	ldr	r2, [pc, #104]	; (8001710 <HAL_DMA_Abort_IT+0xe4>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d102      	bne.n	80016b0 <HAL_DMA_Abort_IT+0x84>
 80016aa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80016ae:	e00e      	b.n	80016ce <HAL_DMA_Abort_IT+0xa2>
 80016b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80016b4:	e00b      	b.n	80016ce <HAL_DMA_Abort_IT+0xa2>
 80016b6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80016ba:	e008      	b.n	80016ce <HAL_DMA_Abort_IT+0xa2>
 80016bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016c0:	e005      	b.n	80016ce <HAL_DMA_Abort_IT+0xa2>
 80016c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80016c6:	e002      	b.n	80016ce <HAL_DMA_Abort_IT+0xa2>
 80016c8:	2310      	movs	r3, #16
 80016ca:	e000      	b.n	80016ce <HAL_DMA_Abort_IT+0xa2>
 80016cc:	2301      	movs	r3, #1
 80016ce:	4a11      	ldr	r2, [pc, #68]	; (8001714 <HAL_DMA_Abort_IT+0xe8>)
 80016d0:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	2201      	movs	r2, #1
 80016d6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	2200      	movs	r2, #0
 80016de:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d003      	beq.n	80016f2 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016ee:	6878      	ldr	r0, [r7, #4]
 80016f0:	4798      	blx	r3
    } 
  }
  return status;
 80016f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	3710      	adds	r7, #16
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	40020008 	.word	0x40020008
 8001700:	4002001c 	.word	0x4002001c
 8001704:	40020030 	.word	0x40020030
 8001708:	40020044 	.word	0x40020044
 800170c:	40020058 	.word	0x40020058
 8001710:	4002006c 	.word	0x4002006c
 8001714:	40020000 	.word	0x40020000

08001718 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b084      	sub	sp, #16
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001734:	2204      	movs	r2, #4
 8001736:	409a      	lsls	r2, r3
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	4013      	ands	r3, r2
 800173c:	2b00      	cmp	r3, #0
 800173e:	d04f      	beq.n	80017e0 <HAL_DMA_IRQHandler+0xc8>
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	f003 0304 	and.w	r3, r3, #4
 8001746:	2b00      	cmp	r3, #0
 8001748:	d04a      	beq.n	80017e0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f003 0320 	and.w	r3, r3, #32
 8001754:	2b00      	cmp	r3, #0
 8001756:	d107      	bne.n	8001768 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	681a      	ldr	r2, [r3, #0]
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f022 0204 	bic.w	r2, r2, #4
 8001766:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4a66      	ldr	r2, [pc, #408]	; (8001908 <HAL_DMA_IRQHandler+0x1f0>)
 800176e:	4293      	cmp	r3, r2
 8001770:	d029      	beq.n	80017c6 <HAL_DMA_IRQHandler+0xae>
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	4a65      	ldr	r2, [pc, #404]	; (800190c <HAL_DMA_IRQHandler+0x1f4>)
 8001778:	4293      	cmp	r3, r2
 800177a:	d022      	beq.n	80017c2 <HAL_DMA_IRQHandler+0xaa>
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4a63      	ldr	r2, [pc, #396]	; (8001910 <HAL_DMA_IRQHandler+0x1f8>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d01a      	beq.n	80017bc <HAL_DMA_IRQHandler+0xa4>
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	4a62      	ldr	r2, [pc, #392]	; (8001914 <HAL_DMA_IRQHandler+0x1fc>)
 800178c:	4293      	cmp	r3, r2
 800178e:	d012      	beq.n	80017b6 <HAL_DMA_IRQHandler+0x9e>
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4a60      	ldr	r2, [pc, #384]	; (8001918 <HAL_DMA_IRQHandler+0x200>)
 8001796:	4293      	cmp	r3, r2
 8001798:	d00a      	beq.n	80017b0 <HAL_DMA_IRQHandler+0x98>
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	4a5f      	ldr	r2, [pc, #380]	; (800191c <HAL_DMA_IRQHandler+0x204>)
 80017a0:	4293      	cmp	r3, r2
 80017a2:	d102      	bne.n	80017aa <HAL_DMA_IRQHandler+0x92>
 80017a4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80017a8:	e00e      	b.n	80017c8 <HAL_DMA_IRQHandler+0xb0>
 80017aa:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80017ae:	e00b      	b.n	80017c8 <HAL_DMA_IRQHandler+0xb0>
 80017b0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80017b4:	e008      	b.n	80017c8 <HAL_DMA_IRQHandler+0xb0>
 80017b6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80017ba:	e005      	b.n	80017c8 <HAL_DMA_IRQHandler+0xb0>
 80017bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80017c0:	e002      	b.n	80017c8 <HAL_DMA_IRQHandler+0xb0>
 80017c2:	2340      	movs	r3, #64	; 0x40
 80017c4:	e000      	b.n	80017c8 <HAL_DMA_IRQHandler+0xb0>
 80017c6:	2304      	movs	r3, #4
 80017c8:	4a55      	ldr	r2, [pc, #340]	; (8001920 <HAL_DMA_IRQHandler+0x208>)
 80017ca:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	f000 8094 	beq.w	80018fe <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017da:	6878      	ldr	r0, [r7, #4]
 80017dc:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80017de:	e08e      	b.n	80018fe <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017e4:	2202      	movs	r2, #2
 80017e6:	409a      	lsls	r2, r3
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	4013      	ands	r3, r2
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d056      	beq.n	800189e <HAL_DMA_IRQHandler+0x186>
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	f003 0302 	and.w	r3, r3, #2
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d051      	beq.n	800189e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f003 0320 	and.w	r3, r3, #32
 8001804:	2b00      	cmp	r3, #0
 8001806:	d10b      	bne.n	8001820 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	681a      	ldr	r2, [r3, #0]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f022 020a 	bic.w	r2, r2, #10
 8001816:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2201      	movs	r2, #1
 800181c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4a38      	ldr	r2, [pc, #224]	; (8001908 <HAL_DMA_IRQHandler+0x1f0>)
 8001826:	4293      	cmp	r3, r2
 8001828:	d029      	beq.n	800187e <HAL_DMA_IRQHandler+0x166>
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	4a37      	ldr	r2, [pc, #220]	; (800190c <HAL_DMA_IRQHandler+0x1f4>)
 8001830:	4293      	cmp	r3, r2
 8001832:	d022      	beq.n	800187a <HAL_DMA_IRQHandler+0x162>
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a35      	ldr	r2, [pc, #212]	; (8001910 <HAL_DMA_IRQHandler+0x1f8>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d01a      	beq.n	8001874 <HAL_DMA_IRQHandler+0x15c>
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4a34      	ldr	r2, [pc, #208]	; (8001914 <HAL_DMA_IRQHandler+0x1fc>)
 8001844:	4293      	cmp	r3, r2
 8001846:	d012      	beq.n	800186e <HAL_DMA_IRQHandler+0x156>
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a32      	ldr	r2, [pc, #200]	; (8001918 <HAL_DMA_IRQHandler+0x200>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d00a      	beq.n	8001868 <HAL_DMA_IRQHandler+0x150>
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4a31      	ldr	r2, [pc, #196]	; (800191c <HAL_DMA_IRQHandler+0x204>)
 8001858:	4293      	cmp	r3, r2
 800185a:	d102      	bne.n	8001862 <HAL_DMA_IRQHandler+0x14a>
 800185c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001860:	e00e      	b.n	8001880 <HAL_DMA_IRQHandler+0x168>
 8001862:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001866:	e00b      	b.n	8001880 <HAL_DMA_IRQHandler+0x168>
 8001868:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800186c:	e008      	b.n	8001880 <HAL_DMA_IRQHandler+0x168>
 800186e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001872:	e005      	b.n	8001880 <HAL_DMA_IRQHandler+0x168>
 8001874:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001878:	e002      	b.n	8001880 <HAL_DMA_IRQHandler+0x168>
 800187a:	2320      	movs	r3, #32
 800187c:	e000      	b.n	8001880 <HAL_DMA_IRQHandler+0x168>
 800187e:	2302      	movs	r3, #2
 8001880:	4a27      	ldr	r2, [pc, #156]	; (8001920 <HAL_DMA_IRQHandler+0x208>)
 8001882:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	2200      	movs	r2, #0
 8001888:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001890:	2b00      	cmp	r3, #0
 8001892:	d034      	beq.n	80018fe <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001898:	6878      	ldr	r0, [r7, #4]
 800189a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800189c:	e02f      	b.n	80018fe <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a2:	2208      	movs	r2, #8
 80018a4:	409a      	lsls	r2, r3
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	4013      	ands	r3, r2
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d028      	beq.n	8001900 <HAL_DMA_IRQHandler+0x1e8>
 80018ae:	68bb      	ldr	r3, [r7, #8]
 80018b0:	f003 0308 	and.w	r3, r3, #8
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d023      	beq.n	8001900 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	681a      	ldr	r2, [r3, #0]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f022 020e 	bic.w	r2, r2, #14
 80018c6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018d0:	2101      	movs	r1, #1
 80018d2:	fa01 f202 	lsl.w	r2, r1, r2
 80018d6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2201      	movs	r2, #1
 80018dc:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	2201      	movs	r2, #1
 80018e2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	2200      	movs	r2, #0
 80018ea:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d004      	beq.n	8001900 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018fa:	6878      	ldr	r0, [r7, #4]
 80018fc:	4798      	blx	r3
    }
  }
  return;
 80018fe:	bf00      	nop
 8001900:	bf00      	nop
}
 8001902:	3710      	adds	r7, #16
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}
 8001908:	40020008 	.word	0x40020008
 800190c:	4002001c 	.word	0x4002001c
 8001910:	40020030 	.word	0x40020030
 8001914:	40020044 	.word	0x40020044
 8001918:	40020058 	.word	0x40020058
 800191c:	4002006c 	.word	0x4002006c
 8001920:	40020000 	.word	0x40020000

08001924 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001924:	b480      	push	{r7}
 8001926:	b085      	sub	sp, #20
 8001928:	af00      	add	r7, sp, #0
 800192a:	60f8      	str	r0, [r7, #12]
 800192c:	60b9      	str	r1, [r7, #8]
 800192e:	607a      	str	r2, [r7, #4]
 8001930:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800193a:	2101      	movs	r1, #1
 800193c:	fa01 f202 	lsl.w	r2, r1, r2
 8001940:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	683a      	ldr	r2, [r7, #0]
 8001948:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	2b10      	cmp	r3, #16
 8001950:	d108      	bne.n	8001964 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	687a      	ldr	r2, [r7, #4]
 8001958:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	68ba      	ldr	r2, [r7, #8]
 8001960:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001962:	e007      	b.n	8001974 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	68ba      	ldr	r2, [r7, #8]
 800196a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	687a      	ldr	r2, [r7, #4]
 8001972:	60da      	str	r2, [r3, #12]
}
 8001974:	bf00      	nop
 8001976:	3714      	adds	r7, #20
 8001978:	46bd      	mov	sp, r7
 800197a:	bc80      	pop	{r7}
 800197c:	4770      	bx	lr
	...

08001980 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001980:	b480      	push	{r7}
 8001982:	b08b      	sub	sp, #44	; 0x2c
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800198a:	2300      	movs	r3, #0
 800198c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800198e:	2300      	movs	r3, #0
 8001990:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001992:	e169      	b.n	8001c68 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001994:	2201      	movs	r2, #1
 8001996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001998:	fa02 f303 	lsl.w	r3, r2, r3
 800199c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	69fa      	ldr	r2, [r7, #28]
 80019a4:	4013      	ands	r3, r2
 80019a6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80019a8:	69ba      	ldr	r2, [r7, #24]
 80019aa:	69fb      	ldr	r3, [r7, #28]
 80019ac:	429a      	cmp	r2, r3
 80019ae:	f040 8158 	bne.w	8001c62 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	4a9a      	ldr	r2, [pc, #616]	; (8001c20 <HAL_GPIO_Init+0x2a0>)
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d05e      	beq.n	8001a7a <HAL_GPIO_Init+0xfa>
 80019bc:	4a98      	ldr	r2, [pc, #608]	; (8001c20 <HAL_GPIO_Init+0x2a0>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d875      	bhi.n	8001aae <HAL_GPIO_Init+0x12e>
 80019c2:	4a98      	ldr	r2, [pc, #608]	; (8001c24 <HAL_GPIO_Init+0x2a4>)
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d058      	beq.n	8001a7a <HAL_GPIO_Init+0xfa>
 80019c8:	4a96      	ldr	r2, [pc, #600]	; (8001c24 <HAL_GPIO_Init+0x2a4>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d86f      	bhi.n	8001aae <HAL_GPIO_Init+0x12e>
 80019ce:	4a96      	ldr	r2, [pc, #600]	; (8001c28 <HAL_GPIO_Init+0x2a8>)
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d052      	beq.n	8001a7a <HAL_GPIO_Init+0xfa>
 80019d4:	4a94      	ldr	r2, [pc, #592]	; (8001c28 <HAL_GPIO_Init+0x2a8>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d869      	bhi.n	8001aae <HAL_GPIO_Init+0x12e>
 80019da:	4a94      	ldr	r2, [pc, #592]	; (8001c2c <HAL_GPIO_Init+0x2ac>)
 80019dc:	4293      	cmp	r3, r2
 80019de:	d04c      	beq.n	8001a7a <HAL_GPIO_Init+0xfa>
 80019e0:	4a92      	ldr	r2, [pc, #584]	; (8001c2c <HAL_GPIO_Init+0x2ac>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d863      	bhi.n	8001aae <HAL_GPIO_Init+0x12e>
 80019e6:	4a92      	ldr	r2, [pc, #584]	; (8001c30 <HAL_GPIO_Init+0x2b0>)
 80019e8:	4293      	cmp	r3, r2
 80019ea:	d046      	beq.n	8001a7a <HAL_GPIO_Init+0xfa>
 80019ec:	4a90      	ldr	r2, [pc, #576]	; (8001c30 <HAL_GPIO_Init+0x2b0>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d85d      	bhi.n	8001aae <HAL_GPIO_Init+0x12e>
 80019f2:	2b12      	cmp	r3, #18
 80019f4:	d82a      	bhi.n	8001a4c <HAL_GPIO_Init+0xcc>
 80019f6:	2b12      	cmp	r3, #18
 80019f8:	d859      	bhi.n	8001aae <HAL_GPIO_Init+0x12e>
 80019fa:	a201      	add	r2, pc, #4	; (adr r2, 8001a00 <HAL_GPIO_Init+0x80>)
 80019fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a00:	08001a7b 	.word	0x08001a7b
 8001a04:	08001a55 	.word	0x08001a55
 8001a08:	08001a67 	.word	0x08001a67
 8001a0c:	08001aa9 	.word	0x08001aa9
 8001a10:	08001aaf 	.word	0x08001aaf
 8001a14:	08001aaf 	.word	0x08001aaf
 8001a18:	08001aaf 	.word	0x08001aaf
 8001a1c:	08001aaf 	.word	0x08001aaf
 8001a20:	08001aaf 	.word	0x08001aaf
 8001a24:	08001aaf 	.word	0x08001aaf
 8001a28:	08001aaf 	.word	0x08001aaf
 8001a2c:	08001aaf 	.word	0x08001aaf
 8001a30:	08001aaf 	.word	0x08001aaf
 8001a34:	08001aaf 	.word	0x08001aaf
 8001a38:	08001aaf 	.word	0x08001aaf
 8001a3c:	08001aaf 	.word	0x08001aaf
 8001a40:	08001aaf 	.word	0x08001aaf
 8001a44:	08001a5d 	.word	0x08001a5d
 8001a48:	08001a71 	.word	0x08001a71
 8001a4c:	4a79      	ldr	r2, [pc, #484]	; (8001c34 <HAL_GPIO_Init+0x2b4>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d013      	beq.n	8001a7a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001a52:	e02c      	b.n	8001aae <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	68db      	ldr	r3, [r3, #12]
 8001a58:	623b      	str	r3, [r7, #32]
          break;
 8001a5a:	e029      	b.n	8001ab0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	68db      	ldr	r3, [r3, #12]
 8001a60:	3304      	adds	r3, #4
 8001a62:	623b      	str	r3, [r7, #32]
          break;
 8001a64:	e024      	b.n	8001ab0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	68db      	ldr	r3, [r3, #12]
 8001a6a:	3308      	adds	r3, #8
 8001a6c:	623b      	str	r3, [r7, #32]
          break;
 8001a6e:	e01f      	b.n	8001ab0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	68db      	ldr	r3, [r3, #12]
 8001a74:	330c      	adds	r3, #12
 8001a76:	623b      	str	r3, [r7, #32]
          break;
 8001a78:	e01a      	b.n	8001ab0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	689b      	ldr	r3, [r3, #8]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d102      	bne.n	8001a88 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001a82:	2304      	movs	r3, #4
 8001a84:	623b      	str	r3, [r7, #32]
          break;
 8001a86:	e013      	b.n	8001ab0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	689b      	ldr	r3, [r3, #8]
 8001a8c:	2b01      	cmp	r3, #1
 8001a8e:	d105      	bne.n	8001a9c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a90:	2308      	movs	r3, #8
 8001a92:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	69fa      	ldr	r2, [r7, #28]
 8001a98:	611a      	str	r2, [r3, #16]
          break;
 8001a9a:	e009      	b.n	8001ab0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a9c:	2308      	movs	r3, #8
 8001a9e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	69fa      	ldr	r2, [r7, #28]
 8001aa4:	615a      	str	r2, [r3, #20]
          break;
 8001aa6:	e003      	b.n	8001ab0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	623b      	str	r3, [r7, #32]
          break;
 8001aac:	e000      	b.n	8001ab0 <HAL_GPIO_Init+0x130>
          break;
 8001aae:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001ab0:	69bb      	ldr	r3, [r7, #24]
 8001ab2:	2bff      	cmp	r3, #255	; 0xff
 8001ab4:	d801      	bhi.n	8001aba <HAL_GPIO_Init+0x13a>
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	e001      	b.n	8001abe <HAL_GPIO_Init+0x13e>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	3304      	adds	r3, #4
 8001abe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001ac0:	69bb      	ldr	r3, [r7, #24]
 8001ac2:	2bff      	cmp	r3, #255	; 0xff
 8001ac4:	d802      	bhi.n	8001acc <HAL_GPIO_Init+0x14c>
 8001ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ac8:	009b      	lsls	r3, r3, #2
 8001aca:	e002      	b.n	8001ad2 <HAL_GPIO_Init+0x152>
 8001acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ace:	3b08      	subs	r3, #8
 8001ad0:	009b      	lsls	r3, r3, #2
 8001ad2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	681a      	ldr	r2, [r3, #0]
 8001ad8:	210f      	movs	r1, #15
 8001ada:	693b      	ldr	r3, [r7, #16]
 8001adc:	fa01 f303 	lsl.w	r3, r1, r3
 8001ae0:	43db      	mvns	r3, r3
 8001ae2:	401a      	ands	r2, r3
 8001ae4:	6a39      	ldr	r1, [r7, #32]
 8001ae6:	693b      	ldr	r3, [r7, #16]
 8001ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8001aec:	431a      	orrs	r2, r3
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	f000 80b1 	beq.w	8001c62 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001b00:	4b4d      	ldr	r3, [pc, #308]	; (8001c38 <HAL_GPIO_Init+0x2b8>)
 8001b02:	699b      	ldr	r3, [r3, #24]
 8001b04:	4a4c      	ldr	r2, [pc, #304]	; (8001c38 <HAL_GPIO_Init+0x2b8>)
 8001b06:	f043 0301 	orr.w	r3, r3, #1
 8001b0a:	6193      	str	r3, [r2, #24]
 8001b0c:	4b4a      	ldr	r3, [pc, #296]	; (8001c38 <HAL_GPIO_Init+0x2b8>)
 8001b0e:	699b      	ldr	r3, [r3, #24]
 8001b10:	f003 0301 	and.w	r3, r3, #1
 8001b14:	60bb      	str	r3, [r7, #8]
 8001b16:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001b18:	4a48      	ldr	r2, [pc, #288]	; (8001c3c <HAL_GPIO_Init+0x2bc>)
 8001b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b1c:	089b      	lsrs	r3, r3, #2
 8001b1e:	3302      	adds	r3, #2
 8001b20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b24:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b28:	f003 0303 	and.w	r3, r3, #3
 8001b2c:	009b      	lsls	r3, r3, #2
 8001b2e:	220f      	movs	r2, #15
 8001b30:	fa02 f303 	lsl.w	r3, r2, r3
 8001b34:	43db      	mvns	r3, r3
 8001b36:	68fa      	ldr	r2, [r7, #12]
 8001b38:	4013      	ands	r3, r2
 8001b3a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	4a40      	ldr	r2, [pc, #256]	; (8001c40 <HAL_GPIO_Init+0x2c0>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d013      	beq.n	8001b6c <HAL_GPIO_Init+0x1ec>
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	4a3f      	ldr	r2, [pc, #252]	; (8001c44 <HAL_GPIO_Init+0x2c4>)
 8001b48:	4293      	cmp	r3, r2
 8001b4a:	d00d      	beq.n	8001b68 <HAL_GPIO_Init+0x1e8>
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	4a3e      	ldr	r2, [pc, #248]	; (8001c48 <HAL_GPIO_Init+0x2c8>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d007      	beq.n	8001b64 <HAL_GPIO_Init+0x1e4>
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	4a3d      	ldr	r2, [pc, #244]	; (8001c4c <HAL_GPIO_Init+0x2cc>)
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d101      	bne.n	8001b60 <HAL_GPIO_Init+0x1e0>
 8001b5c:	2303      	movs	r3, #3
 8001b5e:	e006      	b.n	8001b6e <HAL_GPIO_Init+0x1ee>
 8001b60:	2304      	movs	r3, #4
 8001b62:	e004      	b.n	8001b6e <HAL_GPIO_Init+0x1ee>
 8001b64:	2302      	movs	r3, #2
 8001b66:	e002      	b.n	8001b6e <HAL_GPIO_Init+0x1ee>
 8001b68:	2301      	movs	r3, #1
 8001b6a:	e000      	b.n	8001b6e <HAL_GPIO_Init+0x1ee>
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b70:	f002 0203 	and.w	r2, r2, #3
 8001b74:	0092      	lsls	r2, r2, #2
 8001b76:	4093      	lsls	r3, r2
 8001b78:	68fa      	ldr	r2, [r7, #12]
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001b7e:	492f      	ldr	r1, [pc, #188]	; (8001c3c <HAL_GPIO_Init+0x2bc>)
 8001b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b82:	089b      	lsrs	r3, r3, #2
 8001b84:	3302      	adds	r3, #2
 8001b86:	68fa      	ldr	r2, [r7, #12]
 8001b88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d006      	beq.n	8001ba6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001b98:	4b2d      	ldr	r3, [pc, #180]	; (8001c50 <HAL_GPIO_Init+0x2d0>)
 8001b9a:	681a      	ldr	r2, [r3, #0]
 8001b9c:	492c      	ldr	r1, [pc, #176]	; (8001c50 <HAL_GPIO_Init+0x2d0>)
 8001b9e:	69bb      	ldr	r3, [r7, #24]
 8001ba0:	4313      	orrs	r3, r2
 8001ba2:	600b      	str	r3, [r1, #0]
 8001ba4:	e006      	b.n	8001bb4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001ba6:	4b2a      	ldr	r3, [pc, #168]	; (8001c50 <HAL_GPIO_Init+0x2d0>)
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	69bb      	ldr	r3, [r7, #24]
 8001bac:	43db      	mvns	r3, r3
 8001bae:	4928      	ldr	r1, [pc, #160]	; (8001c50 <HAL_GPIO_Init+0x2d0>)
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d006      	beq.n	8001bce <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001bc0:	4b23      	ldr	r3, [pc, #140]	; (8001c50 <HAL_GPIO_Init+0x2d0>)
 8001bc2:	685a      	ldr	r2, [r3, #4]
 8001bc4:	4922      	ldr	r1, [pc, #136]	; (8001c50 <HAL_GPIO_Init+0x2d0>)
 8001bc6:	69bb      	ldr	r3, [r7, #24]
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	604b      	str	r3, [r1, #4]
 8001bcc:	e006      	b.n	8001bdc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001bce:	4b20      	ldr	r3, [pc, #128]	; (8001c50 <HAL_GPIO_Init+0x2d0>)
 8001bd0:	685a      	ldr	r2, [r3, #4]
 8001bd2:	69bb      	ldr	r3, [r7, #24]
 8001bd4:	43db      	mvns	r3, r3
 8001bd6:	491e      	ldr	r1, [pc, #120]	; (8001c50 <HAL_GPIO_Init+0x2d0>)
 8001bd8:	4013      	ands	r3, r2
 8001bda:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d006      	beq.n	8001bf6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001be8:	4b19      	ldr	r3, [pc, #100]	; (8001c50 <HAL_GPIO_Init+0x2d0>)
 8001bea:	689a      	ldr	r2, [r3, #8]
 8001bec:	4918      	ldr	r1, [pc, #96]	; (8001c50 <HAL_GPIO_Init+0x2d0>)
 8001bee:	69bb      	ldr	r3, [r7, #24]
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	608b      	str	r3, [r1, #8]
 8001bf4:	e006      	b.n	8001c04 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001bf6:	4b16      	ldr	r3, [pc, #88]	; (8001c50 <HAL_GPIO_Init+0x2d0>)
 8001bf8:	689a      	ldr	r2, [r3, #8]
 8001bfa:	69bb      	ldr	r3, [r7, #24]
 8001bfc:	43db      	mvns	r3, r3
 8001bfe:	4914      	ldr	r1, [pc, #80]	; (8001c50 <HAL_GPIO_Init+0x2d0>)
 8001c00:	4013      	ands	r3, r2
 8001c02:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d021      	beq.n	8001c54 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001c10:	4b0f      	ldr	r3, [pc, #60]	; (8001c50 <HAL_GPIO_Init+0x2d0>)
 8001c12:	68da      	ldr	r2, [r3, #12]
 8001c14:	490e      	ldr	r1, [pc, #56]	; (8001c50 <HAL_GPIO_Init+0x2d0>)
 8001c16:	69bb      	ldr	r3, [r7, #24]
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	60cb      	str	r3, [r1, #12]
 8001c1c:	e021      	b.n	8001c62 <HAL_GPIO_Init+0x2e2>
 8001c1e:	bf00      	nop
 8001c20:	10320000 	.word	0x10320000
 8001c24:	10310000 	.word	0x10310000
 8001c28:	10220000 	.word	0x10220000
 8001c2c:	10210000 	.word	0x10210000
 8001c30:	10120000 	.word	0x10120000
 8001c34:	10110000 	.word	0x10110000
 8001c38:	40021000 	.word	0x40021000
 8001c3c:	40010000 	.word	0x40010000
 8001c40:	40010800 	.word	0x40010800
 8001c44:	40010c00 	.word	0x40010c00
 8001c48:	40011000 	.word	0x40011000
 8001c4c:	40011400 	.word	0x40011400
 8001c50:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001c54:	4b0b      	ldr	r3, [pc, #44]	; (8001c84 <HAL_GPIO_Init+0x304>)
 8001c56:	68da      	ldr	r2, [r3, #12]
 8001c58:	69bb      	ldr	r3, [r7, #24]
 8001c5a:	43db      	mvns	r3, r3
 8001c5c:	4909      	ldr	r1, [pc, #36]	; (8001c84 <HAL_GPIO_Init+0x304>)
 8001c5e:	4013      	ands	r3, r2
 8001c60:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c64:	3301      	adds	r3, #1
 8001c66:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	681a      	ldr	r2, [r3, #0]
 8001c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c6e:	fa22 f303 	lsr.w	r3, r2, r3
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	f47f ae8e 	bne.w	8001994 <HAL_GPIO_Init+0x14>
  }
}
 8001c78:	bf00      	nop
 8001c7a:	bf00      	nop
 8001c7c:	372c      	adds	r7, #44	; 0x2c
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bc80      	pop	{r7}
 8001c82:	4770      	bx	lr
 8001c84:	40010400 	.word	0x40010400

08001c88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b083      	sub	sp, #12
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
 8001c90:	460b      	mov	r3, r1
 8001c92:	807b      	strh	r3, [r7, #2]
 8001c94:	4613      	mov	r3, r2
 8001c96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c98:	787b      	ldrb	r3, [r7, #1]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d003      	beq.n	8001ca6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c9e:	887a      	ldrh	r2, [r7, #2]
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001ca4:	e003      	b.n	8001cae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001ca6:	887b      	ldrh	r3, [r7, #2]
 8001ca8:	041a      	lsls	r2, r3, #16
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	611a      	str	r2, [r3, #16]
}
 8001cae:	bf00      	nop
 8001cb0:	370c      	adds	r7, #12
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bc80      	pop	{r7}
 8001cb6:	4770      	bx	lr

08001cb8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b085      	sub	sp, #20
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
 8001cc0:	460b      	mov	r3, r1
 8001cc2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	68db      	ldr	r3, [r3, #12]
 8001cc8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001cca:	887a      	ldrh	r2, [r7, #2]
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	4013      	ands	r3, r2
 8001cd0:	041a      	lsls	r2, r3, #16
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	43d9      	mvns	r1, r3
 8001cd6:	887b      	ldrh	r3, [r7, #2]
 8001cd8:	400b      	ands	r3, r1
 8001cda:	431a      	orrs	r2, r3
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	611a      	str	r2, [r3, #16]
}
 8001ce0:	bf00      	nop
 8001ce2:	3714      	adds	r7, #20
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bc80      	pop	{r7}
 8001ce8:	4770      	bx	lr
	...

08001cec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b084      	sub	sp, #16
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d101      	bne.n	8001cfe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e12b      	b.n	8001f56 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d04:	b2db      	uxtb	r3, r3
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d106      	bne.n	8001d18 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001d12:	6878      	ldr	r0, [r7, #4]
 8001d14:	f008 f8e8 	bl	8009ee8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2224      	movs	r2, #36	; 0x24
 8001d1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	681a      	ldr	r2, [r3, #0]
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f022 0201 	bic.w	r2, r2, #1
 8001d2e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	681a      	ldr	r2, [r3, #0]
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001d3e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	681a      	ldr	r2, [r3, #0]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001d4e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001d50:	f001 fba0 	bl	8003494 <HAL_RCC_GetPCLK1Freq>
 8001d54:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	4a81      	ldr	r2, [pc, #516]	; (8001f60 <HAL_I2C_Init+0x274>)
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d807      	bhi.n	8001d70 <HAL_I2C_Init+0x84>
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	4a80      	ldr	r2, [pc, #512]	; (8001f64 <HAL_I2C_Init+0x278>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	bf94      	ite	ls
 8001d68:	2301      	movls	r3, #1
 8001d6a:	2300      	movhi	r3, #0
 8001d6c:	b2db      	uxtb	r3, r3
 8001d6e:	e006      	b.n	8001d7e <HAL_I2C_Init+0x92>
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	4a7d      	ldr	r2, [pc, #500]	; (8001f68 <HAL_I2C_Init+0x27c>)
 8001d74:	4293      	cmp	r3, r2
 8001d76:	bf94      	ite	ls
 8001d78:	2301      	movls	r3, #1
 8001d7a:	2300      	movhi	r3, #0
 8001d7c:	b2db      	uxtb	r3, r3
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d001      	beq.n	8001d86 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
 8001d84:	e0e7      	b.n	8001f56 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	4a78      	ldr	r2, [pc, #480]	; (8001f6c <HAL_I2C_Init+0x280>)
 8001d8a:	fba2 2303 	umull	r2, r3, r2, r3
 8001d8e:	0c9b      	lsrs	r3, r3, #18
 8001d90:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	68ba      	ldr	r2, [r7, #8]
 8001da2:	430a      	orrs	r2, r1
 8001da4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	6a1b      	ldr	r3, [r3, #32]
 8001dac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	4a6a      	ldr	r2, [pc, #424]	; (8001f60 <HAL_I2C_Init+0x274>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d802      	bhi.n	8001dc0 <HAL_I2C_Init+0xd4>
 8001dba:	68bb      	ldr	r3, [r7, #8]
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	e009      	b.n	8001dd4 <HAL_I2C_Init+0xe8>
 8001dc0:	68bb      	ldr	r3, [r7, #8]
 8001dc2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001dc6:	fb02 f303 	mul.w	r3, r2, r3
 8001dca:	4a69      	ldr	r2, [pc, #420]	; (8001f70 <HAL_I2C_Init+0x284>)
 8001dcc:	fba2 2303 	umull	r2, r3, r2, r3
 8001dd0:	099b      	lsrs	r3, r3, #6
 8001dd2:	3301      	adds	r3, #1
 8001dd4:	687a      	ldr	r2, [r7, #4]
 8001dd6:	6812      	ldr	r2, [r2, #0]
 8001dd8:	430b      	orrs	r3, r1
 8001dda:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	69db      	ldr	r3, [r3, #28]
 8001de2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001de6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	495c      	ldr	r1, [pc, #368]	; (8001f60 <HAL_I2C_Init+0x274>)
 8001df0:	428b      	cmp	r3, r1
 8001df2:	d819      	bhi.n	8001e28 <HAL_I2C_Init+0x13c>
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	1e59      	subs	r1, r3, #1
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	005b      	lsls	r3, r3, #1
 8001dfe:	fbb1 f3f3 	udiv	r3, r1, r3
 8001e02:	1c59      	adds	r1, r3, #1
 8001e04:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001e08:	400b      	ands	r3, r1
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d00a      	beq.n	8001e24 <HAL_I2C_Init+0x138>
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	1e59      	subs	r1, r3, #1
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	005b      	lsls	r3, r3, #1
 8001e18:	fbb1 f3f3 	udiv	r3, r1, r3
 8001e1c:	3301      	adds	r3, #1
 8001e1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e22:	e051      	b.n	8001ec8 <HAL_I2C_Init+0x1dc>
 8001e24:	2304      	movs	r3, #4
 8001e26:	e04f      	b.n	8001ec8 <HAL_I2C_Init+0x1dc>
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	689b      	ldr	r3, [r3, #8]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d111      	bne.n	8001e54 <HAL_I2C_Init+0x168>
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	1e58      	subs	r0, r3, #1
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6859      	ldr	r1, [r3, #4]
 8001e38:	460b      	mov	r3, r1
 8001e3a:	005b      	lsls	r3, r3, #1
 8001e3c:	440b      	add	r3, r1
 8001e3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e42:	3301      	adds	r3, #1
 8001e44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	bf0c      	ite	eq
 8001e4c:	2301      	moveq	r3, #1
 8001e4e:	2300      	movne	r3, #0
 8001e50:	b2db      	uxtb	r3, r3
 8001e52:	e012      	b.n	8001e7a <HAL_I2C_Init+0x18e>
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	1e58      	subs	r0, r3, #1
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6859      	ldr	r1, [r3, #4]
 8001e5c:	460b      	mov	r3, r1
 8001e5e:	009b      	lsls	r3, r3, #2
 8001e60:	440b      	add	r3, r1
 8001e62:	0099      	lsls	r1, r3, #2
 8001e64:	440b      	add	r3, r1
 8001e66:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e6a:	3301      	adds	r3, #1
 8001e6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	bf0c      	ite	eq
 8001e74:	2301      	moveq	r3, #1
 8001e76:	2300      	movne	r3, #0
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d001      	beq.n	8001e82 <HAL_I2C_Init+0x196>
 8001e7e:	2301      	movs	r3, #1
 8001e80:	e022      	b.n	8001ec8 <HAL_I2C_Init+0x1dc>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	689b      	ldr	r3, [r3, #8]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d10e      	bne.n	8001ea8 <HAL_I2C_Init+0x1bc>
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	1e58      	subs	r0, r3, #1
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6859      	ldr	r1, [r3, #4]
 8001e92:	460b      	mov	r3, r1
 8001e94:	005b      	lsls	r3, r3, #1
 8001e96:	440b      	add	r3, r1
 8001e98:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e9c:	3301      	adds	r3, #1
 8001e9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ea2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001ea6:	e00f      	b.n	8001ec8 <HAL_I2C_Init+0x1dc>
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	1e58      	subs	r0, r3, #1
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6859      	ldr	r1, [r3, #4]
 8001eb0:	460b      	mov	r3, r1
 8001eb2:	009b      	lsls	r3, r3, #2
 8001eb4:	440b      	add	r3, r1
 8001eb6:	0099      	lsls	r1, r3, #2
 8001eb8:	440b      	add	r3, r1
 8001eba:	fbb0 f3f3 	udiv	r3, r0, r3
 8001ebe:	3301      	adds	r3, #1
 8001ec0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ec4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001ec8:	6879      	ldr	r1, [r7, #4]
 8001eca:	6809      	ldr	r1, [r1, #0]
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	69da      	ldr	r2, [r3, #28]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6a1b      	ldr	r3, [r3, #32]
 8001ee2:	431a      	orrs	r2, r3
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	430a      	orrs	r2, r1
 8001eea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	689b      	ldr	r3, [r3, #8]
 8001ef2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001ef6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001efa:	687a      	ldr	r2, [r7, #4]
 8001efc:	6911      	ldr	r1, [r2, #16]
 8001efe:	687a      	ldr	r2, [r7, #4]
 8001f00:	68d2      	ldr	r2, [r2, #12]
 8001f02:	4311      	orrs	r1, r2
 8001f04:	687a      	ldr	r2, [r7, #4]
 8001f06:	6812      	ldr	r2, [r2, #0]
 8001f08:	430b      	orrs	r3, r1
 8001f0a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	68db      	ldr	r3, [r3, #12]
 8001f12:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	695a      	ldr	r2, [r3, #20]
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	699b      	ldr	r3, [r3, #24]
 8001f1e:	431a      	orrs	r2, r3
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	430a      	orrs	r2, r1
 8001f26:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	681a      	ldr	r2, [r3, #0]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f042 0201 	orr.w	r2, r2, #1
 8001f36:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2220      	movs	r2, #32
 8001f42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2200      	movs	r2, #0
 8001f4a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2200      	movs	r2, #0
 8001f50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001f54:	2300      	movs	r3, #0
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3710      	adds	r7, #16
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	000186a0 	.word	0x000186a0
 8001f64:	001e847f 	.word	0x001e847f
 8001f68:	003d08ff 	.word	0x003d08ff
 8001f6c:	431bde83 	.word	0x431bde83
 8001f70:	10624dd3 	.word	0x10624dd3

08001f74 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b088      	sub	sp, #32
 8001f78:	af02      	add	r7, sp, #8
 8001f7a:	60f8      	str	r0, [r7, #12]
 8001f7c:	4608      	mov	r0, r1
 8001f7e:	4611      	mov	r1, r2
 8001f80:	461a      	mov	r2, r3
 8001f82:	4603      	mov	r3, r0
 8001f84:	817b      	strh	r3, [r7, #10]
 8001f86:	460b      	mov	r3, r1
 8001f88:	813b      	strh	r3, [r7, #8]
 8001f8a:	4613      	mov	r3, r2
 8001f8c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001f8e:	f7ff f91d 	bl	80011cc <HAL_GetTick>
 8001f92:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f9a:	b2db      	uxtb	r3, r3
 8001f9c:	2b20      	cmp	r3, #32
 8001f9e:	f040 80d9 	bne.w	8002154 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	9300      	str	r3, [sp, #0]
 8001fa6:	2319      	movs	r3, #25
 8001fa8:	2201      	movs	r2, #1
 8001faa:	496d      	ldr	r1, [pc, #436]	; (8002160 <HAL_I2C_Mem_Write+0x1ec>)
 8001fac:	68f8      	ldr	r0, [r7, #12]
 8001fae:	f000 fcc1 	bl	8002934 <I2C_WaitOnFlagUntilTimeout>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d001      	beq.n	8001fbc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8001fb8:	2302      	movs	r3, #2
 8001fba:	e0cc      	b.n	8002156 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001fc2:	2b01      	cmp	r3, #1
 8001fc4:	d101      	bne.n	8001fca <HAL_I2C_Mem_Write+0x56>
 8001fc6:	2302      	movs	r3, #2
 8001fc8:	e0c5      	b.n	8002156 <HAL_I2C_Mem_Write+0x1e2>
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	2201      	movs	r2, #1
 8001fce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f003 0301 	and.w	r3, r3, #1
 8001fdc:	2b01      	cmp	r3, #1
 8001fde:	d007      	beq.n	8001ff0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f042 0201 	orr.w	r2, r2, #1
 8001fee:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	681a      	ldr	r2, [r3, #0]
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001ffe:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	2221      	movs	r2, #33	; 0x21
 8002004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	2240      	movs	r2, #64	; 0x40
 800200c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	2200      	movs	r2, #0
 8002014:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	6a3a      	ldr	r2, [r7, #32]
 800201a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002020:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002026:	b29a      	uxth	r2, r3
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	4a4d      	ldr	r2, [pc, #308]	; (8002164 <HAL_I2C_Mem_Write+0x1f0>)
 8002030:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002032:	88f8      	ldrh	r0, [r7, #6]
 8002034:	893a      	ldrh	r2, [r7, #8]
 8002036:	8979      	ldrh	r1, [r7, #10]
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	9301      	str	r3, [sp, #4]
 800203c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800203e:	9300      	str	r3, [sp, #0]
 8002040:	4603      	mov	r3, r0
 8002042:	68f8      	ldr	r0, [r7, #12]
 8002044:	f000 faf8 	bl	8002638 <I2C_RequestMemoryWrite>
 8002048:	4603      	mov	r3, r0
 800204a:	2b00      	cmp	r3, #0
 800204c:	d052      	beq.n	80020f4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800204e:	2301      	movs	r3, #1
 8002050:	e081      	b.n	8002156 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002052:	697a      	ldr	r2, [r7, #20]
 8002054:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002056:	68f8      	ldr	r0, [r7, #12]
 8002058:	f000 fd42 	bl	8002ae0 <I2C_WaitOnTXEFlagUntilTimeout>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d00d      	beq.n	800207e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002066:	2b04      	cmp	r3, #4
 8002068:	d107      	bne.n	800207a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	681a      	ldr	r2, [r3, #0]
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002078:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800207a:	2301      	movs	r3, #1
 800207c:	e06b      	b.n	8002156 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002082:	781a      	ldrb	r2, [r3, #0]
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800208e:	1c5a      	adds	r2, r3, #1
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002098:	3b01      	subs	r3, #1
 800209a:	b29a      	uxth	r2, r3
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020a4:	b29b      	uxth	r3, r3
 80020a6:	3b01      	subs	r3, #1
 80020a8:	b29a      	uxth	r2, r3
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	695b      	ldr	r3, [r3, #20]
 80020b4:	f003 0304 	and.w	r3, r3, #4
 80020b8:	2b04      	cmp	r3, #4
 80020ba:	d11b      	bne.n	80020f4 <HAL_I2C_Mem_Write+0x180>
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d017      	beq.n	80020f4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020c8:	781a      	ldrb	r2, [r3, #0]
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020d4:	1c5a      	adds	r2, r3, #1
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020de:	3b01      	subs	r3, #1
 80020e0:	b29a      	uxth	r2, r3
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020ea:	b29b      	uxth	r3, r3
 80020ec:	3b01      	subs	r3, #1
 80020ee:	b29a      	uxth	r2, r3
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d1aa      	bne.n	8002052 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80020fc:	697a      	ldr	r2, [r7, #20]
 80020fe:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002100:	68f8      	ldr	r0, [r7, #12]
 8002102:	f000 fd2e 	bl	8002b62 <I2C_WaitOnBTFFlagUntilTimeout>
 8002106:	4603      	mov	r3, r0
 8002108:	2b00      	cmp	r3, #0
 800210a:	d00d      	beq.n	8002128 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002110:	2b04      	cmp	r3, #4
 8002112:	d107      	bne.n	8002124 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	681a      	ldr	r2, [r3, #0]
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002122:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002124:	2301      	movs	r3, #1
 8002126:	e016      	b.n	8002156 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	681a      	ldr	r2, [r3, #0]
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002136:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	2220      	movs	r2, #32
 800213c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	2200      	movs	r2, #0
 8002144:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	2200      	movs	r2, #0
 800214c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002150:	2300      	movs	r3, #0
 8002152:	e000      	b.n	8002156 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002154:	2302      	movs	r3, #2
  }
}
 8002156:	4618      	mov	r0, r3
 8002158:	3718      	adds	r7, #24
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	00100002 	.word	0x00100002
 8002164:	ffff0000 	.word	0xffff0000

08002168 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b08c      	sub	sp, #48	; 0x30
 800216c:	af02      	add	r7, sp, #8
 800216e:	60f8      	str	r0, [r7, #12]
 8002170:	4608      	mov	r0, r1
 8002172:	4611      	mov	r1, r2
 8002174:	461a      	mov	r2, r3
 8002176:	4603      	mov	r3, r0
 8002178:	817b      	strh	r3, [r7, #10]
 800217a:	460b      	mov	r3, r1
 800217c:	813b      	strh	r3, [r7, #8]
 800217e:	4613      	mov	r3, r2
 8002180:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8002182:	2300      	movs	r3, #0
 8002184:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002186:	f7ff f821 	bl	80011cc <HAL_GetTick>
 800218a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002192:	b2db      	uxtb	r3, r3
 8002194:	2b20      	cmp	r3, #32
 8002196:	f040 8244 	bne.w	8002622 <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800219a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800219c:	9300      	str	r3, [sp, #0]
 800219e:	2319      	movs	r3, #25
 80021a0:	2201      	movs	r2, #1
 80021a2:	4982      	ldr	r1, [pc, #520]	; (80023ac <HAL_I2C_Mem_Read+0x244>)
 80021a4:	68f8      	ldr	r0, [r7, #12]
 80021a6:	f000 fbc5 	bl	8002934 <I2C_WaitOnFlagUntilTimeout>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d001      	beq.n	80021b4 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80021b0:	2302      	movs	r3, #2
 80021b2:	e237      	b.n	8002624 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021ba:	2b01      	cmp	r3, #1
 80021bc:	d101      	bne.n	80021c2 <HAL_I2C_Mem_Read+0x5a>
 80021be:	2302      	movs	r3, #2
 80021c0:	e230      	b.n	8002624 <HAL_I2C_Mem_Read+0x4bc>
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	2201      	movs	r2, #1
 80021c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f003 0301 	and.w	r3, r3, #1
 80021d4:	2b01      	cmp	r3, #1
 80021d6:	d007      	beq.n	80021e8 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f042 0201 	orr.w	r2, r2, #1
 80021e6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	681a      	ldr	r2, [r3, #0]
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80021f6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	2222      	movs	r2, #34	; 0x22
 80021fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	2240      	movs	r2, #64	; 0x40
 8002204:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	2200      	movs	r2, #0
 800220c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002212:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002218:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800221e:	b29a      	uxth	r2, r3
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	4a62      	ldr	r2, [pc, #392]	; (80023b0 <HAL_I2C_Mem_Read+0x248>)
 8002228:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800222a:	88f8      	ldrh	r0, [r7, #6]
 800222c:	893a      	ldrh	r2, [r7, #8]
 800222e:	8979      	ldrh	r1, [r7, #10]
 8002230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002232:	9301      	str	r3, [sp, #4]
 8002234:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002236:	9300      	str	r3, [sp, #0]
 8002238:	4603      	mov	r3, r0
 800223a:	68f8      	ldr	r0, [r7, #12]
 800223c:	f000 fa92 	bl	8002764 <I2C_RequestMemoryRead>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	d001      	beq.n	800224a <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	e1ec      	b.n	8002624 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800224e:	2b00      	cmp	r3, #0
 8002250:	d113      	bne.n	800227a <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002252:	2300      	movs	r3, #0
 8002254:	61fb      	str	r3, [r7, #28]
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	695b      	ldr	r3, [r3, #20]
 800225c:	61fb      	str	r3, [r7, #28]
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	699b      	ldr	r3, [r3, #24]
 8002264:	61fb      	str	r3, [r7, #28]
 8002266:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	681a      	ldr	r2, [r3, #0]
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002276:	601a      	str	r2, [r3, #0]
 8002278:	e1c0      	b.n	80025fc <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800227e:	2b01      	cmp	r3, #1
 8002280:	d11e      	bne.n	80022c0 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	681a      	ldr	r2, [r3, #0]
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002290:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002292:	b672      	cpsid	i
}
 8002294:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002296:	2300      	movs	r3, #0
 8002298:	61bb      	str	r3, [r7, #24]
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	695b      	ldr	r3, [r3, #20]
 80022a0:	61bb      	str	r3, [r7, #24]
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	699b      	ldr	r3, [r3, #24]
 80022a8:	61bb      	str	r3, [r7, #24]
 80022aa:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	681a      	ldr	r2, [r3, #0]
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80022ba:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80022bc:	b662      	cpsie	i
}
 80022be:	e035      	b.n	800232c <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022c4:	2b02      	cmp	r3, #2
 80022c6:	d11e      	bne.n	8002306 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	681a      	ldr	r2, [r3, #0]
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80022d6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80022d8:	b672      	cpsid	i
}
 80022da:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80022dc:	2300      	movs	r3, #0
 80022de:	617b      	str	r3, [r7, #20]
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	695b      	ldr	r3, [r3, #20]
 80022e6:	617b      	str	r3, [r7, #20]
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	699b      	ldr	r3, [r3, #24]
 80022ee:	617b      	str	r3, [r7, #20]
 80022f0:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	681a      	ldr	r2, [r3, #0]
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002300:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002302:	b662      	cpsie	i
}
 8002304:	e012      	b.n	800232c <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	681a      	ldr	r2, [r3, #0]
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002314:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002316:	2300      	movs	r3, #0
 8002318:	613b      	str	r3, [r7, #16]
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	695b      	ldr	r3, [r3, #20]
 8002320:	613b      	str	r3, [r7, #16]
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	699b      	ldr	r3, [r3, #24]
 8002328:	613b      	str	r3, [r7, #16]
 800232a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 800232c:	e166      	b.n	80025fc <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002332:	2b03      	cmp	r3, #3
 8002334:	f200 811f 	bhi.w	8002576 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800233c:	2b01      	cmp	r3, #1
 800233e:	d123      	bne.n	8002388 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002340:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002342:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002344:	68f8      	ldr	r0, [r7, #12]
 8002346:	f000 fc4d 	bl	8002be4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800234a:	4603      	mov	r3, r0
 800234c:	2b00      	cmp	r3, #0
 800234e:	d001      	beq.n	8002354 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8002350:	2301      	movs	r3, #1
 8002352:	e167      	b.n	8002624 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	691a      	ldr	r2, [r3, #16]
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800235e:	b2d2      	uxtb	r2, r2
 8002360:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002366:	1c5a      	adds	r2, r3, #1
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002370:	3b01      	subs	r3, #1
 8002372:	b29a      	uxth	r2, r3
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800237c:	b29b      	uxth	r3, r3
 800237e:	3b01      	subs	r3, #1
 8002380:	b29a      	uxth	r2, r3
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002386:	e139      	b.n	80025fc <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800238c:	2b02      	cmp	r3, #2
 800238e:	d152      	bne.n	8002436 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002392:	9300      	str	r3, [sp, #0]
 8002394:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002396:	2200      	movs	r2, #0
 8002398:	4906      	ldr	r1, [pc, #24]	; (80023b4 <HAL_I2C_Mem_Read+0x24c>)
 800239a:	68f8      	ldr	r0, [r7, #12]
 800239c:	f000 faca 	bl	8002934 <I2C_WaitOnFlagUntilTimeout>
 80023a0:	4603      	mov	r3, r0
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d008      	beq.n	80023b8 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80023a6:	2301      	movs	r3, #1
 80023a8:	e13c      	b.n	8002624 <HAL_I2C_Mem_Read+0x4bc>
 80023aa:	bf00      	nop
 80023ac:	00100002 	.word	0x00100002
 80023b0:	ffff0000 	.word	0xffff0000
 80023b4:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80023b8:	b672      	cpsid	i
}
 80023ba:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	681a      	ldr	r2, [r3, #0]
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80023ca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	691a      	ldr	r2, [r3, #16]
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023d6:	b2d2      	uxtb	r2, r2
 80023d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023de:	1c5a      	adds	r2, r3, #1
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023e8:	3b01      	subs	r3, #1
 80023ea:	b29a      	uxth	r2, r3
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023f4:	b29b      	uxth	r3, r3
 80023f6:	3b01      	subs	r3, #1
 80023f8:	b29a      	uxth	r2, r3
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80023fe:	b662      	cpsie	i
}
 8002400:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	691a      	ldr	r2, [r3, #16]
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800240c:	b2d2      	uxtb	r2, r2
 800240e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002414:	1c5a      	adds	r2, r3, #1
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800241e:	3b01      	subs	r3, #1
 8002420:	b29a      	uxth	r2, r3
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800242a:	b29b      	uxth	r3, r3
 800242c:	3b01      	subs	r3, #1
 800242e:	b29a      	uxth	r2, r3
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002434:	e0e2      	b.n	80025fc <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002438:	9300      	str	r3, [sp, #0]
 800243a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800243c:	2200      	movs	r2, #0
 800243e:	497b      	ldr	r1, [pc, #492]	; (800262c <HAL_I2C_Mem_Read+0x4c4>)
 8002440:	68f8      	ldr	r0, [r7, #12]
 8002442:	f000 fa77 	bl	8002934 <I2C_WaitOnFlagUntilTimeout>
 8002446:	4603      	mov	r3, r0
 8002448:	2b00      	cmp	r3, #0
 800244a:	d001      	beq.n	8002450 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 800244c:	2301      	movs	r3, #1
 800244e:	e0e9      	b.n	8002624 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	681a      	ldr	r2, [r3, #0]
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800245e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002460:	b672      	cpsid	i
}
 8002462:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	691a      	ldr	r2, [r3, #16]
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800246e:	b2d2      	uxtb	r2, r2
 8002470:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002476:	1c5a      	adds	r2, r3, #1
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002480:	3b01      	subs	r3, #1
 8002482:	b29a      	uxth	r2, r3
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800248c:	b29b      	uxth	r3, r3
 800248e:	3b01      	subs	r3, #1
 8002490:	b29a      	uxth	r2, r3
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8002496:	4b66      	ldr	r3, [pc, #408]	; (8002630 <HAL_I2C_Mem_Read+0x4c8>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	08db      	lsrs	r3, r3, #3
 800249c:	4a65      	ldr	r2, [pc, #404]	; (8002634 <HAL_I2C_Mem_Read+0x4cc>)
 800249e:	fba2 2303 	umull	r2, r3, r2, r3
 80024a2:	0a1a      	lsrs	r2, r3, #8
 80024a4:	4613      	mov	r3, r2
 80024a6:	009b      	lsls	r3, r3, #2
 80024a8:	4413      	add	r3, r2
 80024aa:	00da      	lsls	r2, r3, #3
 80024ac:	1ad3      	subs	r3, r2, r3
 80024ae:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80024b0:	6a3b      	ldr	r3, [r7, #32]
 80024b2:	3b01      	subs	r3, #1
 80024b4:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80024b6:	6a3b      	ldr	r3, [r7, #32]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d118      	bne.n	80024ee <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	2200      	movs	r2, #0
 80024c0:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	2220      	movs	r2, #32
 80024c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	2200      	movs	r2, #0
 80024ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d6:	f043 0220 	orr.w	r2, r3, #32
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80024de:	b662      	cpsie	i
}
 80024e0:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	2200      	movs	r2, #0
 80024e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
 80024ec:	e09a      	b.n	8002624 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	695b      	ldr	r3, [r3, #20]
 80024f4:	f003 0304 	and.w	r3, r3, #4
 80024f8:	2b04      	cmp	r3, #4
 80024fa:	d1d9      	bne.n	80024b0 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	681a      	ldr	r2, [r3, #0]
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800250a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	691a      	ldr	r2, [r3, #16]
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002516:	b2d2      	uxtb	r2, r2
 8002518:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800251e:	1c5a      	adds	r2, r3, #1
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002528:	3b01      	subs	r3, #1
 800252a:	b29a      	uxth	r2, r3
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002534:	b29b      	uxth	r3, r3
 8002536:	3b01      	subs	r3, #1
 8002538:	b29a      	uxth	r2, r3
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800253e:	b662      	cpsie	i
}
 8002540:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	691a      	ldr	r2, [r3, #16]
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800254c:	b2d2      	uxtb	r2, r2
 800254e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002554:	1c5a      	adds	r2, r3, #1
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800255e:	3b01      	subs	r3, #1
 8002560:	b29a      	uxth	r2, r3
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800256a:	b29b      	uxth	r3, r3
 800256c:	3b01      	subs	r3, #1
 800256e:	b29a      	uxth	r2, r3
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002574:	e042      	b.n	80025fc <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002576:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002578:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800257a:	68f8      	ldr	r0, [r7, #12]
 800257c:	f000 fb32 	bl	8002be4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002580:	4603      	mov	r3, r0
 8002582:	2b00      	cmp	r3, #0
 8002584:	d001      	beq.n	800258a <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	e04c      	b.n	8002624 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	691a      	ldr	r2, [r3, #16]
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002594:	b2d2      	uxtb	r2, r2
 8002596:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800259c:	1c5a      	adds	r2, r3, #1
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025a6:	3b01      	subs	r3, #1
 80025a8:	b29a      	uxth	r2, r3
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025b2:	b29b      	uxth	r3, r3
 80025b4:	3b01      	subs	r3, #1
 80025b6:	b29a      	uxth	r2, r3
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	695b      	ldr	r3, [r3, #20]
 80025c2:	f003 0304 	and.w	r3, r3, #4
 80025c6:	2b04      	cmp	r3, #4
 80025c8:	d118      	bne.n	80025fc <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	691a      	ldr	r2, [r3, #16]
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025d4:	b2d2      	uxtb	r2, r2
 80025d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025dc:	1c5a      	adds	r2, r3, #1
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025e6:	3b01      	subs	r3, #1
 80025e8:	b29a      	uxth	r2, r3
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025f2:	b29b      	uxth	r3, r3
 80025f4:	3b01      	subs	r3, #1
 80025f6:	b29a      	uxth	r2, r3
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002600:	2b00      	cmp	r3, #0
 8002602:	f47f ae94 	bne.w	800232e <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	2220      	movs	r2, #32
 800260a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	2200      	movs	r2, #0
 8002612:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	2200      	movs	r2, #0
 800261a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800261e:	2300      	movs	r3, #0
 8002620:	e000      	b.n	8002624 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 8002622:	2302      	movs	r3, #2
  }
}
 8002624:	4618      	mov	r0, r3
 8002626:	3728      	adds	r7, #40	; 0x28
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}
 800262c:	00010004 	.word	0x00010004
 8002630:	20000024 	.word	0x20000024
 8002634:	14f8b589 	.word	0x14f8b589

08002638 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b088      	sub	sp, #32
 800263c:	af02      	add	r7, sp, #8
 800263e:	60f8      	str	r0, [r7, #12]
 8002640:	4608      	mov	r0, r1
 8002642:	4611      	mov	r1, r2
 8002644:	461a      	mov	r2, r3
 8002646:	4603      	mov	r3, r0
 8002648:	817b      	strh	r3, [r7, #10]
 800264a:	460b      	mov	r3, r1
 800264c:	813b      	strh	r3, [r7, #8]
 800264e:	4613      	mov	r3, r2
 8002650:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	681a      	ldr	r2, [r3, #0]
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002660:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002664:	9300      	str	r3, [sp, #0]
 8002666:	6a3b      	ldr	r3, [r7, #32]
 8002668:	2200      	movs	r2, #0
 800266a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800266e:	68f8      	ldr	r0, [r7, #12]
 8002670:	f000 f960 	bl	8002934 <I2C_WaitOnFlagUntilTimeout>
 8002674:	4603      	mov	r3, r0
 8002676:	2b00      	cmp	r3, #0
 8002678:	d00d      	beq.n	8002696 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002684:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002688:	d103      	bne.n	8002692 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002690:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002692:	2303      	movs	r3, #3
 8002694:	e05f      	b.n	8002756 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002696:	897b      	ldrh	r3, [r7, #10]
 8002698:	b2db      	uxtb	r3, r3
 800269a:	461a      	mov	r2, r3
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80026a4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80026a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026a8:	6a3a      	ldr	r2, [r7, #32]
 80026aa:	492d      	ldr	r1, [pc, #180]	; (8002760 <I2C_RequestMemoryWrite+0x128>)
 80026ac:	68f8      	ldr	r0, [r7, #12]
 80026ae:	f000 f998 	bl	80029e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80026b2:	4603      	mov	r3, r0
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d001      	beq.n	80026bc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80026b8:	2301      	movs	r3, #1
 80026ba:	e04c      	b.n	8002756 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80026bc:	2300      	movs	r3, #0
 80026be:	617b      	str	r3, [r7, #20]
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	695b      	ldr	r3, [r3, #20]
 80026c6:	617b      	str	r3, [r7, #20]
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	699b      	ldr	r3, [r3, #24]
 80026ce:	617b      	str	r3, [r7, #20]
 80026d0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80026d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026d4:	6a39      	ldr	r1, [r7, #32]
 80026d6:	68f8      	ldr	r0, [r7, #12]
 80026d8:	f000 fa02 	bl	8002ae0 <I2C_WaitOnTXEFlagUntilTimeout>
 80026dc:	4603      	mov	r3, r0
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d00d      	beq.n	80026fe <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e6:	2b04      	cmp	r3, #4
 80026e8:	d107      	bne.n	80026fa <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026f8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80026fa:	2301      	movs	r3, #1
 80026fc:	e02b      	b.n	8002756 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80026fe:	88fb      	ldrh	r3, [r7, #6]
 8002700:	2b01      	cmp	r3, #1
 8002702:	d105      	bne.n	8002710 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002704:	893b      	ldrh	r3, [r7, #8]
 8002706:	b2da      	uxtb	r2, r3
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	611a      	str	r2, [r3, #16]
 800270e:	e021      	b.n	8002754 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002710:	893b      	ldrh	r3, [r7, #8]
 8002712:	0a1b      	lsrs	r3, r3, #8
 8002714:	b29b      	uxth	r3, r3
 8002716:	b2da      	uxtb	r2, r3
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800271e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002720:	6a39      	ldr	r1, [r7, #32]
 8002722:	68f8      	ldr	r0, [r7, #12]
 8002724:	f000 f9dc 	bl	8002ae0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d00d      	beq.n	800274a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002732:	2b04      	cmp	r3, #4
 8002734:	d107      	bne.n	8002746 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	681a      	ldr	r2, [r3, #0]
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002744:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002746:	2301      	movs	r3, #1
 8002748:	e005      	b.n	8002756 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800274a:	893b      	ldrh	r3, [r7, #8]
 800274c:	b2da      	uxtb	r2, r3
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002754:	2300      	movs	r3, #0
}
 8002756:	4618      	mov	r0, r3
 8002758:	3718      	adds	r7, #24
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	00010002 	.word	0x00010002

08002764 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b088      	sub	sp, #32
 8002768:	af02      	add	r7, sp, #8
 800276a:	60f8      	str	r0, [r7, #12]
 800276c:	4608      	mov	r0, r1
 800276e:	4611      	mov	r1, r2
 8002770:	461a      	mov	r2, r3
 8002772:	4603      	mov	r3, r0
 8002774:	817b      	strh	r3, [r7, #10]
 8002776:	460b      	mov	r3, r1
 8002778:	813b      	strh	r3, [r7, #8]
 800277a:	4613      	mov	r3, r2
 800277c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	681a      	ldr	r2, [r3, #0]
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800278c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800279c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800279e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027a0:	9300      	str	r3, [sp, #0]
 80027a2:	6a3b      	ldr	r3, [r7, #32]
 80027a4:	2200      	movs	r2, #0
 80027a6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80027aa:	68f8      	ldr	r0, [r7, #12]
 80027ac:	f000 f8c2 	bl	8002934 <I2C_WaitOnFlagUntilTimeout>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d00d      	beq.n	80027d2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80027c4:	d103      	bne.n	80027ce <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80027cc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80027ce:	2303      	movs	r3, #3
 80027d0:	e0aa      	b.n	8002928 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80027d2:	897b      	ldrh	r3, [r7, #10]
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	461a      	mov	r2, r3
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80027e0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80027e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027e4:	6a3a      	ldr	r2, [r7, #32]
 80027e6:	4952      	ldr	r1, [pc, #328]	; (8002930 <I2C_RequestMemoryRead+0x1cc>)
 80027e8:	68f8      	ldr	r0, [r7, #12]
 80027ea:	f000 f8fa 	bl	80029e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80027ee:	4603      	mov	r3, r0
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d001      	beq.n	80027f8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80027f4:	2301      	movs	r3, #1
 80027f6:	e097      	b.n	8002928 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027f8:	2300      	movs	r3, #0
 80027fa:	617b      	str	r3, [r7, #20]
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	695b      	ldr	r3, [r3, #20]
 8002802:	617b      	str	r3, [r7, #20]
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	699b      	ldr	r3, [r3, #24]
 800280a:	617b      	str	r3, [r7, #20]
 800280c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800280e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002810:	6a39      	ldr	r1, [r7, #32]
 8002812:	68f8      	ldr	r0, [r7, #12]
 8002814:	f000 f964 	bl	8002ae0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002818:	4603      	mov	r3, r0
 800281a:	2b00      	cmp	r3, #0
 800281c:	d00d      	beq.n	800283a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002822:	2b04      	cmp	r3, #4
 8002824:	d107      	bne.n	8002836 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002834:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e076      	b.n	8002928 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800283a:	88fb      	ldrh	r3, [r7, #6]
 800283c:	2b01      	cmp	r3, #1
 800283e:	d105      	bne.n	800284c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002840:	893b      	ldrh	r3, [r7, #8]
 8002842:	b2da      	uxtb	r2, r3
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	611a      	str	r2, [r3, #16]
 800284a:	e021      	b.n	8002890 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800284c:	893b      	ldrh	r3, [r7, #8]
 800284e:	0a1b      	lsrs	r3, r3, #8
 8002850:	b29b      	uxth	r3, r3
 8002852:	b2da      	uxtb	r2, r3
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800285a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800285c:	6a39      	ldr	r1, [r7, #32]
 800285e:	68f8      	ldr	r0, [r7, #12]
 8002860:	f000 f93e 	bl	8002ae0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002864:	4603      	mov	r3, r0
 8002866:	2b00      	cmp	r3, #0
 8002868:	d00d      	beq.n	8002886 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800286e:	2b04      	cmp	r3, #4
 8002870:	d107      	bne.n	8002882 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	681a      	ldr	r2, [r3, #0]
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002880:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	e050      	b.n	8002928 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002886:	893b      	ldrh	r3, [r7, #8]
 8002888:	b2da      	uxtb	r2, r3
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002890:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002892:	6a39      	ldr	r1, [r7, #32]
 8002894:	68f8      	ldr	r0, [r7, #12]
 8002896:	f000 f923 	bl	8002ae0 <I2C_WaitOnTXEFlagUntilTimeout>
 800289a:	4603      	mov	r3, r0
 800289c:	2b00      	cmp	r3, #0
 800289e:	d00d      	beq.n	80028bc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a4:	2b04      	cmp	r3, #4
 80028a6:	d107      	bne.n	80028b8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	681a      	ldr	r2, [r3, #0]
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028b6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80028b8:	2301      	movs	r3, #1
 80028ba:	e035      	b.n	8002928 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80028ca:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80028cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ce:	9300      	str	r3, [sp, #0]
 80028d0:	6a3b      	ldr	r3, [r7, #32]
 80028d2:	2200      	movs	r2, #0
 80028d4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80028d8:	68f8      	ldr	r0, [r7, #12]
 80028da:	f000 f82b 	bl	8002934 <I2C_WaitOnFlagUntilTimeout>
 80028de:	4603      	mov	r3, r0
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d00d      	beq.n	8002900 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80028f2:	d103      	bne.n	80028fc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80028fa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80028fc:	2303      	movs	r3, #3
 80028fe:	e013      	b.n	8002928 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002900:	897b      	ldrh	r3, [r7, #10]
 8002902:	b2db      	uxtb	r3, r3
 8002904:	f043 0301 	orr.w	r3, r3, #1
 8002908:	b2da      	uxtb	r2, r3
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002912:	6a3a      	ldr	r2, [r7, #32]
 8002914:	4906      	ldr	r1, [pc, #24]	; (8002930 <I2C_RequestMemoryRead+0x1cc>)
 8002916:	68f8      	ldr	r0, [r7, #12]
 8002918:	f000 f863 	bl	80029e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800291c:	4603      	mov	r3, r0
 800291e:	2b00      	cmp	r3, #0
 8002920:	d001      	beq.n	8002926 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	e000      	b.n	8002928 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8002926:	2300      	movs	r3, #0
}
 8002928:	4618      	mov	r0, r3
 800292a:	3718      	adds	r7, #24
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}
 8002930:	00010002 	.word	0x00010002

08002934 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b084      	sub	sp, #16
 8002938:	af00      	add	r7, sp, #0
 800293a:	60f8      	str	r0, [r7, #12]
 800293c:	60b9      	str	r1, [r7, #8]
 800293e:	603b      	str	r3, [r7, #0]
 8002940:	4613      	mov	r3, r2
 8002942:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002944:	e025      	b.n	8002992 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800294c:	d021      	beq.n	8002992 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800294e:	f7fe fc3d 	bl	80011cc <HAL_GetTick>
 8002952:	4602      	mov	r2, r0
 8002954:	69bb      	ldr	r3, [r7, #24]
 8002956:	1ad3      	subs	r3, r2, r3
 8002958:	683a      	ldr	r2, [r7, #0]
 800295a:	429a      	cmp	r2, r3
 800295c:	d302      	bcc.n	8002964 <I2C_WaitOnFlagUntilTimeout+0x30>
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d116      	bne.n	8002992 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	2200      	movs	r2, #0
 8002968:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	2220      	movs	r2, #32
 800296e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2200      	movs	r2, #0
 8002976:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800297e:	f043 0220 	orr.w	r2, r3, #32
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	2200      	movs	r2, #0
 800298a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800298e:	2301      	movs	r3, #1
 8002990:	e023      	b.n	80029da <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002992:	68bb      	ldr	r3, [r7, #8]
 8002994:	0c1b      	lsrs	r3, r3, #16
 8002996:	b2db      	uxtb	r3, r3
 8002998:	2b01      	cmp	r3, #1
 800299a:	d10d      	bne.n	80029b8 <I2C_WaitOnFlagUntilTimeout+0x84>
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	695b      	ldr	r3, [r3, #20]
 80029a2:	43da      	mvns	r2, r3
 80029a4:	68bb      	ldr	r3, [r7, #8]
 80029a6:	4013      	ands	r3, r2
 80029a8:	b29b      	uxth	r3, r3
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	bf0c      	ite	eq
 80029ae:	2301      	moveq	r3, #1
 80029b0:	2300      	movne	r3, #0
 80029b2:	b2db      	uxtb	r3, r3
 80029b4:	461a      	mov	r2, r3
 80029b6:	e00c      	b.n	80029d2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	699b      	ldr	r3, [r3, #24]
 80029be:	43da      	mvns	r2, r3
 80029c0:	68bb      	ldr	r3, [r7, #8]
 80029c2:	4013      	ands	r3, r2
 80029c4:	b29b      	uxth	r3, r3
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	bf0c      	ite	eq
 80029ca:	2301      	moveq	r3, #1
 80029cc:	2300      	movne	r3, #0
 80029ce:	b2db      	uxtb	r3, r3
 80029d0:	461a      	mov	r2, r3
 80029d2:	79fb      	ldrb	r3, [r7, #7]
 80029d4:	429a      	cmp	r2, r3
 80029d6:	d0b6      	beq.n	8002946 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80029d8:	2300      	movs	r3, #0
}
 80029da:	4618      	mov	r0, r3
 80029dc:	3710      	adds	r7, #16
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}

080029e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80029e2:	b580      	push	{r7, lr}
 80029e4:	b084      	sub	sp, #16
 80029e6:	af00      	add	r7, sp, #0
 80029e8:	60f8      	str	r0, [r7, #12]
 80029ea:	60b9      	str	r1, [r7, #8]
 80029ec:	607a      	str	r2, [r7, #4]
 80029ee:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80029f0:	e051      	b.n	8002a96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	695b      	ldr	r3, [r3, #20]
 80029f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a00:	d123      	bne.n	8002a4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	681a      	ldr	r2, [r3, #0]
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a10:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002a1a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	2200      	movs	r2, #0
 8002a20:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	2220      	movs	r2, #32
 8002a26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a36:	f043 0204 	orr.w	r2, r3, #4
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	2200      	movs	r2, #0
 8002a42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002a46:	2301      	movs	r3, #1
 8002a48:	e046      	b.n	8002ad8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a50:	d021      	beq.n	8002a96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a52:	f7fe fbbb 	bl	80011cc <HAL_GetTick>
 8002a56:	4602      	mov	r2, r0
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	1ad3      	subs	r3, r2, r3
 8002a5c:	687a      	ldr	r2, [r7, #4]
 8002a5e:	429a      	cmp	r2, r3
 8002a60:	d302      	bcc.n	8002a68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d116      	bne.n	8002a96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	2220      	movs	r2, #32
 8002a72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a82:	f043 0220 	orr.w	r2, r3, #32
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002a92:	2301      	movs	r3, #1
 8002a94:	e020      	b.n	8002ad8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	0c1b      	lsrs	r3, r3, #16
 8002a9a:	b2db      	uxtb	r3, r3
 8002a9c:	2b01      	cmp	r3, #1
 8002a9e:	d10c      	bne.n	8002aba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	695b      	ldr	r3, [r3, #20]
 8002aa6:	43da      	mvns	r2, r3
 8002aa8:	68bb      	ldr	r3, [r7, #8]
 8002aaa:	4013      	ands	r3, r2
 8002aac:	b29b      	uxth	r3, r3
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	bf14      	ite	ne
 8002ab2:	2301      	movne	r3, #1
 8002ab4:	2300      	moveq	r3, #0
 8002ab6:	b2db      	uxtb	r3, r3
 8002ab8:	e00b      	b.n	8002ad2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	699b      	ldr	r3, [r3, #24]
 8002ac0:	43da      	mvns	r2, r3
 8002ac2:	68bb      	ldr	r3, [r7, #8]
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	b29b      	uxth	r3, r3
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	bf14      	ite	ne
 8002acc:	2301      	movne	r3, #1
 8002ace:	2300      	moveq	r3, #0
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d18d      	bne.n	80029f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002ad6:	2300      	movs	r3, #0
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	3710      	adds	r7, #16
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}

08002ae0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b084      	sub	sp, #16
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	60f8      	str	r0, [r7, #12]
 8002ae8:	60b9      	str	r1, [r7, #8]
 8002aea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002aec:	e02d      	b.n	8002b4a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002aee:	68f8      	ldr	r0, [r7, #12]
 8002af0:	f000 f8ce 	bl	8002c90 <I2C_IsAcknowledgeFailed>
 8002af4:	4603      	mov	r3, r0
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d001      	beq.n	8002afe <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	e02d      	b.n	8002b5a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002afe:	68bb      	ldr	r3, [r7, #8]
 8002b00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b04:	d021      	beq.n	8002b4a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b06:	f7fe fb61 	bl	80011cc <HAL_GetTick>
 8002b0a:	4602      	mov	r2, r0
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	1ad3      	subs	r3, r2, r3
 8002b10:	68ba      	ldr	r2, [r7, #8]
 8002b12:	429a      	cmp	r2, r3
 8002b14:	d302      	bcc.n	8002b1c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002b16:	68bb      	ldr	r3, [r7, #8]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d116      	bne.n	8002b4a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	2200      	movs	r2, #0
 8002b20:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	2220      	movs	r2, #32
 8002b26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b36:	f043 0220 	orr.w	r2, r3, #32
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	2200      	movs	r2, #0
 8002b42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e007      	b.n	8002b5a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	695b      	ldr	r3, [r3, #20]
 8002b50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b54:	2b80      	cmp	r3, #128	; 0x80
 8002b56:	d1ca      	bne.n	8002aee <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002b58:	2300      	movs	r3, #0
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	3710      	adds	r7, #16
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}

08002b62 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002b62:	b580      	push	{r7, lr}
 8002b64:	b084      	sub	sp, #16
 8002b66:	af00      	add	r7, sp, #0
 8002b68:	60f8      	str	r0, [r7, #12]
 8002b6a:	60b9      	str	r1, [r7, #8]
 8002b6c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002b6e:	e02d      	b.n	8002bcc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002b70:	68f8      	ldr	r0, [r7, #12]
 8002b72:	f000 f88d 	bl	8002c90 <I2C_IsAcknowledgeFailed>
 8002b76:	4603      	mov	r3, r0
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d001      	beq.n	8002b80 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	e02d      	b.n	8002bdc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b86:	d021      	beq.n	8002bcc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b88:	f7fe fb20 	bl	80011cc <HAL_GetTick>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	1ad3      	subs	r3, r2, r3
 8002b92:	68ba      	ldr	r2, [r7, #8]
 8002b94:	429a      	cmp	r2, r3
 8002b96:	d302      	bcc.n	8002b9e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002b98:	68bb      	ldr	r3, [r7, #8]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d116      	bne.n	8002bcc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	2220      	movs	r2, #32
 8002ba8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	2200      	movs	r2, #0
 8002bb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb8:	f043 0220 	orr.w	r2, r3, #32
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	e007      	b.n	8002bdc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	695b      	ldr	r3, [r3, #20]
 8002bd2:	f003 0304 	and.w	r3, r3, #4
 8002bd6:	2b04      	cmp	r3, #4
 8002bd8:	d1ca      	bne.n	8002b70 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002bda:	2300      	movs	r3, #0
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	3710      	adds	r7, #16
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}

08002be4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b084      	sub	sp, #16
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	60f8      	str	r0, [r7, #12]
 8002bec:	60b9      	str	r1, [r7, #8]
 8002bee:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002bf0:	e042      	b.n	8002c78 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	695b      	ldr	r3, [r3, #20]
 8002bf8:	f003 0310 	and.w	r3, r3, #16
 8002bfc:	2b10      	cmp	r3, #16
 8002bfe:	d119      	bne.n	8002c34 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f06f 0210 	mvn.w	r2, #16
 8002c08:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	2220      	movs	r2, #32
 8002c14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
 8002c32:	e029      	b.n	8002c88 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c34:	f7fe faca 	bl	80011cc <HAL_GetTick>
 8002c38:	4602      	mov	r2, r0
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	1ad3      	subs	r3, r2, r3
 8002c3e:	68ba      	ldr	r2, [r7, #8]
 8002c40:	429a      	cmp	r2, r3
 8002c42:	d302      	bcc.n	8002c4a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d116      	bne.n	8002c78 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	2220      	movs	r2, #32
 8002c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c64:	f043 0220 	orr.w	r2, r3, #32
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	2200      	movs	r2, #0
 8002c70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002c74:	2301      	movs	r3, #1
 8002c76:	e007      	b.n	8002c88 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	695b      	ldr	r3, [r3, #20]
 8002c7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c82:	2b40      	cmp	r3, #64	; 0x40
 8002c84:	d1b5      	bne.n	8002bf2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002c86:	2300      	movs	r3, #0
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	3710      	adds	r7, #16
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd80      	pop	{r7, pc}

08002c90 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b083      	sub	sp, #12
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	695b      	ldr	r3, [r3, #20]
 8002c9e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ca2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ca6:	d11b      	bne.n	8002ce0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002cb0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2220      	movs	r2, #32
 8002cbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ccc:	f043 0204 	orr.w	r2, r3, #4
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	e000      	b.n	8002ce2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002ce0:	2300      	movs	r3, #0
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	370c      	adds	r7, #12
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bc80      	pop	{r7}
 8002cea:	4770      	bx	lr

08002cec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b086      	sub	sp, #24
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d101      	bne.n	8002cfe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	e272      	b.n	80031e4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f003 0301 	and.w	r3, r3, #1
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	f000 8087 	beq.w	8002e1a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002d0c:	4b92      	ldr	r3, [pc, #584]	; (8002f58 <HAL_RCC_OscConfig+0x26c>)
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	f003 030c 	and.w	r3, r3, #12
 8002d14:	2b04      	cmp	r3, #4
 8002d16:	d00c      	beq.n	8002d32 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002d18:	4b8f      	ldr	r3, [pc, #572]	; (8002f58 <HAL_RCC_OscConfig+0x26c>)
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	f003 030c 	and.w	r3, r3, #12
 8002d20:	2b08      	cmp	r3, #8
 8002d22:	d112      	bne.n	8002d4a <HAL_RCC_OscConfig+0x5e>
 8002d24:	4b8c      	ldr	r3, [pc, #560]	; (8002f58 <HAL_RCC_OscConfig+0x26c>)
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d30:	d10b      	bne.n	8002d4a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d32:	4b89      	ldr	r3, [pc, #548]	; (8002f58 <HAL_RCC_OscConfig+0x26c>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d06c      	beq.n	8002e18 <HAL_RCC_OscConfig+0x12c>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d168      	bne.n	8002e18 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002d46:	2301      	movs	r3, #1
 8002d48:	e24c      	b.n	80031e4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d52:	d106      	bne.n	8002d62 <HAL_RCC_OscConfig+0x76>
 8002d54:	4b80      	ldr	r3, [pc, #512]	; (8002f58 <HAL_RCC_OscConfig+0x26c>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a7f      	ldr	r2, [pc, #508]	; (8002f58 <HAL_RCC_OscConfig+0x26c>)
 8002d5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d5e:	6013      	str	r3, [r2, #0]
 8002d60:	e02e      	b.n	8002dc0 <HAL_RCC_OscConfig+0xd4>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d10c      	bne.n	8002d84 <HAL_RCC_OscConfig+0x98>
 8002d6a:	4b7b      	ldr	r3, [pc, #492]	; (8002f58 <HAL_RCC_OscConfig+0x26c>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a7a      	ldr	r2, [pc, #488]	; (8002f58 <HAL_RCC_OscConfig+0x26c>)
 8002d70:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d74:	6013      	str	r3, [r2, #0]
 8002d76:	4b78      	ldr	r3, [pc, #480]	; (8002f58 <HAL_RCC_OscConfig+0x26c>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4a77      	ldr	r2, [pc, #476]	; (8002f58 <HAL_RCC_OscConfig+0x26c>)
 8002d7c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d80:	6013      	str	r3, [r2, #0]
 8002d82:	e01d      	b.n	8002dc0 <HAL_RCC_OscConfig+0xd4>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d8c:	d10c      	bne.n	8002da8 <HAL_RCC_OscConfig+0xbc>
 8002d8e:	4b72      	ldr	r3, [pc, #456]	; (8002f58 <HAL_RCC_OscConfig+0x26c>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4a71      	ldr	r2, [pc, #452]	; (8002f58 <HAL_RCC_OscConfig+0x26c>)
 8002d94:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d98:	6013      	str	r3, [r2, #0]
 8002d9a:	4b6f      	ldr	r3, [pc, #444]	; (8002f58 <HAL_RCC_OscConfig+0x26c>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4a6e      	ldr	r2, [pc, #440]	; (8002f58 <HAL_RCC_OscConfig+0x26c>)
 8002da0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002da4:	6013      	str	r3, [r2, #0]
 8002da6:	e00b      	b.n	8002dc0 <HAL_RCC_OscConfig+0xd4>
 8002da8:	4b6b      	ldr	r3, [pc, #428]	; (8002f58 <HAL_RCC_OscConfig+0x26c>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a6a      	ldr	r2, [pc, #424]	; (8002f58 <HAL_RCC_OscConfig+0x26c>)
 8002dae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002db2:	6013      	str	r3, [r2, #0]
 8002db4:	4b68      	ldr	r3, [pc, #416]	; (8002f58 <HAL_RCC_OscConfig+0x26c>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a67      	ldr	r2, [pc, #412]	; (8002f58 <HAL_RCC_OscConfig+0x26c>)
 8002dba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002dbe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d013      	beq.n	8002df0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dc8:	f7fe fa00 	bl	80011cc <HAL_GetTick>
 8002dcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dce:	e008      	b.n	8002de2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002dd0:	f7fe f9fc 	bl	80011cc <HAL_GetTick>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	1ad3      	subs	r3, r2, r3
 8002dda:	2b64      	cmp	r3, #100	; 0x64
 8002ddc:	d901      	bls.n	8002de2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002dde:	2303      	movs	r3, #3
 8002de0:	e200      	b.n	80031e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002de2:	4b5d      	ldr	r3, [pc, #372]	; (8002f58 <HAL_RCC_OscConfig+0x26c>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d0f0      	beq.n	8002dd0 <HAL_RCC_OscConfig+0xe4>
 8002dee:	e014      	b.n	8002e1a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002df0:	f7fe f9ec 	bl	80011cc <HAL_GetTick>
 8002df4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002df6:	e008      	b.n	8002e0a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002df8:	f7fe f9e8 	bl	80011cc <HAL_GetTick>
 8002dfc:	4602      	mov	r2, r0
 8002dfe:	693b      	ldr	r3, [r7, #16]
 8002e00:	1ad3      	subs	r3, r2, r3
 8002e02:	2b64      	cmp	r3, #100	; 0x64
 8002e04:	d901      	bls.n	8002e0a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002e06:	2303      	movs	r3, #3
 8002e08:	e1ec      	b.n	80031e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e0a:	4b53      	ldr	r3, [pc, #332]	; (8002f58 <HAL_RCC_OscConfig+0x26c>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d1f0      	bne.n	8002df8 <HAL_RCC_OscConfig+0x10c>
 8002e16:	e000      	b.n	8002e1a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f003 0302 	and.w	r3, r3, #2
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d063      	beq.n	8002eee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002e26:	4b4c      	ldr	r3, [pc, #304]	; (8002f58 <HAL_RCC_OscConfig+0x26c>)
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	f003 030c 	and.w	r3, r3, #12
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d00b      	beq.n	8002e4a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002e32:	4b49      	ldr	r3, [pc, #292]	; (8002f58 <HAL_RCC_OscConfig+0x26c>)
 8002e34:	685b      	ldr	r3, [r3, #4]
 8002e36:	f003 030c 	and.w	r3, r3, #12
 8002e3a:	2b08      	cmp	r3, #8
 8002e3c:	d11c      	bne.n	8002e78 <HAL_RCC_OscConfig+0x18c>
 8002e3e:	4b46      	ldr	r3, [pc, #280]	; (8002f58 <HAL_RCC_OscConfig+0x26c>)
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d116      	bne.n	8002e78 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e4a:	4b43      	ldr	r3, [pc, #268]	; (8002f58 <HAL_RCC_OscConfig+0x26c>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f003 0302 	and.w	r3, r3, #2
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d005      	beq.n	8002e62 <HAL_RCC_OscConfig+0x176>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	691b      	ldr	r3, [r3, #16]
 8002e5a:	2b01      	cmp	r3, #1
 8002e5c:	d001      	beq.n	8002e62 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002e5e:	2301      	movs	r3, #1
 8002e60:	e1c0      	b.n	80031e4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e62:	4b3d      	ldr	r3, [pc, #244]	; (8002f58 <HAL_RCC_OscConfig+0x26c>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	695b      	ldr	r3, [r3, #20]
 8002e6e:	00db      	lsls	r3, r3, #3
 8002e70:	4939      	ldr	r1, [pc, #228]	; (8002f58 <HAL_RCC_OscConfig+0x26c>)
 8002e72:	4313      	orrs	r3, r2
 8002e74:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e76:	e03a      	b.n	8002eee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	691b      	ldr	r3, [r3, #16]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d020      	beq.n	8002ec2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e80:	4b36      	ldr	r3, [pc, #216]	; (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002e82:	2201      	movs	r2, #1
 8002e84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e86:	f7fe f9a1 	bl	80011cc <HAL_GetTick>
 8002e8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e8c:	e008      	b.n	8002ea0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e8e:	f7fe f99d 	bl	80011cc <HAL_GetTick>
 8002e92:	4602      	mov	r2, r0
 8002e94:	693b      	ldr	r3, [r7, #16]
 8002e96:	1ad3      	subs	r3, r2, r3
 8002e98:	2b02      	cmp	r3, #2
 8002e9a:	d901      	bls.n	8002ea0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002e9c:	2303      	movs	r3, #3
 8002e9e:	e1a1      	b.n	80031e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ea0:	4b2d      	ldr	r3, [pc, #180]	; (8002f58 <HAL_RCC_OscConfig+0x26c>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f003 0302 	and.w	r3, r3, #2
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d0f0      	beq.n	8002e8e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002eac:	4b2a      	ldr	r3, [pc, #168]	; (8002f58 <HAL_RCC_OscConfig+0x26c>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	695b      	ldr	r3, [r3, #20]
 8002eb8:	00db      	lsls	r3, r3, #3
 8002eba:	4927      	ldr	r1, [pc, #156]	; (8002f58 <HAL_RCC_OscConfig+0x26c>)
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	600b      	str	r3, [r1, #0]
 8002ec0:	e015      	b.n	8002eee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ec2:	4b26      	ldr	r3, [pc, #152]	; (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ec8:	f7fe f980 	bl	80011cc <HAL_GetTick>
 8002ecc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ece:	e008      	b.n	8002ee2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ed0:	f7fe f97c 	bl	80011cc <HAL_GetTick>
 8002ed4:	4602      	mov	r2, r0
 8002ed6:	693b      	ldr	r3, [r7, #16]
 8002ed8:	1ad3      	subs	r3, r2, r3
 8002eda:	2b02      	cmp	r3, #2
 8002edc:	d901      	bls.n	8002ee2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002ede:	2303      	movs	r3, #3
 8002ee0:	e180      	b.n	80031e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ee2:	4b1d      	ldr	r3, [pc, #116]	; (8002f58 <HAL_RCC_OscConfig+0x26c>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f003 0302 	and.w	r3, r3, #2
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d1f0      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f003 0308 	and.w	r3, r3, #8
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d03a      	beq.n	8002f70 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	699b      	ldr	r3, [r3, #24]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d019      	beq.n	8002f36 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f02:	4b17      	ldr	r3, [pc, #92]	; (8002f60 <HAL_RCC_OscConfig+0x274>)
 8002f04:	2201      	movs	r2, #1
 8002f06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f08:	f7fe f960 	bl	80011cc <HAL_GetTick>
 8002f0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f0e:	e008      	b.n	8002f22 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f10:	f7fe f95c 	bl	80011cc <HAL_GetTick>
 8002f14:	4602      	mov	r2, r0
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	1ad3      	subs	r3, r2, r3
 8002f1a:	2b02      	cmp	r3, #2
 8002f1c:	d901      	bls.n	8002f22 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002f1e:	2303      	movs	r3, #3
 8002f20:	e160      	b.n	80031e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f22:	4b0d      	ldr	r3, [pc, #52]	; (8002f58 <HAL_RCC_OscConfig+0x26c>)
 8002f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f26:	f003 0302 	and.w	r3, r3, #2
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d0f0      	beq.n	8002f10 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002f2e:	2001      	movs	r0, #1
 8002f30:	f000 fad8 	bl	80034e4 <RCC_Delay>
 8002f34:	e01c      	b.n	8002f70 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f36:	4b0a      	ldr	r3, [pc, #40]	; (8002f60 <HAL_RCC_OscConfig+0x274>)
 8002f38:	2200      	movs	r2, #0
 8002f3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f3c:	f7fe f946 	bl	80011cc <HAL_GetTick>
 8002f40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f42:	e00f      	b.n	8002f64 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f44:	f7fe f942 	bl	80011cc <HAL_GetTick>
 8002f48:	4602      	mov	r2, r0
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	1ad3      	subs	r3, r2, r3
 8002f4e:	2b02      	cmp	r3, #2
 8002f50:	d908      	bls.n	8002f64 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002f52:	2303      	movs	r3, #3
 8002f54:	e146      	b.n	80031e4 <HAL_RCC_OscConfig+0x4f8>
 8002f56:	bf00      	nop
 8002f58:	40021000 	.word	0x40021000
 8002f5c:	42420000 	.word	0x42420000
 8002f60:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f64:	4b92      	ldr	r3, [pc, #584]	; (80031b0 <HAL_RCC_OscConfig+0x4c4>)
 8002f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f68:	f003 0302 	and.w	r3, r3, #2
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d1e9      	bne.n	8002f44 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f003 0304 	and.w	r3, r3, #4
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	f000 80a6 	beq.w	80030ca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f82:	4b8b      	ldr	r3, [pc, #556]	; (80031b0 <HAL_RCC_OscConfig+0x4c4>)
 8002f84:	69db      	ldr	r3, [r3, #28]
 8002f86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d10d      	bne.n	8002faa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f8e:	4b88      	ldr	r3, [pc, #544]	; (80031b0 <HAL_RCC_OscConfig+0x4c4>)
 8002f90:	69db      	ldr	r3, [r3, #28]
 8002f92:	4a87      	ldr	r2, [pc, #540]	; (80031b0 <HAL_RCC_OscConfig+0x4c4>)
 8002f94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f98:	61d3      	str	r3, [r2, #28]
 8002f9a:	4b85      	ldr	r3, [pc, #532]	; (80031b0 <HAL_RCC_OscConfig+0x4c4>)
 8002f9c:	69db      	ldr	r3, [r3, #28]
 8002f9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fa2:	60bb      	str	r3, [r7, #8]
 8002fa4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002faa:	4b82      	ldr	r3, [pc, #520]	; (80031b4 <HAL_RCC_OscConfig+0x4c8>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d118      	bne.n	8002fe8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002fb6:	4b7f      	ldr	r3, [pc, #508]	; (80031b4 <HAL_RCC_OscConfig+0x4c8>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4a7e      	ldr	r2, [pc, #504]	; (80031b4 <HAL_RCC_OscConfig+0x4c8>)
 8002fbc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fc0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002fc2:	f7fe f903 	bl	80011cc <HAL_GetTick>
 8002fc6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fc8:	e008      	b.n	8002fdc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fca:	f7fe f8ff 	bl	80011cc <HAL_GetTick>
 8002fce:	4602      	mov	r2, r0
 8002fd0:	693b      	ldr	r3, [r7, #16]
 8002fd2:	1ad3      	subs	r3, r2, r3
 8002fd4:	2b64      	cmp	r3, #100	; 0x64
 8002fd6:	d901      	bls.n	8002fdc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002fd8:	2303      	movs	r3, #3
 8002fda:	e103      	b.n	80031e4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fdc:	4b75      	ldr	r3, [pc, #468]	; (80031b4 <HAL_RCC_OscConfig+0x4c8>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d0f0      	beq.n	8002fca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	68db      	ldr	r3, [r3, #12]
 8002fec:	2b01      	cmp	r3, #1
 8002fee:	d106      	bne.n	8002ffe <HAL_RCC_OscConfig+0x312>
 8002ff0:	4b6f      	ldr	r3, [pc, #444]	; (80031b0 <HAL_RCC_OscConfig+0x4c4>)
 8002ff2:	6a1b      	ldr	r3, [r3, #32]
 8002ff4:	4a6e      	ldr	r2, [pc, #440]	; (80031b0 <HAL_RCC_OscConfig+0x4c4>)
 8002ff6:	f043 0301 	orr.w	r3, r3, #1
 8002ffa:	6213      	str	r3, [r2, #32]
 8002ffc:	e02d      	b.n	800305a <HAL_RCC_OscConfig+0x36e>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	68db      	ldr	r3, [r3, #12]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d10c      	bne.n	8003020 <HAL_RCC_OscConfig+0x334>
 8003006:	4b6a      	ldr	r3, [pc, #424]	; (80031b0 <HAL_RCC_OscConfig+0x4c4>)
 8003008:	6a1b      	ldr	r3, [r3, #32]
 800300a:	4a69      	ldr	r2, [pc, #420]	; (80031b0 <HAL_RCC_OscConfig+0x4c4>)
 800300c:	f023 0301 	bic.w	r3, r3, #1
 8003010:	6213      	str	r3, [r2, #32]
 8003012:	4b67      	ldr	r3, [pc, #412]	; (80031b0 <HAL_RCC_OscConfig+0x4c4>)
 8003014:	6a1b      	ldr	r3, [r3, #32]
 8003016:	4a66      	ldr	r2, [pc, #408]	; (80031b0 <HAL_RCC_OscConfig+0x4c4>)
 8003018:	f023 0304 	bic.w	r3, r3, #4
 800301c:	6213      	str	r3, [r2, #32]
 800301e:	e01c      	b.n	800305a <HAL_RCC_OscConfig+0x36e>
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	68db      	ldr	r3, [r3, #12]
 8003024:	2b05      	cmp	r3, #5
 8003026:	d10c      	bne.n	8003042 <HAL_RCC_OscConfig+0x356>
 8003028:	4b61      	ldr	r3, [pc, #388]	; (80031b0 <HAL_RCC_OscConfig+0x4c4>)
 800302a:	6a1b      	ldr	r3, [r3, #32]
 800302c:	4a60      	ldr	r2, [pc, #384]	; (80031b0 <HAL_RCC_OscConfig+0x4c4>)
 800302e:	f043 0304 	orr.w	r3, r3, #4
 8003032:	6213      	str	r3, [r2, #32]
 8003034:	4b5e      	ldr	r3, [pc, #376]	; (80031b0 <HAL_RCC_OscConfig+0x4c4>)
 8003036:	6a1b      	ldr	r3, [r3, #32]
 8003038:	4a5d      	ldr	r2, [pc, #372]	; (80031b0 <HAL_RCC_OscConfig+0x4c4>)
 800303a:	f043 0301 	orr.w	r3, r3, #1
 800303e:	6213      	str	r3, [r2, #32]
 8003040:	e00b      	b.n	800305a <HAL_RCC_OscConfig+0x36e>
 8003042:	4b5b      	ldr	r3, [pc, #364]	; (80031b0 <HAL_RCC_OscConfig+0x4c4>)
 8003044:	6a1b      	ldr	r3, [r3, #32]
 8003046:	4a5a      	ldr	r2, [pc, #360]	; (80031b0 <HAL_RCC_OscConfig+0x4c4>)
 8003048:	f023 0301 	bic.w	r3, r3, #1
 800304c:	6213      	str	r3, [r2, #32]
 800304e:	4b58      	ldr	r3, [pc, #352]	; (80031b0 <HAL_RCC_OscConfig+0x4c4>)
 8003050:	6a1b      	ldr	r3, [r3, #32]
 8003052:	4a57      	ldr	r2, [pc, #348]	; (80031b0 <HAL_RCC_OscConfig+0x4c4>)
 8003054:	f023 0304 	bic.w	r3, r3, #4
 8003058:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	68db      	ldr	r3, [r3, #12]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d015      	beq.n	800308e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003062:	f7fe f8b3 	bl	80011cc <HAL_GetTick>
 8003066:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003068:	e00a      	b.n	8003080 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800306a:	f7fe f8af 	bl	80011cc <HAL_GetTick>
 800306e:	4602      	mov	r2, r0
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	1ad3      	subs	r3, r2, r3
 8003074:	f241 3288 	movw	r2, #5000	; 0x1388
 8003078:	4293      	cmp	r3, r2
 800307a:	d901      	bls.n	8003080 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800307c:	2303      	movs	r3, #3
 800307e:	e0b1      	b.n	80031e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003080:	4b4b      	ldr	r3, [pc, #300]	; (80031b0 <HAL_RCC_OscConfig+0x4c4>)
 8003082:	6a1b      	ldr	r3, [r3, #32]
 8003084:	f003 0302 	and.w	r3, r3, #2
 8003088:	2b00      	cmp	r3, #0
 800308a:	d0ee      	beq.n	800306a <HAL_RCC_OscConfig+0x37e>
 800308c:	e014      	b.n	80030b8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800308e:	f7fe f89d 	bl	80011cc <HAL_GetTick>
 8003092:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003094:	e00a      	b.n	80030ac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003096:	f7fe f899 	bl	80011cc <HAL_GetTick>
 800309a:	4602      	mov	r2, r0
 800309c:	693b      	ldr	r3, [r7, #16]
 800309e:	1ad3      	subs	r3, r2, r3
 80030a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80030a4:	4293      	cmp	r3, r2
 80030a6:	d901      	bls.n	80030ac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80030a8:	2303      	movs	r3, #3
 80030aa:	e09b      	b.n	80031e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030ac:	4b40      	ldr	r3, [pc, #256]	; (80031b0 <HAL_RCC_OscConfig+0x4c4>)
 80030ae:	6a1b      	ldr	r3, [r3, #32]
 80030b0:	f003 0302 	and.w	r3, r3, #2
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d1ee      	bne.n	8003096 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80030b8:	7dfb      	ldrb	r3, [r7, #23]
 80030ba:	2b01      	cmp	r3, #1
 80030bc:	d105      	bne.n	80030ca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030be:	4b3c      	ldr	r3, [pc, #240]	; (80031b0 <HAL_RCC_OscConfig+0x4c4>)
 80030c0:	69db      	ldr	r3, [r3, #28]
 80030c2:	4a3b      	ldr	r2, [pc, #236]	; (80031b0 <HAL_RCC_OscConfig+0x4c4>)
 80030c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80030c8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	69db      	ldr	r3, [r3, #28]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	f000 8087 	beq.w	80031e2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80030d4:	4b36      	ldr	r3, [pc, #216]	; (80031b0 <HAL_RCC_OscConfig+0x4c4>)
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	f003 030c 	and.w	r3, r3, #12
 80030dc:	2b08      	cmp	r3, #8
 80030de:	d061      	beq.n	80031a4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	69db      	ldr	r3, [r3, #28]
 80030e4:	2b02      	cmp	r3, #2
 80030e6:	d146      	bne.n	8003176 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030e8:	4b33      	ldr	r3, [pc, #204]	; (80031b8 <HAL_RCC_OscConfig+0x4cc>)
 80030ea:	2200      	movs	r2, #0
 80030ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030ee:	f7fe f86d 	bl	80011cc <HAL_GetTick>
 80030f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030f4:	e008      	b.n	8003108 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030f6:	f7fe f869 	bl	80011cc <HAL_GetTick>
 80030fa:	4602      	mov	r2, r0
 80030fc:	693b      	ldr	r3, [r7, #16]
 80030fe:	1ad3      	subs	r3, r2, r3
 8003100:	2b02      	cmp	r3, #2
 8003102:	d901      	bls.n	8003108 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003104:	2303      	movs	r3, #3
 8003106:	e06d      	b.n	80031e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003108:	4b29      	ldr	r3, [pc, #164]	; (80031b0 <HAL_RCC_OscConfig+0x4c4>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003110:	2b00      	cmp	r3, #0
 8003112:	d1f0      	bne.n	80030f6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6a1b      	ldr	r3, [r3, #32]
 8003118:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800311c:	d108      	bne.n	8003130 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800311e:	4b24      	ldr	r3, [pc, #144]	; (80031b0 <HAL_RCC_OscConfig+0x4c4>)
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	4921      	ldr	r1, [pc, #132]	; (80031b0 <HAL_RCC_OscConfig+0x4c4>)
 800312c:	4313      	orrs	r3, r2
 800312e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003130:	4b1f      	ldr	r3, [pc, #124]	; (80031b0 <HAL_RCC_OscConfig+0x4c4>)
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6a19      	ldr	r1, [r3, #32]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003140:	430b      	orrs	r3, r1
 8003142:	491b      	ldr	r1, [pc, #108]	; (80031b0 <HAL_RCC_OscConfig+0x4c4>)
 8003144:	4313      	orrs	r3, r2
 8003146:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003148:	4b1b      	ldr	r3, [pc, #108]	; (80031b8 <HAL_RCC_OscConfig+0x4cc>)
 800314a:	2201      	movs	r2, #1
 800314c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800314e:	f7fe f83d 	bl	80011cc <HAL_GetTick>
 8003152:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003154:	e008      	b.n	8003168 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003156:	f7fe f839 	bl	80011cc <HAL_GetTick>
 800315a:	4602      	mov	r2, r0
 800315c:	693b      	ldr	r3, [r7, #16]
 800315e:	1ad3      	subs	r3, r2, r3
 8003160:	2b02      	cmp	r3, #2
 8003162:	d901      	bls.n	8003168 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003164:	2303      	movs	r3, #3
 8003166:	e03d      	b.n	80031e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003168:	4b11      	ldr	r3, [pc, #68]	; (80031b0 <HAL_RCC_OscConfig+0x4c4>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003170:	2b00      	cmp	r3, #0
 8003172:	d0f0      	beq.n	8003156 <HAL_RCC_OscConfig+0x46a>
 8003174:	e035      	b.n	80031e2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003176:	4b10      	ldr	r3, [pc, #64]	; (80031b8 <HAL_RCC_OscConfig+0x4cc>)
 8003178:	2200      	movs	r2, #0
 800317a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800317c:	f7fe f826 	bl	80011cc <HAL_GetTick>
 8003180:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003182:	e008      	b.n	8003196 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003184:	f7fe f822 	bl	80011cc <HAL_GetTick>
 8003188:	4602      	mov	r2, r0
 800318a:	693b      	ldr	r3, [r7, #16]
 800318c:	1ad3      	subs	r3, r2, r3
 800318e:	2b02      	cmp	r3, #2
 8003190:	d901      	bls.n	8003196 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003192:	2303      	movs	r3, #3
 8003194:	e026      	b.n	80031e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003196:	4b06      	ldr	r3, [pc, #24]	; (80031b0 <HAL_RCC_OscConfig+0x4c4>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d1f0      	bne.n	8003184 <HAL_RCC_OscConfig+0x498>
 80031a2:	e01e      	b.n	80031e2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	69db      	ldr	r3, [r3, #28]
 80031a8:	2b01      	cmp	r3, #1
 80031aa:	d107      	bne.n	80031bc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	e019      	b.n	80031e4 <HAL_RCC_OscConfig+0x4f8>
 80031b0:	40021000 	.word	0x40021000
 80031b4:	40007000 	.word	0x40007000
 80031b8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80031bc:	4b0b      	ldr	r3, [pc, #44]	; (80031ec <HAL_RCC_OscConfig+0x500>)
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6a1b      	ldr	r3, [r3, #32]
 80031cc:	429a      	cmp	r2, r3
 80031ce:	d106      	bne.n	80031de <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031da:	429a      	cmp	r2, r3
 80031dc:	d001      	beq.n	80031e2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e000      	b.n	80031e4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80031e2:	2300      	movs	r3, #0
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	3718      	adds	r7, #24
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd80      	pop	{r7, pc}
 80031ec:	40021000 	.word	0x40021000

080031f0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b084      	sub	sp, #16
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
 80031f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d101      	bne.n	8003204 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003200:	2301      	movs	r3, #1
 8003202:	e0d0      	b.n	80033a6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003204:	4b6a      	ldr	r3, [pc, #424]	; (80033b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f003 0307 	and.w	r3, r3, #7
 800320c:	683a      	ldr	r2, [r7, #0]
 800320e:	429a      	cmp	r2, r3
 8003210:	d910      	bls.n	8003234 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003212:	4b67      	ldr	r3, [pc, #412]	; (80033b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f023 0207 	bic.w	r2, r3, #7
 800321a:	4965      	ldr	r1, [pc, #404]	; (80033b0 <HAL_RCC_ClockConfig+0x1c0>)
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	4313      	orrs	r3, r2
 8003220:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003222:	4b63      	ldr	r3, [pc, #396]	; (80033b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f003 0307 	and.w	r3, r3, #7
 800322a:	683a      	ldr	r2, [r7, #0]
 800322c:	429a      	cmp	r2, r3
 800322e:	d001      	beq.n	8003234 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003230:	2301      	movs	r3, #1
 8003232:	e0b8      	b.n	80033a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f003 0302 	and.w	r3, r3, #2
 800323c:	2b00      	cmp	r3, #0
 800323e:	d020      	beq.n	8003282 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f003 0304 	and.w	r3, r3, #4
 8003248:	2b00      	cmp	r3, #0
 800324a:	d005      	beq.n	8003258 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800324c:	4b59      	ldr	r3, [pc, #356]	; (80033b4 <HAL_RCC_ClockConfig+0x1c4>)
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	4a58      	ldr	r2, [pc, #352]	; (80033b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003252:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003256:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f003 0308 	and.w	r3, r3, #8
 8003260:	2b00      	cmp	r3, #0
 8003262:	d005      	beq.n	8003270 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003264:	4b53      	ldr	r3, [pc, #332]	; (80033b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	4a52      	ldr	r2, [pc, #328]	; (80033b4 <HAL_RCC_ClockConfig+0x1c4>)
 800326a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800326e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003270:	4b50      	ldr	r3, [pc, #320]	; (80033b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	689b      	ldr	r3, [r3, #8]
 800327c:	494d      	ldr	r1, [pc, #308]	; (80033b4 <HAL_RCC_ClockConfig+0x1c4>)
 800327e:	4313      	orrs	r3, r2
 8003280:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 0301 	and.w	r3, r3, #1
 800328a:	2b00      	cmp	r3, #0
 800328c:	d040      	beq.n	8003310 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	2b01      	cmp	r3, #1
 8003294:	d107      	bne.n	80032a6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003296:	4b47      	ldr	r3, [pc, #284]	; (80033b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d115      	bne.n	80032ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032a2:	2301      	movs	r3, #1
 80032a4:	e07f      	b.n	80033a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	2b02      	cmp	r3, #2
 80032ac:	d107      	bne.n	80032be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032ae:	4b41      	ldr	r3, [pc, #260]	; (80033b4 <HAL_RCC_ClockConfig+0x1c4>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d109      	bne.n	80032ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	e073      	b.n	80033a6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032be:	4b3d      	ldr	r3, [pc, #244]	; (80033b4 <HAL_RCC_ClockConfig+0x1c4>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 0302 	and.w	r3, r3, #2
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d101      	bne.n	80032ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e06b      	b.n	80033a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80032ce:	4b39      	ldr	r3, [pc, #228]	; (80033b4 <HAL_RCC_ClockConfig+0x1c4>)
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	f023 0203 	bic.w	r2, r3, #3
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	4936      	ldr	r1, [pc, #216]	; (80033b4 <HAL_RCC_ClockConfig+0x1c4>)
 80032dc:	4313      	orrs	r3, r2
 80032de:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80032e0:	f7fd ff74 	bl	80011cc <HAL_GetTick>
 80032e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032e6:	e00a      	b.n	80032fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032e8:	f7fd ff70 	bl	80011cc <HAL_GetTick>
 80032ec:	4602      	mov	r2, r0
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	1ad3      	subs	r3, r2, r3
 80032f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d901      	bls.n	80032fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80032fa:	2303      	movs	r3, #3
 80032fc:	e053      	b.n	80033a6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032fe:	4b2d      	ldr	r3, [pc, #180]	; (80033b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	f003 020c 	and.w	r2, r3, #12
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	009b      	lsls	r3, r3, #2
 800330c:	429a      	cmp	r2, r3
 800330e:	d1eb      	bne.n	80032e8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003310:	4b27      	ldr	r3, [pc, #156]	; (80033b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f003 0307 	and.w	r3, r3, #7
 8003318:	683a      	ldr	r2, [r7, #0]
 800331a:	429a      	cmp	r2, r3
 800331c:	d210      	bcs.n	8003340 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800331e:	4b24      	ldr	r3, [pc, #144]	; (80033b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f023 0207 	bic.w	r2, r3, #7
 8003326:	4922      	ldr	r1, [pc, #136]	; (80033b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	4313      	orrs	r3, r2
 800332c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800332e:	4b20      	ldr	r3, [pc, #128]	; (80033b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f003 0307 	and.w	r3, r3, #7
 8003336:	683a      	ldr	r2, [r7, #0]
 8003338:	429a      	cmp	r2, r3
 800333a:	d001      	beq.n	8003340 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800333c:	2301      	movs	r3, #1
 800333e:	e032      	b.n	80033a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f003 0304 	and.w	r3, r3, #4
 8003348:	2b00      	cmp	r3, #0
 800334a:	d008      	beq.n	800335e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800334c:	4b19      	ldr	r3, [pc, #100]	; (80033b4 <HAL_RCC_ClockConfig+0x1c4>)
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	68db      	ldr	r3, [r3, #12]
 8003358:	4916      	ldr	r1, [pc, #88]	; (80033b4 <HAL_RCC_ClockConfig+0x1c4>)
 800335a:	4313      	orrs	r3, r2
 800335c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f003 0308 	and.w	r3, r3, #8
 8003366:	2b00      	cmp	r3, #0
 8003368:	d009      	beq.n	800337e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800336a:	4b12      	ldr	r3, [pc, #72]	; (80033b4 <HAL_RCC_ClockConfig+0x1c4>)
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	691b      	ldr	r3, [r3, #16]
 8003376:	00db      	lsls	r3, r3, #3
 8003378:	490e      	ldr	r1, [pc, #56]	; (80033b4 <HAL_RCC_ClockConfig+0x1c4>)
 800337a:	4313      	orrs	r3, r2
 800337c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800337e:	f000 f821 	bl	80033c4 <HAL_RCC_GetSysClockFreq>
 8003382:	4602      	mov	r2, r0
 8003384:	4b0b      	ldr	r3, [pc, #44]	; (80033b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	091b      	lsrs	r3, r3, #4
 800338a:	f003 030f 	and.w	r3, r3, #15
 800338e:	490a      	ldr	r1, [pc, #40]	; (80033b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003390:	5ccb      	ldrb	r3, [r1, r3]
 8003392:	fa22 f303 	lsr.w	r3, r2, r3
 8003396:	4a09      	ldr	r2, [pc, #36]	; (80033bc <HAL_RCC_ClockConfig+0x1cc>)
 8003398:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800339a:	4b09      	ldr	r3, [pc, #36]	; (80033c0 <HAL_RCC_ClockConfig+0x1d0>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4618      	mov	r0, r3
 80033a0:	f7fd fed2 	bl	8001148 <HAL_InitTick>

  return HAL_OK;
 80033a4:	2300      	movs	r3, #0
}
 80033a6:	4618      	mov	r0, r3
 80033a8:	3710      	adds	r7, #16
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bd80      	pop	{r7, pc}
 80033ae:	bf00      	nop
 80033b0:	40022000 	.word	0x40022000
 80033b4:	40021000 	.word	0x40021000
 80033b8:	0800c3a8 	.word	0x0800c3a8
 80033bc:	20000024 	.word	0x20000024
 80033c0:	20000000 	.word	0x20000000

080033c4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033c4:	b490      	push	{r4, r7}
 80033c6:	b08a      	sub	sp, #40	; 0x28
 80033c8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80033ca:	4b29      	ldr	r3, [pc, #164]	; (8003470 <HAL_RCC_GetSysClockFreq+0xac>)
 80033cc:	1d3c      	adds	r4, r7, #4
 80033ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80033d0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80033d4:	f240 2301 	movw	r3, #513	; 0x201
 80033d8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80033da:	2300      	movs	r3, #0
 80033dc:	61fb      	str	r3, [r7, #28]
 80033de:	2300      	movs	r3, #0
 80033e0:	61bb      	str	r3, [r7, #24]
 80033e2:	2300      	movs	r3, #0
 80033e4:	627b      	str	r3, [r7, #36]	; 0x24
 80033e6:	2300      	movs	r3, #0
 80033e8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80033ea:	2300      	movs	r3, #0
 80033ec:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80033ee:	4b21      	ldr	r3, [pc, #132]	; (8003474 <HAL_RCC_GetSysClockFreq+0xb0>)
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80033f4:	69fb      	ldr	r3, [r7, #28]
 80033f6:	f003 030c 	and.w	r3, r3, #12
 80033fa:	2b04      	cmp	r3, #4
 80033fc:	d002      	beq.n	8003404 <HAL_RCC_GetSysClockFreq+0x40>
 80033fe:	2b08      	cmp	r3, #8
 8003400:	d003      	beq.n	800340a <HAL_RCC_GetSysClockFreq+0x46>
 8003402:	e02b      	b.n	800345c <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003404:	4b1c      	ldr	r3, [pc, #112]	; (8003478 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003406:	623b      	str	r3, [r7, #32]
      break;
 8003408:	e02b      	b.n	8003462 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800340a:	69fb      	ldr	r3, [r7, #28]
 800340c:	0c9b      	lsrs	r3, r3, #18
 800340e:	f003 030f 	and.w	r3, r3, #15
 8003412:	3328      	adds	r3, #40	; 0x28
 8003414:	443b      	add	r3, r7
 8003416:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800341a:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800341c:	69fb      	ldr	r3, [r7, #28]
 800341e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003422:	2b00      	cmp	r3, #0
 8003424:	d012      	beq.n	800344c <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003426:	4b13      	ldr	r3, [pc, #76]	; (8003474 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	0c5b      	lsrs	r3, r3, #17
 800342c:	f003 0301 	and.w	r3, r3, #1
 8003430:	3328      	adds	r3, #40	; 0x28
 8003432:	443b      	add	r3, r7
 8003434:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003438:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	4a0e      	ldr	r2, [pc, #56]	; (8003478 <HAL_RCC_GetSysClockFreq+0xb4>)
 800343e:	fb03 f202 	mul.w	r2, r3, r2
 8003442:	69bb      	ldr	r3, [r7, #24]
 8003444:	fbb2 f3f3 	udiv	r3, r2, r3
 8003448:	627b      	str	r3, [r7, #36]	; 0x24
 800344a:	e004      	b.n	8003456 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	4a0b      	ldr	r2, [pc, #44]	; (800347c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003450:	fb02 f303 	mul.w	r3, r2, r3
 8003454:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003458:	623b      	str	r3, [r7, #32]
      break;
 800345a:	e002      	b.n	8003462 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800345c:	4b06      	ldr	r3, [pc, #24]	; (8003478 <HAL_RCC_GetSysClockFreq+0xb4>)
 800345e:	623b      	str	r3, [r7, #32]
      break;
 8003460:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003462:	6a3b      	ldr	r3, [r7, #32]
}
 8003464:	4618      	mov	r0, r3
 8003466:	3728      	adds	r7, #40	; 0x28
 8003468:	46bd      	mov	sp, r7
 800346a:	bc90      	pop	{r4, r7}
 800346c:	4770      	bx	lr
 800346e:	bf00      	nop
 8003470:	0800c158 	.word	0x0800c158
 8003474:	40021000 	.word	0x40021000
 8003478:	007a1200 	.word	0x007a1200
 800347c:	003d0900 	.word	0x003d0900

08003480 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003480:	b480      	push	{r7}
 8003482:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003484:	4b02      	ldr	r3, [pc, #8]	; (8003490 <HAL_RCC_GetHCLKFreq+0x10>)
 8003486:	681b      	ldr	r3, [r3, #0]
}
 8003488:	4618      	mov	r0, r3
 800348a:	46bd      	mov	sp, r7
 800348c:	bc80      	pop	{r7}
 800348e:	4770      	bx	lr
 8003490:	20000024 	.word	0x20000024

08003494 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003498:	f7ff fff2 	bl	8003480 <HAL_RCC_GetHCLKFreq>
 800349c:	4602      	mov	r2, r0
 800349e:	4b05      	ldr	r3, [pc, #20]	; (80034b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	0a1b      	lsrs	r3, r3, #8
 80034a4:	f003 0307 	and.w	r3, r3, #7
 80034a8:	4903      	ldr	r1, [pc, #12]	; (80034b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80034aa:	5ccb      	ldrb	r3, [r1, r3]
 80034ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	bd80      	pop	{r7, pc}
 80034b4:	40021000 	.word	0x40021000
 80034b8:	0800c3b8 	.word	0x0800c3b8

080034bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80034c0:	f7ff ffde 	bl	8003480 <HAL_RCC_GetHCLKFreq>
 80034c4:	4602      	mov	r2, r0
 80034c6:	4b05      	ldr	r3, [pc, #20]	; (80034dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	0adb      	lsrs	r3, r3, #11
 80034cc:	f003 0307 	and.w	r3, r3, #7
 80034d0:	4903      	ldr	r1, [pc, #12]	; (80034e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80034d2:	5ccb      	ldrb	r3, [r1, r3]
 80034d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034d8:	4618      	mov	r0, r3
 80034da:	bd80      	pop	{r7, pc}
 80034dc:	40021000 	.word	0x40021000
 80034e0:	0800c3b8 	.word	0x0800c3b8

080034e4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80034e4:	b480      	push	{r7}
 80034e6:	b085      	sub	sp, #20
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80034ec:	4b0a      	ldr	r3, [pc, #40]	; (8003518 <RCC_Delay+0x34>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a0a      	ldr	r2, [pc, #40]	; (800351c <RCC_Delay+0x38>)
 80034f2:	fba2 2303 	umull	r2, r3, r2, r3
 80034f6:	0a5b      	lsrs	r3, r3, #9
 80034f8:	687a      	ldr	r2, [r7, #4]
 80034fa:	fb02 f303 	mul.w	r3, r2, r3
 80034fe:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003500:	bf00      	nop
  }
  while (Delay --);
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	1e5a      	subs	r2, r3, #1
 8003506:	60fa      	str	r2, [r7, #12]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d1f9      	bne.n	8003500 <RCC_Delay+0x1c>
}
 800350c:	bf00      	nop
 800350e:	bf00      	nop
 8003510:	3714      	adds	r7, #20
 8003512:	46bd      	mov	sp, r7
 8003514:	bc80      	pop	{r7}
 8003516:	4770      	bx	lr
 8003518:	20000024 	.word	0x20000024
 800351c:	10624dd3 	.word	0x10624dd3

08003520 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b082      	sub	sp, #8
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d101      	bne.n	8003532 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800352e:	2301      	movs	r3, #1
 8003530:	e076      	b.n	8003620 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003536:	2b00      	cmp	r3, #0
 8003538:	d108      	bne.n	800354c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003542:	d009      	beq.n	8003558 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2200      	movs	r2, #0
 8003548:	61da      	str	r2, [r3, #28]
 800354a:	e005      	b.n	8003558 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2200      	movs	r2, #0
 8003550:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2200      	movs	r2, #0
 8003556:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2200      	movs	r2, #0
 800355c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003564:	b2db      	uxtb	r3, r3
 8003566:	2b00      	cmp	r3, #0
 8003568:	d106      	bne.n	8003578 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2200      	movs	r2, #0
 800356e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003572:	6878      	ldr	r0, [r7, #4]
 8003574:	f006 fd08 	bl	8009f88 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2202      	movs	r2, #2
 800357c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800358e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	689b      	ldr	r3, [r3, #8]
 800359c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80035a0:	431a      	orrs	r2, r3
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	68db      	ldr	r3, [r3, #12]
 80035a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80035aa:	431a      	orrs	r2, r3
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	691b      	ldr	r3, [r3, #16]
 80035b0:	f003 0302 	and.w	r3, r3, #2
 80035b4:	431a      	orrs	r2, r3
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	695b      	ldr	r3, [r3, #20]
 80035ba:	f003 0301 	and.w	r3, r3, #1
 80035be:	431a      	orrs	r2, r3
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	699b      	ldr	r3, [r3, #24]
 80035c4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80035c8:	431a      	orrs	r2, r3
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	69db      	ldr	r3, [r3, #28]
 80035ce:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80035d2:	431a      	orrs	r2, r3
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6a1b      	ldr	r3, [r3, #32]
 80035d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035dc:	ea42 0103 	orr.w	r1, r2, r3
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035e4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	430a      	orrs	r2, r1
 80035ee:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	699b      	ldr	r3, [r3, #24]
 80035f4:	0c1a      	lsrs	r2, r3, #16
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f002 0204 	and.w	r2, r2, #4
 80035fe:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	69da      	ldr	r2, [r3, #28]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800360e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2200      	movs	r2, #0
 8003614:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2201      	movs	r2, #1
 800361a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800361e:	2300      	movs	r3, #0
}
 8003620:	4618      	mov	r0, r3
 8003622:	3708      	adds	r7, #8
 8003624:	46bd      	mov	sp, r7
 8003626:	bd80      	pop	{r7, pc}

08003628 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b08c      	sub	sp, #48	; 0x30
 800362c:	af00      	add	r7, sp, #0
 800362e:	60f8      	str	r0, [r7, #12]
 8003630:	60b9      	str	r1, [r7, #8]
 8003632:	607a      	str	r2, [r7, #4]
 8003634:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003636:	2301      	movs	r3, #1
 8003638:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800363a:	2300      	movs	r3, #0
 800363c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003646:	2b01      	cmp	r3, #1
 8003648:	d101      	bne.n	800364e <HAL_SPI_TransmitReceive+0x26>
 800364a:	2302      	movs	r3, #2
 800364c:	e18a      	b.n	8003964 <HAL_SPI_TransmitReceive+0x33c>
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	2201      	movs	r2, #1
 8003652:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003656:	f7fd fdb9 	bl	80011cc <HAL_GetTick>
 800365a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003662:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800366c:	887b      	ldrh	r3, [r7, #2]
 800366e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003670:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003674:	2b01      	cmp	r3, #1
 8003676:	d00f      	beq.n	8003698 <HAL_SPI_TransmitReceive+0x70>
 8003678:	69fb      	ldr	r3, [r7, #28]
 800367a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800367e:	d107      	bne.n	8003690 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	689b      	ldr	r3, [r3, #8]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d103      	bne.n	8003690 <HAL_SPI_TransmitReceive+0x68>
 8003688:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800368c:	2b04      	cmp	r3, #4
 800368e:	d003      	beq.n	8003698 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003690:	2302      	movs	r3, #2
 8003692:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003696:	e15b      	b.n	8003950 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003698:	68bb      	ldr	r3, [r7, #8]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d005      	beq.n	80036aa <HAL_SPI_TransmitReceive+0x82>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d002      	beq.n	80036aa <HAL_SPI_TransmitReceive+0x82>
 80036a4:	887b      	ldrh	r3, [r7, #2]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d103      	bne.n	80036b2 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80036b0:	e14e      	b.n	8003950 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80036b8:	b2db      	uxtb	r3, r3
 80036ba:	2b04      	cmp	r3, #4
 80036bc:	d003      	beq.n	80036c6 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	2205      	movs	r2, #5
 80036c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	2200      	movs	r2, #0
 80036ca:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	687a      	ldr	r2, [r7, #4]
 80036d0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	887a      	ldrh	r2, [r7, #2]
 80036d6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	887a      	ldrh	r2, [r7, #2]
 80036dc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	68ba      	ldr	r2, [r7, #8]
 80036e2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	887a      	ldrh	r2, [r7, #2]
 80036e8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	887a      	ldrh	r2, [r7, #2]
 80036ee:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	2200      	movs	r2, #0
 80036f4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	2200      	movs	r2, #0
 80036fa:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003706:	2b40      	cmp	r3, #64	; 0x40
 8003708:	d007      	beq.n	800371a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003718:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	68db      	ldr	r3, [r3, #12]
 800371e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003722:	d178      	bne.n	8003816 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d002      	beq.n	8003732 <HAL_SPI_TransmitReceive+0x10a>
 800372c:	8b7b      	ldrh	r3, [r7, #26]
 800372e:	2b01      	cmp	r3, #1
 8003730:	d166      	bne.n	8003800 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003736:	881a      	ldrh	r2, [r3, #0]
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003742:	1c9a      	adds	r2, r3, #2
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800374c:	b29b      	uxth	r3, r3
 800374e:	3b01      	subs	r3, #1
 8003750:	b29a      	uxth	r2, r3
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003756:	e053      	b.n	8003800 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	689b      	ldr	r3, [r3, #8]
 800375e:	f003 0302 	and.w	r3, r3, #2
 8003762:	2b02      	cmp	r3, #2
 8003764:	d11b      	bne.n	800379e <HAL_SPI_TransmitReceive+0x176>
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800376a:	b29b      	uxth	r3, r3
 800376c:	2b00      	cmp	r3, #0
 800376e:	d016      	beq.n	800379e <HAL_SPI_TransmitReceive+0x176>
 8003770:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003772:	2b01      	cmp	r3, #1
 8003774:	d113      	bne.n	800379e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800377a:	881a      	ldrh	r2, [r3, #0]
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003786:	1c9a      	adds	r2, r3, #2
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003790:	b29b      	uxth	r3, r3
 8003792:	3b01      	subs	r3, #1
 8003794:	b29a      	uxth	r2, r3
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800379a:	2300      	movs	r3, #0
 800379c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	f003 0301 	and.w	r3, r3, #1
 80037a8:	2b01      	cmp	r3, #1
 80037aa:	d119      	bne.n	80037e0 <HAL_SPI_TransmitReceive+0x1b8>
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80037b0:	b29b      	uxth	r3, r3
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d014      	beq.n	80037e0 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	68da      	ldr	r2, [r3, #12]
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037c0:	b292      	uxth	r2, r2
 80037c2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037c8:	1c9a      	adds	r2, r3, #2
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80037d2:	b29b      	uxth	r3, r3
 80037d4:	3b01      	subs	r3, #1
 80037d6:	b29a      	uxth	r2, r3
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80037dc:	2301      	movs	r3, #1
 80037de:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80037e0:	f7fd fcf4 	bl	80011cc <HAL_GetTick>
 80037e4:	4602      	mov	r2, r0
 80037e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e8:	1ad3      	subs	r3, r2, r3
 80037ea:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80037ec:	429a      	cmp	r2, r3
 80037ee:	d807      	bhi.n	8003800 <HAL_SPI_TransmitReceive+0x1d8>
 80037f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037f6:	d003      	beq.n	8003800 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80037f8:	2303      	movs	r3, #3
 80037fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80037fe:	e0a7      	b.n	8003950 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003804:	b29b      	uxth	r3, r3
 8003806:	2b00      	cmp	r3, #0
 8003808:	d1a6      	bne.n	8003758 <HAL_SPI_TransmitReceive+0x130>
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800380e:	b29b      	uxth	r3, r3
 8003810:	2b00      	cmp	r3, #0
 8003812:	d1a1      	bne.n	8003758 <HAL_SPI_TransmitReceive+0x130>
 8003814:	e07c      	b.n	8003910 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d002      	beq.n	8003824 <HAL_SPI_TransmitReceive+0x1fc>
 800381e:	8b7b      	ldrh	r3, [r7, #26]
 8003820:	2b01      	cmp	r3, #1
 8003822:	d16b      	bne.n	80038fc <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	330c      	adds	r3, #12
 800382e:	7812      	ldrb	r2, [r2, #0]
 8003830:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003836:	1c5a      	adds	r2, r3, #1
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003840:	b29b      	uxth	r3, r3
 8003842:	3b01      	subs	r3, #1
 8003844:	b29a      	uxth	r2, r3
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800384a:	e057      	b.n	80038fc <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	689b      	ldr	r3, [r3, #8]
 8003852:	f003 0302 	and.w	r3, r3, #2
 8003856:	2b02      	cmp	r3, #2
 8003858:	d11c      	bne.n	8003894 <HAL_SPI_TransmitReceive+0x26c>
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800385e:	b29b      	uxth	r3, r3
 8003860:	2b00      	cmp	r3, #0
 8003862:	d017      	beq.n	8003894 <HAL_SPI_TransmitReceive+0x26c>
 8003864:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003866:	2b01      	cmp	r3, #1
 8003868:	d114      	bne.n	8003894 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	330c      	adds	r3, #12
 8003874:	7812      	ldrb	r2, [r2, #0]
 8003876:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800387c:	1c5a      	adds	r2, r3, #1
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003886:	b29b      	uxth	r3, r3
 8003888:	3b01      	subs	r3, #1
 800388a:	b29a      	uxth	r2, r3
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003890:	2300      	movs	r3, #0
 8003892:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	f003 0301 	and.w	r3, r3, #1
 800389e:	2b01      	cmp	r3, #1
 80038a0:	d119      	bne.n	80038d6 <HAL_SPI_TransmitReceive+0x2ae>
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80038a6:	b29b      	uxth	r3, r3
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d014      	beq.n	80038d6 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	68da      	ldr	r2, [r3, #12]
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038b6:	b2d2      	uxtb	r2, r2
 80038b8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038be:	1c5a      	adds	r2, r3, #1
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80038c8:	b29b      	uxth	r3, r3
 80038ca:	3b01      	subs	r3, #1
 80038cc:	b29a      	uxth	r2, r3
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80038d2:	2301      	movs	r3, #1
 80038d4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80038d6:	f7fd fc79 	bl	80011cc <HAL_GetTick>
 80038da:	4602      	mov	r2, r0
 80038dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038de:	1ad3      	subs	r3, r2, r3
 80038e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80038e2:	429a      	cmp	r2, r3
 80038e4:	d803      	bhi.n	80038ee <HAL_SPI_TransmitReceive+0x2c6>
 80038e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038ec:	d102      	bne.n	80038f4 <HAL_SPI_TransmitReceive+0x2cc>
 80038ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d103      	bne.n	80038fc <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80038f4:	2303      	movs	r3, #3
 80038f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80038fa:	e029      	b.n	8003950 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003900:	b29b      	uxth	r3, r3
 8003902:	2b00      	cmp	r3, #0
 8003904:	d1a2      	bne.n	800384c <HAL_SPI_TransmitReceive+0x224>
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800390a:	b29b      	uxth	r3, r3
 800390c:	2b00      	cmp	r3, #0
 800390e:	d19d      	bne.n	800384c <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003910:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003912:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003914:	68f8      	ldr	r0, [r7, #12]
 8003916:	f000 f8b1 	bl	8003a7c <SPI_EndRxTxTransaction>
 800391a:	4603      	mov	r3, r0
 800391c:	2b00      	cmp	r3, #0
 800391e:	d006      	beq.n	800392e <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8003920:	2301      	movs	r3, #1
 8003922:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2220      	movs	r2, #32
 800392a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800392c:	e010      	b.n	8003950 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	689b      	ldr	r3, [r3, #8]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d10b      	bne.n	800394e <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003936:	2300      	movs	r3, #0
 8003938:	617b      	str	r3, [r7, #20]
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	68db      	ldr	r3, [r3, #12]
 8003940:	617b      	str	r3, [r7, #20]
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	617b      	str	r3, [r7, #20]
 800394a:	697b      	ldr	r3, [r7, #20]
 800394c:	e000      	b.n	8003950 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800394e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	2201      	movs	r2, #1
 8003954:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	2200      	movs	r2, #0
 800395c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003960:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003964:	4618      	mov	r0, r3
 8003966:	3730      	adds	r7, #48	; 0x30
 8003968:	46bd      	mov	sp, r7
 800396a:	bd80      	pop	{r7, pc}

0800396c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b088      	sub	sp, #32
 8003970:	af00      	add	r7, sp, #0
 8003972:	60f8      	str	r0, [r7, #12]
 8003974:	60b9      	str	r1, [r7, #8]
 8003976:	603b      	str	r3, [r7, #0]
 8003978:	4613      	mov	r3, r2
 800397a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800397c:	f7fd fc26 	bl	80011cc <HAL_GetTick>
 8003980:	4602      	mov	r2, r0
 8003982:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003984:	1a9b      	subs	r3, r3, r2
 8003986:	683a      	ldr	r2, [r7, #0]
 8003988:	4413      	add	r3, r2
 800398a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800398c:	f7fd fc1e 	bl	80011cc <HAL_GetTick>
 8003990:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003992:	4b39      	ldr	r3, [pc, #228]	; (8003a78 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	015b      	lsls	r3, r3, #5
 8003998:	0d1b      	lsrs	r3, r3, #20
 800399a:	69fa      	ldr	r2, [r7, #28]
 800399c:	fb02 f303 	mul.w	r3, r2, r3
 80039a0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80039a2:	e054      	b.n	8003a4e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039aa:	d050      	beq.n	8003a4e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80039ac:	f7fd fc0e 	bl	80011cc <HAL_GetTick>
 80039b0:	4602      	mov	r2, r0
 80039b2:	69bb      	ldr	r3, [r7, #24]
 80039b4:	1ad3      	subs	r3, r2, r3
 80039b6:	69fa      	ldr	r2, [r7, #28]
 80039b8:	429a      	cmp	r2, r3
 80039ba:	d902      	bls.n	80039c2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80039bc:	69fb      	ldr	r3, [r7, #28]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d13d      	bne.n	8003a3e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	685a      	ldr	r2, [r3, #4]
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80039d0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80039da:	d111      	bne.n	8003a00 <SPI_WaitFlagStateUntilTimeout+0x94>
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	689b      	ldr	r3, [r3, #8]
 80039e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80039e4:	d004      	beq.n	80039f0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039ee:	d107      	bne.n	8003a00 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	681a      	ldr	r2, [r3, #0]
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80039fe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a04:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a08:	d10f      	bne.n	8003a2a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	681a      	ldr	r2, [r3, #0]
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003a18:	601a      	str	r2, [r3, #0]
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	681a      	ldr	r2, [r3, #0]
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003a28:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	2201      	movs	r2, #1
 8003a2e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	2200      	movs	r2, #0
 8003a36:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	e017      	b.n	8003a6e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003a3e:	697b      	ldr	r3, [r7, #20]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d101      	bne.n	8003a48 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003a44:	2300      	movs	r3, #0
 8003a46:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003a48:	697b      	ldr	r3, [r7, #20]
 8003a4a:	3b01      	subs	r3, #1
 8003a4c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	689a      	ldr	r2, [r3, #8]
 8003a54:	68bb      	ldr	r3, [r7, #8]
 8003a56:	4013      	ands	r3, r2
 8003a58:	68ba      	ldr	r2, [r7, #8]
 8003a5a:	429a      	cmp	r2, r3
 8003a5c:	bf0c      	ite	eq
 8003a5e:	2301      	moveq	r3, #1
 8003a60:	2300      	movne	r3, #0
 8003a62:	b2db      	uxtb	r3, r3
 8003a64:	461a      	mov	r2, r3
 8003a66:	79fb      	ldrb	r3, [r7, #7]
 8003a68:	429a      	cmp	r2, r3
 8003a6a:	d19b      	bne.n	80039a4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003a6c:	2300      	movs	r3, #0
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	3720      	adds	r7, #32
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	bf00      	nop
 8003a78:	20000024 	.word	0x20000024

08003a7c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b086      	sub	sp, #24
 8003a80:	af02      	add	r7, sp, #8
 8003a82:	60f8      	str	r0, [r7, #12]
 8003a84:	60b9      	str	r1, [r7, #8]
 8003a86:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	9300      	str	r3, [sp, #0]
 8003a8c:	68bb      	ldr	r3, [r7, #8]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	2180      	movs	r1, #128	; 0x80
 8003a92:	68f8      	ldr	r0, [r7, #12]
 8003a94:	f7ff ff6a 	bl	800396c <SPI_WaitFlagStateUntilTimeout>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d007      	beq.n	8003aae <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003aa2:	f043 0220 	orr.w	r2, r3, #32
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8003aaa:	2303      	movs	r3, #3
 8003aac:	e000      	b.n	8003ab0 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8003aae:	2300      	movs	r3, #0
}
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	3710      	adds	r7, #16
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	bd80      	pop	{r7, pc}

08003ab8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b082      	sub	sp, #8
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d101      	bne.n	8003aca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	e041      	b.n	8003b4e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ad0:	b2db      	uxtb	r3, r3
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d106      	bne.n	8003ae4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	f006 fabc 	bl	800a05c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2202      	movs	r2, #2
 8003ae8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681a      	ldr	r2, [r3, #0]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	3304      	adds	r3, #4
 8003af4:	4619      	mov	r1, r3
 8003af6:	4610      	mov	r0, r2
 8003af8:	f000 fc20 	bl	800433c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2201      	movs	r2, #1
 8003b00:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2201      	movs	r2, #1
 8003b08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2201      	movs	r2, #1
 8003b10:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2201      	movs	r2, #1
 8003b18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2201      	movs	r2, #1
 8003b20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2201      	movs	r2, #1
 8003b28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2201      	movs	r2, #1
 8003b30:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2201      	movs	r2, #1
 8003b38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2201      	movs	r2, #1
 8003b40:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2201      	movs	r2, #1
 8003b48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003b4c:	2300      	movs	r3, #0
}
 8003b4e:	4618      	mov	r0, r3
 8003b50:	3708      	adds	r7, #8
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}
	...

08003b58 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	b085      	sub	sp, #20
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b66:	b2db      	uxtb	r3, r3
 8003b68:	2b01      	cmp	r3, #1
 8003b6a:	d001      	beq.n	8003b70 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	e03a      	b.n	8003be6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2202      	movs	r2, #2
 8003b74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	68da      	ldr	r2, [r3, #12]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f042 0201 	orr.w	r2, r2, #1
 8003b86:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a18      	ldr	r2, [pc, #96]	; (8003bf0 <HAL_TIM_Base_Start_IT+0x98>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d00e      	beq.n	8003bb0 <HAL_TIM_Base_Start_IT+0x58>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b9a:	d009      	beq.n	8003bb0 <HAL_TIM_Base_Start_IT+0x58>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a14      	ldr	r2, [pc, #80]	; (8003bf4 <HAL_TIM_Base_Start_IT+0x9c>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d004      	beq.n	8003bb0 <HAL_TIM_Base_Start_IT+0x58>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a13      	ldr	r2, [pc, #76]	; (8003bf8 <HAL_TIM_Base_Start_IT+0xa0>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d111      	bne.n	8003bd4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	689b      	ldr	r3, [r3, #8]
 8003bb6:	f003 0307 	and.w	r3, r3, #7
 8003bba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	2b06      	cmp	r3, #6
 8003bc0:	d010      	beq.n	8003be4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	681a      	ldr	r2, [r3, #0]
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f042 0201 	orr.w	r2, r2, #1
 8003bd0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bd2:	e007      	b.n	8003be4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	681a      	ldr	r2, [r3, #0]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f042 0201 	orr.w	r2, r2, #1
 8003be2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003be4:	2300      	movs	r3, #0
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3714      	adds	r7, #20
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bc80      	pop	{r7}
 8003bee:	4770      	bx	lr
 8003bf0:	40012c00 	.word	0x40012c00
 8003bf4:	40000400 	.word	0x40000400
 8003bf8:	40000800 	.word	0x40000800

08003bfc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b082      	sub	sp, #8
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d101      	bne.n	8003c0e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e041      	b.n	8003c92 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c14:	b2db      	uxtb	r3, r3
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d106      	bne.n	8003c28 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003c22:	6878      	ldr	r0, [r7, #4]
 8003c24:	f006 f9fc 	bl	800a020 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2202      	movs	r2, #2
 8003c2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	3304      	adds	r3, #4
 8003c38:	4619      	mov	r1, r3
 8003c3a:	4610      	mov	r0, r2
 8003c3c:	f000 fb7e 	bl	800433c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2201      	movs	r2, #1
 8003c44:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2201      	movs	r2, #1
 8003c4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2201      	movs	r2, #1
 8003c54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2201      	movs	r2, #1
 8003c5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2201      	movs	r2, #1
 8003c64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2201      	movs	r2, #1
 8003c6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2201      	movs	r2, #1
 8003c74:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2201      	movs	r2, #1
 8003c84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003c90:	2300      	movs	r3, #0
}
 8003c92:	4618      	mov	r0, r3
 8003c94:	3708      	adds	r7, #8
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}
	...

08003c9c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b084      	sub	sp, #16
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
 8003ca4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d109      	bne.n	8003cc0 <HAL_TIM_PWM_Start+0x24>
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003cb2:	b2db      	uxtb	r3, r3
 8003cb4:	2b01      	cmp	r3, #1
 8003cb6:	bf14      	ite	ne
 8003cb8:	2301      	movne	r3, #1
 8003cba:	2300      	moveq	r3, #0
 8003cbc:	b2db      	uxtb	r3, r3
 8003cbe:	e022      	b.n	8003d06 <HAL_TIM_PWM_Start+0x6a>
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	2b04      	cmp	r3, #4
 8003cc4:	d109      	bne.n	8003cda <HAL_TIM_PWM_Start+0x3e>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003ccc:	b2db      	uxtb	r3, r3
 8003cce:	2b01      	cmp	r3, #1
 8003cd0:	bf14      	ite	ne
 8003cd2:	2301      	movne	r3, #1
 8003cd4:	2300      	moveq	r3, #0
 8003cd6:	b2db      	uxtb	r3, r3
 8003cd8:	e015      	b.n	8003d06 <HAL_TIM_PWM_Start+0x6a>
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	2b08      	cmp	r3, #8
 8003cde:	d109      	bne.n	8003cf4 <HAL_TIM_PWM_Start+0x58>
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003ce6:	b2db      	uxtb	r3, r3
 8003ce8:	2b01      	cmp	r3, #1
 8003cea:	bf14      	ite	ne
 8003cec:	2301      	movne	r3, #1
 8003cee:	2300      	moveq	r3, #0
 8003cf0:	b2db      	uxtb	r3, r3
 8003cf2:	e008      	b.n	8003d06 <HAL_TIM_PWM_Start+0x6a>
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003cfa:	b2db      	uxtb	r3, r3
 8003cfc:	2b01      	cmp	r3, #1
 8003cfe:	bf14      	ite	ne
 8003d00:	2301      	movne	r3, #1
 8003d02:	2300      	moveq	r3, #0
 8003d04:	b2db      	uxtb	r3, r3
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d001      	beq.n	8003d0e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	e05e      	b.n	8003dcc <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d104      	bne.n	8003d1e <HAL_TIM_PWM_Start+0x82>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2202      	movs	r2, #2
 8003d18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003d1c:	e013      	b.n	8003d46 <HAL_TIM_PWM_Start+0xaa>
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	2b04      	cmp	r3, #4
 8003d22:	d104      	bne.n	8003d2e <HAL_TIM_PWM_Start+0x92>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2202      	movs	r2, #2
 8003d28:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003d2c:	e00b      	b.n	8003d46 <HAL_TIM_PWM_Start+0xaa>
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	2b08      	cmp	r3, #8
 8003d32:	d104      	bne.n	8003d3e <HAL_TIM_PWM_Start+0xa2>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2202      	movs	r2, #2
 8003d38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003d3c:	e003      	b.n	8003d46 <HAL_TIM_PWM_Start+0xaa>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2202      	movs	r2, #2
 8003d42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	2201      	movs	r2, #1
 8003d4c:	6839      	ldr	r1, [r7, #0]
 8003d4e:	4618      	mov	r0, r3
 8003d50:	f000 fd74 	bl	800483c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a1e      	ldr	r2, [pc, #120]	; (8003dd4 <HAL_TIM_PWM_Start+0x138>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d107      	bne.n	8003d6e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003d6c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4a18      	ldr	r2, [pc, #96]	; (8003dd4 <HAL_TIM_PWM_Start+0x138>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d00e      	beq.n	8003d96 <HAL_TIM_PWM_Start+0xfa>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d80:	d009      	beq.n	8003d96 <HAL_TIM_PWM_Start+0xfa>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4a14      	ldr	r2, [pc, #80]	; (8003dd8 <HAL_TIM_PWM_Start+0x13c>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d004      	beq.n	8003d96 <HAL_TIM_PWM_Start+0xfa>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4a12      	ldr	r2, [pc, #72]	; (8003ddc <HAL_TIM_PWM_Start+0x140>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d111      	bne.n	8003dba <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	689b      	ldr	r3, [r3, #8]
 8003d9c:	f003 0307 	and.w	r3, r3, #7
 8003da0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	2b06      	cmp	r3, #6
 8003da6:	d010      	beq.n	8003dca <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	681a      	ldr	r2, [r3, #0]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f042 0201 	orr.w	r2, r2, #1
 8003db6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003db8:	e007      	b.n	8003dca <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f042 0201 	orr.w	r2, r2, #1
 8003dc8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003dca:	2300      	movs	r3, #0
}
 8003dcc:	4618      	mov	r0, r3
 8003dce:	3710      	adds	r7, #16
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	bd80      	pop	{r7, pc}
 8003dd4:	40012c00 	.word	0x40012c00
 8003dd8:	40000400 	.word	0x40000400
 8003ddc:	40000800 	.word	0x40000800

08003de0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b082      	sub	sp, #8
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	691b      	ldr	r3, [r3, #16]
 8003dee:	f003 0302 	and.w	r3, r3, #2
 8003df2:	2b02      	cmp	r3, #2
 8003df4:	d122      	bne.n	8003e3c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	68db      	ldr	r3, [r3, #12]
 8003dfc:	f003 0302 	and.w	r3, r3, #2
 8003e00:	2b02      	cmp	r3, #2
 8003e02:	d11b      	bne.n	8003e3c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f06f 0202 	mvn.w	r2, #2
 8003e0c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2201      	movs	r2, #1
 8003e12:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	699b      	ldr	r3, [r3, #24]
 8003e1a:	f003 0303 	and.w	r3, r3, #3
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d003      	beq.n	8003e2a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003e22:	6878      	ldr	r0, [r7, #4]
 8003e24:	f000 fa6f 	bl	8004306 <HAL_TIM_IC_CaptureCallback>
 8003e28:	e005      	b.n	8003e36 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e2a:	6878      	ldr	r0, [r7, #4]
 8003e2c:	f000 fa62 	bl	80042f4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e30:	6878      	ldr	r0, [r7, #4]
 8003e32:	f000 fa71 	bl	8004318 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	691b      	ldr	r3, [r3, #16]
 8003e42:	f003 0304 	and.w	r3, r3, #4
 8003e46:	2b04      	cmp	r3, #4
 8003e48:	d122      	bne.n	8003e90 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	68db      	ldr	r3, [r3, #12]
 8003e50:	f003 0304 	and.w	r3, r3, #4
 8003e54:	2b04      	cmp	r3, #4
 8003e56:	d11b      	bne.n	8003e90 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f06f 0204 	mvn.w	r2, #4
 8003e60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2202      	movs	r2, #2
 8003e66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	699b      	ldr	r3, [r3, #24]
 8003e6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d003      	beq.n	8003e7e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e76:	6878      	ldr	r0, [r7, #4]
 8003e78:	f000 fa45 	bl	8004306 <HAL_TIM_IC_CaptureCallback>
 8003e7c:	e005      	b.n	8003e8a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e7e:	6878      	ldr	r0, [r7, #4]
 8003e80:	f000 fa38 	bl	80042f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e84:	6878      	ldr	r0, [r7, #4]
 8003e86:	f000 fa47 	bl	8004318 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	691b      	ldr	r3, [r3, #16]
 8003e96:	f003 0308 	and.w	r3, r3, #8
 8003e9a:	2b08      	cmp	r3, #8
 8003e9c:	d122      	bne.n	8003ee4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	68db      	ldr	r3, [r3, #12]
 8003ea4:	f003 0308 	and.w	r3, r3, #8
 8003ea8:	2b08      	cmp	r3, #8
 8003eaa:	d11b      	bne.n	8003ee4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f06f 0208 	mvn.w	r2, #8
 8003eb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2204      	movs	r2, #4
 8003eba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	69db      	ldr	r3, [r3, #28]
 8003ec2:	f003 0303 	and.w	r3, r3, #3
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d003      	beq.n	8003ed2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003eca:	6878      	ldr	r0, [r7, #4]
 8003ecc:	f000 fa1b 	bl	8004306 <HAL_TIM_IC_CaptureCallback>
 8003ed0:	e005      	b.n	8003ede <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ed2:	6878      	ldr	r0, [r7, #4]
 8003ed4:	f000 fa0e 	bl	80042f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ed8:	6878      	ldr	r0, [r7, #4]
 8003eda:	f000 fa1d 	bl	8004318 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	691b      	ldr	r3, [r3, #16]
 8003eea:	f003 0310 	and.w	r3, r3, #16
 8003eee:	2b10      	cmp	r3, #16
 8003ef0:	d122      	bne.n	8003f38 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	68db      	ldr	r3, [r3, #12]
 8003ef8:	f003 0310 	and.w	r3, r3, #16
 8003efc:	2b10      	cmp	r3, #16
 8003efe:	d11b      	bne.n	8003f38 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f06f 0210 	mvn.w	r2, #16
 8003f08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2208      	movs	r2, #8
 8003f0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	69db      	ldr	r3, [r3, #28]
 8003f16:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d003      	beq.n	8003f26 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f1e:	6878      	ldr	r0, [r7, #4]
 8003f20:	f000 f9f1 	bl	8004306 <HAL_TIM_IC_CaptureCallback>
 8003f24:	e005      	b.n	8003f32 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f26:	6878      	ldr	r0, [r7, #4]
 8003f28:	f000 f9e4 	bl	80042f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f2c:	6878      	ldr	r0, [r7, #4]
 8003f2e:	f000 f9f3 	bl	8004318 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2200      	movs	r2, #0
 8003f36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	691b      	ldr	r3, [r3, #16]
 8003f3e:	f003 0301 	and.w	r3, r3, #1
 8003f42:	2b01      	cmp	r3, #1
 8003f44:	d10e      	bne.n	8003f64 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	68db      	ldr	r3, [r3, #12]
 8003f4c:	f003 0301 	and.w	r3, r3, #1
 8003f50:	2b01      	cmp	r3, #1
 8003f52:	d107      	bne.n	8003f64 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f06f 0201 	mvn.w	r2, #1
 8003f5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003f5e:	6878      	ldr	r0, [r7, #4]
 8003f60:	f001 fe82 	bl	8005c68 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	691b      	ldr	r3, [r3, #16]
 8003f6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f6e:	2b80      	cmp	r3, #128	; 0x80
 8003f70:	d10e      	bne.n	8003f90 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	68db      	ldr	r3, [r3, #12]
 8003f78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f7c:	2b80      	cmp	r3, #128	; 0x80
 8003f7e:	d107      	bne.n	8003f90 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003f88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003f8a:	6878      	ldr	r0, [r7, #4]
 8003f8c:	f000 fce1 	bl	8004952 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	691b      	ldr	r3, [r3, #16]
 8003f96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f9a:	2b40      	cmp	r3, #64	; 0x40
 8003f9c:	d10e      	bne.n	8003fbc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	68db      	ldr	r3, [r3, #12]
 8003fa4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fa8:	2b40      	cmp	r3, #64	; 0x40
 8003faa:	d107      	bne.n	8003fbc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003fb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003fb6:	6878      	ldr	r0, [r7, #4]
 8003fb8:	f000 f9b7 	bl	800432a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	691b      	ldr	r3, [r3, #16]
 8003fc2:	f003 0320 	and.w	r3, r3, #32
 8003fc6:	2b20      	cmp	r3, #32
 8003fc8:	d10e      	bne.n	8003fe8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	68db      	ldr	r3, [r3, #12]
 8003fd0:	f003 0320 	and.w	r3, r3, #32
 8003fd4:	2b20      	cmp	r3, #32
 8003fd6:	d107      	bne.n	8003fe8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f06f 0220 	mvn.w	r2, #32
 8003fe0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003fe2:	6878      	ldr	r0, [r7, #4]
 8003fe4:	f000 fcac 	bl	8004940 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003fe8:	bf00      	nop
 8003fea:	3708      	adds	r7, #8
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}

08003ff0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b084      	sub	sp, #16
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	60f8      	str	r0, [r7, #12]
 8003ff8:	60b9      	str	r1, [r7, #8]
 8003ffa:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004002:	2b01      	cmp	r3, #1
 8004004:	d101      	bne.n	800400a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004006:	2302      	movs	r3, #2
 8004008:	e0ac      	b.n	8004164 <HAL_TIM_PWM_ConfigChannel+0x174>
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	2201      	movs	r2, #1
 800400e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2b0c      	cmp	r3, #12
 8004016:	f200 809f 	bhi.w	8004158 <HAL_TIM_PWM_ConfigChannel+0x168>
 800401a:	a201      	add	r2, pc, #4	; (adr r2, 8004020 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800401c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004020:	08004055 	.word	0x08004055
 8004024:	08004159 	.word	0x08004159
 8004028:	08004159 	.word	0x08004159
 800402c:	08004159 	.word	0x08004159
 8004030:	08004095 	.word	0x08004095
 8004034:	08004159 	.word	0x08004159
 8004038:	08004159 	.word	0x08004159
 800403c:	08004159 	.word	0x08004159
 8004040:	080040d7 	.word	0x080040d7
 8004044:	08004159 	.word	0x08004159
 8004048:	08004159 	.word	0x08004159
 800404c:	08004159 	.word	0x08004159
 8004050:	08004117 	.word	0x08004117
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	68b9      	ldr	r1, [r7, #8]
 800405a:	4618      	mov	r0, r3
 800405c:	f000 f9d0 	bl	8004400 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	699a      	ldr	r2, [r3, #24]
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f042 0208 	orr.w	r2, r2, #8
 800406e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	699a      	ldr	r2, [r3, #24]
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f022 0204 	bic.w	r2, r2, #4
 800407e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	6999      	ldr	r1, [r3, #24]
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	691a      	ldr	r2, [r3, #16]
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	430a      	orrs	r2, r1
 8004090:	619a      	str	r2, [r3, #24]
      break;
 8004092:	e062      	b.n	800415a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	68b9      	ldr	r1, [r7, #8]
 800409a:	4618      	mov	r0, r3
 800409c:	f000 fa16 	bl	80044cc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	699a      	ldr	r2, [r3, #24]
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80040ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	699a      	ldr	r2, [r3, #24]
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	6999      	ldr	r1, [r3, #24]
 80040c6:	68bb      	ldr	r3, [r7, #8]
 80040c8:	691b      	ldr	r3, [r3, #16]
 80040ca:	021a      	lsls	r2, r3, #8
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	430a      	orrs	r2, r1
 80040d2:	619a      	str	r2, [r3, #24]
      break;
 80040d4:	e041      	b.n	800415a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	68b9      	ldr	r1, [r7, #8]
 80040dc:	4618      	mov	r0, r3
 80040de:	f000 fa5f 	bl	80045a0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	69da      	ldr	r2, [r3, #28]
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f042 0208 	orr.w	r2, r2, #8
 80040f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	69da      	ldr	r2, [r3, #28]
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f022 0204 	bic.w	r2, r2, #4
 8004100:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	69d9      	ldr	r1, [r3, #28]
 8004108:	68bb      	ldr	r3, [r7, #8]
 800410a:	691a      	ldr	r2, [r3, #16]
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	430a      	orrs	r2, r1
 8004112:	61da      	str	r2, [r3, #28]
      break;
 8004114:	e021      	b.n	800415a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	68b9      	ldr	r1, [r7, #8]
 800411c:	4618      	mov	r0, r3
 800411e:	f000 faa9 	bl	8004674 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	69da      	ldr	r2, [r3, #28]
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004130:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	69da      	ldr	r2, [r3, #28]
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004140:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	69d9      	ldr	r1, [r3, #28]
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	691b      	ldr	r3, [r3, #16]
 800414c:	021a      	lsls	r2, r3, #8
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	430a      	orrs	r2, r1
 8004154:	61da      	str	r2, [r3, #28]
      break;
 8004156:	e000      	b.n	800415a <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8004158:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	2200      	movs	r2, #0
 800415e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004162:	2300      	movs	r3, #0
}
 8004164:	4618      	mov	r0, r3
 8004166:	3710      	adds	r7, #16
 8004168:	46bd      	mov	sp, r7
 800416a:	bd80      	pop	{r7, pc}

0800416c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b084      	sub	sp, #16
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
 8004174:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800417c:	2b01      	cmp	r3, #1
 800417e:	d101      	bne.n	8004184 <HAL_TIM_ConfigClockSource+0x18>
 8004180:	2302      	movs	r3, #2
 8004182:	e0b3      	b.n	80042ec <HAL_TIM_ConfigClockSource+0x180>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2201      	movs	r2, #1
 8004188:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2202      	movs	r2, #2
 8004190:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	689b      	ldr	r3, [r3, #8]
 800419a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80041a2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80041aa:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	68fa      	ldr	r2, [r7, #12]
 80041b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041bc:	d03e      	beq.n	800423c <HAL_TIM_ConfigClockSource+0xd0>
 80041be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041c2:	f200 8087 	bhi.w	80042d4 <HAL_TIM_ConfigClockSource+0x168>
 80041c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041ca:	f000 8085 	beq.w	80042d8 <HAL_TIM_ConfigClockSource+0x16c>
 80041ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041d2:	d87f      	bhi.n	80042d4 <HAL_TIM_ConfigClockSource+0x168>
 80041d4:	2b70      	cmp	r3, #112	; 0x70
 80041d6:	d01a      	beq.n	800420e <HAL_TIM_ConfigClockSource+0xa2>
 80041d8:	2b70      	cmp	r3, #112	; 0x70
 80041da:	d87b      	bhi.n	80042d4 <HAL_TIM_ConfigClockSource+0x168>
 80041dc:	2b60      	cmp	r3, #96	; 0x60
 80041de:	d050      	beq.n	8004282 <HAL_TIM_ConfigClockSource+0x116>
 80041e0:	2b60      	cmp	r3, #96	; 0x60
 80041e2:	d877      	bhi.n	80042d4 <HAL_TIM_ConfigClockSource+0x168>
 80041e4:	2b50      	cmp	r3, #80	; 0x50
 80041e6:	d03c      	beq.n	8004262 <HAL_TIM_ConfigClockSource+0xf6>
 80041e8:	2b50      	cmp	r3, #80	; 0x50
 80041ea:	d873      	bhi.n	80042d4 <HAL_TIM_ConfigClockSource+0x168>
 80041ec:	2b40      	cmp	r3, #64	; 0x40
 80041ee:	d058      	beq.n	80042a2 <HAL_TIM_ConfigClockSource+0x136>
 80041f0:	2b40      	cmp	r3, #64	; 0x40
 80041f2:	d86f      	bhi.n	80042d4 <HAL_TIM_ConfigClockSource+0x168>
 80041f4:	2b30      	cmp	r3, #48	; 0x30
 80041f6:	d064      	beq.n	80042c2 <HAL_TIM_ConfigClockSource+0x156>
 80041f8:	2b30      	cmp	r3, #48	; 0x30
 80041fa:	d86b      	bhi.n	80042d4 <HAL_TIM_ConfigClockSource+0x168>
 80041fc:	2b20      	cmp	r3, #32
 80041fe:	d060      	beq.n	80042c2 <HAL_TIM_ConfigClockSource+0x156>
 8004200:	2b20      	cmp	r3, #32
 8004202:	d867      	bhi.n	80042d4 <HAL_TIM_ConfigClockSource+0x168>
 8004204:	2b00      	cmp	r3, #0
 8004206:	d05c      	beq.n	80042c2 <HAL_TIM_ConfigClockSource+0x156>
 8004208:	2b10      	cmp	r3, #16
 800420a:	d05a      	beq.n	80042c2 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800420c:	e062      	b.n	80042d4 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6818      	ldr	r0, [r3, #0]
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	6899      	ldr	r1, [r3, #8]
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	685a      	ldr	r2, [r3, #4]
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	68db      	ldr	r3, [r3, #12]
 800421e:	f000 faee 	bl	80047fe <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	689b      	ldr	r3, [r3, #8]
 8004228:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004230:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	68fa      	ldr	r2, [r7, #12]
 8004238:	609a      	str	r2, [r3, #8]
      break;
 800423a:	e04e      	b.n	80042da <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6818      	ldr	r0, [r3, #0]
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	6899      	ldr	r1, [r3, #8]
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	685a      	ldr	r2, [r3, #4]
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	68db      	ldr	r3, [r3, #12]
 800424c:	f000 fad7 	bl	80047fe <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	689a      	ldr	r2, [r3, #8]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800425e:	609a      	str	r2, [r3, #8]
      break;
 8004260:	e03b      	b.n	80042da <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6818      	ldr	r0, [r3, #0]
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	6859      	ldr	r1, [r3, #4]
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	68db      	ldr	r3, [r3, #12]
 800426e:	461a      	mov	r2, r3
 8004270:	f000 fa4e 	bl	8004710 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	2150      	movs	r1, #80	; 0x50
 800427a:	4618      	mov	r0, r3
 800427c:	f000 faa5 	bl	80047ca <TIM_ITRx_SetConfig>
      break;
 8004280:	e02b      	b.n	80042da <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6818      	ldr	r0, [r3, #0]
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	6859      	ldr	r1, [r3, #4]
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	68db      	ldr	r3, [r3, #12]
 800428e:	461a      	mov	r2, r3
 8004290:	f000 fa6c 	bl	800476c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	2160      	movs	r1, #96	; 0x60
 800429a:	4618      	mov	r0, r3
 800429c:	f000 fa95 	bl	80047ca <TIM_ITRx_SetConfig>
      break;
 80042a0:	e01b      	b.n	80042da <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6818      	ldr	r0, [r3, #0]
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	6859      	ldr	r1, [r3, #4]
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	68db      	ldr	r3, [r3, #12]
 80042ae:	461a      	mov	r2, r3
 80042b0:	f000 fa2e 	bl	8004710 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	2140      	movs	r1, #64	; 0x40
 80042ba:	4618      	mov	r0, r3
 80042bc:	f000 fa85 	bl	80047ca <TIM_ITRx_SetConfig>
      break;
 80042c0:	e00b      	b.n	80042da <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681a      	ldr	r2, [r3, #0]
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4619      	mov	r1, r3
 80042cc:	4610      	mov	r0, r2
 80042ce:	f000 fa7c 	bl	80047ca <TIM_ITRx_SetConfig>
        break;
 80042d2:	e002      	b.n	80042da <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80042d4:	bf00      	nop
 80042d6:	e000      	b.n	80042da <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80042d8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2201      	movs	r2, #1
 80042de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2200      	movs	r2, #0
 80042e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80042ea:	2300      	movs	r3, #0
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	3710      	adds	r7, #16
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bd80      	pop	{r7, pc}

080042f4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80042f4:	b480      	push	{r7}
 80042f6:	b083      	sub	sp, #12
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80042fc:	bf00      	nop
 80042fe:	370c      	adds	r7, #12
 8004300:	46bd      	mov	sp, r7
 8004302:	bc80      	pop	{r7}
 8004304:	4770      	bx	lr

08004306 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004306:	b480      	push	{r7}
 8004308:	b083      	sub	sp, #12
 800430a:	af00      	add	r7, sp, #0
 800430c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800430e:	bf00      	nop
 8004310:	370c      	adds	r7, #12
 8004312:	46bd      	mov	sp, r7
 8004314:	bc80      	pop	{r7}
 8004316:	4770      	bx	lr

08004318 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004318:	b480      	push	{r7}
 800431a:	b083      	sub	sp, #12
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004320:	bf00      	nop
 8004322:	370c      	adds	r7, #12
 8004324:	46bd      	mov	sp, r7
 8004326:	bc80      	pop	{r7}
 8004328:	4770      	bx	lr

0800432a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800432a:	b480      	push	{r7}
 800432c:	b083      	sub	sp, #12
 800432e:	af00      	add	r7, sp, #0
 8004330:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004332:	bf00      	nop
 8004334:	370c      	adds	r7, #12
 8004336:	46bd      	mov	sp, r7
 8004338:	bc80      	pop	{r7}
 800433a:	4770      	bx	lr

0800433c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800433c:	b480      	push	{r7}
 800433e:	b085      	sub	sp, #20
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
 8004344:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	4a29      	ldr	r2, [pc, #164]	; (80043f4 <TIM_Base_SetConfig+0xb8>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d00b      	beq.n	800436c <TIM_Base_SetConfig+0x30>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800435a:	d007      	beq.n	800436c <TIM_Base_SetConfig+0x30>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	4a26      	ldr	r2, [pc, #152]	; (80043f8 <TIM_Base_SetConfig+0xbc>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d003      	beq.n	800436c <TIM_Base_SetConfig+0x30>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	4a25      	ldr	r2, [pc, #148]	; (80043fc <TIM_Base_SetConfig+0xc0>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d108      	bne.n	800437e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004372:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	685b      	ldr	r3, [r3, #4]
 8004378:	68fa      	ldr	r2, [r7, #12]
 800437a:	4313      	orrs	r3, r2
 800437c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	4a1c      	ldr	r2, [pc, #112]	; (80043f4 <TIM_Base_SetConfig+0xb8>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d00b      	beq.n	800439e <TIM_Base_SetConfig+0x62>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800438c:	d007      	beq.n	800439e <TIM_Base_SetConfig+0x62>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	4a19      	ldr	r2, [pc, #100]	; (80043f8 <TIM_Base_SetConfig+0xbc>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d003      	beq.n	800439e <TIM_Base_SetConfig+0x62>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	4a18      	ldr	r2, [pc, #96]	; (80043fc <TIM_Base_SetConfig+0xc0>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d108      	bne.n	80043b0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	68db      	ldr	r3, [r3, #12]
 80043aa:	68fa      	ldr	r2, [r7, #12]
 80043ac:	4313      	orrs	r3, r2
 80043ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	695b      	ldr	r3, [r3, #20]
 80043ba:	4313      	orrs	r3, r2
 80043bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	68fa      	ldr	r2, [r7, #12]
 80043c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	689a      	ldr	r2, [r3, #8]
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	681a      	ldr	r2, [r3, #0]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	4a07      	ldr	r2, [pc, #28]	; (80043f4 <TIM_Base_SetConfig+0xb8>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d103      	bne.n	80043e4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	691a      	ldr	r2, [r3, #16]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2201      	movs	r2, #1
 80043e8:	615a      	str	r2, [r3, #20]
}
 80043ea:	bf00      	nop
 80043ec:	3714      	adds	r7, #20
 80043ee:	46bd      	mov	sp, r7
 80043f0:	bc80      	pop	{r7}
 80043f2:	4770      	bx	lr
 80043f4:	40012c00 	.word	0x40012c00
 80043f8:	40000400 	.word	0x40000400
 80043fc:	40000800 	.word	0x40000800

08004400 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004400:	b480      	push	{r7}
 8004402:	b087      	sub	sp, #28
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
 8004408:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6a1b      	ldr	r3, [r3, #32]
 800440e:	f023 0201 	bic.w	r2, r3, #1
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6a1b      	ldr	r3, [r3, #32]
 800441a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	685b      	ldr	r3, [r3, #4]
 8004420:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	699b      	ldr	r3, [r3, #24]
 8004426:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800442e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	f023 0303 	bic.w	r3, r3, #3
 8004436:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	68fa      	ldr	r2, [r7, #12]
 800443e:	4313      	orrs	r3, r2
 8004440:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	f023 0302 	bic.w	r3, r3, #2
 8004448:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	697a      	ldr	r2, [r7, #20]
 8004450:	4313      	orrs	r3, r2
 8004452:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	4a1c      	ldr	r2, [pc, #112]	; (80044c8 <TIM_OC1_SetConfig+0xc8>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d10c      	bne.n	8004476 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	f023 0308 	bic.w	r3, r3, #8
 8004462:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	68db      	ldr	r3, [r3, #12]
 8004468:	697a      	ldr	r2, [r7, #20]
 800446a:	4313      	orrs	r3, r2
 800446c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	f023 0304 	bic.w	r3, r3, #4
 8004474:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	4a13      	ldr	r2, [pc, #76]	; (80044c8 <TIM_OC1_SetConfig+0xc8>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d111      	bne.n	80044a2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004484:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800448c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	695b      	ldr	r3, [r3, #20]
 8004492:	693a      	ldr	r2, [r7, #16]
 8004494:	4313      	orrs	r3, r2
 8004496:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	699b      	ldr	r3, [r3, #24]
 800449c:	693a      	ldr	r2, [r7, #16]
 800449e:	4313      	orrs	r3, r2
 80044a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	693a      	ldr	r2, [r7, #16]
 80044a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	68fa      	ldr	r2, [r7, #12]
 80044ac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	685a      	ldr	r2, [r3, #4]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	697a      	ldr	r2, [r7, #20]
 80044ba:	621a      	str	r2, [r3, #32]
}
 80044bc:	bf00      	nop
 80044be:	371c      	adds	r7, #28
 80044c0:	46bd      	mov	sp, r7
 80044c2:	bc80      	pop	{r7}
 80044c4:	4770      	bx	lr
 80044c6:	bf00      	nop
 80044c8:	40012c00 	.word	0x40012c00

080044cc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b087      	sub	sp, #28
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
 80044d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6a1b      	ldr	r3, [r3, #32]
 80044da:	f023 0210 	bic.w	r2, r3, #16
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6a1b      	ldr	r3, [r3, #32]
 80044e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	699b      	ldr	r3, [r3, #24]
 80044f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80044fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004502:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	021b      	lsls	r3, r3, #8
 800450a:	68fa      	ldr	r2, [r7, #12]
 800450c:	4313      	orrs	r3, r2
 800450e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004510:	697b      	ldr	r3, [r7, #20]
 8004512:	f023 0320 	bic.w	r3, r3, #32
 8004516:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	689b      	ldr	r3, [r3, #8]
 800451c:	011b      	lsls	r3, r3, #4
 800451e:	697a      	ldr	r2, [r7, #20]
 8004520:	4313      	orrs	r3, r2
 8004522:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	4a1d      	ldr	r2, [pc, #116]	; (800459c <TIM_OC2_SetConfig+0xd0>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d10d      	bne.n	8004548 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800452c:	697b      	ldr	r3, [r7, #20]
 800452e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004532:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	68db      	ldr	r3, [r3, #12]
 8004538:	011b      	lsls	r3, r3, #4
 800453a:	697a      	ldr	r2, [r7, #20]
 800453c:	4313      	orrs	r3, r2
 800453e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004540:	697b      	ldr	r3, [r7, #20]
 8004542:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004546:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	4a14      	ldr	r2, [pc, #80]	; (800459c <TIM_OC2_SetConfig+0xd0>)
 800454c:	4293      	cmp	r3, r2
 800454e:	d113      	bne.n	8004578 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004556:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004558:	693b      	ldr	r3, [r7, #16]
 800455a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800455e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	695b      	ldr	r3, [r3, #20]
 8004564:	009b      	lsls	r3, r3, #2
 8004566:	693a      	ldr	r2, [r7, #16]
 8004568:	4313      	orrs	r3, r2
 800456a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	699b      	ldr	r3, [r3, #24]
 8004570:	009b      	lsls	r3, r3, #2
 8004572:	693a      	ldr	r2, [r7, #16]
 8004574:	4313      	orrs	r3, r2
 8004576:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	693a      	ldr	r2, [r7, #16]
 800457c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	68fa      	ldr	r2, [r7, #12]
 8004582:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	685a      	ldr	r2, [r3, #4]
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	697a      	ldr	r2, [r7, #20]
 8004590:	621a      	str	r2, [r3, #32]
}
 8004592:	bf00      	nop
 8004594:	371c      	adds	r7, #28
 8004596:	46bd      	mov	sp, r7
 8004598:	bc80      	pop	{r7}
 800459a:	4770      	bx	lr
 800459c:	40012c00 	.word	0x40012c00

080045a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80045a0:	b480      	push	{r7}
 80045a2:	b087      	sub	sp, #28
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
 80045a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6a1b      	ldr	r3, [r3, #32]
 80045ae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6a1b      	ldr	r3, [r3, #32]
 80045ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	69db      	ldr	r3, [r3, #28]
 80045c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	f023 0303 	bic.w	r3, r3, #3
 80045d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	68fa      	ldr	r2, [r7, #12]
 80045de:	4313      	orrs	r3, r2
 80045e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80045e2:	697b      	ldr	r3, [r7, #20]
 80045e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80045e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	021b      	lsls	r3, r3, #8
 80045f0:	697a      	ldr	r2, [r7, #20]
 80045f2:	4313      	orrs	r3, r2
 80045f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	4a1d      	ldr	r2, [pc, #116]	; (8004670 <TIM_OC3_SetConfig+0xd0>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d10d      	bne.n	800461a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80045fe:	697b      	ldr	r3, [r7, #20]
 8004600:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004604:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	68db      	ldr	r3, [r3, #12]
 800460a:	021b      	lsls	r3, r3, #8
 800460c:	697a      	ldr	r2, [r7, #20]
 800460e:	4313      	orrs	r3, r2
 8004610:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004612:	697b      	ldr	r3, [r7, #20]
 8004614:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004618:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	4a14      	ldr	r2, [pc, #80]	; (8004670 <TIM_OC3_SetConfig+0xd0>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d113      	bne.n	800464a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004622:	693b      	ldr	r3, [r7, #16]
 8004624:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004628:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800462a:	693b      	ldr	r3, [r7, #16]
 800462c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004630:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	695b      	ldr	r3, [r3, #20]
 8004636:	011b      	lsls	r3, r3, #4
 8004638:	693a      	ldr	r2, [r7, #16]
 800463a:	4313      	orrs	r3, r2
 800463c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	699b      	ldr	r3, [r3, #24]
 8004642:	011b      	lsls	r3, r3, #4
 8004644:	693a      	ldr	r2, [r7, #16]
 8004646:	4313      	orrs	r3, r2
 8004648:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	693a      	ldr	r2, [r7, #16]
 800464e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	68fa      	ldr	r2, [r7, #12]
 8004654:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	685a      	ldr	r2, [r3, #4]
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	697a      	ldr	r2, [r7, #20]
 8004662:	621a      	str	r2, [r3, #32]
}
 8004664:	bf00      	nop
 8004666:	371c      	adds	r7, #28
 8004668:	46bd      	mov	sp, r7
 800466a:	bc80      	pop	{r7}
 800466c:	4770      	bx	lr
 800466e:	bf00      	nop
 8004670:	40012c00 	.word	0x40012c00

08004674 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004674:	b480      	push	{r7}
 8004676:	b087      	sub	sp, #28
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
 800467c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6a1b      	ldr	r3, [r3, #32]
 8004682:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6a1b      	ldr	r3, [r3, #32]
 800468e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	69db      	ldr	r3, [r3, #28]
 800469a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80046a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	021b      	lsls	r3, r3, #8
 80046b2:	68fa      	ldr	r2, [r7, #12]
 80046b4:	4313      	orrs	r3, r2
 80046b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80046b8:	693b      	ldr	r3, [r7, #16]
 80046ba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80046be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	689b      	ldr	r3, [r3, #8]
 80046c4:	031b      	lsls	r3, r3, #12
 80046c6:	693a      	ldr	r2, [r7, #16]
 80046c8:	4313      	orrs	r3, r2
 80046ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	4a0f      	ldr	r2, [pc, #60]	; (800470c <TIM_OC4_SetConfig+0x98>)
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d109      	bne.n	80046e8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80046d4:	697b      	ldr	r3, [r7, #20]
 80046d6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80046da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	695b      	ldr	r3, [r3, #20]
 80046e0:	019b      	lsls	r3, r3, #6
 80046e2:	697a      	ldr	r2, [r7, #20]
 80046e4:	4313      	orrs	r3, r2
 80046e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	697a      	ldr	r2, [r7, #20]
 80046ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	68fa      	ldr	r2, [r7, #12]
 80046f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	685a      	ldr	r2, [r3, #4]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	693a      	ldr	r2, [r7, #16]
 8004700:	621a      	str	r2, [r3, #32]
}
 8004702:	bf00      	nop
 8004704:	371c      	adds	r7, #28
 8004706:	46bd      	mov	sp, r7
 8004708:	bc80      	pop	{r7}
 800470a:	4770      	bx	lr
 800470c:	40012c00 	.word	0x40012c00

08004710 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004710:	b480      	push	{r7}
 8004712:	b087      	sub	sp, #28
 8004714:	af00      	add	r7, sp, #0
 8004716:	60f8      	str	r0, [r7, #12]
 8004718:	60b9      	str	r1, [r7, #8]
 800471a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	6a1b      	ldr	r3, [r3, #32]
 8004720:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	6a1b      	ldr	r3, [r3, #32]
 8004726:	f023 0201 	bic.w	r2, r3, #1
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	699b      	ldr	r3, [r3, #24]
 8004732:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004734:	693b      	ldr	r3, [r7, #16]
 8004736:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800473a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	011b      	lsls	r3, r3, #4
 8004740:	693a      	ldr	r2, [r7, #16]
 8004742:	4313      	orrs	r3, r2
 8004744:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004746:	697b      	ldr	r3, [r7, #20]
 8004748:	f023 030a 	bic.w	r3, r3, #10
 800474c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800474e:	697a      	ldr	r2, [r7, #20]
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	4313      	orrs	r3, r2
 8004754:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	693a      	ldr	r2, [r7, #16]
 800475a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	697a      	ldr	r2, [r7, #20]
 8004760:	621a      	str	r2, [r3, #32]
}
 8004762:	bf00      	nop
 8004764:	371c      	adds	r7, #28
 8004766:	46bd      	mov	sp, r7
 8004768:	bc80      	pop	{r7}
 800476a:	4770      	bx	lr

0800476c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800476c:	b480      	push	{r7}
 800476e:	b087      	sub	sp, #28
 8004770:	af00      	add	r7, sp, #0
 8004772:	60f8      	str	r0, [r7, #12]
 8004774:	60b9      	str	r1, [r7, #8]
 8004776:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	6a1b      	ldr	r3, [r3, #32]
 800477c:	f023 0210 	bic.w	r2, r3, #16
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	699b      	ldr	r3, [r3, #24]
 8004788:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	6a1b      	ldr	r3, [r3, #32]
 800478e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004790:	697b      	ldr	r3, [r7, #20]
 8004792:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004796:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	031b      	lsls	r3, r3, #12
 800479c:	697a      	ldr	r2, [r7, #20]
 800479e:	4313      	orrs	r3, r2
 80047a0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80047a2:	693b      	ldr	r3, [r7, #16]
 80047a4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80047a8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80047aa:	68bb      	ldr	r3, [r7, #8]
 80047ac:	011b      	lsls	r3, r3, #4
 80047ae:	693a      	ldr	r2, [r7, #16]
 80047b0:	4313      	orrs	r3, r2
 80047b2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	697a      	ldr	r2, [r7, #20]
 80047b8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	693a      	ldr	r2, [r7, #16]
 80047be:	621a      	str	r2, [r3, #32]
}
 80047c0:	bf00      	nop
 80047c2:	371c      	adds	r7, #28
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bc80      	pop	{r7}
 80047c8:	4770      	bx	lr

080047ca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80047ca:	b480      	push	{r7}
 80047cc:	b085      	sub	sp, #20
 80047ce:	af00      	add	r7, sp, #0
 80047d0:	6078      	str	r0, [r7, #4]
 80047d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	689b      	ldr	r3, [r3, #8]
 80047d8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80047e2:	683a      	ldr	r2, [r7, #0]
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	4313      	orrs	r3, r2
 80047e8:	f043 0307 	orr.w	r3, r3, #7
 80047ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	68fa      	ldr	r2, [r7, #12]
 80047f2:	609a      	str	r2, [r3, #8]
}
 80047f4:	bf00      	nop
 80047f6:	3714      	adds	r7, #20
 80047f8:	46bd      	mov	sp, r7
 80047fa:	bc80      	pop	{r7}
 80047fc:	4770      	bx	lr

080047fe <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80047fe:	b480      	push	{r7}
 8004800:	b087      	sub	sp, #28
 8004802:	af00      	add	r7, sp, #0
 8004804:	60f8      	str	r0, [r7, #12]
 8004806:	60b9      	str	r1, [r7, #8]
 8004808:	607a      	str	r2, [r7, #4]
 800480a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004812:	697b      	ldr	r3, [r7, #20]
 8004814:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004818:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	021a      	lsls	r2, r3, #8
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	431a      	orrs	r2, r3
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	4313      	orrs	r3, r2
 8004826:	697a      	ldr	r2, [r7, #20]
 8004828:	4313      	orrs	r3, r2
 800482a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	697a      	ldr	r2, [r7, #20]
 8004830:	609a      	str	r2, [r3, #8]
}
 8004832:	bf00      	nop
 8004834:	371c      	adds	r7, #28
 8004836:	46bd      	mov	sp, r7
 8004838:	bc80      	pop	{r7}
 800483a:	4770      	bx	lr

0800483c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800483c:	b480      	push	{r7}
 800483e:	b087      	sub	sp, #28
 8004840:	af00      	add	r7, sp, #0
 8004842:	60f8      	str	r0, [r7, #12]
 8004844:	60b9      	str	r1, [r7, #8]
 8004846:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	f003 031f 	and.w	r3, r3, #31
 800484e:	2201      	movs	r2, #1
 8004850:	fa02 f303 	lsl.w	r3, r2, r3
 8004854:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	6a1a      	ldr	r2, [r3, #32]
 800485a:	697b      	ldr	r3, [r7, #20]
 800485c:	43db      	mvns	r3, r3
 800485e:	401a      	ands	r2, r3
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	6a1a      	ldr	r2, [r3, #32]
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	f003 031f 	and.w	r3, r3, #31
 800486e:	6879      	ldr	r1, [r7, #4]
 8004870:	fa01 f303 	lsl.w	r3, r1, r3
 8004874:	431a      	orrs	r2, r3
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	621a      	str	r2, [r3, #32]
}
 800487a:	bf00      	nop
 800487c:	371c      	adds	r7, #28
 800487e:	46bd      	mov	sp, r7
 8004880:	bc80      	pop	{r7}
 8004882:	4770      	bx	lr

08004884 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004884:	b480      	push	{r7}
 8004886:	b085      	sub	sp, #20
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
 800488c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004894:	2b01      	cmp	r3, #1
 8004896:	d101      	bne.n	800489c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004898:	2302      	movs	r3, #2
 800489a:	e046      	b.n	800492a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2201      	movs	r2, #1
 80048a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2202      	movs	r2, #2
 80048a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	689b      	ldr	r3, [r3, #8]
 80048ba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	68fa      	ldr	r2, [r7, #12]
 80048ca:	4313      	orrs	r3, r2
 80048cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	68fa      	ldr	r2, [r7, #12]
 80048d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a16      	ldr	r2, [pc, #88]	; (8004934 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d00e      	beq.n	80048fe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048e8:	d009      	beq.n	80048fe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4a12      	ldr	r2, [pc, #72]	; (8004938 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d004      	beq.n	80048fe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a10      	ldr	r2, [pc, #64]	; (800493c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d10c      	bne.n	8004918 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80048fe:	68bb      	ldr	r3, [r7, #8]
 8004900:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004904:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	68ba      	ldr	r2, [r7, #8]
 800490c:	4313      	orrs	r3, r2
 800490e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	68ba      	ldr	r2, [r7, #8]
 8004916:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2201      	movs	r2, #1
 800491c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2200      	movs	r2, #0
 8004924:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004928:	2300      	movs	r3, #0
}
 800492a:	4618      	mov	r0, r3
 800492c:	3714      	adds	r7, #20
 800492e:	46bd      	mov	sp, r7
 8004930:	bc80      	pop	{r7}
 8004932:	4770      	bx	lr
 8004934:	40012c00 	.word	0x40012c00
 8004938:	40000400 	.word	0x40000400
 800493c:	40000800 	.word	0x40000800

08004940 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004940:	b480      	push	{r7}
 8004942:	b083      	sub	sp, #12
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004948:	bf00      	nop
 800494a:	370c      	adds	r7, #12
 800494c:	46bd      	mov	sp, r7
 800494e:	bc80      	pop	{r7}
 8004950:	4770      	bx	lr

08004952 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004952:	b480      	push	{r7}
 8004954:	b083      	sub	sp, #12
 8004956:	af00      	add	r7, sp, #0
 8004958:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800495a:	bf00      	nop
 800495c:	370c      	adds	r7, #12
 800495e:	46bd      	mov	sp, r7
 8004960:	bc80      	pop	{r7}
 8004962:	4770      	bx	lr

08004964 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b082      	sub	sp, #8
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d101      	bne.n	8004976 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004972:	2301      	movs	r3, #1
 8004974:	e03f      	b.n	80049f6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800497c:	b2db      	uxtb	r3, r3
 800497e:	2b00      	cmp	r3, #0
 8004980:	d106      	bne.n	8004990 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2200      	movs	r2, #0
 8004986:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800498a:	6878      	ldr	r0, [r7, #4]
 800498c:	f005 fbbe 	bl	800a10c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2224      	movs	r2, #36	; 0x24
 8004994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	68da      	ldr	r2, [r3, #12]
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80049a6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80049a8:	6878      	ldr	r0, [r7, #4]
 80049aa:	f000 fd9b 	bl	80054e4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	691a      	ldr	r2, [r3, #16]
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80049bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	695a      	ldr	r2, [r3, #20]
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80049cc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	68da      	ldr	r2, [r3, #12]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80049dc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2200      	movs	r2, #0
 80049e2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2220      	movs	r2, #32
 80049e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2220      	movs	r2, #32
 80049f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80049f4:	2300      	movs	r3, #0
}
 80049f6:	4618      	mov	r0, r3
 80049f8:	3708      	adds	r7, #8
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}

080049fe <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049fe:	b580      	push	{r7, lr}
 8004a00:	b08a      	sub	sp, #40	; 0x28
 8004a02:	af02      	add	r7, sp, #8
 8004a04:	60f8      	str	r0, [r7, #12]
 8004a06:	60b9      	str	r1, [r7, #8]
 8004a08:	603b      	str	r3, [r7, #0]
 8004a0a:	4613      	mov	r3, r2
 8004a0c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004a0e:	2300      	movs	r3, #0
 8004a10:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a18:	b2db      	uxtb	r3, r3
 8004a1a:	2b20      	cmp	r3, #32
 8004a1c:	d17c      	bne.n	8004b18 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a1e:	68bb      	ldr	r3, [r7, #8]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d002      	beq.n	8004a2a <HAL_UART_Transmit+0x2c>
 8004a24:	88fb      	ldrh	r3, [r7, #6]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d101      	bne.n	8004a2e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	e075      	b.n	8004b1a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a34:	2b01      	cmp	r3, #1
 8004a36:	d101      	bne.n	8004a3c <HAL_UART_Transmit+0x3e>
 8004a38:	2302      	movs	r3, #2
 8004a3a:	e06e      	b.n	8004b1a <HAL_UART_Transmit+0x11c>
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	2201      	movs	r2, #1
 8004a40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2200      	movs	r2, #0
 8004a48:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	2221      	movs	r2, #33	; 0x21
 8004a4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004a52:	f7fc fbbb 	bl	80011cc <HAL_GetTick>
 8004a56:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	88fa      	ldrh	r2, [r7, #6]
 8004a5c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	88fa      	ldrh	r2, [r7, #6]
 8004a62:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a6c:	d108      	bne.n	8004a80 <HAL_UART_Transmit+0x82>
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	691b      	ldr	r3, [r3, #16]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d104      	bne.n	8004a80 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004a76:	2300      	movs	r3, #0
 8004a78:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004a7a:	68bb      	ldr	r3, [r7, #8]
 8004a7c:	61bb      	str	r3, [r7, #24]
 8004a7e:	e003      	b.n	8004a88 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004a80:	68bb      	ldr	r3, [r7, #8]
 8004a82:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004a84:	2300      	movs	r3, #0
 8004a86:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004a90:	e02a      	b.n	8004ae8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	9300      	str	r3, [sp, #0]
 8004a96:	697b      	ldr	r3, [r7, #20]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	2180      	movs	r1, #128	; 0x80
 8004a9c:	68f8      	ldr	r0, [r7, #12]
 8004a9e:	f000 fb0d 	bl	80050bc <UART_WaitOnFlagUntilTimeout>
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d001      	beq.n	8004aac <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004aa8:	2303      	movs	r3, #3
 8004aaa:	e036      	b.n	8004b1a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004aac:	69fb      	ldr	r3, [r7, #28]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d10b      	bne.n	8004aca <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004ab2:	69bb      	ldr	r3, [r7, #24]
 8004ab4:	881b      	ldrh	r3, [r3, #0]
 8004ab6:	461a      	mov	r2, r3
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ac0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004ac2:	69bb      	ldr	r3, [r7, #24]
 8004ac4:	3302      	adds	r3, #2
 8004ac6:	61bb      	str	r3, [r7, #24]
 8004ac8:	e007      	b.n	8004ada <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004aca:	69fb      	ldr	r3, [r7, #28]
 8004acc:	781a      	ldrb	r2, [r3, #0]
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004ad4:	69fb      	ldr	r3, [r7, #28]
 8004ad6:	3301      	adds	r3, #1
 8004ad8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004ade:	b29b      	uxth	r3, r3
 8004ae0:	3b01      	subs	r3, #1
 8004ae2:	b29a      	uxth	r2, r3
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004aec:	b29b      	uxth	r3, r3
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d1cf      	bne.n	8004a92 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	9300      	str	r3, [sp, #0]
 8004af6:	697b      	ldr	r3, [r7, #20]
 8004af8:	2200      	movs	r2, #0
 8004afa:	2140      	movs	r1, #64	; 0x40
 8004afc:	68f8      	ldr	r0, [r7, #12]
 8004afe:	f000 fadd 	bl	80050bc <UART_WaitOnFlagUntilTimeout>
 8004b02:	4603      	mov	r3, r0
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d001      	beq.n	8004b0c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004b08:	2303      	movs	r3, #3
 8004b0a:	e006      	b.n	8004b1a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	2220      	movs	r2, #32
 8004b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004b14:	2300      	movs	r3, #0
 8004b16:	e000      	b.n	8004b1a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004b18:	2302      	movs	r3, #2
  }
}
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	3720      	adds	r7, #32
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}

08004b22 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004b22:	b580      	push	{r7, lr}
 8004b24:	b086      	sub	sp, #24
 8004b26:	af00      	add	r7, sp, #0
 8004b28:	60f8      	str	r0, [r7, #12]
 8004b2a:	60b9      	str	r1, [r7, #8]
 8004b2c:	4613      	mov	r3, r2
 8004b2e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004b36:	b2db      	uxtb	r3, r3
 8004b38:	2b20      	cmp	r3, #32
 8004b3a:	d13c      	bne.n	8004bb6 <HAL_UARTEx_ReceiveToIdle_DMA+0x94>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b3c:	68bb      	ldr	r3, [r7, #8]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d002      	beq.n	8004b48 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8004b42:	88fb      	ldrh	r3, [r7, #6]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d101      	bne.n	8004b4c <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8004b48:	2301      	movs	r3, #1
 8004b4a:	e035      	b.n	8004bb8 <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
    }

    __HAL_LOCK(huart);
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b52:	2b01      	cmp	r3, #1
 8004b54:	d101      	bne.n	8004b5a <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8004b56:	2302      	movs	r3, #2
 8004b58:	e02e      	b.n	8004bb8 <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	2201      	movs	r2, #1
 8004b5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	2201      	movs	r2, #1
 8004b66:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8004b68:	88fb      	ldrh	r3, [r7, #6]
 8004b6a:	461a      	mov	r2, r3
 8004b6c:	68b9      	ldr	r1, [r7, #8]
 8004b6e:	68f8      	ldr	r0, [r7, #12]
 8004b70:	f000 faee 	bl	8005150 <UART_Start_Receive_DMA>
 8004b74:	4603      	mov	r3, r0
 8004b76:	75fb      	strb	r3, [r7, #23]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8004b78:	7dfb      	ldrb	r3, [r7, #23]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d119      	bne.n	8004bb2 <HAL_UARTEx_ReceiveToIdle_DMA+0x90>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b82:	2b01      	cmp	r3, #1
 8004b84:	d113      	bne.n	8004bae <HAL_UARTEx_ReceiveToIdle_DMA+0x8c>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004b86:	2300      	movs	r3, #0
 8004b88:	613b      	str	r3, [r7, #16]
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	613b      	str	r3, [r7, #16]
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	613b      	str	r3, [r7, #16]
 8004b9a:	693b      	ldr	r3, [r7, #16]
        SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	68da      	ldr	r2, [r3, #12]
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f042 0210 	orr.w	r2, r2, #16
 8004baa:	60da      	str	r2, [r3, #12]
 8004bac:	e001      	b.n	8004bb2 <HAL_UARTEx_ReceiveToIdle_DMA+0x90>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	75fb      	strb	r3, [r7, #23]
      }
    }

    return status;
 8004bb2:	7dfb      	ldrb	r3, [r7, #23]
 8004bb4:	e000      	b.n	8004bb8 <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
  }
  else
  {
    return HAL_BUSY;
 8004bb6:	2302      	movs	r3, #2
  }
}
 8004bb8:	4618      	mov	r0, r3
 8004bba:	3718      	adds	r7, #24
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bd80      	pop	{r7, pc}

08004bc0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b08a      	sub	sp, #40	; 0x28
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	68db      	ldr	r3, [r3, #12]
 8004bd6:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	695b      	ldr	r3, [r3, #20]
 8004bde:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8004be0:	2300      	movs	r3, #0
 8004be2:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8004be4:	2300      	movs	r3, #0
 8004be6:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bea:	f003 030f 	and.w	r3, r3, #15
 8004bee:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8004bf0:	69bb      	ldr	r3, [r7, #24]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d10d      	bne.n	8004c12 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bf8:	f003 0320 	and.w	r3, r3, #32
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d008      	beq.n	8004c12 <HAL_UART_IRQHandler+0x52>
 8004c00:	6a3b      	ldr	r3, [r7, #32]
 8004c02:	f003 0320 	and.w	r3, r3, #32
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d003      	beq.n	8004c12 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004c0a:	6878      	ldr	r0, [r7, #4]
 8004c0c:	f000 fbc0 	bl	8005390 <UART_Receive_IT>
      return;
 8004c10:	e17b      	b.n	8004f0a <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004c12:	69bb      	ldr	r3, [r7, #24]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	f000 80b1 	beq.w	8004d7c <HAL_UART_IRQHandler+0x1bc>
 8004c1a:	69fb      	ldr	r3, [r7, #28]
 8004c1c:	f003 0301 	and.w	r3, r3, #1
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d105      	bne.n	8004c30 <HAL_UART_IRQHandler+0x70>
 8004c24:	6a3b      	ldr	r3, [r7, #32]
 8004c26:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	f000 80a6 	beq.w	8004d7c <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c32:	f003 0301 	and.w	r3, r3, #1
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d00a      	beq.n	8004c50 <HAL_UART_IRQHandler+0x90>
 8004c3a:	6a3b      	ldr	r3, [r7, #32]
 8004c3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d005      	beq.n	8004c50 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c48:	f043 0201 	orr.w	r2, r3, #1
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004c50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c52:	f003 0304 	and.w	r3, r3, #4
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d00a      	beq.n	8004c70 <HAL_UART_IRQHandler+0xb0>
 8004c5a:	69fb      	ldr	r3, [r7, #28]
 8004c5c:	f003 0301 	and.w	r3, r3, #1
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d005      	beq.n	8004c70 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c68:	f043 0202 	orr.w	r2, r3, #2
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c72:	f003 0302 	and.w	r3, r3, #2
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d00a      	beq.n	8004c90 <HAL_UART_IRQHandler+0xd0>
 8004c7a:	69fb      	ldr	r3, [r7, #28]
 8004c7c:	f003 0301 	and.w	r3, r3, #1
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d005      	beq.n	8004c90 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c88:	f043 0204 	orr.w	r2, r3, #4
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c92:	f003 0308 	and.w	r3, r3, #8
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d00f      	beq.n	8004cba <HAL_UART_IRQHandler+0xfa>
 8004c9a:	6a3b      	ldr	r3, [r7, #32]
 8004c9c:	f003 0320 	and.w	r3, r3, #32
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d104      	bne.n	8004cae <HAL_UART_IRQHandler+0xee>
 8004ca4:	69fb      	ldr	r3, [r7, #28]
 8004ca6:	f003 0301 	and.w	r3, r3, #1
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d005      	beq.n	8004cba <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cb2:	f043 0208 	orr.w	r2, r3, #8
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	f000 811e 	beq.w	8004f00 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cc6:	f003 0320 	and.w	r3, r3, #32
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d007      	beq.n	8004cde <HAL_UART_IRQHandler+0x11e>
 8004cce:	6a3b      	ldr	r3, [r7, #32]
 8004cd0:	f003 0320 	and.w	r3, r3, #32
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d002      	beq.n	8004cde <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8004cd8:	6878      	ldr	r0, [r7, #4]
 8004cda:	f000 fb59 	bl	8005390 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	695b      	ldr	r3, [r3, #20]
 8004ce4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	bf14      	ite	ne
 8004cec:	2301      	movne	r3, #1
 8004cee:	2300      	moveq	r3, #0
 8004cf0:	b2db      	uxtb	r3, r3
 8004cf2:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cf8:	f003 0308 	and.w	r3, r3, #8
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d102      	bne.n	8004d06 <HAL_UART_IRQHandler+0x146>
 8004d00:	697b      	ldr	r3, [r7, #20]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d031      	beq.n	8004d6a <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004d06:	6878      	ldr	r0, [r7, #4]
 8004d08:	f000 fa9b 	bl	8005242 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	695b      	ldr	r3, [r3, #20]
 8004d12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d023      	beq.n	8004d62 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	695a      	ldr	r2, [r3, #20]
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d28:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d013      	beq.n	8004d5a <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d36:	4a76      	ldr	r2, [pc, #472]	; (8004f10 <HAL_UART_IRQHandler+0x350>)
 8004d38:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d3e:	4618      	mov	r0, r3
 8004d40:	f7fc fc74 	bl	800162c <HAL_DMA_Abort_IT>
 8004d44:	4603      	mov	r3, r0
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d016      	beq.n	8004d78 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d50:	687a      	ldr	r2, [r7, #4]
 8004d52:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004d54:	4610      	mov	r0, r2
 8004d56:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d58:	e00e      	b.n	8004d78 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004d5a:	6878      	ldr	r0, [r7, #4]
 8004d5c:	f000 f8f5 	bl	8004f4a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d60:	e00a      	b.n	8004d78 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004d62:	6878      	ldr	r0, [r7, #4]
 8004d64:	f000 f8f1 	bl	8004f4a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d68:	e006      	b.n	8004d78 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004d6a:	6878      	ldr	r0, [r7, #4]
 8004d6c:	f000 f8ed 	bl	8004f4a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2200      	movs	r2, #0
 8004d74:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004d76:	e0c3      	b.n	8004f00 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d78:	bf00      	nop
    return;
 8004d7a:	e0c1      	b.n	8004f00 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d80:	2b01      	cmp	r3, #1
 8004d82:	f040 80a1 	bne.w	8004ec8 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8004d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d88:	f003 0310 	and.w	r3, r3, #16
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	f000 809b 	beq.w	8004ec8 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8004d92:	6a3b      	ldr	r3, [r7, #32]
 8004d94:	f003 0310 	and.w	r3, r3, #16
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	f000 8095 	beq.w	8004ec8 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004d9e:	2300      	movs	r3, #0
 8004da0:	60fb      	str	r3, [r7, #12]
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	60fb      	str	r3, [r7, #12]
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	60fb      	str	r3, [r7, #12]
 8004db2:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	695b      	ldr	r3, [r3, #20]
 8004dba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d04e      	beq.n	8004e60 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8004dcc:	8a3b      	ldrh	r3, [r7, #16]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	f000 8098 	beq.w	8004f04 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004dd8:	8a3a      	ldrh	r2, [r7, #16]
 8004dda:	429a      	cmp	r2, r3
 8004ddc:	f080 8092 	bcs.w	8004f04 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	8a3a      	ldrh	r2, [r7, #16]
 8004de4:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dea:	699b      	ldr	r3, [r3, #24]
 8004dec:	2b20      	cmp	r3, #32
 8004dee:	d02b      	beq.n	8004e48 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	68da      	ldr	r2, [r3, #12]
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004dfe:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	695a      	ldr	r2, [r3, #20]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f022 0201 	bic.w	r2, r2, #1
 8004e0e:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	695a      	ldr	r2, [r3, #20]
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e1e:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2220      	movs	r2, #32
 8004e24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	68da      	ldr	r2, [r3, #12]
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f022 0210 	bic.w	r2, r2, #16
 8004e3c:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e42:	4618      	mov	r0, r3
 8004e44:	f7fc fbb7 	bl	80015b6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004e50:	b29b      	uxth	r3, r3
 8004e52:	1ad3      	subs	r3, r2, r3
 8004e54:	b29b      	uxth	r3, r3
 8004e56:	4619      	mov	r1, r3
 8004e58:	6878      	ldr	r0, [r7, #4]
 8004e5a:	f000 ffb1 	bl	8005dc0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004e5e:	e051      	b.n	8004f04 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004e68:	b29b      	uxth	r3, r3
 8004e6a:	1ad3      	subs	r3, r2, r3
 8004e6c:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004e72:	b29b      	uxth	r3, r3
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d047      	beq.n	8004f08 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8004e78:	8a7b      	ldrh	r3, [r7, #18]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d044      	beq.n	8004f08 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	68da      	ldr	r2, [r3, #12]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004e8c:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	695a      	ldr	r2, [r3, #20]
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f022 0201 	bic.w	r2, r2, #1
 8004e9c:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2220      	movs	r2, #32
 8004ea2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	68da      	ldr	r2, [r3, #12]
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f022 0210 	bic.w	r2, r2, #16
 8004eba:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004ebc:	8a7b      	ldrh	r3, [r7, #18]
 8004ebe:	4619      	mov	r1, r3
 8004ec0:	6878      	ldr	r0, [r7, #4]
 8004ec2:	f000 ff7d 	bl	8005dc0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004ec6:	e01f      	b.n	8004f08 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d008      	beq.n	8004ee4 <HAL_UART_IRQHandler+0x324>
 8004ed2:	6a3b      	ldr	r3, [r7, #32]
 8004ed4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d003      	beq.n	8004ee4 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8004edc:	6878      	ldr	r0, [r7, #4]
 8004ede:	f000 f9f0 	bl	80052c2 <UART_Transmit_IT>
    return;
 8004ee2:	e012      	b.n	8004f0a <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004ee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ee6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d00d      	beq.n	8004f0a <HAL_UART_IRQHandler+0x34a>
 8004eee:	6a3b      	ldr	r3, [r7, #32]
 8004ef0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d008      	beq.n	8004f0a <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8004ef8:	6878      	ldr	r0, [r7, #4]
 8004efa:	f000 fa31 	bl	8005360 <UART_EndTransmit_IT>
    return;
 8004efe:	e004      	b.n	8004f0a <HAL_UART_IRQHandler+0x34a>
    return;
 8004f00:	bf00      	nop
 8004f02:	e002      	b.n	8004f0a <HAL_UART_IRQHandler+0x34a>
      return;
 8004f04:	bf00      	nop
 8004f06:	e000      	b.n	8004f0a <HAL_UART_IRQHandler+0x34a>
      return;
 8004f08:	bf00      	nop
  }
}
 8004f0a:	3728      	adds	r7, #40	; 0x28
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	bd80      	pop	{r7, pc}
 8004f10:	0800529b 	.word	0x0800529b

08004f14 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004f14:	b480      	push	{r7}
 8004f16:	b083      	sub	sp, #12
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004f1c:	bf00      	nop
 8004f1e:	370c      	adds	r7, #12
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bc80      	pop	{r7}
 8004f24:	4770      	bx	lr

08004f26 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004f26:	b480      	push	{r7}
 8004f28:	b083      	sub	sp, #12
 8004f2a:	af00      	add	r7, sp, #0
 8004f2c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004f2e:	bf00      	nop
 8004f30:	370c      	adds	r7, #12
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bc80      	pop	{r7}
 8004f36:	4770      	bx	lr

08004f38 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004f38:	b480      	push	{r7}
 8004f3a:	b083      	sub	sp, #12
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004f40:	bf00      	nop
 8004f42:	370c      	adds	r7, #12
 8004f44:	46bd      	mov	sp, r7
 8004f46:	bc80      	pop	{r7}
 8004f48:	4770      	bx	lr

08004f4a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004f4a:	b480      	push	{r7}
 8004f4c:	b083      	sub	sp, #12
 8004f4e:	af00      	add	r7, sp, #0
 8004f50:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004f52:	bf00      	nop
 8004f54:	370c      	adds	r7, #12
 8004f56:	46bd      	mov	sp, r7
 8004f58:	bc80      	pop	{r7}
 8004f5a:	4770      	bx	lr

08004f5c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b084      	sub	sp, #16
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f68:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f003 0320 	and.w	r3, r3, #32
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d12a      	bne.n	8004fce <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	68da      	ldr	r2, [r3, #12]
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004f8c:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	695a      	ldr	r2, [r3, #20]
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f022 0201 	bic.w	r2, r2, #1
 8004f9c:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	695a      	ldr	r2, [r3, #20]
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004fac:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2220      	movs	r2, #32
 8004fb2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fba:	2b01      	cmp	r3, #1
 8004fbc:	d107      	bne.n	8004fce <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	68da      	ldr	r2, [r3, #12]
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f022 0210 	bic.w	r2, r2, #16
 8004fcc:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fd2:	2b01      	cmp	r3, #1
 8004fd4:	d106      	bne.n	8004fe4 <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004fda:	4619      	mov	r1, r3
 8004fdc:	68f8      	ldr	r0, [r7, #12]
 8004fde:	f000 feef 	bl	8005dc0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004fe2:	e002      	b.n	8004fea <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 8004fe4:	68f8      	ldr	r0, [r7, #12]
 8004fe6:	f7ff ff9e 	bl	8004f26 <HAL_UART_RxCpltCallback>
}
 8004fea:	bf00      	nop
 8004fec:	3710      	adds	r7, #16
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	bd80      	pop	{r7, pc}

08004ff2 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004ff2:	b580      	push	{r7, lr}
 8004ff4:	b084      	sub	sp, #16
 8004ff6:	af00      	add	r7, sp, #0
 8004ff8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ffe:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005004:	2b01      	cmp	r3, #1
 8005006:	d108      	bne.n	800501a <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800500c:	085b      	lsrs	r3, r3, #1
 800500e:	b29b      	uxth	r3, r3
 8005010:	4619      	mov	r1, r3
 8005012:	68f8      	ldr	r0, [r7, #12]
 8005014:	f000 fed4 	bl	8005dc0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005018:	e002      	b.n	8005020 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800501a:	68f8      	ldr	r0, [r7, #12]
 800501c:	f7ff ff8c 	bl	8004f38 <HAL_UART_RxHalfCpltCallback>
}
 8005020:	bf00      	nop
 8005022:	3710      	adds	r7, #16
 8005024:	46bd      	mov	sp, r7
 8005026:	bd80      	pop	{r7, pc}

08005028 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b084      	sub	sp, #16
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005030:	2300      	movs	r3, #0
 8005032:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005038:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	695b      	ldr	r3, [r3, #20]
 8005040:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005044:	2b00      	cmp	r3, #0
 8005046:	bf14      	ite	ne
 8005048:	2301      	movne	r3, #1
 800504a:	2300      	moveq	r3, #0
 800504c:	b2db      	uxtb	r3, r3
 800504e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005056:	b2db      	uxtb	r3, r3
 8005058:	2b21      	cmp	r3, #33	; 0x21
 800505a:	d108      	bne.n	800506e <UART_DMAError+0x46>
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d005      	beq.n	800506e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	2200      	movs	r2, #0
 8005066:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005068:	68b8      	ldr	r0, [r7, #8]
 800506a:	f000 f8d5 	bl	8005218 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800506e:	68bb      	ldr	r3, [r7, #8]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	695b      	ldr	r3, [r3, #20]
 8005074:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005078:	2b00      	cmp	r3, #0
 800507a:	bf14      	ite	ne
 800507c:	2301      	movne	r3, #1
 800507e:	2300      	moveq	r3, #0
 8005080:	b2db      	uxtb	r3, r3
 8005082:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800508a:	b2db      	uxtb	r3, r3
 800508c:	2b22      	cmp	r3, #34	; 0x22
 800508e:	d108      	bne.n	80050a2 <UART_DMAError+0x7a>
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d005      	beq.n	80050a2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	2200      	movs	r2, #0
 800509a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800509c:	68b8      	ldr	r0, [r7, #8]
 800509e:	f000 f8d0 	bl	8005242 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80050a2:	68bb      	ldr	r3, [r7, #8]
 80050a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050a6:	f043 0210 	orr.w	r2, r3, #16
 80050aa:	68bb      	ldr	r3, [r7, #8]
 80050ac:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80050ae:	68b8      	ldr	r0, [r7, #8]
 80050b0:	f7ff ff4b 	bl	8004f4a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80050b4:	bf00      	nop
 80050b6:	3710      	adds	r7, #16
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bd80      	pop	{r7, pc}

080050bc <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b084      	sub	sp, #16
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	60f8      	str	r0, [r7, #12]
 80050c4:	60b9      	str	r1, [r7, #8]
 80050c6:	603b      	str	r3, [r7, #0]
 80050c8:	4613      	mov	r3, r2
 80050ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050cc:	e02c      	b.n	8005128 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050ce:	69bb      	ldr	r3, [r7, #24]
 80050d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050d4:	d028      	beq.n	8005128 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80050d6:	69bb      	ldr	r3, [r7, #24]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d007      	beq.n	80050ec <UART_WaitOnFlagUntilTimeout+0x30>
 80050dc:	f7fc f876 	bl	80011cc <HAL_GetTick>
 80050e0:	4602      	mov	r2, r0
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	1ad3      	subs	r3, r2, r3
 80050e6:	69ba      	ldr	r2, [r7, #24]
 80050e8:	429a      	cmp	r2, r3
 80050ea:	d21d      	bcs.n	8005128 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	68da      	ldr	r2, [r3, #12]
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80050fa:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	695a      	ldr	r2, [r3, #20]
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f022 0201 	bic.w	r2, r2, #1
 800510a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	2220      	movs	r2, #32
 8005110:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	2220      	movs	r2, #32
 8005118:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	2200      	movs	r2, #0
 8005120:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005124:	2303      	movs	r3, #3
 8005126:	e00f      	b.n	8005148 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	681a      	ldr	r2, [r3, #0]
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	4013      	ands	r3, r2
 8005132:	68ba      	ldr	r2, [r7, #8]
 8005134:	429a      	cmp	r2, r3
 8005136:	bf0c      	ite	eq
 8005138:	2301      	moveq	r3, #1
 800513a:	2300      	movne	r3, #0
 800513c:	b2db      	uxtb	r3, r3
 800513e:	461a      	mov	r2, r3
 8005140:	79fb      	ldrb	r3, [r7, #7]
 8005142:	429a      	cmp	r2, r3
 8005144:	d0c3      	beq.n	80050ce <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005146:	2300      	movs	r3, #0
}
 8005148:	4618      	mov	r0, r3
 800514a:	3710      	adds	r7, #16
 800514c:	46bd      	mov	sp, r7
 800514e:	bd80      	pop	{r7, pc}

08005150 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b086      	sub	sp, #24
 8005154:	af00      	add	r7, sp, #0
 8005156:	60f8      	str	r0, [r7, #12]
 8005158:	60b9      	str	r1, [r7, #8]
 800515a:	4613      	mov	r3, r2
 800515c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800515e:	68ba      	ldr	r2, [r7, #8]
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	88fa      	ldrh	r2, [r7, #6]
 8005168:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	2200      	movs	r2, #0
 800516e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	2222      	movs	r2, #34	; 0x22
 8005174:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800517c:	4a23      	ldr	r2, [pc, #140]	; (800520c <UART_Start_Receive_DMA+0xbc>)
 800517e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005184:	4a22      	ldr	r2, [pc, #136]	; (8005210 <UART_Start_Receive_DMA+0xc0>)
 8005186:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800518c:	4a21      	ldr	r2, [pc, #132]	; (8005214 <UART_Start_Receive_DMA+0xc4>)
 800518e:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005194:	2200      	movs	r2, #0
 8005196:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005198:	f107 0308 	add.w	r3, r7, #8
 800519c:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	3304      	adds	r3, #4
 80051a8:	4619      	mov	r1, r3
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	681a      	ldr	r2, [r3, #0]
 80051ae:	88fb      	ldrh	r3, [r7, #6]
 80051b0:	f7fc f9a2 	bl	80014f8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80051b4:	2300      	movs	r3, #0
 80051b6:	613b      	str	r3, [r7, #16]
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	613b      	str	r3, [r7, #16]
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	685b      	ldr	r3, [r3, #4]
 80051c6:	613b      	str	r3, [r7, #16]
 80051c8:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2200      	movs	r2, #0
 80051ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	68da      	ldr	r2, [r3, #12]
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80051e0:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	695a      	ldr	r2, [r3, #20]
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f042 0201 	orr.w	r2, r2, #1
 80051f0:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	695a      	ldr	r2, [r3, #20]
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005200:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8005202:	2300      	movs	r3, #0
}
 8005204:	4618      	mov	r0, r3
 8005206:	3718      	adds	r7, #24
 8005208:	46bd      	mov	sp, r7
 800520a:	bd80      	pop	{r7, pc}
 800520c:	08004f5d 	.word	0x08004f5d
 8005210:	08004ff3 	.word	0x08004ff3
 8005214:	08005029 	.word	0x08005029

08005218 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005218:	b480      	push	{r7}
 800521a:	b083      	sub	sp, #12
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	68da      	ldr	r2, [r3, #12]
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800522e:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2220      	movs	r2, #32
 8005234:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8005238:	bf00      	nop
 800523a:	370c      	adds	r7, #12
 800523c:	46bd      	mov	sp, r7
 800523e:	bc80      	pop	{r7}
 8005240:	4770      	bx	lr

08005242 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005242:	b480      	push	{r7}
 8005244:	b083      	sub	sp, #12
 8005246:	af00      	add	r7, sp, #0
 8005248:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	68da      	ldr	r2, [r3, #12]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005258:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	695a      	ldr	r2, [r3, #20]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f022 0201 	bic.w	r2, r2, #1
 8005268:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800526e:	2b01      	cmp	r3, #1
 8005270:	d107      	bne.n	8005282 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	68da      	ldr	r2, [r3, #12]
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f022 0210 	bic.w	r2, r2, #16
 8005280:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2220      	movs	r2, #32
 8005286:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2200      	movs	r2, #0
 800528e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005290:	bf00      	nop
 8005292:	370c      	adds	r7, #12
 8005294:	46bd      	mov	sp, r7
 8005296:	bc80      	pop	{r7}
 8005298:	4770      	bx	lr

0800529a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800529a:	b580      	push	{r7, lr}
 800529c:	b084      	sub	sp, #16
 800529e:	af00      	add	r7, sp, #0
 80052a0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052a6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	2200      	movs	r2, #0
 80052ac:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	2200      	movs	r2, #0
 80052b2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80052b4:	68f8      	ldr	r0, [r7, #12]
 80052b6:	f7ff fe48 	bl	8004f4a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80052ba:	bf00      	nop
 80052bc:	3710      	adds	r7, #16
 80052be:	46bd      	mov	sp, r7
 80052c0:	bd80      	pop	{r7, pc}

080052c2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80052c2:	b480      	push	{r7}
 80052c4:	b085      	sub	sp, #20
 80052c6:	af00      	add	r7, sp, #0
 80052c8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052d0:	b2db      	uxtb	r3, r3
 80052d2:	2b21      	cmp	r3, #33	; 0x21
 80052d4:	d13e      	bne.n	8005354 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	689b      	ldr	r3, [r3, #8]
 80052da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052de:	d114      	bne.n	800530a <UART_Transmit_IT+0x48>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	691b      	ldr	r3, [r3, #16]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d110      	bne.n	800530a <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6a1b      	ldr	r3, [r3, #32]
 80052ec:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	881b      	ldrh	r3, [r3, #0]
 80052f2:	461a      	mov	r2, r3
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80052fc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6a1b      	ldr	r3, [r3, #32]
 8005302:	1c9a      	adds	r2, r3, #2
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	621a      	str	r2, [r3, #32]
 8005308:	e008      	b.n	800531c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6a1b      	ldr	r3, [r3, #32]
 800530e:	1c59      	adds	r1, r3, #1
 8005310:	687a      	ldr	r2, [r7, #4]
 8005312:	6211      	str	r1, [r2, #32]
 8005314:	781a      	ldrb	r2, [r3, #0]
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005320:	b29b      	uxth	r3, r3
 8005322:	3b01      	subs	r3, #1
 8005324:	b29b      	uxth	r3, r3
 8005326:	687a      	ldr	r2, [r7, #4]
 8005328:	4619      	mov	r1, r3
 800532a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800532c:	2b00      	cmp	r3, #0
 800532e:	d10f      	bne.n	8005350 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	68da      	ldr	r2, [r3, #12]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800533e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	68da      	ldr	r2, [r3, #12]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800534e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005350:	2300      	movs	r3, #0
 8005352:	e000      	b.n	8005356 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005354:	2302      	movs	r3, #2
  }
}
 8005356:	4618      	mov	r0, r3
 8005358:	3714      	adds	r7, #20
 800535a:	46bd      	mov	sp, r7
 800535c:	bc80      	pop	{r7}
 800535e:	4770      	bx	lr

08005360 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b082      	sub	sp, #8
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	68da      	ldr	r2, [r3, #12]
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005376:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2220      	movs	r2, #32
 800537c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005380:	6878      	ldr	r0, [r7, #4]
 8005382:	f7ff fdc7 	bl	8004f14 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005386:	2300      	movs	r3, #0
}
 8005388:	4618      	mov	r0, r3
 800538a:	3708      	adds	r7, #8
 800538c:	46bd      	mov	sp, r7
 800538e:	bd80      	pop	{r7, pc}

08005390 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b086      	sub	sp, #24
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800539e:	b2db      	uxtb	r3, r3
 80053a0:	2b22      	cmp	r3, #34	; 0x22
 80053a2:	f040 8099 	bne.w	80054d8 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	689b      	ldr	r3, [r3, #8]
 80053aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053ae:	d117      	bne.n	80053e0 <UART_Receive_IT+0x50>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	691b      	ldr	r3, [r3, #16]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d113      	bne.n	80053e0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80053b8:	2300      	movs	r3, #0
 80053ba:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053c0:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	685b      	ldr	r3, [r3, #4]
 80053c8:	b29b      	uxth	r3, r3
 80053ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053ce:	b29a      	uxth	r2, r3
 80053d0:	693b      	ldr	r3, [r7, #16]
 80053d2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053d8:	1c9a      	adds	r2, r3, #2
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	629a      	str	r2, [r3, #40]	; 0x28
 80053de:	e026      	b.n	800542e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053e4:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80053e6:	2300      	movs	r3, #0
 80053e8:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	689b      	ldr	r3, [r3, #8]
 80053ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053f2:	d007      	beq.n	8005404 <UART_Receive_IT+0x74>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	689b      	ldr	r3, [r3, #8]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d10a      	bne.n	8005412 <UART_Receive_IT+0x82>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	691b      	ldr	r3, [r3, #16]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d106      	bne.n	8005412 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	685b      	ldr	r3, [r3, #4]
 800540a:	b2da      	uxtb	r2, r3
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	701a      	strb	r2, [r3, #0]
 8005410:	e008      	b.n	8005424 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	b2db      	uxtb	r3, r3
 800541a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800541e:	b2da      	uxtb	r2, r3
 8005420:	697b      	ldr	r3, [r7, #20]
 8005422:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005428:	1c5a      	adds	r2, r3, #1
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005432:	b29b      	uxth	r3, r3
 8005434:	3b01      	subs	r3, #1
 8005436:	b29b      	uxth	r3, r3
 8005438:	687a      	ldr	r2, [r7, #4]
 800543a:	4619      	mov	r1, r3
 800543c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800543e:	2b00      	cmp	r3, #0
 8005440:	d148      	bne.n	80054d4 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	68da      	ldr	r2, [r3, #12]
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f022 0220 	bic.w	r2, r2, #32
 8005450:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	68da      	ldr	r2, [r3, #12]
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005460:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	695a      	ldr	r2, [r3, #20]
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f022 0201 	bic.w	r2, r2, #1
 8005470:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2220      	movs	r2, #32
 8005476:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800547e:	2b01      	cmp	r3, #1
 8005480:	d123      	bne.n	80054ca <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2200      	movs	r2, #0
 8005486:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	68da      	ldr	r2, [r3, #12]
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f022 0210 	bic.w	r2, r2, #16
 8005496:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f003 0310 	and.w	r3, r3, #16
 80054a2:	2b10      	cmp	r3, #16
 80054a4:	d10a      	bne.n	80054bc <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80054a6:	2300      	movs	r3, #0
 80054a8:	60fb      	str	r3, [r7, #12]
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	60fb      	str	r3, [r7, #12]
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	60fb      	str	r3, [r7, #12]
 80054ba:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80054c0:	4619      	mov	r1, r3
 80054c2:	6878      	ldr	r0, [r7, #4]
 80054c4:	f000 fc7c 	bl	8005dc0 <HAL_UARTEx_RxEventCallback>
 80054c8:	e002      	b.n	80054d0 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80054ca:	6878      	ldr	r0, [r7, #4]
 80054cc:	f7ff fd2b 	bl	8004f26 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80054d0:	2300      	movs	r3, #0
 80054d2:	e002      	b.n	80054da <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80054d4:	2300      	movs	r3, #0
 80054d6:	e000      	b.n	80054da <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80054d8:	2302      	movs	r3, #2
  }
}
 80054da:	4618      	mov	r0, r3
 80054dc:	3718      	adds	r7, #24
 80054de:	46bd      	mov	sp, r7
 80054e0:	bd80      	pop	{r7, pc}
	...

080054e4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b084      	sub	sp, #16
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	691b      	ldr	r3, [r3, #16]
 80054f2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	68da      	ldr	r2, [r3, #12]
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	430a      	orrs	r2, r1
 8005500:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	689a      	ldr	r2, [r3, #8]
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	691b      	ldr	r3, [r3, #16]
 800550a:	431a      	orrs	r2, r3
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	695b      	ldr	r3, [r3, #20]
 8005510:	4313      	orrs	r3, r2
 8005512:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	68db      	ldr	r3, [r3, #12]
 800551a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800551e:	f023 030c 	bic.w	r3, r3, #12
 8005522:	687a      	ldr	r2, [r7, #4]
 8005524:	6812      	ldr	r2, [r2, #0]
 8005526:	68b9      	ldr	r1, [r7, #8]
 8005528:	430b      	orrs	r3, r1
 800552a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	695b      	ldr	r3, [r3, #20]
 8005532:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	699a      	ldr	r2, [r3, #24]
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	430a      	orrs	r2, r1
 8005540:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	4a2c      	ldr	r2, [pc, #176]	; (80055f8 <UART_SetConfig+0x114>)
 8005548:	4293      	cmp	r3, r2
 800554a:	d103      	bne.n	8005554 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800554c:	f7fd ffb6 	bl	80034bc <HAL_RCC_GetPCLK2Freq>
 8005550:	60f8      	str	r0, [r7, #12]
 8005552:	e002      	b.n	800555a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005554:	f7fd ff9e 	bl	8003494 <HAL_RCC_GetPCLK1Freq>
 8005558:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800555a:	68fa      	ldr	r2, [r7, #12]
 800555c:	4613      	mov	r3, r2
 800555e:	009b      	lsls	r3, r3, #2
 8005560:	4413      	add	r3, r2
 8005562:	009a      	lsls	r2, r3, #2
 8005564:	441a      	add	r2, r3
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	685b      	ldr	r3, [r3, #4]
 800556a:	009b      	lsls	r3, r3, #2
 800556c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005570:	4a22      	ldr	r2, [pc, #136]	; (80055fc <UART_SetConfig+0x118>)
 8005572:	fba2 2303 	umull	r2, r3, r2, r3
 8005576:	095b      	lsrs	r3, r3, #5
 8005578:	0119      	lsls	r1, r3, #4
 800557a:	68fa      	ldr	r2, [r7, #12]
 800557c:	4613      	mov	r3, r2
 800557e:	009b      	lsls	r3, r3, #2
 8005580:	4413      	add	r3, r2
 8005582:	009a      	lsls	r2, r3, #2
 8005584:	441a      	add	r2, r3
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	009b      	lsls	r3, r3, #2
 800558c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005590:	4b1a      	ldr	r3, [pc, #104]	; (80055fc <UART_SetConfig+0x118>)
 8005592:	fba3 0302 	umull	r0, r3, r3, r2
 8005596:	095b      	lsrs	r3, r3, #5
 8005598:	2064      	movs	r0, #100	; 0x64
 800559a:	fb00 f303 	mul.w	r3, r0, r3
 800559e:	1ad3      	subs	r3, r2, r3
 80055a0:	011b      	lsls	r3, r3, #4
 80055a2:	3332      	adds	r3, #50	; 0x32
 80055a4:	4a15      	ldr	r2, [pc, #84]	; (80055fc <UART_SetConfig+0x118>)
 80055a6:	fba2 2303 	umull	r2, r3, r2, r3
 80055aa:	095b      	lsrs	r3, r3, #5
 80055ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80055b0:	4419      	add	r1, r3
 80055b2:	68fa      	ldr	r2, [r7, #12]
 80055b4:	4613      	mov	r3, r2
 80055b6:	009b      	lsls	r3, r3, #2
 80055b8:	4413      	add	r3, r2
 80055ba:	009a      	lsls	r2, r3, #2
 80055bc:	441a      	add	r2, r3
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	685b      	ldr	r3, [r3, #4]
 80055c2:	009b      	lsls	r3, r3, #2
 80055c4:	fbb2 f2f3 	udiv	r2, r2, r3
 80055c8:	4b0c      	ldr	r3, [pc, #48]	; (80055fc <UART_SetConfig+0x118>)
 80055ca:	fba3 0302 	umull	r0, r3, r3, r2
 80055ce:	095b      	lsrs	r3, r3, #5
 80055d0:	2064      	movs	r0, #100	; 0x64
 80055d2:	fb00 f303 	mul.w	r3, r0, r3
 80055d6:	1ad3      	subs	r3, r2, r3
 80055d8:	011b      	lsls	r3, r3, #4
 80055da:	3332      	adds	r3, #50	; 0x32
 80055dc:	4a07      	ldr	r2, [pc, #28]	; (80055fc <UART_SetConfig+0x118>)
 80055de:	fba2 2303 	umull	r2, r3, r2, r3
 80055e2:	095b      	lsrs	r3, r3, #5
 80055e4:	f003 020f 	and.w	r2, r3, #15
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	440a      	add	r2, r1
 80055ee:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80055f0:	bf00      	nop
 80055f2:	3710      	adds	r7, #16
 80055f4:	46bd      	mov	sp, r7
 80055f6:	bd80      	pop	{r7, pc}
 80055f8:	40013800 	.word	0x40013800
 80055fc:	51eb851f 	.word	0x51eb851f

08005600 <crc16_floating>:
        crc = (crc << 8) ^ crc16tab[(((crc >> 8) ^ (*((uint8_t *)(buf++)))) & 0x00FF)];
    return crc;
}

uint16_t crc16_floating(uint8_t next, uint16_t seed)
{
 8005600:	b480      	push	{r7}
 8005602:	b083      	sub	sp, #12
 8005604:	af00      	add	r7, sp, #0
 8005606:	4603      	mov	r3, r0
 8005608:	460a      	mov	r2, r1
 800560a:	71fb      	strb	r3, [r7, #7]
 800560c:	4613      	mov	r3, r2
 800560e:	80bb      	strh	r3, [r7, #4]
    return (seed << 8) ^ crc16tab[((seed >> 8) ^ next) & 0x00FF];
 8005610:	88bb      	ldrh	r3, [r7, #4]
 8005612:	021b      	lsls	r3, r3, #8
 8005614:	b21a      	sxth	r2, r3
 8005616:	88bb      	ldrh	r3, [r7, #4]
 8005618:	0a1b      	lsrs	r3, r3, #8
 800561a:	b29b      	uxth	r3, r3
 800561c:	4619      	mov	r1, r3
 800561e:	79fb      	ldrb	r3, [r7, #7]
 8005620:	404b      	eors	r3, r1
 8005622:	b2db      	uxtb	r3, r3
 8005624:	4905      	ldr	r1, [pc, #20]	; (800563c <crc16_floating+0x3c>)
 8005626:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800562a:	b21b      	sxth	r3, r3
 800562c:	4053      	eors	r3, r2
 800562e:	b21b      	sxth	r3, r3
 8005630:	b29b      	uxth	r3, r3
}
 8005632:	4618      	mov	r0, r3
 8005634:	370c      	adds	r7, #12
 8005636:	46bd      	mov	sp, r7
 8005638:	bc80      	pop	{r7}
 800563a:	4770      	bx	lr
 800563c:	0800c194 	.word	0x0800c194

08005640 <SendFrameData>:

#include "frame_uart.h"
#include "crc.h"

void SendFrameData(uint8_t *pu8Src, uint16_t u16Src_len, uint8_t *pu8Dest, uint16_t *pu16Dest_len)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b088      	sub	sp, #32
 8005644:	af00      	add	r7, sp, #0
 8005646:	60f8      	str	r0, [r7, #12]
 8005648:	607a      	str	r2, [r7, #4]
 800564a:	603b      	str	r3, [r7, #0]
 800564c:	460b      	mov	r3, r1
 800564e:	817b      	strh	r3, [r7, #10]
    const uint8_t *pu8Src_end = pu8Src + u16Src_len;
 8005650:	897b      	ldrh	r3, [r7, #10]
 8005652:	68fa      	ldr	r2, [r7, #12]
 8005654:	4413      	add	r3, r2
 8005656:	61bb      	str	r3, [r7, #24]
    const uint8_t *pu8Dest_start = pu8Dest;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	617b      	str	r3, [r7, #20]
    uint16_t crc = 0;
 800565c:	2300      	movs	r3, #0
 800565e:	83fb      	strh	r3, [r7, #30]

    *(pu8Dest++) = START_BYTE;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	1c5a      	adds	r2, r3, #1
 8005664:	607a      	str	r2, [r7, #4]
 8005666:	2245      	movs	r2, #69	; 0x45
 8005668:	701a      	strb	r2, [r3, #0]
    while (pu8Src < pu8Src_end)
 800566a:	e029      	b.n	80056c0 <SendFrameData+0x80>
    {
        if (*pu8Src == START_BYTE || *pu8Src == CHECK_BYTE || *pu8Src == STOP_BYTE)
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	781b      	ldrb	r3, [r3, #0]
 8005670:	2b45      	cmp	r3, #69	; 0x45
 8005672:	d007      	beq.n	8005684 <SendFrameData+0x44>
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	781b      	ldrb	r3, [r3, #0]
 8005678:	2b60      	cmp	r3, #96	; 0x60
 800567a:	d003      	beq.n	8005684 <SendFrameData+0x44>
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	781b      	ldrb	r3, [r3, #0]
 8005680:	2bc4      	cmp	r3, #196	; 0xc4
 8005682:	d10b      	bne.n	800569c <SendFrameData+0x5c>
        {
            *(pu8Dest++) = CHECK_BYTE;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	1c5a      	adds	r2, r3, #1
 8005688:	607a      	str	r2, [r7, #4]
 800568a:	2260      	movs	r2, #96	; 0x60
 800568c:	701a      	strb	r2, [r3, #0]
            *(pu8Dest++) = *pu8Src;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	1c5a      	adds	r2, r3, #1
 8005692:	607a      	str	r2, [r7, #4]
 8005694:	68fa      	ldr	r2, [r7, #12]
 8005696:	7812      	ldrb	r2, [r2, #0]
 8005698:	701a      	strb	r2, [r3, #0]
 800569a:	e005      	b.n	80056a8 <SendFrameData+0x68>
        }
        else
        {
            *(pu8Dest++) = *pu8Src;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	1c5a      	adds	r2, r3, #1
 80056a0:	607a      	str	r2, [r7, #4]
 80056a2:	68fa      	ldr	r2, [r7, #12]
 80056a4:	7812      	ldrb	r2, [r2, #0]
 80056a6:	701a      	strb	r2, [r3, #0]
        }
        crc = crc16_floating(*pu8Src, crc);
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	781b      	ldrb	r3, [r3, #0]
 80056ac:	8bfa      	ldrh	r2, [r7, #30]
 80056ae:	4611      	mov	r1, r2
 80056b0:	4618      	mov	r0, r3
 80056b2:	f7ff ffa5 	bl	8005600 <crc16_floating>
 80056b6:	4603      	mov	r3, r0
 80056b8:	83fb      	strh	r3, [r7, #30]
        pu8Src++;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	3301      	adds	r3, #1
 80056be:	60fb      	str	r3, [r7, #12]
    while (pu8Src < pu8Src_end)
 80056c0:	68fa      	ldr	r2, [r7, #12]
 80056c2:	69bb      	ldr	r3, [r7, #24]
 80056c4:	429a      	cmp	r2, r3
 80056c6:	d3d1      	bcc.n	800566c <SendFrameData+0x2c>
    }
    *(pu8Dest) = (char)(crc >> 8);
 80056c8:	8bfb      	ldrh	r3, [r7, #30]
 80056ca:	0a1b      	lsrs	r3, r3, #8
 80056cc:	b29b      	uxth	r3, r3
 80056ce:	b2da      	uxtb	r2, r3
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	701a      	strb	r2, [r3, #0]
    pu8Dest++;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	3301      	adds	r3, #1
 80056d8:	607b      	str	r3, [r7, #4]
    *(pu8Dest) = (char)crc;
 80056da:	8bfb      	ldrh	r3, [r7, #30]
 80056dc:	b2da      	uxtb	r2, r3
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	701a      	strb	r2, [r3, #0]
    pu8Dest++;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	3301      	adds	r3, #1
 80056e6:	607b      	str	r3, [r7, #4]
    *(pu8Dest++) = STOP_BYTE;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	1c5a      	adds	r2, r3, #1
 80056ec:	607a      	str	r2, [r7, #4]
 80056ee:	22c4      	movs	r2, #196	; 0xc4
 80056f0:	701a      	strb	r2, [r3, #0]
    *(pu16Dest_len) = pu8Dest - pu8Dest_start;
 80056f2:	687a      	ldr	r2, [r7, #4]
 80056f4:	697b      	ldr	r3, [r7, #20]
 80056f6:	1ad3      	subs	r3, r2, r3
 80056f8:	b29a      	uxth	r2, r3
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	801a      	strh	r2, [r3, #0]
}
 80056fe:	bf00      	nop
 8005700:	3720      	adds	r7, #32
 8005702:	46bd      	mov	sp, r7
 8005704:	bd80      	pop	{r7, pc}

08005706 <receive_value>:
//  {
//    *(pid_para++) = (data[i] << 24) | (data[i + 1] << 16) | (data[i + 2] << 8) | data[i + 3];
//  }
//}
void receive_value(uint8_t *data_dest, uint8_t *data, uint8_t length)
{
 8005706:	b480      	push	{r7}
 8005708:	b087      	sub	sp, #28
 800570a:	af00      	add	r7, sp, #0
 800570c:	60f8      	str	r0, [r7, #12]
 800570e:	60b9      	str	r1, [r7, #8]
 8005710:	4613      	mov	r3, r2
 8005712:	71fb      	strb	r3, [r7, #7]
    for(int i=0; i<length; i++)
 8005714:	2300      	movs	r3, #0
 8005716:	617b      	str	r3, [r7, #20]
 8005718:	e00a      	b.n	8005730 <receive_value+0x2a>
        *data++ = *data_dest++;
 800571a:	68fa      	ldr	r2, [r7, #12]
 800571c:	1c53      	adds	r3, r2, #1
 800571e:	60fb      	str	r3, [r7, #12]
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	1c59      	adds	r1, r3, #1
 8005724:	60b9      	str	r1, [r7, #8]
 8005726:	7812      	ldrb	r2, [r2, #0]
 8005728:	701a      	strb	r2, [r3, #0]
    for(int i=0; i<length; i++)
 800572a:	697b      	ldr	r3, [r7, #20]
 800572c:	3301      	adds	r3, #1
 800572e:	617b      	str	r3, [r7, #20]
 8005730:	79fb      	ldrb	r3, [r7, #7]
 8005732:	697a      	ldr	r2, [r7, #20]
 8005734:	429a      	cmp	r2, r3
 8005736:	dbf0      	blt.n	800571a <receive_value+0x14>
}
 8005738:	bf00      	nop
 800573a:	bf00      	nop
 800573c:	371c      	adds	r7, #28
 800573e:	46bd      	mov	sp, r7
 8005740:	bc80      	pop	{r7}
 8005742:	4770      	bx	lr

08005744 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 8005748:	f7fb fce8 	bl	800111c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800574c:	f000 f86e 	bl	800582c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005750:	f000 fa10 	bl	8005b74 <MX_GPIO_Init>
  MX_DMA_Init();
 8005754:	f000 f9f0 	bl	8005b38 <MX_DMA_Init>
  MX_I2C1_Init();
 8005758:	f000 f8aa 	bl	80058b0 <MX_I2C1_Init>
  MX_SPI2_Init();
 800575c:	f000 f8d6 	bl	800590c <MX_SPI2_Init>
  MX_TIM3_Init();
 8005760:	f000 f90a 	bl	8005978 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8005764:	f000 f9be 	bl	8005ae4 <MX_USART1_UART_Init>
  MX_TIM4_Init();
 8005768:	f000 f96e 	bl	8005a48 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 800576c:	210c      	movs	r1, #12
 800576e:	4825      	ldr	r0, [pc, #148]	; (8005804 <main+0xc0>)
 8005770:	f7fe fa94 	bl	8003c9c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8005774:	2108      	movs	r1, #8
 8005776:	4823      	ldr	r0, [pc, #140]	; (8005804 <main+0xc0>)
 8005778:	f7fe fa90 	bl	8003c9c <HAL_TIM_PWM_Start>
  HAL_UARTEx_ReceiveToIdle_DMA(&huart1, f_recei, FRAME_DATA_RX_HANDLE);
 800577c:	2220      	movs	r2, #32
 800577e:	4922      	ldr	r1, [pc, #136]	; (8005808 <main+0xc4>)
 8005780:	4822      	ldr	r0, [pc, #136]	; (800580c <main+0xc8>)
 8005782:	f7ff f9ce 	bl	8004b22 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8005786:	4b22      	ldr	r3, [pc, #136]	; (8005810 <main+0xcc>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	681a      	ldr	r2, [r3, #0]
 800578c:	4b20      	ldr	r3, [pc, #128]	; (8005810 <main+0xcc>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f022 0204 	bic.w	r2, r2, #4
 8005794:	601a      	str	r2, [r3, #0]
  runRadio();
 8005796:	f004 fb23 	bl	8009de0 <runRadio>
  while (MPU9255_Init(&hi2c1) == 1)
 800579a:	e006      	b.n	80057aa <main+0x66>
  {
    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);
 800579c:	2104      	movs	r1, #4
 800579e:	481d      	ldr	r0, [pc, #116]	; (8005814 <main+0xd0>)
 80057a0:	f7fc fa8a 	bl	8001cb8 <HAL_GPIO_TogglePin>
    HAL_Delay(100);
 80057a4:	2064      	movs	r0, #100	; 0x64
 80057a6:	f7fb fd1b 	bl	80011e0 <HAL_Delay>
  while (MPU9255_Init(&hi2c1) == 1)
 80057aa:	481b      	ldr	r0, [pc, #108]	; (8005818 <main+0xd4>)
 80057ac:	f000 fc60 	bl	8006070 <MPU9255_Init>
 80057b0:	4603      	mov	r3, r0
 80057b2:	2b01      	cmp	r3, #1
 80057b4:	d0f2      	beq.n	800579c <main+0x58>
  }
  HAL_Delay(3000);
 80057b6:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80057ba:	f7fb fd11 	bl	80011e0 <HAL_Delay>
  while (payload_packet.throttle > 1050)
 80057be:	e004      	b.n	80057ca <main+0x86>
  {
    // Read again
    RX_data();
 80057c0:	f004 fb46 	bl	8009e50 <RX_data>
    HAL_Delay(20);
 80057c4:	2014      	movs	r0, #20
 80057c6:	f7fb fd0b 	bl	80011e0 <HAL_Delay>
  while (payload_packet.throttle > 1050)
 80057ca:	4b14      	ldr	r3, [pc, #80]	; (800581c <main+0xd8>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f240 421a 	movw	r2, #1050	; 0x41a
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d8f4      	bhi.n	80057c0 <main+0x7c>
  }

  start_time = HAL_GetTick();
 80057d6:	f7fb fcf9 	bl	80011cc <HAL_GetTick>
 80057da:	4603      	mov	r3, r0
 80057dc:	4a10      	ldr	r2, [pc, #64]	; (8005820 <main+0xdc>)
 80057de:	6013      	str	r3, [r2, #0]
  while ((HAL_GetTick() - start_time) < 4000)
 80057e0:	e003      	b.n	80057ea <main+0xa6>
  {
    readAll(&hi2c1, &MPU9255);
 80057e2:	4910      	ldr	r1, [pc, #64]	; (8005824 <main+0xe0>)
 80057e4:	480c      	ldr	r0, [pc, #48]	; (8005818 <main+0xd4>)
 80057e6:	f000 fca7 	bl	8006138 <readAll>
  while ((HAL_GetTick() - start_time) < 4000)
 80057ea:	f7fb fcef 	bl	80011cc <HAL_GetTick>
 80057ee:	4602      	mov	r2, r0
 80057f0:	4b0b      	ldr	r3, [pc, #44]	; (8005820 <main+0xdc>)
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	1ad3      	subs	r3, r2, r3
 80057f6:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 80057fa:	d3f2      	bcc.n	80057e2 <main+0x9e>
  }
//  HAL_UARTEx_ReceiveToIdle_DMA(&huart1, f_recei, FRAME_DATA_RX_HANDLE);
//  __HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
  HAL_TIM_Base_Start_IT(&htim4);
 80057fc:	480a      	ldr	r0, [pc, #40]	; (8005828 <main+0xe4>)
 80057fe:	f7fe f9ab 	bl	8003b58 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8005802:	e7fe      	b.n	8005802 <main+0xbe>
 8005804:	20000158 	.word	0x20000158
 8005808:	200002f8 	.word	0x200002f8
 800580c:	200001e8 	.word	0x200001e8
 8005810:	2000022c 	.word	0x2000022c
 8005814:	40010c00 	.word	0x40010c00
 8005818:	200000ac 	.word	0x200000ac
 800581c:	20000464 	.word	0x20000464
 8005820:	200002ac 	.word	0x200002ac
 8005824:	20000270 	.word	0x20000270
 8005828:	200001a0 	.word	0x200001a0

0800582c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b090      	sub	sp, #64	; 0x40
 8005830:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005832:	f107 0318 	add.w	r3, r7, #24
 8005836:	2228      	movs	r2, #40	; 0x28
 8005838:	2100      	movs	r1, #0
 800583a:	4618      	mov	r0, r3
 800583c:	f004 fdae 	bl	800a39c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005840:	1d3b      	adds	r3, r7, #4
 8005842:	2200      	movs	r2, #0
 8005844:	601a      	str	r2, [r3, #0]
 8005846:	605a      	str	r2, [r3, #4]
 8005848:	609a      	str	r2, [r3, #8]
 800584a:	60da      	str	r2, [r3, #12]
 800584c:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800584e:	2302      	movs	r3, #2
 8005850:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005852:	2301      	movs	r3, #1
 8005854:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8005856:	2310      	movs	r3, #16
 8005858:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800585a:	2302      	movs	r3, #2
 800585c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800585e:	2300      	movs	r3, #0
 8005860:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8005862:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8005866:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005868:	f107 0318 	add.w	r3, r7, #24
 800586c:	4618      	mov	r0, r3
 800586e:	f7fd fa3d 	bl	8002cec <HAL_RCC_OscConfig>
 8005872:	4603      	mov	r3, r0
 8005874:	2b00      	cmp	r3, #0
 8005876:	d001      	beq.n	800587c <SystemClock_Config+0x50>
  {
    Error_Handler();
 8005878:	f000 faf8 	bl	8005e6c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800587c:	230f      	movs	r3, #15
 800587e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005880:	2302      	movs	r3, #2
 8005882:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005884:	2300      	movs	r3, #0
 8005886:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8005888:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800588c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800588e:	2300      	movs	r3, #0
 8005890:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8005892:	1d3b      	adds	r3, r7, #4
 8005894:	2102      	movs	r1, #2
 8005896:	4618      	mov	r0, r3
 8005898:	f7fd fcaa 	bl	80031f0 <HAL_RCC_ClockConfig>
 800589c:	4603      	mov	r3, r0
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d001      	beq.n	80058a6 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80058a2:	f000 fae3 	bl	8005e6c <Error_Handler>
  }
}
 80058a6:	bf00      	nop
 80058a8:	3740      	adds	r7, #64	; 0x40
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bd80      	pop	{r7, pc}
	...

080058b0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80058b4:	4b12      	ldr	r3, [pc, #72]	; (8005900 <MX_I2C1_Init+0x50>)
 80058b6:	4a13      	ldr	r2, [pc, #76]	; (8005904 <MX_I2C1_Init+0x54>)
 80058b8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80058ba:	4b11      	ldr	r3, [pc, #68]	; (8005900 <MX_I2C1_Init+0x50>)
 80058bc:	4a12      	ldr	r2, [pc, #72]	; (8005908 <MX_I2C1_Init+0x58>)
 80058be:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80058c0:	4b0f      	ldr	r3, [pc, #60]	; (8005900 <MX_I2C1_Init+0x50>)
 80058c2:	2200      	movs	r2, #0
 80058c4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80058c6:	4b0e      	ldr	r3, [pc, #56]	; (8005900 <MX_I2C1_Init+0x50>)
 80058c8:	2200      	movs	r2, #0
 80058ca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80058cc:	4b0c      	ldr	r3, [pc, #48]	; (8005900 <MX_I2C1_Init+0x50>)
 80058ce:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80058d2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80058d4:	4b0a      	ldr	r3, [pc, #40]	; (8005900 <MX_I2C1_Init+0x50>)
 80058d6:	2200      	movs	r2, #0
 80058d8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80058da:	4b09      	ldr	r3, [pc, #36]	; (8005900 <MX_I2C1_Init+0x50>)
 80058dc:	2200      	movs	r2, #0
 80058de:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80058e0:	4b07      	ldr	r3, [pc, #28]	; (8005900 <MX_I2C1_Init+0x50>)
 80058e2:	2200      	movs	r2, #0
 80058e4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80058e6:	4b06      	ldr	r3, [pc, #24]	; (8005900 <MX_I2C1_Init+0x50>)
 80058e8:	2200      	movs	r2, #0
 80058ea:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80058ec:	4804      	ldr	r0, [pc, #16]	; (8005900 <MX_I2C1_Init+0x50>)
 80058ee:	f7fc f9fd 	bl	8001cec <HAL_I2C_Init>
 80058f2:	4603      	mov	r3, r0
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d001      	beq.n	80058fc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80058f8:	f000 fab8 	bl	8005e6c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80058fc:	bf00      	nop
 80058fe:	bd80      	pop	{r7, pc}
 8005900:	200000ac 	.word	0x200000ac
 8005904:	40005400 	.word	0x40005400
 8005908:	000186a0 	.word	0x000186a0

0800590c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8005910:	4b17      	ldr	r3, [pc, #92]	; (8005970 <MX_SPI2_Init+0x64>)
 8005912:	4a18      	ldr	r2, [pc, #96]	; (8005974 <MX_SPI2_Init+0x68>)
 8005914:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8005916:	4b16      	ldr	r3, [pc, #88]	; (8005970 <MX_SPI2_Init+0x64>)
 8005918:	f44f 7282 	mov.w	r2, #260	; 0x104
 800591c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800591e:	4b14      	ldr	r3, [pc, #80]	; (8005970 <MX_SPI2_Init+0x64>)
 8005920:	2200      	movs	r2, #0
 8005922:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8005924:	4b12      	ldr	r3, [pc, #72]	; (8005970 <MX_SPI2_Init+0x64>)
 8005926:	2200      	movs	r2, #0
 8005928:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800592a:	4b11      	ldr	r3, [pc, #68]	; (8005970 <MX_SPI2_Init+0x64>)
 800592c:	2200      	movs	r2, #0
 800592e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005930:	4b0f      	ldr	r3, [pc, #60]	; (8005970 <MX_SPI2_Init+0x64>)
 8005932:	2200      	movs	r2, #0
 8005934:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8005936:	4b0e      	ldr	r3, [pc, #56]	; (8005970 <MX_SPI2_Init+0x64>)
 8005938:	f44f 7200 	mov.w	r2, #512	; 0x200
 800593c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800593e:	4b0c      	ldr	r3, [pc, #48]	; (8005970 <MX_SPI2_Init+0x64>)
 8005940:	2200      	movs	r2, #0
 8005942:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005944:	4b0a      	ldr	r3, [pc, #40]	; (8005970 <MX_SPI2_Init+0x64>)
 8005946:	2200      	movs	r2, #0
 8005948:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800594a:	4b09      	ldr	r3, [pc, #36]	; (8005970 <MX_SPI2_Init+0x64>)
 800594c:	2200      	movs	r2, #0
 800594e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005950:	4b07      	ldr	r3, [pc, #28]	; (8005970 <MX_SPI2_Init+0x64>)
 8005952:	2200      	movs	r2, #0
 8005954:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8005956:	4b06      	ldr	r3, [pc, #24]	; (8005970 <MX_SPI2_Init+0x64>)
 8005958:	220a      	movs	r2, #10
 800595a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800595c:	4804      	ldr	r0, [pc, #16]	; (8005970 <MX_SPI2_Init+0x64>)
 800595e:	f7fd fddf 	bl	8003520 <HAL_SPI_Init>
 8005962:	4603      	mov	r3, r0
 8005964:	2b00      	cmp	r3, #0
 8005966:	d001      	beq.n	800596c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8005968:	f000 fa80 	bl	8005e6c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800596c:	bf00      	nop
 800596e:	bd80      	pop	{r7, pc}
 8005970:	20000100 	.word	0x20000100
 8005974:	40003800 	.word	0x40003800

08005978 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b08a      	sub	sp, #40	; 0x28
 800597c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800597e:	f107 0320 	add.w	r3, r7, #32
 8005982:	2200      	movs	r2, #0
 8005984:	601a      	str	r2, [r3, #0]
 8005986:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005988:	1d3b      	adds	r3, r7, #4
 800598a:	2200      	movs	r2, #0
 800598c:	601a      	str	r2, [r3, #0]
 800598e:	605a      	str	r2, [r3, #4]
 8005990:	609a      	str	r2, [r3, #8]
 8005992:	60da      	str	r2, [r3, #12]
 8005994:	611a      	str	r2, [r3, #16]
 8005996:	615a      	str	r2, [r3, #20]
 8005998:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800599a:	4b29      	ldr	r3, [pc, #164]	; (8005a40 <MX_TIM3_Init+0xc8>)
 800599c:	4a29      	ldr	r2, [pc, #164]	; (8005a44 <MX_TIM3_Init+0xcc>)
 800599e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63;
 80059a0:	4b27      	ldr	r3, [pc, #156]	; (8005a40 <MX_TIM3_Init+0xc8>)
 80059a2:	223f      	movs	r2, #63	; 0x3f
 80059a4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80059a6:	4b26      	ldr	r3, [pc, #152]	; (8005a40 <MX_TIM3_Init+0xc8>)
 80059a8:	2200      	movs	r2, #0
 80059aa:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000;
 80059ac:	4b24      	ldr	r3, [pc, #144]	; (8005a40 <MX_TIM3_Init+0xc8>)
 80059ae:	f644 6220 	movw	r2, #20000	; 0x4e20
 80059b2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80059b4:	4b22      	ldr	r3, [pc, #136]	; (8005a40 <MX_TIM3_Init+0xc8>)
 80059b6:	2200      	movs	r2, #0
 80059b8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80059ba:	4b21      	ldr	r3, [pc, #132]	; (8005a40 <MX_TIM3_Init+0xc8>)
 80059bc:	2200      	movs	r2, #0
 80059be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80059c0:	481f      	ldr	r0, [pc, #124]	; (8005a40 <MX_TIM3_Init+0xc8>)
 80059c2:	f7fe f91b 	bl	8003bfc <HAL_TIM_PWM_Init>
 80059c6:	4603      	mov	r3, r0
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d001      	beq.n	80059d0 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80059cc:	f000 fa4e 	bl	8005e6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80059d0:	2300      	movs	r3, #0
 80059d2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80059d4:	2300      	movs	r3, #0
 80059d6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80059d8:	f107 0320 	add.w	r3, r7, #32
 80059dc:	4619      	mov	r1, r3
 80059de:	4818      	ldr	r0, [pc, #96]	; (8005a40 <MX_TIM3_Init+0xc8>)
 80059e0:	f7fe ff50 	bl	8004884 <HAL_TIMEx_MasterConfigSynchronization>
 80059e4:	4603      	mov	r3, r0
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d001      	beq.n	80059ee <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80059ea:	f000 fa3f 	bl	8005e6c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80059ee:	2360      	movs	r3, #96	; 0x60
 80059f0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1000;
 80059f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80059f6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80059f8:	2300      	movs	r3, #0
 80059fa:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80059fc:	2300      	movs	r3, #0
 80059fe:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005a00:	1d3b      	adds	r3, r7, #4
 8005a02:	2208      	movs	r2, #8
 8005a04:	4619      	mov	r1, r3
 8005a06:	480e      	ldr	r0, [pc, #56]	; (8005a40 <MX_TIM3_Init+0xc8>)
 8005a08:	f7fe faf2 	bl	8003ff0 <HAL_TIM_PWM_ConfigChannel>
 8005a0c:	4603      	mov	r3, r0
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d001      	beq.n	8005a16 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8005a12:	f000 fa2b 	bl	8005e6c <Error_Handler>
  }
  sConfigOC.Pulse = 910;
 8005a16:	f240 338e 	movw	r3, #910	; 0x38e
 8005a1a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005a1c:	1d3b      	adds	r3, r7, #4
 8005a1e:	220c      	movs	r2, #12
 8005a20:	4619      	mov	r1, r3
 8005a22:	4807      	ldr	r0, [pc, #28]	; (8005a40 <MX_TIM3_Init+0xc8>)
 8005a24:	f7fe fae4 	bl	8003ff0 <HAL_TIM_PWM_ConfigChannel>
 8005a28:	4603      	mov	r3, r0
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d001      	beq.n	8005a32 <MX_TIM3_Init+0xba>
  {
    Error_Handler();
 8005a2e:	f000 fa1d 	bl	8005e6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8005a32:	4803      	ldr	r0, [pc, #12]	; (8005a40 <MX_TIM3_Init+0xc8>)
 8005a34:	f004 fb38 	bl	800a0a8 <HAL_TIM_MspPostInit>

}
 8005a38:	bf00      	nop
 8005a3a:	3728      	adds	r7, #40	; 0x28
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	bd80      	pop	{r7, pc}
 8005a40:	20000158 	.word	0x20000158
 8005a44:	40000400 	.word	0x40000400

08005a48 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b086      	sub	sp, #24
 8005a4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005a4e:	f107 0308 	add.w	r3, r7, #8
 8005a52:	2200      	movs	r2, #0
 8005a54:	601a      	str	r2, [r3, #0]
 8005a56:	605a      	str	r2, [r3, #4]
 8005a58:	609a      	str	r2, [r3, #8]
 8005a5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005a5c:	463b      	mov	r3, r7
 8005a5e:	2200      	movs	r2, #0
 8005a60:	601a      	str	r2, [r3, #0]
 8005a62:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8005a64:	4b1d      	ldr	r3, [pc, #116]	; (8005adc <MX_TIM4_Init+0x94>)
 8005a66:	4a1e      	ldr	r2, [pc, #120]	; (8005ae0 <MX_TIM4_Init+0x98>)
 8005a68:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 639;
 8005a6a:	4b1c      	ldr	r3, [pc, #112]	; (8005adc <MX_TIM4_Init+0x94>)
 8005a6c:	f240 227f 	movw	r2, #639	; 0x27f
 8005a70:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005a72:	4b1a      	ldr	r3, [pc, #104]	; (8005adc <MX_TIM4_Init+0x94>)
 8005a74:	2200      	movs	r2, #0
 8005a76:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 699;
 8005a78:	4b18      	ldr	r3, [pc, #96]	; (8005adc <MX_TIM4_Init+0x94>)
 8005a7a:	f240 22bb 	movw	r2, #699	; 0x2bb
 8005a7e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005a80:	4b16      	ldr	r3, [pc, #88]	; (8005adc <MX_TIM4_Init+0x94>)
 8005a82:	2200      	movs	r2, #0
 8005a84:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005a86:	4b15      	ldr	r3, [pc, #84]	; (8005adc <MX_TIM4_Init+0x94>)
 8005a88:	2280      	movs	r2, #128	; 0x80
 8005a8a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8005a8c:	4813      	ldr	r0, [pc, #76]	; (8005adc <MX_TIM4_Init+0x94>)
 8005a8e:	f7fe f813 	bl	8003ab8 <HAL_TIM_Base_Init>
 8005a92:	4603      	mov	r3, r0
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d001      	beq.n	8005a9c <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8005a98:	f000 f9e8 	bl	8005e6c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005a9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005aa0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8005aa2:	f107 0308 	add.w	r3, r7, #8
 8005aa6:	4619      	mov	r1, r3
 8005aa8:	480c      	ldr	r0, [pc, #48]	; (8005adc <MX_TIM4_Init+0x94>)
 8005aaa:	f7fe fb5f 	bl	800416c <HAL_TIM_ConfigClockSource>
 8005aae:	4603      	mov	r3, r0
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d001      	beq.n	8005ab8 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8005ab4:	f000 f9da 	bl	8005e6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005ab8:	2300      	movs	r3, #0
 8005aba:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005abc:	2300      	movs	r3, #0
 8005abe:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005ac0:	463b      	mov	r3, r7
 8005ac2:	4619      	mov	r1, r3
 8005ac4:	4805      	ldr	r0, [pc, #20]	; (8005adc <MX_TIM4_Init+0x94>)
 8005ac6:	f7fe fedd 	bl	8004884 <HAL_TIMEx_MasterConfigSynchronization>
 8005aca:	4603      	mov	r3, r0
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d001      	beq.n	8005ad4 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8005ad0:	f000 f9cc 	bl	8005e6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8005ad4:	bf00      	nop
 8005ad6:	3718      	adds	r7, #24
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	bd80      	pop	{r7, pc}
 8005adc:	200001a0 	.word	0x200001a0
 8005ae0:	40000800 	.word	0x40000800

08005ae4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005ae8:	4b11      	ldr	r3, [pc, #68]	; (8005b30 <MX_USART1_UART_Init+0x4c>)
 8005aea:	4a12      	ldr	r2, [pc, #72]	; (8005b34 <MX_USART1_UART_Init+0x50>)
 8005aec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8005aee:	4b10      	ldr	r3, [pc, #64]	; (8005b30 <MX_USART1_UART_Init+0x4c>)
 8005af0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005af4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005af6:	4b0e      	ldr	r3, [pc, #56]	; (8005b30 <MX_USART1_UART_Init+0x4c>)
 8005af8:	2200      	movs	r2, #0
 8005afa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005afc:	4b0c      	ldr	r3, [pc, #48]	; (8005b30 <MX_USART1_UART_Init+0x4c>)
 8005afe:	2200      	movs	r2, #0
 8005b00:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005b02:	4b0b      	ldr	r3, [pc, #44]	; (8005b30 <MX_USART1_UART_Init+0x4c>)
 8005b04:	2200      	movs	r2, #0
 8005b06:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005b08:	4b09      	ldr	r3, [pc, #36]	; (8005b30 <MX_USART1_UART_Init+0x4c>)
 8005b0a:	220c      	movs	r2, #12
 8005b0c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005b0e:	4b08      	ldr	r3, [pc, #32]	; (8005b30 <MX_USART1_UART_Init+0x4c>)
 8005b10:	2200      	movs	r2, #0
 8005b12:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005b14:	4b06      	ldr	r3, [pc, #24]	; (8005b30 <MX_USART1_UART_Init+0x4c>)
 8005b16:	2200      	movs	r2, #0
 8005b18:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005b1a:	4805      	ldr	r0, [pc, #20]	; (8005b30 <MX_USART1_UART_Init+0x4c>)
 8005b1c:	f7fe ff22 	bl	8004964 <HAL_UART_Init>
 8005b20:	4603      	mov	r3, r0
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d001      	beq.n	8005b2a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8005b26:	f000 f9a1 	bl	8005e6c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8005b2a:	bf00      	nop
 8005b2c:	bd80      	pop	{r7, pc}
 8005b2e:	bf00      	nop
 8005b30:	200001e8 	.word	0x200001e8
 8005b34:	40013800 	.word	0x40013800

08005b38 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b082      	sub	sp, #8
 8005b3c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005b3e:	4b0c      	ldr	r3, [pc, #48]	; (8005b70 <MX_DMA_Init+0x38>)
 8005b40:	695b      	ldr	r3, [r3, #20]
 8005b42:	4a0b      	ldr	r2, [pc, #44]	; (8005b70 <MX_DMA_Init+0x38>)
 8005b44:	f043 0301 	orr.w	r3, r3, #1
 8005b48:	6153      	str	r3, [r2, #20]
 8005b4a:	4b09      	ldr	r3, [pc, #36]	; (8005b70 <MX_DMA_Init+0x38>)
 8005b4c:	695b      	ldr	r3, [r3, #20]
 8005b4e:	f003 0301 	and.w	r3, r3, #1
 8005b52:	607b      	str	r3, [r7, #4]
 8005b54:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8005b56:	2200      	movs	r2, #0
 8005b58:	2100      	movs	r1, #0
 8005b5a:	200f      	movs	r0, #15
 8005b5c:	f7fb fc3b 	bl	80013d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8005b60:	200f      	movs	r0, #15
 8005b62:	f7fb fc54 	bl	800140e <HAL_NVIC_EnableIRQ>

}
 8005b66:	bf00      	nop
 8005b68:	3708      	adds	r7, #8
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	bd80      	pop	{r7, pc}
 8005b6e:	bf00      	nop
 8005b70:	40021000 	.word	0x40021000

08005b74 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005b74:	b580      	push	{r7, lr}
 8005b76:	b088      	sub	sp, #32
 8005b78:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005b7a:	f107 0310 	add.w	r3, r7, #16
 8005b7e:	2200      	movs	r2, #0
 8005b80:	601a      	str	r2, [r3, #0]
 8005b82:	605a      	str	r2, [r3, #4]
 8005b84:	609a      	str	r2, [r3, #8]
 8005b86:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005b88:	4b33      	ldr	r3, [pc, #204]	; (8005c58 <MX_GPIO_Init+0xe4>)
 8005b8a:	699b      	ldr	r3, [r3, #24]
 8005b8c:	4a32      	ldr	r2, [pc, #200]	; (8005c58 <MX_GPIO_Init+0xe4>)
 8005b8e:	f043 0310 	orr.w	r3, r3, #16
 8005b92:	6193      	str	r3, [r2, #24]
 8005b94:	4b30      	ldr	r3, [pc, #192]	; (8005c58 <MX_GPIO_Init+0xe4>)
 8005b96:	699b      	ldr	r3, [r3, #24]
 8005b98:	f003 0310 	and.w	r3, r3, #16
 8005b9c:	60fb      	str	r3, [r7, #12]
 8005b9e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005ba0:	4b2d      	ldr	r3, [pc, #180]	; (8005c58 <MX_GPIO_Init+0xe4>)
 8005ba2:	699b      	ldr	r3, [r3, #24]
 8005ba4:	4a2c      	ldr	r2, [pc, #176]	; (8005c58 <MX_GPIO_Init+0xe4>)
 8005ba6:	f043 0308 	orr.w	r3, r3, #8
 8005baa:	6193      	str	r3, [r2, #24]
 8005bac:	4b2a      	ldr	r3, [pc, #168]	; (8005c58 <MX_GPIO_Init+0xe4>)
 8005bae:	699b      	ldr	r3, [r3, #24]
 8005bb0:	f003 0308 	and.w	r3, r3, #8
 8005bb4:	60bb      	str	r3, [r7, #8]
 8005bb6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005bb8:	4b27      	ldr	r3, [pc, #156]	; (8005c58 <MX_GPIO_Init+0xe4>)
 8005bba:	699b      	ldr	r3, [r3, #24]
 8005bbc:	4a26      	ldr	r2, [pc, #152]	; (8005c58 <MX_GPIO_Init+0xe4>)
 8005bbe:	f043 0304 	orr.w	r3, r3, #4
 8005bc2:	6193      	str	r3, [r2, #24]
 8005bc4:	4b24      	ldr	r3, [pc, #144]	; (8005c58 <MX_GPIO_Init+0xe4>)
 8005bc6:	699b      	ldr	r3, [r3, #24]
 8005bc8:	f003 0304 	and.w	r3, r3, #4
 8005bcc:	607b      	str	r3, [r7, #4]
 8005bce:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_Pin|BUTTON2_Pin|BUTTON3_Pin, GPIO_PIN_RESET);
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8005bd6:	4821      	ldr	r0, [pc, #132]	; (8005c5c <MX_GPIO_Init+0xe8>)
 8005bd8:	f7fc f856 	bl	8001c88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|NRF_CSN_Pin, GPIO_PIN_RESET);
 8005bdc:	2200      	movs	r2, #0
 8005bde:	f241 0104 	movw	r1, #4100	; 0x1004
 8005be2:	481f      	ldr	r0, [pc, #124]	; (8005c60 <MX_GPIO_Init+0xec>)
 8005be4:	f7fc f850 	bl	8001c88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF_CE_GPIO_Port, NRF_CE_Pin, GPIO_PIN_RESET);
 8005be8:	2200      	movs	r2, #0
 8005bea:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005bee:	481d      	ldr	r0, [pc, #116]	; (8005c64 <MX_GPIO_Init+0xf0>)
 8005bf0:	f7fc f84a 	bl	8001c88 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_Pin BUTTON2_Pin BUTTON3_Pin */
  GPIO_InitStruct.Pin = LED_Pin|BUTTON2_Pin|BUTTON3_Pin;
 8005bf4:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8005bf8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005bfe:	2300      	movs	r3, #0
 8005c00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005c02:	2302      	movs	r3, #2
 8005c04:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005c06:	f107 0310 	add.w	r3, r7, #16
 8005c0a:	4619      	mov	r1, r3
 8005c0c:	4813      	ldr	r0, [pc, #76]	; (8005c5c <MX_GPIO_Init+0xe8>)
 8005c0e:	f7fb feb7 	bl	8001980 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin NRF_CSN_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|NRF_CSN_Pin;
 8005c12:	f241 0304 	movw	r3, #4100	; 0x1004
 8005c16:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005c18:	2301      	movs	r3, #1
 8005c1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c1c:	2300      	movs	r3, #0
 8005c1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005c20:	2302      	movs	r3, #2
 8005c22:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005c24:	f107 0310 	add.w	r3, r7, #16
 8005c28:	4619      	mov	r1, r3
 8005c2a:	480d      	ldr	r0, [pc, #52]	; (8005c60 <MX_GPIO_Init+0xec>)
 8005c2c:	f7fb fea8 	bl	8001980 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF_CE_Pin */
  GPIO_InitStruct.Pin = NRF_CE_Pin;
 8005c30:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005c34:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005c36:	2301      	movs	r3, #1
 8005c38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005c3e:	2302      	movs	r3, #2
 8005c40:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NRF_CE_GPIO_Port, &GPIO_InitStruct);
 8005c42:	f107 0310 	add.w	r3, r7, #16
 8005c46:	4619      	mov	r1, r3
 8005c48:	4806      	ldr	r0, [pc, #24]	; (8005c64 <MX_GPIO_Init+0xf0>)
 8005c4a:	f7fb fe99 	bl	8001980 <HAL_GPIO_Init>

}
 8005c4e:	bf00      	nop
 8005c50:	3720      	adds	r7, #32
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bd80      	pop	{r7, pc}
 8005c56:	bf00      	nop
 8005c58:	40021000 	.word	0x40021000
 8005c5c:	40011000 	.word	0x40011000
 8005c60:	40010c00 	.word	0x40010c00
 8005c64:	40010800 	.word	0x40010800

08005c68 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c68:	b5b0      	push	{r4, r5, r7, lr}
 8005c6a:	b086      	sub	sp, #24
 8005c6c:	af02      	add	r7, sp, #8
 8005c6e:	6078      	str	r0, [r7, #4]
  uint32_t start = HAL_GetTick();
 8005c70:	f7fb faac 	bl	80011cc <HAL_GetTick>
 8005c74:	60f8      	str	r0, [r7, #12]

  if (htim->Instance == htim4.Instance)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681a      	ldr	r2, [r3, #0]
 8005c7a:	4b3f      	ldr	r3, [pc, #252]	; (8005d78 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	429a      	cmp	r2, r3
 8005c80:	d16a      	bne.n	8005d58 <HAL_TIM_PeriodElapsedCallback+0xf0>
  {
	  RX_data();
 8005c82:	f004 f8e5 	bl	8009e50 <RX_data>
    readAll(&hi2c1, &MPU9255);
 8005c86:	493d      	ldr	r1, [pc, #244]	; (8005d7c <HAL_TIM_PeriodElapsedCallback+0x114>)
 8005c88:	483d      	ldr	r0, [pc, #244]	; (8005d80 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8005c8a:	f000 fa55 	bl	8006138 <readAll>
    abs_yaw_angle = abs_yaw_angle + MPU9255.GyroZ * dt;
 8005c8e:	4b3d      	ldr	r3, [pc, #244]	; (8005d84 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	4618      	mov	r0, r3
 8005c94:	f7fa fbc0 	bl	8000418 <__aeabi_f2d>
 8005c98:	4604      	mov	r4, r0
 8005c9a:	460d      	mov	r5, r1
 8005c9c:	4b37      	ldr	r3, [pc, #220]	; (8005d7c <HAL_TIM_PeriodElapsedCallback+0x114>)
 8005c9e:	695b      	ldr	r3, [r3, #20]
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	f7fa fbb9 	bl	8000418 <__aeabi_f2d>
 8005ca6:	a332      	add	r3, pc, #200	; (adr r3, 8005d70 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8005ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cac:	f7fa fc0c 	bl	80004c8 <__aeabi_dmul>
 8005cb0:	4602      	mov	r2, r0
 8005cb2:	460b      	mov	r3, r1
 8005cb4:	4620      	mov	r0, r4
 8005cb6:	4629      	mov	r1, r5
 8005cb8:	f7fa fa50 	bl	800015c <__adddf3>
 8005cbc:	4602      	mov	r2, r0
 8005cbe:	460b      	mov	r3, r1
 8005cc0:	4610      	mov	r0, r2
 8005cc2:	4619      	mov	r1, r3
 8005cc4:	f7fa fed0 	bl	8000a68 <__aeabi_d2f>
 8005cc8:	4603      	mov	r3, r0
 8005cca:	4a2e      	ldr	r2, [pc, #184]	; (8005d84 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8005ccc:	6013      	str	r3, [r2, #0]

 //   pid_roll(payload_packet.roll, MPU9255.roll, MPU9255.GyroX, &pid);
    pid_pitch(payload_packet.pitch, MPU9255.pitch, MPU9255.GyroY, &pid);
 8005cce:	4b2e      	ldr	r3, [pc, #184]	; (8005d88 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8005cd0:	689b      	ldr	r3, [r3, #8]
 8005cd2:	b298      	uxth	r0, r3
 8005cd4:	4b29      	ldr	r3, [pc, #164]	; (8005d7c <HAL_TIM_PeriodElapsedCallback+0x114>)
 8005cd6:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005cd8:	4b28      	ldr	r3, [pc, #160]	; (8005d7c <HAL_TIM_PeriodElapsedCallback+0x114>)
 8005cda:	691a      	ldr	r2, [r3, #16]
 8005cdc:	4b2b      	ldr	r3, [pc, #172]	; (8005d8c <HAL_TIM_PeriodElapsedCallback+0x124>)
 8005cde:	f003 ffaf 	bl	8009c40 <pid_pitch>

    // value PWM
    calculate_motor_output(&esc_right, &esc_left, &servo_right, &servo_left, payload_packet.throttle, &pid);
 8005ce2:	4b29      	ldr	r3, [pc, #164]	; (8005d88 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	b29b      	uxth	r3, r3
 8005ce8:	4a28      	ldr	r2, [pc, #160]	; (8005d8c <HAL_TIM_PeriodElapsedCallback+0x124>)
 8005cea:	9201      	str	r2, [sp, #4]
 8005cec:	9300      	str	r3, [sp, #0]
 8005cee:	4b28      	ldr	r3, [pc, #160]	; (8005d90 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8005cf0:	4a28      	ldr	r2, [pc, #160]	; (8005d94 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8005cf2:	4929      	ldr	r1, [pc, #164]	; (8005d98 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8005cf4:	4829      	ldr	r0, [pc, #164]	; (8005d9c <HAL_TIM_PeriodElapsedCallback+0x134>)
 8005cf6:	f000 f8eb 	bl	8005ed0 <calculate_motor_output>

    // htim3.Instance->CCR1 = servo_right;
    // htim3.Instance->CCR2 = servo_left;
    htim3.Instance->CCR3 = esc_right; // trang
 8005cfa:	4b28      	ldr	r3, [pc, #160]	; (8005d9c <HAL_TIM_PeriodElapsedCallback+0x134>)
 8005cfc:	881a      	ldrh	r2, [r3, #0]
 8005cfe:	4b28      	ldr	r3, [pc, #160]	; (8005da0 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	63da      	str	r2, [r3, #60]	; 0x3c
    htim3.Instance->CCR4 = esc_left;  // vang
 8005d04:	4b24      	ldr	r3, [pc, #144]	; (8005d98 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8005d06:	881a      	ldrh	r2, [r3, #0]
 8005d08:	4b25      	ldr	r3, [pc, #148]	; (8005da0 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	641a      	str	r2, [r3, #64]	; 0x40

    // send to GUI
       q_Roll_angle = MPU9255.pitch + 2000 ;
 8005d0e:	4b1b      	ldr	r3, [pc, #108]	; (8005d7c <HAL_TIM_PeriodElapsedCallback+0x114>)
 8005d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d12:	4924      	ldr	r1, [pc, #144]	; (8005da4 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8005d14:	4618      	mov	r0, r3
 8005d16:	f7fa fefd 	bl	8000b14 <__addsf3>
 8005d1a:	4603      	mov	r3, r0
 8005d1c:	461a      	mov	r2, r3
 8005d1e:	4b22      	ldr	r3, [pc, #136]	; (8005da8 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8005d20:	601a      	str	r2, [r3, #0]
  //  q_Roll_angle = MPU9255.GyroY+ 2000 ;

    sprintf((char *)f_trans, "%d%d", (uint16_t)2000 , (uint16_t)q_Roll_angle);
 8005d22:	4b21      	ldr	r3, [pc, #132]	; (8005da8 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4618      	mov	r0, r3
 8005d28:	f7fb f9d8 	bl	80010dc <__aeabi_f2uiz>
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	b29b      	uxth	r3, r3
 8005d30:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005d34:	491d      	ldr	r1, [pc, #116]	; (8005dac <HAL_TIM_PeriodElapsedCallback+0x144>)
 8005d36:	481e      	ldr	r0, [pc, #120]	; (8005db0 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8005d38:	f004 fb38 	bl	800a3ac <siprintf>
    SendFrameData(f_trans, FRAME_DATA_TX, f_dest_trans, &f_dest_len_t);
 8005d3c:	4b1d      	ldr	r3, [pc, #116]	; (8005db4 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8005d3e:	4a1e      	ldr	r2, [pc, #120]	; (8005db8 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8005d40:	2108      	movs	r1, #8
 8005d42:	481b      	ldr	r0, [pc, #108]	; (8005db0 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8005d44:	f7ff fc7c 	bl	8005640 <SendFrameData>
    HAL_UART_Transmit(&huart1, f_dest_trans, f_dest_len_t, 1000);
 8005d48:	4b1a      	ldr	r3, [pc, #104]	; (8005db4 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8005d4a:	881a      	ldrh	r2, [r3, #0]
 8005d4c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005d50:	4919      	ldr	r1, [pc, #100]	; (8005db8 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8005d52:	481a      	ldr	r0, [pc, #104]	; (8005dbc <HAL_TIM_PeriodElapsedCallback+0x154>)
 8005d54:	f7fe fe53 	bl	80049fe <HAL_UART_Transmit>
  }
  uint32_t time = HAL_GetTick() - start;
 8005d58:	f7fb fa38 	bl	80011cc <HAL_GetTick>
 8005d5c:	4602      	mov	r2, r0
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	1ad3      	subs	r3, r2, r3
 8005d62:	60bb      	str	r3, [r7, #8]
}
 8005d64:	bf00      	nop
 8005d66:	3710      	adds	r7, #16
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	bdb0      	pop	{r4, r5, r7, pc}
 8005d6c:	f3af 8000 	nop.w
 8005d70:	47ae147b 	.word	0x47ae147b
 8005d74:	3f847ae1 	.word	0x3f847ae1
 8005d78:	200001a0 	.word	0x200001a0
 8005d7c:	20000270 	.word	0x20000270
 8005d80:	200000ac 	.word	0x200000ac
 8005d84:	2000033c 	.word	0x2000033c
 8005d88:	20000464 	.word	0x20000464
 8005d8c:	200002a0 	.word	0x200002a0
 8005d90:	20000342 	.word	0x20000342
 8005d94:	20000340 	.word	0x20000340
 8005d98:	20000346 	.word	0x20000346
 8005d9c:	20000344 	.word	0x20000344
 8005da0:	20000158 	.word	0x20000158
 8005da4:	44fa0000 	.word	0x44fa0000
 8005da8:	20000318 	.word	0x20000318
 8005dac:	0800c168 	.word	0x0800c168
 8005db0:	200002d8 	.word	0x200002d8
 8005db4:	200002f4 	.word	0x200002f4
 8005db8:	200002e0 	.word	0x200002e0
 8005dbc:	200001e8 	.word	0x200001e8

08005dc0 <HAL_UARTEx_RxEventCallback>:
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b082      	sub	sp, #8
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
 8005dc8:	460b      	mov	r3, r1
 8005dca:	807b      	strh	r3, [r7, #2]
  HAL_UARTEx_ReceiveToIdle_DMA(&huart1, f_recei, FRAME_DATA_RX_HANDLE);
 8005dcc:	2220      	movs	r2, #32
 8005dce:	491b      	ldr	r1, [pc, #108]	; (8005e3c <HAL_UARTEx_RxEventCallback+0x7c>)
 8005dd0:	481b      	ldr	r0, [pc, #108]	; (8005e40 <HAL_UARTEx_RxEventCallback+0x80>)
 8005dd2:	f7fe fea6 	bl	8004b22 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8005dd6:	4b1b      	ldr	r3, [pc, #108]	; (8005e44 <HAL_UARTEx_RxEventCallback+0x84>)
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	681a      	ldr	r2, [r3, #0]
 8005ddc:	4b19      	ldr	r3, [pc, #100]	; (8005e44 <HAL_UARTEx_RxEventCallback+0x84>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f022 0204 	bic.w	r2, r2, #4
 8005de4:	601a      	str	r2, [r3, #0]
  receive_value(f_recei,(uint8_t*)&pid_para, Size);
 8005de6:	887b      	ldrh	r3, [r7, #2]
 8005de8:	b2db      	uxtb	r3, r3
 8005dea:	461a      	mov	r2, r3
 8005dec:	4916      	ldr	r1, [pc, #88]	; (8005e48 <HAL_UARTEx_RxEventCallback+0x88>)
 8005dee:	4813      	ldr	r0, [pc, #76]	; (8005e3c <HAL_UARTEx_RxEventCallback+0x7c>)
 8005df0:	f7ff fc89 	bl	8005706 <receive_value>
  Kp_rate_pitch = pid_para.Kp_p;
 8005df4:	4b14      	ldr	r3, [pc, #80]	; (8005e48 <HAL_UARTEx_RxEventCallback+0x88>)
 8005df6:	68db      	ldr	r3, [r3, #12]
 8005df8:	4a14      	ldr	r2, [pc, #80]	; (8005e4c <HAL_UARTEx_RxEventCallback+0x8c>)
 8005dfa:	6013      	str	r3, [r2, #0]
  Ki_rate_pitch = pid_para.Ki_p;
 8005dfc:	4b12      	ldr	r3, [pc, #72]	; (8005e48 <HAL_UARTEx_RxEventCallback+0x88>)
 8005dfe:	691b      	ldr	r3, [r3, #16]
 8005e00:	4a13      	ldr	r2, [pc, #76]	; (8005e50 <HAL_UARTEx_RxEventCallback+0x90>)
 8005e02:	6013      	str	r3, [r2, #0]
  Kd_rate_pitch = pid_para.Kd_p;
 8005e04:	4b10      	ldr	r3, [pc, #64]	; (8005e48 <HAL_UARTEx_RxEventCallback+0x88>)
 8005e06:	695b      	ldr	r3, [r3, #20]
 8005e08:	4a12      	ldr	r2, [pc, #72]	; (8005e54 <HAL_UARTEx_RxEventCallback+0x94>)
 8005e0a:	6013      	str	r3, [r2, #0]

  Kp_angle_pitch = pid_para.Kp_r;
 8005e0c:	4b0e      	ldr	r3, [pc, #56]	; (8005e48 <HAL_UARTEx_RxEventCallback+0x88>)
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	4a11      	ldr	r2, [pc, #68]	; (8005e58 <HAL_UARTEx_RxEventCallback+0x98>)
 8005e12:	6013      	str	r3, [r2, #0]
  Ki_angle_pitch = pid_para.Ki_r;
 8005e14:	4b0c      	ldr	r3, [pc, #48]	; (8005e48 <HAL_UARTEx_RxEventCallback+0x88>)
 8005e16:	685b      	ldr	r3, [r3, #4]
 8005e18:	4a10      	ldr	r2, [pc, #64]	; (8005e5c <HAL_UARTEx_RxEventCallback+0x9c>)
 8005e1a:	6013      	str	r3, [r2, #0]
  Kd_angle_pitch = pid_para.Kd_r;
 8005e1c:	4b0a      	ldr	r3, [pc, #40]	; (8005e48 <HAL_UARTEx_RxEventCallback+0x88>)
 8005e1e:	689b      	ldr	r3, [r3, #8]
 8005e20:	4a0f      	ldr	r2, [pc, #60]	; (8005e60 <HAL_UARTEx_RxEventCallback+0xa0>)
 8005e22:	6013      	str	r3, [r2, #0]

  MOTOR_LEFT_OFFSET = pid_para.off_motor_l;
 8005e24:	4b08      	ldr	r3, [pc, #32]	; (8005e48 <HAL_UARTEx_RxEventCallback+0x88>)
 8005e26:	699b      	ldr	r3, [r3, #24]
 8005e28:	4a0e      	ldr	r2, [pc, #56]	; (8005e64 <HAL_UARTEx_RxEventCallback+0xa4>)
 8005e2a:	6013      	str	r3, [r2, #0]
  MOTOR_RIGHT_OFFSET = pid_para.off_motor_r;
 8005e2c:	4b06      	ldr	r3, [pc, #24]	; (8005e48 <HAL_UARTEx_RxEventCallback+0x88>)
 8005e2e:	69db      	ldr	r3, [r3, #28]
 8005e30:	4a0d      	ldr	r2, [pc, #52]	; (8005e68 <HAL_UARTEx_RxEventCallback+0xa8>)
 8005e32:	6013      	str	r3, [r2, #0]
//  f_dest_len_r = Size;
}
 8005e34:	bf00      	nop
 8005e36:	3708      	adds	r7, #8
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	bd80      	pop	{r7, pc}
 8005e3c:	200002f8 	.word	0x200002f8
 8005e40:	200001e8 	.word	0x200001e8
 8005e44:	2000022c 	.word	0x2000022c
 8005e48:	2000031c 	.word	0x2000031c
 8005e4c:	200002bc 	.word	0x200002bc
 8005e50:	200002c0 	.word	0x200002c0
 8005e54:	200002c4 	.word	0x200002c4
 8005e58:	200002b0 	.word	0x200002b0
 8005e5c:	200002b4 	.word	0x200002b4
 8005e60:	200002b8 	.word	0x200002b8
 8005e64:	200002d4 	.word	0x200002d4
 8005e68:	200002d0 	.word	0x200002d0

08005e6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8005e70:	bf00      	nop
 8005e72:	46bd      	mov	sp, r7
 8005e74:	bc80      	pop	{r7}
 8005e76:	4770      	bx	lr

08005e78 <map>:
extern volatile float MOTOR_RIGHT_OFFSET ;
extern volatile float MOTOR_LEFT_OFFSET ;
#endif

static int16_t map(int16_t x, int16_t in_min, int16_t in_max, int16_t out_min, int16_t out_max)
{
 8005e78:	b490      	push	{r4, r7}
 8005e7a:	b082      	sub	sp, #8
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	4604      	mov	r4, r0
 8005e80:	4608      	mov	r0, r1
 8005e82:	4611      	mov	r1, r2
 8005e84:	461a      	mov	r2, r3
 8005e86:	4623      	mov	r3, r4
 8005e88:	80fb      	strh	r3, [r7, #6]
 8005e8a:	4603      	mov	r3, r0
 8005e8c:	80bb      	strh	r3, [r7, #4]
 8005e8e:	460b      	mov	r3, r1
 8005e90:	807b      	strh	r3, [r7, #2]
 8005e92:	4613      	mov	r3, r2
 8005e94:	803b      	strh	r3, [r7, #0]
  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8005e96:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005e9a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8005e9e:	1ad3      	subs	r3, r2, r3
 8005ea0:	f9b7 1010 	ldrsh.w	r1, [r7, #16]
 8005ea4:	f9b7 2000 	ldrsh.w	r2, [r7]
 8005ea8:	1a8a      	subs	r2, r1, r2
 8005eaa:	fb03 f202 	mul.w	r2, r3, r2
 8005eae:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8005eb2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8005eb6:	1acb      	subs	r3, r1, r3
 8005eb8:	fb92 f3f3 	sdiv	r3, r2, r3
 8005ebc:	b29a      	uxth	r2, r3
 8005ebe:	883b      	ldrh	r3, [r7, #0]
 8005ec0:	4413      	add	r3, r2
 8005ec2:	b29b      	uxth	r3, r3
 8005ec4:	b21b      	sxth	r3, r3
}
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	3708      	adds	r7, #8
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	bc90      	pop	{r4, r7}
 8005ece:	4770      	bx	lr

08005ed0 <calculate_motor_output>:

void calculate_motor_output(uint16_t *esc_right, uint16_t *esc_left, uint16_t *servo_right, uint16_t *servo_left, uint16_t throttle_rc, PID_t *pid)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b086      	sub	sp, #24
 8005ed4:	af02      	add	r7, sp, #8
 8005ed6:	60f8      	str	r0, [r7, #12]
 8005ed8:	60b9      	str	r1, [r7, #8]
 8005eda:	607a      	str	r2, [r7, #4]
 8005edc:	603b      	str	r3, [r7, #0]

    // value PWM
    *esc_right = throttle_rc - pid->PID_pitch_out + MOTOR_RIGHT_OFFSET;
 8005ede:	8b3b      	ldrh	r3, [r7, #24]
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	f7fa fecb 	bl	8000c7c <__aeabi_i2f>
 8005ee6:	4602      	mov	r2, r0
 8005ee8:	69fb      	ldr	r3, [r7, #28]
 8005eea:	685b      	ldr	r3, [r3, #4]
 8005eec:	4619      	mov	r1, r3
 8005eee:	4610      	mov	r0, r2
 8005ef0:	f7fa fe0e 	bl	8000b10 <__aeabi_fsub>
 8005ef4:	4603      	mov	r3, r0
 8005ef6:	461a      	mov	r2, r3
 8005ef8:	4b58      	ldr	r3, [pc, #352]	; (800605c <calculate_motor_output+0x18c>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	4619      	mov	r1, r3
 8005efe:	4610      	mov	r0, r2
 8005f00:	f7fa fe08 	bl	8000b14 <__addsf3>
 8005f04:	4603      	mov	r3, r0
 8005f06:	4618      	mov	r0, r3
 8005f08:	f7fb f8e8 	bl	80010dc <__aeabi_f2uiz>
 8005f0c:	4603      	mov	r3, r0
 8005f0e:	b29a      	uxth	r2, r3
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	801a      	strh	r2, [r3, #0]
    *esc_left = throttle_rc + pid->PID_pitch_out + MOTOR_LEFT_OFFSET;
 8005f14:	8b3b      	ldrh	r3, [r7, #24]
 8005f16:	4618      	mov	r0, r3
 8005f18:	f7fa feb0 	bl	8000c7c <__aeabi_i2f>
 8005f1c:	4602      	mov	r2, r0
 8005f1e:	69fb      	ldr	r3, [r7, #28]
 8005f20:	685b      	ldr	r3, [r3, #4]
 8005f22:	4619      	mov	r1, r3
 8005f24:	4610      	mov	r0, r2
 8005f26:	f7fa fdf5 	bl	8000b14 <__addsf3>
 8005f2a:	4603      	mov	r3, r0
 8005f2c:	461a      	mov	r2, r3
 8005f2e:	4b4c      	ldr	r3, [pc, #304]	; (8006060 <calculate_motor_output+0x190>)
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	4619      	mov	r1, r3
 8005f34:	4610      	mov	r0, r2
 8005f36:	f7fa fded 	bl	8000b14 <__addsf3>
 8005f3a:	4603      	mov	r3, r0
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	f7fb f8cd 	bl	80010dc <__aeabi_f2uiz>
 8005f42:	4603      	mov	r3, r0
 8005f44:	b29a      	uxth	r2, r3
 8005f46:	68bb      	ldr	r3, [r7, #8]
 8005f48:	801a      	strh	r2, [r3, #0]
    *servo_right = 1500 + pid->PID_pitch_out - pid->PID_yaw_out + SERVO_RIGHT_OFFSET;
 8005f4a:	69fb      	ldr	r3, [r7, #28]
 8005f4c:	685b      	ldr	r3, [r3, #4]
 8005f4e:	4945      	ldr	r1, [pc, #276]	; (8006064 <calculate_motor_output+0x194>)
 8005f50:	4618      	mov	r0, r3
 8005f52:	f7fa fddf 	bl	8000b14 <__addsf3>
 8005f56:	4603      	mov	r3, r0
 8005f58:	461a      	mov	r2, r3
 8005f5a:	69fb      	ldr	r3, [r7, #28]
 8005f5c:	689b      	ldr	r3, [r3, #8]
 8005f5e:	4619      	mov	r1, r3
 8005f60:	4610      	mov	r0, r2
 8005f62:	f7fa fdd5 	bl	8000b10 <__aeabi_fsub>
 8005f66:	4603      	mov	r3, r0
 8005f68:	461a      	mov	r2, r3
 8005f6a:	4b3f      	ldr	r3, [pc, #252]	; (8006068 <calculate_motor_output+0x198>)
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	4619      	mov	r1, r3
 8005f70:	4610      	mov	r0, r2
 8005f72:	f7fa fdcf 	bl	8000b14 <__addsf3>
 8005f76:	4603      	mov	r3, r0
 8005f78:	4618      	mov	r0, r3
 8005f7a:	f7fb f8af 	bl	80010dc <__aeabi_f2uiz>
 8005f7e:	4603      	mov	r3, r0
 8005f80:	b29a      	uxth	r2, r3
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	801a      	strh	r2, [r3, #0]
    *servo_left = 1500 - pid->PID_pitch_out - pid->PID_yaw_out + SERVO_LEFT_OFFSET;
 8005f86:	69fb      	ldr	r3, [r7, #28]
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	4619      	mov	r1, r3
 8005f8c:	4835      	ldr	r0, [pc, #212]	; (8006064 <calculate_motor_output+0x194>)
 8005f8e:	f7fa fdbf 	bl	8000b10 <__aeabi_fsub>
 8005f92:	4603      	mov	r3, r0
 8005f94:	461a      	mov	r2, r3
 8005f96:	69fb      	ldr	r3, [r7, #28]
 8005f98:	689b      	ldr	r3, [r3, #8]
 8005f9a:	4619      	mov	r1, r3
 8005f9c:	4610      	mov	r0, r2
 8005f9e:	f7fa fdb7 	bl	8000b10 <__aeabi_fsub>
 8005fa2:	4603      	mov	r3, r0
 8005fa4:	461a      	mov	r2, r3
 8005fa6:	4b31      	ldr	r3, [pc, #196]	; (800606c <calculate_motor_output+0x19c>)
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	4619      	mov	r1, r3
 8005fac:	4610      	mov	r0, r2
 8005fae:	f7fa fdb1 	bl	8000b14 <__addsf3>
 8005fb2:	4603      	mov	r3, r0
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	f7fb f891 	bl	80010dc <__aeabi_f2uiz>
 8005fba:	4603      	mov	r3, r0
 8005fbc:	b29a      	uxth	r2, r3
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	801a      	strh	r2, [r3, #0]
    if (*esc_right < 1000)
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	881b      	ldrh	r3, [r3, #0]
 8005fc6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005fca:	d203      	bcs.n	8005fd4 <calculate_motor_output+0x104>
    {
        *esc_right = 1000;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005fd2:	801a      	strh	r2, [r3, #0]
    }
    if (*esc_right > 2000)
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	881b      	ldrh	r3, [r3, #0]
 8005fd8:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8005fdc:	d903      	bls.n	8005fe6 <calculate_motor_output+0x116>
    {
        *esc_right = 2000;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005fe4:	801a      	strh	r2, [r3, #0]
    }
    if (*esc_left < 1000)
 8005fe6:	68bb      	ldr	r3, [r7, #8]
 8005fe8:	881b      	ldrh	r3, [r3, #0]
 8005fea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005fee:	d203      	bcs.n	8005ff8 <calculate_motor_output+0x128>
    {
        *esc_left = 1000;
 8005ff0:	68bb      	ldr	r3, [r7, #8]
 8005ff2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005ff6:	801a      	strh	r2, [r3, #0]
    }
    if (*esc_left > 2000)
 8005ff8:	68bb      	ldr	r3, [r7, #8]
 8005ffa:	881b      	ldrh	r3, [r3, #0]
 8005ffc:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8006000:	d903      	bls.n	800600a <calculate_motor_output+0x13a>
    {
        *esc_left = 2000;
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8006008:	801a      	strh	r2, [r3, #0]
    }
    *esc_right = map(*esc_right, 1000, 2000, 1000, 1800); // limited rate of motors
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	881b      	ldrh	r3, [r3, #0]
 800600e:	b218      	sxth	r0, r3
 8006010:	f44f 63e1 	mov.w	r3, #1800	; 0x708
 8006014:	9300      	str	r3, [sp, #0]
 8006016:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800601a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800601e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8006022:	f7ff ff29 	bl	8005e78 <map>
 8006026:	4603      	mov	r3, r0
 8006028:	b29a      	uxth	r2, r3
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	801a      	strh	r2, [r3, #0]
    *esc_left = map(*esc_left, 1000, 2000, 930, 1700);
 800602e:	68bb      	ldr	r3, [r7, #8]
 8006030:	881b      	ldrh	r3, [r3, #0]
 8006032:	b218      	sxth	r0, r3
 8006034:	f240 63a4 	movw	r3, #1700	; 0x6a4
 8006038:	9300      	str	r3, [sp, #0]
 800603a:	f240 33a2 	movw	r3, #930	; 0x3a2
 800603e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8006042:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8006046:	f7ff ff17 	bl	8005e78 <map>
 800604a:	4603      	mov	r3, r0
 800604c:	b29a      	uxth	r2, r3
 800604e:	68bb      	ldr	r3, [r7, #8]
 8006050:	801a      	strh	r2, [r3, #0]
}
 8006052:	bf00      	nop
 8006054:	3710      	adds	r7, #16
 8006056:	46bd      	mov	sp, r7
 8006058:	bd80      	pop	{r7, pc}
 800605a:	bf00      	nop
 800605c:	200002d0 	.word	0x200002d0
 8006060:	200002d4 	.word	0x200002d4
 8006064:	44bb8000 	.word	0x44bb8000
 8006068:	200002c8 	.word	0x200002c8
 800606c:	200002cc 	.word	0x200002cc

08006070 <MPU9255_Init>:

//===================================================================================================================
//====== MAIN INIT FUNCTION
//===================================================================================================================

uint8_t MPU9255_Init(I2C_HandleTypeDef *I2Cx){
 8006070:	b580      	push	{r7, lr}
 8006072:	b088      	sub	sp, #32
 8006074:	af04      	add	r7, sp, #16
 8006076:	6078      	str	r0, [r7, #4]
	printf("**************************** \r\n");
	printf("MPU9250 STM32 Implementation \r\n");
	printf("**************************** \r\n");
	#endif
	//read MPU9255 WHOAMI
	HAL_I2C_Mem_Read(I2Cx, MPU9250_ADDRESS, WHO_AM_I_MPU9250, 1, &readData, 1, i2c_timeout);
 8006078:	2364      	movs	r3, #100	; 0x64
 800607a:	9302      	str	r3, [sp, #8]
 800607c:	2301      	movs	r3, #1
 800607e:	9301      	str	r3, [sp, #4]
 8006080:	f107 030f 	add.w	r3, r7, #15
 8006084:	9300      	str	r3, [sp, #0]
 8006086:	2301      	movs	r3, #1
 8006088:	2275      	movs	r2, #117	; 0x75
 800608a:	21d0      	movs	r1, #208	; 0xd0
 800608c:	6878      	ldr	r0, [r7, #4]
 800608e:	f7fc f86b 	bl	8002168 <HAL_I2C_Mem_Read>

#if DEBUG_MPU
		printf("MPU -WHO AM I- is: (Must return 113) %d\r\n", readData);
#endif

	if (readData == 113) {
 8006092:	7bfb      	ldrb	r3, [r7, #15]
 8006094:	2b71      	cmp	r3, #113	; 0x71
 8006096:	d13e      	bne.n	8006116 <MPU9255_Init+0xa6>

		//Start by performing self test and reporting values
		MPU9250SelfTest(I2Cx, SelfTest);
 8006098:	4921      	ldr	r1, [pc, #132]	; (8006120 <MPU9255_Init+0xb0>)
 800609a:	6878      	ldr	r0, [r7, #4]
 800609c:	f001 fc98 	bl	80079d0 <MPU9250SelfTest>

		//Calibrate gyro and accelerometers, load biases in bias registers
		calibrateMPU9250(I2Cx, gyroBias, accelBias);
 80060a0:	4a20      	ldr	r2, [pc, #128]	; (8006124 <MPU9255_Init+0xb4>)
 80060a2:	4921      	ldr	r1, [pc, #132]	; (8006128 <MPU9255_Init+0xb8>)
 80060a4:	6878      	ldr	r0, [r7, #4]
 80060a6:	f001 f85d 	bl	8007164 <calibrateMPU9250>
		HAL_Delay(1000);
 80060aa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80060ae:	f7fb f897 	bl	80011e0 <HAL_Delay>

		//init Gyro and Accelerometer
		initMPU9250(I2Cx);
 80060b2:	6878      	ldr	r0, [r7, #4]
 80060b4:	f000 ff74 	bl	8006fa0 <initMPU9250>

		//enable Mag bypass
		writeData = 0x22;
 80060b8:	2322      	movs	r3, #34	; 0x22
 80060ba:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, INT_PIN_CFG, 1, &writeData, 1, i2c_timeout);
 80060bc:	2364      	movs	r3, #100	; 0x64
 80060be:	9302      	str	r3, [sp, #8]
 80060c0:	2301      	movs	r3, #1
 80060c2:	9301      	str	r3, [sp, #4]
 80060c4:	f107 030e 	add.w	r3, r7, #14
 80060c8:	9300      	str	r3, [sp, #0]
 80060ca:	2301      	movs	r3, #1
 80060cc:	2237      	movs	r2, #55	; 0x37
 80060ce:	21d0      	movs	r1, #208	; 0xd0
 80060d0:	6878      	ldr	r0, [r7, #4]
 80060d2:	f7fb ff4f 	bl	8001f74 <HAL_I2C_Mem_Write>

		//Read the WHO_AM_I register of the magnetometer
		HAL_I2C_Mem_Read(I2Cx, AK8963_ADDRESS, AK8963_WHO_AM_I, 1, &readData, 1, i2c_timeout);// Read WHO_AM_I register for AK8963
 80060d6:	2364      	movs	r3, #100	; 0x64
 80060d8:	9302      	str	r3, [sp, #8]
 80060da:	2301      	movs	r3, #1
 80060dc:	9301      	str	r3, [sp, #4]
 80060de:	f107 030f 	add.w	r3, r7, #15
 80060e2:	9300      	str	r3, [sp, #0]
 80060e4:	2301      	movs	r3, #1
 80060e6:	2200      	movs	r2, #0
 80060e8:	2118      	movs	r1, #24
 80060ea:	6878      	ldr	r0, [r7, #4]
 80060ec:	f7fc f83c 	bl	8002168 <HAL_I2C_Mem_Read>
#if (DEBUG_MPU)
		printf("MAG -WHO AM I- is: (Must return 72) %d\r\n", readData);
#endif
		HAL_Delay(1000);
 80060f0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80060f4:	f7fb f874 	bl	80011e0 <HAL_Delay>

		//Get magnetometer calibration from AK8963 ROM
		initAK8963(I2Cx, magCalibration);  // Initialize device for active mode read of magnetometer
 80060f8:	490c      	ldr	r1, [pc, #48]	; (800612c <MPU9255_Init+0xbc>)
 80060fa:	6878      	ldr	r0, [r7, #4]
 80060fc:	f000 fd14 	bl	8006b28 <initAK8963>

		calibrateMag(I2Cx, magBias, magScale);
 8006100:	4a0b      	ldr	r2, [pc, #44]	; (8006130 <MPU9255_Init+0xc0>)
 8006102:	490c      	ldr	r1, [pc, #48]	; (8006134 <MPU9255_Init+0xc4>)
 8006104:	6878      	ldr	r0, [r7, #4]
 8006106:	f000 fde1 	bl	8006ccc <calibrateMag>

		HAL_Delay(1000);
 800610a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800610e:	f7fb f867 	bl	80011e0 <HAL_Delay>
		return 0;
 8006112:	2300      	movs	r3, #0
 8006114:	e000      	b.n	8006118 <MPU9255_Init+0xa8>
	}
	return 1; // Loop forever if communication doesn't happen
 8006116:	2301      	movs	r3, #1
}
 8006118:	4618      	mov	r0, r3
 800611a:	3710      	adds	r7, #16
 800611c:	46bd      	mov	sp, r7
 800611e:	bd80      	pop	{r7, pc}
 8006120:	200003a8 	.word	0x200003a8
 8006124:	20000384 	.word	0x20000384
 8006128:	20000378 	.word	0x20000378
 800612c:	2000036c 	.word	0x2000036c
 8006130:	2000039c 	.word	0x2000039c
 8006134:	20000390 	.word	0x20000390

08006138 <readAll>:

void readAll(I2C_HandleTypeDef *I2Cx, MPU9255_t*DataStruct) {
 8006138:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800613c:	b08b      	sub	sp, #44	; 0x2c
 800613e:	af06      	add	r7, sp, #24
 8006140:	6078      	str	r0, [r7, #4]
 8006142:	6039      	str	r1, [r7, #0]
	uint8_t Data;

	// If intPin goes high, all data registers have new data
	HAL_I2C_Mem_Read(I2Cx, MPU9250_ADDRESS, INT_STATUS, 1, &Data, 1, i2c_timeout);
 8006144:	2364      	movs	r3, #100	; 0x64
 8006146:	9302      	str	r3, [sp, #8]
 8006148:	2301      	movs	r3, #1
 800614a:	9301      	str	r3, [sp, #4]
 800614c:	f107 030f 	add.w	r3, r7, #15
 8006150:	9300      	str	r3, [sp, #0]
 8006152:	2301      	movs	r3, #1
 8006154:	223a      	movs	r2, #58	; 0x3a
 8006156:	21d0      	movs	r1, #208	; 0xd0
 8006158:	6878      	ldr	r0, [r7, #4]
 800615a:	f7fc f805 	bl	8002168 <HAL_I2C_Mem_Read>
	if (Data & 0x01) {  // On interrupt, check if data ready interrupt
 800615e:	7bfb      	ldrb	r3, [r7, #15]
 8006160:	f003 0301 	and.w	r3, r3, #1
 8006164:	2b00      	cmp	r3, #0
 8006166:	f000 8123 	beq.w	80063b0 <readAll+0x278>
		readAccelData(I2Cx, accelCount);  // Read the x/y/z adc values
 800616a:	4997      	ldr	r1, [pc, #604]	; (80063c8 <readAll+0x290>)
 800616c:	6878      	ldr	r0, [r7, #4]
 800616e:	f000 fc29 	bl	80069c4 <readAccelData>
		getAres();
 8006172:	f000 fbf9 	bl	8006968 <getAres>

		// Now we'll calculate the accleration value into actual g's
		ax = (float)accelCount[0]*aRes; // - accelBias[0];  // get actual g value, this depends on scale being set
 8006176:	4b94      	ldr	r3, [pc, #592]	; (80063c8 <readAll+0x290>)
 8006178:	f9b3 3000 	ldrsh.w	r3, [r3]
 800617c:	4618      	mov	r0, r3
 800617e:	f7fa fd7d 	bl	8000c7c <__aeabi_i2f>
 8006182:	4602      	mov	r2, r0
 8006184:	4b91      	ldr	r3, [pc, #580]	; (80063cc <readAll+0x294>)
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	4619      	mov	r1, r3
 800618a:	4610      	mov	r0, r2
 800618c:	f7fa fdca 	bl	8000d24 <__aeabi_fmul>
 8006190:	4603      	mov	r3, r0
 8006192:	461a      	mov	r2, r3
 8006194:	4b8e      	ldr	r3, [pc, #568]	; (80063d0 <readAll+0x298>)
 8006196:	601a      	str	r2, [r3, #0]
		ay = (float)accelCount[1]*aRes; // - accelBias[1];
 8006198:	4b8b      	ldr	r3, [pc, #556]	; (80063c8 <readAll+0x290>)
 800619a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800619e:	4618      	mov	r0, r3
 80061a0:	f7fa fd6c 	bl	8000c7c <__aeabi_i2f>
 80061a4:	4602      	mov	r2, r0
 80061a6:	4b89      	ldr	r3, [pc, #548]	; (80063cc <readAll+0x294>)
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	4619      	mov	r1, r3
 80061ac:	4610      	mov	r0, r2
 80061ae:	f7fa fdb9 	bl	8000d24 <__aeabi_fmul>
 80061b2:	4603      	mov	r3, r0
 80061b4:	461a      	mov	r2, r3
 80061b6:	4b87      	ldr	r3, [pc, #540]	; (80063d4 <readAll+0x29c>)
 80061b8:	601a      	str	r2, [r3, #0]
		az = (float)accelCount[2]*aRes; // - accelBias[2];
 80061ba:	4b83      	ldr	r3, [pc, #524]	; (80063c8 <readAll+0x290>)
 80061bc:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80061c0:	4618      	mov	r0, r3
 80061c2:	f7fa fd5b 	bl	8000c7c <__aeabi_i2f>
 80061c6:	4602      	mov	r2, r0
 80061c8:	4b80      	ldr	r3, [pc, #512]	; (80063cc <readAll+0x294>)
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	4619      	mov	r1, r3
 80061ce:	4610      	mov	r0, r2
 80061d0:	f7fa fda8 	bl	8000d24 <__aeabi_fmul>
 80061d4:	4603      	mov	r3, r0
 80061d6:	461a      	mov	r2, r3
 80061d8:	4b7f      	ldr	r3, [pc, #508]	; (80063d8 <readAll+0x2a0>)
 80061da:	601a      	str	r2, [r3, #0]

		DataStruct->AccelX = ax;
 80061dc:	4b7c      	ldr	r3, [pc, #496]	; (80063d0 <readAll+0x298>)
 80061de:	681a      	ldr	r2, [r3, #0]
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	601a      	str	r2, [r3, #0]
		DataStruct->AccelY = ay;
 80061e4:	4b7b      	ldr	r3, [pc, #492]	; (80063d4 <readAll+0x29c>)
 80061e6:	681a      	ldr	r2, [r3, #0]
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	605a      	str	r2, [r3, #4]
		DataStruct->AccelZ = az;
 80061ec:	4b7a      	ldr	r3, [pc, #488]	; (80063d8 <readAll+0x2a0>)
 80061ee:	681a      	ldr	r2, [r3, #0]
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	609a      	str	r2, [r3, #8]

		readGyroData(I2Cx, gyroCount);  // Read the x/y/z adc values
 80061f4:	4979      	ldr	r1, [pc, #484]	; (80063dc <readAll+0x2a4>)
 80061f6:	6878      	ldr	r0, [r7, #4]
 80061f8:	f000 fc17 	bl	8006a2a <readGyroData>
		getGres();
 80061fc:	f000 fb82 	bl	8006904 <getGres>

		// Calculate the gyro value into actual degrees per second
		gx = (float)gyroCount[0]*gRes;  // get actual gyro value, this depends on scale being set
 8006200:	4b76      	ldr	r3, [pc, #472]	; (80063dc <readAll+0x2a4>)
 8006202:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006206:	4618      	mov	r0, r3
 8006208:	f7fa fd38 	bl	8000c7c <__aeabi_i2f>
 800620c:	4602      	mov	r2, r0
 800620e:	4b74      	ldr	r3, [pc, #464]	; (80063e0 <readAll+0x2a8>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	4619      	mov	r1, r3
 8006214:	4610      	mov	r0, r2
 8006216:	f7fa fd85 	bl	8000d24 <__aeabi_fmul>
 800621a:	4603      	mov	r3, r0
 800621c:	461a      	mov	r2, r3
 800621e:	4b71      	ldr	r3, [pc, #452]	; (80063e4 <readAll+0x2ac>)
 8006220:	601a      	str	r2, [r3, #0]
		gy = (float)gyroCount[1]*gRes;
 8006222:	4b6e      	ldr	r3, [pc, #440]	; (80063dc <readAll+0x2a4>)
 8006224:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8006228:	4618      	mov	r0, r3
 800622a:	f7fa fd27 	bl	8000c7c <__aeabi_i2f>
 800622e:	4602      	mov	r2, r0
 8006230:	4b6b      	ldr	r3, [pc, #428]	; (80063e0 <readAll+0x2a8>)
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	4619      	mov	r1, r3
 8006236:	4610      	mov	r0, r2
 8006238:	f7fa fd74 	bl	8000d24 <__aeabi_fmul>
 800623c:	4603      	mov	r3, r0
 800623e:	461a      	mov	r2, r3
 8006240:	4b69      	ldr	r3, [pc, #420]	; (80063e8 <readAll+0x2b0>)
 8006242:	601a      	str	r2, [r3, #0]
		gz = (float)gyroCount[2]*gRes;
 8006244:	4b65      	ldr	r3, [pc, #404]	; (80063dc <readAll+0x2a4>)
 8006246:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800624a:	4618      	mov	r0, r3
 800624c:	f7fa fd16 	bl	8000c7c <__aeabi_i2f>
 8006250:	4602      	mov	r2, r0
 8006252:	4b63      	ldr	r3, [pc, #396]	; (80063e0 <readAll+0x2a8>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	4619      	mov	r1, r3
 8006258:	4610      	mov	r0, r2
 800625a:	f7fa fd63 	bl	8000d24 <__aeabi_fmul>
 800625e:	4603      	mov	r3, r0
 8006260:	461a      	mov	r2, r3
 8006262:	4b62      	ldr	r3, [pc, #392]	; (80063ec <readAll+0x2b4>)
 8006264:	601a      	str	r2, [r3, #0]

		DataStruct->GyroX = gx;
 8006266:	4b5f      	ldr	r3, [pc, #380]	; (80063e4 <readAll+0x2ac>)
 8006268:	681a      	ldr	r2, [r3, #0]
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	60da      	str	r2, [r3, #12]
		DataStruct->GyroY = gy;
 800626e:	4b5e      	ldr	r3, [pc, #376]	; (80063e8 <readAll+0x2b0>)
 8006270:	681a      	ldr	r2, [r3, #0]
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	611a      	str	r2, [r3, #16]
		DataStruct->GyroZ = gz;
 8006276:	4b5d      	ldr	r3, [pc, #372]	; (80063ec <readAll+0x2b4>)
 8006278:	681a      	ldr	r2, [r3, #0]
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	615a      	str	r2, [r3, #20]

		readMagData(I2Cx, magCount);  // Read the x/y/z adc values
 800627e:	495c      	ldr	r1, [pc, #368]	; (80063f0 <readAll+0x2b8>)
 8006280:	6878      	ldr	r0, [r7, #4]
 8006282:	f000 fc05 	bl	8006a90 <readMagData>
		getMres();
 8006286:	f000 fb1f 	bl	80068c8 <getMres>

		// Calculate the magnetometer values in milliGauss
		// Include factory calibration per data sheet and user environmental corrections
		mx = (float)magCount[0]*mRes*magCalibration[0] - magBias[0];  // get actual magnetometer value, this depends on scale being set
 800628a:	4b59      	ldr	r3, [pc, #356]	; (80063f0 <readAll+0x2b8>)
 800628c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006290:	4618      	mov	r0, r3
 8006292:	f7fa fcf3 	bl	8000c7c <__aeabi_i2f>
 8006296:	4602      	mov	r2, r0
 8006298:	4b56      	ldr	r3, [pc, #344]	; (80063f4 <readAll+0x2bc>)
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	4619      	mov	r1, r3
 800629e:	4610      	mov	r0, r2
 80062a0:	f7fa fd40 	bl	8000d24 <__aeabi_fmul>
 80062a4:	4603      	mov	r3, r0
 80062a6:	461a      	mov	r2, r3
 80062a8:	4b53      	ldr	r3, [pc, #332]	; (80063f8 <readAll+0x2c0>)
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	4619      	mov	r1, r3
 80062ae:	4610      	mov	r0, r2
 80062b0:	f7fa fd38 	bl	8000d24 <__aeabi_fmul>
 80062b4:	4603      	mov	r3, r0
 80062b6:	461a      	mov	r2, r3
 80062b8:	4b50      	ldr	r3, [pc, #320]	; (80063fc <readAll+0x2c4>)
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	4619      	mov	r1, r3
 80062be:	4610      	mov	r0, r2
 80062c0:	f7fa fc26 	bl	8000b10 <__aeabi_fsub>
 80062c4:	4603      	mov	r3, r0
 80062c6:	461a      	mov	r2, r3
 80062c8:	4b4d      	ldr	r3, [pc, #308]	; (8006400 <readAll+0x2c8>)
 80062ca:	601a      	str	r2, [r3, #0]
		my = (float)magCount[1]*mRes*magCalibration[1] - magBias[1];
 80062cc:	4b48      	ldr	r3, [pc, #288]	; (80063f0 <readAll+0x2b8>)
 80062ce:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80062d2:	4618      	mov	r0, r3
 80062d4:	f7fa fcd2 	bl	8000c7c <__aeabi_i2f>
 80062d8:	4602      	mov	r2, r0
 80062da:	4b46      	ldr	r3, [pc, #280]	; (80063f4 <readAll+0x2bc>)
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	4619      	mov	r1, r3
 80062e0:	4610      	mov	r0, r2
 80062e2:	f7fa fd1f 	bl	8000d24 <__aeabi_fmul>
 80062e6:	4603      	mov	r3, r0
 80062e8:	461a      	mov	r2, r3
 80062ea:	4b43      	ldr	r3, [pc, #268]	; (80063f8 <readAll+0x2c0>)
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	4619      	mov	r1, r3
 80062f0:	4610      	mov	r0, r2
 80062f2:	f7fa fd17 	bl	8000d24 <__aeabi_fmul>
 80062f6:	4603      	mov	r3, r0
 80062f8:	461a      	mov	r2, r3
 80062fa:	4b40      	ldr	r3, [pc, #256]	; (80063fc <readAll+0x2c4>)
 80062fc:	685b      	ldr	r3, [r3, #4]
 80062fe:	4619      	mov	r1, r3
 8006300:	4610      	mov	r0, r2
 8006302:	f7fa fc05 	bl	8000b10 <__aeabi_fsub>
 8006306:	4603      	mov	r3, r0
 8006308:	461a      	mov	r2, r3
 800630a:	4b3e      	ldr	r3, [pc, #248]	; (8006404 <readAll+0x2cc>)
 800630c:	601a      	str	r2, [r3, #0]
		mz = (float)magCount[2]*mRes*magCalibration[2] - magBias[2];
 800630e:	4b38      	ldr	r3, [pc, #224]	; (80063f0 <readAll+0x2b8>)
 8006310:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8006314:	4618      	mov	r0, r3
 8006316:	f7fa fcb1 	bl	8000c7c <__aeabi_i2f>
 800631a:	4602      	mov	r2, r0
 800631c:	4b35      	ldr	r3, [pc, #212]	; (80063f4 <readAll+0x2bc>)
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	4619      	mov	r1, r3
 8006322:	4610      	mov	r0, r2
 8006324:	f7fa fcfe 	bl	8000d24 <__aeabi_fmul>
 8006328:	4603      	mov	r3, r0
 800632a:	461a      	mov	r2, r3
 800632c:	4b32      	ldr	r3, [pc, #200]	; (80063f8 <readAll+0x2c0>)
 800632e:	689b      	ldr	r3, [r3, #8]
 8006330:	4619      	mov	r1, r3
 8006332:	4610      	mov	r0, r2
 8006334:	f7fa fcf6 	bl	8000d24 <__aeabi_fmul>
 8006338:	4603      	mov	r3, r0
 800633a:	461a      	mov	r2, r3
 800633c:	4b2f      	ldr	r3, [pc, #188]	; (80063fc <readAll+0x2c4>)
 800633e:	689b      	ldr	r3, [r3, #8]
 8006340:	4619      	mov	r1, r3
 8006342:	4610      	mov	r0, r2
 8006344:	f7fa fbe4 	bl	8000b10 <__aeabi_fsub>
 8006348:	4603      	mov	r3, r0
 800634a:	461a      	mov	r2, r3
 800634c:	4b2e      	ldr	r3, [pc, #184]	; (8006408 <readAll+0x2d0>)
 800634e:	601a      	str	r2, [r3, #0]
		mx *= magScale[0];
 8006350:	4b2e      	ldr	r3, [pc, #184]	; (800640c <readAll+0x2d4>)
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	4a2a      	ldr	r2, [pc, #168]	; (8006400 <readAll+0x2c8>)
 8006356:	6812      	ldr	r2, [r2, #0]
 8006358:	4611      	mov	r1, r2
 800635a:	4618      	mov	r0, r3
 800635c:	f7fa fce2 	bl	8000d24 <__aeabi_fmul>
 8006360:	4603      	mov	r3, r0
 8006362:	461a      	mov	r2, r3
 8006364:	4b26      	ldr	r3, [pc, #152]	; (8006400 <readAll+0x2c8>)
 8006366:	601a      	str	r2, [r3, #0]
		my *= magScale[1];
 8006368:	4b28      	ldr	r3, [pc, #160]	; (800640c <readAll+0x2d4>)
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	4a25      	ldr	r2, [pc, #148]	; (8006404 <readAll+0x2cc>)
 800636e:	6812      	ldr	r2, [r2, #0]
 8006370:	4611      	mov	r1, r2
 8006372:	4618      	mov	r0, r3
 8006374:	f7fa fcd6 	bl	8000d24 <__aeabi_fmul>
 8006378:	4603      	mov	r3, r0
 800637a:	461a      	mov	r2, r3
 800637c:	4b21      	ldr	r3, [pc, #132]	; (8006404 <readAll+0x2cc>)
 800637e:	601a      	str	r2, [r3, #0]
		mz *= magScale[2];
 8006380:	4b22      	ldr	r3, [pc, #136]	; (800640c <readAll+0x2d4>)
 8006382:	689b      	ldr	r3, [r3, #8]
 8006384:	4a20      	ldr	r2, [pc, #128]	; (8006408 <readAll+0x2d0>)
 8006386:	6812      	ldr	r2, [r2, #0]
 8006388:	4611      	mov	r1, r2
 800638a:	4618      	mov	r0, r3
 800638c:	f7fa fcca 	bl	8000d24 <__aeabi_fmul>
 8006390:	4603      	mov	r3, r0
 8006392:	461a      	mov	r2, r3
 8006394:	4b1c      	ldr	r3, [pc, #112]	; (8006408 <readAll+0x2d0>)
 8006396:	601a      	str	r2, [r3, #0]

		DataStruct->MagX = mx;
 8006398:	4b19      	ldr	r3, [pc, #100]	; (8006400 <readAll+0x2c8>)
 800639a:	681a      	ldr	r2, [r3, #0]
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	619a      	str	r2, [r3, #24]
		DataStruct->MagY = my;
 80063a0:	4b18      	ldr	r3, [pc, #96]	; (8006404 <readAll+0x2cc>)
 80063a2:	681a      	ldr	r2, [r3, #0]
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	61da      	str	r2, [r3, #28]
		DataStruct->MagZ = mz;
 80063a8:	4b17      	ldr	r3, [pc, #92]	; (8006408 <readAll+0x2d0>)
 80063aa:	681a      	ldr	r2, [r3, #0]
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	621a      	str	r2, [r3, #32]
	}

	//Now = __HAL_TIM_GET_COUNTER(&htim1);
	Now = HAL_GetTick();
 80063b0:	f7fa ff0c 	bl	80011cc <HAL_GetTick>
 80063b4:	4603      	mov	r3, r0
 80063b6:	4a16      	ldr	r2, [pc, #88]	; (8006410 <readAll+0x2d8>)
 80063b8:	6013      	str	r3, [r2, #0]
	deltat = ((Now - lastUpdate)/1000.0f); // set integration time by time elapsed since last filter update
 80063ba:	4b15      	ldr	r3, [pc, #84]	; (8006410 <readAll+0x2d8>)
 80063bc:	681a      	ldr	r2, [r3, #0]
 80063be:	4b15      	ldr	r3, [pc, #84]	; (8006414 <readAll+0x2dc>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	1ad3      	subs	r3, r2, r3
 80063c4:	4618      	mov	r0, r3
 80063c6:	e027      	b.n	8006418 <readAll+0x2e0>
 80063c8:	20000354 	.word	0x20000354
 80063cc:	20000348 	.word	0x20000348
 80063d0:	200003dc 	.word	0x200003dc
 80063d4:	200003e0 	.word	0x200003e0
 80063d8:	200003e4 	.word	0x200003e4
 80063dc:	2000035c 	.word	0x2000035c
 80063e0:	2000034c 	.word	0x2000034c
 80063e4:	200003e8 	.word	0x200003e8
 80063e8:	200003ec 	.word	0x200003ec
 80063ec:	200003f0 	.word	0x200003f0
 80063f0:	20000364 	.word	0x20000364
 80063f4:	20000350 	.word	0x20000350
 80063f8:	2000036c 	.word	0x2000036c
 80063fc:	20000390 	.word	0x20000390
 8006400:	200003f4 	.word	0x200003f4
 8006404:	200003f8 	.word	0x200003f8
 8006408:	200003fc 	.word	0x200003fc
 800640c:	2000039c 	.word	0x2000039c
 8006410:	200003d8 	.word	0x200003d8
 8006414:	200003d4 	.word	0x200003d4
 8006418:	f7fa fc2c 	bl	8000c74 <__aeabi_ui2f>
 800641c:	4603      	mov	r3, r0
 800641e:	499c      	ldr	r1, [pc, #624]	; (8006690 <readAll+0x558>)
 8006420:	4618      	mov	r0, r3
 8006422:	f7fa fd33 	bl	8000e8c <__aeabi_fdiv>
 8006426:	4603      	mov	r3, r0
 8006428:	461a      	mov	r2, r3
 800642a:	4b9a      	ldr	r3, [pc, #616]	; (8006694 <readAll+0x55c>)
 800642c:	601a      	str	r2, [r3, #0]
	lastUpdate = Now;
 800642e:	4b9a      	ldr	r3, [pc, #616]	; (8006698 <readAll+0x560>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	4a9a      	ldr	r2, [pc, #616]	; (800669c <readAll+0x564>)
 8006434:	6013      	str	r3, [r2, #0]
	sum += deltat; // sum for averaging filter update rate
 8006436:	4b9a      	ldr	r3, [pc, #616]	; (80066a0 <readAll+0x568>)
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	4a96      	ldr	r2, [pc, #600]	; (8006694 <readAll+0x55c>)
 800643c:	6812      	ldr	r2, [r2, #0]
 800643e:	4611      	mov	r1, r2
 8006440:	4618      	mov	r0, r3
 8006442:	f7fa fb67 	bl	8000b14 <__addsf3>
 8006446:	4603      	mov	r3, r0
 8006448:	461a      	mov	r2, r3
 800644a:	4b95      	ldr	r3, [pc, #596]	; (80066a0 <readAll+0x568>)
 800644c:	601a      	str	r2, [r3, #0]

	// Calculate quaternions based on Madgwick's filter
	//Since MPU9250's mag. and IMU modules are different and seperate (AK8963 and MPU6050), their...
	//...coordinate systems also different. So, to compensate this, order should be my - mx - mz
	//QuaternionUpdate(-ax, ay, az, gx*PI/180.0f, -gy*PI/180.0f, -gz*PI/180.0f,  my,  -mx, mz);
	QuaternionUpdate(ax, ay, az, gx*PI/180.0f, gy*PI/180.0f, gz*PI/180.0f,  my,  mx, mz);
 800644e:	4b95      	ldr	r3, [pc, #596]	; (80066a4 <readAll+0x56c>)
 8006450:	681c      	ldr	r4, [r3, #0]
 8006452:	4b95      	ldr	r3, [pc, #596]	; (80066a8 <readAll+0x570>)
 8006454:	681d      	ldr	r5, [r3, #0]
 8006456:	4b95      	ldr	r3, [pc, #596]	; (80066ac <readAll+0x574>)
 8006458:	681e      	ldr	r6, [r3, #0]
 800645a:	4b95      	ldr	r3, [pc, #596]	; (80066b0 <readAll+0x578>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	4618      	mov	r0, r3
 8006460:	f7f9 ffda 	bl	8000418 <__aeabi_f2d>
 8006464:	a388      	add	r3, pc, #544	; (adr r3, 8006688 <readAll+0x550>)
 8006466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800646a:	f7fa f82d 	bl	80004c8 <__aeabi_dmul>
 800646e:	4602      	mov	r2, r0
 8006470:	460b      	mov	r3, r1
 8006472:	4610      	mov	r0, r2
 8006474:	4619      	mov	r1, r3
 8006476:	f04f 0200 	mov.w	r2, #0
 800647a:	4b8e      	ldr	r3, [pc, #568]	; (80066b4 <readAll+0x57c>)
 800647c:	f7fa f94e 	bl	800071c <__aeabi_ddiv>
 8006480:	4602      	mov	r2, r0
 8006482:	460b      	mov	r3, r1
 8006484:	4610      	mov	r0, r2
 8006486:	4619      	mov	r1, r3
 8006488:	f7fa faee 	bl	8000a68 <__aeabi_d2f>
 800648c:	4681      	mov	r9, r0
 800648e:	4b8a      	ldr	r3, [pc, #552]	; (80066b8 <readAll+0x580>)
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	4618      	mov	r0, r3
 8006494:	f7f9 ffc0 	bl	8000418 <__aeabi_f2d>
 8006498:	a37b      	add	r3, pc, #492	; (adr r3, 8006688 <readAll+0x550>)
 800649a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800649e:	f7fa f813 	bl	80004c8 <__aeabi_dmul>
 80064a2:	4602      	mov	r2, r0
 80064a4:	460b      	mov	r3, r1
 80064a6:	4610      	mov	r0, r2
 80064a8:	4619      	mov	r1, r3
 80064aa:	f04f 0200 	mov.w	r2, #0
 80064ae:	4b81      	ldr	r3, [pc, #516]	; (80066b4 <readAll+0x57c>)
 80064b0:	f7fa f934 	bl	800071c <__aeabi_ddiv>
 80064b4:	4602      	mov	r2, r0
 80064b6:	460b      	mov	r3, r1
 80064b8:	4610      	mov	r0, r2
 80064ba:	4619      	mov	r1, r3
 80064bc:	f7fa fad4 	bl	8000a68 <__aeabi_d2f>
 80064c0:	4680      	mov	r8, r0
 80064c2:	4b7e      	ldr	r3, [pc, #504]	; (80066bc <readAll+0x584>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	4618      	mov	r0, r3
 80064c8:	f7f9 ffa6 	bl	8000418 <__aeabi_f2d>
 80064cc:	a36e      	add	r3, pc, #440	; (adr r3, 8006688 <readAll+0x550>)
 80064ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064d2:	f7f9 fff9 	bl	80004c8 <__aeabi_dmul>
 80064d6:	4602      	mov	r2, r0
 80064d8:	460b      	mov	r3, r1
 80064da:	4610      	mov	r0, r2
 80064dc:	4619      	mov	r1, r3
 80064de:	f04f 0200 	mov.w	r2, #0
 80064e2:	4b74      	ldr	r3, [pc, #464]	; (80066b4 <readAll+0x57c>)
 80064e4:	f7fa f91a 	bl	800071c <__aeabi_ddiv>
 80064e8:	4602      	mov	r2, r0
 80064ea:	460b      	mov	r3, r1
 80064ec:	4610      	mov	r0, r2
 80064ee:	4619      	mov	r1, r3
 80064f0:	f7fa faba 	bl	8000a68 <__aeabi_d2f>
 80064f4:	4b72      	ldr	r3, [pc, #456]	; (80066c0 <readAll+0x588>)
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	4a72      	ldr	r2, [pc, #456]	; (80066c4 <readAll+0x58c>)
 80064fa:	6812      	ldr	r2, [r2, #0]
 80064fc:	4972      	ldr	r1, [pc, #456]	; (80066c8 <readAll+0x590>)
 80064fe:	6809      	ldr	r1, [r1, #0]
 8006500:	9104      	str	r1, [sp, #16]
 8006502:	9203      	str	r2, [sp, #12]
 8006504:	9302      	str	r3, [sp, #8]
 8006506:	9001      	str	r0, [sp, #4]
 8006508:	f8cd 8000 	str.w	r8, [sp]
 800650c:	464b      	mov	r3, r9
 800650e:	4632      	mov	r2, r6
 8006510:	4629      	mov	r1, r5
 8006512:	4620      	mov	r0, r4
 8006514:	f001 ff24 	bl	8008360 <QuaternionUpdate>

	// Convert quaternions to Euler angles
	a12 =   2.0f * (q[1] * q[2] + q[0] * q[3]);
 8006518:	4b6c      	ldr	r3, [pc, #432]	; (80066cc <readAll+0x594>)
 800651a:	685b      	ldr	r3, [r3, #4]
 800651c:	4a6b      	ldr	r2, [pc, #428]	; (80066cc <readAll+0x594>)
 800651e:	6892      	ldr	r2, [r2, #8]
 8006520:	4611      	mov	r1, r2
 8006522:	4618      	mov	r0, r3
 8006524:	f7fa fbfe 	bl	8000d24 <__aeabi_fmul>
 8006528:	4603      	mov	r3, r0
 800652a:	461c      	mov	r4, r3
 800652c:	4b67      	ldr	r3, [pc, #412]	; (80066cc <readAll+0x594>)
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	4a66      	ldr	r2, [pc, #408]	; (80066cc <readAll+0x594>)
 8006532:	68d2      	ldr	r2, [r2, #12]
 8006534:	4611      	mov	r1, r2
 8006536:	4618      	mov	r0, r3
 8006538:	f7fa fbf4 	bl	8000d24 <__aeabi_fmul>
 800653c:	4603      	mov	r3, r0
 800653e:	4619      	mov	r1, r3
 8006540:	4620      	mov	r0, r4
 8006542:	f7fa fae7 	bl	8000b14 <__addsf3>
 8006546:	4603      	mov	r3, r0
 8006548:	4619      	mov	r1, r3
 800654a:	4618      	mov	r0, r3
 800654c:	f7fa fae2 	bl	8000b14 <__addsf3>
 8006550:	4603      	mov	r3, r0
 8006552:	461a      	mov	r2, r3
 8006554:	4b5e      	ldr	r3, [pc, #376]	; (80066d0 <readAll+0x598>)
 8006556:	601a      	str	r2, [r3, #0]
	a22 =   q[0] * q[0] + q[1] * q[1] - q[2] * q[2] - q[3] * q[3];
 8006558:	4b5c      	ldr	r3, [pc, #368]	; (80066cc <readAll+0x594>)
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	4a5b      	ldr	r2, [pc, #364]	; (80066cc <readAll+0x594>)
 800655e:	6812      	ldr	r2, [r2, #0]
 8006560:	4611      	mov	r1, r2
 8006562:	4618      	mov	r0, r3
 8006564:	f7fa fbde 	bl	8000d24 <__aeabi_fmul>
 8006568:	4603      	mov	r3, r0
 800656a:	461c      	mov	r4, r3
 800656c:	4b57      	ldr	r3, [pc, #348]	; (80066cc <readAll+0x594>)
 800656e:	685b      	ldr	r3, [r3, #4]
 8006570:	4a56      	ldr	r2, [pc, #344]	; (80066cc <readAll+0x594>)
 8006572:	6852      	ldr	r2, [r2, #4]
 8006574:	4611      	mov	r1, r2
 8006576:	4618      	mov	r0, r3
 8006578:	f7fa fbd4 	bl	8000d24 <__aeabi_fmul>
 800657c:	4603      	mov	r3, r0
 800657e:	4619      	mov	r1, r3
 8006580:	4620      	mov	r0, r4
 8006582:	f7fa fac7 	bl	8000b14 <__addsf3>
 8006586:	4603      	mov	r3, r0
 8006588:	461c      	mov	r4, r3
 800658a:	4b50      	ldr	r3, [pc, #320]	; (80066cc <readAll+0x594>)
 800658c:	689b      	ldr	r3, [r3, #8]
 800658e:	4a4f      	ldr	r2, [pc, #316]	; (80066cc <readAll+0x594>)
 8006590:	6892      	ldr	r2, [r2, #8]
 8006592:	4611      	mov	r1, r2
 8006594:	4618      	mov	r0, r3
 8006596:	f7fa fbc5 	bl	8000d24 <__aeabi_fmul>
 800659a:	4603      	mov	r3, r0
 800659c:	4619      	mov	r1, r3
 800659e:	4620      	mov	r0, r4
 80065a0:	f7fa fab6 	bl	8000b10 <__aeabi_fsub>
 80065a4:	4603      	mov	r3, r0
 80065a6:	461c      	mov	r4, r3
 80065a8:	4b48      	ldr	r3, [pc, #288]	; (80066cc <readAll+0x594>)
 80065aa:	68db      	ldr	r3, [r3, #12]
 80065ac:	4a47      	ldr	r2, [pc, #284]	; (80066cc <readAll+0x594>)
 80065ae:	68d2      	ldr	r2, [r2, #12]
 80065b0:	4611      	mov	r1, r2
 80065b2:	4618      	mov	r0, r3
 80065b4:	f7fa fbb6 	bl	8000d24 <__aeabi_fmul>
 80065b8:	4603      	mov	r3, r0
 80065ba:	4619      	mov	r1, r3
 80065bc:	4620      	mov	r0, r4
 80065be:	f7fa faa7 	bl	8000b10 <__aeabi_fsub>
 80065c2:	4603      	mov	r3, r0
 80065c4:	461a      	mov	r2, r3
 80065c6:	4b43      	ldr	r3, [pc, #268]	; (80066d4 <readAll+0x59c>)
 80065c8:	601a      	str	r2, [r3, #0]
	a31 =   2.0f * (q[0] * q[1] + q[2] * q[3]);
 80065ca:	4b40      	ldr	r3, [pc, #256]	; (80066cc <readAll+0x594>)
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	4a3f      	ldr	r2, [pc, #252]	; (80066cc <readAll+0x594>)
 80065d0:	6852      	ldr	r2, [r2, #4]
 80065d2:	4611      	mov	r1, r2
 80065d4:	4618      	mov	r0, r3
 80065d6:	f7fa fba5 	bl	8000d24 <__aeabi_fmul>
 80065da:	4603      	mov	r3, r0
 80065dc:	461c      	mov	r4, r3
 80065de:	4b3b      	ldr	r3, [pc, #236]	; (80066cc <readAll+0x594>)
 80065e0:	689b      	ldr	r3, [r3, #8]
 80065e2:	4a3a      	ldr	r2, [pc, #232]	; (80066cc <readAll+0x594>)
 80065e4:	68d2      	ldr	r2, [r2, #12]
 80065e6:	4611      	mov	r1, r2
 80065e8:	4618      	mov	r0, r3
 80065ea:	f7fa fb9b 	bl	8000d24 <__aeabi_fmul>
 80065ee:	4603      	mov	r3, r0
 80065f0:	4619      	mov	r1, r3
 80065f2:	4620      	mov	r0, r4
 80065f4:	f7fa fa8e 	bl	8000b14 <__addsf3>
 80065f8:	4603      	mov	r3, r0
 80065fa:	4619      	mov	r1, r3
 80065fc:	4618      	mov	r0, r3
 80065fe:	f7fa fa89 	bl	8000b14 <__addsf3>
 8006602:	4603      	mov	r3, r0
 8006604:	461a      	mov	r2, r3
 8006606:	4b34      	ldr	r3, [pc, #208]	; (80066d8 <readAll+0x5a0>)
 8006608:	601a      	str	r2, [r3, #0]
	a32 =   2.0f * (q[1] * q[3] - q[0] * q[2]);
 800660a:	4b30      	ldr	r3, [pc, #192]	; (80066cc <readAll+0x594>)
 800660c:	685b      	ldr	r3, [r3, #4]
 800660e:	4a2f      	ldr	r2, [pc, #188]	; (80066cc <readAll+0x594>)
 8006610:	68d2      	ldr	r2, [r2, #12]
 8006612:	4611      	mov	r1, r2
 8006614:	4618      	mov	r0, r3
 8006616:	f7fa fb85 	bl	8000d24 <__aeabi_fmul>
 800661a:	4603      	mov	r3, r0
 800661c:	461c      	mov	r4, r3
 800661e:	4b2b      	ldr	r3, [pc, #172]	; (80066cc <readAll+0x594>)
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	4a2a      	ldr	r2, [pc, #168]	; (80066cc <readAll+0x594>)
 8006624:	6892      	ldr	r2, [r2, #8]
 8006626:	4611      	mov	r1, r2
 8006628:	4618      	mov	r0, r3
 800662a:	f7fa fb7b 	bl	8000d24 <__aeabi_fmul>
 800662e:	4603      	mov	r3, r0
 8006630:	4619      	mov	r1, r3
 8006632:	4620      	mov	r0, r4
 8006634:	f7fa fa6c 	bl	8000b10 <__aeabi_fsub>
 8006638:	4603      	mov	r3, r0
 800663a:	4619      	mov	r1, r3
 800663c:	4618      	mov	r0, r3
 800663e:	f7fa fa69 	bl	8000b14 <__addsf3>
 8006642:	4603      	mov	r3, r0
 8006644:	461a      	mov	r2, r3
 8006646:	4b25      	ldr	r3, [pc, #148]	; (80066dc <readAll+0x5a4>)
 8006648:	601a      	str	r2, [r3, #0]
	a33 =   q[0] * q[0] - q[1] * q[1] - q[2] * q[2] + q[3] * q[3];
 800664a:	4b20      	ldr	r3, [pc, #128]	; (80066cc <readAll+0x594>)
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4a1f      	ldr	r2, [pc, #124]	; (80066cc <readAll+0x594>)
 8006650:	6812      	ldr	r2, [r2, #0]
 8006652:	4611      	mov	r1, r2
 8006654:	4618      	mov	r0, r3
 8006656:	f7fa fb65 	bl	8000d24 <__aeabi_fmul>
 800665a:	4603      	mov	r3, r0
 800665c:	461c      	mov	r4, r3
 800665e:	4b1b      	ldr	r3, [pc, #108]	; (80066cc <readAll+0x594>)
 8006660:	685b      	ldr	r3, [r3, #4]
 8006662:	4a1a      	ldr	r2, [pc, #104]	; (80066cc <readAll+0x594>)
 8006664:	6852      	ldr	r2, [r2, #4]
 8006666:	4611      	mov	r1, r2
 8006668:	4618      	mov	r0, r3
 800666a:	f7fa fb5b 	bl	8000d24 <__aeabi_fmul>
 800666e:	4603      	mov	r3, r0
 8006670:	4619      	mov	r1, r3
 8006672:	4620      	mov	r0, r4
 8006674:	f7fa fa4c 	bl	8000b10 <__aeabi_fsub>
 8006678:	4603      	mov	r3, r0
 800667a:	461c      	mov	r4, r3
 800667c:	4b13      	ldr	r3, [pc, #76]	; (80066cc <readAll+0x594>)
 800667e:	689b      	ldr	r3, [r3, #8]
 8006680:	4a12      	ldr	r2, [pc, #72]	; (80066cc <readAll+0x594>)
 8006682:	6892      	ldr	r2, [r2, #8]
 8006684:	e02c      	b.n	80066e0 <readAll+0x5a8>
 8006686:	bf00      	nop
 8006688:	35f80991 	.word	0x35f80991
 800668c:	40092492 	.word	0x40092492
 8006690:	447a0000 	.word	0x447a0000
 8006694:	200003cc 	.word	0x200003cc
 8006698:	200003d8 	.word	0x200003d8
 800669c:	200003d4 	.word	0x200003d4
 80066a0:	200003d0 	.word	0x200003d0
 80066a4:	200003dc 	.word	0x200003dc
 80066a8:	200003e0 	.word	0x200003e0
 80066ac:	200003e4 	.word	0x200003e4
 80066b0:	200003e8 	.word	0x200003e8
 80066b4:	40668000 	.word	0x40668000
 80066b8:	200003ec 	.word	0x200003ec
 80066bc:	200003f0 	.word	0x200003f0
 80066c0:	200003f8 	.word	0x200003f8
 80066c4:	200003f4 	.word	0x200003f4
 80066c8:	200003fc 	.word	0x200003fc
 80066cc:	20000010 	.word	0x20000010
 80066d0:	2000040c 	.word	0x2000040c
 80066d4:	20000410 	.word	0x20000410
 80066d8:	20000414 	.word	0x20000414
 80066dc:	20000418 	.word	0x20000418
 80066e0:	4611      	mov	r1, r2
 80066e2:	4618      	mov	r0, r3
 80066e4:	f7fa fb1e 	bl	8000d24 <__aeabi_fmul>
 80066e8:	4603      	mov	r3, r0
 80066ea:	4619      	mov	r1, r3
 80066ec:	4620      	mov	r0, r4
 80066ee:	f7fa fa0f 	bl	8000b10 <__aeabi_fsub>
 80066f2:	4603      	mov	r3, r0
 80066f4:	461c      	mov	r4, r3
 80066f6:	4b62      	ldr	r3, [pc, #392]	; (8006880 <readAll+0x748>)
 80066f8:	68db      	ldr	r3, [r3, #12]
 80066fa:	4a61      	ldr	r2, [pc, #388]	; (8006880 <readAll+0x748>)
 80066fc:	68d2      	ldr	r2, [r2, #12]
 80066fe:	4611      	mov	r1, r2
 8006700:	4618      	mov	r0, r3
 8006702:	f7fa fb0f 	bl	8000d24 <__aeabi_fmul>
 8006706:	4603      	mov	r3, r0
 8006708:	4619      	mov	r1, r3
 800670a:	4620      	mov	r0, r4
 800670c:	f7fa fa02 	bl	8000b14 <__addsf3>
 8006710:	4603      	mov	r3, r0
 8006712:	461a      	mov	r2, r3
 8006714:	4b5b      	ldr	r3, [pc, #364]	; (8006884 <readAll+0x74c>)
 8006716:	601a      	str	r2, [r3, #0]

	pitch = -asinf(a32);
 8006718:	4b5b      	ldr	r3, [pc, #364]	; (8006888 <readAll+0x750>)
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	4618      	mov	r0, r3
 800671e:	f004 fb27 	bl	800ad70 <asinf>
 8006722:	4603      	mov	r3, r0
 8006724:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8006728:	4a58      	ldr	r2, [pc, #352]	; (800688c <readAll+0x754>)
 800672a:	6013      	str	r3, [r2, #0]
	roll  = atan2f(a31, a33);
 800672c:	4b58      	ldr	r3, [pc, #352]	; (8006890 <readAll+0x758>)
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	4a54      	ldr	r2, [pc, #336]	; (8006884 <readAll+0x74c>)
 8006732:	6812      	ldr	r2, [r2, #0]
 8006734:	4611      	mov	r1, r2
 8006736:	4618      	mov	r0, r3
 8006738:	f004 fb3a 	bl	800adb0 <atan2f>
 800673c:	4603      	mov	r3, r0
 800673e:	4a55      	ldr	r2, [pc, #340]	; (8006894 <readAll+0x75c>)
 8006740:	6013      	str	r3, [r2, #0]
	yaw   = atan2f(a12, a22);
 8006742:	4b55      	ldr	r3, [pc, #340]	; (8006898 <readAll+0x760>)
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	4a55      	ldr	r2, [pc, #340]	; (800689c <readAll+0x764>)
 8006748:	6812      	ldr	r2, [r2, #0]
 800674a:	4611      	mov	r1, r2
 800674c:	4618      	mov	r0, r3
 800674e:	f004 fb2f 	bl	800adb0 <atan2f>
 8006752:	4603      	mov	r3, r0
 8006754:	4a52      	ldr	r2, [pc, #328]	; (80068a0 <readAll+0x768>)
 8006756:	6013      	str	r3, [r2, #0]
	pitch *= 180.0f / PI;
 8006758:	4b4c      	ldr	r3, [pc, #304]	; (800688c <readAll+0x754>)
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	4618      	mov	r0, r3
 800675e:	f7f9 fe5b 	bl	8000418 <__aeabi_f2d>
 8006762:	a345      	add	r3, pc, #276	; (adr r3, 8006878 <readAll+0x740>)
 8006764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006768:	f7f9 feae 	bl	80004c8 <__aeabi_dmul>
 800676c:	4602      	mov	r2, r0
 800676e:	460b      	mov	r3, r1
 8006770:	4610      	mov	r0, r2
 8006772:	4619      	mov	r1, r3
 8006774:	f7fa f978 	bl	8000a68 <__aeabi_d2f>
 8006778:	4603      	mov	r3, r0
 800677a:	4a44      	ldr	r2, [pc, #272]	; (800688c <readAll+0x754>)
 800677c:	6013      	str	r3, [r2, #0]
	yaw   *= 180.0f / PI;
 800677e:	4b48      	ldr	r3, [pc, #288]	; (80068a0 <readAll+0x768>)
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	4618      	mov	r0, r3
 8006784:	f7f9 fe48 	bl	8000418 <__aeabi_f2d>
 8006788:	a33b      	add	r3, pc, #236	; (adr r3, 8006878 <readAll+0x740>)
 800678a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800678e:	f7f9 fe9b 	bl	80004c8 <__aeabi_dmul>
 8006792:	4602      	mov	r2, r0
 8006794:	460b      	mov	r3, r1
 8006796:	4610      	mov	r0, r2
 8006798:	4619      	mov	r1, r3
 800679a:	f7fa f965 	bl	8000a68 <__aeabi_d2f>
 800679e:	4603      	mov	r3, r0
 80067a0:	4a3f      	ldr	r2, [pc, #252]	; (80068a0 <readAll+0x768>)
 80067a2:	6013      	str	r3, [r2, #0]
	yaw   += 5.53f; // Declination
 80067a4:	4b3e      	ldr	r3, [pc, #248]	; (80068a0 <readAll+0x768>)
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	493e      	ldr	r1, [pc, #248]	; (80068a4 <readAll+0x76c>)
 80067aa:	4618      	mov	r0, r3
 80067ac:	f7fa f9b2 	bl	8000b14 <__addsf3>
 80067b0:	4603      	mov	r3, r0
 80067b2:	461a      	mov	r2, r3
 80067b4:	4b3a      	ldr	r3, [pc, #232]	; (80068a0 <readAll+0x768>)
 80067b6:	601a      	str	r2, [r3, #0]

	if(yaw < 0) yaw   += 360.0f; // Ensure yaw stays between 0 and 360
 80067b8:	4b39      	ldr	r3, [pc, #228]	; (80068a0 <readAll+0x768>)
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f04f 0100 	mov.w	r1, #0
 80067c0:	4618      	mov	r0, r3
 80067c2:	f7fa fc4d 	bl	8001060 <__aeabi_fcmplt>
 80067c6:	4603      	mov	r3, r0
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d009      	beq.n	80067e0 <readAll+0x6a8>
 80067cc:	4b34      	ldr	r3, [pc, #208]	; (80068a0 <readAll+0x768>)
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4935      	ldr	r1, [pc, #212]	; (80068a8 <readAll+0x770>)
 80067d2:	4618      	mov	r0, r3
 80067d4:	f7fa f99e 	bl	8000b14 <__addsf3>
 80067d8:	4603      	mov	r3, r0
 80067da:	461a      	mov	r2, r3
 80067dc:	4b30      	ldr	r3, [pc, #192]	; (80068a0 <readAll+0x768>)
 80067de:	601a      	str	r2, [r3, #0]
	roll  *= 180.0f / PI;
 80067e0:	4b2c      	ldr	r3, [pc, #176]	; (8006894 <readAll+0x75c>)
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4618      	mov	r0, r3
 80067e6:	f7f9 fe17 	bl	8000418 <__aeabi_f2d>
 80067ea:	a323      	add	r3, pc, #140	; (adr r3, 8006878 <readAll+0x740>)
 80067ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067f0:	f7f9 fe6a 	bl	80004c8 <__aeabi_dmul>
 80067f4:	4602      	mov	r2, r0
 80067f6:	460b      	mov	r3, r1
 80067f8:	4610      	mov	r0, r2
 80067fa:	4619      	mov	r1, r3
 80067fc:	f7fa f934 	bl	8000a68 <__aeabi_d2f>
 8006800:	4603      	mov	r3, r0
 8006802:	4a24      	ldr	r2, [pc, #144]	; (8006894 <readAll+0x75c>)
 8006804:	6013      	str	r3, [r2, #0]
	lin_ax = ax + a31;
 8006806:	4b29      	ldr	r3, [pc, #164]	; (80068ac <readAll+0x774>)
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	4a21      	ldr	r2, [pc, #132]	; (8006890 <readAll+0x758>)
 800680c:	6812      	ldr	r2, [r2, #0]
 800680e:	4611      	mov	r1, r2
 8006810:	4618      	mov	r0, r3
 8006812:	f7fa f97f 	bl	8000b14 <__addsf3>
 8006816:	4603      	mov	r3, r0
 8006818:	461a      	mov	r2, r3
 800681a:	4b25      	ldr	r3, [pc, #148]	; (80068b0 <readAll+0x778>)
 800681c:	601a      	str	r2, [r3, #0]
	lin_ay = ay + a32;
 800681e:	4b25      	ldr	r3, [pc, #148]	; (80068b4 <readAll+0x77c>)
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	4a19      	ldr	r2, [pc, #100]	; (8006888 <readAll+0x750>)
 8006824:	6812      	ldr	r2, [r2, #0]
 8006826:	4611      	mov	r1, r2
 8006828:	4618      	mov	r0, r3
 800682a:	f7fa f973 	bl	8000b14 <__addsf3>
 800682e:	4603      	mov	r3, r0
 8006830:	461a      	mov	r2, r3
 8006832:	4b21      	ldr	r3, [pc, #132]	; (80068b8 <readAll+0x780>)
 8006834:	601a      	str	r2, [r3, #0]
	lin_az = az - a33;
 8006836:	4b21      	ldr	r3, [pc, #132]	; (80068bc <readAll+0x784>)
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	4a12      	ldr	r2, [pc, #72]	; (8006884 <readAll+0x74c>)
 800683c:	6812      	ldr	r2, [r2, #0]
 800683e:	4611      	mov	r1, r2
 8006840:	4618      	mov	r0, r3
 8006842:	f7fa f965 	bl	8000b10 <__aeabi_fsub>
 8006846:	4603      	mov	r3, r0
 8006848:	461a      	mov	r2, r3
 800684a:	4b1d      	ldr	r3, [pc, #116]	; (80068c0 <readAll+0x788>)
 800684c:	601a      	str	r2, [r3, #0]


	DataStruct->yaw = yaw;
 800684e:	4b14      	ldr	r3, [pc, #80]	; (80068a0 <readAll+0x768>)
 8006850:	681a      	ldr	r2, [r3, #0]
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	62da      	str	r2, [r3, #44]	; 0x2c
	DataStruct->pitch = pitch;
 8006856:	4b0d      	ldr	r3, [pc, #52]	; (800688c <readAll+0x754>)
 8006858:	681a      	ldr	r2, [r3, #0]
 800685a:	683b      	ldr	r3, [r7, #0]
 800685c:	625a      	str	r2, [r3, #36]	; 0x24
	DataStruct->roll = roll;
 800685e:	4b0d      	ldr	r3, [pc, #52]	; (8006894 <readAll+0x75c>)
 8006860:	681a      	ldr	r2, [r3, #0]
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	629a      	str	r2, [r3, #40]	; 0x28
#if DEBUG_MPU
//	printf("Roll: %f		Pitch: %f		Yaz: %f\n",roll,pitch,yaw);
#endif
	sum = 0;
 8006866:	4b17      	ldr	r3, [pc, #92]	; (80068c4 <readAll+0x78c>)
 8006868:	f04f 0200 	mov.w	r2, #0
 800686c:	601a      	str	r2, [r3, #0]
	}
 800686e:	bf00      	nop
 8006870:	3714      	adds	r7, #20
 8006872:	46bd      	mov	sp, r7
 8006874:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006878:	d0051a32 	.word	0xd0051a32
 800687c:	404ca2e8 	.word	0x404ca2e8
 8006880:	20000010 	.word	0x20000010
 8006884:	2000041c 	.word	0x2000041c
 8006888:	20000418 	.word	0x20000418
 800688c:	200003c0 	.word	0x200003c0
 8006890:	20000414 	.word	0x20000414
 8006894:	200003c8 	.word	0x200003c8
 8006898:	2000040c 	.word	0x2000040c
 800689c:	20000410 	.word	0x20000410
 80068a0:	200003c4 	.word	0x200003c4
 80068a4:	40b0f5c3 	.word	0x40b0f5c3
 80068a8:	43b40000 	.word	0x43b40000
 80068ac:	200003dc 	.word	0x200003dc
 80068b0:	20000400 	.word	0x20000400
 80068b4:	200003e0 	.word	0x200003e0
 80068b8:	20000404 	.word	0x20000404
 80068bc:	200003e4 	.word	0x200003e4
 80068c0:	20000408 	.word	0x20000408
 80068c4:	200003d0 	.word	0x200003d0

080068c8 <getMres>:

//==========================================================================================================
//====== FUNCTIONS TO READ AND WRITE DATA FROM REGISTERS AND ALSO INITS KALMAN AND QUATERNION FILTERS ======
//==========================================================================================================

void getMres() {
 80068c8:	b480      	push	{r7}
 80068ca:	af00      	add	r7, sp, #0
  switch (Mscale)
 80068cc:	4b09      	ldr	r3, [pc, #36]	; (80068f4 <getMres+0x2c>)
 80068ce:	781b      	ldrb	r3, [r3, #0]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d002      	beq.n	80068da <getMres+0x12>
 80068d4:	2b01      	cmp	r3, #1
 80068d6:	d004      	beq.n	80068e2 <getMres+0x1a>
          break;
    case MFS_16BITS:
          mRes = 10.*4912./32760.0; // Proper scale to return milliGauss
          break;
  }
}
 80068d8:	e007      	b.n	80068ea <getMres+0x22>
          mRes = 10.*4912./8190.; // Proper scale to return milliGauss
 80068da:	4b07      	ldr	r3, [pc, #28]	; (80068f8 <getMres+0x30>)
 80068dc:	4a07      	ldr	r2, [pc, #28]	; (80068fc <getMres+0x34>)
 80068de:	601a      	str	r2, [r3, #0]
          break;
 80068e0:	e003      	b.n	80068ea <getMres+0x22>
          mRes = 10.*4912./32760.0; // Proper scale to return milliGauss
 80068e2:	4b05      	ldr	r3, [pc, #20]	; (80068f8 <getMres+0x30>)
 80068e4:	4a06      	ldr	r2, [pc, #24]	; (8006900 <getMres+0x38>)
 80068e6:	601a      	str	r2, [r3, #0]
          break;
 80068e8:	bf00      	nop
}
 80068ea:	bf00      	nop
 80068ec:	46bd      	mov	sp, r7
 80068ee:	bc80      	pop	{r7}
 80068f0:	4770      	bx	lr
 80068f2:	bf00      	nop
 80068f4:	20000007 	.word	0x20000007
 80068f8:	20000350 	.word	0x20000350
 80068fc:	40bfebff 	.word	0x40bfebff
 8006900:	3fbfebff 	.word	0x3fbfebff

08006904 <getGres>:

void getGres() {
 8006904:	b480      	push	{r7}
 8006906:	af00      	add	r7, sp, #0
  switch (Gscale)
 8006908:	4b11      	ldr	r3, [pc, #68]	; (8006950 <getGres+0x4c>)
 800690a:	781b      	ldrb	r3, [r3, #0]
 800690c:	2b03      	cmp	r3, #3
 800690e:	d81b      	bhi.n	8006948 <getGres+0x44>
 8006910:	a201      	add	r2, pc, #4	; (adr r2, 8006918 <getGres+0x14>)
 8006912:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006916:	bf00      	nop
 8006918:	08006929 	.word	0x08006929
 800691c:	08006931 	.word	0x08006931
 8006920:	08006939 	.word	0x08006939
 8006924:	08006941 	.word	0x08006941
  {
  // Possible gyro scales (and their register bit settings) are:
  // 250 DPS (00), 500 DPS (01), 1000 DPS (10), and 2000 DPS  (11).
        // Here's a bit of an algorith to calculate DPS/(ADC tick) based on that 2-bit value:
    case GFS_250DPS:
          gRes = 250.0/32768.0;
 8006928:	4b0a      	ldr	r3, [pc, #40]	; (8006954 <getGres+0x50>)
 800692a:	4a0b      	ldr	r2, [pc, #44]	; (8006958 <getGres+0x54>)
 800692c:	601a      	str	r2, [r3, #0]
          break;
 800692e:	e00b      	b.n	8006948 <getGres+0x44>
    case GFS_500DPS:
          gRes = 500.0/32768.0;
 8006930:	4b08      	ldr	r3, [pc, #32]	; (8006954 <getGres+0x50>)
 8006932:	4a0a      	ldr	r2, [pc, #40]	; (800695c <getGres+0x58>)
 8006934:	601a      	str	r2, [r3, #0]
          break;
 8006936:	e007      	b.n	8006948 <getGres+0x44>
    case GFS_1000DPS:
          gRes = 1000.0/32768.0;
 8006938:	4b06      	ldr	r3, [pc, #24]	; (8006954 <getGres+0x50>)
 800693a:	4a09      	ldr	r2, [pc, #36]	; (8006960 <getGres+0x5c>)
 800693c:	601a      	str	r2, [r3, #0]
          break;
 800693e:	e003      	b.n	8006948 <getGres+0x44>
    case GFS_2000DPS:
          gRes = 2000.0/32768.0;
 8006940:	4b04      	ldr	r3, [pc, #16]	; (8006954 <getGres+0x50>)
 8006942:	4a08      	ldr	r2, [pc, #32]	; (8006964 <getGres+0x60>)
 8006944:	601a      	str	r2, [r3, #0]
          break;
 8006946:	bf00      	nop
  }
}
 8006948:	bf00      	nop
 800694a:	46bd      	mov	sp, r7
 800694c:	bc80      	pop	{r7}
 800694e:	4770      	bx	lr
 8006950:	20000005 	.word	0x20000005
 8006954:	2000034c 	.word	0x2000034c
 8006958:	3bfa0000 	.word	0x3bfa0000
 800695c:	3c7a0000 	.word	0x3c7a0000
 8006960:	3cfa0000 	.word	0x3cfa0000
 8006964:	3d7a0000 	.word	0x3d7a0000

08006968 <getAres>:

void getAres() {
 8006968:	b480      	push	{r7}
 800696a:	af00      	add	r7, sp, #0
  switch (Ascale)
 800696c:	4b13      	ldr	r3, [pc, #76]	; (80069bc <getAres+0x54>)
 800696e:	781b      	ldrb	r3, [r3, #0]
 8006970:	2b03      	cmp	r3, #3
 8006972:	d81f      	bhi.n	80069b4 <getAres+0x4c>
 8006974:	a201      	add	r2, pc, #4	; (adr r2, 800697c <getAres+0x14>)
 8006976:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800697a:	bf00      	nop
 800697c:	0800698d 	.word	0x0800698d
 8006980:	08006997 	.word	0x08006997
 8006984:	080069a1 	.word	0x080069a1
 8006988:	080069ab 	.word	0x080069ab
  {
  // Possible accelerometer scales (and their register bit settings) are:
  // 2 Gs (00), 4 Gs (01), 8 Gs (10), and 16 Gs  (11).
        // Here's a bit of an algorith to calculate DPS/(ADC tick) based on that 2-bit value:
    case AFS_2G:
          aRes = 2.0/32768.0;
 800698c:	4b0c      	ldr	r3, [pc, #48]	; (80069c0 <getAres+0x58>)
 800698e:	f04f 5262 	mov.w	r2, #947912704	; 0x38800000
 8006992:	601a      	str	r2, [r3, #0]
          break;
 8006994:	e00e      	b.n	80069b4 <getAres+0x4c>
    case AFS_4G:
          aRes = 4.0/32768.0;
 8006996:	4b0a      	ldr	r3, [pc, #40]	; (80069c0 <getAres+0x58>)
 8006998:	f04f 5264 	mov.w	r2, #956301312	; 0x39000000
 800699c:	601a      	str	r2, [r3, #0]
          break;
 800699e:	e009      	b.n	80069b4 <getAres+0x4c>
    case AFS_8G:
          aRes = 8.0/32768.0;
 80069a0:	4b07      	ldr	r3, [pc, #28]	; (80069c0 <getAres+0x58>)
 80069a2:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 80069a6:	601a      	str	r2, [r3, #0]
          break;
 80069a8:	e004      	b.n	80069b4 <getAres+0x4c>
    case AFS_16G:
          aRes = 16.0/32768.0;
 80069aa:	4b05      	ldr	r3, [pc, #20]	; (80069c0 <getAres+0x58>)
 80069ac:	f04f 5268 	mov.w	r2, #973078528	; 0x3a000000
 80069b0:	601a      	str	r2, [r3, #0]
          break;
 80069b2:	bf00      	nop
  }
}
 80069b4:	bf00      	nop
 80069b6:	46bd      	mov	sp, r7
 80069b8:	bc80      	pop	{r7}
 80069ba:	4770      	bx	lr
 80069bc:	20000006 	.word	0x20000006
 80069c0:	20000348 	.word	0x20000348

080069c4 <readAccelData>:

//read raw Accelerometer values from registers
void readAccelData(I2C_HandleTypeDef *I2Cx, int16_t * destination){
 80069c4:	b580      	push	{r7, lr}
 80069c6:	b088      	sub	sp, #32
 80069c8:	af04      	add	r7, sp, #16
 80069ca:	6078      	str	r0, [r7, #4]
 80069cc:	6039      	str	r1, [r7, #0]
  uint8_t rawAccelData[6];  // x/y/z accel register data stored here
  HAL_I2C_Mem_Read(I2Cx, MPU9250_ADDRESS, ACCEL_XOUT_H, 1, &rawAccelData[0], 6, i2c_timeout); // Read the six raw data registers into data array
 80069ce:	2364      	movs	r3, #100	; 0x64
 80069d0:	9302      	str	r3, [sp, #8]
 80069d2:	2306      	movs	r3, #6
 80069d4:	9301      	str	r3, [sp, #4]
 80069d6:	f107 0308 	add.w	r3, r7, #8
 80069da:	9300      	str	r3, [sp, #0]
 80069dc:	2301      	movs	r3, #1
 80069de:	223b      	movs	r2, #59	; 0x3b
 80069e0:	21d0      	movs	r1, #208	; 0xd0
 80069e2:	6878      	ldr	r0, [r7, #4]
 80069e4:	f7fb fbc0 	bl	8002168 <HAL_I2C_Mem_Read>
  destination[0] = ((int16_t)rawAccelData[0] << 8) | rawAccelData[1];  // Turn the MSB and LSB into a signed 16-bit value
 80069e8:	7a3b      	ldrb	r3, [r7, #8]
 80069ea:	021b      	lsls	r3, r3, #8
 80069ec:	b21a      	sxth	r2, r3
 80069ee:	7a7b      	ldrb	r3, [r7, #9]
 80069f0:	b21b      	sxth	r3, r3
 80069f2:	4313      	orrs	r3, r2
 80069f4:	b21a      	sxth	r2, r3
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	801a      	strh	r2, [r3, #0]
  destination[1] = ((int16_t)rawAccelData[2] << 8) | rawAccelData[3];
 80069fa:	7abb      	ldrb	r3, [r7, #10]
 80069fc:	021b      	lsls	r3, r3, #8
 80069fe:	b219      	sxth	r1, r3
 8006a00:	7afb      	ldrb	r3, [r7, #11]
 8006a02:	b21a      	sxth	r2, r3
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	3302      	adds	r3, #2
 8006a08:	430a      	orrs	r2, r1
 8006a0a:	b212      	sxth	r2, r2
 8006a0c:	801a      	strh	r2, [r3, #0]
  destination[2] = ((int16_t)rawAccelData[4] << 8) | rawAccelData[5];
 8006a0e:	7b3b      	ldrb	r3, [r7, #12]
 8006a10:	021b      	lsls	r3, r3, #8
 8006a12:	b219      	sxth	r1, r3
 8006a14:	7b7b      	ldrb	r3, [r7, #13]
 8006a16:	b21a      	sxth	r2, r3
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	3304      	adds	r3, #4
 8006a1c:	430a      	orrs	r2, r1
 8006a1e:	b212      	sxth	r2, r2
 8006a20:	801a      	strh	r2, [r3, #0]
	printf("Acc X: %d\r\n", destination[0]);
	printf("Acc Y: %d\r\n", destination[1]);
	printf("Acc Z: %d\r\n", destination[2]);
	printf("-------------------------\r\n");
  }
}
 8006a22:	bf00      	nop
 8006a24:	3710      	adds	r7, #16
 8006a26:	46bd      	mov	sp, r7
 8006a28:	bd80      	pop	{r7, pc}

08006a2a <readGyroData>:

//read raw Gyro values from registers
void readGyroData(I2C_HandleTypeDef *I2Cx, int16_t * destination){
 8006a2a:	b580      	push	{r7, lr}
 8006a2c:	b088      	sub	sp, #32
 8006a2e:	af04      	add	r7, sp, #16
 8006a30:	6078      	str	r0, [r7, #4]
 8006a32:	6039      	str	r1, [r7, #0]
  uint8_t rawGyroData[6];  // x/y/z gyro register data stored here
  HAL_I2C_Mem_Read(I2Cx, MPU9250_ADDRESS, GYRO_XOUT_H, 1, &rawGyroData[0], 6, i2c_timeout);  // Read the six raw data registers sequentially into data array
 8006a34:	2364      	movs	r3, #100	; 0x64
 8006a36:	9302      	str	r3, [sp, #8]
 8006a38:	2306      	movs	r3, #6
 8006a3a:	9301      	str	r3, [sp, #4]
 8006a3c:	f107 0308 	add.w	r3, r7, #8
 8006a40:	9300      	str	r3, [sp, #0]
 8006a42:	2301      	movs	r3, #1
 8006a44:	2243      	movs	r2, #67	; 0x43
 8006a46:	21d0      	movs	r1, #208	; 0xd0
 8006a48:	6878      	ldr	r0, [r7, #4]
 8006a4a:	f7fb fb8d 	bl	8002168 <HAL_I2C_Mem_Read>
  destination[0] = ((int16_t)rawGyroData[0] << 8) | rawGyroData[1];  // Turn the MSB and LSB into a signed 16-bit value
 8006a4e:	7a3b      	ldrb	r3, [r7, #8]
 8006a50:	021b      	lsls	r3, r3, #8
 8006a52:	b21a      	sxth	r2, r3
 8006a54:	7a7b      	ldrb	r3, [r7, #9]
 8006a56:	b21b      	sxth	r3, r3
 8006a58:	4313      	orrs	r3, r2
 8006a5a:	b21a      	sxth	r2, r3
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	801a      	strh	r2, [r3, #0]
  destination[1] = ((int16_t)rawGyroData[2] << 8) | rawGyroData[3];
 8006a60:	7abb      	ldrb	r3, [r7, #10]
 8006a62:	021b      	lsls	r3, r3, #8
 8006a64:	b219      	sxth	r1, r3
 8006a66:	7afb      	ldrb	r3, [r7, #11]
 8006a68:	b21a      	sxth	r2, r3
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	3302      	adds	r3, #2
 8006a6e:	430a      	orrs	r2, r1
 8006a70:	b212      	sxth	r2, r2
 8006a72:	801a      	strh	r2, [r3, #0]
  destination[2] = ((int16_t)rawGyroData[4] << 8) | rawGyroData[5];
 8006a74:	7b3b      	ldrb	r3, [r7, #12]
 8006a76:	021b      	lsls	r3, r3, #8
 8006a78:	b219      	sxth	r1, r3
 8006a7a:	7b7b      	ldrb	r3, [r7, #13]
 8006a7c:	b21a      	sxth	r2, r3
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	3304      	adds	r3, #4
 8006a82:	430a      	orrs	r2, r1
 8006a84:	b212      	sxth	r2, r2
 8006a86:	801a      	strh	r2, [r3, #0]
	printf("Gyro X: %d\r\n", destination[0]);
	printf("Gyro Y: %d\r\n", destination[1]);
	printf("Gyro Z: %d\r\n", destination[2]);
	printf("---------------------------\r\n");
  }
}
 8006a88:	bf00      	nop
 8006a8a:	3710      	adds	r7, #16
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	bd80      	pop	{r7, pc}

08006a90 <readMagData>:

void readMagData(I2C_HandleTypeDef *I2Cx, int16_t * destination){
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b08a      	sub	sp, #40	; 0x28
 8006a94:	af04      	add	r7, sp, #16
 8006a96:	6078      	str	r0, [r7, #4]
 8006a98:	6039      	str	r1, [r7, #0]

	uint8_t readData;

	HAL_I2C_Mem_Read(I2Cx, AK8963_ADDRESS, AK8963_ST1, 1, &readData, 1, i2c_timeout);
 8006a9a:	2364      	movs	r3, #100	; 0x64
 8006a9c:	9302      	str	r3, [sp, #8]
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	9301      	str	r3, [sp, #4]
 8006aa2:	f107 0316 	add.w	r3, r7, #22
 8006aa6:	9300      	str	r3, [sp, #0]
 8006aa8:	2301      	movs	r3, #1
 8006aaa:	2202      	movs	r2, #2
 8006aac:	2118      	movs	r1, #24
 8006aae:	6878      	ldr	r0, [r7, #4]
 8006ab0:	f7fb fb5a 	bl	8002168 <HAL_I2C_Mem_Read>
	if( (readData & 0x01) == 0x01 ){
 8006ab4:	7dbb      	ldrb	r3, [r7, #22]
 8006ab6:	f003 0301 	and.w	r3, r3, #1
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d030      	beq.n	8006b20 <readMagData+0x90>
		uint8_t rawMagData[7];  // x/y/z gyro register data, ST2 register stored here, must read ST2 at end of data acquisition
		HAL_I2C_Mem_Read(I2Cx, AK8963_ADDRESS, AK8963_XOUT_L, 1, &rawMagData[0], 7, i2c_timeout);  // Read the six raw data and ST2 registers sequentially into data array
 8006abe:	2364      	movs	r3, #100	; 0x64
 8006ac0:	9302      	str	r3, [sp, #8]
 8006ac2:	2307      	movs	r3, #7
 8006ac4:	9301      	str	r3, [sp, #4]
 8006ac6:	f107 030c 	add.w	r3, r7, #12
 8006aca:	9300      	str	r3, [sp, #0]
 8006acc:	2301      	movs	r3, #1
 8006ace:	2203      	movs	r2, #3
 8006ad0:	2118      	movs	r1, #24
 8006ad2:	6878      	ldr	r0, [r7, #4]
 8006ad4:	f7fb fb48 	bl	8002168 <HAL_I2C_Mem_Read>
		uint8_t c = rawMagData[6];
 8006ad8:	7cbb      	ldrb	r3, [r7, #18]
 8006ada:	75fb      	strb	r3, [r7, #23]
		if(!(c & 0x08)) {
 8006adc:	7dfb      	ldrb	r3, [r7, #23]
 8006ade:	f003 0308 	and.w	r3, r3, #8
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d11c      	bne.n	8006b20 <readMagData+0x90>
			destination[0] = ((int16_t)rawMagData[1] << 8) | rawMagData[0] ;  // Turn the MSB and LSB into a signed 16-bit value
 8006ae6:	7b7b      	ldrb	r3, [r7, #13]
 8006ae8:	021b      	lsls	r3, r3, #8
 8006aea:	b21a      	sxth	r2, r3
 8006aec:	7b3b      	ldrb	r3, [r7, #12]
 8006aee:	b21b      	sxth	r3, r3
 8006af0:	4313      	orrs	r3, r2
 8006af2:	b21a      	sxth	r2, r3
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	801a      	strh	r2, [r3, #0]
			destination[1] = ((int16_t)rawMagData[3] << 8) | rawMagData[2] ;  // Data stored as little Endian
 8006af8:	7bfb      	ldrb	r3, [r7, #15]
 8006afa:	021b      	lsls	r3, r3, #8
 8006afc:	b219      	sxth	r1, r3
 8006afe:	7bbb      	ldrb	r3, [r7, #14]
 8006b00:	b21a      	sxth	r2, r3
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	3302      	adds	r3, #2
 8006b06:	430a      	orrs	r2, r1
 8006b08:	b212      	sxth	r2, r2
 8006b0a:	801a      	strh	r2, [r3, #0]
			destination[2] = ((int16_t)rawMagData[5] << 8) | rawMagData[4] ;
 8006b0c:	7c7b      	ldrb	r3, [r7, #17]
 8006b0e:	021b      	lsls	r3, r3, #8
 8006b10:	b219      	sxth	r1, r3
 8006b12:	7c3b      	ldrb	r3, [r7, #16]
 8006b14:	b21a      	sxth	r2, r3
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	3304      	adds	r3, #4
 8006b1a:	430a      	orrs	r2, r1
 8006b1c:	b212      	sxth	r2, r2
 8006b1e:	801a      	strh	r2, [r3, #0]
				printf("Mag Z: %d\r\n", destination[2]);
				printf("-------------------------\r\n");
			}
		}
	}
}
 8006b20:	bf00      	nop
 8006b22:	3718      	adds	r7, #24
 8006b24:	46bd      	mov	sp, r7
 8006b26:	bd80      	pop	{r7, pc}

08006b28 <initAK8963>:

void initAK8963(I2C_HandleTypeDef *I2Cx, float * destination){
 8006b28:	b590      	push	{r4, r7, lr}
 8006b2a:	b089      	sub	sp, #36	; 0x24
 8006b2c:	af04      	add	r7, sp, #16
 8006b2e:	6078      	str	r0, [r7, #4]
 8006b30:	6039      	str	r1, [r7, #0]
  //First extract the factory calibration for each magnetometer axis
  // x/y/z gyro calibration data stored here
  uint8_t rawMagCalData[3];

  //Power down magnetometer
  writeData = 0x00;
 8006b32:	2300      	movs	r3, #0
 8006b34:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Mem_Write(I2Cx, AK8963_ADDRESS, AK8963_CNTL, 1, &writeData, 1, i2c_timeout);
 8006b36:	2364      	movs	r3, #100	; 0x64
 8006b38:	9302      	str	r3, [sp, #8]
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	9301      	str	r3, [sp, #4]
 8006b3e:	f107 030f 	add.w	r3, r7, #15
 8006b42:	9300      	str	r3, [sp, #0]
 8006b44:	2301      	movs	r3, #1
 8006b46:	220a      	movs	r2, #10
 8006b48:	2118      	movs	r1, #24
 8006b4a:	6878      	ldr	r0, [r7, #4]
 8006b4c:	f7fb fa12 	bl	8001f74 <HAL_I2C_Mem_Write>
  HAL_Delay(100);
 8006b50:	2064      	movs	r0, #100	; 0x64
 8006b52:	f7fa fb45 	bl	80011e0 <HAL_Delay>

  writeData = 0x0F;
 8006b56:	230f      	movs	r3, #15
 8006b58:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Mem_Write(I2Cx, AK8963_ADDRESS, AK8963_CNTL, 1, &writeData, 1, i2c_timeout);// Enter Fuse ROM access mode
 8006b5a:	2364      	movs	r3, #100	; 0x64
 8006b5c:	9302      	str	r3, [sp, #8]
 8006b5e:	2301      	movs	r3, #1
 8006b60:	9301      	str	r3, [sp, #4]
 8006b62:	f107 030f 	add.w	r3, r7, #15
 8006b66:	9300      	str	r3, [sp, #0]
 8006b68:	2301      	movs	r3, #1
 8006b6a:	220a      	movs	r2, #10
 8006b6c:	2118      	movs	r1, #24
 8006b6e:	6878      	ldr	r0, [r7, #4]
 8006b70:	f7fb fa00 	bl	8001f74 <HAL_I2C_Mem_Write>
  HAL_Delay(100);
 8006b74:	2064      	movs	r0, #100	; 0x64
 8006b76:	f7fa fb33 	bl	80011e0 <HAL_Delay>


  HAL_I2C_Mem_Read(I2Cx, AK8963_ADDRESS, AK8963_ASAX, 1, &rawMagCalData[0], 3, i2c_timeout);// Read the x-, y-, and z-axis calibration values
 8006b7a:	2364      	movs	r3, #100	; 0x64
 8006b7c:	9302      	str	r3, [sp, #8]
 8006b7e:	2303      	movs	r3, #3
 8006b80:	9301      	str	r3, [sp, #4]
 8006b82:	f107 030c 	add.w	r3, r7, #12
 8006b86:	9300      	str	r3, [sp, #0]
 8006b88:	2301      	movs	r3, #1
 8006b8a:	2210      	movs	r2, #16
 8006b8c:	2118      	movs	r1, #24
 8006b8e:	6878      	ldr	r0, [r7, #4]
 8006b90:	f7fb faea 	bl	8002168 <HAL_I2C_Mem_Read>
  destination[0] =  (float)(rawMagCalData[0] - 128)/256. + 1.;   // Return x-axis sensitivity adjustment values, etc.
 8006b94:	7b3b      	ldrb	r3, [r7, #12]
 8006b96:	3b80      	subs	r3, #128	; 0x80
 8006b98:	4618      	mov	r0, r3
 8006b9a:	f7fa f86f 	bl	8000c7c <__aeabi_i2f>
 8006b9e:	4603      	mov	r3, r0
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	f7f9 fc39 	bl	8000418 <__aeabi_f2d>
 8006ba6:	f04f 0200 	mov.w	r2, #0
 8006baa:	4b44      	ldr	r3, [pc, #272]	; (8006cbc <initAK8963+0x194>)
 8006bac:	f7f9 fdb6 	bl	800071c <__aeabi_ddiv>
 8006bb0:	4602      	mov	r2, r0
 8006bb2:	460b      	mov	r3, r1
 8006bb4:	4610      	mov	r0, r2
 8006bb6:	4619      	mov	r1, r3
 8006bb8:	f04f 0200 	mov.w	r2, #0
 8006bbc:	4b40      	ldr	r3, [pc, #256]	; (8006cc0 <initAK8963+0x198>)
 8006bbe:	f7f9 facd 	bl	800015c <__adddf3>
 8006bc2:	4602      	mov	r2, r0
 8006bc4:	460b      	mov	r3, r1
 8006bc6:	4610      	mov	r0, r2
 8006bc8:	4619      	mov	r1, r3
 8006bca:	f7f9 ff4d 	bl	8000a68 <__aeabi_d2f>
 8006bce:	4602      	mov	r2, r0
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	601a      	str	r2, [r3, #0]
  destination[1] =  (float)(rawMagCalData[1] - 128)/256. + 1.;
 8006bd4:	7b7b      	ldrb	r3, [r7, #13]
 8006bd6:	3b80      	subs	r3, #128	; 0x80
 8006bd8:	4618      	mov	r0, r3
 8006bda:	f7fa f84f 	bl	8000c7c <__aeabi_i2f>
 8006bde:	4603      	mov	r3, r0
 8006be0:	4618      	mov	r0, r3
 8006be2:	f7f9 fc19 	bl	8000418 <__aeabi_f2d>
 8006be6:	f04f 0200 	mov.w	r2, #0
 8006bea:	4b34      	ldr	r3, [pc, #208]	; (8006cbc <initAK8963+0x194>)
 8006bec:	f7f9 fd96 	bl	800071c <__aeabi_ddiv>
 8006bf0:	4602      	mov	r2, r0
 8006bf2:	460b      	mov	r3, r1
 8006bf4:	4610      	mov	r0, r2
 8006bf6:	4619      	mov	r1, r3
 8006bf8:	f04f 0200 	mov.w	r2, #0
 8006bfc:	4b30      	ldr	r3, [pc, #192]	; (8006cc0 <initAK8963+0x198>)
 8006bfe:	f7f9 faad 	bl	800015c <__adddf3>
 8006c02:	4602      	mov	r2, r0
 8006c04:	460b      	mov	r3, r1
 8006c06:	4610      	mov	r0, r2
 8006c08:	4619      	mov	r1, r3
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	1d1c      	adds	r4, r3, #4
 8006c0e:	f7f9 ff2b 	bl	8000a68 <__aeabi_d2f>
 8006c12:	4603      	mov	r3, r0
 8006c14:	6023      	str	r3, [r4, #0]
  destination[2] =  (float)(rawMagCalData[2] - 128)/256. + 1.;
 8006c16:	7bbb      	ldrb	r3, [r7, #14]
 8006c18:	3b80      	subs	r3, #128	; 0x80
 8006c1a:	4618      	mov	r0, r3
 8006c1c:	f7fa f82e 	bl	8000c7c <__aeabi_i2f>
 8006c20:	4603      	mov	r3, r0
 8006c22:	4618      	mov	r0, r3
 8006c24:	f7f9 fbf8 	bl	8000418 <__aeabi_f2d>
 8006c28:	f04f 0200 	mov.w	r2, #0
 8006c2c:	4b23      	ldr	r3, [pc, #140]	; (8006cbc <initAK8963+0x194>)
 8006c2e:	f7f9 fd75 	bl	800071c <__aeabi_ddiv>
 8006c32:	4602      	mov	r2, r0
 8006c34:	460b      	mov	r3, r1
 8006c36:	4610      	mov	r0, r2
 8006c38:	4619      	mov	r1, r3
 8006c3a:	f04f 0200 	mov.w	r2, #0
 8006c3e:	4b20      	ldr	r3, [pc, #128]	; (8006cc0 <initAK8963+0x198>)
 8006c40:	f7f9 fa8c 	bl	800015c <__adddf3>
 8006c44:	4602      	mov	r2, r0
 8006c46:	460b      	mov	r3, r1
 8006c48:	4610      	mov	r0, r2
 8006c4a:	4619      	mov	r1, r3
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	f103 0408 	add.w	r4, r3, #8
 8006c52:	f7f9 ff09 	bl	8000a68 <__aeabi_d2f>
 8006c56:	4603      	mov	r3, r0
 8006c58:	6023      	str	r3, [r4, #0]
	printf("Mag cal off Y: %f\r\n", destination[1]);
	printf("Mag cal off Z: %f\r\n", destination[2]);
	printf("-------------------------\r\n");
#endif

  writeData = 0x00;
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Mem_Write(I2Cx, AK8963_ADDRESS, AK8963_CNTL, 1, &writeData, 1, i2c_timeout);// Power down magnetometer
 8006c5e:	2364      	movs	r3, #100	; 0x64
 8006c60:	9302      	str	r3, [sp, #8]
 8006c62:	2301      	movs	r3, #1
 8006c64:	9301      	str	r3, [sp, #4]
 8006c66:	f107 030f 	add.w	r3, r7, #15
 8006c6a:	9300      	str	r3, [sp, #0]
 8006c6c:	2301      	movs	r3, #1
 8006c6e:	220a      	movs	r2, #10
 8006c70:	2118      	movs	r1, #24
 8006c72:	6878      	ldr	r0, [r7, #4]
 8006c74:	f7fb f97e 	bl	8001f74 <HAL_I2C_Mem_Write>
  HAL_Delay(100);
 8006c78:	2064      	movs	r0, #100	; 0x64
 8006c7a:	f7fa fab1 	bl	80011e0 <HAL_Delay>

  // Configure the magnetometer for continuous read and highest resolution
  // set Mscale bit 4 to 1 (0) to enable 16 (14) bit resolution in CNTL register,
  // and enable continuous mode data acquisition Mmode (bits [3:0]), 0010 for 8 Hz and 0110 for 100 Hz sample rates
  writeData = Mscale << 4 | Mmode;
 8006c7e:	4b11      	ldr	r3, [pc, #68]	; (8006cc4 <initAK8963+0x19c>)
 8006c80:	781b      	ldrb	r3, [r3, #0]
 8006c82:	011b      	lsls	r3, r3, #4
 8006c84:	b25a      	sxtb	r2, r3
 8006c86:	4b10      	ldr	r3, [pc, #64]	; (8006cc8 <initAK8963+0x1a0>)
 8006c88:	781b      	ldrb	r3, [r3, #0]
 8006c8a:	b25b      	sxtb	r3, r3
 8006c8c:	4313      	orrs	r3, r2
 8006c8e:	b25b      	sxtb	r3, r3
 8006c90:	b2db      	uxtb	r3, r3
 8006c92:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Mem_Write(I2Cx, AK8963_ADDRESS, AK8963_CNTL, 1, &writeData, 1, i2c_timeout);// Set magnetometer data resolution and sample ODR
 8006c94:	2364      	movs	r3, #100	; 0x64
 8006c96:	9302      	str	r3, [sp, #8]
 8006c98:	2301      	movs	r3, #1
 8006c9a:	9301      	str	r3, [sp, #4]
 8006c9c:	f107 030f 	add.w	r3, r7, #15
 8006ca0:	9300      	str	r3, [sp, #0]
 8006ca2:	2301      	movs	r3, #1
 8006ca4:	220a      	movs	r2, #10
 8006ca6:	2118      	movs	r1, #24
 8006ca8:	6878      	ldr	r0, [r7, #4]
 8006caa:	f7fb f963 	bl	8001f74 <HAL_I2C_Mem_Write>

//writeData = 0x16;
//HAL_I2C_Mem_Write(I2Cx, AK8963_ADDRESS, AK8963_CNTL, 1, &writeData, 1, i2c_timeout);
  HAL_Delay(10);
 8006cae:	200a      	movs	r0, #10
 8006cb0:	f7fa fa96 	bl	80011e0 <HAL_Delay>

#if(DEBUG_MPU)
  printf("MAG Init Succesful! \r\n");
#endif
}
 8006cb4:	bf00      	nop
 8006cb6:	3714      	adds	r7, #20
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	bd90      	pop	{r4, r7, pc}
 8006cbc:	40700000 	.word	0x40700000
 8006cc0:	3ff00000 	.word	0x3ff00000
 8006cc4:	20000007 	.word	0x20000007
 8006cc8:	20000008 	.word	0x20000008

08006ccc <calibrateMag>:

void calibrateMag(I2C_HandleTypeDef *I2Cx, float * dest1, float * dest2){
 8006ccc:	b590      	push	{r4, r7, lr}
 8006cce:	b095      	sub	sp, #84	; 0x54
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	60f8      	str	r0, [r7, #12]
 8006cd4:	60b9      	str	r1, [r7, #8]
 8006cd6:	607a      	str	r2, [r7, #4]

  uint16_t ii = 0, sample_count = 0;
 8006cd8:	2300      	movs	r3, #0
 8006cda:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8006cde:	2300      	movs	r3, #0
 8006ce0:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
  int32_t mag_bias[3] = {0, 0, 0}, mag_scale[3] = {0, 0, 0};
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	63bb      	str	r3, [r7, #56]	; 0x38
 8006ce8:	2300      	movs	r3, #0
 8006cea:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006cec:	2300      	movs	r3, #0
 8006cee:	643b      	str	r3, [r7, #64]	; 0x40
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	633b      	str	r3, [r7, #48]	; 0x30
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	637b      	str	r3, [r7, #52]	; 0x34
  int16_t mag_max[3] = {-32767, -32767, -32767}, mag_min[3] = {32767, 32767, 32767}, mag_temp[3] = {0, 0, 0};
 8006cfc:	4aa2      	ldr	r2, [pc, #648]	; (8006f88 <calibrateMag+0x2bc>)
 8006cfe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006d02:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006d06:	6018      	str	r0, [r3, #0]
 8006d08:	3304      	adds	r3, #4
 8006d0a:	8019      	strh	r1, [r3, #0]
 8006d0c:	4a9f      	ldr	r2, [pc, #636]	; (8006f8c <calibrateMag+0x2c0>)
 8006d0e:	f107 031c 	add.w	r3, r7, #28
 8006d12:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006d16:	6018      	str	r0, [r3, #0]
 8006d18:	3304      	adds	r3, #4
 8006d1a:	8019      	strh	r1, [r3, #0]
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	82bb      	strh	r3, [r7, #20]
 8006d20:	2300      	movs	r3, #0
 8006d22:	82fb      	strh	r3, [r7, #22]
 8006d24:	2300      	movs	r3, #0
 8006d26:	833b      	strh	r3, [r7, #24]

#if (DEBUG_MPU)
  printf("Mag Calibration: Wave device in a figure eight until done!\r\n");
#endif
  HAL_Delay(4000);
 8006d28:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8006d2c:	f7fa fa58 	bl	80011e0 <HAL_Delay>

    // shoot for ~fifteen seconds of mag data
    if(Mmode == 0x02) sample_count = 128;  // at 8 Hz ODR, new mag data is available every 125 ms
 8006d30:	4b97      	ldr	r3, [pc, #604]	; (8006f90 <calibrateMag+0x2c4>)
 8006d32:	781b      	ldrb	r3, [r3, #0]
 8006d34:	2b02      	cmp	r3, #2
 8006d36:	d102      	bne.n	8006d3e <calibrateMag+0x72>
 8006d38:	2380      	movs	r3, #128	; 0x80
 8006d3a:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
    if(Mmode == 0x06) sample_count = 1500;  // at 100 Hz ODR, new mag data is available every 10 ms
 8006d3e:	4b94      	ldr	r3, [pc, #592]	; (8006f90 <calibrateMag+0x2c4>)
 8006d40:	781b      	ldrb	r3, [r3, #0]
 8006d42:	2b06      	cmp	r3, #6
 8006d44:	d103      	bne.n	8006d4e <calibrateMag+0x82>
 8006d46:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8006d4a:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
   for(ii = 0; ii < sample_count; ii++) {
 8006d4e:	2300      	movs	r3, #0
 8006d50:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8006d54:	e055      	b.n	8006e02 <calibrateMag+0x136>
    readMagData(I2Cx, mag_temp);  // Read the mag data
 8006d56:	f107 0314 	add.w	r3, r7, #20
 8006d5a:	4619      	mov	r1, r3
 8006d5c:	68f8      	ldr	r0, [r7, #12]
 8006d5e:	f7ff fe97 	bl	8006a90 <readMagData>
    for (int jj = 0; jj < 3; jj++) {
 8006d62:	2300      	movs	r3, #0
 8006d64:	64bb      	str	r3, [r7, #72]	; 0x48
 8006d66:	e036      	b.n	8006dd6 <calibrateMag+0x10a>
      if(mag_temp[jj] > mag_max[jj]) mag_max[jj] = mag_temp[jj];
 8006d68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006d6a:	005b      	lsls	r3, r3, #1
 8006d6c:	3350      	adds	r3, #80	; 0x50
 8006d6e:	443b      	add	r3, r7
 8006d70:	f933 2c3c 	ldrsh.w	r2, [r3, #-60]
 8006d74:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006d76:	005b      	lsls	r3, r3, #1
 8006d78:	3350      	adds	r3, #80	; 0x50
 8006d7a:	443b      	add	r3, r7
 8006d7c:	f933 3c2c 	ldrsh.w	r3, [r3, #-44]
 8006d80:	429a      	cmp	r2, r3
 8006d82:	dd0b      	ble.n	8006d9c <calibrateMag+0xd0>
 8006d84:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006d86:	005b      	lsls	r3, r3, #1
 8006d88:	3350      	adds	r3, #80	; 0x50
 8006d8a:	443b      	add	r3, r7
 8006d8c:	f933 2c3c 	ldrsh.w	r2, [r3, #-60]
 8006d90:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006d92:	005b      	lsls	r3, r3, #1
 8006d94:	3350      	adds	r3, #80	; 0x50
 8006d96:	443b      	add	r3, r7
 8006d98:	f823 2c2c 	strh.w	r2, [r3, #-44]
      if(mag_temp[jj] < mag_min[jj]) mag_min[jj] = mag_temp[jj];
 8006d9c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006d9e:	005b      	lsls	r3, r3, #1
 8006da0:	3350      	adds	r3, #80	; 0x50
 8006da2:	443b      	add	r3, r7
 8006da4:	f933 2c3c 	ldrsh.w	r2, [r3, #-60]
 8006da8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006daa:	005b      	lsls	r3, r3, #1
 8006dac:	3350      	adds	r3, #80	; 0x50
 8006dae:	443b      	add	r3, r7
 8006db0:	f933 3c34 	ldrsh.w	r3, [r3, #-52]
 8006db4:	429a      	cmp	r2, r3
 8006db6:	da0b      	bge.n	8006dd0 <calibrateMag+0x104>
 8006db8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006dba:	005b      	lsls	r3, r3, #1
 8006dbc:	3350      	adds	r3, #80	; 0x50
 8006dbe:	443b      	add	r3, r7
 8006dc0:	f933 2c3c 	ldrsh.w	r2, [r3, #-60]
 8006dc4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006dc6:	005b      	lsls	r3, r3, #1
 8006dc8:	3350      	adds	r3, #80	; 0x50
 8006dca:	443b      	add	r3, r7
 8006dcc:	f823 2c34 	strh.w	r2, [r3, #-52]
    for (int jj = 0; jj < 3; jj++) {
 8006dd0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006dd2:	3301      	adds	r3, #1
 8006dd4:	64bb      	str	r3, [r7, #72]	; 0x48
 8006dd6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006dd8:	2b02      	cmp	r3, #2
 8006dda:	ddc5      	ble.n	8006d68 <calibrateMag+0x9c>
    }
    if(Mmode == 0x02) HAL_Delay(135);  // at 8 Hz ODR, new mag data is available every 125 ms
 8006ddc:	4b6c      	ldr	r3, [pc, #432]	; (8006f90 <calibrateMag+0x2c4>)
 8006dde:	781b      	ldrb	r3, [r3, #0]
 8006de0:	2b02      	cmp	r3, #2
 8006de2:	d102      	bne.n	8006dea <calibrateMag+0x11e>
 8006de4:	2087      	movs	r0, #135	; 0x87
 8006de6:	f7fa f9fb 	bl	80011e0 <HAL_Delay>
    if(Mmode == 0x06) HAL_Delay(12);  // at 100 Hz ODR, new mag data is available every 10 ms
 8006dea:	4b69      	ldr	r3, [pc, #420]	; (8006f90 <calibrateMag+0x2c4>)
 8006dec:	781b      	ldrb	r3, [r3, #0]
 8006dee:	2b06      	cmp	r3, #6
 8006df0:	d102      	bne.n	8006df8 <calibrateMag+0x12c>
 8006df2:	200c      	movs	r0, #12
 8006df4:	f7fa f9f4 	bl	80011e0 <HAL_Delay>
   for(ii = 0; ii < sample_count; ii++) {
 8006df8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8006dfc:	3301      	adds	r3, #1
 8006dfe:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8006e02:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8006e06:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8006e0a:	429a      	cmp	r2, r3
 8006e0c:	d3a3      	bcc.n	8006d56 <calibrateMag+0x8a>
    }

    // Get hard iron correction
    mag_bias[0]  = (mag_max[0] + mag_min[0])/2;  // get average x mag bias in counts
 8006e0e:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8006e12:	461a      	mov	r2, r3
 8006e14:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8006e18:	4413      	add	r3, r2
 8006e1a:	0fda      	lsrs	r2, r3, #31
 8006e1c:	4413      	add	r3, r2
 8006e1e:	105b      	asrs	r3, r3, #1
 8006e20:	63bb      	str	r3, [r7, #56]	; 0x38
    mag_bias[1]  = (mag_max[1] + mag_min[1])/2;  // get average y mag bias in counts
 8006e22:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8006e26:	461a      	mov	r2, r3
 8006e28:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8006e2c:	4413      	add	r3, r2
 8006e2e:	0fda      	lsrs	r2, r3, #31
 8006e30:	4413      	add	r3, r2
 8006e32:	105b      	asrs	r3, r3, #1
 8006e34:	63fb      	str	r3, [r7, #60]	; 0x3c
    mag_bias[2]  = (mag_max[2] + mag_min[2])/2;  // get average z mag bias in counts
 8006e36:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8006e3a:	461a      	mov	r2, r3
 8006e3c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8006e40:	4413      	add	r3, r2
 8006e42:	0fda      	lsrs	r2, r3, #31
 8006e44:	4413      	add	r3, r2
 8006e46:	105b      	asrs	r3, r3, #1
 8006e48:	643b      	str	r3, [r7, #64]	; 0x40

    dest1[0] = (float) mag_bias[0]*mRes*magCalibration[0];  // save mag biases in G for main program
 8006e4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e4c:	4618      	mov	r0, r3
 8006e4e:	f7f9 ff15 	bl	8000c7c <__aeabi_i2f>
 8006e52:	4602      	mov	r2, r0
 8006e54:	4b4f      	ldr	r3, [pc, #316]	; (8006f94 <calibrateMag+0x2c8>)
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	4619      	mov	r1, r3
 8006e5a:	4610      	mov	r0, r2
 8006e5c:	f7f9 ff62 	bl	8000d24 <__aeabi_fmul>
 8006e60:	4603      	mov	r3, r0
 8006e62:	461a      	mov	r2, r3
 8006e64:	4b4c      	ldr	r3, [pc, #304]	; (8006f98 <calibrateMag+0x2cc>)
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	4619      	mov	r1, r3
 8006e6a:	4610      	mov	r0, r2
 8006e6c:	f7f9 ff5a 	bl	8000d24 <__aeabi_fmul>
 8006e70:	4603      	mov	r3, r0
 8006e72:	461a      	mov	r2, r3
 8006e74:	68bb      	ldr	r3, [r7, #8]
 8006e76:	601a      	str	r2, [r3, #0]
    dest1[1] = (float) mag_bias[1]*mRes*magCalibration[1];
 8006e78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	f7f9 fefe 	bl	8000c7c <__aeabi_i2f>
 8006e80:	4602      	mov	r2, r0
 8006e82:	4b44      	ldr	r3, [pc, #272]	; (8006f94 <calibrateMag+0x2c8>)
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	4619      	mov	r1, r3
 8006e88:	4610      	mov	r0, r2
 8006e8a:	f7f9 ff4b 	bl	8000d24 <__aeabi_fmul>
 8006e8e:	4603      	mov	r3, r0
 8006e90:	4618      	mov	r0, r3
 8006e92:	4b41      	ldr	r3, [pc, #260]	; (8006f98 <calibrateMag+0x2cc>)
 8006e94:	685a      	ldr	r2, [r3, #4]
 8006e96:	68bb      	ldr	r3, [r7, #8]
 8006e98:	1d1c      	adds	r4, r3, #4
 8006e9a:	4611      	mov	r1, r2
 8006e9c:	f7f9 ff42 	bl	8000d24 <__aeabi_fmul>
 8006ea0:	4603      	mov	r3, r0
 8006ea2:	6023      	str	r3, [r4, #0]
    dest1[2] = (float) mag_bias[2]*mRes*magCalibration[2];
 8006ea4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	f7f9 fee8 	bl	8000c7c <__aeabi_i2f>
 8006eac:	4602      	mov	r2, r0
 8006eae:	4b39      	ldr	r3, [pc, #228]	; (8006f94 <calibrateMag+0x2c8>)
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	4619      	mov	r1, r3
 8006eb4:	4610      	mov	r0, r2
 8006eb6:	f7f9 ff35 	bl	8000d24 <__aeabi_fmul>
 8006eba:	4603      	mov	r3, r0
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	4b36      	ldr	r3, [pc, #216]	; (8006f98 <calibrateMag+0x2cc>)
 8006ec0:	689a      	ldr	r2, [r3, #8]
 8006ec2:	68bb      	ldr	r3, [r7, #8]
 8006ec4:	f103 0408 	add.w	r4, r3, #8
 8006ec8:	4611      	mov	r1, r2
 8006eca:	f7f9 ff2b 	bl	8000d24 <__aeabi_fmul>
 8006ece:	4603      	mov	r3, r0
 8006ed0:	6023      	str	r3, [r4, #0]

    // Get soft iron correction estimate
    mag_scale[0]  = (mag_max[0] - mag_min[0])/2;  // get average x axis max chord length in counts
 8006ed2:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8006ed6:	461a      	mov	r2, r3
 8006ed8:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8006edc:	1ad3      	subs	r3, r2, r3
 8006ede:	0fda      	lsrs	r2, r3, #31
 8006ee0:	4413      	add	r3, r2
 8006ee2:	105b      	asrs	r3, r3, #1
 8006ee4:	62fb      	str	r3, [r7, #44]	; 0x2c
    mag_scale[1]  = (mag_max[1] - mag_min[1])/2;  // get average y axis max chord length in counts
 8006ee6:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8006eea:	461a      	mov	r2, r3
 8006eec:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8006ef0:	1ad3      	subs	r3, r2, r3
 8006ef2:	0fda      	lsrs	r2, r3, #31
 8006ef4:	4413      	add	r3, r2
 8006ef6:	105b      	asrs	r3, r3, #1
 8006ef8:	633b      	str	r3, [r7, #48]	; 0x30
    mag_scale[2]  = (mag_max[2] - mag_min[2])/2;  // get average z axis max chord length in counts
 8006efa:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8006efe:	461a      	mov	r2, r3
 8006f00:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8006f04:	1ad3      	subs	r3, r2, r3
 8006f06:	0fda      	lsrs	r2, r3, #31
 8006f08:	4413      	add	r3, r2
 8006f0a:	105b      	asrs	r3, r3, #1
 8006f0c:	637b      	str	r3, [r7, #52]	; 0x34

    float avg_rad = mag_scale[0] + mag_scale[1] + mag_scale[2];
 8006f0e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006f10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f12:	441a      	add	r2, r3
 8006f14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f16:	4413      	add	r3, r2
 8006f18:	4618      	mov	r0, r3
 8006f1a:	f7f9 feaf 	bl	8000c7c <__aeabi_i2f>
 8006f1e:	4603      	mov	r3, r0
 8006f20:	647b      	str	r3, [r7, #68]	; 0x44
    avg_rad /= 3.0;
 8006f22:	491e      	ldr	r1, [pc, #120]	; (8006f9c <calibrateMag+0x2d0>)
 8006f24:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8006f26:	f7f9 ffb1 	bl	8000e8c <__aeabi_fdiv>
 8006f2a:	4603      	mov	r3, r0
 8006f2c:	647b      	str	r3, [r7, #68]	; 0x44

    dest2[0] = avg_rad/((float)mag_scale[0]);
 8006f2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f30:	4618      	mov	r0, r3
 8006f32:	f7f9 fea3 	bl	8000c7c <__aeabi_i2f>
 8006f36:	4603      	mov	r3, r0
 8006f38:	4619      	mov	r1, r3
 8006f3a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8006f3c:	f7f9 ffa6 	bl	8000e8c <__aeabi_fdiv>
 8006f40:	4603      	mov	r3, r0
 8006f42:	461a      	mov	r2, r3
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	601a      	str	r2, [r3, #0]
    dest2[1] = avg_rad/((float)mag_scale[1]);
 8006f48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	f7f9 fe96 	bl	8000c7c <__aeabi_i2f>
 8006f50:	4602      	mov	r2, r0
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	1d1c      	adds	r4, r3, #4
 8006f56:	4611      	mov	r1, r2
 8006f58:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8006f5a:	f7f9 ff97 	bl	8000e8c <__aeabi_fdiv>
 8006f5e:	4603      	mov	r3, r0
 8006f60:	6023      	str	r3, [r4, #0]
    dest2[2] = avg_rad/((float)mag_scale[2]);
 8006f62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f64:	4618      	mov	r0, r3
 8006f66:	f7f9 fe89 	bl	8000c7c <__aeabi_i2f>
 8006f6a:	4602      	mov	r2, r0
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	f103 0408 	add.w	r4, r3, #8
 8006f72:	4611      	mov	r1, r2
 8006f74:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8006f76:	f7f9 ff89 	bl	8000e8c <__aeabi_fdiv>
 8006f7a:	4603      	mov	r3, r0
 8006f7c:	6023      	str	r3, [r4, #0]

#if (DEBUG_MPU)
    printf("Mag Calibration done!\r\n");
#endif
}
 8006f7e:	bf00      	nop
 8006f80:	3754      	adds	r7, #84	; 0x54
 8006f82:	46bd      	mov	sp, r7
 8006f84:	bd90      	pop	{r4, r7, pc}
 8006f86:	bf00      	nop
 8006f88:	0800c170 	.word	0x0800c170
 8006f8c:	0800c178 	.word	0x0800c178
 8006f90:	20000008 	.word	0x20000008
 8006f94:	20000350 	.word	0x20000350
 8006f98:	2000036c 	.word	0x2000036c
 8006f9c:	40400000 	.word	0x40400000

08006fa0 <initMPU9250>:


void initMPU9250(I2C_HandleTypeDef *I2Cx){
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	b088      	sub	sp, #32
 8006fa4:	af04      	add	r7, sp, #16
 8006fa6:	6078      	str	r0, [r7, #4]
	//pre def. vars
	uint8_t readData;
	uint8_t writeData;

	//Wake up device
	writeData = 0x00;
 8006fa8:	2300      	movs	r3, #0
 8006faa:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, PWR_MGMT_1, 1, &writeData, 1, i2c_timeout);
 8006fac:	2364      	movs	r3, #100	; 0x64
 8006fae:	9302      	str	r3, [sp, #8]
 8006fb0:	2301      	movs	r3, #1
 8006fb2:	9301      	str	r3, [sp, #4]
 8006fb4:	f107 030e 	add.w	r3, r7, #14
 8006fb8:	9300      	str	r3, [sp, #0]
 8006fba:	2301      	movs	r3, #1
 8006fbc:	226b      	movs	r2, #107	; 0x6b
 8006fbe:	21d0      	movs	r1, #208	; 0xd0
 8006fc0:	6878      	ldr	r0, [r7, #4]
 8006fc2:	f7fa ffd7 	bl	8001f74 <HAL_I2C_Mem_Write>
	HAL_Delay(100);
 8006fc6:	2064      	movs	r0, #100	; 0x64
 8006fc8:	f7fa f90a 	bl	80011e0 <HAL_Delay>

	writeData = 0x01;
 8006fcc:	2301      	movs	r3, #1
 8006fce:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, PWR_MGMT_1, 1, &writeData, 1, i2c_timeout);
 8006fd0:	2364      	movs	r3, #100	; 0x64
 8006fd2:	9302      	str	r3, [sp, #8]
 8006fd4:	2301      	movs	r3, #1
 8006fd6:	9301      	str	r3, [sp, #4]
 8006fd8:	f107 030e 	add.w	r3, r7, #14
 8006fdc:	9300      	str	r3, [sp, #0]
 8006fde:	2301      	movs	r3, #1
 8006fe0:	226b      	movs	r2, #107	; 0x6b
 8006fe2:	21d0      	movs	r1, #208	; 0xd0
 8006fe4:	6878      	ldr	r0, [r7, #4]
 8006fe6:	f7fa ffc5 	bl	8001f74 <HAL_I2C_Mem_Write>
	HAL_Delay(100);
 8006fea:	2064      	movs	r0, #100	; 0x64
 8006fec:	f7fa f8f8 	bl	80011e0 <HAL_Delay>

	writeData = 0x03;
 8006ff0:	2303      	movs	r3, #3
 8006ff2:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, CONFIG, 1, &writeData, 1, i2c_timeout);
 8006ff4:	2364      	movs	r3, #100	; 0x64
 8006ff6:	9302      	str	r3, [sp, #8]
 8006ff8:	2301      	movs	r3, #1
 8006ffa:	9301      	str	r3, [sp, #4]
 8006ffc:	f107 030e 	add.w	r3, r7, #14
 8007000:	9300      	str	r3, [sp, #0]
 8007002:	2301      	movs	r3, #1
 8007004:	221a      	movs	r2, #26
 8007006:	21d0      	movs	r1, #208	; 0xd0
 8007008:	6878      	ldr	r0, [r7, #4]
 800700a:	f7fa ffb3 	bl	8001f74 <HAL_I2C_Mem_Write>
	HAL_Delay(100);
 800700e:	2064      	movs	r0, #100	; 0x64
 8007010:	f7fa f8e6 	bl	80011e0 <HAL_Delay>

	writeData = 0x04;
 8007014:	2304      	movs	r3, #4
 8007016:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, SMPLRT_DIV, 1, &writeData, 1, i2c_timeout);
 8007018:	2364      	movs	r3, #100	; 0x64
 800701a:	9302      	str	r3, [sp, #8]
 800701c:	2301      	movs	r3, #1
 800701e:	9301      	str	r3, [sp, #4]
 8007020:	f107 030e 	add.w	r3, r7, #14
 8007024:	9300      	str	r3, [sp, #0]
 8007026:	2301      	movs	r3, #1
 8007028:	2219      	movs	r2, #25
 800702a:	21d0      	movs	r1, #208	; 0xd0
 800702c:	6878      	ldr	r0, [r7, #4]
 800702e:	f7fa ffa1 	bl	8001f74 <HAL_I2C_Mem_Write>
	HAL_Delay(100);
 8007032:	2064      	movs	r0, #100	; 0x64
 8007034:	f7fa f8d4 	bl	80011e0 <HAL_Delay>

	HAL_I2C_Mem_Read(I2Cx, MPU9250_ADDRESS, GYRO_CONFIG, 1, &readData, 1, i2c_timeout);
 8007038:	2364      	movs	r3, #100	; 0x64
 800703a:	9302      	str	r3, [sp, #8]
 800703c:	2301      	movs	r3, #1
 800703e:	9301      	str	r3, [sp, #4]
 8007040:	f107 030f 	add.w	r3, r7, #15
 8007044:	9300      	str	r3, [sp, #0]
 8007046:	2301      	movs	r3, #1
 8007048:	221b      	movs	r2, #27
 800704a:	21d0      	movs	r1, #208	; 0xd0
 800704c:	6878      	ldr	r0, [r7, #4]
 800704e:	f7fb f88b 	bl	8002168 <HAL_I2C_Mem_Read>
	readData = readData & ~0x03; // Clear Fchoice bits [1:0]
 8007052:	7bfb      	ldrb	r3, [r7, #15]
 8007054:	f023 0303 	bic.w	r3, r3, #3
 8007058:	b2db      	uxtb	r3, r3
 800705a:	73fb      	strb	r3, [r7, #15]
	readData = readData & ~0x18; // Clear GFS bits [4:3]
 800705c:	7bfb      	ldrb	r3, [r7, #15]
 800705e:	f023 0318 	bic.w	r3, r3, #24
 8007062:	b2db      	uxtb	r3, r3
 8007064:	73fb      	strb	r3, [r7, #15]
	readData = readData | Gscale << 3; // Set full scale range for the gyro
 8007066:	4b3d      	ldr	r3, [pc, #244]	; (800715c <initMPU9250+0x1bc>)
 8007068:	781b      	ldrb	r3, [r3, #0]
 800706a:	00db      	lsls	r3, r3, #3
 800706c:	b25a      	sxtb	r2, r3
 800706e:	7bfb      	ldrb	r3, [r7, #15]
 8007070:	b25b      	sxtb	r3, r3
 8007072:	4313      	orrs	r3, r2
 8007074:	b25b      	sxtb	r3, r3
 8007076:	b2db      	uxtb	r3, r3
 8007078:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(100);
 800707a:	2064      	movs	r0, #100	; 0x64
 800707c:	f7fa f8b0 	bl	80011e0 <HAL_Delay>

	writeData = readData;
 8007080:	7bfb      	ldrb	r3, [r7, #15]
 8007082:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, GYRO_CONFIG, 1, &writeData, 1, i2c_timeout);
 8007084:	2364      	movs	r3, #100	; 0x64
 8007086:	9302      	str	r3, [sp, #8]
 8007088:	2301      	movs	r3, #1
 800708a:	9301      	str	r3, [sp, #4]
 800708c:	f107 030e 	add.w	r3, r7, #14
 8007090:	9300      	str	r3, [sp, #0]
 8007092:	2301      	movs	r3, #1
 8007094:	221b      	movs	r2, #27
 8007096:	21d0      	movs	r1, #208	; 0xd0
 8007098:	6878      	ldr	r0, [r7, #4]
 800709a:	f7fa ff6b 	bl	8001f74 <HAL_I2C_Mem_Write>
	HAL_Delay(100);
 800709e:	2064      	movs	r0, #100	; 0x64
 80070a0:	f7fa f89e 	bl	80011e0 <HAL_Delay>

	HAL_I2C_Mem_Read(I2Cx, MPU9250_ADDRESS, ACCEL_CONFIG, 1, &readData, 1, i2c_timeout);
 80070a4:	2364      	movs	r3, #100	; 0x64
 80070a6:	9302      	str	r3, [sp, #8]
 80070a8:	2301      	movs	r3, #1
 80070aa:	9301      	str	r3, [sp, #4]
 80070ac:	f107 030f 	add.w	r3, r7, #15
 80070b0:	9300      	str	r3, [sp, #0]
 80070b2:	2301      	movs	r3, #1
 80070b4:	221c      	movs	r2, #28
 80070b6:	21d0      	movs	r1, #208	; 0xd0
 80070b8:	6878      	ldr	r0, [r7, #4]
 80070ba:	f7fb f855 	bl	8002168 <HAL_I2C_Mem_Read>
	readData = readData & ~0x18;  // Clear AFS bits [4:3]
 80070be:	7bfb      	ldrb	r3, [r7, #15]
 80070c0:	f023 0318 	bic.w	r3, r3, #24
 80070c4:	b2db      	uxtb	r3, r3
 80070c6:	73fb      	strb	r3, [r7, #15]
	readData = readData | Ascale << 3; // Set full scale range for the accelerometer
 80070c8:	4b25      	ldr	r3, [pc, #148]	; (8007160 <initMPU9250+0x1c0>)
 80070ca:	781b      	ldrb	r3, [r3, #0]
 80070cc:	00db      	lsls	r3, r3, #3
 80070ce:	b25a      	sxtb	r2, r3
 80070d0:	7bfb      	ldrb	r3, [r7, #15]
 80070d2:	b25b      	sxtb	r3, r3
 80070d4:	4313      	orrs	r3, r2
 80070d6:	b25b      	sxtb	r3, r3
 80070d8:	b2db      	uxtb	r3, r3
 80070da:	73fb      	strb	r3, [r7, #15]

	writeData = readData;
 80070dc:	7bfb      	ldrb	r3, [r7, #15]
 80070de:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, ACCEL_CONFIG, 1, &writeData, 1, i2c_timeout);
 80070e0:	2364      	movs	r3, #100	; 0x64
 80070e2:	9302      	str	r3, [sp, #8]
 80070e4:	2301      	movs	r3, #1
 80070e6:	9301      	str	r3, [sp, #4]
 80070e8:	f107 030e 	add.w	r3, r7, #14
 80070ec:	9300      	str	r3, [sp, #0]
 80070ee:	2301      	movs	r3, #1
 80070f0:	221c      	movs	r2, #28
 80070f2:	21d0      	movs	r1, #208	; 0xd0
 80070f4:	6878      	ldr	r0, [r7, #4]
 80070f6:	f7fa ff3d 	bl	8001f74 <HAL_I2C_Mem_Write>
	HAL_Delay(100);
 80070fa:	2064      	movs	r0, #100	; 0x64
 80070fc:	f7fa f870 	bl	80011e0 <HAL_Delay>
	//**
	HAL_I2C_Mem_Read(I2Cx, MPU9250_ADDRESS, ACCEL_CONFIG2, 1, &readData, 1, i2c_timeout);
 8007100:	2364      	movs	r3, #100	; 0x64
 8007102:	9302      	str	r3, [sp, #8]
 8007104:	2301      	movs	r3, #1
 8007106:	9301      	str	r3, [sp, #4]
 8007108:	f107 030f 	add.w	r3, r7, #15
 800710c:	9300      	str	r3, [sp, #0]
 800710e:	2301      	movs	r3, #1
 8007110:	221d      	movs	r2, #29
 8007112:	21d0      	movs	r1, #208	; 0xd0
 8007114:	6878      	ldr	r0, [r7, #4]
 8007116:	f7fb f827 	bl	8002168 <HAL_I2C_Mem_Read>
	readData = readData & ~0x0F; // Clear accel_fchoice_b (bit 3) and A_DLPFG (bits [2:0])
 800711a:	7bfb      	ldrb	r3, [r7, #15]
 800711c:	f023 030f 	bic.w	r3, r3, #15
 8007120:	b2db      	uxtb	r3, r3
 8007122:	73fb      	strb	r3, [r7, #15]
	readData = readData | 0x03;  // Set accelerometer rate to 1 kHz and bandwidth to 41 Hz
 8007124:	7bfb      	ldrb	r3, [r7, #15]
 8007126:	f043 0303 	orr.w	r3, r3, #3
 800712a:	b2db      	uxtb	r3, r3
 800712c:	73fb      	strb	r3, [r7, #15]

	writeData = readData;
 800712e:	7bfb      	ldrb	r3, [r7, #15]
 8007130:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, ACCEL_CONFIG2, 1, &writeData, 1, i2c_timeout);
 8007132:	2364      	movs	r3, #100	; 0x64
 8007134:	9302      	str	r3, [sp, #8]
 8007136:	2301      	movs	r3, #1
 8007138:	9301      	str	r3, [sp, #4]
 800713a:	f107 030e 	add.w	r3, r7, #14
 800713e:	9300      	str	r3, [sp, #0]
 8007140:	2301      	movs	r3, #1
 8007142:	221d      	movs	r2, #29
 8007144:	21d0      	movs	r1, #208	; 0xd0
 8007146:	6878      	ldr	r0, [r7, #4]
 8007148:	f7fa ff14 	bl	8001f74 <HAL_I2C_Mem_Write>
	HAL_Delay(100);
 800714c:	2064      	movs	r0, #100	; 0x64
 800714e:	f7fa f847 	bl	80011e0 <HAL_Delay>

#if(DEBUG_MPU)
	printf("MPU Init Succesful! \r\n");
#endif
}
 8007152:	bf00      	nop
 8007154:	3710      	adds	r7, #16
 8007156:	46bd      	mov	sp, r7
 8007158:	bd80      	pop	{r7, pc}
 800715a:	bf00      	nop
 800715c:	20000005 	.word	0x20000005
 8007160:	20000006 	.word	0x20000006

08007164 <calibrateMPU9250>:


// Function which accumulates gyro and accelerometer data after device initialization. It calculates the average
// of the at-rest readings and then loads the resulting offsets into accelerometer and gyro bias registers.
void calibrateMPU9250(I2C_HandleTypeDef *I2Cx, float * dest1, float * dest2){
 8007164:	b5b0      	push	{r4, r5, r7, lr}
 8007166:	b09e      	sub	sp, #120	; 0x78
 8007168:	af04      	add	r7, sp, #16
 800716a:	60f8      	str	r0, [r7, #12]
 800716c:	60b9      	str	r1, [r7, #8]
 800716e:	607a      	str	r2, [r7, #4]
  //pre def. vars
  uint8_t writeData;

	uint8_t calibData[12]; // data array to hold accelerometer and gyro x, y, z, data
	uint16_t ii, packet_count, fifo_count;
	int32_t gyro_bias[3]  = {0, 0, 0}, accel_bias[3] = {0, 0, 0};
 8007170:	2300      	movs	r3, #0
 8007172:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007174:	2300      	movs	r3, #0
 8007176:	643b      	str	r3, [r7, #64]	; 0x40
 8007178:	2300      	movs	r3, #0
 800717a:	647b      	str	r3, [r7, #68]	; 0x44
 800717c:	2300      	movs	r3, #0
 800717e:	633b      	str	r3, [r7, #48]	; 0x30
 8007180:	2300      	movs	r3, #0
 8007182:	637b      	str	r3, [r7, #52]	; 0x34
 8007184:	2300      	movs	r3, #0
 8007186:	63bb      	str	r3, [r7, #56]	; 0x38

	// reset device
	writeData = 0x80;
 8007188:	2380      	movs	r3, #128	; 0x80
 800718a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, PWR_MGMT_1, 1, &writeData, 1, i2c_timeout);// Write a one to bit 7 reset bit; toggle reset device
 800718e:	2364      	movs	r3, #100	; 0x64
 8007190:	9302      	str	r3, [sp, #8]
 8007192:	2301      	movs	r3, #1
 8007194:	9301      	str	r3, [sp, #4]
 8007196:	f107 0357 	add.w	r3, r7, #87	; 0x57
 800719a:	9300      	str	r3, [sp, #0]
 800719c:	2301      	movs	r3, #1
 800719e:	226b      	movs	r2, #107	; 0x6b
 80071a0:	21d0      	movs	r1, #208	; 0xd0
 80071a2:	68f8      	ldr	r0, [r7, #12]
 80071a4:	f7fa fee6 	bl	8001f74 <HAL_I2C_Mem_Write>
	HAL_Delay(100);
 80071a8:	2064      	movs	r0, #100	; 0x64
 80071aa:	f7fa f819 	bl	80011e0 <HAL_Delay>

	// get stable time source; Auto select clock source to be PLL gyroscope reference if ready
	// else use the internal oscillator, bits 2:0 = 001
	writeData = 0x01;
 80071ae:	2301      	movs	r3, #1
 80071b0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, PWR_MGMT_1, 1, &writeData, 1, i2c_timeout);
 80071b4:	2364      	movs	r3, #100	; 0x64
 80071b6:	9302      	str	r3, [sp, #8]
 80071b8:	2301      	movs	r3, #1
 80071ba:	9301      	str	r3, [sp, #4]
 80071bc:	f107 0357 	add.w	r3, r7, #87	; 0x57
 80071c0:	9300      	str	r3, [sp, #0]
 80071c2:	2301      	movs	r3, #1
 80071c4:	226b      	movs	r2, #107	; 0x6b
 80071c6:	21d0      	movs	r1, #208	; 0xd0
 80071c8:	68f8      	ldr	r0, [r7, #12]
 80071ca:	f7fa fed3 	bl	8001f74 <HAL_I2C_Mem_Write>
	writeData = 0x00;
 80071ce:	2300      	movs	r3, #0
 80071d0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, PWR_MGMT_2, 1, &writeData, 1, i2c_timeout);
 80071d4:	2364      	movs	r3, #100	; 0x64
 80071d6:	9302      	str	r3, [sp, #8]
 80071d8:	2301      	movs	r3, #1
 80071da:	9301      	str	r3, [sp, #4]
 80071dc:	f107 0357 	add.w	r3, r7, #87	; 0x57
 80071e0:	9300      	str	r3, [sp, #0]
 80071e2:	2301      	movs	r3, #1
 80071e4:	226c      	movs	r2, #108	; 0x6c
 80071e6:	21d0      	movs	r1, #208	; 0xd0
 80071e8:	68f8      	ldr	r0, [r7, #12]
 80071ea:	f7fa fec3 	bl	8001f74 <HAL_I2C_Mem_Write>
	HAL_Delay(200);
 80071ee:	20c8      	movs	r0, #200	; 0xc8
 80071f0:	f7f9 fff6 	bl	80011e0 <HAL_Delay>

	// Configure device for bias calculation
	writeData = 0x00;
 80071f4:	2300      	movs	r3, #0
 80071f6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, INT_ENABLE, 1, &writeData, 1, i2c_timeout);// Disable all interrupts
 80071fa:	2364      	movs	r3, #100	; 0x64
 80071fc:	9302      	str	r3, [sp, #8]
 80071fe:	2301      	movs	r3, #1
 8007200:	9301      	str	r3, [sp, #4]
 8007202:	f107 0357 	add.w	r3, r7, #87	; 0x57
 8007206:	9300      	str	r3, [sp, #0]
 8007208:	2301      	movs	r3, #1
 800720a:	2238      	movs	r2, #56	; 0x38
 800720c:	21d0      	movs	r1, #208	; 0xd0
 800720e:	68f8      	ldr	r0, [r7, #12]
 8007210:	f7fa feb0 	bl	8001f74 <HAL_I2C_Mem_Write>
	writeData = 0x00;
 8007214:	2300      	movs	r3, #0
 8007216:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, FIFO_EN, 1, &writeData, 1, i2c_timeout);// Disable FIFO
 800721a:	2364      	movs	r3, #100	; 0x64
 800721c:	9302      	str	r3, [sp, #8]
 800721e:	2301      	movs	r3, #1
 8007220:	9301      	str	r3, [sp, #4]
 8007222:	f107 0357 	add.w	r3, r7, #87	; 0x57
 8007226:	9300      	str	r3, [sp, #0]
 8007228:	2301      	movs	r3, #1
 800722a:	2223      	movs	r2, #35	; 0x23
 800722c:	21d0      	movs	r1, #208	; 0xd0
 800722e:	68f8      	ldr	r0, [r7, #12]
 8007230:	f7fa fea0 	bl	8001f74 <HAL_I2C_Mem_Write>
	writeData = 0x00;
 8007234:	2300      	movs	r3, #0
 8007236:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, PWR_MGMT_1, 1, &writeData, 1, i2c_timeout);// Turn on internal clock source
 800723a:	2364      	movs	r3, #100	; 0x64
 800723c:	9302      	str	r3, [sp, #8]
 800723e:	2301      	movs	r3, #1
 8007240:	9301      	str	r3, [sp, #4]
 8007242:	f107 0357 	add.w	r3, r7, #87	; 0x57
 8007246:	9300      	str	r3, [sp, #0]
 8007248:	2301      	movs	r3, #1
 800724a:	226b      	movs	r2, #107	; 0x6b
 800724c:	21d0      	movs	r1, #208	; 0xd0
 800724e:	68f8      	ldr	r0, [r7, #12]
 8007250:	f7fa fe90 	bl	8001f74 <HAL_I2C_Mem_Write>
	writeData = 0x00;
 8007254:	2300      	movs	r3, #0
 8007256:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, I2C_MST_CTRL, 1, &writeData, 1, i2c_timeout);// Disable I2C master
 800725a:	2364      	movs	r3, #100	; 0x64
 800725c:	9302      	str	r3, [sp, #8]
 800725e:	2301      	movs	r3, #1
 8007260:	9301      	str	r3, [sp, #4]
 8007262:	f107 0357 	add.w	r3, r7, #87	; 0x57
 8007266:	9300      	str	r3, [sp, #0]
 8007268:	2301      	movs	r3, #1
 800726a:	2224      	movs	r2, #36	; 0x24
 800726c:	21d0      	movs	r1, #208	; 0xd0
 800726e:	68f8      	ldr	r0, [r7, #12]
 8007270:	f7fa fe80 	bl	8001f74 <HAL_I2C_Mem_Write>
	writeData = 0x00;
 8007274:	2300      	movs	r3, #0
 8007276:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, USER_CTRL, 1, &writeData, 1, i2c_timeout);// Disable FIFO and I2C master modes
 800727a:	2364      	movs	r3, #100	; 0x64
 800727c:	9302      	str	r3, [sp, #8]
 800727e:	2301      	movs	r3, #1
 8007280:	9301      	str	r3, [sp, #4]
 8007282:	f107 0357 	add.w	r3, r7, #87	; 0x57
 8007286:	9300      	str	r3, [sp, #0]
 8007288:	2301      	movs	r3, #1
 800728a:	226a      	movs	r2, #106	; 0x6a
 800728c:	21d0      	movs	r1, #208	; 0xd0
 800728e:	68f8      	ldr	r0, [r7, #12]
 8007290:	f7fa fe70 	bl	8001f74 <HAL_I2C_Mem_Write>
	writeData = 0x0C;
 8007294:	230c      	movs	r3, #12
 8007296:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, USER_CTRL, 1, &writeData, 1, i2c_timeout);// Reset FIFO and DMP
 800729a:	2364      	movs	r3, #100	; 0x64
 800729c:	9302      	str	r3, [sp, #8]
 800729e:	2301      	movs	r3, #1
 80072a0:	9301      	str	r3, [sp, #4]
 80072a2:	f107 0357 	add.w	r3, r7, #87	; 0x57
 80072a6:	9300      	str	r3, [sp, #0]
 80072a8:	2301      	movs	r3, #1
 80072aa:	226a      	movs	r2, #106	; 0x6a
 80072ac:	21d0      	movs	r1, #208	; 0xd0
 80072ae:	68f8      	ldr	r0, [r7, #12]
 80072b0:	f7fa fe60 	bl	8001f74 <HAL_I2C_Mem_Write>
	HAL_Delay(15);
 80072b4:	200f      	movs	r0, #15
 80072b6:	f7f9 ff93 	bl	80011e0 <HAL_Delay>

	// Configure MPU6050 gyro and accelerometer for bias calculation
	writeData = 0x01;
 80072ba:	2301      	movs	r3, #1
 80072bc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, CONFIG, 1, &writeData, 1, i2c_timeout);// Set low-pass filter to 188 Hz
 80072c0:	2364      	movs	r3, #100	; 0x64
 80072c2:	9302      	str	r3, [sp, #8]
 80072c4:	2301      	movs	r3, #1
 80072c6:	9301      	str	r3, [sp, #4]
 80072c8:	f107 0357 	add.w	r3, r7, #87	; 0x57
 80072cc:	9300      	str	r3, [sp, #0]
 80072ce:	2301      	movs	r3, #1
 80072d0:	221a      	movs	r2, #26
 80072d2:	21d0      	movs	r1, #208	; 0xd0
 80072d4:	68f8      	ldr	r0, [r7, #12]
 80072d6:	f7fa fe4d 	bl	8001f74 <HAL_I2C_Mem_Write>
	writeData = 0x00;
 80072da:	2300      	movs	r3, #0
 80072dc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, SMPLRT_DIV, 1, &writeData, 1, i2c_timeout);// Set sample rate to 1 kHz
 80072e0:	2364      	movs	r3, #100	; 0x64
 80072e2:	9302      	str	r3, [sp, #8]
 80072e4:	2301      	movs	r3, #1
 80072e6:	9301      	str	r3, [sp, #4]
 80072e8:	f107 0357 	add.w	r3, r7, #87	; 0x57
 80072ec:	9300      	str	r3, [sp, #0]
 80072ee:	2301      	movs	r3, #1
 80072f0:	2219      	movs	r2, #25
 80072f2:	21d0      	movs	r1, #208	; 0xd0
 80072f4:	68f8      	ldr	r0, [r7, #12]
 80072f6:	f7fa fe3d 	bl	8001f74 <HAL_I2C_Mem_Write>
	writeData = 0x00;
 80072fa:	2300      	movs	r3, #0
 80072fc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, GYRO_CONFIG, 1, &writeData, 1, i2c_timeout);// Set gyro full-scale to 250 degrees per second, maximum sensitivity
 8007300:	2364      	movs	r3, #100	; 0x64
 8007302:	9302      	str	r3, [sp, #8]
 8007304:	2301      	movs	r3, #1
 8007306:	9301      	str	r3, [sp, #4]
 8007308:	f107 0357 	add.w	r3, r7, #87	; 0x57
 800730c:	9300      	str	r3, [sp, #0]
 800730e:	2301      	movs	r3, #1
 8007310:	221b      	movs	r2, #27
 8007312:	21d0      	movs	r1, #208	; 0xd0
 8007314:	68f8      	ldr	r0, [r7, #12]
 8007316:	f7fa fe2d 	bl	8001f74 <HAL_I2C_Mem_Write>
	writeData = 0x00;
 800731a:	2300      	movs	r3, #0
 800731c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, ACCEL_CONFIG, 1, &writeData, 1, i2c_timeout);// Set accelerometer full-scale to 2 g, maximum sensitivity
 8007320:	2364      	movs	r3, #100	; 0x64
 8007322:	9302      	str	r3, [sp, #8]
 8007324:	2301      	movs	r3, #1
 8007326:	9301      	str	r3, [sp, #4]
 8007328:	f107 0357 	add.w	r3, r7, #87	; 0x57
 800732c:	9300      	str	r3, [sp, #0]
 800732e:	2301      	movs	r3, #1
 8007330:	221c      	movs	r2, #28
 8007332:	21d0      	movs	r1, #208	; 0xd0
 8007334:	68f8      	ldr	r0, [r7, #12]
 8007336:	f7fa fe1d 	bl	8001f74 <HAL_I2C_Mem_Write>

	uint16_t  gyrosensitivity  = 131;   // = 131 LSB/degrees/sec
 800733a:	2383      	movs	r3, #131	; 0x83
 800733c:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
	uint16_t  accelsensitivity = 16384;  // = 16384 LSB/g
 8007340:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007344:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62

	// Configure FIFO to capture accelerometer and gyro data for bias calculation
	writeData = 0x40;
 8007348:	2340      	movs	r3, #64	; 0x40
 800734a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, USER_CTRL, 1, &writeData, 1, i2c_timeout);// Enable FIFO
 800734e:	2364      	movs	r3, #100	; 0x64
 8007350:	9302      	str	r3, [sp, #8]
 8007352:	2301      	movs	r3, #1
 8007354:	9301      	str	r3, [sp, #4]
 8007356:	f107 0357 	add.w	r3, r7, #87	; 0x57
 800735a:	9300      	str	r3, [sp, #0]
 800735c:	2301      	movs	r3, #1
 800735e:	226a      	movs	r2, #106	; 0x6a
 8007360:	21d0      	movs	r1, #208	; 0xd0
 8007362:	68f8      	ldr	r0, [r7, #12]
 8007364:	f7fa fe06 	bl	8001f74 <HAL_I2C_Mem_Write>
	writeData = 0x78;
 8007368:	2378      	movs	r3, #120	; 0x78
 800736a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, FIFO_EN, 1, &writeData, 1, i2c_timeout);// Enable gyro and accelerometer sensors for FIFO  (max size 512 bytes in MPU-9150)
 800736e:	2364      	movs	r3, #100	; 0x64
 8007370:	9302      	str	r3, [sp, #8]
 8007372:	2301      	movs	r3, #1
 8007374:	9301      	str	r3, [sp, #4]
 8007376:	f107 0357 	add.w	r3, r7, #87	; 0x57
 800737a:	9300      	str	r3, [sp, #0]
 800737c:	2301      	movs	r3, #1
 800737e:	2223      	movs	r2, #35	; 0x23
 8007380:	21d0      	movs	r1, #208	; 0xd0
 8007382:	68f8      	ldr	r0, [r7, #12]
 8007384:	f7fa fdf6 	bl	8001f74 <HAL_I2C_Mem_Write>
	HAL_Delay(40); // accumulate 40 samples in 40 milliseconds = 480 bytes
 8007388:	2028      	movs	r0, #40	; 0x28
 800738a:	f7f9 ff29 	bl	80011e0 <HAL_Delay>

	// At end of sample accumulation, turn off FIFO sensor read
	writeData = 0x00;
 800738e:	2300      	movs	r3, #0
 8007390:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, FIFO_EN, 1, &writeData, 1, i2c_timeout);// Disable gyro and accelerometer sensors for FIFO
 8007394:	2364      	movs	r3, #100	; 0x64
 8007396:	9302      	str	r3, [sp, #8]
 8007398:	2301      	movs	r3, #1
 800739a:	9301      	str	r3, [sp, #4]
 800739c:	f107 0357 	add.w	r3, r7, #87	; 0x57
 80073a0:	9300      	str	r3, [sp, #0]
 80073a2:	2301      	movs	r3, #1
 80073a4:	2223      	movs	r2, #35	; 0x23
 80073a6:	21d0      	movs	r1, #208	; 0xd0
 80073a8:	68f8      	ldr	r0, [r7, #12]
 80073aa:	f7fa fde3 	bl	8001f74 <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Read(I2Cx, MPU9250_ADDRESS, FIFO_COUNTH, 1, &calibData[0], 2, i2c_timeout);// read FIFO sample count
 80073ae:	2364      	movs	r3, #100	; 0x64
 80073b0:	9302      	str	r3, [sp, #8]
 80073b2:	2302      	movs	r3, #2
 80073b4:	9301      	str	r3, [sp, #4]
 80073b6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80073ba:	9300      	str	r3, [sp, #0]
 80073bc:	2301      	movs	r3, #1
 80073be:	2272      	movs	r2, #114	; 0x72
 80073c0:	21d0      	movs	r1, #208	; 0xd0
 80073c2:	68f8      	ldr	r0, [r7, #12]
 80073c4:	f7fa fed0 	bl	8002168 <HAL_I2C_Mem_Read>
	fifo_count = ((uint16_t)calibData[0] << 8) | calibData[1];
 80073c8:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 80073cc:	021b      	lsls	r3, r3, #8
 80073ce:	b21a      	sxth	r2, r3
 80073d0:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 80073d4:	b21b      	sxth	r3, r3
 80073d6:	4313      	orrs	r3, r2
 80073d8:	b21b      	sxth	r3, r3
 80073da:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
	packet_count = fifo_count/12;// How many sets of full gyro and accelerometer data for averaging
 80073de:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 80073e2:	4a5a      	ldr	r2, [pc, #360]	; (800754c <calibrateMPU9250+0x3e8>)
 80073e4:	fba2 2303 	umull	r2, r3, r2, r3
 80073e8:	08db      	lsrs	r3, r3, #3
 80073ea:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e

	for (ii = 0; ii < packet_count; ii++) {
 80073ee:	2300      	movs	r3, #0
 80073f0:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 80073f4:	e077      	b.n	80074e6 <calibrateMPU9250+0x382>
		int16_t accel_temp[3] = {0, 0, 0}, gyro_temp[3] = {0, 0, 0};
 80073f6:	2300      	movs	r3, #0
 80073f8:	833b      	strh	r3, [r7, #24]
 80073fa:	2300      	movs	r3, #0
 80073fc:	837b      	strh	r3, [r7, #26]
 80073fe:	2300      	movs	r3, #0
 8007400:	83bb      	strh	r3, [r7, #28]
 8007402:	2300      	movs	r3, #0
 8007404:	823b      	strh	r3, [r7, #16]
 8007406:	2300      	movs	r3, #0
 8007408:	827b      	strh	r3, [r7, #18]
 800740a:	2300      	movs	r3, #0
 800740c:	82bb      	strh	r3, [r7, #20]
		HAL_I2C_Mem_Read(I2Cx, MPU9250_ADDRESS, FIFO_R_W, 1, &calibData[0], 12, i2c_timeout);
 800740e:	2364      	movs	r3, #100	; 0x64
 8007410:	9302      	str	r3, [sp, #8]
 8007412:	230c      	movs	r3, #12
 8007414:	9301      	str	r3, [sp, #4]
 8007416:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800741a:	9300      	str	r3, [sp, #0]
 800741c:	2301      	movs	r3, #1
 800741e:	2274      	movs	r2, #116	; 0x74
 8007420:	21d0      	movs	r1, #208	; 0xd0
 8007422:	68f8      	ldr	r0, [r7, #12]
 8007424:	f7fa fea0 	bl	8002168 <HAL_I2C_Mem_Read>

		//Form signed 16-bit integer for each sample in FIFO
		accel_temp[0] = (int16_t) (((int16_t)calibData[0] << 8) | calibData[1]  ) ;
 8007428:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 800742c:	021b      	lsls	r3, r3, #8
 800742e:	b21a      	sxth	r2, r3
 8007430:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 8007434:	b21b      	sxth	r3, r3
 8007436:	4313      	orrs	r3, r2
 8007438:	b21b      	sxth	r3, r3
 800743a:	833b      	strh	r3, [r7, #24]
		accel_temp[1] = (int16_t) (((int16_t)calibData[2] << 8) | calibData[3]  ) ;
 800743c:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8007440:	021b      	lsls	r3, r3, #8
 8007442:	b21a      	sxth	r2, r3
 8007444:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8007448:	b21b      	sxth	r3, r3
 800744a:	4313      	orrs	r3, r2
 800744c:	b21b      	sxth	r3, r3
 800744e:	837b      	strh	r3, [r7, #26]
		accel_temp[2] = (int16_t) (((int16_t)calibData[4] << 8) | calibData[5]  ) ;
 8007450:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8007454:	021b      	lsls	r3, r3, #8
 8007456:	b21a      	sxth	r2, r3
 8007458:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800745c:	b21b      	sxth	r3, r3
 800745e:	4313      	orrs	r3, r2
 8007460:	b21b      	sxth	r3, r3
 8007462:	83bb      	strh	r3, [r7, #28]
		gyro_temp[0]  = (int16_t) (((int16_t)calibData[6] << 8) | calibData[7]  ) ;
 8007464:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8007468:	021b      	lsls	r3, r3, #8
 800746a:	b21a      	sxth	r2, r3
 800746c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8007470:	b21b      	sxth	r3, r3
 8007472:	4313      	orrs	r3, r2
 8007474:	b21b      	sxth	r3, r3
 8007476:	823b      	strh	r3, [r7, #16]
		gyro_temp[1]  = (int16_t) (((int16_t)calibData[8] << 8) | calibData[9]  ) ;
 8007478:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 800747c:	021b      	lsls	r3, r3, #8
 800747e:	b21a      	sxth	r2, r3
 8007480:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8007484:	b21b      	sxth	r3, r3
 8007486:	4313      	orrs	r3, r2
 8007488:	b21b      	sxth	r3, r3
 800748a:	827b      	strh	r3, [r7, #18]
		gyro_temp[2]  = (int16_t) (((int16_t)calibData[10] << 8) | calibData[11]) ;
 800748c:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
 8007490:	021b      	lsls	r3, r3, #8
 8007492:	b21a      	sxth	r2, r3
 8007494:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8007498:	b21b      	sxth	r3, r3
 800749a:	4313      	orrs	r3, r2
 800749c:	b21b      	sxth	r3, r3
 800749e:	82bb      	strh	r3, [r7, #20]

		//Sum individual signed 16-bit biases to get accumulated signed 32-bit biases
		accel_bias[0] += (int32_t) accel_temp[0];
 80074a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074a2:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 80074a6:	4413      	add	r3, r2
 80074a8:	633b      	str	r3, [r7, #48]	; 0x30
		accel_bias[1] += (int32_t) accel_temp[1];
 80074aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074ac:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 80074b0:	4413      	add	r3, r2
 80074b2:	637b      	str	r3, [r7, #52]	; 0x34
		accel_bias[2] += (int32_t) accel_temp[2];
 80074b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074b6:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 80074ba:	4413      	add	r3, r2
 80074bc:	63bb      	str	r3, [r7, #56]	; 0x38
		gyro_bias[0]  += (int32_t) gyro_temp[0];
 80074be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80074c0:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80074c4:	4413      	add	r3, r2
 80074c6:	63fb      	str	r3, [r7, #60]	; 0x3c
		gyro_bias[1]  += (int32_t) gyro_temp[1];
 80074c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80074ca:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80074ce:	4413      	add	r3, r2
 80074d0:	643b      	str	r3, [r7, #64]	; 0x40
		gyro_bias[2]  += (int32_t) gyro_temp[2];
 80074d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80074d4:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80074d8:	4413      	add	r3, r2
 80074da:	647b      	str	r3, [r7, #68]	; 0x44
	for (ii = 0; ii < packet_count; ii++) {
 80074dc:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 80074e0:	3301      	adds	r3, #1
 80074e2:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 80074e6:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 80074ea:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 80074ee:	429a      	cmp	r2, r3
 80074f0:	d381      	bcc.n	80073f6 <calibrateMPU9250+0x292>
	}

	//Normalize sums to get average count biases
	accel_bias[0] /= (int32_t) packet_count;
 80074f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80074f4:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 80074f8:	fb92 f3f3 	sdiv	r3, r2, r3
 80074fc:	633b      	str	r3, [r7, #48]	; 0x30
	accel_bias[1] /= (int32_t) packet_count;
 80074fe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007500:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8007504:	fb92 f3f3 	sdiv	r3, r2, r3
 8007508:	637b      	str	r3, [r7, #52]	; 0x34
	accel_bias[2] /= (int32_t) packet_count;
 800750a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800750c:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8007510:	fb92 f3f3 	sdiv	r3, r2, r3
 8007514:	63bb      	str	r3, [r7, #56]	; 0x38
	gyro_bias[0]  /= (int32_t) packet_count;
 8007516:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007518:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 800751c:	fb92 f3f3 	sdiv	r3, r2, r3
 8007520:	63fb      	str	r3, [r7, #60]	; 0x3c
	gyro_bias[1]  /= (int32_t) packet_count;
 8007522:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007524:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8007528:	fb92 f3f3 	sdiv	r3, r2, r3
 800752c:	643b      	str	r3, [r7, #64]	; 0x40
	gyro_bias[2]  /= (int32_t) packet_count;
 800752e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007530:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8007534:	fb92 f3f3 	sdiv	r3, r2, r3
 8007538:	647b      	str	r3, [r7, #68]	; 0x44

	//Remove gravity from the z-axis accelerometer bias calculation
	if(accel_bias[2] > 0L) {accel_bias[2] -= (int32_t) accelsensitivity;}
 800753a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800753c:	2b00      	cmp	r3, #0
 800753e:	dd07      	ble.n	8007550 <calibrateMPU9250+0x3ec>
 8007540:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007542:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8007546:	1ad3      	subs	r3, r2, r3
 8007548:	63bb      	str	r3, [r7, #56]	; 0x38
 800754a:	e006      	b.n	800755a <calibrateMPU9250+0x3f6>
 800754c:	aaaaaaab 	.word	0xaaaaaaab
	else {accel_bias[2] += (int32_t) accelsensitivity;}
 8007550:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007552:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8007556:	4413      	add	r3, r2
 8007558:	63bb      	str	r3, [r7, #56]	; 0x38

	//Construct the gyro biases for push to the hardware gyro bias registers, which are reset to zero upon device startup
	calibData[0] = (-gyro_bias[0]/4  >> 8) & 0xFF; // Divide by 4 to get 32.9 LSB per deg/s to conform to expected bias input format
 800755a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800755c:	425b      	negs	r3, r3
 800755e:	2b00      	cmp	r3, #0
 8007560:	da00      	bge.n	8007564 <calibrateMPU9250+0x400>
 8007562:	3303      	adds	r3, #3
 8007564:	109b      	asrs	r3, r3, #2
 8007566:	121b      	asrs	r3, r3, #8
 8007568:	b2db      	uxtb	r3, r3
 800756a:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	calibData[1] = (-gyro_bias[0]/4)       & 0xFF; // Biases are additive, so change sign on calculated average gyro biases
 800756e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007570:	425b      	negs	r3, r3
 8007572:	2b00      	cmp	r3, #0
 8007574:	da00      	bge.n	8007578 <calibrateMPU9250+0x414>
 8007576:	3303      	adds	r3, #3
 8007578:	109b      	asrs	r3, r3, #2
 800757a:	b2db      	uxtb	r3, r3
 800757c:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
	calibData[2] = (-gyro_bias[1]/4  >> 8) & 0xFF;
 8007580:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007582:	425b      	negs	r3, r3
 8007584:	2b00      	cmp	r3, #0
 8007586:	da00      	bge.n	800758a <calibrateMPU9250+0x426>
 8007588:	3303      	adds	r3, #3
 800758a:	109b      	asrs	r3, r3, #2
 800758c:	121b      	asrs	r3, r3, #8
 800758e:	b2db      	uxtb	r3, r3
 8007590:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
	calibData[3] = (-gyro_bias[1]/4)       & 0xFF;
 8007594:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007596:	425b      	negs	r3, r3
 8007598:	2b00      	cmp	r3, #0
 800759a:	da00      	bge.n	800759e <calibrateMPU9250+0x43a>
 800759c:	3303      	adds	r3, #3
 800759e:	109b      	asrs	r3, r3, #2
 80075a0:	b2db      	uxtb	r3, r3
 80075a2:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
	calibData[4] = (-gyro_bias[2]/4  >> 8) & 0xFF;
 80075a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80075a8:	425b      	negs	r3, r3
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	da00      	bge.n	80075b0 <calibrateMPU9250+0x44c>
 80075ae:	3303      	adds	r3, #3
 80075b0:	109b      	asrs	r3, r3, #2
 80075b2:	121b      	asrs	r3, r3, #8
 80075b4:	b2db      	uxtb	r3, r3
 80075b6:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
	calibData[5] = (-gyro_bias[2]/4)       & 0xFF;
 80075ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80075bc:	425b      	negs	r3, r3
 80075be:	2b00      	cmp	r3, #0
 80075c0:	da00      	bge.n	80075c4 <calibrateMPU9250+0x460>
 80075c2:	3303      	adds	r3, #3
 80075c4:	109b      	asrs	r3, r3, #2
 80075c6:	b2db      	uxtb	r3, r3
 80075c8:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

	//Push gyro biases to hardware registers
	writeData = calibData[0];
 80075cc:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 80075d0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, XG_OFFSET_H, 1, &writeData, 1, i2c_timeout);
 80075d4:	2364      	movs	r3, #100	; 0x64
 80075d6:	9302      	str	r3, [sp, #8]
 80075d8:	2301      	movs	r3, #1
 80075da:	9301      	str	r3, [sp, #4]
 80075dc:	f107 0357 	add.w	r3, r7, #87	; 0x57
 80075e0:	9300      	str	r3, [sp, #0]
 80075e2:	2301      	movs	r3, #1
 80075e4:	2213      	movs	r2, #19
 80075e6:	21d0      	movs	r1, #208	; 0xd0
 80075e8:	68f8      	ldr	r0, [r7, #12]
 80075ea:	f7fa fcc3 	bl	8001f74 <HAL_I2C_Mem_Write>
	writeData = calibData[1];
 80075ee:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 80075f2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, XG_OFFSET_L, 1, &writeData, 1, i2c_timeout);
 80075f6:	2364      	movs	r3, #100	; 0x64
 80075f8:	9302      	str	r3, [sp, #8]
 80075fa:	2301      	movs	r3, #1
 80075fc:	9301      	str	r3, [sp, #4]
 80075fe:	f107 0357 	add.w	r3, r7, #87	; 0x57
 8007602:	9300      	str	r3, [sp, #0]
 8007604:	2301      	movs	r3, #1
 8007606:	2214      	movs	r2, #20
 8007608:	21d0      	movs	r1, #208	; 0xd0
 800760a:	68f8      	ldr	r0, [r7, #12]
 800760c:	f7fa fcb2 	bl	8001f74 <HAL_I2C_Mem_Write>
	writeData = calibData[2];
 8007610:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8007614:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, YG_OFFSET_H, 1, &writeData, 1, i2c_timeout);
 8007618:	2364      	movs	r3, #100	; 0x64
 800761a:	9302      	str	r3, [sp, #8]
 800761c:	2301      	movs	r3, #1
 800761e:	9301      	str	r3, [sp, #4]
 8007620:	f107 0357 	add.w	r3, r7, #87	; 0x57
 8007624:	9300      	str	r3, [sp, #0]
 8007626:	2301      	movs	r3, #1
 8007628:	2215      	movs	r2, #21
 800762a:	21d0      	movs	r1, #208	; 0xd0
 800762c:	68f8      	ldr	r0, [r7, #12]
 800762e:	f7fa fca1 	bl	8001f74 <HAL_I2C_Mem_Write>
	writeData = calibData[3];
 8007632:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8007636:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, YG_OFFSET_L, 1, &writeData, 1, i2c_timeout);
 800763a:	2364      	movs	r3, #100	; 0x64
 800763c:	9302      	str	r3, [sp, #8]
 800763e:	2301      	movs	r3, #1
 8007640:	9301      	str	r3, [sp, #4]
 8007642:	f107 0357 	add.w	r3, r7, #87	; 0x57
 8007646:	9300      	str	r3, [sp, #0]
 8007648:	2301      	movs	r3, #1
 800764a:	2216      	movs	r2, #22
 800764c:	21d0      	movs	r1, #208	; 0xd0
 800764e:	68f8      	ldr	r0, [r7, #12]
 8007650:	f7fa fc90 	bl	8001f74 <HAL_I2C_Mem_Write>
	writeData = calibData[4];
 8007654:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8007658:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, ZG_OFFSET_H, 1, &writeData, 1, i2c_timeout);
 800765c:	2364      	movs	r3, #100	; 0x64
 800765e:	9302      	str	r3, [sp, #8]
 8007660:	2301      	movs	r3, #1
 8007662:	9301      	str	r3, [sp, #4]
 8007664:	f107 0357 	add.w	r3, r7, #87	; 0x57
 8007668:	9300      	str	r3, [sp, #0]
 800766a:	2301      	movs	r3, #1
 800766c:	2217      	movs	r2, #23
 800766e:	21d0      	movs	r1, #208	; 0xd0
 8007670:	68f8      	ldr	r0, [r7, #12]
 8007672:	f7fa fc7f 	bl	8001f74 <HAL_I2C_Mem_Write>
	writeData = calibData[5];
 8007676:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800767a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, ZG_OFFSET_L, 1, &writeData, 1, i2c_timeout);
 800767e:	2364      	movs	r3, #100	; 0x64
 8007680:	9302      	str	r3, [sp, #8]
 8007682:	2301      	movs	r3, #1
 8007684:	9301      	str	r3, [sp, #4]
 8007686:	f107 0357 	add.w	r3, r7, #87	; 0x57
 800768a:	9300      	str	r3, [sp, #0]
 800768c:	2301      	movs	r3, #1
 800768e:	2218      	movs	r2, #24
 8007690:	21d0      	movs	r1, #208	; 0xd0
 8007692:	68f8      	ldr	r0, [r7, #12]
 8007694:	f7fa fc6e 	bl	8001f74 <HAL_I2C_Mem_Write>

	//Output scaled gyro biases for display in the main program
	dest1[0] = (float) gyro_bias[0]/(float) gyrosensitivity;
 8007698:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800769a:	4618      	mov	r0, r3
 800769c:	f7f9 faee 	bl	8000c7c <__aeabi_i2f>
 80076a0:	4604      	mov	r4, r0
 80076a2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80076a6:	4618      	mov	r0, r3
 80076a8:	f7f9 fae4 	bl	8000c74 <__aeabi_ui2f>
 80076ac:	4603      	mov	r3, r0
 80076ae:	4619      	mov	r1, r3
 80076b0:	4620      	mov	r0, r4
 80076b2:	f7f9 fbeb 	bl	8000e8c <__aeabi_fdiv>
 80076b6:	4603      	mov	r3, r0
 80076b8:	461a      	mov	r2, r3
 80076ba:	68bb      	ldr	r3, [r7, #8]
 80076bc:	601a      	str	r2, [r3, #0]
	dest1[1] = (float) gyro_bias[1]/(float) gyrosensitivity;
 80076be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80076c0:	4618      	mov	r0, r3
 80076c2:	f7f9 fadb 	bl	8000c7c <__aeabi_i2f>
 80076c6:	4605      	mov	r5, r0
 80076c8:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80076cc:	4618      	mov	r0, r3
 80076ce:	f7f9 fad1 	bl	8000c74 <__aeabi_ui2f>
 80076d2:	4602      	mov	r2, r0
 80076d4:	68bb      	ldr	r3, [r7, #8]
 80076d6:	1d1c      	adds	r4, r3, #4
 80076d8:	4611      	mov	r1, r2
 80076da:	4628      	mov	r0, r5
 80076dc:	f7f9 fbd6 	bl	8000e8c <__aeabi_fdiv>
 80076e0:	4603      	mov	r3, r0
 80076e2:	6023      	str	r3, [r4, #0]
	dest1[2] = (float) gyro_bias[2]/(float) gyrosensitivity;
 80076e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80076e6:	4618      	mov	r0, r3
 80076e8:	f7f9 fac8 	bl	8000c7c <__aeabi_i2f>
 80076ec:	4605      	mov	r5, r0
 80076ee:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80076f2:	4618      	mov	r0, r3
 80076f4:	f7f9 fabe 	bl	8000c74 <__aeabi_ui2f>
 80076f8:	4602      	mov	r2, r0
 80076fa:	68bb      	ldr	r3, [r7, #8]
 80076fc:	f103 0408 	add.w	r4, r3, #8
 8007700:	4611      	mov	r1, r2
 8007702:	4628      	mov	r0, r5
 8007704:	f7f9 fbc2 	bl	8000e8c <__aeabi_fdiv>
 8007708:	4603      	mov	r3, r0
 800770a:	6023      	str	r3, [r4, #0]

		printf("-------------------------\r\n");
#endif

	//Construct the accelerometer biases for push to the hardware accelerometer bias registers.
	int32_t accel_bias_reg[3] = {0, 0, 0}; //A place to hold the factory accelerometer trim biases
 800770c:	2300      	movs	r3, #0
 800770e:	627b      	str	r3, [r7, #36]	; 0x24
 8007710:	2300      	movs	r3, #0
 8007712:	62bb      	str	r3, [r7, #40]	; 0x28
 8007714:	2300      	movs	r3, #0
 8007716:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_I2C_Mem_Read(I2Cx, MPU9250_ADDRESS, XA_OFFSET_H, 1, &calibData[0], 2, i2c_timeout); //Read factory accelerometer trim values
 8007718:	2364      	movs	r3, #100	; 0x64
 800771a:	9302      	str	r3, [sp, #8]
 800771c:	2302      	movs	r3, #2
 800771e:	9301      	str	r3, [sp, #4]
 8007720:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8007724:	9300      	str	r3, [sp, #0]
 8007726:	2301      	movs	r3, #1
 8007728:	2277      	movs	r2, #119	; 0x77
 800772a:	21d0      	movs	r1, #208	; 0xd0
 800772c:	68f8      	ldr	r0, [r7, #12]
 800772e:	f7fa fd1b 	bl	8002168 <HAL_I2C_Mem_Read>
	accel_bias_reg[0] = (int32_t) (((int16_t)calibData[0] << 8) | calibData[1]);
 8007732:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8007736:	021b      	lsls	r3, r3, #8
 8007738:	f897 2049 	ldrb.w	r2, [r7, #73]	; 0x49
 800773c:	4313      	orrs	r3, r2
 800773e:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_I2C_Mem_Read(I2Cx, MPU9250_ADDRESS, YA_OFFSET_H, 1, &calibData[0], 2, i2c_timeout);
 8007740:	2364      	movs	r3, #100	; 0x64
 8007742:	9302      	str	r3, [sp, #8]
 8007744:	2302      	movs	r3, #2
 8007746:	9301      	str	r3, [sp, #4]
 8007748:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800774c:	9300      	str	r3, [sp, #0]
 800774e:	2301      	movs	r3, #1
 8007750:	227a      	movs	r2, #122	; 0x7a
 8007752:	21d0      	movs	r1, #208	; 0xd0
 8007754:	68f8      	ldr	r0, [r7, #12]
 8007756:	f7fa fd07 	bl	8002168 <HAL_I2C_Mem_Read>
	accel_bias_reg[1] = (int32_t) (((int16_t)calibData[0] << 8) | calibData[1]);
 800775a:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 800775e:	021b      	lsls	r3, r3, #8
 8007760:	f897 2049 	ldrb.w	r2, [r7, #73]	; 0x49
 8007764:	4313      	orrs	r3, r2
 8007766:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_I2C_Mem_Read(I2Cx, MPU9250_ADDRESS, ZA_OFFSET_H, 1, &calibData[0], 2, i2c_timeout);
 8007768:	2364      	movs	r3, #100	; 0x64
 800776a:	9302      	str	r3, [sp, #8]
 800776c:	2302      	movs	r3, #2
 800776e:	9301      	str	r3, [sp, #4]
 8007770:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8007774:	9300      	str	r3, [sp, #0]
 8007776:	2301      	movs	r3, #1
 8007778:	227d      	movs	r2, #125	; 0x7d
 800777a:	21d0      	movs	r1, #208	; 0xd0
 800777c:	68f8      	ldr	r0, [r7, #12]
 800777e:	f7fa fcf3 	bl	8002168 <HAL_I2C_Mem_Read>
	accel_bias_reg[2] = (int32_t) (((int16_t)calibData[0] << 8) | calibData[1]);
 8007782:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8007786:	021b      	lsls	r3, r3, #8
 8007788:	f897 2049 	ldrb.w	r2, [r7, #73]	; 0x49
 800778c:	4313      	orrs	r3, r2
 800778e:	62fb      	str	r3, [r7, #44]	; 0x2c

	//Define mask for temperature compensation bit 0 of lower byte of accelerometer bias registers
	uint32_t mask = 1uL;
 8007790:	2301      	movs	r3, #1
 8007792:	65bb      	str	r3, [r7, #88]	; 0x58
	//Define array to hold mask bit for each accelerometer bias axis
	uint8_t mask_bit[3] = {0, 0, 0};
 8007794:	4a8d      	ldr	r2, [pc, #564]	; (80079cc <calibrateMPU9250+0x868>)
 8007796:	f107 0320 	add.w	r3, r7, #32
 800779a:	6812      	ldr	r2, [r2, #0]
 800779c:	4611      	mov	r1, r2
 800779e:	8019      	strh	r1, [r3, #0]
 80077a0:	3302      	adds	r3, #2
 80077a2:	0c12      	lsrs	r2, r2, #16
 80077a4:	701a      	strb	r2, [r3, #0]

	for(ii = 0; ii < 3; ii++) {
 80077a6:	2300      	movs	r3, #0
 80077a8:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 80077ac:	e017      	b.n	80077de <calibrateMPU9250+0x67a>
		//If temperature compensation bit is set, record that fact in mask_bit
		if((accel_bias_reg[ii] & mask)) mask_bit[ii] = 0x01;
 80077ae:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 80077b2:	009b      	lsls	r3, r3, #2
 80077b4:	3368      	adds	r3, #104	; 0x68
 80077b6:	443b      	add	r3, r7
 80077b8:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80077bc:	461a      	mov	r2, r3
 80077be:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80077c0:	4013      	ands	r3, r2
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d006      	beq.n	80077d4 <calibrateMPU9250+0x670>
 80077c6:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 80077ca:	3368      	adds	r3, #104	; 0x68
 80077cc:	443b      	add	r3, r7
 80077ce:	2201      	movs	r2, #1
 80077d0:	f803 2c48 	strb.w	r2, [r3, #-72]
	for(ii = 0; ii < 3; ii++) {
 80077d4:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 80077d8:	3301      	adds	r3, #1
 80077da:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 80077de:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 80077e2:	2b02      	cmp	r3, #2
 80077e4:	d9e3      	bls.n	80077ae <calibrateMPU9250+0x64a>
	}

	//Construct total accelerometer bias, including calculated average accelerometer bias from above
	accel_bias_reg[0] -= (accel_bias[0]/8); //Subtract calculated averaged accelerometer bias scaled to 2048 LSB/g (16 g full scale)
 80077e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80077e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	da00      	bge.n	80077f0 <calibrateMPU9250+0x68c>
 80077ee:	3307      	adds	r3, #7
 80077f0:	10db      	asrs	r3, r3, #3
 80077f2:	425b      	negs	r3, r3
 80077f4:	4413      	add	r3, r2
 80077f6:	627b      	str	r3, [r7, #36]	; 0x24
	accel_bias_reg[1] -= (accel_bias[1]/8);
 80077f8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80077fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	da00      	bge.n	8007802 <calibrateMPU9250+0x69e>
 8007800:	3307      	adds	r3, #7
 8007802:	10db      	asrs	r3, r3, #3
 8007804:	425b      	negs	r3, r3
 8007806:	4413      	add	r3, r2
 8007808:	62bb      	str	r3, [r7, #40]	; 0x28
	accel_bias_reg[2] -= (accel_bias[2]/8);
 800780a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800780c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800780e:	2b00      	cmp	r3, #0
 8007810:	da00      	bge.n	8007814 <calibrateMPU9250+0x6b0>
 8007812:	3307      	adds	r3, #7
 8007814:	10db      	asrs	r3, r3, #3
 8007816:	425b      	negs	r3, r3
 8007818:	4413      	add	r3, r2
 800781a:	62fb      	str	r3, [r7, #44]	; 0x2c

	calibData[0] = (accel_bias_reg[0] >> 8) & 0xFF;
 800781c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800781e:	121b      	asrs	r3, r3, #8
 8007820:	b2db      	uxtb	r3, r3
 8007822:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	calibData[1] = (accel_bias_reg[0])      & 0xFF;
 8007826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007828:	b2db      	uxtb	r3, r3
 800782a:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
	calibData[1] = calibData[1] | mask_bit[0]; // preserve temperature compensation bit when writing back to accelerometer bias registers
 800782e:	f897 2049 	ldrb.w	r2, [r7, #73]	; 0x49
 8007832:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007836:	4313      	orrs	r3, r2
 8007838:	b2db      	uxtb	r3, r3
 800783a:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
	calibData[2] = (accel_bias_reg[1] >> 8) & 0xFF;
 800783e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007840:	121b      	asrs	r3, r3, #8
 8007842:	b2db      	uxtb	r3, r3
 8007844:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
	calibData[3] = (accel_bias_reg[1])      & 0xFF;
 8007848:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800784a:	b2db      	uxtb	r3, r3
 800784c:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
	calibData[3] = calibData[3] | mask_bit[1]; // preserve temperature compensation bit when writing back to accelerometer bias registers
 8007850:	f897 204b 	ldrb.w	r2, [r7, #75]	; 0x4b
 8007854:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8007858:	4313      	orrs	r3, r2
 800785a:	b2db      	uxtb	r3, r3
 800785c:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
	calibData[4] = (accel_bias_reg[2] >> 8) & 0xFF;
 8007860:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007862:	121b      	asrs	r3, r3, #8
 8007864:	b2db      	uxtb	r3, r3
 8007866:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
	calibData[5] = (accel_bias_reg[2])      & 0xFF;
 800786a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800786c:	b2db      	uxtb	r3, r3
 800786e:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
	calibData[5] = calibData[5] | mask_bit[2]; // preserve temperature compensation bit when writing back to accelerometer bias registers
 8007872:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 8007876:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800787a:	4313      	orrs	r3, r2
 800787c:	b2db      	uxtb	r3, r3
 800787e:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

	//Push accelerometer biases to hardware registers
	writeData = calibData[0];
 8007882:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8007886:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, XA_OFFSET_H, 1, &writeData, 1, i2c_timeout);
 800788a:	2364      	movs	r3, #100	; 0x64
 800788c:	9302      	str	r3, [sp, #8]
 800788e:	2301      	movs	r3, #1
 8007890:	9301      	str	r3, [sp, #4]
 8007892:	f107 0357 	add.w	r3, r7, #87	; 0x57
 8007896:	9300      	str	r3, [sp, #0]
 8007898:	2301      	movs	r3, #1
 800789a:	2277      	movs	r2, #119	; 0x77
 800789c:	21d0      	movs	r1, #208	; 0xd0
 800789e:	68f8      	ldr	r0, [r7, #12]
 80078a0:	f7fa fb68 	bl	8001f74 <HAL_I2C_Mem_Write>
	writeData = calibData[1];
 80078a4:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 80078a8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, XA_OFFSET_L, 1, &writeData, 1, i2c_timeout);
 80078ac:	2364      	movs	r3, #100	; 0x64
 80078ae:	9302      	str	r3, [sp, #8]
 80078b0:	2301      	movs	r3, #1
 80078b2:	9301      	str	r3, [sp, #4]
 80078b4:	f107 0357 	add.w	r3, r7, #87	; 0x57
 80078b8:	9300      	str	r3, [sp, #0]
 80078ba:	2301      	movs	r3, #1
 80078bc:	2278      	movs	r2, #120	; 0x78
 80078be:	21d0      	movs	r1, #208	; 0xd0
 80078c0:	68f8      	ldr	r0, [r7, #12]
 80078c2:	f7fa fb57 	bl	8001f74 <HAL_I2C_Mem_Write>
	writeData = calibData[2];
 80078c6:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 80078ca:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, YA_OFFSET_H, 1, &writeData, 1, i2c_timeout);
 80078ce:	2364      	movs	r3, #100	; 0x64
 80078d0:	9302      	str	r3, [sp, #8]
 80078d2:	2301      	movs	r3, #1
 80078d4:	9301      	str	r3, [sp, #4]
 80078d6:	f107 0357 	add.w	r3, r7, #87	; 0x57
 80078da:	9300      	str	r3, [sp, #0]
 80078dc:	2301      	movs	r3, #1
 80078de:	227a      	movs	r2, #122	; 0x7a
 80078e0:	21d0      	movs	r1, #208	; 0xd0
 80078e2:	68f8      	ldr	r0, [r7, #12]
 80078e4:	f7fa fb46 	bl	8001f74 <HAL_I2C_Mem_Write>
	writeData = calibData[3];
 80078e8:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80078ec:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, YA_OFFSET_L, 1, &writeData, 1, i2c_timeout);
 80078f0:	2364      	movs	r3, #100	; 0x64
 80078f2:	9302      	str	r3, [sp, #8]
 80078f4:	2301      	movs	r3, #1
 80078f6:	9301      	str	r3, [sp, #4]
 80078f8:	f107 0357 	add.w	r3, r7, #87	; 0x57
 80078fc:	9300      	str	r3, [sp, #0]
 80078fe:	2301      	movs	r3, #1
 8007900:	227b      	movs	r2, #123	; 0x7b
 8007902:	21d0      	movs	r1, #208	; 0xd0
 8007904:	68f8      	ldr	r0, [r7, #12]
 8007906:	f7fa fb35 	bl	8001f74 <HAL_I2C_Mem_Write>
	writeData = calibData[4];
 800790a:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 800790e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, ZA_OFFSET_H, 1, &writeData, 1, i2c_timeout);
 8007912:	2364      	movs	r3, #100	; 0x64
 8007914:	9302      	str	r3, [sp, #8]
 8007916:	2301      	movs	r3, #1
 8007918:	9301      	str	r3, [sp, #4]
 800791a:	f107 0357 	add.w	r3, r7, #87	; 0x57
 800791e:	9300      	str	r3, [sp, #0]
 8007920:	2301      	movs	r3, #1
 8007922:	227d      	movs	r2, #125	; 0x7d
 8007924:	21d0      	movs	r1, #208	; 0xd0
 8007926:	68f8      	ldr	r0, [r7, #12]
 8007928:	f7fa fb24 	bl	8001f74 <HAL_I2C_Mem_Write>
	writeData = calibData[5];
 800792c:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8007930:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, ZA_OFFSET_L, 1, &writeData, 1, i2c_timeout);
 8007934:	2364      	movs	r3, #100	; 0x64
 8007936:	9302      	str	r3, [sp, #8]
 8007938:	2301      	movs	r3, #1
 800793a:	9301      	str	r3, [sp, #4]
 800793c:	f107 0357 	add.w	r3, r7, #87	; 0x57
 8007940:	9300      	str	r3, [sp, #0]
 8007942:	2301      	movs	r3, #1
 8007944:	227e      	movs	r2, #126	; 0x7e
 8007946:	21d0      	movs	r1, #208	; 0xd0
 8007948:	68f8      	ldr	r0, [r7, #12]
 800794a:	f7fa fb13 	bl	8001f74 <HAL_I2C_Mem_Write>

	//Output scaled gyro biases for display in the main program
	dest2[0] = (float) accel_bias[0]/(float) accelsensitivity;
 800794e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007950:	4618      	mov	r0, r3
 8007952:	f7f9 f993 	bl	8000c7c <__aeabi_i2f>
 8007956:	4604      	mov	r4, r0
 8007958:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800795c:	4618      	mov	r0, r3
 800795e:	f7f9 f989 	bl	8000c74 <__aeabi_ui2f>
 8007962:	4603      	mov	r3, r0
 8007964:	4619      	mov	r1, r3
 8007966:	4620      	mov	r0, r4
 8007968:	f7f9 fa90 	bl	8000e8c <__aeabi_fdiv>
 800796c:	4603      	mov	r3, r0
 800796e:	461a      	mov	r2, r3
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	601a      	str	r2, [r3, #0]
	dest2[1] = (float) accel_bias[1]/(float) accelsensitivity;
 8007974:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007976:	4618      	mov	r0, r3
 8007978:	f7f9 f980 	bl	8000c7c <__aeabi_i2f>
 800797c:	4605      	mov	r5, r0
 800797e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8007982:	4618      	mov	r0, r3
 8007984:	f7f9 f976 	bl	8000c74 <__aeabi_ui2f>
 8007988:	4602      	mov	r2, r0
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	1d1c      	adds	r4, r3, #4
 800798e:	4611      	mov	r1, r2
 8007990:	4628      	mov	r0, r5
 8007992:	f7f9 fa7b 	bl	8000e8c <__aeabi_fdiv>
 8007996:	4603      	mov	r3, r0
 8007998:	6023      	str	r3, [r4, #0]
	dest2[2] = (float) accel_bias[2]/(float) accelsensitivity;
 800799a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800799c:	4618      	mov	r0, r3
 800799e:	f7f9 f96d 	bl	8000c7c <__aeabi_i2f>
 80079a2:	4605      	mov	r5, r0
 80079a4:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 80079a8:	4618      	mov	r0, r3
 80079aa:	f7f9 f963 	bl	8000c74 <__aeabi_ui2f>
 80079ae:	4602      	mov	r2, r0
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	f103 0408 	add.w	r4, r3, #8
 80079b6:	4611      	mov	r1, r2
 80079b8:	4628      	mov	r0, r5
 80079ba:	f7f9 fa67 	bl	8000e8c <__aeabi_fdiv>
 80079be:	4603      	mov	r3, r0
 80079c0:	6023      	str	r3, [r4, #0]
		printf("Accel bias Y: %f\r\n", accelBiasY);
		printf("Accel bias Z: %f\r\n", accelBiasZ);

		printf("-------------------------\r\n");
#endif
}
 80079c2:	bf00      	nop
 80079c4:	3768      	adds	r7, #104	; 0x68
 80079c6:	46bd      	mov	sp, r7
 80079c8:	bdb0      	pop	{r4, r5, r7, pc}
 80079ca:	bf00      	nop
 80079cc:	0800c180 	.word	0x0800c180

080079d0 <MPU9250SelfTest>:


// Accelerometer and gyroscope self test; check calibration wrt factory settings
void MPU9250SelfTest(I2C_HandleTypeDef *I2Cx, float * destination) {
 80079d0:	b5b0      	push	{r4, r5, r7, lr}
 80079d2:	b0a8      	sub	sp, #160	; 0xa0
 80079d4:	af04      	add	r7, sp, #16
 80079d6:	6078      	str	r0, [r7, #4]
 80079d8:	6039      	str	r1, [r7, #0]
	uint8_t writeData;

	uint8_t rawTestData[6] = {0, 0, 0, 0, 0, 0};
 80079da:	4aa2      	ldr	r2, [pc, #648]	; (8007c64 <MPU9250SelfTest+0x294>)
 80079dc:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80079e0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80079e4:	6018      	str	r0, [r3, #0]
 80079e6:	3304      	adds	r3, #4
 80079e8:	8019      	strh	r1, [r3, #0]
	uint8_t selfTest[6];
	int32_t gAvg[3] = {0}, aAvg[3] = {0}, aSTAvg[3] = {0}, gSTAvg[3] = {0};
 80079ea:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80079ee:	2200      	movs	r2, #0
 80079f0:	601a      	str	r2, [r3, #0]
 80079f2:	605a      	str	r2, [r3, #4]
 80079f4:	609a      	str	r2, [r3, #8]
 80079f6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80079fa:	2200      	movs	r2, #0
 80079fc:	601a      	str	r2, [r3, #0]
 80079fe:	605a      	str	r2, [r3, #4]
 8007a00:	609a      	str	r2, [r3, #8]
 8007a02:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8007a06:	2200      	movs	r2, #0
 8007a08:	601a      	str	r2, [r3, #0]
 8007a0a:	605a      	str	r2, [r3, #4]
 8007a0c:	609a      	str	r2, [r3, #8]
 8007a0e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8007a12:	2200      	movs	r2, #0
 8007a14:	601a      	str	r2, [r3, #0]
 8007a16:	605a      	str	r2, [r3, #4]
 8007a18:	609a      	str	r2, [r3, #8]
	float factoryTrim[6];
	uint8_t FS = 0;
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

	writeData = 0x00;
 8007a20:	2300      	movs	r3, #0
 8007a22:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, SMPLRT_DIV, 1, &writeData, 1, i2c_timeout);// Set gyro sample rate to 1 kHz
 8007a26:	2364      	movs	r3, #100	; 0x64
 8007a28:	9302      	str	r3, [sp, #8]
 8007a2a:	2301      	movs	r3, #1
 8007a2c:	9301      	str	r3, [sp, #4]
 8007a2e:	f107 0376 	add.w	r3, r7, #118	; 0x76
 8007a32:	9300      	str	r3, [sp, #0]
 8007a34:	2301      	movs	r3, #1
 8007a36:	2219      	movs	r2, #25
 8007a38:	21d0      	movs	r1, #208	; 0xd0
 8007a3a:	6878      	ldr	r0, [r7, #4]
 8007a3c:	f7fa fa9a 	bl	8001f74 <HAL_I2C_Mem_Write>
	writeData = 0x02;
 8007a40:	2302      	movs	r3, #2
 8007a42:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, CONFIG, 1, &writeData, 1, i2c_timeout);// Set gyro sample rate to 1 kHz and DLPF to 92 Hz
 8007a46:	2364      	movs	r3, #100	; 0x64
 8007a48:	9302      	str	r3, [sp, #8]
 8007a4a:	2301      	movs	r3, #1
 8007a4c:	9301      	str	r3, [sp, #4]
 8007a4e:	f107 0376 	add.w	r3, r7, #118	; 0x76
 8007a52:	9300      	str	r3, [sp, #0]
 8007a54:	2301      	movs	r3, #1
 8007a56:	221a      	movs	r2, #26
 8007a58:	21d0      	movs	r1, #208	; 0xd0
 8007a5a:	6878      	ldr	r0, [r7, #4]
 8007a5c:	f7fa fa8a 	bl	8001f74 <HAL_I2C_Mem_Write>
	writeData = FS<<3;
 8007a60:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8007a64:	00db      	lsls	r3, r3, #3
 8007a66:	b2db      	uxtb	r3, r3
 8007a68:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, GYRO_CONFIG, 1, &writeData, 1, i2c_timeout);// Set full scale range for the gyro to 250 dps
 8007a6c:	2364      	movs	r3, #100	; 0x64
 8007a6e:	9302      	str	r3, [sp, #8]
 8007a70:	2301      	movs	r3, #1
 8007a72:	9301      	str	r3, [sp, #4]
 8007a74:	f107 0376 	add.w	r3, r7, #118	; 0x76
 8007a78:	9300      	str	r3, [sp, #0]
 8007a7a:	2301      	movs	r3, #1
 8007a7c:	221b      	movs	r2, #27
 8007a7e:	21d0      	movs	r1, #208	; 0xd0
 8007a80:	6878      	ldr	r0, [r7, #4]
 8007a82:	f7fa fa77 	bl	8001f74 <HAL_I2C_Mem_Write>
	writeData = 0x02;
 8007a86:	2302      	movs	r3, #2
 8007a88:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, ACCEL_CONFIG2, 1, &writeData, 1, i2c_timeout);// Set accelerometer rate to 1 kHz and bandwidth to 92 Hz
 8007a8c:	2364      	movs	r3, #100	; 0x64
 8007a8e:	9302      	str	r3, [sp, #8]
 8007a90:	2301      	movs	r3, #1
 8007a92:	9301      	str	r3, [sp, #4]
 8007a94:	f107 0376 	add.w	r3, r7, #118	; 0x76
 8007a98:	9300      	str	r3, [sp, #0]
 8007a9a:	2301      	movs	r3, #1
 8007a9c:	221d      	movs	r2, #29
 8007a9e:	21d0      	movs	r1, #208	; 0xd0
 8007aa0:	6878      	ldr	r0, [r7, #4]
 8007aa2:	f7fa fa67 	bl	8001f74 <HAL_I2C_Mem_Write>
	writeData = FS<<3;
 8007aa6:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8007aaa:	00db      	lsls	r3, r3, #3
 8007aac:	b2db      	uxtb	r3, r3
 8007aae:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, ACCEL_CONFIG, 1, &writeData, 1, i2c_timeout);// Set full scale range for the accelerometer to 2 g
 8007ab2:	2364      	movs	r3, #100	; 0x64
 8007ab4:	9302      	str	r3, [sp, #8]
 8007ab6:	2301      	movs	r3, #1
 8007ab8:	9301      	str	r3, [sp, #4]
 8007aba:	f107 0376 	add.w	r3, r7, #118	; 0x76
 8007abe:	9300      	str	r3, [sp, #0]
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	221c      	movs	r2, #28
 8007ac4:	21d0      	movs	r1, #208	; 0xd0
 8007ac6:	6878      	ldr	r0, [r7, #4]
 8007ac8:	f7fa fa54 	bl	8001f74 <HAL_I2C_Mem_Write>

	//get average current values of gyro and acclerometer
	for( int ii = 0; ii < 200; ii++) {
 8007acc:	2300      	movs	r3, #0
 8007ace:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8007ad2:	e066      	b.n	8007ba2 <MPU9250SelfTest+0x1d2>

		HAL_I2C_Mem_Read(I2Cx, MPU9250_ADDRESS, ACCEL_XOUT_H, 1, &rawTestData[0], 6, i2c_timeout);// Read the six raw data registers into data array
 8007ad4:	2364      	movs	r3, #100	; 0x64
 8007ad6:	9302      	str	r3, [sp, #8]
 8007ad8:	2306      	movs	r3, #6
 8007ada:	9301      	str	r3, [sp, #4]
 8007adc:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8007ae0:	9300      	str	r3, [sp, #0]
 8007ae2:	2301      	movs	r3, #1
 8007ae4:	223b      	movs	r2, #59	; 0x3b
 8007ae6:	21d0      	movs	r1, #208	; 0xd0
 8007ae8:	6878      	ldr	r0, [r7, #4]
 8007aea:	f7fa fb3d 	bl	8002168 <HAL_I2C_Mem_Read>
		aAvg[0] += (int16_t)(((int16_t)rawTestData[0] << 8) | rawTestData[1]) ;  // Turn the MSB and LSB into a signed 16-bit value
 8007aee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007af0:	f897 2070 	ldrb.w	r2, [r7, #112]	; 0x70
 8007af4:	0212      	lsls	r2, r2, #8
 8007af6:	b211      	sxth	r1, r2
 8007af8:	f897 2071 	ldrb.w	r2, [r7, #113]	; 0x71
 8007afc:	b212      	sxth	r2, r2
 8007afe:	430a      	orrs	r2, r1
 8007b00:	b212      	sxth	r2, r2
 8007b02:	4413      	add	r3, r2
 8007b04:	653b      	str	r3, [r7, #80]	; 0x50
		aAvg[1] += (int16_t)(((int16_t)rawTestData[2] << 8) | rawTestData[3]) ;
 8007b06:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007b08:	f897 2072 	ldrb.w	r2, [r7, #114]	; 0x72
 8007b0c:	0212      	lsls	r2, r2, #8
 8007b0e:	b211      	sxth	r1, r2
 8007b10:	f897 2073 	ldrb.w	r2, [r7, #115]	; 0x73
 8007b14:	b212      	sxth	r2, r2
 8007b16:	430a      	orrs	r2, r1
 8007b18:	b212      	sxth	r2, r2
 8007b1a:	4413      	add	r3, r2
 8007b1c:	657b      	str	r3, [r7, #84]	; 0x54
		aAvg[2] += (int16_t)(((int16_t)rawTestData[4] << 8) | rawTestData[5]) ;
 8007b1e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007b20:	f897 2074 	ldrb.w	r2, [r7, #116]	; 0x74
 8007b24:	0212      	lsls	r2, r2, #8
 8007b26:	b211      	sxth	r1, r2
 8007b28:	f897 2075 	ldrb.w	r2, [r7, #117]	; 0x75
 8007b2c:	b212      	sxth	r2, r2
 8007b2e:	430a      	orrs	r2, r1
 8007b30:	b212      	sxth	r2, r2
 8007b32:	4413      	add	r3, r2
 8007b34:	65bb      	str	r3, [r7, #88]	; 0x58

		HAL_I2C_Mem_Read(I2Cx, MPU9250_ADDRESS, GYRO_XOUT_H, 1, &rawTestData[0], 6, i2c_timeout);// Read the six raw data registers sequentially into data array
 8007b36:	2364      	movs	r3, #100	; 0x64
 8007b38:	9302      	str	r3, [sp, #8]
 8007b3a:	2306      	movs	r3, #6
 8007b3c:	9301      	str	r3, [sp, #4]
 8007b3e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8007b42:	9300      	str	r3, [sp, #0]
 8007b44:	2301      	movs	r3, #1
 8007b46:	2243      	movs	r2, #67	; 0x43
 8007b48:	21d0      	movs	r1, #208	; 0xd0
 8007b4a:	6878      	ldr	r0, [r7, #4]
 8007b4c:	f7fa fb0c 	bl	8002168 <HAL_I2C_Mem_Read>
		gAvg[0] += (int16_t)(((int16_t)rawTestData[0] << 8) | rawTestData[1]) ;  // Turn the MSB and LSB into a signed 16-bit value
 8007b50:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007b52:	f897 2070 	ldrb.w	r2, [r7, #112]	; 0x70
 8007b56:	0212      	lsls	r2, r2, #8
 8007b58:	b211      	sxth	r1, r2
 8007b5a:	f897 2071 	ldrb.w	r2, [r7, #113]	; 0x71
 8007b5e:	b212      	sxth	r2, r2
 8007b60:	430a      	orrs	r2, r1
 8007b62:	b212      	sxth	r2, r2
 8007b64:	4413      	add	r3, r2
 8007b66:	65fb      	str	r3, [r7, #92]	; 0x5c
		gAvg[1] += (int16_t)(((int16_t)rawTestData[2] << 8) | rawTestData[3]) ;
 8007b68:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007b6a:	f897 2072 	ldrb.w	r2, [r7, #114]	; 0x72
 8007b6e:	0212      	lsls	r2, r2, #8
 8007b70:	b211      	sxth	r1, r2
 8007b72:	f897 2073 	ldrb.w	r2, [r7, #115]	; 0x73
 8007b76:	b212      	sxth	r2, r2
 8007b78:	430a      	orrs	r2, r1
 8007b7a:	b212      	sxth	r2, r2
 8007b7c:	4413      	add	r3, r2
 8007b7e:	663b      	str	r3, [r7, #96]	; 0x60
		gAvg[2] += (int16_t)(((int16_t)rawTestData[4] << 8) | rawTestData[5]) ;
 8007b80:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007b82:	f897 2074 	ldrb.w	r2, [r7, #116]	; 0x74
 8007b86:	0212      	lsls	r2, r2, #8
 8007b88:	b211      	sxth	r1, r2
 8007b8a:	f897 2075 	ldrb.w	r2, [r7, #117]	; 0x75
 8007b8e:	b212      	sxth	r2, r2
 8007b90:	430a      	orrs	r2, r1
 8007b92:	b212      	sxth	r2, r2
 8007b94:	4413      	add	r3, r2
 8007b96:	667b      	str	r3, [r7, #100]	; 0x64
	for( int ii = 0; ii < 200; ii++) {
 8007b98:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007b9c:	3301      	adds	r3, #1
 8007b9e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8007ba2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007ba6:	2bc7      	cmp	r3, #199	; 0xc7
 8007ba8:	dd94      	ble.n	8007ad4 <MPU9250SelfTest+0x104>
	}

	//Get average of 200 values and store as average current readings
	for (int ii =0; ii < 3; ii++) {
 8007baa:	2300      	movs	r3, #0
 8007bac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007bb0:	e02c      	b.n	8007c0c <MPU9250SelfTest+0x23c>
		aAvg[ii] /= 200;
 8007bb2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007bb6:	009b      	lsls	r3, r3, #2
 8007bb8:	3390      	adds	r3, #144	; 0x90
 8007bba:	443b      	add	r3, r7
 8007bbc:	f853 3c40 	ldr.w	r3, [r3, #-64]
 8007bc0:	4a29      	ldr	r2, [pc, #164]	; (8007c68 <MPU9250SelfTest+0x298>)
 8007bc2:	fb82 1203 	smull	r1, r2, r2, r3
 8007bc6:	1192      	asrs	r2, r2, #6
 8007bc8:	17db      	asrs	r3, r3, #31
 8007bca:	1ad2      	subs	r2, r2, r3
 8007bcc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007bd0:	009b      	lsls	r3, r3, #2
 8007bd2:	3390      	adds	r3, #144	; 0x90
 8007bd4:	443b      	add	r3, r7
 8007bd6:	f843 2c40 	str.w	r2, [r3, #-64]
		gAvg[ii] /= 200;
 8007bda:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007bde:	009b      	lsls	r3, r3, #2
 8007be0:	3390      	adds	r3, #144	; 0x90
 8007be2:	443b      	add	r3, r7
 8007be4:	f853 3c34 	ldr.w	r3, [r3, #-52]
 8007be8:	4a1f      	ldr	r2, [pc, #124]	; (8007c68 <MPU9250SelfTest+0x298>)
 8007bea:	fb82 1203 	smull	r1, r2, r2, r3
 8007bee:	1192      	asrs	r2, r2, #6
 8007bf0:	17db      	asrs	r3, r3, #31
 8007bf2:	1ad2      	subs	r2, r2, r3
 8007bf4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007bf8:	009b      	lsls	r3, r3, #2
 8007bfa:	3390      	adds	r3, #144	; 0x90
 8007bfc:	443b      	add	r3, r7
 8007bfe:	f843 2c34 	str.w	r2, [r3, #-52]
	for (int ii =0; ii < 3; ii++) {
 8007c02:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007c06:	3301      	adds	r3, #1
 8007c08:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007c0c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007c10:	2b02      	cmp	r3, #2
 8007c12:	ddce      	ble.n	8007bb2 <MPU9250SelfTest+0x1e2>
	}

	//Configure the accelerometer for self-test
	writeData = 0xE0;
 8007c14:	23e0      	movs	r3, #224	; 0xe0
 8007c16:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, ACCEL_CONFIG, 1, &writeData, 1, i2c_timeout);// Enable self test on all three axes and set accelerometer range to +/- 2 g
 8007c1a:	2364      	movs	r3, #100	; 0x64
 8007c1c:	9302      	str	r3, [sp, #8]
 8007c1e:	2301      	movs	r3, #1
 8007c20:	9301      	str	r3, [sp, #4]
 8007c22:	f107 0376 	add.w	r3, r7, #118	; 0x76
 8007c26:	9300      	str	r3, [sp, #0]
 8007c28:	2301      	movs	r3, #1
 8007c2a:	221c      	movs	r2, #28
 8007c2c:	21d0      	movs	r1, #208	; 0xd0
 8007c2e:	6878      	ldr	r0, [r7, #4]
 8007c30:	f7fa f9a0 	bl	8001f74 <HAL_I2C_Mem_Write>
	writeData = 0xE0;
 8007c34:	23e0      	movs	r3, #224	; 0xe0
 8007c36:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, GYRO_CONFIG, 1, &writeData, 1, i2c_timeout);// Enable self test on all three axes and set gyro range to +/- 250 degrees/s
 8007c3a:	2364      	movs	r3, #100	; 0x64
 8007c3c:	9302      	str	r3, [sp, #8]
 8007c3e:	2301      	movs	r3, #1
 8007c40:	9301      	str	r3, [sp, #4]
 8007c42:	f107 0376 	add.w	r3, r7, #118	; 0x76
 8007c46:	9300      	str	r3, [sp, #0]
 8007c48:	2301      	movs	r3, #1
 8007c4a:	221b      	movs	r2, #27
 8007c4c:	21d0      	movs	r1, #208	; 0xd0
 8007c4e:	6878      	ldr	r0, [r7, #4]
 8007c50:	f7fa f990 	bl	8001f74 <HAL_I2C_Mem_Write>
	HAL_Delay(25);  // Delay a while to let the device stabilize
 8007c54:	2019      	movs	r0, #25
 8007c56:	f7f9 fac3 	bl	80011e0 <HAL_Delay>

	//get average self-test values of gyro and acclerometer
	for( int ii = 0; ii < 200; ii++) {
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007c60:	e06b      	b.n	8007d3a <MPU9250SelfTest+0x36a>
 8007c62:	bf00      	nop
 8007c64:	0800c184 	.word	0x0800c184
 8007c68:	51eb851f 	.word	0x51eb851f

		HAL_I2C_Mem_Read(I2Cx, MPU9250_ADDRESS, ACCEL_XOUT_H, 1, &rawTestData[0], 6, i2c_timeout);// Read the six raw data registers into data array
 8007c6c:	2364      	movs	r3, #100	; 0x64
 8007c6e:	9302      	str	r3, [sp, #8]
 8007c70:	2306      	movs	r3, #6
 8007c72:	9301      	str	r3, [sp, #4]
 8007c74:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8007c78:	9300      	str	r3, [sp, #0]
 8007c7a:	2301      	movs	r3, #1
 8007c7c:	223b      	movs	r2, #59	; 0x3b
 8007c7e:	21d0      	movs	r1, #208	; 0xd0
 8007c80:	6878      	ldr	r0, [r7, #4]
 8007c82:	f7fa fa71 	bl	8002168 <HAL_I2C_Mem_Read>
		aSTAvg[0] += (int16_t)(((int16_t)rawTestData[0] << 8) | rawTestData[1]) ;  // Turn the MSB and LSB into a signed 16-bit value
 8007c86:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007c88:	f897 2070 	ldrb.w	r2, [r7, #112]	; 0x70
 8007c8c:	0212      	lsls	r2, r2, #8
 8007c8e:	b211      	sxth	r1, r2
 8007c90:	f897 2071 	ldrb.w	r2, [r7, #113]	; 0x71
 8007c94:	b212      	sxth	r2, r2
 8007c96:	430a      	orrs	r2, r1
 8007c98:	b212      	sxth	r2, r2
 8007c9a:	4413      	add	r3, r2
 8007c9c:	647b      	str	r3, [r7, #68]	; 0x44
		aSTAvg[1] += (int16_t)(((int16_t)rawTestData[2] << 8) | rawTestData[3]) ;
 8007c9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007ca0:	f897 2072 	ldrb.w	r2, [r7, #114]	; 0x72
 8007ca4:	0212      	lsls	r2, r2, #8
 8007ca6:	b211      	sxth	r1, r2
 8007ca8:	f897 2073 	ldrb.w	r2, [r7, #115]	; 0x73
 8007cac:	b212      	sxth	r2, r2
 8007cae:	430a      	orrs	r2, r1
 8007cb0:	b212      	sxth	r2, r2
 8007cb2:	4413      	add	r3, r2
 8007cb4:	64bb      	str	r3, [r7, #72]	; 0x48
		aSTAvg[2] += (int16_t)(((int16_t)rawTestData[4] << 8) | rawTestData[5]) ;
 8007cb6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007cb8:	f897 2074 	ldrb.w	r2, [r7, #116]	; 0x74
 8007cbc:	0212      	lsls	r2, r2, #8
 8007cbe:	b211      	sxth	r1, r2
 8007cc0:	f897 2075 	ldrb.w	r2, [r7, #117]	; 0x75
 8007cc4:	b212      	sxth	r2, r2
 8007cc6:	430a      	orrs	r2, r1
 8007cc8:	b212      	sxth	r2, r2
 8007cca:	4413      	add	r3, r2
 8007ccc:	64fb      	str	r3, [r7, #76]	; 0x4c

		HAL_I2C_Mem_Read(I2Cx, MPU9250_ADDRESS, GYRO_XOUT_H, 1, &rawTestData[0], 6, i2c_timeout);// Read the six raw data registers sequentially into data array
 8007cce:	2364      	movs	r3, #100	; 0x64
 8007cd0:	9302      	str	r3, [sp, #8]
 8007cd2:	2306      	movs	r3, #6
 8007cd4:	9301      	str	r3, [sp, #4]
 8007cd6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8007cda:	9300      	str	r3, [sp, #0]
 8007cdc:	2301      	movs	r3, #1
 8007cde:	2243      	movs	r2, #67	; 0x43
 8007ce0:	21d0      	movs	r1, #208	; 0xd0
 8007ce2:	6878      	ldr	r0, [r7, #4]
 8007ce4:	f7fa fa40 	bl	8002168 <HAL_I2C_Mem_Read>
		gSTAvg[0] += (int16_t)(((int16_t)rawTestData[0] << 8) | rawTestData[1]) ;  // Turn the MSB and LSB into a signed 16-bit value
 8007ce8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cea:	f897 2070 	ldrb.w	r2, [r7, #112]	; 0x70
 8007cee:	0212      	lsls	r2, r2, #8
 8007cf0:	b211      	sxth	r1, r2
 8007cf2:	f897 2071 	ldrb.w	r2, [r7, #113]	; 0x71
 8007cf6:	b212      	sxth	r2, r2
 8007cf8:	430a      	orrs	r2, r1
 8007cfa:	b212      	sxth	r2, r2
 8007cfc:	4413      	add	r3, r2
 8007cfe:	63bb      	str	r3, [r7, #56]	; 0x38
		gSTAvg[1] += (int16_t)(((int16_t)rawTestData[2] << 8) | rawTestData[3]) ;
 8007d00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d02:	f897 2072 	ldrb.w	r2, [r7, #114]	; 0x72
 8007d06:	0212      	lsls	r2, r2, #8
 8007d08:	b211      	sxth	r1, r2
 8007d0a:	f897 2073 	ldrb.w	r2, [r7, #115]	; 0x73
 8007d0e:	b212      	sxth	r2, r2
 8007d10:	430a      	orrs	r2, r1
 8007d12:	b212      	sxth	r2, r2
 8007d14:	4413      	add	r3, r2
 8007d16:	63fb      	str	r3, [r7, #60]	; 0x3c
		gSTAvg[2] += (int16_t)(((int16_t)rawTestData[4] << 8) | rawTestData[5]) ;
 8007d18:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007d1a:	f897 2074 	ldrb.w	r2, [r7, #116]	; 0x74
 8007d1e:	0212      	lsls	r2, r2, #8
 8007d20:	b211      	sxth	r1, r2
 8007d22:	f897 2075 	ldrb.w	r2, [r7, #117]	; 0x75
 8007d26:	b212      	sxth	r2, r2
 8007d28:	430a      	orrs	r2, r1
 8007d2a:	b212      	sxth	r2, r2
 8007d2c:	4413      	add	r3, r2
 8007d2e:	643b      	str	r3, [r7, #64]	; 0x40
	for( int ii = 0; ii < 200; ii++) {
 8007d30:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007d34:	3301      	adds	r3, #1
 8007d36:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007d3a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007d3e:	2bc7      	cmp	r3, #199	; 0xc7
 8007d40:	dd94      	ble.n	8007c6c <MPU9250SelfTest+0x29c>
	}

	//Get average of 200 values and store as average self-test readings
	for (int ii =0; ii < 3; ii++) {
 8007d42:	2300      	movs	r3, #0
 8007d44:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007d48:	e02c      	b.n	8007da4 <MPU9250SelfTest+0x3d4>
		aSTAvg[ii] /= 200;
 8007d4a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007d4e:	009b      	lsls	r3, r3, #2
 8007d50:	3390      	adds	r3, #144	; 0x90
 8007d52:	443b      	add	r3, r7
 8007d54:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8007d58:	4ad7      	ldr	r2, [pc, #860]	; (80080b8 <MPU9250SelfTest+0x6e8>)
 8007d5a:	fb82 1203 	smull	r1, r2, r2, r3
 8007d5e:	1192      	asrs	r2, r2, #6
 8007d60:	17db      	asrs	r3, r3, #31
 8007d62:	1ad2      	subs	r2, r2, r3
 8007d64:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007d68:	009b      	lsls	r3, r3, #2
 8007d6a:	3390      	adds	r3, #144	; 0x90
 8007d6c:	443b      	add	r3, r7
 8007d6e:	f843 2c4c 	str.w	r2, [r3, #-76]
		gSTAvg[ii] /= 200;
 8007d72:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007d76:	009b      	lsls	r3, r3, #2
 8007d78:	3390      	adds	r3, #144	; 0x90
 8007d7a:	443b      	add	r3, r7
 8007d7c:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8007d80:	4acd      	ldr	r2, [pc, #820]	; (80080b8 <MPU9250SelfTest+0x6e8>)
 8007d82:	fb82 1203 	smull	r1, r2, r2, r3
 8007d86:	1192      	asrs	r2, r2, #6
 8007d88:	17db      	asrs	r3, r3, #31
 8007d8a:	1ad2      	subs	r2, r2, r3
 8007d8c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007d90:	009b      	lsls	r3, r3, #2
 8007d92:	3390      	adds	r3, #144	; 0x90
 8007d94:	443b      	add	r3, r7
 8007d96:	f843 2c58 	str.w	r2, [r3, #-88]
	for (int ii =0; ii < 3; ii++) {
 8007d9a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007d9e:	3301      	adds	r3, #1
 8007da0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007da4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007da8:	2b02      	cmp	r3, #2
 8007daa:	ddce      	ble.n	8007d4a <MPU9250SelfTest+0x37a>
	}

	//Configure the gyro and accelerometer for normal operation
	writeData = 0x00;
 8007dac:	2300      	movs	r3, #0
 8007dae:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, ACCEL_CONFIG, 1, &writeData, 1, i2c_timeout);
 8007db2:	2364      	movs	r3, #100	; 0x64
 8007db4:	9302      	str	r3, [sp, #8]
 8007db6:	2301      	movs	r3, #1
 8007db8:	9301      	str	r3, [sp, #4]
 8007dba:	f107 0376 	add.w	r3, r7, #118	; 0x76
 8007dbe:	9300      	str	r3, [sp, #0]
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	221c      	movs	r2, #28
 8007dc4:	21d0      	movs	r1, #208	; 0xd0
 8007dc6:	6878      	ldr	r0, [r7, #4]
 8007dc8:	f7fa f8d4 	bl	8001f74 <HAL_I2C_Mem_Write>
	writeData = 0x00;
 8007dcc:	2300      	movs	r3, #0
 8007dce:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
	HAL_I2C_Mem_Write(I2Cx, MPU9250_ADDRESS, GYRO_CONFIG, 1, &writeData, 1, i2c_timeout);
 8007dd2:	2364      	movs	r3, #100	; 0x64
 8007dd4:	9302      	str	r3, [sp, #8]
 8007dd6:	2301      	movs	r3, #1
 8007dd8:	9301      	str	r3, [sp, #4]
 8007dda:	f107 0376 	add.w	r3, r7, #118	; 0x76
 8007dde:	9300      	str	r3, [sp, #0]
 8007de0:	2301      	movs	r3, #1
 8007de2:	221b      	movs	r2, #27
 8007de4:	21d0      	movs	r1, #208	; 0xd0
 8007de6:	6878      	ldr	r0, [r7, #4]
 8007de8:	f7fa f8c4 	bl	8001f74 <HAL_I2C_Mem_Write>
	HAL_Delay(25);  // Delay a while to let the device stabilize
 8007dec:	2019      	movs	r0, #25
 8007dee:	f7f9 f9f7 	bl	80011e0 <HAL_Delay>

	//Retrieve accelerometer and gyro factory Self-Test Code from USR_Reg
	HAL_I2C_Mem_Read(I2Cx, MPU9250_ADDRESS, SELF_TEST_X_ACCEL, 1, &selfTest[0], 1, i2c_timeout);// X-axis accel self-test results
 8007df2:	2364      	movs	r3, #100	; 0x64
 8007df4:	9302      	str	r3, [sp, #8]
 8007df6:	2301      	movs	r3, #1
 8007df8:	9301      	str	r3, [sp, #4]
 8007dfa:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8007dfe:	9300      	str	r3, [sp, #0]
 8007e00:	2301      	movs	r3, #1
 8007e02:	220d      	movs	r2, #13
 8007e04:	21d0      	movs	r1, #208	; 0xd0
 8007e06:	6878      	ldr	r0, [r7, #4]
 8007e08:	f7fa f9ae 	bl	8002168 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(I2Cx, MPU9250_ADDRESS, SELF_TEST_Y_ACCEL, 1, &selfTest[1], 1, i2c_timeout);// Y-axis accel self-test results
 8007e0c:	2364      	movs	r3, #100	; 0x64
 8007e0e:	9302      	str	r3, [sp, #8]
 8007e10:	2301      	movs	r3, #1
 8007e12:	9301      	str	r3, [sp, #4]
 8007e14:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8007e18:	3301      	adds	r3, #1
 8007e1a:	9300      	str	r3, [sp, #0]
 8007e1c:	2301      	movs	r3, #1
 8007e1e:	220e      	movs	r2, #14
 8007e20:	21d0      	movs	r1, #208	; 0xd0
 8007e22:	6878      	ldr	r0, [r7, #4]
 8007e24:	f7fa f9a0 	bl	8002168 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(I2Cx, MPU9250_ADDRESS, SELF_TEST_Z_ACCEL, 1, &selfTest[2], 1, i2c_timeout);// Z-axis accel self-test results
 8007e28:	2364      	movs	r3, #100	; 0x64
 8007e2a:	9302      	str	r3, [sp, #8]
 8007e2c:	2301      	movs	r3, #1
 8007e2e:	9301      	str	r3, [sp, #4]
 8007e30:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8007e34:	3302      	adds	r3, #2
 8007e36:	9300      	str	r3, [sp, #0]
 8007e38:	2301      	movs	r3, #1
 8007e3a:	220f      	movs	r2, #15
 8007e3c:	21d0      	movs	r1, #208	; 0xd0
 8007e3e:	6878      	ldr	r0, [r7, #4]
 8007e40:	f7fa f992 	bl	8002168 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(I2Cx, MPU9250_ADDRESS, SELF_TEST_X_GYRO, 1, &selfTest[3], 1, i2c_timeout);// X-axis gyro self-test results
 8007e44:	2364      	movs	r3, #100	; 0x64
 8007e46:	9302      	str	r3, [sp, #8]
 8007e48:	2301      	movs	r3, #1
 8007e4a:	9301      	str	r3, [sp, #4]
 8007e4c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8007e50:	3303      	adds	r3, #3
 8007e52:	9300      	str	r3, [sp, #0]
 8007e54:	2301      	movs	r3, #1
 8007e56:	2200      	movs	r2, #0
 8007e58:	21d0      	movs	r1, #208	; 0xd0
 8007e5a:	6878      	ldr	r0, [r7, #4]
 8007e5c:	f7fa f984 	bl	8002168 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(I2Cx, MPU9250_ADDRESS, SELF_TEST_Y_GYRO, 1, &selfTest[4], 1, i2c_timeout);// Y-axis gyro self-test results
 8007e60:	2364      	movs	r3, #100	; 0x64
 8007e62:	9302      	str	r3, [sp, #8]
 8007e64:	2301      	movs	r3, #1
 8007e66:	9301      	str	r3, [sp, #4]
 8007e68:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8007e6c:	3304      	adds	r3, #4
 8007e6e:	9300      	str	r3, [sp, #0]
 8007e70:	2301      	movs	r3, #1
 8007e72:	2201      	movs	r2, #1
 8007e74:	21d0      	movs	r1, #208	; 0xd0
 8007e76:	6878      	ldr	r0, [r7, #4]
 8007e78:	f7fa f976 	bl	8002168 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(I2Cx, MPU9250_ADDRESS, SELF_TEST_Z_GYRO, 1, &selfTest[5], 1, i2c_timeout);// Z-axis gyro self-test results
 8007e7c:	2364      	movs	r3, #100	; 0x64
 8007e7e:	9302      	str	r3, [sp, #8]
 8007e80:	2301      	movs	r3, #1
 8007e82:	9301      	str	r3, [sp, #4]
 8007e84:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8007e88:	3305      	adds	r3, #5
 8007e8a:	9300      	str	r3, [sp, #0]
 8007e8c:	2301      	movs	r3, #1
 8007e8e:	2202      	movs	r2, #2
 8007e90:	21d0      	movs	r1, #208	; 0xd0
 8007e92:	6878      	ldr	r0, [r7, #4]
 8007e94:	f7fa f968 	bl	8002168 <HAL_I2C_Mem_Read>

	//Retrieve factory self-test value from self-test code reads
	factoryTrim[0] = (float)(2620/1<<FS)*(pow( 1.01 , ((float)selfTest[0] - 1.0) )); // FT[Xa] factory trim calculation
 8007e98:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8007e9c:	f640 223c 	movw	r2, #2620	; 0xa3c
 8007ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	f7f8 fee9 	bl	8000c7c <__aeabi_i2f>
 8007eaa:	4603      	mov	r3, r0
 8007eac:	4618      	mov	r0, r3
 8007eae:	f7f8 fab3 	bl	8000418 <__aeabi_f2d>
 8007eb2:	4604      	mov	r4, r0
 8007eb4:	460d      	mov	r5, r1
 8007eb6:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 8007eba:	4618      	mov	r0, r3
 8007ebc:	f7f8 feda 	bl	8000c74 <__aeabi_ui2f>
 8007ec0:	4603      	mov	r3, r0
 8007ec2:	4618      	mov	r0, r3
 8007ec4:	f7f8 faa8 	bl	8000418 <__aeabi_f2d>
 8007ec8:	f04f 0200 	mov.w	r2, #0
 8007ecc:	4b7b      	ldr	r3, [pc, #492]	; (80080bc <MPU9250SelfTest+0x6ec>)
 8007ece:	f7f8 f943 	bl	8000158 <__aeabi_dsub>
 8007ed2:	4602      	mov	r2, r0
 8007ed4:	460b      	mov	r3, r1
 8007ed6:	a176      	add	r1, pc, #472	; (adr r1, 80080b0 <MPU9250SelfTest+0x6e0>)
 8007ed8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007edc:	f002 fee0 	bl	800aca0 <pow>
 8007ee0:	4602      	mov	r2, r0
 8007ee2:	460b      	mov	r3, r1
 8007ee4:	4620      	mov	r0, r4
 8007ee6:	4629      	mov	r1, r5
 8007ee8:	f7f8 faee 	bl	80004c8 <__aeabi_dmul>
 8007eec:	4602      	mov	r2, r0
 8007eee:	460b      	mov	r3, r1
 8007ef0:	4610      	mov	r0, r2
 8007ef2:	4619      	mov	r1, r3
 8007ef4:	f7f8 fdb8 	bl	8000a68 <__aeabi_d2f>
 8007ef8:	4603      	mov	r3, r0
 8007efa:	623b      	str	r3, [r7, #32]
	factoryTrim[1] = (float)(2620/1<<FS)*(pow( 1.01 , ((float)selfTest[1] - 1.0) )); // FT[Ya] factory trim calculation
 8007efc:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8007f00:	f640 223c 	movw	r2, #2620	; 0xa3c
 8007f04:	fa02 f303 	lsl.w	r3, r2, r3
 8007f08:	4618      	mov	r0, r3
 8007f0a:	f7f8 feb7 	bl	8000c7c <__aeabi_i2f>
 8007f0e:	4603      	mov	r3, r0
 8007f10:	4618      	mov	r0, r3
 8007f12:	f7f8 fa81 	bl	8000418 <__aeabi_f2d>
 8007f16:	4604      	mov	r4, r0
 8007f18:	460d      	mov	r5, r1
 8007f1a:	f897 3069 	ldrb.w	r3, [r7, #105]	; 0x69
 8007f1e:	4618      	mov	r0, r3
 8007f20:	f7f8 fea8 	bl	8000c74 <__aeabi_ui2f>
 8007f24:	4603      	mov	r3, r0
 8007f26:	4618      	mov	r0, r3
 8007f28:	f7f8 fa76 	bl	8000418 <__aeabi_f2d>
 8007f2c:	f04f 0200 	mov.w	r2, #0
 8007f30:	4b62      	ldr	r3, [pc, #392]	; (80080bc <MPU9250SelfTest+0x6ec>)
 8007f32:	f7f8 f911 	bl	8000158 <__aeabi_dsub>
 8007f36:	4602      	mov	r2, r0
 8007f38:	460b      	mov	r3, r1
 8007f3a:	a15d      	add	r1, pc, #372	; (adr r1, 80080b0 <MPU9250SelfTest+0x6e0>)
 8007f3c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007f40:	f002 feae 	bl	800aca0 <pow>
 8007f44:	4602      	mov	r2, r0
 8007f46:	460b      	mov	r3, r1
 8007f48:	4620      	mov	r0, r4
 8007f4a:	4629      	mov	r1, r5
 8007f4c:	f7f8 fabc 	bl	80004c8 <__aeabi_dmul>
 8007f50:	4602      	mov	r2, r0
 8007f52:	460b      	mov	r3, r1
 8007f54:	4610      	mov	r0, r2
 8007f56:	4619      	mov	r1, r3
 8007f58:	f7f8 fd86 	bl	8000a68 <__aeabi_d2f>
 8007f5c:	4603      	mov	r3, r0
 8007f5e:	627b      	str	r3, [r7, #36]	; 0x24
	factoryTrim[2] = (float)(2620/1<<FS)*(pow( 1.01 , ((float)selfTest[2] - 1.0) )); // FT[Za] factory trim calculation
 8007f60:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8007f64:	f640 223c 	movw	r2, #2620	; 0xa3c
 8007f68:	fa02 f303 	lsl.w	r3, r2, r3
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	f7f8 fe85 	bl	8000c7c <__aeabi_i2f>
 8007f72:	4603      	mov	r3, r0
 8007f74:	4618      	mov	r0, r3
 8007f76:	f7f8 fa4f 	bl	8000418 <__aeabi_f2d>
 8007f7a:	4604      	mov	r4, r0
 8007f7c:	460d      	mov	r5, r1
 8007f7e:	f897 306a 	ldrb.w	r3, [r7, #106]	; 0x6a
 8007f82:	4618      	mov	r0, r3
 8007f84:	f7f8 fe76 	bl	8000c74 <__aeabi_ui2f>
 8007f88:	4603      	mov	r3, r0
 8007f8a:	4618      	mov	r0, r3
 8007f8c:	f7f8 fa44 	bl	8000418 <__aeabi_f2d>
 8007f90:	f04f 0200 	mov.w	r2, #0
 8007f94:	4b49      	ldr	r3, [pc, #292]	; (80080bc <MPU9250SelfTest+0x6ec>)
 8007f96:	f7f8 f8df 	bl	8000158 <__aeabi_dsub>
 8007f9a:	4602      	mov	r2, r0
 8007f9c:	460b      	mov	r3, r1
 8007f9e:	a144      	add	r1, pc, #272	; (adr r1, 80080b0 <MPU9250SelfTest+0x6e0>)
 8007fa0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007fa4:	f002 fe7c 	bl	800aca0 <pow>
 8007fa8:	4602      	mov	r2, r0
 8007faa:	460b      	mov	r3, r1
 8007fac:	4620      	mov	r0, r4
 8007fae:	4629      	mov	r1, r5
 8007fb0:	f7f8 fa8a 	bl	80004c8 <__aeabi_dmul>
 8007fb4:	4602      	mov	r2, r0
 8007fb6:	460b      	mov	r3, r1
 8007fb8:	4610      	mov	r0, r2
 8007fba:	4619      	mov	r1, r3
 8007fbc:	f7f8 fd54 	bl	8000a68 <__aeabi_d2f>
 8007fc0:	4603      	mov	r3, r0
 8007fc2:	62bb      	str	r3, [r7, #40]	; 0x28
	factoryTrim[3] = (float)(2620/1<<FS)*(pow( 1.01 , ((float)selfTest[3] - 1.0) )); // FT[Xg] factory trim calculation
 8007fc4:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8007fc8:	f640 223c 	movw	r2, #2620	; 0xa3c
 8007fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	f7f8 fe53 	bl	8000c7c <__aeabi_i2f>
 8007fd6:	4603      	mov	r3, r0
 8007fd8:	4618      	mov	r0, r3
 8007fda:	f7f8 fa1d 	bl	8000418 <__aeabi_f2d>
 8007fde:	4604      	mov	r4, r0
 8007fe0:	460d      	mov	r5, r1
 8007fe2:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	f7f8 fe44 	bl	8000c74 <__aeabi_ui2f>
 8007fec:	4603      	mov	r3, r0
 8007fee:	4618      	mov	r0, r3
 8007ff0:	f7f8 fa12 	bl	8000418 <__aeabi_f2d>
 8007ff4:	f04f 0200 	mov.w	r2, #0
 8007ff8:	4b30      	ldr	r3, [pc, #192]	; (80080bc <MPU9250SelfTest+0x6ec>)
 8007ffa:	f7f8 f8ad 	bl	8000158 <__aeabi_dsub>
 8007ffe:	4602      	mov	r2, r0
 8008000:	460b      	mov	r3, r1
 8008002:	a12b      	add	r1, pc, #172	; (adr r1, 80080b0 <MPU9250SelfTest+0x6e0>)
 8008004:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008008:	f002 fe4a 	bl	800aca0 <pow>
 800800c:	4602      	mov	r2, r0
 800800e:	460b      	mov	r3, r1
 8008010:	4620      	mov	r0, r4
 8008012:	4629      	mov	r1, r5
 8008014:	f7f8 fa58 	bl	80004c8 <__aeabi_dmul>
 8008018:	4602      	mov	r2, r0
 800801a:	460b      	mov	r3, r1
 800801c:	4610      	mov	r0, r2
 800801e:	4619      	mov	r1, r3
 8008020:	f7f8 fd22 	bl	8000a68 <__aeabi_d2f>
 8008024:	4603      	mov	r3, r0
 8008026:	62fb      	str	r3, [r7, #44]	; 0x2c
	factoryTrim[4] = (float)(2620/1<<FS)*(pow( 1.01 , ((float)selfTest[4] - 1.0) )); // FT[Yg] factory trim calculation
 8008028:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800802c:	f640 223c 	movw	r2, #2620	; 0xa3c
 8008030:	fa02 f303 	lsl.w	r3, r2, r3
 8008034:	4618      	mov	r0, r3
 8008036:	f7f8 fe21 	bl	8000c7c <__aeabi_i2f>
 800803a:	4603      	mov	r3, r0
 800803c:	4618      	mov	r0, r3
 800803e:	f7f8 f9eb 	bl	8000418 <__aeabi_f2d>
 8008042:	4604      	mov	r4, r0
 8008044:	460d      	mov	r5, r1
 8008046:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 800804a:	4618      	mov	r0, r3
 800804c:	f7f8 fe12 	bl	8000c74 <__aeabi_ui2f>
 8008050:	4603      	mov	r3, r0
 8008052:	4618      	mov	r0, r3
 8008054:	f7f8 f9e0 	bl	8000418 <__aeabi_f2d>
 8008058:	f04f 0200 	mov.w	r2, #0
 800805c:	4b17      	ldr	r3, [pc, #92]	; (80080bc <MPU9250SelfTest+0x6ec>)
 800805e:	f7f8 f87b 	bl	8000158 <__aeabi_dsub>
 8008062:	4602      	mov	r2, r0
 8008064:	460b      	mov	r3, r1
 8008066:	a112      	add	r1, pc, #72	; (adr r1, 80080b0 <MPU9250SelfTest+0x6e0>)
 8008068:	e9d1 0100 	ldrd	r0, r1, [r1]
 800806c:	f002 fe18 	bl	800aca0 <pow>
 8008070:	4602      	mov	r2, r0
 8008072:	460b      	mov	r3, r1
 8008074:	4620      	mov	r0, r4
 8008076:	4629      	mov	r1, r5
 8008078:	f7f8 fa26 	bl	80004c8 <__aeabi_dmul>
 800807c:	4602      	mov	r2, r0
 800807e:	460b      	mov	r3, r1
 8008080:	4610      	mov	r0, r2
 8008082:	4619      	mov	r1, r3
 8008084:	f7f8 fcf0 	bl	8000a68 <__aeabi_d2f>
 8008088:	4603      	mov	r3, r0
 800808a:	633b      	str	r3, [r7, #48]	; 0x30
	factoryTrim[5] = (float)(2620/1<<FS)*(pow( 1.01 , ((float)selfTest[5] - 1.0) )); // FT[Zg] factory trim calculation
 800808c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8008090:	f640 223c 	movw	r2, #2620	; 0xa3c
 8008094:	fa02 f303 	lsl.w	r3, r2, r3
 8008098:	4618      	mov	r0, r3
 800809a:	f7f8 fdef 	bl	8000c7c <__aeabi_i2f>
 800809e:	4603      	mov	r3, r0
 80080a0:	4618      	mov	r0, r3
 80080a2:	f7f8 f9b9 	bl	8000418 <__aeabi_f2d>
 80080a6:	4604      	mov	r4, r0
 80080a8:	e00a      	b.n	80080c0 <MPU9250SelfTest+0x6f0>
 80080aa:	bf00      	nop
 80080ac:	f3af 8000 	nop.w
 80080b0:	c28f5c29 	.word	0xc28f5c29
 80080b4:	3ff028f5 	.word	0x3ff028f5
 80080b8:	51eb851f 	.word	0x51eb851f
 80080bc:	3ff00000 	.word	0x3ff00000
 80080c0:	460d      	mov	r5, r1
 80080c2:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 80080c6:	4618      	mov	r0, r3
 80080c8:	f7f8 fdd4 	bl	8000c74 <__aeabi_ui2f>
 80080cc:	4603      	mov	r3, r0
 80080ce:	4618      	mov	r0, r3
 80080d0:	f7f8 f9a2 	bl	8000418 <__aeabi_f2d>
 80080d4:	f04f 0200 	mov.w	r2, #0
 80080d8:	4b9f      	ldr	r3, [pc, #636]	; (8008358 <MPU9250SelfTest+0x988>)
 80080da:	f7f8 f83d 	bl	8000158 <__aeabi_dsub>
 80080de:	4602      	mov	r2, r0
 80080e0:	460b      	mov	r3, r1
 80080e2:	a19b      	add	r1, pc, #620	; (adr r1, 8008350 <MPU9250SelfTest+0x980>)
 80080e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80080e8:	f002 fdda 	bl	800aca0 <pow>
 80080ec:	4602      	mov	r2, r0
 80080ee:	460b      	mov	r3, r1
 80080f0:	4620      	mov	r0, r4
 80080f2:	4629      	mov	r1, r5
 80080f4:	f7f8 f9e8 	bl	80004c8 <__aeabi_dmul>
 80080f8:	4602      	mov	r2, r0
 80080fa:	460b      	mov	r3, r1
 80080fc:	4610      	mov	r0, r2
 80080fe:	4619      	mov	r1, r3
 8008100:	f7f8 fcb2 	bl	8000a68 <__aeabi_d2f>
 8008104:	4603      	mov	r3, r0
 8008106:	637b      	str	r3, [r7, #52]	; 0x34

	uint32_t testResults[6];

	//Report results as a ratio of (STR - FT)/FT; the change from Factory Trim of the Self-Test Response
	//To get percent, must multiply by 100
	for (int i = 0; i < 3; i++) {
 8008108:	2300      	movs	r3, #0
 800810a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800810c:	e088      	b.n	8008220 <MPU9250SelfTest+0x850>
		testResults[i]   = 100.0*((float)(aSTAvg[i] - aAvg[i]))/factoryTrim[i] - 100.;   // Report percent differences
 800810e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008110:	009b      	lsls	r3, r3, #2
 8008112:	3390      	adds	r3, #144	; 0x90
 8008114:	443b      	add	r3, r7
 8008116:	f853 2c4c 	ldr.w	r2, [r3, #-76]
 800811a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800811c:	009b      	lsls	r3, r3, #2
 800811e:	3390      	adds	r3, #144	; 0x90
 8008120:	443b      	add	r3, r7
 8008122:	f853 3c40 	ldr.w	r3, [r3, #-64]
 8008126:	1ad3      	subs	r3, r2, r3
 8008128:	4618      	mov	r0, r3
 800812a:	f7f8 fda7 	bl	8000c7c <__aeabi_i2f>
 800812e:	4603      	mov	r3, r0
 8008130:	4618      	mov	r0, r3
 8008132:	f7f8 f971 	bl	8000418 <__aeabi_f2d>
 8008136:	f04f 0200 	mov.w	r2, #0
 800813a:	4b88      	ldr	r3, [pc, #544]	; (800835c <MPU9250SelfTest+0x98c>)
 800813c:	f7f8 f9c4 	bl	80004c8 <__aeabi_dmul>
 8008140:	4602      	mov	r2, r0
 8008142:	460b      	mov	r3, r1
 8008144:	4614      	mov	r4, r2
 8008146:	461d      	mov	r5, r3
 8008148:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800814a:	009b      	lsls	r3, r3, #2
 800814c:	3390      	adds	r3, #144	; 0x90
 800814e:	443b      	add	r3, r7
 8008150:	f853 3c70 	ldr.w	r3, [r3, #-112]
 8008154:	4618      	mov	r0, r3
 8008156:	f7f8 f95f 	bl	8000418 <__aeabi_f2d>
 800815a:	4602      	mov	r2, r0
 800815c:	460b      	mov	r3, r1
 800815e:	4620      	mov	r0, r4
 8008160:	4629      	mov	r1, r5
 8008162:	f7f8 fadb 	bl	800071c <__aeabi_ddiv>
 8008166:	4602      	mov	r2, r0
 8008168:	460b      	mov	r3, r1
 800816a:	4610      	mov	r0, r2
 800816c:	4619      	mov	r1, r3
 800816e:	f04f 0200 	mov.w	r2, #0
 8008172:	4b7a      	ldr	r3, [pc, #488]	; (800835c <MPU9250SelfTest+0x98c>)
 8008174:	f7f7 fff0 	bl	8000158 <__aeabi_dsub>
 8008178:	4602      	mov	r2, r0
 800817a:	460b      	mov	r3, r1
 800817c:	4610      	mov	r0, r2
 800817e:	4619      	mov	r1, r3
 8008180:	f7f8 fc52 	bl	8000a28 <__aeabi_d2uiz>
 8008184:	4602      	mov	r2, r0
 8008186:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008188:	009b      	lsls	r3, r3, #2
 800818a:	3390      	adds	r3, #144	; 0x90
 800818c:	443b      	add	r3, r7
 800818e:	f843 2c88 	str.w	r2, [r3, #-136]
		testResults[i+3] = 100.0*((float)(gSTAvg[i] - gAvg[i]))/factoryTrim[i+3] - 100.; // Report percent differences
 8008192:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008194:	009b      	lsls	r3, r3, #2
 8008196:	3390      	adds	r3, #144	; 0x90
 8008198:	443b      	add	r3, r7
 800819a:	f853 2c58 	ldr.w	r2, [r3, #-88]
 800819e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80081a0:	009b      	lsls	r3, r3, #2
 80081a2:	3390      	adds	r3, #144	; 0x90
 80081a4:	443b      	add	r3, r7
 80081a6:	f853 3c34 	ldr.w	r3, [r3, #-52]
 80081aa:	1ad3      	subs	r3, r2, r3
 80081ac:	4618      	mov	r0, r3
 80081ae:	f7f8 fd65 	bl	8000c7c <__aeabi_i2f>
 80081b2:	4603      	mov	r3, r0
 80081b4:	4618      	mov	r0, r3
 80081b6:	f7f8 f92f 	bl	8000418 <__aeabi_f2d>
 80081ba:	f04f 0200 	mov.w	r2, #0
 80081be:	4b67      	ldr	r3, [pc, #412]	; (800835c <MPU9250SelfTest+0x98c>)
 80081c0:	f7f8 f982 	bl	80004c8 <__aeabi_dmul>
 80081c4:	4602      	mov	r2, r0
 80081c6:	460b      	mov	r3, r1
 80081c8:	4614      	mov	r4, r2
 80081ca:	461d      	mov	r5, r3
 80081cc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80081ce:	3303      	adds	r3, #3
 80081d0:	009b      	lsls	r3, r3, #2
 80081d2:	3390      	adds	r3, #144	; 0x90
 80081d4:	443b      	add	r3, r7
 80081d6:	f853 3c70 	ldr.w	r3, [r3, #-112]
 80081da:	4618      	mov	r0, r3
 80081dc:	f7f8 f91c 	bl	8000418 <__aeabi_f2d>
 80081e0:	4602      	mov	r2, r0
 80081e2:	460b      	mov	r3, r1
 80081e4:	4620      	mov	r0, r4
 80081e6:	4629      	mov	r1, r5
 80081e8:	f7f8 fa98 	bl	800071c <__aeabi_ddiv>
 80081ec:	4602      	mov	r2, r0
 80081ee:	460b      	mov	r3, r1
 80081f0:	4610      	mov	r0, r2
 80081f2:	4619      	mov	r1, r3
 80081f4:	f04f 0200 	mov.w	r2, #0
 80081f8:	4b58      	ldr	r3, [pc, #352]	; (800835c <MPU9250SelfTest+0x98c>)
 80081fa:	f7f7 ffad 	bl	8000158 <__aeabi_dsub>
 80081fe:	4602      	mov	r2, r0
 8008200:	460b      	mov	r3, r1
 8008202:	4610      	mov	r0, r2
 8008204:	4619      	mov	r1, r3
 8008206:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008208:	1cdc      	adds	r4, r3, #3
 800820a:	f7f8 fc0d 	bl	8000a28 <__aeabi_d2uiz>
 800820e:	4602      	mov	r2, r0
 8008210:	00a3      	lsls	r3, r4, #2
 8008212:	3390      	adds	r3, #144	; 0x90
 8008214:	443b      	add	r3, r7
 8008216:	f843 2c88 	str.w	r2, [r3, #-136]
	for (int i = 0; i < 3; i++) {
 800821a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800821c:	3301      	adds	r3, #1
 800821e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008220:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008222:	2b02      	cmp	r3, #2
 8008224:	f77f af73 	ble.w	800810e <MPU9250SelfTest+0x73e>
		printf("Gyro Test Y: %f\r\n", testResultGyroY);
		printf("Gyro Test Z: %f\r\n", testResultGyroZ);
		printf("-------------------------\r\n");
#endif

   for (int i = 0; i < 3; i++) {
 8008228:	2300      	movs	r3, #0
 800822a:	67bb      	str	r3, [r7, #120]	; 0x78
 800822c:	e086      	b.n	800833c <MPU9250SelfTest+0x96c>
     destination[i]   = 100.0*((float)(aSTAvg[i] - aAvg[i]))/factoryTrim[i] - 100.;   // Report percent differences
 800822e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008230:	009b      	lsls	r3, r3, #2
 8008232:	3390      	adds	r3, #144	; 0x90
 8008234:	443b      	add	r3, r7
 8008236:	f853 2c4c 	ldr.w	r2, [r3, #-76]
 800823a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800823c:	009b      	lsls	r3, r3, #2
 800823e:	3390      	adds	r3, #144	; 0x90
 8008240:	443b      	add	r3, r7
 8008242:	f853 3c40 	ldr.w	r3, [r3, #-64]
 8008246:	1ad3      	subs	r3, r2, r3
 8008248:	4618      	mov	r0, r3
 800824a:	f7f8 fd17 	bl	8000c7c <__aeabi_i2f>
 800824e:	4603      	mov	r3, r0
 8008250:	4618      	mov	r0, r3
 8008252:	f7f8 f8e1 	bl	8000418 <__aeabi_f2d>
 8008256:	f04f 0200 	mov.w	r2, #0
 800825a:	4b40      	ldr	r3, [pc, #256]	; (800835c <MPU9250SelfTest+0x98c>)
 800825c:	f7f8 f934 	bl	80004c8 <__aeabi_dmul>
 8008260:	4602      	mov	r2, r0
 8008262:	460b      	mov	r3, r1
 8008264:	4614      	mov	r4, r2
 8008266:	461d      	mov	r5, r3
 8008268:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800826a:	009b      	lsls	r3, r3, #2
 800826c:	3390      	adds	r3, #144	; 0x90
 800826e:	443b      	add	r3, r7
 8008270:	f853 3c70 	ldr.w	r3, [r3, #-112]
 8008274:	4618      	mov	r0, r3
 8008276:	f7f8 f8cf 	bl	8000418 <__aeabi_f2d>
 800827a:	4602      	mov	r2, r0
 800827c:	460b      	mov	r3, r1
 800827e:	4620      	mov	r0, r4
 8008280:	4629      	mov	r1, r5
 8008282:	f7f8 fa4b 	bl	800071c <__aeabi_ddiv>
 8008286:	4602      	mov	r2, r0
 8008288:	460b      	mov	r3, r1
 800828a:	4610      	mov	r0, r2
 800828c:	4619      	mov	r1, r3
 800828e:	f04f 0200 	mov.w	r2, #0
 8008292:	4b32      	ldr	r3, [pc, #200]	; (800835c <MPU9250SelfTest+0x98c>)
 8008294:	f7f7 ff60 	bl	8000158 <__aeabi_dsub>
 8008298:	4602      	mov	r2, r0
 800829a:	460b      	mov	r3, r1
 800829c:	4610      	mov	r0, r2
 800829e:	4619      	mov	r1, r3
 80082a0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80082a2:	009b      	lsls	r3, r3, #2
 80082a4:	683a      	ldr	r2, [r7, #0]
 80082a6:	18d4      	adds	r4, r2, r3
 80082a8:	f7f8 fbde 	bl	8000a68 <__aeabi_d2f>
 80082ac:	4603      	mov	r3, r0
 80082ae:	6023      	str	r3, [r4, #0]
     destination[i+3] = 100.0*((float)(gSTAvg[i] - gAvg[i]))/factoryTrim[i+3] - 100.; // Report percent differences
 80082b0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80082b2:	009b      	lsls	r3, r3, #2
 80082b4:	3390      	adds	r3, #144	; 0x90
 80082b6:	443b      	add	r3, r7
 80082b8:	f853 2c58 	ldr.w	r2, [r3, #-88]
 80082bc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80082be:	009b      	lsls	r3, r3, #2
 80082c0:	3390      	adds	r3, #144	; 0x90
 80082c2:	443b      	add	r3, r7
 80082c4:	f853 3c34 	ldr.w	r3, [r3, #-52]
 80082c8:	1ad3      	subs	r3, r2, r3
 80082ca:	4618      	mov	r0, r3
 80082cc:	f7f8 fcd6 	bl	8000c7c <__aeabi_i2f>
 80082d0:	4603      	mov	r3, r0
 80082d2:	4618      	mov	r0, r3
 80082d4:	f7f8 f8a0 	bl	8000418 <__aeabi_f2d>
 80082d8:	f04f 0200 	mov.w	r2, #0
 80082dc:	4b1f      	ldr	r3, [pc, #124]	; (800835c <MPU9250SelfTest+0x98c>)
 80082de:	f7f8 f8f3 	bl	80004c8 <__aeabi_dmul>
 80082e2:	4602      	mov	r2, r0
 80082e4:	460b      	mov	r3, r1
 80082e6:	4614      	mov	r4, r2
 80082e8:	461d      	mov	r5, r3
 80082ea:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80082ec:	3303      	adds	r3, #3
 80082ee:	009b      	lsls	r3, r3, #2
 80082f0:	3390      	adds	r3, #144	; 0x90
 80082f2:	443b      	add	r3, r7
 80082f4:	f853 3c70 	ldr.w	r3, [r3, #-112]
 80082f8:	4618      	mov	r0, r3
 80082fa:	f7f8 f88d 	bl	8000418 <__aeabi_f2d>
 80082fe:	4602      	mov	r2, r0
 8008300:	460b      	mov	r3, r1
 8008302:	4620      	mov	r0, r4
 8008304:	4629      	mov	r1, r5
 8008306:	f7f8 fa09 	bl	800071c <__aeabi_ddiv>
 800830a:	4602      	mov	r2, r0
 800830c:	460b      	mov	r3, r1
 800830e:	4610      	mov	r0, r2
 8008310:	4619      	mov	r1, r3
 8008312:	f04f 0200 	mov.w	r2, #0
 8008316:	4b11      	ldr	r3, [pc, #68]	; (800835c <MPU9250SelfTest+0x98c>)
 8008318:	f7f7 ff1e 	bl	8000158 <__aeabi_dsub>
 800831c:	4602      	mov	r2, r0
 800831e:	460b      	mov	r3, r1
 8008320:	4610      	mov	r0, r2
 8008322:	4619      	mov	r1, r3
 8008324:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008326:	3303      	adds	r3, #3
 8008328:	009b      	lsls	r3, r3, #2
 800832a:	683a      	ldr	r2, [r7, #0]
 800832c:	18d4      	adds	r4, r2, r3
 800832e:	f7f8 fb9b 	bl	8000a68 <__aeabi_d2f>
 8008332:	4603      	mov	r3, r0
 8008334:	6023      	str	r3, [r4, #0]
   for (int i = 0; i < 3; i++) {
 8008336:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008338:	3301      	adds	r3, #1
 800833a:	67bb      	str	r3, [r7, #120]	; 0x78
 800833c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800833e:	2b02      	cmp	r3, #2
 8008340:	f77f af75 	ble.w	800822e <MPU9250SelfTest+0x85e>
   }
}
 8008344:	bf00      	nop
 8008346:	bf00      	nop
 8008348:	3790      	adds	r7, #144	; 0x90
 800834a:	46bd      	mov	sp, r7
 800834c:	bdb0      	pop	{r4, r5, r7, pc}
 800834e:	bf00      	nop
 8008350:	c28f5c29 	.word	0xc28f5c29
 8008354:	3ff028f5 	.word	0x3ff028f5
 8008358:	3ff00000 	.word	0x3ff00000
 800835c:	40590000 	.word	0x40590000

08008360 <QuaternionUpdate>:

void QuaternionUpdate(float ax, float ay, float az, float gx, float gy, float gz, float mx, float my, float mz){
 8008360:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008362:	b0ad      	sub	sp, #180	; 0xb4
 8008364:	af00      	add	r7, sp, #0
 8008366:	60f8      	str	r0, [r7, #12]
 8008368:	60b9      	str	r1, [r7, #8]
 800836a:	607a      	str	r2, [r7, #4]
 800836c:	603b      	str	r3, [r7, #0]
    float q1 = q[0], q2 = q[1], q3 = q[2], q4 = q[3];   // short name local variable for readability
 800836e:	4b8a      	ldr	r3, [pc, #552]	; (8008598 <QuaternionUpdate+0x238>)
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008376:	4b88      	ldr	r3, [pc, #544]	; (8008598 <QuaternionUpdate+0x238>)
 8008378:	685b      	ldr	r3, [r3, #4]
 800837a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800837e:	4b86      	ldr	r3, [pc, #536]	; (8008598 <QuaternionUpdate+0x238>)
 8008380:	689b      	ldr	r3, [r3, #8]
 8008382:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8008386:	4b84      	ldr	r3, [pc, #528]	; (8008598 <QuaternionUpdate+0x238>)
 8008388:	68db      	ldr	r3, [r3, #12]
 800838a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    float _2q1my;
    float _2q1mz;
    float _2q2mx;
    float _4bx;
    float _4bz;
    float _2q1 = 2.0f * q1;
 800838e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008392:	4619      	mov	r1, r3
 8008394:	4618      	mov	r0, r3
 8008396:	f7f8 fbbd 	bl	8000b14 <__addsf3>
 800839a:	4603      	mov	r3, r0
 800839c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    float _2q2 = 2.0f * q2;
 80083a0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80083a4:	4619      	mov	r1, r3
 80083a6:	4618      	mov	r0, r3
 80083a8:	f7f8 fbb4 	bl	8000b14 <__addsf3>
 80083ac:	4603      	mov	r3, r0
 80083ae:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    float _2q3 = 2.0f * q3;
 80083b2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80083b6:	4619      	mov	r1, r3
 80083b8:	4618      	mov	r0, r3
 80083ba:	f7f8 fbab 	bl	8000b14 <__addsf3>
 80083be:	4603      	mov	r3, r0
 80083c0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    float _2q4 = 2.0f * q4;
 80083c4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80083c8:	4619      	mov	r1, r3
 80083ca:	4618      	mov	r0, r3
 80083cc:	f7f8 fba2 	bl	8000b14 <__addsf3>
 80083d0:	4603      	mov	r3, r0
 80083d2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    float _2q1q3 = 2.0f * q1 * q3;
 80083d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80083da:	4619      	mov	r1, r3
 80083dc:	4618      	mov	r0, r3
 80083de:	f7f8 fb99 	bl	8000b14 <__addsf3>
 80083e2:	4603      	mov	r3, r0
 80083e4:	4619      	mov	r1, r3
 80083e6:	f8d7 00a4 	ldr.w	r0, [r7, #164]	; 0xa4
 80083ea:	f7f8 fc9b 	bl	8000d24 <__aeabi_fmul>
 80083ee:	4603      	mov	r3, r0
 80083f0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    float _2q3q4 = 2.0f * q3 * q4;
 80083f4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80083f8:	4619      	mov	r1, r3
 80083fa:	4618      	mov	r0, r3
 80083fc:	f7f8 fb8a 	bl	8000b14 <__addsf3>
 8008400:	4603      	mov	r3, r0
 8008402:	4619      	mov	r1, r3
 8008404:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 8008408:	f7f8 fc8c 	bl	8000d24 <__aeabi_fmul>
 800840c:	4603      	mov	r3, r0
 800840e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    float q1q1 = q1 * q1;
 8008412:	f8d7 10ac 	ldr.w	r1, [r7, #172]	; 0xac
 8008416:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 800841a:	f7f8 fc83 	bl	8000d24 <__aeabi_fmul>
 800841e:	4603      	mov	r3, r0
 8008420:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    float q1q2 = q1 * q2;
 8008424:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 8008428:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 800842c:	f7f8 fc7a 	bl	8000d24 <__aeabi_fmul>
 8008430:	4603      	mov	r3, r0
 8008432:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    float q1q3 = q1 * q3;
 8008436:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800843a:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 800843e:	f7f8 fc71 	bl	8000d24 <__aeabi_fmul>
 8008442:	4603      	mov	r3, r0
 8008444:	67fb      	str	r3, [r7, #124]	; 0x7c
    float q1q4 = q1 * q4;
 8008446:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 800844a:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 800844e:	f7f8 fc69 	bl	8000d24 <__aeabi_fmul>
 8008452:	4603      	mov	r3, r0
 8008454:	67bb      	str	r3, [r7, #120]	; 0x78
    float q2q2 = q2 * q2;
 8008456:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 800845a:	f8d7 00a8 	ldr.w	r0, [r7, #168]	; 0xa8
 800845e:	f7f8 fc61 	bl	8000d24 <__aeabi_fmul>
 8008462:	4603      	mov	r3, r0
 8008464:	677b      	str	r3, [r7, #116]	; 0x74
    float q2q3 = q2 * q3;
 8008466:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800846a:	f8d7 00a8 	ldr.w	r0, [r7, #168]	; 0xa8
 800846e:	f7f8 fc59 	bl	8000d24 <__aeabi_fmul>
 8008472:	4603      	mov	r3, r0
 8008474:	673b      	str	r3, [r7, #112]	; 0x70
    float q2q4 = q2 * q4;
 8008476:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 800847a:	f8d7 00a8 	ldr.w	r0, [r7, #168]	; 0xa8
 800847e:	f7f8 fc51 	bl	8000d24 <__aeabi_fmul>
 8008482:	4603      	mov	r3, r0
 8008484:	66fb      	str	r3, [r7, #108]	; 0x6c
    float q3q3 = q3 * q3;
 8008486:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800848a:	f8d7 00a4 	ldr.w	r0, [r7, #164]	; 0xa4
 800848e:	f7f8 fc49 	bl	8000d24 <__aeabi_fmul>
 8008492:	4603      	mov	r3, r0
 8008494:	66bb      	str	r3, [r7, #104]	; 0x68
    float q3q4 = q3 * q4;
 8008496:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 800849a:	f8d7 00a4 	ldr.w	r0, [r7, #164]	; 0xa4
 800849e:	f7f8 fc41 	bl	8000d24 <__aeabi_fmul>
 80084a2:	4603      	mov	r3, r0
 80084a4:	667b      	str	r3, [r7, #100]	; 0x64
    float q4q4 = q4 * q4;
 80084a6:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 80084aa:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 80084ae:	f7f8 fc39 	bl	8000d24 <__aeabi_fmul>
 80084b2:	4603      	mov	r3, r0
 80084b4:	663b      	str	r3, [r7, #96]	; 0x60

    // Normalise accelerometer measurement
    norm = sqrtf(ax * ax + ay * ay + az * az);
 80084b6:	68f9      	ldr	r1, [r7, #12]
 80084b8:	68f8      	ldr	r0, [r7, #12]
 80084ba:	f7f8 fc33 	bl	8000d24 <__aeabi_fmul>
 80084be:	4603      	mov	r3, r0
 80084c0:	461c      	mov	r4, r3
 80084c2:	68b9      	ldr	r1, [r7, #8]
 80084c4:	68b8      	ldr	r0, [r7, #8]
 80084c6:	f7f8 fc2d 	bl	8000d24 <__aeabi_fmul>
 80084ca:	4603      	mov	r3, r0
 80084cc:	4619      	mov	r1, r3
 80084ce:	4620      	mov	r0, r4
 80084d0:	f7f8 fb20 	bl	8000b14 <__addsf3>
 80084d4:	4603      	mov	r3, r0
 80084d6:	461c      	mov	r4, r3
 80084d8:	6879      	ldr	r1, [r7, #4]
 80084da:	6878      	ldr	r0, [r7, #4]
 80084dc:	f7f8 fc22 	bl	8000d24 <__aeabi_fmul>
 80084e0:	4603      	mov	r3, r0
 80084e2:	4619      	mov	r1, r3
 80084e4:	4620      	mov	r0, r4
 80084e6:	f7f8 fb15 	bl	8000b14 <__addsf3>
 80084ea:	4603      	mov	r3, r0
 80084ec:	4618      	mov	r0, r3
 80084ee:	f002 fc61 	bl	800adb4 <sqrtf>
 80084f2:	65f8      	str	r0, [r7, #92]	; 0x5c
    if (norm == 0.0f) return; // handle NaN
 80084f4:	f04f 0100 	mov.w	r1, #0
 80084f8:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80084fa:	f7f8 fda7 	bl	800104c <__aeabi_fcmpeq>
 80084fe:	4603      	mov	r3, r0
 8008500:	2b00      	cmp	r3, #0
 8008502:	f040 87e3 	bne.w	80094cc <QuaternionUpdate+0x116c>
    norm = 1.0f/norm;
 8008506:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8008508:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800850c:	f7f8 fcbe 	bl	8000e8c <__aeabi_fdiv>
 8008510:	4603      	mov	r3, r0
 8008512:	65fb      	str	r3, [r7, #92]	; 0x5c
    ax *= norm;
 8008514:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8008516:	68f8      	ldr	r0, [r7, #12]
 8008518:	f7f8 fc04 	bl	8000d24 <__aeabi_fmul>
 800851c:	4603      	mov	r3, r0
 800851e:	60fb      	str	r3, [r7, #12]
    ay *= norm;
 8008520:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8008522:	68b8      	ldr	r0, [r7, #8]
 8008524:	f7f8 fbfe 	bl	8000d24 <__aeabi_fmul>
 8008528:	4603      	mov	r3, r0
 800852a:	60bb      	str	r3, [r7, #8]
    az *= norm;
 800852c:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800852e:	6878      	ldr	r0, [r7, #4]
 8008530:	f7f8 fbf8 	bl	8000d24 <__aeabi_fmul>
 8008534:	4603      	mov	r3, r0
 8008536:	607b      	str	r3, [r7, #4]

    // Normalise magnetometer measurement
    norm = sqrtf(mx * mx + my * my + mz * mz);
 8008538:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 800853c:	f8d7 00d0 	ldr.w	r0, [r7, #208]	; 0xd0
 8008540:	f7f8 fbf0 	bl	8000d24 <__aeabi_fmul>
 8008544:	4603      	mov	r3, r0
 8008546:	461c      	mov	r4, r3
 8008548:	f8d7 10d4 	ldr.w	r1, [r7, #212]	; 0xd4
 800854c:	f8d7 00d4 	ldr.w	r0, [r7, #212]	; 0xd4
 8008550:	f7f8 fbe8 	bl	8000d24 <__aeabi_fmul>
 8008554:	4603      	mov	r3, r0
 8008556:	4619      	mov	r1, r3
 8008558:	4620      	mov	r0, r4
 800855a:	f7f8 fadb 	bl	8000b14 <__addsf3>
 800855e:	4603      	mov	r3, r0
 8008560:	461c      	mov	r4, r3
 8008562:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 8008566:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 800856a:	f7f8 fbdb 	bl	8000d24 <__aeabi_fmul>
 800856e:	4603      	mov	r3, r0
 8008570:	4619      	mov	r1, r3
 8008572:	4620      	mov	r0, r4
 8008574:	f7f8 face 	bl	8000b14 <__addsf3>
 8008578:	4603      	mov	r3, r0
 800857a:	4618      	mov	r0, r3
 800857c:	f002 fc1a 	bl	800adb4 <sqrtf>
 8008580:	65f8      	str	r0, [r7, #92]	; 0x5c
    if (norm == 0.0f) return; // handle NaN
 8008582:	f04f 0100 	mov.w	r1, #0
 8008586:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8008588:	f7f8 fd60 	bl	800104c <__aeabi_fcmpeq>
 800858c:	4603      	mov	r3, r0
 800858e:	2b00      	cmp	r3, #0
 8008590:	f040 879e 	bne.w	80094d0 <QuaternionUpdate+0x1170>
 8008594:	e002      	b.n	800859c <QuaternionUpdate+0x23c>
 8008596:	bf00      	nop
 8008598:	20000010 	.word	0x20000010
    norm = 1.0f/norm;
 800859c:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800859e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80085a2:	f7f8 fc73 	bl	8000e8c <__aeabi_fdiv>
 80085a6:	4603      	mov	r3, r0
 80085a8:	65fb      	str	r3, [r7, #92]	; 0x5c
    mx *= norm;
 80085aa:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80085ac:	f8d7 00d0 	ldr.w	r0, [r7, #208]	; 0xd0
 80085b0:	f7f8 fbb8 	bl	8000d24 <__aeabi_fmul>
 80085b4:	4603      	mov	r3, r0
 80085b6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    my *= norm;
 80085ba:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80085bc:	f8d7 00d4 	ldr.w	r0, [r7, #212]	; 0xd4
 80085c0:	f7f8 fbb0 	bl	8000d24 <__aeabi_fmul>
 80085c4:	4603      	mov	r3, r0
 80085c6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    mz *= norm;
 80085ca:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80085cc:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 80085d0:	f7f8 fba8 	bl	8000d24 <__aeabi_fmul>
 80085d4:	4603      	mov	r3, r0
 80085d6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8

    // Reference direction of Earth's magnetic field
    _2q1mx = 2.0f * q1 * mx;
 80085da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80085de:	4619      	mov	r1, r3
 80085e0:	4618      	mov	r0, r3
 80085e2:	f7f8 fa97 	bl	8000b14 <__addsf3>
 80085e6:	4603      	mov	r3, r0
 80085e8:	4619      	mov	r1, r3
 80085ea:	f8d7 00d0 	ldr.w	r0, [r7, #208]	; 0xd0
 80085ee:	f7f8 fb99 	bl	8000d24 <__aeabi_fmul>
 80085f2:	4603      	mov	r3, r0
 80085f4:	65bb      	str	r3, [r7, #88]	; 0x58
    _2q1my = 2.0f * q1 * my;
 80085f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80085fa:	4619      	mov	r1, r3
 80085fc:	4618      	mov	r0, r3
 80085fe:	f7f8 fa89 	bl	8000b14 <__addsf3>
 8008602:	4603      	mov	r3, r0
 8008604:	4619      	mov	r1, r3
 8008606:	f8d7 00d4 	ldr.w	r0, [r7, #212]	; 0xd4
 800860a:	f7f8 fb8b 	bl	8000d24 <__aeabi_fmul>
 800860e:	4603      	mov	r3, r0
 8008610:	657b      	str	r3, [r7, #84]	; 0x54
    _2q1mz = 2.0f * q1 * mz;
 8008612:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008616:	4619      	mov	r1, r3
 8008618:	4618      	mov	r0, r3
 800861a:	f7f8 fa7b 	bl	8000b14 <__addsf3>
 800861e:	4603      	mov	r3, r0
 8008620:	4619      	mov	r1, r3
 8008622:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 8008626:	f7f8 fb7d 	bl	8000d24 <__aeabi_fmul>
 800862a:	4603      	mov	r3, r0
 800862c:	653b      	str	r3, [r7, #80]	; 0x50
    _2q2mx = 2.0f * q2 * mx;
 800862e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008632:	4619      	mov	r1, r3
 8008634:	4618      	mov	r0, r3
 8008636:	f7f8 fa6d 	bl	8000b14 <__addsf3>
 800863a:	4603      	mov	r3, r0
 800863c:	4619      	mov	r1, r3
 800863e:	f8d7 00d0 	ldr.w	r0, [r7, #208]	; 0xd0
 8008642:	f7f8 fb6f 	bl	8000d24 <__aeabi_fmul>
 8008646:	4603      	mov	r3, r0
 8008648:	64fb      	str	r3, [r7, #76]	; 0x4c
    hx = mx * q1q1 - _2q1my * q4 + _2q1mz * q3 + mx * q2q2 + _2q2 * my * q3 + _2q2 * mz * q4 - mx * q3q3 - mx * q4q4;
 800864a:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 800864e:	f8d7 00d0 	ldr.w	r0, [r7, #208]	; 0xd0
 8008652:	f7f8 fb67 	bl	8000d24 <__aeabi_fmul>
 8008656:	4603      	mov	r3, r0
 8008658:	461c      	mov	r4, r3
 800865a:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 800865e:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8008660:	f7f8 fb60 	bl	8000d24 <__aeabi_fmul>
 8008664:	4603      	mov	r3, r0
 8008666:	4619      	mov	r1, r3
 8008668:	4620      	mov	r0, r4
 800866a:	f7f8 fa51 	bl	8000b10 <__aeabi_fsub>
 800866e:	4603      	mov	r3, r0
 8008670:	461c      	mov	r4, r3
 8008672:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008676:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8008678:	f7f8 fb54 	bl	8000d24 <__aeabi_fmul>
 800867c:	4603      	mov	r3, r0
 800867e:	4619      	mov	r1, r3
 8008680:	4620      	mov	r0, r4
 8008682:	f7f8 fa47 	bl	8000b14 <__addsf3>
 8008686:	4603      	mov	r3, r0
 8008688:	461c      	mov	r4, r3
 800868a:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800868c:	f8d7 00d0 	ldr.w	r0, [r7, #208]	; 0xd0
 8008690:	f7f8 fb48 	bl	8000d24 <__aeabi_fmul>
 8008694:	4603      	mov	r3, r0
 8008696:	4619      	mov	r1, r3
 8008698:	4620      	mov	r0, r4
 800869a:	f7f8 fa3b 	bl	8000b14 <__addsf3>
 800869e:	4603      	mov	r3, r0
 80086a0:	461c      	mov	r4, r3
 80086a2:	f8d7 10d4 	ldr.w	r1, [r7, #212]	; 0xd4
 80086a6:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 80086aa:	f7f8 fb3b 	bl	8000d24 <__aeabi_fmul>
 80086ae:	4603      	mov	r3, r0
 80086b0:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80086b4:	4618      	mov	r0, r3
 80086b6:	f7f8 fb35 	bl	8000d24 <__aeabi_fmul>
 80086ba:	4603      	mov	r3, r0
 80086bc:	4619      	mov	r1, r3
 80086be:	4620      	mov	r0, r4
 80086c0:	f7f8 fa28 	bl	8000b14 <__addsf3>
 80086c4:	4603      	mov	r3, r0
 80086c6:	461c      	mov	r4, r3
 80086c8:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 80086cc:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 80086d0:	f7f8 fb28 	bl	8000d24 <__aeabi_fmul>
 80086d4:	4603      	mov	r3, r0
 80086d6:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 80086da:	4618      	mov	r0, r3
 80086dc:	f7f8 fb22 	bl	8000d24 <__aeabi_fmul>
 80086e0:	4603      	mov	r3, r0
 80086e2:	4619      	mov	r1, r3
 80086e4:	4620      	mov	r0, r4
 80086e6:	f7f8 fa15 	bl	8000b14 <__addsf3>
 80086ea:	4603      	mov	r3, r0
 80086ec:	461c      	mov	r4, r3
 80086ee:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80086f0:	f8d7 00d0 	ldr.w	r0, [r7, #208]	; 0xd0
 80086f4:	f7f8 fb16 	bl	8000d24 <__aeabi_fmul>
 80086f8:	4603      	mov	r3, r0
 80086fa:	4619      	mov	r1, r3
 80086fc:	4620      	mov	r0, r4
 80086fe:	f7f8 fa07 	bl	8000b10 <__aeabi_fsub>
 8008702:	4603      	mov	r3, r0
 8008704:	461c      	mov	r4, r3
 8008706:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8008708:	f8d7 00d0 	ldr.w	r0, [r7, #208]	; 0xd0
 800870c:	f7f8 fb0a 	bl	8000d24 <__aeabi_fmul>
 8008710:	4603      	mov	r3, r0
 8008712:	4619      	mov	r1, r3
 8008714:	4620      	mov	r0, r4
 8008716:	f7f8 f9fb 	bl	8000b10 <__aeabi_fsub>
 800871a:	4603      	mov	r3, r0
 800871c:	64bb      	str	r3, [r7, #72]	; 0x48
    hy = _2q1mx * q4 + my * q1q1 - _2q1mz * q2 + _2q2mx * q3 - my * q2q2 + my * q3q3 + _2q3 * mz * q4 - my * q4q4;
 800871e:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 8008722:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8008724:	f7f8 fafe 	bl	8000d24 <__aeabi_fmul>
 8008728:	4603      	mov	r3, r0
 800872a:	461c      	mov	r4, r3
 800872c:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 8008730:	f8d7 00d4 	ldr.w	r0, [r7, #212]	; 0xd4
 8008734:	f7f8 faf6 	bl	8000d24 <__aeabi_fmul>
 8008738:	4603      	mov	r3, r0
 800873a:	4619      	mov	r1, r3
 800873c:	4620      	mov	r0, r4
 800873e:	f7f8 f9e9 	bl	8000b14 <__addsf3>
 8008742:	4603      	mov	r3, r0
 8008744:	461c      	mov	r4, r3
 8008746:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 800874a:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800874c:	f7f8 faea 	bl	8000d24 <__aeabi_fmul>
 8008750:	4603      	mov	r3, r0
 8008752:	4619      	mov	r1, r3
 8008754:	4620      	mov	r0, r4
 8008756:	f7f8 f9db 	bl	8000b10 <__aeabi_fsub>
 800875a:	4603      	mov	r3, r0
 800875c:	461c      	mov	r4, r3
 800875e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008762:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8008764:	f7f8 fade 	bl	8000d24 <__aeabi_fmul>
 8008768:	4603      	mov	r3, r0
 800876a:	4619      	mov	r1, r3
 800876c:	4620      	mov	r0, r4
 800876e:	f7f8 f9d1 	bl	8000b14 <__addsf3>
 8008772:	4603      	mov	r3, r0
 8008774:	461c      	mov	r4, r3
 8008776:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8008778:	f8d7 00d4 	ldr.w	r0, [r7, #212]	; 0xd4
 800877c:	f7f8 fad2 	bl	8000d24 <__aeabi_fmul>
 8008780:	4603      	mov	r3, r0
 8008782:	4619      	mov	r1, r3
 8008784:	4620      	mov	r0, r4
 8008786:	f7f8 f9c3 	bl	8000b10 <__aeabi_fsub>
 800878a:	4603      	mov	r3, r0
 800878c:	461c      	mov	r4, r3
 800878e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008790:	f8d7 00d4 	ldr.w	r0, [r7, #212]	; 0xd4
 8008794:	f7f8 fac6 	bl	8000d24 <__aeabi_fmul>
 8008798:	4603      	mov	r3, r0
 800879a:	4619      	mov	r1, r3
 800879c:	4620      	mov	r0, r4
 800879e:	f7f8 f9b9 	bl	8000b14 <__addsf3>
 80087a2:	4603      	mov	r3, r0
 80087a4:	461c      	mov	r4, r3
 80087a6:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 80087aa:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 80087ae:	f7f8 fab9 	bl	8000d24 <__aeabi_fmul>
 80087b2:	4603      	mov	r3, r0
 80087b4:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 80087b8:	4618      	mov	r0, r3
 80087ba:	f7f8 fab3 	bl	8000d24 <__aeabi_fmul>
 80087be:	4603      	mov	r3, r0
 80087c0:	4619      	mov	r1, r3
 80087c2:	4620      	mov	r0, r4
 80087c4:	f7f8 f9a6 	bl	8000b14 <__addsf3>
 80087c8:	4603      	mov	r3, r0
 80087ca:	461c      	mov	r4, r3
 80087cc:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80087ce:	f8d7 00d4 	ldr.w	r0, [r7, #212]	; 0xd4
 80087d2:	f7f8 faa7 	bl	8000d24 <__aeabi_fmul>
 80087d6:	4603      	mov	r3, r0
 80087d8:	4619      	mov	r1, r3
 80087da:	4620      	mov	r0, r4
 80087dc:	f7f8 f998 	bl	8000b10 <__aeabi_fsub>
 80087e0:	4603      	mov	r3, r0
 80087e2:	647b      	str	r3, [r7, #68]	; 0x44
    _2bx = sqrtf(hx * hx + hy * hy);
 80087e4:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80087e6:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80087e8:	f7f8 fa9c 	bl	8000d24 <__aeabi_fmul>
 80087ec:	4603      	mov	r3, r0
 80087ee:	461c      	mov	r4, r3
 80087f0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80087f2:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80087f4:	f7f8 fa96 	bl	8000d24 <__aeabi_fmul>
 80087f8:	4603      	mov	r3, r0
 80087fa:	4619      	mov	r1, r3
 80087fc:	4620      	mov	r0, r4
 80087fe:	f7f8 f989 	bl	8000b14 <__addsf3>
 8008802:	4603      	mov	r3, r0
 8008804:	4618      	mov	r0, r3
 8008806:	f002 fad5 	bl	800adb4 <sqrtf>
 800880a:	6438      	str	r0, [r7, #64]	; 0x40
    _2bz = -_2q1mx * q3 + _2q1my * q2 + mz * q1q1 + _2q2mx * q4 - mz * q2q2 + _2q3 * my * q4 - mz * q3q3 + mz * q4q4;
 800880c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800880e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8008812:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008816:	4618      	mov	r0, r3
 8008818:	f7f8 fa84 	bl	8000d24 <__aeabi_fmul>
 800881c:	4603      	mov	r3, r0
 800881e:	461c      	mov	r4, r3
 8008820:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 8008824:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8008826:	f7f8 fa7d 	bl	8000d24 <__aeabi_fmul>
 800882a:	4603      	mov	r3, r0
 800882c:	4619      	mov	r1, r3
 800882e:	4620      	mov	r0, r4
 8008830:	f7f8 f970 	bl	8000b14 <__addsf3>
 8008834:	4603      	mov	r3, r0
 8008836:	461c      	mov	r4, r3
 8008838:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 800883c:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 8008840:	f7f8 fa70 	bl	8000d24 <__aeabi_fmul>
 8008844:	4603      	mov	r3, r0
 8008846:	4619      	mov	r1, r3
 8008848:	4620      	mov	r0, r4
 800884a:	f7f8 f963 	bl	8000b14 <__addsf3>
 800884e:	4603      	mov	r3, r0
 8008850:	461c      	mov	r4, r3
 8008852:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 8008856:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8008858:	f7f8 fa64 	bl	8000d24 <__aeabi_fmul>
 800885c:	4603      	mov	r3, r0
 800885e:	4619      	mov	r1, r3
 8008860:	4620      	mov	r0, r4
 8008862:	f7f8 f957 	bl	8000b14 <__addsf3>
 8008866:	4603      	mov	r3, r0
 8008868:	461c      	mov	r4, r3
 800886a:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800886c:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 8008870:	f7f8 fa58 	bl	8000d24 <__aeabi_fmul>
 8008874:	4603      	mov	r3, r0
 8008876:	4619      	mov	r1, r3
 8008878:	4620      	mov	r0, r4
 800887a:	f7f8 f949 	bl	8000b10 <__aeabi_fsub>
 800887e:	4603      	mov	r3, r0
 8008880:	461c      	mov	r4, r3
 8008882:	f8d7 10d4 	ldr.w	r1, [r7, #212]	; 0xd4
 8008886:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 800888a:	f7f8 fa4b 	bl	8000d24 <__aeabi_fmul>
 800888e:	4603      	mov	r3, r0
 8008890:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 8008894:	4618      	mov	r0, r3
 8008896:	f7f8 fa45 	bl	8000d24 <__aeabi_fmul>
 800889a:	4603      	mov	r3, r0
 800889c:	4619      	mov	r1, r3
 800889e:	4620      	mov	r0, r4
 80088a0:	f7f8 f938 	bl	8000b14 <__addsf3>
 80088a4:	4603      	mov	r3, r0
 80088a6:	461c      	mov	r4, r3
 80088a8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80088aa:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 80088ae:	f7f8 fa39 	bl	8000d24 <__aeabi_fmul>
 80088b2:	4603      	mov	r3, r0
 80088b4:	4619      	mov	r1, r3
 80088b6:	4620      	mov	r0, r4
 80088b8:	f7f8 f92a 	bl	8000b10 <__aeabi_fsub>
 80088bc:	4603      	mov	r3, r0
 80088be:	461c      	mov	r4, r3
 80088c0:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80088c2:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 80088c6:	f7f8 fa2d 	bl	8000d24 <__aeabi_fmul>
 80088ca:	4603      	mov	r3, r0
 80088cc:	4619      	mov	r1, r3
 80088ce:	4620      	mov	r0, r4
 80088d0:	f7f8 f920 	bl	8000b14 <__addsf3>
 80088d4:	4603      	mov	r3, r0
 80088d6:	63fb      	str	r3, [r7, #60]	; 0x3c
    _4bx = 2.0f * _2bx;
 80088d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80088da:	4619      	mov	r1, r3
 80088dc:	4618      	mov	r0, r3
 80088de:	f7f8 f919 	bl	8000b14 <__addsf3>
 80088e2:	4603      	mov	r3, r0
 80088e4:	63bb      	str	r3, [r7, #56]	; 0x38
    _4bz = 2.0f * _2bz;
 80088e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80088e8:	4619      	mov	r1, r3
 80088ea:	4618      	mov	r0, r3
 80088ec:	f7f8 f912 	bl	8000b14 <__addsf3>
 80088f0:	4603      	mov	r3, r0
 80088f2:	637b      	str	r3, [r7, #52]	; 0x34

    // Gradient decent algorithm corrective step
    s1 = -_2q3 * (2.0f * q2q4 - _2q1q3 - ax) + _2q2 * (2.0f * q1q2 + _2q3q4 - ay) - _2bz * q3 * (_2bx * (0.5f - q3q3 - q4q4) + _2bz * (q2q4 - q1q3) - mx) + (-_2bx * q4 + _2bz * q2) * (_2bx * (q2q3 - q1q4) + _2bz * (q1q2 + q3q4) - my) + _2bx * q3 * (_2bx * (q1q3 + q2q4) + _2bz * (0.5f - q2q2 - q3q3) - mz);
 80088f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80088f8:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 80088fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80088fe:	4619      	mov	r1, r3
 8008900:	4618      	mov	r0, r3
 8008902:	f7f8 f907 	bl	8000b14 <__addsf3>
 8008906:	4603      	mov	r3, r0
 8008908:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 800890c:	4618      	mov	r0, r3
 800890e:	f7f8 f8ff 	bl	8000b10 <__aeabi_fsub>
 8008912:	4603      	mov	r3, r0
 8008914:	68f9      	ldr	r1, [r7, #12]
 8008916:	4618      	mov	r0, r3
 8008918:	f7f8 f8fa 	bl	8000b10 <__aeabi_fsub>
 800891c:	4603      	mov	r3, r0
 800891e:	4619      	mov	r1, r3
 8008920:	4620      	mov	r0, r4
 8008922:	f7f8 f9ff 	bl	8000d24 <__aeabi_fmul>
 8008926:	4603      	mov	r3, r0
 8008928:	461c      	mov	r4, r3
 800892a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800892e:	4619      	mov	r1, r3
 8008930:	4618      	mov	r0, r3
 8008932:	f7f8 f8ef 	bl	8000b14 <__addsf3>
 8008936:	4603      	mov	r3, r0
 8008938:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 800893c:	4618      	mov	r0, r3
 800893e:	f7f8 f8e9 	bl	8000b14 <__addsf3>
 8008942:	4603      	mov	r3, r0
 8008944:	68b9      	ldr	r1, [r7, #8]
 8008946:	4618      	mov	r0, r3
 8008948:	f7f8 f8e2 	bl	8000b10 <__aeabi_fsub>
 800894c:	4603      	mov	r3, r0
 800894e:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 8008952:	4618      	mov	r0, r3
 8008954:	f7f8 f9e6 	bl	8000d24 <__aeabi_fmul>
 8008958:	4603      	mov	r3, r0
 800895a:	4619      	mov	r1, r3
 800895c:	4620      	mov	r0, r4
 800895e:	f7f8 f8d9 	bl	8000b14 <__addsf3>
 8008962:	4603      	mov	r3, r0
 8008964:	461c      	mov	r4, r3
 8008966:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800896a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800896c:	f7f8 f9da 	bl	8000d24 <__aeabi_fmul>
 8008970:	4603      	mov	r3, r0
 8008972:	461d      	mov	r5, r3
 8008974:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008976:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 800897a:	f7f8 f8c9 	bl	8000b10 <__aeabi_fsub>
 800897e:	4603      	mov	r3, r0
 8008980:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8008982:	4618      	mov	r0, r3
 8008984:	f7f8 f8c4 	bl	8000b10 <__aeabi_fsub>
 8008988:	4603      	mov	r3, r0
 800898a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800898c:	4618      	mov	r0, r3
 800898e:	f7f8 f9c9 	bl	8000d24 <__aeabi_fmul>
 8008992:	4603      	mov	r3, r0
 8008994:	461e      	mov	r6, r3
 8008996:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008998:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800899a:	f7f8 f8b9 	bl	8000b10 <__aeabi_fsub>
 800899e:	4603      	mov	r3, r0
 80089a0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80089a2:	4618      	mov	r0, r3
 80089a4:	f7f8 f9be 	bl	8000d24 <__aeabi_fmul>
 80089a8:	4603      	mov	r3, r0
 80089aa:	4619      	mov	r1, r3
 80089ac:	4630      	mov	r0, r6
 80089ae:	f7f8 f8b1 	bl	8000b14 <__addsf3>
 80089b2:	4603      	mov	r3, r0
 80089b4:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 80089b8:	4618      	mov	r0, r3
 80089ba:	f7f8 f8a9 	bl	8000b10 <__aeabi_fsub>
 80089be:	4603      	mov	r3, r0
 80089c0:	4619      	mov	r1, r3
 80089c2:	4628      	mov	r0, r5
 80089c4:	f7f8 f9ae 	bl	8000d24 <__aeabi_fmul>
 80089c8:	4603      	mov	r3, r0
 80089ca:	4619      	mov	r1, r3
 80089cc:	4620      	mov	r0, r4
 80089ce:	f7f8 f89f 	bl	8000b10 <__aeabi_fsub>
 80089d2:	4603      	mov	r3, r0
 80089d4:	461c      	mov	r4, r3
 80089d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80089d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80089dc:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 80089e0:	4618      	mov	r0, r3
 80089e2:	f7f8 f99f 	bl	8000d24 <__aeabi_fmul>
 80089e6:	4603      	mov	r3, r0
 80089e8:	461d      	mov	r5, r3
 80089ea:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 80089ee:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80089f0:	f7f8 f998 	bl	8000d24 <__aeabi_fmul>
 80089f4:	4603      	mov	r3, r0
 80089f6:	4619      	mov	r1, r3
 80089f8:	4628      	mov	r0, r5
 80089fa:	f7f8 f88b 	bl	8000b14 <__addsf3>
 80089fe:	4603      	mov	r3, r0
 8008a00:	461d      	mov	r5, r3
 8008a02:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8008a04:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8008a06:	f7f8 f883 	bl	8000b10 <__aeabi_fsub>
 8008a0a:	4603      	mov	r3, r0
 8008a0c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008a0e:	4618      	mov	r0, r3
 8008a10:	f7f8 f988 	bl	8000d24 <__aeabi_fmul>
 8008a14:	4603      	mov	r3, r0
 8008a16:	461e      	mov	r6, r3
 8008a18:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8008a1a:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8008a1e:	f7f8 f879 	bl	8000b14 <__addsf3>
 8008a22:	4603      	mov	r3, r0
 8008a24:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008a26:	4618      	mov	r0, r3
 8008a28:	f7f8 f97c 	bl	8000d24 <__aeabi_fmul>
 8008a2c:	4603      	mov	r3, r0
 8008a2e:	4619      	mov	r1, r3
 8008a30:	4630      	mov	r0, r6
 8008a32:	f7f8 f86f 	bl	8000b14 <__addsf3>
 8008a36:	4603      	mov	r3, r0
 8008a38:	f8d7 10d4 	ldr.w	r1, [r7, #212]	; 0xd4
 8008a3c:	4618      	mov	r0, r3
 8008a3e:	f7f8 f867 	bl	8000b10 <__aeabi_fsub>
 8008a42:	4603      	mov	r3, r0
 8008a44:	4619      	mov	r1, r3
 8008a46:	4628      	mov	r0, r5
 8008a48:	f7f8 f96c 	bl	8000d24 <__aeabi_fmul>
 8008a4c:	4603      	mov	r3, r0
 8008a4e:	4619      	mov	r1, r3
 8008a50:	4620      	mov	r0, r4
 8008a52:	f7f8 f85f 	bl	8000b14 <__addsf3>
 8008a56:	4603      	mov	r3, r0
 8008a58:	461c      	mov	r4, r3
 8008a5a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008a5e:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8008a60:	f7f8 f960 	bl	8000d24 <__aeabi_fmul>
 8008a64:	4603      	mov	r3, r0
 8008a66:	461d      	mov	r5, r3
 8008a68:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8008a6a:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8008a6c:	f7f8 f852 	bl	8000b14 <__addsf3>
 8008a70:	4603      	mov	r3, r0
 8008a72:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008a74:	4618      	mov	r0, r3
 8008a76:	f7f8 f955 	bl	8000d24 <__aeabi_fmul>
 8008a7a:	4603      	mov	r3, r0
 8008a7c:	461e      	mov	r6, r3
 8008a7e:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8008a80:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 8008a84:	f7f8 f844 	bl	8000b10 <__aeabi_fsub>
 8008a88:	4603      	mov	r3, r0
 8008a8a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008a8c:	4618      	mov	r0, r3
 8008a8e:	f7f8 f83f 	bl	8000b10 <__aeabi_fsub>
 8008a92:	4603      	mov	r3, r0
 8008a94:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008a96:	4618      	mov	r0, r3
 8008a98:	f7f8 f944 	bl	8000d24 <__aeabi_fmul>
 8008a9c:	4603      	mov	r3, r0
 8008a9e:	4619      	mov	r1, r3
 8008aa0:	4630      	mov	r0, r6
 8008aa2:	f7f8 f837 	bl	8000b14 <__addsf3>
 8008aa6:	4603      	mov	r3, r0
 8008aa8:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 8008aac:	4618      	mov	r0, r3
 8008aae:	f7f8 f82f 	bl	8000b10 <__aeabi_fsub>
 8008ab2:	4603      	mov	r3, r0
 8008ab4:	4619      	mov	r1, r3
 8008ab6:	4628      	mov	r0, r5
 8008ab8:	f7f8 f934 	bl	8000d24 <__aeabi_fmul>
 8008abc:	4603      	mov	r3, r0
 8008abe:	4619      	mov	r1, r3
 8008ac0:	4620      	mov	r0, r4
 8008ac2:	f7f8 f827 	bl	8000b14 <__addsf3>
 8008ac6:	4603      	mov	r3, r0
 8008ac8:	633b      	str	r3, [r7, #48]	; 0x30
    s2 = _2q4 * (2.0f * q2q4 - _2q1q3 - ax) + _2q1 * (2.0f * q1q2 + _2q3q4 - ay) - 4.0f * q2 * (1.0f - 2.0f * q2q2 - 2.0f * q3q3 - az) + _2bz * q4 * (_2bx * (0.5f - q3q3 - q4q4) + _2bz * (q2q4 - q1q3) - mx) + (_2bx * q3 + _2bz * q1) * (_2bx * (q2q3 - q1q4) + _2bz * (q1q2 + q3q4) - my) + (_2bx * q4 - _4bz * q2) * (_2bx * (q1q3 + q2q4) + _2bz * (0.5f - q2q2 - q3q3) - mz);
 8008aca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008acc:	4619      	mov	r1, r3
 8008ace:	4618      	mov	r0, r3
 8008ad0:	f7f8 f820 	bl	8000b14 <__addsf3>
 8008ad4:	4603      	mov	r3, r0
 8008ad6:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 8008ada:	4618      	mov	r0, r3
 8008adc:	f7f8 f818 	bl	8000b10 <__aeabi_fsub>
 8008ae0:	4603      	mov	r3, r0
 8008ae2:	68f9      	ldr	r1, [r7, #12]
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	f7f8 f813 	bl	8000b10 <__aeabi_fsub>
 8008aea:	4603      	mov	r3, r0
 8008aec:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008af0:	4618      	mov	r0, r3
 8008af2:	f7f8 f917 	bl	8000d24 <__aeabi_fmul>
 8008af6:	4603      	mov	r3, r0
 8008af8:	461c      	mov	r4, r3
 8008afa:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008afe:	4619      	mov	r1, r3
 8008b00:	4618      	mov	r0, r3
 8008b02:	f7f8 f807 	bl	8000b14 <__addsf3>
 8008b06:	4603      	mov	r3, r0
 8008b08:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 8008b0c:	4618      	mov	r0, r3
 8008b0e:	f7f8 f801 	bl	8000b14 <__addsf3>
 8008b12:	4603      	mov	r3, r0
 8008b14:	68b9      	ldr	r1, [r7, #8]
 8008b16:	4618      	mov	r0, r3
 8008b18:	f7f7 fffa 	bl	8000b10 <__aeabi_fsub>
 8008b1c:	4603      	mov	r3, r0
 8008b1e:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 8008b22:	4618      	mov	r0, r3
 8008b24:	f7f8 f8fe 	bl	8000d24 <__aeabi_fmul>
 8008b28:	4603      	mov	r3, r0
 8008b2a:	4619      	mov	r1, r3
 8008b2c:	4620      	mov	r0, r4
 8008b2e:	f7f7 fff1 	bl	8000b14 <__addsf3>
 8008b32:	4603      	mov	r3, r0
 8008b34:	461c      	mov	r4, r3
 8008b36:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8008b3a:	f8d7 00a8 	ldr.w	r0, [r7, #168]	; 0xa8
 8008b3e:	f7f8 f8f1 	bl	8000d24 <__aeabi_fmul>
 8008b42:	4603      	mov	r3, r0
 8008b44:	461d      	mov	r5, r3
 8008b46:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008b48:	4619      	mov	r1, r3
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	f7f7 ffe2 	bl	8000b14 <__addsf3>
 8008b50:	4603      	mov	r3, r0
 8008b52:	4619      	mov	r1, r3
 8008b54:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8008b58:	f7f7 ffda 	bl	8000b10 <__aeabi_fsub>
 8008b5c:	4603      	mov	r3, r0
 8008b5e:	461e      	mov	r6, r3
 8008b60:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008b62:	4619      	mov	r1, r3
 8008b64:	4618      	mov	r0, r3
 8008b66:	f7f7 ffd5 	bl	8000b14 <__addsf3>
 8008b6a:	4603      	mov	r3, r0
 8008b6c:	4619      	mov	r1, r3
 8008b6e:	4630      	mov	r0, r6
 8008b70:	f7f7 ffce 	bl	8000b10 <__aeabi_fsub>
 8008b74:	4603      	mov	r3, r0
 8008b76:	6879      	ldr	r1, [r7, #4]
 8008b78:	4618      	mov	r0, r3
 8008b7a:	f7f7 ffc9 	bl	8000b10 <__aeabi_fsub>
 8008b7e:	4603      	mov	r3, r0
 8008b80:	4619      	mov	r1, r3
 8008b82:	4628      	mov	r0, r5
 8008b84:	f7f8 f8ce 	bl	8000d24 <__aeabi_fmul>
 8008b88:	4603      	mov	r3, r0
 8008b8a:	4619      	mov	r1, r3
 8008b8c:	4620      	mov	r0, r4
 8008b8e:	f7f7 ffbf 	bl	8000b10 <__aeabi_fsub>
 8008b92:	4603      	mov	r3, r0
 8008b94:	461c      	mov	r4, r3
 8008b96:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 8008b9a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8008b9c:	f7f8 f8c2 	bl	8000d24 <__aeabi_fmul>
 8008ba0:	4603      	mov	r3, r0
 8008ba2:	461d      	mov	r5, r3
 8008ba4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008ba6:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 8008baa:	f7f7 ffb1 	bl	8000b10 <__aeabi_fsub>
 8008bae:	4603      	mov	r3, r0
 8008bb0:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8008bb2:	4618      	mov	r0, r3
 8008bb4:	f7f7 ffac 	bl	8000b10 <__aeabi_fsub>
 8008bb8:	4603      	mov	r3, r0
 8008bba:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008bbc:	4618      	mov	r0, r3
 8008bbe:	f7f8 f8b1 	bl	8000d24 <__aeabi_fmul>
 8008bc2:	4603      	mov	r3, r0
 8008bc4:	461e      	mov	r6, r3
 8008bc6:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008bc8:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008bca:	f7f7 ffa1 	bl	8000b10 <__aeabi_fsub>
 8008bce:	4603      	mov	r3, r0
 8008bd0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008bd2:	4618      	mov	r0, r3
 8008bd4:	f7f8 f8a6 	bl	8000d24 <__aeabi_fmul>
 8008bd8:	4603      	mov	r3, r0
 8008bda:	4619      	mov	r1, r3
 8008bdc:	4630      	mov	r0, r6
 8008bde:	f7f7 ff99 	bl	8000b14 <__addsf3>
 8008be2:	4603      	mov	r3, r0
 8008be4:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8008be8:	4618      	mov	r0, r3
 8008bea:	f7f7 ff91 	bl	8000b10 <__aeabi_fsub>
 8008bee:	4603      	mov	r3, r0
 8008bf0:	4619      	mov	r1, r3
 8008bf2:	4628      	mov	r0, r5
 8008bf4:	f7f8 f896 	bl	8000d24 <__aeabi_fmul>
 8008bf8:	4603      	mov	r3, r0
 8008bfa:	4619      	mov	r1, r3
 8008bfc:	4620      	mov	r0, r4
 8008bfe:	f7f7 ff89 	bl	8000b14 <__addsf3>
 8008c02:	4603      	mov	r3, r0
 8008c04:	461c      	mov	r4, r3
 8008c06:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008c0a:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8008c0c:	f7f8 f88a 	bl	8000d24 <__aeabi_fmul>
 8008c10:	4603      	mov	r3, r0
 8008c12:	461d      	mov	r5, r3
 8008c14:	f8d7 10ac 	ldr.w	r1, [r7, #172]	; 0xac
 8008c18:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8008c1a:	f7f8 f883 	bl	8000d24 <__aeabi_fmul>
 8008c1e:	4603      	mov	r3, r0
 8008c20:	4619      	mov	r1, r3
 8008c22:	4628      	mov	r0, r5
 8008c24:	f7f7 ff76 	bl	8000b14 <__addsf3>
 8008c28:	4603      	mov	r3, r0
 8008c2a:	461d      	mov	r5, r3
 8008c2c:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8008c2e:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8008c30:	f7f7 ff6e 	bl	8000b10 <__aeabi_fsub>
 8008c34:	4603      	mov	r3, r0
 8008c36:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008c38:	4618      	mov	r0, r3
 8008c3a:	f7f8 f873 	bl	8000d24 <__aeabi_fmul>
 8008c3e:	4603      	mov	r3, r0
 8008c40:	461e      	mov	r6, r3
 8008c42:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8008c44:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8008c48:	f7f7 ff64 	bl	8000b14 <__addsf3>
 8008c4c:	4603      	mov	r3, r0
 8008c4e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008c50:	4618      	mov	r0, r3
 8008c52:	f7f8 f867 	bl	8000d24 <__aeabi_fmul>
 8008c56:	4603      	mov	r3, r0
 8008c58:	4619      	mov	r1, r3
 8008c5a:	4630      	mov	r0, r6
 8008c5c:	f7f7 ff5a 	bl	8000b14 <__addsf3>
 8008c60:	4603      	mov	r3, r0
 8008c62:	f8d7 10d4 	ldr.w	r1, [r7, #212]	; 0xd4
 8008c66:	4618      	mov	r0, r3
 8008c68:	f7f7 ff52 	bl	8000b10 <__aeabi_fsub>
 8008c6c:	4603      	mov	r3, r0
 8008c6e:	4619      	mov	r1, r3
 8008c70:	4628      	mov	r0, r5
 8008c72:	f7f8 f857 	bl	8000d24 <__aeabi_fmul>
 8008c76:	4603      	mov	r3, r0
 8008c78:	4619      	mov	r1, r3
 8008c7a:	4620      	mov	r0, r4
 8008c7c:	f7f7 ff4a 	bl	8000b14 <__addsf3>
 8008c80:	4603      	mov	r3, r0
 8008c82:	461c      	mov	r4, r3
 8008c84:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 8008c88:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8008c8a:	f7f8 f84b 	bl	8000d24 <__aeabi_fmul>
 8008c8e:	4603      	mov	r3, r0
 8008c90:	461d      	mov	r5, r3
 8008c92:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 8008c96:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8008c98:	f7f8 f844 	bl	8000d24 <__aeabi_fmul>
 8008c9c:	4603      	mov	r3, r0
 8008c9e:	4619      	mov	r1, r3
 8008ca0:	4628      	mov	r0, r5
 8008ca2:	f7f7 ff35 	bl	8000b10 <__aeabi_fsub>
 8008ca6:	4603      	mov	r3, r0
 8008ca8:	461d      	mov	r5, r3
 8008caa:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8008cac:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8008cae:	f7f7 ff31 	bl	8000b14 <__addsf3>
 8008cb2:	4603      	mov	r3, r0
 8008cb4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008cb6:	4618      	mov	r0, r3
 8008cb8:	f7f8 f834 	bl	8000d24 <__aeabi_fmul>
 8008cbc:	4603      	mov	r3, r0
 8008cbe:	461e      	mov	r6, r3
 8008cc0:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8008cc2:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 8008cc6:	f7f7 ff23 	bl	8000b10 <__aeabi_fsub>
 8008cca:	4603      	mov	r3, r0
 8008ccc:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008cce:	4618      	mov	r0, r3
 8008cd0:	f7f7 ff1e 	bl	8000b10 <__aeabi_fsub>
 8008cd4:	4603      	mov	r3, r0
 8008cd6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008cd8:	4618      	mov	r0, r3
 8008cda:	f7f8 f823 	bl	8000d24 <__aeabi_fmul>
 8008cde:	4603      	mov	r3, r0
 8008ce0:	4619      	mov	r1, r3
 8008ce2:	4630      	mov	r0, r6
 8008ce4:	f7f7 ff16 	bl	8000b14 <__addsf3>
 8008ce8:	4603      	mov	r3, r0
 8008cea:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 8008cee:	4618      	mov	r0, r3
 8008cf0:	f7f7 ff0e 	bl	8000b10 <__aeabi_fsub>
 8008cf4:	4603      	mov	r3, r0
 8008cf6:	4619      	mov	r1, r3
 8008cf8:	4628      	mov	r0, r5
 8008cfa:	f7f8 f813 	bl	8000d24 <__aeabi_fmul>
 8008cfe:	4603      	mov	r3, r0
 8008d00:	4619      	mov	r1, r3
 8008d02:	4620      	mov	r0, r4
 8008d04:	f7f7 ff06 	bl	8000b14 <__addsf3>
 8008d08:	4603      	mov	r3, r0
 8008d0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    s3 = -_2q1 * (2.0f * q2q4 - _2q1q3 - ax) + _2q4 * (2.0f * q1q2 + _2q3q4 - ay) - 4.0f * q3 * (1.0f - 2.0f * q2q2 - 2.0f * q3q3 - az) + (-_4bx * q3 - _2bz * q1) * (_2bx * (0.5f - q3q3 - q4q4) + _2bz * (q2q4 - q1q3) - mx) + (_2bx * q2 + _2bz * q4) * (_2bx * (q2q3 - q1q4) + _2bz * (q1q2 + q3q4) - my) + (_2bx * q1 - _4bz * q3) * (_2bx * (q1q3 + q2q4) + _2bz * (0.5f - q2q2 - q3q3) - mz);
 8008d0c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008d10:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 8008d14:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008d16:	4619      	mov	r1, r3
 8008d18:	4618      	mov	r0, r3
 8008d1a:	f7f7 fefb 	bl	8000b14 <__addsf3>
 8008d1e:	4603      	mov	r3, r0
 8008d20:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 8008d24:	4618      	mov	r0, r3
 8008d26:	f7f7 fef3 	bl	8000b10 <__aeabi_fsub>
 8008d2a:	4603      	mov	r3, r0
 8008d2c:	68f9      	ldr	r1, [r7, #12]
 8008d2e:	4618      	mov	r0, r3
 8008d30:	f7f7 feee 	bl	8000b10 <__aeabi_fsub>
 8008d34:	4603      	mov	r3, r0
 8008d36:	4619      	mov	r1, r3
 8008d38:	4620      	mov	r0, r4
 8008d3a:	f7f7 fff3 	bl	8000d24 <__aeabi_fmul>
 8008d3e:	4603      	mov	r3, r0
 8008d40:	461c      	mov	r4, r3
 8008d42:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008d46:	4619      	mov	r1, r3
 8008d48:	4618      	mov	r0, r3
 8008d4a:	f7f7 fee3 	bl	8000b14 <__addsf3>
 8008d4e:	4603      	mov	r3, r0
 8008d50:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 8008d54:	4618      	mov	r0, r3
 8008d56:	f7f7 fedd 	bl	8000b14 <__addsf3>
 8008d5a:	4603      	mov	r3, r0
 8008d5c:	68b9      	ldr	r1, [r7, #8]
 8008d5e:	4618      	mov	r0, r3
 8008d60:	f7f7 fed6 	bl	8000b10 <__aeabi_fsub>
 8008d64:	4603      	mov	r3, r0
 8008d66:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	f7f7 ffda 	bl	8000d24 <__aeabi_fmul>
 8008d70:	4603      	mov	r3, r0
 8008d72:	4619      	mov	r1, r3
 8008d74:	4620      	mov	r0, r4
 8008d76:	f7f7 fecd 	bl	8000b14 <__addsf3>
 8008d7a:	4603      	mov	r3, r0
 8008d7c:	461c      	mov	r4, r3
 8008d7e:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8008d82:	f8d7 00a4 	ldr.w	r0, [r7, #164]	; 0xa4
 8008d86:	f7f7 ffcd 	bl	8000d24 <__aeabi_fmul>
 8008d8a:	4603      	mov	r3, r0
 8008d8c:	461d      	mov	r5, r3
 8008d8e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008d90:	4619      	mov	r1, r3
 8008d92:	4618      	mov	r0, r3
 8008d94:	f7f7 febe 	bl	8000b14 <__addsf3>
 8008d98:	4603      	mov	r3, r0
 8008d9a:	4619      	mov	r1, r3
 8008d9c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8008da0:	f7f7 feb6 	bl	8000b10 <__aeabi_fsub>
 8008da4:	4603      	mov	r3, r0
 8008da6:	461e      	mov	r6, r3
 8008da8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008daa:	4619      	mov	r1, r3
 8008dac:	4618      	mov	r0, r3
 8008dae:	f7f7 feb1 	bl	8000b14 <__addsf3>
 8008db2:	4603      	mov	r3, r0
 8008db4:	4619      	mov	r1, r3
 8008db6:	4630      	mov	r0, r6
 8008db8:	f7f7 feaa 	bl	8000b10 <__aeabi_fsub>
 8008dbc:	4603      	mov	r3, r0
 8008dbe:	6879      	ldr	r1, [r7, #4]
 8008dc0:	4618      	mov	r0, r3
 8008dc2:	f7f7 fea5 	bl	8000b10 <__aeabi_fsub>
 8008dc6:	4603      	mov	r3, r0
 8008dc8:	4619      	mov	r1, r3
 8008dca:	4628      	mov	r0, r5
 8008dcc:	f7f7 ffaa 	bl	8000d24 <__aeabi_fmul>
 8008dd0:	4603      	mov	r3, r0
 8008dd2:	4619      	mov	r1, r3
 8008dd4:	4620      	mov	r0, r4
 8008dd6:	f7f7 fe9b 	bl	8000b10 <__aeabi_fsub>
 8008dda:	4603      	mov	r3, r0
 8008ddc:	461c      	mov	r4, r3
 8008dde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008de0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8008de4:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008de8:	4618      	mov	r0, r3
 8008dea:	f7f7 ff9b 	bl	8000d24 <__aeabi_fmul>
 8008dee:	4603      	mov	r3, r0
 8008df0:	461d      	mov	r5, r3
 8008df2:	f8d7 10ac 	ldr.w	r1, [r7, #172]	; 0xac
 8008df6:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8008df8:	f7f7 ff94 	bl	8000d24 <__aeabi_fmul>
 8008dfc:	4603      	mov	r3, r0
 8008dfe:	4619      	mov	r1, r3
 8008e00:	4628      	mov	r0, r5
 8008e02:	f7f7 fe85 	bl	8000b10 <__aeabi_fsub>
 8008e06:	4603      	mov	r3, r0
 8008e08:	461d      	mov	r5, r3
 8008e0a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008e0c:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 8008e10:	f7f7 fe7e 	bl	8000b10 <__aeabi_fsub>
 8008e14:	4603      	mov	r3, r0
 8008e16:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8008e18:	4618      	mov	r0, r3
 8008e1a:	f7f7 fe79 	bl	8000b10 <__aeabi_fsub>
 8008e1e:	4603      	mov	r3, r0
 8008e20:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008e22:	4618      	mov	r0, r3
 8008e24:	f7f7 ff7e 	bl	8000d24 <__aeabi_fmul>
 8008e28:	4603      	mov	r3, r0
 8008e2a:	461e      	mov	r6, r3
 8008e2c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008e2e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008e30:	f7f7 fe6e 	bl	8000b10 <__aeabi_fsub>
 8008e34:	4603      	mov	r3, r0
 8008e36:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008e38:	4618      	mov	r0, r3
 8008e3a:	f7f7 ff73 	bl	8000d24 <__aeabi_fmul>
 8008e3e:	4603      	mov	r3, r0
 8008e40:	4619      	mov	r1, r3
 8008e42:	4630      	mov	r0, r6
 8008e44:	f7f7 fe66 	bl	8000b14 <__addsf3>
 8008e48:	4603      	mov	r3, r0
 8008e4a:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8008e4e:	4618      	mov	r0, r3
 8008e50:	f7f7 fe5e 	bl	8000b10 <__aeabi_fsub>
 8008e54:	4603      	mov	r3, r0
 8008e56:	4619      	mov	r1, r3
 8008e58:	4628      	mov	r0, r5
 8008e5a:	f7f7 ff63 	bl	8000d24 <__aeabi_fmul>
 8008e5e:	4603      	mov	r3, r0
 8008e60:	4619      	mov	r1, r3
 8008e62:	4620      	mov	r0, r4
 8008e64:	f7f7 fe56 	bl	8000b14 <__addsf3>
 8008e68:	4603      	mov	r3, r0
 8008e6a:	461c      	mov	r4, r3
 8008e6c:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 8008e70:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8008e72:	f7f7 ff57 	bl	8000d24 <__aeabi_fmul>
 8008e76:	4603      	mov	r3, r0
 8008e78:	461d      	mov	r5, r3
 8008e7a:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 8008e7e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8008e80:	f7f7 ff50 	bl	8000d24 <__aeabi_fmul>
 8008e84:	4603      	mov	r3, r0
 8008e86:	4619      	mov	r1, r3
 8008e88:	4628      	mov	r0, r5
 8008e8a:	f7f7 fe43 	bl	8000b14 <__addsf3>
 8008e8e:	4603      	mov	r3, r0
 8008e90:	461d      	mov	r5, r3
 8008e92:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8008e94:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8008e96:	f7f7 fe3b 	bl	8000b10 <__aeabi_fsub>
 8008e9a:	4603      	mov	r3, r0
 8008e9c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008e9e:	4618      	mov	r0, r3
 8008ea0:	f7f7 ff40 	bl	8000d24 <__aeabi_fmul>
 8008ea4:	4603      	mov	r3, r0
 8008ea6:	461e      	mov	r6, r3
 8008ea8:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8008eaa:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8008eae:	f7f7 fe31 	bl	8000b14 <__addsf3>
 8008eb2:	4603      	mov	r3, r0
 8008eb4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008eb6:	4618      	mov	r0, r3
 8008eb8:	f7f7 ff34 	bl	8000d24 <__aeabi_fmul>
 8008ebc:	4603      	mov	r3, r0
 8008ebe:	4619      	mov	r1, r3
 8008ec0:	4630      	mov	r0, r6
 8008ec2:	f7f7 fe27 	bl	8000b14 <__addsf3>
 8008ec6:	4603      	mov	r3, r0
 8008ec8:	f8d7 10d4 	ldr.w	r1, [r7, #212]	; 0xd4
 8008ecc:	4618      	mov	r0, r3
 8008ece:	f7f7 fe1f 	bl	8000b10 <__aeabi_fsub>
 8008ed2:	4603      	mov	r3, r0
 8008ed4:	4619      	mov	r1, r3
 8008ed6:	4628      	mov	r0, r5
 8008ed8:	f7f7 ff24 	bl	8000d24 <__aeabi_fmul>
 8008edc:	4603      	mov	r3, r0
 8008ede:	4619      	mov	r1, r3
 8008ee0:	4620      	mov	r0, r4
 8008ee2:	f7f7 fe17 	bl	8000b14 <__addsf3>
 8008ee6:	4603      	mov	r3, r0
 8008ee8:	461c      	mov	r4, r3
 8008eea:	f8d7 10ac 	ldr.w	r1, [r7, #172]	; 0xac
 8008eee:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8008ef0:	f7f7 ff18 	bl	8000d24 <__aeabi_fmul>
 8008ef4:	4603      	mov	r3, r0
 8008ef6:	461d      	mov	r5, r3
 8008ef8:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008efc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8008efe:	f7f7 ff11 	bl	8000d24 <__aeabi_fmul>
 8008f02:	4603      	mov	r3, r0
 8008f04:	4619      	mov	r1, r3
 8008f06:	4628      	mov	r0, r5
 8008f08:	f7f7 fe02 	bl	8000b10 <__aeabi_fsub>
 8008f0c:	4603      	mov	r3, r0
 8008f0e:	461d      	mov	r5, r3
 8008f10:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8008f12:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8008f14:	f7f7 fdfe 	bl	8000b14 <__addsf3>
 8008f18:	4603      	mov	r3, r0
 8008f1a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008f1c:	4618      	mov	r0, r3
 8008f1e:	f7f7 ff01 	bl	8000d24 <__aeabi_fmul>
 8008f22:	4603      	mov	r3, r0
 8008f24:	461e      	mov	r6, r3
 8008f26:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8008f28:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 8008f2c:	f7f7 fdf0 	bl	8000b10 <__aeabi_fsub>
 8008f30:	4603      	mov	r3, r0
 8008f32:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008f34:	4618      	mov	r0, r3
 8008f36:	f7f7 fdeb 	bl	8000b10 <__aeabi_fsub>
 8008f3a:	4603      	mov	r3, r0
 8008f3c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008f3e:	4618      	mov	r0, r3
 8008f40:	f7f7 fef0 	bl	8000d24 <__aeabi_fmul>
 8008f44:	4603      	mov	r3, r0
 8008f46:	4619      	mov	r1, r3
 8008f48:	4630      	mov	r0, r6
 8008f4a:	f7f7 fde3 	bl	8000b14 <__addsf3>
 8008f4e:	4603      	mov	r3, r0
 8008f50:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 8008f54:	4618      	mov	r0, r3
 8008f56:	f7f7 fddb 	bl	8000b10 <__aeabi_fsub>
 8008f5a:	4603      	mov	r3, r0
 8008f5c:	4619      	mov	r1, r3
 8008f5e:	4628      	mov	r0, r5
 8008f60:	f7f7 fee0 	bl	8000d24 <__aeabi_fmul>
 8008f64:	4603      	mov	r3, r0
 8008f66:	4619      	mov	r1, r3
 8008f68:	4620      	mov	r0, r4
 8008f6a:	f7f7 fdd3 	bl	8000b14 <__addsf3>
 8008f6e:	4603      	mov	r3, r0
 8008f70:	62bb      	str	r3, [r7, #40]	; 0x28
    s4 = _2q2 * (2.0f * q2q4 - _2q1q3 - ax) + _2q3 * (2.0f * q1q2 + _2q3q4 - ay) + (-_4bx * q4 + _2bz * q2) * (_2bx * (0.5f - q3q3 - q4q4) + _2bz * (q2q4 - q1q3) - mx) + (-_2bx * q1 + _2bz * q3) * (_2bx * (q2q3 - q1q4) + _2bz * (q1q2 + q3q4) - my) + _2bx * q2 * (_2bx * (q1q3 + q2q4) + _2bz * (0.5f - q2q2 - q3q3) - mz);
 8008f72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f74:	4619      	mov	r1, r3
 8008f76:	4618      	mov	r0, r3
 8008f78:	f7f7 fdcc 	bl	8000b14 <__addsf3>
 8008f7c:	4603      	mov	r3, r0
 8008f7e:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 8008f82:	4618      	mov	r0, r3
 8008f84:	f7f7 fdc4 	bl	8000b10 <__aeabi_fsub>
 8008f88:	4603      	mov	r3, r0
 8008f8a:	68f9      	ldr	r1, [r7, #12]
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	f7f7 fdbf 	bl	8000b10 <__aeabi_fsub>
 8008f92:	4603      	mov	r3, r0
 8008f94:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 8008f98:	4618      	mov	r0, r3
 8008f9a:	f7f7 fec3 	bl	8000d24 <__aeabi_fmul>
 8008f9e:	4603      	mov	r3, r0
 8008fa0:	461c      	mov	r4, r3
 8008fa2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008fa6:	4619      	mov	r1, r3
 8008fa8:	4618      	mov	r0, r3
 8008faa:	f7f7 fdb3 	bl	8000b14 <__addsf3>
 8008fae:	4603      	mov	r3, r0
 8008fb0:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	f7f7 fdad 	bl	8000b14 <__addsf3>
 8008fba:	4603      	mov	r3, r0
 8008fbc:	68b9      	ldr	r1, [r7, #8]
 8008fbe:	4618      	mov	r0, r3
 8008fc0:	f7f7 fda6 	bl	8000b10 <__aeabi_fsub>
 8008fc4:	4603      	mov	r3, r0
 8008fc6:	f8d7 1094 	ldr.w	r1, [r7, #148]	; 0x94
 8008fca:	4618      	mov	r0, r3
 8008fcc:	f7f7 feaa 	bl	8000d24 <__aeabi_fmul>
 8008fd0:	4603      	mov	r3, r0
 8008fd2:	4619      	mov	r1, r3
 8008fd4:	4620      	mov	r0, r4
 8008fd6:	f7f7 fd9d 	bl	8000b14 <__addsf3>
 8008fda:	4603      	mov	r3, r0
 8008fdc:	461c      	mov	r4, r3
 8008fde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fe0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8008fe4:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 8008fe8:	4618      	mov	r0, r3
 8008fea:	f7f7 fe9b 	bl	8000d24 <__aeabi_fmul>
 8008fee:	4603      	mov	r3, r0
 8008ff0:	461d      	mov	r5, r3
 8008ff2:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 8008ff6:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8008ff8:	f7f7 fe94 	bl	8000d24 <__aeabi_fmul>
 8008ffc:	4603      	mov	r3, r0
 8008ffe:	4619      	mov	r1, r3
 8009000:	4628      	mov	r0, r5
 8009002:	f7f7 fd87 	bl	8000b14 <__addsf3>
 8009006:	4603      	mov	r3, r0
 8009008:	461d      	mov	r5, r3
 800900a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800900c:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 8009010:	f7f7 fd7e 	bl	8000b10 <__aeabi_fsub>
 8009014:	4603      	mov	r3, r0
 8009016:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8009018:	4618      	mov	r0, r3
 800901a:	f7f7 fd79 	bl	8000b10 <__aeabi_fsub>
 800901e:	4603      	mov	r3, r0
 8009020:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009022:	4618      	mov	r0, r3
 8009024:	f7f7 fe7e 	bl	8000d24 <__aeabi_fmul>
 8009028:	4603      	mov	r3, r0
 800902a:	461e      	mov	r6, r3
 800902c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800902e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8009030:	f7f7 fd6e 	bl	8000b10 <__aeabi_fsub>
 8009034:	4603      	mov	r3, r0
 8009036:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009038:	4618      	mov	r0, r3
 800903a:	f7f7 fe73 	bl	8000d24 <__aeabi_fmul>
 800903e:	4603      	mov	r3, r0
 8009040:	4619      	mov	r1, r3
 8009042:	4630      	mov	r0, r6
 8009044:	f7f7 fd66 	bl	8000b14 <__addsf3>
 8009048:	4603      	mov	r3, r0
 800904a:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 800904e:	4618      	mov	r0, r3
 8009050:	f7f7 fd5e 	bl	8000b10 <__aeabi_fsub>
 8009054:	4603      	mov	r3, r0
 8009056:	4619      	mov	r1, r3
 8009058:	4628      	mov	r0, r5
 800905a:	f7f7 fe63 	bl	8000d24 <__aeabi_fmul>
 800905e:	4603      	mov	r3, r0
 8009060:	4619      	mov	r1, r3
 8009062:	4620      	mov	r0, r4
 8009064:	f7f7 fd56 	bl	8000b14 <__addsf3>
 8009068:	4603      	mov	r3, r0
 800906a:	461c      	mov	r4, r3
 800906c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800906e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8009072:	f8d7 10ac 	ldr.w	r1, [r7, #172]	; 0xac
 8009076:	4618      	mov	r0, r3
 8009078:	f7f7 fe54 	bl	8000d24 <__aeabi_fmul>
 800907c:	4603      	mov	r3, r0
 800907e:	461d      	mov	r5, r3
 8009080:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009084:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8009086:	f7f7 fe4d 	bl	8000d24 <__aeabi_fmul>
 800908a:	4603      	mov	r3, r0
 800908c:	4619      	mov	r1, r3
 800908e:	4628      	mov	r0, r5
 8009090:	f7f7 fd40 	bl	8000b14 <__addsf3>
 8009094:	4603      	mov	r3, r0
 8009096:	461d      	mov	r5, r3
 8009098:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800909a:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800909c:	f7f7 fd38 	bl	8000b10 <__aeabi_fsub>
 80090a0:	4603      	mov	r3, r0
 80090a2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80090a4:	4618      	mov	r0, r3
 80090a6:	f7f7 fe3d 	bl	8000d24 <__aeabi_fmul>
 80090aa:	4603      	mov	r3, r0
 80090ac:	461e      	mov	r6, r3
 80090ae:	6e79      	ldr	r1, [r7, #100]	; 0x64
 80090b0:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 80090b4:	f7f7 fd2e 	bl	8000b14 <__addsf3>
 80090b8:	4603      	mov	r3, r0
 80090ba:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80090bc:	4618      	mov	r0, r3
 80090be:	f7f7 fe31 	bl	8000d24 <__aeabi_fmul>
 80090c2:	4603      	mov	r3, r0
 80090c4:	4619      	mov	r1, r3
 80090c6:	4630      	mov	r0, r6
 80090c8:	f7f7 fd24 	bl	8000b14 <__addsf3>
 80090cc:	4603      	mov	r3, r0
 80090ce:	f8d7 10d4 	ldr.w	r1, [r7, #212]	; 0xd4
 80090d2:	4618      	mov	r0, r3
 80090d4:	f7f7 fd1c 	bl	8000b10 <__aeabi_fsub>
 80090d8:	4603      	mov	r3, r0
 80090da:	4619      	mov	r1, r3
 80090dc:	4628      	mov	r0, r5
 80090de:	f7f7 fe21 	bl	8000d24 <__aeabi_fmul>
 80090e2:	4603      	mov	r3, r0
 80090e4:	4619      	mov	r1, r3
 80090e6:	4620      	mov	r0, r4
 80090e8:	f7f7 fd14 	bl	8000b14 <__addsf3>
 80090ec:	4603      	mov	r3, r0
 80090ee:	461c      	mov	r4, r3
 80090f0:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 80090f4:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80090f6:	f7f7 fe15 	bl	8000d24 <__aeabi_fmul>
 80090fa:	4603      	mov	r3, r0
 80090fc:	461d      	mov	r5, r3
 80090fe:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8009100:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8009102:	f7f7 fd07 	bl	8000b14 <__addsf3>
 8009106:	4603      	mov	r3, r0
 8009108:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800910a:	4618      	mov	r0, r3
 800910c:	f7f7 fe0a 	bl	8000d24 <__aeabi_fmul>
 8009110:	4603      	mov	r3, r0
 8009112:	461e      	mov	r6, r3
 8009114:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8009116:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 800911a:	f7f7 fcf9 	bl	8000b10 <__aeabi_fsub>
 800911e:	4603      	mov	r3, r0
 8009120:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009122:	4618      	mov	r0, r3
 8009124:	f7f7 fcf4 	bl	8000b10 <__aeabi_fsub>
 8009128:	4603      	mov	r3, r0
 800912a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800912c:	4618      	mov	r0, r3
 800912e:	f7f7 fdf9 	bl	8000d24 <__aeabi_fmul>
 8009132:	4603      	mov	r3, r0
 8009134:	4619      	mov	r1, r3
 8009136:	4630      	mov	r0, r6
 8009138:	f7f7 fcec 	bl	8000b14 <__addsf3>
 800913c:	4603      	mov	r3, r0
 800913e:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 8009142:	4618      	mov	r0, r3
 8009144:	f7f7 fce4 	bl	8000b10 <__aeabi_fsub>
 8009148:	4603      	mov	r3, r0
 800914a:	4619      	mov	r1, r3
 800914c:	4628      	mov	r0, r5
 800914e:	f7f7 fde9 	bl	8000d24 <__aeabi_fmul>
 8009152:	4603      	mov	r3, r0
 8009154:	4619      	mov	r1, r3
 8009156:	4620      	mov	r0, r4
 8009158:	f7f7 fcdc 	bl	8000b14 <__addsf3>
 800915c:	4603      	mov	r3, r0
 800915e:	627b      	str	r3, [r7, #36]	; 0x24
    norm = sqrtf(s1 * s1 + s2 * s2 + s3 * s3 + s4 * s4);    // normalise step magnitude
 8009160:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009162:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009164:	f7f7 fdde 	bl	8000d24 <__aeabi_fmul>
 8009168:	4603      	mov	r3, r0
 800916a:	461c      	mov	r4, r3
 800916c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800916e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009170:	f7f7 fdd8 	bl	8000d24 <__aeabi_fmul>
 8009174:	4603      	mov	r3, r0
 8009176:	4619      	mov	r1, r3
 8009178:	4620      	mov	r0, r4
 800917a:	f7f7 fccb 	bl	8000b14 <__addsf3>
 800917e:	4603      	mov	r3, r0
 8009180:	461c      	mov	r4, r3
 8009182:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009184:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009186:	f7f7 fdcd 	bl	8000d24 <__aeabi_fmul>
 800918a:	4603      	mov	r3, r0
 800918c:	4619      	mov	r1, r3
 800918e:	4620      	mov	r0, r4
 8009190:	f7f7 fcc0 	bl	8000b14 <__addsf3>
 8009194:	4603      	mov	r3, r0
 8009196:	461c      	mov	r4, r3
 8009198:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800919a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800919c:	f7f7 fdc2 	bl	8000d24 <__aeabi_fmul>
 80091a0:	4603      	mov	r3, r0
 80091a2:	4619      	mov	r1, r3
 80091a4:	4620      	mov	r0, r4
 80091a6:	f7f7 fcb5 	bl	8000b14 <__addsf3>
 80091aa:	4603      	mov	r3, r0
 80091ac:	4618      	mov	r0, r3
 80091ae:	f001 fe01 	bl	800adb4 <sqrtf>
 80091b2:	65f8      	str	r0, [r7, #92]	; 0x5c
    norm = 1.0f/norm;
 80091b4:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80091b6:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80091ba:	f7f7 fe67 	bl	8000e8c <__aeabi_fdiv>
 80091be:	4603      	mov	r3, r0
 80091c0:	65fb      	str	r3, [r7, #92]	; 0x5c
    s1 *= norm;
 80091c2:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80091c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80091c6:	f7f7 fdad 	bl	8000d24 <__aeabi_fmul>
 80091ca:	4603      	mov	r3, r0
 80091cc:	633b      	str	r3, [r7, #48]	; 0x30
    s2 *= norm;
 80091ce:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80091d0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80091d2:	f7f7 fda7 	bl	8000d24 <__aeabi_fmul>
 80091d6:	4603      	mov	r3, r0
 80091d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    s3 *= norm;
 80091da:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80091dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80091de:	f7f7 fda1 	bl	8000d24 <__aeabi_fmul>
 80091e2:	4603      	mov	r3, r0
 80091e4:	62bb      	str	r3, [r7, #40]	; 0x28
    s4 *= norm;
 80091e6:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80091e8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80091ea:	f7f7 fd9b 	bl	8000d24 <__aeabi_fmul>
 80091ee:	4603      	mov	r3, r0
 80091f0:	627b      	str	r3, [r7, #36]	; 0x24

    // Compute rate of change of quaternion
    qDot1 = 0.5f * (-q2 * gx - q3 * gy - q4 * gz) - beta * s1;
 80091f2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80091f6:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80091fa:	6839      	ldr	r1, [r7, #0]
 80091fc:	4618      	mov	r0, r3
 80091fe:	f7f7 fd91 	bl	8000d24 <__aeabi_fmul>
 8009202:	4603      	mov	r3, r0
 8009204:	461c      	mov	r4, r3
 8009206:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 800920a:	f8d7 00a4 	ldr.w	r0, [r7, #164]	; 0xa4
 800920e:	f7f7 fd89 	bl	8000d24 <__aeabi_fmul>
 8009212:	4603      	mov	r3, r0
 8009214:	4619      	mov	r1, r3
 8009216:	4620      	mov	r0, r4
 8009218:	f7f7 fc7a 	bl	8000b10 <__aeabi_fsub>
 800921c:	4603      	mov	r3, r0
 800921e:	461c      	mov	r4, r3
 8009220:	f8d7 10cc 	ldr.w	r1, [r7, #204]	; 0xcc
 8009224:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 8009228:	f7f7 fd7c 	bl	8000d24 <__aeabi_fmul>
 800922c:	4603      	mov	r3, r0
 800922e:	4619      	mov	r1, r3
 8009230:	4620      	mov	r0, r4
 8009232:	f7f7 fc6d 	bl	8000b10 <__aeabi_fsub>
 8009236:	4603      	mov	r3, r0
 8009238:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800923c:	4618      	mov	r0, r3
 800923e:	f7f7 fd71 	bl	8000d24 <__aeabi_fmul>
 8009242:	4603      	mov	r3, r0
 8009244:	461c      	mov	r4, r3
 8009246:	4ba4      	ldr	r3, [pc, #656]	; (80094d8 <QuaternionUpdate+0x1178>)
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800924c:	4618      	mov	r0, r3
 800924e:	f7f7 fd69 	bl	8000d24 <__aeabi_fmul>
 8009252:	4603      	mov	r3, r0
 8009254:	4619      	mov	r1, r3
 8009256:	4620      	mov	r0, r4
 8009258:	f7f7 fc5a 	bl	8000b10 <__aeabi_fsub>
 800925c:	4603      	mov	r3, r0
 800925e:	623b      	str	r3, [r7, #32]
    qDot2 = 0.5f * (q1 * gx + q3 * gz - q4 * gy) - beta * s2;
 8009260:	6839      	ldr	r1, [r7, #0]
 8009262:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 8009266:	f7f7 fd5d 	bl	8000d24 <__aeabi_fmul>
 800926a:	4603      	mov	r3, r0
 800926c:	461c      	mov	r4, r3
 800926e:	f8d7 10cc 	ldr.w	r1, [r7, #204]	; 0xcc
 8009272:	f8d7 00a4 	ldr.w	r0, [r7, #164]	; 0xa4
 8009276:	f7f7 fd55 	bl	8000d24 <__aeabi_fmul>
 800927a:	4603      	mov	r3, r0
 800927c:	4619      	mov	r1, r3
 800927e:	4620      	mov	r0, r4
 8009280:	f7f7 fc48 	bl	8000b14 <__addsf3>
 8009284:	4603      	mov	r3, r0
 8009286:	461c      	mov	r4, r3
 8009288:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 800928c:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 8009290:	f7f7 fd48 	bl	8000d24 <__aeabi_fmul>
 8009294:	4603      	mov	r3, r0
 8009296:	4619      	mov	r1, r3
 8009298:	4620      	mov	r0, r4
 800929a:	f7f7 fc39 	bl	8000b10 <__aeabi_fsub>
 800929e:	4603      	mov	r3, r0
 80092a0:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80092a4:	4618      	mov	r0, r3
 80092a6:	f7f7 fd3d 	bl	8000d24 <__aeabi_fmul>
 80092aa:	4603      	mov	r3, r0
 80092ac:	461c      	mov	r4, r3
 80092ae:	4b8a      	ldr	r3, [pc, #552]	; (80094d8 <QuaternionUpdate+0x1178>)
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80092b4:	4618      	mov	r0, r3
 80092b6:	f7f7 fd35 	bl	8000d24 <__aeabi_fmul>
 80092ba:	4603      	mov	r3, r0
 80092bc:	4619      	mov	r1, r3
 80092be:	4620      	mov	r0, r4
 80092c0:	f7f7 fc26 	bl	8000b10 <__aeabi_fsub>
 80092c4:	4603      	mov	r3, r0
 80092c6:	61fb      	str	r3, [r7, #28]
    qDot3 = 0.5f * (q1 * gy - q2 * gz + q4 * gx) - beta * s3;
 80092c8:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 80092cc:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 80092d0:	f7f7 fd28 	bl	8000d24 <__aeabi_fmul>
 80092d4:	4603      	mov	r3, r0
 80092d6:	461c      	mov	r4, r3
 80092d8:	f8d7 10cc 	ldr.w	r1, [r7, #204]	; 0xcc
 80092dc:	f8d7 00a8 	ldr.w	r0, [r7, #168]	; 0xa8
 80092e0:	f7f7 fd20 	bl	8000d24 <__aeabi_fmul>
 80092e4:	4603      	mov	r3, r0
 80092e6:	4619      	mov	r1, r3
 80092e8:	4620      	mov	r0, r4
 80092ea:	f7f7 fc11 	bl	8000b10 <__aeabi_fsub>
 80092ee:	4603      	mov	r3, r0
 80092f0:	461c      	mov	r4, r3
 80092f2:	6839      	ldr	r1, [r7, #0]
 80092f4:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 80092f8:	f7f7 fd14 	bl	8000d24 <__aeabi_fmul>
 80092fc:	4603      	mov	r3, r0
 80092fe:	4619      	mov	r1, r3
 8009300:	4620      	mov	r0, r4
 8009302:	f7f7 fc07 	bl	8000b14 <__addsf3>
 8009306:	4603      	mov	r3, r0
 8009308:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800930c:	4618      	mov	r0, r3
 800930e:	f7f7 fd09 	bl	8000d24 <__aeabi_fmul>
 8009312:	4603      	mov	r3, r0
 8009314:	461c      	mov	r4, r3
 8009316:	4b70      	ldr	r3, [pc, #448]	; (80094d8 <QuaternionUpdate+0x1178>)
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800931c:	4618      	mov	r0, r3
 800931e:	f7f7 fd01 	bl	8000d24 <__aeabi_fmul>
 8009322:	4603      	mov	r3, r0
 8009324:	4619      	mov	r1, r3
 8009326:	4620      	mov	r0, r4
 8009328:	f7f7 fbf2 	bl	8000b10 <__aeabi_fsub>
 800932c:	4603      	mov	r3, r0
 800932e:	61bb      	str	r3, [r7, #24]
    qDot4 = 0.5f * (q1 * gz + q2 * gy - q3 * gx) - beta * s4;
 8009330:	f8d7 10cc 	ldr.w	r1, [r7, #204]	; 0xcc
 8009334:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 8009338:	f7f7 fcf4 	bl	8000d24 <__aeabi_fmul>
 800933c:	4603      	mov	r3, r0
 800933e:	461c      	mov	r4, r3
 8009340:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 8009344:	f8d7 00a8 	ldr.w	r0, [r7, #168]	; 0xa8
 8009348:	f7f7 fcec 	bl	8000d24 <__aeabi_fmul>
 800934c:	4603      	mov	r3, r0
 800934e:	4619      	mov	r1, r3
 8009350:	4620      	mov	r0, r4
 8009352:	f7f7 fbdf 	bl	8000b14 <__addsf3>
 8009356:	4603      	mov	r3, r0
 8009358:	461c      	mov	r4, r3
 800935a:	6839      	ldr	r1, [r7, #0]
 800935c:	f8d7 00a4 	ldr.w	r0, [r7, #164]	; 0xa4
 8009360:	f7f7 fce0 	bl	8000d24 <__aeabi_fmul>
 8009364:	4603      	mov	r3, r0
 8009366:	4619      	mov	r1, r3
 8009368:	4620      	mov	r0, r4
 800936a:	f7f7 fbd1 	bl	8000b10 <__aeabi_fsub>
 800936e:	4603      	mov	r3, r0
 8009370:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8009374:	4618      	mov	r0, r3
 8009376:	f7f7 fcd5 	bl	8000d24 <__aeabi_fmul>
 800937a:	4603      	mov	r3, r0
 800937c:	461c      	mov	r4, r3
 800937e:	4b56      	ldr	r3, [pc, #344]	; (80094d8 <QuaternionUpdate+0x1178>)
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009384:	4618      	mov	r0, r3
 8009386:	f7f7 fccd 	bl	8000d24 <__aeabi_fmul>
 800938a:	4603      	mov	r3, r0
 800938c:	4619      	mov	r1, r3
 800938e:	4620      	mov	r0, r4
 8009390:	f7f7 fbbe 	bl	8000b10 <__aeabi_fsub>
 8009394:	4603      	mov	r3, r0
 8009396:	617b      	str	r3, [r7, #20]

    // Integrate to yield quaternion
    q1 += qDot1 * deltat;
 8009398:	4b50      	ldr	r3, [pc, #320]	; (80094dc <QuaternionUpdate+0x117c>)
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	6a39      	ldr	r1, [r7, #32]
 800939e:	4618      	mov	r0, r3
 80093a0:	f7f7 fcc0 	bl	8000d24 <__aeabi_fmul>
 80093a4:	4603      	mov	r3, r0
 80093a6:	4619      	mov	r1, r3
 80093a8:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 80093ac:	f7f7 fbb2 	bl	8000b14 <__addsf3>
 80093b0:	4603      	mov	r3, r0
 80093b2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    q2 += qDot2 * deltat;
 80093b6:	4b49      	ldr	r3, [pc, #292]	; (80094dc <QuaternionUpdate+0x117c>)
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	69f9      	ldr	r1, [r7, #28]
 80093bc:	4618      	mov	r0, r3
 80093be:	f7f7 fcb1 	bl	8000d24 <__aeabi_fmul>
 80093c2:	4603      	mov	r3, r0
 80093c4:	4619      	mov	r1, r3
 80093c6:	f8d7 00a8 	ldr.w	r0, [r7, #168]	; 0xa8
 80093ca:	f7f7 fba3 	bl	8000b14 <__addsf3>
 80093ce:	4603      	mov	r3, r0
 80093d0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    q3 += qDot3 * deltat;
 80093d4:	4b41      	ldr	r3, [pc, #260]	; (80094dc <QuaternionUpdate+0x117c>)
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	69b9      	ldr	r1, [r7, #24]
 80093da:	4618      	mov	r0, r3
 80093dc:	f7f7 fca2 	bl	8000d24 <__aeabi_fmul>
 80093e0:	4603      	mov	r3, r0
 80093e2:	4619      	mov	r1, r3
 80093e4:	f8d7 00a4 	ldr.w	r0, [r7, #164]	; 0xa4
 80093e8:	f7f7 fb94 	bl	8000b14 <__addsf3>
 80093ec:	4603      	mov	r3, r0
 80093ee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    q4 += qDot4 * deltat;
 80093f2:	4b3a      	ldr	r3, [pc, #232]	; (80094dc <QuaternionUpdate+0x117c>)
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	6979      	ldr	r1, [r7, #20]
 80093f8:	4618      	mov	r0, r3
 80093fa:	f7f7 fc93 	bl	8000d24 <__aeabi_fmul>
 80093fe:	4603      	mov	r3, r0
 8009400:	4619      	mov	r1, r3
 8009402:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 8009406:	f7f7 fb85 	bl	8000b14 <__addsf3>
 800940a:	4603      	mov	r3, r0
 800940c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    norm = sqrtf(q1 * q1 + q2 * q2 + q3 * q3 + q4 * q4);    // normalise quaternion
 8009410:	f8d7 10ac 	ldr.w	r1, [r7, #172]	; 0xac
 8009414:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 8009418:	f7f7 fc84 	bl	8000d24 <__aeabi_fmul>
 800941c:	4603      	mov	r3, r0
 800941e:	461c      	mov	r4, r3
 8009420:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 8009424:	f8d7 00a8 	ldr.w	r0, [r7, #168]	; 0xa8
 8009428:	f7f7 fc7c 	bl	8000d24 <__aeabi_fmul>
 800942c:	4603      	mov	r3, r0
 800942e:	4619      	mov	r1, r3
 8009430:	4620      	mov	r0, r4
 8009432:	f7f7 fb6f 	bl	8000b14 <__addsf3>
 8009436:	4603      	mov	r3, r0
 8009438:	461c      	mov	r4, r3
 800943a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800943e:	f8d7 00a4 	ldr.w	r0, [r7, #164]	; 0xa4
 8009442:	f7f7 fc6f 	bl	8000d24 <__aeabi_fmul>
 8009446:	4603      	mov	r3, r0
 8009448:	4619      	mov	r1, r3
 800944a:	4620      	mov	r0, r4
 800944c:	f7f7 fb62 	bl	8000b14 <__addsf3>
 8009450:	4603      	mov	r3, r0
 8009452:	461c      	mov	r4, r3
 8009454:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 8009458:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 800945c:	f7f7 fc62 	bl	8000d24 <__aeabi_fmul>
 8009460:	4603      	mov	r3, r0
 8009462:	4619      	mov	r1, r3
 8009464:	4620      	mov	r0, r4
 8009466:	f7f7 fb55 	bl	8000b14 <__addsf3>
 800946a:	4603      	mov	r3, r0
 800946c:	4618      	mov	r0, r3
 800946e:	f001 fca1 	bl	800adb4 <sqrtf>
 8009472:	65f8      	str	r0, [r7, #92]	; 0x5c
    norm = 1.0f/norm;
 8009474:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8009476:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800947a:	f7f7 fd07 	bl	8000e8c <__aeabi_fdiv>
 800947e:	4603      	mov	r3, r0
 8009480:	65fb      	str	r3, [r7, #92]	; 0x5c
    q[0] = q1 * norm;
 8009482:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8009484:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 8009488:	f7f7 fc4c 	bl	8000d24 <__aeabi_fmul>
 800948c:	4603      	mov	r3, r0
 800948e:	461a      	mov	r2, r3
 8009490:	4b13      	ldr	r3, [pc, #76]	; (80094e0 <QuaternionUpdate+0x1180>)
 8009492:	601a      	str	r2, [r3, #0]
    q[1] = q2 * norm;
 8009494:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8009496:	f8d7 00a8 	ldr.w	r0, [r7, #168]	; 0xa8
 800949a:	f7f7 fc43 	bl	8000d24 <__aeabi_fmul>
 800949e:	4603      	mov	r3, r0
 80094a0:	461a      	mov	r2, r3
 80094a2:	4b0f      	ldr	r3, [pc, #60]	; (80094e0 <QuaternionUpdate+0x1180>)
 80094a4:	605a      	str	r2, [r3, #4]
    q[2] = q3 * norm;
 80094a6:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80094a8:	f8d7 00a4 	ldr.w	r0, [r7, #164]	; 0xa4
 80094ac:	f7f7 fc3a 	bl	8000d24 <__aeabi_fmul>
 80094b0:	4603      	mov	r3, r0
 80094b2:	461a      	mov	r2, r3
 80094b4:	4b0a      	ldr	r3, [pc, #40]	; (80094e0 <QuaternionUpdate+0x1180>)
 80094b6:	609a      	str	r2, [r3, #8]
    q[3] = q4 * norm;
 80094b8:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80094ba:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 80094be:	f7f7 fc31 	bl	8000d24 <__aeabi_fmul>
 80094c2:	4603      	mov	r3, r0
 80094c4:	461a      	mov	r2, r3
 80094c6:	4b06      	ldr	r3, [pc, #24]	; (80094e0 <QuaternionUpdate+0x1180>)
 80094c8:	60da      	str	r2, [r3, #12]
 80094ca:	e002      	b.n	80094d2 <QuaternionUpdate+0x1172>
    if (norm == 0.0f) return; // handle NaN
 80094cc:	bf00      	nop
 80094ce:	e000      	b.n	80094d2 <QuaternionUpdate+0x1172>
    if (norm == 0.0f) return; // handle NaN
 80094d0:	bf00      	nop

}
 80094d2:	37b4      	adds	r7, #180	; 0xb4
 80094d4:	46bd      	mov	sp, r7
 80094d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80094d8:	2000000c 	.word	0x2000000c
 80094dc:	200003cc 	.word	0x200003cc
 80094e0:	20000010 	.word	0x20000010

080094e4 <nRF24_CSN_L>:
{
    HAL_GPIO_WritePin(NRF_CE_GPIO_Port, NRF_CE_Pin, GPIO_PIN_SET);
}

static inline void nRF24_CSN_L()
{
 80094e4:	b580      	push	{r7, lr}
 80094e6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF_CSN_GPIO_Port, NRF_CSN_Pin, GPIO_PIN_RESET);
 80094e8:	2200      	movs	r2, #0
 80094ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80094ee:	4802      	ldr	r0, [pc, #8]	; (80094f8 <nRF24_CSN_L+0x14>)
 80094f0:	f7f8 fbca 	bl	8001c88 <HAL_GPIO_WritePin>
}
 80094f4:	bf00      	nop
 80094f6:	bd80      	pop	{r7, pc}
 80094f8:	40010c00 	.word	0x40010c00

080094fc <nRF24_CSN_H>:

static inline void nRF24_CSN_H()
{
 80094fc:	b580      	push	{r7, lr}
 80094fe:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF_CSN_GPIO_Port, NRF_CSN_Pin, GPIO_PIN_SET);
 8009500:	2201      	movs	r2, #1
 8009502:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009506:	4802      	ldr	r0, [pc, #8]	; (8009510 <nRF24_CSN_H+0x14>)
 8009508:	f7f8 fbbe 	bl	8001c88 <HAL_GPIO_WritePin>
}
 800950c:	bf00      	nop
 800950e:	bd80      	pop	{r7, pc}
 8009510:	40010c00 	.word	0x40010c00

08009514 <nRF24_LL_RW>:

static inline uint8_t nRF24_LL_RW(uint8_t data)
{
 8009514:	b580      	push	{r7, lr}
 8009516:	b086      	sub	sp, #24
 8009518:	af02      	add	r7, sp, #8
 800951a:	4603      	mov	r3, r0
 800951c:	71fb      	strb	r3, [r7, #7]
    // Wait until TX buffer is empty
    uint8_t result;
    if (HAL_SPI_TransmitReceive(&hspi2, &data, &result, 1, 2000) != HAL_OK)
 800951e:	f107 020f 	add.w	r2, r7, #15
 8009522:	1df9      	adds	r1, r7, #7
 8009524:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8009528:	9300      	str	r3, [sp, #0]
 800952a:	2301      	movs	r3, #1
 800952c:	4806      	ldr	r0, [pc, #24]	; (8009548 <nRF24_LL_RW+0x34>)
 800952e:	f7fa f87b 	bl	8003628 <HAL_SPI_TransmitReceive>
 8009532:	4603      	mov	r3, r0
 8009534:	2b00      	cmp	r3, #0
 8009536:	d001      	beq.n	800953c <nRF24_LL_RW+0x28>
    {
        Error_Handler();
 8009538:	f7fc fc98 	bl	8005e6c <Error_Handler>
    };
    return result;
 800953c:	7bfb      	ldrb	r3, [r7, #15]
}
 800953e:	4618      	mov	r0, r3
 8009540:	3710      	adds	r7, #16
 8009542:	46bd      	mov	sp, r7
 8009544:	bd80      	pop	{r7, pc}
 8009546:	bf00      	nop
 8009548:	20000100 	.word	0x20000100

0800954c <nRF24_ReadReg>:
 *
 * @param reg a ch ca thanh ghi cn c
 * @return uint8_t Gi tr ca thanh ghi
 */
static uint8_t nRF24_ReadReg(uint8_t reg)
{
 800954c:	b580      	push	{r7, lr}
 800954e:	b084      	sub	sp, #16
 8009550:	af00      	add	r7, sp, #0
 8009552:	4603      	mov	r3, r0
 8009554:	71fb      	strb	r3, [r7, #7]
	uint8_t value;

	nRF24_CSN_L();
 8009556:	f7ff ffc5 	bl	80094e4 <nRF24_CSN_L>
	nRF24_LL_RW(reg & nRF24_MASK_REG_MAP);
 800955a:	79fb      	ldrb	r3, [r7, #7]
 800955c:	f003 031f 	and.w	r3, r3, #31
 8009560:	b2db      	uxtb	r3, r3
 8009562:	4618      	mov	r0, r3
 8009564:	f7ff ffd6 	bl	8009514 <nRF24_LL_RW>
	value = nRF24_LL_RW(nRF24_CMD_NOP);
 8009568:	20ff      	movs	r0, #255	; 0xff
 800956a:	f7ff ffd3 	bl	8009514 <nRF24_LL_RW>
 800956e:	4603      	mov	r3, r0
 8009570:	73fb      	strb	r3, [r7, #15]
	nRF24_CSN_H();
 8009572:	f7ff ffc3 	bl	80094fc <nRF24_CSN_H>

	return value;
 8009576:	7bfb      	ldrb	r3, [r7, #15]
}
 8009578:	4618      	mov	r0, r3
 800957a:	3710      	adds	r7, #16
 800957c:	46bd      	mov	sp, r7
 800957e:	bd80      	pop	{r7, pc}

08009580 <nRF24_WriteReg>:
 *
 * @param reg a ch ca thanh ghi
 * @param value Gi tr cn vit
 */
static void nRF24_WriteReg(uint8_t reg, uint8_t value)
{
 8009580:	b580      	push	{r7, lr}
 8009582:	b082      	sub	sp, #8
 8009584:	af00      	add	r7, sp, #0
 8009586:	4603      	mov	r3, r0
 8009588:	460a      	mov	r2, r1
 800958a:	71fb      	strb	r3, [r7, #7]
 800958c:	4613      	mov	r3, r2
 800958e:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8009590:	f7ff ffa8 	bl	80094e4 <nRF24_CSN_L>
	if (reg < nRF24_CMD_W_REGISTER)
 8009594:	79fb      	ldrb	r3, [r7, #7]
 8009596:	2b1f      	cmp	r3, #31
 8009598:	d810      	bhi.n	80095bc <nRF24_WriteReg+0x3c>
	{
		// This is a register access
		nRF24_LL_RW(nRF24_CMD_W_REGISTER | (reg & nRF24_MASK_REG_MAP));
 800959a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800959e:	f003 031f 	and.w	r3, r3, #31
 80095a2:	b25b      	sxtb	r3, r3
 80095a4:	f043 0320 	orr.w	r3, r3, #32
 80095a8:	b25b      	sxtb	r3, r3
 80095aa:	b2db      	uxtb	r3, r3
 80095ac:	4618      	mov	r0, r3
 80095ae:	f7ff ffb1 	bl	8009514 <nRF24_LL_RW>
		nRF24_LL_RW(value);
 80095b2:	79bb      	ldrb	r3, [r7, #6]
 80095b4:	4618      	mov	r0, r3
 80095b6:	f7ff ffad 	bl	8009514 <nRF24_LL_RW>
 80095ba:	e013      	b.n	80095e4 <nRF24_WriteReg+0x64>
	}
	else
	{
		// This is a single byte command or future command/register
		nRF24_LL_RW(reg);
 80095bc:	79fb      	ldrb	r3, [r7, #7]
 80095be:	4618      	mov	r0, r3
 80095c0:	f7ff ffa8 	bl	8009514 <nRF24_LL_RW>
		if ((reg != nRF24_CMD_FLUSH_TX) && (reg != nRF24_CMD_FLUSH_RX) &&
 80095c4:	79fb      	ldrb	r3, [r7, #7]
 80095c6:	2be1      	cmp	r3, #225	; 0xe1
 80095c8:	d00c      	beq.n	80095e4 <nRF24_WriteReg+0x64>
 80095ca:	79fb      	ldrb	r3, [r7, #7]
 80095cc:	2be2      	cmp	r3, #226	; 0xe2
 80095ce:	d009      	beq.n	80095e4 <nRF24_WriteReg+0x64>
 80095d0:	79fb      	ldrb	r3, [r7, #7]
 80095d2:	2be3      	cmp	r3, #227	; 0xe3
 80095d4:	d006      	beq.n	80095e4 <nRF24_WriteReg+0x64>
			(reg != nRF24_CMD_REUSE_TX_PL) && (reg != nRF24_CMD_NOP))
 80095d6:	79fb      	ldrb	r3, [r7, #7]
 80095d8:	2bff      	cmp	r3, #255	; 0xff
 80095da:	d003      	beq.n	80095e4 <nRF24_WriteReg+0x64>
		{
			// Send register value
			nRF24_LL_RW(value);
 80095dc:	79bb      	ldrb	r3, [r7, #6]
 80095de:	4618      	mov	r0, r3
 80095e0:	f7ff ff98 	bl	8009514 <nRF24_LL_RW>
		}
	}
	nRF24_CSN_H();
 80095e4:	f7ff ff8a 	bl	80094fc <nRF24_CSN_H>
}
 80095e8:	bf00      	nop
 80095ea:	3708      	adds	r7, #8
 80095ec:	46bd      	mov	sp, r7
 80095ee:	bd80      	pop	{r7, pc}

080095f0 <nRF24_ReadMBReg>:
 * @param reg a ch thanh ghi
 * @param pBuf Con tr , tr vo buffer cn lu
 * @param count S lng byte
 */
static void nRF24_ReadMBReg(uint8_t reg, uint8_t *pBuf, uint8_t count)
{
 80095f0:	b590      	push	{r4, r7, lr}
 80095f2:	b083      	sub	sp, #12
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	4603      	mov	r3, r0
 80095f8:	6039      	str	r1, [r7, #0]
 80095fa:	71fb      	strb	r3, [r7, #7]
 80095fc:	4613      	mov	r3, r2
 80095fe:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8009600:	f7ff ff70 	bl	80094e4 <nRF24_CSN_L>
	nRF24_LL_RW(reg);
 8009604:	79fb      	ldrb	r3, [r7, #7]
 8009606:	4618      	mov	r0, r3
 8009608:	f7ff ff84 	bl	8009514 <nRF24_LL_RW>
	while (count--)
 800960c:	e007      	b.n	800961e <nRF24_ReadMBReg+0x2e>
	{
		*pBuf++ = nRF24_LL_RW(nRF24_CMD_NOP);
 800960e:	683c      	ldr	r4, [r7, #0]
 8009610:	1c63      	adds	r3, r4, #1
 8009612:	603b      	str	r3, [r7, #0]
 8009614:	20ff      	movs	r0, #255	; 0xff
 8009616:	f7ff ff7d 	bl	8009514 <nRF24_LL_RW>
 800961a:	4603      	mov	r3, r0
 800961c:	7023      	strb	r3, [r4, #0]
	while (count--)
 800961e:	79bb      	ldrb	r3, [r7, #6]
 8009620:	1e5a      	subs	r2, r3, #1
 8009622:	71ba      	strb	r2, [r7, #6]
 8009624:	2b00      	cmp	r3, #0
 8009626:	d1f2      	bne.n	800960e <nRF24_ReadMBReg+0x1e>
	}
	nRF24_CSN_H();
 8009628:	f7ff ff68 	bl	80094fc <nRF24_CSN_H>
}
 800962c:	bf00      	nop
 800962e:	370c      	adds	r7, #12
 8009630:	46bd      	mov	sp, r7
 8009632:	bd90      	pop	{r4, r7, pc}

08009634 <nRF24_WriteMBReg>:
 * @param reg a ch ca thanh ghi
 * @param pBuf Tr n buffer lu gi tr
 * @param count s lng byte
 */
static void nRF24_WriteMBReg(uint8_t reg, uint8_t *pBuf, uint8_t count)
{
 8009634:	b580      	push	{r7, lr}
 8009636:	b082      	sub	sp, #8
 8009638:	af00      	add	r7, sp, #0
 800963a:	4603      	mov	r3, r0
 800963c:	6039      	str	r1, [r7, #0]
 800963e:	71fb      	strb	r3, [r7, #7]
 8009640:	4613      	mov	r3, r2
 8009642:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8009644:	f7ff ff4e 	bl	80094e4 <nRF24_CSN_L>
	nRF24_LL_RW(reg);
 8009648:	79fb      	ldrb	r3, [r7, #7]
 800964a:	4618      	mov	r0, r3
 800964c:	f7ff ff62 	bl	8009514 <nRF24_LL_RW>
	while (count--)
 8009650:	e006      	b.n	8009660 <nRF24_WriteMBReg+0x2c>
	{
		nRF24_LL_RW(*pBuf++);
 8009652:	683b      	ldr	r3, [r7, #0]
 8009654:	1c5a      	adds	r2, r3, #1
 8009656:	603a      	str	r2, [r7, #0]
 8009658:	781b      	ldrb	r3, [r3, #0]
 800965a:	4618      	mov	r0, r3
 800965c:	f7ff ff5a 	bl	8009514 <nRF24_LL_RW>
	while (count--)
 8009660:	79bb      	ldrb	r3, [r7, #6]
 8009662:	1e5a      	subs	r2, r3, #1
 8009664:	71ba      	strb	r2, [r7, #6]
 8009666:	2b00      	cmp	r3, #0
 8009668:	d1f3      	bne.n	8009652 <nRF24_WriteMBReg+0x1e>
	}
	nRF24_CSN_H();
 800966a:	f7ff ff47 	bl	80094fc <nRF24_CSN_H>
}
 800966e:	bf00      	nop
 8009670:	3708      	adds	r7, #8
 8009672:	46bd      	mov	sp, r7
 8009674:	bd80      	pop	{r7, pc}

08009676 <nRF24_Init>:
 * @brief Init b Transmit v Receive
 * note: RX/TX cha cu hnh i ch pipe
 *
 */
void nRF24_Init(void)
{
 8009676:	b580      	push	{r7, lr}
 8009678:	af00      	add	r7, sp, #0

	nRF24_WriteReg(nRF24_REG_CONFIG, 0x08);		// Bt tnh CRC
 800967a:	2108      	movs	r1, #8
 800967c:	2000      	movs	r0, #0
 800967e:	f7ff ff7f 	bl	8009580 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_EN_AA, 0x3F);		// Cho php phn hi ACK cho pipe0 -> pipe5
 8009682:	213f      	movs	r1, #63	; 0x3f
 8009684:	2001      	movs	r0, #1
 8009686:	f7ff ff7b 	bl	8009580 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_EN_RXADDR, 0x03);	// Cho php truyn pipe0 v pipe1
 800968a:	2103      	movs	r1, #3
 800968c:	2002      	movs	r0, #2
 800968e:	f7ff ff77 	bl	8009580 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_SETUP_AW, 0x03);	//  di a ch l 5 byte
 8009692:	2103      	movs	r1, #3
 8009694:	2003      	movs	r0, #3
 8009696:	f7ff ff73 	bl	8009580 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_SETUP_RETR, 0x03); // 0000 0011 , Cho php gi li 3 ln(reTransmit) v mi ln gi cch nhau 250us
 800969a:	2103      	movs	r1, #3
 800969c:	2004      	movs	r0, #4
 800969e:	f7ff ff6f 	bl	8009580 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RF_CH, 0x02);		// 2400 + 2 (hz)
 80096a2:	2102      	movs	r1, #2
 80096a4:	2005      	movs	r0, #5
 80096a6:	f7ff ff6b 	bl	8009580 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RF_SETUP, 0x0E);	// tc  truyn 2Mbps , v cng sut  li ti a 0dm
 80096aa:	210e      	movs	r1, #14
 80096ac:	2006      	movs	r0, #6
 80096ae:	f7ff ff67 	bl	8009580 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_STATUS, 0x00);
 80096b2:	2100      	movs	r1, #0
 80096b4:	2007      	movs	r0, #7
 80096b6:	f7ff ff63 	bl	8009580 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P0, 0x00);
 80096ba:	2100      	movs	r1, #0
 80096bc:	2011      	movs	r0, #17
 80096be:	f7ff ff5f 	bl	8009580 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P1, 0x00);
 80096c2:	2100      	movs	r1, #0
 80096c4:	2012      	movs	r0, #18
 80096c6:	f7ff ff5b 	bl	8009580 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P2, 0x00);
 80096ca:	2100      	movs	r1, #0
 80096cc:	2013      	movs	r0, #19
 80096ce:	f7ff ff57 	bl	8009580 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P3, 0x00);
 80096d2:	2100      	movs	r1, #0
 80096d4:	2014      	movs	r0, #20
 80096d6:	f7ff ff53 	bl	8009580 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P4, 0x00);
 80096da:	2100      	movs	r1, #0
 80096dc:	2015      	movs	r0, #21
 80096de:	f7ff ff4f 	bl	8009580 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P5, 0x00);
 80096e2:	2100      	movs	r1, #0
 80096e4:	2016      	movs	r0, #22
 80096e6:	f7ff ff4b 	bl	8009580 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_DYNPD, 0x00);
 80096ea:	2100      	movs	r1, #0
 80096ec:	201c      	movs	r0, #28
 80096ee:	f7ff ff47 	bl	8009580 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_FEATURE, 0x00);
 80096f2:	2100      	movs	r1, #0
 80096f4:	201d      	movs	r0, #29
 80096f6:	f7ff ff43 	bl	8009580 <nRF24_WriteReg>

	// Clear the FIFO's
	nRF24_FlushRX(); //  xa b m RX
 80096fa:	f000 f99e 	bl	8009a3a <nRF24_FlushRX>
	nRF24_FlushTX(); //  xa b m TX
 80096fe:	f000 f994 	bl	8009a2a <nRF24_FlushTX>

	// Xa ht nhng s kin vo ngt
	nRF24_ClearIRQFlags();
 8009702:	f000 f9a2 	bl	8009a4a <nRF24_ClearIRQFlags>

	// (chip release)
	nRF24_CSN_H();
 8009706:	f7ff fef9 	bl	80094fc <nRF24_CSN_H>
}
 800970a:	bf00      	nop
 800970c:	bd80      	pop	{r7, pc}
	...

08009710 <nRF24_Check>:
 * @return 1 - nRF24L01 ang hot ng
 * @return 0 - No o hot ng
 *
 */
uint8_t nRF24_Check(void)
{
 8009710:	b580      	push	{r7, lr}
 8009712:	b084      	sub	sp, #16
 8009714:	af00      	add	r7, sp, #0
	uint8_t rxbuf[5];
	uint8_t i;
	uint8_t *ptr = (uint8_t *)nRF24_TEST_ADDR;
 8009716:	4b14      	ldr	r3, [pc, #80]	; (8009768 <nRF24_Check+0x58>)
 8009718:	60bb      	str	r3, [r7, #8]

	// Vit a ch gi  test TX v RX
	nRF24_WriteMBReg(nRF24_CMD_W_REGISTER | nRF24_REG_TX_ADDR, ptr, 5);
 800971a:	2205      	movs	r2, #5
 800971c:	68b9      	ldr	r1, [r7, #8]
 800971e:	2030      	movs	r0, #48	; 0x30
 8009720:	f7ff ff88 	bl	8009634 <nRF24_WriteMBReg>
	nRF24_ReadMBReg(nRF24_CMD_R_REGISTER | nRF24_REG_TX_ADDR, rxbuf, 5);
 8009724:	463b      	mov	r3, r7
 8009726:	2205      	movs	r2, #5
 8009728:	4619      	mov	r1, r3
 800972a:	2010      	movs	r0, #16
 800972c:	f7ff ff60 	bl	80095f0 <nRF24_ReadMBReg>

	// So snh hai gi tr , sai th return 0
	for (i = 0; i < 5; i++)
 8009730:	2300      	movs	r3, #0
 8009732:	73fb      	strb	r3, [r7, #15]
 8009734:	e00f      	b.n	8009756 <nRF24_Check+0x46>
	{
		if (rxbuf[i] != *ptr++)
 8009736:	7bfb      	ldrb	r3, [r7, #15]
 8009738:	3310      	adds	r3, #16
 800973a:	443b      	add	r3, r7
 800973c:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 8009740:	68bb      	ldr	r3, [r7, #8]
 8009742:	1c59      	adds	r1, r3, #1
 8009744:	60b9      	str	r1, [r7, #8]
 8009746:	781b      	ldrb	r3, [r3, #0]
 8009748:	429a      	cmp	r2, r3
 800974a:	d001      	beq.n	8009750 <nRF24_Check+0x40>
			return 0;
 800974c:	2300      	movs	r3, #0
 800974e:	e006      	b.n	800975e <nRF24_Check+0x4e>
	for (i = 0; i < 5; i++)
 8009750:	7bfb      	ldrb	r3, [r7, #15]
 8009752:	3301      	adds	r3, #1
 8009754:	73fb      	strb	r3, [r7, #15]
 8009756:	7bfb      	ldrb	r3, [r7, #15]
 8009758:	2b04      	cmp	r3, #4
 800975a:	d9ec      	bls.n	8009736 <nRF24_Check+0x26>
	}

	return 1;
 800975c:	2301      	movs	r3, #1
}
 800975e:	4618      	mov	r0, r3
 8009760:	3710      	adds	r7, #16
 8009762:	46bd      	mov	sp, r7
 8009764:	bd80      	pop	{r7, pc}
 8009766:	bf00      	nop
 8009768:	0800c18c 	.word	0x0800c18c

0800976c <nRF24_SetPowerMode>:
 * @brief iu chnh transceiver power mode
 *
 * @param mode trng tht mi ca power mode , Power up v Power down , tng ng TX hay RX
 */
void nRF24_SetPowerMode(uint8_t mode)
{
 800976c:	b580      	push	{r7, lr}
 800976e:	b084      	sub	sp, #16
 8009770:	af00      	add	r7, sp, #0
 8009772:	4603      	mov	r3, r0
 8009774:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	reg = nRF24_ReadReg(nRF24_REG_CONFIG);
 8009776:	2000      	movs	r0, #0
 8009778:	f7ff fee8 	bl	800954c <nRF24_ReadReg>
 800977c:	4603      	mov	r3, r0
 800977e:	73fb      	strb	r3, [r7, #15]
	if (mode == nRF24_PWR_UP)
 8009780:	79fb      	ldrb	r3, [r7, #7]
 8009782:	2b02      	cmp	r3, #2
 8009784:	d104      	bne.n	8009790 <nRF24_SetPowerMode+0x24>
	{
		// kch hot transmit
		reg |= nRF24_CONFIG_PWR_UP;
 8009786:	7bfb      	ldrb	r3, [r7, #15]
 8009788:	f043 0302 	orr.w	r3, r3, #2
 800978c:	73fb      	strb	r3, [r7, #15]
 800978e:	e003      	b.n	8009798 <nRF24_SetPowerMode+0x2c>
	}
	else
	{
		// kch hot receive
		reg &= ~nRF24_CONFIG_PWR_UP;
 8009790:	7bfb      	ldrb	r3, [r7, #15]
 8009792:	f023 0302 	bic.w	r3, r3, #2
 8009796:	73fb      	strb	r3, [r7, #15]
	}
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 8009798:	7bfb      	ldrb	r3, [r7, #15]
 800979a:	4619      	mov	r1, r3
 800979c:	2000      	movs	r0, #0
 800979e:	f7ff feef 	bl	8009580 <nRF24_WriteReg>
}
 80097a2:	bf00      	nop
 80097a4:	3710      	adds	r7, #16
 80097a6:	46bd      	mov	sp, r7
 80097a8:	bd80      	pop	{r7, pc}

080097aa <nRF24_SetOperationalMode>:
 * @brief et ch ng hot ng
 *
 * @param mode mode hot ng , TX hay RX
 */
void nRF24_SetOperationalMode(uint8_t mode)
{
 80097aa:	b580      	push	{r7, lr}
 80097ac:	b084      	sub	sp, #16
 80097ae:	af00      	add	r7, sp, #0
 80097b0:	4603      	mov	r3, r0
 80097b2:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// cu PRIM_RX bit  chn ch 
	reg = nRF24_ReadReg(nRF24_REG_CONFIG);
 80097b4:	2000      	movs	r0, #0
 80097b6:	f7ff fec9 	bl	800954c <nRF24_ReadReg>
 80097ba:	4603      	mov	r3, r0
 80097bc:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_CONFIG_PRIM_RX;
 80097be:	7bfb      	ldrb	r3, [r7, #15]
 80097c0:	f023 0301 	bic.w	r3, r3, #1
 80097c4:	73fb      	strb	r3, [r7, #15]
	reg |= (mode & nRF24_CONFIG_PRIM_RX);
 80097c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80097ca:	f003 0301 	and.w	r3, r3, #1
 80097ce:	b25a      	sxtb	r2, r3
 80097d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80097d4:	4313      	orrs	r3, r2
 80097d6:	b25b      	sxtb	r3, r3
 80097d8:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 80097da:	7bfb      	ldrb	r3, [r7, #15]
 80097dc:	4619      	mov	r1, r3
 80097de:	2000      	movs	r0, #0
 80097e0:	f7ff fece 	bl	8009580 <nRF24_WriteReg>
}
 80097e4:	bf00      	nop
 80097e6:	3710      	adds	r7, #16
 80097e8:	46bd      	mov	sp, r7
 80097ea:	bd80      	pop	{r7, pc}

080097ec <nRF24_SetCRCScheme>:
 *
 * @param scheme C ch CRC
 * @note: B transReceier BT BUC bt CRC nu c t nht mt cng pipe bt autoACK
 */
void nRF24_SetCRCScheme(uint8_t scheme)
{
 80097ec:	b580      	push	{r7, lr}
 80097ee:	b084      	sub	sp, #16
 80097f0:	af00      	add	r7, sp, #0
 80097f2:	4603      	mov	r3, r0
 80097f4:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure EN_CRC[3] and CRCO[2] bits of the CONFIG register
	reg = nRF24_ReadReg(nRF24_REG_CONFIG);
 80097f6:	2000      	movs	r0, #0
 80097f8:	f7ff fea8 	bl	800954c <nRF24_ReadReg>
 80097fc:	4603      	mov	r3, r0
 80097fe:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_CRC;
 8009800:	7bfb      	ldrb	r3, [r7, #15]
 8009802:	f023 030c 	bic.w	r3, r3, #12
 8009806:	73fb      	strb	r3, [r7, #15]
	reg |= (scheme & nRF24_MASK_CRC);
 8009808:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800980c:	f003 030c 	and.w	r3, r3, #12
 8009810:	b25a      	sxtb	r2, r3
 8009812:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009816:	4313      	orrs	r3, r2
 8009818:	b25b      	sxtb	r3, r3
 800981a:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 800981c:	7bfb      	ldrb	r3, [r7, #15]
 800981e:	4619      	mov	r1, r3
 8009820:	2000      	movs	r0, #0
 8009822:	f7ff fead 	bl	8009580 <nRF24_WriteReg>
}
 8009826:	bf00      	nop
 8009828:	3710      	adds	r7, #16
 800982a:	46bd      	mov	sp, r7
 800982c:	bd80      	pop	{r7, pc}

0800982e <nRF24_SetRFChannel>:
 * @param channel Gi tr tn s 0 to 127
 * @Note: Tn s  =  (2400 + channel)MHz
 * @Note: PLOS_CNT[7:4] bits of the OBSERVER_TX register will be rese
 */
void nRF24_SetRFChannel(uint8_t channel)
{
 800982e:	b580      	push	{r7, lr}
 8009830:	b082      	sub	sp, #8
 8009832:	af00      	add	r7, sp, #0
 8009834:	4603      	mov	r3, r0
 8009836:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_RF_CH, channel);
 8009838:	79fb      	ldrb	r3, [r7, #7]
 800983a:	4619      	mov	r1, r3
 800983c:	2005      	movs	r0, #5
 800983e:	f7ff fe9f 	bl	8009580 <nRF24_WriteReg>
}
 8009842:	bf00      	nop
 8009844:	3708      	adds	r7, #8
 8009846:	46bd      	mov	sp, r7
 8009848:	bd80      	pop	{r7, pc}

0800984a <nRF24_SetAddrWidth>:
 *
 * @param addr_width addr_width -  di RX/TX address (3 to 5)
 * @Note: ci t cho tt c cc pipe
 */
void nRF24_SetAddrWidth(uint8_t addr_width)
{
 800984a:	b580      	push	{r7, lr}
 800984c:	b082      	sub	sp, #8
 800984e:	af00      	add	r7, sp, #0
 8009850:	4603      	mov	r3, r0
 8009852:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_SETUP_AW, addr_width - 2);
 8009854:	79fb      	ldrb	r3, [r7, #7]
 8009856:	3b02      	subs	r3, #2
 8009858:	b2db      	uxtb	r3, r3
 800985a:	4619      	mov	r1, r3
 800985c:	2003      	movs	r0, #3
 800985e:	f7ff fe8f 	bl	8009580 <nRF24_WriteReg>
}
 8009862:	bf00      	nop
 8009864:	3708      	adds	r7, #8
 8009866:	46bd      	mov	sp, r7
 8009868:	bd80      	pop	{r7, pc}
	...

0800986c <nRF24_SetAddr>:
 * @note: pipe c gi tr 0 to 5 (RX pipes) v 6 (TX pipe)
 * @note: buffer length must be equal to current address width of transceiver
 * @note: Vi pipes[2..5] Ch c byte u tn c GHI v nhng byte cn li ging pipe1
 */
void nRF24_SetAddr(uint8_t pipe, const uint8_t *addr)
{
 800986c:	b580      	push	{r7, lr}
 800986e:	b084      	sub	sp, #16
 8009870:	af00      	add	r7, sp, #0
 8009872:	4603      	mov	r3, r0
 8009874:	6039      	str	r1, [r7, #0]
 8009876:	71fb      	strb	r3, [r7, #7]
	uint8_t addr_width;

	// RX_ADDR_Px register
	switch (pipe)
 8009878:	79fb      	ldrb	r3, [r7, #7]
 800987a:	2b06      	cmp	r3, #6
 800987c:	d00a      	beq.n	8009894 <nRF24_SetAddr+0x28>
 800987e:	2b06      	cmp	r3, #6
 8009880:	dc36      	bgt.n	80098f0 <nRF24_SetAddr+0x84>
 8009882:	2b01      	cmp	r3, #1
 8009884:	dc02      	bgt.n	800988c <nRF24_SetAddr+0x20>
 8009886:	2b00      	cmp	r3, #0
 8009888:	da04      	bge.n	8009894 <nRF24_SetAddr+0x28>
	case nRF24_PIPE5:
		// Ch vit byte u tin (v nhng byte cn li ging pipe1)
		nRF24_WriteReg(nRF24_ADDR_REGS[pipe], *addr);
		break;
	default:
		break;
 800988a:	e031      	b.n	80098f0 <nRF24_SetAddr+0x84>
 800988c:	3b02      	subs	r3, #2
	switch (pipe)
 800988e:	2b03      	cmp	r3, #3
 8009890:	d82e      	bhi.n	80098f0 <nRF24_SetAddr+0x84>
 8009892:	e023      	b.n	80098dc <nRF24_SetAddr+0x70>
		addr_width = nRF24_ReadReg(nRF24_REG_SETUP_AW) + 1;
 8009894:	2003      	movs	r0, #3
 8009896:	f7ff fe59 	bl	800954c <nRF24_ReadReg>
 800989a:	4603      	mov	r3, r0
 800989c:	3301      	adds	r3, #1
 800989e:	73fb      	strb	r3, [r7, #15]
		addr += addr_width;
 80098a0:	7bfb      	ldrb	r3, [r7, #15]
 80098a2:	683a      	ldr	r2, [r7, #0]
 80098a4:	4413      	add	r3, r2
 80098a6:	603b      	str	r3, [r7, #0]
		nRF24_CSN_L();
 80098a8:	f7ff fe1c 	bl	80094e4 <nRF24_CSN_L>
		nRF24_LL_RW(nRF24_CMD_W_REGISTER | nRF24_ADDR_REGS[pipe]);
 80098ac:	79fb      	ldrb	r3, [r7, #7]
 80098ae:	4a13      	ldr	r2, [pc, #76]	; (80098fc <nRF24_SetAddr+0x90>)
 80098b0:	5cd3      	ldrb	r3, [r2, r3]
 80098b2:	f043 0320 	orr.w	r3, r3, #32
 80098b6:	b2db      	uxtb	r3, r3
 80098b8:	4618      	mov	r0, r3
 80098ba:	f7ff fe2b 	bl	8009514 <nRF24_LL_RW>
			nRF24_LL_RW(*addr--);
 80098be:	683b      	ldr	r3, [r7, #0]
 80098c0:	1e5a      	subs	r2, r3, #1
 80098c2:	603a      	str	r2, [r7, #0]
 80098c4:	781b      	ldrb	r3, [r3, #0]
 80098c6:	4618      	mov	r0, r3
 80098c8:	f7ff fe24 	bl	8009514 <nRF24_LL_RW>
		} while (addr_width--);
 80098cc:	7bfb      	ldrb	r3, [r7, #15]
 80098ce:	1e5a      	subs	r2, r3, #1
 80098d0:	73fa      	strb	r2, [r7, #15]
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d1f3      	bne.n	80098be <nRF24_SetAddr+0x52>
		nRF24_CSN_H();
 80098d6:	f7ff fe11 	bl	80094fc <nRF24_CSN_H>
		break;
 80098da:	e00a      	b.n	80098f2 <nRF24_SetAddr+0x86>
		nRF24_WriteReg(nRF24_ADDR_REGS[pipe], *addr);
 80098dc:	79fb      	ldrb	r3, [r7, #7]
 80098de:	4a07      	ldr	r2, [pc, #28]	; (80098fc <nRF24_SetAddr+0x90>)
 80098e0:	5cd2      	ldrb	r2, [r2, r3]
 80098e2:	683b      	ldr	r3, [r7, #0]
 80098e4:	781b      	ldrb	r3, [r3, #0]
 80098e6:	4619      	mov	r1, r3
 80098e8:	4610      	mov	r0, r2
 80098ea:	f7ff fe49 	bl	8009580 <nRF24_WriteReg>
		break;
 80098ee:	e000      	b.n	80098f2 <nRF24_SetAddr+0x86>
		break;
 80098f0:	bf00      	nop
	}
}
 80098f2:	bf00      	nop
 80098f4:	3710      	adds	r7, #16
 80098f6:	46bd      	mov	sp, r7
 80098f8:	bd80      	pop	{r7, pc}
 80098fa:	bf00      	nop
 80098fc:	0800c39c 	.word	0x0800c39c

08009900 <nRF24_SetTXPower>:
 * @brief Cu hnh TX mode
 *
 * @param tx_pwr Cng sut ca RF , (0db,1db ,2db)
 */
void nRF24_SetTXPower(uint8_t tx_pwr)
{
 8009900:	b580      	push	{r7, lr}
 8009902:	b084      	sub	sp, #16
 8009904:	af00      	add	r7, sp, #0
 8009906:	4603      	mov	r3, r0
 8009908:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	reg = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 800990a:	2006      	movs	r0, #6
 800990c:	f7ff fe1e 	bl	800954c <nRF24_ReadReg>
 8009910:	4603      	mov	r3, r0
 8009912:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_RF_PWR;
 8009914:	7bfb      	ldrb	r3, [r7, #15]
 8009916:	f023 0306 	bic.w	r3, r3, #6
 800991a:	73fb      	strb	r3, [r7, #15]
	reg |= tx_pwr;
 800991c:	7bfa      	ldrb	r2, [r7, #15]
 800991e:	79fb      	ldrb	r3, [r7, #7]
 8009920:	4313      	orrs	r3, r2
 8009922:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_RF_SETUP, reg);
 8009924:	7bfb      	ldrb	r3, [r7, #15]
 8009926:	4619      	mov	r1, r3
 8009928:	2006      	movs	r0, #6
 800992a:	f7ff fe29 	bl	8009580 <nRF24_WriteReg>
}
 800992e:	bf00      	nop
 8009930:	3710      	adds	r7, #16
 8009932:	46bd      	mov	sp, r7
 8009934:	bd80      	pop	{r7, pc}

08009936 <nRF24_SetDataRate>:
 * @brief Cu hinhd RX mode
 *
 * @param data_rate Tc  ca data
 */
void nRF24_SetDataRate(uint8_t data_rate)
{
 8009936:	b580      	push	{r7, lr}
 8009938:	b084      	sub	sp, #16
 800993a:	af00      	add	r7, sp, #0
 800993c:	4603      	mov	r3, r0
 800993e:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	reg = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 8009940:	2006      	movs	r0, #6
 8009942:	f7ff fe03 	bl	800954c <nRF24_ReadReg>
 8009946:	4603      	mov	r3, r0
 8009948:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_DATARATE;
 800994a:	7bfb      	ldrb	r3, [r7, #15]
 800994c:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 8009950:	73fb      	strb	r3, [r7, #15]
	reg |= data_rate;
 8009952:	7bfa      	ldrb	r2, [r7, #15]
 8009954:	79fb      	ldrb	r3, [r7, #7]
 8009956:	4313      	orrs	r3, r2
 8009958:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_RF_SETUP, reg);
 800995a:	7bfb      	ldrb	r3, [r7, #15]
 800995c:	4619      	mov	r1, r3
 800995e:	2006      	movs	r0, #6
 8009960:	f7ff fe0e 	bl	8009580 <nRF24_WriteReg>
}
 8009964:	bf00      	nop
 8009966:	3710      	adds	r7, #16
 8009968:	46bd      	mov	sp, r7
 800996a:	bd80      	pop	{r7, pc}

0800996c <nRF24_SetRXPipe>:
 * @param pipe Pipe cn cu hnh
 * @param aa_state Bt phn hi ACK hay khng (nRF24_AA_ON or nRF24_AA_OFF)
 * @param payload_len  di ca payload
 */
void nRF24_SetRXPipe(uint8_t pipe, uint8_t aa_state, uint8_t payload_len)
{
 800996c:	b580      	push	{r7, lr}
 800996e:	b084      	sub	sp, #16
 8009970:	af00      	add	r7, sp, #0
 8009972:	4603      	mov	r3, r0
 8009974:	71fb      	strb	r3, [r7, #7]
 8009976:	460b      	mov	r3, r1
 8009978:	71bb      	strb	r3, [r7, #6]
 800997a:	4613      	mov	r3, r2
 800997c:	717b      	strb	r3, [r7, #5]
	uint8_t reg;

	// Enable pipe (EN_RXADDR register)
	reg = (nRF24_ReadReg(nRF24_REG_EN_RXADDR) | (1 << pipe)) & nRF24_MASK_EN_RX;
 800997e:	2002      	movs	r0, #2
 8009980:	f7ff fde4 	bl	800954c <nRF24_ReadReg>
 8009984:	4603      	mov	r3, r0
 8009986:	b25a      	sxtb	r2, r3
 8009988:	79fb      	ldrb	r3, [r7, #7]
 800998a:	2101      	movs	r1, #1
 800998c:	fa01 f303 	lsl.w	r3, r1, r3
 8009990:	b25b      	sxtb	r3, r3
 8009992:	4313      	orrs	r3, r2
 8009994:	b25b      	sxtb	r3, r3
 8009996:	b2db      	uxtb	r3, r3
 8009998:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800999c:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_EN_RXADDR, reg);
 800999e:	7bfb      	ldrb	r3, [r7, #15]
 80099a0:	4619      	mov	r1, r3
 80099a2:	2002      	movs	r0, #2
 80099a4:	f7ff fdec 	bl	8009580 <nRF24_WriteReg>

	// Set RX payload length (RX_PW_Px register)
	nRF24_WriteReg(nRF24_RX_PW_PIPE[pipe], payload_len & nRF24_MASK_RX_PW);
 80099a8:	79fb      	ldrb	r3, [r7, #7]
 80099aa:	4a19      	ldr	r2, [pc, #100]	; (8009a10 <nRF24_SetRXPipe+0xa4>)
 80099ac:	5cd2      	ldrb	r2, [r2, r3]
 80099ae:	797b      	ldrb	r3, [r7, #5]
 80099b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80099b4:	b2db      	uxtb	r3, r3
 80099b6:	4619      	mov	r1, r3
 80099b8:	4610      	mov	r0, r2
 80099ba:	f7ff fde1 	bl	8009580 <nRF24_WriteReg>

	// Set auto acknowledgment
	reg = nRF24_ReadReg(nRF24_REG_EN_AA);
 80099be:	2001      	movs	r0, #1
 80099c0:	f7ff fdc4 	bl	800954c <nRF24_ReadReg>
 80099c4:	4603      	mov	r3, r0
 80099c6:	73fb      	strb	r3, [r7, #15]
	if (aa_state == nRF24_AA_ON)
 80099c8:	79bb      	ldrb	r3, [r7, #6]
 80099ca:	2b01      	cmp	r3, #1
 80099cc:	d10a      	bne.n	80099e4 <nRF24_SetRXPipe+0x78>
	{
		reg |= (1 << pipe);
 80099ce:	79fb      	ldrb	r3, [r7, #7]
 80099d0:	2201      	movs	r2, #1
 80099d2:	fa02 f303 	lsl.w	r3, r2, r3
 80099d6:	b25a      	sxtb	r2, r3
 80099d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80099dc:	4313      	orrs	r3, r2
 80099de:	b25b      	sxtb	r3, r3
 80099e0:	73fb      	strb	r3, [r7, #15]
 80099e2:	e00b      	b.n	80099fc <nRF24_SetRXPipe+0x90>
	}
	else
	{
		reg &= ~(1 << pipe);
 80099e4:	79fb      	ldrb	r3, [r7, #7]
 80099e6:	2201      	movs	r2, #1
 80099e8:	fa02 f303 	lsl.w	r3, r2, r3
 80099ec:	b25b      	sxtb	r3, r3
 80099ee:	43db      	mvns	r3, r3
 80099f0:	b25a      	sxtb	r2, r3
 80099f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80099f6:	4013      	ands	r3, r2
 80099f8:	b25b      	sxtb	r3, r3
 80099fa:	73fb      	strb	r3, [r7, #15]
	}
	nRF24_WriteReg(nRF24_REG_EN_AA, reg);
 80099fc:	7bfb      	ldrb	r3, [r7, #15]
 80099fe:	4619      	mov	r1, r3
 8009a00:	2001      	movs	r0, #1
 8009a02:	f7ff fdbd 	bl	8009580 <nRF24_WriteReg>
}
 8009a06:	bf00      	nop
 8009a08:	3710      	adds	r7, #16
 8009a0a:	46bd      	mov	sp, r7
 8009a0c:	bd80      	pop	{r7, pc}
 8009a0e:	bf00      	nop
 8009a10:	0800c394 	.word	0x0800c394

08009a14 <nRF24_GetStatus_RXFIFO>:
 * @brief Ly tastus RX FIFO
 *
 * @return uint8_t one of the nRF24_STATUS_RXFIFO_xx values
 */
uint8_t nRF24_GetStatus_RXFIFO(void)
{
 8009a14:	b580      	push	{r7, lr}
 8009a16:	af00      	add	r7, sp, #0
	return (nRF24_ReadReg(nRF24_REG_FIFO_STATUS) & nRF24_MASK_RXFIFO);
 8009a18:	2017      	movs	r0, #23
 8009a1a:	f7ff fd97 	bl	800954c <nRF24_ReadReg>
 8009a1e:	4603      	mov	r3, r0
 8009a20:	f003 0303 	and.w	r3, r3, #3
 8009a24:	b2db      	uxtb	r3, r3
}
 8009a26:	4618      	mov	r0, r3
 8009a28:	bd80      	pop	{r7, pc}

08009a2a <nRF24_FlushTX>:
/**
 * @brief xa TX FIFO
 *
 */
void nRF24_FlushTX(void)
{
 8009a2a:	b580      	push	{r7, lr}
 8009a2c:	af00      	add	r7, sp, #0
	nRF24_WriteReg(nRF24_CMD_FLUSH_TX, nRF24_CMD_NOP);
 8009a2e:	21ff      	movs	r1, #255	; 0xff
 8009a30:	20e1      	movs	r0, #225	; 0xe1
 8009a32:	f7ff fda5 	bl	8009580 <nRF24_WriteReg>
}
 8009a36:	bf00      	nop
 8009a38:	bd80      	pop	{r7, pc}

08009a3a <nRF24_FlushRX>:
/**
 * @brief xa RX FIFO
 *
 */
void nRF24_FlushRX(void)
{
 8009a3a:	b580      	push	{r7, lr}
 8009a3c:	af00      	add	r7, sp, #0
	nRF24_WriteReg(nRF24_CMD_FLUSH_RX, nRF24_CMD_NOP);
 8009a3e:	21ff      	movs	r1, #255	; 0xff
 8009a40:	20e2      	movs	r0, #226	; 0xe2
 8009a42:	f7ff fd9d 	bl	8009580 <nRF24_WriteReg>
}
 8009a46:	bf00      	nop
 8009a48:	bd80      	pop	{r7, pc}

08009a4a <nRF24_ClearIRQFlags>:
/**
 * @brief xa bt k pending IRQ flags
 *
 */
void nRF24_ClearIRQFlags(void)
{
 8009a4a:	b580      	push	{r7, lr}
 8009a4c:	b082      	sub	sp, #8
 8009a4e:	af00      	add	r7, sp, #0
	uint8_t reg;

	// Clear RX_DR, TX_DS and MAX_RT bits ca thanh STATUS
	reg = nRF24_ReadReg(nRF24_REG_STATUS);
 8009a50:	2007      	movs	r0, #7
 8009a52:	f7ff fd7b 	bl	800954c <nRF24_ReadReg>
 8009a56:	4603      	mov	r3, r0
 8009a58:	71fb      	strb	r3, [r7, #7]
	reg |= nRF24_MASK_STATUS_IRQ;
 8009a5a:	79fb      	ldrb	r3, [r7, #7]
 8009a5c:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8009a60:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_STATUS, reg);
 8009a62:	79fb      	ldrb	r3, [r7, #7]
 8009a64:	4619      	mov	r1, r3
 8009a66:	2007      	movs	r0, #7
 8009a68:	f7ff fd8a 	bl	8009580 <nRF24_WriteReg>
}
 8009a6c:	bf00      	nop
 8009a6e:	3708      	adds	r7, #8
 8009a70:	46bd      	mov	sp, r7
 8009a72:	bd80      	pop	{r7, pc}

08009a74 <nRF24_GetRxDplPayloadWidth>:
 * @brief c chiu di ca RX payload
 *
 * @return uint8_t  di
 */
static uint8_t nRF24_GetRxDplPayloadWidth()
{
 8009a74:	b580      	push	{r7, lr}
 8009a76:	b082      	sub	sp, #8
 8009a78:	af00      	add	r7, sp, #0
	uint8_t value;

	nRF24_CSN_L();
 8009a7a:	f7ff fd33 	bl	80094e4 <nRF24_CSN_L>
	nRF24_LL_RW(nRF24_CMD_R_RX_PL_WID);
 8009a7e:	2060      	movs	r0, #96	; 0x60
 8009a80:	f7ff fd48 	bl	8009514 <nRF24_LL_RW>
	value = nRF24_LL_RW(nRF24_CMD_NOP);
 8009a84:	20ff      	movs	r0, #255	; 0xff
 8009a86:	f7ff fd45 	bl	8009514 <nRF24_LL_RW>
 8009a8a:	4603      	mov	r3, r0
 8009a8c:	71fb      	strb	r3, [r7, #7]
	nRF24_CSN_H();
 8009a8e:	f7ff fd35 	bl	80094fc <nRF24_CSN_H>

	return value;
 8009a92:	79fb      	ldrb	r3, [r7, #7]
}
 8009a94:	4618      	mov	r0, r3
 8009a96:	3708      	adds	r7, #8
 8009a98:	46bd      	mov	sp, r7
 8009a9a:	bd80      	pop	{r7, pc}

08009a9c <nRF24_ReadPayloadGeneric>:

static nRF24_RXResult nRF24_ReadPayloadGeneric(uint8_t *pBuf, uint8_t *length, uint8_t dpl)
{
 8009a9c:	b580      	push	{r7, lr}
 8009a9e:	b086      	sub	sp, #24
 8009aa0:	af00      	add	r7, sp, #0
 8009aa2:	60f8      	str	r0, [r7, #12]
 8009aa4:	60b9      	str	r1, [r7, #8]
 8009aa6:	4613      	mov	r3, r2
 8009aa8:	71fb      	strb	r3, [r7, #7]
	uint8_t pipe;

	// Extract a payload pipe number from the STATUS register
	pipe = (nRF24_ReadReg(nRF24_REG_STATUS) & nRF24_MASK_RX_P_NO) >> 1;
 8009aaa:	2007      	movs	r0, #7
 8009aac:	f7ff fd4e 	bl	800954c <nRF24_ReadReg>
 8009ab0:	4603      	mov	r3, r0
 8009ab2:	105b      	asrs	r3, r3, #1
 8009ab4:	b2db      	uxtb	r3, r3
 8009ab6:	f003 0307 	and.w	r3, r3, #7
 8009aba:	75fb      	strb	r3, [r7, #23]

	// RX FIFO empty?
	if (pipe < 6)
 8009abc:	7dfb      	ldrb	r3, [r7, #23]
 8009abe:	2b05      	cmp	r3, #5
 8009ac0:	d829      	bhi.n	8009b16 <nRF24_ReadPayloadGeneric+0x7a>
	{
		// Get payload length
		if (dpl)
 8009ac2:	79fb      	ldrb	r3, [r7, #7]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d00f      	beq.n	8009ae8 <nRF24_ReadPayloadGeneric+0x4c>
		{
			*length = nRF24_GetRxDplPayloadWidth();
 8009ac8:	f7ff ffd4 	bl	8009a74 <nRF24_GetRxDplPayloadWidth>
 8009acc:	4603      	mov	r3, r0
 8009ace:	461a      	mov	r2, r3
 8009ad0:	68bb      	ldr	r3, [r7, #8]
 8009ad2:	701a      	strb	r2, [r3, #0]
			if (*length > 32)
 8009ad4:	68bb      	ldr	r3, [r7, #8]
 8009ad6:	781b      	ldrb	r3, [r3, #0]
 8009ad8:	2b20      	cmp	r3, #32
 8009ada:	d90f      	bls.n	8009afc <nRF24_ReadPayloadGeneric+0x60>
			{ // broken packet
				*length = 0;
 8009adc:	68bb      	ldr	r3, [r7, #8]
 8009ade:	2200      	movs	r2, #0
 8009ae0:	701a      	strb	r2, [r3, #0]
				nRF24_FlushRX();
 8009ae2:	f7ff ffaa 	bl	8009a3a <nRF24_FlushRX>
 8009ae6:	e009      	b.n	8009afc <nRF24_ReadPayloadGeneric+0x60>
			}
		}
		else
		{
			*length = nRF24_ReadReg(nRF24_RX_PW_PIPE[pipe]); // c payload ca pipe x
 8009ae8:	7dfb      	ldrb	r3, [r7, #23]
 8009aea:	4a0f      	ldr	r2, [pc, #60]	; (8009b28 <nRF24_ReadPayloadGeneric+0x8c>)
 8009aec:	5cd3      	ldrb	r3, [r2, r3]
 8009aee:	4618      	mov	r0, r3
 8009af0:	f7ff fd2c 	bl	800954c <nRF24_ReadReg>
 8009af4:	4603      	mov	r3, r0
 8009af6:	461a      	mov	r2, r3
 8009af8:	68bb      	ldr	r3, [r7, #8]
 8009afa:	701a      	strb	r2, [r3, #0]
		}

		// c payload t RX FIFO
		if (*length)
 8009afc:	68bb      	ldr	r3, [r7, #8]
 8009afe:	781b      	ldrb	r3, [r3, #0]
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d006      	beq.n	8009b12 <nRF24_ReadPayloadGeneric+0x76>
		{
			nRF24_ReadMBReg(nRF24_CMD_R_RX_PAYLOAD, pBuf, *length);
 8009b04:	68bb      	ldr	r3, [r7, #8]
 8009b06:	781b      	ldrb	r3, [r3, #0]
 8009b08:	461a      	mov	r2, r3
 8009b0a:	68f9      	ldr	r1, [r7, #12]
 8009b0c:	2061      	movs	r0, #97	; 0x61
 8009b0e:	f7ff fd6f 	bl	80095f0 <nRF24_ReadMBReg>
		}

		return ((nRF24_RXResult)pipe);
 8009b12:	7dfb      	ldrb	r3, [r7, #23]
 8009b14:	e003      	b.n	8009b1e <nRF24_ReadPayloadGeneric+0x82>
	}

	// The RX FIFO is empty
	*length = 0;
 8009b16:	68bb      	ldr	r3, [r7, #8]
 8009b18:	2200      	movs	r2, #0
 8009b1a:	701a      	strb	r2, [r3, #0]

	return nRF24_RX_EMPTY;
 8009b1c:	23ff      	movs	r3, #255	; 0xff
}
 8009b1e:	4618      	mov	r0, r3
 8009b20:	3718      	adds	r7, #24
 8009b22:	46bd      	mov	sp, r7
 8009b24:	bd80      	pop	{r7, pc}
 8009b26:	bf00      	nop
 8009b28:	0800c394 	.word	0x0800c394

08009b2c <nRF24_ReadPayload>:
 * @return   nRF24_RX_PIPEX -  nhn c d liu t pipe x
 * @return	 nRF24_RX_EMPTY - the RX FIFO o c cc g
 *
 */
nRF24_RXResult nRF24_ReadPayload(uint8_t *pBuf, uint8_t *length)
{
 8009b2c:	b580      	push	{r7, lr}
 8009b2e:	b082      	sub	sp, #8
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	6078      	str	r0, [r7, #4]
 8009b34:	6039      	str	r1, [r7, #0]
	return nRF24_ReadPayloadGeneric(pBuf, length, 0);
 8009b36:	2200      	movs	r2, #0
 8009b38:	6839      	ldr	r1, [r7, #0]
 8009b3a:	6878      	ldr	r0, [r7, #4]
 8009b3c:	f7ff ffae 	bl	8009a9c <nRF24_ReadPayloadGeneric>
 8009b40:	4603      	mov	r3, r0
}
 8009b42:	4618      	mov	r0, r3
 8009b44:	3708      	adds	r7, #8
 8009b46:	46bd      	mov	sp, r7
 8009b48:	bd80      	pop	{r7, pc}
 8009b4a:	0000      	movs	r0, r0
 8009b4c:	0000      	movs	r0, r0
	...

08009b50 <pid_calculate>:
        value = min;
    return value;
}

void pid_calculate(float Error, float P, float I, float D, float PrevError, float PrevIterm)
{
 8009b50:	b5b0      	push	{r4, r5, r7, lr}
 8009b52:	b088      	sub	sp, #32
 8009b54:	af00      	add	r7, sp, #0
 8009b56:	60f8      	str	r0, [r7, #12]
 8009b58:	60b9      	str	r1, [r7, #8]
 8009b5a:	607a      	str	r2, [r7, #4]
 8009b5c:	603b      	str	r3, [r7, #0]
    float Pterm = P * Error;
 8009b5e:	68f9      	ldr	r1, [r7, #12]
 8009b60:	68b8      	ldr	r0, [r7, #8]
 8009b62:	f7f7 f8df 	bl	8000d24 <__aeabi_fmul>
 8009b66:	4603      	mov	r3, r0
 8009b68:	61fb      	str	r3, [r7, #28]
    float Iterm = PrevIterm + I * (Error + PrevError) * dt / 2;
 8009b6a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8009b6c:	f7f6 fc54 	bl	8000418 <__aeabi_f2d>
 8009b70:	4604      	mov	r4, r0
 8009b72:	460d      	mov	r5, r1
 8009b74:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009b76:	68f8      	ldr	r0, [r7, #12]
 8009b78:	f7f6 ffcc 	bl	8000b14 <__addsf3>
 8009b7c:	4603      	mov	r3, r0
 8009b7e:	6879      	ldr	r1, [r7, #4]
 8009b80:	4618      	mov	r0, r3
 8009b82:	f7f7 f8cf 	bl	8000d24 <__aeabi_fmul>
 8009b86:	4603      	mov	r3, r0
 8009b88:	4618      	mov	r0, r3
 8009b8a:	f7f6 fc45 	bl	8000418 <__aeabi_f2d>
 8009b8e:	a328      	add	r3, pc, #160	; (adr r3, 8009c30 <pid_calculate+0xe0>)
 8009b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b94:	f7f6 fc98 	bl	80004c8 <__aeabi_dmul>
 8009b98:	4602      	mov	r2, r0
 8009b9a:	460b      	mov	r3, r1
 8009b9c:	4610      	mov	r0, r2
 8009b9e:	4619      	mov	r1, r3
 8009ba0:	f04f 0200 	mov.w	r2, #0
 8009ba4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009ba8:	f7f6 fdb8 	bl	800071c <__aeabi_ddiv>
 8009bac:	4602      	mov	r2, r0
 8009bae:	460b      	mov	r3, r1
 8009bb0:	4620      	mov	r0, r4
 8009bb2:	4629      	mov	r1, r5
 8009bb4:	f7f6 fad2 	bl	800015c <__adddf3>
 8009bb8:	4602      	mov	r2, r0
 8009bba:	460b      	mov	r3, r1
 8009bbc:	4610      	mov	r0, r2
 8009bbe:	4619      	mov	r1, r3
 8009bc0:	f7f6 ff52 	bl	8000a68 <__aeabi_d2f>
 8009bc4:	4603      	mov	r3, r0
 8009bc6:	61bb      	str	r3, [r7, #24]
//        Iterm = 400;
//
//    else if (Iterm < -400)
//        Iterm = -400;

    float Dterm = D * (Error - PrevError) / dt;
 8009bc8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009bca:	68f8      	ldr	r0, [r7, #12]
 8009bcc:	f7f6 ffa0 	bl	8000b10 <__aeabi_fsub>
 8009bd0:	4603      	mov	r3, r0
 8009bd2:	6839      	ldr	r1, [r7, #0]
 8009bd4:	4618      	mov	r0, r3
 8009bd6:	f7f7 f8a5 	bl	8000d24 <__aeabi_fmul>
 8009bda:	4603      	mov	r3, r0
 8009bdc:	4618      	mov	r0, r3
 8009bde:	f7f6 fc1b 	bl	8000418 <__aeabi_f2d>
 8009be2:	a313      	add	r3, pc, #76	; (adr r3, 8009c30 <pid_calculate+0xe0>)
 8009be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009be8:	f7f6 fd98 	bl	800071c <__aeabi_ddiv>
 8009bec:	4602      	mov	r2, r0
 8009bee:	460b      	mov	r3, r1
 8009bf0:	4610      	mov	r0, r2
 8009bf2:	4619      	mov	r1, r3
 8009bf4:	f7f6 ff38 	bl	8000a68 <__aeabi_d2f>
 8009bf8:	4603      	mov	r3, r0
 8009bfa:	617b      	str	r3, [r7, #20]
    float PIDOutput = Pterm + Iterm + Dterm;
 8009bfc:	69b9      	ldr	r1, [r7, #24]
 8009bfe:	69f8      	ldr	r0, [r7, #28]
 8009c00:	f7f6 ff88 	bl	8000b14 <__addsf3>
 8009c04:	4603      	mov	r3, r0
 8009c06:	4619      	mov	r1, r3
 8009c08:	6978      	ldr	r0, [r7, #20]
 8009c0a:	f7f6 ff83 	bl	8000b14 <__addsf3>
 8009c0e:	4603      	mov	r3, r0
 8009c10:	613b      	str	r3, [r7, #16]

    PIDReturn[0] = PIDOutput;
 8009c12:	4a09      	ldr	r2, [pc, #36]	; (8009c38 <pid_calculate+0xe8>)
 8009c14:	693b      	ldr	r3, [r7, #16]
 8009c16:	6013      	str	r3, [r2, #0]
    PIDReturn[1] = Error;
 8009c18:	4a07      	ldr	r2, [pc, #28]	; (8009c38 <pid_calculate+0xe8>)
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	6053      	str	r3, [r2, #4]
      PIDReturn[2] = Iterm;
 8009c1e:	4a06      	ldr	r2, [pc, #24]	; (8009c38 <pid_calculate+0xe8>)
 8009c20:	69bb      	ldr	r3, [r7, #24]
 8009c22:	6093      	str	r3, [r2, #8]
}
 8009c24:	bf00      	nop
 8009c26:	3720      	adds	r7, #32
 8009c28:	46bd      	mov	sp, r7
 8009c2a:	bdb0      	pop	{r4, r5, r7, pc}
 8009c2c:	f3af 8000 	nop.w
 8009c30:	47ae147b 	.word	0x47ae147b
 8009c34:	3f847ae1 	.word	0x3f847ae1
 8009c38:	20000454 	.word	0x20000454
 8009c3c:	00000000 	.word	0x00000000

08009c40 <pid_pitch>:

    // Gioi han PWM
}

void pid_pitch(uint16_t pitch_rc, float pitch_angle, float pitch_rate, PID_t *PID_out)
{
 8009c40:	b5b0      	push	{r4, r5, r7, lr}
 8009c42:	b086      	sub	sp, #24
 8009c44:	af02      	add	r7, sp, #8
 8009c46:	60b9      	str	r1, [r7, #8]
 8009c48:	607a      	str	r2, [r7, #4]
 8009c4a:	603b      	str	r3, [r7, #0]
 8009c4c:	4603      	mov	r3, r0
 8009c4e:	81fb      	strh	r3, [r7, #14]
    if (pitch_rc > 1540 || pitch_rc < 1440)
 8009c50:	89fb      	ldrh	r3, [r7, #14]
 8009c52:	f240 6204 	movw	r2, #1540	; 0x604
 8009c56:	4293      	cmp	r3, r2
 8009c58:	d807      	bhi.n	8009c6a <pid_pitch+0x2a>
 8009c5a:	89fb      	ldrh	r3, [r7, #14]
 8009c5c:	f5b3 6fb4 	cmp.w	r3, #1440	; 0x5a0
 8009c60:	d303      	bcc.n	8009c6a <pid_pitch+0x2a>
        pitch_rc = pitch_rc;

    }
    else
    {
        pitch_rc = 1500;
 8009c62:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8009c66:	81fb      	strh	r3, [r7, #14]
 8009c68:	e000      	b.n	8009c6c <pid_pitch+0x2c>
        pitch_rc = pitch_rc;
 8009c6a:	bf00      	nop
    }
    pitch_rc = 1500;
 8009c6c:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8009c70:	81fb      	strh	r3, [r7, #14]
    error = 0.08 * (pitch_rc - 1500) - pitch_angle;
 8009c72:	89fb      	ldrh	r3, [r7, #14]
 8009c74:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 8009c78:	4618      	mov	r0, r3
 8009c7a:	f7f6 fbbb 	bl	80003f4 <__aeabi_i2d>
 8009c7e:	a332      	add	r3, pc, #200	; (adr r3, 8009d48 <pid_pitch+0x108>)
 8009c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c84:	f7f6 fc20 	bl	80004c8 <__aeabi_dmul>
 8009c88:	4602      	mov	r2, r0
 8009c8a:	460b      	mov	r3, r1
 8009c8c:	4614      	mov	r4, r2
 8009c8e:	461d      	mov	r5, r3
 8009c90:	68b8      	ldr	r0, [r7, #8]
 8009c92:	f7f6 fbc1 	bl	8000418 <__aeabi_f2d>
 8009c96:	4602      	mov	r2, r0
 8009c98:	460b      	mov	r3, r1
 8009c9a:	4620      	mov	r0, r4
 8009c9c:	4629      	mov	r1, r5
 8009c9e:	f7f6 fa5b 	bl	8000158 <__aeabi_dsub>
 8009ca2:	4602      	mov	r2, r0
 8009ca4:	460b      	mov	r3, r1
 8009ca6:	4610      	mov	r0, r2
 8009ca8:	4619      	mov	r1, r3
 8009caa:	f7f6 fedd 	bl	8000a68 <__aeabi_d2f>
 8009cae:	4603      	mov	r3, r0
 8009cb0:	4a27      	ldr	r2, [pc, #156]	; (8009d50 <pid_pitch+0x110>)
 8009cb2:	6013      	str	r3, [r2, #0]

    pid_calculate(error, Kp_angle_pitch, Ki_angle_pitch, Kd_angle_pitch, last_error_angle[1], last_Iterm_angle[1]);
 8009cb4:	4b26      	ldr	r3, [pc, #152]	; (8009d50 <pid_pitch+0x110>)
 8009cb6:	6818      	ldr	r0, [r3, #0]
 8009cb8:	4b26      	ldr	r3, [pc, #152]	; (8009d54 <pid_pitch+0x114>)
 8009cba:	6819      	ldr	r1, [r3, #0]
 8009cbc:	4b26      	ldr	r3, [pc, #152]	; (8009d58 <pid_pitch+0x118>)
 8009cbe:	681c      	ldr	r4, [r3, #0]
 8009cc0:	4b26      	ldr	r3, [pc, #152]	; (8009d5c <pid_pitch+0x11c>)
 8009cc2:	681d      	ldr	r5, [r3, #0]
 8009cc4:	4b26      	ldr	r3, [pc, #152]	; (8009d60 <pid_pitch+0x120>)
 8009cc6:	685b      	ldr	r3, [r3, #4]
 8009cc8:	4a26      	ldr	r2, [pc, #152]	; (8009d64 <pid_pitch+0x124>)
 8009cca:	6852      	ldr	r2, [r2, #4]
 8009ccc:	9201      	str	r2, [sp, #4]
 8009cce:	9300      	str	r3, [sp, #0]
 8009cd0:	462b      	mov	r3, r5
 8009cd2:	4622      	mov	r2, r4
 8009cd4:	f7ff ff3c 	bl	8009b50 <pid_calculate>
    setpoint_rate_pitch = PIDReturn[0];
 8009cd8:	4b23      	ldr	r3, [pc, #140]	; (8009d68 <pid_pitch+0x128>)
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	4a23      	ldr	r2, [pc, #140]	; (8009d6c <pid_pitch+0x12c>)
 8009cde:	6013      	str	r3, [r2, #0]
    last_error_angle[1] = PIDReturn[1];
 8009ce0:	4b21      	ldr	r3, [pc, #132]	; (8009d68 <pid_pitch+0x128>)
 8009ce2:	685b      	ldr	r3, [r3, #4]
 8009ce4:	4a1e      	ldr	r2, [pc, #120]	; (8009d60 <pid_pitch+0x120>)
 8009ce6:	6053      	str	r3, [r2, #4]
    last_Iterm_angle[1] = PIDReturn[2];
 8009ce8:	4b1f      	ldr	r3, [pc, #124]	; (8009d68 <pid_pitch+0x128>)
 8009cea:	689b      	ldr	r3, [r3, #8]
 8009cec:	4a1d      	ldr	r2, [pc, #116]	; (8009d64 <pid_pitch+0x124>)
 8009cee:	6053      	str	r3, [r2, #4]
   // setpoint_rate_pitch = math_constrain(setpoint_rate_pitch, -60, 60);

    // Gioi han ratepitch
	//setpoint_rate_pitch = 0;

    error = setpoint_rate_pitch - pitch_rate;
 8009cf0:	4b1e      	ldr	r3, [pc, #120]	; (8009d6c <pid_pitch+0x12c>)
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	6879      	ldr	r1, [r7, #4]
 8009cf6:	4618      	mov	r0, r3
 8009cf8:	f7f6 ff0a 	bl	8000b10 <__aeabi_fsub>
 8009cfc:	4603      	mov	r3, r0
 8009cfe:	461a      	mov	r2, r3
 8009d00:	4b13      	ldr	r3, [pc, #76]	; (8009d50 <pid_pitch+0x110>)
 8009d02:	601a      	str	r2, [r3, #0]

    pid_calculate(error, Kp_rate_pitch, Ki_rate_pitch, Kd_rate_pitch, last_error_rate[0], last_Iterm_rate[0]);
 8009d04:	4b12      	ldr	r3, [pc, #72]	; (8009d50 <pid_pitch+0x110>)
 8009d06:	6818      	ldr	r0, [r3, #0]
 8009d08:	4b19      	ldr	r3, [pc, #100]	; (8009d70 <pid_pitch+0x130>)
 8009d0a:	6819      	ldr	r1, [r3, #0]
 8009d0c:	4b19      	ldr	r3, [pc, #100]	; (8009d74 <pid_pitch+0x134>)
 8009d0e:	681c      	ldr	r4, [r3, #0]
 8009d10:	4b19      	ldr	r3, [pc, #100]	; (8009d78 <pid_pitch+0x138>)
 8009d12:	681d      	ldr	r5, [r3, #0]
 8009d14:	4b19      	ldr	r3, [pc, #100]	; (8009d7c <pid_pitch+0x13c>)
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	4a19      	ldr	r2, [pc, #100]	; (8009d80 <pid_pitch+0x140>)
 8009d1a:	6812      	ldr	r2, [r2, #0]
 8009d1c:	9201      	str	r2, [sp, #4]
 8009d1e:	9300      	str	r3, [sp, #0]
 8009d20:	462b      	mov	r3, r5
 8009d22:	4622      	mov	r2, r4
 8009d24:	f7ff ff14 	bl	8009b50 <pid_calculate>
    PID_out->PID_pitch_out = PIDReturn[0];
 8009d28:	4b0f      	ldr	r3, [pc, #60]	; (8009d68 <pid_pitch+0x128>)
 8009d2a:	681a      	ldr	r2, [r3, #0]
 8009d2c:	683b      	ldr	r3, [r7, #0]
 8009d2e:	605a      	str	r2, [r3, #4]
    last_error_rate[1] = PIDReturn[1];
 8009d30:	4b0d      	ldr	r3, [pc, #52]	; (8009d68 <pid_pitch+0x128>)
 8009d32:	685b      	ldr	r3, [r3, #4]
 8009d34:	4a11      	ldr	r2, [pc, #68]	; (8009d7c <pid_pitch+0x13c>)
 8009d36:	6053      	str	r3, [r2, #4]
    last_Iterm_rate[1] = PIDReturn[2];
 8009d38:	4b0b      	ldr	r3, [pc, #44]	; (8009d68 <pid_pitch+0x128>)
 8009d3a:	689b      	ldr	r3, [r3, #8]
 8009d3c:	4a10      	ldr	r2, [pc, #64]	; (8009d80 <pid_pitch+0x140>)
 8009d3e:	6053      	str	r3, [r2, #4]

    // Gioi han PWM
}
 8009d40:	bf00      	nop
 8009d42:	3710      	adds	r7, #16
 8009d44:	46bd      	mov	sp, r7
 8009d46:	bdb0      	pop	{r4, r5, r7, pc}
 8009d48:	47ae147b 	.word	0x47ae147b
 8009d4c:	3fb47ae1 	.word	0x3fb47ae1
 8009d50:	20000420 	.word	0x20000420
 8009d54:	200002b0 	.word	0x200002b0
 8009d58:	200002b4 	.word	0x200002b4
 8009d5c:	200002b8 	.word	0x200002b8
 8009d60:	20000424 	.word	0x20000424
 8009d64:	20000430 	.word	0x20000430
 8009d68:	20000454 	.word	0x20000454
 8009d6c:	20000460 	.word	0x20000460
 8009d70:	200002bc 	.word	0x200002bc
 8009d74:	200002c0 	.word	0x200002c0
 8009d78:	200002c4 	.word	0x200002c4
 8009d7c:	2000043c 	.word	0x2000043c
 8009d80:	20000448 	.word	0x20000448

08009d84 <nRF24_CE_L>:
{
 8009d84:	b580      	push	{r7, lr}
 8009d86:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF_CE_GPIO_Port, NRF_CE_Pin, GPIO_PIN_RESET);
 8009d88:	2200      	movs	r2, #0
 8009d8a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8009d8e:	4802      	ldr	r0, [pc, #8]	; (8009d98 <nRF24_CE_L+0x14>)
 8009d90:	f7f7 ff7a 	bl	8001c88 <HAL_GPIO_WritePin>
}
 8009d94:	bf00      	nop
 8009d96:	bd80      	pop	{r7, pc}
 8009d98:	40010800 	.word	0x40010800

08009d9c <nRF24_CE_H>:
{
 8009d9c:	b580      	push	{r7, lr}
 8009d9e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF_CE_GPIO_Port, NRF_CE_Pin, GPIO_PIN_SET);
 8009da0:	2201      	movs	r2, #1
 8009da2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8009da6:	4802      	ldr	r0, [pc, #8]	; (8009db0 <nRF24_CE_H+0x14>)
 8009da8:	f7f7 ff6e 	bl	8001c88 <HAL_GPIO_WritePin>
}
 8009dac:	bf00      	nop
 8009dae:	bd80      	pop	{r7, pc}
 8009db0:	40010800 	.word	0x40010800

08009db4 <Delay_ms>:

static inline void Delay_ms(uint32_t ms) { HAL_Delay(ms); }
 8009db4:	b580      	push	{r7, lr}
 8009db6:	b082      	sub	sp, #8
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	6078      	str	r0, [r7, #4]
 8009dbc:	6878      	ldr	r0, [r7, #4]
 8009dbe:	f7f7 fa0f 	bl	80011e0 <HAL_Delay>
 8009dc2:	bf00      	nop
 8009dc4:	3708      	adds	r7, #8
 8009dc6:	46bd      	mov	sp, r7
 8009dc8:	bd80      	pop	{r7, pc}
	...

08009dcc <Toggle_LED>:

extern uint32_t value[5];
extern UART_HandleTypeDef huart1;

void Toggle_LED()
{
 8009dcc:	b580      	push	{r7, lr}
 8009dce:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8009dd0:	2104      	movs	r1, #4
 8009dd2:	4802      	ldr	r0, [pc, #8]	; (8009ddc <Toggle_LED+0x10>)
 8009dd4:	f7f7 ff70 	bl	8001cb8 <HAL_GPIO_TogglePin>
}
 8009dd8:	bf00      	nop
 8009dda:	bd80      	pop	{r7, pc}
 8009ddc:	40010c00 	.word	0x40010c00

08009de0 <runRadio>:
}

#endif // DEMO_TX_

int runRadio(void)
{
 8009de0:	b580      	push	{r7, lr}
 8009de2:	af00      	add	r7, sp, #0
#if (DEBUG_RX)
    printf("\r\nSTM32 is online.\r\n");
#endif // debug
    nRF24_CE_L();
 8009de4:	f7ff ffce 	bl	8009d84 <nRF24_CE_L>
#if (DEBUG_RX)
    printf("nRF24L01+ check: ");
#endif
    while (!nRF24_Check())
 8009de8:	e004      	b.n	8009df4 <runRadio+0x14>
    {
            Toggle_LED();
 8009dea:	f7ff ffef 	bl	8009dcc <Toggle_LED>
            Delay_ms(50);
 8009dee:	2032      	movs	r0, #50	; 0x32
 8009df0:	f7ff ffe0 	bl	8009db4 <Delay_ms>
    while (!nRF24_Check())
 8009df4:	f7ff fc8c 	bl	8009710 <nRF24_Check>
 8009df8:	4603      	mov	r3, r0
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d0f5      	beq.n	8009dea <runRadio+0xa>
    }
    nRF24_Init();
 8009dfe:	f7ff fc3a 	bl	8009676 <nRF24_Init>
    // nRF24_CE_L();

/***************************************************************************/
#if (RX_SINGLE)

    nRF24_SetRFChannel(40);
 8009e02:	2028      	movs	r0, #40	; 0x28
 8009e04:	f7ff fd13 	bl	800982e <nRF24_SetRFChannel>
    nRF24_SetDataRate(nRF24_DR_2Mbps);
 8009e08:	2008      	movs	r0, #8
 8009e0a:	f7ff fd94 	bl	8009936 <nRF24_SetDataRate>
    nRF24_SetCRCScheme(nRF24_CRC_2byte);
 8009e0e:	200c      	movs	r0, #12
 8009e10:	f7ff fcec 	bl	80097ec <nRF24_SetCRCScheme>
    nRF24_SetAddrWidth(3);
 8009e14:	2003      	movs	r0, #3
 8009e16:	f7ff fd18 	bl	800984a <nRF24_SetAddrWidth>
    static const uint8_t nRF24_ADDR[] = {'E', 'S', 'B'};
    nRF24_SetAddr(nRF24_PIPE1, nRF24_ADDR);
 8009e1a:	490c      	ldr	r1, [pc, #48]	; (8009e4c <runRadio+0x6c>)
 8009e1c:	2001      	movs	r0, #1
 8009e1e:	f7ff fd25 	bl	800986c <nRF24_SetAddr>
    nRF24_SetRXPipe(nRF24_PIPE1, nRF24_AA_ON, 24);
 8009e22:	2218      	movs	r2, #24
 8009e24:	2101      	movs	r1, #1
 8009e26:	2001      	movs	r0, #1
 8009e28:	f7ff fda0 	bl	800996c <nRF24_SetRXPipe>
    nRF24_SetTXPower(nRF24_TXPWR_0dBm);
 8009e2c:	2006      	movs	r0, #6
 8009e2e:	f7ff fd67 	bl	8009900 <nRF24_SetTXPower>
    nRF24_SetOperationalMode(nRF24_MODE_RX);
 8009e32:	2001      	movs	r0, #1
 8009e34:	f7ff fcb9 	bl	80097aa <nRF24_SetOperationalMode>
    nRF24_ClearIRQFlags();
 8009e38:	f7ff fe07 	bl	8009a4a <nRF24_ClearIRQFlags>
    nRF24_SetPowerMode(nRF24_PWR_UP);
 8009e3c:	2002      	movs	r0, #2
 8009e3e:	f7ff fc95 	bl	800976c <nRF24_SetPowerMode>
    nRF24_CE_H();
 8009e42:	f7ff ffab 	bl	8009d9c <nRF24_CE_H>
        Toggle_LED();
        Delay_ms(100);
    }

#endif // TX_SINGLE
}
 8009e46:	bf00      	nop
 8009e48:	4618      	mov	r0, r3
 8009e4a:	bd80      	pop	{r7, pc}
 8009e4c:	0800c3a4 	.word	0x0800c3a4

08009e50 <RX_data>:

void RX_data(void)
{
 8009e50:	b580      	push	{r7, lr}
 8009e52:	b082      	sub	sp, #8
 8009e54:	af00      	add	r7, sp, #0

    if (nRF24_GetStatus_RXFIFO() != nRF24_STATUS_RXFIFO_EMPTY)
 8009e56:	f7ff fddd 	bl	8009a14 <nRF24_GetStatus_RXFIFO>
 8009e5a:	4603      	mov	r3, r0
 8009e5c:	2b01      	cmp	r3, #1
 8009e5e:	d009      	beq.n	8009e74 <RX_data+0x24>
    {
        nRF24_RXResult pipe = nRF24_ReadPayload((uint8_t *)&payload_packet, &payload_length);
 8009e60:	4906      	ldr	r1, [pc, #24]	; (8009e7c <RX_data+0x2c>)
 8009e62:	4807      	ldr	r0, [pc, #28]	; (8009e80 <RX_data+0x30>)
 8009e64:	f7ff fe62 	bl	8009b2c <nRF24_ReadPayload>
 8009e68:	4603      	mov	r3, r0
 8009e6a:	71fb      	strb	r3, [r7, #7]
        // Clear all pending IRQ flags
        nRF24_ClearIRQFlags();
 8009e6c:	f7ff fded 	bl	8009a4a <nRF24_ClearIRQFlags>
        Toggle_LED();
 8009e70:	f7ff ffac 	bl	8009dcc <Toggle_LED>
    }
    else
    {
        // todo:
    }
}
 8009e74:	bf00      	nop
 8009e76:	3708      	adds	r7, #8
 8009e78:	46bd      	mov	sp, r7
 8009e7a:	bd80      	pop	{r7, pc}
 8009e7c:	20000020 	.word	0x20000020
 8009e80:	20000464 	.word	0x20000464

08009e84 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8009e84:	b480      	push	{r7}
 8009e86:	b085      	sub	sp, #20
 8009e88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8009e8a:	4b15      	ldr	r3, [pc, #84]	; (8009ee0 <HAL_MspInit+0x5c>)
 8009e8c:	699b      	ldr	r3, [r3, #24]
 8009e8e:	4a14      	ldr	r2, [pc, #80]	; (8009ee0 <HAL_MspInit+0x5c>)
 8009e90:	f043 0301 	orr.w	r3, r3, #1
 8009e94:	6193      	str	r3, [r2, #24]
 8009e96:	4b12      	ldr	r3, [pc, #72]	; (8009ee0 <HAL_MspInit+0x5c>)
 8009e98:	699b      	ldr	r3, [r3, #24]
 8009e9a:	f003 0301 	and.w	r3, r3, #1
 8009e9e:	60bb      	str	r3, [r7, #8]
 8009ea0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8009ea2:	4b0f      	ldr	r3, [pc, #60]	; (8009ee0 <HAL_MspInit+0x5c>)
 8009ea4:	69db      	ldr	r3, [r3, #28]
 8009ea6:	4a0e      	ldr	r2, [pc, #56]	; (8009ee0 <HAL_MspInit+0x5c>)
 8009ea8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009eac:	61d3      	str	r3, [r2, #28]
 8009eae:	4b0c      	ldr	r3, [pc, #48]	; (8009ee0 <HAL_MspInit+0x5c>)
 8009eb0:	69db      	ldr	r3, [r3, #28]
 8009eb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009eb6:	607b      	str	r3, [r7, #4]
 8009eb8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8009eba:	4b0a      	ldr	r3, [pc, #40]	; (8009ee4 <HAL_MspInit+0x60>)
 8009ebc:	685b      	ldr	r3, [r3, #4]
 8009ebe:	60fb      	str	r3, [r7, #12]
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8009ec6:	60fb      	str	r3, [r7, #12]
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8009ece:	60fb      	str	r3, [r7, #12]
 8009ed0:	4a04      	ldr	r2, [pc, #16]	; (8009ee4 <HAL_MspInit+0x60>)
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8009ed6:	bf00      	nop
 8009ed8:	3714      	adds	r7, #20
 8009eda:	46bd      	mov	sp, r7
 8009edc:	bc80      	pop	{r7}
 8009ede:	4770      	bx	lr
 8009ee0:	40021000 	.word	0x40021000
 8009ee4:	40010000 	.word	0x40010000

08009ee8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8009ee8:	b580      	push	{r7, lr}
 8009eea:	b08a      	sub	sp, #40	; 0x28
 8009eec:	af00      	add	r7, sp, #0
 8009eee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009ef0:	f107 0314 	add.w	r3, r7, #20
 8009ef4:	2200      	movs	r2, #0
 8009ef6:	601a      	str	r2, [r3, #0]
 8009ef8:	605a      	str	r2, [r3, #4]
 8009efa:	609a      	str	r2, [r3, #8]
 8009efc:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	4a1d      	ldr	r2, [pc, #116]	; (8009f78 <HAL_I2C_MspInit+0x90>)
 8009f04:	4293      	cmp	r3, r2
 8009f06:	d132      	bne.n	8009f6e <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009f08:	4b1c      	ldr	r3, [pc, #112]	; (8009f7c <HAL_I2C_MspInit+0x94>)
 8009f0a:	699b      	ldr	r3, [r3, #24]
 8009f0c:	4a1b      	ldr	r2, [pc, #108]	; (8009f7c <HAL_I2C_MspInit+0x94>)
 8009f0e:	f043 0308 	orr.w	r3, r3, #8
 8009f12:	6193      	str	r3, [r2, #24]
 8009f14:	4b19      	ldr	r3, [pc, #100]	; (8009f7c <HAL_I2C_MspInit+0x94>)
 8009f16:	699b      	ldr	r3, [r3, #24]
 8009f18:	f003 0308 	and.w	r3, r3, #8
 8009f1c:	613b      	str	r3, [r7, #16]
 8009f1e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8009f20:	f44f 7340 	mov.w	r3, #768	; 0x300
 8009f24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8009f26:	2312      	movs	r3, #18
 8009f28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8009f2a:	2303      	movs	r3, #3
 8009f2c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009f2e:	f107 0314 	add.w	r3, r7, #20
 8009f32:	4619      	mov	r1, r3
 8009f34:	4812      	ldr	r0, [pc, #72]	; (8009f80 <HAL_I2C_MspInit+0x98>)
 8009f36:	f7f7 fd23 	bl	8001980 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8009f3a:	4b12      	ldr	r3, [pc, #72]	; (8009f84 <HAL_I2C_MspInit+0x9c>)
 8009f3c:	685b      	ldr	r3, [r3, #4]
 8009f3e:	627b      	str	r3, [r7, #36]	; 0x24
 8009f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f42:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8009f46:	627b      	str	r3, [r7, #36]	; 0x24
 8009f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f4a:	f043 0302 	orr.w	r3, r3, #2
 8009f4e:	627b      	str	r3, [r7, #36]	; 0x24
 8009f50:	4a0c      	ldr	r2, [pc, #48]	; (8009f84 <HAL_I2C_MspInit+0x9c>)
 8009f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f54:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8009f56:	4b09      	ldr	r3, [pc, #36]	; (8009f7c <HAL_I2C_MspInit+0x94>)
 8009f58:	69db      	ldr	r3, [r3, #28]
 8009f5a:	4a08      	ldr	r2, [pc, #32]	; (8009f7c <HAL_I2C_MspInit+0x94>)
 8009f5c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009f60:	61d3      	str	r3, [r2, #28]
 8009f62:	4b06      	ldr	r3, [pc, #24]	; (8009f7c <HAL_I2C_MspInit+0x94>)
 8009f64:	69db      	ldr	r3, [r3, #28]
 8009f66:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009f6a:	60fb      	str	r3, [r7, #12]
 8009f6c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8009f6e:	bf00      	nop
 8009f70:	3728      	adds	r7, #40	; 0x28
 8009f72:	46bd      	mov	sp, r7
 8009f74:	bd80      	pop	{r7, pc}
 8009f76:	bf00      	nop
 8009f78:	40005400 	.word	0x40005400
 8009f7c:	40021000 	.word	0x40021000
 8009f80:	40010c00 	.word	0x40010c00
 8009f84:	40010000 	.word	0x40010000

08009f88 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8009f88:	b580      	push	{r7, lr}
 8009f8a:	b088      	sub	sp, #32
 8009f8c:	af00      	add	r7, sp, #0
 8009f8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009f90:	f107 0310 	add.w	r3, r7, #16
 8009f94:	2200      	movs	r2, #0
 8009f96:	601a      	str	r2, [r3, #0]
 8009f98:	605a      	str	r2, [r3, #4]
 8009f9a:	609a      	str	r2, [r3, #8]
 8009f9c:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	4a1c      	ldr	r2, [pc, #112]	; (800a014 <HAL_SPI_MspInit+0x8c>)
 8009fa4:	4293      	cmp	r3, r2
 8009fa6:	d131      	bne.n	800a00c <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8009fa8:	4b1b      	ldr	r3, [pc, #108]	; (800a018 <HAL_SPI_MspInit+0x90>)
 8009faa:	69db      	ldr	r3, [r3, #28]
 8009fac:	4a1a      	ldr	r2, [pc, #104]	; (800a018 <HAL_SPI_MspInit+0x90>)
 8009fae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009fb2:	61d3      	str	r3, [r2, #28]
 8009fb4:	4b18      	ldr	r3, [pc, #96]	; (800a018 <HAL_SPI_MspInit+0x90>)
 8009fb6:	69db      	ldr	r3, [r3, #28]
 8009fb8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009fbc:	60fb      	str	r3, [r7, #12]
 8009fbe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009fc0:	4b15      	ldr	r3, [pc, #84]	; (800a018 <HAL_SPI_MspInit+0x90>)
 8009fc2:	699b      	ldr	r3, [r3, #24]
 8009fc4:	4a14      	ldr	r2, [pc, #80]	; (800a018 <HAL_SPI_MspInit+0x90>)
 8009fc6:	f043 0308 	orr.w	r3, r3, #8
 8009fca:	6193      	str	r3, [r2, #24]
 8009fcc:	4b12      	ldr	r3, [pc, #72]	; (800a018 <HAL_SPI_MspInit+0x90>)
 8009fce:	699b      	ldr	r3, [r3, #24]
 8009fd0:	f003 0308 	and.w	r3, r3, #8
 8009fd4:	60bb      	str	r3, [r7, #8]
 8009fd6:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = NRF_SCK_Pin|NRF_MOSI_Pin;
 8009fd8:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8009fdc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009fde:	2302      	movs	r3, #2
 8009fe0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8009fe2:	2303      	movs	r3, #3
 8009fe4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009fe6:	f107 0310 	add.w	r3, r7, #16
 8009fea:	4619      	mov	r1, r3
 8009fec:	480b      	ldr	r0, [pc, #44]	; (800a01c <HAL_SPI_MspInit+0x94>)
 8009fee:	f7f7 fcc7 	bl	8001980 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = NRF_MISO_Pin;
 8009ff2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009ff6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009ff8:	2300      	movs	r3, #0
 8009ffa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009ffc:	2300      	movs	r3, #0
 8009ffe:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(NRF_MISO_GPIO_Port, &GPIO_InitStruct);
 800a000:	f107 0310 	add.w	r3, r7, #16
 800a004:	4619      	mov	r1, r3
 800a006:	4805      	ldr	r0, [pc, #20]	; (800a01c <HAL_SPI_MspInit+0x94>)
 800a008:	f7f7 fcba 	bl	8001980 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800a00c:	bf00      	nop
 800a00e:	3720      	adds	r7, #32
 800a010:	46bd      	mov	sp, r7
 800a012:	bd80      	pop	{r7, pc}
 800a014:	40003800 	.word	0x40003800
 800a018:	40021000 	.word	0x40021000
 800a01c:	40010c00 	.word	0x40010c00

0800a020 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800a020:	b480      	push	{r7}
 800a022:	b085      	sub	sp, #20
 800a024:	af00      	add	r7, sp, #0
 800a026:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	4a09      	ldr	r2, [pc, #36]	; (800a054 <HAL_TIM_PWM_MspInit+0x34>)
 800a02e:	4293      	cmp	r3, r2
 800a030:	d10b      	bne.n	800a04a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800a032:	4b09      	ldr	r3, [pc, #36]	; (800a058 <HAL_TIM_PWM_MspInit+0x38>)
 800a034:	69db      	ldr	r3, [r3, #28]
 800a036:	4a08      	ldr	r2, [pc, #32]	; (800a058 <HAL_TIM_PWM_MspInit+0x38>)
 800a038:	f043 0302 	orr.w	r3, r3, #2
 800a03c:	61d3      	str	r3, [r2, #28]
 800a03e:	4b06      	ldr	r3, [pc, #24]	; (800a058 <HAL_TIM_PWM_MspInit+0x38>)
 800a040:	69db      	ldr	r3, [r3, #28]
 800a042:	f003 0302 	and.w	r3, r3, #2
 800a046:	60fb      	str	r3, [r7, #12]
 800a048:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800a04a:	bf00      	nop
 800a04c:	3714      	adds	r7, #20
 800a04e:	46bd      	mov	sp, r7
 800a050:	bc80      	pop	{r7}
 800a052:	4770      	bx	lr
 800a054:	40000400 	.word	0x40000400
 800a058:	40021000 	.word	0x40021000

0800a05c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800a05c:	b580      	push	{r7, lr}
 800a05e:	b084      	sub	sp, #16
 800a060:	af00      	add	r7, sp, #0
 800a062:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	4a0d      	ldr	r2, [pc, #52]	; (800a0a0 <HAL_TIM_Base_MspInit+0x44>)
 800a06a:	4293      	cmp	r3, r2
 800a06c:	d113      	bne.n	800a096 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800a06e:	4b0d      	ldr	r3, [pc, #52]	; (800a0a4 <HAL_TIM_Base_MspInit+0x48>)
 800a070:	69db      	ldr	r3, [r3, #28]
 800a072:	4a0c      	ldr	r2, [pc, #48]	; (800a0a4 <HAL_TIM_Base_MspInit+0x48>)
 800a074:	f043 0304 	orr.w	r3, r3, #4
 800a078:	61d3      	str	r3, [r2, #28]
 800a07a:	4b0a      	ldr	r3, [pc, #40]	; (800a0a4 <HAL_TIM_Base_MspInit+0x48>)
 800a07c:	69db      	ldr	r3, [r3, #28]
 800a07e:	f003 0304 	and.w	r3, r3, #4
 800a082:	60fb      	str	r3, [r7, #12]
 800a084:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 2, 0);
 800a086:	2200      	movs	r2, #0
 800a088:	2102      	movs	r1, #2
 800a08a:	201e      	movs	r0, #30
 800a08c:	f7f7 f9a3 	bl	80013d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800a090:	201e      	movs	r0, #30
 800a092:	f7f7 f9bc 	bl	800140e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800a096:	bf00      	nop
 800a098:	3710      	adds	r7, #16
 800a09a:	46bd      	mov	sp, r7
 800a09c:	bd80      	pop	{r7, pc}
 800a09e:	bf00      	nop
 800a0a0:	40000800 	.word	0x40000800
 800a0a4:	40021000 	.word	0x40021000

0800a0a8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800a0a8:	b580      	push	{r7, lr}
 800a0aa:	b088      	sub	sp, #32
 800a0ac:	af00      	add	r7, sp, #0
 800a0ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a0b0:	f107 0310 	add.w	r3, r7, #16
 800a0b4:	2200      	movs	r2, #0
 800a0b6:	601a      	str	r2, [r3, #0]
 800a0b8:	605a      	str	r2, [r3, #4]
 800a0ba:	609a      	str	r2, [r3, #8]
 800a0bc:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	4a0f      	ldr	r2, [pc, #60]	; (800a100 <HAL_TIM_MspPostInit+0x58>)
 800a0c4:	4293      	cmp	r3, r2
 800a0c6:	d117      	bne.n	800a0f8 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a0c8:	4b0e      	ldr	r3, [pc, #56]	; (800a104 <HAL_TIM_MspPostInit+0x5c>)
 800a0ca:	699b      	ldr	r3, [r3, #24]
 800a0cc:	4a0d      	ldr	r2, [pc, #52]	; (800a104 <HAL_TIM_MspPostInit+0x5c>)
 800a0ce:	f043 0308 	orr.w	r3, r3, #8
 800a0d2:	6193      	str	r3, [r2, #24]
 800a0d4:	4b0b      	ldr	r3, [pc, #44]	; (800a104 <HAL_TIM_MspPostInit+0x5c>)
 800a0d6:	699b      	ldr	r3, [r3, #24]
 800a0d8:	f003 0308 	and.w	r3, r3, #8
 800a0dc:	60fb      	str	r3, [r7, #12]
 800a0de:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = PWM1_Pin|PWM2_Pin;
 800a0e0:	2303      	movs	r3, #3
 800a0e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a0e4:	2302      	movs	r3, #2
 800a0e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a0e8:	2302      	movs	r3, #2
 800a0ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a0ec:	f107 0310 	add.w	r3, r7, #16
 800a0f0:	4619      	mov	r1, r3
 800a0f2:	4805      	ldr	r0, [pc, #20]	; (800a108 <HAL_TIM_MspPostInit+0x60>)
 800a0f4:	f7f7 fc44 	bl	8001980 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800a0f8:	bf00      	nop
 800a0fa:	3720      	adds	r7, #32
 800a0fc:	46bd      	mov	sp, r7
 800a0fe:	bd80      	pop	{r7, pc}
 800a100:	40000400 	.word	0x40000400
 800a104:	40021000 	.word	0x40021000
 800a108:	40010c00 	.word	0x40010c00

0800a10c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800a10c:	b580      	push	{r7, lr}
 800a10e:	b088      	sub	sp, #32
 800a110:	af00      	add	r7, sp, #0
 800a112:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a114:	f107 0310 	add.w	r3, r7, #16
 800a118:	2200      	movs	r2, #0
 800a11a:	601a      	str	r2, [r3, #0]
 800a11c:	605a      	str	r2, [r3, #4]
 800a11e:	609a      	str	r2, [r3, #8]
 800a120:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	4a33      	ldr	r2, [pc, #204]	; (800a1f4 <HAL_UART_MspInit+0xe8>)
 800a128:	4293      	cmp	r3, r2
 800a12a:	d15f      	bne.n	800a1ec <HAL_UART_MspInit+0xe0>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800a12c:	4b32      	ldr	r3, [pc, #200]	; (800a1f8 <HAL_UART_MspInit+0xec>)
 800a12e:	699b      	ldr	r3, [r3, #24]
 800a130:	4a31      	ldr	r2, [pc, #196]	; (800a1f8 <HAL_UART_MspInit+0xec>)
 800a132:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a136:	6193      	str	r3, [r2, #24]
 800a138:	4b2f      	ldr	r3, [pc, #188]	; (800a1f8 <HAL_UART_MspInit+0xec>)
 800a13a:	699b      	ldr	r3, [r3, #24]
 800a13c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a140:	60fb      	str	r3, [r7, #12]
 800a142:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a144:	4b2c      	ldr	r3, [pc, #176]	; (800a1f8 <HAL_UART_MspInit+0xec>)
 800a146:	699b      	ldr	r3, [r3, #24]
 800a148:	4a2b      	ldr	r2, [pc, #172]	; (800a1f8 <HAL_UART_MspInit+0xec>)
 800a14a:	f043 0304 	orr.w	r3, r3, #4
 800a14e:	6193      	str	r3, [r2, #24]
 800a150:	4b29      	ldr	r3, [pc, #164]	; (800a1f8 <HAL_UART_MspInit+0xec>)
 800a152:	699b      	ldr	r3, [r3, #24]
 800a154:	f003 0304 	and.w	r3, r3, #4
 800a158:	60bb      	str	r3, [r7, #8]
 800a15a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800a15c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a160:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a162:	2302      	movs	r3, #2
 800a164:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800a166:	2303      	movs	r3, #3
 800a168:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a16a:	f107 0310 	add.w	r3, r7, #16
 800a16e:	4619      	mov	r1, r3
 800a170:	4822      	ldr	r0, [pc, #136]	; (800a1fc <HAL_UART_MspInit+0xf0>)
 800a172:	f7f7 fc05 	bl	8001980 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800a176:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a17a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a17c:	2300      	movs	r3, #0
 800a17e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a180:	2300      	movs	r3, #0
 800a182:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a184:	f107 0310 	add.w	r3, r7, #16
 800a188:	4619      	mov	r1, r3
 800a18a:	481c      	ldr	r0, [pc, #112]	; (800a1fc <HAL_UART_MspInit+0xf0>)
 800a18c:	f7f7 fbf8 	bl	8001980 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 800a190:	4b1b      	ldr	r3, [pc, #108]	; (800a200 <HAL_UART_MspInit+0xf4>)
 800a192:	4a1c      	ldr	r2, [pc, #112]	; (800a204 <HAL_UART_MspInit+0xf8>)
 800a194:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800a196:	4b1a      	ldr	r3, [pc, #104]	; (800a200 <HAL_UART_MspInit+0xf4>)
 800a198:	2200      	movs	r2, #0
 800a19a:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800a19c:	4b18      	ldr	r3, [pc, #96]	; (800a200 <HAL_UART_MspInit+0xf4>)
 800a19e:	2200      	movs	r2, #0
 800a1a0:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800a1a2:	4b17      	ldr	r3, [pc, #92]	; (800a200 <HAL_UART_MspInit+0xf4>)
 800a1a4:	2280      	movs	r2, #128	; 0x80
 800a1a6:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800a1a8:	4b15      	ldr	r3, [pc, #84]	; (800a200 <HAL_UART_MspInit+0xf4>)
 800a1aa:	2200      	movs	r2, #0
 800a1ac:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800a1ae:	4b14      	ldr	r3, [pc, #80]	; (800a200 <HAL_UART_MspInit+0xf4>)
 800a1b0:	2200      	movs	r2, #0
 800a1b2:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800a1b4:	4b12      	ldr	r3, [pc, #72]	; (800a200 <HAL_UART_MspInit+0xf4>)
 800a1b6:	2200      	movs	r2, #0
 800a1b8:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800a1ba:	4b11      	ldr	r3, [pc, #68]	; (800a200 <HAL_UART_MspInit+0xf4>)
 800a1bc:	2200      	movs	r2, #0
 800a1be:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800a1c0:	480f      	ldr	r0, [pc, #60]	; (800a200 <HAL_UART_MspInit+0xf4>)
 800a1c2:	f7f7 f93f 	bl	8001444 <HAL_DMA_Init>
 800a1c6:	4603      	mov	r3, r0
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d001      	beq.n	800a1d0 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 800a1cc:	f7fb fe4e 	bl	8005e6c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	4a0b      	ldr	r2, [pc, #44]	; (800a200 <HAL_UART_MspInit+0xf4>)
 800a1d4:	639a      	str	r2, [r3, #56]	; 0x38
 800a1d6:	4a0a      	ldr	r2, [pc, #40]	; (800a200 <HAL_UART_MspInit+0xf4>)
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 800a1dc:	2200      	movs	r2, #0
 800a1de:	2101      	movs	r1, #1
 800a1e0:	2025      	movs	r0, #37	; 0x25
 800a1e2:	f7f7 f8f8 	bl	80013d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800a1e6:	2025      	movs	r0, #37	; 0x25
 800a1e8:	f7f7 f911 	bl	800140e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800a1ec:	bf00      	nop
 800a1ee:	3720      	adds	r7, #32
 800a1f0:	46bd      	mov	sp, r7
 800a1f2:	bd80      	pop	{r7, pc}
 800a1f4:	40013800 	.word	0x40013800
 800a1f8:	40021000 	.word	0x40021000
 800a1fc:	40010800 	.word	0x40010800
 800a200:	2000022c 	.word	0x2000022c
 800a204:	40020058 	.word	0x40020058

0800a208 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800a208:	b480      	push	{r7}
 800a20a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800a20c:	bf00      	nop
 800a20e:	46bd      	mov	sp, r7
 800a210:	bc80      	pop	{r7}
 800a212:	4770      	bx	lr

0800a214 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800a214:	b480      	push	{r7}
 800a216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800a218:	e7fe      	b.n	800a218 <HardFault_Handler+0x4>

0800a21a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800a21a:	b480      	push	{r7}
 800a21c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800a21e:	e7fe      	b.n	800a21e <MemManage_Handler+0x4>

0800a220 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800a220:	b480      	push	{r7}
 800a222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800a224:	e7fe      	b.n	800a224 <BusFault_Handler+0x4>

0800a226 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800a226:	b480      	push	{r7}
 800a228:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800a22a:	e7fe      	b.n	800a22a <UsageFault_Handler+0x4>

0800a22c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800a22c:	b480      	push	{r7}
 800a22e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800a230:	bf00      	nop
 800a232:	46bd      	mov	sp, r7
 800a234:	bc80      	pop	{r7}
 800a236:	4770      	bx	lr

0800a238 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800a238:	b480      	push	{r7}
 800a23a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800a23c:	bf00      	nop
 800a23e:	46bd      	mov	sp, r7
 800a240:	bc80      	pop	{r7}
 800a242:	4770      	bx	lr

0800a244 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800a244:	b480      	push	{r7}
 800a246:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800a248:	bf00      	nop
 800a24a:	46bd      	mov	sp, r7
 800a24c:	bc80      	pop	{r7}
 800a24e:	4770      	bx	lr

0800a250 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800a250:	b580      	push	{r7, lr}
 800a252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800a254:	f7f6 ffa8 	bl	80011a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800a258:	bf00      	nop
 800a25a:	bd80      	pop	{r7, pc}

0800a25c <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 800a25c:	b580      	push	{r7, lr}
 800a25e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800a260:	4802      	ldr	r0, [pc, #8]	; (800a26c <DMA1_Channel5_IRQHandler+0x10>)
 800a262:	f7f7 fa59 	bl	8001718 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800a266:	bf00      	nop
 800a268:	bd80      	pop	{r7, pc}
 800a26a:	bf00      	nop
 800a26c:	2000022c 	.word	0x2000022c

0800a270 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800a270:	b580      	push	{r7, lr}
 800a272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800a274:	4802      	ldr	r0, [pc, #8]	; (800a280 <TIM4_IRQHandler+0x10>)
 800a276:	f7f9 fdb3 	bl	8003de0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800a27a:	bf00      	nop
 800a27c:	bd80      	pop	{r7, pc}
 800a27e:	bf00      	nop
 800a280:	200001a0 	.word	0x200001a0

0800a284 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800a284:	b580      	push	{r7, lr}
 800a286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800a288:	4802      	ldr	r0, [pc, #8]	; (800a294 <USART1_IRQHandler+0x10>)
 800a28a:	f7fa fc99 	bl	8004bc0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800a28e:	bf00      	nop
 800a290:	bd80      	pop	{r7, pc}
 800a292:	bf00      	nop
 800a294:	200001e8 	.word	0x200001e8

0800a298 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800a298:	b580      	push	{r7, lr}
 800a29a:	b084      	sub	sp, #16
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800a2a0:	4b11      	ldr	r3, [pc, #68]	; (800a2e8 <_sbrk+0x50>)
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d102      	bne.n	800a2ae <_sbrk+0x16>
		heap_end = &end;
 800a2a8:	4b0f      	ldr	r3, [pc, #60]	; (800a2e8 <_sbrk+0x50>)
 800a2aa:	4a10      	ldr	r2, [pc, #64]	; (800a2ec <_sbrk+0x54>)
 800a2ac:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800a2ae:	4b0e      	ldr	r3, [pc, #56]	; (800a2e8 <_sbrk+0x50>)
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800a2b4:	4b0c      	ldr	r3, [pc, #48]	; (800a2e8 <_sbrk+0x50>)
 800a2b6:	681a      	ldr	r2, [r3, #0]
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	4413      	add	r3, r2
 800a2bc:	466a      	mov	r2, sp
 800a2be:	4293      	cmp	r3, r2
 800a2c0:	d907      	bls.n	800a2d2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800a2c2:	f000 f841 	bl	800a348 <__errno>
 800a2c6:	4603      	mov	r3, r0
 800a2c8:	220c      	movs	r2, #12
 800a2ca:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 800a2cc:	f04f 33ff 	mov.w	r3, #4294967295
 800a2d0:	e006      	b.n	800a2e0 <_sbrk+0x48>
	}

	heap_end += incr;
 800a2d2:	4b05      	ldr	r3, [pc, #20]	; (800a2e8 <_sbrk+0x50>)
 800a2d4:	681a      	ldr	r2, [r3, #0]
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	4413      	add	r3, r2
 800a2da:	4a03      	ldr	r2, [pc, #12]	; (800a2e8 <_sbrk+0x50>)
 800a2dc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800a2de:	68fb      	ldr	r3, [r7, #12]
}
 800a2e0:	4618      	mov	r0, r3
 800a2e2:	3710      	adds	r7, #16
 800a2e4:	46bd      	mov	sp, r7
 800a2e6:	bd80      	pop	{r7, pc}
 800a2e8:	2000047c 	.word	0x2000047c
 800a2ec:	20000490 	.word	0x20000490

0800a2f0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800a2f0:	b480      	push	{r7}
 800a2f2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800a2f4:	bf00      	nop
 800a2f6:	46bd      	mov	sp, r7
 800a2f8:	bc80      	pop	{r7}
 800a2fa:	4770      	bx	lr

0800a2fc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800a2fc:	480c      	ldr	r0, [pc, #48]	; (800a330 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800a2fe:	490d      	ldr	r1, [pc, #52]	; (800a334 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800a300:	4a0d      	ldr	r2, [pc, #52]	; (800a338 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800a302:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800a304:	e002      	b.n	800a30c <LoopCopyDataInit>

0800a306 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800a306:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800a308:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800a30a:	3304      	adds	r3, #4

0800a30c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800a30c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800a30e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800a310:	d3f9      	bcc.n	800a306 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800a312:	4a0a      	ldr	r2, [pc, #40]	; (800a33c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800a314:	4c0a      	ldr	r4, [pc, #40]	; (800a340 <LoopFillZerobss+0x22>)
  movs r3, #0
 800a316:	2300      	movs	r3, #0
  b LoopFillZerobss
 800a318:	e001      	b.n	800a31e <LoopFillZerobss>

0800a31a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800a31a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800a31c:	3204      	adds	r2, #4

0800a31e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800a31e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800a320:	d3fb      	bcc.n	800a31a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800a322:	f7ff ffe5 	bl	800a2f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800a326:	f000 f815 	bl	800a354 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800a32a:	f7fb fa0b 	bl	8005744 <main>
  bx lr
 800a32e:	4770      	bx	lr
  ldr r0, =_sdata
 800a330:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800a334:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 800a338:	0800c468 	.word	0x0800c468
  ldr r2, =_sbss
 800a33c:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 800a340:	20000490 	.word	0x20000490

0800a344 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800a344:	e7fe      	b.n	800a344 <ADC1_2_IRQHandler>
	...

0800a348 <__errno>:
 800a348:	4b01      	ldr	r3, [pc, #4]	; (800a350 <__errno+0x8>)
 800a34a:	6818      	ldr	r0, [r3, #0]
 800a34c:	4770      	bx	lr
 800a34e:	bf00      	nop
 800a350:	20000028 	.word	0x20000028

0800a354 <__libc_init_array>:
 800a354:	b570      	push	{r4, r5, r6, lr}
 800a356:	2600      	movs	r6, #0
 800a358:	4d0c      	ldr	r5, [pc, #48]	; (800a38c <__libc_init_array+0x38>)
 800a35a:	4c0d      	ldr	r4, [pc, #52]	; (800a390 <__libc_init_array+0x3c>)
 800a35c:	1b64      	subs	r4, r4, r5
 800a35e:	10a4      	asrs	r4, r4, #2
 800a360:	42a6      	cmp	r6, r4
 800a362:	d109      	bne.n	800a378 <__libc_init_array+0x24>
 800a364:	f001 feea 	bl	800c13c <_init>
 800a368:	2600      	movs	r6, #0
 800a36a:	4d0a      	ldr	r5, [pc, #40]	; (800a394 <__libc_init_array+0x40>)
 800a36c:	4c0a      	ldr	r4, [pc, #40]	; (800a398 <__libc_init_array+0x44>)
 800a36e:	1b64      	subs	r4, r4, r5
 800a370:	10a4      	asrs	r4, r4, #2
 800a372:	42a6      	cmp	r6, r4
 800a374:	d105      	bne.n	800a382 <__libc_init_array+0x2e>
 800a376:	bd70      	pop	{r4, r5, r6, pc}
 800a378:	f855 3b04 	ldr.w	r3, [r5], #4
 800a37c:	4798      	blx	r3
 800a37e:	3601      	adds	r6, #1
 800a380:	e7ee      	b.n	800a360 <__libc_init_array+0xc>
 800a382:	f855 3b04 	ldr.w	r3, [r5], #4
 800a386:	4798      	blx	r3
 800a388:	3601      	adds	r6, #1
 800a38a:	e7f2      	b.n	800a372 <__libc_init_array+0x1e>
 800a38c:	0800c460 	.word	0x0800c460
 800a390:	0800c460 	.word	0x0800c460
 800a394:	0800c460 	.word	0x0800c460
 800a398:	0800c464 	.word	0x0800c464

0800a39c <memset>:
 800a39c:	4603      	mov	r3, r0
 800a39e:	4402      	add	r2, r0
 800a3a0:	4293      	cmp	r3, r2
 800a3a2:	d100      	bne.n	800a3a6 <memset+0xa>
 800a3a4:	4770      	bx	lr
 800a3a6:	f803 1b01 	strb.w	r1, [r3], #1
 800a3aa:	e7f9      	b.n	800a3a0 <memset+0x4>

0800a3ac <siprintf>:
 800a3ac:	b40e      	push	{r1, r2, r3}
 800a3ae:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a3b2:	b500      	push	{lr}
 800a3b4:	b09c      	sub	sp, #112	; 0x70
 800a3b6:	ab1d      	add	r3, sp, #116	; 0x74
 800a3b8:	9002      	str	r0, [sp, #8]
 800a3ba:	9006      	str	r0, [sp, #24]
 800a3bc:	9107      	str	r1, [sp, #28]
 800a3be:	9104      	str	r1, [sp, #16]
 800a3c0:	4808      	ldr	r0, [pc, #32]	; (800a3e4 <siprintf+0x38>)
 800a3c2:	4909      	ldr	r1, [pc, #36]	; (800a3e8 <siprintf+0x3c>)
 800a3c4:	f853 2b04 	ldr.w	r2, [r3], #4
 800a3c8:	9105      	str	r1, [sp, #20]
 800a3ca:	6800      	ldr	r0, [r0, #0]
 800a3cc:	a902      	add	r1, sp, #8
 800a3ce:	9301      	str	r3, [sp, #4]
 800a3d0:	f000 f868 	bl	800a4a4 <_svfiprintf_r>
 800a3d4:	2200      	movs	r2, #0
 800a3d6:	9b02      	ldr	r3, [sp, #8]
 800a3d8:	701a      	strb	r2, [r3, #0]
 800a3da:	b01c      	add	sp, #112	; 0x70
 800a3dc:	f85d eb04 	ldr.w	lr, [sp], #4
 800a3e0:	b003      	add	sp, #12
 800a3e2:	4770      	bx	lr
 800a3e4:	20000028 	.word	0x20000028
 800a3e8:	ffff0208 	.word	0xffff0208

0800a3ec <__ssputs_r>:
 800a3ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a3f0:	688e      	ldr	r6, [r1, #8]
 800a3f2:	4682      	mov	sl, r0
 800a3f4:	429e      	cmp	r6, r3
 800a3f6:	460c      	mov	r4, r1
 800a3f8:	4690      	mov	r8, r2
 800a3fa:	461f      	mov	r7, r3
 800a3fc:	d838      	bhi.n	800a470 <__ssputs_r+0x84>
 800a3fe:	898a      	ldrh	r2, [r1, #12]
 800a400:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a404:	d032      	beq.n	800a46c <__ssputs_r+0x80>
 800a406:	6825      	ldr	r5, [r4, #0]
 800a408:	6909      	ldr	r1, [r1, #16]
 800a40a:	3301      	adds	r3, #1
 800a40c:	eba5 0901 	sub.w	r9, r5, r1
 800a410:	6965      	ldr	r5, [r4, #20]
 800a412:	444b      	add	r3, r9
 800a414:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a418:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a41c:	106d      	asrs	r5, r5, #1
 800a41e:	429d      	cmp	r5, r3
 800a420:	bf38      	it	cc
 800a422:	461d      	movcc	r5, r3
 800a424:	0553      	lsls	r3, r2, #21
 800a426:	d531      	bpl.n	800a48c <__ssputs_r+0xa0>
 800a428:	4629      	mov	r1, r5
 800a42a:	f000 fb6f 	bl	800ab0c <_malloc_r>
 800a42e:	4606      	mov	r6, r0
 800a430:	b950      	cbnz	r0, 800a448 <__ssputs_r+0x5c>
 800a432:	230c      	movs	r3, #12
 800a434:	f04f 30ff 	mov.w	r0, #4294967295
 800a438:	f8ca 3000 	str.w	r3, [sl]
 800a43c:	89a3      	ldrh	r3, [r4, #12]
 800a43e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a442:	81a3      	strh	r3, [r4, #12]
 800a444:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a448:	464a      	mov	r2, r9
 800a44a:	6921      	ldr	r1, [r4, #16]
 800a44c:	f000 face 	bl	800a9ec <memcpy>
 800a450:	89a3      	ldrh	r3, [r4, #12]
 800a452:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a456:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a45a:	81a3      	strh	r3, [r4, #12]
 800a45c:	6126      	str	r6, [r4, #16]
 800a45e:	444e      	add	r6, r9
 800a460:	6026      	str	r6, [r4, #0]
 800a462:	463e      	mov	r6, r7
 800a464:	6165      	str	r5, [r4, #20]
 800a466:	eba5 0509 	sub.w	r5, r5, r9
 800a46a:	60a5      	str	r5, [r4, #8]
 800a46c:	42be      	cmp	r6, r7
 800a46e:	d900      	bls.n	800a472 <__ssputs_r+0x86>
 800a470:	463e      	mov	r6, r7
 800a472:	4632      	mov	r2, r6
 800a474:	4641      	mov	r1, r8
 800a476:	6820      	ldr	r0, [r4, #0]
 800a478:	f000 fac6 	bl	800aa08 <memmove>
 800a47c:	68a3      	ldr	r3, [r4, #8]
 800a47e:	2000      	movs	r0, #0
 800a480:	1b9b      	subs	r3, r3, r6
 800a482:	60a3      	str	r3, [r4, #8]
 800a484:	6823      	ldr	r3, [r4, #0]
 800a486:	4433      	add	r3, r6
 800a488:	6023      	str	r3, [r4, #0]
 800a48a:	e7db      	b.n	800a444 <__ssputs_r+0x58>
 800a48c:	462a      	mov	r2, r5
 800a48e:	f000 fbb1 	bl	800abf4 <_realloc_r>
 800a492:	4606      	mov	r6, r0
 800a494:	2800      	cmp	r0, #0
 800a496:	d1e1      	bne.n	800a45c <__ssputs_r+0x70>
 800a498:	4650      	mov	r0, sl
 800a49a:	6921      	ldr	r1, [r4, #16]
 800a49c:	f000 face 	bl	800aa3c <_free_r>
 800a4a0:	e7c7      	b.n	800a432 <__ssputs_r+0x46>
	...

0800a4a4 <_svfiprintf_r>:
 800a4a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4a8:	4698      	mov	r8, r3
 800a4aa:	898b      	ldrh	r3, [r1, #12]
 800a4ac:	4607      	mov	r7, r0
 800a4ae:	061b      	lsls	r3, r3, #24
 800a4b0:	460d      	mov	r5, r1
 800a4b2:	4614      	mov	r4, r2
 800a4b4:	b09d      	sub	sp, #116	; 0x74
 800a4b6:	d50e      	bpl.n	800a4d6 <_svfiprintf_r+0x32>
 800a4b8:	690b      	ldr	r3, [r1, #16]
 800a4ba:	b963      	cbnz	r3, 800a4d6 <_svfiprintf_r+0x32>
 800a4bc:	2140      	movs	r1, #64	; 0x40
 800a4be:	f000 fb25 	bl	800ab0c <_malloc_r>
 800a4c2:	6028      	str	r0, [r5, #0]
 800a4c4:	6128      	str	r0, [r5, #16]
 800a4c6:	b920      	cbnz	r0, 800a4d2 <_svfiprintf_r+0x2e>
 800a4c8:	230c      	movs	r3, #12
 800a4ca:	603b      	str	r3, [r7, #0]
 800a4cc:	f04f 30ff 	mov.w	r0, #4294967295
 800a4d0:	e0d1      	b.n	800a676 <_svfiprintf_r+0x1d2>
 800a4d2:	2340      	movs	r3, #64	; 0x40
 800a4d4:	616b      	str	r3, [r5, #20]
 800a4d6:	2300      	movs	r3, #0
 800a4d8:	9309      	str	r3, [sp, #36]	; 0x24
 800a4da:	2320      	movs	r3, #32
 800a4dc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a4e0:	2330      	movs	r3, #48	; 0x30
 800a4e2:	f04f 0901 	mov.w	r9, #1
 800a4e6:	f8cd 800c 	str.w	r8, [sp, #12]
 800a4ea:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a690 <_svfiprintf_r+0x1ec>
 800a4ee:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a4f2:	4623      	mov	r3, r4
 800a4f4:	469a      	mov	sl, r3
 800a4f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a4fa:	b10a      	cbz	r2, 800a500 <_svfiprintf_r+0x5c>
 800a4fc:	2a25      	cmp	r2, #37	; 0x25
 800a4fe:	d1f9      	bne.n	800a4f4 <_svfiprintf_r+0x50>
 800a500:	ebba 0b04 	subs.w	fp, sl, r4
 800a504:	d00b      	beq.n	800a51e <_svfiprintf_r+0x7a>
 800a506:	465b      	mov	r3, fp
 800a508:	4622      	mov	r2, r4
 800a50a:	4629      	mov	r1, r5
 800a50c:	4638      	mov	r0, r7
 800a50e:	f7ff ff6d 	bl	800a3ec <__ssputs_r>
 800a512:	3001      	adds	r0, #1
 800a514:	f000 80aa 	beq.w	800a66c <_svfiprintf_r+0x1c8>
 800a518:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a51a:	445a      	add	r2, fp
 800a51c:	9209      	str	r2, [sp, #36]	; 0x24
 800a51e:	f89a 3000 	ldrb.w	r3, [sl]
 800a522:	2b00      	cmp	r3, #0
 800a524:	f000 80a2 	beq.w	800a66c <_svfiprintf_r+0x1c8>
 800a528:	2300      	movs	r3, #0
 800a52a:	f04f 32ff 	mov.w	r2, #4294967295
 800a52e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a532:	f10a 0a01 	add.w	sl, sl, #1
 800a536:	9304      	str	r3, [sp, #16]
 800a538:	9307      	str	r3, [sp, #28]
 800a53a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a53e:	931a      	str	r3, [sp, #104]	; 0x68
 800a540:	4654      	mov	r4, sl
 800a542:	2205      	movs	r2, #5
 800a544:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a548:	4851      	ldr	r0, [pc, #324]	; (800a690 <_svfiprintf_r+0x1ec>)
 800a54a:	f000 fa41 	bl	800a9d0 <memchr>
 800a54e:	9a04      	ldr	r2, [sp, #16]
 800a550:	b9d8      	cbnz	r0, 800a58a <_svfiprintf_r+0xe6>
 800a552:	06d0      	lsls	r0, r2, #27
 800a554:	bf44      	itt	mi
 800a556:	2320      	movmi	r3, #32
 800a558:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a55c:	0711      	lsls	r1, r2, #28
 800a55e:	bf44      	itt	mi
 800a560:	232b      	movmi	r3, #43	; 0x2b
 800a562:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a566:	f89a 3000 	ldrb.w	r3, [sl]
 800a56a:	2b2a      	cmp	r3, #42	; 0x2a
 800a56c:	d015      	beq.n	800a59a <_svfiprintf_r+0xf6>
 800a56e:	4654      	mov	r4, sl
 800a570:	2000      	movs	r0, #0
 800a572:	f04f 0c0a 	mov.w	ip, #10
 800a576:	9a07      	ldr	r2, [sp, #28]
 800a578:	4621      	mov	r1, r4
 800a57a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a57e:	3b30      	subs	r3, #48	; 0x30
 800a580:	2b09      	cmp	r3, #9
 800a582:	d94e      	bls.n	800a622 <_svfiprintf_r+0x17e>
 800a584:	b1b0      	cbz	r0, 800a5b4 <_svfiprintf_r+0x110>
 800a586:	9207      	str	r2, [sp, #28]
 800a588:	e014      	b.n	800a5b4 <_svfiprintf_r+0x110>
 800a58a:	eba0 0308 	sub.w	r3, r0, r8
 800a58e:	fa09 f303 	lsl.w	r3, r9, r3
 800a592:	4313      	orrs	r3, r2
 800a594:	46a2      	mov	sl, r4
 800a596:	9304      	str	r3, [sp, #16]
 800a598:	e7d2      	b.n	800a540 <_svfiprintf_r+0x9c>
 800a59a:	9b03      	ldr	r3, [sp, #12]
 800a59c:	1d19      	adds	r1, r3, #4
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	9103      	str	r1, [sp, #12]
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	bfbb      	ittet	lt
 800a5a6:	425b      	neglt	r3, r3
 800a5a8:	f042 0202 	orrlt.w	r2, r2, #2
 800a5ac:	9307      	strge	r3, [sp, #28]
 800a5ae:	9307      	strlt	r3, [sp, #28]
 800a5b0:	bfb8      	it	lt
 800a5b2:	9204      	strlt	r2, [sp, #16]
 800a5b4:	7823      	ldrb	r3, [r4, #0]
 800a5b6:	2b2e      	cmp	r3, #46	; 0x2e
 800a5b8:	d10c      	bne.n	800a5d4 <_svfiprintf_r+0x130>
 800a5ba:	7863      	ldrb	r3, [r4, #1]
 800a5bc:	2b2a      	cmp	r3, #42	; 0x2a
 800a5be:	d135      	bne.n	800a62c <_svfiprintf_r+0x188>
 800a5c0:	9b03      	ldr	r3, [sp, #12]
 800a5c2:	3402      	adds	r4, #2
 800a5c4:	1d1a      	adds	r2, r3, #4
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	9203      	str	r2, [sp, #12]
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	bfb8      	it	lt
 800a5ce:	f04f 33ff 	movlt.w	r3, #4294967295
 800a5d2:	9305      	str	r3, [sp, #20]
 800a5d4:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800a694 <_svfiprintf_r+0x1f0>
 800a5d8:	2203      	movs	r2, #3
 800a5da:	4650      	mov	r0, sl
 800a5dc:	7821      	ldrb	r1, [r4, #0]
 800a5de:	f000 f9f7 	bl	800a9d0 <memchr>
 800a5e2:	b140      	cbz	r0, 800a5f6 <_svfiprintf_r+0x152>
 800a5e4:	2340      	movs	r3, #64	; 0x40
 800a5e6:	eba0 000a 	sub.w	r0, r0, sl
 800a5ea:	fa03 f000 	lsl.w	r0, r3, r0
 800a5ee:	9b04      	ldr	r3, [sp, #16]
 800a5f0:	3401      	adds	r4, #1
 800a5f2:	4303      	orrs	r3, r0
 800a5f4:	9304      	str	r3, [sp, #16]
 800a5f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5fa:	2206      	movs	r2, #6
 800a5fc:	4826      	ldr	r0, [pc, #152]	; (800a698 <_svfiprintf_r+0x1f4>)
 800a5fe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a602:	f000 f9e5 	bl	800a9d0 <memchr>
 800a606:	2800      	cmp	r0, #0
 800a608:	d038      	beq.n	800a67c <_svfiprintf_r+0x1d8>
 800a60a:	4b24      	ldr	r3, [pc, #144]	; (800a69c <_svfiprintf_r+0x1f8>)
 800a60c:	bb1b      	cbnz	r3, 800a656 <_svfiprintf_r+0x1b2>
 800a60e:	9b03      	ldr	r3, [sp, #12]
 800a610:	3307      	adds	r3, #7
 800a612:	f023 0307 	bic.w	r3, r3, #7
 800a616:	3308      	adds	r3, #8
 800a618:	9303      	str	r3, [sp, #12]
 800a61a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a61c:	4433      	add	r3, r6
 800a61e:	9309      	str	r3, [sp, #36]	; 0x24
 800a620:	e767      	b.n	800a4f2 <_svfiprintf_r+0x4e>
 800a622:	460c      	mov	r4, r1
 800a624:	2001      	movs	r0, #1
 800a626:	fb0c 3202 	mla	r2, ip, r2, r3
 800a62a:	e7a5      	b.n	800a578 <_svfiprintf_r+0xd4>
 800a62c:	2300      	movs	r3, #0
 800a62e:	f04f 0c0a 	mov.w	ip, #10
 800a632:	4619      	mov	r1, r3
 800a634:	3401      	adds	r4, #1
 800a636:	9305      	str	r3, [sp, #20]
 800a638:	4620      	mov	r0, r4
 800a63a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a63e:	3a30      	subs	r2, #48	; 0x30
 800a640:	2a09      	cmp	r2, #9
 800a642:	d903      	bls.n	800a64c <_svfiprintf_r+0x1a8>
 800a644:	2b00      	cmp	r3, #0
 800a646:	d0c5      	beq.n	800a5d4 <_svfiprintf_r+0x130>
 800a648:	9105      	str	r1, [sp, #20]
 800a64a:	e7c3      	b.n	800a5d4 <_svfiprintf_r+0x130>
 800a64c:	4604      	mov	r4, r0
 800a64e:	2301      	movs	r3, #1
 800a650:	fb0c 2101 	mla	r1, ip, r1, r2
 800a654:	e7f0      	b.n	800a638 <_svfiprintf_r+0x194>
 800a656:	ab03      	add	r3, sp, #12
 800a658:	9300      	str	r3, [sp, #0]
 800a65a:	462a      	mov	r2, r5
 800a65c:	4638      	mov	r0, r7
 800a65e:	4b10      	ldr	r3, [pc, #64]	; (800a6a0 <_svfiprintf_r+0x1fc>)
 800a660:	a904      	add	r1, sp, #16
 800a662:	f3af 8000 	nop.w
 800a666:	1c42      	adds	r2, r0, #1
 800a668:	4606      	mov	r6, r0
 800a66a:	d1d6      	bne.n	800a61a <_svfiprintf_r+0x176>
 800a66c:	89ab      	ldrh	r3, [r5, #12]
 800a66e:	065b      	lsls	r3, r3, #25
 800a670:	f53f af2c 	bmi.w	800a4cc <_svfiprintf_r+0x28>
 800a674:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a676:	b01d      	add	sp, #116	; 0x74
 800a678:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a67c:	ab03      	add	r3, sp, #12
 800a67e:	9300      	str	r3, [sp, #0]
 800a680:	462a      	mov	r2, r5
 800a682:	4638      	mov	r0, r7
 800a684:	4b06      	ldr	r3, [pc, #24]	; (800a6a0 <_svfiprintf_r+0x1fc>)
 800a686:	a904      	add	r1, sp, #16
 800a688:	f000 f87c 	bl	800a784 <_printf_i>
 800a68c:	e7eb      	b.n	800a666 <_svfiprintf_r+0x1c2>
 800a68e:	bf00      	nop
 800a690:	0800c3c0 	.word	0x0800c3c0
 800a694:	0800c3c6 	.word	0x0800c3c6
 800a698:	0800c3ca 	.word	0x0800c3ca
 800a69c:	00000000 	.word	0x00000000
 800a6a0:	0800a3ed 	.word	0x0800a3ed

0800a6a4 <_printf_common>:
 800a6a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a6a8:	4616      	mov	r6, r2
 800a6aa:	4699      	mov	r9, r3
 800a6ac:	688a      	ldr	r2, [r1, #8]
 800a6ae:	690b      	ldr	r3, [r1, #16]
 800a6b0:	4607      	mov	r7, r0
 800a6b2:	4293      	cmp	r3, r2
 800a6b4:	bfb8      	it	lt
 800a6b6:	4613      	movlt	r3, r2
 800a6b8:	6033      	str	r3, [r6, #0]
 800a6ba:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a6be:	460c      	mov	r4, r1
 800a6c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a6c4:	b10a      	cbz	r2, 800a6ca <_printf_common+0x26>
 800a6c6:	3301      	adds	r3, #1
 800a6c8:	6033      	str	r3, [r6, #0]
 800a6ca:	6823      	ldr	r3, [r4, #0]
 800a6cc:	0699      	lsls	r1, r3, #26
 800a6ce:	bf42      	ittt	mi
 800a6d0:	6833      	ldrmi	r3, [r6, #0]
 800a6d2:	3302      	addmi	r3, #2
 800a6d4:	6033      	strmi	r3, [r6, #0]
 800a6d6:	6825      	ldr	r5, [r4, #0]
 800a6d8:	f015 0506 	ands.w	r5, r5, #6
 800a6dc:	d106      	bne.n	800a6ec <_printf_common+0x48>
 800a6de:	f104 0a19 	add.w	sl, r4, #25
 800a6e2:	68e3      	ldr	r3, [r4, #12]
 800a6e4:	6832      	ldr	r2, [r6, #0]
 800a6e6:	1a9b      	subs	r3, r3, r2
 800a6e8:	42ab      	cmp	r3, r5
 800a6ea:	dc28      	bgt.n	800a73e <_printf_common+0x9a>
 800a6ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a6f0:	1e13      	subs	r3, r2, #0
 800a6f2:	6822      	ldr	r2, [r4, #0]
 800a6f4:	bf18      	it	ne
 800a6f6:	2301      	movne	r3, #1
 800a6f8:	0692      	lsls	r2, r2, #26
 800a6fa:	d42d      	bmi.n	800a758 <_printf_common+0xb4>
 800a6fc:	4649      	mov	r1, r9
 800a6fe:	4638      	mov	r0, r7
 800a700:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a704:	47c0      	blx	r8
 800a706:	3001      	adds	r0, #1
 800a708:	d020      	beq.n	800a74c <_printf_common+0xa8>
 800a70a:	6823      	ldr	r3, [r4, #0]
 800a70c:	68e5      	ldr	r5, [r4, #12]
 800a70e:	f003 0306 	and.w	r3, r3, #6
 800a712:	2b04      	cmp	r3, #4
 800a714:	bf18      	it	ne
 800a716:	2500      	movne	r5, #0
 800a718:	6832      	ldr	r2, [r6, #0]
 800a71a:	f04f 0600 	mov.w	r6, #0
 800a71e:	68a3      	ldr	r3, [r4, #8]
 800a720:	bf08      	it	eq
 800a722:	1aad      	subeq	r5, r5, r2
 800a724:	6922      	ldr	r2, [r4, #16]
 800a726:	bf08      	it	eq
 800a728:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a72c:	4293      	cmp	r3, r2
 800a72e:	bfc4      	itt	gt
 800a730:	1a9b      	subgt	r3, r3, r2
 800a732:	18ed      	addgt	r5, r5, r3
 800a734:	341a      	adds	r4, #26
 800a736:	42b5      	cmp	r5, r6
 800a738:	d11a      	bne.n	800a770 <_printf_common+0xcc>
 800a73a:	2000      	movs	r0, #0
 800a73c:	e008      	b.n	800a750 <_printf_common+0xac>
 800a73e:	2301      	movs	r3, #1
 800a740:	4652      	mov	r2, sl
 800a742:	4649      	mov	r1, r9
 800a744:	4638      	mov	r0, r7
 800a746:	47c0      	blx	r8
 800a748:	3001      	adds	r0, #1
 800a74a:	d103      	bne.n	800a754 <_printf_common+0xb0>
 800a74c:	f04f 30ff 	mov.w	r0, #4294967295
 800a750:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a754:	3501      	adds	r5, #1
 800a756:	e7c4      	b.n	800a6e2 <_printf_common+0x3e>
 800a758:	2030      	movs	r0, #48	; 0x30
 800a75a:	18e1      	adds	r1, r4, r3
 800a75c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a760:	1c5a      	adds	r2, r3, #1
 800a762:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a766:	4422      	add	r2, r4
 800a768:	3302      	adds	r3, #2
 800a76a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a76e:	e7c5      	b.n	800a6fc <_printf_common+0x58>
 800a770:	2301      	movs	r3, #1
 800a772:	4622      	mov	r2, r4
 800a774:	4649      	mov	r1, r9
 800a776:	4638      	mov	r0, r7
 800a778:	47c0      	blx	r8
 800a77a:	3001      	adds	r0, #1
 800a77c:	d0e6      	beq.n	800a74c <_printf_common+0xa8>
 800a77e:	3601      	adds	r6, #1
 800a780:	e7d9      	b.n	800a736 <_printf_common+0x92>
	...

0800a784 <_printf_i>:
 800a784:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a788:	7e0f      	ldrb	r7, [r1, #24]
 800a78a:	4691      	mov	r9, r2
 800a78c:	2f78      	cmp	r7, #120	; 0x78
 800a78e:	4680      	mov	r8, r0
 800a790:	460c      	mov	r4, r1
 800a792:	469a      	mov	sl, r3
 800a794:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a796:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a79a:	d807      	bhi.n	800a7ac <_printf_i+0x28>
 800a79c:	2f62      	cmp	r7, #98	; 0x62
 800a79e:	d80a      	bhi.n	800a7b6 <_printf_i+0x32>
 800a7a0:	2f00      	cmp	r7, #0
 800a7a2:	f000 80d9 	beq.w	800a958 <_printf_i+0x1d4>
 800a7a6:	2f58      	cmp	r7, #88	; 0x58
 800a7a8:	f000 80a4 	beq.w	800a8f4 <_printf_i+0x170>
 800a7ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a7b0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a7b4:	e03a      	b.n	800a82c <_printf_i+0xa8>
 800a7b6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a7ba:	2b15      	cmp	r3, #21
 800a7bc:	d8f6      	bhi.n	800a7ac <_printf_i+0x28>
 800a7be:	a101      	add	r1, pc, #4	; (adr r1, 800a7c4 <_printf_i+0x40>)
 800a7c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a7c4:	0800a81d 	.word	0x0800a81d
 800a7c8:	0800a831 	.word	0x0800a831
 800a7cc:	0800a7ad 	.word	0x0800a7ad
 800a7d0:	0800a7ad 	.word	0x0800a7ad
 800a7d4:	0800a7ad 	.word	0x0800a7ad
 800a7d8:	0800a7ad 	.word	0x0800a7ad
 800a7dc:	0800a831 	.word	0x0800a831
 800a7e0:	0800a7ad 	.word	0x0800a7ad
 800a7e4:	0800a7ad 	.word	0x0800a7ad
 800a7e8:	0800a7ad 	.word	0x0800a7ad
 800a7ec:	0800a7ad 	.word	0x0800a7ad
 800a7f0:	0800a93f 	.word	0x0800a93f
 800a7f4:	0800a861 	.word	0x0800a861
 800a7f8:	0800a921 	.word	0x0800a921
 800a7fc:	0800a7ad 	.word	0x0800a7ad
 800a800:	0800a7ad 	.word	0x0800a7ad
 800a804:	0800a961 	.word	0x0800a961
 800a808:	0800a7ad 	.word	0x0800a7ad
 800a80c:	0800a861 	.word	0x0800a861
 800a810:	0800a7ad 	.word	0x0800a7ad
 800a814:	0800a7ad 	.word	0x0800a7ad
 800a818:	0800a929 	.word	0x0800a929
 800a81c:	682b      	ldr	r3, [r5, #0]
 800a81e:	1d1a      	adds	r2, r3, #4
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	602a      	str	r2, [r5, #0]
 800a824:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a828:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a82c:	2301      	movs	r3, #1
 800a82e:	e0a4      	b.n	800a97a <_printf_i+0x1f6>
 800a830:	6820      	ldr	r0, [r4, #0]
 800a832:	6829      	ldr	r1, [r5, #0]
 800a834:	0606      	lsls	r6, r0, #24
 800a836:	f101 0304 	add.w	r3, r1, #4
 800a83a:	d50a      	bpl.n	800a852 <_printf_i+0xce>
 800a83c:	680e      	ldr	r6, [r1, #0]
 800a83e:	602b      	str	r3, [r5, #0]
 800a840:	2e00      	cmp	r6, #0
 800a842:	da03      	bge.n	800a84c <_printf_i+0xc8>
 800a844:	232d      	movs	r3, #45	; 0x2d
 800a846:	4276      	negs	r6, r6
 800a848:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a84c:	230a      	movs	r3, #10
 800a84e:	485e      	ldr	r0, [pc, #376]	; (800a9c8 <_printf_i+0x244>)
 800a850:	e019      	b.n	800a886 <_printf_i+0x102>
 800a852:	680e      	ldr	r6, [r1, #0]
 800a854:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a858:	602b      	str	r3, [r5, #0]
 800a85a:	bf18      	it	ne
 800a85c:	b236      	sxthne	r6, r6
 800a85e:	e7ef      	b.n	800a840 <_printf_i+0xbc>
 800a860:	682b      	ldr	r3, [r5, #0]
 800a862:	6820      	ldr	r0, [r4, #0]
 800a864:	1d19      	adds	r1, r3, #4
 800a866:	6029      	str	r1, [r5, #0]
 800a868:	0601      	lsls	r1, r0, #24
 800a86a:	d501      	bpl.n	800a870 <_printf_i+0xec>
 800a86c:	681e      	ldr	r6, [r3, #0]
 800a86e:	e002      	b.n	800a876 <_printf_i+0xf2>
 800a870:	0646      	lsls	r6, r0, #25
 800a872:	d5fb      	bpl.n	800a86c <_printf_i+0xe8>
 800a874:	881e      	ldrh	r6, [r3, #0]
 800a876:	2f6f      	cmp	r7, #111	; 0x6f
 800a878:	bf0c      	ite	eq
 800a87a:	2308      	moveq	r3, #8
 800a87c:	230a      	movne	r3, #10
 800a87e:	4852      	ldr	r0, [pc, #328]	; (800a9c8 <_printf_i+0x244>)
 800a880:	2100      	movs	r1, #0
 800a882:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a886:	6865      	ldr	r5, [r4, #4]
 800a888:	2d00      	cmp	r5, #0
 800a88a:	bfa8      	it	ge
 800a88c:	6821      	ldrge	r1, [r4, #0]
 800a88e:	60a5      	str	r5, [r4, #8]
 800a890:	bfa4      	itt	ge
 800a892:	f021 0104 	bicge.w	r1, r1, #4
 800a896:	6021      	strge	r1, [r4, #0]
 800a898:	b90e      	cbnz	r6, 800a89e <_printf_i+0x11a>
 800a89a:	2d00      	cmp	r5, #0
 800a89c:	d04d      	beq.n	800a93a <_printf_i+0x1b6>
 800a89e:	4615      	mov	r5, r2
 800a8a0:	fbb6 f1f3 	udiv	r1, r6, r3
 800a8a4:	fb03 6711 	mls	r7, r3, r1, r6
 800a8a8:	5dc7      	ldrb	r7, [r0, r7]
 800a8aa:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a8ae:	4637      	mov	r7, r6
 800a8b0:	42bb      	cmp	r3, r7
 800a8b2:	460e      	mov	r6, r1
 800a8b4:	d9f4      	bls.n	800a8a0 <_printf_i+0x11c>
 800a8b6:	2b08      	cmp	r3, #8
 800a8b8:	d10b      	bne.n	800a8d2 <_printf_i+0x14e>
 800a8ba:	6823      	ldr	r3, [r4, #0]
 800a8bc:	07de      	lsls	r6, r3, #31
 800a8be:	d508      	bpl.n	800a8d2 <_printf_i+0x14e>
 800a8c0:	6923      	ldr	r3, [r4, #16]
 800a8c2:	6861      	ldr	r1, [r4, #4]
 800a8c4:	4299      	cmp	r1, r3
 800a8c6:	bfde      	ittt	le
 800a8c8:	2330      	movle	r3, #48	; 0x30
 800a8ca:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a8ce:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a8d2:	1b52      	subs	r2, r2, r5
 800a8d4:	6122      	str	r2, [r4, #16]
 800a8d6:	464b      	mov	r3, r9
 800a8d8:	4621      	mov	r1, r4
 800a8da:	4640      	mov	r0, r8
 800a8dc:	f8cd a000 	str.w	sl, [sp]
 800a8e0:	aa03      	add	r2, sp, #12
 800a8e2:	f7ff fedf 	bl	800a6a4 <_printf_common>
 800a8e6:	3001      	adds	r0, #1
 800a8e8:	d14c      	bne.n	800a984 <_printf_i+0x200>
 800a8ea:	f04f 30ff 	mov.w	r0, #4294967295
 800a8ee:	b004      	add	sp, #16
 800a8f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a8f4:	4834      	ldr	r0, [pc, #208]	; (800a9c8 <_printf_i+0x244>)
 800a8f6:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a8fa:	6829      	ldr	r1, [r5, #0]
 800a8fc:	6823      	ldr	r3, [r4, #0]
 800a8fe:	f851 6b04 	ldr.w	r6, [r1], #4
 800a902:	6029      	str	r1, [r5, #0]
 800a904:	061d      	lsls	r5, r3, #24
 800a906:	d514      	bpl.n	800a932 <_printf_i+0x1ae>
 800a908:	07df      	lsls	r7, r3, #31
 800a90a:	bf44      	itt	mi
 800a90c:	f043 0320 	orrmi.w	r3, r3, #32
 800a910:	6023      	strmi	r3, [r4, #0]
 800a912:	b91e      	cbnz	r6, 800a91c <_printf_i+0x198>
 800a914:	6823      	ldr	r3, [r4, #0]
 800a916:	f023 0320 	bic.w	r3, r3, #32
 800a91a:	6023      	str	r3, [r4, #0]
 800a91c:	2310      	movs	r3, #16
 800a91e:	e7af      	b.n	800a880 <_printf_i+0xfc>
 800a920:	6823      	ldr	r3, [r4, #0]
 800a922:	f043 0320 	orr.w	r3, r3, #32
 800a926:	6023      	str	r3, [r4, #0]
 800a928:	2378      	movs	r3, #120	; 0x78
 800a92a:	4828      	ldr	r0, [pc, #160]	; (800a9cc <_printf_i+0x248>)
 800a92c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a930:	e7e3      	b.n	800a8fa <_printf_i+0x176>
 800a932:	0659      	lsls	r1, r3, #25
 800a934:	bf48      	it	mi
 800a936:	b2b6      	uxthmi	r6, r6
 800a938:	e7e6      	b.n	800a908 <_printf_i+0x184>
 800a93a:	4615      	mov	r5, r2
 800a93c:	e7bb      	b.n	800a8b6 <_printf_i+0x132>
 800a93e:	682b      	ldr	r3, [r5, #0]
 800a940:	6826      	ldr	r6, [r4, #0]
 800a942:	1d18      	adds	r0, r3, #4
 800a944:	6961      	ldr	r1, [r4, #20]
 800a946:	6028      	str	r0, [r5, #0]
 800a948:	0635      	lsls	r5, r6, #24
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	d501      	bpl.n	800a952 <_printf_i+0x1ce>
 800a94e:	6019      	str	r1, [r3, #0]
 800a950:	e002      	b.n	800a958 <_printf_i+0x1d4>
 800a952:	0670      	lsls	r0, r6, #25
 800a954:	d5fb      	bpl.n	800a94e <_printf_i+0x1ca>
 800a956:	8019      	strh	r1, [r3, #0]
 800a958:	2300      	movs	r3, #0
 800a95a:	4615      	mov	r5, r2
 800a95c:	6123      	str	r3, [r4, #16]
 800a95e:	e7ba      	b.n	800a8d6 <_printf_i+0x152>
 800a960:	682b      	ldr	r3, [r5, #0]
 800a962:	2100      	movs	r1, #0
 800a964:	1d1a      	adds	r2, r3, #4
 800a966:	602a      	str	r2, [r5, #0]
 800a968:	681d      	ldr	r5, [r3, #0]
 800a96a:	6862      	ldr	r2, [r4, #4]
 800a96c:	4628      	mov	r0, r5
 800a96e:	f000 f82f 	bl	800a9d0 <memchr>
 800a972:	b108      	cbz	r0, 800a978 <_printf_i+0x1f4>
 800a974:	1b40      	subs	r0, r0, r5
 800a976:	6060      	str	r0, [r4, #4]
 800a978:	6863      	ldr	r3, [r4, #4]
 800a97a:	6123      	str	r3, [r4, #16]
 800a97c:	2300      	movs	r3, #0
 800a97e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a982:	e7a8      	b.n	800a8d6 <_printf_i+0x152>
 800a984:	462a      	mov	r2, r5
 800a986:	4649      	mov	r1, r9
 800a988:	4640      	mov	r0, r8
 800a98a:	6923      	ldr	r3, [r4, #16]
 800a98c:	47d0      	blx	sl
 800a98e:	3001      	adds	r0, #1
 800a990:	d0ab      	beq.n	800a8ea <_printf_i+0x166>
 800a992:	6823      	ldr	r3, [r4, #0]
 800a994:	079b      	lsls	r3, r3, #30
 800a996:	d413      	bmi.n	800a9c0 <_printf_i+0x23c>
 800a998:	68e0      	ldr	r0, [r4, #12]
 800a99a:	9b03      	ldr	r3, [sp, #12]
 800a99c:	4298      	cmp	r0, r3
 800a99e:	bfb8      	it	lt
 800a9a0:	4618      	movlt	r0, r3
 800a9a2:	e7a4      	b.n	800a8ee <_printf_i+0x16a>
 800a9a4:	2301      	movs	r3, #1
 800a9a6:	4632      	mov	r2, r6
 800a9a8:	4649      	mov	r1, r9
 800a9aa:	4640      	mov	r0, r8
 800a9ac:	47d0      	blx	sl
 800a9ae:	3001      	adds	r0, #1
 800a9b0:	d09b      	beq.n	800a8ea <_printf_i+0x166>
 800a9b2:	3501      	adds	r5, #1
 800a9b4:	68e3      	ldr	r3, [r4, #12]
 800a9b6:	9903      	ldr	r1, [sp, #12]
 800a9b8:	1a5b      	subs	r3, r3, r1
 800a9ba:	42ab      	cmp	r3, r5
 800a9bc:	dcf2      	bgt.n	800a9a4 <_printf_i+0x220>
 800a9be:	e7eb      	b.n	800a998 <_printf_i+0x214>
 800a9c0:	2500      	movs	r5, #0
 800a9c2:	f104 0619 	add.w	r6, r4, #25
 800a9c6:	e7f5      	b.n	800a9b4 <_printf_i+0x230>
 800a9c8:	0800c3d1 	.word	0x0800c3d1
 800a9cc:	0800c3e2 	.word	0x0800c3e2

0800a9d0 <memchr>:
 800a9d0:	4603      	mov	r3, r0
 800a9d2:	b510      	push	{r4, lr}
 800a9d4:	b2c9      	uxtb	r1, r1
 800a9d6:	4402      	add	r2, r0
 800a9d8:	4293      	cmp	r3, r2
 800a9da:	4618      	mov	r0, r3
 800a9dc:	d101      	bne.n	800a9e2 <memchr+0x12>
 800a9de:	2000      	movs	r0, #0
 800a9e0:	e003      	b.n	800a9ea <memchr+0x1a>
 800a9e2:	7804      	ldrb	r4, [r0, #0]
 800a9e4:	3301      	adds	r3, #1
 800a9e6:	428c      	cmp	r4, r1
 800a9e8:	d1f6      	bne.n	800a9d8 <memchr+0x8>
 800a9ea:	bd10      	pop	{r4, pc}

0800a9ec <memcpy>:
 800a9ec:	440a      	add	r2, r1
 800a9ee:	4291      	cmp	r1, r2
 800a9f0:	f100 33ff 	add.w	r3, r0, #4294967295
 800a9f4:	d100      	bne.n	800a9f8 <memcpy+0xc>
 800a9f6:	4770      	bx	lr
 800a9f8:	b510      	push	{r4, lr}
 800a9fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a9fe:	4291      	cmp	r1, r2
 800aa00:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aa04:	d1f9      	bne.n	800a9fa <memcpy+0xe>
 800aa06:	bd10      	pop	{r4, pc}

0800aa08 <memmove>:
 800aa08:	4288      	cmp	r0, r1
 800aa0a:	b510      	push	{r4, lr}
 800aa0c:	eb01 0402 	add.w	r4, r1, r2
 800aa10:	d902      	bls.n	800aa18 <memmove+0x10>
 800aa12:	4284      	cmp	r4, r0
 800aa14:	4623      	mov	r3, r4
 800aa16:	d807      	bhi.n	800aa28 <memmove+0x20>
 800aa18:	1e43      	subs	r3, r0, #1
 800aa1a:	42a1      	cmp	r1, r4
 800aa1c:	d008      	beq.n	800aa30 <memmove+0x28>
 800aa1e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800aa22:	f803 2f01 	strb.w	r2, [r3, #1]!
 800aa26:	e7f8      	b.n	800aa1a <memmove+0x12>
 800aa28:	4601      	mov	r1, r0
 800aa2a:	4402      	add	r2, r0
 800aa2c:	428a      	cmp	r2, r1
 800aa2e:	d100      	bne.n	800aa32 <memmove+0x2a>
 800aa30:	bd10      	pop	{r4, pc}
 800aa32:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800aa36:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800aa3a:	e7f7      	b.n	800aa2c <memmove+0x24>

0800aa3c <_free_r>:
 800aa3c:	b538      	push	{r3, r4, r5, lr}
 800aa3e:	4605      	mov	r5, r0
 800aa40:	2900      	cmp	r1, #0
 800aa42:	d040      	beq.n	800aac6 <_free_r+0x8a>
 800aa44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aa48:	1f0c      	subs	r4, r1, #4
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	bfb8      	it	lt
 800aa4e:	18e4      	addlt	r4, r4, r3
 800aa50:	f000 f910 	bl	800ac74 <__malloc_lock>
 800aa54:	4a1c      	ldr	r2, [pc, #112]	; (800aac8 <_free_r+0x8c>)
 800aa56:	6813      	ldr	r3, [r2, #0]
 800aa58:	b933      	cbnz	r3, 800aa68 <_free_r+0x2c>
 800aa5a:	6063      	str	r3, [r4, #4]
 800aa5c:	6014      	str	r4, [r2, #0]
 800aa5e:	4628      	mov	r0, r5
 800aa60:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aa64:	f000 b90c 	b.w	800ac80 <__malloc_unlock>
 800aa68:	42a3      	cmp	r3, r4
 800aa6a:	d908      	bls.n	800aa7e <_free_r+0x42>
 800aa6c:	6820      	ldr	r0, [r4, #0]
 800aa6e:	1821      	adds	r1, r4, r0
 800aa70:	428b      	cmp	r3, r1
 800aa72:	bf01      	itttt	eq
 800aa74:	6819      	ldreq	r1, [r3, #0]
 800aa76:	685b      	ldreq	r3, [r3, #4]
 800aa78:	1809      	addeq	r1, r1, r0
 800aa7a:	6021      	streq	r1, [r4, #0]
 800aa7c:	e7ed      	b.n	800aa5a <_free_r+0x1e>
 800aa7e:	461a      	mov	r2, r3
 800aa80:	685b      	ldr	r3, [r3, #4]
 800aa82:	b10b      	cbz	r3, 800aa88 <_free_r+0x4c>
 800aa84:	42a3      	cmp	r3, r4
 800aa86:	d9fa      	bls.n	800aa7e <_free_r+0x42>
 800aa88:	6811      	ldr	r1, [r2, #0]
 800aa8a:	1850      	adds	r0, r2, r1
 800aa8c:	42a0      	cmp	r0, r4
 800aa8e:	d10b      	bne.n	800aaa8 <_free_r+0x6c>
 800aa90:	6820      	ldr	r0, [r4, #0]
 800aa92:	4401      	add	r1, r0
 800aa94:	1850      	adds	r0, r2, r1
 800aa96:	4283      	cmp	r3, r0
 800aa98:	6011      	str	r1, [r2, #0]
 800aa9a:	d1e0      	bne.n	800aa5e <_free_r+0x22>
 800aa9c:	6818      	ldr	r0, [r3, #0]
 800aa9e:	685b      	ldr	r3, [r3, #4]
 800aaa0:	4401      	add	r1, r0
 800aaa2:	6011      	str	r1, [r2, #0]
 800aaa4:	6053      	str	r3, [r2, #4]
 800aaa6:	e7da      	b.n	800aa5e <_free_r+0x22>
 800aaa8:	d902      	bls.n	800aab0 <_free_r+0x74>
 800aaaa:	230c      	movs	r3, #12
 800aaac:	602b      	str	r3, [r5, #0]
 800aaae:	e7d6      	b.n	800aa5e <_free_r+0x22>
 800aab0:	6820      	ldr	r0, [r4, #0]
 800aab2:	1821      	adds	r1, r4, r0
 800aab4:	428b      	cmp	r3, r1
 800aab6:	bf01      	itttt	eq
 800aab8:	6819      	ldreq	r1, [r3, #0]
 800aaba:	685b      	ldreq	r3, [r3, #4]
 800aabc:	1809      	addeq	r1, r1, r0
 800aabe:	6021      	streq	r1, [r4, #0]
 800aac0:	6063      	str	r3, [r4, #4]
 800aac2:	6054      	str	r4, [r2, #4]
 800aac4:	e7cb      	b.n	800aa5e <_free_r+0x22>
 800aac6:	bd38      	pop	{r3, r4, r5, pc}
 800aac8:	20000480 	.word	0x20000480

0800aacc <sbrk_aligned>:
 800aacc:	b570      	push	{r4, r5, r6, lr}
 800aace:	4e0e      	ldr	r6, [pc, #56]	; (800ab08 <sbrk_aligned+0x3c>)
 800aad0:	460c      	mov	r4, r1
 800aad2:	6831      	ldr	r1, [r6, #0]
 800aad4:	4605      	mov	r5, r0
 800aad6:	b911      	cbnz	r1, 800aade <sbrk_aligned+0x12>
 800aad8:	f000 f8bc 	bl	800ac54 <_sbrk_r>
 800aadc:	6030      	str	r0, [r6, #0]
 800aade:	4621      	mov	r1, r4
 800aae0:	4628      	mov	r0, r5
 800aae2:	f000 f8b7 	bl	800ac54 <_sbrk_r>
 800aae6:	1c43      	adds	r3, r0, #1
 800aae8:	d00a      	beq.n	800ab00 <sbrk_aligned+0x34>
 800aaea:	1cc4      	adds	r4, r0, #3
 800aaec:	f024 0403 	bic.w	r4, r4, #3
 800aaf0:	42a0      	cmp	r0, r4
 800aaf2:	d007      	beq.n	800ab04 <sbrk_aligned+0x38>
 800aaf4:	1a21      	subs	r1, r4, r0
 800aaf6:	4628      	mov	r0, r5
 800aaf8:	f000 f8ac 	bl	800ac54 <_sbrk_r>
 800aafc:	3001      	adds	r0, #1
 800aafe:	d101      	bne.n	800ab04 <sbrk_aligned+0x38>
 800ab00:	f04f 34ff 	mov.w	r4, #4294967295
 800ab04:	4620      	mov	r0, r4
 800ab06:	bd70      	pop	{r4, r5, r6, pc}
 800ab08:	20000484 	.word	0x20000484

0800ab0c <_malloc_r>:
 800ab0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab10:	1ccd      	adds	r5, r1, #3
 800ab12:	f025 0503 	bic.w	r5, r5, #3
 800ab16:	3508      	adds	r5, #8
 800ab18:	2d0c      	cmp	r5, #12
 800ab1a:	bf38      	it	cc
 800ab1c:	250c      	movcc	r5, #12
 800ab1e:	2d00      	cmp	r5, #0
 800ab20:	4607      	mov	r7, r0
 800ab22:	db01      	blt.n	800ab28 <_malloc_r+0x1c>
 800ab24:	42a9      	cmp	r1, r5
 800ab26:	d905      	bls.n	800ab34 <_malloc_r+0x28>
 800ab28:	230c      	movs	r3, #12
 800ab2a:	2600      	movs	r6, #0
 800ab2c:	603b      	str	r3, [r7, #0]
 800ab2e:	4630      	mov	r0, r6
 800ab30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab34:	4e2e      	ldr	r6, [pc, #184]	; (800abf0 <_malloc_r+0xe4>)
 800ab36:	f000 f89d 	bl	800ac74 <__malloc_lock>
 800ab3a:	6833      	ldr	r3, [r6, #0]
 800ab3c:	461c      	mov	r4, r3
 800ab3e:	bb34      	cbnz	r4, 800ab8e <_malloc_r+0x82>
 800ab40:	4629      	mov	r1, r5
 800ab42:	4638      	mov	r0, r7
 800ab44:	f7ff ffc2 	bl	800aacc <sbrk_aligned>
 800ab48:	1c43      	adds	r3, r0, #1
 800ab4a:	4604      	mov	r4, r0
 800ab4c:	d14d      	bne.n	800abea <_malloc_r+0xde>
 800ab4e:	6834      	ldr	r4, [r6, #0]
 800ab50:	4626      	mov	r6, r4
 800ab52:	2e00      	cmp	r6, #0
 800ab54:	d140      	bne.n	800abd8 <_malloc_r+0xcc>
 800ab56:	6823      	ldr	r3, [r4, #0]
 800ab58:	4631      	mov	r1, r6
 800ab5a:	4638      	mov	r0, r7
 800ab5c:	eb04 0803 	add.w	r8, r4, r3
 800ab60:	f000 f878 	bl	800ac54 <_sbrk_r>
 800ab64:	4580      	cmp	r8, r0
 800ab66:	d13a      	bne.n	800abde <_malloc_r+0xd2>
 800ab68:	6821      	ldr	r1, [r4, #0]
 800ab6a:	3503      	adds	r5, #3
 800ab6c:	1a6d      	subs	r5, r5, r1
 800ab6e:	f025 0503 	bic.w	r5, r5, #3
 800ab72:	3508      	adds	r5, #8
 800ab74:	2d0c      	cmp	r5, #12
 800ab76:	bf38      	it	cc
 800ab78:	250c      	movcc	r5, #12
 800ab7a:	4638      	mov	r0, r7
 800ab7c:	4629      	mov	r1, r5
 800ab7e:	f7ff ffa5 	bl	800aacc <sbrk_aligned>
 800ab82:	3001      	adds	r0, #1
 800ab84:	d02b      	beq.n	800abde <_malloc_r+0xd2>
 800ab86:	6823      	ldr	r3, [r4, #0]
 800ab88:	442b      	add	r3, r5
 800ab8a:	6023      	str	r3, [r4, #0]
 800ab8c:	e00e      	b.n	800abac <_malloc_r+0xa0>
 800ab8e:	6822      	ldr	r2, [r4, #0]
 800ab90:	1b52      	subs	r2, r2, r5
 800ab92:	d41e      	bmi.n	800abd2 <_malloc_r+0xc6>
 800ab94:	2a0b      	cmp	r2, #11
 800ab96:	d916      	bls.n	800abc6 <_malloc_r+0xba>
 800ab98:	1961      	adds	r1, r4, r5
 800ab9a:	42a3      	cmp	r3, r4
 800ab9c:	6025      	str	r5, [r4, #0]
 800ab9e:	bf18      	it	ne
 800aba0:	6059      	strne	r1, [r3, #4]
 800aba2:	6863      	ldr	r3, [r4, #4]
 800aba4:	bf08      	it	eq
 800aba6:	6031      	streq	r1, [r6, #0]
 800aba8:	5162      	str	r2, [r4, r5]
 800abaa:	604b      	str	r3, [r1, #4]
 800abac:	4638      	mov	r0, r7
 800abae:	f104 060b 	add.w	r6, r4, #11
 800abb2:	f000 f865 	bl	800ac80 <__malloc_unlock>
 800abb6:	f026 0607 	bic.w	r6, r6, #7
 800abba:	1d23      	adds	r3, r4, #4
 800abbc:	1af2      	subs	r2, r6, r3
 800abbe:	d0b6      	beq.n	800ab2e <_malloc_r+0x22>
 800abc0:	1b9b      	subs	r3, r3, r6
 800abc2:	50a3      	str	r3, [r4, r2]
 800abc4:	e7b3      	b.n	800ab2e <_malloc_r+0x22>
 800abc6:	6862      	ldr	r2, [r4, #4]
 800abc8:	42a3      	cmp	r3, r4
 800abca:	bf0c      	ite	eq
 800abcc:	6032      	streq	r2, [r6, #0]
 800abce:	605a      	strne	r2, [r3, #4]
 800abd0:	e7ec      	b.n	800abac <_malloc_r+0xa0>
 800abd2:	4623      	mov	r3, r4
 800abd4:	6864      	ldr	r4, [r4, #4]
 800abd6:	e7b2      	b.n	800ab3e <_malloc_r+0x32>
 800abd8:	4634      	mov	r4, r6
 800abda:	6876      	ldr	r6, [r6, #4]
 800abdc:	e7b9      	b.n	800ab52 <_malloc_r+0x46>
 800abde:	230c      	movs	r3, #12
 800abe0:	4638      	mov	r0, r7
 800abe2:	603b      	str	r3, [r7, #0]
 800abe4:	f000 f84c 	bl	800ac80 <__malloc_unlock>
 800abe8:	e7a1      	b.n	800ab2e <_malloc_r+0x22>
 800abea:	6025      	str	r5, [r4, #0]
 800abec:	e7de      	b.n	800abac <_malloc_r+0xa0>
 800abee:	bf00      	nop
 800abf0:	20000480 	.word	0x20000480

0800abf4 <_realloc_r>:
 800abf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abf8:	4680      	mov	r8, r0
 800abfa:	4614      	mov	r4, r2
 800abfc:	460e      	mov	r6, r1
 800abfe:	b921      	cbnz	r1, 800ac0a <_realloc_r+0x16>
 800ac00:	4611      	mov	r1, r2
 800ac02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ac06:	f7ff bf81 	b.w	800ab0c <_malloc_r>
 800ac0a:	b92a      	cbnz	r2, 800ac18 <_realloc_r+0x24>
 800ac0c:	f7ff ff16 	bl	800aa3c <_free_r>
 800ac10:	4625      	mov	r5, r4
 800ac12:	4628      	mov	r0, r5
 800ac14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac18:	f000 f838 	bl	800ac8c <_malloc_usable_size_r>
 800ac1c:	4284      	cmp	r4, r0
 800ac1e:	4607      	mov	r7, r0
 800ac20:	d802      	bhi.n	800ac28 <_realloc_r+0x34>
 800ac22:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ac26:	d812      	bhi.n	800ac4e <_realloc_r+0x5a>
 800ac28:	4621      	mov	r1, r4
 800ac2a:	4640      	mov	r0, r8
 800ac2c:	f7ff ff6e 	bl	800ab0c <_malloc_r>
 800ac30:	4605      	mov	r5, r0
 800ac32:	2800      	cmp	r0, #0
 800ac34:	d0ed      	beq.n	800ac12 <_realloc_r+0x1e>
 800ac36:	42bc      	cmp	r4, r7
 800ac38:	4622      	mov	r2, r4
 800ac3a:	4631      	mov	r1, r6
 800ac3c:	bf28      	it	cs
 800ac3e:	463a      	movcs	r2, r7
 800ac40:	f7ff fed4 	bl	800a9ec <memcpy>
 800ac44:	4631      	mov	r1, r6
 800ac46:	4640      	mov	r0, r8
 800ac48:	f7ff fef8 	bl	800aa3c <_free_r>
 800ac4c:	e7e1      	b.n	800ac12 <_realloc_r+0x1e>
 800ac4e:	4635      	mov	r5, r6
 800ac50:	e7df      	b.n	800ac12 <_realloc_r+0x1e>
	...

0800ac54 <_sbrk_r>:
 800ac54:	b538      	push	{r3, r4, r5, lr}
 800ac56:	2300      	movs	r3, #0
 800ac58:	4d05      	ldr	r5, [pc, #20]	; (800ac70 <_sbrk_r+0x1c>)
 800ac5a:	4604      	mov	r4, r0
 800ac5c:	4608      	mov	r0, r1
 800ac5e:	602b      	str	r3, [r5, #0]
 800ac60:	f7ff fb1a 	bl	800a298 <_sbrk>
 800ac64:	1c43      	adds	r3, r0, #1
 800ac66:	d102      	bne.n	800ac6e <_sbrk_r+0x1a>
 800ac68:	682b      	ldr	r3, [r5, #0]
 800ac6a:	b103      	cbz	r3, 800ac6e <_sbrk_r+0x1a>
 800ac6c:	6023      	str	r3, [r4, #0]
 800ac6e:	bd38      	pop	{r3, r4, r5, pc}
 800ac70:	20000488 	.word	0x20000488

0800ac74 <__malloc_lock>:
 800ac74:	4801      	ldr	r0, [pc, #4]	; (800ac7c <__malloc_lock+0x8>)
 800ac76:	f000 b811 	b.w	800ac9c <__retarget_lock_acquire_recursive>
 800ac7a:	bf00      	nop
 800ac7c:	2000048c 	.word	0x2000048c

0800ac80 <__malloc_unlock>:
 800ac80:	4801      	ldr	r0, [pc, #4]	; (800ac88 <__malloc_unlock+0x8>)
 800ac82:	f000 b80c 	b.w	800ac9e <__retarget_lock_release_recursive>
 800ac86:	bf00      	nop
 800ac88:	2000048c 	.word	0x2000048c

0800ac8c <_malloc_usable_size_r>:
 800ac8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac90:	1f18      	subs	r0, r3, #4
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	bfbc      	itt	lt
 800ac96:	580b      	ldrlt	r3, [r1, r0]
 800ac98:	18c0      	addlt	r0, r0, r3
 800ac9a:	4770      	bx	lr

0800ac9c <__retarget_lock_acquire_recursive>:
 800ac9c:	4770      	bx	lr

0800ac9e <__retarget_lock_release_recursive>:
 800ac9e:	4770      	bx	lr

0800aca0 <pow>:
 800aca0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aca4:	4614      	mov	r4, r2
 800aca6:	461d      	mov	r5, r3
 800aca8:	4680      	mov	r8, r0
 800acaa:	4689      	mov	r9, r1
 800acac:	f000 f89c 	bl	800ade8 <__ieee754_pow>
 800acb0:	4622      	mov	r2, r4
 800acb2:	4606      	mov	r6, r0
 800acb4:	460f      	mov	r7, r1
 800acb6:	462b      	mov	r3, r5
 800acb8:	4620      	mov	r0, r4
 800acba:	4629      	mov	r1, r5
 800acbc:	f7f5 fe9e 	bl	80009fc <__aeabi_dcmpun>
 800acc0:	bbc8      	cbnz	r0, 800ad36 <pow+0x96>
 800acc2:	2200      	movs	r2, #0
 800acc4:	2300      	movs	r3, #0
 800acc6:	4640      	mov	r0, r8
 800acc8:	4649      	mov	r1, r9
 800acca:	f7f5 fe65 	bl	8000998 <__aeabi_dcmpeq>
 800acce:	b1b8      	cbz	r0, 800ad00 <pow+0x60>
 800acd0:	2200      	movs	r2, #0
 800acd2:	2300      	movs	r3, #0
 800acd4:	4620      	mov	r0, r4
 800acd6:	4629      	mov	r1, r5
 800acd8:	f7f5 fe5e 	bl	8000998 <__aeabi_dcmpeq>
 800acdc:	2800      	cmp	r0, #0
 800acde:	d141      	bne.n	800ad64 <pow+0xc4>
 800ace0:	4620      	mov	r0, r4
 800ace2:	4629      	mov	r1, r5
 800ace4:	f001 f890 	bl	800be08 <finite>
 800ace8:	b328      	cbz	r0, 800ad36 <pow+0x96>
 800acea:	2200      	movs	r2, #0
 800acec:	2300      	movs	r3, #0
 800acee:	4620      	mov	r0, r4
 800acf0:	4629      	mov	r1, r5
 800acf2:	f7f5 fe5b 	bl	80009ac <__aeabi_dcmplt>
 800acf6:	b1f0      	cbz	r0, 800ad36 <pow+0x96>
 800acf8:	f7ff fb26 	bl	800a348 <__errno>
 800acfc:	2322      	movs	r3, #34	; 0x22
 800acfe:	e019      	b.n	800ad34 <pow+0x94>
 800ad00:	4630      	mov	r0, r6
 800ad02:	4639      	mov	r1, r7
 800ad04:	f001 f880 	bl	800be08 <finite>
 800ad08:	b9c8      	cbnz	r0, 800ad3e <pow+0x9e>
 800ad0a:	4640      	mov	r0, r8
 800ad0c:	4649      	mov	r1, r9
 800ad0e:	f001 f87b 	bl	800be08 <finite>
 800ad12:	b1a0      	cbz	r0, 800ad3e <pow+0x9e>
 800ad14:	4620      	mov	r0, r4
 800ad16:	4629      	mov	r1, r5
 800ad18:	f001 f876 	bl	800be08 <finite>
 800ad1c:	b178      	cbz	r0, 800ad3e <pow+0x9e>
 800ad1e:	4632      	mov	r2, r6
 800ad20:	463b      	mov	r3, r7
 800ad22:	4630      	mov	r0, r6
 800ad24:	4639      	mov	r1, r7
 800ad26:	f7f5 fe69 	bl	80009fc <__aeabi_dcmpun>
 800ad2a:	2800      	cmp	r0, #0
 800ad2c:	d0e4      	beq.n	800acf8 <pow+0x58>
 800ad2e:	f7ff fb0b 	bl	800a348 <__errno>
 800ad32:	2321      	movs	r3, #33	; 0x21
 800ad34:	6003      	str	r3, [r0, #0]
 800ad36:	4630      	mov	r0, r6
 800ad38:	4639      	mov	r1, r7
 800ad3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad3e:	2200      	movs	r2, #0
 800ad40:	2300      	movs	r3, #0
 800ad42:	4630      	mov	r0, r6
 800ad44:	4639      	mov	r1, r7
 800ad46:	f7f5 fe27 	bl	8000998 <__aeabi_dcmpeq>
 800ad4a:	2800      	cmp	r0, #0
 800ad4c:	d0f3      	beq.n	800ad36 <pow+0x96>
 800ad4e:	4640      	mov	r0, r8
 800ad50:	4649      	mov	r1, r9
 800ad52:	f001 f859 	bl	800be08 <finite>
 800ad56:	2800      	cmp	r0, #0
 800ad58:	d0ed      	beq.n	800ad36 <pow+0x96>
 800ad5a:	4620      	mov	r0, r4
 800ad5c:	4629      	mov	r1, r5
 800ad5e:	f001 f853 	bl	800be08 <finite>
 800ad62:	e7c8      	b.n	800acf6 <pow+0x56>
 800ad64:	2600      	movs	r6, #0
 800ad66:	4f01      	ldr	r7, [pc, #4]	; (800ad6c <pow+0xcc>)
 800ad68:	e7e5      	b.n	800ad36 <pow+0x96>
 800ad6a:	bf00      	nop
 800ad6c:	3ff00000 	.word	0x3ff00000

0800ad70 <asinf>:
 800ad70:	b538      	push	{r3, r4, r5, lr}
 800ad72:	4604      	mov	r4, r0
 800ad74:	f000 fdfe 	bl	800b974 <__ieee754_asinf>
 800ad78:	4621      	mov	r1, r4
 800ad7a:	4605      	mov	r5, r0
 800ad7c:	4620      	mov	r0, r4
 800ad7e:	f7f6 f997 	bl	80010b0 <__aeabi_fcmpun>
 800ad82:	b980      	cbnz	r0, 800ada6 <asinf+0x36>
 800ad84:	4620      	mov	r0, r4
 800ad86:	f001 f9d1 	bl	800c12c <fabsf>
 800ad8a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ad8e:	f7f6 f985 	bl	800109c <__aeabi_fcmpgt>
 800ad92:	b140      	cbz	r0, 800ada6 <asinf+0x36>
 800ad94:	f7ff fad8 	bl	800a348 <__errno>
 800ad98:	2321      	movs	r3, #33	; 0x21
 800ad9a:	6003      	str	r3, [r0, #0]
 800ad9c:	4803      	ldr	r0, [pc, #12]	; (800adac <asinf+0x3c>)
 800ad9e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ada2:	f001 b9c7 	b.w	800c134 <nanf>
 800ada6:	4628      	mov	r0, r5
 800ada8:	bd38      	pop	{r3, r4, r5, pc}
 800adaa:	bf00      	nop
 800adac:	0800c3c5 	.word	0x0800c3c5

0800adb0 <atan2f>:
 800adb0:	f000 bf24 	b.w	800bbfc <__ieee754_atan2f>

0800adb4 <sqrtf>:
 800adb4:	b538      	push	{r3, r4, r5, lr}
 800adb6:	4605      	mov	r5, r0
 800adb8:	f000 ffa6 	bl	800bd08 <__ieee754_sqrtf>
 800adbc:	4629      	mov	r1, r5
 800adbe:	4604      	mov	r4, r0
 800adc0:	4628      	mov	r0, r5
 800adc2:	f7f6 f975 	bl	80010b0 <__aeabi_fcmpun>
 800adc6:	b968      	cbnz	r0, 800ade4 <sqrtf+0x30>
 800adc8:	2100      	movs	r1, #0
 800adca:	4628      	mov	r0, r5
 800adcc:	f7f6 f948 	bl	8001060 <__aeabi_fcmplt>
 800add0:	b140      	cbz	r0, 800ade4 <sqrtf+0x30>
 800add2:	f7ff fab9 	bl	800a348 <__errno>
 800add6:	2321      	movs	r3, #33	; 0x21
 800add8:	2100      	movs	r1, #0
 800adda:	6003      	str	r3, [r0, #0]
 800addc:	4608      	mov	r0, r1
 800adde:	f7f6 f855 	bl	8000e8c <__aeabi_fdiv>
 800ade2:	4604      	mov	r4, r0
 800ade4:	4620      	mov	r0, r4
 800ade6:	bd38      	pop	{r3, r4, r5, pc}

0800ade8 <__ieee754_pow>:
 800ade8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adec:	b093      	sub	sp, #76	; 0x4c
 800adee:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800adf2:	e9dd 2702 	ldrd	r2, r7, [sp, #8]
 800adf6:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 800adfa:	4689      	mov	r9, r1
 800adfc:	ea56 0102 	orrs.w	r1, r6, r2
 800ae00:	4680      	mov	r8, r0
 800ae02:	d111      	bne.n	800ae28 <__ieee754_pow+0x40>
 800ae04:	1803      	adds	r3, r0, r0
 800ae06:	f489 2200 	eor.w	r2, r9, #524288	; 0x80000
 800ae0a:	4152      	adcs	r2, r2
 800ae0c:	4299      	cmp	r1, r3
 800ae0e:	4b82      	ldr	r3, [pc, #520]	; (800b018 <__ieee754_pow+0x230>)
 800ae10:	4193      	sbcs	r3, r2
 800ae12:	f080 84b9 	bcs.w	800b788 <__ieee754_pow+0x9a0>
 800ae16:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ae1a:	4640      	mov	r0, r8
 800ae1c:	4649      	mov	r1, r9
 800ae1e:	f7f5 f99d 	bl	800015c <__adddf3>
 800ae22:	4683      	mov	fp, r0
 800ae24:	468c      	mov	ip, r1
 800ae26:	e06f      	b.n	800af08 <__ieee754_pow+0x120>
 800ae28:	4b7c      	ldr	r3, [pc, #496]	; (800b01c <__ieee754_pow+0x234>)
 800ae2a:	f029 4400 	bic.w	r4, r9, #2147483648	; 0x80000000
 800ae2e:	429c      	cmp	r4, r3
 800ae30:	464d      	mov	r5, r9
 800ae32:	4682      	mov	sl, r0
 800ae34:	dc06      	bgt.n	800ae44 <__ieee754_pow+0x5c>
 800ae36:	d101      	bne.n	800ae3c <__ieee754_pow+0x54>
 800ae38:	2800      	cmp	r0, #0
 800ae3a:	d1ec      	bne.n	800ae16 <__ieee754_pow+0x2e>
 800ae3c:	429e      	cmp	r6, r3
 800ae3e:	dc01      	bgt.n	800ae44 <__ieee754_pow+0x5c>
 800ae40:	d10f      	bne.n	800ae62 <__ieee754_pow+0x7a>
 800ae42:	b172      	cbz	r2, 800ae62 <__ieee754_pow+0x7a>
 800ae44:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800ae48:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800ae4c:	ea55 050a 	orrs.w	r5, r5, sl
 800ae50:	d1e1      	bne.n	800ae16 <__ieee754_pow+0x2e>
 800ae52:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800ae56:	18db      	adds	r3, r3, r3
 800ae58:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800ae5c:	4152      	adcs	r2, r2
 800ae5e:	429d      	cmp	r5, r3
 800ae60:	e7d5      	b.n	800ae0e <__ieee754_pow+0x26>
 800ae62:	2d00      	cmp	r5, #0
 800ae64:	da39      	bge.n	800aeda <__ieee754_pow+0xf2>
 800ae66:	4b6e      	ldr	r3, [pc, #440]	; (800b020 <__ieee754_pow+0x238>)
 800ae68:	429e      	cmp	r6, r3
 800ae6a:	dc52      	bgt.n	800af12 <__ieee754_pow+0x12a>
 800ae6c:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800ae70:	429e      	cmp	r6, r3
 800ae72:	f340 849c 	ble.w	800b7ae <__ieee754_pow+0x9c6>
 800ae76:	1533      	asrs	r3, r6, #20
 800ae78:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800ae7c:	2b14      	cmp	r3, #20
 800ae7e:	dd0f      	ble.n	800aea0 <__ieee754_pow+0xb8>
 800ae80:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800ae84:	fa22 f103 	lsr.w	r1, r2, r3
 800ae88:	fa01 f303 	lsl.w	r3, r1, r3
 800ae8c:	4293      	cmp	r3, r2
 800ae8e:	f040 848e 	bne.w	800b7ae <__ieee754_pow+0x9c6>
 800ae92:	f001 0101 	and.w	r1, r1, #1
 800ae96:	f1c1 0302 	rsb	r3, r1, #2
 800ae9a:	9300      	str	r3, [sp, #0]
 800ae9c:	b182      	cbz	r2, 800aec0 <__ieee754_pow+0xd8>
 800ae9e:	e05d      	b.n	800af5c <__ieee754_pow+0x174>
 800aea0:	2a00      	cmp	r2, #0
 800aea2:	d159      	bne.n	800af58 <__ieee754_pow+0x170>
 800aea4:	f1c3 0314 	rsb	r3, r3, #20
 800aea8:	fa46 f103 	asr.w	r1, r6, r3
 800aeac:	fa01 f303 	lsl.w	r3, r1, r3
 800aeb0:	42b3      	cmp	r3, r6
 800aeb2:	f040 8479 	bne.w	800b7a8 <__ieee754_pow+0x9c0>
 800aeb6:	f001 0101 	and.w	r1, r1, #1
 800aeba:	f1c1 0302 	rsb	r3, r1, #2
 800aebe:	9300      	str	r3, [sp, #0]
 800aec0:	4b58      	ldr	r3, [pc, #352]	; (800b024 <__ieee754_pow+0x23c>)
 800aec2:	429e      	cmp	r6, r3
 800aec4:	d132      	bne.n	800af2c <__ieee754_pow+0x144>
 800aec6:	2f00      	cmp	r7, #0
 800aec8:	f280 846a 	bge.w	800b7a0 <__ieee754_pow+0x9b8>
 800aecc:	4642      	mov	r2, r8
 800aece:	464b      	mov	r3, r9
 800aed0:	2000      	movs	r0, #0
 800aed2:	4954      	ldr	r1, [pc, #336]	; (800b024 <__ieee754_pow+0x23c>)
 800aed4:	f7f5 fc22 	bl	800071c <__aeabi_ddiv>
 800aed8:	e7a3      	b.n	800ae22 <__ieee754_pow+0x3a>
 800aeda:	2300      	movs	r3, #0
 800aedc:	9300      	str	r3, [sp, #0]
 800aede:	2a00      	cmp	r2, #0
 800aee0:	d13c      	bne.n	800af5c <__ieee754_pow+0x174>
 800aee2:	4b4e      	ldr	r3, [pc, #312]	; (800b01c <__ieee754_pow+0x234>)
 800aee4:	429e      	cmp	r6, r3
 800aee6:	d1eb      	bne.n	800aec0 <__ieee754_pow+0xd8>
 800aee8:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800aeec:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800aef0:	ea53 030a 	orrs.w	r3, r3, sl
 800aef4:	f000 8448 	beq.w	800b788 <__ieee754_pow+0x9a0>
 800aef8:	4b4b      	ldr	r3, [pc, #300]	; (800b028 <__ieee754_pow+0x240>)
 800aefa:	429c      	cmp	r4, r3
 800aefc:	dd0b      	ble.n	800af16 <__ieee754_pow+0x12e>
 800aefe:	2f00      	cmp	r7, #0
 800af00:	f2c0 8448 	blt.w	800b794 <__ieee754_pow+0x9ac>
 800af04:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 800af08:	4658      	mov	r0, fp
 800af0a:	4661      	mov	r1, ip
 800af0c:	b013      	add	sp, #76	; 0x4c
 800af0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af12:	2302      	movs	r3, #2
 800af14:	e7e2      	b.n	800aedc <__ieee754_pow+0xf4>
 800af16:	2f00      	cmp	r7, #0
 800af18:	f04f 0b00 	mov.w	fp, #0
 800af1c:	f04f 0c00 	mov.w	ip, #0
 800af20:	daf2      	bge.n	800af08 <__ieee754_pow+0x120>
 800af22:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 800af26:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 800af2a:	e7ed      	b.n	800af08 <__ieee754_pow+0x120>
 800af2c:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 800af30:	d106      	bne.n	800af40 <__ieee754_pow+0x158>
 800af32:	4642      	mov	r2, r8
 800af34:	464b      	mov	r3, r9
 800af36:	4640      	mov	r0, r8
 800af38:	4649      	mov	r1, r9
 800af3a:	f7f5 fac5 	bl	80004c8 <__aeabi_dmul>
 800af3e:	e770      	b.n	800ae22 <__ieee754_pow+0x3a>
 800af40:	4b3a      	ldr	r3, [pc, #232]	; (800b02c <__ieee754_pow+0x244>)
 800af42:	429f      	cmp	r7, r3
 800af44:	d10a      	bne.n	800af5c <__ieee754_pow+0x174>
 800af46:	2d00      	cmp	r5, #0
 800af48:	db08      	blt.n	800af5c <__ieee754_pow+0x174>
 800af4a:	4640      	mov	r0, r8
 800af4c:	4649      	mov	r1, r9
 800af4e:	b013      	add	sp, #76	; 0x4c
 800af50:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af54:	f000 bc5e 	b.w	800b814 <__ieee754_sqrt>
 800af58:	2300      	movs	r3, #0
 800af5a:	9300      	str	r3, [sp, #0]
 800af5c:	4640      	mov	r0, r8
 800af5e:	4649      	mov	r1, r9
 800af60:	f000 ff4f 	bl	800be02 <fabs>
 800af64:	4683      	mov	fp, r0
 800af66:	468c      	mov	ip, r1
 800af68:	f1ba 0f00 	cmp.w	sl, #0
 800af6c:	d128      	bne.n	800afc0 <__ieee754_pow+0x1d8>
 800af6e:	b124      	cbz	r4, 800af7a <__ieee754_pow+0x192>
 800af70:	4b2c      	ldr	r3, [pc, #176]	; (800b024 <__ieee754_pow+0x23c>)
 800af72:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800af76:	429a      	cmp	r2, r3
 800af78:	d122      	bne.n	800afc0 <__ieee754_pow+0x1d8>
 800af7a:	2f00      	cmp	r7, #0
 800af7c:	da07      	bge.n	800af8e <__ieee754_pow+0x1a6>
 800af7e:	465a      	mov	r2, fp
 800af80:	4663      	mov	r3, ip
 800af82:	2000      	movs	r0, #0
 800af84:	4927      	ldr	r1, [pc, #156]	; (800b024 <__ieee754_pow+0x23c>)
 800af86:	f7f5 fbc9 	bl	800071c <__aeabi_ddiv>
 800af8a:	4683      	mov	fp, r0
 800af8c:	468c      	mov	ip, r1
 800af8e:	2d00      	cmp	r5, #0
 800af90:	daba      	bge.n	800af08 <__ieee754_pow+0x120>
 800af92:	9b00      	ldr	r3, [sp, #0]
 800af94:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800af98:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800af9c:	4323      	orrs	r3, r4
 800af9e:	d108      	bne.n	800afb2 <__ieee754_pow+0x1ca>
 800afa0:	465a      	mov	r2, fp
 800afa2:	4663      	mov	r3, ip
 800afa4:	4658      	mov	r0, fp
 800afa6:	4661      	mov	r1, ip
 800afa8:	f7f5 f8d6 	bl	8000158 <__aeabi_dsub>
 800afac:	4602      	mov	r2, r0
 800afae:	460b      	mov	r3, r1
 800afb0:	e790      	b.n	800aed4 <__ieee754_pow+0xec>
 800afb2:	9b00      	ldr	r3, [sp, #0]
 800afb4:	2b01      	cmp	r3, #1
 800afb6:	d1a7      	bne.n	800af08 <__ieee754_pow+0x120>
 800afb8:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 800afbc:	469c      	mov	ip, r3
 800afbe:	e7a3      	b.n	800af08 <__ieee754_pow+0x120>
 800afc0:	0feb      	lsrs	r3, r5, #31
 800afc2:	3b01      	subs	r3, #1
 800afc4:	930c      	str	r3, [sp, #48]	; 0x30
 800afc6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800afc8:	9b00      	ldr	r3, [sp, #0]
 800afca:	4313      	orrs	r3, r2
 800afcc:	d104      	bne.n	800afd8 <__ieee754_pow+0x1f0>
 800afce:	4642      	mov	r2, r8
 800afd0:	464b      	mov	r3, r9
 800afd2:	4640      	mov	r0, r8
 800afd4:	4649      	mov	r1, r9
 800afd6:	e7e7      	b.n	800afa8 <__ieee754_pow+0x1c0>
 800afd8:	4b15      	ldr	r3, [pc, #84]	; (800b030 <__ieee754_pow+0x248>)
 800afda:	429e      	cmp	r6, r3
 800afdc:	f340 80f6 	ble.w	800b1cc <__ieee754_pow+0x3e4>
 800afe0:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800afe4:	429e      	cmp	r6, r3
 800afe6:	4b10      	ldr	r3, [pc, #64]	; (800b028 <__ieee754_pow+0x240>)
 800afe8:	dd09      	ble.n	800affe <__ieee754_pow+0x216>
 800afea:	429c      	cmp	r4, r3
 800afec:	dc0c      	bgt.n	800b008 <__ieee754_pow+0x220>
 800afee:	2f00      	cmp	r7, #0
 800aff0:	da0c      	bge.n	800b00c <__ieee754_pow+0x224>
 800aff2:	2000      	movs	r0, #0
 800aff4:	b013      	add	sp, #76	; 0x4c
 800aff6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800affa:	f000 befd 	b.w	800bdf8 <__math_oflow>
 800affe:	429c      	cmp	r4, r3
 800b000:	dbf5      	blt.n	800afee <__ieee754_pow+0x206>
 800b002:	4b08      	ldr	r3, [pc, #32]	; (800b024 <__ieee754_pow+0x23c>)
 800b004:	429c      	cmp	r4, r3
 800b006:	dd15      	ble.n	800b034 <__ieee754_pow+0x24c>
 800b008:	2f00      	cmp	r7, #0
 800b00a:	dcf2      	bgt.n	800aff2 <__ieee754_pow+0x20a>
 800b00c:	2000      	movs	r0, #0
 800b00e:	b013      	add	sp, #76	; 0x4c
 800b010:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b014:	f000 beeb 	b.w	800bdee <__math_uflow>
 800b018:	fff00000 	.word	0xfff00000
 800b01c:	7ff00000 	.word	0x7ff00000
 800b020:	433fffff 	.word	0x433fffff
 800b024:	3ff00000 	.word	0x3ff00000
 800b028:	3fefffff 	.word	0x3fefffff
 800b02c:	3fe00000 	.word	0x3fe00000
 800b030:	41e00000 	.word	0x41e00000
 800b034:	4661      	mov	r1, ip
 800b036:	2200      	movs	r2, #0
 800b038:	4658      	mov	r0, fp
 800b03a:	4b5f      	ldr	r3, [pc, #380]	; (800b1b8 <__ieee754_pow+0x3d0>)
 800b03c:	f7f5 f88c 	bl	8000158 <__aeabi_dsub>
 800b040:	a355      	add	r3, pc, #340	; (adr r3, 800b198 <__ieee754_pow+0x3b0>)
 800b042:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b046:	4604      	mov	r4, r0
 800b048:	460d      	mov	r5, r1
 800b04a:	f7f5 fa3d 	bl	80004c8 <__aeabi_dmul>
 800b04e:	a354      	add	r3, pc, #336	; (adr r3, 800b1a0 <__ieee754_pow+0x3b8>)
 800b050:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b054:	4606      	mov	r6, r0
 800b056:	460f      	mov	r7, r1
 800b058:	4620      	mov	r0, r4
 800b05a:	4629      	mov	r1, r5
 800b05c:	f7f5 fa34 	bl	80004c8 <__aeabi_dmul>
 800b060:	2200      	movs	r2, #0
 800b062:	4682      	mov	sl, r0
 800b064:	468b      	mov	fp, r1
 800b066:	4620      	mov	r0, r4
 800b068:	4629      	mov	r1, r5
 800b06a:	4b54      	ldr	r3, [pc, #336]	; (800b1bc <__ieee754_pow+0x3d4>)
 800b06c:	f7f5 fa2c 	bl	80004c8 <__aeabi_dmul>
 800b070:	4602      	mov	r2, r0
 800b072:	460b      	mov	r3, r1
 800b074:	a14c      	add	r1, pc, #304	; (adr r1, 800b1a8 <__ieee754_pow+0x3c0>)
 800b076:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b07a:	f7f5 f86d 	bl	8000158 <__aeabi_dsub>
 800b07e:	4622      	mov	r2, r4
 800b080:	462b      	mov	r3, r5
 800b082:	f7f5 fa21 	bl	80004c8 <__aeabi_dmul>
 800b086:	4602      	mov	r2, r0
 800b088:	460b      	mov	r3, r1
 800b08a:	2000      	movs	r0, #0
 800b08c:	494c      	ldr	r1, [pc, #304]	; (800b1c0 <__ieee754_pow+0x3d8>)
 800b08e:	f7f5 f863 	bl	8000158 <__aeabi_dsub>
 800b092:	4622      	mov	r2, r4
 800b094:	462b      	mov	r3, r5
 800b096:	4680      	mov	r8, r0
 800b098:	4689      	mov	r9, r1
 800b09a:	4620      	mov	r0, r4
 800b09c:	4629      	mov	r1, r5
 800b09e:	f7f5 fa13 	bl	80004c8 <__aeabi_dmul>
 800b0a2:	4602      	mov	r2, r0
 800b0a4:	460b      	mov	r3, r1
 800b0a6:	4640      	mov	r0, r8
 800b0a8:	4649      	mov	r1, r9
 800b0aa:	f7f5 fa0d 	bl	80004c8 <__aeabi_dmul>
 800b0ae:	a340      	add	r3, pc, #256	; (adr r3, 800b1b0 <__ieee754_pow+0x3c8>)
 800b0b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0b4:	f7f5 fa08 	bl	80004c8 <__aeabi_dmul>
 800b0b8:	4602      	mov	r2, r0
 800b0ba:	460b      	mov	r3, r1
 800b0bc:	4650      	mov	r0, sl
 800b0be:	4659      	mov	r1, fp
 800b0c0:	f7f5 f84a 	bl	8000158 <__aeabi_dsub>
 800b0c4:	f04f 0a00 	mov.w	sl, #0
 800b0c8:	4602      	mov	r2, r0
 800b0ca:	460b      	mov	r3, r1
 800b0cc:	4604      	mov	r4, r0
 800b0ce:	460d      	mov	r5, r1
 800b0d0:	4630      	mov	r0, r6
 800b0d2:	4639      	mov	r1, r7
 800b0d4:	f7f5 f842 	bl	800015c <__adddf3>
 800b0d8:	4632      	mov	r2, r6
 800b0da:	463b      	mov	r3, r7
 800b0dc:	4650      	mov	r0, sl
 800b0de:	468b      	mov	fp, r1
 800b0e0:	f7f5 f83a 	bl	8000158 <__aeabi_dsub>
 800b0e4:	4602      	mov	r2, r0
 800b0e6:	460b      	mov	r3, r1
 800b0e8:	4620      	mov	r0, r4
 800b0ea:	4629      	mov	r1, r5
 800b0ec:	f7f5 f834 	bl	8000158 <__aeabi_dsub>
 800b0f0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b0f4:	9b00      	ldr	r3, [sp, #0]
 800b0f6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b0f8:	3b01      	subs	r3, #1
 800b0fa:	4313      	orrs	r3, r2
 800b0fc:	f04f 0600 	mov.w	r6, #0
 800b100:	f04f 0200 	mov.w	r2, #0
 800b104:	bf0c      	ite	eq
 800b106:	4b2f      	ldreq	r3, [pc, #188]	; (800b1c4 <__ieee754_pow+0x3dc>)
 800b108:	4b2b      	ldrne	r3, [pc, #172]	; (800b1b8 <__ieee754_pow+0x3d0>)
 800b10a:	4604      	mov	r4, r0
 800b10c:	460d      	mov	r5, r1
 800b10e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b112:	e9cd 2300 	strd	r2, r3, [sp]
 800b116:	4632      	mov	r2, r6
 800b118:	463b      	mov	r3, r7
 800b11a:	f7f5 f81d 	bl	8000158 <__aeabi_dsub>
 800b11e:	4652      	mov	r2, sl
 800b120:	465b      	mov	r3, fp
 800b122:	f7f5 f9d1 	bl	80004c8 <__aeabi_dmul>
 800b126:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b12a:	4680      	mov	r8, r0
 800b12c:	4689      	mov	r9, r1
 800b12e:	4620      	mov	r0, r4
 800b130:	4629      	mov	r1, r5
 800b132:	f7f5 f9c9 	bl	80004c8 <__aeabi_dmul>
 800b136:	4602      	mov	r2, r0
 800b138:	460b      	mov	r3, r1
 800b13a:	4640      	mov	r0, r8
 800b13c:	4649      	mov	r1, r9
 800b13e:	f7f5 f80d 	bl	800015c <__adddf3>
 800b142:	4632      	mov	r2, r6
 800b144:	463b      	mov	r3, r7
 800b146:	4680      	mov	r8, r0
 800b148:	4689      	mov	r9, r1
 800b14a:	4650      	mov	r0, sl
 800b14c:	4659      	mov	r1, fp
 800b14e:	f7f5 f9bb 	bl	80004c8 <__aeabi_dmul>
 800b152:	4604      	mov	r4, r0
 800b154:	460d      	mov	r5, r1
 800b156:	460b      	mov	r3, r1
 800b158:	4602      	mov	r2, r0
 800b15a:	4649      	mov	r1, r9
 800b15c:	4640      	mov	r0, r8
 800b15e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800b162:	f7f4 fffb 	bl	800015c <__adddf3>
 800b166:	4b18      	ldr	r3, [pc, #96]	; (800b1c8 <__ieee754_pow+0x3e0>)
 800b168:	4682      	mov	sl, r0
 800b16a:	4299      	cmp	r1, r3
 800b16c:	460f      	mov	r7, r1
 800b16e:	460e      	mov	r6, r1
 800b170:	f340 82e5 	ble.w	800b73e <__ieee754_pow+0x956>
 800b174:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800b178:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800b17c:	4303      	orrs	r3, r0
 800b17e:	f000 81df 	beq.w	800b540 <__ieee754_pow+0x758>
 800b182:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b186:	2200      	movs	r2, #0
 800b188:	2300      	movs	r3, #0
 800b18a:	f7f5 fc0f 	bl	80009ac <__aeabi_dcmplt>
 800b18e:	3800      	subs	r0, #0
 800b190:	bf18      	it	ne
 800b192:	2001      	movne	r0, #1
 800b194:	e72e      	b.n	800aff4 <__ieee754_pow+0x20c>
 800b196:	bf00      	nop
 800b198:	60000000 	.word	0x60000000
 800b19c:	3ff71547 	.word	0x3ff71547
 800b1a0:	f85ddf44 	.word	0xf85ddf44
 800b1a4:	3e54ae0b 	.word	0x3e54ae0b
 800b1a8:	55555555 	.word	0x55555555
 800b1ac:	3fd55555 	.word	0x3fd55555
 800b1b0:	652b82fe 	.word	0x652b82fe
 800b1b4:	3ff71547 	.word	0x3ff71547
 800b1b8:	3ff00000 	.word	0x3ff00000
 800b1bc:	3fd00000 	.word	0x3fd00000
 800b1c0:	3fe00000 	.word	0x3fe00000
 800b1c4:	bff00000 	.word	0xbff00000
 800b1c8:	408fffff 	.word	0x408fffff
 800b1cc:	4bd2      	ldr	r3, [pc, #840]	; (800b518 <__ieee754_pow+0x730>)
 800b1ce:	2200      	movs	r2, #0
 800b1d0:	402b      	ands	r3, r5
 800b1d2:	b943      	cbnz	r3, 800b1e6 <__ieee754_pow+0x3fe>
 800b1d4:	4658      	mov	r0, fp
 800b1d6:	4661      	mov	r1, ip
 800b1d8:	4bd0      	ldr	r3, [pc, #832]	; (800b51c <__ieee754_pow+0x734>)
 800b1da:	f7f5 f975 	bl	80004c8 <__aeabi_dmul>
 800b1de:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800b1e2:	4683      	mov	fp, r0
 800b1e4:	460c      	mov	r4, r1
 800b1e6:	1523      	asrs	r3, r4, #20
 800b1e8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800b1ec:	4413      	add	r3, r2
 800b1ee:	930b      	str	r3, [sp, #44]	; 0x2c
 800b1f0:	4bcb      	ldr	r3, [pc, #812]	; (800b520 <__ieee754_pow+0x738>)
 800b1f2:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800b1f6:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800b1fa:	429c      	cmp	r4, r3
 800b1fc:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800b200:	dd08      	ble.n	800b214 <__ieee754_pow+0x42c>
 800b202:	4bc8      	ldr	r3, [pc, #800]	; (800b524 <__ieee754_pow+0x73c>)
 800b204:	429c      	cmp	r4, r3
 800b206:	f340 8199 	ble.w	800b53c <__ieee754_pow+0x754>
 800b20a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b20c:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800b210:	3301      	adds	r3, #1
 800b212:	930b      	str	r3, [sp, #44]	; 0x2c
 800b214:	2600      	movs	r6, #0
 800b216:	00f3      	lsls	r3, r6, #3
 800b218:	930d      	str	r3, [sp, #52]	; 0x34
 800b21a:	4bc3      	ldr	r3, [pc, #780]	; (800b528 <__ieee754_pow+0x740>)
 800b21c:	4658      	mov	r0, fp
 800b21e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b222:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b226:	4629      	mov	r1, r5
 800b228:	461a      	mov	r2, r3
 800b22a:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800b22e:	4623      	mov	r3, r4
 800b230:	f7f4 ff92 	bl	8000158 <__aeabi_dsub>
 800b234:	46da      	mov	sl, fp
 800b236:	462b      	mov	r3, r5
 800b238:	4652      	mov	r2, sl
 800b23a:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800b23e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b242:	f7f4 ff8b 	bl	800015c <__adddf3>
 800b246:	4602      	mov	r2, r0
 800b248:	460b      	mov	r3, r1
 800b24a:	2000      	movs	r0, #0
 800b24c:	49b7      	ldr	r1, [pc, #732]	; (800b52c <__ieee754_pow+0x744>)
 800b24e:	f7f5 fa65 	bl	800071c <__aeabi_ddiv>
 800b252:	4602      	mov	r2, r0
 800b254:	460b      	mov	r3, r1
 800b256:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b25a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800b25e:	f7f5 f933 	bl	80004c8 <__aeabi_dmul>
 800b262:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b266:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800b26a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b26e:	2300      	movs	r3, #0
 800b270:	2200      	movs	r2, #0
 800b272:	46ab      	mov	fp, r5
 800b274:	106d      	asrs	r5, r5, #1
 800b276:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800b27a:	9304      	str	r3, [sp, #16]
 800b27c:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800b280:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800b284:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 800b288:	4640      	mov	r0, r8
 800b28a:	4649      	mov	r1, r9
 800b28c:	4614      	mov	r4, r2
 800b28e:	461d      	mov	r5, r3
 800b290:	f7f5 f91a 	bl	80004c8 <__aeabi_dmul>
 800b294:	4602      	mov	r2, r0
 800b296:	460b      	mov	r3, r1
 800b298:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800b29c:	f7f4 ff5c 	bl	8000158 <__aeabi_dsub>
 800b2a0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b2a4:	4606      	mov	r6, r0
 800b2a6:	460f      	mov	r7, r1
 800b2a8:	4620      	mov	r0, r4
 800b2aa:	4629      	mov	r1, r5
 800b2ac:	f7f4 ff54 	bl	8000158 <__aeabi_dsub>
 800b2b0:	4602      	mov	r2, r0
 800b2b2:	460b      	mov	r3, r1
 800b2b4:	4650      	mov	r0, sl
 800b2b6:	4659      	mov	r1, fp
 800b2b8:	f7f4 ff4e 	bl	8000158 <__aeabi_dsub>
 800b2bc:	4642      	mov	r2, r8
 800b2be:	464b      	mov	r3, r9
 800b2c0:	f7f5 f902 	bl	80004c8 <__aeabi_dmul>
 800b2c4:	4602      	mov	r2, r0
 800b2c6:	460b      	mov	r3, r1
 800b2c8:	4630      	mov	r0, r6
 800b2ca:	4639      	mov	r1, r7
 800b2cc:	f7f4 ff44 	bl	8000158 <__aeabi_dsub>
 800b2d0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b2d4:	f7f5 f8f8 	bl	80004c8 <__aeabi_dmul>
 800b2d8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b2dc:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b2e0:	4610      	mov	r0, r2
 800b2e2:	4619      	mov	r1, r3
 800b2e4:	f7f5 f8f0 	bl	80004c8 <__aeabi_dmul>
 800b2e8:	a379      	add	r3, pc, #484	; (adr r3, 800b4d0 <__ieee754_pow+0x6e8>)
 800b2ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2ee:	4604      	mov	r4, r0
 800b2f0:	460d      	mov	r5, r1
 800b2f2:	f7f5 f8e9 	bl	80004c8 <__aeabi_dmul>
 800b2f6:	a378      	add	r3, pc, #480	; (adr r3, 800b4d8 <__ieee754_pow+0x6f0>)
 800b2f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2fc:	f7f4 ff2e 	bl	800015c <__adddf3>
 800b300:	4622      	mov	r2, r4
 800b302:	462b      	mov	r3, r5
 800b304:	f7f5 f8e0 	bl	80004c8 <__aeabi_dmul>
 800b308:	a375      	add	r3, pc, #468	; (adr r3, 800b4e0 <__ieee754_pow+0x6f8>)
 800b30a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b30e:	f7f4 ff25 	bl	800015c <__adddf3>
 800b312:	4622      	mov	r2, r4
 800b314:	462b      	mov	r3, r5
 800b316:	f7f5 f8d7 	bl	80004c8 <__aeabi_dmul>
 800b31a:	a373      	add	r3, pc, #460	; (adr r3, 800b4e8 <__ieee754_pow+0x700>)
 800b31c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b320:	f7f4 ff1c 	bl	800015c <__adddf3>
 800b324:	4622      	mov	r2, r4
 800b326:	462b      	mov	r3, r5
 800b328:	f7f5 f8ce 	bl	80004c8 <__aeabi_dmul>
 800b32c:	a370      	add	r3, pc, #448	; (adr r3, 800b4f0 <__ieee754_pow+0x708>)
 800b32e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b332:	f7f4 ff13 	bl	800015c <__adddf3>
 800b336:	4622      	mov	r2, r4
 800b338:	462b      	mov	r3, r5
 800b33a:	f7f5 f8c5 	bl	80004c8 <__aeabi_dmul>
 800b33e:	a36e      	add	r3, pc, #440	; (adr r3, 800b4f8 <__ieee754_pow+0x710>)
 800b340:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b344:	f7f4 ff0a 	bl	800015c <__adddf3>
 800b348:	4622      	mov	r2, r4
 800b34a:	4606      	mov	r6, r0
 800b34c:	460f      	mov	r7, r1
 800b34e:	462b      	mov	r3, r5
 800b350:	4620      	mov	r0, r4
 800b352:	4629      	mov	r1, r5
 800b354:	f7f5 f8b8 	bl	80004c8 <__aeabi_dmul>
 800b358:	4602      	mov	r2, r0
 800b35a:	460b      	mov	r3, r1
 800b35c:	4630      	mov	r0, r6
 800b35e:	4639      	mov	r1, r7
 800b360:	f7f5 f8b2 	bl	80004c8 <__aeabi_dmul>
 800b364:	4604      	mov	r4, r0
 800b366:	460d      	mov	r5, r1
 800b368:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b36c:	4642      	mov	r2, r8
 800b36e:	464b      	mov	r3, r9
 800b370:	f7f4 fef4 	bl	800015c <__adddf3>
 800b374:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b378:	f7f5 f8a6 	bl	80004c8 <__aeabi_dmul>
 800b37c:	4622      	mov	r2, r4
 800b37e:	462b      	mov	r3, r5
 800b380:	f7f4 feec 	bl	800015c <__adddf3>
 800b384:	4642      	mov	r2, r8
 800b386:	4606      	mov	r6, r0
 800b388:	460f      	mov	r7, r1
 800b38a:	464b      	mov	r3, r9
 800b38c:	4640      	mov	r0, r8
 800b38e:	4649      	mov	r1, r9
 800b390:	f7f5 f89a 	bl	80004c8 <__aeabi_dmul>
 800b394:	2200      	movs	r2, #0
 800b396:	4b66      	ldr	r3, [pc, #408]	; (800b530 <__ieee754_pow+0x748>)
 800b398:	4682      	mov	sl, r0
 800b39a:	468b      	mov	fp, r1
 800b39c:	f7f4 fede 	bl	800015c <__adddf3>
 800b3a0:	4632      	mov	r2, r6
 800b3a2:	463b      	mov	r3, r7
 800b3a4:	f7f4 feda 	bl	800015c <__adddf3>
 800b3a8:	2400      	movs	r4, #0
 800b3aa:	460d      	mov	r5, r1
 800b3ac:	4622      	mov	r2, r4
 800b3ae:	460b      	mov	r3, r1
 800b3b0:	4640      	mov	r0, r8
 800b3b2:	4649      	mov	r1, r9
 800b3b4:	f7f5 f888 	bl	80004c8 <__aeabi_dmul>
 800b3b8:	2200      	movs	r2, #0
 800b3ba:	4680      	mov	r8, r0
 800b3bc:	4689      	mov	r9, r1
 800b3be:	4620      	mov	r0, r4
 800b3c0:	4629      	mov	r1, r5
 800b3c2:	4b5b      	ldr	r3, [pc, #364]	; (800b530 <__ieee754_pow+0x748>)
 800b3c4:	f7f4 fec8 	bl	8000158 <__aeabi_dsub>
 800b3c8:	4652      	mov	r2, sl
 800b3ca:	465b      	mov	r3, fp
 800b3cc:	f7f4 fec4 	bl	8000158 <__aeabi_dsub>
 800b3d0:	4602      	mov	r2, r0
 800b3d2:	460b      	mov	r3, r1
 800b3d4:	4630      	mov	r0, r6
 800b3d6:	4639      	mov	r1, r7
 800b3d8:	f7f4 febe 	bl	8000158 <__aeabi_dsub>
 800b3dc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b3e0:	f7f5 f872 	bl	80004c8 <__aeabi_dmul>
 800b3e4:	4622      	mov	r2, r4
 800b3e6:	4606      	mov	r6, r0
 800b3e8:	460f      	mov	r7, r1
 800b3ea:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b3ee:	462b      	mov	r3, r5
 800b3f0:	f7f5 f86a 	bl	80004c8 <__aeabi_dmul>
 800b3f4:	4602      	mov	r2, r0
 800b3f6:	460b      	mov	r3, r1
 800b3f8:	4630      	mov	r0, r6
 800b3fa:	4639      	mov	r1, r7
 800b3fc:	f7f4 feae 	bl	800015c <__adddf3>
 800b400:	2400      	movs	r4, #0
 800b402:	4606      	mov	r6, r0
 800b404:	460f      	mov	r7, r1
 800b406:	4602      	mov	r2, r0
 800b408:	460b      	mov	r3, r1
 800b40a:	4640      	mov	r0, r8
 800b40c:	4649      	mov	r1, r9
 800b40e:	f7f4 fea5 	bl	800015c <__adddf3>
 800b412:	a33b      	add	r3, pc, #236	; (adr r3, 800b500 <__ieee754_pow+0x718>)
 800b414:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b418:	4620      	mov	r0, r4
 800b41a:	460d      	mov	r5, r1
 800b41c:	f7f5 f854 	bl	80004c8 <__aeabi_dmul>
 800b420:	4642      	mov	r2, r8
 800b422:	464b      	mov	r3, r9
 800b424:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b428:	4620      	mov	r0, r4
 800b42a:	4629      	mov	r1, r5
 800b42c:	f7f4 fe94 	bl	8000158 <__aeabi_dsub>
 800b430:	4602      	mov	r2, r0
 800b432:	460b      	mov	r3, r1
 800b434:	4630      	mov	r0, r6
 800b436:	4639      	mov	r1, r7
 800b438:	f7f4 fe8e 	bl	8000158 <__aeabi_dsub>
 800b43c:	a332      	add	r3, pc, #200	; (adr r3, 800b508 <__ieee754_pow+0x720>)
 800b43e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b442:	f7f5 f841 	bl	80004c8 <__aeabi_dmul>
 800b446:	a332      	add	r3, pc, #200	; (adr r3, 800b510 <__ieee754_pow+0x728>)
 800b448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b44c:	4606      	mov	r6, r0
 800b44e:	460f      	mov	r7, r1
 800b450:	4620      	mov	r0, r4
 800b452:	4629      	mov	r1, r5
 800b454:	f7f5 f838 	bl	80004c8 <__aeabi_dmul>
 800b458:	4602      	mov	r2, r0
 800b45a:	460b      	mov	r3, r1
 800b45c:	4630      	mov	r0, r6
 800b45e:	4639      	mov	r1, r7
 800b460:	f7f4 fe7c 	bl	800015c <__adddf3>
 800b464:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b466:	4b33      	ldr	r3, [pc, #204]	; (800b534 <__ieee754_pow+0x74c>)
 800b468:	f04f 0a00 	mov.w	sl, #0
 800b46c:	4413      	add	r3, r2
 800b46e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b472:	f7f4 fe73 	bl	800015c <__adddf3>
 800b476:	4680      	mov	r8, r0
 800b478:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800b47a:	4689      	mov	r9, r1
 800b47c:	f7f4 ffba 	bl	80003f4 <__aeabi_i2d>
 800b480:	4604      	mov	r4, r0
 800b482:	460d      	mov	r5, r1
 800b484:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b486:	4b2c      	ldr	r3, [pc, #176]	; (800b538 <__ieee754_pow+0x750>)
 800b488:	4413      	add	r3, r2
 800b48a:	e9d3 6700 	ldrd	r6, r7, [r3]
 800b48e:	4642      	mov	r2, r8
 800b490:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b494:	464b      	mov	r3, r9
 800b496:	f7f4 fe61 	bl	800015c <__adddf3>
 800b49a:	4632      	mov	r2, r6
 800b49c:	463b      	mov	r3, r7
 800b49e:	f7f4 fe5d 	bl	800015c <__adddf3>
 800b4a2:	4622      	mov	r2, r4
 800b4a4:	462b      	mov	r3, r5
 800b4a6:	f7f4 fe59 	bl	800015c <__adddf3>
 800b4aa:	4622      	mov	r2, r4
 800b4ac:	462b      	mov	r3, r5
 800b4ae:	4650      	mov	r0, sl
 800b4b0:	468b      	mov	fp, r1
 800b4b2:	f7f4 fe51 	bl	8000158 <__aeabi_dsub>
 800b4b6:	4632      	mov	r2, r6
 800b4b8:	463b      	mov	r3, r7
 800b4ba:	f7f4 fe4d 	bl	8000158 <__aeabi_dsub>
 800b4be:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b4c2:	f7f4 fe49 	bl	8000158 <__aeabi_dsub>
 800b4c6:	4602      	mov	r2, r0
 800b4c8:	460b      	mov	r3, r1
 800b4ca:	4640      	mov	r0, r8
 800b4cc:	4649      	mov	r1, r9
 800b4ce:	e60d      	b.n	800b0ec <__ieee754_pow+0x304>
 800b4d0:	4a454eef 	.word	0x4a454eef
 800b4d4:	3fca7e28 	.word	0x3fca7e28
 800b4d8:	93c9db65 	.word	0x93c9db65
 800b4dc:	3fcd864a 	.word	0x3fcd864a
 800b4e0:	a91d4101 	.word	0xa91d4101
 800b4e4:	3fd17460 	.word	0x3fd17460
 800b4e8:	518f264d 	.word	0x518f264d
 800b4ec:	3fd55555 	.word	0x3fd55555
 800b4f0:	db6fabff 	.word	0xdb6fabff
 800b4f4:	3fdb6db6 	.word	0x3fdb6db6
 800b4f8:	33333303 	.word	0x33333303
 800b4fc:	3fe33333 	.word	0x3fe33333
 800b500:	e0000000 	.word	0xe0000000
 800b504:	3feec709 	.word	0x3feec709
 800b508:	dc3a03fd 	.word	0xdc3a03fd
 800b50c:	3feec709 	.word	0x3feec709
 800b510:	145b01f5 	.word	0x145b01f5
 800b514:	be3e2fe0 	.word	0xbe3e2fe0
 800b518:	7ff00000 	.word	0x7ff00000
 800b51c:	43400000 	.word	0x43400000
 800b520:	0003988e 	.word	0x0003988e
 800b524:	000bb679 	.word	0x000bb679
 800b528:	0800c3f8 	.word	0x0800c3f8
 800b52c:	3ff00000 	.word	0x3ff00000
 800b530:	40080000 	.word	0x40080000
 800b534:	0800c418 	.word	0x0800c418
 800b538:	0800c408 	.word	0x0800c408
 800b53c:	2601      	movs	r6, #1
 800b53e:	e66a      	b.n	800b216 <__ieee754_pow+0x42e>
 800b540:	a39d      	add	r3, pc, #628	; (adr r3, 800b7b8 <__ieee754_pow+0x9d0>)
 800b542:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b546:	4640      	mov	r0, r8
 800b548:	4649      	mov	r1, r9
 800b54a:	f7f4 fe07 	bl	800015c <__adddf3>
 800b54e:	4622      	mov	r2, r4
 800b550:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b554:	462b      	mov	r3, r5
 800b556:	4650      	mov	r0, sl
 800b558:	4639      	mov	r1, r7
 800b55a:	f7f4 fdfd 	bl	8000158 <__aeabi_dsub>
 800b55e:	4602      	mov	r2, r0
 800b560:	460b      	mov	r3, r1
 800b562:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b566:	f7f5 fa3f 	bl	80009e8 <__aeabi_dcmpgt>
 800b56a:	2800      	cmp	r0, #0
 800b56c:	f47f ae09 	bne.w	800b182 <__ieee754_pow+0x39a>
 800b570:	4aa3      	ldr	r2, [pc, #652]	; (800b800 <__ieee754_pow+0xa18>)
 800b572:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 800b576:	4293      	cmp	r3, r2
 800b578:	f340 8101 	ble.w	800b77e <__ieee754_pow+0x996>
 800b57c:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800b580:	2000      	movs	r0, #0
 800b582:	151b      	asrs	r3, r3, #20
 800b584:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800b588:	fa4a f303 	asr.w	r3, sl, r3
 800b58c:	4433      	add	r3, r6
 800b58e:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800b592:	4f9c      	ldr	r7, [pc, #624]	; (800b804 <__ieee754_pow+0xa1c>)
 800b594:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800b598:	4117      	asrs	r7, r2
 800b59a:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800b59e:	ea23 0107 	bic.w	r1, r3, r7
 800b5a2:	f1c2 0214 	rsb	r2, r2, #20
 800b5a6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800b5aa:	460b      	mov	r3, r1
 800b5ac:	fa4a fa02 	asr.w	sl, sl, r2
 800b5b0:	2e00      	cmp	r6, #0
 800b5b2:	4602      	mov	r2, r0
 800b5b4:	4629      	mov	r1, r5
 800b5b6:	4620      	mov	r0, r4
 800b5b8:	bfb8      	it	lt
 800b5ba:	f1ca 0a00 	rsblt	sl, sl, #0
 800b5be:	f7f4 fdcb 	bl	8000158 <__aeabi_dsub>
 800b5c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b5c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b5ca:	2400      	movs	r4, #0
 800b5cc:	4642      	mov	r2, r8
 800b5ce:	464b      	mov	r3, r9
 800b5d0:	f7f4 fdc4 	bl	800015c <__adddf3>
 800b5d4:	a37a      	add	r3, pc, #488	; (adr r3, 800b7c0 <__ieee754_pow+0x9d8>)
 800b5d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5da:	4620      	mov	r0, r4
 800b5dc:	460d      	mov	r5, r1
 800b5de:	f7f4 ff73 	bl	80004c8 <__aeabi_dmul>
 800b5e2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b5e6:	4606      	mov	r6, r0
 800b5e8:	460f      	mov	r7, r1
 800b5ea:	4620      	mov	r0, r4
 800b5ec:	4629      	mov	r1, r5
 800b5ee:	f7f4 fdb3 	bl	8000158 <__aeabi_dsub>
 800b5f2:	4602      	mov	r2, r0
 800b5f4:	460b      	mov	r3, r1
 800b5f6:	4640      	mov	r0, r8
 800b5f8:	4649      	mov	r1, r9
 800b5fa:	f7f4 fdad 	bl	8000158 <__aeabi_dsub>
 800b5fe:	a372      	add	r3, pc, #456	; (adr r3, 800b7c8 <__ieee754_pow+0x9e0>)
 800b600:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b604:	f7f4 ff60 	bl	80004c8 <__aeabi_dmul>
 800b608:	a371      	add	r3, pc, #452	; (adr r3, 800b7d0 <__ieee754_pow+0x9e8>)
 800b60a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b60e:	4680      	mov	r8, r0
 800b610:	4689      	mov	r9, r1
 800b612:	4620      	mov	r0, r4
 800b614:	4629      	mov	r1, r5
 800b616:	f7f4 ff57 	bl	80004c8 <__aeabi_dmul>
 800b61a:	4602      	mov	r2, r0
 800b61c:	460b      	mov	r3, r1
 800b61e:	4640      	mov	r0, r8
 800b620:	4649      	mov	r1, r9
 800b622:	f7f4 fd9b 	bl	800015c <__adddf3>
 800b626:	4604      	mov	r4, r0
 800b628:	460d      	mov	r5, r1
 800b62a:	4602      	mov	r2, r0
 800b62c:	460b      	mov	r3, r1
 800b62e:	4630      	mov	r0, r6
 800b630:	4639      	mov	r1, r7
 800b632:	f7f4 fd93 	bl	800015c <__adddf3>
 800b636:	4632      	mov	r2, r6
 800b638:	463b      	mov	r3, r7
 800b63a:	4680      	mov	r8, r0
 800b63c:	4689      	mov	r9, r1
 800b63e:	f7f4 fd8b 	bl	8000158 <__aeabi_dsub>
 800b642:	4602      	mov	r2, r0
 800b644:	460b      	mov	r3, r1
 800b646:	4620      	mov	r0, r4
 800b648:	4629      	mov	r1, r5
 800b64a:	f7f4 fd85 	bl	8000158 <__aeabi_dsub>
 800b64e:	4642      	mov	r2, r8
 800b650:	4606      	mov	r6, r0
 800b652:	460f      	mov	r7, r1
 800b654:	464b      	mov	r3, r9
 800b656:	4640      	mov	r0, r8
 800b658:	4649      	mov	r1, r9
 800b65a:	f7f4 ff35 	bl	80004c8 <__aeabi_dmul>
 800b65e:	a35e      	add	r3, pc, #376	; (adr r3, 800b7d8 <__ieee754_pow+0x9f0>)
 800b660:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b664:	4604      	mov	r4, r0
 800b666:	460d      	mov	r5, r1
 800b668:	f7f4 ff2e 	bl	80004c8 <__aeabi_dmul>
 800b66c:	a35c      	add	r3, pc, #368	; (adr r3, 800b7e0 <__ieee754_pow+0x9f8>)
 800b66e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b672:	f7f4 fd71 	bl	8000158 <__aeabi_dsub>
 800b676:	4622      	mov	r2, r4
 800b678:	462b      	mov	r3, r5
 800b67a:	f7f4 ff25 	bl	80004c8 <__aeabi_dmul>
 800b67e:	a35a      	add	r3, pc, #360	; (adr r3, 800b7e8 <__ieee754_pow+0xa00>)
 800b680:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b684:	f7f4 fd6a 	bl	800015c <__adddf3>
 800b688:	4622      	mov	r2, r4
 800b68a:	462b      	mov	r3, r5
 800b68c:	f7f4 ff1c 	bl	80004c8 <__aeabi_dmul>
 800b690:	a357      	add	r3, pc, #348	; (adr r3, 800b7f0 <__ieee754_pow+0xa08>)
 800b692:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b696:	f7f4 fd5f 	bl	8000158 <__aeabi_dsub>
 800b69a:	4622      	mov	r2, r4
 800b69c:	462b      	mov	r3, r5
 800b69e:	f7f4 ff13 	bl	80004c8 <__aeabi_dmul>
 800b6a2:	a355      	add	r3, pc, #340	; (adr r3, 800b7f8 <__ieee754_pow+0xa10>)
 800b6a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6a8:	f7f4 fd58 	bl	800015c <__adddf3>
 800b6ac:	4622      	mov	r2, r4
 800b6ae:	462b      	mov	r3, r5
 800b6b0:	f7f4 ff0a 	bl	80004c8 <__aeabi_dmul>
 800b6b4:	4602      	mov	r2, r0
 800b6b6:	460b      	mov	r3, r1
 800b6b8:	4640      	mov	r0, r8
 800b6ba:	4649      	mov	r1, r9
 800b6bc:	f7f4 fd4c 	bl	8000158 <__aeabi_dsub>
 800b6c0:	4604      	mov	r4, r0
 800b6c2:	460d      	mov	r5, r1
 800b6c4:	4602      	mov	r2, r0
 800b6c6:	460b      	mov	r3, r1
 800b6c8:	4640      	mov	r0, r8
 800b6ca:	4649      	mov	r1, r9
 800b6cc:	f7f4 fefc 	bl	80004c8 <__aeabi_dmul>
 800b6d0:	2200      	movs	r2, #0
 800b6d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b6d6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b6da:	4620      	mov	r0, r4
 800b6dc:	4629      	mov	r1, r5
 800b6de:	f7f4 fd3b 	bl	8000158 <__aeabi_dsub>
 800b6e2:	4602      	mov	r2, r0
 800b6e4:	460b      	mov	r3, r1
 800b6e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b6ea:	f7f5 f817 	bl	800071c <__aeabi_ddiv>
 800b6ee:	4632      	mov	r2, r6
 800b6f0:	4604      	mov	r4, r0
 800b6f2:	460d      	mov	r5, r1
 800b6f4:	463b      	mov	r3, r7
 800b6f6:	4640      	mov	r0, r8
 800b6f8:	4649      	mov	r1, r9
 800b6fa:	f7f4 fee5 	bl	80004c8 <__aeabi_dmul>
 800b6fe:	4632      	mov	r2, r6
 800b700:	463b      	mov	r3, r7
 800b702:	f7f4 fd2b 	bl	800015c <__adddf3>
 800b706:	4602      	mov	r2, r0
 800b708:	460b      	mov	r3, r1
 800b70a:	4620      	mov	r0, r4
 800b70c:	4629      	mov	r1, r5
 800b70e:	f7f4 fd23 	bl	8000158 <__aeabi_dsub>
 800b712:	4642      	mov	r2, r8
 800b714:	464b      	mov	r3, r9
 800b716:	f7f4 fd1f 	bl	8000158 <__aeabi_dsub>
 800b71a:	4602      	mov	r2, r0
 800b71c:	460b      	mov	r3, r1
 800b71e:	2000      	movs	r0, #0
 800b720:	4939      	ldr	r1, [pc, #228]	; (800b808 <__ieee754_pow+0xa20>)
 800b722:	f7f4 fd19 	bl	8000158 <__aeabi_dsub>
 800b726:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800b72a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800b72e:	da29      	bge.n	800b784 <__ieee754_pow+0x99c>
 800b730:	4652      	mov	r2, sl
 800b732:	f000 fb71 	bl	800be18 <scalbn>
 800b736:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b73a:	f7ff bbfe 	b.w	800af3a <__ieee754_pow+0x152>
 800b73e:	4b33      	ldr	r3, [pc, #204]	; (800b80c <__ieee754_pow+0xa24>)
 800b740:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800b744:	429f      	cmp	r7, r3
 800b746:	f77f af13 	ble.w	800b570 <__ieee754_pow+0x788>
 800b74a:	4b31      	ldr	r3, [pc, #196]	; (800b810 <__ieee754_pow+0xa28>)
 800b74c:	440b      	add	r3, r1
 800b74e:	4303      	orrs	r3, r0
 800b750:	d009      	beq.n	800b766 <__ieee754_pow+0x97e>
 800b752:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b756:	2200      	movs	r2, #0
 800b758:	2300      	movs	r3, #0
 800b75a:	f7f5 f927 	bl	80009ac <__aeabi_dcmplt>
 800b75e:	3800      	subs	r0, #0
 800b760:	bf18      	it	ne
 800b762:	2001      	movne	r0, #1
 800b764:	e453      	b.n	800b00e <__ieee754_pow+0x226>
 800b766:	4622      	mov	r2, r4
 800b768:	462b      	mov	r3, r5
 800b76a:	f7f4 fcf5 	bl	8000158 <__aeabi_dsub>
 800b76e:	4642      	mov	r2, r8
 800b770:	464b      	mov	r3, r9
 800b772:	f7f5 f92f 	bl	80009d4 <__aeabi_dcmpge>
 800b776:	2800      	cmp	r0, #0
 800b778:	f43f aefa 	beq.w	800b570 <__ieee754_pow+0x788>
 800b77c:	e7e9      	b.n	800b752 <__ieee754_pow+0x96a>
 800b77e:	f04f 0a00 	mov.w	sl, #0
 800b782:	e720      	b.n	800b5c6 <__ieee754_pow+0x7de>
 800b784:	4621      	mov	r1, r4
 800b786:	e7d6      	b.n	800b736 <__ieee754_pow+0x94e>
 800b788:	f04f 0b00 	mov.w	fp, #0
 800b78c:	f8df c078 	ldr.w	ip, [pc, #120]	; 800b808 <__ieee754_pow+0xa20>
 800b790:	f7ff bbba 	b.w	800af08 <__ieee754_pow+0x120>
 800b794:	f04f 0b00 	mov.w	fp, #0
 800b798:	f04f 0c00 	mov.w	ip, #0
 800b79c:	f7ff bbb4 	b.w	800af08 <__ieee754_pow+0x120>
 800b7a0:	4640      	mov	r0, r8
 800b7a2:	4649      	mov	r1, r9
 800b7a4:	f7ff bb3d 	b.w	800ae22 <__ieee754_pow+0x3a>
 800b7a8:	9200      	str	r2, [sp, #0]
 800b7aa:	f7ff bb89 	b.w	800aec0 <__ieee754_pow+0xd8>
 800b7ae:	2300      	movs	r3, #0
 800b7b0:	f7ff bb73 	b.w	800ae9a <__ieee754_pow+0xb2>
 800b7b4:	f3af 8000 	nop.w
 800b7b8:	652b82fe 	.word	0x652b82fe
 800b7bc:	3c971547 	.word	0x3c971547
 800b7c0:	00000000 	.word	0x00000000
 800b7c4:	3fe62e43 	.word	0x3fe62e43
 800b7c8:	fefa39ef 	.word	0xfefa39ef
 800b7cc:	3fe62e42 	.word	0x3fe62e42
 800b7d0:	0ca86c39 	.word	0x0ca86c39
 800b7d4:	be205c61 	.word	0xbe205c61
 800b7d8:	72bea4d0 	.word	0x72bea4d0
 800b7dc:	3e663769 	.word	0x3e663769
 800b7e0:	c5d26bf1 	.word	0xc5d26bf1
 800b7e4:	3ebbbd41 	.word	0x3ebbbd41
 800b7e8:	af25de2c 	.word	0xaf25de2c
 800b7ec:	3f11566a 	.word	0x3f11566a
 800b7f0:	16bebd93 	.word	0x16bebd93
 800b7f4:	3f66c16c 	.word	0x3f66c16c
 800b7f8:	5555553e 	.word	0x5555553e
 800b7fc:	3fc55555 	.word	0x3fc55555
 800b800:	3fe00000 	.word	0x3fe00000
 800b804:	000fffff 	.word	0x000fffff
 800b808:	3ff00000 	.word	0x3ff00000
 800b80c:	4090cbff 	.word	0x4090cbff
 800b810:	3f6f3400 	.word	0x3f6f3400

0800b814 <__ieee754_sqrt>:
 800b814:	f8df c158 	ldr.w	ip, [pc, #344]	; 800b970 <__ieee754_sqrt+0x15c>
 800b818:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b81c:	ea3c 0c01 	bics.w	ip, ip, r1
 800b820:	4606      	mov	r6, r0
 800b822:	460d      	mov	r5, r1
 800b824:	460c      	mov	r4, r1
 800b826:	460a      	mov	r2, r1
 800b828:	4607      	mov	r7, r0
 800b82a:	4603      	mov	r3, r0
 800b82c:	d10f      	bne.n	800b84e <__ieee754_sqrt+0x3a>
 800b82e:	4602      	mov	r2, r0
 800b830:	460b      	mov	r3, r1
 800b832:	f7f4 fe49 	bl	80004c8 <__aeabi_dmul>
 800b836:	4602      	mov	r2, r0
 800b838:	460b      	mov	r3, r1
 800b83a:	4630      	mov	r0, r6
 800b83c:	4629      	mov	r1, r5
 800b83e:	f7f4 fc8d 	bl	800015c <__adddf3>
 800b842:	4606      	mov	r6, r0
 800b844:	460d      	mov	r5, r1
 800b846:	4630      	mov	r0, r6
 800b848:	4629      	mov	r1, r5
 800b84a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b84e:	2900      	cmp	r1, #0
 800b850:	dc0e      	bgt.n	800b870 <__ieee754_sqrt+0x5c>
 800b852:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800b856:	ea5c 0707 	orrs.w	r7, ip, r7
 800b85a:	d0f4      	beq.n	800b846 <__ieee754_sqrt+0x32>
 800b85c:	b141      	cbz	r1, 800b870 <__ieee754_sqrt+0x5c>
 800b85e:	4602      	mov	r2, r0
 800b860:	460b      	mov	r3, r1
 800b862:	f7f4 fc79 	bl	8000158 <__aeabi_dsub>
 800b866:	4602      	mov	r2, r0
 800b868:	460b      	mov	r3, r1
 800b86a:	f7f4 ff57 	bl	800071c <__aeabi_ddiv>
 800b86e:	e7e8      	b.n	800b842 <__ieee754_sqrt+0x2e>
 800b870:	1521      	asrs	r1, r4, #20
 800b872:	d075      	beq.n	800b960 <__ieee754_sqrt+0x14c>
 800b874:	07cc      	lsls	r4, r1, #31
 800b876:	f04f 0400 	mov.w	r4, #0
 800b87a:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800b87e:	f2a1 37ff 	subw	r7, r1, #1023	; 0x3ff
 800b882:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800b886:	bf5e      	ittt	pl
 800b888:	0fd9      	lsrpl	r1, r3, #31
 800b88a:	005b      	lslpl	r3, r3, #1
 800b88c:	eb01 0242 	addpl.w	r2, r1, r2, lsl #1
 800b890:	0fd9      	lsrs	r1, r3, #31
 800b892:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800b896:	2516      	movs	r5, #22
 800b898:	4620      	mov	r0, r4
 800b89a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b89e:	107f      	asrs	r7, r7, #1
 800b8a0:	005b      	lsls	r3, r3, #1
 800b8a2:	1846      	adds	r6, r0, r1
 800b8a4:	4296      	cmp	r6, r2
 800b8a6:	bfde      	ittt	le
 800b8a8:	1b92      	suble	r2, r2, r6
 800b8aa:	1870      	addle	r0, r6, r1
 800b8ac:	1864      	addle	r4, r4, r1
 800b8ae:	0052      	lsls	r2, r2, #1
 800b8b0:	3d01      	subs	r5, #1
 800b8b2:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800b8b6:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800b8ba:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b8be:	d1f0      	bne.n	800b8a2 <__ieee754_sqrt+0x8e>
 800b8c0:	4629      	mov	r1, r5
 800b8c2:	f04f 0e20 	mov.w	lr, #32
 800b8c6:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800b8ca:	4282      	cmp	r2, r0
 800b8cc:	eb06 0c05 	add.w	ip, r6, r5
 800b8d0:	dc02      	bgt.n	800b8d8 <__ieee754_sqrt+0xc4>
 800b8d2:	d113      	bne.n	800b8fc <__ieee754_sqrt+0xe8>
 800b8d4:	459c      	cmp	ip, r3
 800b8d6:	d811      	bhi.n	800b8fc <__ieee754_sqrt+0xe8>
 800b8d8:	f1bc 0f00 	cmp.w	ip, #0
 800b8dc:	eb0c 0506 	add.w	r5, ip, r6
 800b8e0:	da43      	bge.n	800b96a <__ieee754_sqrt+0x156>
 800b8e2:	2d00      	cmp	r5, #0
 800b8e4:	db41      	blt.n	800b96a <__ieee754_sqrt+0x156>
 800b8e6:	f100 0801 	add.w	r8, r0, #1
 800b8ea:	1a12      	subs	r2, r2, r0
 800b8ec:	4640      	mov	r0, r8
 800b8ee:	459c      	cmp	ip, r3
 800b8f0:	bf88      	it	hi
 800b8f2:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800b8f6:	eba3 030c 	sub.w	r3, r3, ip
 800b8fa:	4431      	add	r1, r6
 800b8fc:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800b900:	f1be 0e01 	subs.w	lr, lr, #1
 800b904:	eb0c 0242 	add.w	r2, ip, r2, lsl #1
 800b908:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b90c:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800b910:	d1db      	bne.n	800b8ca <__ieee754_sqrt+0xb6>
 800b912:	4313      	orrs	r3, r2
 800b914:	d006      	beq.n	800b924 <__ieee754_sqrt+0x110>
 800b916:	1c48      	adds	r0, r1, #1
 800b918:	bf0b      	itete	eq
 800b91a:	4671      	moveq	r1, lr
 800b91c:	3101      	addne	r1, #1
 800b91e:	3401      	addeq	r4, #1
 800b920:	f021 0101 	bicne.w	r1, r1, #1
 800b924:	1063      	asrs	r3, r4, #1
 800b926:	0849      	lsrs	r1, r1, #1
 800b928:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800b92c:	07e2      	lsls	r2, r4, #31
 800b92e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800b932:	bf48      	it	mi
 800b934:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 800b938:	460e      	mov	r6, r1
 800b93a:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800b93e:	e782      	b.n	800b846 <__ieee754_sqrt+0x32>
 800b940:	0ada      	lsrs	r2, r3, #11
 800b942:	3815      	subs	r0, #21
 800b944:	055b      	lsls	r3, r3, #21
 800b946:	2a00      	cmp	r2, #0
 800b948:	d0fa      	beq.n	800b940 <__ieee754_sqrt+0x12c>
 800b94a:	02d5      	lsls	r5, r2, #11
 800b94c:	d50a      	bpl.n	800b964 <__ieee754_sqrt+0x150>
 800b94e:	f1c1 0420 	rsb	r4, r1, #32
 800b952:	fa23 f404 	lsr.w	r4, r3, r4
 800b956:	1e4d      	subs	r5, r1, #1
 800b958:	408b      	lsls	r3, r1
 800b95a:	4322      	orrs	r2, r4
 800b95c:	1b41      	subs	r1, r0, r5
 800b95e:	e789      	b.n	800b874 <__ieee754_sqrt+0x60>
 800b960:	4608      	mov	r0, r1
 800b962:	e7f0      	b.n	800b946 <__ieee754_sqrt+0x132>
 800b964:	0052      	lsls	r2, r2, #1
 800b966:	3101      	adds	r1, #1
 800b968:	e7ef      	b.n	800b94a <__ieee754_sqrt+0x136>
 800b96a:	4680      	mov	r8, r0
 800b96c:	e7bd      	b.n	800b8ea <__ieee754_sqrt+0xd6>
 800b96e:	bf00      	nop
 800b970:	7ff00000 	.word	0x7ff00000

0800b974 <__ieee754_asinf>:
 800b974:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b978:	f020 4800 	bic.w	r8, r0, #2147483648	; 0x80000000
 800b97c:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 800b980:	4604      	mov	r4, r0
 800b982:	4605      	mov	r5, r0
 800b984:	d10c      	bne.n	800b9a0 <__ieee754_asinf+0x2c>
 800b986:	498d      	ldr	r1, [pc, #564]	; (800bbbc <__ieee754_asinf+0x248>)
 800b988:	f7f5 f9cc 	bl	8000d24 <__aeabi_fmul>
 800b98c:	498c      	ldr	r1, [pc, #560]	; (800bbc0 <__ieee754_asinf+0x24c>)
 800b98e:	4605      	mov	r5, r0
 800b990:	4620      	mov	r0, r4
 800b992:	f7f5 f9c7 	bl	8000d24 <__aeabi_fmul>
 800b996:	4601      	mov	r1, r0
 800b998:	4628      	mov	r0, r5
 800b99a:	f7f5 f8bb 	bl	8000b14 <__addsf3>
 800b99e:	e006      	b.n	800b9ae <__ieee754_asinf+0x3a>
 800b9a0:	dd07      	ble.n	800b9b2 <__ieee754_asinf+0x3e>
 800b9a2:	4601      	mov	r1, r0
 800b9a4:	f7f5 f8b4 	bl	8000b10 <__aeabi_fsub>
 800b9a8:	4601      	mov	r1, r0
 800b9aa:	f7f5 fa6f 	bl	8000e8c <__aeabi_fdiv>
 800b9ae:	4604      	mov	r4, r0
 800b9b0:	e00e      	b.n	800b9d0 <__ieee754_asinf+0x5c>
 800b9b2:	f1b8 5f7c 	cmp.w	r8, #1056964608	; 0x3f000000
 800b9b6:	da58      	bge.n	800ba6a <__ieee754_asinf+0xf6>
 800b9b8:	f1b8 5f48 	cmp.w	r8, #838860800	; 0x32000000
 800b9bc:	da0b      	bge.n	800b9d6 <__ieee754_asinf+0x62>
 800b9be:	4981      	ldr	r1, [pc, #516]	; (800bbc4 <__ieee754_asinf+0x250>)
 800b9c0:	f7f5 f8a8 	bl	8000b14 <__addsf3>
 800b9c4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800b9c8:	f7f5 fb68 	bl	800109c <__aeabi_fcmpgt>
 800b9cc:	2800      	cmp	r0, #0
 800b9ce:	d04c      	beq.n	800ba6a <__ieee754_asinf+0xf6>
 800b9d0:	4620      	mov	r0, r4
 800b9d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b9d6:	4601      	mov	r1, r0
 800b9d8:	f7f5 f9a4 	bl	8000d24 <__aeabi_fmul>
 800b9dc:	4605      	mov	r5, r0
 800b9de:	497a      	ldr	r1, [pc, #488]	; (800bbc8 <__ieee754_asinf+0x254>)
 800b9e0:	f7f5 f9a0 	bl	8000d24 <__aeabi_fmul>
 800b9e4:	4979      	ldr	r1, [pc, #484]	; (800bbcc <__ieee754_asinf+0x258>)
 800b9e6:	f7f5 f895 	bl	8000b14 <__addsf3>
 800b9ea:	4629      	mov	r1, r5
 800b9ec:	f7f5 f99a 	bl	8000d24 <__aeabi_fmul>
 800b9f0:	4977      	ldr	r1, [pc, #476]	; (800bbd0 <__ieee754_asinf+0x25c>)
 800b9f2:	f7f5 f88d 	bl	8000b10 <__aeabi_fsub>
 800b9f6:	4629      	mov	r1, r5
 800b9f8:	f7f5 f994 	bl	8000d24 <__aeabi_fmul>
 800b9fc:	4975      	ldr	r1, [pc, #468]	; (800bbd4 <__ieee754_asinf+0x260>)
 800b9fe:	f7f5 f889 	bl	8000b14 <__addsf3>
 800ba02:	4629      	mov	r1, r5
 800ba04:	f7f5 f98e 	bl	8000d24 <__aeabi_fmul>
 800ba08:	4973      	ldr	r1, [pc, #460]	; (800bbd8 <__ieee754_asinf+0x264>)
 800ba0a:	f7f5 f881 	bl	8000b10 <__aeabi_fsub>
 800ba0e:	4629      	mov	r1, r5
 800ba10:	f7f5 f988 	bl	8000d24 <__aeabi_fmul>
 800ba14:	4971      	ldr	r1, [pc, #452]	; (800bbdc <__ieee754_asinf+0x268>)
 800ba16:	f7f5 f87d 	bl	8000b14 <__addsf3>
 800ba1a:	4629      	mov	r1, r5
 800ba1c:	f7f5 f982 	bl	8000d24 <__aeabi_fmul>
 800ba20:	496f      	ldr	r1, [pc, #444]	; (800bbe0 <__ieee754_asinf+0x26c>)
 800ba22:	4606      	mov	r6, r0
 800ba24:	4628      	mov	r0, r5
 800ba26:	f7f5 f97d 	bl	8000d24 <__aeabi_fmul>
 800ba2a:	496e      	ldr	r1, [pc, #440]	; (800bbe4 <__ieee754_asinf+0x270>)
 800ba2c:	f7f5 f870 	bl	8000b10 <__aeabi_fsub>
 800ba30:	4629      	mov	r1, r5
 800ba32:	f7f5 f977 	bl	8000d24 <__aeabi_fmul>
 800ba36:	496c      	ldr	r1, [pc, #432]	; (800bbe8 <__ieee754_asinf+0x274>)
 800ba38:	f7f5 f86c 	bl	8000b14 <__addsf3>
 800ba3c:	4629      	mov	r1, r5
 800ba3e:	f7f5 f971 	bl	8000d24 <__aeabi_fmul>
 800ba42:	496a      	ldr	r1, [pc, #424]	; (800bbec <__ieee754_asinf+0x278>)
 800ba44:	f7f5 f864 	bl	8000b10 <__aeabi_fsub>
 800ba48:	4629      	mov	r1, r5
 800ba4a:	f7f5 f96b 	bl	8000d24 <__aeabi_fmul>
 800ba4e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ba52:	f7f5 f85f 	bl	8000b14 <__addsf3>
 800ba56:	4601      	mov	r1, r0
 800ba58:	4630      	mov	r0, r6
 800ba5a:	f7f5 fa17 	bl	8000e8c <__aeabi_fdiv>
 800ba5e:	4621      	mov	r1, r4
 800ba60:	f7f5 f960 	bl	8000d24 <__aeabi_fmul>
 800ba64:	4601      	mov	r1, r0
 800ba66:	4620      	mov	r0, r4
 800ba68:	e797      	b.n	800b99a <__ieee754_asinf+0x26>
 800ba6a:	4620      	mov	r0, r4
 800ba6c:	f000 fb5e 	bl	800c12c <fabsf>
 800ba70:	4601      	mov	r1, r0
 800ba72:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800ba76:	f7f5 f84b 	bl	8000b10 <__aeabi_fsub>
 800ba7a:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800ba7e:	f7f5 f951 	bl	8000d24 <__aeabi_fmul>
 800ba82:	4606      	mov	r6, r0
 800ba84:	4950      	ldr	r1, [pc, #320]	; (800bbc8 <__ieee754_asinf+0x254>)
 800ba86:	f7f5 f94d 	bl	8000d24 <__aeabi_fmul>
 800ba8a:	4950      	ldr	r1, [pc, #320]	; (800bbcc <__ieee754_asinf+0x258>)
 800ba8c:	f7f5 f842 	bl	8000b14 <__addsf3>
 800ba90:	4631      	mov	r1, r6
 800ba92:	f7f5 f947 	bl	8000d24 <__aeabi_fmul>
 800ba96:	494e      	ldr	r1, [pc, #312]	; (800bbd0 <__ieee754_asinf+0x25c>)
 800ba98:	f7f5 f83a 	bl	8000b10 <__aeabi_fsub>
 800ba9c:	4631      	mov	r1, r6
 800ba9e:	f7f5 f941 	bl	8000d24 <__aeabi_fmul>
 800baa2:	494c      	ldr	r1, [pc, #304]	; (800bbd4 <__ieee754_asinf+0x260>)
 800baa4:	f7f5 f836 	bl	8000b14 <__addsf3>
 800baa8:	4631      	mov	r1, r6
 800baaa:	f7f5 f93b 	bl	8000d24 <__aeabi_fmul>
 800baae:	494a      	ldr	r1, [pc, #296]	; (800bbd8 <__ieee754_asinf+0x264>)
 800bab0:	f7f5 f82e 	bl	8000b10 <__aeabi_fsub>
 800bab4:	4631      	mov	r1, r6
 800bab6:	f7f5 f935 	bl	8000d24 <__aeabi_fmul>
 800baba:	4948      	ldr	r1, [pc, #288]	; (800bbdc <__ieee754_asinf+0x268>)
 800babc:	f7f5 f82a 	bl	8000b14 <__addsf3>
 800bac0:	4631      	mov	r1, r6
 800bac2:	f7f5 f92f 	bl	8000d24 <__aeabi_fmul>
 800bac6:	4946      	ldr	r1, [pc, #280]	; (800bbe0 <__ieee754_asinf+0x26c>)
 800bac8:	4681      	mov	r9, r0
 800baca:	4630      	mov	r0, r6
 800bacc:	f7f5 f92a 	bl	8000d24 <__aeabi_fmul>
 800bad0:	4944      	ldr	r1, [pc, #272]	; (800bbe4 <__ieee754_asinf+0x270>)
 800bad2:	f7f5 f81d 	bl	8000b10 <__aeabi_fsub>
 800bad6:	4631      	mov	r1, r6
 800bad8:	f7f5 f924 	bl	8000d24 <__aeabi_fmul>
 800badc:	4942      	ldr	r1, [pc, #264]	; (800bbe8 <__ieee754_asinf+0x274>)
 800bade:	f7f5 f819 	bl	8000b14 <__addsf3>
 800bae2:	4631      	mov	r1, r6
 800bae4:	f7f5 f91e 	bl	8000d24 <__aeabi_fmul>
 800bae8:	4940      	ldr	r1, [pc, #256]	; (800bbec <__ieee754_asinf+0x278>)
 800baea:	f7f5 f811 	bl	8000b10 <__aeabi_fsub>
 800baee:	4631      	mov	r1, r6
 800baf0:	f7f5 f918 	bl	8000d24 <__aeabi_fmul>
 800baf4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800baf8:	f7f5 f80c 	bl	8000b14 <__addsf3>
 800bafc:	4682      	mov	sl, r0
 800bafe:	4630      	mov	r0, r6
 800bb00:	f000 f902 	bl	800bd08 <__ieee754_sqrtf>
 800bb04:	4b3a      	ldr	r3, [pc, #232]	; (800bbf0 <__ieee754_asinf+0x27c>)
 800bb06:	4607      	mov	r7, r0
 800bb08:	4598      	cmp	r8, r3
 800bb0a:	dd1a      	ble.n	800bb42 <__ieee754_asinf+0x1ce>
 800bb0c:	4651      	mov	r1, sl
 800bb0e:	4648      	mov	r0, r9
 800bb10:	f7f5 f9bc 	bl	8000e8c <__aeabi_fdiv>
 800bb14:	4639      	mov	r1, r7
 800bb16:	f7f5 f905 	bl	8000d24 <__aeabi_fmul>
 800bb1a:	4639      	mov	r1, r7
 800bb1c:	f7f4 fffa 	bl	8000b14 <__addsf3>
 800bb20:	4601      	mov	r1, r0
 800bb22:	f7f4 fff7 	bl	8000b14 <__addsf3>
 800bb26:	4933      	ldr	r1, [pc, #204]	; (800bbf4 <__ieee754_asinf+0x280>)
 800bb28:	f7f4 fff4 	bl	8000b14 <__addsf3>
 800bb2c:	4601      	mov	r1, r0
 800bb2e:	4823      	ldr	r0, [pc, #140]	; (800bbbc <__ieee754_asinf+0x248>)
 800bb30:	f7f4 ffee 	bl	8000b10 <__aeabi_fsub>
 800bb34:	2d00      	cmp	r5, #0
 800bb36:	4604      	mov	r4, r0
 800bb38:	f73f af4a 	bgt.w	800b9d0 <__ieee754_asinf+0x5c>
 800bb3c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800bb40:	e735      	b.n	800b9ae <__ieee754_asinf+0x3a>
 800bb42:	4601      	mov	r1, r0
 800bb44:	f420 687f 	bic.w	r8, r0, #4080	; 0xff0
 800bb48:	f7f4 ffe4 	bl	8000b14 <__addsf3>
 800bb4c:	4651      	mov	r1, sl
 800bb4e:	4604      	mov	r4, r0
 800bb50:	4648      	mov	r0, r9
 800bb52:	f7f5 f99b 	bl	8000e8c <__aeabi_fdiv>
 800bb56:	4601      	mov	r1, r0
 800bb58:	4620      	mov	r0, r4
 800bb5a:	f7f5 f8e3 	bl	8000d24 <__aeabi_fmul>
 800bb5e:	f028 080f 	bic.w	r8, r8, #15
 800bb62:	4681      	mov	r9, r0
 800bb64:	4641      	mov	r1, r8
 800bb66:	4640      	mov	r0, r8
 800bb68:	f7f5 f8dc 	bl	8000d24 <__aeabi_fmul>
 800bb6c:	4601      	mov	r1, r0
 800bb6e:	4630      	mov	r0, r6
 800bb70:	f7f4 ffce 	bl	8000b10 <__aeabi_fsub>
 800bb74:	4641      	mov	r1, r8
 800bb76:	4604      	mov	r4, r0
 800bb78:	4638      	mov	r0, r7
 800bb7a:	f7f4 ffcb 	bl	8000b14 <__addsf3>
 800bb7e:	4601      	mov	r1, r0
 800bb80:	4620      	mov	r0, r4
 800bb82:	f7f5 f983 	bl	8000e8c <__aeabi_fdiv>
 800bb86:	4601      	mov	r1, r0
 800bb88:	f7f4 ffc4 	bl	8000b14 <__addsf3>
 800bb8c:	4601      	mov	r1, r0
 800bb8e:	480c      	ldr	r0, [pc, #48]	; (800bbc0 <__ieee754_asinf+0x24c>)
 800bb90:	f7f4 ffbe 	bl	8000b10 <__aeabi_fsub>
 800bb94:	4601      	mov	r1, r0
 800bb96:	4648      	mov	r0, r9
 800bb98:	f7f4 ffba 	bl	8000b10 <__aeabi_fsub>
 800bb9c:	4641      	mov	r1, r8
 800bb9e:	4604      	mov	r4, r0
 800bba0:	4640      	mov	r0, r8
 800bba2:	f7f4 ffb7 	bl	8000b14 <__addsf3>
 800bba6:	4601      	mov	r1, r0
 800bba8:	4813      	ldr	r0, [pc, #76]	; (800bbf8 <__ieee754_asinf+0x284>)
 800bbaa:	f7f4 ffb1 	bl	8000b10 <__aeabi_fsub>
 800bbae:	4601      	mov	r1, r0
 800bbb0:	4620      	mov	r0, r4
 800bbb2:	f7f4 ffad 	bl	8000b10 <__aeabi_fsub>
 800bbb6:	4601      	mov	r1, r0
 800bbb8:	480f      	ldr	r0, [pc, #60]	; (800bbf8 <__ieee754_asinf+0x284>)
 800bbba:	e7b9      	b.n	800bb30 <__ieee754_asinf+0x1bc>
 800bbbc:	3fc90fdb 	.word	0x3fc90fdb
 800bbc0:	b33bbd2e 	.word	0xb33bbd2e
 800bbc4:	7149f2ca 	.word	0x7149f2ca
 800bbc8:	3811ef08 	.word	0x3811ef08
 800bbcc:	3a4f7f04 	.word	0x3a4f7f04
 800bbd0:	3d241146 	.word	0x3d241146
 800bbd4:	3e4e0aa8 	.word	0x3e4e0aa8
 800bbd8:	3ea6b090 	.word	0x3ea6b090
 800bbdc:	3e2aaaab 	.word	0x3e2aaaab
 800bbe0:	3d9dc62e 	.word	0x3d9dc62e
 800bbe4:	3f303361 	.word	0x3f303361
 800bbe8:	4001572d 	.word	0x4001572d
 800bbec:	4019d139 	.word	0x4019d139
 800bbf0:	3f799999 	.word	0x3f799999
 800bbf4:	333bbd2e 	.word	0x333bbd2e
 800bbf8:	3f490fdb 	.word	0x3f490fdb

0800bbfc <__ieee754_atan2f>:
 800bbfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbfe:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800bc02:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 800bc06:	4603      	mov	r3, r0
 800bc08:	dc05      	bgt.n	800bc16 <__ieee754_atan2f+0x1a>
 800bc0a:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 800bc0e:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800bc12:	4607      	mov	r7, r0
 800bc14:	dd04      	ble.n	800bc20 <__ieee754_atan2f+0x24>
 800bc16:	4618      	mov	r0, r3
 800bc18:	f7f4 ff7c 	bl	8000b14 <__addsf3>
 800bc1c:	4603      	mov	r3, r0
 800bc1e:	e011      	b.n	800bc44 <__ieee754_atan2f+0x48>
 800bc20:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 800bc24:	d103      	bne.n	800bc2e <__ieee754_atan2f+0x32>
 800bc26:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800bc2a:	f000 b973 	b.w	800bf14 <atanf>
 800bc2e:	178c      	asrs	r4, r1, #30
 800bc30:	f004 0402 	and.w	r4, r4, #2
 800bc34:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800bc38:	b932      	cbnz	r2, 800bc48 <__ieee754_atan2f+0x4c>
 800bc3a:	2c02      	cmp	r4, #2
 800bc3c:	d04c      	beq.n	800bcd8 <__ieee754_atan2f+0xdc>
 800bc3e:	2c03      	cmp	r4, #3
 800bc40:	d100      	bne.n	800bc44 <__ieee754_atan2f+0x48>
 800bc42:	4b29      	ldr	r3, [pc, #164]	; (800bce8 <__ieee754_atan2f+0xec>)
 800bc44:	4618      	mov	r0, r3
 800bc46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bc48:	b91e      	cbnz	r6, 800bc52 <__ieee754_atan2f+0x56>
 800bc4a:	2f00      	cmp	r7, #0
 800bc4c:	da4a      	bge.n	800bce4 <__ieee754_atan2f+0xe8>
 800bc4e:	4b27      	ldr	r3, [pc, #156]	; (800bcec <__ieee754_atan2f+0xf0>)
 800bc50:	e7f8      	b.n	800bc44 <__ieee754_atan2f+0x48>
 800bc52:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 800bc56:	d10e      	bne.n	800bc76 <__ieee754_atan2f+0x7a>
 800bc58:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800bc5c:	f104 34ff 	add.w	r4, r4, #4294967295
 800bc60:	d105      	bne.n	800bc6e <__ieee754_atan2f+0x72>
 800bc62:	2c02      	cmp	r4, #2
 800bc64:	d83a      	bhi.n	800bcdc <__ieee754_atan2f+0xe0>
 800bc66:	4b22      	ldr	r3, [pc, #136]	; (800bcf0 <__ieee754_atan2f+0xf4>)
 800bc68:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800bc6c:	e7ea      	b.n	800bc44 <__ieee754_atan2f+0x48>
 800bc6e:	2c02      	cmp	r4, #2
 800bc70:	d836      	bhi.n	800bce0 <__ieee754_atan2f+0xe4>
 800bc72:	4b20      	ldr	r3, [pc, #128]	; (800bcf4 <__ieee754_atan2f+0xf8>)
 800bc74:	e7f8      	b.n	800bc68 <__ieee754_atan2f+0x6c>
 800bc76:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800bc7a:	d0e6      	beq.n	800bc4a <__ieee754_atan2f+0x4e>
 800bc7c:	1b92      	subs	r2, r2, r6
 800bc7e:	f1b2 5ff4 	cmp.w	r2, #511705088	; 0x1e800000
 800bc82:	ea4f 50e2 	mov.w	r0, r2, asr #23
 800bc86:	da17      	bge.n	800bcb8 <__ieee754_atan2f+0xbc>
 800bc88:	2900      	cmp	r1, #0
 800bc8a:	da01      	bge.n	800bc90 <__ieee754_atan2f+0x94>
 800bc8c:	303c      	adds	r0, #60	; 0x3c
 800bc8e:	db15      	blt.n	800bcbc <__ieee754_atan2f+0xc0>
 800bc90:	4618      	mov	r0, r3
 800bc92:	f7f5 f8fb 	bl	8000e8c <__aeabi_fdiv>
 800bc96:	f000 fa49 	bl	800c12c <fabsf>
 800bc9a:	f000 f93b 	bl	800bf14 <atanf>
 800bc9e:	4603      	mov	r3, r0
 800bca0:	2c01      	cmp	r4, #1
 800bca2:	d00d      	beq.n	800bcc0 <__ieee754_atan2f+0xc4>
 800bca4:	2c02      	cmp	r4, #2
 800bca6:	d00e      	beq.n	800bcc6 <__ieee754_atan2f+0xca>
 800bca8:	2c00      	cmp	r4, #0
 800bcaa:	d0cb      	beq.n	800bc44 <__ieee754_atan2f+0x48>
 800bcac:	4912      	ldr	r1, [pc, #72]	; (800bcf8 <__ieee754_atan2f+0xfc>)
 800bcae:	4618      	mov	r0, r3
 800bcb0:	f7f4 ff30 	bl	8000b14 <__addsf3>
 800bcb4:	4911      	ldr	r1, [pc, #68]	; (800bcfc <__ieee754_atan2f+0x100>)
 800bcb6:	e00c      	b.n	800bcd2 <__ieee754_atan2f+0xd6>
 800bcb8:	4b11      	ldr	r3, [pc, #68]	; (800bd00 <__ieee754_atan2f+0x104>)
 800bcba:	e7f1      	b.n	800bca0 <__ieee754_atan2f+0xa4>
 800bcbc:	2300      	movs	r3, #0
 800bcbe:	e7ef      	b.n	800bca0 <__ieee754_atan2f+0xa4>
 800bcc0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800bcc4:	e7be      	b.n	800bc44 <__ieee754_atan2f+0x48>
 800bcc6:	490c      	ldr	r1, [pc, #48]	; (800bcf8 <__ieee754_atan2f+0xfc>)
 800bcc8:	4618      	mov	r0, r3
 800bcca:	f7f4 ff23 	bl	8000b14 <__addsf3>
 800bcce:	4601      	mov	r1, r0
 800bcd0:	480a      	ldr	r0, [pc, #40]	; (800bcfc <__ieee754_atan2f+0x100>)
 800bcd2:	f7f4 ff1d 	bl	8000b10 <__aeabi_fsub>
 800bcd6:	e7a1      	b.n	800bc1c <__ieee754_atan2f+0x20>
 800bcd8:	4b08      	ldr	r3, [pc, #32]	; (800bcfc <__ieee754_atan2f+0x100>)
 800bcda:	e7b3      	b.n	800bc44 <__ieee754_atan2f+0x48>
 800bcdc:	4b09      	ldr	r3, [pc, #36]	; (800bd04 <__ieee754_atan2f+0x108>)
 800bcde:	e7b1      	b.n	800bc44 <__ieee754_atan2f+0x48>
 800bce0:	2300      	movs	r3, #0
 800bce2:	e7af      	b.n	800bc44 <__ieee754_atan2f+0x48>
 800bce4:	4b06      	ldr	r3, [pc, #24]	; (800bd00 <__ieee754_atan2f+0x104>)
 800bce6:	e7ad      	b.n	800bc44 <__ieee754_atan2f+0x48>
 800bce8:	c0490fdb 	.word	0xc0490fdb
 800bcec:	bfc90fdb 	.word	0xbfc90fdb
 800bcf0:	0800c428 	.word	0x0800c428
 800bcf4:	0800c434 	.word	0x0800c434
 800bcf8:	33bbbd2e 	.word	0x33bbbd2e
 800bcfc:	40490fdb 	.word	0x40490fdb
 800bd00:	3fc90fdb 	.word	0x3fc90fdb
 800bd04:	3f490fdb 	.word	0x3f490fdb

0800bd08 <__ieee754_sqrtf>:
 800bd08:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 800bd0c:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800bd10:	b570      	push	{r4, r5, r6, lr}
 800bd12:	4603      	mov	r3, r0
 800bd14:	4604      	mov	r4, r0
 800bd16:	d309      	bcc.n	800bd2c <__ieee754_sqrtf+0x24>
 800bd18:	4601      	mov	r1, r0
 800bd1a:	f7f5 f803 	bl	8000d24 <__aeabi_fmul>
 800bd1e:	4601      	mov	r1, r0
 800bd20:	4620      	mov	r0, r4
 800bd22:	f7f4 fef7 	bl	8000b14 <__addsf3>
 800bd26:	4604      	mov	r4, r0
 800bd28:	4620      	mov	r0, r4
 800bd2a:	bd70      	pop	{r4, r5, r6, pc}
 800bd2c:	2a00      	cmp	r2, #0
 800bd2e:	d0fb      	beq.n	800bd28 <__ieee754_sqrtf+0x20>
 800bd30:	2800      	cmp	r0, #0
 800bd32:	da06      	bge.n	800bd42 <__ieee754_sqrtf+0x3a>
 800bd34:	4601      	mov	r1, r0
 800bd36:	f7f4 feeb 	bl	8000b10 <__aeabi_fsub>
 800bd3a:	4601      	mov	r1, r0
 800bd3c:	f7f5 f8a6 	bl	8000e8c <__aeabi_fdiv>
 800bd40:	e7f1      	b.n	800bd26 <__ieee754_sqrtf+0x1e>
 800bd42:	f010 42ff 	ands.w	r2, r0, #2139095040	; 0x7f800000
 800bd46:	ea4f 51e0 	mov.w	r1, r0, asr #23
 800bd4a:	d029      	beq.n	800bda0 <__ieee754_sqrtf+0x98>
 800bd4c:	f3c3 0216 	ubfx	r2, r3, #0, #23
 800bd50:	07cb      	lsls	r3, r1, #31
 800bd52:	f04f 0300 	mov.w	r3, #0
 800bd56:	f1a1 007f 	sub.w	r0, r1, #127	; 0x7f
 800bd5a:	f04f 0419 	mov.w	r4, #25
 800bd5e:	461e      	mov	r6, r3
 800bd60:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 800bd64:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800bd68:	bf58      	it	pl
 800bd6a:	0052      	lslpl	r2, r2, #1
 800bd6c:	1040      	asrs	r0, r0, #1
 800bd6e:	0052      	lsls	r2, r2, #1
 800bd70:	1875      	adds	r5, r6, r1
 800bd72:	4295      	cmp	r5, r2
 800bd74:	bfde      	ittt	le
 800bd76:	186e      	addle	r6, r5, r1
 800bd78:	1b52      	suble	r2, r2, r5
 800bd7a:	185b      	addle	r3, r3, r1
 800bd7c:	3c01      	subs	r4, #1
 800bd7e:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800bd82:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800bd86:	d1f3      	bne.n	800bd70 <__ieee754_sqrtf+0x68>
 800bd88:	b112      	cbz	r2, 800bd90 <__ieee754_sqrtf+0x88>
 800bd8a:	3301      	adds	r3, #1
 800bd8c:	f023 0301 	bic.w	r3, r3, #1
 800bd90:	105c      	asrs	r4, r3, #1
 800bd92:	f104 547c 	add.w	r4, r4, #1056964608	; 0x3f000000
 800bd96:	eb04 54c0 	add.w	r4, r4, r0, lsl #23
 800bd9a:	e7c5      	b.n	800bd28 <__ieee754_sqrtf+0x20>
 800bd9c:	005b      	lsls	r3, r3, #1
 800bd9e:	3201      	adds	r2, #1
 800bda0:	0218      	lsls	r0, r3, #8
 800bda2:	d5fb      	bpl.n	800bd9c <__ieee754_sqrtf+0x94>
 800bda4:	3a01      	subs	r2, #1
 800bda6:	1a89      	subs	r1, r1, r2
 800bda8:	e7d0      	b.n	800bd4c <__ieee754_sqrtf+0x44>

0800bdaa <with_errno>:
 800bdaa:	b570      	push	{r4, r5, r6, lr}
 800bdac:	4604      	mov	r4, r0
 800bdae:	460d      	mov	r5, r1
 800bdb0:	4616      	mov	r6, r2
 800bdb2:	f7fe fac9 	bl	800a348 <__errno>
 800bdb6:	4629      	mov	r1, r5
 800bdb8:	6006      	str	r6, [r0, #0]
 800bdba:	4620      	mov	r0, r4
 800bdbc:	bd70      	pop	{r4, r5, r6, pc}

0800bdbe <xflow>:
 800bdbe:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bdc0:	4615      	mov	r5, r2
 800bdc2:	461c      	mov	r4, r3
 800bdc4:	b180      	cbz	r0, 800bde8 <xflow+0x2a>
 800bdc6:	4610      	mov	r0, r2
 800bdc8:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800bdcc:	e9cd 0100 	strd	r0, r1, [sp]
 800bdd0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bdd4:	4628      	mov	r0, r5
 800bdd6:	4621      	mov	r1, r4
 800bdd8:	f7f4 fb76 	bl	80004c8 <__aeabi_dmul>
 800bddc:	2222      	movs	r2, #34	; 0x22
 800bdde:	b003      	add	sp, #12
 800bde0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bde4:	f7ff bfe1 	b.w	800bdaa <with_errno>
 800bde8:	4610      	mov	r0, r2
 800bdea:	4619      	mov	r1, r3
 800bdec:	e7ee      	b.n	800bdcc <xflow+0xe>

0800bdee <__math_uflow>:
 800bdee:	2200      	movs	r2, #0
 800bdf0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800bdf4:	f7ff bfe3 	b.w	800bdbe <xflow>

0800bdf8 <__math_oflow>:
 800bdf8:	2200      	movs	r2, #0
 800bdfa:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800bdfe:	f7ff bfde 	b.w	800bdbe <xflow>

0800be02 <fabs>:
 800be02:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800be06:	4770      	bx	lr

0800be08 <finite>:
 800be08:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 800be0c:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800be10:	0fc0      	lsrs	r0, r0, #31
 800be12:	4770      	bx	lr
 800be14:	0000      	movs	r0, r0
	...

0800be18 <scalbn>:
 800be18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be1a:	f3c1 560a 	ubfx	r6, r1, #20, #11
 800be1e:	4604      	mov	r4, r0
 800be20:	460d      	mov	r5, r1
 800be22:	4617      	mov	r7, r2
 800be24:	460b      	mov	r3, r1
 800be26:	b996      	cbnz	r6, 800be4e <scalbn+0x36>
 800be28:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800be2c:	4303      	orrs	r3, r0
 800be2e:	d039      	beq.n	800bea4 <scalbn+0x8c>
 800be30:	4b33      	ldr	r3, [pc, #204]	; (800bf00 <scalbn+0xe8>)
 800be32:	2200      	movs	r2, #0
 800be34:	f7f4 fb48 	bl	80004c8 <__aeabi_dmul>
 800be38:	4b32      	ldr	r3, [pc, #200]	; (800bf04 <scalbn+0xec>)
 800be3a:	4604      	mov	r4, r0
 800be3c:	429f      	cmp	r7, r3
 800be3e:	460d      	mov	r5, r1
 800be40:	da0f      	bge.n	800be62 <scalbn+0x4a>
 800be42:	a32b      	add	r3, pc, #172	; (adr r3, 800bef0 <scalbn+0xd8>)
 800be44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be48:	f7f4 fb3e 	bl	80004c8 <__aeabi_dmul>
 800be4c:	e006      	b.n	800be5c <scalbn+0x44>
 800be4e:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800be52:	4296      	cmp	r6, r2
 800be54:	d10a      	bne.n	800be6c <scalbn+0x54>
 800be56:	4602      	mov	r2, r0
 800be58:	f7f4 f980 	bl	800015c <__adddf3>
 800be5c:	4604      	mov	r4, r0
 800be5e:	460d      	mov	r5, r1
 800be60:	e020      	b.n	800bea4 <scalbn+0x8c>
 800be62:	460b      	mov	r3, r1
 800be64:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800be68:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 800be6c:	f240 72fe 	movw	r2, #2046	; 0x7fe
 800be70:	19b9      	adds	r1, r7, r6
 800be72:	4291      	cmp	r1, r2
 800be74:	dd0e      	ble.n	800be94 <scalbn+0x7c>
 800be76:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 800be7a:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 800be7e:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 800be82:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 800be86:	4820      	ldr	r0, [pc, #128]	; (800bf08 <scalbn+0xf0>)
 800be88:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 800be8c:	a31a      	add	r3, pc, #104	; (adr r3, 800bef8 <scalbn+0xe0>)
 800be8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be92:	e7d9      	b.n	800be48 <scalbn+0x30>
 800be94:	2900      	cmp	r1, #0
 800be96:	dd08      	ble.n	800beaa <scalbn+0x92>
 800be98:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800be9c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800bea0:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800bea4:	4620      	mov	r0, r4
 800bea6:	4629      	mov	r1, r5
 800bea8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800beaa:	f111 0f35 	cmn.w	r1, #53	; 0x35
 800beae:	da12      	bge.n	800bed6 <scalbn+0xbe>
 800beb0:	f24c 3350 	movw	r3, #50000	; 0xc350
 800beb4:	429f      	cmp	r7, r3
 800beb6:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 800beba:	ea4f 74c3 	mov.w	r4, r3, lsl #31
 800bebe:	dcdc      	bgt.n	800be7a <scalbn+0x62>
 800bec0:	a30b      	add	r3, pc, #44	; (adr r3, 800bef0 <scalbn+0xd8>)
 800bec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bec6:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 800beca:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 800bece:	480f      	ldr	r0, [pc, #60]	; (800bf0c <scalbn+0xf4>)
 800bed0:	f041 011f 	orr.w	r1, r1, #31
 800bed4:	e7b8      	b.n	800be48 <scalbn+0x30>
 800bed6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800beda:	3136      	adds	r1, #54	; 0x36
 800bedc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800bee0:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800bee4:	4620      	mov	r0, r4
 800bee6:	4629      	mov	r1, r5
 800bee8:	2200      	movs	r2, #0
 800beea:	4b09      	ldr	r3, [pc, #36]	; (800bf10 <scalbn+0xf8>)
 800beec:	e7ac      	b.n	800be48 <scalbn+0x30>
 800beee:	bf00      	nop
 800bef0:	c2f8f359 	.word	0xc2f8f359
 800bef4:	01a56e1f 	.word	0x01a56e1f
 800bef8:	8800759c 	.word	0x8800759c
 800befc:	7e37e43c 	.word	0x7e37e43c
 800bf00:	43500000 	.word	0x43500000
 800bf04:	ffff3cb0 	.word	0xffff3cb0
 800bf08:	8800759c 	.word	0x8800759c
 800bf0c:	c2f8f359 	.word	0xc2f8f359
 800bf10:	3c900000 	.word	0x3c900000

0800bf14 <atanf>:
 800bf14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf18:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 800bf1c:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
 800bf20:	4604      	mov	r4, r0
 800bf22:	4680      	mov	r8, r0
 800bf24:	db0e      	blt.n	800bf44 <atanf+0x30>
 800bf26:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800bf2a:	dd04      	ble.n	800bf36 <atanf+0x22>
 800bf2c:	4601      	mov	r1, r0
 800bf2e:	f7f4 fdf1 	bl	8000b14 <__addsf3>
 800bf32:	4604      	mov	r4, r0
 800bf34:	e003      	b.n	800bf3e <atanf+0x2a>
 800bf36:	2800      	cmp	r0, #0
 800bf38:	f300 80ce 	bgt.w	800c0d8 <atanf+0x1c4>
 800bf3c:	4c67      	ldr	r4, [pc, #412]	; (800c0dc <atanf+0x1c8>)
 800bf3e:	4620      	mov	r0, r4
 800bf40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf44:	4b66      	ldr	r3, [pc, #408]	; (800c0e0 <atanf+0x1cc>)
 800bf46:	429d      	cmp	r5, r3
 800bf48:	dc0e      	bgt.n	800bf68 <atanf+0x54>
 800bf4a:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
 800bf4e:	da08      	bge.n	800bf62 <atanf+0x4e>
 800bf50:	4964      	ldr	r1, [pc, #400]	; (800c0e4 <atanf+0x1d0>)
 800bf52:	f7f4 fddf 	bl	8000b14 <__addsf3>
 800bf56:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800bf5a:	f7f5 f89f 	bl	800109c <__aeabi_fcmpgt>
 800bf5e:	2800      	cmp	r0, #0
 800bf60:	d1ed      	bne.n	800bf3e <atanf+0x2a>
 800bf62:	f04f 36ff 	mov.w	r6, #4294967295
 800bf66:	e01c      	b.n	800bfa2 <atanf+0x8e>
 800bf68:	f000 f8e0 	bl	800c12c <fabsf>
 800bf6c:	4b5e      	ldr	r3, [pc, #376]	; (800c0e8 <atanf+0x1d4>)
 800bf6e:	4604      	mov	r4, r0
 800bf70:	429d      	cmp	r5, r3
 800bf72:	dc7c      	bgt.n	800c06e <atanf+0x15a>
 800bf74:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 800bf78:	429d      	cmp	r5, r3
 800bf7a:	dc67      	bgt.n	800c04c <atanf+0x138>
 800bf7c:	4601      	mov	r1, r0
 800bf7e:	f7f4 fdc9 	bl	8000b14 <__addsf3>
 800bf82:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800bf86:	f7f4 fdc3 	bl	8000b10 <__aeabi_fsub>
 800bf8a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800bf8e:	4605      	mov	r5, r0
 800bf90:	4620      	mov	r0, r4
 800bf92:	f7f4 fdbf 	bl	8000b14 <__addsf3>
 800bf96:	4601      	mov	r1, r0
 800bf98:	4628      	mov	r0, r5
 800bf9a:	f7f4 ff77 	bl	8000e8c <__aeabi_fdiv>
 800bf9e:	2600      	movs	r6, #0
 800bfa0:	4604      	mov	r4, r0
 800bfa2:	4621      	mov	r1, r4
 800bfa4:	4620      	mov	r0, r4
 800bfa6:	f7f4 febd 	bl	8000d24 <__aeabi_fmul>
 800bfaa:	4601      	mov	r1, r0
 800bfac:	4607      	mov	r7, r0
 800bfae:	f7f4 feb9 	bl	8000d24 <__aeabi_fmul>
 800bfb2:	4605      	mov	r5, r0
 800bfb4:	494d      	ldr	r1, [pc, #308]	; (800c0ec <atanf+0x1d8>)
 800bfb6:	f7f4 feb5 	bl	8000d24 <__aeabi_fmul>
 800bfba:	494d      	ldr	r1, [pc, #308]	; (800c0f0 <atanf+0x1dc>)
 800bfbc:	f7f4 fdaa 	bl	8000b14 <__addsf3>
 800bfc0:	4629      	mov	r1, r5
 800bfc2:	f7f4 feaf 	bl	8000d24 <__aeabi_fmul>
 800bfc6:	494b      	ldr	r1, [pc, #300]	; (800c0f4 <atanf+0x1e0>)
 800bfc8:	f7f4 fda4 	bl	8000b14 <__addsf3>
 800bfcc:	4629      	mov	r1, r5
 800bfce:	f7f4 fea9 	bl	8000d24 <__aeabi_fmul>
 800bfd2:	4949      	ldr	r1, [pc, #292]	; (800c0f8 <atanf+0x1e4>)
 800bfd4:	f7f4 fd9e 	bl	8000b14 <__addsf3>
 800bfd8:	4629      	mov	r1, r5
 800bfda:	f7f4 fea3 	bl	8000d24 <__aeabi_fmul>
 800bfde:	4947      	ldr	r1, [pc, #284]	; (800c0fc <atanf+0x1e8>)
 800bfe0:	f7f4 fd98 	bl	8000b14 <__addsf3>
 800bfe4:	4629      	mov	r1, r5
 800bfe6:	f7f4 fe9d 	bl	8000d24 <__aeabi_fmul>
 800bfea:	4945      	ldr	r1, [pc, #276]	; (800c100 <atanf+0x1ec>)
 800bfec:	f7f4 fd92 	bl	8000b14 <__addsf3>
 800bff0:	4639      	mov	r1, r7
 800bff2:	f7f4 fe97 	bl	8000d24 <__aeabi_fmul>
 800bff6:	4943      	ldr	r1, [pc, #268]	; (800c104 <atanf+0x1f0>)
 800bff8:	4607      	mov	r7, r0
 800bffa:	4628      	mov	r0, r5
 800bffc:	f7f4 fe92 	bl	8000d24 <__aeabi_fmul>
 800c000:	4941      	ldr	r1, [pc, #260]	; (800c108 <atanf+0x1f4>)
 800c002:	f7f4 fd85 	bl	8000b10 <__aeabi_fsub>
 800c006:	4629      	mov	r1, r5
 800c008:	f7f4 fe8c 	bl	8000d24 <__aeabi_fmul>
 800c00c:	493f      	ldr	r1, [pc, #252]	; (800c10c <atanf+0x1f8>)
 800c00e:	f7f4 fd7f 	bl	8000b10 <__aeabi_fsub>
 800c012:	4629      	mov	r1, r5
 800c014:	f7f4 fe86 	bl	8000d24 <__aeabi_fmul>
 800c018:	493d      	ldr	r1, [pc, #244]	; (800c110 <atanf+0x1fc>)
 800c01a:	f7f4 fd79 	bl	8000b10 <__aeabi_fsub>
 800c01e:	4629      	mov	r1, r5
 800c020:	f7f4 fe80 	bl	8000d24 <__aeabi_fmul>
 800c024:	493b      	ldr	r1, [pc, #236]	; (800c114 <atanf+0x200>)
 800c026:	f7f4 fd73 	bl	8000b10 <__aeabi_fsub>
 800c02a:	4629      	mov	r1, r5
 800c02c:	f7f4 fe7a 	bl	8000d24 <__aeabi_fmul>
 800c030:	4601      	mov	r1, r0
 800c032:	4638      	mov	r0, r7
 800c034:	f7f4 fd6e 	bl	8000b14 <__addsf3>
 800c038:	4621      	mov	r1, r4
 800c03a:	f7f4 fe73 	bl	8000d24 <__aeabi_fmul>
 800c03e:	1c73      	adds	r3, r6, #1
 800c040:	4601      	mov	r1, r0
 800c042:	d133      	bne.n	800c0ac <atanf+0x198>
 800c044:	4620      	mov	r0, r4
 800c046:	f7f4 fd63 	bl	8000b10 <__aeabi_fsub>
 800c04a:	e772      	b.n	800bf32 <atanf+0x1e>
 800c04c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800c050:	f7f4 fd5e 	bl	8000b10 <__aeabi_fsub>
 800c054:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800c058:	4605      	mov	r5, r0
 800c05a:	4620      	mov	r0, r4
 800c05c:	f7f4 fd5a 	bl	8000b14 <__addsf3>
 800c060:	4601      	mov	r1, r0
 800c062:	4628      	mov	r0, r5
 800c064:	f7f4 ff12 	bl	8000e8c <__aeabi_fdiv>
 800c068:	2601      	movs	r6, #1
 800c06a:	4604      	mov	r4, r0
 800c06c:	e799      	b.n	800bfa2 <atanf+0x8e>
 800c06e:	4b2a      	ldr	r3, [pc, #168]	; (800c118 <atanf+0x204>)
 800c070:	429d      	cmp	r5, r3
 800c072:	dc14      	bgt.n	800c09e <atanf+0x18a>
 800c074:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 800c078:	f7f4 fd4a 	bl	8000b10 <__aeabi_fsub>
 800c07c:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 800c080:	4605      	mov	r5, r0
 800c082:	4620      	mov	r0, r4
 800c084:	f7f4 fe4e 	bl	8000d24 <__aeabi_fmul>
 800c088:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800c08c:	f7f4 fd42 	bl	8000b14 <__addsf3>
 800c090:	4601      	mov	r1, r0
 800c092:	4628      	mov	r0, r5
 800c094:	f7f4 fefa 	bl	8000e8c <__aeabi_fdiv>
 800c098:	2602      	movs	r6, #2
 800c09a:	4604      	mov	r4, r0
 800c09c:	e781      	b.n	800bfa2 <atanf+0x8e>
 800c09e:	4601      	mov	r1, r0
 800c0a0:	481e      	ldr	r0, [pc, #120]	; (800c11c <atanf+0x208>)
 800c0a2:	f7f4 fef3 	bl	8000e8c <__aeabi_fdiv>
 800c0a6:	2603      	movs	r6, #3
 800c0a8:	4604      	mov	r4, r0
 800c0aa:	e77a      	b.n	800bfa2 <atanf+0x8e>
 800c0ac:	4b1c      	ldr	r3, [pc, #112]	; (800c120 <atanf+0x20c>)
 800c0ae:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 800c0b2:	f7f4 fd2d 	bl	8000b10 <__aeabi_fsub>
 800c0b6:	4621      	mov	r1, r4
 800c0b8:	f7f4 fd2a 	bl	8000b10 <__aeabi_fsub>
 800c0bc:	4b19      	ldr	r3, [pc, #100]	; (800c124 <atanf+0x210>)
 800c0be:	4601      	mov	r1, r0
 800c0c0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800c0c4:	f7f4 fd24 	bl	8000b10 <__aeabi_fsub>
 800c0c8:	f1b8 0f00 	cmp.w	r8, #0
 800c0cc:	4604      	mov	r4, r0
 800c0ce:	f6bf af36 	bge.w	800bf3e <atanf+0x2a>
 800c0d2:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800c0d6:	e72c      	b.n	800bf32 <atanf+0x1e>
 800c0d8:	4c13      	ldr	r4, [pc, #76]	; (800c128 <atanf+0x214>)
 800c0da:	e730      	b.n	800bf3e <atanf+0x2a>
 800c0dc:	bfc90fdb 	.word	0xbfc90fdb
 800c0e0:	3edfffff 	.word	0x3edfffff
 800c0e4:	7149f2ca 	.word	0x7149f2ca
 800c0e8:	3f97ffff 	.word	0x3f97ffff
 800c0ec:	3c8569d7 	.word	0x3c8569d7
 800c0f0:	3d4bda59 	.word	0x3d4bda59
 800c0f4:	3d886b35 	.word	0x3d886b35
 800c0f8:	3dba2e6e 	.word	0x3dba2e6e
 800c0fc:	3e124925 	.word	0x3e124925
 800c100:	3eaaaaab 	.word	0x3eaaaaab
 800c104:	bd15a221 	.word	0xbd15a221
 800c108:	3d6ef16b 	.word	0x3d6ef16b
 800c10c:	3d9d8795 	.word	0x3d9d8795
 800c110:	3de38e38 	.word	0x3de38e38
 800c114:	3e4ccccd 	.word	0x3e4ccccd
 800c118:	401bffff 	.word	0x401bffff
 800c11c:	bf800000 	.word	0xbf800000
 800c120:	0800c450 	.word	0x0800c450
 800c124:	0800c440 	.word	0x0800c440
 800c128:	3fc90fdb 	.word	0x3fc90fdb

0800c12c <fabsf>:
 800c12c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800c130:	4770      	bx	lr
	...

0800c134 <nanf>:
 800c134:	4800      	ldr	r0, [pc, #0]	; (800c138 <nanf+0x4>)
 800c136:	4770      	bx	lr
 800c138:	7fc00000 	.word	0x7fc00000

0800c13c <_init>:
 800c13c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c13e:	bf00      	nop
 800c140:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c142:	bc08      	pop	{r3}
 800c144:	469e      	mov	lr, r3
 800c146:	4770      	bx	lr

0800c148 <_fini>:
 800c148:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c14a:	bf00      	nop
 800c14c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c14e:	bc08      	pop	{r3}
 800c150:	469e      	mov	lr, r3
 800c152:	4770      	bx	lr
