Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Mar 10 14:22:17 2020
| Host         : JacobOffersen running 64-bit Ubuntu 19.10
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7s25
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    66 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            9 |
|      8 |            2 |
|     14 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              94 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               8 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+----------------+-------------------------------------------+------------------+----------------+
|                      Clock Signal                      |  Enable Signal |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+--------------------------------------------------------+----------------+-------------------------------------------+------------------+----------------+
|  uart_module0/uart_rx0/data_temp_reg[6]_i_1_n_0        |                |                                           |                1 |              2 |
|  uart_module0/uart_rx0/data_temp_reg[5]_i_1_n_0        |                |                                           |                1 |              2 |
|  uart_module0/uart_rx0/data_temp_reg[0]_i_1_n_0        |                |                                           |                1 |              2 |
|  uart_module0/uart_rx0/data_temp_reg[3]_i_1_n_0        |                |                                           |                1 |              2 |
|  uart_module0/uart_rx0/data_temp_reg[1]_i_1_n_0        |                |                                           |                1 |              2 |
|  uart_module0/uart_rx0/data_temp_reg[2]_i_1_n_0        |                |                                           |                1 |              2 |
|  uart_module0/uart_tx0/tx_out_signal_i_reg_i_2_n_0     |                |                                           |                1 |              2 |
|  uart_module0/uart_rx0/data_temp_reg[7]_i_1_n_0        |                |                                           |                1 |              2 |
|  uart_module0/uart_rx0/data_temp_reg[4]_i_1_n_0        |                |                                           |                1 |              2 |
|  clock_generator0/binary_counter0/CLK                  |                | uart_module0/uart_rx0/substate[3]_i_1_n_0 |                2 |              8 |
|  uart_module0/uart_tx0/tx_index_reg[3]                 | tx_active_IBUF | tx_index0                                 |                1 |              8 |
|  uart_module0/uart_tx0/tx_data_snapshot_reg[6]_i_2_n_0 |                |                                           |                2 |             14 |
|  uart_module0/uart_rx0/rx_data_out                     |                |                                           |                2 |             16 |
|  clock_generator0/clock_module_TE02770/clk_BUFG        |                |                                           |                3 |             18 |
|  clock_generator0/binary_counter0/CLK                  |                |                                           |                7 |             28 |
+--------------------------------------------------------+----------------+-------------------------------------------+------------------+----------------+


