INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/xavie/Desktop/VHDL_Adventures/Project 3/LED_and_Gate_SV/LED_and_Gate_SV.srcs/sources_1/new/LED_and_Gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_and_Gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/xavie/Desktop/VHDL_Adventures/Project 3/LED_and_Gate_SV/LED_and_Gate_SV.srcs/sources_1/new/LED_and_Gate_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_and_Gate_tb
