 
****************************************
Report : area
Design : count
Version: G-2012.06
Date   : Fri Jul 10 11:29:43 2015
****************************************

Library(s) Used:

    smic18_tt_1p8v_25c (File: /home/liuxin113/smic18mm/Versilicon_SMIC18_v2.7/FEView_STDIO/STD/Synopsys/smic18_tt_1p8v_25c.db)

Number of ports:                            6
Number of nets:                            21
Number of cells:                           15
Number of combinational cells:             11
Number of sequential cells:                 4
Number of macros:                           0
Number of buf/inv:                          6
Number of references:                       7

Combinational area:        166.320999
Noncombinational area:     345.944000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:           512.264999
Total area:                 undefined
1
