Three 1-bit input signals a, b, and c, produce their AND result.
module and3_gate(
    input wire a,
    input wire b,
    input wire c,
    output wire y
);