library ieee;
use ieee.std_logic_1164.all;

entity adder16 is 
port( 
	Cin: in std_logic;
	X,Y: in std_logic_vector(15 downto 0);
	S: out std_logic_vector(15 downto 0);
	Cout: out std_logic);
end adder16;

architecture Behavior of adder16 is 
	component adder4
	port(
		Cin: in std_logic;
		X,Y: in std_logic_vector(3 downto 0);
		S: out std_logic_vector(3 downto 0);
		Cout: out std_logic);
	end component;
	
	signal C: std_logic_vector(1 to 3);
begin
	stage0: adder4 port map(Cin, X(3 down to 0), Y(3 down to 0), S(3 down to 0), C(3 down to 0));
	stage1: adder4 port map(C(1), X(7 down to 4), Y(7 down to 4), S(7 down to 4), C(2));
	stage2: adder4 port map(C(2), X(11 down to 8), Y(11 down to 8), S(11 down to 8), C(3));
	stage3: adder4 port map(C(3), X(15 down to 12), Y(15 down to 12), S(15 down to 12), Cout);
end Behavior;