\hypertarget{union__hw__pit__cvaln}{}\section{\+\_\+hw\+\_\+pit\+\_\+cvaln Union Reference}
\label{union__hw__pit__cvaln}\index{\+\_\+hw\+\_\+pit\+\_\+cvaln@{\+\_\+hw\+\_\+pit\+\_\+cvaln}}


H\+W\+\_\+\+P\+I\+T\+\_\+\+C\+V\+A\+Ln -\/ Current Timer Value Register (RO)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+pit.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__pit__cvaln_1_1__hw__pit__cvaln__bitfields}{\+\_\+hw\+\_\+pit\+\_\+cvaln\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__pit__cvaln_a0705ed6ff9ce9e095eb51003c26d0981}{}\label{union__hw__pit__cvaln_a0705ed6ff9ce9e095eb51003c26d0981}

\item 
struct \hyperlink{struct__hw__pit__cvaln_1_1__hw__pit__cvaln__bitfields}{\+\_\+hw\+\_\+pit\+\_\+cvaln\+::\+\_\+hw\+\_\+pit\+\_\+cvaln\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__pit__cvaln_a516fff7047dbf9e6ae8a1cd672b0def4}{}\label{union__hw__pit__cvaln_a516fff7047dbf9e6ae8a1cd672b0def4}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+P\+I\+T\+\_\+\+C\+V\+A\+Ln -\/ Current Timer Value Register (RO) 

Reset value\+: 0x00000000U

These registers indicate the current timer position. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+pit.\+h\end{DoxyCompactItemize}
