#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Nov 16 12:19:12 2024
# Process ID: 47224
# Current directory: C:/Xilinx/Vivado/EE415/projectTest18works
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent50300 C:\Xilinx\Vivado\EE415\projectTest18works\projectTest18works.xpr
# Log file: C:/Xilinx/Vivado/EE415/projectTest18works/vivado.log
# Journal file: C:/Xilinx/Vivado/EE415/projectTest18works\vivado.jou
# Running On        :Marlofst
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 9 5900HS with Radeon Graphics        
# CPU Frequency     :3294 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16542 MB
# Swap memory       :25769 MB
# Total Virtual     :42312 MB
# Available Virtual :17302 MB
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.xpr
open_bd_design {C:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
regenerate_bd_layout
delete_bd_objs [get_bd_nets rst_clk_wiz_1_100M_peripheral_reset] [get_bd_cells clk_wiz_0]
regenerate_bd_layout
save_bd_design
save_project_as projectTest22_USB C:/Xilinx/Vivado/EE415/projectTest22_USB -force
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_usb2_device:5.0 axi_usb2_device_0
endgroup
delete_bd_objs [get_bd_cells axi_usb2_device_0]
set_property CONFIG.FIFO_INCLUDED {1} [get_bd_cells axi_quad_spi_0]
set_property CONFIG.C_NUM_SS_BITS {1} [get_bd_cells axi_quad_spi_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/mig_7series_0/ui_clk (83 MHz)} Clk_slave {Auto} Clk_xbar {/mig_7series_0/ui_clk (83 MHz)} Master {/microblaze_riscv_0 (Periph)} Slave {/axi_quad_spi_0/AXI_LITE} ddr_seg {Auto} intc_ip {/smartconnect_1} master_apm {0}}  [get_bd_intf_pins axi_quad_spi_0/AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_quad_spi_0/SPI_0]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_quad_spi_0_SPI_0] [get_bd_intf_ports spi_rtl_0]
file mkdir C:/Xilinx/Vivado/EE415/projectTest22_USB/projectTest22_USB.srcs/sources_1/new
close [ open C:/Xilinx/Vivado/EE415/projectTest22_USB/projectTest22_USB.srcs/sources_1/new/usbSPI.v w ]
add_files C:/Xilinx/Vivado/EE415/projectTest22_USB/projectTest22_USB.srcs/sources_1/new/usbSPI.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Xilinx/Vivado/EE415/projectTest22_USB/projectTest22_USB.srcs/sources_1/imports/Text Mode VGA/vga.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Xilinx/Vivado/EE415/projectTest22_USB/projectTest22_USB.srcs/sources_1/imports/Text Mode VGA/vga.v}}
export_ip_user_files -of_objects  [get_files {{C:/Xilinx/Vivado/EE415/projectTest22_USB/projectTest22_USB.srcs/sources_1/imports/Text Mode VGA/glyph_rom.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Xilinx/Vivado/EE415/projectTest22_USB/projectTest22_USB.srcs/sources_1/imports/Text Mode VGA/glyph_rom.v}}
export_ip_user_files -of_objects  [get_files {{C:/Xilinx/Vivado/EE415/projectTest22_USB/projectTest22_USB.srcs/sources_1/imports/Text Mode VGA/text_ram.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Xilinx/Vivado/EE415/projectTest22_USB/projectTest22_USB.srcs/sources_1/imports/Text Mode VGA/text_ram.v}}
save_bd_design
