Release 10.1.03 - platgen EDK_K_SP3.6 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc2vp30ff896-6 -lang vhdl -lp
H:/HSC/1/Lab1_Files/Prak1/PPC_ML310_Tutorial_10_1/Lab1_Task3/ system.mhs 

Parse system.mhs ...

Read MPD definitions ...
WARNING:MDT - Search path
   \\afs\tu-chemnitz.de\home\urz\r\rutho\HSC\1\Lab1_Files\Prak1\PPC_ML310_Tutori
   al_10_1\Lab1_Task3\ directly contains pcores directory. Search path should
   point to a directory two levels above pcores.WARNING:MDT - Option "CORE_STATE" in
   H:\HSC\1\Lab1_Files\Prak1\PPC_ML310_Tutorial_10_1\Lab1_Task3\MyProcessorIPLib
   \pcores\blinker_v1_00_a\data\blinker_v2_1_0.mpd line 87  is deprecated.
   Please use Option ARCH_SUPPORT_MAP instead. 

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0000000000-0x00001fff) xps_bram_if_cntlr_2	plb0
  (0x84000000-0x8400ffff) RS232_Uart	plb0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb0


WARNING:MDT - Peripheral blinker_0 is not connected to any of the processors in
   the system. Check for the following reasons.
   1. blinker_0 is not connected to any of the buses connected to a processor. 
   2. blinker_0 does not have adresses set correctly. 
   3. blinker_0's address is not within any of the bridge windows connected to a
   processor.


Check platform address map ...
INFO:MDT - IPNAME:ppc405_0 INSTANCE:ppc405 -
   C:\Programme\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v3_00_a\da
   ta\ppc405_v2_1_0.mpd line 62 - tool is overriding PARAMETER C_DPLB0_P2P value
   to 0
INFO:MDT - IPNAME:ppc405_0 INSTANCE:ppc405 -
   C:\Programme\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v3_00_a\da
   ta\ppc405_v2_1_0.mpd line 64 - tool is overriding PARAMETER C_IPLB0_P2P value
   to 0

Computing clock values...

Overriding system level properties ...
INFO:MDT - IPNAME:jtagppc_cntlr_0 INSTANCE:jtagppc_cntlr -
   C:\Programme\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_
   01_c\data\jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 1
INFO:MDT - IPNAME:plb0 INSTANCE:plb_v46 -
   C:\Programme\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\d
   ata\plb_v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb0 INSTANCE:plb_v46 -
   C:\Programme\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\d
   ata\plb_v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:MDT - IPNAME:plb0 INSTANCE:plb_v46 -
   C:\Programme\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\d
   ata\plb_v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   C:\Programme\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_bram_if_cntlr
   _v1_00_a\data\xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   C:\Programme\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_bram_if_cntlr
   _v1_00_a\data\xps_bram_if_cntlr_v2_1_0.mpd line 46 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Programme\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_
   a\data\bram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Programme\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_
   a\data\bram_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Programme\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_
   a\data\bram_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:MDT - IPNAME:RS232_Uart INSTANCE:xps_uartlite -
   C:\Programme\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_0
   0_a\data\xps_uartlite_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:MDT - IPNAME:RS232_Uart INSTANCE:xps_uartlite -
   C:\Programme\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_0
   0_a\data\xps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:xps_bram_if_cntlr_2 INSTANCE:xps_bram_if_cntlr -
   C:\Programme\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_bram_if_cntlr
   _v1_00_a\data\xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:MDT - IPNAME:xps_bram_if_cntlr_2 INSTANCE:xps_bram_if_cntlr -
   C:\Programme\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_bram_if_cntlr
   _v1_00_a\data\xps_bram_if_cntlr_v2_1_0.mpd line 46 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:MDT - IPNAME:xps_bram_if_cntlr_2_bram INSTANCE:bram_block -
   C:\Programme\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_
   a\data\bram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v46 INSTANCE:plb0 -
C:\Temp\Prak1\PPC_ML310_Tutorial_10_1\Lab1_Task3\system.mhs line 49 - 2
master(s) : 3 slave(s)

Check port drivers...
WARNING:MDT - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   C:\Temp\Prak1\PPC_ML310_Tutorial_10_1\Lab1_Task3\system.mhs line 138 -
   floating connection!

Performing Clock DRCs...


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 -
C:\Temp\Prak1\PPC_ML310_Tutorial_10_1\Lab1_Task3\system.mhs line 32 - Copying
cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_0 -
C:\Temp\Prak1\PPC_ML310_Tutorial_10_1\Lab1_Task3\system.mhs line 43 - Copying
cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb0 -
C:\Temp\Prak1\PPC_ML310_Tutorial_10_1\Lab1_Task3\system.mhs line 49 - Copying
cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
C:\Temp\Prak1\PPC_ML310_Tutorial_10_1\Lab1_Task3\system.mhs line 58 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\Temp\Prak1\PPC_ML310_Tutorial_10_1\Lab1_Task3\system.mhs line 68 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart -
C:\Temp\Prak1\PPC_ML310_Tutorial_10_1\Lab1_Task3\system.mhs line 74 - Copying
cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_2 -
C:\Temp\Prak1\PPC_ML310_Tutorial_10_1\Lab1_Task3\system.mhs line 89 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_2_bram -
C:\Temp\Prak1\PPC_ML310_Tutorial_10_1\Lab1_Task3\system.mhs line 99 - Copying
cache implementation netlist
IPNAME:util_reduced_logic INSTANCE:orgate_1 -
C:\Temp\Prak1\PPC_ML310_Tutorial_10_1\Lab1_Task3\system.mhs line 105 - Copying
cache implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Temp\Prak1\PPC_ML310_Tutorial_10_1\Lab1_Task3\system.mhs line 114 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Temp\Prak1\PPC_ML310_Tutorial_10_1\Lab1_Task3\system.mhs line 129 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\Temp\Prak1\PPC_ML310_Tutorial_10_1\Lab1_Task3\system.mhs line 68 -
elaborating IP
IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_2_bram -
C:\Temp\Prak1\PPC_ML310_Tutorial_10_1\Lab1_Task3\system.mhs line 99 -
elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:blinker_0 - C:\Temp\Prak1\PPC_ML310_Tutorial_10_1\Lab1_Task3\system.mhs
line 141 - Running XST synthesis

Running NGCBUILD ...

Rebuilding cache ...

Total run time: 6.00 seconds
