# Reading E:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do sar_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/udcnt8.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:57 on Dec 10,2020
# vcom -reportprogress 300 -93 -work work E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/udcnt8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity udcnt8
# -- Compiling architecture rtl of udcnt8
# End time: 23:42:58 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/nbit_sr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:58 on Dec 10,2020
# vcom -reportprogress 300 -93 -work work E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/nbit_sr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity nbit_sr
# -- Compiling architecture rtl of nbit_sr
# End time: 23:42:58 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/nbit_reg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:58 on Dec 10,2020
# vcom -reportprogress 300 -93 -work work E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/nbit_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity nbit_reg
# -- Compiling architecture rtl of nbit_reg
# End time: 23:42:59 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/hexdisp7seg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:59 on Dec 10,2020
# vcom -reportprogress 300 -93 -work work E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/hexdisp7seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hexdisp7seg
# -- Compiling architecture rtl of hexdisp7seg
# End time: 23:42:59 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/sarfsm.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:59 on Dec 10,2020
# vcom -reportprogress 300 -93 -work work E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/sarfsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sarfsm
# -- Compiling architecture behav of sarfsm
# End time: 23:42:59 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/sar.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:59 on Dec 10,2020
# vcom -reportprogress 300 -93 -work work E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/sar.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sar
# -- Compiling architecture struct of sar
# End time: 23:42:59 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/datapath.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:59 on Dec 10,2020
# vcom -reportprogress 300 -93 -work work E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# End time: 23:42:59 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/counter4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:59 on Dec 10,2020
# vcom -reportprogress 300 -93 -work work E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/counter4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity counter4
# -- Compiling architecture rtl of counter4
# End time: 23:42:59 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/nbit_cnt.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:59 on Dec 10,2020
# vcom -reportprogress 300 -93 -work work E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/nbit_cnt.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity nbit_cnt
# -- Compiling architecture rtl of nbit_cnt
# End time: 23:42:59 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:59 on Dec 10,2020
# vcom -reportprogress 300 -93 -work work E:/intelFPGA_lite/projects_DE1-SoC/sar_lab4/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture behav of testbench
# End time: 23:43:00 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 23:43:01 on Dec 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behav)
# Loading work.sar(struct)
# Loading ieee.numeric_std(body)
# Loading work.nbit_reg(rtl)
# Loading work.nbit_cnt(rtl)
# Loading work.datapath(rtl)
# Loading work.nbit_sr(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.counter4(rtl)
# Loading work.sarfsm(behav)
# Loading work.udcnt8(rtl)
# Loading work.hexdisp7seg(rtl)
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/dut/LEDR(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/leds(8).
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/dut/GPIO_0(35 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/gpio_0(35 downto 3).
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10 us
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 20 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 40 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 60 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 80 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 100 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 120 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 140 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 160 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 180 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 200 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 220 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 240 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 260 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 280 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 300 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 320 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 340 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 360 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 380 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 400 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 420 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 440 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 460 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 480 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 500 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 520 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 540 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 560 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 580 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 600 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 620 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 640 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 660 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 680 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 700 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 720 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 740 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 760 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 780 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 800 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 820 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 840 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 860 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 880 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 900 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 920 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 940 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 960 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 980 ns  Iteration: 1  Instance: /testbench/dut/clkdiv
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1 us  Iteration: 1  Instance: /testbench/dut/clkdiv
# End time: 23:57:55 on Dec 10,2020, Elapsed time: 0:14:54
# Errors: 0, Warnings: 53
