

================================================================
== Vivado HLS Report for 'load_input'
================================================================
* Date:           Wed Dec 18 10:05:09 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv2d_pj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.906|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1026|  1026|  1026|  1026|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+------+------+----------+-----------+-----------+------+----------+
        |                         |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Outer_Loop_Inner_Loop  |  1024|  1024|         2|          1|          1|  1024|    yes   |
        +-------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     97|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     81|
|Register         |        -|      -|      48|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      48|    178|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_118_p2                  |     +    |      0|  0|  15|           6|           1|
    |indvar_flatten_next_fu_112_p2  |     +    |      0|  0|  13|          11|           1|
    |j_2_fu_173_p2                  |     +    |      0|  0|  15|           6|           1|
    |tmp_8_fu_162_p2                |     +    |      0|  0|  12|          12|          12|
    |exitcond2_fu_124_p2            |   icmp   |      0|  0|  11|           6|           7|
    |exitcond_flatten_fu_106_p2     |   icmp   |      0|  0|  13|          11|          12|
    |ap_block_state1                |    or    |      0|  0|   2|           1|           1|
    |j_mid2_fu_130_p3               |  select  |      0|  0|   6|           1|           1|
    |tmp_mid2_v_fu_138_p3           |  select  |      0|  0|   6|           1|           6|
    |ap_enable_pp0                  |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|   2|           2|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|  97|          58|          45|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |  15|          3|    1|          3|
    |ap_phi_mux_i_phi_fu_88_p4  |   9|          2|    6|         12|
    |i_reg_84                   |   9|          2|    6|         12|
    |indvar_flatten_reg_73      |   9|          2|   11|         22|
    |j_reg_95                   |   9|          2|    6|         12|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  81|         17|   32|         67|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |exitcond_flatten_reg_179  |   1|   0|    1|          0|
    |i_reg_84                  |   6|   0|    6|          0|
    |indvar_flatten_reg_73     |  11|   0|   11|          0|
    |j_reg_95                  |   6|   0|    6|          0|
    |tmp_8_cast_reg_193        |  12|   0|   64|         52|
    |tmp_mid2_v_reg_188        |   6|   0|    6|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  48|   0|  100|         52|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  load_input  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  load_input  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  load_input  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  load_input  | return value |
|ap_continue        |  in |    1| ap_ctrl_hs |  load_input  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  load_input  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  load_input  | return value |
|input_r_address0   | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|buffer_r_address0  | out |   10|  ap_memory |   buffer_r   |     array    |
|buffer_r_ce0       | out |    1|  ap_memory |   buffer_r   |     array    |
|buffer_r_we0       | out |    1|  ap_memory |   buffer_r   |     array    |
|buffer_r_d0        | out |   32|  ap_memory |   buffer_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

