<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>RocketLogger: pwm.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RocketLogger
   &#160;<span id="projectnumber">1.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('pwm_8c_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">pwm.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="pwm_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="pwm_8h.html">pwm.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="pwm_8c.html#ae2f168096b42ceb6288a92145738928f">   34</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="pwm_8c.html#ae2f168096b42ceb6288a92145738928f">mem_fd</a>;</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="pwm_8c.html#a885205ea0b70e1313609a0045231639e">   36</a></span>&#160;<span class="keyword">volatile</span> uint16_t* <a class="code" href="pwm_8c.html#a885205ea0b70e1313609a0045231639e">pwmss0_regs</a>;</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="pwm_8c.html#a1871aad89670f4177a7da1163f3fed28">   38</a></span>&#160;<span class="keyword">volatile</span> uint16_t* <a class="code" href="pwm_8c.html#a1871aad89670f4177a7da1163f3fed28">pwmss1_regs</a>;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="pwm_8h.html#ab3e9ec444bb0993ad76410d52dadb5e2">   45</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="pwm_8c.html#ab3e9ec444bb0993ad76410d52dadb5e2">pwm_setup</a>(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    <span class="comment">// open /dev/mem for memory mapping</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="pwm_8c.html#ae2f168096b42ceb6288a92145738928f">mem_fd</a> = open(<span class="stringliteral">&quot;/dev/mem&quot;</span>, O_RDWR | O_SYNC)) &lt; 0) {</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        <a class="code" href="log_8c.html#a03a4554bb48a96130b86f2c14b23f515">rl_log</a>(<a class="code" href="types_8h.html#a8488e4c6d9298df81f48a34e80c81410a2fd6f336d08340583bd620a7f5694c90">ERROR</a>, <span class="stringliteral">&quot;can&#39;t open /dev/mem&quot;</span>);</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="types_8h.html#a6d58f9ac447476b4e084d7ca383f5183">FAILURE</a>;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    }</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="comment">// map pwm0 registers into virtual memory</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <a class="code" href="pwm_8c.html#a885205ea0b70e1313609a0045231639e">pwmss0_regs</a> =</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        (<span class="keyword">volatile</span> uint16_t*)mmap(NULL, <a class="code" href="pwm_8h.html#a9c9d8c9f7959cfe8d93e89e30730949c">PWM_SIZE</a>, PROT_READ | PROT_WRITE,</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                                 MAP_SHARED, <a class="code" href="pwm_8c.html#ae2f168096b42ceb6288a92145738928f">mem_fd</a>, <a class="code" href="pwm_8h.html#ac9212e1dabfdd223888292556c5056c0">PWMSS0_BASE</a>);</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="pwm_8c.html#a1871aad89670f4177a7da1163f3fed28">pwmss1_regs</a> == (<span class="keyword">volatile</span> uint16_t*)MAP_FAILED) {</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        <a class="code" href="log_8c.html#a03a4554bb48a96130b86f2c14b23f515">rl_log</a>(<a class="code" href="types_8h.html#a8488e4c6d9298df81f48a34e80c81410a2fd6f336d08340583bd620a7f5694c90">ERROR</a>, <span class="stringliteral">&quot;mmap failed&quot;</span>);</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        close(<a class="code" href="pwm_8c.html#ae2f168096b42ceb6288a92145738928f">mem_fd</a>);</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="types_8h.html#a6d58f9ac447476b4e084d7ca383f5183">FAILURE</a>;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    }</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="comment">// map pwm1 registers into virtual memory</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <a class="code" href="pwm_8c.html#a1871aad89670f4177a7da1163f3fed28">pwmss1_regs</a> =</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        (<span class="keyword">volatile</span> uint16_t*)mmap(NULL, <a class="code" href="pwm_8h.html#a9c9d8c9f7959cfe8d93e89e30730949c">PWM_SIZE</a>, PROT_READ | PROT_WRITE,</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                                 MAP_SHARED, <a class="code" href="pwm_8c.html#ae2f168096b42ceb6288a92145738928f">mem_fd</a>, <a class="code" href="pwm_8h.html#a1cc6cdd5e33d9a1e8043c4a0c47911a7">PWMSS1_BASE</a>);</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="pwm_8c.html#a1871aad89670f4177a7da1163f3fed28">pwmss1_regs</a> == (<span class="keyword">volatile</span> uint16_t*)MAP_FAILED) {</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        <a class="code" href="log_8c.html#a03a4554bb48a96130b86f2c14b23f515">rl_log</a>(<a class="code" href="types_8h.html#a8488e4c6d9298df81f48a34e80c81410a2fd6f336d08340583bd620a7f5694c90">ERROR</a>, <span class="stringliteral">&quot;mmap failed&quot;</span>);</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        close(<a class="code" href="pwm_8c.html#ae2f168096b42ceb6288a92145738928f">mem_fd</a>);</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="types_8h.html#a6d58f9ac447476b4e084d7ca383f5183">FAILURE</a>;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    }</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="types_8h.html#aa90cac659d18e8ef6294c7ae337f6b58">SUCCESS</a>;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;}</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="pwm_8h.html#a84c01892b173514bb9feecfa91b0f77a">   79</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="pwm_8c.html#a84c01892b173514bb9feecfa91b0f77a">pwm_close</a>(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="comment">// unmap memory</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    munmap((<span class="keywordtype">void</span>*)<a class="code" href="pwm_8c.html#a885205ea0b70e1313609a0045231639e">pwmss0_regs</a>, <a class="code" href="pwm_8h.html#a9c9d8c9f7959cfe8d93e89e30730949c">PWM_SIZE</a>);</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    munmap((<span class="keywordtype">void</span>*)<a class="code" href="pwm_8c.html#a1871aad89670f4177a7da1163f3fed28">pwmss1_regs</a>, <a class="code" href="pwm_8h.html#a9c9d8c9f7959cfe8d93e89e30730949c">PWM_SIZE</a>);</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="comment">// close /dev/mem</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    close(<a class="code" href="pwm_8c.html#ae2f168096b42ceb6288a92145738928f">mem_fd</a>);</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;}</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="pwm_8h.html#ac29eb441615de83b0a03ccb4a9bbd6a0">   93</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="pwm_8c.html#ac29eb441615de83b0a03ccb4a9bbd6a0">pwm_setup_range_clock</a>(<span class="keywordtype">int</span> sample_rate) {</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="keywordtype">int</span> period = <a class="code" href="pwm_8h.html#a90a58119ded52a5db035161e37323eda">PWM_PERIOD_SCALE</a> / sample_rate;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="comment">// setup ehrpwm</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <a class="code" href="pwm_8c.html#a1871aad89670f4177a7da1163f3fed28">pwmss1_regs</a>[<a class="code" href="pwm_8h.html#ae3989c282ed47373a9397f6ed9a1a122">TBCTL</a>] =</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        <a class="code" href="pwm_8h.html#a79be82bc0a269856fa52e019240c6cdb">TBCTL_DEFAULT</a> | <a class="code" href="pwm_8h.html#ab38d816c7cd1daa7970342a426622e23">UP_DOWN_COUNT</a> | <a class="code" href="pwm_8h.html#ac1bdade229f7f07cae1d6f94434d4ab3">PRESCALE2</a>; <span class="comment">// set clock mode</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <a class="code" href="pwm_8c.html#a1871aad89670f4177a7da1163f3fed28">pwmss1_regs</a>[<a class="code" href="pwm_8h.html#a87f55b1a9af6e4a570409f2df0bb1a68">TBPRD</a>] = period; <span class="comment">// set clock period</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <a class="code" href="pwm_8c.html#a1871aad89670f4177a7da1163f3fed28">pwmss1_regs</a>[<a class="code" href="pwm_8h.html#a12b79a67eb9c639458d1c92d7ce7f4a2">CMPA</a>] = (1 - <a class="code" href="pwm_8h.html#a766c50c3cc7b1f10ba8577ee9db48023">PULSE_WIDTH</a> / 2) *</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                        period; <span class="comment">// set compare registers for both output signals</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <a class="code" href="pwm_8c.html#a1871aad89670f4177a7da1163f3fed28">pwmss1_regs</a>[<a class="code" href="pwm_8h.html#a51fb4b058d48bdbb70bb994af206de2c">CMPB</a>] = <a class="code" href="pwm_8h.html#a766c50c3cc7b1f10ba8577ee9db48023">PULSE_WIDTH</a> / 2 * period;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <a class="code" href="pwm_8c.html#a1871aad89670f4177a7da1163f3fed28">pwmss1_regs</a>[<a class="code" href="pwm_8h.html#a8ca17a44aeeb98b850884c3a1af662ba">AQCTLA</a>] = <a class="code" href="pwm_8h.html#a7f4bd0b9ce34b2769e57c18dd7bb83af">RWC_AQ_A</a>; <span class="comment">// set actions</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <a class="code" href="pwm_8c.html#a1871aad89670f4177a7da1163f3fed28">pwmss1_regs</a>[<a class="code" href="pwm_8h.html#ac65d715a229b2d2430f66997fba74eb7">AQCTLB</a>] = <a class="code" href="pwm_8h.html#ae6adbb1b5c3e5c203cb184e7dee3727a">RWC_AQ_B</a>;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;}</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="pwm_8h.html#a80d1397613a39018de4e3b7013c4fa43">  114</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="pwm_8c.html#a80d1397613a39018de4e3b7013c4fa43">pwm_setup_adc_clock</a>(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="comment">// setup ehrpwm</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <a class="code" href="pwm_8c.html#a885205ea0b70e1313609a0045231639e">pwmss0_regs</a>[<a class="code" href="pwm_8h.html#ae3989c282ed47373a9397f6ed9a1a122">TBCTL</a>] = <a class="code" href="pwm_8h.html#a79be82bc0a269856fa52e019240c6cdb">TBCTL_DEFAULT</a>;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <a class="code" href="pwm_8c.html#a885205ea0b70e1313609a0045231639e">pwmss0_regs</a>[<a class="code" href="pwm_8h.html#a87f55b1a9af6e4a570409f2df0bb1a68">TBPRD</a>] = <a class="code" href="pwm_8h.html#a31654a6d4b773153a0468a9fcb78bbec">ADC_CLOCK_PERIOD</a>;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <a class="code" href="pwm_8c.html#a885205ea0b70e1313609a0045231639e">pwmss0_regs</a>[<a class="code" href="pwm_8h.html#a12b79a67eb9c639458d1c92d7ce7f4a2">CMPA</a>] = <a class="code" href="pwm_8h.html#a31654a6d4b773153a0468a9fcb78bbec">ADC_CLOCK_PERIOD</a> / 2; <span class="comment">// 50% duty</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <a class="code" href="pwm_8c.html#a885205ea0b70e1313609a0045231639e">pwmss0_regs</a>[<a class="code" href="pwm_8h.html#a8ca17a44aeeb98b850884c3a1af662ba">AQCTLA</a>] = <a class="code" href="pwm_8h.html#a682098a016ff6ee8b5c6ed4e51d6593f">ADC_AQ</a>;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;}</div><div class="ttc" id="pwm_8h_html_a79be82bc0a269856fa52e019240c6cdb"><div class="ttname"><a href="pwm_8h.html#a79be82bc0a269856fa52e019240c6cdb">TBCTL_DEFAULT</a></div><div class="ttdeci">#define TBCTL_DEFAULT</div><div class="ttdoc">Default counter value (see AM335x_TR) </div><div class="ttdef"><b>Definition:</b> <a href="pwm_8h_source.html#l00074">pwm.h:74</a></div></div>
<div class="ttc" id="pwm_8h_html_a87f55b1a9af6e4a570409f2df0bb1a68"><div class="ttname"><a href="pwm_8h.html#a87f55b1a9af6e4a570409f2df0bb1a68">TBPRD</a></div><div class="ttdeci">#define TBPRD</div><div class="ttdoc">Period register offset. </div><div class="ttdef"><b>Definition:</b> <a href="pwm_8h_source.html#l00062">pwm.h:62</a></div></div>
<div class="ttc" id="pwm_8h_html_ae6adbb1b5c3e5c203cb184e7dee3727a"><div class="ttname"><a href="pwm_8h.html#ae6adbb1b5c3e5c203cb184e7dee3727a">RWC_AQ_B</a></div><div class="ttdeci">#define RWC_AQ_B</div><div class="ttdoc">Action qualifier B value for latch reset (see AM335x_TR) </div><div class="ttdef"><b>Definition:</b> <a href="pwm_8h_source.html#l00084">pwm.h:84</a></div></div>
<div class="ttc" id="pwm_8h_html"><div class="ttname"><a href="pwm_8h.html">pwm.h</a></div></div>
<div class="ttc" id="pwm_8h_html_a682098a016ff6ee8b5c6ed4e51d6593f"><div class="ttname"><a href="pwm_8h.html#a682098a016ff6ee8b5c6ed4e51d6593f">ADC_AQ</a></div><div class="ttdeci">#define ADC_AQ</div><div class="ttdoc">Action qualifier value for ADC clock (see AM335x_TR) </div><div class="ttdef"><b>Definition:</b> <a href="pwm_8h_source.html#l00101">pwm.h:101</a></div></div>
<div class="ttc" id="pwm_8c_html_ae2f168096b42ceb6288a92145738928f"><div class="ttname"><a href="pwm_8c.html#ae2f168096b42ceb6288a92145738928f">mem_fd</a></div><div class="ttdeci">int mem_fd</div><div class="ttdoc">Physical memory file descriptor. </div><div class="ttdef"><b>Definition:</b> <a href="pwm_8c_source.html#l00034">pwm.c:34</a></div></div>
<div class="ttc" id="types_8h_html_a6d58f9ac447476b4e084d7ca383f5183"><div class="ttname"><a href="types_8h.html#a6d58f9ac447476b4e084d7ca383f5183">FAILURE</a></div><div class="ttdeci">#define FAILURE</div><div class="ttdef"><b>Definition:</b> <a href="types_8h_source.html#l00077">types.h:77</a></div></div>
<div class="ttc" id="types_8h_html_aa90cac659d18e8ef6294c7ae337f6b58"><div class="ttname"><a href="types_8h.html#aa90cac659d18e8ef6294c7ae337f6b58">SUCCESS</a></div><div class="ttdeci">#define SUCCESS</div><div class="ttdef"><b>Definition:</b> <a href="types_8h_source.html#l00074">types.h:74</a></div></div>
<div class="ttc" id="pwm_8h_html_ac1bdade229f7f07cae1d6f94434d4ab3"><div class="ttname"><a href="pwm_8h.html#ac1bdade229f7f07cae1d6f94434d4ab3">PRESCALE2</a></div><div class="ttdeci">#define PRESCALE2</div><div class="ttdoc">Counter prescale 2. </div><div class="ttdef"><b>Definition:</b> <a href="pwm_8h_source.html#l00078">pwm.h:78</a></div></div>
<div class="ttc" id="pwm_8c_html_ab3e9ec444bb0993ad76410d52dadb5e2"><div class="ttname"><a href="pwm_8c.html#ab3e9ec444bb0993ad76410d52dadb5e2">pwm_setup</a></div><div class="ttdeci">int pwm_setup(void)</div><div class="ttdef"><b>Definition:</b> <a href="pwm_8c_source.html#l00045">pwm.c:45</a></div></div>
<div class="ttc" id="log_8c_html_a03a4554bb48a96130b86f2c14b23f515"><div class="ttname"><a href="log_8c.html#a03a4554bb48a96130b86f2c14b23f515">rl_log</a></div><div class="ttdeci">void rl_log(rl_log_type type, const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="log_8c_source.html#l00038">log.c:38</a></div></div>
<div class="ttc" id="pwm_8h_html_a1cc6cdd5e33d9a1e8043c4a0c47911a7"><div class="ttname"><a href="pwm_8h.html#a1cc6cdd5e33d9a1e8043c4a0c47911a7">PWMSS1_BASE</a></div><div class="ttdeci">#define PWMSS1_BASE</div><div class="ttdoc">PWMSS1 register base address. </div><div class="ttdef"><b>Definition:</b> <a href="pwm_8h_source.html#l00050">pwm.h:50</a></div></div>
<div class="ttc" id="pwm_8c_html_ac29eb441615de83b0a03ccb4a9bbd6a0"><div class="ttname"><a href="pwm_8c.html#ac29eb441615de83b0a03ccb4a9bbd6a0">pwm_setup_range_clock</a></div><div class="ttdeci">void pwm_setup_range_clock(int sample_rate)</div><div class="ttdef"><b>Definition:</b> <a href="pwm_8c_source.html#l00093">pwm.c:93</a></div></div>
<div class="ttc" id="pwm_8h_html_ae3989c282ed47373a9397f6ed9a1a122"><div class="ttname"><a href="pwm_8h.html#ae3989c282ed47373a9397f6ed9a1a122">TBCTL</a></div><div class="ttdeci">#define TBCTL</div><div class="ttdoc">Counter control register offset. </div><div class="ttdef"><b>Definition:</b> <a href="pwm_8h_source.html#l00060">pwm.h:60</a></div></div>
<div class="ttc" id="pwm_8h_html_a31654a6d4b773153a0468a9fcb78bbec"><div class="ttname"><a href="pwm_8h.html#a31654a6d4b773153a0468a9fcb78bbec">ADC_CLOCK_PERIOD</a></div><div class="ttdeci">#define ADC_CLOCK_PERIOD</div><div class="ttdoc">ADC master clock period in ns. </div><div class="ttdef"><b>Definition:</b> <a href="pwm_8h_source.html#l00099">pwm.h:99</a></div></div>
<div class="ttc" id="pwm_8h_html_a7f4bd0b9ce34b2769e57c18dd7bb83af"><div class="ttname"><a href="pwm_8h.html#a7f4bd0b9ce34b2769e57c18dd7bb83af">RWC_AQ_A</a></div><div class="ttdeci">#define RWC_AQ_A</div><div class="ttdoc">Action qualifier A value for latch reset (see AM335x_TR) </div><div class="ttdef"><b>Definition:</b> <a href="pwm_8h_source.html#l00082">pwm.h:82</a></div></div>
<div class="ttc" id="pwm_8h_html_a51fb4b058d48bdbb70bb994af206de2c"><div class="ttname"><a href="pwm_8h.html#a51fb4b058d48bdbb70bb994af206de2c">CMPB</a></div><div class="ttdeci">#define CMPB</div><div class="ttdoc">Compare register B offset. </div><div class="ttdef"><b>Definition:</b> <a href="pwm_8h_source.html#l00066">pwm.h:66</a></div></div>
<div class="ttc" id="pwm_8h_html_a90a58119ded52a5db035161e37323eda"><div class="ttname"><a href="pwm_8h.html#a90a58119ded52a5db035161e37323eda">PWM_PERIOD_SCALE</a></div><div class="ttdeci">#define PWM_PERIOD_SCALE</div><div class="ttdoc">Latch reset period scaling factor. </div><div class="ttdef"><b>Definition:</b> <a href="pwm_8h_source.html#l00092">pwm.h:92</a></div></div>
<div class="ttc" id="pwm_8h_html_a12b79a67eb9c639458d1c92d7ce7f4a2"><div class="ttname"><a href="pwm_8h.html#a12b79a67eb9c639458d1c92d7ce7f4a2">CMPA</a></div><div class="ttdeci">#define CMPA</div><div class="ttdoc">Compare register A offset. </div><div class="ttdef"><b>Definition:</b> <a href="pwm_8h_source.html#l00064">pwm.h:64</a></div></div>
<div class="ttc" id="pwm_8h_html_ac9212e1dabfdd223888292556c5056c0"><div class="ttname"><a href="pwm_8h.html#ac9212e1dabfdd223888292556c5056c0">PWMSS0_BASE</a></div><div class="ttdeci">#define PWMSS0_BASE</div><div class="ttdoc">PWMSS0 register base address. </div><div class="ttdef"><b>Definition:</b> <a href="pwm_8h_source.html#l00048">pwm.h:48</a></div></div>
<div class="ttc" id="types_8h_html_a8488e4c6d9298df81f48a34e80c81410a2fd6f336d08340583bd620a7f5694c90"><div class="ttname"><a href="types_8h.html#a8488e4c6d9298df81f48a34e80c81410a2fd6f336d08340583bd620a7f5694c90">ERROR</a></div><div class="ttdoc">Error. </div><div class="ttdef"><b>Definition:</b> <a href="types_8h_source.html#l00199">types.h:199</a></div></div>
<div class="ttc" id="pwm_8h_html_ac65d715a229b2d2430f66997fba74eb7"><div class="ttname"><a href="pwm_8h.html#ac65d715a229b2d2430f66997fba74eb7">AQCTLB</a></div><div class="ttdeci">#define AQCTLB</div><div class="ttdoc">Action qualifier register B offset. </div><div class="ttdef"><b>Definition:</b> <a href="pwm_8h_source.html#l00070">pwm.h:70</a></div></div>
<div class="ttc" id="pwm_8h_html_ab38d816c7cd1daa7970342a426622e23"><div class="ttname"><a href="pwm_8h.html#ab38d816c7cd1daa7970342a426622e23">UP_DOWN_COUNT</a></div><div class="ttdeci">#define UP_DOWN_COUNT</div><div class="ttdoc">Up-down counting. </div><div class="ttdef"><b>Definition:</b> <a href="pwm_8h_source.html#l00076">pwm.h:76</a></div></div>
<div class="ttc" id="pwm_8h_html_a766c50c3cc7b1f10ba8577ee9db48023"><div class="ttname"><a href="pwm_8h.html#a766c50c3cc7b1f10ba8577ee9db48023">PULSE_WIDTH</a></div><div class="ttdeci">#define PULSE_WIDTH</div><div class="ttdoc">Latch reset pulse width (part of sampling period) </div><div class="ttdef"><b>Definition:</b> <a href="pwm_8h_source.html#l00088">pwm.h:88</a></div></div>
<div class="ttc" id="pwm_8h_html_a9c9d8c9f7959cfe8d93e89e30730949c"><div class="ttname"><a href="pwm_8h.html#a9c9d8c9f7959cfe8d93e89e30730949c">PWM_SIZE</a></div><div class="ttdeci">#define PWM_SIZE</div><div class="ttdoc">Size of PWM register memory. </div><div class="ttdef"><b>Definition:</b> <a href="pwm_8h_source.html#l00056">pwm.h:56</a></div></div>
<div class="ttc" id="pwm_8c_html_a80d1397613a39018de4e3b7013c4fa43"><div class="ttname"><a href="pwm_8c.html#a80d1397613a39018de4e3b7013c4fa43">pwm_setup_adc_clock</a></div><div class="ttdeci">void pwm_setup_adc_clock(void)</div><div class="ttdef"><b>Definition:</b> <a href="pwm_8c_source.html#l00114">pwm.c:114</a></div></div>
<div class="ttc" id="pwm_8c_html_a84c01892b173514bb9feecfa91b0f77a"><div class="ttname"><a href="pwm_8c.html#a84c01892b173514bb9feecfa91b0f77a">pwm_close</a></div><div class="ttdeci">void pwm_close(void)</div><div class="ttdef"><b>Definition:</b> <a href="pwm_8c_source.html#l00079">pwm.c:79</a></div></div>
<div class="ttc" id="pwm_8c_html_a1871aad89670f4177a7da1163f3fed28"><div class="ttname"><a href="pwm_8c.html#a1871aad89670f4177a7da1163f3fed28">pwmss1_regs</a></div><div class="ttdeci">volatile uint16_t * pwmss1_regs</div><div class="ttdoc">Pointer to PWMSS1 (PWM-Sub-System) registers. </div><div class="ttdef"><b>Definition:</b> <a href="pwm_8c_source.html#l00038">pwm.c:38</a></div></div>
<div class="ttc" id="pwm_8h_html_a8ca17a44aeeb98b850884c3a1af662ba"><div class="ttname"><a href="pwm_8h.html#a8ca17a44aeeb98b850884c3a1af662ba">AQCTLA</a></div><div class="ttdeci">#define AQCTLA</div><div class="ttdoc">Action qualifier register offset. </div><div class="ttdef"><b>Definition:</b> <a href="pwm_8h_source.html#l00068">pwm.h:68</a></div></div>
<div class="ttc" id="pwm_8c_html_a885205ea0b70e1313609a0045231639e"><div class="ttname"><a href="pwm_8c.html#a885205ea0b70e1313609a0045231639e">pwmss0_regs</a></div><div class="ttdeci">volatile uint16_t * pwmss0_regs</div><div class="ttdoc">Pointer to PWMSS0 (PWM-Sub-System) registers. </div><div class="ttdef"><b>Definition:</b> <a href="pwm_8c_source.html#l00036">pwm.c:36</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="pwm_8c.html">pwm.c</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
