
*** Running vivado
    with args -log i2c_master.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source i2c_master.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source i2c_master.tcl -notrace
Command: synth_design -top i2c_master -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15852 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 700.465 ; gain = 177.277
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'i2c_master' [C:/work/temp_sensor/temp_sensor.srcs/sources_1/new/i2c_master.vhd:58]
	Parameter input_clk bound to: 100000000 - type: integer 
	Parameter bus_clk bound to: 20000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2c_master' (1#1) [C:/work/temp_sensor/temp_sensor.srcs/sources_1/new/i2c_master.vhd:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 764.172 ; gain = 240.984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 764.172 ; gain = 240.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 764.172 ; gain = 240.984
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc]
WARNING: [Vivado 12-584] No ports matched 'data_rd[7]'. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_rd[6]'. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_rd[5]'. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_rd[4]'. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_rd[3]'. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_rd[2]'. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_rd[1]'. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_rd[0]'. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_rd[7]'. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_rd[6]'. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_rd[5]'. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_rd[4]'. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_rd[3]'. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_rd[2]'. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_rd[1]'. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_rd[0]'. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ack_error'. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'busy'. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_ready'. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ack_error'. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'busy'. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_ready'. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/work/temp_sensor/temp_sensor.srcs/constrs_1/new/elab.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/i2c_master_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/i2c_master_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 873.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 873.926 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 873.926 ; gain = 350.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 873.926 ; gain = 350.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 873.926 ; gain = 350.738
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                            00000 |                            00000
                  start1 |                            00001 |                            00001
                command1 |                            00010 |                            00010
                slv_ack1 |                            00011 |                            00011
                      wr |                            00100 |                            00100
                slv_ack2 |                            00101 |                            00101
                  start2 |                            00110 |                            00110
                command2 |                            00111 |                            00111
                slv_ack3 |                            01000 |                            01000
                     rd1 |                            01001 |                            01001
               mstr_ack1 |                            01010 |                            01010
                     rd2 |                            01011 |                            01011
               mstr_ack2 |                            01100 |                            01100
                     rd3 |                            01101 |                            01101
               mstr_ack3 |                            01110 |                            01110
                    stop |                            01111 |                            01111
                    hold |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2c_master'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 873.926 ; gain = 350.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	  17 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	  10 Input      8 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 11    
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 10    
	  10 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module i2c_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	  17 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	  10 Input      8 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 11    
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 10    
	  10 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'data_tx_reg[7]' (FDE) to 'data_tx_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_tx_reg[6]' (FDE) to 'data_tx_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_tx_reg[5]' (FDE) to 'data_tx_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_tx_reg[4]' (FDE) to 'data_tx_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_tx_reg[3] )
INFO: [Synth 8-3886] merging instance 'data_tx_reg[2]' (FDE) to 'data_tx_reg[0]'
INFO: [Synth 8-3886] merging instance 'data_tx_reg[1]' (FDE) to 'data_tx_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_tx_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 873.926 ; gain = 350.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 873.926 ; gain = 350.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 873.926 ; gain = 350.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 879.523 ; gain = 356.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 885.355 ; gain = 362.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 885.355 ; gain = 362.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 885.355 ; gain = 362.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 885.355 ; gain = 362.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 885.355 ; gain = 362.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 885.355 ; gain = 362.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     4|
|4     |LUT2   |    31|
|5     |LUT3   |    26|
|6     |LUT4   |     5|
|7     |LUT5   |    18|
|8     |LUT6   |    39|
|9     |FDCE   |    29|
|10    |FDPE   |     5|
|11    |FDRE   |    45|
|12    |IBUF   |     5|
|13    |IOBUF  |     2|
|14    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   230|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 885.355 ; gain = 362.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 885.355 ; gain = 252.414
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 885.355 ; gain = 362.168
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 900.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 22 Warnings, 22 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 900.621 ; gain = 604.199
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 900.621 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/work/temp_sensor/temp_sensor.runs/synth_1/i2c_master.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file i2c_master_utilization_synth.rpt -pb i2c_master_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  2 16:31:14 2020...
