// Seed: 1461925472
module module_0 (
    input tri1 id_0
    , id_11 = 1,
    input uwire id_1,
    input wire id_2,
    input tri id_3
    , id_12,
    output supply0 id_4,
    input supply1 id_5,
    output wire id_6,
    input wor id_7,
    output tri id_8,
    input tri id_9
);
  tri0 id_13 = id_2, id_14 = 1, id_15 = (id_1);
  assign id_12 = 1 & -1'd0;
  assign id_15 = id_15;
  assign module_1._id_13 = 0;
endmodule
module module_1 #(
    parameter id_0  = 32'd69,
    parameter id_11 = 32'd63,
    parameter id_13 = 32'd22
) (
    input wor _id_0,
    input supply0 id_1,
    input tri id_2,
    output wor id_3,
    input tri id_4,
    input tri id_5,
    input uwire id_6
    , id_15,
    input uwire id_7,
    input wand id_8,
    output tri0 id_9,
    input wor id_10,
    input supply1 _id_11,
    output tri0 id_12,
    input wand _id_13
);
  wire id_16;
  ;
  and primCall (id_9, id_18, id_8, id_16, id_20, id_1, id_10, id_5, id_6);
  if (({1'b0})) assign id_9 = id_10;
  localparam id_17 = 1;
  logic id_18;
  parameter [id_11 : id_13] id_19 = 1;
  wire id_20[id_0 : 1];
  module_0 modCall_1 (
      id_6,
      id_5,
      id_6,
      id_5,
      id_9,
      id_5,
      id_12,
      id_10,
      id_3,
      id_7
  );
endmodule
