Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Mar 28 10:53:35 2023
| Host         : Rojin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file wrapper_timing_summary_routed.rpt -pb wrapper_timing_summary_routed.pb -rpx wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    18          
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (52)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: input_clk/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (52)
-------------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.781        0.000                      0                   28        0.313        0.000                      0                   28        3.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.781        0.000                      0                   28        0.313        0.000                      0                   28        3.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.781ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.781ns  (required time - arrival time)
  Source:                 input_clk/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_clk/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.218ns  (logic 2.264ns (43.389%)  route 2.954ns (56.611%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.738     5.372    input_clk/clk_IBUF_BUFG
    SLICE_X41Y59         FDCE                                         r  input_clk/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDCE (Prop_fdce_C_Q)         0.456     5.828 r  input_clk/count_reg[10]/Q
                         net (fo=2, routed)           1.092     6.920    input_clk/count_reg[10]
    SLICE_X40Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.044 f  input_clk/clk_div_i_3/O
                         net (fo=1, routed)           0.808     7.853    input_clk/clk_div_i_3_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.977 f  input_clk/clk_div_i_2/O
                         net (fo=29, routed)          1.054     9.030    input_clk/tc__25
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.124     9.154 r  input_clk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.154    input_clk/count[0]_i_6_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.686 r  input_clk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.686    input_clk/count_reg[0]_i_1_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.800 r  input_clk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.800    input_clk/count_reg[4]_i_1_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.914 r  input_clk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.914    input_clk/count_reg[8]_i_1_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  input_clk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.028    input_clk/count_reg[12]_i_1_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.142 r  input_clk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.142    input_clk/count_reg[16]_i_1_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.256 r  input_clk/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.256    input_clk/count_reg[20]_i_1_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.590 r  input_clk/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.590    input_clk/count_reg[24]_i_1_n_6
    SLICE_X41Y63         FDCE                                         r  input_clk/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.558    14.916    input_clk/clk_IBUF_BUFG
    SLICE_X41Y63         FDCE                                         r  input_clk/count_reg[25]/C
                         clock pessimism              0.429    15.344    
                         clock uncertainty           -0.035    15.309    
    SLICE_X41Y63         FDCE (Setup_fdce_C_D)        0.062    15.371    input_clk/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                         -10.590    
  -------------------------------------------------------------------
                         slack                                  4.781    

Slack (MET) :             4.876ns  (required time - arrival time)
  Source:                 input_clk/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_clk/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 2.169ns (42.340%)  route 2.954ns (57.660%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.738     5.372    input_clk/clk_IBUF_BUFG
    SLICE_X41Y59         FDCE                                         r  input_clk/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDCE (Prop_fdce_C_Q)         0.456     5.828 r  input_clk/count_reg[10]/Q
                         net (fo=2, routed)           1.092     6.920    input_clk/count_reg[10]
    SLICE_X40Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.044 f  input_clk/clk_div_i_3/O
                         net (fo=1, routed)           0.808     7.853    input_clk/clk_div_i_3_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.977 f  input_clk/clk_div_i_2/O
                         net (fo=29, routed)          1.054     9.030    input_clk/tc__25
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.124     9.154 r  input_clk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.154    input_clk/count[0]_i_6_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.686 r  input_clk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.686    input_clk/count_reg[0]_i_1_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.800 r  input_clk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.800    input_clk/count_reg[4]_i_1_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.914 r  input_clk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.914    input_clk/count_reg[8]_i_1_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  input_clk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.028    input_clk/count_reg[12]_i_1_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.142 r  input_clk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.142    input_clk/count_reg[16]_i_1_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.256 r  input_clk/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.256    input_clk/count_reg[20]_i_1_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.495 r  input_clk/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.495    input_clk/count_reg[24]_i_1_n_5
    SLICE_X41Y63         FDCE                                         r  input_clk/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.558    14.916    input_clk/clk_IBUF_BUFG
    SLICE_X41Y63         FDCE                                         r  input_clk/count_reg[26]/C
                         clock pessimism              0.429    15.344    
                         clock uncertainty           -0.035    15.309    
    SLICE_X41Y63         FDCE (Setup_fdce_C_D)        0.062    15.371    input_clk/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                         -10.495    
  -------------------------------------------------------------------
                         slack                                  4.876    

Slack (MET) :             4.892ns  (required time - arrival time)
  Source:                 input_clk/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_clk/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 2.153ns (42.159%)  route 2.954ns (57.841%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.738     5.372    input_clk/clk_IBUF_BUFG
    SLICE_X41Y59         FDCE                                         r  input_clk/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDCE (Prop_fdce_C_Q)         0.456     5.828 r  input_clk/count_reg[10]/Q
                         net (fo=2, routed)           1.092     6.920    input_clk/count_reg[10]
    SLICE_X40Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.044 f  input_clk/clk_div_i_3/O
                         net (fo=1, routed)           0.808     7.853    input_clk/clk_div_i_3_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.977 f  input_clk/clk_div_i_2/O
                         net (fo=29, routed)          1.054     9.030    input_clk/tc__25
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.124     9.154 r  input_clk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.154    input_clk/count[0]_i_6_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.686 r  input_clk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.686    input_clk/count_reg[0]_i_1_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.800 r  input_clk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.800    input_clk/count_reg[4]_i_1_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.914 r  input_clk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.914    input_clk/count_reg[8]_i_1_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  input_clk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.028    input_clk/count_reg[12]_i_1_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.142 r  input_clk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.142    input_clk/count_reg[16]_i_1_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.256 r  input_clk/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.256    input_clk/count_reg[20]_i_1_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.479 r  input_clk/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.479    input_clk/count_reg[24]_i_1_n_7
    SLICE_X41Y63         FDCE                                         r  input_clk/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.558    14.916    input_clk/clk_IBUF_BUFG
    SLICE_X41Y63         FDCE                                         r  input_clk/count_reg[24]/C
                         clock pessimism              0.429    15.344    
                         clock uncertainty           -0.035    15.309    
    SLICE_X41Y63         FDCE (Setup_fdce_C_D)        0.062    15.371    input_clk/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                  4.892    

Slack (MET) :             4.896ns  (required time - arrival time)
  Source:                 input_clk/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_clk/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 2.150ns (42.125%)  route 2.954ns (57.875%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.738     5.372    input_clk/clk_IBUF_BUFG
    SLICE_X41Y59         FDCE                                         r  input_clk/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDCE (Prop_fdce_C_Q)         0.456     5.828 r  input_clk/count_reg[10]/Q
                         net (fo=2, routed)           1.092     6.920    input_clk/count_reg[10]
    SLICE_X40Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.044 f  input_clk/clk_div_i_3/O
                         net (fo=1, routed)           0.808     7.853    input_clk/clk_div_i_3_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.977 f  input_clk/clk_div_i_2/O
                         net (fo=29, routed)          1.054     9.030    input_clk/tc__25
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.124     9.154 r  input_clk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.154    input_clk/count[0]_i_6_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.686 r  input_clk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.686    input_clk/count_reg[0]_i_1_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.800 r  input_clk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.800    input_clk/count_reg[4]_i_1_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.914 r  input_clk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.914    input_clk/count_reg[8]_i_1_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  input_clk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.028    input_clk/count_reg[12]_i_1_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.142 r  input_clk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.142    input_clk/count_reg[16]_i_1_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.476 r  input_clk/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.476    input_clk/count_reg[20]_i_1_n_6
    SLICE_X41Y62         FDCE                                         r  input_clk/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.559    14.917    input_clk/clk_IBUF_BUFG
    SLICE_X41Y62         FDCE                                         r  input_clk/count_reg[21]/C
                         clock pessimism              0.429    15.345    
                         clock uncertainty           -0.035    15.310    
    SLICE_X41Y62         FDCE (Setup_fdce_C_D)        0.062    15.372    input_clk/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.372    
                         arrival time                         -10.476    
  -------------------------------------------------------------------
                         slack                                  4.896    

Slack (MET) :             4.917ns  (required time - arrival time)
  Source:                 input_clk/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_clk/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 2.129ns (41.886%)  route 2.954ns (58.114%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.738     5.372    input_clk/clk_IBUF_BUFG
    SLICE_X41Y59         FDCE                                         r  input_clk/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDCE (Prop_fdce_C_Q)         0.456     5.828 r  input_clk/count_reg[10]/Q
                         net (fo=2, routed)           1.092     6.920    input_clk/count_reg[10]
    SLICE_X40Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.044 f  input_clk/clk_div_i_3/O
                         net (fo=1, routed)           0.808     7.853    input_clk/clk_div_i_3_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.977 f  input_clk/clk_div_i_2/O
                         net (fo=29, routed)          1.054     9.030    input_clk/tc__25
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.124     9.154 r  input_clk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.154    input_clk/count[0]_i_6_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.686 r  input_clk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.686    input_clk/count_reg[0]_i_1_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.800 r  input_clk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.800    input_clk/count_reg[4]_i_1_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.914 r  input_clk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.914    input_clk/count_reg[8]_i_1_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  input_clk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.028    input_clk/count_reg[12]_i_1_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.142 r  input_clk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.142    input_clk/count_reg[16]_i_1_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.455 r  input_clk/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.455    input_clk/count_reg[20]_i_1_n_4
    SLICE_X41Y62         FDCE                                         r  input_clk/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.559    14.917    input_clk/clk_IBUF_BUFG
    SLICE_X41Y62         FDCE                                         r  input_clk/count_reg[23]/C
                         clock pessimism              0.429    15.345    
                         clock uncertainty           -0.035    15.310    
    SLICE_X41Y62         FDCE (Setup_fdce_C_D)        0.062    15.372    input_clk/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.372    
                         arrival time                         -10.455    
  -------------------------------------------------------------------
                         slack                                  4.917    

Slack (MET) :             4.991ns  (required time - arrival time)
  Source:                 input_clk/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_clk/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 2.055ns (41.027%)  route 2.954ns (58.973%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.738     5.372    input_clk/clk_IBUF_BUFG
    SLICE_X41Y59         FDCE                                         r  input_clk/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDCE (Prop_fdce_C_Q)         0.456     5.828 r  input_clk/count_reg[10]/Q
                         net (fo=2, routed)           1.092     6.920    input_clk/count_reg[10]
    SLICE_X40Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.044 f  input_clk/clk_div_i_3/O
                         net (fo=1, routed)           0.808     7.853    input_clk/clk_div_i_3_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.977 f  input_clk/clk_div_i_2/O
                         net (fo=29, routed)          1.054     9.030    input_clk/tc__25
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.124     9.154 r  input_clk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.154    input_clk/count[0]_i_6_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.686 r  input_clk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.686    input_clk/count_reg[0]_i_1_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.800 r  input_clk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.800    input_clk/count_reg[4]_i_1_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.914 r  input_clk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.914    input_clk/count_reg[8]_i_1_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  input_clk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.028    input_clk/count_reg[12]_i_1_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.142 r  input_clk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.142    input_clk/count_reg[16]_i_1_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.381 r  input_clk/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.381    input_clk/count_reg[20]_i_1_n_5
    SLICE_X41Y62         FDCE                                         r  input_clk/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.559    14.917    input_clk/clk_IBUF_BUFG
    SLICE_X41Y62         FDCE                                         r  input_clk/count_reg[22]/C
                         clock pessimism              0.429    15.345    
                         clock uncertainty           -0.035    15.310    
    SLICE_X41Y62         FDCE (Setup_fdce_C_D)        0.062    15.372    input_clk/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.372    
                         arrival time                         -10.381    
  -------------------------------------------------------------------
                         slack                                  4.991    

Slack (MET) :             5.007ns  (required time - arrival time)
  Source:                 input_clk/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_clk/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.993ns  (logic 2.039ns (40.838%)  route 2.954ns (59.162%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.738     5.372    input_clk/clk_IBUF_BUFG
    SLICE_X41Y59         FDCE                                         r  input_clk/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDCE (Prop_fdce_C_Q)         0.456     5.828 r  input_clk/count_reg[10]/Q
                         net (fo=2, routed)           1.092     6.920    input_clk/count_reg[10]
    SLICE_X40Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.044 f  input_clk/clk_div_i_3/O
                         net (fo=1, routed)           0.808     7.853    input_clk/clk_div_i_3_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.977 f  input_clk/clk_div_i_2/O
                         net (fo=29, routed)          1.054     9.030    input_clk/tc__25
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.124     9.154 r  input_clk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.154    input_clk/count[0]_i_6_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.686 r  input_clk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.686    input_clk/count_reg[0]_i_1_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.800 r  input_clk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.800    input_clk/count_reg[4]_i_1_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.914 r  input_clk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.914    input_clk/count_reg[8]_i_1_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  input_clk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.028    input_clk/count_reg[12]_i_1_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.142 r  input_clk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.142    input_clk/count_reg[16]_i_1_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.365 r  input_clk/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.365    input_clk/count_reg[20]_i_1_n_7
    SLICE_X41Y62         FDCE                                         r  input_clk/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.559    14.917    input_clk/clk_IBUF_BUFG
    SLICE_X41Y62         FDCE                                         r  input_clk/count_reg[20]/C
                         clock pessimism              0.429    15.345    
                         clock uncertainty           -0.035    15.310    
    SLICE_X41Y62         FDCE (Setup_fdce_C_D)        0.062    15.372    input_clk/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.372    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                  5.007    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 input_clk/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_clk/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 2.036ns (40.803%)  route 2.954ns (59.197%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.738     5.372    input_clk/clk_IBUF_BUFG
    SLICE_X41Y59         FDCE                                         r  input_clk/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDCE (Prop_fdce_C_Q)         0.456     5.828 r  input_clk/count_reg[10]/Q
                         net (fo=2, routed)           1.092     6.920    input_clk/count_reg[10]
    SLICE_X40Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.044 f  input_clk/clk_div_i_3/O
                         net (fo=1, routed)           0.808     7.853    input_clk/clk_div_i_3_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.977 f  input_clk/clk_div_i_2/O
                         net (fo=29, routed)          1.054     9.030    input_clk/tc__25
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.124     9.154 r  input_clk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.154    input_clk/count[0]_i_6_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.686 r  input_clk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.686    input_clk/count_reg[0]_i_1_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.800 r  input_clk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.800    input_clk/count_reg[4]_i_1_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.914 r  input_clk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.914    input_clk/count_reg[8]_i_1_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  input_clk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.028    input_clk/count_reg[12]_i_1_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.362 r  input_clk/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.362    input_clk/count_reg[16]_i_1_n_6
    SLICE_X41Y61         FDCE                                         r  input_clk/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.560    14.918    input_clk/clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  input_clk/count_reg[17]/C
                         clock pessimism              0.429    15.346    
                         clock uncertainty           -0.035    15.311    
    SLICE_X41Y61         FDCE (Setup_fdce_C_D)        0.062    15.373    input_clk/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                         -10.362    
  -------------------------------------------------------------------
                         slack                                  5.011    

Slack (MET) :             5.032ns  (required time - arrival time)
  Source:                 input_clk/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_clk/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 2.015ns (40.552%)  route 2.954ns (59.448%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.738     5.372    input_clk/clk_IBUF_BUFG
    SLICE_X41Y59         FDCE                                         r  input_clk/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDCE (Prop_fdce_C_Q)         0.456     5.828 r  input_clk/count_reg[10]/Q
                         net (fo=2, routed)           1.092     6.920    input_clk/count_reg[10]
    SLICE_X40Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.044 f  input_clk/clk_div_i_3/O
                         net (fo=1, routed)           0.808     7.853    input_clk/clk_div_i_3_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.977 f  input_clk/clk_div_i_2/O
                         net (fo=29, routed)          1.054     9.030    input_clk/tc__25
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.124     9.154 r  input_clk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.154    input_clk/count[0]_i_6_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.686 r  input_clk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.686    input_clk/count_reg[0]_i_1_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.800 r  input_clk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.800    input_clk/count_reg[4]_i_1_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.914 r  input_clk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.914    input_clk/count_reg[8]_i_1_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  input_clk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.028    input_clk/count_reg[12]_i_1_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.341 r  input_clk/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.341    input_clk/count_reg[16]_i_1_n_4
    SLICE_X41Y61         FDCE                                         r  input_clk/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.560    14.918    input_clk/clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  input_clk/count_reg[19]/C
                         clock pessimism              0.429    15.346    
                         clock uncertainty           -0.035    15.311    
    SLICE_X41Y61         FDCE (Setup_fdce_C_D)        0.062    15.373    input_clk/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                  5.032    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 input_clk/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_clk/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 1.941ns (39.654%)  route 2.954ns (60.346%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.738     5.372    input_clk/clk_IBUF_BUFG
    SLICE_X41Y59         FDCE                                         r  input_clk/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDCE (Prop_fdce_C_Q)         0.456     5.828 r  input_clk/count_reg[10]/Q
                         net (fo=2, routed)           1.092     6.920    input_clk/count_reg[10]
    SLICE_X40Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.044 f  input_clk/clk_div_i_3/O
                         net (fo=1, routed)           0.808     7.853    input_clk/clk_div_i_3_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.977 f  input_clk/clk_div_i_2/O
                         net (fo=29, routed)          1.054     9.030    input_clk/tc__25
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.124     9.154 r  input_clk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.154    input_clk/count[0]_i_6_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.686 r  input_clk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.686    input_clk/count_reg[0]_i_1_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.800 r  input_clk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.800    input_clk/count_reg[4]_i_1_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.914 r  input_clk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.914    input_clk/count_reg[8]_i_1_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  input_clk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.028    input_clk/count_reg[12]_i_1_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.267 r  input_clk/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.267    input_clk/count_reg[16]_i_1_n_5
    SLICE_X41Y61         FDCE                                         r  input_clk/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.560    14.918    input_clk/clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  input_clk/count_reg[18]/C
                         clock pessimism              0.429    15.346    
                         clock uncertainty           -0.035    15.311    
    SLICE_X41Y61         FDCE (Setup_fdce_C_D)        0.062    15.373    input_clk/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                         -10.267    
  -------------------------------------------------------------------
                         slack                                  5.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 input_clk/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_clk/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.587     1.465    input_clk/clk_IBUF_BUFG
    SLICE_X41Y59         FDCE                                         r  input_clk/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  input_clk/count_reg[11]/Q
                         net (fo=2, routed)           0.169     1.775    input_clk/count_reg[11]
    SLICE_X41Y59         LUT2 (Prop_lut2_I0_O)        0.045     1.820 r  input_clk/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.820    input_clk/count[8]_i_2_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.883 r  input_clk/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    input_clk/count_reg[8]_i_1_n_4
    SLICE_X41Y59         FDCE                                         r  input_clk/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     1.982    input_clk/clk_IBUF_BUFG
    SLICE_X41Y59         FDCE                                         r  input_clk/count_reg[11]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X41Y59         FDCE (Hold_fdce_C_D)         0.105     1.570    input_clk/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 input_clk/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_clk/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.586     1.464    input_clk/clk_IBUF_BUFG
    SLICE_X41Y60         FDCE                                         r  input_clk/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  input_clk/count_reg[15]/Q
                         net (fo=2, routed)           0.169     1.774    input_clk/count_reg[15]
    SLICE_X41Y60         LUT2 (Prop_lut2_I0_O)        0.045     1.819 r  input_clk/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.819    input_clk/count[12]_i_2_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.882 r  input_clk/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    input_clk/count_reg[12]_i_1_n_4
    SLICE_X41Y60         FDCE                                         r  input_clk/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.856     1.981    input_clk/clk_IBUF_BUFG
    SLICE_X41Y60         FDCE                                         r  input_clk/count_reg[15]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X41Y60         FDCE (Hold_fdce_C_D)         0.105     1.569    input_clk/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 input_clk/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_clk/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.586     1.464    input_clk/clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  input_clk/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  input_clk/count_reg[19]/Q
                         net (fo=2, routed)           0.169     1.774    input_clk/count_reg[19]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.045     1.819 r  input_clk/count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.819    input_clk/count[16]_i_2_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.882 r  input_clk/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    input_clk/count_reg[16]_i_1_n_4
    SLICE_X41Y61         FDCE                                         r  input_clk/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.856     1.981    input_clk/clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  input_clk/count_reg[19]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X41Y61         FDCE (Hold_fdce_C_D)         0.105     1.569    input_clk/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 input_clk/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_clk/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.587     1.465    input_clk/clk_IBUF_BUFG
    SLICE_X41Y57         FDCE                                         r  input_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  input_clk/count_reg[3]/Q
                         net (fo=2, routed)           0.169     1.775    input_clk/count_reg[3]
    SLICE_X41Y57         LUT2 (Prop_lut2_I0_O)        0.045     1.820 r  input_clk/count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.820    input_clk/count[0]_i_3_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.883 r  input_clk/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    input_clk/count_reg[0]_i_1_n_4
    SLICE_X41Y57         FDCE                                         r  input_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     1.982    input_clk/clk_IBUF_BUFG
    SLICE_X41Y57         FDCE                                         r  input_clk/count_reg[3]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X41Y57         FDCE (Hold_fdce_C_D)         0.105     1.570    input_clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 input_clk/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_clk/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.587     1.465    input_clk/clk_IBUF_BUFG
    SLICE_X41Y58         FDCE                                         r  input_clk/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  input_clk/count_reg[7]/Q
                         net (fo=2, routed)           0.169     1.775    input_clk/count_reg[7]
    SLICE_X41Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.820 r  input_clk/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.820    input_clk/count[4]_i_2_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.883 r  input_clk/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    input_clk/count_reg[4]_i_1_n_4
    SLICE_X41Y58         FDCE                                         r  input_clk/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     1.982    input_clk/clk_IBUF_BUFG
    SLICE_X41Y58         FDCE                                         r  input_clk/count_reg[7]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X41Y58         FDCE (Hold_fdce_C_D)         0.105     1.570    input_clk/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 input_clk/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_clk/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.585     1.463    input_clk/clk_IBUF_BUFG
    SLICE_X41Y62         FDCE                                         r  input_clk/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  input_clk/count_reg[23]/Q
                         net (fo=2, routed)           0.170     1.774    input_clk/count_reg[23]
    SLICE_X41Y62         LUT2 (Prop_lut2_I0_O)        0.045     1.819 r  input_clk/count[20]_i_2/O
                         net (fo=1, routed)           0.000     1.819    input_clk/count[20]_i_2_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.882 r  input_clk/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    input_clk/count_reg[20]_i_1_n_4
    SLICE_X41Y62         FDCE                                         r  input_clk/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.854     1.979    input_clk/clk_IBUF_BUFG
    SLICE_X41Y62         FDCE                                         r  input_clk/count_reg[23]/C
                         clock pessimism             -0.516     1.463    
    SLICE_X41Y62         FDCE (Hold_fdce_C_D)         0.105     1.568    input_clk/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 input_clk/clk_div_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_clk/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.671%)  route 0.221ns (54.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.586     1.464    input_clk/clk_IBUF_BUFG
    SLICE_X40Y60         FDCE                                         r  input_clk/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  input_clk/clk_div_reg/Q
                         net (fo=19, routed)          0.221     1.826    input_clk/CLK
    SLICE_X40Y60         LUT3 (Prop_lut3_I2_O)        0.045     1.871 r  input_clk/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.871    input_clk/clk_div_i_1_n_0
    SLICE_X40Y60         FDCE                                         r  input_clk/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.856     1.981    input_clk/clk_IBUF_BUFG
    SLICE_X40Y60         FDCE                                         r  input_clk/clk_div_reg/C
                         clock pessimism             -0.517     1.464    
    SLICE_X40Y60         FDCE (Hold_fdce_C_D)         0.091     1.555    input_clk/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 input_clk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_clk/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.587     1.465    input_clk/clk_IBUF_BUFG
    SLICE_X41Y57         FDCE                                         r  input_clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  input_clk/count_reg[0]/Q
                         net (fo=3, routed)           0.167     1.773    input_clk/count_reg[0]
    SLICE_X41Y57         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  input_clk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.818    input_clk/count[0]_i_6_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.888 r  input_clk/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.888    input_clk/count_reg[0]_i_1_n_7
    SLICE_X41Y57         FDCE                                         r  input_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     1.982    input_clk/clk_IBUF_BUFG
    SLICE_X41Y57         FDCE                                         r  input_clk/count_reg[0]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X41Y57         FDCE (Hold_fdce_C_D)         0.105     1.570    input_clk/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 input_clk/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_clk/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.587     1.465    input_clk/clk_IBUF_BUFG
    SLICE_X41Y58         FDCE                                         r  input_clk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  input_clk/count_reg[4]/Q
                         net (fo=2, routed)           0.167     1.773    input_clk/count_reg[4]
    SLICE_X41Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  input_clk/count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.818    input_clk/count[4]_i_5_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.888 r  input_clk/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.888    input_clk/count_reg[4]_i_1_n_7
    SLICE_X41Y58         FDCE                                         r  input_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     1.982    input_clk/clk_IBUF_BUFG
    SLICE_X41Y58         FDCE                                         r  input_clk/count_reg[4]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X41Y58         FDCE (Hold_fdce_C_D)         0.105     1.570    input_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 input_clk/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_clk/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.587     1.465    input_clk/clk_IBUF_BUFG
    SLICE_X41Y59         FDCE                                         r  input_clk/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  input_clk/count_reg[8]/Q
                         net (fo=2, routed)           0.167     1.773    input_clk/count_reg[8]
    SLICE_X41Y59         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  input_clk/count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.818    input_clk/count[8]_i_5_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.888 r  input_clk/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.888    input_clk/count_reg[8]_i_1_n_7
    SLICE_X41Y59         FDCE                                         r  input_clk/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     1.982    input_clk/clk_IBUF_BUFG
    SLICE_X41Y59         FDCE                                         r  input_clk/count_reg[8]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X41Y59         FDCE (Hold_fdce_C_D)         0.105     1.570    input_clk/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.318    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y60    input_clk/clk_div_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y57    input_clk/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y59    input_clk/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y59    input_clk/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y60    input_clk/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y60    input_clk/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y60    input_clk/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y60    input_clk/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y61    input_clk/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X40Y60    input_clk/clk_div_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X40Y60    input_clk/clk_div_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y57    input_clk/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y57    input_clk/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y59    input_clk/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y59    input_clk/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y59    input_clk/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y59    input_clk/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y60    input_clk/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y60    input_clk/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y60    input_clk/clk_div_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y60    input_clk/clk_div_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y57    input_clk/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y57    input_clk/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y59    input_clk/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y59    input_clk/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y59    input_clk/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y59    input_clk/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y60    input_clk/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y60    input_clk/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            59 Endpoints
Min Delay            59 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_1/bcd_digit_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.495ns  (logic 4.515ns (53.151%)  route 3.980ns (46.849%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDCE                         0.000     0.000 r  input_1/bcd_digit_reg[1]/C
    SLICE_X42Y59         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  input_1/bcd_digit_reg[1]/Q
                         net (fo=7, routed)           1.004     1.522    input_counter/seg_cat_OBUF[0]_inst_i_1_1[1]
    SLICE_X43Y60         LUT6 (Prop_lut6_I3_O)        0.124     1.646 f  input_counter/seg_cat_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.857     2.503    input_counter/mux_connect[1]
    SLICE_X43Y59         LUT2 (Prop_lut2_I1_O)        0.152     2.655 r  input_counter/seg_cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.119     4.774    seg_cat_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         3.721     8.495 r  seg_cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.495    seg_cat[3]
    J15                                                               r  seg_cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_1/bcd_digit_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.220ns  (logic 4.300ns (52.309%)  route 3.920ns (47.691%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDCE                         0.000     0.000 r  input_1/bcd_digit_reg[1]/C
    SLICE_X42Y59         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  input_1/bcd_digit_reg[1]/Q
                         net (fo=7, routed)           1.004     1.522    input_counter/seg_cat_OBUF[0]_inst_i_1_1[1]
    SLICE_X43Y60         LUT6 (Prop_lut6_I3_O)        0.124     1.646 f  input_counter/seg_cat_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.857     2.503    input_counter/mux_connect[1]
    SLICE_X43Y59         LUT2 (Prop_lut2_I1_O)        0.124     2.627 r  input_counter/seg_cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.060     4.686    seg_cat_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.534     8.220 r  seg_cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.220    seg_cat[2]
    J18                                                               r  seg_cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_1/bcd_digit_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.173ns  (logic 4.510ns (55.179%)  route 3.663ns (44.821%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDCE                         0.000     0.000 r  input_1/bcd_digit_reg[1]/C
    SLICE_X42Y59         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  input_1/bcd_digit_reg[1]/Q
                         net (fo=7, routed)           1.004     1.522    input_counter/seg_cat_OBUF[0]_inst_i_1_1[1]
    SLICE_X43Y60         LUT6 (Prop_lut6_I3_O)        0.124     1.646 r  input_counter/seg_cat_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.852     2.498    input_counter/mux_connect[1]
    SLICE_X43Y59         LUT2 (Prop_lut2_I0_O)        0.150     2.648 r  input_counter/seg_cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.808     4.455    seg_cat_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         3.718     8.173 r  seg_cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.173    seg_cat[1]
    H15                                                               r  seg_cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_1/bcd_digit_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.855ns  (logic 4.327ns (55.088%)  route 3.528ns (44.912%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDCE                         0.000     0.000 r  input_1/bcd_digit_reg[1]/C
    SLICE_X42Y59         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  input_1/bcd_digit_reg[1]/Q
                         net (fo=7, routed)           1.004     1.522    input_counter/seg_cat_OBUF[0]_inst_i_1_1[1]
    SLICE_X43Y60         LUT6 (Prop_lut6_I3_O)        0.124     1.646 r  input_counter/seg_cat_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.852     2.498    input_counter/mux_connect[1]
    SLICE_X43Y59         LUT2 (Prop_lut2_I1_O)        0.124     2.622 r  input_counter/seg_cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.672     4.294    seg_cat_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         3.561     7.855 r  seg_cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.855    seg_cat[0]
    K14                                                               r  seg_cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_counter/counterout_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.325ns  (logic 4.169ns (56.917%)  route 3.156ns (43.083%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDCE                         0.000     0.000 r  input_counter/counterout_reg[1]/C
    SLICE_X43Y61         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  input_counter/counterout_reg[1]/Q
                         net (fo=5, routed)           0.679     1.135    input_counter/counterout[1]
    SLICE_X43Y61         LUT2 (Prop_lut2_I0_O)        0.124     1.259 r  input_counter/seg_an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.477     3.736    seg_an_OBUF[2]
    M18                  OBUF (Prop_obuf_I_O)         3.589     7.325 r  seg_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.325    seg_an[2]
    M18                                                               r  seg_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_counter/counterout_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.292ns  (logic 4.126ns (56.583%)  route 3.166ns (43.417%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDCE                         0.000     0.000 r  input_counter/counterout_reg[1]/C
    SLICE_X43Y61         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  input_counter/counterout_reg[1]/Q
                         net (fo=5, routed)           0.678     1.134    input_counter/counterout[1]
    SLICE_X43Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.258 r  input_counter/seg_an_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.488     3.746    seg_an_OBUF[0]
    L16                  OBUF (Prop_obuf_I_O)         3.546     7.292 r  seg_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.292    seg_an[3]
    L16                                                               r  seg_an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_counter/counterout_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.100ns  (logic 4.123ns (58.072%)  route 2.977ns (41.928%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDCE                         0.000     0.000 r  input_counter/counterout_reg[1]/C
    SLICE_X43Y61         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  input_counter/counterout_reg[1]/Q
                         net (fo=5, routed)           0.678     1.134    input_counter/counterout[1]
    SLICE_X43Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.258 r  input_counter/seg_an_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.298     3.557    seg_an_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         3.543     7.100 r  seg_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.100    seg_an[0]
    K19                                                               r  seg_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            input_4/bcd_digit_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.894ns  (logic 1.707ns (34.878%)  route 3.187ns (65.122%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF[0]_inst/O
                         net (fo=51, routed)          2.639     4.222    input_3/btn_IBUF[0]
    SLICE_X42Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.346 r  input_3/bcd_digit[3]_i_1__0/O
                         net (fo=4, routed)           0.548     4.894    input_4/E[0]
    SLICE_X42Y61         FDCE                                         r  input_4/bcd_digit_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            input_4/bcd_digit_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.894ns  (logic 1.707ns (34.878%)  route 3.187ns (65.122%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF[0]_inst/O
                         net (fo=51, routed)          2.639     4.222    input_3/btn_IBUF[0]
    SLICE_X42Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.346 r  input_3/bcd_digit[3]_i_1__0/O
                         net (fo=4, routed)           0.548     4.894    input_4/E[0]
    SLICE_X42Y61         FDCE                                         r  input_4/bcd_digit_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            input_4/bcd_digit_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.894ns  (logic 1.707ns (34.878%)  route 3.187ns (65.122%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF[0]_inst/O
                         net (fo=51, routed)          2.639     4.222    input_3/btn_IBUF[0]
    SLICE_X42Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.346 r  input_3/bcd_digit[3]_i_1__0/O
                         net (fo=4, routed)           0.548     4.894    input_4/E[0]
    SLICE_X42Y61         FDCE                                         r  input_4/bcd_digit_reg[2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_3/bcd_digit_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            input_3/bcd_digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDCE                         0.000     0.000 r  input_3/bcd_digit_reg[0]/C
    SLICE_X43Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  input_3/bcd_digit_reg[0]/Q
                         net (fo=6, routed)           0.120     0.261    input_3/Q[0]
    SLICE_X42Y60         LUT4 (Prop_lut4_I1_O)        0.045     0.306 r  input_3/bcd_digit[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.306    input_3/bcd_digit[1]_i_1__1_n_0
    SLICE_X42Y60         FDCE                                         r  input_3/bcd_digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_3/bcd_digit_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            input_3/bcd_digit_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDCE                         0.000     0.000 r  input_3/bcd_digit_reg[0]/C
    SLICE_X43Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  input_3/bcd_digit_reg[0]/Q
                         net (fo=6, routed)           0.120     0.261    input_3/Q[0]
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.048     0.309 r  input_3/bcd_digit[3]_i_2__1/O
                         net (fo=1, routed)           0.000     0.309    input_3/bcd_digit[3]_i_2__1_n_0
    SLICE_X42Y60         FDCE                                         r  input_3/bcd_digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_3/bcd_digit_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            input_3/bcd_digit_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.212ns (64.534%)  route 0.117ns (35.466%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDCE                         0.000     0.000 r  input_3/bcd_digit_reg[1]/C
    SLICE_X42Y60         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  input_3/bcd_digit_reg[1]/Q
                         net (fo=5, routed)           0.117     0.281    input_3/Q[1]
    SLICE_X43Y60         LUT3 (Prop_lut3_I0_O)        0.048     0.329 r  input_3/bcd_digit[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.329    input_3/bcd_digit[2]_i_1__1_n_0
    SLICE_X43Y60         FDCE                                         r  input_3/bcd_digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_2/bcd_digit_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            input_2/bcd_digit_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.184ns (49.867%)  route 0.185ns (50.133%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDCE                         0.000     0.000 r  input_2/bcd_digit_reg[1]/C
    SLICE_X40Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  input_2/bcd_digit_reg[1]/Q
                         net (fo=5, routed)           0.185     0.326    input_2/Q[1]
    SLICE_X40Y59         LUT3 (Prop_lut3_I0_O)        0.043     0.369 r  input_2/bcd_digit[2]_i_1/O
                         net (fo=1, routed)           0.000     0.369    input_2/bcd_digit[2]_i_1_n_0
    SLICE_X40Y59         FDCE                                         r  input_2/bcd_digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_3/bcd_digit_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            input_3/bcd_digit_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.186ns (49.545%)  route 0.189ns (50.455%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDCE                         0.000     0.000 r  input_3/bcd_digit_reg[0]/C
    SLICE_X43Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  input_3/bcd_digit_reg[0]/Q
                         net (fo=6, routed)           0.189     0.330    input_3/Q[0]
    SLICE_X43Y60         LUT1 (Prop_lut1_I0_O)        0.045     0.375 r  input_3/bcd_digit[0]_i_1/O
                         net (fo=1, routed)           0.000     0.375    input_3/bcd_digit[0]_i_1_n_0
    SLICE_X43Y60         FDCE                                         r  input_3/bcd_digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_2/bcd_digit_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            input_2/bcd_digit_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.183ns (48.298%)  route 0.196ns (51.702%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDCE                         0.000     0.000 r  input_2/bcd_digit_reg[1]/C
    SLICE_X40Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  input_2/bcd_digit_reg[1]/Q
                         net (fo=5, routed)           0.196     0.337    input_2/Q[1]
    SLICE_X40Y59         LUT4 (Prop_lut4_I1_O)        0.042     0.379 r  input_2/bcd_digit[3]_i_2__0/O
                         net (fo=1, routed)           0.000     0.379    input_2/bcd_digit[3]_i_2__0_n_0
    SLICE_X40Y59         FDCE                                         r  input_2/bcd_digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_2/bcd_digit_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            input_2/bcd_digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.704%)  route 0.196ns (51.296%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDCE                         0.000     0.000 r  input_2/bcd_digit_reg[1]/C
    SLICE_X40Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  input_2/bcd_digit_reg[1]/Q
                         net (fo=5, routed)           0.196     0.337    input_2/Q[1]
    SLICE_X40Y59         LUT4 (Prop_lut4_I0_O)        0.045     0.382 r  input_2/bcd_digit[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.382    input_2/bcd_digit[1]_i_1__0_n_0
    SLICE_X40Y59         FDCE                                         r  input_2/bcd_digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_1/bcd_digit_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            input_1/bcd_digit_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDCE                         0.000     0.000 r  input_1/bcd_digit_reg[0]/C
    SLICE_X42Y59         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  input_1/bcd_digit_reg[0]/Q
                         net (fo=8, routed)           0.186     0.350    input_1/Q[0]
    SLICE_X42Y59         LUT3 (Prop_lut3_I2_O)        0.043     0.393 r  input_1/bcd_digit[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.393    input_1/bcd_digit[2]_i_1__0_n_0
    SLICE_X42Y59         FDCE                                         r  input_1/bcd_digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_4/bcd_digit_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            input_4/bcd_digit_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE                         0.000     0.000 r  input_4/bcd_digit_reg[0]/C
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  input_4/bcd_digit_reg[0]/Q
                         net (fo=5, routed)           0.186     0.350    input_4/Q[0]
    SLICE_X42Y61         LUT3 (Prop_lut3_I1_O)        0.043     0.393 r  input_4/bcd_digit[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.393    input_4/bcd_digit[2]_i_1__2_n_0
    SLICE_X42Y61         FDCE                                         r  input_4/bcd_digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_4/bcd_digit_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            input_4/bcd_digit_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE                         0.000     0.000 r  input_4/bcd_digit_reg[0]/C
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  input_4/bcd_digit_reg[0]/Q
                         net (fo=5, routed)           0.186     0.350    input_4/Q[0]
    SLICE_X42Y61         LUT4 (Prop_lut4_I0_O)        0.043     0.393 r  input_4/bcd_digit[3]_i_2__2/O
                         net (fo=1, routed)           0.000     0.393    input_4/bcd_digit[3]_i_2__2_n_0
    SLICE_X42Y61         FDCE                                         r  input_4/bcd_digit_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            input_clk/count_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.524ns  (logic 1.583ns (34.990%)  route 2.941ns (65.010%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF[0]_inst/O
                         net (fo=51, routed)          2.941     4.524    input_clk/btn_IBUF[0]
    SLICE_X41Y63         FDCE                                         f  input_clk/count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.558     4.916    input_clk/clk_IBUF_BUFG
    SLICE_X41Y63         FDCE                                         r  input_clk/count_reg[24]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            input_clk/count_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.524ns  (logic 1.583ns (34.990%)  route 2.941ns (65.010%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF[0]_inst/O
                         net (fo=51, routed)          2.941     4.524    input_clk/btn_IBUF[0]
    SLICE_X41Y63         FDCE                                         f  input_clk/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.558     4.916    input_clk/clk_IBUF_BUFG
    SLICE_X41Y63         FDCE                                         r  input_clk/count_reg[25]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            input_clk/count_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.524ns  (logic 1.583ns (34.990%)  route 2.941ns (65.010%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF[0]_inst/O
                         net (fo=51, routed)          2.941     4.524    input_clk/btn_IBUF[0]
    SLICE_X41Y63         FDCE                                         f  input_clk/count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.558     4.916    input_clk/clk_IBUF_BUFG
    SLICE_X41Y63         FDCE                                         r  input_clk/count_reg[26]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            input_clk/count_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.382ns  (logic 1.583ns (36.123%)  route 2.799ns (63.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF[0]_inst/O
                         net (fo=51, routed)          2.799     4.382    input_clk/btn_IBUF[0]
    SLICE_X41Y62         FDCE                                         f  input_clk/count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.559     4.917    input_clk/clk_IBUF_BUFG
    SLICE_X41Y62         FDCE                                         r  input_clk/count_reg[20]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            input_clk/count_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.382ns  (logic 1.583ns (36.123%)  route 2.799ns (63.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF[0]_inst/O
                         net (fo=51, routed)          2.799     4.382    input_clk/btn_IBUF[0]
    SLICE_X41Y62         FDCE                                         f  input_clk/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.559     4.917    input_clk/clk_IBUF_BUFG
    SLICE_X41Y62         FDCE                                         r  input_clk/count_reg[21]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            input_clk/count_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.382ns  (logic 1.583ns (36.123%)  route 2.799ns (63.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF[0]_inst/O
                         net (fo=51, routed)          2.799     4.382    input_clk/btn_IBUF[0]
    SLICE_X41Y62         FDCE                                         f  input_clk/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.559     4.917    input_clk/clk_IBUF_BUFG
    SLICE_X41Y62         FDCE                                         r  input_clk/count_reg[22]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            input_clk/count_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.382ns  (logic 1.583ns (36.123%)  route 2.799ns (63.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF[0]_inst/O
                         net (fo=51, routed)          2.799     4.382    input_clk/btn_IBUF[0]
    SLICE_X41Y62         FDCE                                         f  input_clk/count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.559     4.917    input_clk/clk_IBUF_BUFG
    SLICE_X41Y62         FDCE                                         r  input_clk/count_reg[23]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            input_clk/count_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.243ns  (logic 1.583ns (37.305%)  route 2.660ns (62.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF[0]_inst/O
                         net (fo=51, routed)          2.660     4.243    input_clk/btn_IBUF[0]
    SLICE_X41Y61         FDCE                                         f  input_clk/count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.560     4.918    input_clk/clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  input_clk/count_reg[16]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            input_clk/count_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.243ns  (logic 1.583ns (37.305%)  route 2.660ns (62.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF[0]_inst/O
                         net (fo=51, routed)          2.660     4.243    input_clk/btn_IBUF[0]
    SLICE_X41Y61         FDCE                                         f  input_clk/count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.560     4.918    input_clk/clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  input_clk/count_reg[17]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            input_clk/count_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.243ns  (logic 1.583ns (37.305%)  route 2.660ns (62.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF[0]_inst/O
                         net (fo=51, routed)          2.660     4.243    input_clk/btn_IBUF[0]
    SLICE_X41Y61         FDCE                                         f  input_clk/count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.560     4.918    input_clk/clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  input_clk/count_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            input_clk/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.350ns (31.717%)  route 0.753ns (68.283%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  btn_IBUF[0]_inst/O
                         net (fo=51, routed)          0.753     1.102    input_clk/btn_IBUF[0]
    SLICE_X41Y57         FDCE                                         f  input_clk/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     1.982    input_clk/clk_IBUF_BUFG
    SLICE_X41Y57         FDCE                                         r  input_clk/count_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            input_clk/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.350ns (31.717%)  route 0.753ns (68.283%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  btn_IBUF[0]_inst/O
                         net (fo=51, routed)          0.753     1.102    input_clk/btn_IBUF[0]
    SLICE_X41Y57         FDCE                                         f  input_clk/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     1.982    input_clk/clk_IBUF_BUFG
    SLICE_X41Y57         FDCE                                         r  input_clk/count_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            input_clk/count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.350ns (31.717%)  route 0.753ns (68.283%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  btn_IBUF[0]_inst/O
                         net (fo=51, routed)          0.753     1.102    input_clk/btn_IBUF[0]
    SLICE_X41Y57         FDCE                                         f  input_clk/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     1.982    input_clk/clk_IBUF_BUFG
    SLICE_X41Y57         FDCE                                         r  input_clk/count_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            input_clk/count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.350ns (31.717%)  route 0.753ns (68.283%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  btn_IBUF[0]_inst/O
                         net (fo=51, routed)          0.753     1.102    input_clk/btn_IBUF[0]
    SLICE_X41Y57         FDCE                                         f  input_clk/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     1.982    input_clk/clk_IBUF_BUFG
    SLICE_X41Y57         FDCE                                         r  input_clk/count_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            input_clk/count_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.227ns  (logic 0.350ns (28.490%)  route 0.878ns (71.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  btn_IBUF[0]_inst/O
                         net (fo=51, routed)          0.878     1.227    input_clk/btn_IBUF[0]
    SLICE_X41Y59         FDCE                                         f  input_clk/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     1.982    input_clk/clk_IBUF_BUFG
    SLICE_X41Y59         FDCE                                         r  input_clk/count_reg[10]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            input_clk/count_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.227ns  (logic 0.350ns (28.490%)  route 0.878ns (71.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  btn_IBUF[0]_inst/O
                         net (fo=51, routed)          0.878     1.227    input_clk/btn_IBUF[0]
    SLICE_X41Y59         FDCE                                         f  input_clk/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     1.982    input_clk/clk_IBUF_BUFG
    SLICE_X41Y59         FDCE                                         r  input_clk/count_reg[11]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            input_clk/count_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.227ns  (logic 0.350ns (28.490%)  route 0.878ns (71.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  btn_IBUF[0]_inst/O
                         net (fo=51, routed)          0.878     1.227    input_clk/btn_IBUF[0]
    SLICE_X41Y59         FDCE                                         f  input_clk/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     1.982    input_clk/clk_IBUF_BUFG
    SLICE_X41Y59         FDCE                                         r  input_clk/count_reg[8]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            input_clk/count_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.227ns  (logic 0.350ns (28.490%)  route 0.878ns (71.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  btn_IBUF[0]_inst/O
                         net (fo=51, routed)          0.878     1.227    input_clk/btn_IBUF[0]
    SLICE_X41Y59         FDCE                                         f  input_clk/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     1.982    input_clk/clk_IBUF_BUFG
    SLICE_X41Y59         FDCE                                         r  input_clk/count_reg[9]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            input_clk/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.344ns  (logic 0.350ns (26.010%)  route 0.995ns (73.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  btn_IBUF[0]_inst/O
                         net (fo=51, routed)          0.995     1.344    input_clk/btn_IBUF[0]
    SLICE_X41Y58         FDCE                                         f  input_clk/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     1.982    input_clk/clk_IBUF_BUFG
    SLICE_X41Y58         FDCE                                         r  input_clk/count_reg[4]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            input_clk/count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.344ns  (logic 0.350ns (26.010%)  route 0.995ns (73.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  btn_IBUF[0]_inst/O
                         net (fo=51, routed)          0.995     1.344    input_clk/btn_IBUF[0]
    SLICE_X41Y58         FDCE                                         f  input_clk/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     1.982    input_clk/clk_IBUF_BUFG
    SLICE_X41Y58         FDCE                                         r  input_clk/count_reg[5]/C





