// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "06/23/2017 12:05:56"

// 
// Device: Altera EP4CE15F23C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module bbtronenhancedCPU (
	clock,
	switches,
	wire_out1,
	wire_out2,
	wire_out3,
	wire_negative,
	wire_out_pcsrc,
	wire_aluOut,
	wire_RAMOutput,
	wire_out_memtoreg,
	wire_data1,
	wire_out_aluscr,
	wire_cu_aluOp);
input 	clock;
input 	[15:0] switches;
output 	[6:0] wire_out1;
output 	[6:0] wire_out2;
output 	[6:0] wire_out3;
output 	wire_negative;
output 	[31:0] wire_out_pcsrc;
output 	[31:0] wire_aluOut;
output 	[31:0] wire_RAMOutput;
output 	[31:0] wire_out_memtoreg;
output 	[31:0] wire_data1;
output 	[31:0] wire_out_aluscr;
output 	[3:0] wire_cu_aluOp;

// Design Ports Information
// wire_out1[0]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out1[1]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out1[2]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out1[3]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out1[4]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out1[5]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out1[6]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out2[0]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out2[1]	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out2[2]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out2[3]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out2[4]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out2[5]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out2[6]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out3[0]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out3[1]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out3[2]	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out3[3]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out3[4]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out3[5]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out3[6]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_negative	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[0]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[1]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[2]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[3]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[4]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[5]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[6]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[7]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[8]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[9]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[10]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[11]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[12]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[13]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[14]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[15]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[16]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[17]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[18]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[19]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[20]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[21]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[22]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[23]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[24]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[25]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[26]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[27]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[28]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[29]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[30]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[31]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[0]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[1]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[2]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[3]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[4]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[5]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[6]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[7]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[8]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[9]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[10]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[11]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[12]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[13]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[14]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[15]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[16]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[17]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[18]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[19]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[20]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[21]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[22]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[23]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[24]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[25]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[26]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[27]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[28]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[29]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[30]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[31]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[0]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[2]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[3]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[4]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[5]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[6]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[7]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[8]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[9]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[10]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[11]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[12]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[13]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[14]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[15]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[16]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[17]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[18]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[19]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[20]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[21]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[22]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[23]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[24]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[25]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[26]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[27]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[28]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[29]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[30]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[31]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[0]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[1]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[2]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[3]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[4]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[5]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[6]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[7]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[8]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[9]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[10]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[11]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[12]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[13]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[14]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[15]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[16]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[17]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[18]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[19]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[20]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[21]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[22]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[23]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[24]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[25]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[26]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[27]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[28]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[29]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[30]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[31]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[0]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[1]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[2]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[3]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[4]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[5]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[6]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[7]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[8]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[9]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[10]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[11]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[12]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[13]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[14]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[15]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[16]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[17]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[18]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[19]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[20]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[21]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[22]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[23]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[24]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[25]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[26]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[27]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[28]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[29]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[30]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[31]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_aluscr[0]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_aluscr[1]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_aluscr[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_aluscr[3]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_aluscr[4]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_aluscr[5]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_aluscr[6]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_aluscr[7]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_aluscr[8]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_aluscr[9]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_aluscr[10]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_aluscr[11]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_aluscr[12]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_aluscr[13]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_aluscr[14]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_aluscr[15]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_aluscr[16]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_aluscr[17]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_aluscr[18]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_aluscr[19]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_aluscr[20]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_aluscr[21]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_aluscr[22]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_aluscr[23]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_aluscr[24]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_aluscr[25]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_aluscr[26]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_aluscr[27]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_aluscr[28]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_aluscr[29]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_aluscr[30]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_aluscr[31]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_cu_aluOp[0]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_cu_aluOp[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_cu_aluOp[2]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_cu_aluOp[3]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[7]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[0]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[1]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[2]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[3]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[4]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[5]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[6]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[8]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[9]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[10]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[11]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[12]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[13]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[14]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[15]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \switches[7]~input_o ;
wire \switches[0]~input_o ;
wire \switches[1]~input_o ;
wire \switches[2]~input_o ;
wire \switches[3]~input_o ;
wire \switches[4]~input_o ;
wire \switches[5]~input_o ;
wire \switches[6]~input_o ;
wire \switches[8]~input_o ;
wire \switches[9]~input_o ;
wire \switches[10]~input_o ;
wire \switches[11]~input_o ;
wire \switches[12]~input_o ;
wire \switches[13]~input_o ;
wire \switches[14]~input_o ;
wire \switches[15]~input_o ;
wire \wire_out1[0]~output_o ;
wire \wire_out1[1]~output_o ;
wire \wire_out1[2]~output_o ;
wire \wire_out1[3]~output_o ;
wire \wire_out1[4]~output_o ;
wire \wire_out1[5]~output_o ;
wire \wire_out1[6]~output_o ;
wire \wire_out2[0]~output_o ;
wire \wire_out2[1]~output_o ;
wire \wire_out2[2]~output_o ;
wire \wire_out2[3]~output_o ;
wire \wire_out2[4]~output_o ;
wire \wire_out2[5]~output_o ;
wire \wire_out2[6]~output_o ;
wire \wire_out3[0]~output_o ;
wire \wire_out3[1]~output_o ;
wire \wire_out3[2]~output_o ;
wire \wire_out3[3]~output_o ;
wire \wire_out3[4]~output_o ;
wire \wire_out3[5]~output_o ;
wire \wire_out3[6]~output_o ;
wire \wire_negative~output_o ;
wire \wire_out_pcsrc[0]~output_o ;
wire \wire_out_pcsrc[1]~output_o ;
wire \wire_out_pcsrc[2]~output_o ;
wire \wire_out_pcsrc[3]~output_o ;
wire \wire_out_pcsrc[4]~output_o ;
wire \wire_out_pcsrc[5]~output_o ;
wire \wire_out_pcsrc[6]~output_o ;
wire \wire_out_pcsrc[7]~output_o ;
wire \wire_out_pcsrc[8]~output_o ;
wire \wire_out_pcsrc[9]~output_o ;
wire \wire_out_pcsrc[10]~output_o ;
wire \wire_out_pcsrc[11]~output_o ;
wire \wire_out_pcsrc[12]~output_o ;
wire \wire_out_pcsrc[13]~output_o ;
wire \wire_out_pcsrc[14]~output_o ;
wire \wire_out_pcsrc[15]~output_o ;
wire \wire_out_pcsrc[16]~output_o ;
wire \wire_out_pcsrc[17]~output_o ;
wire \wire_out_pcsrc[18]~output_o ;
wire \wire_out_pcsrc[19]~output_o ;
wire \wire_out_pcsrc[20]~output_o ;
wire \wire_out_pcsrc[21]~output_o ;
wire \wire_out_pcsrc[22]~output_o ;
wire \wire_out_pcsrc[23]~output_o ;
wire \wire_out_pcsrc[24]~output_o ;
wire \wire_out_pcsrc[25]~output_o ;
wire \wire_out_pcsrc[26]~output_o ;
wire \wire_out_pcsrc[27]~output_o ;
wire \wire_out_pcsrc[28]~output_o ;
wire \wire_out_pcsrc[29]~output_o ;
wire \wire_out_pcsrc[30]~output_o ;
wire \wire_out_pcsrc[31]~output_o ;
wire \wire_aluOut[0]~output_o ;
wire \wire_aluOut[1]~output_o ;
wire \wire_aluOut[2]~output_o ;
wire \wire_aluOut[3]~output_o ;
wire \wire_aluOut[4]~output_o ;
wire \wire_aluOut[5]~output_o ;
wire \wire_aluOut[6]~output_o ;
wire \wire_aluOut[7]~output_o ;
wire \wire_aluOut[8]~output_o ;
wire \wire_aluOut[9]~output_o ;
wire \wire_aluOut[10]~output_o ;
wire \wire_aluOut[11]~output_o ;
wire \wire_aluOut[12]~output_o ;
wire \wire_aluOut[13]~output_o ;
wire \wire_aluOut[14]~output_o ;
wire \wire_aluOut[15]~output_o ;
wire \wire_aluOut[16]~output_o ;
wire \wire_aluOut[17]~output_o ;
wire \wire_aluOut[18]~output_o ;
wire \wire_aluOut[19]~output_o ;
wire \wire_aluOut[20]~output_o ;
wire \wire_aluOut[21]~output_o ;
wire \wire_aluOut[22]~output_o ;
wire \wire_aluOut[23]~output_o ;
wire \wire_aluOut[24]~output_o ;
wire \wire_aluOut[25]~output_o ;
wire \wire_aluOut[26]~output_o ;
wire \wire_aluOut[27]~output_o ;
wire \wire_aluOut[28]~output_o ;
wire \wire_aluOut[29]~output_o ;
wire \wire_aluOut[30]~output_o ;
wire \wire_aluOut[31]~output_o ;
wire \wire_RAMOutput[0]~output_o ;
wire \wire_RAMOutput[1]~output_o ;
wire \wire_RAMOutput[2]~output_o ;
wire \wire_RAMOutput[3]~output_o ;
wire \wire_RAMOutput[4]~output_o ;
wire \wire_RAMOutput[5]~output_o ;
wire \wire_RAMOutput[6]~output_o ;
wire \wire_RAMOutput[7]~output_o ;
wire \wire_RAMOutput[8]~output_o ;
wire \wire_RAMOutput[9]~output_o ;
wire \wire_RAMOutput[10]~output_o ;
wire \wire_RAMOutput[11]~output_o ;
wire \wire_RAMOutput[12]~output_o ;
wire \wire_RAMOutput[13]~output_o ;
wire \wire_RAMOutput[14]~output_o ;
wire \wire_RAMOutput[15]~output_o ;
wire \wire_RAMOutput[16]~output_o ;
wire \wire_RAMOutput[17]~output_o ;
wire \wire_RAMOutput[18]~output_o ;
wire \wire_RAMOutput[19]~output_o ;
wire \wire_RAMOutput[20]~output_o ;
wire \wire_RAMOutput[21]~output_o ;
wire \wire_RAMOutput[22]~output_o ;
wire \wire_RAMOutput[23]~output_o ;
wire \wire_RAMOutput[24]~output_o ;
wire \wire_RAMOutput[25]~output_o ;
wire \wire_RAMOutput[26]~output_o ;
wire \wire_RAMOutput[27]~output_o ;
wire \wire_RAMOutput[28]~output_o ;
wire \wire_RAMOutput[29]~output_o ;
wire \wire_RAMOutput[30]~output_o ;
wire \wire_RAMOutput[31]~output_o ;
wire \wire_out_memtoreg[0]~output_o ;
wire \wire_out_memtoreg[1]~output_o ;
wire \wire_out_memtoreg[2]~output_o ;
wire \wire_out_memtoreg[3]~output_o ;
wire \wire_out_memtoreg[4]~output_o ;
wire \wire_out_memtoreg[5]~output_o ;
wire \wire_out_memtoreg[6]~output_o ;
wire \wire_out_memtoreg[7]~output_o ;
wire \wire_out_memtoreg[8]~output_o ;
wire \wire_out_memtoreg[9]~output_o ;
wire \wire_out_memtoreg[10]~output_o ;
wire \wire_out_memtoreg[11]~output_o ;
wire \wire_out_memtoreg[12]~output_o ;
wire \wire_out_memtoreg[13]~output_o ;
wire \wire_out_memtoreg[14]~output_o ;
wire \wire_out_memtoreg[15]~output_o ;
wire \wire_out_memtoreg[16]~output_o ;
wire \wire_out_memtoreg[17]~output_o ;
wire \wire_out_memtoreg[18]~output_o ;
wire \wire_out_memtoreg[19]~output_o ;
wire \wire_out_memtoreg[20]~output_o ;
wire \wire_out_memtoreg[21]~output_o ;
wire \wire_out_memtoreg[22]~output_o ;
wire \wire_out_memtoreg[23]~output_o ;
wire \wire_out_memtoreg[24]~output_o ;
wire \wire_out_memtoreg[25]~output_o ;
wire \wire_out_memtoreg[26]~output_o ;
wire \wire_out_memtoreg[27]~output_o ;
wire \wire_out_memtoreg[28]~output_o ;
wire \wire_out_memtoreg[29]~output_o ;
wire \wire_out_memtoreg[30]~output_o ;
wire \wire_out_memtoreg[31]~output_o ;
wire \wire_data1[0]~output_o ;
wire \wire_data1[1]~output_o ;
wire \wire_data1[2]~output_o ;
wire \wire_data1[3]~output_o ;
wire \wire_data1[4]~output_o ;
wire \wire_data1[5]~output_o ;
wire \wire_data1[6]~output_o ;
wire \wire_data1[7]~output_o ;
wire \wire_data1[8]~output_o ;
wire \wire_data1[9]~output_o ;
wire \wire_data1[10]~output_o ;
wire \wire_data1[11]~output_o ;
wire \wire_data1[12]~output_o ;
wire \wire_data1[13]~output_o ;
wire \wire_data1[14]~output_o ;
wire \wire_data1[15]~output_o ;
wire \wire_data1[16]~output_o ;
wire \wire_data1[17]~output_o ;
wire \wire_data1[18]~output_o ;
wire \wire_data1[19]~output_o ;
wire \wire_data1[20]~output_o ;
wire \wire_data1[21]~output_o ;
wire \wire_data1[22]~output_o ;
wire \wire_data1[23]~output_o ;
wire \wire_data1[24]~output_o ;
wire \wire_data1[25]~output_o ;
wire \wire_data1[26]~output_o ;
wire \wire_data1[27]~output_o ;
wire \wire_data1[28]~output_o ;
wire \wire_data1[29]~output_o ;
wire \wire_data1[30]~output_o ;
wire \wire_data1[31]~output_o ;
wire \wire_out_aluscr[0]~output_o ;
wire \wire_out_aluscr[1]~output_o ;
wire \wire_out_aluscr[2]~output_o ;
wire \wire_out_aluscr[3]~output_o ;
wire \wire_out_aluscr[4]~output_o ;
wire \wire_out_aluscr[5]~output_o ;
wire \wire_out_aluscr[6]~output_o ;
wire \wire_out_aluscr[7]~output_o ;
wire \wire_out_aluscr[8]~output_o ;
wire \wire_out_aluscr[9]~output_o ;
wire \wire_out_aluscr[10]~output_o ;
wire \wire_out_aluscr[11]~output_o ;
wire \wire_out_aluscr[12]~output_o ;
wire \wire_out_aluscr[13]~output_o ;
wire \wire_out_aluscr[14]~output_o ;
wire \wire_out_aluscr[15]~output_o ;
wire \wire_out_aluscr[16]~output_o ;
wire \wire_out_aluscr[17]~output_o ;
wire \wire_out_aluscr[18]~output_o ;
wire \wire_out_aluscr[19]~output_o ;
wire \wire_out_aluscr[20]~output_o ;
wire \wire_out_aluscr[21]~output_o ;
wire \wire_out_aluscr[22]~output_o ;
wire \wire_out_aluscr[23]~output_o ;
wire \wire_out_aluscr[24]~output_o ;
wire \wire_out_aluscr[25]~output_o ;
wire \wire_out_aluscr[26]~output_o ;
wire \wire_out_aluscr[27]~output_o ;
wire \wire_out_aluscr[28]~output_o ;
wire \wire_out_aluscr[29]~output_o ;
wire \wire_out_aluscr[30]~output_o ;
wire \wire_out_aluscr[31]~output_o ;
wire \wire_cu_aluOp[0]~output_o ;
wire \wire_cu_aluOp[1]~output_o ;
wire \wire_cu_aluOp[2]~output_o ;
wire \wire_cu_aluOp[3]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \inst_muxPCScr|Add0~0_combout ;
wire \inst_muxPCScr|Add0~1 ;
wire \inst_muxPCScr|Add0~2_combout ;
wire \inst_muxPCScr|Add0~3 ;
wire \inst_muxPCScr|Add0~4_combout ;
wire \inst_muxPCScr|Add0~5 ;
wire \inst_muxPCScr|Add0~6_combout ;
wire \inst_muxPCScr|Add0~7 ;
wire \inst_muxPCScr|Add0~8_combout ;
wire \inst_programCounter|outAddy[4]~feeder_combout ;
wire \inst_instructionMemory|Mux9~0_combout ;
wire \inst_registerBench|regBench[3][7]~0_combout ;
wire \inst_registerBench|regBench[3][4]~q ;
wire \inst_registerBench|Mux27~0_combout ;
wire \inst_instructionMemory|Mux14~0_combout ;
wire \inst_instructionMemory|Mux14~1_combout ;
wire \inst_ALU|Add0~1_cout ;
wire \inst_ALU|Add0~2_combout ;
wire \inst_ALU|Mux31~2_combout ;
wire \inst_registerBench|regBench[3][0]~q ;
wire \inst_registerBench|Mux31~0_combout ;
wire \inst_ALU|Add0~3 ;
wire \inst_ALU|Add0~4_combout ;
wire \inst_ALU|Mux30~2_combout ;
wire \inst_registerBench|regBench[3][1]~q ;
wire \inst_registerBench|Mux30~0_combout ;
wire \inst_ALU|Add0~5 ;
wire \inst_ALU|Add0~6_combout ;
wire \inst_ALU|Mux29~1_combout ;
wire \inst_registerBench|regBench[3][2]~q ;
wire \inst_ALU|Mux29~0_combout ;
wire \inst_ALU|Add0~7 ;
wire \inst_ALU|Add0~8_combout ;
wire \inst_ALU|Mux28~0_combout ;
wire \inst_registerBench|regBench[3][3]~q ;
wire \inst_registerBench|Mux28~0_combout ;
wire \inst_ALU|Add0~9 ;
wire \inst_ALU|Add0~10_combout ;
wire \inst_ALU|Mux27~0_combout ;
wire \inst_registerBench|regBench[3][7]~feeder_combout ;
wire \inst_registerBench|regBench[3][7]~q ;
wire \inst_registerBench|Mux24~0_combout ;
wire \inst_ALU|Add0~11 ;
wire \inst_ALU|Add0~12_combout ;
wire \inst_ALU|Mux26~0_combout ;
wire \inst_registerBench|regBench[3][5]~q ;
wire \inst_registerBench|Mux26~0_combout ;
wire \inst_ALU|Add0~13 ;
wire \inst_ALU|Add0~14_combout ;
wire \inst_ALU|Mux25~0_combout ;
wire \inst_registerBench|regBench[3][6]~q ;
wire \inst_registerBench|Mux25~0_combout ;
wire \inst_ALU|Add0~15 ;
wire \inst_ALU|Add0~16_combout ;
wire \inst_ALU|Mux24~0_combout ;
wire \inst_outModule|comb_3|Add0~1_cout ;
wire \inst_outModule|comb_3|Add0~3 ;
wire \inst_outModule|comb_3|Add0~5 ;
wire \inst_outModule|comb_3|Add0~7 ;
wire \inst_outModule|comb_3|Add0~8_combout ;
wire \inst_outModule|comb_3|in2[4]~1_combout ;
wire \inst_outModule|comb_3|Add0~9 ;
wire \inst_outModule|comb_3|Add0~11 ;
wire \inst_outModule|comb_3|Add0~12_combout ;
wire \inst_outModule|comb_3|in2[6]~0_combout ;
wire \inst_outModule|comb_3|Add0~10_combout ;
wire \inst_outModule|comb_3|in2[5]~2_combout ;
wire \inst_outModule|comb_3|Add0~13 ;
wire \inst_outModule|comb_3|Add0~14_combout ;
wire \inst_outModule|comb_3|LessThan0~0_combout ;
wire \inst_outModule|comb_3|centena[1]~0_combout ;
wire \inst_outModule|comb_3|Add0~6_combout ;
wire \inst_outModule|comb_3|in2[3]~3_combout ;
wire \inst_outModule|comb_3|unidade~0_combout ;
wire \inst_outModule|comb_3|unidade~2_combout ;
wire \inst_outModule|comb_3|unidade~1_combout ;
wire \inst_outModule|comb_3|unidade~3_combout ;
wire \inst_outModule|comb_3|Add1~0_combout ;
wire \inst_outModule|comb_3|dezena[2]~0_combout ;
wire \inst_instructionMemory|Mux9~1_combout ;
wire \inst_outModule|d1|Saida[0]~8_combout ;
wire \inst_outModule|comb_3|unidade~4_combout ;
wire \inst_outModule|comb_3|unidade~5_combout ;
wire \inst_outModule|comb_3|Add0~4_combout ;
wire \inst_outModule|comb_3|in2[2]~4_combout ;
wire \inst_outModule|comb_3|unidade~6_combout ;
wire \inst_outModule|comb_3|unidade~7_combout ;
wire \inst_outModule|d1|Decoder0~0_combout ;
wire \inst_outModule|comb_3|centena[1]~1_combout ;
wire \inst_outModule|d1|Saida[1]~9_combout ;
wire \inst_outModule|d1|Saida[2]~10_combout ;
wire \inst_outModule|d1|Saida[3]~11_combout ;
wire \inst_outModule|d1|Saida[4]~12_combout ;
wire \inst_outModule|comb_3|unidade~9_combout ;
wire \inst_outModule|comb_3|unidade~8_combout ;
wire \inst_outModule|comb_3|unidade~10_combout ;
wire \inst_outModule|comb_3|Add0~2_combout ;
wire \inst_outModule|comb_3|in2[1]~5_combout ;
wire \inst_outModule|comb_3|dezena[0]~1_combout ;
wire \inst_outModule|comb_3|dezena[3]~4_combout ;
wire \inst_outModule|comb_3|dezena[2]~3_combout ;
wire \inst_outModule|comb_3|dezena[1]~2_combout ;
wire \inst_outModule|d2|WideOr6~0_combout ;
wire \inst_outModule|d2|Saida[0]~14_combout ;
wire \inst_outModule|d2|WideOr5~0_combout ;
wire \inst_outModule|d2|Saida[1]~15_combout ;
wire \inst_outModule|d2|WideOr4~0_combout ;
wire \inst_outModule|d2|Saida[2]~16_combout ;
wire \inst_outModule|d2|WideOr3~0_combout ;
wire \inst_outModule|d2|Saida[3]~17_combout ;
wire \inst_outModule|d2|WideOr2~0_combout ;
wire \inst_outModule|d2|Saida[4]~18_combout ;
wire \inst_outModule|d2|WideOr1~0_combout ;
wire \inst_outModule|d2|Saida[5]~19_combout ;
wire \inst_outModule|d2|WideOr0~0_combout ;
wire \inst_outModule|d2|Saida[6]~20_combout ;
wire \inst_outModule|comb_3|unidade[2]~12_combout ;
wire \inst_outModule|comb_3|unidade[1]~11_combout ;
wire \inst_outModule|comb_3|unidade[3]~13_combout ;
wire \inst_outModule|d3|WideOr6~0_combout ;
wire \inst_outModule|d3|Saida[0]~14_combout ;
wire \inst_outModule|d3|WideOr5~0_combout ;
wire \inst_outModule|d3|Saida[1]~15_combout ;
wire \inst_outModule|d3|WideOr4~0_combout ;
wire \inst_outModule|d3|Saida[2]~16_combout ;
wire \inst_outModule|d3|WideOr3~0_combout ;
wire \inst_outModule|d3|Saida[3]~17_combout ;
wire \inst_outModule|d3|WideOr2~0_combout ;
wire \inst_outModule|d3|Saida[4]~18_combout ;
wire \inst_outModule|d3|WideOr1~0_combout ;
wire \inst_outModule|d3|Saida[5]~19_combout ;
wire \inst_outModule|d3|WideOr0~0_combout ;
wire \inst_outModule|d3|Saida[6]~20_combout ;
wire \inst_muxPCScr|Add0~9 ;
wire \inst_muxPCScr|Add0~10_combout ;
wire \inst_muxPCScr|Add0~11 ;
wire \inst_muxPCScr|Add0~12_combout ;
wire \inst_muxPCScr|Add0~13 ;
wire \inst_muxPCScr|Add0~14_combout ;
wire \inst_muxPCScr|Add0~15 ;
wire \inst_muxPCScr|Add0~16_combout ;
wire \inst_muxPCScr|Add0~17 ;
wire \inst_muxPCScr|Add0~18_combout ;
wire \inst_muxPCScr|Add0~19 ;
wire \inst_muxPCScr|Add0~20_combout ;
wire \inst_muxPCScr|Add0~21 ;
wire \inst_muxPCScr|Add0~22_combout ;
wire \inst_muxPCScr|Add0~23 ;
wire \inst_muxPCScr|Add0~24_combout ;
wire \inst_muxPCScr|Add0~25 ;
wire \inst_muxPCScr|Add0~26_combout ;
wire \inst_muxPCScr|Add0~27 ;
wire \inst_muxPCScr|Add0~28_combout ;
wire \inst_muxPCScr|Add0~29 ;
wire \inst_muxPCScr|Add0~30_combout ;
wire \inst_muxPCScr|Add0~31 ;
wire \inst_muxPCScr|Add0~32_combout ;
wire \inst_registerBench|regBench[3][8]~q ;
wire \inst_registerBench|Mux23~0_combout ;
wire \inst_ALU|Add0~17 ;
wire \inst_ALU|Add0~18_combout ;
wire \inst_ALU|Mux23~0_combout ;
wire \inst_registerBench|regBench[3][9]~q ;
wire \inst_registerBench|Mux22~0_combout ;
wire \inst_ALU|Add0~19 ;
wire \inst_ALU|Add0~20_combout ;
wire \inst_ALU|Mux22~0_combout ;
wire \inst_registerBench|regBench[3][10]~feeder_combout ;
wire \inst_registerBench|regBench[3][10]~q ;
wire \inst_registerBench|Mux21~0_combout ;
wire \inst_ALU|Add0~21 ;
wire \inst_ALU|Add0~22_combout ;
wire \inst_ALU|Mux21~0_combout ;
wire \inst_registerBench|regBench[3][11]~feeder_combout ;
wire \inst_registerBench|regBench[3][11]~q ;
wire \inst_registerBench|Mux20~0_combout ;
wire \inst_ALU|Add0~23 ;
wire \inst_ALU|Add0~24_combout ;
wire \inst_ALU|Mux20~0_combout ;
wire \inst_registerBench|regBench[3][12]~feeder_combout ;
wire \inst_registerBench|regBench[3][12]~q ;
wire \inst_registerBench|Mux19~0_combout ;
wire \inst_ALU|Add0~25 ;
wire \inst_ALU|Add0~26_combout ;
wire \inst_ALU|Mux19~0_combout ;
wire \inst_registerBench|regBench[3][13]~q ;
wire \inst_registerBench|Mux18~0_combout ;
wire \inst_ALU|Add0~27 ;
wire \inst_ALU|Add0~28_combout ;
wire \inst_ALU|Mux18~0_combout ;
wire \inst_registerBench|regBench[3][14]~feeder_combout ;
wire \inst_registerBench|regBench[3][14]~q ;
wire \inst_registerBench|Mux17~0_combout ;
wire \inst_ALU|Add0~29 ;
wire \inst_ALU|Add0~30_combout ;
wire \inst_ALU|Mux17~0_combout ;
wire \inst_registerBench|regBench[3][15]~q ;
wire \inst_registerBench|Mux16~0_combout ;
wire \inst_ALU|Add0~31 ;
wire \inst_ALU|Add0~32_combout ;
wire \inst_ALU|Mux16~0_combout ;
wire \inst_registerBench|regBench[3][16]~q ;
wire \inst_registerBench|Mux15~0_combout ;
wire \inst_ALU|Add0~33 ;
wire \inst_ALU|Add0~34_combout ;
wire \inst_ALU|Mux15~0_combout ;
wire \inst_registerBench|regBench[3][17]~q ;
wire \inst_registerBench|Mux14~0_combout ;
wire \inst_ALU|Add0~35 ;
wire \inst_ALU|Add0~36_combout ;
wire \inst_ALU|Mux14~0_combout ;
wire \inst_registerBench|regBench[3][18]~q ;
wire \inst_registerBench|Mux13~0_combout ;
wire \inst_ALU|Add0~37 ;
wire \inst_ALU|Add0~38_combout ;
wire \inst_ALU|Mux13~0_combout ;
wire \inst_registerBench|regBench[3][19]~feeder_combout ;
wire \inst_registerBench|regBench[3][19]~q ;
wire \inst_registerBench|Mux12~0_combout ;
wire \inst_ALU|Add0~39 ;
wire \inst_ALU|Add0~40_combout ;
wire \inst_ALU|Mux12~0_combout ;
wire \inst_registerBench|regBench[3][20]~feeder_combout ;
wire \inst_registerBench|regBench[3][20]~q ;
wire \inst_registerBench|Mux11~0_combout ;
wire \inst_ALU|Add0~41 ;
wire \inst_ALU|Add0~42_combout ;
wire \inst_ALU|Mux11~0_combout ;
wire \inst_registerBench|regBench[3][21]~q ;
wire \inst_registerBench|Mux10~0_combout ;
wire \inst_ALU|Add0~43 ;
wire \inst_ALU|Add0~44_combout ;
wire \inst_ALU|Mux10~0_combout ;
wire \inst_registerBench|regBench[3][22]~feeder_combout ;
wire \inst_registerBench|regBench[3][22]~q ;
wire \inst_registerBench|Mux9~0_combout ;
wire \inst_ALU|Add0~45 ;
wire \inst_ALU|Add0~46_combout ;
wire \inst_ALU|Mux9~0_combout ;
wire \inst_registerBench|regBench[3][23]~q ;
wire \inst_registerBench|Mux8~0_combout ;
wire \inst_ALU|Add0~47 ;
wire \inst_ALU|Add0~48_combout ;
wire \inst_ALU|Mux8~0_combout ;
wire \inst_registerBench|regBench[3][24]~q ;
wire \inst_registerBench|Mux7~0_combout ;
wire \inst_ALU|Add0~49 ;
wire \inst_ALU|Add0~50_combout ;
wire \inst_ALU|Mux7~0_combout ;
wire \inst_registerBench|regBench[3][25]~q ;
wire \inst_registerBench|Mux6~0_combout ;
wire \inst_ALU|Add0~51 ;
wire \inst_ALU|Add0~52_combout ;
wire \inst_ALU|Mux6~0_combout ;
wire \inst_registerBench|regBench[3][26]~q ;
wire \inst_registerBench|Mux5~0_combout ;
wire \inst_ALU|Add0~53 ;
wire \inst_ALU|Add0~54_combout ;
wire \inst_ALU|Mux5~0_combout ;
wire \inst_registerBench|regBench[3][27]~q ;
wire \inst_registerBench|Mux4~0_combout ;
wire \inst_ALU|Add0~55 ;
wire \inst_ALU|Add0~56_combout ;
wire \inst_ALU|Mux4~0_combout ;
wire \inst_registerBench|regBench[3][28]~q ;
wire \inst_registerBench|Mux3~0_combout ;
wire \inst_ALU|Add0~57 ;
wire \inst_ALU|Add0~58_combout ;
wire \inst_ALU|Mux3~0_combout ;
wire \inst_registerBench|regBench[3][29]~q ;
wire \inst_registerBench|Mux2~0_combout ;
wire \inst_ALU|Add0~59 ;
wire \inst_ALU|Add0~60_combout ;
wire \inst_ALU|Mux2~0_combout ;
wire \inst_registerBench|regBench[3][30]~q ;
wire \inst_registerBench|Mux1~0_combout ;
wire \inst_ALU|Add0~61 ;
wire \inst_ALU|Add0~62_combout ;
wire \inst_ALU|Mux1~0_combout ;
wire \inst_registerBench|regBench[3][31]~q ;
wire \inst_registerBench|Mux0~0_combout ;
wire \inst_ALU|Add0~63 ;
wire \inst_ALU|Add0~64_combout ;
wire \inst_ALU|Mux0~0_combout ;
wire [15:0] \inst_programCounter|outAddy ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \wire_out1[0]~output (
	.i(\inst_outModule|d1|Saida[0]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out1[0]~output .bus_hold = "false";
defparam \wire_out1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \wire_out1[1]~output (
	.i(\inst_outModule|d1|Saida[1]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out1[1]~output .bus_hold = "false";
defparam \wire_out1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N2
cycloneive_io_obuf \wire_out1[2]~output (
	.i(!\inst_outModule|d1|Saida[2]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out1[2]~output .bus_hold = "false";
defparam \wire_out1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \wire_out1[3]~output (
	.i(\inst_outModule|d1|Saida[3]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out1[3]~output .bus_hold = "false";
defparam \wire_out1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
cycloneive_io_obuf \wire_out1[4]~output (
	.i(\inst_outModule|d1|Saida[4]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out1[4]~output .bus_hold = "false";
defparam \wire_out1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \wire_out1[5]~output (
	.i(!\inst_instructionMemory|Mux9~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out1[5]~output .bus_hold = "false";
defparam \wire_out1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \wire_out1[6]~output (
	.i(\inst_outModule|d1|Saida[3]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out1[6]~output .bus_hold = "false";
defparam \wire_out1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \wire_out2[0]~output (
	.i(\inst_outModule|d2|Saida[0]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out2[0]~output .bus_hold = "false";
defparam \wire_out2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N9
cycloneive_io_obuf \wire_out2[1]~output (
	.i(\inst_outModule|d2|Saida[1]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out2[1]~output .bus_hold = "false";
defparam \wire_out2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \wire_out2[2]~output (
	.i(\inst_outModule|d2|Saida[2]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out2[2]~output .bus_hold = "false";
defparam \wire_out2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N2
cycloneive_io_obuf \wire_out2[3]~output (
	.i(\inst_outModule|d2|Saida[3]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out2[3]~output .bus_hold = "false";
defparam \wire_out2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N9
cycloneive_io_obuf \wire_out2[4]~output (
	.i(\inst_outModule|d2|Saida[4]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out2[4]~output .bus_hold = "false";
defparam \wire_out2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N2
cycloneive_io_obuf \wire_out2[5]~output (
	.i(\inst_outModule|d2|Saida[5]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out2[5]~output .bus_hold = "false";
defparam \wire_out2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \wire_out2[6]~output (
	.i(\inst_outModule|d2|Saida[6]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out2[6]~output .bus_hold = "false";
defparam \wire_out2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \wire_out3[0]~output (
	.i(\inst_outModule|d3|Saida[0]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out3[0]~output .bus_hold = "false";
defparam \wire_out3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \wire_out3[1]~output (
	.i(\inst_outModule|d3|Saida[1]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out3[1]~output .bus_hold = "false";
defparam \wire_out3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N9
cycloneive_io_obuf \wire_out3[2]~output (
	.i(\inst_outModule|d3|Saida[2]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out3[2]~output .bus_hold = "false";
defparam \wire_out3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \wire_out3[3]~output (
	.i(\inst_outModule|d3|Saida[3]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out3[3]~output .bus_hold = "false";
defparam \wire_out3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
cycloneive_io_obuf \wire_out3[4]~output (
	.i(\inst_outModule|d3|Saida[4]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out3[4]~output .bus_hold = "false";
defparam \wire_out3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N2
cycloneive_io_obuf \wire_out3[5]~output (
	.i(\inst_outModule|d3|Saida[5]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out3[5]~output .bus_hold = "false";
defparam \wire_out3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N23
cycloneive_io_obuf \wire_out3[6]~output (
	.i(\inst_outModule|d3|Saida[6]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out3[6]~output .bus_hold = "false";
defparam \wire_out3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y7_N9
cycloneive_io_obuf \wire_negative~output (
	.i(\inst_ALU|Mux24~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_negative~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_negative~output .bus_hold = "false";
defparam \wire_negative~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \wire_out_pcsrc[0]~output (
	.i(\inst_muxPCScr|Add0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[0]~output .bus_hold = "false";
defparam \wire_out_pcsrc[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \wire_out_pcsrc[1]~output (
	.i(\inst_muxPCScr|Add0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[1]~output .bus_hold = "false";
defparam \wire_out_pcsrc[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \wire_out_pcsrc[2]~output (
	.i(\inst_muxPCScr|Add0~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[2]~output .bus_hold = "false";
defparam \wire_out_pcsrc[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \wire_out_pcsrc[3]~output (
	.i(\inst_muxPCScr|Add0~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[3]~output .bus_hold = "false";
defparam \wire_out_pcsrc[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \wire_out_pcsrc[4]~output (
	.i(\inst_muxPCScr|Add0~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[4]~output .bus_hold = "false";
defparam \wire_out_pcsrc[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N30
cycloneive_io_obuf \wire_out_pcsrc[5]~output (
	.i(\inst_muxPCScr|Add0~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[5]~output .bus_hold = "false";
defparam \wire_out_pcsrc[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \wire_out_pcsrc[6]~output (
	.i(\inst_muxPCScr|Add0~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[6]~output .bus_hold = "false";
defparam \wire_out_pcsrc[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \wire_out_pcsrc[7]~output (
	.i(\inst_muxPCScr|Add0~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[7]~output .bus_hold = "false";
defparam \wire_out_pcsrc[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \wire_out_pcsrc[8]~output (
	.i(\inst_muxPCScr|Add0~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[8]~output .bus_hold = "false";
defparam \wire_out_pcsrc[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \wire_out_pcsrc[9]~output (
	.i(\inst_muxPCScr|Add0~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[9]~output .bus_hold = "false";
defparam \wire_out_pcsrc[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N9
cycloneive_io_obuf \wire_out_pcsrc[10]~output (
	.i(\inst_muxPCScr|Add0~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[10]~output .bus_hold = "false";
defparam \wire_out_pcsrc[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \wire_out_pcsrc[11]~output (
	.i(\inst_muxPCScr|Add0~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[11]~output .bus_hold = "false";
defparam \wire_out_pcsrc[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N30
cycloneive_io_obuf \wire_out_pcsrc[12]~output (
	.i(\inst_muxPCScr|Add0~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[12]~output .bus_hold = "false";
defparam \wire_out_pcsrc[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneive_io_obuf \wire_out_pcsrc[13]~output (
	.i(\inst_muxPCScr|Add0~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[13]~output .bus_hold = "false";
defparam \wire_out_pcsrc[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \wire_out_pcsrc[14]~output (
	.i(\inst_muxPCScr|Add0~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[14]~output .bus_hold = "false";
defparam \wire_out_pcsrc[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \wire_out_pcsrc[15]~output (
	.i(\inst_muxPCScr|Add0~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[15]~output .bus_hold = "false";
defparam \wire_out_pcsrc[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cycloneive_io_obuf \wire_out_pcsrc[16]~output (
	.i(\inst_muxPCScr|Add0~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[16]~output .bus_hold = "false";
defparam \wire_out_pcsrc[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y25_N9
cycloneive_io_obuf \wire_out_pcsrc[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[17]~output .bus_hold = "false";
defparam \wire_out_pcsrc[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N2
cycloneive_io_obuf \wire_out_pcsrc[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[18]~output .bus_hold = "false";
defparam \wire_out_pcsrc[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N30
cycloneive_io_obuf \wire_out_pcsrc[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[19]~output .bus_hold = "false";
defparam \wire_out_pcsrc[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N23
cycloneive_io_obuf \wire_out_pcsrc[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[20]~output .bus_hold = "false";
defparam \wire_out_pcsrc[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y12_N9
cycloneive_io_obuf \wire_out_pcsrc[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[21]~output .bus_hold = "false";
defparam \wire_out_pcsrc[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N9
cycloneive_io_obuf \wire_out_pcsrc[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[22]~output .bus_hold = "false";
defparam \wire_out_pcsrc[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N9
cycloneive_io_obuf \wire_out_pcsrc[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[23]~output .bus_hold = "false";
defparam \wire_out_pcsrc[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N2
cycloneive_io_obuf \wire_out_pcsrc[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[24]~output .bus_hold = "false";
defparam \wire_out_pcsrc[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y5_N16
cycloneive_io_obuf \wire_out_pcsrc[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[25]~output .bus_hold = "false";
defparam \wire_out_pcsrc[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y13_N23
cycloneive_io_obuf \wire_out_pcsrc[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[26]~output .bus_hold = "false";
defparam \wire_out_pcsrc[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N16
cycloneive_io_obuf \wire_out_pcsrc[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[27]~output .bus_hold = "false";
defparam \wire_out_pcsrc[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N30
cycloneive_io_obuf \wire_out_pcsrc[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[28]~output .bus_hold = "false";
defparam \wire_out_pcsrc[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N30
cycloneive_io_obuf \wire_out_pcsrc[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[29]~output .bus_hold = "false";
defparam \wire_out_pcsrc[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N2
cycloneive_io_obuf \wire_out_pcsrc[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[30]~output .bus_hold = "false";
defparam \wire_out_pcsrc[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N23
cycloneive_io_obuf \wire_out_pcsrc[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[31]~output .bus_hold = "false";
defparam \wire_out_pcsrc[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N9
cycloneive_io_obuf \wire_aluOut[0]~output (
	.i(\inst_ALU|Mux31~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[0]~output .bus_hold = "false";
defparam \wire_aluOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \wire_aluOut[1]~output (
	.i(\inst_ALU|Mux30~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[1]~output .bus_hold = "false";
defparam \wire_aluOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N23
cycloneive_io_obuf \wire_aluOut[2]~output (
	.i(\inst_ALU|Mux29~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[2]~output .bus_hold = "false";
defparam \wire_aluOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N23
cycloneive_io_obuf \wire_aluOut[3]~output (
	.i(\inst_ALU|Mux28~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[3]~output .bus_hold = "false";
defparam \wire_aluOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N30
cycloneive_io_obuf \wire_aluOut[4]~output (
	.i(\inst_ALU|Mux27~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[4]~output .bus_hold = "false";
defparam \wire_aluOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N2
cycloneive_io_obuf \wire_aluOut[5]~output (
	.i(\inst_ALU|Mux26~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[5]~output .bus_hold = "false";
defparam \wire_aluOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N23
cycloneive_io_obuf \wire_aluOut[6]~output (
	.i(\inst_ALU|Mux25~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[6]~output .bus_hold = "false";
defparam \wire_aluOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y12_N16
cycloneive_io_obuf \wire_aluOut[7]~output (
	.i(\inst_ALU|Mux24~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[7]~output .bus_hold = "false";
defparam \wire_aluOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N30
cycloneive_io_obuf \wire_aluOut[8]~output (
	.i(\inst_ALU|Mux23~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[8]~output .bus_hold = "false";
defparam \wire_aluOut[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \wire_aluOut[9]~output (
	.i(\inst_ALU|Mux22~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[9]~output .bus_hold = "false";
defparam \wire_aluOut[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N16
cycloneive_io_obuf \wire_aluOut[10]~output (
	.i(\inst_ALU|Mux21~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[10]~output .bus_hold = "false";
defparam \wire_aluOut[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \wire_aluOut[11]~output (
	.i(\inst_ALU|Mux20~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[11]~output .bus_hold = "false";
defparam \wire_aluOut[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N2
cycloneive_io_obuf \wire_aluOut[12]~output (
	.i(\inst_ALU|Mux19~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[12]~output .bus_hold = "false";
defparam \wire_aluOut[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N16
cycloneive_io_obuf \wire_aluOut[13]~output (
	.i(\inst_ALU|Mux18~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[13]~output .bus_hold = "false";
defparam \wire_aluOut[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \wire_aluOut[14]~output (
	.i(\inst_ALU|Mux17~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[14]~output .bus_hold = "false";
defparam \wire_aluOut[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N2
cycloneive_io_obuf \wire_aluOut[15]~output (
	.i(\inst_ALU|Mux16~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[15]~output .bus_hold = "false";
defparam \wire_aluOut[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \wire_aluOut[16]~output (
	.i(\inst_ALU|Mux15~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[16]~output .bus_hold = "false";
defparam \wire_aluOut[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \wire_aluOut[17]~output (
	.i(\inst_ALU|Mux14~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[17]~output .bus_hold = "false";
defparam \wire_aluOut[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N23
cycloneive_io_obuf \wire_aluOut[18]~output (
	.i(\inst_ALU|Mux13~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[18]~output .bus_hold = "false";
defparam \wire_aluOut[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N2
cycloneive_io_obuf \wire_aluOut[19]~output (
	.i(\inst_ALU|Mux12~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[19]~output .bus_hold = "false";
defparam \wire_aluOut[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N30
cycloneive_io_obuf \wire_aluOut[20]~output (
	.i(\inst_ALU|Mux11~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[20]~output .bus_hold = "false";
defparam \wire_aluOut[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \wire_aluOut[21]~output (
	.i(\inst_ALU|Mux10~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[21]~output .bus_hold = "false";
defparam \wire_aluOut[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N23
cycloneive_io_obuf \wire_aluOut[22]~output (
	.i(\inst_ALU|Mux9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[22]~output .bus_hold = "false";
defparam \wire_aluOut[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \wire_aluOut[23]~output (
	.i(\inst_ALU|Mux8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[23]~output .bus_hold = "false";
defparam \wire_aluOut[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \wire_aluOut[24]~output (
	.i(\inst_ALU|Mux7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[24]~output .bus_hold = "false";
defparam \wire_aluOut[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N16
cycloneive_io_obuf \wire_aluOut[25]~output (
	.i(\inst_ALU|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[25]~output .bus_hold = "false";
defparam \wire_aluOut[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N9
cycloneive_io_obuf \wire_aluOut[26]~output (
	.i(\inst_ALU|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[26]~output .bus_hold = "false";
defparam \wire_aluOut[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \wire_aluOut[27]~output (
	.i(\inst_ALU|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[27]~output .bus_hold = "false";
defparam \wire_aluOut[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N30
cycloneive_io_obuf \wire_aluOut[28]~output (
	.i(\inst_ALU|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[28]~output .bus_hold = "false";
defparam \wire_aluOut[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \wire_aluOut[29]~output (
	.i(\inst_ALU|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[29]~output .bus_hold = "false";
defparam \wire_aluOut[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N16
cycloneive_io_obuf \wire_aluOut[30]~output (
	.i(\inst_ALU|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[30]~output .bus_hold = "false";
defparam \wire_aluOut[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N30
cycloneive_io_obuf \wire_aluOut[31]~output (
	.i(\inst_ALU|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[31]~output .bus_hold = "false";
defparam \wire_aluOut[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N9
cycloneive_io_obuf \wire_RAMOutput[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[0]~output .bus_hold = "false";
defparam \wire_RAMOutput[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N16
cycloneive_io_obuf \wire_RAMOutput[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[1]~output .bus_hold = "false";
defparam \wire_RAMOutput[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N2
cycloneive_io_obuf \wire_RAMOutput[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[2]~output .bus_hold = "false";
defparam \wire_RAMOutput[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N9
cycloneive_io_obuf \wire_RAMOutput[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[3]~output .bus_hold = "false";
defparam \wire_RAMOutput[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N16
cycloneive_io_obuf \wire_RAMOutput[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[4]~output .bus_hold = "false";
defparam \wire_RAMOutput[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N2
cycloneive_io_obuf \wire_RAMOutput[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[5]~output .bus_hold = "false";
defparam \wire_RAMOutput[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cycloneive_io_obuf \wire_RAMOutput[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[6]~output .bus_hold = "false";
defparam \wire_RAMOutput[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \wire_RAMOutput[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[7]~output .bus_hold = "false";
defparam \wire_RAMOutput[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N2
cycloneive_io_obuf \wire_RAMOutput[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[8]~output .bus_hold = "false";
defparam \wire_RAMOutput[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N30
cycloneive_io_obuf \wire_RAMOutput[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[9]~output .bus_hold = "false";
defparam \wire_RAMOutput[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N23
cycloneive_io_obuf \wire_RAMOutput[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[10]~output .bus_hold = "false";
defparam \wire_RAMOutput[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N16
cycloneive_io_obuf \wire_RAMOutput[11]~output (
	.i(\inst_instructionMemory|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[11]~output .bus_hold = "false";
defparam \wire_RAMOutput[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N23
cycloneive_io_obuf \wire_RAMOutput[12]~output (
	.i(\inst_instructionMemory|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[12]~output .bus_hold = "false";
defparam \wire_RAMOutput[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N30
cycloneive_io_obuf \wire_RAMOutput[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[13]~output .bus_hold = "false";
defparam \wire_RAMOutput[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y19_N2
cycloneive_io_obuf \wire_RAMOutput[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[14]~output .bus_hold = "false";
defparam \wire_RAMOutput[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N16
cycloneive_io_obuf \wire_RAMOutput[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[15]~output .bus_hold = "false";
defparam \wire_RAMOutput[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y10_N9
cycloneive_io_obuf \wire_RAMOutput[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[16]~output .bus_hold = "false";
defparam \wire_RAMOutput[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N9
cycloneive_io_obuf \wire_RAMOutput[17]~output (
	.i(\inst_instructionMemory|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[17]~output .bus_hold = "false";
defparam \wire_RAMOutput[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \wire_RAMOutput[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[18]~output .bus_hold = "false";
defparam \wire_RAMOutput[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N2
cycloneive_io_obuf \wire_RAMOutput[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[19]~output .bus_hold = "false";
defparam \wire_RAMOutput[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N2
cycloneive_io_obuf \wire_RAMOutput[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[20]~output .bus_hold = "false";
defparam \wire_RAMOutput[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \wire_RAMOutput[21]~output (
	.i(\inst_instructionMemory|Mux9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[21]~output .bus_hold = "false";
defparam \wire_RAMOutput[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \wire_RAMOutput[22]~output (
	.i(\inst_instructionMemory|Mux9~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[22]~output .bus_hold = "false";
defparam \wire_RAMOutput[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N16
cycloneive_io_obuf \wire_RAMOutput[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[23]~output .bus_hold = "false";
defparam \wire_RAMOutput[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y8_N2
cycloneive_io_obuf \wire_RAMOutput[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[24]~output .bus_hold = "false";
defparam \wire_RAMOutput[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N30
cycloneive_io_obuf \wire_RAMOutput[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[25]~output .bus_hold = "false";
defparam \wire_RAMOutput[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N2
cycloneive_io_obuf \wire_RAMOutput[26]~output (
	.i(\inst_instructionMemory|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[26]~output .bus_hold = "false";
defparam \wire_RAMOutput[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N9
cycloneive_io_obuf \wire_RAMOutput[27]~output (
	.i(\inst_instructionMemory|Mux9~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[27]~output .bus_hold = "false";
defparam \wire_RAMOutput[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \wire_RAMOutput[28]~output (
	.i(\inst_instructionMemory|Mux9~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[28]~output .bus_hold = "false";
defparam \wire_RAMOutput[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N30
cycloneive_io_obuf \wire_RAMOutput[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[29]~output .bus_hold = "false";
defparam \wire_RAMOutput[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N2
cycloneive_io_obuf \wire_RAMOutput[30]~output (
	.i(\inst_instructionMemory|Mux9~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[30]~output .bus_hold = "false";
defparam \wire_RAMOutput[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N2
cycloneive_io_obuf \wire_RAMOutput[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[31]~output .bus_hold = "false";
defparam \wire_RAMOutput[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N2
cycloneive_io_obuf \wire_out_memtoreg[0]~output (
	.i(\inst_ALU|Mux31~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[0]~output .bus_hold = "false";
defparam \wire_out_memtoreg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \wire_out_memtoreg[1]~output (
	.i(\inst_ALU|Mux30~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[1]~output .bus_hold = "false";
defparam \wire_out_memtoreg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \wire_out_memtoreg[2]~output (
	.i(\inst_ALU|Mux29~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[2]~output .bus_hold = "false";
defparam \wire_out_memtoreg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \wire_out_memtoreg[3]~output (
	.i(\inst_ALU|Mux28~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[3]~output .bus_hold = "false";
defparam \wire_out_memtoreg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \wire_out_memtoreg[4]~output (
	.i(\inst_ALU|Mux27~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[4]~output .bus_hold = "false";
defparam \wire_out_memtoreg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N9
cycloneive_io_obuf \wire_out_memtoreg[5]~output (
	.i(\inst_ALU|Mux26~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[5]~output .bus_hold = "false";
defparam \wire_out_memtoreg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N16
cycloneive_io_obuf \wire_out_memtoreg[6]~output (
	.i(\inst_ALU|Mux25~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[6]~output .bus_hold = "false";
defparam \wire_out_memtoreg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y7_N16
cycloneive_io_obuf \wire_out_memtoreg[7]~output (
	.i(\inst_ALU|Mux24~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[7]~output .bus_hold = "false";
defparam \wire_out_memtoreg[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N23
cycloneive_io_obuf \wire_out_memtoreg[8]~output (
	.i(\inst_ALU|Mux23~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[8]~output .bus_hold = "false";
defparam \wire_out_memtoreg[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
cycloneive_io_obuf \wire_out_memtoreg[9]~output (
	.i(\inst_ALU|Mux22~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[9]~output .bus_hold = "false";
defparam \wire_out_memtoreg[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
cycloneive_io_obuf \wire_out_memtoreg[10]~output (
	.i(\inst_ALU|Mux21~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[10]~output .bus_hold = "false";
defparam \wire_out_memtoreg[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \wire_out_memtoreg[11]~output (
	.i(\inst_ALU|Mux20~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[11]~output .bus_hold = "false";
defparam \wire_out_memtoreg[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \wire_out_memtoreg[12]~output (
	.i(\inst_ALU|Mux19~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[12]~output .bus_hold = "false";
defparam \wire_out_memtoreg[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \wire_out_memtoreg[13]~output (
	.i(\inst_ALU|Mux18~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[13]~output .bus_hold = "false";
defparam \wire_out_memtoreg[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N30
cycloneive_io_obuf \wire_out_memtoreg[14]~output (
	.i(\inst_ALU|Mux17~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[14]~output .bus_hold = "false";
defparam \wire_out_memtoreg[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N9
cycloneive_io_obuf \wire_out_memtoreg[15]~output (
	.i(\inst_ALU|Mux16~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[15]~output .bus_hold = "false";
defparam \wire_out_memtoreg[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N30
cycloneive_io_obuf \wire_out_memtoreg[16]~output (
	.i(\inst_ALU|Mux15~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[16]~output .bus_hold = "false";
defparam \wire_out_memtoreg[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N30
cycloneive_io_obuf \wire_out_memtoreg[17]~output (
	.i(\inst_ALU|Mux14~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[17]~output .bus_hold = "false";
defparam \wire_out_memtoreg[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N30
cycloneive_io_obuf \wire_out_memtoreg[18]~output (
	.i(\inst_ALU|Mux13~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[18]~output .bus_hold = "false";
defparam \wire_out_memtoreg[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N9
cycloneive_io_obuf \wire_out_memtoreg[19]~output (
	.i(\inst_ALU|Mux12~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[19]~output .bus_hold = "false";
defparam \wire_out_memtoreg[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \wire_out_memtoreg[20]~output (
	.i(\inst_ALU|Mux11~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[20]~output .bus_hold = "false";
defparam \wire_out_memtoreg[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \wire_out_memtoreg[21]~output (
	.i(\inst_ALU|Mux10~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[21]~output .bus_hold = "false";
defparam \wire_out_memtoreg[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N2
cycloneive_io_obuf \wire_out_memtoreg[22]~output (
	.i(\inst_ALU|Mux9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[22]~output .bus_hold = "false";
defparam \wire_out_memtoreg[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \wire_out_memtoreg[23]~output (
	.i(\inst_ALU|Mux8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[23]~output .bus_hold = "false";
defparam \wire_out_memtoreg[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N9
cycloneive_io_obuf \wire_out_memtoreg[24]~output (
	.i(\inst_ALU|Mux7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[24]~output .bus_hold = "false";
defparam \wire_out_memtoreg[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N9
cycloneive_io_obuf \wire_out_memtoreg[25]~output (
	.i(\inst_ALU|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[25]~output .bus_hold = "false";
defparam \wire_out_memtoreg[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N23
cycloneive_io_obuf \wire_out_memtoreg[26]~output (
	.i(\inst_ALU|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[26]~output .bus_hold = "false";
defparam \wire_out_memtoreg[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \wire_out_memtoreg[27]~output (
	.i(\inst_ALU|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[27]~output .bus_hold = "false";
defparam \wire_out_memtoreg[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N2
cycloneive_io_obuf \wire_out_memtoreg[28]~output (
	.i(\inst_ALU|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[28]~output .bus_hold = "false";
defparam \wire_out_memtoreg[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N2
cycloneive_io_obuf \wire_out_memtoreg[29]~output (
	.i(\inst_ALU|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[29]~output .bus_hold = "false";
defparam \wire_out_memtoreg[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N30
cycloneive_io_obuf \wire_out_memtoreg[30]~output (
	.i(\inst_ALU|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[30]~output .bus_hold = "false";
defparam \wire_out_memtoreg[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N16
cycloneive_io_obuf \wire_out_memtoreg[31]~output (
	.i(\inst_ALU|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[31]~output .bus_hold = "false";
defparam \wire_out_memtoreg[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \wire_data1[0]~output (
	.i(\inst_registerBench|Mux31~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[0]~output .bus_hold = "false";
defparam \wire_data1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N23
cycloneive_io_obuf \wire_data1[1]~output (
	.i(\inst_registerBench|Mux30~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[1]~output .bus_hold = "false";
defparam \wire_data1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneive_io_obuf \wire_data1[2]~output (
	.i(\inst_ALU|Mux29~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[2]~output .bus_hold = "false";
defparam \wire_data1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N9
cycloneive_io_obuf \wire_data1[3]~output (
	.i(\inst_registerBench|Mux28~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[3]~output .bus_hold = "false";
defparam \wire_data1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \wire_data1[4]~output (
	.i(\inst_registerBench|Mux27~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[4]~output .bus_hold = "false";
defparam \wire_data1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \wire_data1[5]~output (
	.i(\inst_registerBench|Mux26~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[5]~output .bus_hold = "false";
defparam \wire_data1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N2
cycloneive_io_obuf \wire_data1[6]~output (
	.i(\inst_registerBench|Mux25~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[6]~output .bus_hold = "false";
defparam \wire_data1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \wire_data1[7]~output (
	.i(\inst_registerBench|Mux24~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[7]~output .bus_hold = "false";
defparam \wire_data1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf \wire_data1[8]~output (
	.i(\inst_registerBench|Mux23~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[8]~output .bus_hold = "false";
defparam \wire_data1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N16
cycloneive_io_obuf \wire_data1[9]~output (
	.i(\inst_registerBench|Mux22~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[9]~output .bus_hold = "false";
defparam \wire_data1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N30
cycloneive_io_obuf \wire_data1[10]~output (
	.i(\inst_registerBench|Mux21~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[10]~output .bus_hold = "false";
defparam \wire_data1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N30
cycloneive_io_obuf \wire_data1[11]~output (
	.i(\inst_registerBench|Mux20~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[11]~output .bus_hold = "false";
defparam \wire_data1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N30
cycloneive_io_obuf \wire_data1[12]~output (
	.i(\inst_registerBench|Mux19~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[12]~output .bus_hold = "false";
defparam \wire_data1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
cycloneive_io_obuf \wire_data1[13]~output (
	.i(\inst_registerBench|Mux18~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[13]~output .bus_hold = "false";
defparam \wire_data1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \wire_data1[14]~output (
	.i(\inst_registerBench|Mux17~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[14]~output .bus_hold = "false";
defparam \wire_data1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N9
cycloneive_io_obuf \wire_data1[15]~output (
	.i(\inst_registerBench|Mux16~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[15]~output .bus_hold = "false";
defparam \wire_data1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \wire_data1[16]~output (
	.i(\inst_registerBench|Mux15~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[16]~output .bus_hold = "false";
defparam \wire_data1[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N2
cycloneive_io_obuf \wire_data1[17]~output (
	.i(\inst_registerBench|Mux14~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[17]~output .bus_hold = "false";
defparam \wire_data1[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \wire_data1[18]~output (
	.i(\inst_registerBench|Mux13~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[18]~output .bus_hold = "false";
defparam \wire_data1[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N30
cycloneive_io_obuf \wire_data1[19]~output (
	.i(\inst_registerBench|Mux12~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[19]~output .bus_hold = "false";
defparam \wire_data1[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N16
cycloneive_io_obuf \wire_data1[20]~output (
	.i(\inst_registerBench|Mux11~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[20]~output .bus_hold = "false";
defparam \wire_data1[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N23
cycloneive_io_obuf \wire_data1[21]~output (
	.i(\inst_registerBench|Mux10~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[21]~output .bus_hold = "false";
defparam \wire_data1[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N9
cycloneive_io_obuf \wire_data1[22]~output (
	.i(\inst_registerBench|Mux9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[22]~output .bus_hold = "false";
defparam \wire_data1[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N30
cycloneive_io_obuf \wire_data1[23]~output (
	.i(\inst_registerBench|Mux8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[23]~output .bus_hold = "false";
defparam \wire_data1[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \wire_data1[24]~output (
	.i(\inst_registerBench|Mux7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[24]~output .bus_hold = "false";
defparam \wire_data1[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \wire_data1[25]~output (
	.i(\inst_registerBench|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[25]~output .bus_hold = "false";
defparam \wire_data1[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \wire_data1[26]~output (
	.i(\inst_registerBench|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[26]~output .bus_hold = "false";
defparam \wire_data1[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \wire_data1[27]~output (
	.i(\inst_registerBench|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[27]~output .bus_hold = "false";
defparam \wire_data1[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \wire_data1[28]~output (
	.i(\inst_registerBench|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[28]~output .bus_hold = "false";
defparam \wire_data1[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \wire_data1[29]~output (
	.i(\inst_registerBench|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[29]~output .bus_hold = "false";
defparam \wire_data1[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \wire_data1[30]~output (
	.i(\inst_registerBench|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[30]~output .bus_hold = "false";
defparam \wire_data1[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \wire_data1[31]~output (
	.i(\inst_registerBench|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[31]~output .bus_hold = "false";
defparam \wire_data1[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y3_N23
cycloneive_io_obuf \wire_out_aluscr[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_aluscr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_aluscr[0]~output .bus_hold = "false";
defparam \wire_out_aluscr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N16
cycloneive_io_obuf \wire_out_aluscr[1]~output (
	.i(\inst_instructionMemory|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_aluscr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_aluscr[1]~output .bus_hold = "false";
defparam \wire_out_aluscr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N2
cycloneive_io_obuf \wire_out_aluscr[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_aluscr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_aluscr[2]~output .bus_hold = "false";
defparam \wire_out_aluscr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N16
cycloneive_io_obuf \wire_out_aluscr[3]~output (
	.i(\inst_instructionMemory|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_aluscr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_aluscr[3]~output .bus_hold = "false";
defparam \wire_out_aluscr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N9
cycloneive_io_obuf \wire_out_aluscr[4]~output (
	.i(\inst_instructionMemory|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_aluscr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_aluscr[4]~output .bus_hold = "false";
defparam \wire_out_aluscr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N16
cycloneive_io_obuf \wire_out_aluscr[5]~output (
	.i(\inst_instructionMemory|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_aluscr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_aluscr[5]~output .bus_hold = "false";
defparam \wire_out_aluscr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N16
cycloneive_io_obuf \wire_out_aluscr[6]~output (
	.i(\inst_instructionMemory|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_aluscr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_aluscr[6]~output .bus_hold = "false";
defparam \wire_out_aluscr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N23
cycloneive_io_obuf \wire_out_aluscr[7]~output (
	.i(\inst_instructionMemory|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_aluscr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_aluscr[7]~output .bus_hold = "false";
defparam \wire_out_aluscr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N30
cycloneive_io_obuf \wire_out_aluscr[8]~output (
	.i(\inst_instructionMemory|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_aluscr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_aluscr[8]~output .bus_hold = "false";
defparam \wire_out_aluscr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y2_N16
cycloneive_io_obuf \wire_out_aluscr[9]~output (
	.i(\inst_instructionMemory|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_aluscr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_aluscr[9]~output .bus_hold = "false";
defparam \wire_out_aluscr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y20_N23
cycloneive_io_obuf \wire_out_aluscr[10]~output (
	.i(\inst_instructionMemory|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_aluscr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_aluscr[10]~output .bus_hold = "false";
defparam \wire_out_aluscr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \wire_out_aluscr[11]~output (
	.i(\inst_instructionMemory|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_aluscr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_aluscr[11]~output .bus_hold = "false";
defparam \wire_out_aluscr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y19_N9
cycloneive_io_obuf \wire_out_aluscr[12]~output (
	.i(\inst_instructionMemory|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_aluscr[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_aluscr[12]~output .bus_hold = "false";
defparam \wire_out_aluscr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N2
cycloneive_io_obuf \wire_out_aluscr[13]~output (
	.i(\inst_instructionMemory|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_aluscr[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_aluscr[13]~output .bus_hold = "false";
defparam \wire_out_aluscr[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N9
cycloneive_io_obuf \wire_out_aluscr[14]~output (
	.i(\inst_instructionMemory|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_aluscr[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_aluscr[14]~output .bus_hold = "false";
defparam \wire_out_aluscr[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y22_N16
cycloneive_io_obuf \wire_out_aluscr[15]~output (
	.i(\inst_instructionMemory|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_aluscr[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_aluscr[15]~output .bus_hold = "false";
defparam \wire_out_aluscr[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y20_N2
cycloneive_io_obuf \wire_out_aluscr[16]~output (
	.i(\inst_instructionMemory|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_aluscr[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_aluscr[16]~output .bus_hold = "false";
defparam \wire_out_aluscr[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N23
cycloneive_io_obuf \wire_out_aluscr[17]~output (
	.i(\inst_instructionMemory|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_aluscr[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_aluscr[17]~output .bus_hold = "false";
defparam \wire_out_aluscr[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N9
cycloneive_io_obuf \wire_out_aluscr[18]~output (
	.i(\inst_instructionMemory|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_aluscr[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_aluscr[18]~output .bus_hold = "false";
defparam \wire_out_aluscr[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N9
cycloneive_io_obuf \wire_out_aluscr[19]~output (
	.i(\inst_instructionMemory|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_aluscr[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_aluscr[19]~output .bus_hold = "false";
defparam \wire_out_aluscr[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N9
cycloneive_io_obuf \wire_out_aluscr[20]~output (
	.i(\inst_instructionMemory|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_aluscr[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_aluscr[20]~output .bus_hold = "false";
defparam \wire_out_aluscr[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N23
cycloneive_io_obuf \wire_out_aluscr[21]~output (
	.i(\inst_instructionMemory|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_aluscr[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_aluscr[21]~output .bus_hold = "false";
defparam \wire_out_aluscr[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y25_N2
cycloneive_io_obuf \wire_out_aluscr[22]~output (
	.i(\inst_instructionMemory|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_aluscr[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_aluscr[22]~output .bus_hold = "false";
defparam \wire_out_aluscr[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N23
cycloneive_io_obuf \wire_out_aluscr[23]~output (
	.i(\inst_instructionMemory|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_aluscr[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_aluscr[23]~output .bus_hold = "false";
defparam \wire_out_aluscr[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N23
cycloneive_io_obuf \wire_out_aluscr[24]~output (
	.i(\inst_instructionMemory|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_aluscr[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_aluscr[24]~output .bus_hold = "false";
defparam \wire_out_aluscr[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N23
cycloneive_io_obuf \wire_out_aluscr[25]~output (
	.i(\inst_instructionMemory|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_aluscr[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_aluscr[25]~output .bus_hold = "false";
defparam \wire_out_aluscr[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y7_N2
cycloneive_io_obuf \wire_out_aluscr[26]~output (
	.i(\inst_instructionMemory|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_aluscr[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_aluscr[26]~output .bus_hold = "false";
defparam \wire_out_aluscr[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y29_N30
cycloneive_io_obuf \wire_out_aluscr[27]~output (
	.i(\inst_instructionMemory|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_aluscr[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_aluscr[27]~output .bus_hold = "false";
defparam \wire_out_aluscr[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N16
cycloneive_io_obuf \wire_out_aluscr[28]~output (
	.i(\inst_instructionMemory|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_aluscr[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_aluscr[28]~output .bus_hold = "false";
defparam \wire_out_aluscr[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N2
cycloneive_io_obuf \wire_out_aluscr[29]~output (
	.i(\inst_instructionMemory|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_aluscr[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_aluscr[29]~output .bus_hold = "false";
defparam \wire_out_aluscr[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N23
cycloneive_io_obuf \wire_out_aluscr[30]~output (
	.i(\inst_instructionMemory|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_aluscr[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_aluscr[30]~output .bus_hold = "false";
defparam \wire_out_aluscr[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y8_N9
cycloneive_io_obuf \wire_out_aluscr[31]~output (
	.i(\inst_instructionMemory|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_aluscr[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_aluscr[31]~output .bus_hold = "false";
defparam \wire_out_aluscr[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \wire_cu_aluOp[0]~output (
	.i(!\inst_instructionMemory|Mux9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_cu_aluOp[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_cu_aluOp[0]~output .bus_hold = "false";
defparam \wire_cu_aluOp[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N16
cycloneive_io_obuf \wire_cu_aluOp[1]~output (
	.i(\inst_instructionMemory|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_cu_aluOp[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_cu_aluOp[1]~output .bus_hold = "false";
defparam \wire_cu_aluOp[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \wire_cu_aluOp[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_cu_aluOp[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_cu_aluOp[2]~output .bus_hold = "false";
defparam \wire_cu_aluOp[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N9
cycloneive_io_obuf \wire_cu_aluOp[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_cu_aluOp[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_cu_aluOp[3]~output .bus_hold = "false";
defparam \wire_cu_aluOp[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N16
cycloneive_lcell_comb \inst_muxPCScr|Add0~0 (
// Equation(s):
// \inst_muxPCScr|Add0~0_combout  = \inst_programCounter|outAddy [0] $ (VCC)
// \inst_muxPCScr|Add0~1  = CARRY(\inst_programCounter|outAddy [0])

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst_muxPCScr|Add0~0_combout ),
	.cout(\inst_muxPCScr|Add0~1 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~0 .lut_mask = 16'h33CC;
defparam \inst_muxPCScr|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N5
dffeas \inst_programCounter|outAddy[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_muxPCScr|Add0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[0] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N18
cycloneive_lcell_comb \inst_muxPCScr|Add0~2 (
// Equation(s):
// \inst_muxPCScr|Add0~2_combout  = (\inst_programCounter|outAddy [1] & (!\inst_muxPCScr|Add0~1 )) # (!\inst_programCounter|outAddy [1] & ((\inst_muxPCScr|Add0~1 ) # (GND)))
// \inst_muxPCScr|Add0~3  = CARRY((!\inst_muxPCScr|Add0~1 ) # (!\inst_programCounter|outAddy [1]))

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~1 ),
	.combout(\inst_muxPCScr|Add0~2_combout ),
	.cout(\inst_muxPCScr|Add0~3 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~2 .lut_mask = 16'h3C3F;
defparam \inst_muxPCScr|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y3_N15
dffeas \inst_programCounter|outAddy[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_muxPCScr|Add0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[1] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N20
cycloneive_lcell_comb \inst_muxPCScr|Add0~4 (
// Equation(s):
// \inst_muxPCScr|Add0~4_combout  = (\inst_programCounter|outAddy [2] & (\inst_muxPCScr|Add0~3  $ (GND))) # (!\inst_programCounter|outAddy [2] & (!\inst_muxPCScr|Add0~3  & VCC))
// \inst_muxPCScr|Add0~5  = CARRY((\inst_programCounter|outAddy [2] & !\inst_muxPCScr|Add0~3 ))

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~3 ),
	.combout(\inst_muxPCScr|Add0~4_combout ),
	.cout(\inst_muxPCScr|Add0~5 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~4 .lut_mask = 16'hC30C;
defparam \inst_muxPCScr|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y3_N13
dffeas \inst_programCounter|outAddy[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_muxPCScr|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[2] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N22
cycloneive_lcell_comb \inst_muxPCScr|Add0~6 (
// Equation(s):
// \inst_muxPCScr|Add0~6_combout  = (\inst_programCounter|outAddy [3] & (!\inst_muxPCScr|Add0~5 )) # (!\inst_programCounter|outAddy [3] & ((\inst_muxPCScr|Add0~5 ) # (GND)))
// \inst_muxPCScr|Add0~7  = CARRY((!\inst_muxPCScr|Add0~5 ) # (!\inst_programCounter|outAddy [3]))

	.dataa(\inst_programCounter|outAddy [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~5 ),
	.combout(\inst_muxPCScr|Add0~6_combout ),
	.cout(\inst_muxPCScr|Add0~7 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~6 .lut_mask = 16'h5A5F;
defparam \inst_muxPCScr|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y3_N3
dffeas \inst_programCounter|outAddy[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_muxPCScr|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[3] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N24
cycloneive_lcell_comb \inst_muxPCScr|Add0~8 (
// Equation(s):
// \inst_muxPCScr|Add0~8_combout  = (\inst_programCounter|outAddy [4] & (\inst_muxPCScr|Add0~7  $ (GND))) # (!\inst_programCounter|outAddy [4] & (!\inst_muxPCScr|Add0~7  & VCC))
// \inst_muxPCScr|Add0~9  = CARRY((\inst_programCounter|outAddy [4] & !\inst_muxPCScr|Add0~7 ))

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~7 ),
	.combout(\inst_muxPCScr|Add0~8_combout ),
	.cout(\inst_muxPCScr|Add0~9 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~8 .lut_mask = 16'hC30C;
defparam \inst_muxPCScr|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N0
cycloneive_lcell_comb \inst_programCounter|outAddy[4]~feeder (
// Equation(s):
// \inst_programCounter|outAddy[4]~feeder_combout  = \inst_muxPCScr|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_muxPCScr|Add0~8_combout ),
	.cin(gnd),
	.combout(\inst_programCounter|outAddy[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_programCounter|outAddy[4]~feeder .lut_mask = 16'hFF00;
defparam \inst_programCounter|outAddy[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N1
dffeas \inst_programCounter|outAddy[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_programCounter|outAddy[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[4] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N14
cycloneive_lcell_comb \inst_instructionMemory|Mux9~0 (
// Equation(s):
// \inst_instructionMemory|Mux9~0_combout  = (!\inst_programCounter|outAddy [2] & (!\inst_programCounter|outAddy [3] & (!\inst_programCounter|outAddy [1] & !\inst_programCounter|outAddy [4])))

	.dataa(\inst_programCounter|outAddy [2]),
	.datab(\inst_programCounter|outAddy [3]),
	.datac(\inst_programCounter|outAddy [1]),
	.datad(\inst_programCounter|outAddy [4]),
	.cin(gnd),
	.combout(\inst_instructionMemory|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instructionMemory|Mux9~0 .lut_mask = 16'h0001;
defparam \inst_instructionMemory|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N0
cycloneive_lcell_comb \inst_registerBench|regBench[3][7]~0 (
// Equation(s):
// \inst_registerBench|regBench[3][7]~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & !\inst_programCounter|outAddy [0])

	.dataa(\inst_instructionMemory|Mux9~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_programCounter|outAddy [0]),
	.cin(gnd),
	.combout(\inst_registerBench|regBench[3][7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|regBench[3][7]~0 .lut_mask = 16'h00AA;
defparam \inst_registerBench|regBench[3][7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N11
dffeas \inst_registerBench|regBench[3][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_ALU|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_registerBench|regBench[3][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[3][4] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N2
cycloneive_lcell_comb \inst_registerBench|Mux27~0 (
// Equation(s):
// \inst_registerBench|Mux27~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_registerBench|regBench[3][4]~q ) # (!\inst_programCounter|outAddy [0])))

	.dataa(\inst_programCounter|outAddy [0]),
	.datab(\inst_registerBench|regBench[3][4]~q ),
	.datac(gnd),
	.datad(\inst_instructionMemory|Mux9~0_combout ),
	.cin(gnd),
	.combout(\inst_registerBench|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|Mux27~0 .lut_mask = 16'hDD00;
defparam \inst_registerBench|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N10
cycloneive_lcell_comb \inst_instructionMemory|Mux14~0 (
// Equation(s):
// \inst_instructionMemory|Mux14~0_combout  = (!\inst_programCounter|outAddy [1] & !\inst_programCounter|outAddy [3])

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [1]),
	.datac(gnd),
	.datad(\inst_programCounter|outAddy [3]),
	.cin(gnd),
	.combout(\inst_instructionMemory|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instructionMemory|Mux14~0 .lut_mask = 16'h0033;
defparam \inst_instructionMemory|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N6
cycloneive_lcell_comb \inst_instructionMemory|Mux14~1 (
// Equation(s):
// \inst_instructionMemory|Mux14~1_combout  = (!\inst_programCounter|outAddy [2] & (!\inst_programCounter|outAddy [4] & (!\inst_programCounter|outAddy [0] & \inst_instructionMemory|Mux14~0_combout )))

	.dataa(\inst_programCounter|outAddy [2]),
	.datab(\inst_programCounter|outAddy [4]),
	.datac(\inst_programCounter|outAddy [0]),
	.datad(\inst_instructionMemory|Mux14~0_combout ),
	.cin(gnd),
	.combout(\inst_instructionMemory|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instructionMemory|Mux14~1 .lut_mask = 16'h0100;
defparam \inst_instructionMemory|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N16
cycloneive_lcell_comb \inst_ALU|Add0~1 (
// Equation(s):
// \inst_ALU|Add0~1_cout  = CARRY(\inst_instructionMemory|Mux14~1_combout )

	.dataa(\inst_instructionMemory|Mux14~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst_ALU|Add0~1_cout ));
// synopsys translate_off
defparam \inst_ALU|Add0~1 .lut_mask = 16'h00AA;
defparam \inst_ALU|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N18
cycloneive_lcell_comb \inst_ALU|Add0~2 (
// Equation(s):
// \inst_ALU|Add0~2_combout  = (\inst_instructionMemory|Mux14~1_combout  & ((\inst_registerBench|Mux31~0_combout  & (\inst_ALU|Add0~1_cout  & VCC)) # (!\inst_registerBench|Mux31~0_combout  & (!\inst_ALU|Add0~1_cout )))) # 
// (!\inst_instructionMemory|Mux14~1_combout  & ((\inst_registerBench|Mux31~0_combout  & (!\inst_ALU|Add0~1_cout )) # (!\inst_registerBench|Mux31~0_combout  & ((\inst_ALU|Add0~1_cout ) # (GND)))))
// \inst_ALU|Add0~3  = CARRY((\inst_instructionMemory|Mux14~1_combout  & (!\inst_registerBench|Mux31~0_combout  & !\inst_ALU|Add0~1_cout )) # (!\inst_instructionMemory|Mux14~1_combout  & ((!\inst_ALU|Add0~1_cout ) # (!\inst_registerBench|Mux31~0_combout ))))

	.dataa(\inst_instructionMemory|Mux14~1_combout ),
	.datab(\inst_registerBench|Mux31~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~1_cout ),
	.combout(\inst_ALU|Add0~2_combout ),
	.cout(\inst_ALU|Add0~3 ));
// synopsys translate_off
defparam \inst_ALU|Add0~2 .lut_mask = 16'h9617;
defparam \inst_ALU|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N16
cycloneive_lcell_comb \inst_ALU|Mux31~2 (
// Equation(s):
// \inst_ALU|Mux31~2_combout  = (\inst_programCounter|outAddy [0] & ((\inst_instructionMemory|Mux9~0_combout  & (\inst_registerBench|regBench[3][0]~q )) # (!\inst_instructionMemory|Mux9~0_combout  & ((\inst_ALU|Add0~2_combout ))))) # 
// (!\inst_programCounter|outAddy [0] & (((\inst_ALU|Add0~2_combout ))))

	.dataa(\inst_registerBench|regBench[3][0]~q ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_instructionMemory|Mux9~0_combout ),
	.datad(\inst_ALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Mux31~2 .lut_mask = 16'hBF80;
defparam \inst_ALU|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N9
dffeas \inst_registerBench|regBench[3][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_ALU|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_registerBench|regBench[3][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[3][0] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N2
cycloneive_lcell_comb \inst_registerBench|Mux31~0 (
// Equation(s):
// \inst_registerBench|Mux31~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_registerBench|regBench[3][0]~q ) # (!\inst_programCounter|outAddy [0])))

	.dataa(gnd),
	.datab(\inst_registerBench|regBench[3][0]~q ),
	.datac(\inst_programCounter|outAddy [0]),
	.datad(\inst_instructionMemory|Mux9~0_combout ),
	.cin(gnd),
	.combout(\inst_registerBench|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|Mux31~0 .lut_mask = 16'hCF00;
defparam \inst_registerBench|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N20
cycloneive_lcell_comb \inst_ALU|Add0~4 (
// Equation(s):
// \inst_ALU|Add0~4_combout  = (\inst_registerBench|Mux30~0_combout  & (\inst_ALU|Add0~3  $ (GND))) # (!\inst_registerBench|Mux30~0_combout  & (!\inst_ALU|Add0~3  & VCC))
// \inst_ALU|Add0~5  = CARRY((\inst_registerBench|Mux30~0_combout  & !\inst_ALU|Add0~3 ))

	.dataa(\inst_registerBench|Mux30~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~3 ),
	.combout(\inst_ALU|Add0~4_combout ),
	.cout(\inst_ALU|Add0~5 ));
// synopsys translate_off
defparam \inst_ALU|Add0~4 .lut_mask = 16'hA50A;
defparam \inst_ALU|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N10
cycloneive_lcell_comb \inst_ALU|Mux30~2 (
// Equation(s):
// \inst_ALU|Mux30~2_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_programCounter|outAddy [0] & (\inst_registerBench|regBench[3][1]~q )) # (!\inst_programCounter|outAddy [0] & ((\inst_ALU|Add0~4_combout ))))) # 
// (!\inst_instructionMemory|Mux9~0_combout  & (((\inst_ALU|Add0~4_combout ))))

	.dataa(\inst_instructionMemory|Mux9~0_combout ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_registerBench|regBench[3][1]~q ),
	.datad(\inst_ALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Mux30~2 .lut_mask = 16'hF780;
defparam \inst_ALU|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N11
dffeas \inst_registerBench|regBench[3][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_ALU|Mux30~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_registerBench|regBench[3][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[3][1] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N12
cycloneive_lcell_comb \inst_registerBench|Mux30~0 (
// Equation(s):
// \inst_registerBench|Mux30~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_registerBench|regBench[3][1]~q ) # (!\inst_programCounter|outAddy [0])))

	.dataa(\inst_registerBench|regBench[3][1]~q ),
	.datab(gnd),
	.datac(\inst_programCounter|outAddy [0]),
	.datad(\inst_instructionMemory|Mux9~0_combout ),
	.cin(gnd),
	.combout(\inst_registerBench|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|Mux30~0 .lut_mask = 16'hAF00;
defparam \inst_registerBench|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N22
cycloneive_lcell_comb \inst_ALU|Add0~6 (
// Equation(s):
// \inst_ALU|Add0~6_combout  = (\inst_instructionMemory|Mux14~1_combout  & ((\inst_ALU|Mux29~0_combout  & (\inst_ALU|Add0~5  & VCC)) # (!\inst_ALU|Mux29~0_combout  & (!\inst_ALU|Add0~5 )))) # (!\inst_instructionMemory|Mux14~1_combout  & 
// ((\inst_ALU|Mux29~0_combout  & (!\inst_ALU|Add0~5 )) # (!\inst_ALU|Mux29~0_combout  & ((\inst_ALU|Add0~5 ) # (GND)))))
// \inst_ALU|Add0~7  = CARRY((\inst_instructionMemory|Mux14~1_combout  & (!\inst_ALU|Mux29~0_combout  & !\inst_ALU|Add0~5 )) # (!\inst_instructionMemory|Mux14~1_combout  & ((!\inst_ALU|Add0~5 ) # (!\inst_ALU|Mux29~0_combout ))))

	.dataa(\inst_instructionMemory|Mux14~1_combout ),
	.datab(\inst_ALU|Mux29~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~5 ),
	.combout(\inst_ALU|Add0~6_combout ),
	.cout(\inst_ALU|Add0~7 ));
// synopsys translate_off
defparam \inst_ALU|Add0~6 .lut_mask = 16'h9617;
defparam \inst_ALU|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N14
cycloneive_lcell_comb \inst_ALU|Mux29~1 (
// Equation(s):
// \inst_ALU|Mux29~1_combout  = (\inst_programCounter|outAddy [0] & ((\inst_instructionMemory|Mux9~0_combout  & ((\inst_registerBench|regBench[3][2]~q ))) # (!\inst_instructionMemory|Mux9~0_combout  & (\inst_ALU|Add0~6_combout )))) # 
// (!\inst_programCounter|outAddy [0] & (\inst_ALU|Add0~6_combout ))

	.dataa(\inst_ALU|Add0~6_combout ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_registerBench|regBench[3][2]~q ),
	.datad(\inst_instructionMemory|Mux9~0_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Mux29~1 .lut_mask = 16'hE2AA;
defparam \inst_ALU|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N15
dffeas \inst_registerBench|regBench[3][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_ALU|Mux29~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_registerBench|regBench[3][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[3][2] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N4
cycloneive_lcell_comb \inst_ALU|Mux29~0 (
// Equation(s):
// \inst_ALU|Mux29~0_combout  = (\inst_registerBench|regBench[3][2]~q  & (\inst_programCounter|outAddy [0] & \inst_instructionMemory|Mux9~0_combout ))

	.dataa(gnd),
	.datab(\inst_registerBench|regBench[3][2]~q ),
	.datac(\inst_programCounter|outAddy [0]),
	.datad(\inst_instructionMemory|Mux9~0_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Mux29~0 .lut_mask = 16'hC000;
defparam \inst_ALU|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N24
cycloneive_lcell_comb \inst_ALU|Add0~8 (
// Equation(s):
// \inst_ALU|Add0~8_combout  = (\inst_registerBench|Mux28~0_combout  & (\inst_ALU|Add0~7  $ (GND))) # (!\inst_registerBench|Mux28~0_combout  & (!\inst_ALU|Add0~7  & VCC))
// \inst_ALU|Add0~9  = CARRY((\inst_registerBench|Mux28~0_combout  & !\inst_ALU|Add0~7 ))

	.dataa(gnd),
	.datab(\inst_registerBench|Mux28~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~7 ),
	.combout(\inst_ALU|Add0~8_combout ),
	.cout(\inst_ALU|Add0~9 ));
// synopsys translate_off
defparam \inst_ALU|Add0~8 .lut_mask = 16'hC30C;
defparam \inst_ALU|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N8
cycloneive_lcell_comb \inst_ALU|Mux28~0 (
// Equation(s):
// \inst_ALU|Mux28~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_programCounter|outAddy [0] & (\inst_registerBench|regBench[3][3]~q )) # (!\inst_programCounter|outAddy [0] & ((\inst_ALU|Add0~8_combout ))))) # 
// (!\inst_instructionMemory|Mux9~0_combout  & (((\inst_ALU|Add0~8_combout ))))

	.dataa(\inst_instructionMemory|Mux9~0_combout ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_registerBench|regBench[3][3]~q ),
	.datad(\inst_ALU|Add0~8_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Mux28~0 .lut_mask = 16'hF780;
defparam \inst_ALU|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N9
dffeas \inst_registerBench|regBench[3][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_ALU|Mux28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_registerBench|regBench[3][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[3][3] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N12
cycloneive_lcell_comb \inst_registerBench|Mux28~0 (
// Equation(s):
// \inst_registerBench|Mux28~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_registerBench|regBench[3][3]~q ) # (!\inst_programCounter|outAddy [0])))

	.dataa(\inst_registerBench|regBench[3][3]~q ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(gnd),
	.datad(\inst_instructionMemory|Mux9~0_combout ),
	.cin(gnd),
	.combout(\inst_registerBench|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|Mux28~0 .lut_mask = 16'hBB00;
defparam \inst_registerBench|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N26
cycloneive_lcell_comb \inst_ALU|Add0~10 (
// Equation(s):
// \inst_ALU|Add0~10_combout  = (\inst_registerBench|Mux27~0_combout  & (!\inst_ALU|Add0~9 )) # (!\inst_registerBench|Mux27~0_combout  & ((\inst_ALU|Add0~9 ) # (GND)))
// \inst_ALU|Add0~11  = CARRY((!\inst_ALU|Add0~9 ) # (!\inst_registerBench|Mux27~0_combout ))

	.dataa(gnd),
	.datab(\inst_registerBench|Mux27~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~9 ),
	.combout(\inst_ALU|Add0~10_combout ),
	.cout(\inst_ALU|Add0~11 ));
// synopsys translate_off
defparam \inst_ALU|Add0~10 .lut_mask = 16'h3C3F;
defparam \inst_ALU|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N4
cycloneive_lcell_comb \inst_ALU|Mux27~0 (
// Equation(s):
// \inst_ALU|Mux27~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_programCounter|outAddy [0] & (\inst_registerBench|regBench[3][4]~q )) # (!\inst_programCounter|outAddy [0] & ((\inst_ALU|Add0~10_combout ))))) # 
// (!\inst_instructionMemory|Mux9~0_combout  & (((\inst_ALU|Add0~10_combout ))))

	.dataa(\inst_instructionMemory|Mux9~0_combout ),
	.datab(\inst_registerBench|regBench[3][4]~q ),
	.datac(\inst_programCounter|outAddy [0]),
	.datad(\inst_ALU|Add0~10_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Mux27~0 .lut_mask = 16'hDF80;
defparam \inst_ALU|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N30
cycloneive_lcell_comb \inst_registerBench|regBench[3][7]~feeder (
// Equation(s):
// \inst_registerBench|regBench[3][7]~feeder_combout  = \inst_ALU|Mux24~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_ALU|Mux24~0_combout ),
	.cin(gnd),
	.combout(\inst_registerBench|regBench[3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|regBench[3][7]~feeder .lut_mask = 16'hFF00;
defparam \inst_registerBench|regBench[3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N31
dffeas \inst_registerBench|regBench[3][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_registerBench|regBench[3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_registerBench|regBench[3][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[3][7] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N24
cycloneive_lcell_comb \inst_registerBench|Mux24~0 (
// Equation(s):
// \inst_registerBench|Mux24~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_registerBench|regBench[3][7]~q ) # (!\inst_programCounter|outAddy [0])))

	.dataa(\inst_registerBench|regBench[3][7]~q ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(gnd),
	.datad(\inst_instructionMemory|Mux9~0_combout ),
	.cin(gnd),
	.combout(\inst_registerBench|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|Mux24~0 .lut_mask = 16'hBB00;
defparam \inst_registerBench|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N28
cycloneive_lcell_comb \inst_ALU|Add0~12 (
// Equation(s):
// \inst_ALU|Add0~12_combout  = (\inst_registerBench|Mux26~0_combout  & (\inst_ALU|Add0~11  $ (GND))) # (!\inst_registerBench|Mux26~0_combout  & (!\inst_ALU|Add0~11  & VCC))
// \inst_ALU|Add0~13  = CARRY((\inst_registerBench|Mux26~0_combout  & !\inst_ALU|Add0~11 ))

	.dataa(gnd),
	.datab(\inst_registerBench|Mux26~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~11 ),
	.combout(\inst_ALU|Add0~12_combout ),
	.cout(\inst_ALU|Add0~13 ));
// synopsys translate_off
defparam \inst_ALU|Add0~12 .lut_mask = 16'hC30C;
defparam \inst_ALU|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N6
cycloneive_lcell_comb \inst_ALU|Mux26~0 (
// Equation(s):
// \inst_ALU|Mux26~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_programCounter|outAddy [0] & (\inst_registerBench|regBench[3][5]~q )) # (!\inst_programCounter|outAddy [0] & ((\inst_ALU|Add0~12_combout ))))) # 
// (!\inst_instructionMemory|Mux9~0_combout  & (((\inst_ALU|Add0~12_combout ))))

	.dataa(\inst_instructionMemory|Mux9~0_combout ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_registerBench|regBench[3][5]~q ),
	.datad(\inst_ALU|Add0~12_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Mux26~0 .lut_mask = 16'hF780;
defparam \inst_ALU|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N7
dffeas \inst_registerBench|regBench[3][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_ALU|Mux26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_registerBench|regBench[3][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[3][5] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N8
cycloneive_lcell_comb \inst_registerBench|Mux26~0 (
// Equation(s):
// \inst_registerBench|Mux26~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_registerBench|regBench[3][5]~q ) # (!\inst_programCounter|outAddy [0])))

	.dataa(\inst_registerBench|regBench[3][5]~q ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(gnd),
	.datad(\inst_instructionMemory|Mux9~0_combout ),
	.cin(gnd),
	.combout(\inst_registerBench|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|Mux26~0 .lut_mask = 16'hBB00;
defparam \inst_registerBench|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N30
cycloneive_lcell_comb \inst_ALU|Add0~14 (
// Equation(s):
// \inst_ALU|Add0~14_combout  = (\inst_registerBench|Mux25~0_combout  & (!\inst_ALU|Add0~13 )) # (!\inst_registerBench|Mux25~0_combout  & ((\inst_ALU|Add0~13 ) # (GND)))
// \inst_ALU|Add0~15  = CARRY((!\inst_ALU|Add0~13 ) # (!\inst_registerBench|Mux25~0_combout ))

	.dataa(\inst_registerBench|Mux25~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~13 ),
	.combout(\inst_ALU|Add0~14_combout ),
	.cout(\inst_ALU|Add0~15 ));
// synopsys translate_off
defparam \inst_ALU|Add0~14 .lut_mask = 16'h5A5F;
defparam \inst_ALU|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N0
cycloneive_lcell_comb \inst_ALU|Mux25~0 (
// Equation(s):
// \inst_ALU|Mux25~0_combout  = (\inst_programCounter|outAddy [0] & ((\inst_instructionMemory|Mux9~0_combout  & ((\inst_registerBench|regBench[3][6]~q ))) # (!\inst_instructionMemory|Mux9~0_combout  & (\inst_ALU|Add0~14_combout )))) # 
// (!\inst_programCounter|outAddy [0] & (\inst_ALU|Add0~14_combout ))

	.dataa(\inst_ALU|Add0~14_combout ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_registerBench|regBench[3][6]~q ),
	.datad(\inst_instructionMemory|Mux9~0_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Mux25~0 .lut_mask = 16'hE2AA;
defparam \inst_ALU|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N1
dffeas \inst_registerBench|regBench[3][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_ALU|Mux25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_registerBench|regBench[3][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[3][6] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N8
cycloneive_lcell_comb \inst_registerBench|Mux25~0 (
// Equation(s):
// \inst_registerBench|Mux25~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_registerBench|regBench[3][6]~q ) # (!\inst_programCounter|outAddy [0])))

	.dataa(\inst_registerBench|regBench[3][6]~q ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(gnd),
	.datad(\inst_instructionMemory|Mux9~0_combout ),
	.cin(gnd),
	.combout(\inst_registerBench|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|Mux25~0 .lut_mask = 16'hBB00;
defparam \inst_registerBench|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N0
cycloneive_lcell_comb \inst_ALU|Add0~16 (
// Equation(s):
// \inst_ALU|Add0~16_combout  = (\inst_registerBench|Mux24~0_combout  & (\inst_ALU|Add0~15  $ (GND))) # (!\inst_registerBench|Mux24~0_combout  & (!\inst_ALU|Add0~15  & VCC))
// \inst_ALU|Add0~17  = CARRY((\inst_registerBench|Mux24~0_combout  & !\inst_ALU|Add0~15 ))

	.dataa(gnd),
	.datab(\inst_registerBench|Mux24~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~15 ),
	.combout(\inst_ALU|Add0~16_combout ),
	.cout(\inst_ALU|Add0~17 ));
// synopsys translate_off
defparam \inst_ALU|Add0~16 .lut_mask = 16'hC30C;
defparam \inst_ALU|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N10
cycloneive_lcell_comb \inst_ALU|Mux24~0 (
// Equation(s):
// \inst_ALU|Mux24~0_combout  = (\inst_programCounter|outAddy [0] & ((\inst_instructionMemory|Mux9~0_combout  & (\inst_registerBench|regBench[3][7]~q )) # (!\inst_instructionMemory|Mux9~0_combout  & ((\inst_ALU|Add0~16_combout ))))) # 
// (!\inst_programCounter|outAddy [0] & (((\inst_ALU|Add0~16_combout ))))

	.dataa(\inst_programCounter|outAddy [0]),
	.datab(\inst_instructionMemory|Mux9~0_combout ),
	.datac(\inst_registerBench|regBench[3][7]~q ),
	.datad(\inst_ALU|Add0~16_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Mux24~0 .lut_mask = 16'hF780;
defparam \inst_ALU|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N10
cycloneive_lcell_comb \inst_outModule|comb_3|Add0~1 (
// Equation(s):
// \inst_outModule|comb_3|Add0~1_cout  = CARRY(!\inst_ALU|Mux31~2_combout )

	.dataa(gnd),
	.datab(\inst_ALU|Mux31~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst_outModule|comb_3|Add0~1_cout ));
// synopsys translate_off
defparam \inst_outModule|comb_3|Add0~1 .lut_mask = 16'h0033;
defparam \inst_outModule|comb_3|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N12
cycloneive_lcell_comb \inst_outModule|comb_3|Add0~2 (
// Equation(s):
// \inst_outModule|comb_3|Add0~2_combout  = (\inst_ALU|Mux30~2_combout  & ((\inst_outModule|comb_3|Add0~1_cout ) # (GND))) # (!\inst_ALU|Mux30~2_combout  & (!\inst_outModule|comb_3|Add0~1_cout ))
// \inst_outModule|comb_3|Add0~3  = CARRY((\inst_ALU|Mux30~2_combout ) # (!\inst_outModule|comb_3|Add0~1_cout ))

	.dataa(\inst_ALU|Mux30~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_outModule|comb_3|Add0~1_cout ),
	.combout(\inst_outModule|comb_3|Add0~2_combout ),
	.cout(\inst_outModule|comb_3|Add0~3 ));
// synopsys translate_off
defparam \inst_outModule|comb_3|Add0~2 .lut_mask = 16'hA5AF;
defparam \inst_outModule|comb_3|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N14
cycloneive_lcell_comb \inst_outModule|comb_3|Add0~4 (
// Equation(s):
// \inst_outModule|comb_3|Add0~4_combout  = (\inst_ALU|Mux29~1_combout  & (!\inst_outModule|comb_3|Add0~3  & VCC)) # (!\inst_ALU|Mux29~1_combout  & (\inst_outModule|comb_3|Add0~3  $ (GND)))
// \inst_outModule|comb_3|Add0~5  = CARRY((!\inst_ALU|Mux29~1_combout  & !\inst_outModule|comb_3|Add0~3 ))

	.dataa(\inst_ALU|Mux29~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_outModule|comb_3|Add0~3 ),
	.combout(\inst_outModule|comb_3|Add0~4_combout ),
	.cout(\inst_outModule|comb_3|Add0~5 ));
// synopsys translate_off
defparam \inst_outModule|comb_3|Add0~4 .lut_mask = 16'h5A05;
defparam \inst_outModule|comb_3|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N16
cycloneive_lcell_comb \inst_outModule|comb_3|Add0~6 (
// Equation(s):
// \inst_outModule|comb_3|Add0~6_combout  = (\inst_ALU|Mux28~0_combout  & ((\inst_outModule|comb_3|Add0~5 ) # (GND))) # (!\inst_ALU|Mux28~0_combout  & (!\inst_outModule|comb_3|Add0~5 ))
// \inst_outModule|comb_3|Add0~7  = CARRY((\inst_ALU|Mux28~0_combout ) # (!\inst_outModule|comb_3|Add0~5 ))

	.dataa(\inst_ALU|Mux28~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_outModule|comb_3|Add0~5 ),
	.combout(\inst_outModule|comb_3|Add0~6_combout ),
	.cout(\inst_outModule|comb_3|Add0~7 ));
// synopsys translate_off
defparam \inst_outModule|comb_3|Add0~6 .lut_mask = 16'hA5AF;
defparam \inst_outModule|comb_3|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N18
cycloneive_lcell_comb \inst_outModule|comb_3|Add0~8 (
// Equation(s):
// \inst_outModule|comb_3|Add0~8_combout  = (\inst_ALU|Mux27~0_combout  & (!\inst_outModule|comb_3|Add0~7  & VCC)) # (!\inst_ALU|Mux27~0_combout  & (\inst_outModule|comb_3|Add0~7  $ (GND)))
// \inst_outModule|comb_3|Add0~9  = CARRY((!\inst_ALU|Mux27~0_combout  & !\inst_outModule|comb_3|Add0~7 ))

	.dataa(gnd),
	.datab(\inst_ALU|Mux27~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_outModule|comb_3|Add0~7 ),
	.combout(\inst_outModule|comb_3|Add0~8_combout ),
	.cout(\inst_outModule|comb_3|Add0~9 ));
// synopsys translate_off
defparam \inst_outModule|comb_3|Add0~8 .lut_mask = 16'h3C03;
defparam \inst_outModule|comb_3|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N6
cycloneive_lcell_comb \inst_outModule|comb_3|in2[4]~1 (
// Equation(s):
// \inst_outModule|comb_3|in2[4]~1_combout  = (\inst_ALU|Mux24~0_combout  & ((\inst_outModule|comb_3|Add0~8_combout ))) # (!\inst_ALU|Mux24~0_combout  & (\inst_ALU|Mux27~0_combout ))

	.dataa(gnd),
	.datab(\inst_ALU|Mux27~0_combout ),
	.datac(\inst_ALU|Mux24~0_combout ),
	.datad(\inst_outModule|comb_3|Add0~8_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|in2[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|in2[4]~1 .lut_mask = 16'hFC0C;
defparam \inst_outModule|comb_3|in2[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N20
cycloneive_lcell_comb \inst_outModule|comb_3|Add0~10 (
// Equation(s):
// \inst_outModule|comb_3|Add0~10_combout  = (\inst_ALU|Mux26~0_combout  & ((\inst_outModule|comb_3|Add0~9 ) # (GND))) # (!\inst_ALU|Mux26~0_combout  & (!\inst_outModule|comb_3|Add0~9 ))
// \inst_outModule|comb_3|Add0~11  = CARRY((\inst_ALU|Mux26~0_combout ) # (!\inst_outModule|comb_3|Add0~9 ))

	.dataa(\inst_ALU|Mux26~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_outModule|comb_3|Add0~9 ),
	.combout(\inst_outModule|comb_3|Add0~10_combout ),
	.cout(\inst_outModule|comb_3|Add0~11 ));
// synopsys translate_off
defparam \inst_outModule|comb_3|Add0~10 .lut_mask = 16'hA5AF;
defparam \inst_outModule|comb_3|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N22
cycloneive_lcell_comb \inst_outModule|comb_3|Add0~12 (
// Equation(s):
// \inst_outModule|comb_3|Add0~12_combout  = (\inst_ALU|Mux25~0_combout  & (!\inst_outModule|comb_3|Add0~11  & VCC)) # (!\inst_ALU|Mux25~0_combout  & (\inst_outModule|comb_3|Add0~11  $ (GND)))
// \inst_outModule|comb_3|Add0~13  = CARRY((!\inst_ALU|Mux25~0_combout  & !\inst_outModule|comb_3|Add0~11 ))

	.dataa(\inst_ALU|Mux25~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_outModule|comb_3|Add0~11 ),
	.combout(\inst_outModule|comb_3|Add0~12_combout ),
	.cout(\inst_outModule|comb_3|Add0~13 ));
// synopsys translate_off
defparam \inst_outModule|comb_3|Add0~12 .lut_mask = 16'h5A05;
defparam \inst_outModule|comb_3|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N8
cycloneive_lcell_comb \inst_outModule|comb_3|in2[6]~0 (
// Equation(s):
// \inst_outModule|comb_3|in2[6]~0_combout  = (\inst_ALU|Mux24~0_combout  & (\inst_outModule|comb_3|Add0~12_combout )) # (!\inst_ALU|Mux24~0_combout  & ((\inst_ALU|Mux25~0_combout )))

	.dataa(\inst_outModule|comb_3|Add0~12_combout ),
	.datab(gnd),
	.datac(\inst_ALU|Mux25~0_combout ),
	.datad(\inst_ALU|Mux24~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|in2[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|in2[6]~0 .lut_mask = 16'hAAF0;
defparam \inst_outModule|comb_3|in2[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N0
cycloneive_lcell_comb \inst_outModule|comb_3|in2[5]~2 (
// Equation(s):
// \inst_outModule|comb_3|in2[5]~2_combout  = (\inst_ALU|Mux24~0_combout  & ((\inst_outModule|comb_3|Add0~10_combout ))) # (!\inst_ALU|Mux24~0_combout  & (\inst_ALU|Mux26~0_combout ))

	.dataa(\inst_ALU|Mux26~0_combout ),
	.datab(\inst_outModule|comb_3|Add0~10_combout ),
	.datac(\inst_ALU|Mux24~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|in2[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|in2[5]~2 .lut_mask = 16'hCACA;
defparam \inst_outModule|comb_3|in2[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N24
cycloneive_lcell_comb \inst_outModule|comb_3|Add0~14 (
// Equation(s):
// \inst_outModule|comb_3|Add0~14_combout  = \inst_ALU|Mux24~0_combout  $ (!\inst_outModule|comb_3|Add0~13 )

	.dataa(\inst_ALU|Mux24~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst_outModule|comb_3|Add0~13 ),
	.combout(\inst_outModule|comb_3|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|Add0~14 .lut_mask = 16'hA5A5;
defparam \inst_outModule|comb_3|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N26
cycloneive_lcell_comb \inst_outModule|comb_3|LessThan0~0 (
// Equation(s):
// \inst_outModule|comb_3|LessThan0~0_combout  = (\inst_ALU|Mux24~0_combout  & \inst_outModule|comb_3|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_ALU|Mux24~0_combout ),
	.datad(\inst_outModule|comb_3|Add0~14_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|LessThan0~0 .lut_mask = 16'hF000;
defparam \inst_outModule|comb_3|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N12
cycloneive_lcell_comb \inst_outModule|comb_3|centena[1]~0 (
// Equation(s):
// \inst_outModule|comb_3|centena[1]~0_combout  = (\inst_outModule|comb_3|in2[6]~0_combout  & ((\inst_outModule|comb_3|in2[4]~1_combout  & ((\inst_outModule|comb_3|in2[5]~2_combout ) # (!\inst_outModule|comb_3|LessThan0~0_combout ))) # 
// (!\inst_outModule|comb_3|in2[4]~1_combout  & (\inst_outModule|comb_3|in2[5]~2_combout  & !\inst_outModule|comb_3|LessThan0~0_combout )))) # (!\inst_outModule|comb_3|in2[6]~0_combout  & (((!\inst_outModule|comb_3|in2[5]~2_combout  & 
// \inst_outModule|comb_3|LessThan0~0_combout ))))

	.dataa(\inst_outModule|comb_3|in2[4]~1_combout ),
	.datab(\inst_outModule|comb_3|in2[6]~0_combout ),
	.datac(\inst_outModule|comb_3|in2[5]~2_combout ),
	.datad(\inst_outModule|comb_3|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|centena[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|centena[1]~0 .lut_mask = 16'h83C8;
defparam \inst_outModule|comb_3|centena[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N4
cycloneive_lcell_comb \inst_outModule|comb_3|in2[3]~3 (
// Equation(s):
// \inst_outModule|comb_3|in2[3]~3_combout  = (\inst_ALU|Mux24~0_combout  & (\inst_outModule|comb_3|Add0~6_combout )) # (!\inst_ALU|Mux24~0_combout  & ((\inst_ALU|Mux28~0_combout )))

	.dataa(\inst_ALU|Mux24~0_combout ),
	.datab(\inst_outModule|comb_3|Add0~6_combout ),
	.datac(gnd),
	.datad(\inst_ALU|Mux28~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|in2[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|in2[3]~3 .lut_mask = 16'hDD88;
defparam \inst_outModule|comb_3|in2[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N16
cycloneive_lcell_comb \inst_outModule|comb_3|unidade~0 (
// Equation(s):
// \inst_outModule|comb_3|unidade~0_combout  = (\inst_outModule|comb_3|in2[5]~2_combout  & (!\inst_outModule|comb_3|LessThan0~0_combout  & ((\inst_outModule|comb_3|in2[4]~1_combout ) # (!\inst_outModule|comb_3|in2[6]~0_combout )))) # 
// (!\inst_outModule|comb_3|in2[5]~2_combout  & (\inst_outModule|comb_3|LessThan0~0_combout  & ((\inst_outModule|comb_3|in2[6]~0_combout ) # (!\inst_outModule|comb_3|in2[4]~1_combout ))))

	.dataa(\inst_outModule|comb_3|in2[4]~1_combout ),
	.datab(\inst_outModule|comb_3|in2[6]~0_combout ),
	.datac(\inst_outModule|comb_3|in2[5]~2_combout ),
	.datad(\inst_outModule|comb_3|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade~0 .lut_mask = 16'h0DB0;
defparam \inst_outModule|comb_3|unidade~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N8
cycloneive_lcell_comb \inst_outModule|comb_3|unidade~2 (
// Equation(s):
// \inst_outModule|comb_3|unidade~2_combout  = (\inst_outModule|comb_3|in2[4]~1_combout  & (\inst_outModule|comb_3|in2[6]~0_combout  $ (((!\inst_outModule|comb_3|in2[5]~2_combout  & \inst_outModule|comb_3|LessThan0~0_combout ))))) # 
// (!\inst_outModule|comb_3|in2[4]~1_combout  & ((\inst_outModule|comb_3|in2[6]~0_combout  & ((\inst_outModule|comb_3|LessThan0~0_combout ) # (!\inst_outModule|comb_3|in2[5]~2_combout ))) # (!\inst_outModule|comb_3|in2[6]~0_combout  & 
// ((\inst_outModule|comb_3|in2[5]~2_combout ) # (!\inst_outModule|comb_3|LessThan0~0_combout )))))

	.dataa(\inst_outModule|comb_3|in2[4]~1_combout ),
	.datab(\inst_outModule|comb_3|in2[6]~0_combout ),
	.datac(\inst_outModule|comb_3|in2[5]~2_combout ),
	.datad(\inst_outModule|comb_3|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade~2 .lut_mask = 16'hD69D;
defparam \inst_outModule|comb_3|unidade~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N18
cycloneive_lcell_comb \inst_outModule|comb_3|unidade~1 (
// Equation(s):
// \inst_outModule|comb_3|unidade~1_combout  = (\inst_outModule|comb_3|in2[4]~1_combout  & (!\inst_outModule|comb_3|in2[6]~0_combout  & (!\inst_outModule|comb_3|in2[5]~2_combout  & \inst_outModule|comb_3|LessThan0~0_combout ))) # 
// (!\inst_outModule|comb_3|in2[4]~1_combout  & (\inst_outModule|comb_3|in2[6]~0_combout  & (\inst_outModule|comb_3|in2[5]~2_combout  $ (!\inst_outModule|comb_3|LessThan0~0_combout ))))

	.dataa(\inst_outModule|comb_3|in2[4]~1_combout ),
	.datab(\inst_outModule|comb_3|in2[6]~0_combout ),
	.datac(\inst_outModule|comb_3|in2[5]~2_combout ),
	.datad(\inst_outModule|comb_3|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade~1 .lut_mask = 16'h4204;
defparam \inst_outModule|comb_3|unidade~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N2
cycloneive_lcell_comb \inst_outModule|comb_3|unidade~3 (
// Equation(s):
// \inst_outModule|comb_3|unidade~3_combout  = \inst_outModule|comb_3|unidade~1_combout  $ ((((!\inst_outModule|comb_3|in2[3]~3_combout  & \inst_outModule|comb_3|unidade~2_combout )) # (!\inst_outModule|comb_3|unidade~0_combout )))

	.dataa(\inst_outModule|comb_3|in2[3]~3_combout ),
	.datab(\inst_outModule|comb_3|unidade~0_combout ),
	.datac(\inst_outModule|comb_3|unidade~2_combout ),
	.datad(\inst_outModule|comb_3|unidade~1_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade~3 .lut_mask = 16'h8C73;
defparam \inst_outModule|comb_3|unidade~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N2
cycloneive_lcell_comb \inst_outModule|comb_3|Add1~0 (
// Equation(s):
// \inst_outModule|comb_3|Add1~0_combout  = (\inst_outModule|comb_3|Add0~12_combout ) # (\inst_outModule|comb_3|Add0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_outModule|comb_3|Add0~12_combout ),
	.datad(\inst_outModule|comb_3|Add0~10_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|Add1~0 .lut_mask = 16'hFFF0;
defparam \inst_outModule|comb_3|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N22
cycloneive_lcell_comb \inst_outModule|comb_3|dezena[2]~0 (
// Equation(s):
// \inst_outModule|comb_3|dezena[2]~0_combout  = (\inst_outModule|comb_3|Add1~0_combout  & (\inst_outModule|comb_3|LessThan0~0_combout  & ((\inst_outModule|comb_3|in2[6]~0_combout ) # (\inst_outModule|comb_3|in2[5]~2_combout ))))

	.dataa(\inst_outModule|comb_3|Add1~0_combout ),
	.datab(\inst_outModule|comb_3|in2[6]~0_combout ),
	.datac(\inst_outModule|comb_3|in2[5]~2_combout ),
	.datad(\inst_outModule|comb_3|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|dezena[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|dezena[2]~0 .lut_mask = 16'hA800;
defparam \inst_outModule|comb_3|dezena[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N20
cycloneive_lcell_comb \inst_instructionMemory|Mux9~1 (
// Equation(s):
// \inst_instructionMemory|Mux9~1_combout  = (\inst_programCounter|outAddy [0] & \inst_instructionMemory|Mux9~0_combout )

	.dataa(\inst_programCounter|outAddy [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_instructionMemory|Mux9~0_combout ),
	.cin(gnd),
	.combout(\inst_instructionMemory|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instructionMemory|Mux9~1 .lut_mask = 16'hAA00;
defparam \inst_instructionMemory|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N28
cycloneive_lcell_comb \inst_outModule|d1|Saida[0]~8 (
// Equation(s):
// \inst_outModule|d1|Saida[0]~8_combout  = (((!\inst_outModule|comb_3|centena[1]~0_combout  & \inst_outModule|comb_3|unidade~3_combout )) # (!\inst_instructionMemory|Mux9~1_combout )) # (!\inst_outModule|comb_3|dezena[2]~0_combout )

	.dataa(\inst_outModule|comb_3|centena[1]~0_combout ),
	.datab(\inst_outModule|comb_3|unidade~3_combout ),
	.datac(\inst_outModule|comb_3|dezena[2]~0_combout ),
	.datad(\inst_instructionMemory|Mux9~1_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d1|Saida[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d1|Saida[0]~8 .lut_mask = 16'h4FFF;
defparam \inst_outModule|d1|Saida[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N26
cycloneive_lcell_comb \inst_outModule|comb_3|unidade~4 (
// Equation(s):
// \inst_outModule|comb_3|unidade~4_combout  = (\inst_outModule|comb_3|in2[3]~3_combout  & (((!\inst_outModule|comb_3|unidade~2_combout )))) # (!\inst_outModule|comb_3|in2[3]~3_combout  & ((\inst_outModule|comb_3|unidade~2_combout  & 
// ((\inst_outModule|comb_3|unidade~1_combout ))) # (!\inst_outModule|comb_3|unidade~2_combout  & (!\inst_outModule|comb_3|unidade~0_combout  & !\inst_outModule|comb_3|unidade~1_combout ))))

	.dataa(\inst_outModule|comb_3|in2[3]~3_combout ),
	.datab(\inst_outModule|comb_3|unidade~0_combout ),
	.datac(\inst_outModule|comb_3|unidade~2_combout ),
	.datad(\inst_outModule|comb_3|unidade~1_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade~4 .lut_mask = 16'h5A0B;
defparam \inst_outModule|comb_3|unidade~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N4
cycloneive_lcell_comb \inst_outModule|comb_3|unidade~5 (
// Equation(s):
// \inst_outModule|comb_3|unidade~5_combout  = (\inst_outModule|comb_3|unidade~0_combout  & (!\inst_outModule|comb_3|in2[3]~3_combout  & (\inst_outModule|comb_3|unidade~2_combout ))) # (!\inst_outModule|comb_3|unidade~0_combout  & 
// (\inst_outModule|comb_3|unidade~1_combout  & ((\inst_outModule|comb_3|in2[3]~3_combout ) # (!\inst_outModule|comb_3|unidade~2_combout ))))

	.dataa(\inst_outModule|comb_3|in2[3]~3_combout ),
	.datab(\inst_outModule|comb_3|unidade~0_combout ),
	.datac(\inst_outModule|comb_3|unidade~2_combout ),
	.datad(\inst_outModule|comb_3|unidade~1_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade~5 .lut_mask = 16'h6340;
defparam \inst_outModule|comb_3|unidade~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N28
cycloneive_lcell_comb \inst_outModule|comb_3|in2[2]~4 (
// Equation(s):
// \inst_outModule|comb_3|in2[2]~4_combout  = (\inst_ALU|Mux24~0_combout  & (\inst_outModule|comb_3|Add0~4_combout )) # (!\inst_ALU|Mux24~0_combout  & ((\inst_ALU|Mux29~1_combout )))

	.dataa(\inst_ALU|Mux24~0_combout ),
	.datab(\inst_outModule|comb_3|Add0~4_combout ),
	.datac(gnd),
	.datad(\inst_ALU|Mux29~1_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|in2[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|in2[2]~4 .lut_mask = 16'hDD88;
defparam \inst_outModule|comb_3|in2[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N10
cycloneive_lcell_comb \inst_outModule|comb_3|unidade~6 (
// Equation(s):
// \inst_outModule|comb_3|unidade~6_combout  = (\inst_outModule|comb_3|in2[3]~3_combout  & ((\inst_outModule|comb_3|unidade~0_combout ) # ((\inst_outModule|comb_3|unidade~1_combout )))) # (!\inst_outModule|comb_3|in2[3]~3_combout  & 
// (!\inst_outModule|comb_3|unidade~1_combout  & ((\inst_outModule|comb_3|unidade~2_combout ) # (!\inst_outModule|comb_3|unidade~0_combout ))))

	.dataa(\inst_outModule|comb_3|in2[3]~3_combout ),
	.datab(\inst_outModule|comb_3|unidade~0_combout ),
	.datac(\inst_outModule|comb_3|unidade~2_combout ),
	.datad(\inst_outModule|comb_3|unidade~1_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade~6 .lut_mask = 16'hAAD9;
defparam \inst_outModule|comb_3|unidade~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N0
cycloneive_lcell_comb \inst_outModule|comb_3|unidade~7 (
// Equation(s):
// \inst_outModule|comb_3|unidade~7_combout  = \inst_outModule|comb_3|unidade~5_combout  $ ((((!\inst_outModule|comb_3|in2[2]~4_combout  & \inst_outModule|comb_3|unidade~6_combout )) # (!\inst_outModule|comb_3|unidade~4_combout )))

	.dataa(\inst_outModule|comb_3|unidade~4_combout ),
	.datab(\inst_outModule|comb_3|unidade~5_combout ),
	.datac(\inst_outModule|comb_3|in2[2]~4_combout ),
	.datad(\inst_outModule|comb_3|unidade~6_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade~7 .lut_mask = 16'h9399;
defparam \inst_outModule|comb_3|unidade~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N14
cycloneive_lcell_comb \inst_outModule|d1|Decoder0~0 (
// Equation(s):
// \inst_outModule|d1|Decoder0~0_combout  = (\inst_outModule|comb_3|centena[1]~0_combout  & ((\inst_outModule|comb_3|unidade~7_combout  & (!\inst_outModule|comb_3|dezena[2]~0_combout  & !\inst_outModule|comb_3|unidade~3_combout )) # 
// (!\inst_outModule|comb_3|unidade~7_combout  & ((!\inst_outModule|comb_3|unidade~3_combout ) # (!\inst_outModule|comb_3|dezena[2]~0_combout ))))) # (!\inst_outModule|comb_3|centena[1]~0_combout  & (((\inst_outModule|comb_3|dezena[2]~0_combout  & 
// \inst_outModule|comb_3|unidade~3_combout ))))

	.dataa(\inst_outModule|comb_3|centena[1]~0_combout ),
	.datab(\inst_outModule|comb_3|unidade~7_combout ),
	.datac(\inst_outModule|comb_3|dezena[2]~0_combout ),
	.datad(\inst_outModule|comb_3|unidade~3_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d1|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d1|Decoder0~0 .lut_mask = 16'h522A;
defparam \inst_outModule|d1|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N20
cycloneive_lcell_comb \inst_outModule|comb_3|centena[1]~1 (
// Equation(s):
// \inst_outModule|comb_3|centena[1]~1_combout  = ((!\inst_outModule|comb_3|centena[1]~0_combout  & \inst_outModule|comb_3|unidade~3_combout )) # (!\inst_outModule|comb_3|dezena[2]~0_combout )

	.dataa(\inst_outModule|comb_3|centena[1]~0_combout ),
	.datab(gnd),
	.datac(\inst_outModule|comb_3|dezena[2]~0_combout ),
	.datad(\inst_outModule|comb_3|unidade~3_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|centena[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|centena[1]~1 .lut_mask = 16'h5F0F;
defparam \inst_outModule|comb_3|centena[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N16
cycloneive_lcell_comb \inst_outModule|d1|Saida[1]~9 (
// Equation(s):
// \inst_outModule|d1|Saida[1]~9_combout  = (\inst_outModule|d1|Decoder0~0_combout ) # (((!\inst_outModule|comb_3|centena[1]~1_combout ) # (!\inst_programCounter|outAddy [0])) # (!\inst_instructionMemory|Mux9~0_combout ))

	.dataa(\inst_outModule|d1|Decoder0~0_combout ),
	.datab(\inst_instructionMemory|Mux9~0_combout ),
	.datac(\inst_programCounter|outAddy [0]),
	.datad(\inst_outModule|comb_3|centena[1]~1_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d1|Saida[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d1|Saida[1]~9 .lut_mask = 16'hBFFF;
defparam \inst_outModule|d1|Saida[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N14
cycloneive_lcell_comb \inst_outModule|d1|Saida[2]~10 (
// Equation(s):
// \inst_outModule|d1|Saida[2]~10_combout  = (!\inst_outModule|d1|Decoder0~0_combout  & (\inst_programCounter|outAddy [0] & \inst_instructionMemory|Mux9~0_combout ))

	.dataa(\inst_outModule|d1|Decoder0~0_combout ),
	.datab(gnd),
	.datac(\inst_programCounter|outAddy [0]),
	.datad(\inst_instructionMemory|Mux9~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d1|Saida[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d1|Saida[2]~10 .lut_mask = 16'h5000;
defparam \inst_outModule|d1|Saida[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N8
cycloneive_lcell_comb \inst_outModule|d1|Saida[3]~11 (
// Equation(s):
// \inst_outModule|d1|Saida[3]~11_combout  = (((\inst_outModule|d1|Decoder0~0_combout  & \inst_outModule|comb_3|centena[1]~1_combout )) # (!\inst_programCounter|outAddy [0])) # (!\inst_instructionMemory|Mux9~0_combout )

	.dataa(\inst_outModule|d1|Decoder0~0_combout ),
	.datab(\inst_instructionMemory|Mux9~0_combout ),
	.datac(\inst_programCounter|outAddy [0]),
	.datad(\inst_outModule|comb_3|centena[1]~1_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d1|Saida[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d1|Saida[3]~11 .lut_mask = 16'hBF3F;
defparam \inst_outModule|d1|Saida[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N30
cycloneive_lcell_comb \inst_outModule|d1|Saida[4]~12 (
// Equation(s):
// \inst_outModule|d1|Saida[4]~12_combout  = (((!\inst_outModule|d1|Decoder0~0_combout  & !\inst_outModule|comb_3|centena[1]~1_combout )) # (!\inst_programCounter|outAddy [0])) # (!\inst_instructionMemory|Mux9~0_combout )

	.dataa(\inst_outModule|d1|Decoder0~0_combout ),
	.datab(\inst_instructionMemory|Mux9~0_combout ),
	.datac(\inst_programCounter|outAddy [0]),
	.datad(\inst_outModule|comb_3|centena[1]~1_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d1|Saida[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d1|Saida[4]~12 .lut_mask = 16'h3F7F;
defparam \inst_outModule|d1|Saida[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N10
cycloneive_lcell_comb \inst_outModule|comb_3|unidade~9 (
// Equation(s):
// \inst_outModule|comb_3|unidade~9_combout  = (\inst_outModule|comb_3|unidade~4_combout  & (((\inst_outModule|comb_3|unidade~6_combout  & !\inst_outModule|comb_3|in2[2]~4_combout )))) # (!\inst_outModule|comb_3|unidade~4_combout  & 
// (\inst_outModule|comb_3|unidade~5_combout  & ((\inst_outModule|comb_3|in2[2]~4_combout ) # (!\inst_outModule|comb_3|unidade~6_combout ))))

	.dataa(\inst_outModule|comb_3|unidade~5_combout ),
	.datab(\inst_outModule|comb_3|unidade~4_combout ),
	.datac(\inst_outModule|comb_3|unidade~6_combout ),
	.datad(\inst_outModule|comb_3|in2[2]~4_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade~9 .lut_mask = 16'h22C2;
defparam \inst_outModule|comb_3|unidade~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N28
cycloneive_lcell_comb \inst_outModule|comb_3|unidade~8 (
// Equation(s):
// \inst_outModule|comb_3|unidade~8_combout  = (\inst_outModule|comb_3|unidade~5_combout  & ((\inst_outModule|comb_3|unidade~6_combout  $ (\inst_outModule|comb_3|in2[2]~4_combout )))) # (!\inst_outModule|comb_3|unidade~5_combout  & 
// (!\inst_outModule|comb_3|unidade~6_combout  & ((\inst_outModule|comb_3|in2[2]~4_combout ) # (!\inst_outModule|comb_3|unidade~4_combout ))))

	.dataa(\inst_outModule|comb_3|unidade~5_combout ),
	.datab(\inst_outModule|comb_3|unidade~4_combout ),
	.datac(\inst_outModule|comb_3|unidade~6_combout ),
	.datad(\inst_outModule|comb_3|in2[2]~4_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade~8 .lut_mask = 16'h0FA1;
defparam \inst_outModule|comb_3|unidade~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N4
cycloneive_lcell_comb \inst_outModule|comb_3|unidade~10 (
// Equation(s):
// \inst_outModule|comb_3|unidade~10_combout  = (\inst_outModule|comb_3|unidade~5_combout  & (((\inst_outModule|comb_3|in2[2]~4_combout )))) # (!\inst_outModule|comb_3|unidade~5_combout  & ((\inst_outModule|comb_3|unidade~4_combout  & 
// ((\inst_outModule|comb_3|unidade~6_combout ) # (\inst_outModule|comb_3|in2[2]~4_combout ))) # (!\inst_outModule|comb_3|unidade~4_combout  & ((!\inst_outModule|comb_3|in2[2]~4_combout )))))

	.dataa(\inst_outModule|comb_3|unidade~5_combout ),
	.datab(\inst_outModule|comb_3|unidade~4_combout ),
	.datac(\inst_outModule|comb_3|unidade~6_combout ),
	.datad(\inst_outModule|comb_3|in2[2]~4_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade~10 .lut_mask = 16'hEE51;
defparam \inst_outModule|comb_3|unidade~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N30
cycloneive_lcell_comb \inst_outModule|comb_3|in2[1]~5 (
// Equation(s):
// \inst_outModule|comb_3|in2[1]~5_combout  = (\inst_ALU|Mux24~0_combout  & (\inst_outModule|comb_3|Add0~2_combout )) # (!\inst_ALU|Mux24~0_combout  & ((\inst_ALU|Mux30~2_combout )))

	.dataa(\inst_outModule|comb_3|Add0~2_combout ),
	.datab(gnd),
	.datac(\inst_ALU|Mux24~0_combout ),
	.datad(\inst_ALU|Mux30~2_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|in2[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|in2[1]~5 .lut_mask = 16'hAFA0;
defparam \inst_outModule|comb_3|in2[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N2
cycloneive_lcell_comb \inst_outModule|comb_3|dezena[0]~1 (
// Equation(s):
// \inst_outModule|comb_3|dezena[0]~1_combout  = \inst_outModule|comb_3|unidade~9_combout  $ ((((\inst_outModule|comb_3|unidade~10_combout  & !\inst_outModule|comb_3|in2[1]~5_combout )) # (!\inst_outModule|comb_3|unidade~8_combout )))

	.dataa(\inst_outModule|comb_3|unidade~9_combout ),
	.datab(\inst_outModule|comb_3|unidade~8_combout ),
	.datac(\inst_outModule|comb_3|unidade~10_combout ),
	.datad(\inst_outModule|comb_3|in2[1]~5_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|dezena[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|dezena[0]~1 .lut_mask = 16'h9959;
defparam \inst_outModule|comb_3|dezena[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N6
cycloneive_lcell_comb \inst_outModule|comb_3|dezena[3]~4 (
// Equation(s):
// \inst_outModule|comb_3|dezena[3]~4_combout  = (\inst_outModule|comb_3|centena[1]~0_combout  & (\inst_outModule|comb_3|unidade~7_combout  & (\inst_outModule|comb_3|dezena[2]~0_combout  $ (\inst_outModule|comb_3|unidade~3_combout )))) # 
// (!\inst_outModule|comb_3|centena[1]~0_combout  & (!\inst_outModule|comb_3|unidade~7_combout  & (\inst_outModule|comb_3|dezena[2]~0_combout  & \inst_outModule|comb_3|unidade~3_combout )))

	.dataa(\inst_outModule|comb_3|centena[1]~0_combout ),
	.datab(\inst_outModule|comb_3|unidade~7_combout ),
	.datac(\inst_outModule|comb_3|dezena[2]~0_combout ),
	.datad(\inst_outModule|comb_3|unidade~3_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|dezena[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|dezena[3]~4 .lut_mask = 16'h1880;
defparam \inst_outModule|comb_3|dezena[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N24
cycloneive_lcell_comb \inst_outModule|comb_3|dezena[2]~3 (
// Equation(s):
// \inst_outModule|comb_3|dezena[2]~3_combout  = (\inst_outModule|comb_3|dezena[2]~0_combout  & (\inst_outModule|comb_3|unidade~3_combout  & ((\inst_outModule|comb_3|centena[1]~0_combout ) # (\inst_outModule|comb_3|unidade~7_combout )))) # 
// (!\inst_outModule|comb_3|dezena[2]~0_combout  & (!\inst_outModule|comb_3|unidade~3_combout  & ((!\inst_outModule|comb_3|unidade~7_combout ) # (!\inst_outModule|comb_3|centena[1]~0_combout ))))

	.dataa(\inst_outModule|comb_3|centena[1]~0_combout ),
	.datab(\inst_outModule|comb_3|unidade~7_combout ),
	.datac(\inst_outModule|comb_3|dezena[2]~0_combout ),
	.datad(\inst_outModule|comb_3|unidade~3_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|dezena[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|dezena[2]~3 .lut_mask = 16'hE007;
defparam \inst_outModule|comb_3|dezena[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N30
cycloneive_lcell_comb \inst_outModule|comb_3|dezena[1]~2 (
// Equation(s):
// \inst_outModule|comb_3|dezena[1]~2_combout  = (\inst_outModule|comb_3|centena[1]~0_combout  & ((\inst_outModule|comb_3|unidade~7_combout  & (!\inst_outModule|comb_3|dezena[2]~0_combout  & !\inst_outModule|comb_3|unidade~3_combout )) # 
// (!\inst_outModule|comb_3|unidade~7_combout  & (\inst_outModule|comb_3|dezena[2]~0_combout  & \inst_outModule|comb_3|unidade~3_combout )))) # (!\inst_outModule|comb_3|centena[1]~0_combout  & (\inst_outModule|comb_3|unidade~7_combout  $ 
// (((!\inst_outModule|comb_3|unidade~3_combout ) # (!\inst_outModule|comb_3|dezena[2]~0_combout )))))

	.dataa(\inst_outModule|comb_3|centena[1]~0_combout ),
	.datab(\inst_outModule|comb_3|unidade~7_combout ),
	.datac(\inst_outModule|comb_3|dezena[2]~0_combout ),
	.datad(\inst_outModule|comb_3|unidade~3_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|dezena[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|dezena[1]~2 .lut_mask = 16'h6119;
defparam \inst_outModule|comb_3|dezena[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N20
cycloneive_lcell_comb \inst_outModule|d2|WideOr6~0 (
// Equation(s):
// \inst_outModule|d2|WideOr6~0_combout  = (\inst_outModule|comb_3|dezena[2]~3_combout  & ((\inst_outModule|comb_3|dezena[3]~4_combout ) # ((!\inst_outModule|comb_3|dezena[0]~1_combout  & \inst_outModule|comb_3|dezena[1]~2_combout )))) # 
// (!\inst_outModule|comb_3|dezena[2]~3_combout  & ((\inst_outModule|comb_3|dezena[3]~4_combout  $ (!\inst_outModule|comb_3|dezena[1]~2_combout ))))

	.dataa(\inst_outModule|comb_3|dezena[0]~1_combout ),
	.datab(\inst_outModule|comb_3|dezena[3]~4_combout ),
	.datac(\inst_outModule|comb_3|dezena[2]~3_combout ),
	.datad(\inst_outModule|comb_3|dezena[1]~2_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d2|WideOr6~0 .lut_mask = 16'hDCC3;
defparam \inst_outModule|d2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N26
cycloneive_lcell_comb \inst_outModule|d2|Saida[0]~14 (
// Equation(s):
// \inst_outModule|d2|Saida[0]~14_combout  = ((\inst_outModule|d2|WideOr6~0_combout ) # (!\inst_instructionMemory|Mux9~0_combout )) # (!\inst_programCounter|outAddy [0])

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_instructionMemory|Mux9~0_combout ),
	.datad(\inst_outModule|d2|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d2|Saida[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d2|Saida[0]~14 .lut_mask = 16'hFF3F;
defparam \inst_outModule|d2|Saida[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N18
cycloneive_lcell_comb \inst_outModule|d2|WideOr5~0 (
// Equation(s):
// \inst_outModule|d2|WideOr5~0_combout  = (\inst_outModule|comb_3|dezena[0]~1_combout  & ((\inst_outModule|comb_3|dezena[2]~3_combout  & (!\inst_outModule|comb_3|dezena[3]~4_combout )) # (!\inst_outModule|comb_3|dezena[2]~3_combout  & 
// ((!\inst_outModule|comb_3|dezena[1]~2_combout ))))) # (!\inst_outModule|comb_3|dezena[0]~1_combout  & (!\inst_outModule|comb_3|dezena[1]~2_combout  & (\inst_outModule|comb_3|dezena[3]~4_combout  $ (\inst_outModule|comb_3|dezena[2]~3_combout ))))

	.dataa(\inst_outModule|comb_3|dezena[0]~1_combout ),
	.datab(\inst_outModule|comb_3|dezena[3]~4_combout ),
	.datac(\inst_outModule|comb_3|dezena[2]~3_combout ),
	.datad(\inst_outModule|comb_3|dezena[1]~2_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d2|WideOr5~0 .lut_mask = 16'h203E;
defparam \inst_outModule|d2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N0
cycloneive_lcell_comb \inst_outModule|d2|Saida[1]~15 (
// Equation(s):
// \inst_outModule|d2|Saida[1]~15_combout  = ((!\inst_outModule|d2|WideOr5~0_combout ) # (!\inst_instructionMemory|Mux9~0_combout )) # (!\inst_programCounter|outAddy [0])

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_instructionMemory|Mux9~0_combout ),
	.datad(\inst_outModule|d2|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d2|Saida[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d2|Saida[1]~15 .lut_mask = 16'h3FFF;
defparam \inst_outModule|d2|Saida[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N16
cycloneive_lcell_comb \inst_outModule|d2|WideOr4~0 (
// Equation(s):
// \inst_outModule|d2|WideOr4~0_combout  = ((\inst_outModule|comb_3|dezena[1]~2_combout  & (\inst_outModule|comb_3|dezena[3]~4_combout )) # (!\inst_outModule|comb_3|dezena[1]~2_combout  & ((\inst_outModule|comb_3|dezena[2]~3_combout )))) # 
// (!\inst_outModule|comb_3|dezena[0]~1_combout )

	.dataa(\inst_outModule|comb_3|dezena[0]~1_combout ),
	.datab(\inst_outModule|comb_3|dezena[3]~4_combout ),
	.datac(\inst_outModule|comb_3|dezena[2]~3_combout ),
	.datad(\inst_outModule|comb_3|dezena[1]~2_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d2|WideOr4~0 .lut_mask = 16'hDDF5;
defparam \inst_outModule|d2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N14
cycloneive_lcell_comb \inst_outModule|d2|Saida[2]~16 (
// Equation(s):
// \inst_outModule|d2|Saida[2]~16_combout  = ((\inst_outModule|d2|WideOr4~0_combout ) # (!\inst_instructionMemory|Mux9~0_combout )) # (!\inst_programCounter|outAddy [0])

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_instructionMemory|Mux9~0_combout ),
	.datad(\inst_outModule|d2|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d2|Saida[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d2|Saida[2]~16 .lut_mask = 16'hFF3F;
defparam \inst_outModule|d2|Saida[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N10
cycloneive_lcell_comb \inst_outModule|d2|WideOr3~0 (
// Equation(s):
// \inst_outModule|d2|WideOr3~0_combout  = (\inst_outModule|comb_3|dezena[0]~1_combout  & ((\inst_outModule|comb_3|dezena[1]~2_combout  & (\inst_outModule|comb_3|dezena[3]~4_combout )) # (!\inst_outModule|comb_3|dezena[1]~2_combout  & 
// ((\inst_outModule|comb_3|dezena[2]~3_combout ))))) # (!\inst_outModule|comb_3|dezena[0]~1_combout  & ((\inst_outModule|comb_3|dezena[3]~4_combout ) # (\inst_outModule|comb_3|dezena[2]~3_combout  $ (!\inst_outModule|comb_3|dezena[1]~2_combout ))))

	.dataa(\inst_outModule|comb_3|dezena[0]~1_combout ),
	.datab(\inst_outModule|comb_3|dezena[3]~4_combout ),
	.datac(\inst_outModule|comb_3|dezena[2]~3_combout ),
	.datad(\inst_outModule|comb_3|dezena[1]~2_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d2|WideOr3~0 .lut_mask = 16'hDCE5;
defparam \inst_outModule|d2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N28
cycloneive_lcell_comb \inst_outModule|d2|Saida[3]~17 (
// Equation(s):
// \inst_outModule|d2|Saida[3]~17_combout  = ((\inst_outModule|d2|WideOr3~0_combout ) # (!\inst_instructionMemory|Mux9~0_combout )) # (!\inst_programCounter|outAddy [0])

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_instructionMemory|Mux9~0_combout ),
	.datad(\inst_outModule|d2|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d2|Saida[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d2|Saida[3]~17 .lut_mask = 16'hFF3F;
defparam \inst_outModule|d2|Saida[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N12
cycloneive_lcell_comb \inst_outModule|d2|WideOr2~0 (
// Equation(s):
// \inst_outModule|d2|WideOr2~0_combout  = (\inst_outModule|comb_3|dezena[2]~3_combout  & (((!\inst_outModule|comb_3|dezena[3]~4_combout )))) # (!\inst_outModule|comb_3|dezena[2]~3_combout  & (((!\inst_outModule|comb_3|dezena[0]~1_combout  & 
// !\inst_outModule|comb_3|dezena[3]~4_combout )) # (!\inst_outModule|comb_3|dezena[1]~2_combout )))

	.dataa(\inst_outModule|comb_3|dezena[0]~1_combout ),
	.datab(\inst_outModule|comb_3|dezena[3]~4_combout ),
	.datac(\inst_outModule|comb_3|dezena[2]~3_combout ),
	.datad(\inst_outModule|comb_3|dezena[1]~2_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d2|WideOr2~0 .lut_mask = 16'h313F;
defparam \inst_outModule|d2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N22
cycloneive_lcell_comb \inst_outModule|d2|Saida[4]~18 (
// Equation(s):
// \inst_outModule|d2|Saida[4]~18_combout  = ((!\inst_outModule|d2|WideOr2~0_combout ) # (!\inst_instructionMemory|Mux9~0_combout )) # (!\inst_programCounter|outAddy [0])

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_instructionMemory|Mux9~0_combout ),
	.datad(\inst_outModule|d2|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d2|Saida[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d2|Saida[4]~18 .lut_mask = 16'h3FFF;
defparam \inst_outModule|d2|Saida[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N30
cycloneive_lcell_comb \inst_outModule|d2|WideOr1~0 (
// Equation(s):
// \inst_outModule|d2|WideOr1~0_combout  = (\inst_outModule|comb_3|dezena[3]~4_combout  & (((\inst_outModule|comb_3|dezena[2]~3_combout ) # (\inst_outModule|comb_3|dezena[1]~2_combout )))) # (!\inst_outModule|comb_3|dezena[3]~4_combout  & 
// (\inst_outModule|comb_3|dezena[2]~3_combout  & (\inst_outModule|comb_3|dezena[0]~1_combout  $ (!\inst_outModule|comb_3|dezena[1]~2_combout ))))

	.dataa(\inst_outModule|comb_3|dezena[0]~1_combout ),
	.datab(\inst_outModule|comb_3|dezena[3]~4_combout ),
	.datac(\inst_outModule|comb_3|dezena[2]~3_combout ),
	.datad(\inst_outModule|comb_3|dezena[1]~2_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d2|WideOr1~0 .lut_mask = 16'hECD0;
defparam \inst_outModule|d2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N8
cycloneive_lcell_comb \inst_outModule|d2|Saida[5]~19 (
// Equation(s):
// \inst_outModule|d2|Saida[5]~19_combout  = (\inst_outModule|d2|WideOr1~0_combout ) # ((!\inst_instructionMemory|Mux9~0_combout ) # (!\inst_programCounter|outAddy [0]))

	.dataa(\inst_outModule|d2|WideOr1~0_combout ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_instructionMemory|Mux9~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_outModule|d2|Saida[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d2|Saida[5]~19 .lut_mask = 16'hBFBF;
defparam \inst_outModule|d2|Saida[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N24
cycloneive_lcell_comb \inst_outModule|d2|WideOr0~0 (
// Equation(s):
// \inst_outModule|d2|WideOr0~0_combout  = (\inst_outModule|comb_3|dezena[1]~2_combout  & (((\inst_outModule|comb_3|dezena[3]~4_combout )))) # (!\inst_outModule|comb_3|dezena[1]~2_combout  & (\inst_outModule|comb_3|dezena[2]~3_combout  $ 
// (((!\inst_outModule|comb_3|dezena[0]~1_combout  & !\inst_outModule|comb_3|dezena[3]~4_combout )))))

	.dataa(\inst_outModule|comb_3|dezena[0]~1_combout ),
	.datab(\inst_outModule|comb_3|dezena[3]~4_combout ),
	.datac(\inst_outModule|comb_3|dezena[2]~3_combout ),
	.datad(\inst_outModule|comb_3|dezena[1]~2_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d2|WideOr0~0 .lut_mask = 16'hCCE1;
defparam \inst_outModule|d2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N2
cycloneive_lcell_comb \inst_outModule|d2|Saida[6]~20 (
// Equation(s):
// \inst_outModule|d2|Saida[6]~20_combout  = ((\inst_outModule|d2|WideOr0~0_combout ) # (!\inst_instructionMemory|Mux9~0_combout )) # (!\inst_programCounter|outAddy [0])

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_instructionMemory|Mux9~0_combout ),
	.datad(\inst_outModule|d2|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d2|Saida[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d2|Saida[6]~20 .lut_mask = 16'hFF3F;
defparam \inst_outModule|d2|Saida[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N18
cycloneive_lcell_comb \inst_outModule|comb_3|unidade[2]~12 (
// Equation(s):
// \inst_outModule|comb_3|unidade[2]~12_combout  = (\inst_outModule|comb_3|unidade~9_combout  & ((\inst_outModule|comb_3|unidade~10_combout  $ (\inst_outModule|comb_3|in2[1]~5_combout )))) # (!\inst_outModule|comb_3|unidade~9_combout  & 
// (!\inst_outModule|comb_3|unidade~10_combout  & ((\inst_outModule|comb_3|in2[1]~5_combout ) # (!\inst_outModule|comb_3|unidade~8_combout ))))

	.dataa(\inst_outModule|comb_3|unidade~9_combout ),
	.datab(\inst_outModule|comb_3|unidade~8_combout ),
	.datac(\inst_outModule|comb_3|unidade~10_combout ),
	.datad(\inst_outModule|comb_3|in2[1]~5_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade[2]~12 .lut_mask = 16'h0FA1;
defparam \inst_outModule|comb_3|unidade[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N16
cycloneive_lcell_comb \inst_outModule|comb_3|unidade[1]~11 (
// Equation(s):
// \inst_outModule|comb_3|unidade[1]~11_combout  = (\inst_outModule|comb_3|unidade~9_combout  & (((\inst_outModule|comb_3|in2[1]~5_combout )))) # (!\inst_outModule|comb_3|unidade~9_combout  & ((\inst_outModule|comb_3|unidade~8_combout  & 
// ((\inst_outModule|comb_3|unidade~10_combout ) # (\inst_outModule|comb_3|in2[1]~5_combout ))) # (!\inst_outModule|comb_3|unidade~8_combout  & ((!\inst_outModule|comb_3|in2[1]~5_combout )))))

	.dataa(\inst_outModule|comb_3|unidade~9_combout ),
	.datab(\inst_outModule|comb_3|unidade~8_combout ),
	.datac(\inst_outModule|comb_3|unidade~10_combout ),
	.datad(\inst_outModule|comb_3|in2[1]~5_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade[1]~11 .lut_mask = 16'hEE51;
defparam \inst_outModule|comb_3|unidade[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N12
cycloneive_lcell_comb \inst_outModule|comb_3|unidade[3]~13 (
// Equation(s):
// \inst_outModule|comb_3|unidade[3]~13_combout  = (\inst_outModule|comb_3|unidade~8_combout  & (((\inst_outModule|comb_3|unidade~10_combout  & !\inst_outModule|comb_3|in2[1]~5_combout )))) # (!\inst_outModule|comb_3|unidade~8_combout  & 
// (\inst_outModule|comb_3|unidade~9_combout  & ((\inst_outModule|comb_3|in2[1]~5_combout ) # (!\inst_outModule|comb_3|unidade~10_combout ))))

	.dataa(\inst_outModule|comb_3|unidade~9_combout ),
	.datab(\inst_outModule|comb_3|unidade~8_combout ),
	.datac(\inst_outModule|comb_3|unidade~10_combout ),
	.datad(\inst_outModule|comb_3|in2[1]~5_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade[3]~13 .lut_mask = 16'h22C2;
defparam \inst_outModule|comb_3|unidade[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N20
cycloneive_lcell_comb \inst_outModule|d3|WideOr6~0 (
// Equation(s):
// \inst_outModule|d3|WideOr6~0_combout  = (\inst_outModule|comb_3|unidade[2]~12_combout  & ((\inst_outModule|comb_3|unidade[3]~13_combout ) # ((!\inst_outModule|comb_3|unidade[1]~11_combout  & \inst_ALU|Mux31~2_combout )))) # 
// (!\inst_outModule|comb_3|unidade[2]~12_combout  & (\inst_outModule|comb_3|unidade[1]~11_combout  $ ((\inst_outModule|comb_3|unidade[3]~13_combout ))))

	.dataa(\inst_outModule|comb_3|unidade[2]~12_combout ),
	.datab(\inst_outModule|comb_3|unidade[1]~11_combout ),
	.datac(\inst_outModule|comb_3|unidade[3]~13_combout ),
	.datad(\inst_ALU|Mux31~2_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d3|WideOr6~0 .lut_mask = 16'hB6B4;
defparam \inst_outModule|d3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N26
cycloneive_lcell_comb \inst_outModule|d3|Saida[0]~14 (
// Equation(s):
// \inst_outModule|d3|Saida[0]~14_combout  = ((\inst_outModule|d3|WideOr6~0_combout ) # (!\inst_instructionMemory|Mux9~0_combout )) # (!\inst_programCounter|outAddy [0])

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_instructionMemory|Mux9~0_combout ),
	.datad(\inst_outModule|d3|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d3|Saida[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d3|Saida[0]~14 .lut_mask = 16'hFF3F;
defparam \inst_outModule|d3|Saida[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N10
cycloneive_lcell_comb \inst_outModule|d3|WideOr5~0 (
// Equation(s):
// \inst_outModule|d3|WideOr5~0_combout  = (\inst_outModule|comb_3|unidade[2]~12_combout  & (!\inst_outModule|comb_3|unidade[3]~13_combout  & ((\inst_outModule|comb_3|unidade[1]~11_combout ) # (!\inst_ALU|Mux31~2_combout )))) # 
// (!\inst_outModule|comb_3|unidade[2]~12_combout  & (\inst_outModule|comb_3|unidade[1]~11_combout  & ((\inst_outModule|comb_3|unidade[3]~13_combout ) # (!\inst_ALU|Mux31~2_combout ))))

	.dataa(\inst_outModule|comb_3|unidade[2]~12_combout ),
	.datab(\inst_outModule|comb_3|unidade[1]~11_combout ),
	.datac(\inst_outModule|comb_3|unidade[3]~13_combout ),
	.datad(\inst_ALU|Mux31~2_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d3|WideOr5~0 .lut_mask = 16'h484E;
defparam \inst_outModule|d3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N12
cycloneive_lcell_comb \inst_outModule|d3|Saida[1]~15 (
// Equation(s):
// \inst_outModule|d3|Saida[1]~15_combout  = ((!\inst_outModule|d3|WideOr5~0_combout ) # (!\inst_instructionMemory|Mux9~0_combout )) # (!\inst_programCounter|outAddy [0])

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_instructionMemory|Mux9~0_combout ),
	.datad(\inst_outModule|d3|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d3|Saida[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d3|Saida[1]~15 .lut_mask = 16'h3FFF;
defparam \inst_outModule|d3|Saida[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N24
cycloneive_lcell_comb \inst_outModule|d3|WideOr4~0 (
// Equation(s):
// \inst_outModule|d3|WideOr4~0_combout  = (\inst_ALU|Mux31~2_combout ) # ((\inst_outModule|comb_3|unidade[1]~11_combout  & (\inst_outModule|comb_3|unidade[2]~12_combout )) # (!\inst_outModule|comb_3|unidade[1]~11_combout  & 
// ((\inst_outModule|comb_3|unidade[3]~13_combout ))))

	.dataa(\inst_outModule|comb_3|unidade[2]~12_combout ),
	.datab(\inst_outModule|comb_3|unidade[1]~11_combout ),
	.datac(\inst_outModule|comb_3|unidade[3]~13_combout ),
	.datad(\inst_ALU|Mux31~2_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d3|WideOr4~0 .lut_mask = 16'hFFB8;
defparam \inst_outModule|d3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N22
cycloneive_lcell_comb \inst_outModule|d3|Saida[2]~16 (
// Equation(s):
// \inst_outModule|d3|Saida[2]~16_combout  = ((\inst_outModule|d3|WideOr4~0_combout ) # (!\inst_instructionMemory|Mux9~0_combout )) # (!\inst_programCounter|outAddy [0])

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_instructionMemory|Mux9~0_combout ),
	.datad(\inst_outModule|d3|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d3|Saida[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d3|Saida[2]~16 .lut_mask = 16'hFF3F;
defparam \inst_outModule|d3|Saida[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N6
cycloneive_lcell_comb \inst_outModule|d3|WideOr3~0 (
// Equation(s):
// \inst_outModule|d3|WideOr3~0_combout  = (\inst_outModule|comb_3|unidade[2]~12_combout  & ((\inst_outModule|comb_3|unidade[3]~13_combout ) # (\inst_outModule|comb_3|unidade[1]~11_combout  $ (\inst_ALU|Mux31~2_combout )))) # 
// (!\inst_outModule|comb_3|unidade[2]~12_combout  & ((\inst_outModule|comb_3|unidade[1]~11_combout  & ((\inst_ALU|Mux31~2_combout ))) # (!\inst_outModule|comb_3|unidade[1]~11_combout  & (\inst_outModule|comb_3|unidade[3]~13_combout ))))

	.dataa(\inst_outModule|comb_3|unidade[2]~12_combout ),
	.datab(\inst_outModule|comb_3|unidade[1]~11_combout ),
	.datac(\inst_outModule|comb_3|unidade[3]~13_combout ),
	.datad(\inst_ALU|Mux31~2_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d3|WideOr3~0 .lut_mask = 16'hF6B8;
defparam \inst_outModule|d3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N8
cycloneive_lcell_comb \inst_outModule|d3|Saida[3]~17 (
// Equation(s):
// \inst_outModule|d3|Saida[3]~17_combout  = ((\inst_outModule|d3|WideOr3~0_combout ) # (!\inst_instructionMemory|Mux9~0_combout )) # (!\inst_programCounter|outAddy [0])

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_instructionMemory|Mux9~0_combout ),
	.datad(\inst_outModule|d3|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d3|Saida[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d3|Saida[3]~17 .lut_mask = 16'hFF3F;
defparam \inst_outModule|d3|Saida[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N4
cycloneive_lcell_comb \inst_outModule|d3|WideOr2~0 (
// Equation(s):
// \inst_outModule|d3|WideOr2~0_combout  = (\inst_outModule|comb_3|unidade[2]~12_combout  & (((!\inst_outModule|comb_3|unidade[3]~13_combout )))) # (!\inst_outModule|comb_3|unidade[2]~12_combout  & ((\inst_outModule|comb_3|unidade[1]~11_combout ) # 
// ((!\inst_outModule|comb_3|unidade[3]~13_combout  & \inst_ALU|Mux31~2_combout ))))

	.dataa(\inst_outModule|comb_3|unidade[2]~12_combout ),
	.datab(\inst_outModule|comb_3|unidade[1]~11_combout ),
	.datac(\inst_outModule|comb_3|unidade[3]~13_combout ),
	.datad(\inst_ALU|Mux31~2_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d3|WideOr2~0 .lut_mask = 16'h4F4E;
defparam \inst_outModule|d3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N30
cycloneive_lcell_comb \inst_outModule|d3|Saida[4]~18 (
// Equation(s):
// \inst_outModule|d3|Saida[4]~18_combout  = ((!\inst_programCounter|outAddy [0]) # (!\inst_outModule|d3|WideOr2~0_combout )) # (!\inst_instructionMemory|Mux9~0_combout )

	.dataa(\inst_instructionMemory|Mux9~0_combout ),
	.datab(gnd),
	.datac(\inst_outModule|d3|WideOr2~0_combout ),
	.datad(\inst_programCounter|outAddy [0]),
	.cin(gnd),
	.combout(\inst_outModule|d3|Saida[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d3|Saida[4]~18 .lut_mask = 16'h5FFF;
defparam \inst_outModule|d3|Saida[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N18
cycloneive_lcell_comb \inst_outModule|d3|WideOr1~0 (
// Equation(s):
// \inst_outModule|d3|WideOr1~0_combout  = (\inst_outModule|comb_3|unidade[2]~12_combout  & ((\inst_outModule|comb_3|unidade[3]~13_combout ) # (\inst_outModule|comb_3|unidade[1]~11_combout  $ (!\inst_ALU|Mux31~2_combout )))) # 
// (!\inst_outModule|comb_3|unidade[2]~12_combout  & (!\inst_outModule|comb_3|unidade[1]~11_combout  & (\inst_outModule|comb_3|unidade[3]~13_combout )))

	.dataa(\inst_outModule|comb_3|unidade[2]~12_combout ),
	.datab(\inst_outModule|comb_3|unidade[1]~11_combout ),
	.datac(\inst_outModule|comb_3|unidade[3]~13_combout ),
	.datad(\inst_ALU|Mux31~2_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d3|WideOr1~0 .lut_mask = 16'hB8B2;
defparam \inst_outModule|d3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N16
cycloneive_lcell_comb \inst_outModule|d3|Saida[5]~19 (
// Equation(s):
// \inst_outModule|d3|Saida[5]~19_combout  = ((\inst_outModule|d3|WideOr1~0_combout ) # (!\inst_instructionMemory|Mux9~0_combout )) # (!\inst_programCounter|outAddy [0])

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_instructionMemory|Mux9~0_combout ),
	.datad(\inst_outModule|d3|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d3|Saida[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d3|Saida[5]~19 .lut_mask = 16'hFF3F;
defparam \inst_outModule|d3|Saida[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N28
cycloneive_lcell_comb \inst_outModule|d3|WideOr0~0 (
// Equation(s):
// \inst_outModule|d3|WideOr0~0_combout  = (\inst_outModule|comb_3|unidade[1]~11_combout  & (\inst_outModule|comb_3|unidade[2]~12_combout  $ (((!\inst_outModule|comb_3|unidade[3]~13_combout  & \inst_ALU|Mux31~2_combout ))))) # 
// (!\inst_outModule|comb_3|unidade[1]~11_combout  & (((\inst_outModule|comb_3|unidade[3]~13_combout ))))

	.dataa(\inst_outModule|comb_3|unidade[2]~12_combout ),
	.datab(\inst_outModule|comb_3|unidade[1]~11_combout ),
	.datac(\inst_outModule|comb_3|unidade[3]~13_combout ),
	.datad(\inst_ALU|Mux31~2_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d3|WideOr0~0 .lut_mask = 16'hB4B8;
defparam \inst_outModule|d3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N14
cycloneive_lcell_comb \inst_outModule|d3|Saida[6]~20 (
// Equation(s):
// \inst_outModule|d3|Saida[6]~20_combout  = ((\inst_outModule|d3|WideOr0~0_combout ) # (!\inst_instructionMemory|Mux9~0_combout )) # (!\inst_programCounter|outAddy [0])

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_instructionMemory|Mux9~0_combout ),
	.datad(\inst_outModule|d3|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d3|Saida[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d3|Saida[6]~20 .lut_mask = 16'hFF3F;
defparam \inst_outModule|d3|Saida[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N27
dffeas \inst_programCounter|outAddy[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxPCScr|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[5] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N26
cycloneive_lcell_comb \inst_muxPCScr|Add0~10 (
// Equation(s):
// \inst_muxPCScr|Add0~10_combout  = (\inst_programCounter|outAddy [5] & (!\inst_muxPCScr|Add0~9 )) # (!\inst_programCounter|outAddy [5] & ((\inst_muxPCScr|Add0~9 ) # (GND)))
// \inst_muxPCScr|Add0~11  = CARRY((!\inst_muxPCScr|Add0~9 ) # (!\inst_programCounter|outAddy [5]))

	.dataa(\inst_programCounter|outAddy [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~9 ),
	.combout(\inst_muxPCScr|Add0~10_combout ),
	.cout(\inst_muxPCScr|Add0~11 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~10 .lut_mask = 16'h5A5F;
defparam \inst_muxPCScr|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y3_N29
dffeas \inst_programCounter|outAddy[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxPCScr|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[6] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N28
cycloneive_lcell_comb \inst_muxPCScr|Add0~12 (
// Equation(s):
// \inst_muxPCScr|Add0~12_combout  = (\inst_programCounter|outAddy [6] & (\inst_muxPCScr|Add0~11  $ (GND))) # (!\inst_programCounter|outAddy [6] & (!\inst_muxPCScr|Add0~11  & VCC))
// \inst_muxPCScr|Add0~13  = CARRY((\inst_programCounter|outAddy [6] & !\inst_muxPCScr|Add0~11 ))

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~11 ),
	.combout(\inst_muxPCScr|Add0~12_combout ),
	.cout(\inst_muxPCScr|Add0~13 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~12 .lut_mask = 16'hC30C;
defparam \inst_muxPCScr|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y3_N31
dffeas \inst_programCounter|outAddy[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxPCScr|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[7] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N30
cycloneive_lcell_comb \inst_muxPCScr|Add0~14 (
// Equation(s):
// \inst_muxPCScr|Add0~14_combout  = (\inst_programCounter|outAddy [7] & (!\inst_muxPCScr|Add0~13 )) # (!\inst_programCounter|outAddy [7] & ((\inst_muxPCScr|Add0~13 ) # (GND)))
// \inst_muxPCScr|Add0~15  = CARRY((!\inst_muxPCScr|Add0~13 ) # (!\inst_programCounter|outAddy [7]))

	.dataa(\inst_programCounter|outAddy [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~13 ),
	.combout(\inst_muxPCScr|Add0~14_combout ),
	.cout(\inst_muxPCScr|Add0~15 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~14 .lut_mask = 16'h5A5F;
defparam \inst_muxPCScr|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y2_N1
dffeas \inst_programCounter|outAddy[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxPCScr|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[8] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y2_N0
cycloneive_lcell_comb \inst_muxPCScr|Add0~16 (
// Equation(s):
// \inst_muxPCScr|Add0~16_combout  = (\inst_programCounter|outAddy [8] & (\inst_muxPCScr|Add0~15  $ (GND))) # (!\inst_programCounter|outAddy [8] & (!\inst_muxPCScr|Add0~15  & VCC))
// \inst_muxPCScr|Add0~17  = CARRY((\inst_programCounter|outAddy [8] & !\inst_muxPCScr|Add0~15 ))

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~15 ),
	.combout(\inst_muxPCScr|Add0~16_combout ),
	.cout(\inst_muxPCScr|Add0~17 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~16 .lut_mask = 16'hC30C;
defparam \inst_muxPCScr|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y2_N3
dffeas \inst_programCounter|outAddy[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxPCScr|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[9] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y2_N2
cycloneive_lcell_comb \inst_muxPCScr|Add0~18 (
// Equation(s):
// \inst_muxPCScr|Add0~18_combout  = (\inst_programCounter|outAddy [9] & (!\inst_muxPCScr|Add0~17 )) # (!\inst_programCounter|outAddy [9] & ((\inst_muxPCScr|Add0~17 ) # (GND)))
// \inst_muxPCScr|Add0~19  = CARRY((!\inst_muxPCScr|Add0~17 ) # (!\inst_programCounter|outAddy [9]))

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~17 ),
	.combout(\inst_muxPCScr|Add0~18_combout ),
	.cout(\inst_muxPCScr|Add0~19 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~18 .lut_mask = 16'h3C3F;
defparam \inst_muxPCScr|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y2_N5
dffeas \inst_programCounter|outAddy[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxPCScr|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[10] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y2_N4
cycloneive_lcell_comb \inst_muxPCScr|Add0~20 (
// Equation(s):
// \inst_muxPCScr|Add0~20_combout  = (\inst_programCounter|outAddy [10] & (\inst_muxPCScr|Add0~19  $ (GND))) # (!\inst_programCounter|outAddy [10] & (!\inst_muxPCScr|Add0~19  & VCC))
// \inst_muxPCScr|Add0~21  = CARRY((\inst_programCounter|outAddy [10] & !\inst_muxPCScr|Add0~19 ))

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~19 ),
	.combout(\inst_muxPCScr|Add0~20_combout ),
	.cout(\inst_muxPCScr|Add0~21 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~20 .lut_mask = 16'hC30C;
defparam \inst_muxPCScr|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y2_N7
dffeas \inst_programCounter|outAddy[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxPCScr|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[11] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y2_N6
cycloneive_lcell_comb \inst_muxPCScr|Add0~22 (
// Equation(s):
// \inst_muxPCScr|Add0~22_combout  = (\inst_programCounter|outAddy [11] & (!\inst_muxPCScr|Add0~21 )) # (!\inst_programCounter|outAddy [11] & ((\inst_muxPCScr|Add0~21 ) # (GND)))
// \inst_muxPCScr|Add0~23  = CARRY((!\inst_muxPCScr|Add0~21 ) # (!\inst_programCounter|outAddy [11]))

	.dataa(\inst_programCounter|outAddy [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~21 ),
	.combout(\inst_muxPCScr|Add0~22_combout ),
	.cout(\inst_muxPCScr|Add0~23 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~22 .lut_mask = 16'h5A5F;
defparam \inst_muxPCScr|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y2_N9
dffeas \inst_programCounter|outAddy[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxPCScr|Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[12] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y2_N8
cycloneive_lcell_comb \inst_muxPCScr|Add0~24 (
// Equation(s):
// \inst_muxPCScr|Add0~24_combout  = (\inst_programCounter|outAddy [12] & (\inst_muxPCScr|Add0~23  $ (GND))) # (!\inst_programCounter|outAddy [12] & (!\inst_muxPCScr|Add0~23  & VCC))
// \inst_muxPCScr|Add0~25  = CARRY((\inst_programCounter|outAddy [12] & !\inst_muxPCScr|Add0~23 ))

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~23 ),
	.combout(\inst_muxPCScr|Add0~24_combout ),
	.cout(\inst_muxPCScr|Add0~25 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~24 .lut_mask = 16'hC30C;
defparam \inst_muxPCScr|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y2_N11
dffeas \inst_programCounter|outAddy[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxPCScr|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[13] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y2_N10
cycloneive_lcell_comb \inst_muxPCScr|Add0~26 (
// Equation(s):
// \inst_muxPCScr|Add0~26_combout  = (\inst_programCounter|outAddy [13] & (!\inst_muxPCScr|Add0~25 )) # (!\inst_programCounter|outAddy [13] & ((\inst_muxPCScr|Add0~25 ) # (GND)))
// \inst_muxPCScr|Add0~27  = CARRY((!\inst_muxPCScr|Add0~25 ) # (!\inst_programCounter|outAddy [13]))

	.dataa(\inst_programCounter|outAddy [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~25 ),
	.combout(\inst_muxPCScr|Add0~26_combout ),
	.cout(\inst_muxPCScr|Add0~27 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~26 .lut_mask = 16'h5A5F;
defparam \inst_muxPCScr|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y2_N13
dffeas \inst_programCounter|outAddy[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxPCScr|Add0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[14] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y2_N12
cycloneive_lcell_comb \inst_muxPCScr|Add0~28 (
// Equation(s):
// \inst_muxPCScr|Add0~28_combout  = (\inst_programCounter|outAddy [14] & (\inst_muxPCScr|Add0~27  $ (GND))) # (!\inst_programCounter|outAddy [14] & (!\inst_muxPCScr|Add0~27  & VCC))
// \inst_muxPCScr|Add0~29  = CARRY((\inst_programCounter|outAddy [14] & !\inst_muxPCScr|Add0~27 ))

	.dataa(\inst_programCounter|outAddy [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~27 ),
	.combout(\inst_muxPCScr|Add0~28_combout ),
	.cout(\inst_muxPCScr|Add0~29 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~28 .lut_mask = 16'hA50A;
defparam \inst_muxPCScr|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y2_N15
dffeas \inst_programCounter|outAddy[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxPCScr|Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[15] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y2_N14
cycloneive_lcell_comb \inst_muxPCScr|Add0~30 (
// Equation(s):
// \inst_muxPCScr|Add0~30_combout  = (\inst_programCounter|outAddy [15] & (!\inst_muxPCScr|Add0~29 )) # (!\inst_programCounter|outAddy [15] & ((\inst_muxPCScr|Add0~29 ) # (GND)))
// \inst_muxPCScr|Add0~31  = CARRY((!\inst_muxPCScr|Add0~29 ) # (!\inst_programCounter|outAddy [15]))

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~29 ),
	.combout(\inst_muxPCScr|Add0~30_combout ),
	.cout(\inst_muxPCScr|Add0~31 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~30 .lut_mask = 16'h3C3F;
defparam \inst_muxPCScr|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y2_N16
cycloneive_lcell_comb \inst_muxPCScr|Add0~32 (
// Equation(s):
// \inst_muxPCScr|Add0~32_combout  = !\inst_muxPCScr|Add0~31 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst_muxPCScr|Add0~31 ),
	.combout(\inst_muxPCScr|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxPCScr|Add0~32 .lut_mask = 16'h0F0F;
defparam \inst_muxPCScr|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y2_N1
dffeas \inst_registerBench|regBench[3][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_ALU|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_registerBench|regBench[3][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[3][8] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N14
cycloneive_lcell_comb \inst_registerBench|Mux23~0 (
// Equation(s):
// \inst_registerBench|Mux23~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_registerBench|regBench[3][8]~q ) # (!\inst_programCounter|outAddy [0])))

	.dataa(gnd),
	.datab(\inst_registerBench|regBench[3][8]~q ),
	.datac(\inst_instructionMemory|Mux9~0_combout ),
	.datad(\inst_programCounter|outAddy [0]),
	.cin(gnd),
	.combout(\inst_registerBench|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|Mux23~0 .lut_mask = 16'hC0F0;
defparam \inst_registerBench|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N2
cycloneive_lcell_comb \inst_ALU|Add0~18 (
// Equation(s):
// \inst_ALU|Add0~18_combout  = (\inst_registerBench|Mux23~0_combout  & (!\inst_ALU|Add0~17 )) # (!\inst_registerBench|Mux23~0_combout  & ((\inst_ALU|Add0~17 ) # (GND)))
// \inst_ALU|Add0~19  = CARRY((!\inst_ALU|Add0~17 ) # (!\inst_registerBench|Mux23~0_combout ))

	.dataa(\inst_registerBench|Mux23~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~17 ),
	.combout(\inst_ALU|Add0~18_combout ),
	.cout(\inst_ALU|Add0~19 ));
// synopsys translate_off
defparam \inst_ALU|Add0~18 .lut_mask = 16'h5A5F;
defparam \inst_ALU|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N4
cycloneive_lcell_comb \inst_ALU|Mux23~0 (
// Equation(s):
// \inst_ALU|Mux23~0_combout  = (\inst_programCounter|outAddy [0] & ((\inst_instructionMemory|Mux9~0_combout  & (\inst_registerBench|regBench[3][8]~q )) # (!\inst_instructionMemory|Mux9~0_combout  & ((\inst_ALU|Add0~18_combout ))))) # 
// (!\inst_programCounter|outAddy [0] & (((\inst_ALU|Add0~18_combout ))))

	.dataa(\inst_programCounter|outAddy [0]),
	.datab(\inst_registerBench|regBench[3][8]~q ),
	.datac(\inst_instructionMemory|Mux9~0_combout ),
	.datad(\inst_ALU|Add0~18_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Mux23~0 .lut_mask = 16'hDF80;
defparam \inst_ALU|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y2_N31
dffeas \inst_registerBench|regBench[3][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_ALU|Mux22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_registerBench|regBench[3][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[3][9] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N20
cycloneive_lcell_comb \inst_registerBench|Mux22~0 (
// Equation(s):
// \inst_registerBench|Mux22~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_registerBench|regBench[3][9]~q ) # (!\inst_programCounter|outAddy [0])))

	.dataa(\inst_registerBench|regBench[3][9]~q ),
	.datab(gnd),
	.datac(\inst_instructionMemory|Mux9~0_combout ),
	.datad(\inst_programCounter|outAddy [0]),
	.cin(gnd),
	.combout(\inst_registerBench|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|Mux22~0 .lut_mask = 16'hA0F0;
defparam \inst_registerBench|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N4
cycloneive_lcell_comb \inst_ALU|Add0~20 (
// Equation(s):
// \inst_ALU|Add0~20_combout  = (\inst_registerBench|Mux22~0_combout  & (\inst_ALU|Add0~19  $ (GND))) # (!\inst_registerBench|Mux22~0_combout  & (!\inst_ALU|Add0~19  & VCC))
// \inst_ALU|Add0~21  = CARRY((\inst_registerBench|Mux22~0_combout  & !\inst_ALU|Add0~19 ))

	.dataa(gnd),
	.datab(\inst_registerBench|Mux22~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~19 ),
	.combout(\inst_ALU|Add0~20_combout ),
	.cout(\inst_ALU|Add0~21 ));
// synopsys translate_off
defparam \inst_ALU|Add0~20 .lut_mask = 16'hC30C;
defparam \inst_ALU|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N30
cycloneive_lcell_comb \inst_ALU|Mux22~0 (
// Equation(s):
// \inst_ALU|Mux22~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_programCounter|outAddy [0] & (\inst_registerBench|regBench[3][9]~q )) # (!\inst_programCounter|outAddy [0] & ((\inst_ALU|Add0~20_combout ))))) # 
// (!\inst_instructionMemory|Mux9~0_combout  & (((\inst_ALU|Add0~20_combout ))))

	.dataa(\inst_instructionMemory|Mux9~0_combout ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_registerBench|regBench[3][9]~q ),
	.datad(\inst_ALU|Add0~20_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Mux22~0 .lut_mask = 16'hF780;
defparam \inst_ALU|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y2_N8
cycloneive_lcell_comb \inst_registerBench|regBench[3][10]~feeder (
// Equation(s):
// \inst_registerBench|regBench[3][10]~feeder_combout  = \inst_ALU|Mux21~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_ALU|Mux21~0_combout ),
	.cin(gnd),
	.combout(\inst_registerBench|regBench[3][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|regBench[3][10]~feeder .lut_mask = 16'hFF00;
defparam \inst_registerBench|regBench[3][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y2_N9
dffeas \inst_registerBench|regBench[3][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_registerBench|regBench[3][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_registerBench|regBench[3][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[3][10] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N2
cycloneive_lcell_comb \inst_registerBench|Mux21~0 (
// Equation(s):
// \inst_registerBench|Mux21~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_registerBench|regBench[3][10]~q ) # (!\inst_programCounter|outAddy [0])))

	.dataa(gnd),
	.datab(\inst_registerBench|regBench[3][10]~q ),
	.datac(\inst_instructionMemory|Mux9~0_combout ),
	.datad(\inst_programCounter|outAddy [0]),
	.cin(gnd),
	.combout(\inst_registerBench|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|Mux21~0 .lut_mask = 16'hC0F0;
defparam \inst_registerBench|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N6
cycloneive_lcell_comb \inst_ALU|Add0~22 (
// Equation(s):
// \inst_ALU|Add0~22_combout  = (\inst_registerBench|Mux21~0_combout  & (!\inst_ALU|Add0~21 )) # (!\inst_registerBench|Mux21~0_combout  & ((\inst_ALU|Add0~21 ) # (GND)))
// \inst_ALU|Add0~23  = CARRY((!\inst_ALU|Add0~21 ) # (!\inst_registerBench|Mux21~0_combout ))

	.dataa(\inst_registerBench|Mux21~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~21 ),
	.combout(\inst_ALU|Add0~22_combout ),
	.cout(\inst_ALU|Add0~23 ));
// synopsys translate_off
defparam \inst_ALU|Add0~22 .lut_mask = 16'h5A5F;
defparam \inst_ALU|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y2_N6
cycloneive_lcell_comb \inst_ALU|Mux21~0 (
// Equation(s):
// \inst_ALU|Mux21~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_programCounter|outAddy [0] & (\inst_registerBench|regBench[3][10]~q )) # (!\inst_programCounter|outAddy [0] & ((\inst_ALU|Add0~22_combout ))))) # 
// (!\inst_instructionMemory|Mux9~0_combout  & (((\inst_ALU|Add0~22_combout ))))

	.dataa(\inst_instructionMemory|Mux9~0_combout ),
	.datab(\inst_registerBench|regBench[3][10]~q ),
	.datac(\inst_ALU|Add0~22_combout ),
	.datad(\inst_programCounter|outAddy [0]),
	.cin(gnd),
	.combout(\inst_ALU|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Mux21~0 .lut_mask = 16'hD8F0;
defparam \inst_ALU|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N28
cycloneive_lcell_comb \inst_registerBench|regBench[3][11]~feeder (
// Equation(s):
// \inst_registerBench|regBench[3][11]~feeder_combout  = \inst_ALU|Mux20~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_ALU|Mux20~0_combout ),
	.cin(gnd),
	.combout(\inst_registerBench|regBench[3][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|regBench[3][11]~feeder .lut_mask = 16'hFF00;
defparam \inst_registerBench|regBench[3][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N29
dffeas \inst_registerBench|regBench[3][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_registerBench|regBench[3][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_registerBench|regBench[3][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[3][11] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N26
cycloneive_lcell_comb \inst_registerBench|Mux20~0 (
// Equation(s):
// \inst_registerBench|Mux20~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_registerBench|regBench[3][11]~q ) # (!\inst_programCounter|outAddy [0])))

	.dataa(\inst_instructionMemory|Mux9~0_combout ),
	.datab(gnd),
	.datac(\inst_programCounter|outAddy [0]),
	.datad(\inst_registerBench|regBench[3][11]~q ),
	.cin(gnd),
	.combout(\inst_registerBench|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|Mux20~0 .lut_mask = 16'hAA0A;
defparam \inst_registerBench|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N8
cycloneive_lcell_comb \inst_ALU|Add0~24 (
// Equation(s):
// \inst_ALU|Add0~24_combout  = (\inst_registerBench|Mux20~0_combout  & (\inst_ALU|Add0~23  $ (GND))) # (!\inst_registerBench|Mux20~0_combout  & (!\inst_ALU|Add0~23  & VCC))
// \inst_ALU|Add0~25  = CARRY((\inst_registerBench|Mux20~0_combout  & !\inst_ALU|Add0~23 ))

	.dataa(\inst_registerBench|Mux20~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~23 ),
	.combout(\inst_ALU|Add0~24_combout ),
	.cout(\inst_ALU|Add0~25 ));
// synopsys translate_off
defparam \inst_ALU|Add0~24 .lut_mask = 16'hA50A;
defparam \inst_ALU|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N12
cycloneive_lcell_comb \inst_ALU|Mux20~0 (
// Equation(s):
// \inst_ALU|Mux20~0_combout  = (\inst_programCounter|outAddy [0] & ((\inst_instructionMemory|Mux9~0_combout  & ((\inst_registerBench|regBench[3][11]~q ))) # (!\inst_instructionMemory|Mux9~0_combout  & (\inst_ALU|Add0~24_combout )))) # 
// (!\inst_programCounter|outAddy [0] & (((\inst_ALU|Add0~24_combout ))))

	.dataa(\inst_programCounter|outAddy [0]),
	.datab(\inst_instructionMemory|Mux9~0_combout ),
	.datac(\inst_ALU|Add0~24_combout ),
	.datad(\inst_registerBench|regBench[3][11]~q ),
	.cin(gnd),
	.combout(\inst_ALU|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Mux20~0 .lut_mask = 16'hF870;
defparam \inst_ALU|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N18
cycloneive_lcell_comb \inst_registerBench|regBench[3][12]~feeder (
// Equation(s):
// \inst_registerBench|regBench[3][12]~feeder_combout  = \inst_ALU|Mux19~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_ALU|Mux19~0_combout ),
	.cin(gnd),
	.combout(\inst_registerBench|regBench[3][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|regBench[3][12]~feeder .lut_mask = 16'hFF00;
defparam \inst_registerBench|regBench[3][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N19
dffeas \inst_registerBench|regBench[3][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_registerBench|regBench[3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_registerBench|regBench[3][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[3][12] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N20
cycloneive_lcell_comb \inst_registerBench|Mux19~0 (
// Equation(s):
// \inst_registerBench|Mux19~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_registerBench|regBench[3][12]~q ) # (!\inst_programCounter|outAddy [0])))

	.dataa(\inst_instructionMemory|Mux9~0_combout ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(gnd),
	.datad(\inst_registerBench|regBench[3][12]~q ),
	.cin(gnd),
	.combout(\inst_registerBench|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|Mux19~0 .lut_mask = 16'hAA22;
defparam \inst_registerBench|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N10
cycloneive_lcell_comb \inst_ALU|Add0~26 (
// Equation(s):
// \inst_ALU|Add0~26_combout  = (\inst_registerBench|Mux19~0_combout  & (!\inst_ALU|Add0~25 )) # (!\inst_registerBench|Mux19~0_combout  & ((\inst_ALU|Add0~25 ) # (GND)))
// \inst_ALU|Add0~27  = CARRY((!\inst_ALU|Add0~25 ) # (!\inst_registerBench|Mux19~0_combout ))

	.dataa(gnd),
	.datab(\inst_registerBench|Mux19~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~25 ),
	.combout(\inst_ALU|Add0~26_combout ),
	.cout(\inst_ALU|Add0~27 ));
// synopsys translate_off
defparam \inst_ALU|Add0~26 .lut_mask = 16'h3C3F;
defparam \inst_ALU|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N6
cycloneive_lcell_comb \inst_ALU|Mux19~0 (
// Equation(s):
// \inst_ALU|Mux19~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_programCounter|outAddy [0] & (\inst_registerBench|regBench[3][12]~q )) # (!\inst_programCounter|outAddy [0] & ((\inst_ALU|Add0~26_combout ))))) # 
// (!\inst_instructionMemory|Mux9~0_combout  & (((\inst_ALU|Add0~26_combout ))))

	.dataa(\inst_registerBench|regBench[3][12]~q ),
	.datab(\inst_instructionMemory|Mux9~0_combout ),
	.datac(\inst_programCounter|outAddy [0]),
	.datad(\inst_ALU|Add0~26_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Mux19~0 .lut_mask = 16'hBF80;
defparam \inst_ALU|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y2_N17
dffeas \inst_registerBench|regBench[3][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_ALU|Mux18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_registerBench|regBench[3][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[3][13] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N10
cycloneive_lcell_comb \inst_registerBench|Mux18~0 (
// Equation(s):
// \inst_registerBench|Mux18~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_registerBench|regBench[3][13]~q ) # (!\inst_programCounter|outAddy [0])))

	.dataa(gnd),
	.datab(\inst_registerBench|regBench[3][13]~q ),
	.datac(\inst_instructionMemory|Mux9~0_combout ),
	.datad(\inst_programCounter|outAddy [0]),
	.cin(gnd),
	.combout(\inst_registerBench|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|Mux18~0 .lut_mask = 16'hC0F0;
defparam \inst_registerBench|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N12
cycloneive_lcell_comb \inst_ALU|Add0~28 (
// Equation(s):
// \inst_ALU|Add0~28_combout  = (\inst_registerBench|Mux18~0_combout  & (\inst_ALU|Add0~27  $ (GND))) # (!\inst_registerBench|Mux18~0_combout  & (!\inst_ALU|Add0~27  & VCC))
// \inst_ALU|Add0~29  = CARRY((\inst_registerBench|Mux18~0_combout  & !\inst_ALU|Add0~27 ))

	.dataa(\inst_registerBench|Mux18~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~27 ),
	.combout(\inst_ALU|Add0~28_combout ),
	.cout(\inst_ALU|Add0~29 ));
// synopsys translate_off
defparam \inst_ALU|Add0~28 .lut_mask = 16'hA50A;
defparam \inst_ALU|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N16
cycloneive_lcell_comb \inst_ALU|Mux18~0 (
// Equation(s):
// \inst_ALU|Mux18~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_programCounter|outAddy [0] & (\inst_registerBench|regBench[3][13]~q )) # (!\inst_programCounter|outAddy [0] & ((\inst_ALU|Add0~28_combout ))))) # 
// (!\inst_instructionMemory|Mux9~0_combout  & (((\inst_ALU|Add0~28_combout ))))

	.dataa(\inst_instructionMemory|Mux9~0_combout ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_registerBench|regBench[3][13]~q ),
	.datad(\inst_ALU|Add0~28_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Mux18~0 .lut_mask = 16'hF780;
defparam \inst_ALU|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y2_N28
cycloneive_lcell_comb \inst_registerBench|regBench[3][14]~feeder (
// Equation(s):
// \inst_registerBench|regBench[3][14]~feeder_combout  = \inst_ALU|Mux17~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_ALU|Mux17~0_combout ),
	.cin(gnd),
	.combout(\inst_registerBench|regBench[3][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|regBench[3][14]~feeder .lut_mask = 16'hFF00;
defparam \inst_registerBench|regBench[3][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y2_N29
dffeas \inst_registerBench|regBench[3][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_registerBench|regBench[3][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_registerBench|regBench[3][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[3][14] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y2_N14
cycloneive_lcell_comb \inst_registerBench|Mux17~0 (
// Equation(s):
// \inst_registerBench|Mux17~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_registerBench|regBench[3][14]~q ) # (!\inst_programCounter|outAddy [0])))

	.dataa(gnd),
	.datab(\inst_registerBench|regBench[3][14]~q ),
	.datac(\inst_instructionMemory|Mux9~0_combout ),
	.datad(\inst_programCounter|outAddy [0]),
	.cin(gnd),
	.combout(\inst_registerBench|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|Mux17~0 .lut_mask = 16'hC0F0;
defparam \inst_registerBench|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N14
cycloneive_lcell_comb \inst_ALU|Add0~30 (
// Equation(s):
// \inst_ALU|Add0~30_combout  = (\inst_registerBench|Mux17~0_combout  & (!\inst_ALU|Add0~29 )) # (!\inst_registerBench|Mux17~0_combout  & ((\inst_ALU|Add0~29 ) # (GND)))
// \inst_ALU|Add0~31  = CARRY((!\inst_ALU|Add0~29 ) # (!\inst_registerBench|Mux17~0_combout ))

	.dataa(gnd),
	.datab(\inst_registerBench|Mux17~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~29 ),
	.combout(\inst_ALU|Add0~30_combout ),
	.cout(\inst_ALU|Add0~31 ));
// synopsys translate_off
defparam \inst_ALU|Add0~30 .lut_mask = 16'h3C3F;
defparam \inst_ALU|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y2_N20
cycloneive_lcell_comb \inst_ALU|Mux17~0 (
// Equation(s):
// \inst_ALU|Mux17~0_combout  = (\inst_programCounter|outAddy [0] & ((\inst_instructionMemory|Mux9~0_combout  & (\inst_registerBench|regBench[3][14]~q )) # (!\inst_instructionMemory|Mux9~0_combout  & ((\inst_ALU|Add0~30_combout ))))) # 
// (!\inst_programCounter|outAddy [0] & (((\inst_ALU|Add0~30_combout ))))

	.dataa(\inst_programCounter|outAddy [0]),
	.datab(\inst_registerBench|regBench[3][14]~q ),
	.datac(\inst_instructionMemory|Mux9~0_combout ),
	.datad(\inst_ALU|Add0~30_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Mux17~0 .lut_mask = 16'hDF80;
defparam \inst_ALU|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y2_N13
dffeas \inst_registerBench|regBench[3][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_ALU|Mux16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_registerBench|regBench[3][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[3][15] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N22
cycloneive_lcell_comb \inst_registerBench|Mux16~0 (
// Equation(s):
// \inst_registerBench|Mux16~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_registerBench|regBench[3][15]~q ) # (!\inst_programCounter|outAddy [0])))

	.dataa(\inst_registerBench|regBench[3][15]~q ),
	.datab(gnd),
	.datac(\inst_instructionMemory|Mux9~0_combout ),
	.datad(\inst_programCounter|outAddy [0]),
	.cin(gnd),
	.combout(\inst_registerBench|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|Mux16~0 .lut_mask = 16'hA0F0;
defparam \inst_registerBench|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N16
cycloneive_lcell_comb \inst_ALU|Add0~32 (
// Equation(s):
// \inst_ALU|Add0~32_combout  = (\inst_registerBench|Mux16~0_combout  & (\inst_ALU|Add0~31  $ (GND))) # (!\inst_registerBench|Mux16~0_combout  & (!\inst_ALU|Add0~31  & VCC))
// \inst_ALU|Add0~33  = CARRY((\inst_registerBench|Mux16~0_combout  & !\inst_ALU|Add0~31 ))

	.dataa(gnd),
	.datab(\inst_registerBench|Mux16~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~31 ),
	.combout(\inst_ALU|Add0~32_combout ),
	.cout(\inst_ALU|Add0~33 ));
// synopsys translate_off
defparam \inst_ALU|Add0~32 .lut_mask = 16'hC30C;
defparam \inst_ALU|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N12
cycloneive_lcell_comb \inst_ALU|Mux16~0 (
// Equation(s):
// \inst_ALU|Mux16~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_programCounter|outAddy [0] & (\inst_registerBench|regBench[3][15]~q )) # (!\inst_programCounter|outAddy [0] & ((\inst_ALU|Add0~32_combout ))))) # 
// (!\inst_instructionMemory|Mux9~0_combout  & (((\inst_ALU|Add0~32_combout ))))

	.dataa(\inst_instructionMemory|Mux9~0_combout ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_registerBench|regBench[3][15]~q ),
	.datad(\inst_ALU|Add0~32_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Mux16~0 .lut_mask = 16'hF780;
defparam \inst_ALU|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y2_N29
dffeas \inst_registerBench|regBench[3][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_ALU|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_registerBench|regBench[3][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[3][16] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[3][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N6
cycloneive_lcell_comb \inst_registerBench|Mux15~0 (
// Equation(s):
// \inst_registerBench|Mux15~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_registerBench|regBench[3][16]~q ) # (!\inst_programCounter|outAddy [0])))

	.dataa(gnd),
	.datab(\inst_registerBench|regBench[3][16]~q ),
	.datac(\inst_instructionMemory|Mux9~0_combout ),
	.datad(\inst_programCounter|outAddy [0]),
	.cin(gnd),
	.combout(\inst_registerBench|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|Mux15~0 .lut_mask = 16'hC0F0;
defparam \inst_registerBench|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N18
cycloneive_lcell_comb \inst_ALU|Add0~34 (
// Equation(s):
// \inst_ALU|Add0~34_combout  = (\inst_registerBench|Mux15~0_combout  & (!\inst_ALU|Add0~33 )) # (!\inst_registerBench|Mux15~0_combout  & ((\inst_ALU|Add0~33 ) # (GND)))
// \inst_ALU|Add0~35  = CARRY((!\inst_ALU|Add0~33 ) # (!\inst_registerBench|Mux15~0_combout ))

	.dataa(gnd),
	.datab(\inst_registerBench|Mux15~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~33 ),
	.combout(\inst_ALU|Add0~34_combout ),
	.cout(\inst_ALU|Add0~35 ));
// synopsys translate_off
defparam \inst_ALU|Add0~34 .lut_mask = 16'h3C3F;
defparam \inst_ALU|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N28
cycloneive_lcell_comb \inst_ALU|Mux15~0 (
// Equation(s):
// \inst_ALU|Mux15~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_programCounter|outAddy [0] & (\inst_registerBench|regBench[3][16]~q )) # (!\inst_programCounter|outAddy [0] & ((\inst_ALU|Add0~34_combout ))))) # 
// (!\inst_instructionMemory|Mux9~0_combout  & (((\inst_ALU|Add0~34_combout ))))

	.dataa(\inst_instructionMemory|Mux9~0_combout ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_registerBench|regBench[3][16]~q ),
	.datad(\inst_ALU|Add0~34_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Mux15~0 .lut_mask = 16'hF780;
defparam \inst_ALU|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y2_N9
dffeas \inst_registerBench|regBench[3][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_ALU|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_registerBench|regBench[3][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[3][17] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[3][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N26
cycloneive_lcell_comb \inst_registerBench|Mux14~0 (
// Equation(s):
// \inst_registerBench|Mux14~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_registerBench|regBench[3][17]~q ) # (!\inst_programCounter|outAddy [0])))

	.dataa(gnd),
	.datab(\inst_registerBench|regBench[3][17]~q ),
	.datac(\inst_instructionMemory|Mux9~0_combout ),
	.datad(\inst_programCounter|outAddy [0]),
	.cin(gnd),
	.combout(\inst_registerBench|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|Mux14~0 .lut_mask = 16'hC0F0;
defparam \inst_registerBench|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N20
cycloneive_lcell_comb \inst_ALU|Add0~36 (
// Equation(s):
// \inst_ALU|Add0~36_combout  = (\inst_registerBench|Mux14~0_combout  & (\inst_ALU|Add0~35  $ (GND))) # (!\inst_registerBench|Mux14~0_combout  & (!\inst_ALU|Add0~35  & VCC))
// \inst_ALU|Add0~37  = CARRY((\inst_registerBench|Mux14~0_combout  & !\inst_ALU|Add0~35 ))

	.dataa(\inst_registerBench|Mux14~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~35 ),
	.combout(\inst_ALU|Add0~36_combout ),
	.cout(\inst_ALU|Add0~37 ));
// synopsys translate_off
defparam \inst_ALU|Add0~36 .lut_mask = 16'hA50A;
defparam \inst_ALU|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N8
cycloneive_lcell_comb \inst_ALU|Mux14~0 (
// Equation(s):
// \inst_ALU|Mux14~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_programCounter|outAddy [0] & (\inst_registerBench|regBench[3][17]~q )) # (!\inst_programCounter|outAddy [0] & ((\inst_ALU|Add0~36_combout ))))) # 
// (!\inst_instructionMemory|Mux9~0_combout  & (((\inst_ALU|Add0~36_combout ))))

	.dataa(\inst_instructionMemory|Mux9~0_combout ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_registerBench|regBench[3][17]~q ),
	.datad(\inst_ALU|Add0~36_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Mux14~0 .lut_mask = 16'hF780;
defparam \inst_ALU|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y2_N25
dffeas \inst_registerBench|regBench[3][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_ALU|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_registerBench|regBench[3][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[3][18] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[3][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N18
cycloneive_lcell_comb \inst_registerBench|Mux13~0 (
// Equation(s):
// \inst_registerBench|Mux13~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_registerBench|regBench[3][18]~q ) # (!\inst_programCounter|outAddy [0])))

	.dataa(gnd),
	.datab(\inst_registerBench|regBench[3][18]~q ),
	.datac(\inst_instructionMemory|Mux9~0_combout ),
	.datad(\inst_programCounter|outAddy [0]),
	.cin(gnd),
	.combout(\inst_registerBench|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|Mux13~0 .lut_mask = 16'hC0F0;
defparam \inst_registerBench|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N22
cycloneive_lcell_comb \inst_ALU|Add0~38 (
// Equation(s):
// \inst_ALU|Add0~38_combout  = (\inst_registerBench|Mux13~0_combout  & (!\inst_ALU|Add0~37 )) # (!\inst_registerBench|Mux13~0_combout  & ((\inst_ALU|Add0~37 ) # (GND)))
// \inst_ALU|Add0~39  = CARRY((!\inst_ALU|Add0~37 ) # (!\inst_registerBench|Mux13~0_combout ))

	.dataa(gnd),
	.datab(\inst_registerBench|Mux13~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~37 ),
	.combout(\inst_ALU|Add0~38_combout ),
	.cout(\inst_ALU|Add0~39 ));
// synopsys translate_off
defparam \inst_ALU|Add0~38 .lut_mask = 16'h3C3F;
defparam \inst_ALU|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N24
cycloneive_lcell_comb \inst_ALU|Mux13~0 (
// Equation(s):
// \inst_ALU|Mux13~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_programCounter|outAddy [0] & (\inst_registerBench|regBench[3][18]~q )) # (!\inst_programCounter|outAddy [0] & ((\inst_ALU|Add0~38_combout ))))) # 
// (!\inst_instructionMemory|Mux9~0_combout  & (((\inst_ALU|Add0~38_combout ))))

	.dataa(\inst_instructionMemory|Mux9~0_combout ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_registerBench|regBench[3][18]~q ),
	.datad(\inst_ALU|Add0~38_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Mux13~0 .lut_mask = 16'hF780;
defparam \inst_ALU|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y2_N30
cycloneive_lcell_comb \inst_registerBench|regBench[3][19]~feeder (
// Equation(s):
// \inst_registerBench|regBench[3][19]~feeder_combout  = \inst_ALU|Mux12~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_ALU|Mux12~0_combout ),
	.cin(gnd),
	.combout(\inst_registerBench|regBench[3][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|regBench[3][19]~feeder .lut_mask = 16'hFF00;
defparam \inst_registerBench|regBench[3][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y2_N31
dffeas \inst_registerBench|regBench[3][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_registerBench|regBench[3][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_registerBench|regBench[3][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[3][19] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[3][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y2_N4
cycloneive_lcell_comb \inst_registerBench|Mux12~0 (
// Equation(s):
// \inst_registerBench|Mux12~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_registerBench|regBench[3][19]~q ) # (!\inst_programCounter|outAddy [0])))

	.dataa(\inst_registerBench|regBench[3][19]~q ),
	.datab(gnd),
	.datac(\inst_instructionMemory|Mux9~0_combout ),
	.datad(\inst_programCounter|outAddy [0]),
	.cin(gnd),
	.combout(\inst_registerBench|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|Mux12~0 .lut_mask = 16'hA0F0;
defparam \inst_registerBench|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N24
cycloneive_lcell_comb \inst_ALU|Add0~40 (
// Equation(s):
// \inst_ALU|Add0~40_combout  = (\inst_registerBench|Mux12~0_combout  & (\inst_ALU|Add0~39  $ (GND))) # (!\inst_registerBench|Mux12~0_combout  & (!\inst_ALU|Add0~39  & VCC))
// \inst_ALU|Add0~41  = CARRY((\inst_registerBench|Mux12~0_combout  & !\inst_ALU|Add0~39 ))

	.dataa(\inst_registerBench|Mux12~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~39 ),
	.combout(\inst_ALU|Add0~40_combout ),
	.cout(\inst_ALU|Add0~41 ));
// synopsys translate_off
defparam \inst_ALU|Add0~40 .lut_mask = 16'hA50A;
defparam \inst_ALU|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y2_N18
cycloneive_lcell_comb \inst_ALU|Mux12~0 (
// Equation(s):
// \inst_ALU|Mux12~0_combout  = (\inst_programCounter|outAddy [0] & ((\inst_instructionMemory|Mux9~0_combout  & (\inst_registerBench|regBench[3][19]~q )) # (!\inst_instructionMemory|Mux9~0_combout  & ((\inst_ALU|Add0~40_combout ))))) # 
// (!\inst_programCounter|outAddy [0] & (((\inst_ALU|Add0~40_combout ))))

	.dataa(\inst_registerBench|regBench[3][19]~q ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_instructionMemory|Mux9~0_combout ),
	.datad(\inst_ALU|Add0~40_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Mux12~0 .lut_mask = 16'hBF80;
defparam \inst_ALU|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y2_N16
cycloneive_lcell_comb \inst_registerBench|regBench[3][20]~feeder (
// Equation(s):
// \inst_registerBench|regBench[3][20]~feeder_combout  = \inst_ALU|Mux11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_ALU|Mux11~0_combout ),
	.cin(gnd),
	.combout(\inst_registerBench|regBench[3][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|regBench[3][20]~feeder .lut_mask = 16'hFF00;
defparam \inst_registerBench|regBench[3][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y2_N17
dffeas \inst_registerBench|regBench[3][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_registerBench|regBench[3][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_registerBench|regBench[3][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[3][20] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[3][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y2_N2
cycloneive_lcell_comb \inst_registerBench|Mux11~0 (
// Equation(s):
// \inst_registerBench|Mux11~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_registerBench|regBench[3][20]~q ) # (!\inst_programCounter|outAddy [0])))

	.dataa(gnd),
	.datab(\inst_registerBench|regBench[3][20]~q ),
	.datac(\inst_instructionMemory|Mux9~0_combout ),
	.datad(\inst_programCounter|outAddy [0]),
	.cin(gnd),
	.combout(\inst_registerBench|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|Mux11~0 .lut_mask = 16'hC0F0;
defparam \inst_registerBench|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N26
cycloneive_lcell_comb \inst_ALU|Add0~42 (
// Equation(s):
// \inst_ALU|Add0~42_combout  = (\inst_registerBench|Mux11~0_combout  & (!\inst_ALU|Add0~41 )) # (!\inst_registerBench|Mux11~0_combout  & ((\inst_ALU|Add0~41 ) # (GND)))
// \inst_ALU|Add0~43  = CARRY((!\inst_ALU|Add0~41 ) # (!\inst_registerBench|Mux11~0_combout ))

	.dataa(\inst_registerBench|Mux11~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~41 ),
	.combout(\inst_ALU|Add0~42_combout ),
	.cout(\inst_ALU|Add0~43 ));
// synopsys translate_off
defparam \inst_ALU|Add0~42 .lut_mask = 16'h5A5F;
defparam \inst_ALU|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y2_N0
cycloneive_lcell_comb \inst_ALU|Mux11~0 (
// Equation(s):
// \inst_ALU|Mux11~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_programCounter|outAddy [0] & ((\inst_registerBench|regBench[3][20]~q ))) # (!\inst_programCounter|outAddy [0] & (\inst_ALU|Add0~42_combout )))) # 
// (!\inst_instructionMemory|Mux9~0_combout  & (((\inst_ALU|Add0~42_combout ))))

	.dataa(\inst_instructionMemory|Mux9~0_combout ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_ALU|Add0~42_combout ),
	.datad(\inst_registerBench|regBench[3][20]~q ),
	.cin(gnd),
	.combout(\inst_ALU|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Mux11~0 .lut_mask = 16'hF870;
defparam \inst_ALU|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y2_N27
dffeas \inst_registerBench|regBench[3][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_ALU|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_registerBench|regBench[3][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[3][21] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[3][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y2_N12
cycloneive_lcell_comb \inst_registerBench|Mux10~0 (
// Equation(s):
// \inst_registerBench|Mux10~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_registerBench|regBench[3][21]~q ) # (!\inst_programCounter|outAddy [0])))

	.dataa(\inst_registerBench|regBench[3][21]~q ),
	.datab(gnd),
	.datac(\inst_instructionMemory|Mux9~0_combout ),
	.datad(\inst_programCounter|outAddy [0]),
	.cin(gnd),
	.combout(\inst_registerBench|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|Mux10~0 .lut_mask = 16'hA0F0;
defparam \inst_registerBench|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N28
cycloneive_lcell_comb \inst_ALU|Add0~44 (
// Equation(s):
// \inst_ALU|Add0~44_combout  = (\inst_registerBench|Mux10~0_combout  & (\inst_ALU|Add0~43  $ (GND))) # (!\inst_registerBench|Mux10~0_combout  & (!\inst_ALU|Add0~43  & VCC))
// \inst_ALU|Add0~45  = CARRY((\inst_registerBench|Mux10~0_combout  & !\inst_ALU|Add0~43 ))

	.dataa(gnd),
	.datab(\inst_registerBench|Mux10~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~43 ),
	.combout(\inst_ALU|Add0~44_combout ),
	.cout(\inst_ALU|Add0~45 ));
// synopsys translate_off
defparam \inst_ALU|Add0~44 .lut_mask = 16'hC30C;
defparam \inst_ALU|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y2_N26
cycloneive_lcell_comb \inst_ALU|Mux10~0 (
// Equation(s):
// \inst_ALU|Mux10~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_programCounter|outAddy [0] & (\inst_registerBench|regBench[3][21]~q )) # (!\inst_programCounter|outAddy [0] & ((\inst_ALU|Add0~44_combout ))))) # 
// (!\inst_instructionMemory|Mux9~0_combout  & (((\inst_ALU|Add0~44_combout ))))

	.dataa(\inst_instructionMemory|Mux9~0_combout ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_registerBench|regBench[3][21]~q ),
	.datad(\inst_ALU|Add0~44_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Mux10~0 .lut_mask = 16'hF780;
defparam \inst_ALU|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y2_N22
cycloneive_lcell_comb \inst_registerBench|regBench[3][22]~feeder (
// Equation(s):
// \inst_registerBench|regBench[3][22]~feeder_combout  = \inst_ALU|Mux9~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_ALU|Mux9~0_combout ),
	.cin(gnd),
	.combout(\inst_registerBench|regBench[3][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|regBench[3][22]~feeder .lut_mask = 16'hFF00;
defparam \inst_registerBench|regBench[3][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y2_N23
dffeas \inst_registerBench|regBench[3][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_registerBench|regBench[3][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_registerBench|regBench[3][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[3][22] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[3][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y2_N24
cycloneive_lcell_comb \inst_registerBench|Mux9~0 (
// Equation(s):
// \inst_registerBench|Mux9~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_registerBench|regBench[3][22]~q ) # (!\inst_programCounter|outAddy [0])))

	.dataa(\inst_registerBench|regBench[3][22]~q ),
	.datab(gnd),
	.datac(\inst_instructionMemory|Mux9~0_combout ),
	.datad(\inst_programCounter|outAddy [0]),
	.cin(gnd),
	.combout(\inst_registerBench|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|Mux9~0 .lut_mask = 16'hA0F0;
defparam \inst_registerBench|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N30
cycloneive_lcell_comb \inst_ALU|Add0~46 (
// Equation(s):
// \inst_ALU|Add0~46_combout  = (\inst_registerBench|Mux9~0_combout  & (!\inst_ALU|Add0~45 )) # (!\inst_registerBench|Mux9~0_combout  & ((\inst_ALU|Add0~45 ) # (GND)))
// \inst_ALU|Add0~47  = CARRY((!\inst_ALU|Add0~45 ) # (!\inst_registerBench|Mux9~0_combout ))

	.dataa(gnd),
	.datab(\inst_registerBench|Mux9~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~45 ),
	.combout(\inst_ALU|Add0~46_combout ),
	.cout(\inst_ALU|Add0~47 ));
// synopsys translate_off
defparam \inst_ALU|Add0~46 .lut_mask = 16'h3C3F;
defparam \inst_ALU|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y2_N10
cycloneive_lcell_comb \inst_ALU|Mux9~0 (
// Equation(s):
// \inst_ALU|Mux9~0_combout  = (\inst_programCounter|outAddy [0] & ((\inst_instructionMemory|Mux9~0_combout  & (\inst_registerBench|regBench[3][22]~q )) # (!\inst_instructionMemory|Mux9~0_combout  & ((\inst_ALU|Add0~46_combout ))))) # 
// (!\inst_programCounter|outAddy [0] & (((\inst_ALU|Add0~46_combout ))))

	.dataa(\inst_registerBench|regBench[3][22]~q ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_instructionMemory|Mux9~0_combout ),
	.datad(\inst_ALU|Add0~46_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Mux9~0 .lut_mask = 16'hBF80;
defparam \inst_ALU|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y1_N19
dffeas \inst_registerBench|regBench[3][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_ALU|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_registerBench|regBench[3][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[3][23] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[3][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N16
cycloneive_lcell_comb \inst_registerBench|Mux8~0 (
// Equation(s):
// \inst_registerBench|Mux8~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_registerBench|regBench[3][23]~q ) # (!\inst_programCounter|outAddy [0])))

	.dataa(\inst_programCounter|outAddy [0]),
	.datab(\inst_instructionMemory|Mux9~0_combout ),
	.datac(gnd),
	.datad(\inst_registerBench|regBench[3][23]~q ),
	.cin(gnd),
	.combout(\inst_registerBench|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|Mux8~0 .lut_mask = 16'hCC44;
defparam \inst_registerBench|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N0
cycloneive_lcell_comb \inst_ALU|Add0~48 (
// Equation(s):
// \inst_ALU|Add0~48_combout  = (\inst_registerBench|Mux8~0_combout  & (\inst_ALU|Add0~47  $ (GND))) # (!\inst_registerBench|Mux8~0_combout  & (!\inst_ALU|Add0~47  & VCC))
// \inst_ALU|Add0~49  = CARRY((\inst_registerBench|Mux8~0_combout  & !\inst_ALU|Add0~47 ))

	.dataa(\inst_registerBench|Mux8~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~47 ),
	.combout(\inst_ALU|Add0~48_combout ),
	.cout(\inst_ALU|Add0~49 ));
// synopsys translate_off
defparam \inst_ALU|Add0~48 .lut_mask = 16'hA50A;
defparam \inst_ALU|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N18
cycloneive_lcell_comb \inst_ALU|Mux8~0 (
// Equation(s):
// \inst_ALU|Mux8~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_programCounter|outAddy [0] & (\inst_registerBench|regBench[3][23]~q )) # (!\inst_programCounter|outAddy [0] & ((\inst_ALU|Add0~48_combout ))))) # 
// (!\inst_instructionMemory|Mux9~0_combout  & (((\inst_ALU|Add0~48_combout ))))

	.dataa(\inst_instructionMemory|Mux9~0_combout ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_registerBench|regBench[3][23]~q ),
	.datad(\inst_ALU|Add0~48_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Mux8~0 .lut_mask = 16'hF780;
defparam \inst_ALU|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y1_N25
dffeas \inst_registerBench|regBench[3][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_ALU|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_registerBench|regBench[3][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[3][24] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[3][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N20
cycloneive_lcell_comb \inst_registerBench|Mux7~0 (
// Equation(s):
// \inst_registerBench|Mux7~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_registerBench|regBench[3][24]~q ) # (!\inst_programCounter|outAddy [0])))

	.dataa(gnd),
	.datab(\inst_registerBench|regBench[3][24]~q ),
	.datac(\inst_programCounter|outAddy [0]),
	.datad(\inst_instructionMemory|Mux9~0_combout ),
	.cin(gnd),
	.combout(\inst_registerBench|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|Mux7~0 .lut_mask = 16'hCF00;
defparam \inst_registerBench|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N2
cycloneive_lcell_comb \inst_ALU|Add0~50 (
// Equation(s):
// \inst_ALU|Add0~50_combout  = (\inst_registerBench|Mux7~0_combout  & (!\inst_ALU|Add0~49 )) # (!\inst_registerBench|Mux7~0_combout  & ((\inst_ALU|Add0~49 ) # (GND)))
// \inst_ALU|Add0~51  = CARRY((!\inst_ALU|Add0~49 ) # (!\inst_registerBench|Mux7~0_combout ))

	.dataa(\inst_registerBench|Mux7~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~49 ),
	.combout(\inst_ALU|Add0~50_combout ),
	.cout(\inst_ALU|Add0~51 ));
// synopsys translate_off
defparam \inst_ALU|Add0~50 .lut_mask = 16'h5A5F;
defparam \inst_ALU|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N24
cycloneive_lcell_comb \inst_ALU|Mux7~0 (
// Equation(s):
// \inst_ALU|Mux7~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_programCounter|outAddy [0] & (\inst_registerBench|regBench[3][24]~q )) # (!\inst_programCounter|outAddy [0] & ((\inst_ALU|Add0~50_combout ))))) # 
// (!\inst_instructionMemory|Mux9~0_combout  & (((\inst_ALU|Add0~50_combout ))))

	.dataa(\inst_instructionMemory|Mux9~0_combout ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_registerBench|regBench[3][24]~q ),
	.datad(\inst_ALU|Add0~50_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Mux7~0 .lut_mask = 16'hF780;
defparam \inst_ALU|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y1_N27
dffeas \inst_registerBench|regBench[3][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_ALU|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_registerBench|regBench[3][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[3][25] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[3][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N4
cycloneive_lcell_comb \inst_registerBench|Mux6~0 (
// Equation(s):
// \inst_registerBench|Mux6~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_registerBench|regBench[3][25]~q ) # (!\inst_programCounter|outAddy [0])))

	.dataa(gnd),
	.datab(\inst_instructionMemory|Mux9~0_combout ),
	.datac(\inst_registerBench|regBench[3][25]~q ),
	.datad(\inst_programCounter|outAddy [0]),
	.cin(gnd),
	.combout(\inst_registerBench|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|Mux6~0 .lut_mask = 16'hC0CC;
defparam \inst_registerBench|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N4
cycloneive_lcell_comb \inst_ALU|Add0~52 (
// Equation(s):
// \inst_ALU|Add0~52_combout  = (\inst_registerBench|Mux6~0_combout  & (\inst_ALU|Add0~51  $ (GND))) # (!\inst_registerBench|Mux6~0_combout  & (!\inst_ALU|Add0~51  & VCC))
// \inst_ALU|Add0~53  = CARRY((\inst_registerBench|Mux6~0_combout  & !\inst_ALU|Add0~51 ))

	.dataa(gnd),
	.datab(\inst_registerBench|Mux6~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~51 ),
	.combout(\inst_ALU|Add0~52_combout ),
	.cout(\inst_ALU|Add0~53 ));
// synopsys translate_off
defparam \inst_ALU|Add0~52 .lut_mask = 16'hC30C;
defparam \inst_ALU|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N26
cycloneive_lcell_comb \inst_ALU|Mux6~0 (
// Equation(s):
// \inst_ALU|Mux6~0_combout  = (\inst_programCounter|outAddy [0] & ((\inst_instructionMemory|Mux9~0_combout  & (\inst_registerBench|regBench[3][25]~q )) # (!\inst_instructionMemory|Mux9~0_combout  & ((\inst_ALU|Add0~52_combout ))))) # 
// (!\inst_programCounter|outAddy [0] & (((\inst_ALU|Add0~52_combout ))))

	.dataa(\inst_programCounter|outAddy [0]),
	.datab(\inst_instructionMemory|Mux9~0_combout ),
	.datac(\inst_registerBench|regBench[3][25]~q ),
	.datad(\inst_ALU|Add0~52_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Mux6~0 .lut_mask = 16'hF780;
defparam \inst_ALU|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y1_N15
dffeas \inst_registerBench|regBench[3][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_ALU|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_registerBench|regBench[3][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[3][26] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[3][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N0
cycloneive_lcell_comb \inst_registerBench|Mux5~0 (
// Equation(s):
// \inst_registerBench|Mux5~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_registerBench|regBench[3][26]~q ) # (!\inst_programCounter|outAddy [0])))

	.dataa(gnd),
	.datab(\inst_instructionMemory|Mux9~0_combout ),
	.datac(\inst_registerBench|regBench[3][26]~q ),
	.datad(\inst_programCounter|outAddy [0]),
	.cin(gnd),
	.combout(\inst_registerBench|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|Mux5~0 .lut_mask = 16'hC0CC;
defparam \inst_registerBench|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N6
cycloneive_lcell_comb \inst_ALU|Add0~54 (
// Equation(s):
// \inst_ALU|Add0~54_combout  = (\inst_registerBench|Mux5~0_combout  & (!\inst_ALU|Add0~53 )) # (!\inst_registerBench|Mux5~0_combout  & ((\inst_ALU|Add0~53 ) # (GND)))
// \inst_ALU|Add0~55  = CARRY((!\inst_ALU|Add0~53 ) # (!\inst_registerBench|Mux5~0_combout ))

	.dataa(\inst_registerBench|Mux5~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~53 ),
	.combout(\inst_ALU|Add0~54_combout ),
	.cout(\inst_ALU|Add0~55 ));
// synopsys translate_off
defparam \inst_ALU|Add0~54 .lut_mask = 16'h5A5F;
defparam \inst_ALU|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N14
cycloneive_lcell_comb \inst_ALU|Mux5~0 (
// Equation(s):
// \inst_ALU|Mux5~0_combout  = (\inst_programCounter|outAddy [0] & ((\inst_instructionMemory|Mux9~0_combout  & (\inst_registerBench|regBench[3][26]~q )) # (!\inst_instructionMemory|Mux9~0_combout  & ((\inst_ALU|Add0~54_combout ))))) # 
// (!\inst_programCounter|outAddy [0] & (((\inst_ALU|Add0~54_combout ))))

	.dataa(\inst_programCounter|outAddy [0]),
	.datab(\inst_instructionMemory|Mux9~0_combout ),
	.datac(\inst_registerBench|regBench[3][26]~q ),
	.datad(\inst_ALU|Add0~54_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Mux5~0 .lut_mask = 16'hF780;
defparam \inst_ALU|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y1_N27
dffeas \inst_registerBench|regBench[3][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_ALU|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_registerBench|regBench[3][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[3][27] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[3][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N30
cycloneive_lcell_comb \inst_registerBench|Mux4~0 (
// Equation(s):
// \inst_registerBench|Mux4~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_registerBench|regBench[3][27]~q ) # (!\inst_programCounter|outAddy [0])))

	.dataa(\inst_registerBench|regBench[3][27]~q ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(gnd),
	.datad(\inst_instructionMemory|Mux9~0_combout ),
	.cin(gnd),
	.combout(\inst_registerBench|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|Mux4~0 .lut_mask = 16'hBB00;
defparam \inst_registerBench|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N8
cycloneive_lcell_comb \inst_ALU|Add0~56 (
// Equation(s):
// \inst_ALU|Add0~56_combout  = (\inst_registerBench|Mux4~0_combout  & (\inst_ALU|Add0~55  $ (GND))) # (!\inst_registerBench|Mux4~0_combout  & (!\inst_ALU|Add0~55  & VCC))
// \inst_ALU|Add0~57  = CARRY((\inst_registerBench|Mux4~0_combout  & !\inst_ALU|Add0~55 ))

	.dataa(\inst_registerBench|Mux4~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~55 ),
	.combout(\inst_ALU|Add0~56_combout ),
	.cout(\inst_ALU|Add0~57 ));
// synopsys translate_off
defparam \inst_ALU|Add0~56 .lut_mask = 16'hA50A;
defparam \inst_ALU|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N26
cycloneive_lcell_comb \inst_ALU|Mux4~0 (
// Equation(s):
// \inst_ALU|Mux4~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_programCounter|outAddy [0] & (\inst_registerBench|regBench[3][27]~q )) # (!\inst_programCounter|outAddy [0] & ((\inst_ALU|Add0~56_combout ))))) # 
// (!\inst_instructionMemory|Mux9~0_combout  & (((\inst_ALU|Add0~56_combout ))))

	.dataa(\inst_instructionMemory|Mux9~0_combout ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_registerBench|regBench[3][27]~q ),
	.datad(\inst_ALU|Add0~56_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Mux4~0 .lut_mask = 16'hF780;
defparam \inst_ALU|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y1_N29
dffeas \inst_registerBench|regBench[3][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_ALU|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_registerBench|regBench[3][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[3][28] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[3][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N12
cycloneive_lcell_comb \inst_registerBench|Mux3~0 (
// Equation(s):
// \inst_registerBench|Mux3~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_registerBench|regBench[3][28]~q ) # (!\inst_programCounter|outAddy [0])))

	.dataa(\inst_registerBench|regBench[3][28]~q ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(gnd),
	.datad(\inst_instructionMemory|Mux9~0_combout ),
	.cin(gnd),
	.combout(\inst_registerBench|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|Mux3~0 .lut_mask = 16'hBB00;
defparam \inst_registerBench|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N10
cycloneive_lcell_comb \inst_ALU|Add0~58 (
// Equation(s):
// \inst_ALU|Add0~58_combout  = (\inst_registerBench|Mux3~0_combout  & (!\inst_ALU|Add0~57 )) # (!\inst_registerBench|Mux3~0_combout  & ((\inst_ALU|Add0~57 ) # (GND)))
// \inst_ALU|Add0~59  = CARRY((!\inst_ALU|Add0~57 ) # (!\inst_registerBench|Mux3~0_combout ))

	.dataa(gnd),
	.datab(\inst_registerBench|Mux3~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~57 ),
	.combout(\inst_ALU|Add0~58_combout ),
	.cout(\inst_ALU|Add0~59 ));
// synopsys translate_off
defparam \inst_ALU|Add0~58 .lut_mask = 16'h3C3F;
defparam \inst_ALU|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N28
cycloneive_lcell_comb \inst_ALU|Mux3~0 (
// Equation(s):
// \inst_ALU|Mux3~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_programCounter|outAddy [0] & (\inst_registerBench|regBench[3][28]~q )) # (!\inst_programCounter|outAddy [0] & ((\inst_ALU|Add0~58_combout ))))) # 
// (!\inst_instructionMemory|Mux9~0_combout  & (((\inst_ALU|Add0~58_combout ))))

	.dataa(\inst_instructionMemory|Mux9~0_combout ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_registerBench|regBench[3][28]~q ),
	.datad(\inst_ALU|Add0~58_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Mux3~0 .lut_mask = 16'hF780;
defparam \inst_ALU|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y1_N31
dffeas \inst_registerBench|regBench[3][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_ALU|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_registerBench|regBench[3][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[3][29] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[3][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N2
cycloneive_lcell_comb \inst_registerBench|Mux2~0 (
// Equation(s):
// \inst_registerBench|Mux2~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_registerBench|regBench[3][29]~q ) # (!\inst_programCounter|outAddy [0])))

	.dataa(gnd),
	.datab(\inst_registerBench|regBench[3][29]~q ),
	.datac(\inst_programCounter|outAddy [0]),
	.datad(\inst_instructionMemory|Mux9~0_combout ),
	.cin(gnd),
	.combout(\inst_registerBench|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|Mux2~0 .lut_mask = 16'hCF00;
defparam \inst_registerBench|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N12
cycloneive_lcell_comb \inst_ALU|Add0~60 (
// Equation(s):
// \inst_ALU|Add0~60_combout  = (\inst_registerBench|Mux2~0_combout  & (\inst_ALU|Add0~59  $ (GND))) # (!\inst_registerBench|Mux2~0_combout  & (!\inst_ALU|Add0~59  & VCC))
// \inst_ALU|Add0~61  = CARRY((\inst_registerBench|Mux2~0_combout  & !\inst_ALU|Add0~59 ))

	.dataa(\inst_registerBench|Mux2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~59 ),
	.combout(\inst_ALU|Add0~60_combout ),
	.cout(\inst_ALU|Add0~61 ));
// synopsys translate_off
defparam \inst_ALU|Add0~60 .lut_mask = 16'hA50A;
defparam \inst_ALU|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N30
cycloneive_lcell_comb \inst_ALU|Mux2~0 (
// Equation(s):
// \inst_ALU|Mux2~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_programCounter|outAddy [0] & (\inst_registerBench|regBench[3][29]~q )) # (!\inst_programCounter|outAddy [0] & ((\inst_ALU|Add0~60_combout ))))) # 
// (!\inst_instructionMemory|Mux9~0_combout  & (((\inst_ALU|Add0~60_combout ))))

	.dataa(\inst_instructionMemory|Mux9~0_combout ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_registerBench|regBench[3][29]~q ),
	.datad(\inst_ALU|Add0~60_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Mux2~0 .lut_mask = 16'hF780;
defparam \inst_ALU|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y1_N21
dffeas \inst_registerBench|regBench[3][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_ALU|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_registerBench|regBench[3][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[3][30] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[3][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N6
cycloneive_lcell_comb \inst_registerBench|Mux1~0 (
// Equation(s):
// \inst_registerBench|Mux1~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_registerBench|regBench[3][30]~q ) # (!\inst_programCounter|outAddy [0])))

	.dataa(gnd),
	.datab(\inst_instructionMemory|Mux9~0_combout ),
	.datac(\inst_registerBench|regBench[3][30]~q ),
	.datad(\inst_programCounter|outAddy [0]),
	.cin(gnd),
	.combout(\inst_registerBench|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|Mux1~0 .lut_mask = 16'hC0CC;
defparam \inst_registerBench|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N14
cycloneive_lcell_comb \inst_ALU|Add0~62 (
// Equation(s):
// \inst_ALU|Add0~62_combout  = (\inst_registerBench|Mux1~0_combout  & (!\inst_ALU|Add0~61 )) # (!\inst_registerBench|Mux1~0_combout  & ((\inst_ALU|Add0~61 ) # (GND)))
// \inst_ALU|Add0~63  = CARRY((!\inst_ALU|Add0~61 ) # (!\inst_registerBench|Mux1~0_combout ))

	.dataa(gnd),
	.datab(\inst_registerBench|Mux1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~61 ),
	.combout(\inst_ALU|Add0~62_combout ),
	.cout(\inst_ALU|Add0~63 ));
// synopsys translate_off
defparam \inst_ALU|Add0~62 .lut_mask = 16'h3C3F;
defparam \inst_ALU|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N20
cycloneive_lcell_comb \inst_ALU|Mux1~0 (
// Equation(s):
// \inst_ALU|Mux1~0_combout  = (\inst_instructionMemory|Mux9~1_combout  & ((\inst_instructionMemory|Mux14~1_combout  & ((\inst_ALU|Add0~62_combout ))) # (!\inst_instructionMemory|Mux14~1_combout  & (\inst_registerBench|Mux1~0_combout )))) # 
// (!\inst_instructionMemory|Mux9~1_combout  & (((\inst_ALU|Add0~62_combout ))))

	.dataa(\inst_instructionMemory|Mux9~1_combout ),
	.datab(\inst_registerBench|Mux1~0_combout ),
	.datac(\inst_ALU|Add0~62_combout ),
	.datad(\inst_instructionMemory|Mux14~1_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Mux1~0 .lut_mask = 16'hF0D8;
defparam \inst_ALU|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y1_N23
dffeas \inst_registerBench|regBench[3][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_ALU|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_registerBench|regBench[3][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[3][31] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[3][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N8
cycloneive_lcell_comb \inst_registerBench|Mux0~0 (
// Equation(s):
// \inst_registerBench|Mux0~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & ((\inst_registerBench|regBench[3][31]~q ) # (!\inst_programCounter|outAddy [0])))

	.dataa(\inst_programCounter|outAddy [0]),
	.datab(\inst_instructionMemory|Mux9~0_combout ),
	.datac(gnd),
	.datad(\inst_registerBench|regBench[3][31]~q ),
	.cin(gnd),
	.combout(\inst_registerBench|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|Mux0~0 .lut_mask = 16'hCC44;
defparam \inst_registerBench|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N16
cycloneive_lcell_comb \inst_ALU|Add0~64 (
// Equation(s):
// \inst_ALU|Add0~64_combout  = \inst_ALU|Add0~63  $ (!\inst_registerBench|Mux0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_registerBench|Mux0~0_combout ),
	.cin(\inst_ALU|Add0~63 ),
	.combout(\inst_ALU|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Add0~64 .lut_mask = 16'hF00F;
defparam \inst_ALU|Add0~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N22
cycloneive_lcell_comb \inst_ALU|Mux0~0 (
// Equation(s):
// \inst_ALU|Mux0~0_combout  = (\inst_instructionMemory|Mux14~1_combout  & (((\inst_ALU|Add0~64_combout )))) # (!\inst_instructionMemory|Mux14~1_combout  & ((\inst_instructionMemory|Mux9~1_combout  & (\inst_registerBench|Mux0~0_combout )) # 
// (!\inst_instructionMemory|Mux9~1_combout  & ((\inst_ALU|Add0~64_combout )))))

	.dataa(\inst_registerBench|Mux0~0_combout ),
	.datab(\inst_instructionMemory|Mux14~1_combout ),
	.datac(\inst_instructionMemory|Mux9~1_combout ),
	.datad(\inst_ALU|Add0~64_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Mux0~0 .lut_mask = 16'hEF20;
defparam \inst_ALU|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y8_N15
cycloneive_io_ibuf \switches[7]~input (
	.i(switches[7]),
	.ibar(gnd),
	.o(\switches[7]~input_o ));
// synopsys translate_off
defparam \switches[7]~input .bus_hold = "false";
defparam \switches[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y29_N15
cycloneive_io_ibuf \switches[0]~input (
	.i(switches[0]),
	.ibar(gnd),
	.o(\switches[0]~input_o ));
// synopsys translate_off
defparam \switches[0]~input .bus_hold = "false";
defparam \switches[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N15
cycloneive_io_ibuf \switches[1]~input (
	.i(switches[1]),
	.ibar(gnd),
	.o(\switches[1]~input_o ));
// synopsys translate_off
defparam \switches[1]~input .bus_hold = "false";
defparam \switches[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y29_N15
cycloneive_io_ibuf \switches[2]~input (
	.i(switches[2]),
	.ibar(gnd),
	.o(\switches[2]~input_o ));
// synopsys translate_off
defparam \switches[2]~input .bus_hold = "false";
defparam \switches[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y29_N15
cycloneive_io_ibuf \switches[3]~input (
	.i(switches[3]),
	.ibar(gnd),
	.o(\switches[3]~input_o ));
// synopsys translate_off
defparam \switches[3]~input .bus_hold = "false";
defparam \switches[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y17_N1
cycloneive_io_ibuf \switches[4]~input (
	.i(switches[4]),
	.ibar(gnd),
	.o(\switches[4]~input_o ));
// synopsys translate_off
defparam \switches[4]~input .bus_hold = "false";
defparam \switches[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y27_N1
cycloneive_io_ibuf \switches[5]~input (
	.i(switches[5]),
	.ibar(gnd),
	.o(\switches[5]~input_o ));
// synopsys translate_off
defparam \switches[5]~input .bus_hold = "false";
defparam \switches[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y11_N1
cycloneive_io_ibuf \switches[6]~input (
	.i(switches[6]),
	.ibar(gnd),
	.o(\switches[6]~input_o ));
// synopsys translate_off
defparam \switches[6]~input .bus_hold = "false";
defparam \switches[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N8
cycloneive_io_ibuf \switches[8]~input (
	.i(switches[8]),
	.ibar(gnd),
	.o(\switches[8]~input_o ));
// synopsys translate_off
defparam \switches[8]~input .bus_hold = "false";
defparam \switches[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y29_N8
cycloneive_io_ibuf \switches[9]~input (
	.i(switches[9]),
	.ibar(gnd),
	.o(\switches[9]~input_o ));
// synopsys translate_off
defparam \switches[9]~input .bus_hold = "false";
defparam \switches[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y29_N15
cycloneive_io_ibuf \switches[10]~input (
	.i(switches[10]),
	.ibar(gnd),
	.o(\switches[10]~input_o ));
// synopsys translate_off
defparam \switches[10]~input .bus_hold = "false";
defparam \switches[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y29_N22
cycloneive_io_ibuf \switches[11]~input (
	.i(switches[11]),
	.ibar(gnd),
	.o(\switches[11]~input_o ));
// synopsys translate_off
defparam \switches[11]~input .bus_hold = "false";
defparam \switches[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y29_N22
cycloneive_io_ibuf \switches[12]~input (
	.i(switches[12]),
	.ibar(gnd),
	.o(\switches[12]~input_o ));
// synopsys translate_off
defparam \switches[12]~input .bus_hold = "false";
defparam \switches[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y29_N8
cycloneive_io_ibuf \switches[13]~input (
	.i(switches[13]),
	.ibar(gnd),
	.o(\switches[13]~input_o ));
// synopsys translate_off
defparam \switches[13]~input .bus_hold = "false";
defparam \switches[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y29_N1
cycloneive_io_ibuf \switches[14]~input (
	.i(switches[14]),
	.ibar(gnd),
	.o(\switches[14]~input_o ));
// synopsys translate_off
defparam \switches[14]~input .bus_hold = "false";
defparam \switches[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X39_Y29_N8
cycloneive_io_ibuf \switches[15]~input (
	.i(switches[15]),
	.ibar(gnd),
	.o(\switches[15]~input_o ));
// synopsys translate_off
defparam \switches[15]~input .bus_hold = "false";
defparam \switches[15]~input .simulate_z_as = "z";
// synopsys translate_on

assign wire_out1[0] = \wire_out1[0]~output_o ;

assign wire_out1[1] = \wire_out1[1]~output_o ;

assign wire_out1[2] = \wire_out1[2]~output_o ;

assign wire_out1[3] = \wire_out1[3]~output_o ;

assign wire_out1[4] = \wire_out1[4]~output_o ;

assign wire_out1[5] = \wire_out1[5]~output_o ;

assign wire_out1[6] = \wire_out1[6]~output_o ;

assign wire_out2[0] = \wire_out2[0]~output_o ;

assign wire_out2[1] = \wire_out2[1]~output_o ;

assign wire_out2[2] = \wire_out2[2]~output_o ;

assign wire_out2[3] = \wire_out2[3]~output_o ;

assign wire_out2[4] = \wire_out2[4]~output_o ;

assign wire_out2[5] = \wire_out2[5]~output_o ;

assign wire_out2[6] = \wire_out2[6]~output_o ;

assign wire_out3[0] = \wire_out3[0]~output_o ;

assign wire_out3[1] = \wire_out3[1]~output_o ;

assign wire_out3[2] = \wire_out3[2]~output_o ;

assign wire_out3[3] = \wire_out3[3]~output_o ;

assign wire_out3[4] = \wire_out3[4]~output_o ;

assign wire_out3[5] = \wire_out3[5]~output_o ;

assign wire_out3[6] = \wire_out3[6]~output_o ;

assign wire_negative = \wire_negative~output_o ;

assign wire_out_pcsrc[0] = \wire_out_pcsrc[0]~output_o ;

assign wire_out_pcsrc[1] = \wire_out_pcsrc[1]~output_o ;

assign wire_out_pcsrc[2] = \wire_out_pcsrc[2]~output_o ;

assign wire_out_pcsrc[3] = \wire_out_pcsrc[3]~output_o ;

assign wire_out_pcsrc[4] = \wire_out_pcsrc[4]~output_o ;

assign wire_out_pcsrc[5] = \wire_out_pcsrc[5]~output_o ;

assign wire_out_pcsrc[6] = \wire_out_pcsrc[6]~output_o ;

assign wire_out_pcsrc[7] = \wire_out_pcsrc[7]~output_o ;

assign wire_out_pcsrc[8] = \wire_out_pcsrc[8]~output_o ;

assign wire_out_pcsrc[9] = \wire_out_pcsrc[9]~output_o ;

assign wire_out_pcsrc[10] = \wire_out_pcsrc[10]~output_o ;

assign wire_out_pcsrc[11] = \wire_out_pcsrc[11]~output_o ;

assign wire_out_pcsrc[12] = \wire_out_pcsrc[12]~output_o ;

assign wire_out_pcsrc[13] = \wire_out_pcsrc[13]~output_o ;

assign wire_out_pcsrc[14] = \wire_out_pcsrc[14]~output_o ;

assign wire_out_pcsrc[15] = \wire_out_pcsrc[15]~output_o ;

assign wire_out_pcsrc[16] = \wire_out_pcsrc[16]~output_o ;

assign wire_out_pcsrc[17] = \wire_out_pcsrc[17]~output_o ;

assign wire_out_pcsrc[18] = \wire_out_pcsrc[18]~output_o ;

assign wire_out_pcsrc[19] = \wire_out_pcsrc[19]~output_o ;

assign wire_out_pcsrc[20] = \wire_out_pcsrc[20]~output_o ;

assign wire_out_pcsrc[21] = \wire_out_pcsrc[21]~output_o ;

assign wire_out_pcsrc[22] = \wire_out_pcsrc[22]~output_o ;

assign wire_out_pcsrc[23] = \wire_out_pcsrc[23]~output_o ;

assign wire_out_pcsrc[24] = \wire_out_pcsrc[24]~output_o ;

assign wire_out_pcsrc[25] = \wire_out_pcsrc[25]~output_o ;

assign wire_out_pcsrc[26] = \wire_out_pcsrc[26]~output_o ;

assign wire_out_pcsrc[27] = \wire_out_pcsrc[27]~output_o ;

assign wire_out_pcsrc[28] = \wire_out_pcsrc[28]~output_o ;

assign wire_out_pcsrc[29] = \wire_out_pcsrc[29]~output_o ;

assign wire_out_pcsrc[30] = \wire_out_pcsrc[30]~output_o ;

assign wire_out_pcsrc[31] = \wire_out_pcsrc[31]~output_o ;

assign wire_aluOut[0] = \wire_aluOut[0]~output_o ;

assign wire_aluOut[1] = \wire_aluOut[1]~output_o ;

assign wire_aluOut[2] = \wire_aluOut[2]~output_o ;

assign wire_aluOut[3] = \wire_aluOut[3]~output_o ;

assign wire_aluOut[4] = \wire_aluOut[4]~output_o ;

assign wire_aluOut[5] = \wire_aluOut[5]~output_o ;

assign wire_aluOut[6] = \wire_aluOut[6]~output_o ;

assign wire_aluOut[7] = \wire_aluOut[7]~output_o ;

assign wire_aluOut[8] = \wire_aluOut[8]~output_o ;

assign wire_aluOut[9] = \wire_aluOut[9]~output_o ;

assign wire_aluOut[10] = \wire_aluOut[10]~output_o ;

assign wire_aluOut[11] = \wire_aluOut[11]~output_o ;

assign wire_aluOut[12] = \wire_aluOut[12]~output_o ;

assign wire_aluOut[13] = \wire_aluOut[13]~output_o ;

assign wire_aluOut[14] = \wire_aluOut[14]~output_o ;

assign wire_aluOut[15] = \wire_aluOut[15]~output_o ;

assign wire_aluOut[16] = \wire_aluOut[16]~output_o ;

assign wire_aluOut[17] = \wire_aluOut[17]~output_o ;

assign wire_aluOut[18] = \wire_aluOut[18]~output_o ;

assign wire_aluOut[19] = \wire_aluOut[19]~output_o ;

assign wire_aluOut[20] = \wire_aluOut[20]~output_o ;

assign wire_aluOut[21] = \wire_aluOut[21]~output_o ;

assign wire_aluOut[22] = \wire_aluOut[22]~output_o ;

assign wire_aluOut[23] = \wire_aluOut[23]~output_o ;

assign wire_aluOut[24] = \wire_aluOut[24]~output_o ;

assign wire_aluOut[25] = \wire_aluOut[25]~output_o ;

assign wire_aluOut[26] = \wire_aluOut[26]~output_o ;

assign wire_aluOut[27] = \wire_aluOut[27]~output_o ;

assign wire_aluOut[28] = \wire_aluOut[28]~output_o ;

assign wire_aluOut[29] = \wire_aluOut[29]~output_o ;

assign wire_aluOut[30] = \wire_aluOut[30]~output_o ;

assign wire_aluOut[31] = \wire_aluOut[31]~output_o ;

assign wire_RAMOutput[0] = \wire_RAMOutput[0]~output_o ;

assign wire_RAMOutput[1] = \wire_RAMOutput[1]~output_o ;

assign wire_RAMOutput[2] = \wire_RAMOutput[2]~output_o ;

assign wire_RAMOutput[3] = \wire_RAMOutput[3]~output_o ;

assign wire_RAMOutput[4] = \wire_RAMOutput[4]~output_o ;

assign wire_RAMOutput[5] = \wire_RAMOutput[5]~output_o ;

assign wire_RAMOutput[6] = \wire_RAMOutput[6]~output_o ;

assign wire_RAMOutput[7] = \wire_RAMOutput[7]~output_o ;

assign wire_RAMOutput[8] = \wire_RAMOutput[8]~output_o ;

assign wire_RAMOutput[9] = \wire_RAMOutput[9]~output_o ;

assign wire_RAMOutput[10] = \wire_RAMOutput[10]~output_o ;

assign wire_RAMOutput[11] = \wire_RAMOutput[11]~output_o ;

assign wire_RAMOutput[12] = \wire_RAMOutput[12]~output_o ;

assign wire_RAMOutput[13] = \wire_RAMOutput[13]~output_o ;

assign wire_RAMOutput[14] = \wire_RAMOutput[14]~output_o ;

assign wire_RAMOutput[15] = \wire_RAMOutput[15]~output_o ;

assign wire_RAMOutput[16] = \wire_RAMOutput[16]~output_o ;

assign wire_RAMOutput[17] = \wire_RAMOutput[17]~output_o ;

assign wire_RAMOutput[18] = \wire_RAMOutput[18]~output_o ;

assign wire_RAMOutput[19] = \wire_RAMOutput[19]~output_o ;

assign wire_RAMOutput[20] = \wire_RAMOutput[20]~output_o ;

assign wire_RAMOutput[21] = \wire_RAMOutput[21]~output_o ;

assign wire_RAMOutput[22] = \wire_RAMOutput[22]~output_o ;

assign wire_RAMOutput[23] = \wire_RAMOutput[23]~output_o ;

assign wire_RAMOutput[24] = \wire_RAMOutput[24]~output_o ;

assign wire_RAMOutput[25] = \wire_RAMOutput[25]~output_o ;

assign wire_RAMOutput[26] = \wire_RAMOutput[26]~output_o ;

assign wire_RAMOutput[27] = \wire_RAMOutput[27]~output_o ;

assign wire_RAMOutput[28] = \wire_RAMOutput[28]~output_o ;

assign wire_RAMOutput[29] = \wire_RAMOutput[29]~output_o ;

assign wire_RAMOutput[30] = \wire_RAMOutput[30]~output_o ;

assign wire_RAMOutput[31] = \wire_RAMOutput[31]~output_o ;

assign wire_out_memtoreg[0] = \wire_out_memtoreg[0]~output_o ;

assign wire_out_memtoreg[1] = \wire_out_memtoreg[1]~output_o ;

assign wire_out_memtoreg[2] = \wire_out_memtoreg[2]~output_o ;

assign wire_out_memtoreg[3] = \wire_out_memtoreg[3]~output_o ;

assign wire_out_memtoreg[4] = \wire_out_memtoreg[4]~output_o ;

assign wire_out_memtoreg[5] = \wire_out_memtoreg[5]~output_o ;

assign wire_out_memtoreg[6] = \wire_out_memtoreg[6]~output_o ;

assign wire_out_memtoreg[7] = \wire_out_memtoreg[7]~output_o ;

assign wire_out_memtoreg[8] = \wire_out_memtoreg[8]~output_o ;

assign wire_out_memtoreg[9] = \wire_out_memtoreg[9]~output_o ;

assign wire_out_memtoreg[10] = \wire_out_memtoreg[10]~output_o ;

assign wire_out_memtoreg[11] = \wire_out_memtoreg[11]~output_o ;

assign wire_out_memtoreg[12] = \wire_out_memtoreg[12]~output_o ;

assign wire_out_memtoreg[13] = \wire_out_memtoreg[13]~output_o ;

assign wire_out_memtoreg[14] = \wire_out_memtoreg[14]~output_o ;

assign wire_out_memtoreg[15] = \wire_out_memtoreg[15]~output_o ;

assign wire_out_memtoreg[16] = \wire_out_memtoreg[16]~output_o ;

assign wire_out_memtoreg[17] = \wire_out_memtoreg[17]~output_o ;

assign wire_out_memtoreg[18] = \wire_out_memtoreg[18]~output_o ;

assign wire_out_memtoreg[19] = \wire_out_memtoreg[19]~output_o ;

assign wire_out_memtoreg[20] = \wire_out_memtoreg[20]~output_o ;

assign wire_out_memtoreg[21] = \wire_out_memtoreg[21]~output_o ;

assign wire_out_memtoreg[22] = \wire_out_memtoreg[22]~output_o ;

assign wire_out_memtoreg[23] = \wire_out_memtoreg[23]~output_o ;

assign wire_out_memtoreg[24] = \wire_out_memtoreg[24]~output_o ;

assign wire_out_memtoreg[25] = \wire_out_memtoreg[25]~output_o ;

assign wire_out_memtoreg[26] = \wire_out_memtoreg[26]~output_o ;

assign wire_out_memtoreg[27] = \wire_out_memtoreg[27]~output_o ;

assign wire_out_memtoreg[28] = \wire_out_memtoreg[28]~output_o ;

assign wire_out_memtoreg[29] = \wire_out_memtoreg[29]~output_o ;

assign wire_out_memtoreg[30] = \wire_out_memtoreg[30]~output_o ;

assign wire_out_memtoreg[31] = \wire_out_memtoreg[31]~output_o ;

assign wire_data1[0] = \wire_data1[0]~output_o ;

assign wire_data1[1] = \wire_data1[1]~output_o ;

assign wire_data1[2] = \wire_data1[2]~output_o ;

assign wire_data1[3] = \wire_data1[3]~output_o ;

assign wire_data1[4] = \wire_data1[4]~output_o ;

assign wire_data1[5] = \wire_data1[5]~output_o ;

assign wire_data1[6] = \wire_data1[6]~output_o ;

assign wire_data1[7] = \wire_data1[7]~output_o ;

assign wire_data1[8] = \wire_data1[8]~output_o ;

assign wire_data1[9] = \wire_data1[9]~output_o ;

assign wire_data1[10] = \wire_data1[10]~output_o ;

assign wire_data1[11] = \wire_data1[11]~output_o ;

assign wire_data1[12] = \wire_data1[12]~output_o ;

assign wire_data1[13] = \wire_data1[13]~output_o ;

assign wire_data1[14] = \wire_data1[14]~output_o ;

assign wire_data1[15] = \wire_data1[15]~output_o ;

assign wire_data1[16] = \wire_data1[16]~output_o ;

assign wire_data1[17] = \wire_data1[17]~output_o ;

assign wire_data1[18] = \wire_data1[18]~output_o ;

assign wire_data1[19] = \wire_data1[19]~output_o ;

assign wire_data1[20] = \wire_data1[20]~output_o ;

assign wire_data1[21] = \wire_data1[21]~output_o ;

assign wire_data1[22] = \wire_data1[22]~output_o ;

assign wire_data1[23] = \wire_data1[23]~output_o ;

assign wire_data1[24] = \wire_data1[24]~output_o ;

assign wire_data1[25] = \wire_data1[25]~output_o ;

assign wire_data1[26] = \wire_data1[26]~output_o ;

assign wire_data1[27] = \wire_data1[27]~output_o ;

assign wire_data1[28] = \wire_data1[28]~output_o ;

assign wire_data1[29] = \wire_data1[29]~output_o ;

assign wire_data1[30] = \wire_data1[30]~output_o ;

assign wire_data1[31] = \wire_data1[31]~output_o ;

assign wire_out_aluscr[0] = \wire_out_aluscr[0]~output_o ;

assign wire_out_aluscr[1] = \wire_out_aluscr[1]~output_o ;

assign wire_out_aluscr[2] = \wire_out_aluscr[2]~output_o ;

assign wire_out_aluscr[3] = \wire_out_aluscr[3]~output_o ;

assign wire_out_aluscr[4] = \wire_out_aluscr[4]~output_o ;

assign wire_out_aluscr[5] = \wire_out_aluscr[5]~output_o ;

assign wire_out_aluscr[6] = \wire_out_aluscr[6]~output_o ;

assign wire_out_aluscr[7] = \wire_out_aluscr[7]~output_o ;

assign wire_out_aluscr[8] = \wire_out_aluscr[8]~output_o ;

assign wire_out_aluscr[9] = \wire_out_aluscr[9]~output_o ;

assign wire_out_aluscr[10] = \wire_out_aluscr[10]~output_o ;

assign wire_out_aluscr[11] = \wire_out_aluscr[11]~output_o ;

assign wire_out_aluscr[12] = \wire_out_aluscr[12]~output_o ;

assign wire_out_aluscr[13] = \wire_out_aluscr[13]~output_o ;

assign wire_out_aluscr[14] = \wire_out_aluscr[14]~output_o ;

assign wire_out_aluscr[15] = \wire_out_aluscr[15]~output_o ;

assign wire_out_aluscr[16] = \wire_out_aluscr[16]~output_o ;

assign wire_out_aluscr[17] = \wire_out_aluscr[17]~output_o ;

assign wire_out_aluscr[18] = \wire_out_aluscr[18]~output_o ;

assign wire_out_aluscr[19] = \wire_out_aluscr[19]~output_o ;

assign wire_out_aluscr[20] = \wire_out_aluscr[20]~output_o ;

assign wire_out_aluscr[21] = \wire_out_aluscr[21]~output_o ;

assign wire_out_aluscr[22] = \wire_out_aluscr[22]~output_o ;

assign wire_out_aluscr[23] = \wire_out_aluscr[23]~output_o ;

assign wire_out_aluscr[24] = \wire_out_aluscr[24]~output_o ;

assign wire_out_aluscr[25] = \wire_out_aluscr[25]~output_o ;

assign wire_out_aluscr[26] = \wire_out_aluscr[26]~output_o ;

assign wire_out_aluscr[27] = \wire_out_aluscr[27]~output_o ;

assign wire_out_aluscr[28] = \wire_out_aluscr[28]~output_o ;

assign wire_out_aluscr[29] = \wire_out_aluscr[29]~output_o ;

assign wire_out_aluscr[30] = \wire_out_aluscr[30]~output_o ;

assign wire_out_aluscr[31] = \wire_out_aluscr[31]~output_o ;

assign wire_cu_aluOp[0] = \wire_cu_aluOp[0]~output_o ;

assign wire_cu_aluOp[1] = \wire_cu_aluOp[1]~output_o ;

assign wire_cu_aluOp[2] = \wire_cu_aluOp[2]~output_o ;

assign wire_cu_aluOp[3] = \wire_cu_aluOp[3]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
