lib_name: span_ion
cell_name: comparator_fd_stage_offset
pins: [ "VDD", "VSS", "VINP", "VINN", "VAZ", "SIGNP", "VOUTP", "B", "SIGNN", "VOUTN" ]
instances:
  XMAIN:
    lib_name: span_ion
    cell_name: comparator_fd_main
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      VOUTN:
        direction: output
        net_name: "VOUTN"
        num_bits: 1
      VOUTP:
        direction: output
        net_name: "VOUTP"
        num_bits: 1
      VGTAIL:
        direction: input
        net_name: "VGTAIL"
        num_bits: 1
      VINN:
        direction: input
        net_name: "VINN"
        num_bits: 1
      VINP:
        direction: input
        net_name: "VINP"
        num_bits: 1
  XOFFSET:
    lib_name: span_ion
    cell_name: comparator_fd_offset
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      VOUTN:
        direction: output
        net_name: "VOUTN"
        num_bits: 1
      VOUTP:
        direction: output
        net_name: "VOUTP"
        num_bits: 1
      B:
        direction: input
        net_name: "B"
        num_bits: 1
      SIGNN:
        direction: input
        net_name: "SIGNN"
        num_bits: 1
      SIGNP:
        direction: input
        net_name: "SIGNP"
        num_bits: 1
      VAZ:
        direction: input
        net_name: "VAZ"
        num_bits: 1
  PIN1:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN8:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN7:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN6:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN5:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN10:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN9:
    lib_name: basic
    cell_name: opin
    instpins: {}
  XCONSTGM:
    lib_name: bag2_analog
    cell_name: constant_gm
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      VN:
        direction: output
        net_name: "VN"
        num_bits: 1
      VP:
        direction: output
        net_name: "VP"
        num_bits: 1
