# do corlice_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying /home/ubuntu/intelFPGA_lite/16.1/modelsim_ase/linuxaloem/../modelsim.ini
# 
# vlog -sv -work work +incdir+/home/ubuntu/workdir/corlice {/home/ubuntu/workdir/corlice/corlice.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:10:29 on May 25,2017
# vlog -reportprogress 300 -sv -work work "+incdir+/home/ubuntu/workdir/corlice" /home/ubuntu/workdir/corlice/corlice.v 
# -- Compiling module corlice
# 
# Top level modules:
# 	corlice
# End time: 02:10:29 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
quit
