/.ir
/sim
/projects
/testbench
/verilog-gen
/vhdl-gen
