<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ninjascsi32reg.h source code [netbsd/sys/dev/ic/ninjascsi32reg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="njsc32_autoparam,njsc32_autoparam_cdb,njsc32_sgtable "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/ninjascsi32reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='ninjascsi32reg.h.html'>ninjascsi32reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: ninjascsi32reg.h,v 1.3 2008/04/28 20:23:50 martin Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2004 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by ITOH Yasufumi.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="15">15</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="17">17</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="20">20</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="21">21</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="22">22</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="23">23</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="24">24</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="25">25</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="26">26</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="27">27</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="28">28</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="29">29</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#<span data-ppcond="32">ifndef</span> <span class="macro" data-ref="_M/_NJSC32REG_H_">_NJSC32REG_H_</span></u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/_NJSC32REG_H_" data-ref="_M/_NJSC32REG_H_">_NJSC32REG_H_</dfn></u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>/*</i></td></tr>
<tr><th id="36">36</th><td><i> * Workbit NinjaSCSI (32bit versions), Ultra Narrow SCSI3 host adapters:</i></td></tr>
<tr><th id="37">37</th><td><i> *	NJSC-32Bi	PCMCIA/CardBus dual mode device ("DuoSCSI")</i></td></tr>
<tr><th id="38">38</th><td><i> *			(CardBus mode only)</i></td></tr>
<tr><th id="39">39</th><td><i> *	NJSC-32UDE	PCI/CardBus device, DualEdge transfer support</i></td></tr>
<tr><th id="40">40</th><td><i> */</i></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REGSIZE" data-ref="_M/NJSC32_REGSIZE">NJSC32_REGSIZE</dfn>		128	/* size of register set */</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/NJSC32_MEMOFFSET_REG" data-ref="_M/NJSC32_MEMOFFSET_REG">NJSC32_MEMOFFSET_REG</dfn>	0x800	/* offset of memory mapped register */</u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><i>/*</i></td></tr>
<tr><th id="46">46</th><td><i> * Direct registers</i></td></tr>
<tr><th id="47">47</th><td><i> */</i></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_IRQ" data-ref="_M/NJSC32_REG_IRQ">NJSC32_REG_IRQ</dfn>			0x00	/* len=2 R/W */</u></td></tr>
<tr><th id="49">49</th><td><u># define <dfn class="macro" id="_M/NJSC32_IRQ_MSG" data-ref="_M/NJSC32_IRQ_MSG">NJSC32_IRQ_MSG</dfn>			0x0001</u></td></tr>
<tr><th id="50">50</th><td><u># define <dfn class="macro" id="_M/NJSC32_IRQ_IO" data-ref="_M/NJSC32_IRQ_IO">NJSC32_IRQ_IO</dfn>			0x0002</u></td></tr>
<tr><th id="51">51</th><td><u># define <dfn class="macro" id="_M/NJSC32_IRQ_CD" data-ref="_M/NJSC32_IRQ_CD">NJSC32_IRQ_CD</dfn>			0x0004</u></td></tr>
<tr><th id="52">52</th><td><u># define <dfn class="macro" id="_M/NJSC32_IRQ_BUS_FREE" data-ref="_M/NJSC32_IRQ_BUS_FREE">NJSC32_IRQ_BUS_FREE</dfn>		0x0008</u></td></tr>
<tr><th id="53">53</th><td><u># define <dfn class="macro" id="_M/NJSC32_IRQ_RESELECT" data-ref="_M/NJSC32_IRQ_RESELECT">NJSC32_IRQ_RESELECT</dfn>		0x0010</u></td></tr>
<tr><th id="54">54</th><td><u># define <dfn class="macro" id="_M/NJSC32_IRQ_PHASE_CHANGE" data-ref="_M/NJSC32_IRQ_PHASE_CHANGE">NJSC32_IRQ_PHASE_CHANGE</dfn>	0x0020</u></td></tr>
<tr><th id="55">55</th><td><u># define <dfn class="macro" id="_M/NJSC32_IRQ_SCSIRESET" data-ref="_M/NJSC32_IRQ_SCSIRESET">NJSC32_IRQ_SCSIRESET</dfn>		0x0040</u></td></tr>
<tr><th id="56">56</th><td><u># define <dfn class="macro" id="_M/NJSC32_IRQ_TIMER" data-ref="_M/NJSC32_IRQ_TIMER">NJSC32_IRQ_TIMER</dfn>		0x0080</u></td></tr>
<tr><th id="57">57</th><td><u># define <dfn class="macro" id="_M/NJSC32_IRQ_FIFO_THRESHOLD" data-ref="_M/NJSC32_IRQ_FIFO_THRESHOLD">NJSC32_IRQ_FIFO_THRESHOLD</dfn>	0x0100</u></td></tr>
<tr><th id="58">58</th><td><u># define <dfn class="macro" id="_M/NJSC32_IRQ_PCI" data-ref="_M/NJSC32_IRQ_PCI">NJSC32_IRQ_PCI</dfn>			0x0200</u></td></tr>
<tr><th id="59">59</th><td><u># define <dfn class="macro" id="_M/NJSC32_IRQ_BMCNTERR" data-ref="_M/NJSC32_IRQ_BMCNTERR">NJSC32_IRQ_BMCNTERR</dfn>		0x0400</u></td></tr>
<tr><th id="60">60</th><td><u># define <dfn class="macro" id="_M/NJSC32_IRQ_AUTOSCSI" data-ref="_M/NJSC32_IRQ_AUTOSCSI">NJSC32_IRQ_AUTOSCSI</dfn>		0x0800</u></td></tr>
<tr><th id="61">61</th><td><u># define <dfn class="macro" id="_M/NJSC32_IRQ_MASK_PCI" data-ref="_M/NJSC32_IRQ_MASK_PCI">NJSC32_IRQ_MASK_PCI</dfn>		0x1000</u></td></tr>
<tr><th id="62">62</th><td><u># define <dfn class="macro" id="_M/NJSC32_IRQ_MASK_TIMER" data-ref="_M/NJSC32_IRQ_MASK_TIMER">NJSC32_IRQ_MASK_TIMER</dfn>		0x2000</u></td></tr>
<tr><th id="63">63</th><td><u># define <dfn class="macro" id="_M/NJSC32_IRQ_MASK_FIFO" data-ref="_M/NJSC32_IRQ_MASK_FIFO">NJSC32_IRQ_MASK_FIFO</dfn>		0x4000</u></td></tr>
<tr><th id="64">64</th><td><u># define <dfn class="macro" id="_M/NJSC32_IRQ_MASK_SCSI" data-ref="_M/NJSC32_IRQ_MASK_SCSI">NJSC32_IRQ_MASK_SCSI</dfn>		0x8000</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><u># define <dfn class="macro" id="_M/NJSC32_IRQ_MASK_ALL" data-ref="_M/NJSC32_IRQ_MASK_ALL">NJSC32_IRQ_MASK_ALL</dfn>		0xf000</u></td></tr>
<tr><th id="67">67</th><td><u># define <dfn class="macro" id="_M/NJSC32_IRQ_INTR_PENDING" data-ref="_M/NJSC32_IRQ_INTR_PENDING">NJSC32_IRQ_INTR_PENDING</dfn>	0x0ff0</u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_TRANSFER" data-ref="_M/NJSC32_REG_TRANSFER">NJSC32_REG_TRANSFER</dfn>		0x02	/* len=2 R/W */</u></td></tr>
<tr><th id="70">70</th><td><u># define <dfn class="macro" id="_M/NJSC32_XFR_CB_MMIO_MODE" data-ref="_M/NJSC32_XFR_CB_MMIO_MODE">NJSC32_XFR_CB_MMIO_MODE</dfn>	0x0001</u></td></tr>
<tr><th id="71">71</th><td><u># define <dfn class="macro" id="_M/NJSC32_XFR_CB_PIO_MODE" data-ref="_M/NJSC32_XFR_CB_PIO_MODE">NJSC32_XFR_CB_PIO_MODE</dfn>		0x0002</u></td></tr>
<tr><th id="72">72</th><td><u># define <dfn class="macro" id="_M/NJSC32_XFR_BM_TEST" data-ref="_M/NJSC32_XFR_BM_TEST">NJSC32_XFR_BM_TEST</dfn>		0x0004</u></td></tr>
<tr><th id="73">73</th><td><u># define <dfn class="macro" id="_M/NJSC32_XFR_BM_TEST_DIR" data-ref="_M/NJSC32_XFR_BM_TEST_DIR">NJSC32_XFR_BM_TEST_DIR</dfn>		0x0008</u></td></tr>
<tr><th id="74">74</th><td><u># define <dfn class="macro" id="_M/NJSC32_XFR_DUALEDGE_ENABLE" data-ref="_M/NJSC32_XFR_DUALEDGE_ENABLE">NJSC32_XFR_DUALEDGE_ENABLE</dfn>	0x0010	/* (UDE) */</u></td></tr>
<tr><th id="75">75</th><td><u># define <dfn class="macro" id="_M/NJSC32_XFR_NO_XFER_TO_HOST" data-ref="_M/NJSC32_XFR_NO_XFER_TO_HOST">NJSC32_XFR_NO_XFER_TO_HOST</dfn>	0x0020	/* (UDE) */</u></td></tr>
<tr><th id="76">76</th><td>					<i>/* reserved */</i></td></tr>
<tr><th id="77">77</th><td><u># define <dfn class="macro" id="_M/NJSC32_XFR_TRANSFER_GO" data-ref="_M/NJSC32_XFR_TRANSFER_GO">NJSC32_XFR_TRANSFER_GO</dfn>		0x0080</u></td></tr>
<tr><th id="78">78</th><td><u># define <dfn class="macro" id="_M/NJSC32_XFR_BLIND_MODE" data-ref="_M/NJSC32_XFR_BLIND_MODE">NJSC32_XFR_BLIND_MODE</dfn>		0x0100</u></td></tr>
<tr><th id="79">79</th><td><u># define <dfn class="macro" id="_M/NJSC32_XFR_BM_START" data-ref="_M/NJSC32_XFR_BM_START">NJSC32_XFR_BM_START</dfn>		0x0200</u></td></tr>
<tr><th id="80">80</th><td><u># define <dfn class="macro" id="_M/NJSC32_XFR_ADVANCED_BM_WRITE" data-ref="_M/NJSC32_XFR_ADVANCED_BM_WRITE">NJSC32_XFR_ADVANCED_BM_WRITE</dfn>	0x0400</u></td></tr>
<tr><th id="81">81</th><td><u># define <dfn class="macro" id="_M/NJSC32_XFR_BM_SINGLE_MODE" data-ref="_M/NJSC32_XFR_BM_SINGLE_MODE">NJSC32_XFR_BM_SINGLE_MODE</dfn>	0x0800</u></td></tr>
<tr><th id="82">82</th><td><u># define <dfn class="macro" id="_M/NJSC32_XFR_FIFO_FULL" data-ref="_M/NJSC32_XFR_FIFO_FULL">NJSC32_XFR_FIFO_FULL</dfn>		0x1000	/* RO */</u></td></tr>
<tr><th id="83">83</th><td><u># define <dfn class="macro" id="_M/NJSC32_XFR_FIFO_EMPTY" data-ref="_M/NJSC32_XFR_FIFO_EMPTY">NJSC32_XFR_FIFO_EMPTY</dfn>		0x2000	/* RO */</u></td></tr>
<tr><th id="84">84</th><td><u># define <dfn class="macro" id="_M/NJSC32_XFR_ALL_COUNT_CLR" data-ref="_M/NJSC32_XFR_ALL_COUNT_CLR">NJSC32_XFR_ALL_COUNT_CLR</dfn>	0x4000</u></td></tr>
<tr><th id="85">85</th><td><u># define <dfn class="macro" id="_M/NJSC32_XFR_FIFO_TEST" data-ref="_M/NJSC32_XFR_FIFO_TEST">NJSC32_XFR_FIFO_TEST</dfn>		0x8000</u></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_INDEX" data-ref="_M/NJSC32_REG_INDEX">NJSC32_REG_INDEX</dfn>		0x04	/* len=1 R/W, len=2 RO */</u></td></tr>
<tr><th id="88">88</th><td><u># define <dfn class="macro" id="_M/NJSC32_INDEX_GAREV" data-ref="_M/NJSC32_INDEX_GAREV">NJSC32_INDEX_GAREV</dfn>(x)		((x) &gt;&gt; 8)</u></td></tr>
<tr><th id="89">89</th><td><u># define <dfn class="macro" id="_M/NJSC32_INDEX_GAREV_MIN" data-ref="_M/NJSC32_INDEX_GAREV_MIN">NJSC32_INDEX_GAREV_MIN</dfn>		0x51</u></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_TIMER" data-ref="_M/NJSC32_REG_TIMER">NJSC32_REG_TIMER</dfn>		0x06	/* len=2 R/W */</u></td></tr>
<tr><th id="92">92</th><td><u># define <dfn class="macro" id="_M/NJSC32_TIMER_CNT_MASK" data-ref="_M/NJSC32_TIMER_CNT_MASK">NJSC32_TIMER_CNT_MASK</dfn>		0x00ff</u></td></tr>
<tr><th id="93">93</th><td><u># define <dfn class="macro" id="_M/NJSC32_TIMER_STOP" data-ref="_M/NJSC32_TIMER_STOP">NJSC32_TIMER_STOP</dfn>		0x0100</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_DATA_LOW" data-ref="_M/NJSC32_REG_DATA_LOW">NJSC32_REG_DATA_LOW</dfn>		0x08	/* len=2 R/W */</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_DATA_HIGH" data-ref="_M/NJSC32_REG_DATA_HIGH">NJSC32_REG_DATA_HIGH</dfn>		0x0a	/* len=2 R/W */</u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_FIFO_REST_CNT" data-ref="_M/NJSC32_REG_FIFO_REST_CNT">NJSC32_REG_FIFO_REST_CNT</dfn>	0x0c	/* len=2 R/W */</u></td></tr>
<tr><th id="99">99</th><td><u># define <dfn class="macro" id="_M/NJSC32_FIFOCNT_MASK" data-ref="_M/NJSC32_FIFOCNT_MASK">NJSC32_FIFOCNT_MASK</dfn>		0x01ff</u></td></tr>
<tr><th id="100">100</th><td><u># define <dfn class="macro" id="_M/NJSC32_FIFOCNT_LOW_WATER" data-ref="_M/NJSC32_FIFOCNT_LOW_WATER">NJSC32_FIFOCNT_LOW_WATER</dfn>	0x4000</u></td></tr>
<tr><th id="101">101</th><td><u># define <dfn class="macro" id="_M/NJSC32_FIFOCNT_HIGH_WATER" data-ref="_M/NJSC32_FIFOCNT_HIGH_WATER">NJSC32_FIFOCNT_HIGH_WATER</dfn>	0x8000</u></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_SREQ_SAMPLING" data-ref="_M/NJSC32_REG_SREQ_SAMPLING">NJSC32_REG_SREQ_SAMPLING</dfn>	0x0f	/* len=1 R/W */</u></td></tr>
<tr><th id="104">104</th><td><u># define <dfn class="macro" id="_M/NJSC32_SREQ_SAMPLING_RATE0" data-ref="_M/NJSC32_SREQ_SAMPLING_RATE0">NJSC32_SREQ_SAMPLING_RATE0</dfn>	0x01</u></td></tr>
<tr><th id="105">105</th><td><u># define <dfn class="macro" id="_M/NJSC32_SREQ_SAMPLING_RATE1" data-ref="_M/NJSC32_SREQ_SAMPLING_RATE1">NJSC32_SREQ_SAMPLING_RATE1</dfn>	0x02</u></td></tr>
<tr><th id="106">106</th><td><u># define <dfn class="macro" id="_M/NJSC32_SREQ_SAMPLING_ENABLE" data-ref="_M/NJSC32_SREQ_SAMPLING_ENABLE">NJSC32_SREQ_SAMPLING_ENABLE</dfn>	0x04</u></td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><u># define <dfn class="macro" id="_M/NJSC32_SREQ_SAMPLING_1CLK" data-ref="_M/NJSC32_SREQ_SAMPLING_1CLK">NJSC32_SREQ_SAMPLING_1CLK</dfn>	0</u></td></tr>
<tr><th id="109">109</th><td><u># define <dfn class="macro" id="_M/NJSC32_SREQ_SAMPLING_2CLK" data-ref="_M/NJSC32_SREQ_SAMPLING_2CLK">NJSC32_SREQ_SAMPLING_2CLK</dfn>	NJSC32_SREQ_SAMPLING_RATE0</u></td></tr>
<tr><th id="110">110</th><td><u># define <dfn class="macro" id="_M/NJSC32_SREQ_SAMPLING_4CLK" data-ref="_M/NJSC32_SREQ_SAMPLING_4CLK">NJSC32_SREQ_SAMPLING_4CLK</dfn>	NJSC32_SREQ_SAMPLING_RATE1</u></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_SCSI_BUS_CONTROL" data-ref="_M/NJSC32_REG_SCSI_BUS_CONTROL">NJSC32_REG_SCSI_BUS_CONTROL</dfn>	0x10	/* len=1 R/W */</u></td></tr>
<tr><th id="113">113</th><td><u># define <dfn class="macro" id="_M/NJSC32_SBCTL_SEL" data-ref="_M/NJSC32_SBCTL_SEL">NJSC32_SBCTL_SEL</dfn>		0x01</u></td></tr>
<tr><th id="114">114</th><td><u># define <dfn class="macro" id="_M/NJSC32_SBCTL_RST" data-ref="_M/NJSC32_SBCTL_RST">NJSC32_SBCTL_RST</dfn>		0x02</u></td></tr>
<tr><th id="115">115</th><td><u># define <dfn class="macro" id="_M/NJSC32_SBCTL_DATAOUT_ENABLE" data-ref="_M/NJSC32_SBCTL_DATAOUT_ENABLE">NJSC32_SBCTL_DATAOUT_ENABLE</dfn>	0x04</u></td></tr>
<tr><th id="116">116</th><td><u># define <dfn class="macro" id="_M/NJSC32_SBCTL_ATN" data-ref="_M/NJSC32_SBCTL_ATN">NJSC32_SBCTL_ATN</dfn>		0x08</u></td></tr>
<tr><th id="117">117</th><td><u># define <dfn class="macro" id="_M/NJSC32_SBCTL_ACK" data-ref="_M/NJSC32_SBCTL_ACK">NJSC32_SBCTL_ACK</dfn>		0x10</u></td></tr>
<tr><th id="118">118</th><td><u># define <dfn class="macro" id="_M/NJSC32_SBCTL_BSY" data-ref="_M/NJSC32_SBCTL_BSY">NJSC32_SBCTL_BSY</dfn>		0x20</u></td></tr>
<tr><th id="119">119</th><td><u># define <dfn class="macro" id="_M/NJSC32_SBCTL_AUTODIRECTION" data-ref="_M/NJSC32_SBCTL_AUTODIRECTION">NJSC32_SBCTL_AUTODIRECTION</dfn>	0x40</u></td></tr>
<tr><th id="120">120</th><td><u># define <dfn class="macro" id="_M/NJSC32_SBCTL_ACK_ENABLE" data-ref="_M/NJSC32_SBCTL_ACK_ENABLE">NJSC32_SBCTL_ACK_ENABLE</dfn>	0x80</u></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_CLR_COUNTER" data-ref="_M/NJSC32_REG_CLR_COUNTER">NJSC32_REG_CLR_COUNTER</dfn>		0x12	/* len=1 WO */</u></td></tr>
<tr><th id="123">123</th><td><u># define <dfn class="macro" id="_M/NJSC32_CLRCNT_ACK" data-ref="_M/NJSC32_CLRCNT_ACK">NJSC32_CLRCNT_ACK</dfn>		0x01</u></td></tr>
<tr><th id="124">124</th><td><u># define <dfn class="macro" id="_M/NJSC32_CLRCNT_REQ" data-ref="_M/NJSC32_CLRCNT_REQ">NJSC32_CLRCNT_REQ</dfn>		0x02</u></td></tr>
<tr><th id="125">125</th><td><u># define <dfn class="macro" id="_M/NJSC32_CLRCNT_FIFO_HOST_PTR" data-ref="_M/NJSC32_CLRCNT_FIFO_HOST_PTR">NJSC32_CLRCNT_FIFO_HOST_PTR</dfn>	0x04</u></td></tr>
<tr><th id="126">126</th><td><u># define <dfn class="macro" id="_M/NJSC32_CLRCNT_FIFO_REST" data-ref="_M/NJSC32_CLRCNT_FIFO_REST">NJSC32_CLRCNT_FIFO_REST</dfn>	0x08</u></td></tr>
<tr><th id="127">127</th><td><u># define <dfn class="macro" id="_M/NJSC32_CLRCNT_BM" data-ref="_M/NJSC32_CLRCNT_BM">NJSC32_CLRCNT_BM</dfn>		0x10</u></td></tr>
<tr><th id="128">128</th><td><u># define <dfn class="macro" id="_M/NJSC32_CLRCNT_SAVED_ACK" data-ref="_M/NJSC32_CLRCNT_SAVED_ACK">NJSC32_CLRCNT_SAVED_ACK</dfn>	0x20</u></td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><u># define <dfn class="macro" id="_M/NJSC32_CLCNT_ALL" data-ref="_M/NJSC32_CLCNT_ALL">NJSC32_CLCNT_ALL</dfn>		0x3f</u></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_SCSI_BUS_MONITOR" data-ref="_M/NJSC32_REG_SCSI_BUS_MONITOR">NJSC32_REG_SCSI_BUS_MONITOR</dfn>	0x12	/* len=1 RO */</u></td></tr>
<tr><th id="133">133</th><td><u># define <dfn class="macro" id="_M/NJSC32_BUSMON_MSG" data-ref="_M/NJSC32_BUSMON_MSG">NJSC32_BUSMON_MSG</dfn>		0x01</u></td></tr>
<tr><th id="134">134</th><td><u># define <dfn class="macro" id="_M/NJSC32_BUSMON_IO" data-ref="_M/NJSC32_BUSMON_IO">NJSC32_BUSMON_IO</dfn>		0x02</u></td></tr>
<tr><th id="135">135</th><td><u># define <dfn class="macro" id="_M/NJSC32_BUSMON_CD" data-ref="_M/NJSC32_BUSMON_CD">NJSC32_BUSMON_CD</dfn>		0x04</u></td></tr>
<tr><th id="136">136</th><td><u># define <dfn class="macro" id="_M/NJSC32_BUSMON_BSY" data-ref="_M/NJSC32_BUSMON_BSY">NJSC32_BUSMON_BSY</dfn>		0x08</u></td></tr>
<tr><th id="137">137</th><td><u># define <dfn class="macro" id="_M/NJSC32_BUSMON_ACK" data-ref="_M/NJSC32_BUSMON_ACK">NJSC32_BUSMON_ACK</dfn>		0x10</u></td></tr>
<tr><th id="138">138</th><td><u># define <dfn class="macro" id="_M/NJSC32_BUSMON_REQ" data-ref="_M/NJSC32_BUSMON_REQ">NJSC32_BUSMON_REQ</dfn>		0x20</u></td></tr>
<tr><th id="139">139</th><td><u># define <dfn class="macro" id="_M/NJSC32_BUSMON_SEL" data-ref="_M/NJSC32_BUSMON_SEL">NJSC32_BUSMON_SEL</dfn>		0x40</u></td></tr>
<tr><th id="140">140</th><td><u># define <dfn class="macro" id="_M/NJSC32_BUSMON_ATN" data-ref="_M/NJSC32_BUSMON_ATN">NJSC32_BUSMON_ATN</dfn>		0x80</u></td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><u># define <dfn class="macro" id="_M/NJSC32_BUSMON_BUSFREE" data-ref="_M/NJSC32_BUSMON_BUSFREE">NJSC32_BUSMON_BUSFREE</dfn>		0x00</u></td></tr>
<tr><th id="143">143</th><td><u># define <dfn class="macro" id="_M/NJSC32_BUSMON_COMMAND" data-ref="_M/NJSC32_BUSMON_COMMAND">NJSC32_BUSMON_COMMAND</dfn>		(NJSC32_BUSMON_CD | \</u></td></tr>
<tr><th id="144">144</th><td><u>	NJSC32_BUSMON_BSY | NJSC32_BUSMON_REQ)</u></td></tr>
<tr><th id="145">145</th><td><u># define <dfn class="macro" id="_M/NJSC32_BUSMON_MESSAGE_IN" data-ref="_M/NJSC32_BUSMON_MESSAGE_IN">NJSC32_BUSMON_MESSAGE_IN</dfn>	(NJSC32_BUSMON_MSG | \</u></td></tr>
<tr><th id="146">146</th><td><u>	NJSC32_BUSMON_BSY | NJSC32_BUSMON_IO | NJSC32_BUSMON_CD | \</u></td></tr>
<tr><th id="147">147</th><td><u>	NJSC32_BUSMON_REQ)</u></td></tr>
<tr><th id="148">148</th><td><u># define <dfn class="macro" id="_M/NJSC32_BUSMON_MESSAGE_OUT" data-ref="_M/NJSC32_BUSMON_MESSAGE_OUT">NJSC32_BUSMON_MESSAGE_OUT</dfn>	(NJSC32_BUSMON_MSG | \</u></td></tr>
<tr><th id="149">149</th><td><u>	NJSC32_BUSMON_BSY | NJSC32_BUSMON_CD | NJSC32_BUSMON_REQ)</u></td></tr>
<tr><th id="150">150</th><td><u># define <dfn class="macro" id="_M/NJSC32_BUSMON_DATA_IN" data-ref="_M/NJSC32_BUSMON_DATA_IN">NJSC32_BUSMON_DATA_IN</dfn>		(NJSC32_BUSMON_IO | \</u></td></tr>
<tr><th id="151">151</th><td><u>	NJSC32_BUSMON_BSY | NJSC32_BUSMON_REQ)</u></td></tr>
<tr><th id="152">152</th><td><u># define <dfn class="macro" id="_M/NJSC32_BUSMON_DATA_OUT" data-ref="_M/NJSC32_BUSMON_DATA_OUT">NJSC32_BUSMON_DATA_OUT</dfn>	(NJSC32_BUSMON_BSY | \</u></td></tr>
<tr><th id="153">153</th><td><u>	NJSC32_BUSMON_REQ)</u></td></tr>
<tr><th id="154">154</th><td><u># define <dfn class="macro" id="_M/NJSC32_BUSMON_STATUS" data-ref="_M/NJSC32_BUSMON_STATUS">NJSC32_BUSMON_STATUS</dfn>		(NJSC32_BUSMON_IO | \</u></td></tr>
<tr><th id="155">155</th><td><u>	NJSC32_BUSMON_CD | NJSC32_BUSMON_BSY | NJSC32_BUSMON_REQ)</u></td></tr>
<tr><th id="156">156</th><td><u># define <dfn class="macro" id="_M/NJSC32_BUSMON_RESELECT" data-ref="_M/NJSC32_BUSMON_RESELECT">NJSC32_BUSMON_RESELECT</dfn>	(NJSC32_BUSMON_IO | NJSC32_BUSMON_SEL)</u></td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><u># define <dfn class="macro" id="_M/NJSC32_BUSMON_PHASE_MASK" data-ref="_M/NJSC32_BUSMON_PHASE_MASK">NJSC32_BUSMON_PHASE_MASK</dfn>	(NJSC32_BUSMON_MSG | \</u></td></tr>
<tr><th id="159">159</th><td><u>	NJSC32_BUSMON_IO | NJSC32_BUSMON_BSY | NJSC32_BUSMON_CD | \</u></td></tr>
<tr><th id="160">160</th><td><u>	NJSC32_BUSMON_SEL)</u></td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><u># define <dfn class="macro" id="_M/NJSC32_PHASE_BUSFREE" data-ref="_M/NJSC32_PHASE_BUSFREE">NJSC32_PHASE_BUSFREE</dfn>		\</u></td></tr>
<tr><th id="163">163</th><td><u>	(NJSC32_BUSMON_BUSFREE &amp; NJSC32_BUSMON_PHASE_MASK)</u></td></tr>
<tr><th id="164">164</th><td><u># define <dfn class="macro" id="_M/NJSC32_PHASE_COMMAND" data-ref="_M/NJSC32_PHASE_COMMAND">NJSC32_PHASE_COMMAND</dfn>		\</u></td></tr>
<tr><th id="165">165</th><td><u>	(NJSC32_BUSMON_COMMAND &amp; NJSC32_BUSMON_PHASE_MASK)</u></td></tr>
<tr><th id="166">166</th><td><u># define <dfn class="macro" id="_M/NJSC32_PHASE_MESSAGE_IN" data-ref="_M/NJSC32_PHASE_MESSAGE_IN">NJSC32_PHASE_MESSAGE_IN</dfn>	\</u></td></tr>
<tr><th id="167">167</th><td><u>	(NJSC32_BUSMON_MESSAGE_IN &amp; NJSC32_BUSMON_PHASE_MASK)</u></td></tr>
<tr><th id="168">168</th><td><u># define <dfn class="macro" id="_M/NJSC32_PHASE_MESSAGE_OUT" data-ref="_M/NJSC32_PHASE_MESSAGE_OUT">NJSC32_PHASE_MESSAGE_OUT</dfn>	\</u></td></tr>
<tr><th id="169">169</th><td><u>	(NJSC32_BUSMON_MESSAGE_OUT &amp; NJSC32_BUSMON_PHASE_MASK)</u></td></tr>
<tr><th id="170">170</th><td><u># define <dfn class="macro" id="_M/NJSC32_PHASE_DATA_IN" data-ref="_M/NJSC32_PHASE_DATA_IN">NJSC32_PHASE_DATA_IN</dfn>		\</u></td></tr>
<tr><th id="171">171</th><td><u>	(NJSC32_BUSMON_DATA_IN &amp; NJSC32_BUSMON_PHASE_MASK)</u></td></tr>
<tr><th id="172">172</th><td><u># define <dfn class="macro" id="_M/NJSC32_PHASE_DATA_OUT" data-ref="_M/NJSC32_PHASE_DATA_OUT">NJSC32_PHASE_DATA_OUT</dfn>		\</u></td></tr>
<tr><th id="173">173</th><td><u>	(NJSC32_BUSMON_DATA_OUT &amp; NJSC32_BUSMON_PHASE_MASK)</u></td></tr>
<tr><th id="174">174</th><td><u># define <dfn class="macro" id="_M/NJSC32_PHASE_STATUS" data-ref="_M/NJSC32_PHASE_STATUS">NJSC32_PHASE_STATUS</dfn>		\</u></td></tr>
<tr><th id="175">175</th><td><u>	(NJSC32_BUSMON_STATUS &amp; NJSC32_BUSMON_PHASE_MASK)</u></td></tr>
<tr><th id="176">176</th><td><u># define <dfn class="macro" id="_M/NJSC32_PHASE_RESELECT" data-ref="_M/NJSC32_PHASE_RESELECT">NJSC32_PHASE_RESELECT</dfn>		\</u></td></tr>
<tr><th id="177">177</th><td><u>	(NJSC32_BUSMON_RESELECT &amp; NJSC32_BUSMON_PHASE_MASK)</u></td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_COMMAND_DATA" data-ref="_M/NJSC32_REG_COMMAND_DATA">NJSC32_REG_COMMAND_DATA</dfn>		0x14	/* len=1 R/W */</u></td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_PARITY_CONTROL" data-ref="_M/NJSC32_REG_PARITY_CONTROL">NJSC32_REG_PARITY_CONTROL</dfn>	0x16	/* len=1 WO */</u></td></tr>
<tr><th id="182">182</th><td><u># define <dfn class="macro" id="_M/NJSC32_PARITYCTL_CHECK_ENABLE" data-ref="_M/NJSC32_PARITYCTL_CHECK_ENABLE">NJSC32_PARITYCTL_CHECK_ENABLE</dfn>	0x01</u></td></tr>
<tr><th id="183">183</th><td><u># define <dfn class="macro" id="_M/NJSC32_PARITYCTL_CLEAR_ERROR" data-ref="_M/NJSC32_PARITYCTL_CLEAR_ERROR">NJSC32_PARITYCTL_CLEAR_ERROR</dfn>	0x02</u></td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_PARITY_STATUS" data-ref="_M/NJSC32_REG_PARITY_STATUS">NJSC32_REG_PARITY_STATUS</dfn>	0x16	/* len=1 RO */</u></td></tr>
<tr><th id="186">186</th><td><u># define <dfn class="macro" id="_M/NJSC32_PARITYSTATUS_ERROR_LSB" data-ref="_M/NJSC32_PARITYSTATUS_ERROR_LSB">NJSC32_PARITYSTATUS_ERROR_LSB</dfn>	0x02</u></td></tr>
<tr><th id="187">187</th><td><u># define <dfn class="macro" id="_M/NJSC32_PARITYSTATUS_ERROR_MSB" data-ref="_M/NJSC32_PARITYSTATUS_ERROR_MSB">NJSC32_PARITYSTATUS_ERROR_MSB</dfn>	0x04	/* (UDE) */</u></td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_RESELECT_ID" data-ref="_M/NJSC32_REG_RESELECT_ID">NJSC32_REG_RESELECT_ID</dfn>		0x18	/* len=1 RO */</u></td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_COMMAND_CONTROL" data-ref="_M/NJSC32_REG_COMMAND_CONTROL">NJSC32_REG_COMMAND_CONTROL</dfn>	0x18	/* len=2 WO */</u></td></tr>
<tr><th id="192">192</th><td><u># define <dfn class="macro" id="_M/NJSC32_CMD_CLEAR_CDB_FIFO_PTR" data-ref="_M/NJSC32_CMD_CLEAR_CDB_FIFO_PTR">NJSC32_CMD_CLEAR_CDB_FIFO_PTR</dfn>	0x0001</u></td></tr>
<tr><th id="193">193</th><td><u># define <dfn class="macro" id="_M/NJSC32_CMD_AUTO_COMMAND_PHASE" data-ref="_M/NJSC32_CMD_AUTO_COMMAND_PHASE">NJSC32_CMD_AUTO_COMMAND_PHASE</dfn>	0x0002</u></td></tr>
<tr><th id="194">194</th><td><u># define <dfn class="macro" id="_M/NJSC32_CMD_AUTO_SCSI_START" data-ref="_M/NJSC32_CMD_AUTO_SCSI_START">NJSC32_CMD_AUTO_SCSI_START</dfn>	0x0004</u></td></tr>
<tr><th id="195">195</th><td><u># define <dfn class="macro" id="_M/NJSC32_CMD_AUTO_SCSI_RESTART" data-ref="_M/NJSC32_CMD_AUTO_SCSI_RESTART">NJSC32_CMD_AUTO_SCSI_RESTART</dfn>	0x0008</u></td></tr>
<tr><th id="196">196</th><td><u># define <dfn class="macro" id="_M/NJSC32_CMD_AUTO_PARAMETER" data-ref="_M/NJSC32_CMD_AUTO_PARAMETER">NJSC32_CMD_AUTO_PARAMETER</dfn>	0x0010	/* load parameters via DMA */</u></td></tr>
<tr><th id="197">197</th><td><u># define <dfn class="macro" id="_M/NJSC32_CMD_AUTO_ATN" data-ref="_M/NJSC32_CMD_AUTO_ATN">NJSC32_CMD_AUTO_ATN</dfn>		0x0020</u></td></tr>
<tr><th id="198">198</th><td><u># define <dfn class="macro" id="_M/NJSC32_CMD_AUTO_MSGIN_00_04" data-ref="_M/NJSC32_CMD_AUTO_MSGIN_00_04">NJSC32_CMD_AUTO_MSGIN_00_04</dfn>	0x0040	/* Command Complete (00)</u></td></tr>
<tr><th id="199">199</th><td><u>						   or Disconnect (04) */</u></td></tr>
<tr><th id="200">200</th><td><u># define <dfn class="macro" id="_M/NJSC32_CMD_AUTO_MSGIN_02" data-ref="_M/NJSC32_CMD_AUTO_MSGIN_02">NJSC32_CMD_AUTO_MSGIN_02</dfn>	0x0080	/* Save Data Pointer */</u></td></tr>
<tr><th id="201">201</th><td><u># define <dfn class="macro" id="_M/NJSC32_CMD_AUTO_MSGIN_03" data-ref="_M/NJSC32_CMD_AUTO_MSGIN_03">NJSC32_CMD_AUTO_MSGIN_03</dfn>	0x0100	/* Restore Pointers */</u></td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_SET_ARBITRATION" data-ref="_M/NJSC32_REG_SET_ARBITRATION">NJSC32_REG_SET_ARBITRATION</dfn>	0x1a	/* len=1 WO */</u></td></tr>
<tr><th id="204">204</th><td><u># define <dfn class="macro" id="_M/NJSC32_SETARB_GO" data-ref="_M/NJSC32_SETARB_GO">NJSC32_SETARB_GO</dfn>		0x01</u></td></tr>
<tr><th id="205">205</th><td><u># define <dfn class="macro" id="_M/NJSC32_SETARB_CLEAR" data-ref="_M/NJSC32_SETARB_CLEAR">NJSC32_SETARB_CLEAR</dfn>		0x02</u></td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_ARBITRATION_STAT" data-ref="_M/NJSC32_REG_ARBITRATION_STAT">NJSC32_REG_ARBITRATION_STAT</dfn>	0x1a	/* len=1 RO */</u></td></tr>
<tr><th id="208">208</th><td><u># define <dfn class="macro" id="_M/NJSC32_ARBSTAT_WIN" data-ref="_M/NJSC32_ARBSTAT_WIN">NJSC32_ARBSTAT_WIN</dfn>		0x02</u></td></tr>
<tr><th id="209">209</th><td><u># define <dfn class="macro" id="_M/NJSC32_ARBSTAT_FAIL" data-ref="_M/NJSC32_ARBSTAT_FAIL">NJSC32_ARBSTAT_FAIL</dfn>		0x04</u></td></tr>
<tr><th id="210">210</th><td><u># define <dfn class="macro" id="_M/NJSC32_ARBSTAT_AUTOPARAM_VALID" data-ref="_M/NJSC32_ARBSTAT_AUTOPARAM_VALID">NJSC32_ARBSTAT_AUTOPARAM_VALID</dfn>	0x08</u></td></tr>
<tr><th id="211">211</th><td><u># define <dfn class="macro" id="_M/NJSC32_ARBSTAT_SG_TABLE_VALID" data-ref="_M/NJSC32_ARBSTAT_SG_TABLE_VALID">NJSC32_ARBSTAT_SG_TABLE_VALID</dfn>	0x10</u></td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_SYNC" data-ref="_M/NJSC32_REG_SYNC">NJSC32_REG_SYNC</dfn>			0x1c	/* len=1 R/W */</u></td></tr>
<tr><th id="214">214</th><td><u># define <dfn class="macro" id="_M/NJSC32_SYNC_VAL" data-ref="_M/NJSC32_SYNC_VAL">NJSC32_SYNC_VAL</dfn>(periodnum, syncoffset) ((periodnum)&lt;&lt;4 | (syncoffset))</u></td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><u># define <dfn class="macro" id="_M/NJSC32_SYNCPERIOD_ASYNC" data-ref="_M/NJSC32_SYNCPERIOD_ASYNC">NJSC32_SYNCPERIOD_ASYNC</dfn>	0</u></td></tr>
<tr><th id="217">217</th><td><u># define <dfn class="macro" id="_M/NJSC32_SYNCOFFSET_ASYNC" data-ref="_M/NJSC32_SYNCOFFSET_ASYNC">NJSC32_SYNCOFFSET_ASYNC</dfn>	0</u></td></tr>
<tr><th id="218">218</th><td><u># define <dfn class="macro" id="_M/NJSC32_SYNCOFFSET_MAX" data-ref="_M/NJSC32_SYNCOFFSET_MAX">NJSC32_SYNCOFFSET_MAX</dfn>		15</u></td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_ACK_WIDTH" data-ref="_M/NJSC32_REG_ACK_WIDTH">NJSC32_REG_ACK_WIDTH</dfn>		0x1d	/* len=1 R/W */</u></td></tr>
<tr><th id="221">221</th><td><u># define <dfn class="macro" id="_M/NJSC32_ACK_WIDTH_1CLK" data-ref="_M/NJSC32_ACK_WIDTH_1CLK">NJSC32_ACK_WIDTH_1CLK</dfn>		0</u></td></tr>
<tr><th id="222">222</th><td><u># define <dfn class="macro" id="_M/NJSC32_ACK_WIDTH_2CLK" data-ref="_M/NJSC32_ACK_WIDTH_2CLK">NJSC32_ACK_WIDTH_2CLK</dfn>		1</u></td></tr>
<tr><th id="223">223</th><td><u># define <dfn class="macro" id="_M/NJSC32_ACK_WIDTH_3CLK" data-ref="_M/NJSC32_ACK_WIDTH_3CLK">NJSC32_ACK_WIDTH_3CLK</dfn>		2</u></td></tr>
<tr><th id="224">224</th><td><u># define <dfn class="macro" id="_M/NJSC32_ACK_WIDTH_4CLK" data-ref="_M/NJSC32_ACK_WIDTH_4CLK">NJSC32_ACK_WIDTH_4CLK</dfn>		3</u></td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_SCSI_DATA_WITH_ACK" data-ref="_M/NJSC32_REG_SCSI_DATA_WITH_ACK">NJSC32_REG_SCSI_DATA_WITH_ACK</dfn>	0x20	/* len=1 R/W */</u></td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_SCSI_OUT_LATCH" data-ref="_M/NJSC32_REG_SCSI_OUT_LATCH">NJSC32_REG_SCSI_OUT_LATCH</dfn>	0x22	/* len=1 W */</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_TARGET_ID" data-ref="_M/NJSC32_REG_TARGET_ID">NJSC32_REG_TARGET_ID</dfn>		0x22	/* len=1 W */</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_DATA_IN" data-ref="_M/NJSC32_REG_DATA_IN">NJSC32_REG_DATA_IN</dfn>		0x22	/* len=1 R */</u></td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_SCAM_CONTROL" data-ref="_M/NJSC32_REG_SCAM_CONTROL">NJSC32_REG_SCAM_CONTROL</dfn>		0x24	/* len=1 R/W */</u></td></tr>
<tr><th id="233">233</th><td><u># define <dfn class="macro" id="_M/NJSC32_SCAMCTL_MSG" data-ref="_M/NJSC32_SCAMCTL_MSG">NJSC32_SCAMCTL_MSG</dfn>		0x01</u></td></tr>
<tr><th id="234">234</th><td><u># define <dfn class="macro" id="_M/NJSC32_SCAMCTL_IO" data-ref="_M/NJSC32_SCAMCTL_IO">NJSC32_SCAMCTL_IO</dfn>		0x02</u></td></tr>
<tr><th id="235">235</th><td><u># define <dfn class="macro" id="_M/NJSC32_SCAMCTL_CD" data-ref="_M/NJSC32_SCAMCTL_CD">NJSC32_SCAMCTL_CD</dfn>		0x04</u></td></tr>
<tr><th id="236">236</th><td><u># define <dfn class="macro" id="_M/NJSC32_SCAMCTL_BSY" data-ref="_M/NJSC32_SCAMCTL_BSY">NJSC32_SCAMCTL_BSY</dfn>		0x08</u></td></tr>
<tr><th id="237">237</th><td><u># define <dfn class="macro" id="_M/NJSC32_SCAMCTL_SEL" data-ref="_M/NJSC32_SCAMCTL_SEL">NJSC32_SCAMCTL_SEL</dfn>		0x10</u></td></tr>
<tr><th id="238">238</th><td><u># define <dfn class="macro" id="_M/NJSC32_SCAMCTL_XFEROK" data-ref="_M/NJSC32_SCAMCTL_XFEROK">NJSC32_SCAMCTL_XFEROK</dfn>		0x20</u></td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_SCAM_DATA" data-ref="_M/NJSC32_REG_SCAM_DATA">NJSC32_REG_SCAM_DATA</dfn>		0x26	/* len=1 R/W */</u></td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_SACK_CNT" data-ref="_M/NJSC32_REG_SACK_CNT">NJSC32_REG_SACK_CNT</dfn>		0x28	/* len=4 R/W */</u></td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_SREQ_CNT" data-ref="_M/NJSC32_REG_SREQ_CNT">NJSC32_REG_SREQ_CNT</dfn>		0x2c	/* len=4 R/W */</u></td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_FIFO_DATA" data-ref="_M/NJSC32_REG_FIFO_DATA">NJSC32_REG_FIFO_DATA</dfn>		0x30	/* len=4 R/W */</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_FIFO_ADR" data-ref="_M/NJSC32_REG_FIFO_ADR">NJSC32_REG_FIFO_ADR</dfn>		0x34	/* len=4 R/W */</u></td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_BM_CNT" data-ref="_M/NJSC32_REG_BM_CNT">NJSC32_REG_BM_CNT</dfn>		0x38	/* len=4 R/W */</u></td></tr>
<tr><th id="250">250</th><td><u># define <dfn class="macro" id="_M/NJSC32_BMCNT_MASK" data-ref="_M/NJSC32_BMCNT_MASK">NJSC32_BMCNT_MASK</dfn>		0x0001ffff</u></td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_SGT_ADR" data-ref="_M/NJSC32_REG_SGT_ADR">NJSC32_REG_SGT_ADR</dfn>		0x3c	/* len=4 R/W */</u></td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_EXECUTE_PHASE" data-ref="_M/NJSC32_REG_EXECUTE_PHASE">NJSC32_REG_EXECUTE_PHASE</dfn>	0x40	/* len=2 RO */</u></td></tr>
<tr><th id="255">255</th><td><u># define <dfn class="macro" id="_M/NJSC32_XPHASE_COMMAND" data-ref="_M/NJSC32_XPHASE_COMMAND">NJSC32_XPHASE_COMMAND</dfn>		0x0001</u></td></tr>
<tr><th id="256">256</th><td><u># define <dfn class="macro" id="_M/NJSC32_XPHASE_DATA_IN" data-ref="_M/NJSC32_XPHASE_DATA_IN">NJSC32_XPHASE_DATA_IN</dfn>		0x0002</u></td></tr>
<tr><th id="257">257</th><td><u># define <dfn class="macro" id="_M/NJSC32_XPHASE_DATA_OUT" data-ref="_M/NJSC32_XPHASE_DATA_OUT">NJSC32_XPHASE_DATA_OUT</dfn>		0x0004</u></td></tr>
<tr><th id="258">258</th><td><u># define <dfn class="macro" id="_M/NJSC32_XPHASE_MSGOUT" data-ref="_M/NJSC32_XPHASE_MSGOUT">NJSC32_XPHASE_MSGOUT</dfn>		0x0008</u></td></tr>
<tr><th id="259">259</th><td><u># define <dfn class="macro" id="_M/NJSC32_XPHASE_STATUS" data-ref="_M/NJSC32_XPHASE_STATUS">NJSC32_XPHASE_STATUS</dfn>		0x0010</u></td></tr>
<tr><th id="260">260</th><td><u># define <dfn class="macro" id="_M/NJSC32_XPHASE_ILLEGAL" data-ref="_M/NJSC32_XPHASE_ILLEGAL">NJSC32_XPHASE_ILLEGAL</dfn>		0x0020</u></td></tr>
<tr><th id="261">261</th><td><u># define <dfn class="macro" id="_M/NJSC32_XPHASE_BUS_FREE" data-ref="_M/NJSC32_XPHASE_BUS_FREE">NJSC32_XPHASE_BUS_FREE</dfn>		0x0040</u></td></tr>
<tr><th id="262">262</th><td><u># define <dfn class="macro" id="_M/NJSC32_XPHASE_PAUSED_MSG_IN" data-ref="_M/NJSC32_XPHASE_PAUSED_MSG_IN">NJSC32_XPHASE_PAUSED_MSG_IN</dfn>	0x0080</u></td></tr>
<tr><th id="263">263</th><td><u># define <dfn class="macro" id="_M/NJSC32_XPHASE_PAUSED_MSG_OUT" data-ref="_M/NJSC32_XPHASE_PAUSED_MSG_OUT">NJSC32_XPHASE_PAUSED_MSG_OUT</dfn>	0x0100</u></td></tr>
<tr><th id="264">264</th><td><u># define <dfn class="macro" id="_M/NJSC32_XPHASE_SEL_TIMEOUT" data-ref="_M/NJSC32_XPHASE_SEL_TIMEOUT">NJSC32_XPHASE_SEL_TIMEOUT</dfn>	0x0200</u></td></tr>
<tr><th id="265">265</th><td><u># define <dfn class="macro" id="_M/NJSC32_XPHASE_MSGIN_00" data-ref="_M/NJSC32_XPHASE_MSGIN_00">NJSC32_XPHASE_MSGIN_00</dfn>		0x0400	/* Command Complete */</u></td></tr>
<tr><th id="266">266</th><td><u># define <dfn class="macro" id="_M/NJSC32_XPHASE_MSGIN_02" data-ref="_M/NJSC32_XPHASE_MSGIN_02">NJSC32_XPHASE_MSGIN_02</dfn>		0x0800	/* Save Data Pointer */</u></td></tr>
<tr><th id="267">267</th><td><u># define <dfn class="macro" id="_M/NJSC32_XPHASE_MSGIN_03" data-ref="_M/NJSC32_XPHASE_MSGIN_03">NJSC32_XPHASE_MSGIN_03</dfn>		0x1000	/* Restore Pointers */</u></td></tr>
<tr><th id="268">268</th><td><u># define <dfn class="macro" id="_M/NJSC32_XPHASE_MSGIN_04" data-ref="_M/NJSC32_XPHASE_MSGIN_04">NJSC32_XPHASE_MSGIN_04</dfn>		0x2000	/* Disconnect */</u></td></tr>
<tr><th id="269">269</th><td>					<i>/* reserved */</i></td></tr>
<tr><th id="270">270</th><td><u># define <dfn class="macro" id="_M/NJSC32_XPHASE_AUTOSCSI_BUSY" data-ref="_M/NJSC32_XPHASE_AUTOSCSI_BUSY">NJSC32_XPHASE_AUTOSCSI_BUSY</dfn>	0x8000</u></td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_SCSI_CSB_IN" data-ref="_M/NJSC32_REG_SCSI_CSB_IN">NJSC32_REG_SCSI_CSB_IN</dfn>		0x42	/* len=1 RO */</u></td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_SCSI_MSG_OUT" data-ref="_M/NJSC32_REG_SCSI_MSG_OUT">NJSC32_REG_SCSI_MSG_OUT</dfn>		0x44	/* len=4 R/W */</u></td></tr>
<tr><th id="275">275</th><td><u># define <dfn class="macro" id="_M/NJSC32_MSGOUT_COUNT_MASK" data-ref="_M/NJSC32_MSGOUT_COUNT_MASK">NJSC32_MSGOUT_COUNT_MASK</dfn>	0x00000003</u></td></tr>
<tr><th id="276">276</th><td><u># define <dfn class="macro" id="_M/NJSC32_MSGOUT_MAX_AUTO" data-ref="_M/NJSC32_MSGOUT_MAX_AUTO">NJSC32_MSGOUT_MAX_AUTO</dfn>		3</u></td></tr>
<tr><th id="277">277</th><td><u># define <dfn class="macro" id="_M/NJSC32_MSGOUT_VALID" data-ref="_M/NJSC32_MSGOUT_VALID">NJSC32_MSGOUT_VALID</dfn>		0x00000080</u></td></tr>
<tr><th id="278">278</th><td><u># define <dfn class="macro" id="_M/NJSC32_MSGOUT_MSG1_SHIFT" data-ref="_M/NJSC32_MSGOUT_MSG1_SHIFT">NJSC32_MSGOUT_MSG1_SHIFT</dfn>	8	/* used only if cnt == 3 */</u></td></tr>
<tr><th id="279">279</th><td><u># define <dfn class="macro" id="_M/NJSC32_MSGOUT_MSG2_SHIFT" data-ref="_M/NJSC32_MSGOUT_MSG2_SHIFT">NJSC32_MSGOUT_MSG2_SHIFT</dfn>	16	/* used if cnt == 2 or 3 */</u></td></tr>
<tr><th id="280">280</th><td><u># define <dfn class="macro" id="_M/NJSC32_MSGOUT_MSG3_SHIFT" data-ref="_M/NJSC32_MSGOUT_MSG3_SHIFT">NJSC32_MSGOUT_MSG3_SHIFT</dfn>	24</u></td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_SEL_TIMEOUT" data-ref="_M/NJSC32_REG_SEL_TIMEOUT">NJSC32_REG_SEL_TIMEOUT</dfn>		0x48	/* len=2 R/W */</u></td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_SAVED_ACK_CNT" data-ref="_M/NJSC32_REG_SAVED_ACK_CNT">NJSC32_REG_SAVED_ACK_CNT</dfn>	0x4c	/* len=4 RO */</u></td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_HTOS_DATA_DELAY" data-ref="_M/NJSC32_REG_HTOS_DATA_DELAY">NJSC32_REG_HTOS_DATA_DELAY</dfn>	0x50	/* len=1 R/W (UDE) */</u></td></tr>
<tr><th id="287">287</th><td><u># define <dfn class="macro" id="_M/NJSC32_HTOSDATADELAY_FACTOR" data-ref="_M/NJSC32_HTOSDATADELAY_FACTOR">NJSC32_HTOSDATADELAY_FACTOR</dfn>	0x07</u></td></tr>
<tr><th id="288">288</th><td><u># define <dfn class="macro" id="_M/NJSC32_HTOSDATADELAY_DATA_SEL" data-ref="_M/NJSC32_HTOSDATADELAY_DATA_SEL">NJSC32_HTOSDATADELAY_DATA_SEL</dfn>	0x80</u></td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_STOH_DATA_DELAY" data-ref="_M/NJSC32_REG_STOH_DATA_DELAY">NJSC32_REG_STOH_DATA_DELAY</dfn>	0x54	/* len=1 R/W (UDE) */</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_ACK_SUM_CHECK_RD" data-ref="_M/NJSC32_REG_ACK_SUM_CHECK_RD">NJSC32_REG_ACK_SUM_CHECK_RD</dfn>	0x58	/* len=2 RO (UDE) */</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/NJSC32_REG_REQ_SUM_CHECK_RD" data-ref="_M/NJSC32_REG_REQ_SUM_CHECK_RD">NJSC32_REG_REQ_SUM_CHECK_RD</dfn>	0x5c	/* len=2 RO (UDE) */</u></td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td><i>/*</i></td></tr>
<tr><th id="295">295</th><td><i> * Indexed registers</i></td></tr>
<tr><th id="296">296</th><td><i> */</i></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/NJSC32_IREG_CLOCK" data-ref="_M/NJSC32_IREG_CLOCK">NJSC32_IREG_CLOCK</dfn>		0x00	/* len=1 R/W */</u></td></tr>
<tr><th id="298">298</th><td><u># define <dfn class="macro" id="_M/NJSC32_CLOCK_DIV_2" data-ref="_M/NJSC32_CLOCK_DIV_2">NJSC32_CLOCK_DIV_2</dfn>		0x01	/* external 20MHz (FAST SCSI)*/</u></td></tr>
<tr><th id="299">299</th><td><u># define <dfn class="macro" id="_M/NJSC32_CLOCK_DIV_4" data-ref="_M/NJSC32_CLOCK_DIV_4">NJSC32_CLOCK_DIV_4</dfn>		0x02	/* external 40MHz (Ultra SCSI)*/</u></td></tr>
<tr><th id="300">300</th><td><u># define <dfn class="macro" id="_M/NJSC32_CLOCK_PCICLK" data-ref="_M/NJSC32_CLOCK_PCICLK">NJSC32_CLOCK_PCICLK</dfn>		0x80	/* PCI 33.3MHz */</u></td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/NJSC32_IREG_TERM_PWR" data-ref="_M/NJSC32_IREG_TERM_PWR">NJSC32_IREG_TERM_PWR</dfn>		0x01	/* len=1 R/W */</u></td></tr>
<tr><th id="303">303</th><td><u># define <dfn class="macro" id="_M/NJSC32_TERMPWR_BPWR" data-ref="_M/NJSC32_TERMPWR_BPWR">NJSC32_TERMPWR_BPWR</dfn>		0x01	/* supply termination power */</u></td></tr>
<tr><th id="304">304</th><td><u># define <dfn class="macro" id="_M/NJSC32_TERMPWR_SENSE" data-ref="_M/NJSC32_TERMPWR_SENSE">NJSC32_TERMPWR_SENSE</dfn>		0x02	/* RO */</u></td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/NJSC32_IREG_EXT_PORT_DDR" data-ref="_M/NJSC32_IREG_EXT_PORT_DDR">NJSC32_IREG_EXT_PORT_DDR</dfn>	0x02	/* len=1 R/W */</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/NJSC32_IREG_EXT_PORT" data-ref="_M/NJSC32_IREG_EXT_PORT">NJSC32_IREG_EXT_PORT</dfn>		0x03	/* len=1 R/W */</u></td></tr>
<tr><th id="308">308</th><td><u># define <dfn class="macro" id="_M/NJSC32_EXTPORT_LED_ON" data-ref="_M/NJSC32_EXTPORT_LED_ON">NJSC32_EXTPORT_LED_ON</dfn>		0x00</u></td></tr>
<tr><th id="309">309</th><td><u># define <dfn class="macro" id="_M/NJSC32_EXTPORT_LED_OFF" data-ref="_M/NJSC32_EXTPORT_LED_OFF">NJSC32_EXTPORT_LED_OFF</dfn>		0x01</u></td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/NJSC32_IREG_IRQ_SELECT" data-ref="_M/NJSC32_IREG_IRQ_SELECT">NJSC32_IREG_IRQ_SELECT</dfn>		0x04	/* len=2 R/W */</u></td></tr>
<tr><th id="312">312</th><td><u># define <dfn class="macro" id="_M/NJSC32_IRQSEL_RESELECT" data-ref="_M/NJSC32_IRQSEL_RESELECT">NJSC32_IRQSEL_RESELECT</dfn>		0x0001</u></td></tr>
<tr><th id="313">313</th><td><u># define <dfn class="macro" id="_M/NJSC32_IRQSEL_PHASE_CHANGE" data-ref="_M/NJSC32_IRQSEL_PHASE_CHANGE">NJSC32_IRQSEL_PHASE_CHANGE</dfn>	0x0002</u></td></tr>
<tr><th id="314">314</th><td><u># define <dfn class="macro" id="_M/NJSC32_IRQSEL_SCSIRESET" data-ref="_M/NJSC32_IRQSEL_SCSIRESET">NJSC32_IRQSEL_SCSIRESET</dfn>	0x0004</u></td></tr>
<tr><th id="315">315</th><td><u># define <dfn class="macro" id="_M/NJSC32_IRQSEL_TIMER" data-ref="_M/NJSC32_IRQSEL_TIMER">NJSC32_IRQSEL_TIMER</dfn>		0x0008</u></td></tr>
<tr><th id="316">316</th><td><u># define <dfn class="macro" id="_M/NJSC32_IRQSEL_FIFO_THRESHOLD" data-ref="_M/NJSC32_IRQSEL_FIFO_THRESHOLD">NJSC32_IRQSEL_FIFO_THRESHOLD</dfn>	0x0010</u></td></tr>
<tr><th id="317">317</th><td><u># define <dfn class="macro" id="_M/NJSC32_IRQSEL_TARGET_ABORT" data-ref="_M/NJSC32_IRQSEL_TARGET_ABORT">NJSC32_IRQSEL_TARGET_ABORT</dfn>	0x0020</u></td></tr>
<tr><th id="318">318</th><td><u># define <dfn class="macro" id="_M/NJSC32_IRQSEL_MASTER_ABORT" data-ref="_M/NJSC32_IRQSEL_MASTER_ABORT">NJSC32_IRQSEL_MASTER_ABORT</dfn>	0x0040</u></td></tr>
<tr><th id="319">319</th><td><u># define <dfn class="macro" id="_M/NJSC32_IRQSEL_SERR" data-ref="_M/NJSC32_IRQSEL_SERR">NJSC32_IRQSEL_SERR</dfn>		0x0080</u></td></tr>
<tr><th id="320">320</th><td><u># define <dfn class="macro" id="_M/NJSC32_IRQSEL_PERR" data-ref="_M/NJSC32_IRQSEL_PERR">NJSC32_IRQSEL_PERR</dfn>		0x0100</u></td></tr>
<tr><th id="321">321</th><td><u># define <dfn class="macro" id="_M/NJSC32_IRQSEL_BMCNTERR" data-ref="_M/NJSC32_IRQSEL_BMCNTERR">NJSC32_IRQSEL_BMCNTERR</dfn>		0x0200</u></td></tr>
<tr><th id="322">322</th><td><u># define <dfn class="macro" id="_M/NJSC32_IRQSEL_AUTO_SCSI_SEQ" data-ref="_M/NJSC32_IRQSEL_AUTO_SCSI_SEQ">NJSC32_IRQSEL_AUTO_SCSI_SEQ</dfn>	0x0400</u></td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/NJSC32_IREG_OLD_SCSI_PHASE" data-ref="_M/NJSC32_IREG_OLD_SCSI_PHASE">NJSC32_IREG_OLD_SCSI_PHASE</dfn>	0x05	/* len=1 R/W */</u></td></tr>
<tr><th id="325">325</th><td><u># define <dfn class="macro" id="_M/NJSC32_OLDSCSI_PHASE_MSG" data-ref="_M/NJSC32_OLDSCSI_PHASE_MSG">NJSC32_OLDSCSI_PHASE_MSG</dfn>	0x01</u></td></tr>
<tr><th id="326">326</th><td><u># define <dfn class="macro" id="_M/NJSC32_OLDSCSI_PHASE_IO" data-ref="_M/NJSC32_OLDSCSI_PHASE_IO">NJSC32_OLDSCSI_PHASE_IO</dfn>	0x02</u></td></tr>
<tr><th id="327">327</th><td><u># define <dfn class="macro" id="_M/NJSC32_OLDSCSI_PHASE_CD" data-ref="_M/NJSC32_OLDSCSI_PHASE_CD">NJSC32_OLDSCSI_PHASE_CD</dfn>	0x04</u></td></tr>
<tr><th id="328">328</th><td><u># define <dfn class="macro" id="_M/NJSC32_OLDSCSI_PHASE_BUSY" data-ref="_M/NJSC32_OLDSCSI_PHASE_BUSY">NJSC32_OLDSCSI_PHASE_BUSY</dfn>	0x08</u></td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/NJSC32_IREG_FIFO_THRESHOLD_FULL" data-ref="_M/NJSC32_IREG_FIFO_THRESHOLD_FULL">NJSC32_IREG_FIFO_THRESHOLD_FULL</dfn>		0x06	/* len=1 R/W */</u></td></tr>
<tr><th id="331">331</th><td><u># define <dfn class="macro" id="_M/NJSC32_FIFO_FULL_PIO_MMIO" data-ref="_M/NJSC32_FIFO_FULL_PIO_MMIO">NJSC32_FIFO_FULL_PIO_MMIO</dfn>	0x40</u></td></tr>
<tr><th id="332">332</th><td><u># define <dfn class="macro" id="_M/NJSC32_FIFO_FULL_BUSMASTER" data-ref="_M/NJSC32_FIFO_FULL_BUSMASTER">NJSC32_FIFO_FULL_BUSMASTER</dfn>	0x10</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/NJSC32_IREG_FIFO_THRESHOLD_EMPTY" data-ref="_M/NJSC32_IREG_FIFO_THRESHOLD_EMPTY">NJSC32_IREG_FIFO_THRESHOLD_EMPTY</dfn>	0x07	/* len=1 R/W */</u></td></tr>
<tr><th id="334">334</th><td><u># define <dfn class="macro" id="_M/NJSC32_FIFO_EMPTY_PIO_MMIO" data-ref="_M/NJSC32_FIFO_EMPTY_PIO_MMIO">NJSC32_FIFO_EMPTY_PIO_MMIO</dfn>	0x40</u></td></tr>
<tr><th id="335">335</th><td><u># define <dfn class="macro" id="_M/NJSC32_FIFO_EMPTY_BUSMASTER" data-ref="_M/NJSC32_FIFO_EMPTY_BUSMASTER">NJSC32_FIFO_EMPTY_BUSMASTER</dfn>	0x60</u></td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/NJSC32_IREG_EXP_ROM" data-ref="_M/NJSC32_IREG_EXP_ROM">NJSC32_IREG_EXP_ROM</dfn>		0x08	/* len=1 R/W */</u></td></tr>
<tr><th id="338">338</th><td><u># define <dfn class="macro" id="_M/NJSC32_EXPROM_WRITE_ENB" data-ref="_M/NJSC32_EXPROM_WRITE_ENB">NJSC32_EXPROM_WRITE_ENB</dfn>	0x01</u></td></tr>
<tr><th id="339">339</th><td><u># define <dfn class="macro" id="_M/NJSC32_EXPROM_IO_ACCESS_ENB" data-ref="_M/NJSC32_EXPROM_IO_ACCESS_ENB">NJSC32_EXPROM_IO_ACCESS_ENB</dfn>	0x02</u></td></tr>
<tr><th id="340">340</th><td><u># define <dfn class="macro" id="_M/NJSC32_EXPROM_ADR_CLEAR" data-ref="_M/NJSC32_EXPROM_ADR_CLEAR">NJSC32_EXPROM_ADR_CLEAR</dfn>	0x04</u></td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/NJSC32_IREG_EXP_ROM_ADR" data-ref="_M/NJSC32_IREG_EXP_ROM_ADR">NJSC32_IREG_EXP_ROM_ADR</dfn>		0x09	/* len=1 R/W */</u></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/NJSC32_IREG_EXP_ROM_DATA" data-ref="_M/NJSC32_IREG_EXP_ROM_DATA">NJSC32_IREG_EXP_ROM_DATA</dfn>	0x0a	/* len=1 R/W */</u></td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/NJSC32_IREG_CHIP_MODE" data-ref="_M/NJSC32_IREG_CHIP_MODE">NJSC32_IREG_CHIP_MODE</dfn>		0x0b	/* len=1 RO (Bi only)*/</u></td></tr>
<tr><th id="346">346</th><td><u># define <dfn class="macro" id="_M/NJSC32_CHIPMODE_OEM_MASK" data-ref="_M/NJSC32_CHIPMODE_OEM_MASK">NJSC32_CHIPMODE_OEM_MASK</dfn>	0x06</u></td></tr>
<tr><th id="347">347</th><td><u>#  define <dfn class="macro" id="_M/NJSC32_CHIPMODE_OEM_IODATA" data-ref="_M/NJSC32_CHIPMODE_OEM_IODATA">NJSC32_CHIPMODE_OEM_IODATA</dfn>	0x00	/* I-O DATA */</u></td></tr>
<tr><th id="348">348</th><td><u>#  define <dfn class="macro" id="_M/NJSC32_CHIPMODE_OEM_KME" data-ref="_M/NJSC32_CHIPMODE_OEM_KME">NJSC32_CHIPMODE_OEM_KME</dfn>	0x02	/* Kyushu Matsushita Electric */</u></td></tr>
<tr><th id="349">349</th><td><u>#  define <dfn class="macro" id="_M/NJSC32_CHIPMODE_OEM_WORKBIT" data-ref="_M/NJSC32_CHIPMODE_OEM_WORKBIT">NJSC32_CHIPMODE_OEM_WORKBIT</dfn>	0x04	/* Workbit */</u></td></tr>
<tr><th id="350">350</th><td><u>#  define <dfn class="macro" id="_M/NJSC32_CHIPMODE_OEM_EXTROM" data-ref="_M/NJSC32_CHIPMODE_OEM_EXTROM">NJSC32_CHIPMODE_OEM_EXTROM</dfn>	0x06</u></td></tr>
<tr><th id="351">351</th><td><u># define <dfn class="macro" id="_M/NJSC32_CHIPMODE_OPTB" data-ref="_M/NJSC32_CHIPMODE_OPTB">NJSC32_CHIPMODE_OPTB</dfn>		0x08</u></td></tr>
<tr><th id="352">352</th><td><u># define <dfn class="macro" id="_M/NJSC32_CHIPMODE_OPTC" data-ref="_M/NJSC32_CHIPMODE_OPTC">NJSC32_CHIPMODE_OPTC</dfn>		0x10</u></td></tr>
<tr><th id="353">353</th><td><u># define <dfn class="macro" id="_M/NJSC32_CHIPMODE_OPTD" data-ref="_M/NJSC32_CHIPMODE_OPTD">NJSC32_CHIPMODE_OPTD</dfn>		0x20</u></td></tr>
<tr><th id="354">354</th><td><u># define <dfn class="macro" id="_M/NJSC32_CHIPMODE_OPTE" data-ref="_M/NJSC32_CHIPMODE_OPTE">NJSC32_CHIPMODE_OPTE</dfn>		0x40</u></td></tr>
<tr><th id="355">355</th><td><u># define <dfn class="macro" id="_M/NJSC32_CHIPMODE_OPTF" data-ref="_M/NJSC32_CHIPMODE_OPTF">NJSC32_CHIPMODE_OPTF</dfn>		0x80</u></td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/NJSC32_IREG_MISC" data-ref="_M/NJSC32_IREG_MISC">NJSC32_IREG_MISC</dfn>		0x0c	/* len=2 R/W */</u></td></tr>
<tr><th id="358">358</th><td><u># define <dfn class="macro" id="_M/NJSC32_MISC_SCSI_DIRECTION_DETECTOR_SELECT" data-ref="_M/NJSC32_MISC_SCSI_DIRECTION_DETECTOR_SELECT">NJSC32_MISC_SCSI_DIRECTION_DETECTOR_SELECT</dfn>	0x0001</u></td></tr>
<tr><th id="359">359</th><td><u># define <dfn class="macro" id="_M/NJSC32_MISC_SCSI2HOST_DIRECTION_VALID" data-ref="_M/NJSC32_MISC_SCSI2HOST_DIRECTION_VALID">NJSC32_MISC_SCSI2HOST_DIRECTION_VALID</dfn>		0x0002	/* RO */</u></td></tr>
<tr><th id="360">360</th><td><u># define <dfn class="macro" id="_M/NJSC32_MISC_HOST2SCSI_DIRECTION_VALID" data-ref="_M/NJSC32_MISC_HOST2SCSI_DIRECTION_VALID">NJSC32_MISC_HOST2SCSI_DIRECTION_VALID</dfn>		0x0004	/* RO */</u></td></tr>
<tr><th id="361">361</th><td><u># define <dfn class="macro" id="_M/NJSC32_MISC_DELAYED_BMSTART" data-ref="_M/NJSC32_MISC_DELAYED_BMSTART">NJSC32_MISC_DELAYED_BMSTART</dfn>			0x0008</u></td></tr>
<tr><th id="362">362</th><td><u># define <dfn class="macro" id="_M/NJSC32_MISC_MASTER_TERMINATION_SELECT" data-ref="_M/NJSC32_MISC_MASTER_TERMINATION_SELECT">NJSC32_MISC_MASTER_TERMINATION_SELECT</dfn>		0x0010</u></td></tr>
<tr><th id="363">363</th><td><u># define <dfn class="macro" id="_M/NJSC32_MISC_BMREQ_NEGATE_TIMING_SEL" data-ref="_M/NJSC32_MISC_BMREQ_NEGATE_TIMING_SEL">NJSC32_MISC_BMREQ_NEGATE_TIMING_SEL</dfn>		0x0020</u></td></tr>
<tr><th id="364">364</th><td><u># define <dfn class="macro" id="_M/NJSC32_MISC_AUTOSEL_TIMING_SEL" data-ref="_M/NJSC32_MISC_AUTOSEL_TIMING_SEL">NJSC32_MISC_AUTOSEL_TIMING_SEL</dfn>			0x0040</u></td></tr>
<tr><th id="365">365</th><td><u># define <dfn class="macro" id="_M/NJSC32_MISC_MABORT_MASK" data-ref="_M/NJSC32_MISC_MABORT_MASK">NJSC32_MISC_MABORT_MASK</dfn>			0x0080	/* (UDE) */</u></td></tr>
<tr><th id="366">366</th><td><u># define <dfn class="macro" id="_M/NJSC32_MISC_BMSTOP_CHANGE2_NONDATA_PHASE" data-ref="_M/NJSC32_MISC_BMSTOP_CHANGE2_NONDATA_PHASE">NJSC32_MISC_BMSTOP_CHANGE2_NONDATA_PHASE</dfn>	0x0100	/* (UDE) */</u></td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/NJSC32_IREG_BM" data-ref="_M/NJSC32_IREG_BM">NJSC32_IREG_BM</dfn>			0x0d	/* len=1 R/W */</u></td></tr>
<tr><th id="369">369</th><td><u># define <dfn class="macro" id="_M/NJSC32_BM_CYCLE0" data-ref="_M/NJSC32_BM_CYCLE0">NJSC32_BM_CYCLE0</dfn>			0x01</u></td></tr>
<tr><th id="370">370</th><td><u># define <dfn class="macro" id="_M/NJSC32_BM_CYCLE1" data-ref="_M/NJSC32_BM_CYCLE1">NJSC32_BM_CYCLE1</dfn>			0x02</u></td></tr>
<tr><th id="371">371</th><td><u># define <dfn class="macro" id="_M/NJSC32_BM_FRAME_ASSERT_TIMING" data-ref="_M/NJSC32_BM_FRAME_ASSERT_TIMING">NJSC32_BM_FRAME_ASSERT_TIMING</dfn>		0x04</u></td></tr>
<tr><th id="372">372</th><td><u># define <dfn class="macro" id="_M/NJSC32_BM_IRDY_ASSERT_TIMING" data-ref="_M/NJSC32_BM_IRDY_ASSERT_TIMING">NJSC32_BM_IRDY_ASSERT_TIMING</dfn>		0x08</u></td></tr>
<tr><th id="373">373</th><td><u># define <dfn class="macro" id="_M/NJSC32_BM_SINGLE_MASTER" data-ref="_M/NJSC32_BM_SINGLE_MASTER">NJSC32_BM_SINGLE_MASTER</dfn>		0x10</u></td></tr>
<tr><th id="374">374</th><td><u># define <dfn class="macro" id="_M/NJSC32_BM_MEMRD_CMD0" data-ref="_M/NJSC32_BM_MEMRD_CMD0">NJSC32_BM_MEMRD_CMD0</dfn>			0x20</u></td></tr>
<tr><th id="375">375</th><td><u># define <dfn class="macro" id="_M/NJSC32_BM_SGT_AUTO_PARA_MEMRD_CMD" data-ref="_M/NJSC32_BM_SGT_AUTO_PARA_MEMRD_CMD">NJSC32_BM_SGT_AUTO_PARA_MEMRD_CMD</dfn>	0x40</u></td></tr>
<tr><th id="376">376</th><td><u># define <dfn class="macro" id="_M/NJSC32_BM_MEMRD_CMD1" data-ref="_M/NJSC32_BM_MEMRD_CMD1">NJSC32_BM_MEMRD_CMD1</dfn>			0x80</u></td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/NJSC32_IREG_UP_CNT" data-ref="_M/NJSC32_IREG_UP_CNT">NJSC32_IREG_UP_CNT</dfn>		0x0f	/* len=1 WO */</u></td></tr>
<tr><th id="379">379</th><td><u># define <dfn class="macro" id="_M/NJSC32_UPCNT_REQCNT" data-ref="_M/NJSC32_UPCNT_REQCNT">NJSC32_UPCNT_REQCNT</dfn>		0x01</u></td></tr>
<tr><th id="380">380</th><td><u># define <dfn class="macro" id="_M/NJSC32_UPCNT_ACKCNT" data-ref="_M/NJSC32_UPCNT_ACKCNT">NJSC32_UPCNT_ACKCNT</dfn>		0x02</u></td></tr>
<tr><th id="381">381</th><td><u># define <dfn class="macro" id="_M/NJSC32_UPCNT_BMADR" data-ref="_M/NJSC32_UPCNT_BMADR">NJSC32_UPCNT_BMADR</dfn>		0x10</u></td></tr>
<tr><th id="382">382</th><td><u># define <dfn class="macro" id="_M/NJSC32_UPCNT_BMCNT" data-ref="_M/NJSC32_UPCNT_BMCNT">NJSC32_UPCNT_BMCNT</dfn>		0x20</u></td></tr>
<tr><th id="383">383</th><td><u># define <dfn class="macro" id="_M/NJSC32_UPCNT_SGTCNT" data-ref="_M/NJSC32_UPCNT_SGTCNT">NJSC32_UPCNT_SGTCNT</dfn>		0x80</u></td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/NJSC32_IREG_CFG_CMD_STR" data-ref="_M/NJSC32_IREG_CFG_CMD_STR">NJSC32_IREG_CFG_CMD_STR</dfn>		0x10	/* len=2 RO */</u></td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/NJSC32_IREG_CFG_LATE_CACHE" data-ref="_M/NJSC32_IREG_CFG_LATE_CACHE">NJSC32_IREG_CFG_LATE_CACHE</dfn>	0x11	/* len=2 R/W */</u></td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/NJSC32_IREG_CFG_BASE_ADR1" data-ref="_M/NJSC32_IREG_CFG_BASE_ADR1">NJSC32_IREG_CFG_BASE_ADR1</dfn>	0x12	/* len=2 RO */</u></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/NJSC32_IREG_CFG_BASE_ADR2" data-ref="_M/NJSC32_IREG_CFG_BASE_ADR2">NJSC32_IREG_CFG_BASE_ADR2</dfn>	0x13	/* len=2 RO */</u></td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/NJSC32_IREG_CFG_INLINE" data-ref="_M/NJSC32_IREG_CFG_INLINE">NJSC32_IREG_CFG_INLINE</dfn>		0x14	/* len=2 RO */</u></td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/NJSC32_IREG_SERIAL_ROM" data-ref="_M/NJSC32_IREG_SERIAL_ROM">NJSC32_IREG_SERIAL_ROM</dfn>		0x15	/* len=1 R/W (UDE) */</u></td></tr>
<tr><th id="395">395</th><td><u># define <dfn class="macro" id="_M/NJSC32_SERIALROM_CLOCK" data-ref="_M/NJSC32_SERIALROM_CLOCK">NJSC32_SERIALROM_CLOCK</dfn>		0x01</u></td></tr>
<tr><th id="396">396</th><td><u># define <dfn class="macro" id="_M/NJSC32_SERIALROM_ENABLE" data-ref="_M/NJSC32_SERIALROM_ENABLE">NJSC32_SERIALROM_ENABLE</dfn>	0x02</u></td></tr>
<tr><th id="397">397</th><td><u># define <dfn class="macro" id="_M/NJSC32_SERIALROM_DATA" data-ref="_M/NJSC32_SERIALROM_DATA">NJSC32_SERIALROM_DATA</dfn>		0x04</u></td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/NJSC32_IREG_HST_POINTER" data-ref="_M/NJSC32_IREG_HST_POINTER">NJSC32_IREG_HST_POINTER</dfn>	0x16	/* len=1 R/W */</u></td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/NJSC32_IREG_SREQ_DELAY" data-ref="_M/NJSC32_IREG_SREQ_DELAY">NJSC32_IREG_SREQ_DELAY</dfn>		0x17	/* len=1 R/W (UDE) */</u></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/NJSC32_IREG_SACK_DELAY" data-ref="_M/NJSC32_IREG_SACK_DELAY">NJSC32_IREG_SACK_DELAY</dfn>		0x18	/* len=1 R/W (UDE) */</u></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/NJSC32_IREG_SREQ_NOISE_CANCEL" data-ref="_M/NJSC32_IREG_SREQ_NOISE_CANCEL">NJSC32_IREG_SREQ_NOISE_CANCEL</dfn>	0x19	/* len=1 R/W (UDE) */</u></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/NJSC32_IREG_SDP_NOISE_CANCEL" data-ref="_M/NJSC32_IREG_SDP_NOISE_CANCEL">NJSC32_IREG_SDP_NOISE_CANCEL</dfn>	0x1a	/* len=1 R/W (UDE) */</u></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/NJSC32_IREG_DELAY_TEST" data-ref="_M/NJSC32_IREG_DELAY_TEST">NJSC32_IREG_DELAY_TEST</dfn>		0x1b	/* len=1 R/W (UDE) */</u></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/NJSC32_IREG_SD0_NOISE_CANCEL" data-ref="_M/NJSC32_IREG_SD0_NOISE_CANCEL">NJSC32_IREG_SD0_NOISE_CANCEL</dfn>	0x20	/* len=1 R/W (UDE) */</u></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/NJSC32_IREG_SD1_NOISE_CANCEL" data-ref="_M/NJSC32_IREG_SD1_NOISE_CANCEL">NJSC32_IREG_SD1_NOISE_CANCEL</dfn>	0x21	/* len=1 R/W (UDE) */</u></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/NJSC32_IREG_SD2_NOISE_CANCEL" data-ref="_M/NJSC32_IREG_SD2_NOISE_CANCEL">NJSC32_IREG_SD2_NOISE_CANCEL</dfn>	0x22	/* len=1 R/W (UDE) */</u></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/NJSC32_IREG_SD3_NOISE_CANCEL" data-ref="_M/NJSC32_IREG_SD3_NOISE_CANCEL">NJSC32_IREG_SD3_NOISE_CANCEL</dfn>	0x23	/* len=1 R/W (UDE) */</u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/NJSC32_IREG_SD4_NOISE_CANCEL" data-ref="_M/NJSC32_IREG_SD4_NOISE_CANCEL">NJSC32_IREG_SD4_NOISE_CANCEL</dfn>	0x24	/* len=1 R/W (UDE) */</u></td></tr>
<tr><th id="411">411</th><td><u>#define <dfn class="macro" id="_M/NJSC32_IREG_SD5_NOISE_CANCEL" data-ref="_M/NJSC32_IREG_SD5_NOISE_CANCEL">NJSC32_IREG_SD5_NOISE_CANCEL</dfn>	0x25	/* len=1 R/W (UDE) */</u></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/NJSC32_IREG_SD6_NOISE_CANCEL" data-ref="_M/NJSC32_IREG_SD6_NOISE_CANCEL">NJSC32_IREG_SD6_NOISE_CANCEL</dfn>	0x26	/* len=1 R/W (UDE) */</u></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/NJSC32_IREG_SD7_NOISE_CANCEL" data-ref="_M/NJSC32_IREG_SD7_NOISE_CANCEL">NJSC32_IREG_SD7_NOISE_CANCEL</dfn>	0x27	/* len=1 R/W (UDE) */</u></td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td><i>/*</i></td></tr>
<tr><th id="416">416</th><td><i> * DMA data structure</i></td></tr>
<tr><th id="417">417</th><td><i> */</i></td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td><i>/* scatter/gather transfer table entry (8 bytes) */</i></td></tr>
<tr><th id="420">420</th><td><b>struct</b> <dfn class="type def" id="njsc32_sgtable" title='njsc32_sgtable' data-ref="njsc32_sgtable" data-ref-filename="njsc32_sgtable">njsc32_sgtable</dfn> {</td></tr>
<tr><th id="421">421</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="njsc32_sgtable::sg_addr" title='njsc32_sgtable::sg_addr' data-ref="njsc32_sgtable::sg_addr" data-ref-filename="njsc32_sgtable..sg_addr">sg_addr</dfn>;	<i>/* transfer address (little endian) */</i></td></tr>
<tr><th id="422">422</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="njsc32_sgtable::sg_len" title='njsc32_sgtable::sg_len' data-ref="njsc32_sgtable::sg_len" data-ref-filename="njsc32_sgtable..sg_len">sg_len</dfn>;		<i>/* transfer length (little endian) */</i></td></tr>
<tr><th id="423">423</th><td><u>#define <dfn class="macro" id="_M/NJSC32_SGT_ENDMARK" data-ref="_M/NJSC32_SGT_ENDMARK">NJSC32_SGT_ENDMARK</dfn>	0x80000000</u></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/NJSC32_SGT_MAXSEGLEN" data-ref="_M/NJSC32_SGT_MAXSEGLEN">NJSC32_SGT_MAXSEGLEN</dfn>	0x10000</u></td></tr>
<tr><th id="425">425</th><td>};</td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/NJSC32_SGT_MAXENTRY" data-ref="_M/NJSC32_SGT_MAXENTRY">NJSC32_SGT_MAXENTRY</dfn>	18</u></td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td><i>/* autoparam (88 bytes) */</i></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/NJSC32_AUTOPARAM_CDBLEN" data-ref="_M/NJSC32_AUTOPARAM_CDBLEN">NJSC32_AUTOPARAM_CDBLEN</dfn>	16</u></td></tr>
<tr><th id="430">430</th><td><b>struct</b> <dfn class="type def" id="njsc32_autoparam" title='njsc32_autoparam' data-ref="njsc32_autoparam" data-ref-filename="njsc32_autoparam">njsc32_autoparam</dfn> {</td></tr>
<tr><th id="431">431</th><td>	<b>struct</b> <dfn class="type def" id="njsc32_autoparam_cdb" title='njsc32_autoparam_cdb' data-ref="njsc32_autoparam_cdb" data-ref-filename="njsc32_autoparam_cdb"><a class="type" href="#njsc32_autoparam_cdb" title='njsc32_autoparam_cdb' data-ref="njsc32_autoparam_cdb" data-ref-filename="njsc32_autoparam_cdb">njsc32_autoparam_cdb</a></dfn> {</td></tr>
<tr><th id="432">432</th><td>		<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="njsc32_autoparam_cdb::cdb_data" title='njsc32_autoparam_cdb::cdb_data' data-ref="njsc32_autoparam_cdb::cdb_data" data-ref-filename="njsc32_autoparam_cdb..cdb_data">cdb_data</dfn>;</td></tr>
<tr><th id="433">433</th><td>		<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="njsc32_autoparam_cdb::cdb_reserved0" title='njsc32_autoparam_cdb::cdb_reserved0' data-ref="njsc32_autoparam_cdb::cdb_reserved0" data-ref-filename="njsc32_autoparam_cdb..cdb_reserved0">cdb_reserved0</dfn>, <dfn class="decl field" id="njsc32_autoparam_cdb::cdb_reserved1" title='njsc32_autoparam_cdb::cdb_reserved1' data-ref="njsc32_autoparam_cdb::cdb_reserved1" data-ref-filename="njsc32_autoparam_cdb..cdb_reserved1">cdb_reserved1</dfn>, <dfn class="decl field" id="njsc32_autoparam_cdb::cdb_reserved2" title='njsc32_autoparam_cdb::cdb_reserved2' data-ref="njsc32_autoparam_cdb::cdb_reserved2" data-ref-filename="njsc32_autoparam_cdb..cdb_reserved2">cdb_reserved2</dfn>;</td></tr>
<tr><th id="434">434</th><td>	} <dfn class="decl field" id="njsc32_autoparam::ap_cdb" title='njsc32_autoparam::ap_cdb' data-ref="njsc32_autoparam::ap_cdb" data-ref-filename="njsc32_autoparam..ap_cdb">ap_cdb</dfn>[<a class="macro" href="#429" title="16" data-ref="_M/NJSC32_AUTOPARAM_CDBLEN">NJSC32_AUTOPARAM_CDBLEN</a>];	<i>/* Command Descriptor Block */</i></td></tr>
<tr><th id="435">435</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="njsc32_autoparam::ap_msgout" title='njsc32_autoparam::ap_msgout' data-ref="njsc32_autoparam::ap_msgout" data-ref-filename="njsc32_autoparam..ap_msgout">ap_msgout</dfn>;	<i>/* msgout buffer (little endian) */</i></td></tr>
<tr><th id="436">436</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="njsc32_autoparam::ap_sync" title='njsc32_autoparam::ap_sync' data-ref="njsc32_autoparam::ap_sync" data-ref-filename="njsc32_autoparam..ap_sync">ap_sync</dfn>;	<i>/* NJSC32_REG_SYNC */</i></td></tr>
<tr><th id="437">437</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="njsc32_autoparam::ap_ackwidth" title='njsc32_autoparam::ap_ackwidth' data-ref="njsc32_autoparam::ap_ackwidth" data-ref-filename="njsc32_autoparam..ap_ackwidth">ap_ackwidth</dfn>;	<i>/* NJSC32_REG_ACK_WIDTH */</i></td></tr>
<tr><th id="438">438</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="njsc32_autoparam::ap_targetid" title='njsc32_autoparam::ap_targetid' data-ref="njsc32_autoparam::ap_targetid" data-ref-filename="njsc32_autoparam..ap_targetid">ap_targetid</dfn>;	<i>/* initiator and target id */</i></td></tr>
<tr><th id="439">439</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="njsc32_autoparam::ap_sample" title='njsc32_autoparam::ap_sample' data-ref="njsc32_autoparam::ap_sample" data-ref-filename="njsc32_autoparam..ap_sample">ap_sample</dfn>;	<i>/* NJSC32_REG_SREQ_SAMPLING */</i></td></tr>
<tr><th id="440">440</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="njsc32_autoparam::ap_cmdctl" title='njsc32_autoparam::ap_cmdctl' data-ref="njsc32_autoparam::ap_cmdctl" data-ref-filename="njsc32_autoparam..ap_cmdctl">ap_cmdctl</dfn>;	<i>/* command control (little endian) */</i></td></tr>
<tr><th id="441">441</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="njsc32_autoparam::ap_xferctl" title='njsc32_autoparam::ap_xferctl' data-ref="njsc32_autoparam::ap_xferctl" data-ref-filename="njsc32_autoparam..ap_xferctl">ap_xferctl</dfn>;	<i>/* transfer control (little endian) */</i></td></tr>
<tr><th id="442">442</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="njsc32_autoparam::ap_sgtdmaaddr" title='njsc32_autoparam::ap_sgtdmaaddr' data-ref="njsc32_autoparam::ap_sgtdmaaddr" data-ref-filename="njsc32_autoparam..ap_sgtdmaaddr">ap_sgtdmaaddr</dfn>;	<i>/* SG table addr (little endian) */</i></td></tr>
<tr><th id="443">443</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="njsc32_autoparam::ap_pad" title='njsc32_autoparam::ap_pad' data-ref="njsc32_autoparam::ap_pad" data-ref-filename="njsc32_autoparam..ap_pad">ap_pad</dfn>[<var>2</var>];</td></tr>
<tr><th id="444">444</th><td>};</td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td><i>/*</i></td></tr>
<tr><th id="447">447</th><td><i> * device specific constants</i></td></tr>
<tr><th id="448">448</th><td><i> */</i></td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td><u>#define <dfn class="macro" id="_M/NJSC32_NTARGET" data-ref="_M/NJSC32_NTARGET">NJSC32_NTARGET</dfn>		8	/* Narrow SCSI */</u></td></tr>
<tr><th id="451">451</th><td><u>#define <dfn class="macro" id="_M/NJSC32_NLU" data-ref="_M/NJSC32_NLU">NJSC32_NLU</dfn>		8</u></td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/NJSC32_INITIATOR_ID" data-ref="_M/NJSC32_INITIATOR_ID">NJSC32_INITIATOR_ID</dfn>	7	/* fixed value? */</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/NJSC32_MAX_TARGET_ID" data-ref="_M/NJSC32_MAX_TARGET_ID">NJSC32_MAX_TARGET_ID</dfn>	6	/* 0..6 */</u></td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td><u>#<span data-ppcond="32">endif</span>	/* _NJSC32REG_H_ */</u></td></tr>
<tr><th id="457">457</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../cardbus/njs_cardbus.c.html'>netbsd/sys/dev/cardbus/njs_cardbus.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
