/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 12:56:00 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_genet_umac.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 8:22p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_GENET_UMAC_H__
#define BCHP_GENET_UMAC_H__

/***************************************************************************
 *GENET_UMAC
 ***************************************************************************/
#define BCHP_GENET_UMAC_UMAC_DUMMY               0x00080800 /* UniMAC Dummy Register */
#define BCHP_GENET_UMAC_HD_BKP_CNTL              0x00080804 /* UniMAC Half Duplex Backpressure Control Register */
#define BCHP_GENET_UMAC_CMD                      0x00080808 /* UniMCA Command Register */
#define BCHP_GENET_UMAC_MAC0                     0x0008080c /* UniMAC MAC 0 */
#define BCHP_GENET_UMAC_MAC1                     0x00080810 /* UniMAC MAC 1 */
#define BCHP_GENET_UMAC_FRM_LEN                  0x00080814 /* UniMAC Frame Length */
#define BCHP_GENET_UMAC_PAUSE_QUNAT              0x00080818 /* UniMAC Pause Quanta */
#define BCHP_GENET_UMAC_SFD_OFFSET               0x00080840 /* UniMCA EFM Preamble Length */
#define BCHP_GENET_UMAC_MODE                     0x00080844 /* UniMAC Mode */
#define BCHP_GENET_UMAC_FRM_TAG0                 0x00080848 /* UniMAC Preamble Outer TAG 0 */
#define BCHP_GENET_UMAC_FRM_TAG1                 0x0008084c /* UniMAC Preamble Outer TAG 1 */
#define BCHP_GENET_UMAC_TX_IPG_LEN               0x0008085c /* UniMAC Inter Packet Gap */
#define BCHP_GENET_UMAC_MACSEC_PROG_TX_CRC       0x00080b10 /* UniMAC Programmable CRC value */
#define BCHP_GENET_UMAC_MACSEC_CNTRL             0x00080b14 /* UniMAC Misc. MACSEC Control Register */
#define BCHP_GENET_UMAC_TS_STATUS_CNTRL          0x00080b18 /* UniMAC Timestamp Status */
#define BCHP_GENET_UMAC_TX_TS_DATA               0x00080b1c /* UniMAC Timestamp Data */
#define BCHP_GENET_UMAC_PAUSE_CNTRL              0x00080b30 /* UniMAC Repetitive Pause Control in TX direction */
#define BCHP_GENET_UMAC_TXFIFO_FLUSH             0x00080b34 /* UniMAC TX Flush */
#define BCHP_GENET_UMAC_RXFIFO_STAT              0x00080b38 /* UniMAC RX FIFO Status */
#define BCHP_GENET_UMAC_TXFIFO_STAT              0x00080b3c /* UniMAC TX FIFO Status */
#define BCHP_GENET_UMAC_PPP_CNTRL                0x00080b40 /* UniMAC PPP Control */
#define BCHP_GENET_UMAC_PPP_REFRESH_CNTRL        0x00080b44 /* UniMAC Refresh Control */
#define BCHP_GENET_UMAC_TX_PAUSE_PREL0           0x00080b48 /* UniMAC TX Pause PRBL[31:0] */
#define BCHP_GENET_UMAC_TX_PAUSE_PREL1           0x00080b4c /* UniMAC TX Pause PRBL[63:32] */
#define BCHP_GENET_UMAC_TX_PAUSE_PREL2           0x00080b50 /* UniMAC TX Pause PRBL[95:64] */
#define BCHP_GENET_UMAC_TX_PAUSE_PREL3           0x00080b54 /* UniMAC TX Pause PRBL[127:96] */
#define BCHP_GENET_UMAC_RX_PAUSE_PREL0           0x00080b58 /* UniMAC RX Pause PRBL[31:0] */
#define BCHP_GENET_UMAC_RX_PAUSE_PREL1           0x00080b5c /* UniMAC RX Pause PRBL[63:32] */
#define BCHP_GENET_UMAC_RX_PAUSE_PREL2           0x00080b60 /* UniMAC RX Pause PRBL[95:64] */
#define BCHP_GENET_UMAC_RX_PAUSE_PREL3           0x00080b64 /* UniMAC RX Pause PRBL[127:96] */
#define BCHP_GENET_UMAC_BKPU_CNTRL               0x00080e00 /* UniMAC Backpressure Control Register */
#define BCHP_GENET_UMAC_RXERR_MASK               0x00080e04 /* UniMAC RXERR Mask Register */
#define BCHP_GENET_UMAC_RX_MAX_PKT_SIZE          0x00080e08 /* UniMAC RX MAX packet Size Register */
#define BCHP_GENET_UMAC_VLAN_TAG                 0x00080e0c /* RBUF VLAN Tag Register */
#define BCHP_GENET_UMAC_MDIO_CMD                 0x00080e14 /* MDIO Command Register */
#define BCHP_GENET_UMAC_MDIO_CFG                 0x00080e18 /* MDIO Configuration Register */
#define BCHP_GENET_UMAC_RBUf_OVFL_PKT_CNT        0x00080e1c /* RBUF Overflow Count Register */
#define BCHP_GENET_UMAC_RBUF_ERR_CNT             0x00080e34 /* Discard Error Packet Counter */
#define BCHP_GENET_UMAC_MDF_CNT                  0x00080e38 /* MDF Discard Packet Counter */
#define BCHP_GENET_UMAC_TBUF_TSV_MASK_0          0x00080e3c /* TBUF TSV Mask Register 0 */
#define BCHP_GENET_UMAC_TBUF_TSV_MASK_1          0x00080e40 /* TBUF TSV Mask Register 1 */
#define BCHP_GENET_UMAC_TBUF_TSV_STATUS_0        0x00080e44 /* TBUF TSV Status Register 0 */
#define BCHP_GENET_UMAC_TBUF_TSV_STATUS_1        0x00080e48 /* TBUF TSV Status Register 1 */
#define BCHP_GENET_UMAC_DIAG_SEL                 0x00080e4c /* Diag Select Register */
#define BCHP_GENET_UMAC_MPD_CTRL                 0x00080e20 /* Magic Packet Control Registers */
#define BCHP_GENET_UMAC_PSW_MS                   0x00080e24 /* Magic Packet Optional password byte 0 and 1 */
#define BCHP_GENET_UMAC_PSW_LS                   0x00080e28 /* Magic Packet Optional password byte 2 ~ 5 */
#define BCHP_GENET_UMAC_MIB_CNTRL                0x00080d80 /* MIB Control Register */
#define BCHP_GENET_UMAC_GR64                     0x00080c00 /* Receive 64B Frame Counter */
#define BCHP_GENET_UMAC_GR127                    0x00080c04 /* Receive 65B to 127B Frame Counter */
#define BCHP_GENET_UMAC_GR255                    0x00080c08 /* Receive 128B to 255B Frame Counter */
#define BCHP_GENET_UMAC_GR511                    0x00080c0c /* Receive 256B to 511B Frame Counter */
#define BCHP_GENET_UMAC_GR1023                   0x00080c10 /* Receive 512B to 1023B Frame Counter */
#define BCHP_GENET_UMAC_GR1518                   0x00080c14 /* Receive 1024B to 1518B Frame Counter */
#define BCHP_GENET_UMAC_GRMGV                    0x00080c18 /* Receive 1519B to 1522B Good VLAN Frame Counter */
#define BCHP_GENET_UMAC_GR2047                   0x00080c1c /* Receive 1522B to 2047B Frame Counter */
#define BCHP_GENET_UMAC_GR4095                   0x00080c20 /* Receive 2048B to 4095B Frame Counter */
#define BCHP_GENET_UMAC_GR9216                   0x00080c24 /* Receive 4096B to 9216B Frame Counter */
#define BCHP_GENET_UMAC_GRPKT                    0x00080c28 /* Receive Packet Counter */
#define BCHP_GENET_UMAC_GRBYT                    0x00080c2c /* Receive Byte Counter */
#define BCHP_GENET_UMAC_GRMCA                    0x00080c30 /* Receive Multicast Frame Counter */
#define BCHP_GENET_UMAC_GRBCA                    0x00080c34 /* Receive Broadcast Frame Counter */
#define BCHP_GENET_UMAC_GRFCS                    0x00080c38 /* Receive FCS Error Counter */
#define BCHP_GENET_UMAC_GRXCF                    0x00080c3c /* Receive Control Frame Packet Counter */
#define BCHP_GENET_UMAC_GRXPF                    0x00080c40 /* Receive Pause Frame Packet Counter */
#define BCHP_GENET_UMAC_GRXUO                    0x00080c44 /* Receive Unknown OP Code Packet Counter */
#define BCHP_GENET_UMAC_GRALN                    0x00080c48 /* Receive Alignmenet Error Counter */
#define BCHP_GENET_UMAC_GRFLR                    0x00080c4c /* Receive Frame Length Out Of Range Counter */
#define BCHP_GENET_UMAC_GRCDE                    0x00080c50 /* Receive Code Error Packet Counter */
#define BCHP_GENET_UMAC_GRFCR                    0x00080c54 /* Receive Carrier Sense Error Packet Counter */
#define BCHP_GENET_UMAC_GROVR                    0x00080c58 /* Receive Oversize Packet Counter */
#define BCHP_GENET_UMAC_GRJBR                    0x00080c5c /* Receive Jabber Counter */
#define BCHP_GENET_UMAC_GRMTUE                   0x00080c60 /* Receive MTU Error Packet Counter */
#define BCHP_GENET_UMAC_GRPOK                    0x00080c64 /* Receive Good Packet Counter */
#define BCHP_GENET_UMAC_GRUC                     0x00080c68 /* Receive Unicast Packet Counter */
#define BCHP_GENET_UMAC_GRPPP                    0x00080c6c /* Receive PPP Packet Counter */
#define BCHP_GENET_UMAC_GRCRC                    0x00080c70 /* Receive CRC Match Packet Counter */
#define BCHP_GENET_UMAC_RRPKT                    0x00080d00 /* Receive RUNT Packet Counter */
#define BCHP_GENET_UMAC_RRUND                    0x00080d04 /* Receive RUNT Packet And Contain A Valid FCS */
#define BCHP_GENET_UMAC_RRFRG                    0x00080d08 /* Receive RUNT Packet And Contain Invalid FCS or Alignment Error */
#define BCHP_GENET_UMAC_RRBYT                    0x00080d0c /* Receive RUNT Packet Byte Counter */
#define BCHP_GENET_UMAC_TR64                     0x00080c80 /* Transmit 64B Frame Counter */
#define BCHP_GENET_UMAC_TR127                    0x00080c84 /* Transmit 65B to 127B Frame Counter */
#define BCHP_GENET_UMAC_TR255                    0x00080c88 /* Transmit 128B to 255B Frame Counter */
#define BCHP_GENET_UMAC_TR511                    0x00080c8c /* Transmit 256B to 511B Frame Counter */
#define BCHP_GENET_UMAC_TR1023                   0x00080c90 /* Transmit 512B to 1023B Frame Counter */
#define BCHP_GENET_UMAC_TR1518                   0x00080c94 /* Transmit 1024B to 1518B Frame Counter */
#define BCHP_GENET_UMAC_TRMGV                    0x00080c98 /* Transmit 1519B to 1522B Good VLAN Frame Counter */
#define BCHP_GENET_UMAC_TR2047                   0x00080c9c /* Transmit 1522B to 2047B Frame Counter */
#define BCHP_GENET_UMAC_TR4095                   0x00080ca0 /* Transmit 2048B to 4095B Frame Counter */
#define BCHP_GENET_UMAC_TR9216                   0x00080ca4 /* Transmit 4096B to 9216B Frame Counter */
#define BCHP_GENET_UMAC_GTPKT                    0x00080ca8 /* Transmit Packet Counter */
#define BCHP_GENET_UMAC_GTMCA                    0x00080cac /* Transmit Multicast Packet Counter */
#define BCHP_GENET_UMAC_GTBCA                    0x00080cb0 /* Transmit Broadcast Packet Counter */
#define BCHP_GENET_UMAC_GTXPF                    0x00080cb4 /* Transmit Pause Frame Packet Counter */
#define BCHP_GENET_UMAC_GTXCF                    0x00080cb8 /* Transmit Control Frame Packet Counter */
#define BCHP_GENET_UMAC_GTFCS                    0x00080cbc /* Transmit FCS Error Counter */
#define BCHP_GENET_UMAC_GTOVR                    0x00080cc0 /* Transmit Oversize Packet Counter */
#define BCHP_GENET_UMAC_GTDRF                    0x00080cc4 /* Transmit Deferral Packet Counter */
#define BCHP_GENET_UMAC_GTEDF                    0x00080cc8 /* Transmit Excessive Deferral Packet Counter */
#define BCHP_GENET_UMAC_GTSCL                    0x00080ccc /* Transmit Single Collision Packet Counter */
#define BCHP_GENET_UMAC_GTMCL                    0x00080cd0 /* Transmit Multiple Collision Packet Counter */
#define BCHP_GENET_UMAC_GTLCL                    0x00080cd4 /* Transmit Late Collision Packet Counter */
#define BCHP_GENET_UMAC_GTXCL                    0x00080cd8 /* Transmit Excessive Collision Packet Counter */
#define BCHP_GENET_UMAC_GTFRG                    0x00080cdc /* Transmit Fragments Packet Counter */
#define BCHP_GENET_UMAC_GTNCL                    0x00080ce0 /* Transmit Total Collision Counter */
#define BCHP_GENET_UMAC_GTJBR                    0x00080ce4 /* Transmit Jabber Counter */
#define BCHP_GENET_UMAC_GTBYT                    0x00080ce8 /* Transmit Byte Counter */
#define BCHP_GENET_UMAC_GTPOK                    0x00080cec /* Transmit Good Packet Counter */
#define BCHP_GENET_UMAC_GTUC                     0x00080cf0 /* Transmit Unicast Packet Counter */
#define BCHP_GENET_UMAC_MDF_CNTRL                0x00080e50 /* MDF Control Register */
#define BCHP_GENET_UMAC_MDF_ADDR0                0x00080e54 /* MDF Address Register 0 */
#define BCHP_GENET_UMAC_MDF_ADDR1                0x00080e58 /* MDF Address Register 1 */
#define BCHP_GENET_UMAC_MDF_ADDR2                0x00080e5c /* MDF Address Register 2 */
#define BCHP_GENET_UMAC_MDF_ADDR3                0x00080e60 /* MDF Address Register 3 */
#define BCHP_GENET_UMAC_MDF_ADDR4                0x00080e64 /* MDF Address Register 4 */
#define BCHP_GENET_UMAC_MDF_ADDR5                0x00080e68 /* MDF Address Register 5 */
#define BCHP_GENET_UMAC_MDF_ADDR6                0x00080e6c /* MDF Address Register 6 */
#define BCHP_GENET_UMAC_MDF_ADDR7                0x00080e70 /* MDF Address Register 7 */
#define BCHP_GENET_UMAC_MDF_ADDR8                0x00080e74 /* MDF Address Register 8 */
#define BCHP_GENET_UMAC_MDF_ADDR9                0x00080e78 /* MDF Address Register 9 */
#define BCHP_GENET_UMAC_MDF_ADDR10               0x00080e7c /* MDF Address Register 10 */
#define BCHP_GENET_UMAC_MDF_ADDR11               0x00080e80 /* MDF Address Register 11 */
#define BCHP_GENET_UMAC_MDF_ADDR12               0x00080e84 /* MDF Address Register 12 */
#define BCHP_GENET_UMAC_MDF_ADDR13               0x00080e88 /* MDF Address Register 13 */
#define BCHP_GENET_UMAC_MDF_ADDR14               0x00080e8c /* MDF Address Register 14 */
#define BCHP_GENET_UMAC_MDF_ADDR15               0x00080e90 /* MDF Address Register 15 */
#define BCHP_GENET_UMAC_MDF_ADDR16               0x00080e94 /* MDF Address Register 16 */
#define BCHP_GENET_UMAC_MDF_ADDR17               0x00080e98 /* MDF Address Register 17 */
#define BCHP_GENET_UMAC_MDF_ADDR18               0x00080e9c /* MDF Address Register 18 */
#define BCHP_GENET_UMAC_MDF_ADDR19               0x00080ea0 /* MDF Address Register 19 */
#define BCHP_GENET_UMAC_MDF_ADDR20               0x00080ea4 /* MDF Address Register 20 */
#define BCHP_GENET_UMAC_MDF_ADDR21               0x00080ea8 /* MDF Address Register 21 */
#define BCHP_GENET_UMAC_MDF_ADDR22               0x00080eac /* MDF Address Register 22 */
#define BCHP_GENET_UMAC_MDF_ADDR23               0x00080eb0 /* MDF Address Register 23 */
#define BCHP_GENET_UMAC_MDF_ADDR24               0x00080eb4 /* MDF Address Register 24 */
#define BCHP_GENET_UMAC_MDF_ADDR25               0x00080eb8 /* MDF Address Register 25 */
#define BCHP_GENET_UMAC_MDF_ADDR26               0x00080ebc /* MDF Address Register 26 */
#define BCHP_GENET_UMAC_MDF_ADDR27               0x00080ec0 /* MDF Address Register 27 */
#define BCHP_GENET_UMAC_MDF_ADDR28               0x00080ec4 /* MDF Address Register 28 */
#define BCHP_GENET_UMAC_MDF_ADDR29               0x00080ec8 /* MDF Address Register 29 */
#define BCHP_GENET_UMAC_MDF_ADDR30               0x00080ecc /* MDF Address Register 30 */
#define BCHP_GENET_UMAC_MDF_ADDR31               0x00080ed0 /* MDF Address Register 31 */
#define BCHP_GENET_UMAC_MDF_ADDR32               0x00080ed4 /* MDF Address Register 32 */
#define BCHP_GENET_UMAC_MDF_ADDR33               0x00080ed8 /* MDF Address Register 33 */

/***************************************************************************
 *UMAC_DUMMY - UniMAC Dummy Register
 ***************************************************************************/
/* GENET_UMAC :: UMAC_DUMMY :: reserved0 [31:08] */
#define BCHP_GENET_UMAC_UMAC_DUMMY_reserved0_MASK                  0xffffff00
#define BCHP_GENET_UMAC_UMAC_DUMMY_reserved0_SHIFT                 8

/* GENET_UMAC :: UMAC_DUMMY :: umac_dummy [07:00] */
#define BCHP_GENET_UMAC_UMAC_DUMMY_umac_dummy_MASK                 0x000000ff
#define BCHP_GENET_UMAC_UMAC_DUMMY_umac_dummy_SHIFT                0

/***************************************************************************
 *HD_BKP_CNTL - UniMAC Half Duplex Backpressure Control Register
 ***************************************************************************/
/* GENET_UMAC :: HD_BKP_CNTL :: reserved0 [31:07] */
#define BCHP_GENET_UMAC_HD_BKP_CNTL_reserved0_MASK                 0xffffff80
#define BCHP_GENET_UMAC_HD_BKP_CNTL_reserved0_SHIFT                7

/* GENET_UMAC :: HD_BKP_CNTL :: ipg_config_rx [06:02] */
#define BCHP_GENET_UMAC_HD_BKP_CNTL_ipg_config_rx_MASK             0x0000007c
#define BCHP_GENET_UMAC_HD_BKP_CNTL_ipg_config_rx_SHIFT            2

/* GENET_UMAC :: HD_BKP_CNTL :: hd_fc_bkoff_ok [01:01] */
#define BCHP_GENET_UMAC_HD_BKP_CNTL_hd_fc_bkoff_ok_MASK            0x00000002
#define BCHP_GENET_UMAC_HD_BKP_CNTL_hd_fc_bkoff_ok_SHIFT           1

/* GENET_UMAC :: HD_BKP_CNTL :: hd_fc_ena [00:00] */
#define BCHP_GENET_UMAC_HD_BKP_CNTL_hd_fc_ena_MASK                 0x00000001
#define BCHP_GENET_UMAC_HD_BKP_CNTL_hd_fc_ena_SHIFT                0

/***************************************************************************
 *CMD - UniMCA Command Register
 ***************************************************************************/
/* GENET_UMAC :: CMD :: reserved0 [31:31] */
#define BCHP_GENET_UMAC_CMD_reserved0_MASK                         0x80000000
#define BCHP_GENET_UMAC_CMD_reserved0_SHIFT                        31

/* GENET_UMAC :: CMD :: runt_filter_dis [30:30] */
#define BCHP_GENET_UMAC_CMD_runt_filter_dis_MASK                   0x40000000
#define BCHP_GENET_UMAC_CMD_runt_filter_dis_SHIFT                  30

/* GENET_UMAC :: CMD :: txrx_en_config [29:29] */
#define BCHP_GENET_UMAC_CMD_txrx_en_config_MASK                    0x20000000
#define BCHP_GENET_UMAC_CMD_txrx_en_config_SHIFT                   29

/* GENET_UMAC :: CMD :: tx_pause_ignore [28:28] */
#define BCHP_GENET_UMAC_CMD_tx_pause_ignore_MASK                   0x10000000
#define BCHP_GENET_UMAC_CMD_tx_pause_ignore_SHIFT                  28

/* GENET_UMAC :: CMD :: prbl_ena [27:27] */
#define BCHP_GENET_UMAC_CMD_prbl_ena_MASK                          0x08000000
#define BCHP_GENET_UMAC_CMD_prbl_ena_SHIFT                         27

/* GENET_UMAC :: CMD :: rx_err_disc [26:26] */
#define BCHP_GENET_UMAC_CMD_rx_err_disc_MASK                       0x04000000
#define BCHP_GENET_UMAC_CMD_rx_err_disc_SHIFT                      26

/* GENET_UMAC :: CMD :: rmt_loop_ena [25:25] */
#define BCHP_GENET_UMAC_CMD_rmt_loop_ena_MASK                      0x02000000
#define BCHP_GENET_UMAC_CMD_rmt_loop_ena_SHIFT                     25

/* GENET_UMAC :: CMD :: no_lgth_check [24:24] */
#define BCHP_GENET_UMAC_CMD_no_lgth_check_MASK                     0x01000000
#define BCHP_GENET_UMAC_CMD_no_lgth_check_SHIFT                    24

/* GENET_UMAC :: CMD :: cntl_frm_ena [23:23] */
#define BCHP_GENET_UMAC_CMD_cntl_frm_ena_MASK                      0x00800000
#define BCHP_GENET_UMAC_CMD_cntl_frm_ena_SHIFT                     23

/* GENET_UMAC :: CMD :: ena_ext_config [22:22] */
#define BCHP_GENET_UMAC_CMD_ena_ext_config_MASK                    0x00400000
#define BCHP_GENET_UMAC_CMD_ena_ext_config_SHIFT                   22

/* GENET_UMAC :: CMD :: reserved1 [21:16] */
#define BCHP_GENET_UMAC_CMD_reserved1_MASK                         0x003f0000
#define BCHP_GENET_UMAC_CMD_reserved1_SHIFT                        16

/* GENET_UMAC :: CMD :: lcl_loop_ena [15:15] */
#define BCHP_GENET_UMAC_CMD_lcl_loop_ena_MASK                      0x00008000
#define BCHP_GENET_UMAC_CMD_lcl_loop_ena_SHIFT                     15

/* GENET_UMAC :: CMD :: reserved2 [14:14] */
#define BCHP_GENET_UMAC_CMD_reserved2_MASK                         0x00004000
#define BCHP_GENET_UMAC_CMD_reserved2_SHIFT                        14

/* GENET_UMAC :: CMD :: sw_reset [13:13] */
#define BCHP_GENET_UMAC_CMD_sw_reset_MASK                          0x00002000
#define BCHP_GENET_UMAC_CMD_sw_reset_SHIFT                         13

/* GENET_UMAC :: CMD :: reserved3 [12:11] */
#define BCHP_GENET_UMAC_CMD_reserved3_MASK                         0x00001800
#define BCHP_GENET_UMAC_CMD_reserved3_SHIFT                        11

/* GENET_UMAC :: CMD :: hd_ena [10:10] */
#define BCHP_GENET_UMAC_CMD_hd_ena_MASK                            0x00000400
#define BCHP_GENET_UMAC_CMD_hd_ena_SHIFT                           10

/* GENET_UMAC :: CMD :: tx_addr_ins [09:09] */
#define BCHP_GENET_UMAC_CMD_tx_addr_ins_MASK                       0x00000200
#define BCHP_GENET_UMAC_CMD_tx_addr_ins_SHIFT                      9

/* GENET_UMAC :: CMD :: rx_pause_ignore [08:08] */
#define BCHP_GENET_UMAC_CMD_rx_pause_ignore_MASK                   0x00000100
#define BCHP_GENET_UMAC_CMD_rx_pause_ignore_SHIFT                  8

/* GENET_UMAC :: CMD :: pause_fwd [07:07] */
#define BCHP_GENET_UMAC_CMD_pause_fwd_MASK                         0x00000080
#define BCHP_GENET_UMAC_CMD_pause_fwd_SHIFT                        7

/* GENET_UMAC :: CMD :: crc_fwd [06:06] */
#define BCHP_GENET_UMAC_CMD_crc_fwd_MASK                           0x00000040
#define BCHP_GENET_UMAC_CMD_crc_fwd_SHIFT                          6

/* GENET_UMAC :: CMD :: pad_en [05:05] */
#define BCHP_GENET_UMAC_CMD_pad_en_MASK                            0x00000020
#define BCHP_GENET_UMAC_CMD_pad_en_SHIFT                           5

/* GENET_UMAC :: CMD :: promis_en [04:04] */
#define BCHP_GENET_UMAC_CMD_promis_en_MASK                         0x00000010
#define BCHP_GENET_UMAC_CMD_promis_en_SHIFT                        4

/* GENET_UMAC :: CMD :: eth_speed [03:02] */
#define BCHP_GENET_UMAC_CMD_eth_speed_MASK                         0x0000000c
#define BCHP_GENET_UMAC_CMD_eth_speed_SHIFT                        2

/* GENET_UMAC :: CMD :: rx_ena [01:01] */
#define BCHP_GENET_UMAC_CMD_rx_ena_MASK                            0x00000002
#define BCHP_GENET_UMAC_CMD_rx_ena_SHIFT                           1

/* GENET_UMAC :: CMD :: tx_ena [00:00] */
#define BCHP_GENET_UMAC_CMD_tx_ena_MASK                            0x00000001
#define BCHP_GENET_UMAC_CMD_tx_ena_SHIFT                           0

/***************************************************************************
 *MAC0 - UniMAC MAC 0
 ***************************************************************************/
/* GENET_UMAC :: MAC0 :: mac_0 [31:00] */
#define BCHP_GENET_UMAC_MAC0_mac_0_MASK                            0xffffffff
#define BCHP_GENET_UMAC_MAC0_mac_0_SHIFT                           0

/***************************************************************************
 *MAC1 - UniMAC MAC 1
 ***************************************************************************/
/* GENET_UMAC :: MAC1 :: reserved0 [31:16] */
#define BCHP_GENET_UMAC_MAC1_reserved0_MASK                        0xffff0000
#define BCHP_GENET_UMAC_MAC1_reserved0_SHIFT                       16

/* GENET_UMAC :: MAC1 :: mac_1 [15:00] */
#define BCHP_GENET_UMAC_MAC1_mac_1_MASK                            0x0000ffff
#define BCHP_GENET_UMAC_MAC1_mac_1_SHIFT                           0

/***************************************************************************
 *FRM_LEN - UniMAC Frame Length
 ***************************************************************************/
/* GENET_UMAC :: FRM_LEN :: reserved0 [31:14] */
#define BCHP_GENET_UMAC_FRM_LEN_reserved0_MASK                     0xffffc000
#define BCHP_GENET_UMAC_FRM_LEN_reserved0_SHIFT                    14

/* GENET_UMAC :: FRM_LEN :: frame_length [13:00] */
#define BCHP_GENET_UMAC_FRM_LEN_frame_length_MASK                  0x00003fff
#define BCHP_GENET_UMAC_FRM_LEN_frame_length_SHIFT                 0

/***************************************************************************
 *PAUSE_QUNAT - UniMAC Pause Quanta
 ***************************************************************************/
/* GENET_UMAC :: PAUSE_QUNAT :: reserved0 [31:16] */
#define BCHP_GENET_UMAC_PAUSE_QUNAT_reserved0_MASK                 0xffff0000
#define BCHP_GENET_UMAC_PAUSE_QUNAT_reserved0_SHIFT                16

/* GENET_UMAC :: PAUSE_QUNAT :: pause_quant [15:00] */
#define BCHP_GENET_UMAC_PAUSE_QUNAT_pause_quant_MASK               0x0000ffff
#define BCHP_GENET_UMAC_PAUSE_QUNAT_pause_quant_SHIFT              0

/***************************************************************************
 *SFD_OFFSET - UniMCA EFM Preamble Length
 ***************************************************************************/
/* GENET_UMAC :: SFD_OFFSET :: reserved0 [31:00] */
#define BCHP_GENET_UMAC_SFD_OFFSET_reserved0_MASK                  0xffffffff
#define BCHP_GENET_UMAC_SFD_OFFSET_reserved0_SHIFT                 0

/***************************************************************************
 *MODE - UniMAC Mode
 ***************************************************************************/
/* GENET_UMAC :: MODE :: reserved0 [31:06] */
#define BCHP_GENET_UMAC_MODE_reserved0_MASK                        0xffffffc0
#define BCHP_GENET_UMAC_MODE_reserved0_SHIFT                       6

/* GENET_UMAC :: MODE :: mac_link_stat [05:05] */
#define BCHP_GENET_UMAC_MODE_mac_link_stat_MASK                    0x00000020
#define BCHP_GENET_UMAC_MODE_mac_link_stat_SHIFT                   5

/* GENET_UMAC :: MODE :: mac_tx_pause [04:04] */
#define BCHP_GENET_UMAC_MODE_mac_tx_pause_MASK                     0x00000010
#define BCHP_GENET_UMAC_MODE_mac_tx_pause_SHIFT                    4

/* GENET_UMAC :: MODE :: mac_rx_pause [03:03] */
#define BCHP_GENET_UMAC_MODE_mac_rx_pause_MASK                     0x00000008
#define BCHP_GENET_UMAC_MODE_mac_rx_pause_SHIFT                    3

/* GENET_UMAC :: MODE :: mac_duplex [02:02] */
#define BCHP_GENET_UMAC_MODE_mac_duplex_MASK                       0x00000004
#define BCHP_GENET_UMAC_MODE_mac_duplex_SHIFT                      2

/* GENET_UMAC :: MODE :: mac_speed [01:00] */
#define BCHP_GENET_UMAC_MODE_mac_speed_MASK                        0x00000003
#define BCHP_GENET_UMAC_MODE_mac_speed_SHIFT                       0

/***************************************************************************
 *FRM_TAG0 - UniMAC Preamble Outer TAG 0
 ***************************************************************************/
/* GENET_UMAC :: FRM_TAG0 :: reserved0 [31:16] */
#define BCHP_GENET_UMAC_FRM_TAG0_reserved0_MASK                    0xffff0000
#define BCHP_GENET_UMAC_FRM_TAG0_reserved0_SHIFT                   16

/* GENET_UMAC :: FRM_TAG0 :: outer_tag [15:00] */
#define BCHP_GENET_UMAC_FRM_TAG0_outer_tag_MASK                    0x0000ffff
#define BCHP_GENET_UMAC_FRM_TAG0_outer_tag_SHIFT                   0

/***************************************************************************
 *FRM_TAG1 - UniMAC Preamble Outer TAG 1
 ***************************************************************************/
/* GENET_UMAC :: FRM_TAG1 :: reserved0 [31:16] */
#define BCHP_GENET_UMAC_FRM_TAG1_reserved0_MASK                    0xffff0000
#define BCHP_GENET_UMAC_FRM_TAG1_reserved0_SHIFT                   16

/* GENET_UMAC :: FRM_TAG1 :: inner_tag [15:00] */
#define BCHP_GENET_UMAC_FRM_TAG1_inner_tag_MASK                    0x0000ffff
#define BCHP_GENET_UMAC_FRM_TAG1_inner_tag_SHIFT                   0

/***************************************************************************
 *TX_IPG_LEN - UniMAC Inter Packet Gap
 ***************************************************************************/
/* GENET_UMAC :: TX_IPG_LEN :: reserved0 [31:05] */
#define BCHP_GENET_UMAC_TX_IPG_LEN_reserved0_MASK                  0xffffffe0
#define BCHP_GENET_UMAC_TX_IPG_LEN_reserved0_SHIFT                 5

/* GENET_UMAC :: TX_IPG_LEN :: tx_ipg_len [04:00] */
#define BCHP_GENET_UMAC_TX_IPG_LEN_tx_ipg_len_MASK                 0x0000001f
#define BCHP_GENET_UMAC_TX_IPG_LEN_tx_ipg_len_SHIFT                0

/***************************************************************************
 *MACSEC_PROG_TX_CRC - UniMAC Programmable CRC value
 ***************************************************************************/
/* GENET_UMAC :: MACSEC_PROG_TX_CRC :: macsec_prog_tx_crc [31:00] */
#define BCHP_GENET_UMAC_MACSEC_PROG_TX_CRC_macsec_prog_tx_crc_MASK 0xffffffff
#define BCHP_GENET_UMAC_MACSEC_PROG_TX_CRC_macsec_prog_tx_crc_SHIFT 0

/***************************************************************************
 *MACSEC_CNTRL - UniMAC Misc. MACSEC Control Register
 ***************************************************************************/
/* GENET_UMAC :: MACSEC_CNTRL :: reserved0 [31:03] */
#define BCHP_GENET_UMAC_MACSEC_CNTRL_reserved0_MASK                0xfffffff8
#define BCHP_GENET_UMAC_MACSEC_CNTRL_reserved0_SHIFT               3

/* GENET_UMAC :: MACSEC_CNTRL :: tx_crc_program [02:02] */
#define BCHP_GENET_UMAC_MACSEC_CNTRL_tx_crc_program_MASK           0x00000004
#define BCHP_GENET_UMAC_MACSEC_CNTRL_tx_crc_program_SHIFT          2

/* GENET_UMAC :: MACSEC_CNTRL :: tx_crc_corrupt_en [01:01] */
#define BCHP_GENET_UMAC_MACSEC_CNTRL_tx_crc_corrupt_en_MASK        0x00000002
#define BCHP_GENET_UMAC_MACSEC_CNTRL_tx_crc_corrupt_en_SHIFT       1

/* GENET_UMAC :: MACSEC_CNTRL :: tx_lanuch_en [00:00] */
#define BCHP_GENET_UMAC_MACSEC_CNTRL_tx_lanuch_en_MASK             0x00000001
#define BCHP_GENET_UMAC_MACSEC_CNTRL_tx_lanuch_en_SHIFT            0

/***************************************************************************
 *TS_STATUS_CNTRL - UniMAC Timestamp Status
 ***************************************************************************/
/* GENET_UMAC :: TS_STATUS_CNTRL :: reserved0 [31:04] */
#define BCHP_GENET_UMAC_TS_STATUS_CNTRL_reserved0_MASK             0xfffffff0
#define BCHP_GENET_UMAC_TS_STATUS_CNTRL_reserved0_SHIFT            4

/* GENET_UMAC :: TS_STATUS_CNTRL :: word_avail [03:02] */
#define BCHP_GENET_UMAC_TS_STATUS_CNTRL_word_avail_MASK            0x0000000c
#define BCHP_GENET_UMAC_TS_STATUS_CNTRL_word_avail_SHIFT           2

/* GENET_UMAC :: TS_STATUS_CNTRL :: tx_ts_fifo_empty [01:01] */
#define BCHP_GENET_UMAC_TS_STATUS_CNTRL_tx_ts_fifo_empty_MASK      0x00000002
#define BCHP_GENET_UMAC_TS_STATUS_CNTRL_tx_ts_fifo_empty_SHIFT     1

/* GENET_UMAC :: TS_STATUS_CNTRL :: tx_ts_fifo_full [00:00] */
#define BCHP_GENET_UMAC_TS_STATUS_CNTRL_tx_ts_fifo_full_MASK       0x00000001
#define BCHP_GENET_UMAC_TS_STATUS_CNTRL_tx_ts_fifo_full_SHIFT      0

/***************************************************************************
 *TX_TS_DATA - UniMAC Timestamp Data
 ***************************************************************************/
/* GENET_UMAC :: TX_TS_DATA :: tx_ts_data [31:00] */
#define BCHP_GENET_UMAC_TX_TS_DATA_tx_ts_data_MASK                 0xffffffff
#define BCHP_GENET_UMAC_TX_TS_DATA_tx_ts_data_SHIFT                0

/***************************************************************************
 *PAUSE_CNTRL - UniMAC Repetitive Pause Control in TX direction
 ***************************************************************************/
/* GENET_UMAC :: PAUSE_CNTRL :: reserved0 [31:18] */
#define BCHP_GENET_UMAC_PAUSE_CNTRL_reserved0_MASK                 0xfffc0000
#define BCHP_GENET_UMAC_PAUSE_CNTRL_reserved0_SHIFT                18

/* GENET_UMAC :: PAUSE_CNTRL :: pause_control_en [17:17] */
#define BCHP_GENET_UMAC_PAUSE_CNTRL_pause_control_en_MASK          0x00020000
#define BCHP_GENET_UMAC_PAUSE_CNTRL_pause_control_en_SHIFT         17

/* GENET_UMAC :: PAUSE_CNTRL :: pause_timer [16:00] */
#define BCHP_GENET_UMAC_PAUSE_CNTRL_pause_timer_MASK               0x0001ffff
#define BCHP_GENET_UMAC_PAUSE_CNTRL_pause_timer_SHIFT              0

/***************************************************************************
 *TXFIFO_FLUSH - UniMAC TX Flush
 ***************************************************************************/
/* GENET_UMAC :: TXFIFO_FLUSH :: reserved0 [31:01] */
#define BCHP_GENET_UMAC_TXFIFO_FLUSH_reserved0_MASK                0xfffffffe
#define BCHP_GENET_UMAC_TXFIFO_FLUSH_reserved0_SHIFT               1

/* GENET_UMAC :: TXFIFO_FLUSH :: tx_flush [00:00] */
#define BCHP_GENET_UMAC_TXFIFO_FLUSH_tx_flush_MASK                 0x00000001
#define BCHP_GENET_UMAC_TXFIFO_FLUSH_tx_flush_SHIFT                0

/***************************************************************************
 *RXFIFO_STAT - UniMAC RX FIFO Status
 ***************************************************************************/
/* GENET_UMAC :: RXFIFO_STAT :: reserved0 [31:02] */
#define BCHP_GENET_UMAC_RXFIFO_STAT_reserved0_MASK                 0xfffffffc
#define BCHP_GENET_UMAC_RXFIFO_STAT_reserved0_SHIFT                2

/* GENET_UMAC :: RXFIFO_STAT :: rxfifo_status [01:00] */
#define BCHP_GENET_UMAC_RXFIFO_STAT_rxfifo_status_MASK             0x00000003
#define BCHP_GENET_UMAC_RXFIFO_STAT_rxfifo_status_SHIFT            0

/***************************************************************************
 *TXFIFO_STAT - UniMAC TX FIFO Status
 ***************************************************************************/
/* GENET_UMAC :: TXFIFO_STAT :: reserved0 [31:02] */
#define BCHP_GENET_UMAC_TXFIFO_STAT_reserved0_MASK                 0xfffffffc
#define BCHP_GENET_UMAC_TXFIFO_STAT_reserved0_SHIFT                2

/* GENET_UMAC :: TXFIFO_STAT :: txfifo_overrun [01:01] */
#define BCHP_GENET_UMAC_TXFIFO_STAT_txfifo_overrun_MASK            0x00000002
#define BCHP_GENET_UMAC_TXFIFO_STAT_txfifo_overrun_SHIFT           1

/* GENET_UMAC :: TXFIFO_STAT :: txfifo_underrun [00:00] */
#define BCHP_GENET_UMAC_TXFIFO_STAT_txfifo_underrun_MASK           0x00000001
#define BCHP_GENET_UMAC_TXFIFO_STAT_txfifo_underrun_SHIFT          0

/***************************************************************************
 *PPP_CNTRL - UniMAC PPP Control
 ***************************************************************************/
/* GENET_UMAC :: PPP_CNTRL :: reserved0 [31:03] */
#define BCHP_GENET_UMAC_PPP_CNTRL_reserved0_MASK                   0xfffffff8
#define BCHP_GENET_UMAC_PPP_CNTRL_reserved0_SHIFT                  3

/* GENET_UMAC :: PPP_CNTRL :: force_ppp_xon [02:02] */
#define BCHP_GENET_UMAC_PPP_CNTRL_force_ppp_xon_MASK               0x00000004
#define BCHP_GENET_UMAC_PPP_CNTRL_force_ppp_xon_SHIFT              2

/* GENET_UMAC :: PPP_CNTRL :: ppp_en_rx [01:01] */
#define BCHP_GENET_UMAC_PPP_CNTRL_ppp_en_rx_MASK                   0x00000002
#define BCHP_GENET_UMAC_PPP_CNTRL_ppp_en_rx_SHIFT                  1

/* GENET_UMAC :: PPP_CNTRL :: ppp_en_tx [00:00] */
#define BCHP_GENET_UMAC_PPP_CNTRL_ppp_en_tx_MASK                   0x00000001
#define BCHP_GENET_UMAC_PPP_CNTRL_ppp_en_tx_SHIFT                  0

/***************************************************************************
 *PPP_REFRESH_CNTRL - UniMAC Refresh Control
 ***************************************************************************/
/* GENET_UMAC :: PPP_REFRESH_CNTRL :: ppp_refresh_timer [31:16] */
#define BCHP_GENET_UMAC_PPP_REFRESH_CNTRL_ppp_refresh_timer_MASK   0xffff0000
#define BCHP_GENET_UMAC_PPP_REFRESH_CNTRL_ppp_refresh_timer_SHIFT  16

/* GENET_UMAC :: PPP_REFRESH_CNTRL :: reserved0 [15:01] */
#define BCHP_GENET_UMAC_PPP_REFRESH_CNTRL_reserved0_MASK           0x0000fffe
#define BCHP_GENET_UMAC_PPP_REFRESH_CNTRL_reserved0_SHIFT          1

/* GENET_UMAC :: PPP_REFRESH_CNTRL :: ppp_refresh_en [00:00] */
#define BCHP_GENET_UMAC_PPP_REFRESH_CNTRL_ppp_refresh_en_MASK      0x00000001
#define BCHP_GENET_UMAC_PPP_REFRESH_CNTRL_ppp_refresh_en_SHIFT     0

/***************************************************************************
 *TX_PAUSE_PREL0 - UniMAC TX Pause PRBL[31:0]
 ***************************************************************************/
/* GENET_UMAC :: TX_PAUSE_PREL0 :: tx_pause_prb0 [31:00] */
#define BCHP_GENET_UMAC_TX_PAUSE_PREL0_tx_pause_prb0_MASK          0xffffffff
#define BCHP_GENET_UMAC_TX_PAUSE_PREL0_tx_pause_prb0_SHIFT         0

/***************************************************************************
 *TX_PAUSE_PREL1 - UniMAC TX Pause PRBL[63:32]
 ***************************************************************************/
/* GENET_UMAC :: TX_PAUSE_PREL1 :: tx_pause_prb1 [31:00] */
#define BCHP_GENET_UMAC_TX_PAUSE_PREL1_tx_pause_prb1_MASK          0xffffffff
#define BCHP_GENET_UMAC_TX_PAUSE_PREL1_tx_pause_prb1_SHIFT         0

/***************************************************************************
 *TX_PAUSE_PREL2 - UniMAC TX Pause PRBL[95:64]
 ***************************************************************************/
/* GENET_UMAC :: TX_PAUSE_PREL2 :: tx_pause_prb2 [31:00] */
#define BCHP_GENET_UMAC_TX_PAUSE_PREL2_tx_pause_prb2_MASK          0xffffffff
#define BCHP_GENET_UMAC_TX_PAUSE_PREL2_tx_pause_prb2_SHIFT         0

/***************************************************************************
 *TX_PAUSE_PREL3 - UniMAC TX Pause PRBL[127:96]
 ***************************************************************************/
/* GENET_UMAC :: TX_PAUSE_PREL3 :: tx_pause_prb3 [31:00] */
#define BCHP_GENET_UMAC_TX_PAUSE_PREL3_tx_pause_prb3_MASK          0xffffffff
#define BCHP_GENET_UMAC_TX_PAUSE_PREL3_tx_pause_prb3_SHIFT         0

/***************************************************************************
 *RX_PAUSE_PREL0 - UniMAC RX Pause PRBL[31:0]
 ***************************************************************************/
/* GENET_UMAC :: RX_PAUSE_PREL0 :: rx_pause_prb0 [31:00] */
#define BCHP_GENET_UMAC_RX_PAUSE_PREL0_rx_pause_prb0_MASK          0xffffffff
#define BCHP_GENET_UMAC_RX_PAUSE_PREL0_rx_pause_prb0_SHIFT         0

/***************************************************************************
 *RX_PAUSE_PREL1 - UniMAC RX Pause PRBL[63:32]
 ***************************************************************************/
/* GENET_UMAC :: RX_PAUSE_PREL1 :: rx_pause_prb1 [31:00] */
#define BCHP_GENET_UMAC_RX_PAUSE_PREL1_rx_pause_prb1_MASK          0xffffffff
#define BCHP_GENET_UMAC_RX_PAUSE_PREL1_rx_pause_prb1_SHIFT         0

/***************************************************************************
 *RX_PAUSE_PREL2 - UniMAC RX Pause PRBL[95:64]
 ***************************************************************************/
/* GENET_UMAC :: RX_PAUSE_PREL2 :: rx_pause_prb2 [31:00] */
#define BCHP_GENET_UMAC_RX_PAUSE_PREL2_rx_pause_prb2_MASK          0xffffffff
#define BCHP_GENET_UMAC_RX_PAUSE_PREL2_rx_pause_prb2_SHIFT         0

/***************************************************************************
 *RX_PAUSE_PREL3 - UniMAC RX Pause PRBL[127:96]
 ***************************************************************************/
/* GENET_UMAC :: RX_PAUSE_PREL3 :: rx_pause_prb3 [31:00] */
#define BCHP_GENET_UMAC_RX_PAUSE_PREL3_rx_pause_prb3_MASK          0xffffffff
#define BCHP_GENET_UMAC_RX_PAUSE_PREL3_rx_pause_prb3_SHIFT         0

/***************************************************************************
 *BKPU_CNTRL - UniMAC Backpressure Control Register
 ***************************************************************************/
/* GENET_UMAC :: BKPU_CNTRL :: reserved0 [31:01] */
#define BCHP_GENET_UMAC_BKPU_CNTRL_reserved0_MASK                  0xfffffffe
#define BCHP_GENET_UMAC_BKPU_CNTRL_reserved0_SHIFT                 1

/* GENET_UMAC :: BKPU_CNTRL :: backpressure_on [00:00] */
#define BCHP_GENET_UMAC_BKPU_CNTRL_backpressure_on_MASK            0x00000001
#define BCHP_GENET_UMAC_BKPU_CNTRL_backpressure_on_SHIFT           0

/***************************************************************************
 *RXERR_MASK - UniMAC RXERR Mask Register
 ***************************************************************************/
/* GENET_UMAC :: RXERR_MASK :: reserved0 [31:18] */
#define BCHP_GENET_UMAC_RXERR_MASK_reserved0_MASK                  0xfffc0000
#define BCHP_GENET_UMAC_RXERR_MASK_reserved0_SHIFT                 18

/* GENET_UMAC :: RXERR_MASK :: mac_rxerr_mask [17:00] */
#define BCHP_GENET_UMAC_RXERR_MASK_mac_rxerr_mask_MASK             0x0003ffff
#define BCHP_GENET_UMAC_RXERR_MASK_mac_rxerr_mask_SHIFT            0

/***************************************************************************
 *RX_MAX_PKT_SIZE - UniMAC RX MAX packet Size Register
 ***************************************************************************/
/* GENET_UMAC :: RX_MAX_PKT_SIZE :: reserved0 [31:14] */
#define BCHP_GENET_UMAC_RX_MAX_PKT_SIZE_reserved0_MASK             0xffffc000
#define BCHP_GENET_UMAC_RX_MAX_PKT_SIZE_reserved0_SHIFT            14

/* GENET_UMAC :: RX_MAX_PKT_SIZE :: max_pkt_size [13:00] */
#define BCHP_GENET_UMAC_RX_MAX_PKT_SIZE_max_pkt_size_MASK          0x00003fff
#define BCHP_GENET_UMAC_RX_MAX_PKT_SIZE_max_pkt_size_SHIFT         0

/***************************************************************************
 *VLAN_TAG - RBUF VLAN Tag Register
 ***************************************************************************/
/* GENET_UMAC :: VLAN_TAG :: vlan_tag1 [31:16] */
#define BCHP_GENET_UMAC_VLAN_TAG_vlan_tag1_MASK                    0xffff0000
#define BCHP_GENET_UMAC_VLAN_TAG_vlan_tag1_SHIFT                   16

/* GENET_UMAC :: VLAN_TAG :: vlan_tag0 [15:00] */
#define BCHP_GENET_UMAC_VLAN_TAG_vlan_tag0_MASK                    0x0000ffff
#define BCHP_GENET_UMAC_VLAN_TAG_vlan_tag0_SHIFT                   0

/***************************************************************************
 *MDIO_CMD - MDIO Command Register
 ***************************************************************************/
/* GENET_UMAC :: MDIO_CMD :: reserved0 [31:30] */
#define BCHP_GENET_UMAC_MDIO_CMD_reserved0_MASK                    0xc0000000
#define BCHP_GENET_UMAC_MDIO_CMD_reserved0_SHIFT                   30

/* GENET_UMAC :: MDIO_CMD :: mdio_busy [29:29] */
#define BCHP_GENET_UMAC_MDIO_CMD_mdio_busy_MASK                    0x20000000
#define BCHP_GENET_UMAC_MDIO_CMD_mdio_busy_SHIFT                   29

/* GENET_UMAC :: MDIO_CMD :: fail [28:28] */
#define BCHP_GENET_UMAC_MDIO_CMD_fail_MASK                         0x10000000
#define BCHP_GENET_UMAC_MDIO_CMD_fail_SHIFT                        28

/* GENET_UMAC :: MDIO_CMD :: op_code [27:26] */
#define BCHP_GENET_UMAC_MDIO_CMD_op_code_MASK                      0x0c000000
#define BCHP_GENET_UMAC_MDIO_CMD_op_code_SHIFT                     26

/* GENET_UMAC :: MDIO_CMD :: phy_prt_addr [25:21] */
#define BCHP_GENET_UMAC_MDIO_CMD_phy_prt_addr_MASK                 0x03e00000
#define BCHP_GENET_UMAC_MDIO_CMD_phy_prt_addr_SHIFT                21

/* GENET_UMAC :: MDIO_CMD :: reg_dec_addr [20:16] */
#define BCHP_GENET_UMAC_MDIO_CMD_reg_dec_addr_MASK                 0x001f0000
#define BCHP_GENET_UMAC_MDIO_CMD_reg_dec_addr_SHIFT                16

/* GENET_UMAC :: MDIO_CMD :: data_addr [15:00] */
#define BCHP_GENET_UMAC_MDIO_CMD_data_addr_MASK                    0x0000ffff
#define BCHP_GENET_UMAC_MDIO_CMD_data_addr_SHIFT                   0

/***************************************************************************
 *MDIO_CFG - MDIO Configuration Register
 ***************************************************************************/
/* GENET_UMAC :: MDIO_CFG :: reserved0 [31:10] */
#define BCHP_GENET_UMAC_MDIO_CFG_reserved0_MASK                    0xfffffc00
#define BCHP_GENET_UMAC_MDIO_CFG_reserved0_SHIFT                   10

/* GENET_UMAC :: MDIO_CFG :: mdio_clk_divider [09:04] */
#define BCHP_GENET_UMAC_MDIO_CFG_mdio_clk_divider_MASK             0x000003f0
#define BCHP_GENET_UMAC_MDIO_CFG_mdio_clk_divider_SHIFT            4

/* GENET_UMAC :: MDIO_CFG :: reserved1 [03:01] */
#define BCHP_GENET_UMAC_MDIO_CFG_reserved1_MASK                    0x0000000e
#define BCHP_GENET_UMAC_MDIO_CFG_reserved1_SHIFT                   1

/* GENET_UMAC :: MDIO_CFG :: mdio_clause [00:00] */
#define BCHP_GENET_UMAC_MDIO_CFG_mdio_clause_MASK                  0x00000001
#define BCHP_GENET_UMAC_MDIO_CFG_mdio_clause_SHIFT                 0

/***************************************************************************
 *RBUf_OVFL_PKT_CNT - RBUF Overflow Count Register
 ***************************************************************************/
/* GENET_UMAC :: RBUf_OVFL_PKT_CNT :: rbuf_overflow_count [31:00] */
#define BCHP_GENET_UMAC_RBUf_OVFL_PKT_CNT_rbuf_overflow_count_MASK 0xffffffff
#define BCHP_GENET_UMAC_RBUf_OVFL_PKT_CNT_rbuf_overflow_count_SHIFT 0

/***************************************************************************
 *RBUF_ERR_CNT - Discard Error Packet Counter
 ***************************************************************************/
/* GENET_UMAC :: RBUF_ERR_CNT :: error_packet_counter [31:00] */
#define BCHP_GENET_UMAC_RBUF_ERR_CNT_error_packet_counter_MASK     0xffffffff
#define BCHP_GENET_UMAC_RBUF_ERR_CNT_error_packet_counter_SHIFT    0

/***************************************************************************
 *MDF_CNT - MDF Discard Packet Counter
 ***************************************************************************/
/* GENET_UMAC :: MDF_CNT :: MDF_packet_counter [31:00] */
#define BCHP_GENET_UMAC_MDF_CNT_MDF_packet_counter_MASK            0xffffffff
#define BCHP_GENET_UMAC_MDF_CNT_MDF_packet_counter_SHIFT           0

/***************************************************************************
 *TBUF_TSV_MASK_0 - TBUF TSV Mask Register 0
 ***************************************************************************/
/* GENET_UMAC :: TBUF_TSV_MASK_0 :: tsv_mask_l [31:00] */
#define BCHP_GENET_UMAC_TBUF_TSV_MASK_0_tsv_mask_l_MASK            0xffffffff
#define BCHP_GENET_UMAC_TBUF_TSV_MASK_0_tsv_mask_l_SHIFT           0

/***************************************************************************
 *TBUF_TSV_MASK_1 - TBUF TSV Mask Register 1
 ***************************************************************************/
/* GENET_UMAC :: TBUF_TSV_MASK_1 :: reserved0 [31:05] */
#define BCHP_GENET_UMAC_TBUF_TSV_MASK_1_reserved0_MASK             0xffffffe0
#define BCHP_GENET_UMAC_TBUF_TSV_MASK_1_reserved0_SHIFT            5

/* GENET_UMAC :: TBUF_TSV_MASK_1 :: tsv_mask_h [04:00] */
#define BCHP_GENET_UMAC_TBUF_TSV_MASK_1_tsv_mask_h_MASK            0x0000001f
#define BCHP_GENET_UMAC_TBUF_TSV_MASK_1_tsv_mask_h_SHIFT           0

/***************************************************************************
 *TBUF_TSV_STATUS_0 - TBUF TSV Status Register 0
 ***************************************************************************/
/* GENET_UMAC :: TBUF_TSV_STATUS_0 :: tsv_l [31:00] */
#define BCHP_GENET_UMAC_TBUF_TSV_STATUS_0_tsv_l_MASK               0xffffffff
#define BCHP_GENET_UMAC_TBUF_TSV_STATUS_0_tsv_l_SHIFT              0

/***************************************************************************
 *TBUF_TSV_STATUS_1 - TBUF TSV Status Register 1
 ***************************************************************************/
/* GENET_UMAC :: TBUF_TSV_STATUS_1 :: reserved0 [31:21] */
#define BCHP_GENET_UMAC_TBUF_TSV_STATUS_1_reserved0_MASK           0xffe00000
#define BCHP_GENET_UMAC_TBUF_TSV_STATUS_1_reserved0_SHIFT          21

/* GENET_UMAC :: TBUF_TSV_STATUS_1 :: tsv_h [20:00] */
#define BCHP_GENET_UMAC_TBUF_TSV_STATUS_1_tsv_h_MASK               0x001fffff
#define BCHP_GENET_UMAC_TBUF_TSV_STATUS_1_tsv_h_SHIFT              0

/***************************************************************************
 *DIAG_SEL - Diag Select Register
 ***************************************************************************/
/* GENET_UMAC :: DIAG_SEL :: reserved0 [31:14] */
#define BCHP_GENET_UMAC_DIAG_SEL_reserved0_MASK                    0xffffc000
#define BCHP_GENET_UMAC_DIAG_SEL_reserved0_SHIFT                   14

/* GENET_UMAC :: DIAG_SEL :: diag_hi_select [13:08] */
#define BCHP_GENET_UMAC_DIAG_SEL_diag_hi_select_MASK               0x00003f00
#define BCHP_GENET_UMAC_DIAG_SEL_diag_hi_select_SHIFT              8

/* GENET_UMAC :: DIAG_SEL :: reserved1 [07:06] */
#define BCHP_GENET_UMAC_DIAG_SEL_reserved1_MASK                    0x000000c0
#define BCHP_GENET_UMAC_DIAG_SEL_reserved1_SHIFT                   6

/* GENET_UMAC :: DIAG_SEL :: diag_lo_select [05:00] */
#define BCHP_GENET_UMAC_DIAG_SEL_diag_lo_select_MASK               0x0000003f
#define BCHP_GENET_UMAC_DIAG_SEL_diag_lo_select_SHIFT              0

/***************************************************************************
 *MPD_CTRL - Magic Packet Control Registers
 ***************************************************************************/
/* GENET_UMAC :: MPD_CTRL :: reserved0 [31:28] */
#define BCHP_GENET_UMAC_MPD_CTRL_reserved0_MASK                    0xf0000000
#define BCHP_GENET_UMAC_MPD_CTRL_reserved0_SHIFT                   28

/* GENET_UMAC :: MPD_CTRL :: PSW_EN [27:27] */
#define BCHP_GENET_UMAC_MPD_CTRL_PSW_EN_MASK                       0x08000000
#define BCHP_GENET_UMAC_MPD_CTRL_PSW_EN_SHIFT                      27

/* GENET_UMAC :: MPD_CTRL :: reserved1 [26:24] */
#define BCHP_GENET_UMAC_MPD_CTRL_reserved1_MASK                    0x07000000
#define BCHP_GENET_UMAC_MPD_CTRL_reserved1_SHIFT                   24

/* GENET_UMAC :: MPD_CTRL :: MSEQ_LEN [23:16] */
#define BCHP_GENET_UMAC_MPD_CTRL_MSEQ_LEN_MASK                     0x00ff0000
#define BCHP_GENET_UMAC_MPD_CTRL_MSEQ_LEN_SHIFT                    16

/* GENET_UMAC :: MPD_CTRL :: reserved2 [15:01] */
#define BCHP_GENET_UMAC_MPD_CTRL_reserved2_MASK                    0x0000fffe
#define BCHP_GENET_UMAC_MPD_CTRL_reserved2_SHIFT                   1

/* GENET_UMAC :: MPD_CTRL :: MPD_EN [00:00] */
#define BCHP_GENET_UMAC_MPD_CTRL_MPD_EN_MASK                       0x00000001
#define BCHP_GENET_UMAC_MPD_CTRL_MPD_EN_SHIFT                      0

/***************************************************************************
 *PSW_MS - Magic Packet Optional password byte 0 and 1
 ***************************************************************************/
/* GENET_UMAC :: PSW_MS :: reserved0 [31:16] */
#define BCHP_GENET_UMAC_PSW_MS_reserved0_MASK                      0xffff0000
#define BCHP_GENET_UMAC_PSW_MS_reserved0_SHIFT                     16

/* GENET_UMAC :: PSW_MS :: PSW_47_32 [15:00] */
#define BCHP_GENET_UMAC_PSW_MS_PSW_47_32_MASK                      0x0000ffff
#define BCHP_GENET_UMAC_PSW_MS_PSW_47_32_SHIFT                     0

/***************************************************************************
 *PSW_LS - Magic Packet Optional password byte 2 ~ 5
 ***************************************************************************/
/* GENET_UMAC :: PSW_LS :: PSW_31_0 [31:00] */
#define BCHP_GENET_UMAC_PSW_LS_PSW_31_0_MASK                       0xffffffff
#define BCHP_GENET_UMAC_PSW_LS_PSW_31_0_SHIFT                      0

/***************************************************************************
 *MIB_CNTRL - MIB Control Register
 ***************************************************************************/
/* GENET_UMAC :: MIB_CNTRL :: reserved0 [31:03] */
#define BCHP_GENET_UMAC_MIB_CNTRL_reserved0_MASK                   0xfffffff8
#define BCHP_GENET_UMAC_MIB_CNTRL_reserved0_SHIFT                  3

/* GENET_UMAC :: MIB_CNTRL :: tx_cnt_rst [02:02] */
#define BCHP_GENET_UMAC_MIB_CNTRL_tx_cnt_rst_MASK                  0x00000004
#define BCHP_GENET_UMAC_MIB_CNTRL_tx_cnt_rst_SHIFT                 2

/* GENET_UMAC :: MIB_CNTRL :: runt_cnt_rst [01:01] */
#define BCHP_GENET_UMAC_MIB_CNTRL_runt_cnt_rst_MASK                0x00000002
#define BCHP_GENET_UMAC_MIB_CNTRL_runt_cnt_rst_SHIFT               1

/* GENET_UMAC :: MIB_CNTRL :: rx_cnt_st [00:00] */
#define BCHP_GENET_UMAC_MIB_CNTRL_rx_cnt_st_MASK                   0x00000001
#define BCHP_GENET_UMAC_MIB_CNTRL_rx_cnt_st_SHIFT                  0

/***************************************************************************
 *GR64 - Receive 64B Frame Counter
 ***************************************************************************/
/* GENET_UMAC :: GR64 :: RO [31:00] */
#define BCHP_GENET_UMAC_GR64_RO_MASK                               0xffffffff
#define BCHP_GENET_UMAC_GR64_RO_SHIFT                              0

/***************************************************************************
 *GR127 - Receive 65B to 127B Frame Counter
 ***************************************************************************/
/* GENET_UMAC :: GR127 :: RO [31:00] */
#define BCHP_GENET_UMAC_GR127_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GR127_RO_SHIFT                             0

/***************************************************************************
 *GR255 - Receive 128B to 255B Frame Counter
 ***************************************************************************/
/* GENET_UMAC :: GR255 :: RO [31:00] */
#define BCHP_GENET_UMAC_GR255_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GR255_RO_SHIFT                             0

/***************************************************************************
 *GR511 - Receive 256B to 511B Frame Counter
 ***************************************************************************/
/* GENET_UMAC :: GR511 :: RO [31:00] */
#define BCHP_GENET_UMAC_GR511_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GR511_RO_SHIFT                             0

/***************************************************************************
 *GR1023 - Receive 512B to 1023B Frame Counter
 ***************************************************************************/
/* GENET_UMAC :: GR1023 :: RO [31:00] */
#define BCHP_GENET_UMAC_GR1023_RO_MASK                             0xffffffff
#define BCHP_GENET_UMAC_GR1023_RO_SHIFT                            0

/***************************************************************************
 *GR1518 - Receive 1024B to 1518B Frame Counter
 ***************************************************************************/
/* GENET_UMAC :: GR1518 :: RO [31:00] */
#define BCHP_GENET_UMAC_GR1518_RO_MASK                             0xffffffff
#define BCHP_GENET_UMAC_GR1518_RO_SHIFT                            0

/***************************************************************************
 *GRMGV - Receive 1519B to 1522B Good VLAN Frame Counter
 ***************************************************************************/
/* GENET_UMAC :: GRMGV :: RO [31:00] */
#define BCHP_GENET_UMAC_GRMGV_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GRMGV_RO_SHIFT                             0

/***************************************************************************
 *GR2047 - Receive 1522B to 2047B Frame Counter
 ***************************************************************************/
/* GENET_UMAC :: GR2047 :: RO [31:00] */
#define BCHP_GENET_UMAC_GR2047_RO_MASK                             0xffffffff
#define BCHP_GENET_UMAC_GR2047_RO_SHIFT                            0

/***************************************************************************
 *GR4095 - Receive 2048B to 4095B Frame Counter
 ***************************************************************************/
/* GENET_UMAC :: GR4095 :: RO [31:00] */
#define BCHP_GENET_UMAC_GR4095_RO_MASK                             0xffffffff
#define BCHP_GENET_UMAC_GR4095_RO_SHIFT                            0

/***************************************************************************
 *GR9216 - Receive 4096B to 9216B Frame Counter
 ***************************************************************************/
/* GENET_UMAC :: GR9216 :: RO [31:00] */
#define BCHP_GENET_UMAC_GR9216_RO_MASK                             0xffffffff
#define BCHP_GENET_UMAC_GR9216_RO_SHIFT                            0

/***************************************************************************
 *GRPKT - Receive Packet Counter
 ***************************************************************************/
/* GENET_UMAC :: GRPKT :: RO [31:00] */
#define BCHP_GENET_UMAC_GRPKT_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GRPKT_RO_SHIFT                             0

/***************************************************************************
 *GRBYT - Receive Byte Counter
 ***************************************************************************/
/* GENET_UMAC :: GRBYT :: RO [31:00] */
#define BCHP_GENET_UMAC_GRBYT_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GRBYT_RO_SHIFT                             0

/***************************************************************************
 *GRMCA - Receive Multicast Frame Counter
 ***************************************************************************/
/* GENET_UMAC :: GRMCA :: RO [31:00] */
#define BCHP_GENET_UMAC_GRMCA_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GRMCA_RO_SHIFT                             0

/***************************************************************************
 *GRBCA - Receive Broadcast Frame Counter
 ***************************************************************************/
/* GENET_UMAC :: GRBCA :: RO [31:00] */
#define BCHP_GENET_UMAC_GRBCA_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GRBCA_RO_SHIFT                             0

/***************************************************************************
 *GRFCS - Receive FCS Error Counter
 ***************************************************************************/
/* GENET_UMAC :: GRFCS :: RO [31:00] */
#define BCHP_GENET_UMAC_GRFCS_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GRFCS_RO_SHIFT                             0

/***************************************************************************
 *GRXCF - Receive Control Frame Packet Counter
 ***************************************************************************/
/* GENET_UMAC :: GRXCF :: RO [31:00] */
#define BCHP_GENET_UMAC_GRXCF_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GRXCF_RO_SHIFT                             0

/***************************************************************************
 *GRXPF - Receive Pause Frame Packet Counter
 ***************************************************************************/
/* GENET_UMAC :: GRXPF :: RO [31:00] */
#define BCHP_GENET_UMAC_GRXPF_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GRXPF_RO_SHIFT                             0

/***************************************************************************
 *GRXUO - Receive Unknown OP Code Packet Counter
 ***************************************************************************/
/* GENET_UMAC :: GRXUO :: RO [31:00] */
#define BCHP_GENET_UMAC_GRXUO_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GRXUO_RO_SHIFT                             0

/***************************************************************************
 *GRALN - Receive Alignmenet Error Counter
 ***************************************************************************/
/* GENET_UMAC :: GRALN :: RO [31:00] */
#define BCHP_GENET_UMAC_GRALN_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GRALN_RO_SHIFT                             0

/***************************************************************************
 *GRFLR - Receive Frame Length Out Of Range Counter
 ***************************************************************************/
/* GENET_UMAC :: GRFLR :: RO [31:00] */
#define BCHP_GENET_UMAC_GRFLR_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GRFLR_RO_SHIFT                             0

/***************************************************************************
 *GRCDE - Receive Code Error Packet Counter
 ***************************************************************************/
/* GENET_UMAC :: GRCDE :: RO [31:00] */
#define BCHP_GENET_UMAC_GRCDE_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GRCDE_RO_SHIFT                             0

/***************************************************************************
 *GRFCR - Receive Carrier Sense Error Packet Counter
 ***************************************************************************/
/* GENET_UMAC :: GRFCR :: RO [31:00] */
#define BCHP_GENET_UMAC_GRFCR_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GRFCR_RO_SHIFT                             0

/***************************************************************************
 *GROVR - Receive Oversize Packet Counter
 ***************************************************************************/
/* GENET_UMAC :: GROVR :: RO [31:00] */
#define BCHP_GENET_UMAC_GROVR_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GROVR_RO_SHIFT                             0

/***************************************************************************
 *GRJBR - Receive Jabber Counter
 ***************************************************************************/
/* GENET_UMAC :: GRJBR :: RO [31:00] */
#define BCHP_GENET_UMAC_GRJBR_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GRJBR_RO_SHIFT                             0

/***************************************************************************
 *GRMTUE - Receive MTU Error Packet Counter
 ***************************************************************************/
/* GENET_UMAC :: GRMTUE :: RO [31:00] */
#define BCHP_GENET_UMAC_GRMTUE_RO_MASK                             0xffffffff
#define BCHP_GENET_UMAC_GRMTUE_RO_SHIFT                            0

/***************************************************************************
 *GRPOK - Receive Good Packet Counter
 ***************************************************************************/
/* GENET_UMAC :: GRPOK :: RO [31:00] */
#define BCHP_GENET_UMAC_GRPOK_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GRPOK_RO_SHIFT                             0

/***************************************************************************
 *GRUC - Receive Unicast Packet Counter
 ***************************************************************************/
/* GENET_UMAC :: GRUC :: RO [31:00] */
#define BCHP_GENET_UMAC_GRUC_RO_MASK                               0xffffffff
#define BCHP_GENET_UMAC_GRUC_RO_SHIFT                              0

/***************************************************************************
 *GRPPP - Receive PPP Packet Counter
 ***************************************************************************/
/* GENET_UMAC :: GRPPP :: RO [31:00] */
#define BCHP_GENET_UMAC_GRPPP_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GRPPP_RO_SHIFT                             0

/***************************************************************************
 *GRCRC - Receive CRC Match Packet Counter
 ***************************************************************************/
/* GENET_UMAC :: GRCRC :: RO [31:00] */
#define BCHP_GENET_UMAC_GRCRC_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GRCRC_RO_SHIFT                             0

/***************************************************************************
 *RRPKT - Receive RUNT Packet Counter
 ***************************************************************************/
/* GENET_UMAC :: RRPKT :: RO [31:00] */
#define BCHP_GENET_UMAC_RRPKT_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_RRPKT_RO_SHIFT                             0

/***************************************************************************
 *RRUND - Receive RUNT Packet And Contain A Valid FCS
 ***************************************************************************/
/* GENET_UMAC :: RRUND :: RO [31:00] */
#define BCHP_GENET_UMAC_RRUND_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_RRUND_RO_SHIFT                             0

/***************************************************************************
 *RRFRG - Receive RUNT Packet And Contain Invalid FCS or Alignment Error
 ***************************************************************************/
/* GENET_UMAC :: RRFRG :: RO [31:00] */
#define BCHP_GENET_UMAC_RRFRG_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_RRFRG_RO_SHIFT                             0

/***************************************************************************
 *RRBYT - Receive RUNT Packet Byte Counter
 ***************************************************************************/
/* GENET_UMAC :: RRBYT :: RO [31:00] */
#define BCHP_GENET_UMAC_RRBYT_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_RRBYT_RO_SHIFT                             0

/***************************************************************************
 *TR64 - Transmit 64B Frame Counter
 ***************************************************************************/
/* GENET_UMAC :: TR64 :: RO [31:00] */
#define BCHP_GENET_UMAC_TR64_RO_MASK                               0xffffffff
#define BCHP_GENET_UMAC_TR64_RO_SHIFT                              0

/***************************************************************************
 *TR127 - Transmit 65B to 127B Frame Counter
 ***************************************************************************/
/* GENET_UMAC :: TR127 :: RO [31:00] */
#define BCHP_GENET_UMAC_TR127_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_TR127_RO_SHIFT                             0

/***************************************************************************
 *TR255 - Transmit 128B to 255B Frame Counter
 ***************************************************************************/
/* GENET_UMAC :: TR255 :: RO [31:00] */
#define BCHP_GENET_UMAC_TR255_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_TR255_RO_SHIFT                             0

/***************************************************************************
 *TR511 - Transmit 256B to 511B Frame Counter
 ***************************************************************************/
/* GENET_UMAC :: TR511 :: RO [31:00] */
#define BCHP_GENET_UMAC_TR511_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_TR511_RO_SHIFT                             0

/***************************************************************************
 *TR1023 - Transmit 512B to 1023B Frame Counter
 ***************************************************************************/
/* GENET_UMAC :: TR1023 :: RO [31:00] */
#define BCHP_GENET_UMAC_TR1023_RO_MASK                             0xffffffff
#define BCHP_GENET_UMAC_TR1023_RO_SHIFT                            0

/***************************************************************************
 *TR1518 - Transmit 1024B to 1518B Frame Counter
 ***************************************************************************/
/* GENET_UMAC :: TR1518 :: RO [31:00] */
#define BCHP_GENET_UMAC_TR1518_RO_MASK                             0xffffffff
#define BCHP_GENET_UMAC_TR1518_RO_SHIFT                            0

/***************************************************************************
 *TRMGV - Transmit 1519B to 1522B Good VLAN Frame Counter
 ***************************************************************************/
/* GENET_UMAC :: TRMGV :: RO [31:00] */
#define BCHP_GENET_UMAC_TRMGV_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_TRMGV_RO_SHIFT                             0

/***************************************************************************
 *TR2047 - Transmit 1522B to 2047B Frame Counter
 ***************************************************************************/
/* GENET_UMAC :: TR2047 :: RO [31:00] */
#define BCHP_GENET_UMAC_TR2047_RO_MASK                             0xffffffff
#define BCHP_GENET_UMAC_TR2047_RO_SHIFT                            0

/***************************************************************************
 *TR4095 - Transmit 2048B to 4095B Frame Counter
 ***************************************************************************/
/* GENET_UMAC :: TR4095 :: RO [31:00] */
#define BCHP_GENET_UMAC_TR4095_RO_MASK                             0xffffffff
#define BCHP_GENET_UMAC_TR4095_RO_SHIFT                            0

/***************************************************************************
 *TR9216 - Transmit 4096B to 9216B Frame Counter
 ***************************************************************************/
/* GENET_UMAC :: TR9216 :: RO [31:00] */
#define BCHP_GENET_UMAC_TR9216_RO_MASK                             0xffffffff
#define BCHP_GENET_UMAC_TR9216_RO_SHIFT                            0

/***************************************************************************
 *GTPKT - Transmit Packet Counter
 ***************************************************************************/
/* GENET_UMAC :: GTPKT :: RO [31:00] */
#define BCHP_GENET_UMAC_GTPKT_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GTPKT_RO_SHIFT                             0

/***************************************************************************
 *GTMCA - Transmit Multicast Packet Counter
 ***************************************************************************/
/* GENET_UMAC :: GTMCA :: RO [31:00] */
#define BCHP_GENET_UMAC_GTMCA_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GTMCA_RO_SHIFT                             0

/***************************************************************************
 *GTBCA - Transmit Broadcast Packet Counter
 ***************************************************************************/
/* GENET_UMAC :: GTBCA :: RO [31:00] */
#define BCHP_GENET_UMAC_GTBCA_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GTBCA_RO_SHIFT                             0

/***************************************************************************
 *GTXPF - Transmit Pause Frame Packet Counter
 ***************************************************************************/
/* GENET_UMAC :: GTXPF :: RO [31:00] */
#define BCHP_GENET_UMAC_GTXPF_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GTXPF_RO_SHIFT                             0

/***************************************************************************
 *GTXCF - Transmit Control Frame Packet Counter
 ***************************************************************************/
/* GENET_UMAC :: GTXCF :: RO [31:00] */
#define BCHP_GENET_UMAC_GTXCF_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GTXCF_RO_SHIFT                             0

/***************************************************************************
 *GTFCS - Transmit FCS Error Counter
 ***************************************************************************/
/* GENET_UMAC :: GTFCS :: RO [31:00] */
#define BCHP_GENET_UMAC_GTFCS_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GTFCS_RO_SHIFT                             0

/***************************************************************************
 *GTOVR - Transmit Oversize Packet Counter
 ***************************************************************************/
/* GENET_UMAC :: GTOVR :: RO [31:00] */
#define BCHP_GENET_UMAC_GTOVR_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GTOVR_RO_SHIFT                             0

/***************************************************************************
 *GTDRF - Transmit Deferral Packet Counter
 ***************************************************************************/
/* GENET_UMAC :: GTDRF :: RO [31:00] */
#define BCHP_GENET_UMAC_GTDRF_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GTDRF_RO_SHIFT                             0

/***************************************************************************
 *GTEDF - Transmit Excessive Deferral Packet Counter
 ***************************************************************************/
/* GENET_UMAC :: GTEDF :: RO [31:00] */
#define BCHP_GENET_UMAC_GTEDF_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GTEDF_RO_SHIFT                             0

/***************************************************************************
 *GTSCL - Transmit Single Collision Packet Counter
 ***************************************************************************/
/* GENET_UMAC :: GTSCL :: RO [31:00] */
#define BCHP_GENET_UMAC_GTSCL_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GTSCL_RO_SHIFT                             0

/***************************************************************************
 *GTMCL - Transmit Multiple Collision Packet Counter
 ***************************************************************************/
/* GENET_UMAC :: GTMCL :: RO [31:00] */
#define BCHP_GENET_UMAC_GTMCL_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GTMCL_RO_SHIFT                             0

/***************************************************************************
 *GTLCL - Transmit Late Collision Packet Counter
 ***************************************************************************/
/* GENET_UMAC :: GTLCL :: RO [31:00] */
#define BCHP_GENET_UMAC_GTLCL_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GTLCL_RO_SHIFT                             0

/***************************************************************************
 *GTXCL - Transmit Excessive Collision Packet Counter
 ***************************************************************************/
/* GENET_UMAC :: GTXCL :: RO [31:00] */
#define BCHP_GENET_UMAC_GTXCL_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GTXCL_RO_SHIFT                             0

/***************************************************************************
 *GTFRG - Transmit Fragments Packet Counter
 ***************************************************************************/
/* GENET_UMAC :: GTFRG :: RO [31:00] */
#define BCHP_GENET_UMAC_GTFRG_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GTFRG_RO_SHIFT                             0

/***************************************************************************
 *GTNCL - Transmit Total Collision Counter
 ***************************************************************************/
/* GENET_UMAC :: GTNCL :: RO [31:00] */
#define BCHP_GENET_UMAC_GTNCL_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GTNCL_RO_SHIFT                             0

/***************************************************************************
 *GTJBR - Transmit Jabber Counter
 ***************************************************************************/
/* GENET_UMAC :: GTJBR :: RO [31:00] */
#define BCHP_GENET_UMAC_GTJBR_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GTJBR_RO_SHIFT                             0

/***************************************************************************
 *GTBYT - Transmit Byte Counter
 ***************************************************************************/
/* GENET_UMAC :: GTBYT :: RO [31:00] */
#define BCHP_GENET_UMAC_GTBYT_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GTBYT_RO_SHIFT                             0

/***************************************************************************
 *GTPOK - Transmit Good Packet Counter
 ***************************************************************************/
/* GENET_UMAC :: GTPOK :: RO [31:00] */
#define BCHP_GENET_UMAC_GTPOK_RO_MASK                              0xffffffff
#define BCHP_GENET_UMAC_GTPOK_RO_SHIFT                             0

/***************************************************************************
 *GTUC - Transmit Unicast Packet Counter
 ***************************************************************************/
/* GENET_UMAC :: GTUC :: RO [31:00] */
#define BCHP_GENET_UMAC_GTUC_RO_MASK                               0xffffffff
#define BCHP_GENET_UMAC_GTUC_RO_SHIFT                              0

/***************************************************************************
 *MDF_CNTRL - MDF Control Register
 ***************************************************************************/
/* GENET_UMAC :: MDF_CNTRL :: reserved0 [31:17] */
#define BCHP_GENET_UMAC_MDF_CNTRL_reserved0_MASK                   0xfffe0000
#define BCHP_GENET_UMAC_MDF_CNTRL_reserved0_SHIFT                  17

/* GENET_UMAC :: MDF_CNTRL :: mdf_en [16:00] */
#define BCHP_GENET_UMAC_MDF_CNTRL_mdf_en_MASK                      0x0001ffff
#define BCHP_GENET_UMAC_MDF_CNTRL_mdf_en_SHIFT                     0

/***************************************************************************
 *MDF_ADDR0 - MDF Address Register 0
 ***************************************************************************/
/* GENET_UMAC :: MDF_ADDR0 :: reserved0 [31:16] */
#define BCHP_GENET_UMAC_MDF_ADDR0_reserved0_MASK                   0xffff0000
#define BCHP_GENET_UMAC_MDF_ADDR0_reserved0_SHIFT                  16

/* GENET_UMAC :: MDF_ADDR0 :: DA16_H [15:00] */
#define BCHP_GENET_UMAC_MDF_ADDR0_DA16_H_MASK                      0x0000ffff
#define BCHP_GENET_UMAC_MDF_ADDR0_DA16_H_SHIFT                     0

/***************************************************************************
 *MDF_ADDR1 - MDF Address Register 1
 ***************************************************************************/
/* GENET_UMAC :: MDF_ADDR1 :: DA16_L [31:00] */
#define BCHP_GENET_UMAC_MDF_ADDR1_DA16_L_MASK                      0xffffffff
#define BCHP_GENET_UMAC_MDF_ADDR1_DA16_L_SHIFT                     0

/***************************************************************************
 *MDF_ADDR2 - MDF Address Register 2
 ***************************************************************************/
/* GENET_UMAC :: MDF_ADDR2 :: reserced [31:16] */
#define BCHP_GENET_UMAC_MDF_ADDR2_reserced_MASK                    0xffff0000
#define BCHP_GENET_UMAC_MDF_ADDR2_reserced_SHIFT                   16

/* GENET_UMAC :: MDF_ADDR2 :: DA15_H [15:00] */
#define BCHP_GENET_UMAC_MDF_ADDR2_DA15_H_MASK                      0x0000ffff
#define BCHP_GENET_UMAC_MDF_ADDR2_DA15_H_SHIFT                     0

/***************************************************************************
 *MDF_ADDR3 - MDF Address Register 3
 ***************************************************************************/
/* GENET_UMAC :: MDF_ADDR3 :: DA15_L [31:00] */
#define BCHP_GENET_UMAC_MDF_ADDR3_DA15_L_MASK                      0xffffffff
#define BCHP_GENET_UMAC_MDF_ADDR3_DA15_L_SHIFT                     0

/***************************************************************************
 *MDF_ADDR4 - MDF Address Register 4
 ***************************************************************************/
/* GENET_UMAC :: MDF_ADDR4 :: reserced [31:16] */
#define BCHP_GENET_UMAC_MDF_ADDR4_reserced_MASK                    0xffff0000
#define BCHP_GENET_UMAC_MDF_ADDR4_reserced_SHIFT                   16

/* GENET_UMAC :: MDF_ADDR4 :: DA14_H [15:00] */
#define BCHP_GENET_UMAC_MDF_ADDR4_DA14_H_MASK                      0x0000ffff
#define BCHP_GENET_UMAC_MDF_ADDR4_DA14_H_SHIFT                     0

/***************************************************************************
 *MDF_ADDR5 - MDF Address Register 5
 ***************************************************************************/
/* GENET_UMAC :: MDF_ADDR5 :: DA14_L [31:00] */
#define BCHP_GENET_UMAC_MDF_ADDR5_DA14_L_MASK                      0xffffffff
#define BCHP_GENET_UMAC_MDF_ADDR5_DA14_L_SHIFT                     0

/***************************************************************************
 *MDF_ADDR6 - MDF Address Register 6
 ***************************************************************************/
/* GENET_UMAC :: MDF_ADDR6 :: reserced [31:16] */
#define BCHP_GENET_UMAC_MDF_ADDR6_reserced_MASK                    0xffff0000
#define BCHP_GENET_UMAC_MDF_ADDR6_reserced_SHIFT                   16

/* GENET_UMAC :: MDF_ADDR6 :: DA13_H [15:00] */
#define BCHP_GENET_UMAC_MDF_ADDR6_DA13_H_MASK                      0x0000ffff
#define BCHP_GENET_UMAC_MDF_ADDR6_DA13_H_SHIFT                     0

/***************************************************************************
 *MDF_ADDR7 - MDF Address Register 7
 ***************************************************************************/
/* GENET_UMAC :: MDF_ADDR7 :: DA13_L [31:00] */
#define BCHP_GENET_UMAC_MDF_ADDR7_DA13_L_MASK                      0xffffffff
#define BCHP_GENET_UMAC_MDF_ADDR7_DA13_L_SHIFT                     0

/***************************************************************************
 *MDF_ADDR8 - MDF Address Register 8
 ***************************************************************************/
/* GENET_UMAC :: MDF_ADDR8 :: reserced [31:16] */
#define BCHP_GENET_UMAC_MDF_ADDR8_reserced_MASK                    0xffff0000
#define BCHP_GENET_UMAC_MDF_ADDR8_reserced_SHIFT                   16

/* GENET_UMAC :: MDF_ADDR8 :: DA12_H [15:00] */
#define BCHP_GENET_UMAC_MDF_ADDR8_DA12_H_MASK                      0x0000ffff
#define BCHP_GENET_UMAC_MDF_ADDR8_DA12_H_SHIFT                     0

/***************************************************************************
 *MDF_ADDR9 - MDF Address Register 9
 ***************************************************************************/
/* GENET_UMAC :: MDF_ADDR9 :: DA12_L [31:00] */
#define BCHP_GENET_UMAC_MDF_ADDR9_DA12_L_MASK                      0xffffffff
#define BCHP_GENET_UMAC_MDF_ADDR9_DA12_L_SHIFT                     0

/***************************************************************************
 *MDF_ADDR10 - MDF Address Register 10
 ***************************************************************************/
/* GENET_UMAC :: MDF_ADDR10 :: reserced [31:16] */
#define BCHP_GENET_UMAC_MDF_ADDR10_reserced_MASK                   0xffff0000
#define BCHP_GENET_UMAC_MDF_ADDR10_reserced_SHIFT                  16

/* GENET_UMAC :: MDF_ADDR10 :: DA11_H [15:00] */
#define BCHP_GENET_UMAC_MDF_ADDR10_DA11_H_MASK                     0x0000ffff
#define BCHP_GENET_UMAC_MDF_ADDR10_DA11_H_SHIFT                    0

/***************************************************************************
 *MDF_ADDR11 - MDF Address Register 11
 ***************************************************************************/
/* GENET_UMAC :: MDF_ADDR11 :: DA11_L [31:00] */
#define BCHP_GENET_UMAC_MDF_ADDR11_DA11_L_MASK                     0xffffffff
#define BCHP_GENET_UMAC_MDF_ADDR11_DA11_L_SHIFT                    0

/***************************************************************************
 *MDF_ADDR12 - MDF Address Register 12
 ***************************************************************************/
/* GENET_UMAC :: MDF_ADDR12 :: reserced [31:16] */
#define BCHP_GENET_UMAC_MDF_ADDR12_reserced_MASK                   0xffff0000
#define BCHP_GENET_UMAC_MDF_ADDR12_reserced_SHIFT                  16

/* GENET_UMAC :: MDF_ADDR12 :: DA10_H [15:00] */
#define BCHP_GENET_UMAC_MDF_ADDR12_DA10_H_MASK                     0x0000ffff
#define BCHP_GENET_UMAC_MDF_ADDR12_DA10_H_SHIFT                    0

/***************************************************************************
 *MDF_ADDR13 - MDF Address Register 13
 ***************************************************************************/
/* GENET_UMAC :: MDF_ADDR13 :: DA10_L [31:00] */
#define BCHP_GENET_UMAC_MDF_ADDR13_DA10_L_MASK                     0xffffffff
#define BCHP_GENET_UMAC_MDF_ADDR13_DA10_L_SHIFT                    0

/***************************************************************************
 *MDF_ADDR14 - MDF Address Register 14
 ***************************************************************************/
/* GENET_UMAC :: MDF_ADDR14 :: reserced [31:16] */
#define BCHP_GENET_UMAC_MDF_ADDR14_reserced_MASK                   0xffff0000
#define BCHP_GENET_UMAC_MDF_ADDR14_reserced_SHIFT                  16

/* GENET_UMAC :: MDF_ADDR14 :: DA9_H [15:00] */
#define BCHP_GENET_UMAC_MDF_ADDR14_DA9_H_MASK                      0x0000ffff
#define BCHP_GENET_UMAC_MDF_ADDR14_DA9_H_SHIFT                     0

/***************************************************************************
 *MDF_ADDR15 - MDF Address Register 15
 ***************************************************************************/
/* GENET_UMAC :: MDF_ADDR15 :: DA9_L [31:00] */
#define BCHP_GENET_UMAC_MDF_ADDR15_DA9_L_MASK                      0xffffffff
#define BCHP_GENET_UMAC_MDF_ADDR15_DA9_L_SHIFT                     0

/***************************************************************************
 *MDF_ADDR16 - MDF Address Register 16
 ***************************************************************************/
/* GENET_UMAC :: MDF_ADDR16 :: reserced [31:16] */
#define BCHP_GENET_UMAC_MDF_ADDR16_reserced_MASK                   0xffff0000
#define BCHP_GENET_UMAC_MDF_ADDR16_reserced_SHIFT                  16

/* GENET_UMAC :: MDF_ADDR16 :: DA8_H [15:00] */
#define BCHP_GENET_UMAC_MDF_ADDR16_DA8_H_MASK                      0x0000ffff
#define BCHP_GENET_UMAC_MDF_ADDR16_DA8_H_SHIFT                     0

/***************************************************************************
 *MDF_ADDR17 - MDF Address Register 17
 ***************************************************************************/
/* GENET_UMAC :: MDF_ADDR17 :: DA8_L [31:00] */
#define BCHP_GENET_UMAC_MDF_ADDR17_DA8_L_MASK                      0xffffffff
#define BCHP_GENET_UMAC_MDF_ADDR17_DA8_L_SHIFT                     0

/***************************************************************************
 *MDF_ADDR18 - MDF Address Register 18
 ***************************************************************************/
/* GENET_UMAC :: MDF_ADDR18 :: reserced [31:16] */
#define BCHP_GENET_UMAC_MDF_ADDR18_reserced_MASK                   0xffff0000
#define BCHP_GENET_UMAC_MDF_ADDR18_reserced_SHIFT                  16

/* GENET_UMAC :: MDF_ADDR18 :: DA7_H [15:00] */
#define BCHP_GENET_UMAC_MDF_ADDR18_DA7_H_MASK                      0x0000ffff
#define BCHP_GENET_UMAC_MDF_ADDR18_DA7_H_SHIFT                     0

/***************************************************************************
 *MDF_ADDR19 - MDF Address Register 19
 ***************************************************************************/
/* GENET_UMAC :: MDF_ADDR19 :: DA7_L [31:00] */
#define BCHP_GENET_UMAC_MDF_ADDR19_DA7_L_MASK                      0xffffffff
#define BCHP_GENET_UMAC_MDF_ADDR19_DA7_L_SHIFT                     0

/***************************************************************************
 *MDF_ADDR20 - MDF Address Register 20
 ***************************************************************************/
/* GENET_UMAC :: MDF_ADDR20 :: reserced [31:16] */
#define BCHP_GENET_UMAC_MDF_ADDR20_reserced_MASK                   0xffff0000
#define BCHP_GENET_UMAC_MDF_ADDR20_reserced_SHIFT                  16

/* GENET_UMAC :: MDF_ADDR20 :: DA6_H [15:00] */
#define BCHP_GENET_UMAC_MDF_ADDR20_DA6_H_MASK                      0x0000ffff
#define BCHP_GENET_UMAC_MDF_ADDR20_DA6_H_SHIFT                     0

/***************************************************************************
 *MDF_ADDR21 - MDF Address Register 21
 ***************************************************************************/
/* GENET_UMAC :: MDF_ADDR21 :: DA6_L [31:00] */
#define BCHP_GENET_UMAC_MDF_ADDR21_DA6_L_MASK                      0xffffffff
#define BCHP_GENET_UMAC_MDF_ADDR21_DA6_L_SHIFT                     0

/***************************************************************************
 *MDF_ADDR22 - MDF Address Register 22
 ***************************************************************************/
/* GENET_UMAC :: MDF_ADDR22 :: reserced [31:16] */
#define BCHP_GENET_UMAC_MDF_ADDR22_reserced_MASK                   0xffff0000
#define BCHP_GENET_UMAC_MDF_ADDR22_reserced_SHIFT                  16

/* GENET_UMAC :: MDF_ADDR22 :: DA5_H [15:00] */
#define BCHP_GENET_UMAC_MDF_ADDR22_DA5_H_MASK                      0x0000ffff
#define BCHP_GENET_UMAC_MDF_ADDR22_DA5_H_SHIFT                     0

/***************************************************************************
 *MDF_ADDR23 - MDF Address Register 23
 ***************************************************************************/
/* GENET_UMAC :: MDF_ADDR23 :: DA5_L [31:00] */
#define BCHP_GENET_UMAC_MDF_ADDR23_DA5_L_MASK                      0xffffffff
#define BCHP_GENET_UMAC_MDF_ADDR23_DA5_L_SHIFT                     0

/***************************************************************************
 *MDF_ADDR24 - MDF Address Register 24
 ***************************************************************************/
/* GENET_UMAC :: MDF_ADDR24 :: reserced [31:16] */
#define BCHP_GENET_UMAC_MDF_ADDR24_reserced_MASK                   0xffff0000
#define BCHP_GENET_UMAC_MDF_ADDR24_reserced_SHIFT                  16

/* GENET_UMAC :: MDF_ADDR24 :: DA4_H [15:00] */
#define BCHP_GENET_UMAC_MDF_ADDR24_DA4_H_MASK                      0x0000ffff
#define BCHP_GENET_UMAC_MDF_ADDR24_DA4_H_SHIFT                     0

/***************************************************************************
 *MDF_ADDR25 - MDF Address Register 25
 ***************************************************************************/
/* GENET_UMAC :: MDF_ADDR25 :: DA4_L [31:00] */
#define BCHP_GENET_UMAC_MDF_ADDR25_DA4_L_MASK                      0xffffffff
#define BCHP_GENET_UMAC_MDF_ADDR25_DA4_L_SHIFT                     0

/***************************************************************************
 *MDF_ADDR26 - MDF Address Register 26
 ***************************************************************************/
/* GENET_UMAC :: MDF_ADDR26 :: reserced [31:16] */
#define BCHP_GENET_UMAC_MDF_ADDR26_reserced_MASK                   0xffff0000
#define BCHP_GENET_UMAC_MDF_ADDR26_reserced_SHIFT                  16

/* GENET_UMAC :: MDF_ADDR26 :: DA3_H [15:00] */
#define BCHP_GENET_UMAC_MDF_ADDR26_DA3_H_MASK                      0x0000ffff
#define BCHP_GENET_UMAC_MDF_ADDR26_DA3_H_SHIFT                     0

/***************************************************************************
 *MDF_ADDR27 - MDF Address Register 27
 ***************************************************************************/
/* GENET_UMAC :: MDF_ADDR27 :: DA3_L [31:00] */
#define BCHP_GENET_UMAC_MDF_ADDR27_DA3_L_MASK                      0xffffffff
#define BCHP_GENET_UMAC_MDF_ADDR27_DA3_L_SHIFT                     0

/***************************************************************************
 *MDF_ADDR28 - MDF Address Register 28
 ***************************************************************************/
/* GENET_UMAC :: MDF_ADDR28 :: reserced [31:16] */
#define BCHP_GENET_UMAC_MDF_ADDR28_reserced_MASK                   0xffff0000
#define BCHP_GENET_UMAC_MDF_ADDR28_reserced_SHIFT                  16

/* GENET_UMAC :: MDF_ADDR28 :: DA2_H [15:00] */
#define BCHP_GENET_UMAC_MDF_ADDR28_DA2_H_MASK                      0x0000ffff
#define BCHP_GENET_UMAC_MDF_ADDR28_DA2_H_SHIFT                     0

/***************************************************************************
 *MDF_ADDR29 - MDF Address Register 29
 ***************************************************************************/
/* GENET_UMAC :: MDF_ADDR29 :: DA2_L [31:00] */
#define BCHP_GENET_UMAC_MDF_ADDR29_DA2_L_MASK                      0xffffffff
#define BCHP_GENET_UMAC_MDF_ADDR29_DA2_L_SHIFT                     0

/***************************************************************************
 *MDF_ADDR30 - MDF Address Register 30
 ***************************************************************************/
/* GENET_UMAC :: MDF_ADDR30 :: reserced [31:16] */
#define BCHP_GENET_UMAC_MDF_ADDR30_reserced_MASK                   0xffff0000
#define BCHP_GENET_UMAC_MDF_ADDR30_reserced_SHIFT                  16

/* GENET_UMAC :: MDF_ADDR30 :: DA1_H [15:00] */
#define BCHP_GENET_UMAC_MDF_ADDR30_DA1_H_MASK                      0x0000ffff
#define BCHP_GENET_UMAC_MDF_ADDR30_DA1_H_SHIFT                     0

/***************************************************************************
 *MDF_ADDR31 - MDF Address Register 31
 ***************************************************************************/
/* GENET_UMAC :: MDF_ADDR31 :: DA1_L [31:00] */
#define BCHP_GENET_UMAC_MDF_ADDR31_DA1_L_MASK                      0xffffffff
#define BCHP_GENET_UMAC_MDF_ADDR31_DA1_L_SHIFT                     0

/***************************************************************************
 *MDF_ADDR32 - MDF Address Register 32
 ***************************************************************************/
/* GENET_UMAC :: MDF_ADDR32 :: reserced [31:16] */
#define BCHP_GENET_UMAC_MDF_ADDR32_reserced_MASK                   0xffff0000
#define BCHP_GENET_UMAC_MDF_ADDR32_reserced_SHIFT                  16

/* GENET_UMAC :: MDF_ADDR32 :: DA0_H [15:00] */
#define BCHP_GENET_UMAC_MDF_ADDR32_DA0_H_MASK                      0x0000ffff
#define BCHP_GENET_UMAC_MDF_ADDR32_DA0_H_SHIFT                     0

/***************************************************************************
 *MDF_ADDR33 - MDF Address Register 33
 ***************************************************************************/
/* GENET_UMAC :: MDF_ADDR33 :: DA0_L [31:00] */
#define BCHP_GENET_UMAC_MDF_ADDR33_DA0_L_MASK                      0xffffffff
#define BCHP_GENET_UMAC_MDF_ADDR33_DA0_L_SHIFT                     0

#endif /* #ifndef BCHP_GENET_UMAC_H__ */

/* End of File */
