// Seed: 403512287
module module_0 (
    output wire id_0,
    output supply0 id_1,
    input supply0 id_2,
    output supply0 id_3,
    input wire id_4,
    input wor module_0,
    input wire id_6,
    output tri id_7,
    output tri1 id_8,
    input wire id_9,
    output supply1 id_10,
    input uwire id_11,
    input supply1 id_12
);
  wire id_14;
endmodule
module module_1 (
    input  wor   id_0,
    input  wire  id_1,
    input  tri0  id_2,
    input  wand  id_3,
    input  tri   id_4,
    output uwire id_5,
    input  wor   id_6,
    output wand  id_7,
    output wand  id_8,
    output wand  id_9,
    output tri   id_10
);
  rtran (1, id_8);
  module_0(
      id_9, id_7, id_1, id_9, id_4, id_1, id_6, id_8, id_10, id_6, id_10, id_2, id_6
  );
  wire id_12;
endmodule
