{"vcs1":{"timestamp_begin":1729760290.092900803, "rt":2.63, "ut":0.62, "st":0.30}}
{"vcselab":{"timestamp_begin":1729760292.806464530, "rt":1.40, "ut":0.26, "st":0.17}}
{"link":{"timestamp_begin":1729760294.284500038, "rt":0.31, "ut":0.10, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729760289.463095224}
{"VCS_COMP_START_TIME": 1729760289.463095224}
{"VCS_COMP_END_TIME": 1729760298.701563022}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 331756}}
{"stitch_vcselab": {"peak_mem": 215228}}
