// Seed: 3041827264
module module_0 (
    output wire id_0,
    output wire id_1,
    input wire id_2,
    output supply1 id_3,
    input tri id_4,
    input tri id_5,
    input supply1 id_6,
    input uwire id_7,
    input uwire id_8
    , id_16,
    input supply1 id_9,
    output uwire id_10,
    input uwire id_11,
    input tri id_12,
    input wire id_13,
    input tri1 id_14
);
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    input wor id_2,
    output tri0 id_3,
    output supply0 id_4,
    output tri id_5,
    input tri0 id_6,
    output wand id_7,
    input tri0 id_8
);
  assign id_3 = id_6;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_0,
      id_8,
      id_8,
      id_6,
      id_1,
      id_6,
      id_2,
      id_4,
      id_8,
      id_2,
      id_1,
      id_1
  );
  assign modCall_1.id_9 = 0;
  wire id_10;
  assign id_3 = id_2;
endmodule
