
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.11.0
// timestamp : Wed Feb  7 04:35:01 2024 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /home/riscv/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /home/riscv/riscv-ctg/sample_cgfs/sample_cgfs_fext/rv32h_fnmsub.cgf \
 \
//                  -- xlen 32  \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmsub.h instruction of the RISC-V RV32F_Zicsr_Zfh,RV32FD_Zicsr,RV64F_Zicsr_Zfh,RV64FD_Zicsr extension for the fnmsub_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr_Zfh,RV32IFD_Zicsr,RV64IF_Zicsr_Zfh,RV64IFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*Zfh.*);def TEST_CASE_1=True;",fnmsub_b15)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_9971:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x336 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786e; op2val:0xbf36;
op3val:0xafc0; valaddr_reg:x3; val_offset:29913*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 29913*FLEN/8, x4, x1, x2)

inst_9972:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x336 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786e; op2val:0xbf36;
op3val:0xac1f; valaddr_reg:x3; val_offset:29916*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 29916*FLEN/8, x4, x1, x2)

inst_9973:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x336 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786e; op2val:0xbf36;
op3val:0xafe0; valaddr_reg:x3; val_offset:29919*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 29919*FLEN/8, x4, x1, x2)

inst_9974:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x336 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786e; op2val:0xbf36;
op3val:0xac0f; valaddr_reg:x3; val_offset:29922*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 29922*FLEN/8, x4, x1, x2)

inst_9975:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x336 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786e; op2val:0xbf36;
op3val:0xaff0; valaddr_reg:x3; val_offset:29925*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 29925*FLEN/8, x4, x1, x2)

inst_9976:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x336 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786e; op2val:0xbf36;
op3val:0xac07; valaddr_reg:x3; val_offset:29928*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 29928*FLEN/8, x4, x1, x2)

inst_9977:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x336 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786e; op2val:0xbf36;
op3val:0xaff8; valaddr_reg:x3; val_offset:29931*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 29931*FLEN/8, x4, x1, x2)

inst_9978:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x336 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786e; op2val:0xbf36;
op3val:0xac03; valaddr_reg:x3; val_offset:29934*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 29934*FLEN/8, x4, x1, x2)

inst_9979:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x336 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786e; op2val:0xbf36;
op3val:0xaffc; valaddr_reg:x3; val_offset:29937*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 29937*FLEN/8, x4, x1, x2)

inst_9980:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x336 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786e; op2val:0xbf36;
op3val:0xac01; valaddr_reg:x3; val_offset:29940*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 29940*FLEN/8, x4, x1, x2)

inst_9981:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x336 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786e; op2val:0xbf36;
op3val:0xaffe; valaddr_reg:x3; val_offset:29943*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 29943*FLEN/8, x4, x1, x2)

inst_9982:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x336 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786e; op2val:0xbf36;
op3val:0xfbfe; valaddr_reg:x3; val_offset:29946*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 29946*FLEN/8, x4, x1, x2)

inst_9983:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x336 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786e; op2val:0xbf36;
op3val:0xf801; valaddr_reg:x3; val_offset:29949*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 29949*FLEN/8, x4, x1, x2)

RVTEST_SIGBASE(x1,signature_x1_79)
inst_9984:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x336 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786e; op2val:0xbf36;
op3val:0xf9b6; valaddr_reg:x3; val_offset:29952*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 29952*FLEN/8, x4, x1, x2)

inst_9985:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x336 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786e; op2val:0xbf36;
op3val:0xfb6d; valaddr_reg:x3; val_offset:29955*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 29955*FLEN/8, x4, x1, x2)

inst_9986:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x336 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786e; op2val:0xbf36;
op3val:0xf8cc; valaddr_reg:x3; val_offset:29958*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 29958*FLEN/8, x4, x1, x2)

inst_9987:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x336 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786e; op2val:0xbf36;
op3val:0xfb33; valaddr_reg:x3; val_offset:29961*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 29961*FLEN/8, x4, x1, x2)

inst_9988:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x336 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786e; op2val:0xbf36;
op3val:0xf9dd; valaddr_reg:x3; val_offset:29964*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 29964*FLEN/8, x4, x1, x2)

inst_9989:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x336 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786e; op2val:0xbf36;
op3val:0xfa22; valaddr_reg:x3; val_offset:29967*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 29967*FLEN/8, x4, x1, x2)

inst_9990:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x336 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786e; op2val:0xbf36;
op3val:0xf924; valaddr_reg:x3; val_offset:29970*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 29970*FLEN/8, x4, x1, x2)

inst_9991:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x336 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786e; op2val:0xbf36;
op3val:0xfadb; valaddr_reg:x3; val_offset:29973*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 29973*FLEN/8, x4, x1, x2)

inst_9992:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x336 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786e; op2val:0xbf36;
op3val:0xf999; valaddr_reg:x3; val_offset:29976*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 29976*FLEN/8, x4, x1, x2)

inst_9993:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06e and fs2 == 1 and fe2 == 0x0f and fm2 == 0x336 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786e; op2val:0xbf36;
op3val:0xfa66; valaddr_reg:x3; val_offset:29979*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 29979*FLEN/8, x4, x1, x2)

inst_9994:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x264 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x100 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e64; op2val:0xc900;
op3val:0xb3ff; valaddr_reg:x3; val_offset:29982*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 29982*FLEN/8, x4, x1, x2)

inst_9995:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x264 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x100 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e64; op2val:0xc900;
op3val:0xb000; valaddr_reg:x3; val_offset:29985*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 29985*FLEN/8, x4, x1, x2)

inst_9996:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x264 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x100 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e64; op2val:0xc900;
op3val:0xb1ff; valaddr_reg:x3; val_offset:29988*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 29988*FLEN/8, x4, x1, x2)

inst_9997:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x264 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x100 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e64; op2val:0xc900;
op3val:0xb200; valaddr_reg:x3; val_offset:29991*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 29991*FLEN/8, x4, x1, x2)

inst_9998:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x264 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x100 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e64; op2val:0xc900;
op3val:0xb0ff; valaddr_reg:x3; val_offset:29994*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 29994*FLEN/8, x4, x1, x2)

inst_9999:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x264 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x100 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e64; op2val:0xc900;
op3val:0xb300; valaddr_reg:x3; val_offset:29997*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 29997*FLEN/8, x4, x1, x2)

inst_10000:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x264 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x100 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e64; op2val:0xc900;
op3val:0xb07f; valaddr_reg:x3; val_offset:30000*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30000*FLEN/8, x4, x1, x2)

inst_10001:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x264 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x100 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e64; op2val:0xc900;
op3val:0xb380; valaddr_reg:x3; val_offset:30003*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30003*FLEN/8, x4, x1, x2)

inst_10002:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x264 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x100 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e64; op2val:0xc900;
op3val:0xb03f; valaddr_reg:x3; val_offset:30006*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30006*FLEN/8, x4, x1, x2)

inst_10003:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x264 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x100 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e64; op2val:0xc900;
op3val:0xb3c0; valaddr_reg:x3; val_offset:30009*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30009*FLEN/8, x4, x1, x2)

inst_10004:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x264 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x100 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e64; op2val:0xc900;
op3val:0xb01f; valaddr_reg:x3; val_offset:30012*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30012*FLEN/8, x4, x1, x2)

inst_10005:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x264 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x100 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e64; op2val:0xc900;
op3val:0xb3e0; valaddr_reg:x3; val_offset:30015*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30015*FLEN/8, x4, x1, x2)

inst_10006:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x264 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x100 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e64; op2val:0xc900;
op3val:0xb00f; valaddr_reg:x3; val_offset:30018*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30018*FLEN/8, x4, x1, x2)

inst_10007:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x264 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x100 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e64; op2val:0xc900;
op3val:0xb3f0; valaddr_reg:x3; val_offset:30021*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30021*FLEN/8, x4, x1, x2)

inst_10008:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x264 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x100 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e64; op2val:0xc900;
op3val:0xb007; valaddr_reg:x3; val_offset:30024*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30024*FLEN/8, x4, x1, x2)

inst_10009:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x264 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x100 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e64; op2val:0xc900;
op3val:0xb3f8; valaddr_reg:x3; val_offset:30027*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30027*FLEN/8, x4, x1, x2)

inst_10010:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x264 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x100 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e64; op2val:0xc900;
op3val:0xb003; valaddr_reg:x3; val_offset:30030*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30030*FLEN/8, x4, x1, x2)

inst_10011:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x264 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x100 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e64; op2val:0xc900;
op3val:0xb3fc; valaddr_reg:x3; val_offset:30033*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30033*FLEN/8, x4, x1, x2)

inst_10012:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x264 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x100 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e64; op2val:0xc900;
op3val:0xb001; valaddr_reg:x3; val_offset:30036*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30036*FLEN/8, x4, x1, x2)

inst_10013:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x264 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x100 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e64; op2val:0xc900;
op3val:0xb3fe; valaddr_reg:x3; val_offset:30039*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30039*FLEN/8, x4, x1, x2)

inst_10014:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x264 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x100 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e64; op2val:0xc900;
op3val:0xfbfe; valaddr_reg:x3; val_offset:30042*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30042*FLEN/8, x4, x1, x2)

inst_10015:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x264 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x100 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e64; op2val:0xc900;
op3val:0xf801; valaddr_reg:x3; val_offset:30045*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30045*FLEN/8, x4, x1, x2)

inst_10016:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x264 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x100 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e64; op2val:0xc900;
op3val:0xf9b6; valaddr_reg:x3; val_offset:30048*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30048*FLEN/8, x4, x1, x2)

inst_10017:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x264 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x100 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e64; op2val:0xc900;
op3val:0xfb6d; valaddr_reg:x3; val_offset:30051*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30051*FLEN/8, x4, x1, x2)

inst_10018:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x264 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x100 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e64; op2val:0xc900;
op3val:0xf8cc; valaddr_reg:x3; val_offset:30054*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30054*FLEN/8, x4, x1, x2)

inst_10019:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x264 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x100 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e64; op2val:0xc900;
op3val:0xfb33; valaddr_reg:x3; val_offset:30057*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30057*FLEN/8, x4, x1, x2)

inst_10020:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x264 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x100 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e64; op2val:0xc900;
op3val:0xf9dd; valaddr_reg:x3; val_offset:30060*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30060*FLEN/8, x4, x1, x2)

inst_10021:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x264 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x100 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e64; op2val:0xc900;
op3val:0xfa22; valaddr_reg:x3; val_offset:30063*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30063*FLEN/8, x4, x1, x2)

inst_10022:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x264 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x100 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e64; op2val:0xc900;
op3val:0xf924; valaddr_reg:x3; val_offset:30066*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30066*FLEN/8, x4, x1, x2)

inst_10023:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x264 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x100 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e64; op2val:0xc900;
op3val:0xfadb; valaddr_reg:x3; val_offset:30069*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30069*FLEN/8, x4, x1, x2)

inst_10024:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x264 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x100 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e64; op2val:0xc900;
op3val:0xf999; valaddr_reg:x3; val_offset:30072*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30072*FLEN/8, x4, x1, x2)

inst_10025:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x264 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x100 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e64; op2val:0xc900;
op3val:0xfa66; valaddr_reg:x3; val_offset:30075*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30075*FLEN/8, x4, x1, x2)

inst_10026:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x33a and fs3 == 1 and fe3 == 0x0d and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786c; op2val:0xbf3a;
op3val:0xb7ff; valaddr_reg:x3; val_offset:30078*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30078*FLEN/8, x4, x1, x2)

inst_10027:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x33a and fs3 == 1 and fe3 == 0x0d and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786c; op2val:0xbf3a;
op3val:0xb400; valaddr_reg:x3; val_offset:30081*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30081*FLEN/8, x4, x1, x2)

inst_10028:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x33a and fs3 == 1 and fe3 == 0x0d and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786c; op2val:0xbf3a;
op3val:0xb5ff; valaddr_reg:x3; val_offset:30084*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30084*FLEN/8, x4, x1, x2)

inst_10029:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x33a and fs3 == 1 and fe3 == 0x0d and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786c; op2val:0xbf3a;
op3val:0xb600; valaddr_reg:x3; val_offset:30087*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30087*FLEN/8, x4, x1, x2)

inst_10030:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x33a and fs3 == 1 and fe3 == 0x0d and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786c; op2val:0xbf3a;
op3val:0xb4ff; valaddr_reg:x3; val_offset:30090*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30090*FLEN/8, x4, x1, x2)

inst_10031:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x33a and fs3 == 1 and fe3 == 0x0d and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786c; op2val:0xbf3a;
op3val:0xb700; valaddr_reg:x3; val_offset:30093*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30093*FLEN/8, x4, x1, x2)

inst_10032:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x33a and fs3 == 1 and fe3 == 0x0d and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786c; op2val:0xbf3a;
op3val:0xb47f; valaddr_reg:x3; val_offset:30096*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30096*FLEN/8, x4, x1, x2)

inst_10033:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x33a and fs3 == 1 and fe3 == 0x0d and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786c; op2val:0xbf3a;
op3val:0xb780; valaddr_reg:x3; val_offset:30099*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30099*FLEN/8, x4, x1, x2)

inst_10034:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x33a and fs3 == 1 and fe3 == 0x0d and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786c; op2val:0xbf3a;
op3val:0xb43f; valaddr_reg:x3; val_offset:30102*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30102*FLEN/8, x4, x1, x2)

inst_10035:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x33a and fs3 == 1 and fe3 == 0x0d and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786c; op2val:0xbf3a;
op3val:0xb7c0; valaddr_reg:x3; val_offset:30105*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30105*FLEN/8, x4, x1, x2)

inst_10036:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x33a and fs3 == 1 and fe3 == 0x0d and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786c; op2val:0xbf3a;
op3val:0xb41f; valaddr_reg:x3; val_offset:30108*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30108*FLEN/8, x4, x1, x2)

inst_10037:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x33a and fs3 == 1 and fe3 == 0x0d and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786c; op2val:0xbf3a;
op3val:0xb7e0; valaddr_reg:x3; val_offset:30111*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30111*FLEN/8, x4, x1, x2)

inst_10038:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x33a and fs3 == 1 and fe3 == 0x0d and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786c; op2val:0xbf3a;
op3val:0xb40f; valaddr_reg:x3; val_offset:30114*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30114*FLEN/8, x4, x1, x2)

inst_10039:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x33a and fs3 == 1 and fe3 == 0x0d and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786c; op2val:0xbf3a;
op3val:0xb7f0; valaddr_reg:x3; val_offset:30117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30117*FLEN/8, x4, x1, x2)

inst_10040:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x33a and fs3 == 1 and fe3 == 0x0d and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786c; op2val:0xbf3a;
op3val:0xb407; valaddr_reg:x3; val_offset:30120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30120*FLEN/8, x4, x1, x2)

inst_10041:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x33a and fs3 == 1 and fe3 == 0x0d and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786c; op2val:0xbf3a;
op3val:0xb7f8; valaddr_reg:x3; val_offset:30123*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30123*FLEN/8, x4, x1, x2)

inst_10042:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x33a and fs3 == 1 and fe3 == 0x0d and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786c; op2val:0xbf3a;
op3val:0xb403; valaddr_reg:x3; val_offset:30126*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30126*FLEN/8, x4, x1, x2)

inst_10043:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x33a and fs3 == 1 and fe3 == 0x0d and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786c; op2val:0xbf3a;
op3val:0xb7fc; valaddr_reg:x3; val_offset:30129*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30129*FLEN/8, x4, x1, x2)

inst_10044:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x33a and fs3 == 1 and fe3 == 0x0d and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786c; op2val:0xbf3a;
op3val:0xb401; valaddr_reg:x3; val_offset:30132*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30132*FLEN/8, x4, x1, x2)

inst_10045:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x33a and fs3 == 1 and fe3 == 0x0d and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786c; op2val:0xbf3a;
op3val:0xb7fe; valaddr_reg:x3; val_offset:30135*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30135*FLEN/8, x4, x1, x2)

inst_10046:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x33a and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786c; op2val:0xbf3a;
op3val:0xfbfe; valaddr_reg:x3; val_offset:30138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30138*FLEN/8, x4, x1, x2)

inst_10047:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x33a and fs3 == 1 and fe3 == 0x1e and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786c; op2val:0xbf3a;
op3val:0xf801; valaddr_reg:x3; val_offset:30141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30141*FLEN/8, x4, x1, x2)

inst_10048:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x33a and fs3 == 1 and fe3 == 0x1e and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786c; op2val:0xbf3a;
op3val:0xf9b6; valaddr_reg:x3; val_offset:30144*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30144*FLEN/8, x4, x1, x2)

inst_10049:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x33a and fs3 == 1 and fe3 == 0x1e and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786c; op2val:0xbf3a;
op3val:0xfb6d; valaddr_reg:x3; val_offset:30147*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30147*FLEN/8, x4, x1, x2)

inst_10050:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x33a and fs3 == 1 and fe3 == 0x1e and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786c; op2val:0xbf3a;
op3val:0xf8cc; valaddr_reg:x3; val_offset:30150*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30150*FLEN/8, x4, x1, x2)

inst_10051:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x33a and fs3 == 1 and fe3 == 0x1e and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786c; op2val:0xbf3a;
op3val:0xfb33; valaddr_reg:x3; val_offset:30153*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30153*FLEN/8, x4, x1, x2)

inst_10052:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x33a and fs3 == 1 and fe3 == 0x1e and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786c; op2val:0xbf3a;
op3val:0xf9dd; valaddr_reg:x3; val_offset:30156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30156*FLEN/8, x4, x1, x2)

inst_10053:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x33a and fs3 == 1 and fe3 == 0x1e and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786c; op2val:0xbf3a;
op3val:0xfa22; valaddr_reg:x3; val_offset:30159*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30159*FLEN/8, x4, x1, x2)

inst_10054:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x33a and fs3 == 1 and fe3 == 0x1e and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786c; op2val:0xbf3a;
op3val:0xf924; valaddr_reg:x3; val_offset:30162*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30162*FLEN/8, x4, x1, x2)

inst_10055:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x33a and fs3 == 1 and fe3 == 0x1e and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786c; op2val:0xbf3a;
op3val:0xfadb; valaddr_reg:x3; val_offset:30165*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30165*FLEN/8, x4, x1, x2)

inst_10056:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x33a and fs3 == 1 and fe3 == 0x1e and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786c; op2val:0xbf3a;
op3val:0xf999; valaddr_reg:x3; val_offset:30168*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30168*FLEN/8, x4, x1, x2)

inst_10057:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x06c and fs2 == 1 and fe2 == 0x0f and fm2 == 0x33a and fs3 == 1 and fe3 == 0x1e and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x786c; op2val:0xbf3a;
op3val:0xfa66; valaddr_reg:x3; val_offset:30171*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30171*FLEN/8, x4, x1, x2)

inst_10058:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x066 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x345 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7866; op2val:0xbf45;
op3val:0xbbff; valaddr_reg:x3; val_offset:30174*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30174*FLEN/8, x4, x1, x2)

inst_10059:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x066 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x345 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7866; op2val:0xbf45;
op3val:0xb800; valaddr_reg:x3; val_offset:30177*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30177*FLEN/8, x4, x1, x2)

inst_10060:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x066 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x345 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7866; op2val:0xbf45;
op3val:0xb9ff; valaddr_reg:x3; val_offset:30180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30180*FLEN/8, x4, x1, x2)

inst_10061:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x066 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x345 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7866; op2val:0xbf45;
op3val:0xba00; valaddr_reg:x3; val_offset:30183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30183*FLEN/8, x4, x1, x2)

inst_10062:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x066 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x345 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7866; op2val:0xbf45;
op3val:0xb8ff; valaddr_reg:x3; val_offset:30186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30186*FLEN/8, x4, x1, x2)

inst_10063:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x066 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x345 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7866; op2val:0xbf45;
op3val:0xbb00; valaddr_reg:x3; val_offset:30189*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30189*FLEN/8, x4, x1, x2)

inst_10064:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x066 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x345 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7866; op2val:0xbf45;
op3val:0xb87f; valaddr_reg:x3; val_offset:30192*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30192*FLEN/8, x4, x1, x2)

inst_10065:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x066 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x345 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7866; op2val:0xbf45;
op3val:0xbb80; valaddr_reg:x3; val_offset:30195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30195*FLEN/8, x4, x1, x2)

inst_10066:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x066 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x345 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7866; op2val:0xbf45;
op3val:0xb83f; valaddr_reg:x3; val_offset:30198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30198*FLEN/8, x4, x1, x2)

inst_10067:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x066 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x345 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7866; op2val:0xbf45;
op3val:0xbbc0; valaddr_reg:x3; val_offset:30201*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30201*FLEN/8, x4, x1, x2)

inst_10068:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x066 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x345 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7866; op2val:0xbf45;
op3val:0xb81f; valaddr_reg:x3; val_offset:30204*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30204*FLEN/8, x4, x1, x2)

inst_10069:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x066 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x345 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7866; op2val:0xbf45;
op3val:0xbbe0; valaddr_reg:x3; val_offset:30207*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30207*FLEN/8, x4, x1, x2)

inst_10070:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x066 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x345 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7866; op2val:0xbf45;
op3val:0xb80f; valaddr_reg:x3; val_offset:30210*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30210*FLEN/8, x4, x1, x2)

inst_10071:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x066 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x345 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7866; op2val:0xbf45;
op3val:0xbbf0; valaddr_reg:x3; val_offset:30213*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30213*FLEN/8, x4, x1, x2)

inst_10072:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x066 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x345 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7866; op2val:0xbf45;
op3val:0xb807; valaddr_reg:x3; val_offset:30216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30216*FLEN/8, x4, x1, x2)

inst_10073:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x066 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x345 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7866; op2val:0xbf45;
op3val:0xbbf8; valaddr_reg:x3; val_offset:30219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30219*FLEN/8, x4, x1, x2)

inst_10074:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x066 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x345 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7866; op2val:0xbf45;
op3val:0xb803; valaddr_reg:x3; val_offset:30222*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30222*FLEN/8, x4, x1, x2)

inst_10075:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x066 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x345 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7866; op2val:0xbf45;
op3val:0xbbfc; valaddr_reg:x3; val_offset:30225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30225*FLEN/8, x4, x1, x2)

inst_10076:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x066 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x345 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7866; op2val:0xbf45;
op3val:0xb801; valaddr_reg:x3; val_offset:30228*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30228*FLEN/8, x4, x1, x2)

inst_10077:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x066 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x345 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7866; op2val:0xbf45;
op3val:0xbbfe; valaddr_reg:x3; val_offset:30231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30231*FLEN/8, x4, x1, x2)

inst_10078:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x066 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x345 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7866; op2val:0xbf45;
op3val:0xfbfe; valaddr_reg:x3; val_offset:30234*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30234*FLEN/8, x4, x1, x2)

inst_10079:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x066 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x345 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7866; op2val:0xbf45;
op3val:0xf801; valaddr_reg:x3; val_offset:30237*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30237*FLEN/8, x4, x1, x2)

inst_10080:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x066 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x345 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7866; op2val:0xbf45;
op3val:0xf9b6; valaddr_reg:x3; val_offset:30240*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30240*FLEN/8, x4, x1, x2)

inst_10081:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x066 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x345 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7866; op2val:0xbf45;
op3val:0xfb6d; valaddr_reg:x3; val_offset:30243*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30243*FLEN/8, x4, x1, x2)

inst_10082:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x066 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x345 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7866; op2val:0xbf45;
op3val:0xf8cc; valaddr_reg:x3; val_offset:30246*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30246*FLEN/8, x4, x1, x2)

inst_10083:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x066 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x345 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7866; op2val:0xbf45;
op3val:0xfb33; valaddr_reg:x3; val_offset:30249*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30249*FLEN/8, x4, x1, x2)

inst_10084:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x066 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x345 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7866; op2val:0xbf45;
op3val:0xf9dd; valaddr_reg:x3; val_offset:30252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30252*FLEN/8, x4, x1, x2)

inst_10085:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x066 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x345 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7866; op2val:0xbf45;
op3val:0xfa22; valaddr_reg:x3; val_offset:30255*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30255*FLEN/8, x4, x1, x2)

inst_10086:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x066 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x345 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7866; op2val:0xbf45;
op3val:0xf924; valaddr_reg:x3; val_offset:30258*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30258*FLEN/8, x4, x1, x2)

inst_10087:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x066 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x345 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7866; op2val:0xbf45;
op3val:0xfadb; valaddr_reg:x3; val_offset:30261*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30261*FLEN/8, x4, x1, x2)

inst_10088:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x066 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x345 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7866; op2val:0xbf45;
op3val:0xf999; valaddr_reg:x3; val_offset:30264*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30264*FLEN/8, x4, x1, x2)

inst_10089:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x066 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x345 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7866; op2val:0xbf45;
op3val:0xfa66; valaddr_reg:x3; val_offset:30267*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30267*FLEN/8, x4, x1, x2)

inst_10090:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x39c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x739c; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:30270*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30270*FLEN/8, x4, x1, x2)

inst_10091:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x39c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x739c; op2val:0x0;
op3val:0x3ff; valaddr_reg:x3; val_offset:30273*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30273*FLEN/8, x4, x1, x2)

inst_10092:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x39c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x739c; op2val:0x0;
op3val:0x1ff; valaddr_reg:x3; val_offset:30276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30276*FLEN/8, x4, x1, x2)

inst_10093:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x39c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x739c; op2val:0x0;
op3val:0x300; valaddr_reg:x3; val_offset:30279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30279*FLEN/8, x4, x1, x2)

inst_10094:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x39c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x739c; op2val:0x0;
op3val:0xff; valaddr_reg:x3; val_offset:30282*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30282*FLEN/8, x4, x1, x2)

inst_10095:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x39c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x739c; op2val:0x0;
op3val:0x3c0; valaddr_reg:x3; val_offset:30285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30285*FLEN/8, x4, x1, x2)

inst_10096:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x39c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x739c; op2val:0x0;
op3val:0x3e0; valaddr_reg:x3; val_offset:30288*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30288*FLEN/8, x4, x1, x2)

inst_10097:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x39c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x739c; op2val:0x0;
op3val:0x1f; valaddr_reg:x3; val_offset:30291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 30291*FLEN/8, x4, x1, x2)

#endif
RVTEST_CODE_END
RVMODEL_HALT
RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;



signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_2:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_3:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_4:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_5:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_6:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_7:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_8:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_9:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_10:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_11:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_12:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_13:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_14:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_15:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_16:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_17:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_18:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_19:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_20:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_21:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_22:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_23:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_24:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_25:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_26:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_27:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_28:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_29:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_30:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_31:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_32:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_33:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_34:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_35:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_36:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_37:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_38:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_39:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_40:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_41:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_42:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_43:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_44:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_45:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_46:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_47:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_48:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_49:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_50:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_51:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_52:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_53:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_54:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_55:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_56:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_57:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_58:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_59:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_60:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_61:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_62:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_63:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_64:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_65:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_66:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_67:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_68:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_69:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_70:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_71:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_72:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_73:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_74:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_75:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_76:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_77:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_78:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_79:
    .fill 228*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine
tsig_begin_canary:
CANARY;

mtrap_sigptr:
    .fill 64*XLEN/32,4,0xdeadbeef

tsig_end_canary:
CANARY;
#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif


sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
