ISim log file
Running: /home/a-l-r/co/src/project/pipelined3_p8_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/a-l-r/co/src/project/pipelined3_p8_tb_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module pipelined3_p8_tb.uut.cpu.im.im_ipcore.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module pipelined3_p8_tb.uut.cpu.dm.dm_ipcore.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
                 410@bfc03000: $ 8 <= 00000000
                 435@bfc03004: $ 8 <= 00000000
                 485@bfc0300c: $ 8 <= 00000000
                 510@bfc03010: $ 8 <= 00000000
                 560@bfc03018: $ 8 <= 00000000
                 585@bfc0301c: $ 8 <= 00000007
                 635@bfc03024: $ 8 <= 00000000
                 660@bfc03028: $ 8 <= 00000047
                 810@bfc03034: $ 8 <= 00000000
                 835@bfc03038: $ 8 <= 00000001
                 885@bfc03040: $ 8 <= 00000000
                 910@bfc03044: $ 8 <= 00000100
                 960@bfc0304c: $ 8 <= 00000000
                 985@bfc03050: $ 8 <= 00000001
# restart
# run 1000ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module pipelined3_p8_tb.uut.cpu.im.im_ipcore.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module pipelined3_p8_tb.uut.cpu.dm.dm_ipcore.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
                 410@bfc03000: $ 8 <= 00000000
                 435@bfc03004: $ 8 <= 00000000
                 485@bfc0300c: $ 8 <= 00000000
                 510@bfc03010: $ 8 <= 00000000
                 560@bfc03018: $ 8 <= 00000000
                 585@bfc0301c: $ 8 <= 00000007
                 635@bfc03024: $ 8 <= 00000000
                 660@bfc03028: $ 8 <= 00000047
                 810@bfc03034: $ 8 <= 00000000
                 835@bfc03038: $ 8 <= 00000001
                 885@bfc03040: $ 8 <= 00000000
                 910@bfc03044: $ 8 <= 00000100
                 960@bfc0304c: $ 8 <= 00000000
                 985@bfc03050: $ 8 <= 00000001
# run 1000ns
                1035@bfc03058: $ 8 <= 00000000
                1060@bfc0305c: $ 8 <= 00000083
                1210@bfc03068: $ 8 <= 00000000
                1235@bfc0306c: $ 8 <= 00008001
                1285@bfc03074: $ 8 <= 00000000
                1310@bfc03078: $ 8 <= 00003000
                1410@00003000: $ 8 <= 00000000
                1435@00003004: $ 8 <= 000000ff
                1460@00003008: $ 9 <= bfc00000
                1485@0000300c: $ 9 <= bfc07f34
                1760@bfc04180: $24 <= bfc00000
                1785@bfc04184: $24 <= bfc07f40
                1835@bfc0418c: $24 <= 00000000
                1860@bfc04190: $24 <= 00000001
                1935@bfc0419c: $24 <= 00000083
                1985@bfc041a0: $24 <= 00000143
# exit 0
