// PTX kernel code for the CUDA upchannelizer
// This file has been generated automatically by `upchan.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for upchan4(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=128, blocks_per_sm=8

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception4139[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .align 8 .b8 _Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8[32],
	.param .align 8 .b8 _Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32]
)
.reqntid 128, 1, 1
.minnctapersm 8
{
	.reg .pred 	%p<250>;
	.reg .b16 	%rs<95>;
	.reg .b32 	%r<1870>;
	.reg .f32 	%f<701>;
	.reg .b64 	%rd<353>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r156, [_Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd43, [_Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r163, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r163, 41215;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L10
	// begin inline asm
	mov.u32 %r164, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p2, %r164, 41215;
	@%p2 bra 	$L__BB0_4;
	bra.uni 	$L__BB0_3;
$L__BB0_4:                              // %L26
	ld.param.u32 	%r157, [_Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	ld.param.u64 	%rd4, [_Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	mov.u32 	%r1, %tid.y;
	shl.b32 	%r2, %r1, 5;
	mov.u32 	%r3, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r165, %r4, 7;
	or.b32  	%r166, %r2, %r3;
	or.b32  	%r167, %r166, %r165;
	mul.wide.u32 	%rd48, %r167, 4;
	add.s64 	%rd5, %rd4, %rd48;
	mov.u32 	%r168, 1;
	st.global.u32 	[%rd5], %r168;
	setp.gt.u32 	%p3, %r157, 32767;
	@%p3 bra 	$L__BB0_9;
// %bb.5:                               // %L133
	ld.param.u32 	%r158, [_Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p4, %r158, %r157;
	setp.gt.s32 	%p5, %r158, 65535;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	$L__BB0_9;
// %bb.6:                               // %L140
	ld.param.u32 	%r159, [_Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r169, %r158, %r157;
	and.b32  	%r170, %r169, 255;
	setp.ne.s32 	%p7, %r170, 0;
	setp.gt.u32 	%p8, %r159, 8191;
	or.pred  	%p9, %p7, %p8;
	@%p9 bra 	$L__BB0_9;
// %bb.7:                               // %L151
	ld.param.u32 	%r160, [_Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.lt.s32 	%p10, %r160, %r159;
	setp.gt.s32 	%p11, %r160, 16383;
	or.pred  	%p12, %p10, %p11;
	@%p12 bra 	$L__BB0_9;
// %bb.8:                               // %L158
	sub.s32 	%r171, %r160, %r159;
	add.s32 	%r172, %r171, 3;
	and.b32  	%r173, %r172, 63;
	setp.eq.s32 	%p13, %r173, 0;
	@%p13 bra 	$L__BB0_10;
	bra.uni 	$L__BB0_9;
$L__BB0_10:                             // %L273
	ld.param.u32 	%r161, [_Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p14, %r161, 0;
	@%p14 bra 	$L__BB0_12;
// %bb.11:                              // %L275
	ld.param.u32 	%r162, [_Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.le.s32 	%p15, %r161, %r162;
	setp.lt.s32 	%p16, %r162, 49;
	and.pred  	%p17, %p15, %p16;
	@%p17 bra 	$L__BB0_13;
	bra.uni 	$L__BB0_12;
$L__BB0_13:                             // %pass158
	bfe.u32 	%r67, %r3, 1, 1;
	shl.b32 	%r68, %r67, 1;
	or.b32  	%r178, %r68, -15;
	cvt.rn.f32.s32 	%f46, %r178;
	mov.f32 	%f47, 0f42080000;
	div.approx.f32 	%f42, %f46, %f47;
	mov.f32 	%f71, 0f00000000;
	mul.f32 	%f44, %f42, 0f40800000;
	setp.neu.f32 	%p23, %f44, 0f00000000;
	mov.f32 	%f45, 0f3F800000;
	mov.f32 	%f693, %f45;
	@%p23 bra 	$L__BB0_14;
	bra.uni 	$L__BB0_15;
$L__BB0_14:                             // %L492
	add.f32 	%f74, %f44, %f44;
	mov.b32 	%r186, %f74;
	and.b32  	%r187, %r186, -2147483648;
	or.b32  	%r188, %r187, 1056964608;
	mov.b32 	%f75, %r188;
	add.f32 	%f76, %f74, %f75;
	cvt.rzi.f32.f32 	%f77, %f76;
	abs.f32 	%f78, %f74;
	setp.gt.f32 	%p24, %f78, 0f4B000000;
	selp.f32 	%f79, %f74, %f77, %p24;
	cvt.rzi.f32.f32 	%f80, %f74;
	setp.lt.f32 	%p25, %f78, 0f3F000000;
	selp.f32 	%f81, %f80, %f79, %p25;
	cvt.rzi.s32.f32 	%r189, %f81;
	fma.rn.f32 	%f82, %f81, 0fBF000000, %f44;
	mul.f32 	%f83, %f82, %f82;
	fma.rn.f32 	%f84, %f83, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f85, %f83, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f86, %f84, %f83, 0fC0A55DF6;
	fma.rn.f32 	%f87, %f85, %f83, 0f4081E0CF;
	fma.rn.f32 	%f88, %f83, %f82, 0f00000000;
	fma.rn.f32 	%f89, %f87, %f83, 0fC09DE9E6;
	fma.rn.f32 	%f90, %f86, %f88, 0f00000000;
	fma.rn.f32 	%f91, %f89, %f83, 0f3F800000;
	fma.rn.f32 	%f92, %f82, 0f40490FDB, %f90;
	and.b32  	%r190, %r189, 1;
	setp.eq.b32 	%p26, %r190, 1;
	selp.f32 	%f93, %f91, %f92, %p26;
	and.b32  	%r191, %r189, 2;
	setp.eq.s32 	%p27, %r191, 0;
	sub.f32 	%f95, %f71, %f93;
	selp.f32 	%f96, %f93, %f95, %p27;
	cvt.rzi.f32.f32 	%f97, %f44;
	setp.eq.f32 	%p28, %f44, %f97;
	mul.f32 	%f98, %f44, 0f00000000;
	selp.f32 	%f99, %f98, %f96, %p28;
	mul.f32 	%f100, %f42, 0f41490FDB;
	div.approx.f32 	%f693, %f99, %f100;
$L__BB0_15:                             // %L496
	and.b32  	%r62, %r3, 2;
	or.b32  	%r192, %r68, -11;
	cvt.rn.f32.s32 	%f104, %r192;
	div.approx.f32 	%f4, %f104, %f47;
	mul.f32 	%f6, %f4, 0f40800000;
	setp.eq.f32 	%p34, %f6, 0f00000000;
	mov.f32 	%f694, %f45;
	@%p34 bra 	$L__BB0_17;
// %bb.16:                              // %L510
	add.f32 	%f132, %f6, %f6;
	mov.b32 	%r200, %f132;
	and.b32  	%r201, %r200, -2147483648;
	or.b32  	%r202, %r201, 1056964608;
	mov.b32 	%f133, %r202;
	add.f32 	%f134, %f132, %f133;
	cvt.rzi.f32.f32 	%f135, %f134;
	abs.f32 	%f136, %f132;
	setp.gt.f32 	%p35, %f136, 0f4B000000;
	selp.f32 	%f137, %f132, %f135, %p35;
	cvt.rzi.f32.f32 	%f138, %f132;
	setp.lt.f32 	%p36, %f136, 0f3F000000;
	selp.f32 	%f139, %f138, %f137, %p36;
	cvt.rzi.s32.f32 	%r203, %f139;
	fma.rn.f32 	%f140, %f139, 0fBF000000, %f6;
	mul.f32 	%f141, %f140, %f140;
	fma.rn.f32 	%f142, %f141, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f143, %f141, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f144, %f142, %f141, 0fC0A55DF6;
	fma.rn.f32 	%f145, %f143, %f141, 0f4081E0CF;
	fma.rn.f32 	%f146, %f141, %f140, 0f00000000;
	fma.rn.f32 	%f147, %f145, %f141, 0fC09DE9E6;
	fma.rn.f32 	%f148, %f144, %f146, 0f00000000;
	fma.rn.f32 	%f149, %f147, %f141, 0f3F800000;
	fma.rn.f32 	%f150, %f140, 0f40490FDB, %f148;
	and.b32  	%r204, %r203, 1;
	setp.eq.b32 	%p37, %r204, 1;
	selp.f32 	%f151, %f149, %f150, %p37;
	and.b32  	%r205, %r203, 2;
	setp.eq.s32 	%p38, %r205, 0;
	sub.f32 	%f153, %f71, %f151;
	selp.f32 	%f154, %f151, %f153, %p38;
	cvt.rzi.f32.f32 	%f155, %f6;
	setp.eq.f32 	%p39, %f6, %f155;
	mul.f32 	%f156, %f6, 0f00000000;
	selp.f32 	%f157, %f156, %f154, %p39;
	mul.f32 	%f158, %f4, 0f41490FDB;
	div.approx.f32 	%f694, %f157, %f158;
$L__BB0_17:                             // %L514
	or.b32  	%r209, %r62, -7;
	cvt.rn.f32.s32 	%f163, %r209;
	div.approx.f32 	%f9, %f163, %f47;
	mul.f32 	%f11, %f9, 0f40800000;
	setp.eq.f32 	%p45, %f11, 0f00000000;
	mov.f32 	%f695, %f45;
	@%p45 bra 	$L__BB0_19;
// %bb.18:                              // %L561
	add.f32 	%f191, %f11, %f11;
	mov.b32 	%r217, %f191;
	and.b32  	%r218, %r217, -2147483648;
	or.b32  	%r219, %r218, 1056964608;
	mov.b32 	%f192, %r219;
	add.f32 	%f193, %f191, %f192;
	cvt.rzi.f32.f32 	%f194, %f193;
	abs.f32 	%f195, %f191;
	setp.gt.f32 	%p46, %f195, 0f4B000000;
	selp.f32 	%f196, %f191, %f194, %p46;
	cvt.rzi.f32.f32 	%f197, %f191;
	setp.lt.f32 	%p47, %f195, 0f3F000000;
	selp.f32 	%f198, %f197, %f196, %p47;
	cvt.rzi.s32.f32 	%r220, %f198;
	fma.rn.f32 	%f199, %f198, 0fBF000000, %f11;
	mul.f32 	%f200, %f199, %f199;
	fma.rn.f32 	%f201, %f200, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f202, %f200, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f203, %f201, %f200, 0fC0A55DF6;
	fma.rn.f32 	%f204, %f202, %f200, 0f4081E0CF;
	fma.rn.f32 	%f205, %f200, %f199, 0f00000000;
	fma.rn.f32 	%f206, %f204, %f200, 0fC09DE9E6;
	fma.rn.f32 	%f207, %f203, %f205, 0f00000000;
	fma.rn.f32 	%f208, %f206, %f200, 0f3F800000;
	fma.rn.f32 	%f209, %f199, 0f40490FDB, %f207;
	and.b32  	%r221, %r220, 1;
	setp.eq.b32 	%p48, %r221, 1;
	selp.f32 	%f210, %f208, %f209, %p48;
	and.b32  	%r222, %r220, 2;
	setp.eq.s32 	%p49, %r222, 0;
	sub.f32 	%f212, %f71, %f210;
	selp.f32 	%f213, %f210, %f212, %p49;
	cvt.rzi.f32.f32 	%f214, %f11;
	setp.eq.f32 	%p50, %f11, %f214;
	mul.f32 	%f215, %f11, 0f00000000;
	selp.f32 	%f216, %f215, %f213, %p50;
	mul.f32 	%f217, %f9, 0f41490FDB;
	div.approx.f32 	%f695, %f216, %f217;
$L__BB0_19:                             // %L565
	or.b32  	%r223, %r3, -3;
	cvt.rn.f32.s32 	%f221, %r223;
	div.approx.f32 	%f15, %f221, %f47;
	mul.f32 	%f17, %f15, 0f40800000;
	setp.eq.f32 	%p56, %f17, 0f00000000;
	mov.f32 	%f696, %f45;
	@%p56 bra 	$L__BB0_21;
// %bb.20:                              // %L579
	add.f32 	%f249, %f17, %f17;
	mov.b32 	%r231, %f249;
	and.b32  	%r232, %r231, -2147483648;
	or.b32  	%r233, %r232, 1056964608;
	mov.b32 	%f250, %r233;
	add.f32 	%f251, %f249, %f250;
	cvt.rzi.f32.f32 	%f252, %f251;
	abs.f32 	%f253, %f249;
	setp.gt.f32 	%p57, %f253, 0f4B000000;
	selp.f32 	%f254, %f249, %f252, %p57;
	cvt.rzi.f32.f32 	%f255, %f249;
	setp.lt.f32 	%p58, %f253, 0f3F000000;
	selp.f32 	%f256, %f255, %f254, %p58;
	cvt.rzi.s32.f32 	%r234, %f256;
	fma.rn.f32 	%f257, %f256, 0fBF000000, %f17;
	mul.f32 	%f258, %f257, %f257;
	fma.rn.f32 	%f259, %f258, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f260, %f258, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f261, %f259, %f258, 0fC0A55DF6;
	fma.rn.f32 	%f262, %f260, %f258, 0f4081E0CF;
	fma.rn.f32 	%f263, %f258, %f257, 0f00000000;
	fma.rn.f32 	%f264, %f262, %f258, 0fC09DE9E6;
	fma.rn.f32 	%f265, %f261, %f263, 0f00000000;
	fma.rn.f32 	%f266, %f264, %f258, 0f3F800000;
	fma.rn.f32 	%f267, %f257, 0f40490FDB, %f265;
	and.b32  	%r235, %r234, 1;
	setp.eq.b32 	%p59, %r235, 1;
	selp.f32 	%f268, %f266, %f267, %p59;
	and.b32  	%r236, %r234, 2;
	setp.eq.s32 	%p60, %r236, 0;
	sub.f32 	%f270, %f71, %f268;
	selp.f32 	%f271, %f268, %f270, %p60;
	cvt.rzi.f32.f32 	%f272, %f17;
	setp.eq.f32 	%p61, %f17, %f272;
	mul.f32 	%f273, %f17, 0f00000000;
	selp.f32 	%f274, %f273, %f271, %p61;
	mul.f32 	%f275, %f15, 0f41490FDB;
	div.approx.f32 	%f696, %f274, %f275;
$L__BB0_21:                             // %L583
	or.b32  	%r240, %r68, 1;
	cvt.rn.f32.s32 	%f280, %r240;
	div.approx.f32 	%f20, %f280, %f47;
	mul.f32 	%f22, %f20, 0f40800000;
	setp.eq.f32 	%p67, %f22, 0f00000000;
	mov.f32 	%f697, %f45;
	@%p67 bra 	$L__BB0_23;
// %bb.22:                              // %L630
	add.f32 	%f308, %f22, %f22;
	mov.b32 	%r248, %f308;
	and.b32  	%r249, %r248, -2147483648;
	or.b32  	%r250, %r249, 1056964608;
	mov.b32 	%f309, %r250;
	add.f32 	%f310, %f308, %f309;
	cvt.rzi.f32.f32 	%f311, %f310;
	abs.f32 	%f312, %f308;
	setp.gt.f32 	%p68, %f312, 0f4B000000;
	selp.f32 	%f313, %f308, %f311, %p68;
	cvt.rzi.f32.f32 	%f314, %f308;
	setp.lt.f32 	%p69, %f312, 0f3F000000;
	selp.f32 	%f315, %f314, %f313, %p69;
	cvt.rzi.s32.f32 	%r251, %f315;
	fma.rn.f32 	%f316, %f315, 0fBF000000, %f22;
	mul.f32 	%f317, %f316, %f316;
	fma.rn.f32 	%f318, %f317, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f319, %f317, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f320, %f318, %f317, 0fC0A55DF6;
	fma.rn.f32 	%f321, %f319, %f317, 0f4081E0CF;
	fma.rn.f32 	%f322, %f317, %f316, 0f00000000;
	fma.rn.f32 	%f323, %f321, %f317, 0fC09DE9E6;
	fma.rn.f32 	%f324, %f320, %f322, 0f00000000;
	fma.rn.f32 	%f325, %f323, %f317, 0f3F800000;
	fma.rn.f32 	%f326, %f316, 0f40490FDB, %f324;
	and.b32  	%r252, %r251, 1;
	setp.eq.b32 	%p70, %r252, 1;
	selp.f32 	%f327, %f325, %f326, %p70;
	and.b32  	%r253, %r251, 2;
	setp.eq.s32 	%p71, %r253, 0;
	sub.f32 	%f329, %f71, %f327;
	selp.f32 	%f330, %f327, %f329, %p71;
	cvt.rzi.f32.f32 	%f331, %f22;
	setp.eq.f32 	%p72, %f22, %f331;
	mul.f32 	%f332, %f22, 0f00000000;
	selp.f32 	%f333, %f332, %f330, %p72;
	mul.f32 	%f334, %f20, 0f41490FDB;
	div.approx.f32 	%f697, %f333, %f334;
$L__BB0_23:                             // %L634
	or.b32  	%r254, %r68, 5;
	cvt.rn.f32.s32 	%f338, %r254;
	div.approx.f32 	%f26, %f338, %f47;
	mul.f32 	%f28, %f26, 0f40800000;
	setp.eq.f32 	%p78, %f28, 0f00000000;
	mov.f32 	%f698, %f45;
	@%p78 bra 	$L__BB0_25;
// %bb.24:                              // %L648
	add.f32 	%f366, %f28, %f28;
	mov.b32 	%r262, %f366;
	and.b32  	%r263, %r262, -2147483648;
	or.b32  	%r264, %r263, 1056964608;
	mov.b32 	%f367, %r264;
	add.f32 	%f368, %f366, %f367;
	cvt.rzi.f32.f32 	%f369, %f368;
	abs.f32 	%f370, %f366;
	setp.gt.f32 	%p79, %f370, 0f4B000000;
	selp.f32 	%f371, %f366, %f369, %p79;
	cvt.rzi.f32.f32 	%f372, %f366;
	setp.lt.f32 	%p80, %f370, 0f3F000000;
	selp.f32 	%f373, %f372, %f371, %p80;
	cvt.rzi.s32.f32 	%r265, %f373;
	fma.rn.f32 	%f374, %f373, 0fBF000000, %f28;
	mul.f32 	%f375, %f374, %f374;
	fma.rn.f32 	%f376, %f375, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f377, %f375, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f378, %f376, %f375, 0fC0A55DF6;
	fma.rn.f32 	%f379, %f377, %f375, 0f4081E0CF;
	fma.rn.f32 	%f380, %f375, %f374, 0f00000000;
	fma.rn.f32 	%f381, %f379, %f375, 0fC09DE9E6;
	fma.rn.f32 	%f382, %f378, %f380, 0f00000000;
	fma.rn.f32 	%f383, %f381, %f375, 0f3F800000;
	fma.rn.f32 	%f384, %f374, 0f40490FDB, %f382;
	and.b32  	%r266, %r265, 1;
	setp.eq.b32 	%p81, %r266, 1;
	selp.f32 	%f385, %f383, %f384, %p81;
	and.b32  	%r267, %r265, 2;
	setp.eq.s32 	%p82, %r267, 0;
	sub.f32 	%f387, %f71, %f385;
	selp.f32 	%f388, %f385, %f387, %p82;
	cvt.rzi.f32.f32 	%f389, %f28;
	setp.eq.f32 	%p83, %f28, %f389;
	mul.f32 	%f390, %f28, 0f00000000;
	selp.f32 	%f391, %f390, %f388, %p83;
	mul.f32 	%f392, %f26, 0f41490FDB;
	div.approx.f32 	%f698, %f391, %f392;
$L__BB0_25:                             // %L652
	or.b32  	%r271, %r62, 9;
	cvt.rn.f32.s32 	%f397, %r271;
	div.approx.f32 	%f31, %f397, %f47;
	mul.f32 	%f33, %f31, 0f40800000;
	setp.eq.f32 	%p89, %f33, 0f00000000;
	mov.f32 	%f699, %f45;
	@%p89 bra 	$L__BB0_27;
// %bb.26:                              // %L699
	add.f32 	%f425, %f33, %f33;
	mov.b32 	%r279, %f425;
	and.b32  	%r280, %r279, -2147483648;
	or.b32  	%r281, %r280, 1056964608;
	mov.b32 	%f426, %r281;
	add.f32 	%f427, %f425, %f426;
	cvt.rzi.f32.f32 	%f428, %f427;
	abs.f32 	%f429, %f425;
	setp.gt.f32 	%p90, %f429, 0f4B000000;
	selp.f32 	%f430, %f425, %f428, %p90;
	cvt.rzi.f32.f32 	%f431, %f425;
	setp.lt.f32 	%p91, %f429, 0f3F000000;
	selp.f32 	%f432, %f431, %f430, %p91;
	cvt.rzi.s32.f32 	%r282, %f432;
	fma.rn.f32 	%f433, %f432, 0fBF000000, %f33;
	mul.f32 	%f434, %f433, %f433;
	fma.rn.f32 	%f435, %f434, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f436, %f434, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f437, %f435, %f434, 0fC0A55DF6;
	fma.rn.f32 	%f438, %f436, %f434, 0f4081E0CF;
	fma.rn.f32 	%f439, %f434, %f433, 0f00000000;
	fma.rn.f32 	%f440, %f438, %f434, 0fC09DE9E6;
	fma.rn.f32 	%f441, %f437, %f439, 0f00000000;
	fma.rn.f32 	%f442, %f440, %f434, 0f3F800000;
	fma.rn.f32 	%f443, %f433, 0f40490FDB, %f441;
	and.b32  	%r283, %r282, 1;
	setp.eq.b32 	%p92, %r283, 1;
	selp.f32 	%f444, %f442, %f443, %p92;
	and.b32  	%r284, %r282, 2;
	setp.eq.s32 	%p93, %r284, 0;
	sub.f32 	%f446, %f71, %f444;
	selp.f32 	%f447, %f444, %f446, %p93;
	cvt.rzi.f32.f32 	%f448, %f33;
	setp.eq.f32 	%p94, %f33, %f448;
	mul.f32 	%f449, %f33, 0f00000000;
	selp.f32 	%f450, %f449, %f447, %p94;
	mul.f32 	%f451, %f31, 0f41490FDB;
	div.approx.f32 	%f699, %f450, %f451;
$L__BB0_27:                             // %L703
	or.b32  	%r285, %r62, 13;
	cvt.rn.f32.s32 	%f455, %r285;
	div.approx.f32 	%f37, %f455, %f47;
	mul.f32 	%f39, %f37, 0f40800000;
	setp.eq.f32 	%p100, %f39, 0f00000000;
	mov.f32 	%f700, %f45;
	@%p100 bra 	$L__BB0_29;
// %bb.28:                              // %L717
	add.f32 	%f483, %f39, %f39;
	mov.b32 	%r293, %f483;
	and.b32  	%r294, %r293, -2147483648;
	or.b32  	%r295, %r294, 1056964608;
	mov.b32 	%f484, %r295;
	add.f32 	%f485, %f483, %f484;
	cvt.rzi.f32.f32 	%f486, %f485;
	abs.f32 	%f487, %f483;
	setp.gt.f32 	%p101, %f487, 0f4B000000;
	selp.f32 	%f488, %f483, %f486, %p101;
	cvt.rzi.f32.f32 	%f489, %f483;
	setp.lt.f32 	%p102, %f487, 0f3F000000;
	selp.f32 	%f490, %f489, %f488, %p102;
	cvt.rzi.s32.f32 	%r296, %f490;
	fma.rn.f32 	%f491, %f490, 0fBF000000, %f39;
	mul.f32 	%f492, %f491, %f491;
	fma.rn.f32 	%f493, %f492, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f494, %f492, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f495, %f493, %f492, 0fC0A55DF6;
	fma.rn.f32 	%f496, %f494, %f492, 0f4081E0CF;
	fma.rn.f32 	%f497, %f492, %f491, 0f00000000;
	fma.rn.f32 	%f498, %f496, %f492, 0fC09DE9E6;
	fma.rn.f32 	%f499, %f495, %f497, 0f00000000;
	fma.rn.f32 	%f500, %f498, %f492, 0f3F800000;
	fma.rn.f32 	%f501, %f491, 0f40490FDB, %f499;
	and.b32  	%r297, %r296, 1;
	setp.eq.b32 	%p103, %r297, 1;
	selp.f32 	%f502, %f500, %f501, %p103;
	and.b32  	%r298, %r296, 2;
	setp.eq.s32 	%p104, %r298, 0;
	sub.f32 	%f504, %f71, %f502;
	selp.f32 	%f505, %f502, %f504, %p104;
	cvt.rzi.f32.f32 	%f506, %f39;
	setp.eq.f32 	%p105, %f39, %f506;
	mul.f32 	%f507, %f39, 0f00000000;
	selp.f32 	%f508, %f507, %f505, %p105;
	mul.f32 	%f509, %f37, 0f41490FDB;
	div.approx.f32 	%f700, %f508, %f509;
$L__BB0_29:                             // %L721
	setp.le.s32 	%p144, %r158, %r157;
	mov.u32 	%r1862, 0;
	@%p144 bra 	$L__BB0_36;
// %bb.30:                              // %L1119.lr.ph
	abs.f32 	%f48, %f42;
	abs.f32 	%f106, %f4;
	abs.f32 	%f165, %f9;
	abs.f32 	%f223, %f15;
	abs.f32 	%f282, %f20;
	abs.f32 	%f340, %f26;
	setp.gt.f32 	%p18, %f48, 0f4B800000;
	mul.f32 	%f49, %f42, 0f00000000;
	setp.gt.f32 	%p29, %f106, 0f4B800000;
	mul.f32 	%f107, %f4, 0f00000000;
	setp.gt.f32 	%p40, %f165, 0f4B800000;
	mul.f32 	%f166, %f9, 0f00000000;
	setp.gt.f32 	%p51, %f223, 0f4B800000;
	mul.f32 	%f224, %f15, 0f00000000;
	setp.gt.f32 	%p62, %f282, 0f4B800000;
	mul.f32 	%f283, %f20, 0f00000000;
	setp.gt.f32 	%p73, %f340, 0f4B800000;
	mul.f32 	%f341, %f26, 0f00000000;
	abs.f32 	%f399, %f31;
	selp.f32 	%f50, %f49, %f42, %p18;
	selp.f32 	%f108, %f107, %f4, %p29;
	selp.f32 	%f167, %f166, %f9, %p40;
	selp.f32 	%f225, %f224, %f15, %p51;
	selp.f32 	%f284, %f283, %f20, %p62;
	selp.f32 	%f342, %f341, %f26, %p73;
	setp.gt.f32 	%p84, %f399, 0f4B800000;
	mul.f32 	%f400, %f31, 0f00000000;
	add.f32 	%f51, %f50, %f50;
	add.f32 	%f109, %f108, %f108;
	add.f32 	%f168, %f167, %f167;
	add.f32 	%f226, %f225, %f225;
	add.f32 	%f285, %f284, %f284;
	add.f32 	%f343, %f342, %f342;
	selp.f32 	%f401, %f400, %f31, %p84;
	abs.f32 	%f457, %f37;
	mov.b32 	%r179, %f51;
	mov.b32 	%r193, %f109;
	mov.b32 	%r210, %f168;
	mov.b32 	%r224, %f226;
	mov.b32 	%r241, %f285;
	mov.b32 	%r255, %f343;
	add.f32 	%f402, %f401, %f401;
	setp.gt.f32 	%p95, %f457, 0f4B800000;
	mul.f32 	%f458, %f37, 0f00000000;
	and.b32  	%r180, %r179, -2147483648;
	and.b32  	%r194, %r193, -2147483648;
	and.b32  	%r211, %r210, -2147483648;
	and.b32  	%r225, %r224, -2147483648;
	and.b32  	%r242, %r241, -2147483648;
	and.b32  	%r256, %r255, -2147483648;
	mov.b32 	%r272, %f402;
	selp.f32 	%f459, %f458, %f37, %p95;
	or.b32  	%r181, %r180, 1056964608;
	or.b32  	%r195, %r194, 1056964608;
	or.b32  	%r212, %r211, 1056964608;
	or.b32  	%r226, %r225, 1056964608;
	or.b32  	%r243, %r242, 1056964608;
	or.b32  	%r257, %r256, 1056964608;
	and.b32  	%r273, %r272, -2147483648;
	add.f32 	%f460, %f459, %f459;
	mov.b32 	%f52, %r181;
	mov.b32 	%f110, %r195;
	mov.b32 	%f169, %r212;
	mov.b32 	%f227, %r226;
	mov.b32 	%f286, %r243;
	mov.b32 	%f344, %r257;
	or.b32  	%r274, %r273, 1056964608;
	mov.b32 	%r286, %f460;
	add.f32 	%f53, %f51, %f52;
	abs.f32 	%f55, %f51;
	add.f32 	%f111, %f109, %f110;
	abs.f32 	%f113, %f109;
	add.f32 	%f170, %f168, %f169;
	abs.f32 	%f172, %f168;
	add.f32 	%f228, %f226, %f227;
	abs.f32 	%f230, %f226;
	add.f32 	%f287, %f285, %f286;
	abs.f32 	%f289, %f285;
	add.f32 	%f345, %f343, %f344;
	abs.f32 	%f347, %f343;
	mov.b32 	%f403, %r274;
	and.b32  	%r287, %r286, -2147483648;
	cvt.rzi.f32.f32 	%f54, %f53;
	setp.gt.f32 	%p19, %f55, 0f4B000000;
	cvt.rzi.f32.f32 	%f112, %f111;
	setp.gt.f32 	%p30, %f113, 0f4B000000;
	cvt.rzi.f32.f32 	%f171, %f170;
	setp.gt.f32 	%p41, %f172, 0f4B000000;
	cvt.rzi.f32.f32 	%f229, %f228;
	setp.gt.f32 	%p52, %f230, 0f4B000000;
	cvt.rzi.f32.f32 	%f288, %f287;
	setp.gt.f32 	%p63, %f289, 0f4B000000;
	cvt.rzi.f32.f32 	%f346, %f345;
	setp.gt.f32 	%p74, %f347, 0f4B000000;
	add.f32 	%f404, %f402, %f403;
	abs.f32 	%f406, %f402;
	or.b32  	%r288, %r287, 1056964608;
	selp.f32 	%f56, %f51, %f54, %p19;
	cvt.rzi.f32.f32 	%f57, %f51;
	setp.lt.f32 	%p20, %f55, 0f3F000000;
	selp.f32 	%f114, %f109, %f112, %p30;
	cvt.rzi.f32.f32 	%f115, %f109;
	setp.lt.f32 	%p31, %f113, 0f3F000000;
	selp.f32 	%f173, %f168, %f171, %p41;
	cvt.rzi.f32.f32 	%f174, %f168;
	setp.lt.f32 	%p42, %f172, 0f3F000000;
	selp.f32 	%f231, %f226, %f229, %p52;
	cvt.rzi.f32.f32 	%f232, %f226;
	setp.lt.f32 	%p53, %f230, 0f3F000000;
	selp.f32 	%f290, %f285, %f288, %p63;
	cvt.rzi.f32.f32 	%f291, %f285;
	setp.lt.f32 	%p64, %f289, 0f3F000000;
	selp.f32 	%f348, %f343, %f346, %p74;
	cvt.rzi.f32.f32 	%f349, %f343;
	setp.lt.f32 	%p75, %f347, 0f3F000000;
	cvt.rzi.f32.f32 	%f405, %f404;
	setp.gt.f32 	%p85, %f406, 0f4B000000;
	mov.b32 	%f461, %r288;
	shr.u32 	%r174, %r4, 3;
	selp.f32 	%f58, %f57, %f56, %p20;
	selp.f32 	%f116, %f115, %f114, %p31;
	selp.f32 	%f175, %f174, %f173, %p42;
	selp.f32 	%f233, %f232, %f231, %p53;
	selp.f32 	%f292, %f291, %f290, %p64;
	selp.f32 	%f350, %f349, %f348, %p75;
	selp.f32 	%f407, %f402, %f405, %p85;
	cvt.rzi.f32.f32 	%f408, %f402;
	setp.lt.f32 	%p86, %f406, 0f3F000000;
	add.f32 	%f462, %f460, %f461;
	abs.f32 	%f464, %f460;
	cvt.u16.u32 	%rs1, %r174;
	fma.rn.f32 	%f59, %f58, 0fBF000000, %f50;
	fma.rn.f32 	%f117, %f116, 0fBF000000, %f108;
	fma.rn.f32 	%f176, %f175, 0fBF000000, %f167;
	fma.rn.f32 	%f234, %f233, 0fBF000000, %f225;
	fma.rn.f32 	%f293, %f292, 0fBF000000, %f284;
	fma.rn.f32 	%f351, %f350, 0fBF000000, %f342;
	selp.f32 	%f409, %f408, %f407, %p86;
	cvt.rzi.f32.f32 	%f463, %f462;
	setp.gt.f32 	%p96, %f464, 0f4B000000;
	and.b16  	%rs2, %rs1, 255;
	mul.f32 	%f60, %f59, %f59;
	mul.f32 	%f118, %f117, %f117;
	mul.f32 	%f177, %f176, %f176;
	mul.f32 	%f235, %f234, %f234;
	mul.f32 	%f294, %f293, %f293;
	mul.f32 	%f352, %f351, %f351;
	fma.rn.f32 	%f410, %f409, 0fBF000000, %f401;
	selp.f32 	%f465, %f460, %f463, %p96;
	cvt.rzi.f32.f32 	%f466, %f460;
	setp.lt.f32 	%p97, %f464, 0f3F000000;
	mul.lo.s16 	%rs3, %rs2, 171;
	cvt.rzi.s32.f32 	%r182, %f58;
	fma.rn.f32 	%f61, %f60, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f62, %f60, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r196, %f116;
	fma.rn.f32 	%f119, %f118, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f120, %f118, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r213, %f175;
	fma.rn.f32 	%f178, %f177, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f179, %f177, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r227, %f233;
	fma.rn.f32 	%f236, %f235, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f237, %f235, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r244, %f292;
	fma.rn.f32 	%f295, %f294, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f296, %f294, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r258, %f350;
	fma.rn.f32 	%f353, %f352, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f354, %f352, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f411, %f410, %f410;
	selp.f32 	%f467, %f466, %f465, %p97;
	shr.u16 	%rs4, %rs3, 13;
	add.s32 	%r183, %r182, 1;
	fma.rn.f32 	%f63, %f61, %f60, 0fC0A55DF6;
	fma.rn.f32 	%f64, %f62, %f60, 0f4081E0CF;
	fma.rn.f32 	%f65, %f60, %f59, 0f00000000;
	add.s32 	%r197, %r196, 1;
	fma.rn.f32 	%f121, %f119, %f118, 0fC0A55DF6;
	fma.rn.f32 	%f122, %f120, %f118, 0f4081E0CF;
	fma.rn.f32 	%f123, %f118, %f117, 0f00000000;
	add.s32 	%r214, %r213, 1;
	fma.rn.f32 	%f180, %f178, %f177, 0fC0A55DF6;
	fma.rn.f32 	%f181, %f179, %f177, 0f4081E0CF;
	fma.rn.f32 	%f182, %f177, %f176, 0f00000000;
	add.s32 	%r228, %r227, 1;
	fma.rn.f32 	%f238, %f236, %f235, 0fC0A55DF6;
	fma.rn.f32 	%f239, %f237, %f235, 0f4081E0CF;
	fma.rn.f32 	%f240, %f235, %f234, 0f00000000;
	add.s32 	%r245, %r244, 1;
	fma.rn.f32 	%f297, %f295, %f294, 0fC0A55DF6;
	fma.rn.f32 	%f298, %f296, %f294, 0f4081E0CF;
	fma.rn.f32 	%f299, %f294, %f293, 0f00000000;
	add.s32 	%r259, %r258, 1;
	fma.rn.f32 	%f355, %f353, %f352, 0fC0A55DF6;
	fma.rn.f32 	%f356, %f354, %f352, 0f4081E0CF;
	fma.rn.f32 	%f357, %f352, %f351, 0f00000000;
	cvt.rzi.s32.f32 	%r275, %f409;
	fma.rn.f32 	%f412, %f411, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f413, %f411, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f468, %f467, 0fBF000000, %f459;
	mul.lo.s16 	%rs5, %rs4, 48;
	fma.rn.f32 	%f66, %f64, %f60, 0fC09DE9E6;
	fma.rn.f32 	%f67, %f63, %f65, 0f00000000;
	and.b32  	%r184, %r183, 1;
	fma.rn.f32 	%f124, %f122, %f118, 0fC09DE9E6;
	fma.rn.f32 	%f125, %f121, %f123, 0f00000000;
	and.b32  	%r198, %r197, 1;
	fma.rn.f32 	%f183, %f181, %f177, 0fC09DE9E6;
	fma.rn.f32 	%f184, %f180, %f182, 0f00000000;
	and.b32  	%r215, %r214, 1;
	fma.rn.f32 	%f241, %f239, %f235, 0fC09DE9E6;
	fma.rn.f32 	%f242, %f238, %f240, 0f00000000;
	and.b32  	%r229, %r228, 1;
	fma.rn.f32 	%f300, %f298, %f294, 0fC09DE9E6;
	fma.rn.f32 	%f301, %f297, %f299, 0f00000000;
	and.b32  	%r246, %r245, 1;
	fma.rn.f32 	%f358, %f356, %f352, 0fC09DE9E6;
	fma.rn.f32 	%f359, %f355, %f357, 0f00000000;
	and.b32  	%r260, %r259, 1;
	add.s32 	%r276, %r275, 1;
	fma.rn.f32 	%f414, %f412, %f411, 0fC0A55DF6;
	fma.rn.f32 	%f415, %f413, %f411, 0f4081E0CF;
	fma.rn.f32 	%f416, %f411, %f410, 0f00000000;
	mul.f32 	%f469, %f468, %f468;
	sub.s16 	%rs6, %rs1, %rs5;
	fma.rn.f32 	%f68, %f66, %f60, 0f3F800000;
	fma.rn.f32 	%f69, %f59, 0f40490FDB, %f67;
	setp.eq.b32 	%p21, %r184, 1;
	fma.rn.f32 	%f126, %f124, %f118, 0f3F800000;
	fma.rn.f32 	%f127, %f117, 0f40490FDB, %f125;
	setp.eq.b32 	%p32, %r198, 1;
	fma.rn.f32 	%f185, %f183, %f177, 0f3F800000;
	fma.rn.f32 	%f186, %f176, 0f40490FDB, %f184;
	setp.eq.b32 	%p43, %r215, 1;
	fma.rn.f32 	%f243, %f241, %f235, 0f3F800000;
	fma.rn.f32 	%f244, %f234, 0f40490FDB, %f242;
	setp.eq.b32 	%p54, %r229, 1;
	fma.rn.f32 	%f302, %f300, %f294, 0f3F800000;
	fma.rn.f32 	%f303, %f293, 0f40490FDB, %f301;
	setp.eq.b32 	%p65, %r246, 1;
	fma.rn.f32 	%f360, %f358, %f352, 0f3F800000;
	fma.rn.f32 	%f361, %f351, 0f40490FDB, %f359;
	setp.eq.b32 	%p76, %r260, 1;
	fma.rn.f32 	%f417, %f415, %f411, 0fC09DE9E6;
	fma.rn.f32 	%f418, %f414, %f416, 0f00000000;
	and.b32  	%r277, %r276, 1;
	cvt.rzi.s32.f32 	%r289, %f467;
	fma.rn.f32 	%f470, %f469, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f471, %f469, 0f3E684E12, 0fBFAAD2E0;
	and.b16  	%rs7, %rs6, 255;
	selp.f32 	%f70, %f68, %f69, %p21;
	and.b32  	%r185, %r183, 2;
	selp.f32 	%f128, %f126, %f127, %p32;
	and.b32  	%r199, %r197, 2;
	selp.f32 	%f187, %f185, %f186, %p43;
	and.b32  	%r216, %r214, 2;
	selp.f32 	%f245, %f243, %f244, %p54;
	and.b32  	%r230, %r228, 2;
	selp.f32 	%f304, %f302, %f303, %p65;
	and.b32  	%r247, %r245, 2;
	selp.f32 	%f362, %f360, %f361, %p76;
	and.b32  	%r261, %r259, 2;
	fma.rn.f32 	%f419, %f417, %f411, 0f3F800000;
	fma.rn.f32 	%f420, %f410, 0f40490FDB, %f418;
	setp.eq.b32 	%p87, %r277, 1;
	add.s32 	%r290, %r289, 1;
	fma.rn.f32 	%f472, %f470, %f469, 0fC0A55DF6;
	fma.rn.f32 	%f473, %f471, %f469, 0f4081E0CF;
	fma.rn.f32 	%f474, %f469, %f468, 0f00000000;
	mul.wide.u16 	%r64, %rs7, 4;
	setp.eq.s32 	%p22, %r185, 0;
	sub.f32 	%f72, %f71, %f70;
	setp.eq.s32 	%p33, %r199, 0;
	sub.f32 	%f130, %f71, %f128;
	setp.eq.s32 	%p44, %r216, 0;
	sub.f32 	%f189, %f71, %f187;
	setp.eq.s32 	%p55, %r230, 0;
	sub.f32 	%f247, %f71, %f245;
	setp.eq.s32 	%p66, %r247, 0;
	sub.f32 	%f306, %f71, %f304;
	setp.eq.s32 	%p77, %r261, 0;
	sub.f32 	%f364, %f71, %f362;
	selp.f32 	%f421, %f419, %f420, %p87;
	and.b32  	%r278, %r276, 2;
	fma.rn.f32 	%f475, %f473, %f469, 0fC09DE9E6;
	fma.rn.f32 	%f476, %f472, %f474, 0f00000000;
	and.b32  	%r291, %r290, 1;
	or.b32  	%r176, %r64, %r62;
	selp.f32 	%f73, %f70, %f72, %p22;
	selp.f32 	%f131, %f128, %f130, %p33;
	selp.f32 	%f190, %f187, %f189, %p44;
	selp.f32 	%f248, %f245, %f247, %p55;
	selp.f32 	%f307, %f304, %f306, %p66;
	selp.f32 	%f365, %f362, %f364, %p77;
	setp.eq.s32 	%p88, %r278, 0;
	sub.f32 	%f423, %f71, %f421;
	fma.rn.f32 	%f477, %f475, %f469, 0f3F800000;
	fma.rn.f32 	%f478, %f468, 0f40490FDB, %f476;
	setp.eq.b32 	%p98, %r291, 1;
	bfe.u32 	%r177, %r176, 1, 5;
	mul.f32 	%f43, %f73, %f73;
	mul.f32 	%f5, %f131, %f131;
	mul.f32 	%f10, %f190, %f190;
	mul.f32 	%f16, %f248, %f248;
	mul.f32 	%f21, %f307, %f307;
	mul.f32 	%f27, %f365, %f365;
	selp.f32 	%f424, %f421, %f423, %p88;
	selp.f32 	%f479, %f477, %f478, %p98;
	and.b32  	%r292, %r290, 2;
	ld.param.u64 	%rd1, [_Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	mul.wide.u32 	%rd49, %r177, 4;
	mul.f32 	%f102, %f693, %f43;
	mov.f32 	%f103, 0f40800000;
	mul.f32 	%f160, %f694, %f5;
	mul.f32 	%f219, %f695, %f10;
	mul.f32 	%f277, %f696, %f16;
	mul.f32 	%f336, %f697, %f21;
	mul.f32 	%f394, %f698, %f27;
	mul.f32 	%f32, %f424, %f424;
	setp.eq.s32 	%p99, %r292, 0;
	sub.f32 	%f481, %f71, %f479;
	cvt.u32.u16 	%r175, %rs6;
	add.s64 	%rd50, %rd1, %rd49;
	div.approx.f32 	%f3, %f102, %f103;
	div.approx.f32 	%f162, %f160, %f103;
	div.approx.f32 	%f14, %f219, %f103;
	div.approx.f32 	%f279, %f277, %f103;
	div.approx.f32 	%f25, %f336, %f103;
	div.approx.f32 	%f396, %f394, %f103;
	mul.f32 	%f453, %f699, %f32;
	selp.f32 	%f482, %f479, %f481, %p99;
	ld.param.u64 	%rd2, [_Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	ld.param.u64 	%rd3, [_Z7upchan45Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	and.b32  	%r63, %r175, 255;
	ld.global.u32 	%r65, [%rd50];
	shr.u32 	%r66, %r3, 1;
	mov.b32 	%r208, %f162;
	mov.b32 	%r207, %f3;
	mov.b32 	%r239, %f279;
	mov.b32 	%r238, %f14;
	mov.b32 	%r270, %f396;
	mov.b32 	%r269, %f25;
	div.approx.f32 	%f36, %f453, %f103;
	mul.f32 	%f38, %f482, %f482;
	// begin inline asm
	cvt.rn.f16x2.f32 %r206, %r208, %r207;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r237, %r239, %r238;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r268, %r270, %r269;
	// end inline asm
	mul.f32 	%f510, %f700, %f38;
	div.approx.f32 	%f512, %f510, %f103;
	mov.b32 	%r301, %f512;
	mov.b32 	%r300, %f36;
	// begin inline asm
	cvt.rn.f16x2.f32 %r299, %r301, %r300;
	// end inline asm
	mul.lo.s32 	%r332, %r67, 3;
	cvt.rn.f32.s32 	%f513, %r332;
	div.approx.f32 	%f514, %f513, %f103;
	add.f32 	%f515, %f514, %f514;
	mov.b32 	%r333, %f515;
	and.b32  	%r334, %r333, -2147483648;
	or.b32  	%r335, %r334, 1056964608;
	mov.b32 	%f516, %r335;
	add.f32 	%f517, %f515, %f516;
	cvt.rzi.f32.f32 	%f518, %f517;
	abs.f32 	%f519, %f515;
	setp.gt.f32 	%p106, %f519, 0f4B000000;
	selp.f32 	%f520, %f515, %f518, %p106;
	cvt.rzi.f32.f32 	%f521, %f515;
	setp.lt.f32 	%p107, %f519, 0f3F000000;
	selp.f32 	%f522, %f521, %f520, %p107;
	cvt.rzi.s32.f32 	%r336, %f522;
	fma.rn.f32 	%f523, %f522, 0fBF000000, %f514;
	mul.f32 	%f524, %f523, %f523;
	fma.rn.f32 	%f525, %f524, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f526, %f524, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f527, %f525, %f524, 0fC0A55DF6;
	fma.rn.f32 	%f528, %f526, %f524, 0f4081E0CF;
	fma.rn.f32 	%f529, %f524, %f523, 0f00000000;
	fma.rn.f32 	%f530, %f528, %f524, 0fC09DE9E6;
	fma.rn.f32 	%f531, %f527, %f529, 0f00000000;
	fma.rn.f32 	%f532, %f530, %f524, 0f3F800000;
	fma.rn.f32 	%f533, %f523, 0f40490FDB, %f531;
	and.b32  	%r337, %r336, 1;
	setp.eq.b32 	%p108, %r337, 1;
	selp.f32 	%f534, %f532, %f533, %p108;
	selp.f32 	%f535, %f533, %f532, %p108;
	and.b32  	%r338, %r336, 2;
	setp.eq.s32 	%p109, %r338, 0;
	neg.f32 	%f536, %f534;
	selp.f32 	%f537, %f534, %f536, %p109;
	add.s32 	%r339, %r336, 1;
	and.b32  	%r340, %r339, 2;
	setp.eq.s32 	%p110, %r340, 0;
	sub.f32 	%f539, %f71, %f535;
	selp.f32 	%f540, %f535, %f539, %p110;
	cvt.rzi.f32.f32 	%f541, %f514;
	setp.eq.f32 	%p111, %f541, %f514;
	mul.f32 	%f542, %f514, 0f00000000;
	selp.f32 	%f543, %f542, %f537, %p111;
	abs.f32 	%f544, %f514;
	setp.gt.f32 	%p112, %f544, 0f4B800000;
	add.f32 	%f545, %f543, 0f3F800000;
	selp.f32 	%f546, %f545, %f540, %p112;
	add.s32 	%r341, %r332, 6;
	and.b32  	%r342, %r341, 7;
	cvt.rn.f32.s32 	%f547, %r342;
	div.approx.f32 	%f548, %f547, %f103;
	add.f32 	%f549, %f548, %f548;
	mov.b32 	%r343, %f549;
	and.b32  	%r344, %r343, -2147483648;
	or.b32  	%r345, %r344, 1056964608;
	mov.b32 	%f550, %r345;
	add.f32 	%f551, %f549, %f550;
	cvt.rzi.f32.f32 	%f552, %f551;
	abs.f32 	%f553, %f549;
	setp.gt.f32 	%p113, %f553, 0f4B000000;
	selp.f32 	%f554, %f549, %f552, %p113;
	cvt.rzi.f32.f32 	%f555, %f549;
	setp.lt.f32 	%p114, %f553, 0f3F000000;
	selp.f32 	%f556, %f555, %f554, %p114;
	cvt.rzi.s32.f32 	%r346, %f556;
	fma.rn.f32 	%f557, %f556, 0fBF000000, %f548;
	mul.f32 	%f558, %f557, %f557;
	fma.rn.f32 	%f559, %f558, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f560, %f558, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f561, %f559, %f558, 0fC0A55DF6;
	fma.rn.f32 	%f562, %f560, %f558, 0f4081E0CF;
	fma.rn.f32 	%f563, %f558, %f557, 0f00000000;
	fma.rn.f32 	%f564, %f562, %f558, 0fC09DE9E6;
	fma.rn.f32 	%f565, %f561, %f563, 0f00000000;
	fma.rn.f32 	%f566, %f564, %f558, 0f3F800000;
	fma.rn.f32 	%f567, %f557, 0f40490FDB, %f565;
	and.b32  	%r347, %r346, 1;
	setp.eq.b32 	%p115, %r347, 1;
	selp.f32 	%f568, %f566, %f567, %p115;
	selp.f32 	%f569, %f567, %f566, %p115;
	and.b32  	%r348, %r346, 2;
	setp.eq.s32 	%p116, %r348, 0;
	neg.f32 	%f570, %f568;
	selp.f32 	%f571, %f568, %f570, %p116;
	add.s32 	%r349, %r346, 1;
	and.b32  	%r350, %r349, 2;
	setp.eq.s32 	%p117, %r350, 0;
	sub.f32 	%f572, %f71, %f569;
	selp.f32 	%f573, %f569, %f572, %p117;
	cvt.rzi.f32.f32 	%f574, %f548;
	setp.eq.f32 	%p118, %f574, %f548;
	mul.f32 	%f575, %f548, 0f00000000;
	selp.f32 	%f576, %f575, %f571, %p118;
	abs.f32 	%f577, %f548;
	setp.gt.f32 	%p119, %f577, 0f4B800000;
	add.f32 	%f578, %f576, 0f3F800000;
	selp.f32 	%f579, %f578, %f573, %p119;
	mov.b32 	%r303, %f546;
	mov.b32 	%r304, %f579;
	// begin inline asm
	cvt.rn.f16x2.f32 %r302, %r304, %r303;
	// end inline asm
	mov.b32 	%r306, %f543;
	mov.b32 	%r307, %f576;
	// begin inline asm
	cvt.rn.f16x2.f32 %r305, %r307, %r306;
	// end inline asm
	shr.u32 	%r11, %r3, 2;
	bfe.u32 	%r351, %r3, 2, 1;
	shr.u32 	%r12, %r3, 3;
	and.b32  	%r352, %r12, 2;
	or.b32  	%r353, %r351, %r352;
	xor.b32  	%r354, %r12, %r3;
	and.b32  	%r355, %r354, 1;
	setp.eq.b32 	%p120, %r355, 1;
	mul.lo.s32 	%r356, %r68, %r353;
	cvt.rn.f32.s32 	%f580, %r356;
	div.approx.f32 	%f581, %f580, %f103;
	add.f32 	%f582, %f581, %f581;
	mov.b32 	%r357, %f582;
	and.b32  	%r358, %r357, -2147483648;
	or.b32  	%r359, %r358, 1056964608;
	mov.b32 	%f583, %r359;
	add.f32 	%f584, %f582, %f583;
	cvt.rzi.f32.f32 	%f585, %f584;
	abs.f32 	%f586, %f582;
	setp.gt.f32 	%p121, %f586, 0f4B000000;
	selp.f32 	%f587, %f582, %f585, %p121;
	cvt.rzi.f32.f32 	%f588, %f582;
	setp.lt.f32 	%p122, %f586, 0f3F000000;
	selp.f32 	%f589, %f588, %f587, %p122;
	cvt.rzi.s32.f32 	%r360, %f589;
	fma.rn.f32 	%f590, %f589, 0fBF000000, %f581;
	mul.f32 	%f591, %f590, %f590;
	fma.rn.f32 	%f592, %f591, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f593, %f591, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f594, %f592, %f591, 0fC0A55DF6;
	fma.rn.f32 	%f595, %f593, %f591, 0f4081E0CF;
	fma.rn.f32 	%f596, %f591, %f590, 0f00000000;
	fma.rn.f32 	%f597, %f595, %f591, 0fC09DE9E6;
	fma.rn.f32 	%f598, %f594, %f596, 0f00000000;
	fma.rn.f32 	%f599, %f597, %f591, 0f3F800000;
	fma.rn.f32 	%f600, %f590, 0f40490FDB, %f598;
	and.b32  	%r361, %r360, 1;
	setp.eq.b32 	%p123, %r361, 1;
	selp.f32 	%f601, %f599, %f600, %p123;
	selp.f32 	%f602, %f600, %f599, %p123;
	and.b32  	%r362, %r360, 2;
	setp.eq.s32 	%p124, %r362, 0;
	neg.f32 	%f603, %f601;
	selp.f32 	%f604, %f601, %f603, %p124;
	add.s32 	%r363, %r360, 1;
	and.b32  	%r364, %r363, 2;
	setp.eq.s32 	%p125, %r364, 0;
	sub.f32 	%f605, %f71, %f602;
	selp.f32 	%f606, %f602, %f605, %p125;
	cvt.rzi.f32.f32 	%f607, %f581;
	setp.eq.f32 	%p126, %f607, %f581;
	mul.f32 	%f608, %f581, 0f00000000;
	selp.f32 	%f609, %f608, %f604, %p126;
	abs.f32 	%f610, %f581;
	setp.gt.f32 	%p127, %f610, 0f4B800000;
	add.f32 	%f611, %f609, 0f3F800000;
	selp.f32 	%f612, %f611, %f606, %p127;
	selp.f32 	%f613, 0f00000000, 0f3F800000, %p120;
	mul.f32 	%f614, %f612, %f613;
	neg.f32 	%f615, %f613;
	mul.f32 	%f616, %f609, %f615;
	shl.b32 	%r365, %r353, 1;
	add.s32 	%r366, %r356, %r365;
	and.b32  	%r367, %r366, 6;
	cvt.rn.f32.s32 	%f617, %r367;
	div.approx.f32 	%f618, %f617, %f103;
	add.f32 	%f619, %f618, %f618;
	mov.b32 	%r368, %f619;
	and.b32  	%r369, %r368, -2147483648;
	or.b32  	%r370, %r369, 1056964608;
	mov.b32 	%f620, %r370;
	add.f32 	%f621, %f619, %f620;
	cvt.rzi.f32.f32 	%f622, %f621;
	abs.f32 	%f623, %f619;
	setp.gt.f32 	%p128, %f623, 0f4B000000;
	selp.f32 	%f624, %f619, %f622, %p128;
	cvt.rzi.f32.f32 	%f625, %f619;
	setp.lt.f32 	%p129, %f623, 0f3F000000;
	selp.f32 	%f626, %f625, %f624, %p129;
	cvt.rzi.s32.f32 	%r371, %f626;
	fma.rn.f32 	%f627, %f626, 0fBF000000, %f618;
	mul.f32 	%f628, %f627, %f627;
	fma.rn.f32 	%f629, %f628, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f630, %f628, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f631, %f629, %f628, 0fC0A55DF6;
	fma.rn.f32 	%f632, %f630, %f628, 0f4081E0CF;
	fma.rn.f32 	%f633, %f628, %f627, 0f00000000;
	fma.rn.f32 	%f634, %f632, %f628, 0fC09DE9E6;
	fma.rn.f32 	%f635, %f631, %f633, 0f00000000;
	fma.rn.f32 	%f636, %f634, %f628, 0f3F800000;
	fma.rn.f32 	%f637, %f627, 0f40490FDB, %f635;
	and.b32  	%r372, %r371, 1;
	setp.eq.b32 	%p130, %r372, 1;
	selp.f32 	%f638, %f636, %f637, %p130;
	selp.f32 	%f639, %f637, %f636, %p130;
	and.b32  	%r373, %r371, 2;
	setp.eq.s32 	%p131, %r373, 0;
	neg.f32 	%f640, %f638;
	selp.f32 	%f641, %f638, %f640, %p131;
	add.s32 	%r374, %r371, 1;
	and.b32  	%r375, %r374, 2;
	setp.eq.s32 	%p132, %r375, 0;
	sub.f32 	%f642, %f71, %f639;
	selp.f32 	%f643, %f639, %f642, %p132;
	cvt.rzi.f32.f32 	%f644, %f618;
	setp.eq.f32 	%p133, %f644, %f618;
	mul.f32 	%f645, %f618, 0f00000000;
	selp.f32 	%f646, %f645, %f641, %p133;
	abs.f32 	%f647, %f618;
	setp.gt.f32 	%p134, %f647, 0f4B800000;
	add.f32 	%f648, %f646, 0f3F800000;
	selp.f32 	%f649, %f648, %f643, %p134;
	mul.f32 	%f650, %f649, %f613;
	mul.f32 	%f651, %f646, %f615;
	mov.b32 	%r310, %f650;
	mov.b32 	%r309, %f614;
	// begin inline asm
	cvt.rn.f16x2.f32 %r308, %r310, %r309;
	// end inline asm
	mov.b32 	%r316, %f651;
	xor.b32  	%r313, %r316, -2147483648;
	mov.b32 	%r315, %f616;
	xor.b32  	%r312, %r315, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r311, %r313, %r312;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r314, %r316, %r315;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r317, %r310, %r309;
	// end inline asm
	cvt.u16.u32 	%rs8, %r3;
	shr.u16 	%rs9, %rs8, 8;
	shl.b16 	%rs10, %rs8, 8;
	or.b16  	%rs11, %rs10, %rs9;
	shl.b16 	%rs12, %rs11, 4;
	shr.u16 	%rs13, %rs11, 4;
	and.b16  	%rs14, %rs13, 3840;
	or.b16  	%rs15, %rs14, %rs12;
	and.b16  	%rs16, %rs15, 13107;
	shl.b16 	%rs17, %rs16, 2;
	shr.u16 	%rs18, %rs15, 2;
	and.b16  	%rs19, %rs18, 13107;
	or.b16  	%rs20, %rs19, %rs17;
	and.b16  	%rs21, %rs20, 20480;
	shl.b16 	%rs22, %rs21, 1;
	shr.u16 	%rs23, %rs20, 1;
	and.b16  	%rs24, %rs23, 16384;
	or.b16  	%rs25, %rs24, %rs22;
	shr.u16 	%rs26, %rs25, 13;
	and.b16  	%rs27, %rs26, 6;
	cvt.u32.u16 	%r376, %rs27;
	or.b16  	%rs28, %rs26, 1;
	cvt.u32.u16 	%r377, %rs28;
	and.b32  	%r378, %r66, 4;
	or.b32  	%r379, %r353, %r378;
	setp.eq.s32 	%p135, %r379, %r376;
	setp.eq.s32 	%p136, %r379, %r377;
	div.approx.f32 	%f653, %f71, %f45;
	add.f32 	%f654, %f653, %f653;
	mov.b32 	%r380, %f654;
	and.b32  	%r381, %r380, -2147483648;
	or.b32  	%r382, %r381, 1056964608;
	mov.b32 	%f655, %r382;
	add.f32 	%f656, %f654, %f655;
	cvt.rzi.f32.f32 	%f657, %f656;
	abs.f32 	%f658, %f654;
	setp.gt.f32 	%p137, %f658, 0f4B000000;
	selp.f32 	%f659, %f654, %f657, %p137;
	cvt.rzi.f32.f32 	%f660, %f654;
	setp.lt.f32 	%p138, %f658, 0f3F000000;
	selp.f32 	%f661, %f660, %f659, %p138;
	cvt.rzi.s32.f32 	%r383, %f661;
	fma.rn.f32 	%f662, %f661, 0fBF000000, %f653;
	mul.f32 	%f663, %f662, %f662;
	fma.rn.f32 	%f664, %f663, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f665, %f663, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f666, %f664, %f663, 0fC0A55DF6;
	fma.rn.f32 	%f667, %f665, %f663, 0f4081E0CF;
	fma.rn.f32 	%f668, %f663, %f662, 0f00000000;
	fma.rn.f32 	%f669, %f667, %f663, 0fC09DE9E6;
	fma.rn.f32 	%f670, %f666, %f668, 0f00000000;
	fma.rn.f32 	%f671, %f669, %f663, 0f3F800000;
	fma.rn.f32 	%f672, %f662, 0f40490FDB, %f670;
	and.b32  	%r384, %r383, 1;
	setp.eq.b32 	%p139, %r384, 1;
	selp.f32 	%f673, %f671, %f672, %p139;
	selp.f32 	%f674, %f672, %f671, %p139;
	and.b32  	%r385, %r383, 2;
	setp.eq.s32 	%p140, %r385, 0;
	neg.f32 	%f675, %f673;
	selp.f32 	%f676, %f673, %f675, %p140;
	add.s32 	%r386, %r383, 1;
	and.b32  	%r387, %r386, 2;
	setp.eq.s32 	%p141, %r387, 0;
	sub.f32 	%f677, %f71, %f674;
	selp.f32 	%f678, %f674, %f677, %p141;
	cvt.rzi.f32.f32 	%f679, %f653;
	setp.eq.f32 	%p142, %f679, %f653;
	mul.f32 	%f680, %f653, 0f00000000;
	selp.f32 	%f681, %f680, %f676, %p142;
	abs.f32 	%f682, %f653;
	setp.gt.f32 	%p143, %f682, 0f4B800000;
	add.f32 	%f683, %f681, 0f3F800000;
	selp.f32 	%f684, %f683, %f678, %p143;
	selp.f32 	%f685, 0f3F800000, 0f00000000, %p135;
	mul.f32 	%f686, %f684, %f685;
	neg.f32 	%f687, %f685;
	mul.f32 	%f688, %f681, %f687;
	selp.f32 	%f689, 0f3F800000, 0f00000000, %p136;
	mul.f32 	%f690, %f684, %f689;
	neg.f32 	%f691, %f689;
	mul.f32 	%f692, %f681, %f691;
	mov.b32 	%r321, %f686;
	mov.b32 	%r322, %f690;
	// begin inline asm
	cvt.rn.f16x2.f32 %r320, %r322, %r321;
	// end inline asm
	mov.b32 	%r327, %f688;
	xor.b32  	%r324, %r327, -2147483648;
	mov.b32 	%r328, %f692;
	xor.b32  	%r325, %r328, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r323, %r325, %r324;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r326, %r328, %r327;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r329, %r322, %r321;
	// end inline asm
	shl.b32 	%r21, %r1, 2;
	shr.u32 	%r389, %r3, 4;
	or.b32  	%r22, %r389, %r21;
	shl.b32 	%r390, %r4, 5;
	and.b32  	%r23, %r390, 128;
	shl.b32 	%r391, %r3, 2;
	and.b32  	%r392, %r391, 28;
	and.b32  	%r393, %r390, 96;
	or.b32  	%r24, %r392, %r393;
	add.s32 	%r394, %r63, %r161;
	shl.b32 	%r395, %r394, 8;
	or.b32  	%r396, %r24, %r23;
	or.b32  	%r25, %r396, %r395;
	or.b32  	%r26, %r21, 16;
	or.b32  	%r27, %r26, %r389;
	or.b32  	%r28, %r21, 32;
	or.b32  	%r29, %r28, %r389;
	or.b32  	%r30, %r21, 48;
	or.b32  	%r31, %r30, %r389;
	or.b32  	%r32, %r21, 64;
	or.b32  	%r33, %r32, %r389;
	or.b32  	%r34, %r21, 80;
	or.b32  	%r35, %r34, %r389;
	or.b32  	%r36, %r21, 96;
	or.b32  	%r37, %r36, %r389;
	or.b32  	%r38, %r21, 112;
	or.b32  	%r39, %r38, %r389;
	or.b32  	%r40, %r21, 128;
	or.b32  	%r41, %r40, %r389;
	or.b32  	%r42, %r21, 144;
	or.b32  	%r43, %r42, %r389;
	or.b32  	%r44, %r21, 160;
	or.b32  	%r45, %r44, %r389;
	or.b32  	%r46, %r21, 176;
	or.b32  	%r47, %r46, %r389;
	or.b32  	%r48, %r21, 192;
	or.b32  	%r49, %r48, %r389;
	or.b32  	%r50, %r21, 208;
	or.b32  	%r51, %r50, %r389;
	or.b32  	%r52, %r21, 224;
	or.b32  	%r53, %r52, %r389;
	or.b32  	%r54, %r21, 240;
	or.b32  	%r55, %r54, %r389;
	and.b32  	%r56, %r3, 8;
	shl.b32 	%r397, %r3, 4;
	or.b32  	%r398, %r397, %r56;
	shr.u32 	%r399, %r398, 2;
	and.b32  	%r400, %r399, 30;
	shl.b32 	%r401, %r1, 1;
	shl.b32 	%r402, %r3, 1;
	and.b32  	%r403, %r402, 32;
	or.b32  	%r404, %r403, %r401;
	shl.b32 	%r405, %r3, 3;
	and.b32  	%r406, %r405, 64;
	or.b32  	%r407, %r404, %r406;
	and.b32  	%r408, %r391, 16;
	or.b32  	%r409, %r407, %r408;
	and.b32  	%r410, %r405, 8;
	or.b32  	%r411, %r409, %r410;
	and.b32  	%r412, %r2, 32;
	bfe.u32 	%r413, %r411, 2, 5;
	or.b32  	%r414, %r412, %r413;
	setp.eq.s32 	%p145, %r62, 0;
	selp.b32 	%r415, 0, 65, %p145;
	add.s32 	%r416, %r413, %r415;
	add.s32 	%r417, %r416, %r412;
	mul.lo.s32 	%r418, %r389, 65;
	add.s32 	%r419, %r400, %r418;
	shl.b32 	%r420, %r159, 14;
	add.s32 	%r421, %r420, -49152;
	and.b32  	%r422, %r64, 60;
	or.b32  	%r423, %r422, %r12;
	shl.b32 	%r57, %r423, 8;
	cvt.s64.s32 	%rd6, %r421;
	mul.lo.s32 	%r424, %r1, 161;
	add.s32 	%r425, %r419, %r424;
	mul.wide.u32 	%rd51, %r425, 4;
	mov.u64 	%rd52, shmem;
	add.s64 	%rd7, %rd52, %rd51;
	cvt.u64.u32 	%rd53, %r424;
	cvt.u64.u32 	%rd54, %r418;
	cvt.u64.u32 	%rd55, %r400;
	add.s64 	%rd56, %rd55, %rd54;
	add.s64 	%rd57, %rd56, %rd53;
	shl.b64 	%rd58, %rd57, 2;
	add.s64 	%rd8, %rd52, %rd58;
	shr.u32 	%r426, %r26, 2;
	mul.lo.s32 	%r427, %r426, 161;
	add.s32 	%r428, %r419, %r427;
	mul.wide.u32 	%rd59, %r428, 4;
	add.s64 	%rd9, %rd52, %rd59;
	cvt.u64.u32 	%rd60, %r427;
	add.s64 	%rd61, %rd56, %rd60;
	shl.b64 	%rd62, %rd61, 2;
	add.s64 	%rd10, %rd52, %rd62;
	shr.u32 	%r429, %r28, 2;
	mul.lo.s32 	%r430, %r429, 161;
	add.s32 	%r431, %r419, %r430;
	mul.wide.u32 	%rd63, %r431, 4;
	add.s64 	%rd11, %rd52, %rd63;
	cvt.u64.u32 	%rd64, %r430;
	add.s64 	%rd65, %rd56, %rd64;
	shl.b64 	%rd66, %rd65, 2;
	add.s64 	%rd12, %rd52, %rd66;
	shr.u32 	%r432, %r30, 2;
	mul.lo.s32 	%r433, %r432, 161;
	add.s32 	%r434, %r419, %r433;
	mul.wide.u32 	%rd67, %r434, 4;
	add.s64 	%rd13, %rd52, %rd67;
	cvt.u64.u32 	%rd68, %r433;
	add.s64 	%rd69, %rd56, %rd68;
	shl.b64 	%rd70, %rd69, 2;
	add.s64 	%rd14, %rd52, %rd70;
	shr.u32 	%r435, %r32, 2;
	mul.lo.s32 	%r436, %r435, 161;
	add.s32 	%r437, %r419, %r436;
	mul.wide.u32 	%rd71, %r437, 4;
	add.s64 	%rd15, %rd52, %rd71;
	cvt.u64.u32 	%rd72, %r436;
	add.s64 	%rd73, %rd56, %rd72;
	shl.b64 	%rd74, %rd73, 2;
	add.s64 	%rd16, %rd52, %rd74;
	shr.u32 	%r438, %r34, 2;
	mul.lo.s32 	%r439, %r438, 161;
	add.s32 	%r440, %r419, %r439;
	mul.wide.u32 	%rd75, %r440, 4;
	add.s64 	%rd17, %rd52, %rd75;
	cvt.u64.u32 	%rd76, %r439;
	add.s64 	%rd77, %rd56, %rd76;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd18, %rd52, %rd78;
	shr.u32 	%r441, %r36, 2;
	mul.lo.s32 	%r442, %r441, 161;
	add.s32 	%r443, %r419, %r442;
	mul.wide.u32 	%rd79, %r443, 4;
	add.s64 	%rd19, %rd52, %rd79;
	cvt.u64.u32 	%rd80, %r442;
	add.s64 	%rd81, %rd56, %rd80;
	shl.b64 	%rd82, %rd81, 2;
	add.s64 	%rd20, %rd52, %rd82;
	shr.u32 	%r444, %r38, 2;
	mul.lo.s32 	%r445, %r444, 161;
	add.s32 	%r446, %r419, %r445;
	mul.wide.u32 	%rd83, %r446, 4;
	add.s64 	%rd21, %rd52, %rd83;
	cvt.u64.u32 	%rd84, %r445;
	add.s64 	%rd85, %rd56, %rd84;
	shl.b64 	%rd86, %rd85, 2;
	add.s64 	%rd22, %rd52, %rd86;
	shr.u32 	%r447, %r40, 2;
	mul.lo.s32 	%r448, %r447, 161;
	add.s32 	%r449, %r419, %r448;
	mul.wide.u32 	%rd87, %r449, 4;
	add.s64 	%rd23, %rd52, %rd87;
	cvt.u64.u32 	%rd88, %r448;
	add.s64 	%rd89, %rd56, %rd88;
	shl.b64 	%rd90, %rd89, 2;
	add.s64 	%rd24, %rd52, %rd90;
	shr.u32 	%r450, %r42, 2;
	mul.lo.s32 	%r451, %r450, 161;
	add.s32 	%r452, %r419, %r451;
	mul.wide.u32 	%rd91, %r452, 4;
	add.s64 	%rd25, %rd52, %rd91;
	cvt.u64.u32 	%rd92, %r451;
	add.s64 	%rd93, %rd56, %rd92;
	shl.b64 	%rd94, %rd93, 2;
	add.s64 	%rd26, %rd52, %rd94;
	shr.u32 	%r453, %r44, 2;
	mul.lo.s32 	%r454, %r453, 161;
	add.s32 	%r455, %r419, %r454;
	mul.wide.u32 	%rd95, %r455, 4;
	add.s64 	%rd27, %rd52, %rd95;
	cvt.u64.u32 	%rd96, %r454;
	add.s64 	%rd97, %rd56, %rd96;
	shl.b64 	%rd98, %rd97, 2;
	add.s64 	%rd28, %rd52, %rd98;
	shr.u32 	%r456, %r46, 2;
	mul.lo.s32 	%r457, %r456, 161;
	add.s32 	%r458, %r419, %r457;
	mul.wide.u32 	%rd99, %r458, 4;
	add.s64 	%rd29, %rd52, %rd99;
	cvt.u64.u32 	%rd100, %r457;
	add.s64 	%rd101, %rd56, %rd100;
	shl.b64 	%rd102, %rd101, 2;
	add.s64 	%rd30, %rd52, %rd102;
	shr.u32 	%r459, %r48, 2;
	mul.lo.s32 	%r460, %r459, 161;
	add.s32 	%r461, %r419, %r460;
	mul.wide.u32 	%rd103, %r461, 4;
	add.s64 	%rd31, %rd52, %rd103;
	cvt.u64.u32 	%rd104, %r460;
	add.s64 	%rd105, %rd56, %rd104;
	shl.b64 	%rd106, %rd105, 2;
	add.s64 	%rd32, %rd52, %rd106;
	shr.u32 	%r462, %r50, 2;
	mul.lo.s32 	%r463, %r462, 161;
	add.s32 	%r464, %r419, %r463;
	mul.wide.u32 	%rd107, %r464, 4;
	add.s64 	%rd33, %rd52, %rd107;
	cvt.u64.u32 	%rd108, %r463;
	add.s64 	%rd109, %rd56, %rd108;
	shl.b64 	%rd110, %rd109, 2;
	add.s64 	%rd34, %rd52, %rd110;
	shr.u32 	%r465, %r52, 2;
	mul.lo.s32 	%r466, %r465, 161;
	add.s32 	%r467, %r419, %r466;
	mul.wide.u32 	%rd111, %r467, 4;
	add.s64 	%rd35, %rd52, %rd111;
	cvt.u64.u32 	%rd112, %r466;
	add.s64 	%rd113, %rd56, %rd112;
	shl.b64 	%rd114, %rd113, 2;
	add.s64 	%rd36, %rd52, %rd114;
	shr.u32 	%r468, %r54, 2;
	mul.lo.s32 	%r469, %r468, 161;
	add.s32 	%r470, %r419, %r469;
	mul.wide.u32 	%rd115, %r470, 4;
	add.s64 	%rd37, %rd52, %rd115;
	cvt.u64.u32 	%rd116, %r469;
	add.s64 	%rd117, %rd56, %rd116;
	shl.b64 	%rd118, %rd117, 2;
	add.s64 	%rd38, %rd52, %rd118;
	add.s32 	%r471, %r414, %r415;
	mul.wide.u32 	%rd119, %r417, 4;
	add.s64 	%rd39, %rd52, %rd119;
	mul.wide.u32 	%rd120, %r471, 4;
	add.s64 	%rd40, %rd52, %rd120;
	mov.u32 	%r1863, %r1862;
	mov.u32 	%r1868, %r1862;
	mov.u32 	%r1867, %r1862;
	mov.u32 	%r61, %r1862;
	bra.uni 	$L__BB0_31;
$L__BB0_35:                             // %pass18932
                                        //   in Loop: Header=BB0_31 Depth=1
	or.b32  	%r75, %r26, %r61;
	or.b32  	%r76, %r28, %r61;
	or.b32  	%r77, %r30, %r61;
	or.b32  	%r78, %r32, %r61;
	or.b32  	%r79, %r34, %r61;
	or.b32  	%r80, %r36, %r61;
	or.b32  	%r81, %r38, %r61;
	or.b32  	%r82, %r40, %r61;
	or.b32  	%r83, %r42, %r61;
	or.b32  	%r84, %r44, %r61;
	or.b32  	%r85, %r46, %r61;
	or.b32  	%r86, %r48, %r61;
	or.b32  	%r87, %r50, %r61;
	or.b32  	%r88, %r52, %r61;
	or.b32  	%r89, %r54, %r61;
	shl.b32 	%r1783, %r75, 12;
	and.b32  	%r1784, %r1783, 133283840;
	or.b32  	%r1785, %r1784, %r23;
	or.b32  	%r1786, %r1785, %r24;
	or.b32  	%r1787, %r1786, %r57;
	cvt.u64.u32 	%rd168, %r1787;
	add.s64 	%rd169, %rd168, %rd6;
	shr.u64 	%rd170, %rd169, 37;
	add.s64 	%rd171, %rd169, %rd170;
	shr.s64 	%rd172, %rd171, 27;
	setp.lt.s64 	%p202, %rd169, 0;
	and.b64  	%rd173, %rd171, -134217728;
	setp.ne.s64 	%p203, %rd173, %rd169;
	and.pred  	%p204, %p202, %p203;
	selp.u64 	%rd174, 1, 0, %p204;
	sub.s64 	%rd175, %rd174, %rd172;
	shl.b64 	%rd176, %rd175, 27;
	add.s64 	%rd177, %rd176, %rd169;
	shl.b64 	%rd178, %rd177, 2;
	add.s64 	%rd179, %rd3, %rd178;
	st.global.v4.u32 	[%rd179], {%r96, %r98, %r97, %r99};
	shl.b32 	%r1788, %r76, 12;
	and.b32  	%r1789, %r1788, 133349376;
	or.b32  	%r1790, %r1789, %r23;
	or.b32  	%r1791, %r1790, %r24;
	or.b32  	%r1792, %r1791, %r57;
	cvt.u64.u32 	%rd180, %r1792;
	add.s64 	%rd181, %rd180, %rd6;
	shr.u64 	%rd182, %rd181, 37;
	add.s64 	%rd183, %rd181, %rd182;
	shr.s64 	%rd184, %rd183, 27;
	setp.lt.s64 	%p205, %rd181, 0;
	and.b64  	%rd185, %rd183, -134217728;
	setp.ne.s64 	%p206, %rd185, %rd181;
	and.pred  	%p207, %p205, %p206;
	selp.u64 	%rd186, 1, 0, %p207;
	sub.s64 	%rd187, %rd186, %rd184;
	shl.b64 	%rd188, %rd187, 27;
	add.s64 	%rd189, %rd188, %rd181;
	shl.b64 	%rd190, %rd189, 2;
	add.s64 	%rd191, %rd3, %rd190;
	st.global.v4.u32 	[%rd191], {%r100, %r102, %r101, %r103};
	shl.b32 	%r1793, %r77, 12;
	and.b32  	%r1794, %r1793, 133414912;
	or.b32  	%r1795, %r1794, %r23;
	or.b32  	%r1796, %r1795, %r24;
	or.b32  	%r1797, %r1796, %r57;
	cvt.u64.u32 	%rd192, %r1797;
	add.s64 	%rd193, %rd192, %rd6;
	shr.u64 	%rd194, %rd193, 37;
	add.s64 	%rd195, %rd193, %rd194;
	shr.s64 	%rd196, %rd195, 27;
	setp.lt.s64 	%p208, %rd193, 0;
	and.b64  	%rd197, %rd195, -134217728;
	setp.ne.s64 	%p209, %rd197, %rd193;
	and.pred  	%p210, %p208, %p209;
	selp.u64 	%rd198, 1, 0, %p210;
	sub.s64 	%rd199, %rd198, %rd196;
	shl.b64 	%rd200, %rd199, 27;
	add.s64 	%rd201, %rd200, %rd193;
	shl.b64 	%rd202, %rd201, 2;
	add.s64 	%rd203, %rd3, %rd202;
	st.global.v4.u32 	[%rd203], {%r104, %r106, %r105, %r107};
	shl.b32 	%r1798, %r78, 12;
	and.b32  	%r1799, %r1798, 133480448;
	or.b32  	%r1800, %r1799, %r23;
	or.b32  	%r1801, %r1800, %r24;
	or.b32  	%r1802, %r1801, %r57;
	cvt.u64.u32 	%rd204, %r1802;
	add.s64 	%rd205, %rd204, %rd6;
	shr.u64 	%rd206, %rd205, 37;
	add.s64 	%rd207, %rd205, %rd206;
	shr.s64 	%rd208, %rd207, 27;
	setp.lt.s64 	%p211, %rd205, 0;
	and.b64  	%rd209, %rd207, -134217728;
	setp.ne.s64 	%p212, %rd209, %rd205;
	and.pred  	%p213, %p211, %p212;
	selp.u64 	%rd210, 1, 0, %p213;
	sub.s64 	%rd211, %rd210, %rd208;
	shl.b64 	%rd212, %rd211, 27;
	add.s64 	%rd213, %rd212, %rd205;
	shl.b64 	%rd214, %rd213, 2;
	add.s64 	%rd215, %rd3, %rd214;
	st.global.v4.u32 	[%rd215], {%r108, %r110, %r109, %r111};
	shl.b32 	%r1803, %r79, 12;
	and.b32  	%r1804, %r1803, 133545984;
	or.b32  	%r1805, %r1804, %r23;
	or.b32  	%r1806, %r1805, %r24;
	or.b32  	%r1807, %r1806, %r57;
	cvt.u64.u32 	%rd216, %r1807;
	add.s64 	%rd217, %rd216, %rd6;
	shr.u64 	%rd218, %rd217, 37;
	add.s64 	%rd219, %rd217, %rd218;
	shr.s64 	%rd220, %rd219, 27;
	setp.lt.s64 	%p214, %rd217, 0;
	and.b64  	%rd221, %rd219, -134217728;
	setp.ne.s64 	%p215, %rd221, %rd217;
	and.pred  	%p216, %p214, %p215;
	selp.u64 	%rd222, 1, 0, %p216;
	sub.s64 	%rd223, %rd222, %rd220;
	shl.b64 	%rd224, %rd223, 27;
	add.s64 	%rd225, %rd224, %rd217;
	shl.b64 	%rd226, %rd225, 2;
	add.s64 	%rd227, %rd3, %rd226;
	st.global.v4.u32 	[%rd227], {%r112, %r114, %r113, %r115};
	shl.b32 	%r1808, %r80, 12;
	and.b32  	%r1809, %r1808, 133611520;
	or.b32  	%r1810, %r1809, %r23;
	or.b32  	%r1811, %r1810, %r24;
	or.b32  	%r1812, %r1811, %r57;
	cvt.u64.u32 	%rd228, %r1812;
	add.s64 	%rd229, %rd228, %rd6;
	shr.u64 	%rd230, %rd229, 37;
	add.s64 	%rd231, %rd229, %rd230;
	shr.s64 	%rd232, %rd231, 27;
	setp.lt.s64 	%p217, %rd229, 0;
	and.b64  	%rd233, %rd231, -134217728;
	setp.ne.s64 	%p218, %rd233, %rd229;
	and.pred  	%p219, %p217, %p218;
	selp.u64 	%rd234, 1, 0, %p219;
	sub.s64 	%rd235, %rd234, %rd232;
	shl.b64 	%rd236, %rd235, 27;
	add.s64 	%rd237, %rd236, %rd229;
	shl.b64 	%rd238, %rd237, 2;
	add.s64 	%rd239, %rd3, %rd238;
	st.global.v4.u32 	[%rd239], {%r116, %r118, %r117, %r119};
	shl.b32 	%r1813, %r81, 12;
	and.b32  	%r1814, %r1813, 133677056;
	or.b32  	%r1815, %r1814, %r23;
	or.b32  	%r1816, %r1815, %r24;
	or.b32  	%r1817, %r1816, %r57;
	cvt.u64.u32 	%rd240, %r1817;
	add.s64 	%rd241, %rd240, %rd6;
	shr.u64 	%rd242, %rd241, 37;
	add.s64 	%rd243, %rd241, %rd242;
	shr.s64 	%rd244, %rd243, 27;
	setp.lt.s64 	%p220, %rd241, 0;
	and.b64  	%rd245, %rd243, -134217728;
	setp.ne.s64 	%p221, %rd245, %rd241;
	and.pred  	%p222, %p220, %p221;
	selp.u64 	%rd246, 1, 0, %p222;
	sub.s64 	%rd247, %rd246, %rd244;
	shl.b64 	%rd248, %rd247, 27;
	add.s64 	%rd249, %rd248, %rd241;
	shl.b64 	%rd250, %rd249, 2;
	add.s64 	%rd251, %rd3, %rd250;
	st.global.v4.u32 	[%rd251], {%r120, %r122, %r121, %r123};
	shl.b32 	%r1818, %r82, 12;
	and.b32  	%r1819, %r1818, 133742592;
	or.b32  	%r1820, %r1819, %r23;
	or.b32  	%r1821, %r1820, %r24;
	or.b32  	%r1822, %r1821, %r57;
	cvt.u64.u32 	%rd252, %r1822;
	add.s64 	%rd253, %rd252, %rd6;
	shr.u64 	%rd254, %rd253, 37;
	add.s64 	%rd255, %rd253, %rd254;
	shr.s64 	%rd256, %rd255, 27;
	setp.lt.s64 	%p223, %rd253, 0;
	and.b64  	%rd257, %rd255, -134217728;
	setp.ne.s64 	%p224, %rd257, %rd253;
	and.pred  	%p225, %p223, %p224;
	selp.u64 	%rd258, 1, 0, %p225;
	sub.s64 	%rd259, %rd258, %rd256;
	shl.b64 	%rd260, %rd259, 27;
	add.s64 	%rd261, %rd260, %rd253;
	shl.b64 	%rd262, %rd261, 2;
	add.s64 	%rd263, %rd3, %rd262;
	st.global.v4.u32 	[%rd263], {%r124, %r126, %r125, %r127};
	shl.b32 	%r1823, %r83, 12;
	and.b32  	%r1824, %r1823, 133808128;
	or.b32  	%r1825, %r1824, %r23;
	or.b32  	%r1826, %r1825, %r24;
	or.b32  	%r1827, %r1826, %r57;
	cvt.u64.u32 	%rd264, %r1827;
	add.s64 	%rd265, %rd264, %rd6;
	shr.u64 	%rd266, %rd265, 37;
	add.s64 	%rd267, %rd265, %rd266;
	shr.s64 	%rd268, %rd267, 27;
	setp.lt.s64 	%p226, %rd265, 0;
	and.b64  	%rd269, %rd267, -134217728;
	setp.ne.s64 	%p227, %rd269, %rd265;
	and.pred  	%p228, %p226, %p227;
	selp.u64 	%rd270, 1, 0, %p228;
	sub.s64 	%rd271, %rd270, %rd268;
	shl.b64 	%rd272, %rd271, 27;
	add.s64 	%rd273, %rd272, %rd265;
	shl.b64 	%rd274, %rd273, 2;
	add.s64 	%rd275, %rd3, %rd274;
	st.global.v4.u32 	[%rd275], {%r128, %r130, %r129, %r131};
	shl.b32 	%r1828, %r84, 12;
	and.b32  	%r1829, %r1828, 133873664;
	or.b32  	%r1830, %r1829, %r23;
	or.b32  	%r1831, %r1830, %r24;
	or.b32  	%r1832, %r1831, %r57;
	cvt.u64.u32 	%rd276, %r1832;
	add.s64 	%rd277, %rd276, %rd6;
	shr.u64 	%rd278, %rd277, 37;
	add.s64 	%rd279, %rd277, %rd278;
	shr.s64 	%rd280, %rd279, 27;
	setp.lt.s64 	%p229, %rd277, 0;
	and.b64  	%rd281, %rd279, -134217728;
	setp.ne.s64 	%p230, %rd281, %rd277;
	and.pred  	%p231, %p229, %p230;
	selp.u64 	%rd282, 1, 0, %p231;
	sub.s64 	%rd283, %rd282, %rd280;
	shl.b64 	%rd284, %rd283, 27;
	add.s64 	%rd285, %rd284, %rd277;
	shl.b64 	%rd286, %rd285, 2;
	add.s64 	%rd287, %rd3, %rd286;
	st.global.v4.u32 	[%rd287], {%r132, %r134, %r133, %r135};
	shl.b32 	%r1833, %r85, 12;
	and.b32  	%r1834, %r1833, 133939200;
	or.b32  	%r1835, %r1834, %r23;
	or.b32  	%r1836, %r1835, %r24;
	or.b32  	%r1837, %r1836, %r57;
	cvt.u64.u32 	%rd288, %r1837;
	add.s64 	%rd289, %rd288, %rd6;
	shr.u64 	%rd290, %rd289, 37;
	add.s64 	%rd291, %rd289, %rd290;
	shr.s64 	%rd292, %rd291, 27;
	setp.lt.s64 	%p232, %rd289, 0;
	and.b64  	%rd293, %rd291, -134217728;
	setp.ne.s64 	%p233, %rd293, %rd289;
	and.pred  	%p234, %p232, %p233;
	selp.u64 	%rd294, 1, 0, %p234;
	sub.s64 	%rd295, %rd294, %rd292;
	shl.b64 	%rd296, %rd295, 27;
	add.s64 	%rd297, %rd296, %rd289;
	shl.b64 	%rd298, %rd297, 2;
	add.s64 	%rd299, %rd3, %rd298;
	st.global.v4.u32 	[%rd299], {%r136, %r138, %r137, %r139};
	shl.b32 	%r1838, %r86, 12;
	and.b32  	%r1839, %r1838, 134004736;
	or.b32  	%r1840, %r1839, %r23;
	or.b32  	%r1841, %r1840, %r24;
	or.b32  	%r1842, %r1841, %r57;
	cvt.u64.u32 	%rd300, %r1842;
	add.s64 	%rd301, %rd300, %rd6;
	shr.u64 	%rd302, %rd301, 37;
	add.s64 	%rd303, %rd301, %rd302;
	shr.s64 	%rd304, %rd303, 27;
	setp.lt.s64 	%p235, %rd301, 0;
	and.b64  	%rd305, %rd303, -134217728;
	setp.ne.s64 	%p236, %rd305, %rd301;
	and.pred  	%p237, %p235, %p236;
	selp.u64 	%rd306, 1, 0, %p237;
	sub.s64 	%rd307, %rd306, %rd304;
	shl.b64 	%rd308, %rd307, 27;
	add.s64 	%rd309, %rd308, %rd301;
	shl.b64 	%rd310, %rd309, 2;
	add.s64 	%rd311, %rd3, %rd310;
	st.global.v4.u32 	[%rd311], {%r140, %r142, %r141, %r143};
	shl.b32 	%r1843, %r87, 12;
	and.b32  	%r1844, %r1843, 134070272;
	or.b32  	%r1845, %r1844, %r23;
	or.b32  	%r1846, %r1845, %r24;
	or.b32  	%r1847, %r1846, %r57;
	cvt.u64.u32 	%rd312, %r1847;
	add.s64 	%rd313, %rd312, %rd6;
	shr.u64 	%rd314, %rd313, 37;
	add.s64 	%rd315, %rd313, %rd314;
	shr.s64 	%rd316, %rd315, 27;
	setp.lt.s64 	%p238, %rd313, 0;
	and.b64  	%rd317, %rd315, -134217728;
	setp.ne.s64 	%p239, %rd317, %rd313;
	and.pred  	%p240, %p238, %p239;
	selp.u64 	%rd318, 1, 0, %p240;
	sub.s64 	%rd319, %rd318, %rd316;
	shl.b64 	%rd320, %rd319, 27;
	add.s64 	%rd321, %rd320, %rd313;
	shl.b64 	%rd322, %rd321, 2;
	add.s64 	%rd323, %rd3, %rd322;
	st.global.v4.u32 	[%rd323], {%r144, %r146, %r145, %r147};
	shl.b32 	%r1848, %r88, 12;
	and.b32  	%r1849, %r1848, 134135808;
	or.b32  	%r1850, %r1849, %r23;
	or.b32  	%r1851, %r1850, %r24;
	or.b32  	%r1852, %r1851, %r57;
	cvt.u64.u32 	%rd324, %r1852;
	add.s64 	%rd325, %rd324, %rd6;
	shr.u64 	%rd326, %rd325, 37;
	add.s64 	%rd327, %rd325, %rd326;
	shr.s64 	%rd328, %rd327, 27;
	setp.lt.s64 	%p241, %rd325, 0;
	and.b64  	%rd329, %rd327, -134217728;
	setp.ne.s64 	%p242, %rd329, %rd325;
	and.pred  	%p243, %p241, %p242;
	selp.u64 	%rd330, 1, 0, %p243;
	sub.s64 	%rd331, %rd330, %rd328;
	shl.b64 	%rd332, %rd331, 27;
	add.s64 	%rd333, %rd332, %rd325;
	shl.b64 	%rd334, %rd333, 2;
	add.s64 	%rd335, %rd3, %rd334;
	st.global.v4.u32 	[%rd335], {%r148, %r150, %r149, %r151};
	shl.b32 	%r1853, %r89, 12;
	and.b32  	%r1854, %r1853, 134201344;
	or.b32  	%r1855, %r1854, %r23;
	or.b32  	%r1856, %r1855, %r24;
	or.b32  	%r1857, %r1856, %r57;
	cvt.u64.u32 	%rd336, %r1857;
	add.s64 	%rd337, %rd336, %rd6;
	shr.u64 	%rd338, %rd337, 37;
	add.s64 	%rd339, %rd337, %rd338;
	shr.s64 	%rd340, %rd339, 27;
	setp.lt.s64 	%p244, %rd337, 0;
	and.b64  	%rd341, %rd339, -134217728;
	setp.ne.s64 	%p245, %rd341, %rd337;
	and.pred  	%p246, %p244, %p245;
	selp.u64 	%rd342, 1, 0, %p246;
	sub.s64 	%rd343, %rd342, %rd340;
	shl.b64 	%rd344, %rd343, 27;
	add.s64 	%rd345, %rd344, %rd337;
	shl.b64 	%rd346, %rd345, 2;
	add.s64 	%rd347, %rd3, %rd346;
	st.global.v4.u32 	[%rd347], {%r152, %r154, %r153, %r155};
	setp.ne.s32 	%p247, %r61, 32512;
	add.s32 	%r61, %r61, 256;
	add.s32 	%r1858, %r61, %r157;
	setp.lt.s32 	%p248, %r1858, %r158;
	and.pred  	%p249, %p247, %p248;
	@%p249 bra 	$L__BB0_31;
	bra.uni 	$L__BB0_36;
$L__BB0_31:                             // %L1119
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_32 Depth 2
	setp.eq.s32 	%p146, %r56, 0;
	or.b32  	%r728, %r61, %r11;
	and.b32  	%r729, %r728, 32514;
	or.b32  	%r730, %r22, %r729;
	add.s32 	%r731, %r730, %r157;
	mad.lo.s32 	%r732, %r731, 12288, %r25;
	mul.hi.s32 	%r733, %r732, 715827883;
	shr.u32 	%r734, %r733, 31;
	shr.s32 	%r735, %r733, 26;
	add.s32 	%r736, %r735, %r734;
	setp.lt.s32 	%p147, %r732, 0;
	mul.lo.s32 	%r737, %r736, 402653184;
	setp.ne.s32 	%p148, %r737, %r732;
	and.pred  	%p149, %p147, %p148;
	selp.s32 	%r738, -1, 0, %p149;
	add.s32 	%r739, %r736, %r738;
	mad.lo.s32 	%r740, %r739, -402653184, %r732;
	mul.wide.s32 	%rd122, %r740, 4;
	add.s64 	%rd123, %rd2, %rd122;
	ld.global.v4.u32 	{%r741, %r742, %r743, %r744}, [%rd123];
	or.b32  	%r745, %r27, %r729;
	add.s32 	%r746, %r745, %r157;
	mad.lo.s32 	%r747, %r746, 12288, %r25;
	mul.hi.s32 	%r748, %r747, 715827883;
	shr.u32 	%r749, %r748, 31;
	shr.s32 	%r750, %r748, 26;
	add.s32 	%r751, %r750, %r749;
	setp.lt.s32 	%p150, %r747, 0;
	mul.lo.s32 	%r752, %r751, 402653184;
	setp.ne.s32 	%p151, %r752, %r747;
	and.pred  	%p152, %p150, %p151;
	selp.s32 	%r753, -1, 0, %p152;
	add.s32 	%r754, %r751, %r753;
	mad.lo.s32 	%r755, %r754, -402653184, %r747;
	mul.wide.s32 	%rd124, %r755, 4;
	add.s64 	%rd125, %rd2, %rd124;
	ld.global.v4.u32 	{%r756, %r757, %r758, %r759}, [%rd125];
	or.b32  	%r760, %r29, %r729;
	add.s32 	%r761, %r760, %r157;
	mad.lo.s32 	%r762, %r761, 12288, %r25;
	mul.hi.s32 	%r763, %r762, 715827883;
	shr.u32 	%r764, %r763, 31;
	shr.s32 	%r765, %r763, 26;
	add.s32 	%r766, %r765, %r764;
	setp.lt.s32 	%p153, %r762, 0;
	mul.lo.s32 	%r767, %r766, 402653184;
	setp.ne.s32 	%p154, %r767, %r762;
	and.pred  	%p155, %p153, %p154;
	selp.s32 	%r768, -1, 0, %p155;
	add.s32 	%r769, %r766, %r768;
	mad.lo.s32 	%r770, %r769, -402653184, %r762;
	mul.wide.s32 	%rd126, %r770, 4;
	add.s64 	%rd127, %rd2, %rd126;
	ld.global.v4.u32 	{%r771, %r772, %r773, %r774}, [%rd127];
	or.b32  	%r775, %r31, %r729;
	add.s32 	%r776, %r775, %r157;
	mad.lo.s32 	%r777, %r776, 12288, %r25;
	mul.hi.s32 	%r778, %r777, 715827883;
	shr.u32 	%r779, %r778, 31;
	shr.s32 	%r780, %r778, 26;
	add.s32 	%r781, %r780, %r779;
	setp.lt.s32 	%p156, %r777, 0;
	mul.lo.s32 	%r782, %r781, 402653184;
	setp.ne.s32 	%p157, %r782, %r777;
	and.pred  	%p158, %p156, %p157;
	selp.s32 	%r783, -1, 0, %p158;
	add.s32 	%r784, %r781, %r783;
	mad.lo.s32 	%r785, %r784, -402653184, %r777;
	mul.wide.s32 	%rd128, %r785, 4;
	add.s64 	%rd129, %rd2, %rd128;
	ld.global.v4.u32 	{%r786, %r787, %r788, %r789}, [%rd129];
	or.b32  	%r790, %r33, %r729;
	add.s32 	%r791, %r790, %r157;
	mad.lo.s32 	%r792, %r791, 12288, %r25;
	mul.hi.s32 	%r793, %r792, 715827883;
	shr.u32 	%r794, %r793, 31;
	shr.s32 	%r795, %r793, 26;
	add.s32 	%r796, %r795, %r794;
	setp.lt.s32 	%p159, %r792, 0;
	mul.lo.s32 	%r797, %r796, 402653184;
	setp.ne.s32 	%p160, %r797, %r792;
	and.pred  	%p161, %p159, %p160;
	selp.s32 	%r798, -1, 0, %p161;
	add.s32 	%r799, %r796, %r798;
	mad.lo.s32 	%r800, %r799, -402653184, %r792;
	mul.wide.s32 	%rd130, %r800, 4;
	add.s64 	%rd131, %rd2, %rd130;
	ld.global.v4.u32 	{%r801, %r802, %r803, %r804}, [%rd131];
	or.b32  	%r805, %r35, %r729;
	add.s32 	%r806, %r805, %r157;
	mad.lo.s32 	%r807, %r806, 12288, %r25;
	mul.hi.s32 	%r808, %r807, 715827883;
	shr.u32 	%r809, %r808, 31;
	shr.s32 	%r810, %r808, 26;
	add.s32 	%r811, %r810, %r809;
	setp.lt.s32 	%p162, %r807, 0;
	mul.lo.s32 	%r812, %r811, 402653184;
	setp.ne.s32 	%p163, %r812, %r807;
	and.pred  	%p164, %p162, %p163;
	selp.s32 	%r813, -1, 0, %p164;
	add.s32 	%r814, %r811, %r813;
	mad.lo.s32 	%r815, %r814, -402653184, %r807;
	mul.wide.s32 	%rd132, %r815, 4;
	add.s64 	%rd133, %rd2, %rd132;
	ld.global.v4.u32 	{%r816, %r817, %r818, %r819}, [%rd133];
	or.b32  	%r820, %r37, %r729;
	add.s32 	%r821, %r820, %r157;
	mad.lo.s32 	%r822, %r821, 12288, %r25;
	mul.hi.s32 	%r823, %r822, 715827883;
	shr.u32 	%r824, %r823, 31;
	shr.s32 	%r825, %r823, 26;
	add.s32 	%r826, %r825, %r824;
	setp.lt.s32 	%p165, %r822, 0;
	mul.lo.s32 	%r827, %r826, 402653184;
	setp.ne.s32 	%p166, %r827, %r822;
	and.pred  	%p167, %p165, %p166;
	selp.s32 	%r828, -1, 0, %p167;
	add.s32 	%r829, %r826, %r828;
	mad.lo.s32 	%r830, %r829, -402653184, %r822;
	mul.wide.s32 	%rd134, %r830, 4;
	add.s64 	%rd135, %rd2, %rd134;
	ld.global.v4.u32 	{%r831, %r832, %r833, %r834}, [%rd135];
	or.b32  	%r835, %r39, %r729;
	add.s32 	%r836, %r835, %r157;
	mad.lo.s32 	%r837, %r836, 12288, %r25;
	mul.hi.s32 	%r838, %r837, 715827883;
	shr.u32 	%r839, %r838, 31;
	shr.s32 	%r840, %r838, 26;
	add.s32 	%r841, %r840, %r839;
	setp.lt.s32 	%p168, %r837, 0;
	mul.lo.s32 	%r842, %r841, 402653184;
	setp.ne.s32 	%p169, %r842, %r837;
	and.pred  	%p170, %p168, %p169;
	selp.s32 	%r843, -1, 0, %p170;
	add.s32 	%r844, %r841, %r843;
	mad.lo.s32 	%r845, %r844, -402653184, %r837;
	mul.wide.s32 	%rd136, %r845, 4;
	add.s64 	%rd137, %rd2, %rd136;
	ld.global.v4.u32 	{%r846, %r847, %r848, %r849}, [%rd137];
	or.b32  	%r850, %r41, %r729;
	add.s32 	%r851, %r850, %r157;
	mad.lo.s32 	%r852, %r851, 12288, %r25;
	mul.hi.s32 	%r853, %r852, 715827883;
	shr.u32 	%r854, %r853, 31;
	shr.s32 	%r855, %r853, 26;
	add.s32 	%r856, %r855, %r854;
	setp.lt.s32 	%p171, %r852, 0;
	mul.lo.s32 	%r857, %r856, 402653184;
	setp.ne.s32 	%p172, %r857, %r852;
	and.pred  	%p173, %p171, %p172;
	selp.s32 	%r858, -1, 0, %p173;
	add.s32 	%r859, %r856, %r858;
	mad.lo.s32 	%r860, %r859, -402653184, %r852;
	mul.wide.s32 	%rd138, %r860, 4;
	add.s64 	%rd139, %rd2, %rd138;
	ld.global.v4.u32 	{%r861, %r862, %r863, %r864}, [%rd139];
	or.b32  	%r865, %r43, %r729;
	add.s32 	%r866, %r865, %r157;
	mad.lo.s32 	%r867, %r866, 12288, %r25;
	mul.hi.s32 	%r868, %r867, 715827883;
	shr.u32 	%r869, %r868, 31;
	shr.s32 	%r870, %r868, 26;
	add.s32 	%r871, %r870, %r869;
	setp.lt.s32 	%p174, %r867, 0;
	mul.lo.s32 	%r872, %r871, 402653184;
	setp.ne.s32 	%p175, %r872, %r867;
	and.pred  	%p176, %p174, %p175;
	selp.s32 	%r873, -1, 0, %p176;
	add.s32 	%r874, %r871, %r873;
	mad.lo.s32 	%r875, %r874, -402653184, %r867;
	mul.wide.s32 	%rd140, %r875, 4;
	add.s64 	%rd141, %rd2, %rd140;
	ld.global.v4.u32 	{%r876, %r877, %r878, %r879}, [%rd141];
	or.b32  	%r880, %r45, %r729;
	add.s32 	%r881, %r880, %r157;
	mad.lo.s32 	%r882, %r881, 12288, %r25;
	mul.hi.s32 	%r883, %r882, 715827883;
	shr.u32 	%r884, %r883, 31;
	shr.s32 	%r885, %r883, 26;
	add.s32 	%r886, %r885, %r884;
	setp.lt.s32 	%p177, %r882, 0;
	mul.lo.s32 	%r887, %r886, 402653184;
	setp.ne.s32 	%p178, %r887, %r882;
	and.pred  	%p179, %p177, %p178;
	selp.s32 	%r888, -1, 0, %p179;
	add.s32 	%r889, %r886, %r888;
	mad.lo.s32 	%r890, %r889, -402653184, %r882;
	mul.wide.s32 	%rd142, %r890, 4;
	add.s64 	%rd143, %rd2, %rd142;
	ld.global.v4.u32 	{%r891, %r892, %r893, %r894}, [%rd143];
	or.b32  	%r895, %r47, %r729;
	add.s32 	%r896, %r895, %r157;
	mad.lo.s32 	%r897, %r896, 12288, %r25;
	mul.hi.s32 	%r898, %r897, 715827883;
	shr.u32 	%r899, %r898, 31;
	shr.s32 	%r900, %r898, 26;
	add.s32 	%r901, %r900, %r899;
	setp.lt.s32 	%p180, %r897, 0;
	mul.lo.s32 	%r902, %r901, 402653184;
	setp.ne.s32 	%p181, %r902, %r897;
	and.pred  	%p182, %p180, %p181;
	selp.s32 	%r903, -1, 0, %p182;
	add.s32 	%r904, %r901, %r903;
	mad.lo.s32 	%r905, %r904, -402653184, %r897;
	mul.wide.s32 	%rd144, %r905, 4;
	add.s64 	%rd145, %rd2, %rd144;
	ld.global.v4.u32 	{%r906, %r907, %r908, %r909}, [%rd145];
	or.b32  	%r910, %r49, %r729;
	add.s32 	%r911, %r910, %r157;
	mad.lo.s32 	%r912, %r911, 12288, %r25;
	mul.hi.s32 	%r913, %r912, 715827883;
	shr.u32 	%r914, %r913, 31;
	shr.s32 	%r915, %r913, 26;
	add.s32 	%r916, %r915, %r914;
	setp.lt.s32 	%p183, %r912, 0;
	mul.lo.s32 	%r917, %r916, 402653184;
	setp.ne.s32 	%p184, %r917, %r912;
	and.pred  	%p185, %p183, %p184;
	selp.s32 	%r918, -1, 0, %p185;
	add.s32 	%r919, %r916, %r918;
	mad.lo.s32 	%r920, %r919, -402653184, %r912;
	mul.wide.s32 	%rd146, %r920, 4;
	add.s64 	%rd147, %rd2, %rd146;
	ld.global.v4.u32 	{%r921, %r922, %r923, %r924}, [%rd147];
	or.b32  	%r925, %r51, %r729;
	add.s32 	%r926, %r925, %r157;
	mad.lo.s32 	%r927, %r926, 12288, %r25;
	mul.hi.s32 	%r928, %r927, 715827883;
	shr.u32 	%r929, %r928, 31;
	shr.s32 	%r930, %r928, 26;
	add.s32 	%r931, %r930, %r929;
	setp.lt.s32 	%p186, %r927, 0;
	mul.lo.s32 	%r932, %r931, 402653184;
	setp.ne.s32 	%p187, %r932, %r927;
	and.pred  	%p188, %p186, %p187;
	selp.s32 	%r933, -1, 0, %p188;
	add.s32 	%r934, %r931, %r933;
	mad.lo.s32 	%r935, %r934, -402653184, %r927;
	mul.wide.s32 	%rd148, %r935, 4;
	add.s64 	%rd149, %rd2, %rd148;
	ld.global.v4.u32 	{%r936, %r937, %r938, %r939}, [%rd149];
	or.b32  	%r940, %r53, %r729;
	add.s32 	%r941, %r940, %r157;
	mad.lo.s32 	%r942, %r941, 12288, %r25;
	mul.hi.s32 	%r943, %r942, 715827883;
	shr.u32 	%r944, %r943, 31;
	shr.s32 	%r945, %r943, 26;
	add.s32 	%r946, %r945, %r944;
	setp.lt.s32 	%p189, %r942, 0;
	mul.lo.s32 	%r947, %r946, 402653184;
	setp.ne.s32 	%p190, %r947, %r942;
	and.pred  	%p191, %p189, %p190;
	selp.s32 	%r948, -1, 0, %p191;
	add.s32 	%r949, %r946, %r948;
	mad.lo.s32 	%r950, %r949, -402653184, %r942;
	mul.wide.s32 	%rd150, %r950, 4;
	add.s64 	%rd151, %rd2, %rd150;
	ld.global.v4.u32 	{%r951, %r952, %r953, %r954}, [%rd151];
	or.b32  	%r955, %r55, %r729;
	add.s32 	%r956, %r955, %r157;
	mad.lo.s32 	%r957, %r956, 12288, %r25;
	mul.hi.s32 	%r958, %r957, 715827883;
	shr.u32 	%r959, %r958, 31;
	shr.s32 	%r960, %r958, 26;
	add.s32 	%r961, %r960, %r959;
	setp.lt.s32 	%p192, %r957, 0;
	mul.lo.s32 	%r962, %r961, 402653184;
	setp.ne.s32 	%p193, %r962, %r957;
	and.pred  	%p194, %p192, %p193;
	selp.s32 	%r963, -1, 0, %p194;
	add.s32 	%r964, %r961, %r963;
	mad.lo.s32 	%r965, %r964, -402653184, %r957;
	mul.wide.s32 	%rd152, %r965, 4;
	add.s64 	%rd153, %rd2, %rd152;
	ld.global.v4.u32 	{%r966, %r967, %r968, %r969}, [%rd153];
	selp.b32 	%r970, %r743, %r741, %p146;
	shfl.sync.bfly.b32	%r971, %r970, 8, 31, -1;
	selp.b32 	%r473, %r741, %r971, %p146;
	selp.b32 	%r474, %r971, %r743, %p146;
	selp.b32 	%r972, %r744, %r742, %p146;
	shfl.sync.bfly.b32	%r973, %r972, 8, 31, -1;
	selp.b32 	%r481, %r742, %r973, %p146;
	selp.b32 	%r482, %r973, %r744, %p146;
	selp.b32 	%r974, %r758, %r756, %p146;
	shfl.sync.bfly.b32	%r975, %r974, 8, 31, -1;
	selp.b32 	%r489, %r756, %r975, %p146;
	selp.b32 	%r490, %r975, %r758, %p146;
	selp.b32 	%r976, %r759, %r757, %p146;
	shfl.sync.bfly.b32	%r977, %r976, 8, 31, -1;
	selp.b32 	%r497, %r757, %r977, %p146;
	selp.b32 	%r498, %r977, %r759, %p146;
	selp.b32 	%r978, %r773, %r771, %p146;
	shfl.sync.bfly.b32	%r979, %r978, 8, 31, -1;
	selp.b32 	%r505, %r771, %r979, %p146;
	selp.b32 	%r506, %r979, %r773, %p146;
	selp.b32 	%r980, %r774, %r772, %p146;
	shfl.sync.bfly.b32	%r981, %r980, 8, 31, -1;
	selp.b32 	%r513, %r772, %r981, %p146;
	selp.b32 	%r514, %r981, %r774, %p146;
	selp.b32 	%r982, %r788, %r786, %p146;
	shfl.sync.bfly.b32	%r983, %r982, 8, 31, -1;
	selp.b32 	%r521, %r786, %r983, %p146;
	selp.b32 	%r522, %r983, %r788, %p146;
	selp.b32 	%r984, %r789, %r787, %p146;
	shfl.sync.bfly.b32	%r985, %r984, 8, 31, -1;
	selp.b32 	%r529, %r787, %r985, %p146;
	selp.b32 	%r530, %r985, %r789, %p146;
	selp.b32 	%r986, %r803, %r801, %p146;
	shfl.sync.bfly.b32	%r987, %r986, 8, 31, -1;
	selp.b32 	%r537, %r801, %r987, %p146;
	selp.b32 	%r538, %r987, %r803, %p146;
	selp.b32 	%r988, %r804, %r802, %p146;
	shfl.sync.bfly.b32	%r989, %r988, 8, 31, -1;
	selp.b32 	%r545, %r802, %r989, %p146;
	selp.b32 	%r546, %r989, %r804, %p146;
	selp.b32 	%r990, %r818, %r816, %p146;
	shfl.sync.bfly.b32	%r991, %r990, 8, 31, -1;
	selp.b32 	%r553, %r816, %r991, %p146;
	selp.b32 	%r554, %r991, %r818, %p146;
	selp.b32 	%r992, %r819, %r817, %p146;
	shfl.sync.bfly.b32	%r993, %r992, 8, 31, -1;
	selp.b32 	%r561, %r817, %r993, %p146;
	selp.b32 	%r562, %r993, %r819, %p146;
	selp.b32 	%r994, %r833, %r831, %p146;
	shfl.sync.bfly.b32	%r995, %r994, 8, 31, -1;
	selp.b32 	%r569, %r831, %r995, %p146;
	selp.b32 	%r570, %r995, %r833, %p146;
	selp.b32 	%r996, %r834, %r832, %p146;
	shfl.sync.bfly.b32	%r997, %r996, 8, 31, -1;
	selp.b32 	%r577, %r832, %r997, %p146;
	selp.b32 	%r578, %r997, %r834, %p146;
	selp.b32 	%r998, %r848, %r846, %p146;
	shfl.sync.bfly.b32	%r999, %r998, 8, 31, -1;
	selp.b32 	%r585, %r846, %r999, %p146;
	selp.b32 	%r586, %r999, %r848, %p146;
	selp.b32 	%r1000, %r849, %r847, %p146;
	shfl.sync.bfly.b32	%r1001, %r1000, 8, 31, -1;
	selp.b32 	%r593, %r847, %r1001, %p146;
	selp.b32 	%r594, %r1001, %r849, %p146;
	selp.b32 	%r1002, %r863, %r861, %p146;
	shfl.sync.bfly.b32	%r1003, %r1002, 8, 31, -1;
	selp.b32 	%r601, %r861, %r1003, %p146;
	selp.b32 	%r602, %r1003, %r863, %p146;
	selp.b32 	%r1004, %r864, %r862, %p146;
	shfl.sync.bfly.b32	%r1005, %r1004, 8, 31, -1;
	selp.b32 	%r609, %r862, %r1005, %p146;
	selp.b32 	%r610, %r1005, %r864, %p146;
	selp.b32 	%r1006, %r878, %r876, %p146;
	shfl.sync.bfly.b32	%r1007, %r1006, 8, 31, -1;
	selp.b32 	%r617, %r876, %r1007, %p146;
	selp.b32 	%r618, %r1007, %r878, %p146;
	selp.b32 	%r1008, %r879, %r877, %p146;
	shfl.sync.bfly.b32	%r1009, %r1008, 8, 31, -1;
	selp.b32 	%r625, %r877, %r1009, %p146;
	selp.b32 	%r626, %r1009, %r879, %p146;
	selp.b32 	%r1010, %r893, %r891, %p146;
	shfl.sync.bfly.b32	%r1011, %r1010, 8, 31, -1;
	selp.b32 	%r633, %r891, %r1011, %p146;
	selp.b32 	%r634, %r1011, %r893, %p146;
	selp.b32 	%r1012, %r894, %r892, %p146;
	shfl.sync.bfly.b32	%r1013, %r1012, 8, 31, -1;
	selp.b32 	%r641, %r892, %r1013, %p146;
	selp.b32 	%r642, %r1013, %r894, %p146;
	selp.b32 	%r1014, %r908, %r906, %p146;
	shfl.sync.bfly.b32	%r1015, %r1014, 8, 31, -1;
	selp.b32 	%r649, %r906, %r1015, %p146;
	selp.b32 	%r650, %r1015, %r908, %p146;
	selp.b32 	%r1016, %r909, %r907, %p146;
	shfl.sync.bfly.b32	%r1017, %r1016, 8, 31, -1;
	selp.b32 	%r657, %r907, %r1017, %p146;
	selp.b32 	%r658, %r1017, %r909, %p146;
	selp.b32 	%r1018, %r923, %r921, %p146;
	shfl.sync.bfly.b32	%r1019, %r1018, 8, 31, -1;
	selp.b32 	%r665, %r921, %r1019, %p146;
	selp.b32 	%r666, %r1019, %r923, %p146;
	selp.b32 	%r1020, %r924, %r922, %p146;
	shfl.sync.bfly.b32	%r1021, %r1020, 8, 31, -1;
	selp.b32 	%r673, %r922, %r1021, %p146;
	selp.b32 	%r674, %r1021, %r924, %p146;
	selp.b32 	%r1022, %r938, %r936, %p146;
	shfl.sync.bfly.b32	%r1023, %r1022, 8, 31, -1;
	selp.b32 	%r681, %r936, %r1023, %p146;
	selp.b32 	%r682, %r1023, %r938, %p146;
	selp.b32 	%r1024, %r939, %r937, %p146;
	shfl.sync.bfly.b32	%r1025, %r1024, 8, 31, -1;
	selp.b32 	%r689, %r937, %r1025, %p146;
	selp.b32 	%r690, %r1025, %r939, %p146;
	selp.b32 	%r1026, %r953, %r951, %p146;
	shfl.sync.bfly.b32	%r1027, %r1026, 8, 31, -1;
	selp.b32 	%r697, %r951, %r1027, %p146;
	selp.b32 	%r698, %r1027, %r953, %p146;
	selp.b32 	%r1028, %r954, %r952, %p146;
	shfl.sync.bfly.b32	%r1029, %r1028, 8, 31, -1;
	selp.b32 	%r705, %r952, %r1029, %p146;
	selp.b32 	%r706, %r1029, %r954, %p146;
	selp.b32 	%r1030, %r968, %r966, %p146;
	shfl.sync.bfly.b32	%r1031, %r1030, 8, 31, -1;
	selp.b32 	%r713, %r966, %r1031, %p146;
	selp.b32 	%r714, %r1031, %r968, %p146;
	selp.b32 	%r1032, %r969, %r967, %p146;
	shfl.sync.bfly.b32	%r1033, %r1032, 8, 31, -1;
	selp.b32 	%r721, %r967, %r1033, %p146;
	selp.b32 	%r722, %r1033, %r969, %p146;
	mov.u32 	%r723, 21520;
	// begin inline asm
	prmt.b32 %r472, %r473, %r474, %r723;
	// end inline asm
	mov.u32 	%r727, 30258;
	// begin inline asm
	prmt.b32 %r476, %r473, %r474, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r480, %r481, %r482, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r484, %r481, %r482, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r488, %r489, %r490, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r492, %r489, %r490, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r496, %r497, %r498, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r500, %r497, %r498, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r504, %r505, %r506, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r508, %r505, %r506, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r512, %r513, %r514, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r516, %r513, %r514, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r520, %r521, %r522, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r524, %r521, %r522, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r528, %r529, %r530, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r532, %r529, %r530, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r536, %r537, %r538, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r540, %r537, %r538, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r544, %r545, %r546, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r548, %r545, %r546, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r552, %r553, %r554, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r556, %r553, %r554, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r560, %r561, %r562, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r564, %r561, %r562, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r568, %r569, %r570, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r572, %r569, %r570, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r576, %r577, %r578, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r580, %r577, %r578, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r584, %r585, %r586, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r588, %r585, %r586, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r592, %r593, %r594, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r596, %r593, %r594, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r600, %r601, %r602, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r604, %r601, %r602, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r608, %r609, %r610, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r612, %r609, %r610, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r616, %r617, %r618, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r620, %r617, %r618, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r624, %r625, %r626, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r628, %r625, %r626, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r632, %r633, %r634, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r636, %r633, %r634, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r640, %r641, %r642, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r644, %r641, %r642, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r648, %r649, %r650, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r652, %r649, %r650, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r656, %r657, %r658, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r660, %r657, %r658, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r664, %r665, %r666, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r668, %r665, %r666, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r672, %r673, %r674, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r676, %r673, %r674, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r680, %r681, %r682, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r684, %r681, %r682, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r688, %r689, %r690, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r692, %r689, %r690, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r696, %r697, %r698, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r700, %r697, %r698, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r704, %r705, %r706, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r708, %r705, %r706, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r712, %r713, %r714, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r716, %r713, %r714, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r720, %r721, %r722, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r724, %r721, %r722, %r727;
	// end inline asm
	st.shared.u32 	[%rd7], %r472;
	st.shared.u32 	[%rd8+128], %r476;
	st.shared.u32 	[%rd8+4], %r480;
	st.shared.u32 	[%rd8+132], %r484;
	st.shared.u32 	[%rd9], %r488;
	st.shared.u32 	[%rd10+128], %r492;
	st.shared.u32 	[%rd10+4], %r496;
	st.shared.u32 	[%rd10+132], %r500;
	st.shared.u32 	[%rd11], %r504;
	st.shared.u32 	[%rd12+128], %r508;
	st.shared.u32 	[%rd12+4], %r512;
	st.shared.u32 	[%rd12+132], %r516;
	st.shared.u32 	[%rd13], %r520;
	st.shared.u32 	[%rd14+128], %r524;
	st.shared.u32 	[%rd14+4], %r528;
	st.shared.u32 	[%rd14+132], %r532;
	st.shared.u32 	[%rd15], %r536;
	st.shared.u32 	[%rd16+128], %r540;
	st.shared.u32 	[%rd16+4], %r544;
	st.shared.u32 	[%rd16+132], %r548;
	st.shared.u32 	[%rd17], %r552;
	st.shared.u32 	[%rd18+128], %r556;
	st.shared.u32 	[%rd18+4], %r560;
	st.shared.u32 	[%rd18+132], %r564;
	st.shared.u32 	[%rd19], %r568;
	st.shared.u32 	[%rd20+128], %r572;
	st.shared.u32 	[%rd20+4], %r576;
	st.shared.u32 	[%rd20+132], %r580;
	st.shared.u32 	[%rd21], %r584;
	st.shared.u32 	[%rd22+128], %r588;
	st.shared.u32 	[%rd22+4], %r592;
	st.shared.u32 	[%rd22+132], %r596;
	st.shared.u32 	[%rd23], %r600;
	st.shared.u32 	[%rd24+128], %r604;
	st.shared.u32 	[%rd24+4], %r608;
	st.shared.u32 	[%rd24+132], %r612;
	st.shared.u32 	[%rd25], %r616;
	st.shared.u32 	[%rd26+128], %r620;
	st.shared.u32 	[%rd26+4], %r624;
	st.shared.u32 	[%rd26+132], %r628;
	st.shared.u32 	[%rd27], %r632;
	st.shared.u32 	[%rd28+128], %r636;
	st.shared.u32 	[%rd28+4], %r640;
	st.shared.u32 	[%rd28+132], %r644;
	st.shared.u32 	[%rd29], %r648;
	st.shared.u32 	[%rd30+128], %r652;
	st.shared.u32 	[%rd30+4], %r656;
	st.shared.u32 	[%rd30+132], %r660;
	st.shared.u32 	[%rd31], %r664;
	st.shared.u32 	[%rd32+128], %r668;
	st.shared.u32 	[%rd32+4], %r672;
	st.shared.u32 	[%rd32+132], %r676;
	st.shared.u32 	[%rd33], %r680;
	st.shared.u32 	[%rd34+128], %r684;
	st.shared.u32 	[%rd34+4], %r688;
	st.shared.u32 	[%rd34+132], %r692;
	st.shared.u32 	[%rd35], %r696;
	st.shared.u32 	[%rd36+128], %r700;
	st.shared.u32 	[%rd36+4], %r704;
	st.shared.u32 	[%rd36+132], %r708;
	st.shared.u32 	[%rd37], %r712;
	st.shared.u32 	[%rd38+128], %r716;
	st.shared.u32 	[%rd38+4], %r720;
	st.shared.u32 	[%rd38+132], %r724;
	bar.sync 	0;
	mov.u64 	%rd352, 0;
	mov.u32 	%r1869, %r1863;
$L__BB0_32:                             // %pass10798
                                        //   Parent Loop BB0_31 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	mov.u32 	%r1863, %r1868;
	mov.u32 	%r1868, %r1867;
	add.s64 	%rd154, %rd40, %rd352;
	ld.shared.u32 	%r1867, [%rd154];
	mov.u16 	%rs29, 25600;
	// begin inline asm
	mov.b32 %r1039, {%rs29, %rs29};
	// end inline asm
	mov.u16 	%rs31, 21504;
	// begin inline asm
	mov.b32 %r1050, {%rs31, %rs31};
	// end inline asm
	xor.b32  	%r1038, %r1867, -2004318072;
	mov.u32 	%r1037, 983055;
	// begin inline asm
	lop3.b32 %r1036, %r1037, %r1038, %r1039, 202;
	// end inline asm
	mov.u16 	%rs33, 18432;
	// begin inline asm
	mov.b32 %r1040, {%rs33, %rs33};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1041, %r1039, %r1040;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1044, %r1036, %r1041;
	// end inline asm
	mov.u32 	%r1048, 15728880;
	// begin inline asm
	lop3.b32 %r1047, %r1048, %r1038, %r1050, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1051, {%rs33, %rs33};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1052, %r1050, %r1051;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1055, %r1047, %r1052;
	// end inline asm
	shr.u32 	%r1060, %r1038, 8;
	// begin inline asm
	lop3.b32 %r1058, %r1037, %r1060, %r1039, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1062, {%rs33, %rs33};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1063, %r1039, %r1062;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1066, %r1058, %r1063;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1069, %r1048, %r1060, %r1050, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1073, {%rs33, %rs33};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1074, %r1050, %r1073;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1077, %r1069, %r1074;
	// end inline asm
	// begin inline asm
	mov.b32 %r1085, {%rs29, %rs29};
	// end inline asm
	// begin inline asm
	mov.b32 %r1096, {%rs31, %rs31};
	// end inline asm
	xor.b32  	%r1084, %r1869, -2004318072;
	// begin inline asm
	lop3.b32 %r1082, %r1037, %r1084, %r1085, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1086, {%rs33, %rs33};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1087, %r1085, %r1086;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1090, %r1082, %r1087;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1093, %r1048, %r1084, %r1096, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1097, {%rs33, %rs33};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1098, %r1096, %r1097;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1101, %r1093, %r1098;
	// end inline asm
	shr.u32 	%r1106, %r1084, 8;
	// begin inline asm
	lop3.b32 %r1104, %r1037, %r1106, %r1085, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1108, {%rs33, %rs33};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1109, %r1085, %r1108;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1112, %r1104, %r1109;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1115, %r1048, %r1106, %r1096, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1119, {%rs33, %rs33};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1120, %r1096, %r1119;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1123, %r1115, %r1120;
	// end inline asm
	mov.u32 	%r1131, 0;
	// begin inline asm
	fma.rn.f16x2 %r1128, %r206, %r1090, %r1131;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1134, %r206, %r1101, %r1131;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1140, %r206, %r1112, %r1131;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1146, %r206, %r1123, %r1131;
	// end inline asm
	// begin inline asm
	mov.b32 %r1155, {%rs29, %rs29};
	// end inline asm
	// begin inline asm
	mov.b32 %r1166, {%rs31, %rs31};
	// end inline asm
	xor.b32  	%r1154, %r1863, -2004318072;
	// begin inline asm
	lop3.b32 %r1152, %r1037, %r1154, %r1155, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1156, {%rs33, %rs33};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1157, %r1155, %r1156;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1160, %r1152, %r1157;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1163, %r1048, %r1154, %r1166, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1167, {%rs33, %rs33};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1168, %r1166, %r1167;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1171, %r1163, %r1168;
	// end inline asm
	shr.u32 	%r1176, %r1154, 8;
	// begin inline asm
	lop3.b32 %r1174, %r1037, %r1176, %r1155, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1178, {%rs33, %rs33};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1179, %r1155, %r1178;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1182, %r1174, %r1179;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1185, %r1048, %r1176, %r1166, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1189, {%rs33, %rs33};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1190, %r1166, %r1189;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1193, %r1185, %r1190;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1196, %r237;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1198, %r1196, %r1160, %r1128;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1202, %r237;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1204, %r1202, %r1171, %r1134;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1208, %r237;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1210, %r1208, %r1182, %r1140;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1214, %r237;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1216, %r1214, %r1193, %r1146;
	// end inline asm
	// begin inline asm
	mov.b32 %r1225, {%rs29, %rs29};
	// end inline asm
	// begin inline asm
	mov.b32 %r1236, {%rs31, %rs31};
	// end inline asm
	xor.b32  	%r1224, %r1868, -2004318072;
	// begin inline asm
	lop3.b32 %r1222, %r1037, %r1224, %r1225, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1226, {%rs33, %rs33};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1227, %r1225, %r1226;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1230, %r1222, %r1227;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1233, %r1048, %r1224, %r1236, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1237, {%rs33, %rs33};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1238, %r1236, %r1237;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1241, %r1233, %r1238;
	// end inline asm
	shr.u32 	%r1246, %r1224, 8;
	// begin inline asm
	lop3.b32 %r1244, %r1037, %r1246, %r1225, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1248, {%rs33, %rs33};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1249, %r1225, %r1248;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1252, %r1244, %r1249;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1255, %r1048, %r1246, %r1236, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1259, {%rs33, %rs33};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1260, %r1236, %r1259;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1263, %r1255, %r1260;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1268, %r268, %r1230, %r1198;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1274, %r268, %r1241, %r1204;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1280, %r268, %r1252, %r1210;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1286, %r268, %r1263, %r1216;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1290, %r299;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1321, %r1290, %r1044, %r1268;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1296, %r299;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1318, %r1296, %r1055, %r1274;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1302, %r299;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1330, %r1302, %r1066, %r1280;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1308, %r299;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1327, %r1308, %r1077, %r1286;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1314, %r305;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1316, %r1314, %r1318;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1319, %r302, %r1321, %r1316;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1323, %r305;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1325, %r1323, %r1327;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1328, %r302, %r1330, %r1325;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1332, %r305, %r1321;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1335, %r302, %r1318, %r1332;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1339, %r305, %r1330;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1342, %r302, %r1327, %r1339;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1346, %r1347}, {%r308, %r314, %r311, %r317}, {%r1319, %r1335}, {%r1131, %r1131};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1356, %r1357}, {%r308, %r314, %r311, %r317}, {%r1328, %r1342}, {%r1131, %r1131};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1366, %r1367}, {%r320, %r326, %r323, %r329}, {%r1346, %r1347}, {%r1131, %r1131};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1376, %r1377}, {%r320, %r326, %r323, %r329}, {%r1356, %r1357}, {%r1131, %r1131};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1386, %r65, %r1366;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1389, %r65, %r1367;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1392, %r65, %r1376;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1395, %r65, %r1377;
	// end inline asm
	mov.u16 	%rs77, -14592;
	// begin inline asm
	mov.b32 %r1398, {%rs77, %rs77};
	// end inline asm
	mov.u16 	%rs79, 18176;
	// begin inline asm
	mov.b32 %r1399, {%rs79, %rs79};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1400, %r1386, %r1398;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1403, %r1400, %r1399;
	// end inline asm
	// begin inline asm
	mov.b32 %r1406, {%rs77, %rs77};
	// end inline asm
	// begin inline asm
	mov.b32 %r1407, {%rs79, %rs79};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1408, %r1389, %r1406;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1411, %r1408, %r1407;
	// end inline asm
	// begin inline asm
	mov.b32 %r1414, {%rs77, %rs77};
	// end inline asm
	// begin inline asm
	mov.b32 %r1415, {%rs79, %rs79};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1416, %r1392, %r1414;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1419, %r1416, %r1415;
	// end inline asm
	// begin inline asm
	mov.b32 %r1422, {%rs77, %rs77};
	// end inline asm
	// begin inline asm
	mov.b32 %r1423, {%rs79, %rs79};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1424, %r1395, %r1422;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1427, %r1424, %r1423;
	// end inline asm
	mov.u16 	%rs93, 26112;
	// begin inline asm
	mov.b32 %r1433, {%rs93, %rs93};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1431, %r1403, %r1433;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1434, %r1411, %r1433;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1437, %r1419, %r1433;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1440, %r1427, %r1433;
	// end inline asm
	mov.u32 	%r1446, 25152;
	// begin inline asm
	prmt.b32 %r1443, %r1431, %r1437, %r1446;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1447, %r1434, %r1440, %r1446;
	// end inline asm
	shl.b32 	%r1454, %r1447, 4;
	mov.u32 	%r1452, 252645135;
	// begin inline asm
	lop3.b32 %r1451, %r1452, %r1443, %r1454, 202;
	// end inline asm
	add.s64 	%rd155, %rd39, %rd352;
	st.shared.u32 	[%rd155], %r1451;
	add.s64 	%rd352, %rd352, 644;
	cvt.u32.u64 	%r1455, %rd352;
	setp.eq.s32 	%p195, %r1455, 41216;
	mov.u32 	%r1869, %r1863;
	@%p195 bra 	$L__BB0_33;
	bra.uni 	$L__BB0_32;
$L__BB0_33:                             // %guard_exit20853
                                        //   in Loop: Header=BB0_31 Depth=1
	bar.sync 	0;
	or.b32  	%r74, %r61, %r21;
	ld.shared.u32 	%r1461, [%rd7];
	ld.shared.u32 	%r1462, [%rd8+128];
	ld.shared.u32 	%r1469, [%rd8+4];
	ld.shared.u32 	%r1470, [%rd8+132];
	ld.shared.u32 	%r1477, [%rd9];
	ld.shared.u32 	%r1478, [%rd10+128];
	ld.shared.u32 	%r1485, [%rd10+4];
	ld.shared.u32 	%r1486, [%rd10+132];
	ld.shared.u32 	%r1493, [%rd11];
	ld.shared.u32 	%r1494, [%rd12+128];
	ld.shared.u32 	%r1501, [%rd12+4];
	ld.shared.u32 	%r1502, [%rd12+132];
	ld.shared.u32 	%r1509, [%rd13];
	ld.shared.u32 	%r1510, [%rd14+128];
	ld.shared.u32 	%r1517, [%rd14+4];
	ld.shared.u32 	%r1518, [%rd14+132];
	ld.shared.u32 	%r1525, [%rd15];
	ld.shared.u32 	%r1526, [%rd16+128];
	ld.shared.u32 	%r1533, [%rd16+4];
	ld.shared.u32 	%r1534, [%rd16+132];
	ld.shared.u32 	%r1541, [%rd17];
	ld.shared.u32 	%r1542, [%rd18+128];
	ld.shared.u32 	%r1549, [%rd18+4];
	ld.shared.u32 	%r1550, [%rd18+132];
	ld.shared.u32 	%r1557, [%rd19];
	ld.shared.u32 	%r1558, [%rd20+128];
	ld.shared.u32 	%r1565, [%rd20+4];
	ld.shared.u32 	%r1566, [%rd20+132];
	ld.shared.u32 	%r1573, [%rd21];
	ld.shared.u32 	%r1574, [%rd22+128];
	ld.shared.u32 	%r1581, [%rd22+4];
	ld.shared.u32 	%r1582, [%rd22+132];
	ld.shared.u32 	%r1589, [%rd23];
	ld.shared.u32 	%r1590, [%rd24+128];
	ld.shared.u32 	%r1597, [%rd24+4];
	ld.shared.u32 	%r1598, [%rd24+132];
	ld.shared.u32 	%r1605, [%rd25];
	ld.shared.u32 	%r1606, [%rd26+128];
	ld.shared.u32 	%r1613, [%rd26+4];
	ld.shared.u32 	%r1614, [%rd26+132];
	ld.shared.u32 	%r1621, [%rd27];
	ld.shared.u32 	%r1622, [%rd28+128];
	ld.shared.u32 	%r1629, [%rd28+4];
	ld.shared.u32 	%r1630, [%rd28+132];
	ld.shared.u32 	%r1637, [%rd29];
	ld.shared.u32 	%r1638, [%rd30+128];
	ld.shared.u32 	%r1645, [%rd30+4];
	ld.shared.u32 	%r1646, [%rd30+132];
	ld.shared.u32 	%r1653, [%rd31];
	ld.shared.u32 	%r1654, [%rd32+128];
	ld.shared.u32 	%r1661, [%rd32+4];
	ld.shared.u32 	%r1662, [%rd32+132];
	ld.shared.u32 	%r1669, [%rd33];
	ld.shared.u32 	%r1670, [%rd34+128];
	ld.shared.u32 	%r1677, [%rd34+4];
	ld.shared.u32 	%r1678, [%rd34+132];
	ld.shared.u32 	%r1685, [%rd35];
	ld.shared.u32 	%r1686, [%rd36+128];
	ld.shared.u32 	%r1693, [%rd36+4];
	ld.shared.u32 	%r1694, [%rd36+132];
	ld.shared.u32 	%r1701, [%rd37];
	ld.shared.u32 	%r1702, [%rd38+128];
	ld.shared.u32 	%r1709, [%rd38+4];
	ld.shared.u32 	%r1710, [%rd38+132];
	// begin inline asm
	prmt.b32 %r1456, %r1461, %r1462, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1460, %r1461, %r1462, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1464, %r1469, %r1470, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1468, %r1469, %r1470, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1472, %r1477, %r1478, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1476, %r1477, %r1478, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1480, %r1485, %r1486, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1484, %r1485, %r1486, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1488, %r1493, %r1494, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1492, %r1493, %r1494, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1496, %r1501, %r1502, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1500, %r1501, %r1502, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1504, %r1509, %r1510, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1508, %r1509, %r1510, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1512, %r1517, %r1518, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1516, %r1517, %r1518, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1520, %r1525, %r1526, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1524, %r1525, %r1526, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1528, %r1533, %r1534, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1532, %r1533, %r1534, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1536, %r1541, %r1542, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1540, %r1541, %r1542, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1544, %r1549, %r1550, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1548, %r1549, %r1550, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1552, %r1557, %r1558, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1556, %r1557, %r1558, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1560, %r1565, %r1566, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1564, %r1565, %r1566, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1568, %r1573, %r1574, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1572, %r1573, %r1574, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1576, %r1581, %r1582, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1580, %r1581, %r1582, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1584, %r1589, %r1590, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1588, %r1589, %r1590, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1592, %r1597, %r1598, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1596, %r1597, %r1598, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1600, %r1605, %r1606, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1604, %r1605, %r1606, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1608, %r1613, %r1614, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1612, %r1613, %r1614, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1616, %r1621, %r1622, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1620, %r1621, %r1622, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1624, %r1629, %r1630, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1628, %r1629, %r1630, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1632, %r1637, %r1638, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1636, %r1637, %r1638, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1640, %r1645, %r1646, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1644, %r1645, %r1646, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1648, %r1653, %r1654, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1652, %r1653, %r1654, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1656, %r1661, %r1662, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1660, %r1661, %r1662, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1664, %r1669, %r1670, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1668, %r1669, %r1670, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1672, %r1677, %r1678, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1676, %r1677, %r1678, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1680, %r1685, %r1686, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1684, %r1685, %r1686, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1688, %r1693, %r1694, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1692, %r1693, %r1694, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1696, %r1701, %r1702, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1700, %r1701, %r1702, %r727;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1704, %r1709, %r1710, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1708, %r1709, %r1710, %r727;
	// end inline asm
	selp.b32 	%r1712, %r1460, %r1456, %p146;
	shfl.sync.bfly.b32	%r94, %r1712, 8, 31, -1;
	selp.b32 	%r1713, %r1468, %r1464, %p146;
	shfl.sync.bfly.b32	%r95, %r1713, 8, 31, -1;
	selp.b32 	%r1714, %r1476, %r1472, %p146;
	shfl.sync.bfly.b32	%r1715, %r1714, 8, 31, -1;
	selp.b32 	%r96, %r1472, %r1715, %p146;
	selp.b32 	%r97, %r1715, %r1476, %p146;
	selp.b32 	%r1716, %r1484, %r1480, %p146;
	shfl.sync.bfly.b32	%r1717, %r1716, 8, 31, -1;
	selp.b32 	%r98, %r1480, %r1717, %p146;
	selp.b32 	%r99, %r1717, %r1484, %p146;
	selp.b32 	%r1718, %r1492, %r1488, %p146;
	shfl.sync.bfly.b32	%r1719, %r1718, 8, 31, -1;
	selp.b32 	%r100, %r1488, %r1719, %p146;
	selp.b32 	%r101, %r1719, %r1492, %p146;
	selp.b32 	%r1720, %r1500, %r1496, %p146;
	shfl.sync.bfly.b32	%r1721, %r1720, 8, 31, -1;
	selp.b32 	%r102, %r1496, %r1721, %p146;
	selp.b32 	%r103, %r1721, %r1500, %p146;
	selp.b32 	%r1722, %r1508, %r1504, %p146;
	shfl.sync.bfly.b32	%r1723, %r1722, 8, 31, -1;
	selp.b32 	%r104, %r1504, %r1723, %p146;
	selp.b32 	%r105, %r1723, %r1508, %p146;
	selp.b32 	%r1724, %r1516, %r1512, %p146;
	shfl.sync.bfly.b32	%r1725, %r1724, 8, 31, -1;
	selp.b32 	%r106, %r1512, %r1725, %p146;
	selp.b32 	%r107, %r1725, %r1516, %p146;
	selp.b32 	%r1726, %r1524, %r1520, %p146;
	shfl.sync.bfly.b32	%r1727, %r1726, 8, 31, -1;
	selp.b32 	%r108, %r1520, %r1727, %p146;
	selp.b32 	%r109, %r1727, %r1524, %p146;
	selp.b32 	%r1728, %r1532, %r1528, %p146;
	shfl.sync.bfly.b32	%r1729, %r1728, 8, 31, -1;
	selp.b32 	%r110, %r1528, %r1729, %p146;
	selp.b32 	%r111, %r1729, %r1532, %p146;
	selp.b32 	%r1730, %r1540, %r1536, %p146;
	shfl.sync.bfly.b32	%r1731, %r1730, 8, 31, -1;
	selp.b32 	%r112, %r1536, %r1731, %p146;
	selp.b32 	%r113, %r1731, %r1540, %p146;
	selp.b32 	%r1732, %r1548, %r1544, %p146;
	shfl.sync.bfly.b32	%r1733, %r1732, 8, 31, -1;
	selp.b32 	%r114, %r1544, %r1733, %p146;
	selp.b32 	%r115, %r1733, %r1548, %p146;
	selp.b32 	%r1734, %r1556, %r1552, %p146;
	shfl.sync.bfly.b32	%r1735, %r1734, 8, 31, -1;
	selp.b32 	%r116, %r1552, %r1735, %p146;
	selp.b32 	%r117, %r1735, %r1556, %p146;
	selp.b32 	%r1736, %r1564, %r1560, %p146;
	shfl.sync.bfly.b32	%r1737, %r1736, 8, 31, -1;
	selp.b32 	%r118, %r1560, %r1737, %p146;
	selp.b32 	%r119, %r1737, %r1564, %p146;
	selp.b32 	%r1738, %r1572, %r1568, %p146;
	shfl.sync.bfly.b32	%r1739, %r1738, 8, 31, -1;
	selp.b32 	%r120, %r1568, %r1739, %p146;
	selp.b32 	%r121, %r1739, %r1572, %p146;
	selp.b32 	%r1740, %r1580, %r1576, %p146;
	shfl.sync.bfly.b32	%r1741, %r1740, 8, 31, -1;
	selp.b32 	%r122, %r1576, %r1741, %p146;
	selp.b32 	%r123, %r1741, %r1580, %p146;
	selp.b32 	%r1742, %r1588, %r1584, %p146;
	shfl.sync.bfly.b32	%r1743, %r1742, 8, 31, -1;
	selp.b32 	%r124, %r1584, %r1743, %p146;
	selp.b32 	%r125, %r1743, %r1588, %p146;
	selp.b32 	%r1744, %r1596, %r1592, %p146;
	shfl.sync.bfly.b32	%r1745, %r1744, 8, 31, -1;
	selp.b32 	%r126, %r1592, %r1745, %p146;
	selp.b32 	%r127, %r1745, %r1596, %p146;
	selp.b32 	%r1746, %r1604, %r1600, %p146;
	shfl.sync.bfly.b32	%r1747, %r1746, 8, 31, -1;
	selp.b32 	%r128, %r1600, %r1747, %p146;
	selp.b32 	%r129, %r1747, %r1604, %p146;
	selp.b32 	%r1748, %r1612, %r1608, %p146;
	shfl.sync.bfly.b32	%r1749, %r1748, 8, 31, -1;
	selp.b32 	%r130, %r1608, %r1749, %p146;
	selp.b32 	%r131, %r1749, %r1612, %p146;
	selp.b32 	%r1750, %r1620, %r1616, %p146;
	shfl.sync.bfly.b32	%r1751, %r1750, 8, 31, -1;
	selp.b32 	%r132, %r1616, %r1751, %p146;
	selp.b32 	%r133, %r1751, %r1620, %p146;
	selp.b32 	%r1752, %r1628, %r1624, %p146;
	shfl.sync.bfly.b32	%r1753, %r1752, 8, 31, -1;
	selp.b32 	%r134, %r1624, %r1753, %p146;
	selp.b32 	%r135, %r1753, %r1628, %p146;
	selp.b32 	%r1754, %r1636, %r1632, %p146;
	shfl.sync.bfly.b32	%r1755, %r1754, 8, 31, -1;
	selp.b32 	%r136, %r1632, %r1755, %p146;
	selp.b32 	%r137, %r1755, %r1636, %p146;
	selp.b32 	%r1756, %r1644, %r1640, %p146;
	shfl.sync.bfly.b32	%r1757, %r1756, 8, 31, -1;
	selp.b32 	%r138, %r1640, %r1757, %p146;
	selp.b32 	%r139, %r1757, %r1644, %p146;
	selp.b32 	%r1758, %r1652, %r1648, %p146;
	shfl.sync.bfly.b32	%r1759, %r1758, 8, 31, -1;
	selp.b32 	%r140, %r1648, %r1759, %p146;
	selp.b32 	%r141, %r1759, %r1652, %p146;
	selp.b32 	%r1760, %r1660, %r1656, %p146;
	shfl.sync.bfly.b32	%r1761, %r1760, 8, 31, -1;
	selp.b32 	%r142, %r1656, %r1761, %p146;
	selp.b32 	%r143, %r1761, %r1660, %p146;
	selp.b32 	%r1762, %r1668, %r1664, %p146;
	shfl.sync.bfly.b32	%r1763, %r1762, 8, 31, -1;
	selp.b32 	%r144, %r1664, %r1763, %p146;
	selp.b32 	%r145, %r1763, %r1668, %p146;
	selp.b32 	%r1764, %r1676, %r1672, %p146;
	shfl.sync.bfly.b32	%r1765, %r1764, 8, 31, -1;
	selp.b32 	%r146, %r1672, %r1765, %p146;
	selp.b32 	%r147, %r1765, %r1676, %p146;
	selp.b32 	%r1766, %r1684, %r1680, %p146;
	shfl.sync.bfly.b32	%r1767, %r1766, 8, 31, -1;
	selp.b32 	%r148, %r1680, %r1767, %p146;
	selp.b32 	%r149, %r1767, %r1684, %p146;
	selp.b32 	%r1768, %r1692, %r1688, %p146;
	shfl.sync.bfly.b32	%r1769, %r1768, 8, 31, -1;
	selp.b32 	%r150, %r1688, %r1769, %p146;
	selp.b32 	%r151, %r1769, %r1692, %p146;
	selp.b32 	%r1770, %r1700, %r1696, %p146;
	shfl.sync.bfly.b32	%r1771, %r1770, 8, 31, -1;
	selp.b32 	%r152, %r1696, %r1771, %p146;
	selp.b32 	%r153, %r1771, %r1700, %p146;
	selp.b32 	%r1772, %r1708, %r1704, %p146;
	shfl.sync.bfly.b32	%r1773, %r1772, 8, 31, -1;
	selp.b32 	%r154, %r1704, %r1773, %p146;
	selp.b32 	%r155, %r1773, %r1708, %p146;
	setp.lt.u32 	%p197, %r74, 12;
	@%p197 bra 	$L__BB0_35;
// %bb.34:                              // %pass18816
                                        //   in Loop: Header=BB0_31 Depth=1
	selp.b32 	%r1774, %r95, %r1468, %p146;
	selp.b32 	%r1775, %r1464, %r95, %p146;
	selp.b32 	%r1776, %r94, %r1460, %p146;
	selp.b32 	%r1777, %r1456, %r94, %p146;
	shl.b32 	%r1778, %r74, 12;
	and.b32  	%r1779, %r1778, 133218304;
	or.b32  	%r1780, %r1779, %r23;
	or.b32  	%r1781, %r1780, %r24;
	or.b32  	%r1782, %r1781, %r57;
	cvt.u64.u32 	%rd156, %r1782;
	add.s64 	%rd157, %rd156, %rd6;
	shr.u64 	%rd158, %rd157, 37;
	add.s64 	%rd159, %rd157, %rd158;
	shr.s64 	%rd160, %rd159, 27;
	setp.lt.s64 	%p199, %rd157, 0;
	and.b64  	%rd161, %rd159, -134217728;
	setp.ne.s64 	%p200, %rd161, %rd157;
	and.pred  	%p201, %p199, %p200;
	selp.u64 	%rd162, 1, 0, %p201;
	sub.s64 	%rd163, %rd162, %rd160;
	shl.b64 	%rd164, %rd163, 27;
	add.s64 	%rd165, %rd164, %rd157;
	shl.b64 	%rd166, %rd165, 2;
	add.s64 	%rd167, %rd3, %rd166;
	st.global.v4.u32 	[%rd167], {%r1777, %r1775, %r1776, %r1774};
	bra.uni 	$L__BB0_35;
$L__BB0_36:                             // %L46413
	st.global.u32 	[%rd5], %r1862;
	ret;
$L__BB0_9:                              // %L180
	mov.u32 	%r1861, 2;
	st.global.u32 	[%rd5], %r1861;
	mov.u64 	%rd350, exception4139;
	cvta.global.u64 	%rd351, %rd350;
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd351;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 6
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd43;
	st.param.b32 	[param0+8], %r156;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 7
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_12:                             // %L288
	mov.u32 	%r1860, 3;
	st.global.u32 	[%rd5], %r1860;
	mov.u64 	%rd348, exception4139;
	cvta.global.u64 	%rd349, %rd348;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd349;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 4
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd43;
	st.param.b32 	[param0+8], %r156;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 5
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd44, exception1;
	cvta.global.u64 	%rd45, %rd44;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd45;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd43;
	st.param.b32 	[param0+8], %r156;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_3:                              // %L24
	mov.u64 	%rd46, exception1;
	cvta.global.u64 	%rd47, %rd46;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd47;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd43;
	st.param.b32 	[param0+8], %r156;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
