{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 23 16:06:30 2019 " "Info: Processing started: Mon Dec 23 16:06:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off snake -c snake " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Info: Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "D:/Snake/vga_pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Info: Found entity 1: vga_driver" {  } { { "vga_driver.v" "" { Text "D:/Snake/vga_driver.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "22 vga_display.v(89) " "Warning (10229): Verilog HDL Expression warning at vga_display.v(89): truncated literal to match 22 bits" {  } { { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 89 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "22 vga_display.v(98) " "Warning (10229): Verilog HDL Expression warning at vga_display.v(98): truncated literal to match 22 bits" {  } { { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 98 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_display.v(137) " "Warning (10268): Verilog HDL information at vga_display.v(137): always construct contains both blocking and non-blocking assignments" {  } { { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 137 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_display.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_display " "Info: Found entity 1: vga_display" {  } { { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snake.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file snake.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake " "Info: Found entity 1: snake" {  } { { "snake.v" "" { Text "D:/Snake/snake.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "snake " "Info: Elaborating entity \"snake\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_pll:u_vga_pll " "Info: Elaborating entity \"vga_pll\" for hierarchy \"vga_pll:u_vga_pll\"" {  } { { "snake.v" "u_vga_pll" { Text "D:/Snake/snake.v" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_pll:u_vga_pll\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"vga_pll:u_vga_pll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "D:/Snake/vga_pll.v" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll:u_vga_pll\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"vga_pll:u_vga_pll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "D:/Snake/vga_pll.v" 101 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll:u_vga_pll\|altpll:altpll_component " "Info: Instantiated megafunction \"vga_pll:u_vga_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info: Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_pll " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_pll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Info: Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_pll.v" "" { Text "D:/Snake/vga_pll.v" 101 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_pll_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/vga_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_altpll " "Info: Found entity 1: vga_pll_altpll" {  } { { "db/vga_pll_altpll.v" "" { Text "D:/Snake/db/vga_pll_altpll.v" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_altpll vga_pll:u_vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated " "Info: Elaborating entity \"vga_pll_altpll\" for hierarchy \"vga_pll:u_vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 882 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver vga_driver:u_vga_driver " "Info: Elaborating entity \"vga_driver\" for hierarchy \"vga_driver:u_vga_driver\"" {  } { { "snake.v" "u_vga_driver" { Text "D:/Snake/snake.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_display vga_display:u_vga_display " "Info: Elaborating entity \"vga_display\" for hierarchy \"vga_display:u_vga_display\"" {  } { { "snake.v" "u_vga_display" { Text "D:/Snake/snake.v" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 vga_display.v(57) " "Warning (10230): Verilog HDL assignment warning at vga_display.v(57): truncated value with size 10 to match size of target (6)" {  } { { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 vga_display.v(143) " "Warning (10230): Verilog HDL assignment warning at vga_display.v(143): truncated value with size 10 to match size of target (6)" {  } { { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_display.v(176) " "Warning (10230): Verilog HDL assignment warning at vga_display.v(176): truncated value with size 32 to match size of target (10)" {  } { { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vga_display.v(205) " "Warning (10230): Verilog HDL assignment warning at vga_display.v(205): truncated value with size 32 to match size of target (6)" {  } { { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Info: Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_display:u_vga_display\|Div5 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_display:u_vga_display\|Div5\"" {  } { { "vga_display.v" "Div5" { Text "D:/Snake/vga_display.v" 305 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_display:u_vga_display\|Div4 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_display:u_vga_display\|Div4\"" {  } { { "vga_display.v" "Div4" { Text "D:/Snake/vga_display.v" 305 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_display:u_vga_display\|Div3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_display:u_vga_display\|Div3\"" {  } { { "vga_display.v" "Div3" { Text "D:/Snake/vga_display.v" 212 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_display:u_vga_display\|Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_display:u_vga_display\|Div2\"" {  } { { "vga_display.v" "Div2" { Text "D:/Snake/vga_display.v" 212 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_display:u_vga_display\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_display:u_vga_display\|Div1\"" {  } { { "vga_display.v" "Div1" { Text "D:/Snake/vga_display.v" 203 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_display:u_vga_display\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_display:u_vga_display\|Div0\"" {  } { { "vga_display.v" "Div0" { Text "D:/Snake/vga_display.v" 203 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_display:u_vga_display\|lpm_divide:Div5 " "Info: Elaborated megafunction instantiation \"vga_display:u_vga_display\|lpm_divide:Div5\"" {  } { { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 305 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_display:u_vga_display\|lpm_divide:Div5 " "Info: Instantiated megafunction \"vga_display:u_vga_display\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Info: Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Info: Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 305 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_khm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_khm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_khm " "Info: Found entity 1: lpm_divide_khm" {  } { { "db/lpm_divide_khm.tdf" "" { Text "D:/Snake/db/lpm_divide_khm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Info: Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "D:/Snake/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_l5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_l5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_l5f " "Info: Found entity 1: alt_u_div_l5f" {  } { { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Info: Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "D:/Snake/db/add_sub_unc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Info: Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "D:/Snake/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_display:u_vga_display\|lpm_divide:Div3 " "Info: Elaborated megafunction instantiation \"vga_display:u_vga_display\|lpm_divide:Div3\"" {  } { { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 212 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_display:u_vga_display\|lpm_divide:Div3 " "Info: Instantiated megafunction \"vga_display:u_vga_display\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Info: Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Info: Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 212 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 174 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "136 100 " "Info: 136 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|direct_s~58 " "Info: Register \"vga_display:u_vga_display\|direct_s~58\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|direct_s~59 " "Info: Register \"vga_display:u_vga_display\|direct_s~59\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|rb\[9\] " "Info: Register \"vga_display:u_vga_display\|rb\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|rb\[8\] " "Info: Register \"vga_display:u_vga_display\|rb\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|rb\[7\] " "Info: Register \"vga_display:u_vga_display\|rb\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|rb\[6\] " "Info: Register \"vga_display:u_vga_display\|rb\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|rb\[5\] " "Info: Register \"vga_display:u_vga_display\|rb\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_l\[5\] " "Info: Register \"vga_display:u_vga_display\|block_l\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[10\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_x\[10\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[18\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_x\[18\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[2\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_x\[2\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[26\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_x\[26\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[20\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_x\[20\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[12\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_x\[12\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[4\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_x\[4\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[28\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_x\[28\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[8\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_x\[8\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[16\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_x\[16\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[0\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_x\[0\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[24\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_x\[24\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[22\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_x\[22\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[14\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_x\[14\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[6\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_x\[6\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[30\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_x\[30\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[13\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_x\[13\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[11\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_x\[11\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[9\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_x\[9\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[15\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_x\[15\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[19\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_x\[19\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[21\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_x\[21\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[17\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_x\[17\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[23\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_x\[23\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[5\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_x\[5\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[3\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_x\[3\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[1\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_x\[1\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[7\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_x\[7\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[27\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_x\[27\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[29\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_x\[29\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[25\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_x\[25\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[31\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_x\[31\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[12\]\[0\] " "Info: Register \"vga_display:u_vga_display\|block_x\[12\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[20\]\[0\] " "Info: Register \"vga_display:u_vga_display\|block_x\[20\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[4\]\[0\] " "Info: Register \"vga_display:u_vga_display\|block_x\[4\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[28\]\[0\] " "Info: Register \"vga_display:u_vga_display\|block_x\[28\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[18\]\[0\] " "Info: Register \"vga_display:u_vga_display\|block_x\[18\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[10\]\[0\] " "Info: Register \"vga_display:u_vga_display\|block_x\[10\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[2\]\[0\] " "Info: Register \"vga_display:u_vga_display\|block_x\[2\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[26\]\[0\] " "Info: Register \"vga_display:u_vga_display\|block_x\[26\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[16\]\[0\] " "Info: Register \"vga_display:u_vga_display\|block_x\[16\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[8\]\[0\] " "Info: Register \"vga_display:u_vga_display\|block_x\[8\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[0\]\[0\] " "Info: Register \"vga_display:u_vga_display\|block_x\[0\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[24\]\[0\] " "Info: Register \"vga_display:u_vga_display\|block_x\[24\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[14\]\[0\] " "Info: Register \"vga_display:u_vga_display\|block_x\[14\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[22\]\[0\] " "Info: Register \"vga_display:u_vga_display\|block_x\[22\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[6\]\[0\] " "Info: Register \"vga_display:u_vga_display\|block_x\[6\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[30\]\[0\] " "Info: Register \"vga_display:u_vga_display\|block_x\[30\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[21\]\[0\] " "Info: Register \"vga_display:u_vga_display\|block_x\[21\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[19\]\[0\] " "Info: Register \"vga_display:u_vga_display\|block_x\[19\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[17\]\[0\] " "Info: Register \"vga_display:u_vga_display\|block_x\[17\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[23\]\[0\] " "Info: Register \"vga_display:u_vga_display\|block_x\[23\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[11\]\[0\] " "Info: Register \"vga_display:u_vga_display\|block_x\[11\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[13\]\[0\] " "Info: Register \"vga_display:u_vga_display\|block_x\[13\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[9\]\[0\] " "Info: Register \"vga_display:u_vga_display\|block_x\[9\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[15\]\[0\] " "Info: Register \"vga_display:u_vga_display\|block_x\[15\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[3\]\[0\] " "Info: Register \"vga_display:u_vga_display\|block_x\[3\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[5\]\[0\] " "Info: Register \"vga_display:u_vga_display\|block_x\[5\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[1\]\[0\] " "Info: Register \"vga_display:u_vga_display\|block_x\[1\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[7\]\[0\] " "Info: Register \"vga_display:u_vga_display\|block_x\[7\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[29\]\[0\] " "Info: Register \"vga_display:u_vga_display\|block_x\[29\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[27\]\[0\] " "Info: Register \"vga_display:u_vga_display\|block_x\[27\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[25\]\[0\] " "Info: Register \"vga_display:u_vga_display\|block_x\[25\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_x\[31\]\[0\] " "Info: Register \"vga_display:u_vga_display\|block_x\[31\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_y\[10\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_y\[10\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_y\[18\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_y\[18\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_y\[2\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_y\[2\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_y\[26\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_y\[26\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_y\[20\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_y\[20\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_y\[12\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_y\[12\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_y\[4\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_y\[4\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_y\[28\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_y\[28\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_y\[8\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_y\[8\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_y\[16\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_y\[16\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_y\[0\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_y\[0\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_y\[24\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_y\[24\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_y\[22\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_y\[22\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_y\[14\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_y\[14\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_y\[6\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_y\[6\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_y\[30\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_y\[30\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_y\[13\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_y\[13\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_y\[11\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_y\[11\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_y\[9\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_y\[9\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_y\[15\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_y\[15\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_y\[19\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_y\[19\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_y\[21\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_y\[21\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_y\[17\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_y\[17\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_y\[23\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_y\[23\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_y\[5\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_y\[5\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_y\[3\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_y\[3\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_y\[1\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_y\[1\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:u_vga_display\|block_y\[7\]\[1\] " "Info: Register \"vga_display:u_vga_display\|block_y\[7\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_LIST_TRUNCATED" "100 " "Info: List truncated at 100 items" {  } {  } 0 0 "List truncated at %1!d! items" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Snake/snake.map.smsg " "Info: Generated suppressed messages file D:/Snake/snake.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6323 " "Info: Implemented 6323 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "6310 " "Info: Implemented 6310 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 23 16:08:21 2019 " "Info: Processing ended: Mon Dec 23 16:08:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:51 " "Info: Elapsed time: 00:01:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:52 " "Info: Total CPU time (on all processors): 00:01:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 23 16:08:22 2019 " "Info: Processing started: Mon Dec 23 16:08:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off snake -c snake " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "snake EP3C55F484I7 " "Info: Selected device EP3C55F484I7 for design \"snake\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Info: Low junction temperature is -40 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "Info: High junction temperature is 100 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_pll:u_vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"vga_pll:u_vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_pll:u_vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for vga_pll:u_vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vga_pll_altpll.v" "" { Text "D:/Snake/db/vga_pll_altpll.v" 50 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/vga_pll_altpll.v" "" { Text "D:/Snake/db/vga_pll_altpll.v" 92 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F484C7 " "Info: Device EP3C16F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F484I7 " "Info: Device EP3C16F484I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F484A7 " "Info: Device EP3C16F484A7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C7 " "Info: Device EP3C40F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484I7 " "Info: Device EP3C40F484I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484A7 " "Info: Device EP3C40F484A7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C7 " "Info: Device EP3C55F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C7 " "Info: Device EP3C80F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484I7 " "Info: Device EP3C80F484I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F484C7 " "Info: Device EP3C120F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F484I7 " "Info: Device EP3C120F484I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "snake.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'snake.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info: No user constrained generated clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 0 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_pll:u_vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Info: Automatically promoted node vga_pll:u_vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/vga_pll_altpll.v" "" { Text "D:/Snake/db/vga_pll_altpll.v" 92 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:u_vga_pll|altpll:altpll_component|vga_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst_n~input (placed in PIN N18 (DIFFIO_R21p, DQS1R/CQ1R#,DPCLK6)) " "Info: Automatically promoted node sys_rst_n~input (placed in PIN N18 (DIFFIO_R21p, DQS1R/CQ1R#,DPCLK6))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rst_n_w~1 " "Info: Destination node rst_n_w~1" {  } { { "snake.v" "" { Text "D:/Snake/snake.v" 15 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n_w~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_display:u_vga_display\|block_x\[10\]\[9\]~3000 " "Info: Destination node vga_display:u_vga_display\|block_x\[10\]\[9\]~3000" {  } { { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 174 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|block_x[10][9]~3000 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "snake.v" "" { Text "D:/Snake/snake.v" 3 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_rst_n~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n_w~1  " "Info: Automatically promoted node rst_n_w~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "snake.v" "" { Text "D:/Snake/snake.v" 15 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n_w~1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.989 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.989" { { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 1 " "Info: -npaths 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.989  " "Info: Path #1: Setup slack is 2.989 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vga_display:u_vga_display\|rb\[1\] " "Info: From Node    : vga_display:u_vga_display\|rb\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : vga_display:u_vga_display\|r\[8\]\[25\] " "Info: To Node      : vga_display:u_vga_display\|r\[8\]\[25\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info: Launch Clock : u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info: Latch Clock  : u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.418      0.418  R        clock network delay " "Info:      0.418      0.418  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.650      0.232     uTco  vga_display:u_vga_display\|rb\[1\] " "Info:      0.650      0.232     uTco  vga_display:u_vga_display\|rb\[1\]" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|rb[1] } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 174 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.650      0.000 RR  CELL  u_vga_display\|rb\[1\]\|q " "Info:      0.650      0.000 RR  CELL  u_vga_display\|rb\[1\]\|q" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|rb[1] } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 174 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.913      1.263 RR    IC  u_vga_display\|Mux14~4\|datac " "Info:      1.913      1.263 RR    IC  u_vga_display\|Mux14~4\|datac" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Mux14~4 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 198 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.202      0.289 RR  CELL  u_vga_display\|Mux14~4\|combout " "Info:      2.202      0.289 RR  CELL  u_vga_display\|Mux14~4\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Mux14~4 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 198 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.272      0.070 RR    IC  u_vga_display\|Mux14~5\|datac " "Info:      2.272      0.070 RR    IC  u_vga_display\|Mux14~5\|datac" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Mux14~5 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 198 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.561      0.289 RR  CELL  u_vga_display\|Mux14~5\|combout " "Info:      2.561      0.289 RR  CELL  u_vga_display\|Mux14~5\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Mux14~5 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 198 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.868      1.307 RR    IC  u_vga_display\|Mux14~6\|datad " "Info:      3.868      1.307 RR    IC  u_vga_display\|Mux14~6\|datad" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Mux14~6 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 198 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.023      0.155 RR  CELL  u_vga_display\|Mux14~6\|combout " "Info:      4.023      0.155 RR  CELL  u_vga_display\|Mux14~6\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Mux14~6 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 198 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.093      0.070 RR    IC  u_vga_display\|Mux14~9\|datac " "Info:      4.093      0.070 RR    IC  u_vga_display\|Mux14~9\|datac" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Mux14~9 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 198 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.362      0.269 RF  CELL  u_vga_display\|Mux14~9\|combout " "Info:      4.362      0.269 RF  CELL  u_vga_display\|Mux14~9\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Mux14~9 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 198 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.280     -0.082 FF    IC  u_vga_display\|Mux14~20\|dataa " "Info:      4.280     -0.082 FF    IC  u_vga_display\|Mux14~20\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Mux14~20 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 198 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.638      0.358 FF  CELL  u_vga_display\|Mux14~20\|combout " "Info:      4.638      0.358 FF  CELL  u_vga_display\|Mux14~20\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Mux14~20 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 198 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.670      1.032 FF    IC  u_vga_display\|Add8~6\|dataa " "Info:      5.670      1.032 FF    IC  u_vga_display\|Add8~6\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Add8~6 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 198 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.174      0.504 FR  CELL  u_vga_display\|Add8~6\|cout " "Info:      6.174      0.504 FR  CELL  u_vga_display\|Add8~6\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Add8~7 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 198 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.174      0.000 RR    IC  u_vga_display\|Add8~8\|cin " "Info:      6.174      0.000 RR    IC  u_vga_display\|Add8~8\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Add8~8 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 198 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.241      0.067 RF  CELL  u_vga_display\|Add8~8\|cout " "Info:      6.241      0.067 RF  CELL  u_vga_display\|Add8~8\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Add8~9 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 198 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.241      0.000 FF    IC  u_vga_display\|Add8~10\|cin " "Info:      6.241      0.000 FF    IC  u_vga_display\|Add8~10\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Add8~10 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 198 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.308      0.067 FR  CELL  u_vga_display\|Add8~10\|cout " "Info:      6.308      0.067 FR  CELL  u_vga_display\|Add8~10\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Add8~11 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 198 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.308      0.000 RR    IC  u_vga_display\|Add8~12\|cin " "Info:      6.308      0.000 RR    IC  u_vga_display\|Add8~12\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Add8~12 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 198 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.847      0.539 RR  CELL  u_vga_display\|Add8~12\|combout " "Info:      6.847      0.539 RR  CELL  u_vga_display\|Add8~12\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Add8~12 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 198 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.878      1.031 RR    IC  u_vga_display\|block_y~2606\|datad " "Info:      7.878      1.031 RR    IC  u_vga_display\|block_y~2606\|datad" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|block_y~2606 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 36 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.033      0.155 RR  CELL  u_vga_display\|block_y~2606\|combout " "Info:      8.033      0.155 RR  CELL  u_vga_display\|block_y~2606\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|block_y~2606 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 36 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.648      0.615 RR    IC  u_vga_display\|block_y~2607\|datac " "Info:      8.648      0.615 RR    IC  u_vga_display\|block_y~2607\|datac" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|block_y~2607 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 36 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.937      0.289 RR  CELL  u_vga_display\|block_y~2607\|combout " "Info:      8.937      0.289 RR  CELL  u_vga_display\|block_y~2607\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|block_y~2607 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 36 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.658      0.721 RR    IC  u_vga_display\|Mux46~13\|datad " "Info:      9.658      0.721 RR    IC  u_vga_display\|Mux46~13\|datad" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Mux46~13 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 203 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.813      0.155 RR  CELL  u_vga_display\|Mux46~13\|combout " "Info:      9.813      0.155 RR  CELL  u_vga_display\|Mux46~13\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Mux46~13 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 203 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.726     -0.087 RR    IC  u_vga_display\|Mux46~16\|datab " "Info:      9.726     -0.087 RR    IC  u_vga_display\|Mux46~16\|datab" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Mux46~16 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 203 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.130      0.404 RR  CELL  u_vga_display\|Mux46~16\|combout " "Info:     10.130      0.404 RR  CELL  u_vga_display\|Mux46~16\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Mux46~16 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 203 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.200      0.070 RR    IC  u_vga_display\|Mux46~19\|datac " "Info:     10.200      0.070 RR    IC  u_vga_display\|Mux46~19\|datac" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Mux46~19 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 203 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.469      0.269 RF  CELL  u_vga_display\|Mux46~19\|combout " "Info:     10.469      0.269 RF  CELL  u_vga_display\|Mux46~19\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Mux46~19 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 203 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.210      0.741 FF    IC  u_vga_display\|Mux46~20\|datab " "Info:     11.210      0.741 FF    IC  u_vga_display\|Mux46~20\|datab" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Mux46~20 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 203 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.640      0.430 FF  CELL  u_vga_display\|Mux46~20\|combout " "Info:     11.640      0.430 FF  CELL  u_vga_display\|Mux46~20\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Mux46~20 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 203 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.081      0.441 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~2\|dataa " "Info:     12.081      0.441 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~2\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_4_result_int[3]~2 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 46 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.585      0.504 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~2\|cout " "Info:     12.585      0.504 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~2\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_4_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 46 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.585      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[4\]~4\|cin " "Info:     12.585      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[4\]~4\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_4_result_int[4]~4 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 46 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.652      0.067 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[4\]~4\|cout " "Info:     12.652      0.067 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[4\]~4\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_4_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 46 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.652      0.000 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[5\]~6\|cin " "Info:     12.652      0.000 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[5\]~6\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_4_result_int[5]~6 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 46 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.059      0.407 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[5\]~6\|combout " "Info:     13.059      0.407 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[5\]~6\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_4_result_int[5]~6 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 46 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.128      1.069 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[25\]~70\|datad " "Info:     14.128      1.069 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[25\]~70\|datad" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|StageOut[25]~70 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 88 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.268      0.140 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[25\]~70\|combout " "Info:     14.268      0.140 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[25\]~70\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|StageOut[25]~70 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 88 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.332      1.064 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~0\|datab " "Info:     15.332      1.064 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~0\|datab" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_5_result_int[2]~0 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 51 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.689      0.357 FF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~0\|cout " "Info:     15.689      0.357 FF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~0\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_5_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 51 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.689      0.000 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~2\|cin " "Info:     15.689      0.000 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~2\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_5_result_int[3]~2 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 51 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.756      0.067 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~2\|cout " "Info:     15.756      0.067 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~2\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_5_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 51 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.756      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[4\]~4\|cin " "Info:     15.756      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[4\]~4\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_5_result_int[4]~4 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 51 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.823      0.067 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[4\]~4\|cout " "Info:     15.823      0.067 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[4\]~4\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_5_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 51 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.823      0.000 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[5\]~7\|cin " "Info:     15.823      0.000 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[5\]~7\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_5_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 51 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.890      0.067 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[5\]~7\|cout " "Info:     15.890      0.067 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[5\]~7\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_5_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 51 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.890      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[6\]~8\|cin " "Info:     15.890      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[6\]~8\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_5_result_int[6]~8 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 51 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.429      0.539 RR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[6\]~8\|combout " "Info:     16.429      0.539 RR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[6\]~8\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_5_result_int[6]~8 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 51 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.150      0.721 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[34\]~55\|datad " "Info:     17.150      0.721 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[34\]~55\|datad" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|StageOut[34]~55 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 88 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.290      0.140 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[34\]~55\|combout " "Info:     17.290      0.140 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[34\]~55\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|StageOut[34]~55 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 88 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.636      1.346 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~7\|datab " "Info:     18.636      1.346 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~7\|datab" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_6_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 56 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.154      0.518 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~7\|cout " "Info:     19.154      0.518 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~7\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_6_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 56 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.154      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8\|cin " "Info:     19.154      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_6_result_int[6]~8 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 56 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.693      0.539 RR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8\|combout " "Info:     19.693      0.539 RR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_6_result_int[6]~8 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 56 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.439      0.746 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[37\]~40\|dataa " "Info:     20.439      0.746 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[37\]~40\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|StageOut[37]~40 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 88 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.842      0.403 RR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[37\]~40\|combout " "Info:     20.842      0.403 RR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[37\]~40\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|StageOut[37]~40 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 88 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.591      0.749 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0\|dataa " "Info:     21.591      0.749 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_7_result_int[2]~0 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 61 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.063      0.472 RR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0\|cout " "Info:     22.063      0.472 RR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_7_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 61 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.063      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2\|cin " "Info:     22.063      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_7_result_int[3]~2 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 61 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.130      0.067 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2\|cout " "Info:     22.130      0.067 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_7_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 61 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.130      0.000 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4\|cin " "Info:     22.130      0.000 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_7_result_int[4]~4 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 61 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.197      0.067 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4\|cout " "Info:     22.197      0.067 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_7_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 61 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.197      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~7\|cin " "Info:     22.197      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~7\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_7_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 61 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.264      0.067 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~7\|cout " "Info:     22.264      0.067 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~7\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_7_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 61 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.264      0.000 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8\|cin " "Info:     22.264      0.000 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_7_result_int[6]~8 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 61 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.702      0.438 FF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8\|combout " "Info:     22.702      0.438 FF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_7_result_int[6]~8 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 61 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.431      0.729 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[43\]~34\|datad " "Info:     23.431      0.729 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[43\]~34\|datad" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|StageOut[43]~34 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 88 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.582      0.151 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[43\]~34\|combout " "Info:     23.582      0.151 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[43\]~34\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|StageOut[43]~34 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 88 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.306      0.724 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0\|datab " "Info:     24.306      0.724 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0\|datab" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_8_result_int[2]~0 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 66 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.785      0.479 RR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0\|cout " "Info:     24.785      0.479 RR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_8_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 66 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.785      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2\|cin " "Info:     24.785      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_8_result_int[3]~2 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 66 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.852      0.067 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2\|cout " "Info:     24.852      0.067 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_8_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 66 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.852      0.000 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4\|cin " "Info:     24.852      0.000 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_8_result_int[4]~4 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 66 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.919      0.067 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4\|cout " "Info:     24.919      0.067 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_8_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 66 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.919      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~7\|cin " "Info:     24.919      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~7\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_8_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 66 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.986      0.067 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~7\|cout " "Info:     24.986      0.067 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~7\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_8_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 66 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.986      0.000 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8\|cin " "Info:     24.986      0.000 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_8_result_int[6]~8 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 66 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.424      0.438 FF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8\|combout " "Info:     25.424      0.438 FF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_8_result_int[6]~8 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 66 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.865      0.441 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[49\]~22\|datad " "Info:     25.865      0.441 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[49\]~22\|datad" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|StageOut[49]~22 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 88 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.016      0.151 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[49\]~22\|combout " "Info:     26.016      0.151 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[49\]~22\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|StageOut[49]~22 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 88 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.738      0.722 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~1\|datab " "Info:     26.738      0.722 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~1\|datab" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_9_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 71 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.217      0.479 RR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~1\|cout " "Info:     27.217      0.479 RR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~1\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_9_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 71 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.217      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~3\|cin " "Info:     27.217      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~3\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_9_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 71 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.284      0.067 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~3\|cout " "Info:     27.284      0.067 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~3\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_9_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 71 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.284      0.000 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~5\|cin " "Info:     27.284      0.000 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~5\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_9_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 71 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.351      0.067 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~5\|cout " "Info:     27.351      0.067 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~5\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_9_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 71 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.351      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~7\|cin " "Info:     27.351      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~7\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_9_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 71 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.418      0.067 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~7\|cout " "Info:     27.418      0.067 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~7\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_9_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 71 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.418      0.000 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8\|cin " "Info:     27.418      0.000 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_9_result_int[6]~8 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 71 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.856      0.438 FF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8\|combout " "Info:     27.856      0.438 FF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_9_result_int[6]~8 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 71 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.060      0.204 FF    IC  u_vga_display\|Add11~0\|dataa " "Info:     28.060      0.204 FF    IC  u_vga_display\|Add11~0\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Add11~0 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 203 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.564      0.504 FR  CELL  u_vga_display\|Add11~0\|cout " "Info:     28.564      0.504 FR  CELL  u_vga_display\|Add11~0\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Add11~1 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 203 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.564      0.000 RR    IC  u_vga_display\|Add11~2\|cin " "Info:     28.564      0.000 RR    IC  u_vga_display\|Add11~2\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Add11~2 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 203 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.631      0.067 RF  CELL  u_vga_display\|Add11~2\|cout " "Info:     28.631      0.067 RF  CELL  u_vga_display\|Add11~2\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Add11~3 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 203 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.631      0.000 FF    IC  u_vga_display\|Add11~4\|cin " "Info:     28.631      0.000 FF    IC  u_vga_display\|Add11~4\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Add11~4 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 203 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.698      0.067 FR  CELL  u_vga_display\|Add11~4\|cout " "Info:     28.698      0.067 FR  CELL  u_vga_display\|Add11~4\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Add11~5 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 203 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.698      0.000 RR    IC  u_vga_display\|Add11~6\|cin " "Info:     28.698      0.000 RR    IC  u_vga_display\|Add11~6\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Add11~6 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 203 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.765      0.067 RF  CELL  u_vga_display\|Add11~6\|cout " "Info:     28.765      0.067 RF  CELL  u_vga_display\|Add11~6\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Add11~7 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 203 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.765      0.000 FF    IC  u_vga_display\|Add11~8\|cin " "Info:     28.765      0.000 FF    IC  u_vga_display\|Add11~8\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Add11~8 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 203 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.203      0.438 FF  CELL  u_vga_display\|Add11~8\|combout " "Info:     29.203      0.438 FF  CELL  u_vga_display\|Add11~8\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Add11~8 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 203 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.816      0.613 FF    IC  u_vga_display\|qx\[4\]~12\|datac " "Info:     29.816      0.613 FF    IC  u_vga_display\|qx\[4\]~12\|datac" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|qx[4]~12 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 174 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.099      0.283 FF  CELL  u_vga_display\|qx\[4\]~12\|combout " "Info:     30.099      0.283 FF  CELL  u_vga_display\|qx\[4\]~12\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|qx[4]~12 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 174 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.303      0.204 FF    IC  u_vga_display\|qx\[4\]~13\|datad " "Info:     30.303      0.204 FF    IC  u_vga_display\|qx\[4\]~13\|datad" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|qx[4]~13 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 174 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.430      0.127 FF  CELL  u_vga_display\|qx\[4\]~13\|combout " "Info:     30.430      0.127 FF  CELL  u_vga_display\|qx\[4\]~13\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|qx[4]~13 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 174 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.451      1.021 FF    IC  u_vga_display\|qx\[4\]~16\|dataa " "Info:     31.451      1.021 FF    IC  u_vga_display\|qx\[4\]~16\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|qx[4]~16 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 174 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.854      0.403 FF  CELL  u_vga_display\|qx\[4\]~16\|combout " "Info:     31.854      0.403 FF  CELL  u_vga_display\|qx\[4\]~16\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|qx[4]~16 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 174 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.621      0.767 FF    IC  u_vga_display\|always2~16\|datad " "Info:     32.621      0.767 FF    IC  u_vga_display\|always2~16\|datad" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|always2~16 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.772      0.151 FR  CELL  u_vga_display\|always2~16\|combout " "Info:     32.772      0.151 FR  CELL  u_vga_display\|always2~16\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|always2~16 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.050      1.278 RR    IC  u_vga_display\|r\[8\]\[31\]~5175\|datad " "Info:     34.050      1.278 RR    IC  u_vga_display\|r\[8\]\[31\]~5175\|datad" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|r[8][31]~5175 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 174 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.190      0.140 RF  CELL  u_vga_display\|r\[8\]\[31\]~5175\|combout " "Info:     34.190      0.140 RF  CELL  u_vga_display\|r\[8\]\[31\]~5175\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|r[8][31]~5175 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 174 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.240      1.050 FF    IC  u_vga_display\|r\[8\]\[25\]~5212\|datab " "Info:     35.240      1.050 FF    IC  u_vga_display\|r\[8\]\[25\]~5212\|datab" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|r[8][25]~5212 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 174 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.670      0.430 FF  CELL  u_vga_display\|r\[8\]\[25\]~5212\|combout " "Info:     35.670      0.430 FF  CELL  u_vga_display\|r\[8\]\[25\]~5212\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|r[8][25]~5212 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 174 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.706      1.036 FF    IC  u_vga_display\|r\[8\]\[25\]~5213\|dataa " "Info:     36.706      1.036 FF    IC  u_vga_display\|r\[8\]\[25\]~5213\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|r[8][25]~5213 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 174 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.115      0.409 FF  CELL  u_vga_display\|r\[8\]\[25\]~5213\|combout " "Info:     37.115      0.409 FF  CELL  u_vga_display\|r\[8\]\[25\]~5213\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|r[8][25]~5213 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 174 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.115      0.000 FF    IC  u_vga_display\|r\[8\]\[25\]\|d " "Info:     37.115      0.000 FF    IC  u_vga_display\|r\[8\]\[25\]\|d" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|r[8][25] } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 174 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.221      0.106 FF  CELL  vga_display:u_vga_display\|r\[8\]\[25\] " "Info:     37.221      0.106 FF  CELL  vga_display:u_vga_display\|r\[8\]\[25\]" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|r[8][25] } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 174 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "Info:     40.000     40.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.192      0.192  R        clock network delay " "Info:     40.192      0.192  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.210      0.018     uTsu  vga_display:u_vga_display\|r\[8\]\[25\] " "Info:     40.210      0.018     uTsu  vga_display:u_vga_display\|r\[8\]\[25\]" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|r[8][25] } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 174 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    37.221 " "Info: Data Arrival Time  :    37.221" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.210 " "Info: Data Required Time :    40.210" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.989  " "Info: Slack              :     2.989 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "43 X33_Y21 X43_Y31 " "Info: Peak interconnect usage is 43% of the available device resources in the region that extends from location X33_Y21 to location X43_Y31" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Info: Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Snake/snake.fit.smsg " "Info: Generated suppressed messages file D:/Snake/snake.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "393 " "Info: Peak virtual memory: 393 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 23 16:08:40 2019 " "Info: Processing ended: Mon Dec 23 16:08:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Info: Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Info: Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 23 16:08:41 2019 " "Info: Processing started: Mon Dec 23 16:08:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off snake -c snake " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "322 " "Info: Peak virtual memory: 322 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 23 16:08:44 2019 " "Info: Processing ended: Mon Dec 23 16:08:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 23 16:08:45 2019 " "Info: Processing started: Mon Dec 23 16:08:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta snake -c snake " "Info: Command: quartus_sta snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Info: Low junction temperature is -40 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "Info: High junction temperature is 100 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "snake.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'snake.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "Info: No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name sys_clk sys_clk " "Info: create_clock -period 20.000 -waveform \{0.000 10.000\} -name sys_clk sys_clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_vga_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{u_vga_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 0 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.270 " "Info: Worst-case setup slack is -0.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.270        -0.753 u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.270        -0.753 u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.411 " "Info: Worst-case hold slack is 0.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411         0.000 u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.411         0.000 u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.253 " "Info: Worst-case setup slack is 4.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.253         0.000 u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     4.253         0.000 u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Info: Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340         0.000 u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.340         0.000 u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 20.962 " "Info: Worst-case setup slack is 20.962" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.962         0.000 u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    20.962         0.000 u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.176 " "Info: Worst-case hold slack is 0.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176         0.000 u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.176         0.000 u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "319 " "Info: Peak virtual memory: 319 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 23 16:08:53 2019 " "Info: Processing ended: Mon Dec 23 16:08:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 18 s " "Info: Quartus II Full Compilation was successful. 0 errors, 18 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
