$date
	Mon Jul 28 07:26:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module instruction_memory_tb $end
$var wire 32 ! instr_o [31:0] $end
$var reg 32 " addr_i [31:0] $end
$scope module DUT $end
$var wire 32 # addr_i [31:0] $end
$var parameter 32 $ MEM_SIZE $end
$var reg 32 % instr_o [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000000 $
$end
#0
$dumpvars
b10100000000000010010011 %
b0 #
b0 "
b10100000000000010010011 !
$end
#10
b101000001000000100010011 !
b101000001000000100010011 %
b100 "
b100 #
#20
b1100000010000000100011 !
b1100000010000000100011 %
b10100 "
b10100 #
#30
b101000110001100011 !
b101000110001100011 %
b11100 "
b11100 #
#40
b10100000000000010010011 !
b10100000000000010010011 %
b1 "
b1 #
#50
bx !
bx %
b100000000 "
b100000000 #
#80
