#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Mar 13 09:49:12 2023
# Process ID: 20588
# Current directory: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16924 C:\Users\M38172\Downloads\642\FPGA_642-main\FPGA_642-main\Lab 5_03112023\lab5\lab5.xpr
# Log file: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/vivado.log
# Journal file: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5\vivado.jou
# Running On: ITE00504625, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 34102 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/Tony/Desktop/Git/525-642/Lab 5/lab5' since last save.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Tony/AppData/Roaming/Xilinx/Vivado/2022.2/xhub/board_store/xilinx_board_store'.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 1213.406 ; gain = 427.977
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-19:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1246.758 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A40311A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3379.688 ; gain = 2132.930
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
add_files -norecurse {{C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/sources_1/new/pmod_accelerometer_adxl362.vhd} {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/sources_1/new/spi_master.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp to C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 10:47:05 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 10:47:05 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 10:49:17 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 10:49:17 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 10:52:09 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 10:52:09 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
close [ open {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/sources_1/new/display_segement.vhd} w ]
add_files {{C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/sources_1/new/display_segement.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 11:13:20 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 11:13:20 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 11:14:42 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 11:14:42 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 11:23:26 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 11:23:26 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 11:24:30 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 11:24:30 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 11:33:53 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 11:33:53 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 11:37:47 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 11:37:47 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 11:41:38 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 11:41:38 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 11:47:14 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 11:47:14 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 11:52:11 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 11:52:11 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 11:53:13 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 11:53:13 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 11:57:59 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 11:57:59 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 12:02:35 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 12:02:35 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 12:07:04 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 12:07:04 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 12:12:05 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 12:12:05 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 12:15:55 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 12:15:55 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 12:20:50 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 12:20:50 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 12:36:11 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 12:36:11 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 12:41:06 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 12:41:06 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 12:45:28 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 12:45:28 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 12:49:24 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 12:49:24 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 12:55:48 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 12:55:48 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 13:02:14 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 13:02:14 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 13:14:23 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 13:14:23 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 13:17:48 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 13:17:48 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 13:23:37 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 13:23:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 13:32:36 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 13:32:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 13:34:08 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 13:34:08 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 13:39:31 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 13:39:31 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 13:49:09 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 13:49:09 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 13:53:34 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 13:53:34 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 13:59:30 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 13:59:30 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 14:05:29 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 14:05:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 14:10:03 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 14:10:03 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 14:14:04 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 14:14:04 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 14:20:09 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 14:20:09 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 14:24:59 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 14:24:59 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 14:28:34 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 14:28:34 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 14:32:18 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 14:32:18 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 14:36:22 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 14:36:22 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 14:39:24 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 14:42:11 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 14:42:11 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 14:46:33 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 14:46:33 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab5_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj lab5_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/sources_1/new/fromLab4/SwitchDebouncer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SwitchDebouncer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/sources_1/new/fromLab4/display_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'display_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/sources_1/new/display_segement.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'display_segement'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/sources_1/new/fromLab4/vga_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/sources_1/new/pmod_accelerometer_adxl362.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'accelerometer_adxl362'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/sources_1/new/fromLab4/seg7_hex.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'seg7_hex'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/sources_1/new/spi_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'spi_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/sources_1/new/lab5_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab5_top'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3509.844 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab5_top_behav xil_defaultlib.lab5_top -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab5_top_behav xil_defaultlib.lab5_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.vga_controller [vga_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.SwitchDebouncer [switchdebouncer_default]
Compiling architecture behavior of entity xil_defaultlib.display_generator [display_generator_default]
Compiling architecture logic of entity xil_defaultlib.spi_controller [\spi_controller(d_width=8)\]
Compiling architecture behavior of entity xil_defaultlib.accelerometer_adxl362 [\accelerometer_adxl362(clk_freq=...]
Compiling architecture behavioral of entity xil_defaultlib.seg7_hex [seg7_hex_default]
Compiling architecture behavior of entity xil_defaultlib.display_segement [display_segement_default]
Compiling architecture behavioral of entity xil_defaultlib.lab5_top
Built simulation snapshot lab5_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3509.844 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_top_behav -key {Behavioral:sim_1:Functional:lab5_top} -tclbatch {lab5_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lab5_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 3572.531 ; gain = 62.688
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 14:55:55 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 14:55:55 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 15:01:40 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 15:01:40 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 15:16:41 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 15:16:41 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 15:23:52 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 15:23:52 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 15:28:28 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 15:28:28 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 15:32:30 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 15:33:47 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 15:33:47 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 15:36:52 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 15:36:52 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 15:41:52 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 15:41:52 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 15:43:23 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 15:43:23 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 15:48:07 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 15:48:07 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 15:58:39 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 15:58:39 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 16:02:08 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 16:02:08 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 16:11:24 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 16:11:24 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 16:13:13 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 16:13:13 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 16:15:27 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 16:15:27 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 16:16:26 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 16:16:26 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 16:20:38 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 16:20:38 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 16:44:29 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 16:44:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 16:45:57 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 16:45:57 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 16:48:54 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 16:48:54 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 16:54:24 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 16:54:24 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 16:55:41 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 16:55:41 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 16:57:05 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 16:57:05 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 17:00:39 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 17:00:39 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 17:04:04 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 17:04:04 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 17:07:46 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 17:07:46 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 17:11:57 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 17:11:57 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 17:15:32 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 17:15:32 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 17:21:26 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 17:21:26 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 17:24:56 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 17:24:56 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 17:28:25 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 17:28:25 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 17:32:12 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 17:32:12 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 17:36:25 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 17:36:25 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 17:43:37 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 17:43:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 17:48:10 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 17:48:11 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 17:52:08 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 17:52:08 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 17:55:16 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 17:55:16 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.srcs/utils_1/imports/synth_1/lab5_top.dcp with file C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/lab5_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 13 17:59:06 2023] Launched synth_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/synth_1/runme.log
[Mon Mar 13 17:59:06 2023] Launched impl_1...
Run output will be captured here: C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/M38172/Downloads/642/FPGA_642-main/FPGA_642-main/Lab 5_03112023/lab5/lab5.runs/impl_1/lab5_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 13 18:02:43 2023...
