[2025-09-17 01:35:23] START suite=qualcomm_srv trace=srv422_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv422_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2641436 heartbeat IPC: 3.786 cumulative IPC: 3.786 (Simulation time: 00 hr 00 min 36 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 20000003 cycles: 5121644 heartbeat IPC: 4.032 cumulative IPC: 3.905 (Simulation time: 00 hr 01 min 12 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5121644 cumulative IPC: 3.905 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5121644 cumulative IPC: 3.905 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 12255296 heartbeat IPC: 1.402 cumulative IPC: 1.402 (Simulation time: 00 hr 02 min 15 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 19203100 heartbeat IPC: 1.439 cumulative IPC: 1.42 (Simulation time: 00 hr 03 min 16 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 26194718 heartbeat IPC: 1.43 cumulative IPC: 1.424 (Simulation time: 00 hr 04 min 18 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 33117502 heartbeat IPC: 1.445 cumulative IPC: 1.429 (Simulation time: 00 hr 05 min 17 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 40053813 heartbeat IPC: 1.442 cumulative IPC: 1.431 (Simulation time: 00 hr 06 min 18 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 80000010 cycles: 47417659 heartbeat IPC: 1.358 cumulative IPC: 1.419 (Simulation time: 00 hr 07 min 20 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 54311804 heartbeat IPC: 1.451 cumulative IPC: 1.423 (Simulation time: 00 hr 08 min 16 sec)
Heartbeat CPU 0 instructions: 100000013 cycles: 61241374 heartbeat IPC: 1.443 cumulative IPC: 1.426 (Simulation time: 00 hr 09 min 17 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv422_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000016 cycles: 68181785 heartbeat IPC: 1.441 cumulative IPC: 1.427 (Simulation time: 00 hr 10 min 16 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 70009154 cumulative IPC: 1.428 (Simulation time: 00 hr 11 min 17 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 70009154 cumulative IPC: 1.428 (Simulation time: 00 hr 11 min 17 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv422_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.428 instructions: 100000002 cycles: 70009154
CPU 0 Branch Prediction Accuracy: 93.78% MPKI: 11.61 Average ROB Occupancy at Mispredict: 33.59
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00216
BRANCH_INDIRECT: 0.426
BRANCH_CONDITIONAL: 10.97
BRANCH_DIRECT_CALL: 0.00201
BRANCH_INDIRECT_CALL: 0.2092
BRANCH_RETURN: 0.00292


====Backend Stall Breakdown====
ROB_STALL: 588155
LQ_STALL: 0
SQ_STALL: 2799


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 107.04
REPLAY_LOAD: 69.159355
NON_REPLAY_LOAD: 29.047476

== Total ==
ADDR_TRANS: 24084
REPLAY_LOAD: 29946
NON_REPLAY_LOAD: 534125

== Counts ==
ADDR_TRANS: 225
REPLAY_LOAD: 433
NON_REPLAY_LOAD: 18388

cpu0->cpu0_STLB TOTAL        ACCESS:    1804787 HIT:    1799720 MISS:       5067 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1804787 HIT:    1799720 MISS:       5067 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 131.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8006967 HIT:    7617273 MISS:     389694 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7356104 HIT:    7023825 MISS:     332279 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     178129 HIT:     133719 MISS:      44410 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     463004 HIT:     458979 MISS:       4025 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9730 HIT:        750 MISS:       8980 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 36.24 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15696171 HIT:    7131808 MISS:    8564363 MSHR_MERGE:    2237197
cpu0->cpu0_L1I LOAD         ACCESS:   15696171 HIT:    7131808 MISS:    8564363 MSHR_MERGE:    2237197
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.45 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27342778 HIT:   25473264 MISS:    1869514 MSHR_MERGE:     652710
cpu0->cpu0_L1D LOAD         ACCESS:   14981692 HIT:   13568573 MISS:    1413119 MSHR_MERGE:     384180
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12350813 HIT:   11904169 MISS:     446644 MSHR_MERGE:     268509
cpu0->cpu0_L1D TRANSLATION  ACCESS:      10273 HIT:        522 MISS:       9751 MSHR_MERGE:         21
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.49 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13059260 HIT:   11073048 MISS:    1986212 MSHR_MERGE:    1026546
cpu0->cpu0_ITLB LOAD         ACCESS:   13059260 HIT:   11073048 MISS:    1986212 MSHR_MERGE:    1026546
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.053 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25770884 HIT:   24572648 MISS:    1198236 MSHR_MERGE:     353114
cpu0->cpu0_DTLB LOAD         ACCESS:   25770884 HIT:   24572648 MISS:    1198236 MSHR_MERGE:     353114
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.733 cycles
cpu0->LLC TOTAL        ACCESS:     575579 HIT:     544678 MISS:      30901 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     332279 HIT:     312012 MISS:      20267 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      44410 HIT:      36700 MISS:       7710 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     189910 HIT:     189771 MISS:        139 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8980 HIT:       6195 MISS:       2785 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 86.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        403
  ROW_BUFFER_MISS:      30357
  AVG DBUS CONGESTED CYCLE: 6.386
Channel 0 WQ ROW_BUFFER_HIT:       1519
  ROW_BUFFER_MISS:      13445
  FULL:          0
Channel 0 REFRESHES ISSUED:       5834

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       650390       294233        80275         4332
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1           97          531          145
  STLB miss resolved @ L2C                0           24          136          939          186
  STLB miss resolved @ LLC                0          102          337         5061          541
  STLB miss resolved @ MEM                0            0          114         2449         1251

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             146765        49306      1472384        18795         1338
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           23          215           89
  STLB miss resolved @ L2C                0            1            6          247           97
  STLB miss resolved @ LLC                0           81           68          914          250
  STLB miss resolved @ MEM                0            1           31          619          388
[2025-09-17 01:46:40] END   suite=qualcomm_srv trace=srv422_ap (rc=0)
