/**************************************************************************************************\
 *** 
 ***                            P. C. A.
 *** 
 ***                     Peugeot Citroen Automobile
 *** 
 ***         This file is the property of PCA. All rights are reserved
 ***         by PCA and this file must not be copied or disclosed
 ***        (in whole or in part) without prior written consent of PCA.
 *** 
 *** *******************************************************************************
 *** 
 ***  %name: TraBVx_018_DRE_fct.c %
 *** 
 ***  %version: 14.0.build1 %
 *** 
 ***  %date_modified: Tue Jun 19 10:10:42 2012 %
 *** 
 *** 
 ***  %derived_by: u391752 %
 ***  %release: TqStruct/14.0 %
 ***  %full_filespec: TraBVx_018_DRE_fct.c-14.0.build1:csrc:1 %
 *** 
 *** *******************************************************************************
 *** 
 *** Simulink model       : RE_018
 *** TargetLink subsystem : RE_018/F00_Coord_regulation_Regime_BV
 *** Codefile             : trabvx_018_dre_fct.c
 ***
 *** Generated by TargetLink, the dSPACE production quality code generator
 *** Generation date: 2011-09-29 11:12:49
 ***
 *** CODE GENERATOR OPTIONS:
 *** Compiler                            : <unknown>
 *** Target                              : Generic
 *** ANSI-C compatible code              : yes
 *** Optimization level                  : 2
 *** Constant style                      : decimal
 *** Clean code option                   : enabled
 *** Logging mode                        : Do not log anything
 *** Linker sections                     : enabled
 *** Assembler statements                : disabled
 *** Variable name length                : 31 chars
 *** Use global bitfields                : disabled
 *** Stateflow: use of bitfields         : enabled
 *** State activity encoding limit       : 5
 *** Omit zero inits in restart function : disabled
 *** Share fcns between TL subsystems    : enabled
 *** Generate 64bit functions            : enabled
 *** Inlining Threshold                  : 6
 *** Line break limit                    : 100
 *** Target optimized boolean data type  : enabled
 *** Keep saturation elements            : disabled
 *** Extended variable sharing           : disabled
 *** Style definition file               : C:\dSPACE\Matlab\Tl\config\codegen\cconfig.xml
 *** Root style sheet                    : C:\dSPACE\Matlab\Tl\XML\CodeGen\Stylesheets\TL_CSourceCod
 ***                                       eSS.xsl
 *** Enable Multirate codegeneration     : disabled
 *** Add model checksum                  : disabled
 ***
 *** SUBSYS                   CORRESPONDING SIMULINK SUBSYSTEM
 *** S0181                    RE_018/F00_Coord_regulation_Regime_BV
 *** S0182                    F00_Coord_regulation_Regime_BV/F01_01460_10_01244
 *** S0183                    F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F02_Calcul_Temps_fil
 ***                          trage
 *** S0184                    F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Reg
 ***                          ulation_Regime
 *** S0185                    F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F04_Calcul_Couple_Tu
 ***                          rbo
 *** S0186                    F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Reg
 ***                          ulation_Regime/ContMltpSwRmpTran
 *** S0187                    F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Reg
 ***                          ulation_Regime/ContMltpSwRmpTran/MSW
 *** S0188                    F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Reg
 ***                          ulation_Regime/ContMltpSwRmpTran/MSW_Sel
 *** S0189                    F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Reg
 ***                          ulation_Regime/ContMltpSwRmpTran/MSW/CalculTr
 *** S01810                   F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Reg
 ***                          ulation_Regime/ContMltpSwRmpTran/MSW/DetectSat
 *** S01811                   F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Reg
 ***                          ulation_Regime/ContMltpSwRmpTran/MSW/Subsystem
 *** S01812                   F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Reg
 ***                          ulation_Regime/ContMltpSwRmpTran/MSW/TmrRst
 *** S01813                   F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Reg
 ***                          ulation_Regime/ContMltpSwRmpTran/MSW/UnitDly_ExtIni
 *** S01814                   F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Reg
 ***                          ulation_Regime/ContMltpSwRmpTran/MSW/UnitDly_ExtIni1
 *** S01815                   F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Reg
 ***                          ulation_Regime/ContMltpSwRmpTran/MSW/CalculTr/DetectSat
 *** S01816                   F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Reg
 ***                          ulation_Regime/ContMltpSwRmpTran/MSW/CalculTr/Subsystem1
 *** S01817                   F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Reg
 ***                          ulation_Regime/ContMltpSwRmpTran/MSW/CalculTr/UnitDly_ExtIni1
 *** S01818                   F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Reg
 ***                          ulation_Regime/ContMltpSwRmpTran/MSW/Subsystem/SecureDivi
 *** S01819                   F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Reg
 ***                          ulation_Regime/ContMltpSwRmpTran/MSW/Subsystem/UnitDly_ExtIni1
 *** S01820                   F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Reg
 ***                          ulation_Regime/ContMltpSwRmpTran/MSW/Subsystem/SecureDivi/DetectSat
 *** S01821                   F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Reg
 *** ulation_Regime/ContMltpSwRmpTran/MSW/Subsystem/SecureDivi/SecureDivi_P
 ***                          art
 *** S01822                   F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Reg
 ***                          ulation_Regime/ContMltpSwRmpTran/MSW/TmrRst/DetectSat
 *** S01823                   F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Reg
 ***                          ulation_Regime/ContMltpSwRmpTran/MSW/TmrRst/DetectSat1
 *** S01824                   F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Reg
 ***                          ulation_Regime/ContMltpSwRmpTran/MSW/TmrRst/UnitDly_ExtIni
 *** S01825                   F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Reg
 ***                          ulation_Regime/ContMltpSwRmpTran/MSW/TmrRst/rising_edge
 *** S01826                   F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Reg
 ***                          ulation_Regime/ContMltpSwRmpTran/MSW_Sel/DetectSat
 *** S01827                   F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Reg
 ***                          ulation_Regime/ContMltpSwRmpTran/MSW_Sel/UnitDly_ExtIni
 *** S01828                   F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Reg
 ***                          ulation_Regime/ContMltpSwRmpTran/MSW_Sel/UnitDly_ExtIni1
 *** 
 *** SF-NODE   CORRESPONDING STATEFLOW NODE                           DESCRIPTION
 *** 
 *** TargetLink version      : 3.0.1 from 26-May-2009
 *** Code generator version  : Build Id 3.0.1.7 from 2009-May-06 15:28:18
 *** Copyright (c) 2006 dSPACE GmbH
\**************************************************************************************************/

#ifndef _TRABVX_018_DRE_FCT_C_
#define _TRABVX_018_DRE_FCT_C_

/*----------------------------------------------------------------------------*\
  DEFINES (OPT)
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  INCLUDES
\*----------------------------------------------------------------------------*/
#include "TraBVx_018_lut.h"
#include "TraBVx_018_DRE_fct.h"
#include "TraBVx_018_calibrations.h"
#include "dsfxp.h"
/*----------------------------------------------------------------------------*\
  DEFINES
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  TYPEDEFS
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  ENUMS
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  VARIABLES
\*----------------------------------------------------------------------------*/

#define TRABVX_START_SEC_CONST_UNSPECIFIED
#include "TraBVx_MemMap.h"
/******************************************************************************\
   AR_SEC_CONST_UNSPECIFIED_STATIC: Const UNSPECIFIED bits for AUTOSAR modules | Width: N.A.
\******************************************************************************/
AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_018_Tab1DS0I4T3 S0183_CoPt_fac__TqNRegGBx_T_map = {
   10 /* Nx:  */, 
   (const SInt8 *) &(CoPt_noGearTranTqNRegGBx_A[0]) /* x_table: vector with x-values */, 
   (const UInt8 *) &(CoPt_facTranTqNRegGBx_T[0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_018_Tab2DS34I2T4193 S0183_CoPt_tiT__tqNRegGBx_M_map = {
   10 /* Nx:  */, 
   9 /* Ny:  */, 
   (const UInt16 *) &(CoPt_nEngTiTranX_A[0]) /* x_table: vector with x-values */, 
   (const SInt16 *) &(CoPt_tqDeltaTiTranY_A[0]) /* y_table: vector with y-values */, 
   (const UInt16 *) &(CoPt_tiTran_tqNRegGBx_M[0][0]) /* z_table: matrix with z-values */
};

#define TRABVX_STOP_SEC_CONST_UNSPECIFIED
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_GLOBAL_16BIT
#include "TraBVx_MemMap.h"

/******************************************************************************\
   AR_IF_GLOBAL_16BIT: Global 16 bits for AUTOSAR modules | Width: 16
\******************************************************************************/
AR_IF_GLOBAL_16BIT SInt16 CoPt_tqIdcAirDslCord_nReg_out /* 
   Unit       : N.m
   Description: Couple coordonné avec les demandes de relance boite pour le pilotage turbo diesel
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT SInt16 CoPt_tqIdcCord_nRegReq_out /* 
   Unit       : N.m
   Description: Couple coordonné avec les demandes de relance boite
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT SInt16 Re_TraBVx_018_DRE_CoPt_tqIdcNReg_irv_in /* 
   Unit       : N.m
   Description: Couple de régulation de régime boite
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT SInt16 TraBVx_018_CoPt_tqIdcCordLimBuf_tqGBx_in /* 
   Unit       : N.m
   Description: Couple coordonné avec les limitations statiques boite
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT SInt16 TraBVx_018_CoVSCtl_tqIdcSIPTar_in /* 
   Unit       : N.m
   Description: Couple indiqué cible en SIP de sortie de la coordination XVV
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT UInt16 TraBVx_018_Ext_nEng_in /* 
   Unit       : RPM
   Description: Régime moteur au PMH
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 7500 */;
AR_IF_GLOBAL_16BIT SInt16 TraBVx_018_TqLimEM_tqIdcLimEM_in /* 
   Unit       : N.m
   Description: Couple indiqué coordonné avec les consignes Easy Move
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;

#define TRABVX_STOP_SEC_GLOBAL_16BIT
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_GLOBAL_8BIT
#include "TraBVx_MemMap.h"

/******************************************************************************\
   AR_IF_GLOBAL_8BIT: Global 8 bits for AUTOSAR modules | Width: 8
\******************************************************************************/
AR_IF_GLOBAL_8BIT UInt8 TraBVx_018_Cha_stTqReq_in /* 
   Description: Type de régulation de l'ESP
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 7 */;
AR_IF_GLOBAL_8BIT SInt8 TraBVx_018_CoPt_noEgdGearCordIt_in /* 
   Description: Rapport de boite engagé coordonné pour la structure couple
   LSB: 2^0 OFF:  0 MIN/MAX:  -1 .. 8 */;
AR_IF_GLOBAL_8BIT UInt8 TraBVx_018_Ext_tiTDC_in /* 
   Unit       : s
   Description: Durée entre 2 pmh
   LSB: 0.001 OFF:  0 MIN/MAX:  0 .. 0.1 */;

#define TRABVX_STOP_SEC_GLOBAL_8BIT
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_GLOBAL_BOOLEAN
#include "TraBVx_MemMap.h"

/******************************************************************************\
   AR_IF_GLOBAL_BOOLEAN: Global boolean for AUTOSAR modules | Width: 8
\******************************************************************************/
AR_IF_GLOBAL_BOOLEAN Boolean Re_TraBVx_018_DRE_CoPt_bDeacCllNReg_irv_out /* 
   Description: Autorisation de débouclage de la structure couple en fin de relance en régime
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean TraBVx_018_CoPt_bAcvNRegReqBuf_in /* 
   Description: Demande d'activation de la régulation de régime synchronisée
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean TraBVx_018_CoPt_bAcvTqNCordBuf_in /* 
   Description: Booléen d'intervention BV hors SIP bufferisé
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean TraBVx_018_CoPt_bSIPBuf_in /* 
   Description: Changement de rapport en cours synchronisé
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean TraBVx_018_TqSys_bInjCutDynReq_in /* 
   Description: Demande de coupure d'injection dynamique
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean TraBVx_018_TqSys_bTypFu_in /* 
   Description: Type de carburant
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;

#define TRABVX_STOP_SEC_GLOBAL_BOOLEAN
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_VAR_16BIT
#include "TraBVx_MemMap.h"

/******************************************************************************\
   UserSLStaticGlobal: SLStaticGlobal = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8BIT AR_S
   EC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 16
\******************************************************************************/
static UInt16 S0184_Switch1 /* LSB: 0.001 OFF:  0 MIN/MAX:  0 .. 65.535 */;
static SInt16 S0186_MS /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
static SInt16 S0186_MS1 /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
static SInt16 S0187_Switch /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;

#define TRABVX_STOP_SEC_VAR_16BIT
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_VAR_16BIT
#include "TraBVx_MemMap.h"

/******************************************************************************\
   UserSLStaticGlobalInit: SLStaticGlobalInit = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8
   BIT AR_SEC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 16
\******************************************************************************/
static SInt16 S01816_Switch /* LSB: 0.001 OFF:  0 MIN/MAX:  -32.768 .. 32.767 */;
static UInt16 X_S01813_UnitDelay /* LSB: 0.001 OFF:  0 MIN/MAX:  0 .. 65.535 */;
static UInt16 X_S01817_UnitDelay /* LSB: 0.001 OFF:  0 MIN/MAX:  0 .. 65.535 */;
static UInt16 X_S01824_UnitDelay /* LSB: 0.001 OFF:  0 MIN/MAX:  0 .. 65.535 */;
static SInt16 X_S0183_UnitDelay /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;

#define TRABVX_STOP_SEC_VAR_16BIT
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_VAR_32BIT
#include "TraBVx_MemMap.h"

/******************************************************************************\
   UserSLStaticGlobalInit: SLStaticGlobalInit = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8
   BIT AR_SEC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 32
\******************************************************************************/
static SInt32 S01819_Switch /* LSB: 1e-005 OFF:  0 MIN/MAX:  -21474.83648 .. 21474.83647 */;
static SInt32 X_S01819_UnitDelay /* LSB: 1e-005 OFF:  0 MIN/MAX:  -21474.83648 .. 21474.83647 */;

#define TRABVX_STOP_SEC_VAR_32BIT
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_VAR_8BIT
#include "TraBVx_MemMap.h"

/******************************************************************************\
   UserSLStaticGlobal: SLStaticGlobal = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8BIT AR_S
   EC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 8
\******************************************************************************/

#define TRABVX_STOP_SEC_VAR_8BIT
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_VAR_BOOLEAN
#include "TraBVx_MemMap.h"

/******************************************************************************\
   UserSLStaticGlobal: SLStaticGlobal = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8BIT AR_S
   EC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 8
\******************************************************************************/
static Boolean S0188_Relational_Operator;

#define TRABVX_STOP_SEC_VAR_BOOLEAN
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_VAR_8BIT
#include "TraBVx_MemMap.h"

/******************************************************************************\
   UserSLStaticGlobalInit: SLStaticGlobalInit = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8
   BIT AR_SEC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 8
\******************************************************************************/
static UInt8 X_S01827_UnitDelay;
static UInt8 X_S01828_UnitDelay;

#define TRABVX_STOP_SEC_VAR_8BIT
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_VAR_BOOLEAN
#include "TraBVx_MemMap.h"

/******************************************************************************\
   UserSLStaticGlobalInit: SLStaticGlobalInit = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8
   BIT AR_SEC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 8
\******************************************************************************/
static Boolean S01811_RSWE;
static Boolean X_S01813_UnitDelay1;
static Boolean X_S01814_UnitDelay;
static Boolean X_S01814_UnitDelay1;
static Boolean X_S01817_UnitDelay1;
static Boolean X_S01819_UnitDelay1;
static Boolean X_S01824_UnitDelay1;
static Boolean X_S01825_UnitDelay;
static Boolean X_S01827_UnitDelay1;
static Boolean X_S01828_UnitDelay1;

#define TRABVX_STOP_SEC_VAR_BOOLEAN
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_VAR_8BIT
#include "TraBVx_MemMap.h"

/******************************************************************************\
   UserSLStaticLocalInit: SLStaticLocalInit = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8BI
   T AR_SEC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 8
\******************************************************************************/
static UInt8 DD_S0183_CoPt___GBx_M_lastInd_a /*
   Description: local_yLow */;
static UInt8 DD_S0183_CoPt___GBx_M_lastIndex /*
   Description: local_xLow */;

#define TRABVX_STOP_SEC_VAR_8BIT
#include "TraBVx_MemMap.h"

/*----------------------------------------------------------------------------*\
  PARAMETERIZED MACROS
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  FUNCTION PROTOTYPES
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  INLINE FUNCTIONS
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  FUNCTION DEFINITIONS
\*----------------------------------------------------------------------------*/

/**************************************************************************************************\
 ***  FUNCTION:
 ***      TraBVx_001_MSE_ini
 *** 
 ***  DESCRIPTION:
 ***      Main restart function
 ***      
 *** 
 ***  PARAMETERS:
 ***      Type               Name                Description
 ***      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 ***
 ***  RETURNS:
 ***      Void
 ***
 ***  SETTINGS:
 ***
\**************************************************************************************************/

#define TRABVX_START_SEC_CODE
#include "TraBVx_MemMap.h"
Void TraBVx_018_MSE_ini(Void)
{
   TraBVx_018_FctVarInit();
}

#define TRABVX_STOP_SEC_CODE
#include "TraBVx_MemMap.h"

/**************************************************************************************************\
 ***  FUNCTION:
 ***      TraBVx_018_DRE_fct
 *** 
 ***  DESCRIPTION:
 ***      
 *** 
 ***  PARAMETERS:
 ***      Type               Name                Description
 ***      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 ***
 ***  RETURNS:
 ***      Void
 ***
 ***  SETTINGS:
 ***
\**************************************************************************************************/

#define TRABVX_START_SEC_CODE
#include "TraBVx_MemMap.h"
Void TraBVx_018_DRE_fct(Void)
{
   /* SLLocal: Default storage class for local variables | Width: 16 */
   UInt16 S01810_MinMax1 /* LSB: 0.001 OFF:  0 MIN/MAX:  0 .. 65.535 */;
   SInt16 S01812_Sum3 /* LSB: 0.001 OFF:  0 MIN/MAX:  -32.768 .. 32.767 */;
   UInt16 S01812_Switch1 /* LSB: 0.001 OFF:  0 MIN/MAX:  0 .. 65.535 */;
   UInt16 S01813_Switch /* LSB: 0.001 OFF:  0 MIN/MAX:  0 .. 65.535 */;
   UInt16 S01815_MinMax1 /* LSB: 0.001 OFF:  0 MIN/MAX:  0 .. 65.535 */;
   UInt16 S01822_MinMax1 /* LSB: 0.001 OFF:  0 MIN/MAX:  0 .. 65.535 */;
   UInt16 S01823_MinMax1 /* LSB: 0.001 OFF:  0 MIN/MAX:  0 .. 65.535 */;
   UInt16 S01823_MinMax2 /* LSB: 0.001 OFF:  0 MIN/MAX:  0 .. 65.535 */;

   /* SLLocal: Default storage class for local variables | Width: 8 */
   Boolean S01812_Relational_Operator;
   Boolean S01814_Switch;
   UInt8 S01826_MinMax1;
   UInt8 S01827_Switch;
   UInt8 S0184_Switch2;
   Boolean S0187_Logical_Operator3;
   UInt8 S0188_Switch;

   /* SLLocal: Default storage class for local variables | Width: 32 */
   SInt32 Aux_I32;

   /* SLLocal: Default storage class for local variables | Width: 16 */
   SInt16 Aux_I16;
   UInt16 Aux_U16;

   /* Switch: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/S
      witch2
      
      F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/Switch2: 
      Omitted comparison with constant. */
   if (TraBVx_018_CoPt_bAcvNRegReqBuf_in) {
      S0184_Switch2 = 2 /* 2. */;
   }
   else {
      S0184_Switch2 = 1 /* 1. */;
   }

   /* MinMax: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/C
      ontMltpSwRmpTran/MSW_Sel/DetectSat/MinMax1 */
   if (S0184_Switch2 > 1) {
      S01826_MinMax1 = S0184_Switch2;
   }
   else {
      S01826_MinMax1 = 1 /* 1. */;
   }

   /* Switch: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/C
      ontMltpSwRmpTran/MSW_Sel/UnitDly_ExtIni/Switch
      
      F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMltpS
      wRmpTran/MSW_Sel/UnitDly_ExtIni/Switch: Omitted comparison with constant. */
   if (X_S01827_UnitDelay1) {
      /* F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMl
         tpSwRmpTran/MSW_Sel/UnitDly_ExtIni/Switch: Omitted upper saturation
         
         F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMl
         tpSwRmpTran/MSW_Sel/UnitDly_ExtIni/Switch: Omitted lower saturation */
      S01827_Switch = X_S01827_UnitDelay;
   }
   else {
      /* F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMl
         tpSwRmpTran/MSW_Sel/UnitDly_ExtIni/Switch: Omitted upper saturation
         
         F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMl
         tpSwRmpTran/MSW_Sel/UnitDly_ExtIni/Switch: Omitted lower saturation */
      S01827_Switch = S01826_MinMax1;
   }
   S0188_Relational_Operator = S01827_Switch != S01826_MinMax1;

   /* Switch: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/C
      ontMltpSwRmpTran/MSW_Sel/Switch
      
      F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMltpS
      wRmpTran/MSW_Sel/Switch: Omitted comparison with constant. */
   if (S0188_Relational_Operator) {
      /* F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMl
         tpSwRmpTran/MSW_Sel/Switch: Omitted upper saturation
         
         F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMl
         tpSwRmpTran/MSW_Sel/Switch: Omitted lower saturation */
      S0188_Switch = S01827_Switch;
   }
   else {
      /* Switch: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regim
         e/ContMltpSwRmpTran/MSW_Sel/UnitDly_ExtIni1/Switch
         
         F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMl
         tpSwRmpTran/MSW_Sel/UnitDly_ExtIni1/Switch: Omitted comparison with constant. */
      if (X_S01828_UnitDelay1) {
         /* F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/Con
            tMltpSwRmpTran/MSW_Sel/UnitDly_ExtIni1/Switch: Omitted upper saturation
            
            F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/Con
            tMltpSwRmpTran/MSW_Sel/UnitDly_ExtIni1/Switch: Omitted lower saturation
            
            # combined # F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulati
            on_Regime/ContMltpSwRmpTran/MSW_Sel/Switch: Omitted upper saturation
            
            F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/Con
            tMltpSwRmpTran/MSW_Sel/Switch: Omitted lower saturation */
         S0188_Switch = X_S01828_UnitDelay;
      }
      else {
         /* F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/Con
            tMltpSwRmpTran/MSW_Sel/UnitDly_ExtIni1/Switch: Omitted upper saturation
            
            F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/Con
            tMltpSwRmpTran/MSW_Sel/UnitDly_ExtIni1/Switch: Omitted lower saturation
            
            # combined # F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulati
            on_Regime/ContMltpSwRmpTran/MSW_Sel/Switch: Omitted upper saturation
            
            F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/Con
            tMltpSwRmpTran/MSW_Sel/Switch: Omitted lower saturation */
         S0188_Switch = S01826_MinMax1;
      }
   }

   /* Switch: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F02_Calcul_Temps_filtrage/Switch1
      F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F02_Calcul_Temps_filtrage/Switch1: Omitted c
      omparison with constant. */
   if (TraBVx_018_TqSys_bInjCutDynReq_in) {
      CoPt_tqIdcCordCutDyn = 0 /* 0. */;
   }
   else {
      CoPt_tqIdcCordCutDyn = TraBVx_018_CoPt_tqIdcCordLimBuf_tqGBx_in;
   }

   /* Switch: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F02_Calcul_Temps_filtrage/Switch
      F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F02_Calcul_Temps_filtrage/Switch: Omitted co
      mparison with constant. */
   if (TraBVx_018_CoPt_bAcvNRegReqBuf_in) {
      CoPt_tqNRegFil = Re_TraBVx_018_DRE_CoPt_tqIdcNReg_irv_in;
   }
   else {
      CoPt_tqNRegFil = X_S0183_UnitDelay;
   }

   /* Multiport switch: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulatio
      n_Regime/ContMltpSwRmpTran/MS */
   switch (S01826_MinMax1) {
      case 1: {
         S0186_MS = CoPt_tqIdcCordCutDyn;
         break;
      }
      case 2: {
         S0186_MS = CoPt_tqNRegFil;
         break;
      }
      default: {
         /* Default case could be executed! In case, the output value of the block 'Multiport switch
            : F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/C
            ontMltpSwRmpTran/MS' will be undefined */
      }
   }

   /* Switch: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/S
      witch1
      
      F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/Switch1: 
      Omitted comparison with constant. */
   if (TraBVx_018_CoPt_bAcvNRegReqBuf_in) {
      /* F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/Switch
         1: Omitted upper saturation
         
         F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/Switch
         1: Omitted lower saturation */
      S0184_Switch1 = (UInt16) TraBVx_018_Ext_tiTDC_in;
   }
   else {
      /* Switch: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F02_Calcul_Temps_filtrage/Switch2
         F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F02_Calcul_Temps_filtrage/Switch2: Omitte
         d comparison with constant. */
      if ((TraBVx_018_Cha_stTqReq_in == 5) || (TraBVx_018_Cha_stTqReq_in == 6)) {
         CoPt_tiDeacNReg = (UInt16) TraBVx_018_Ext_tiTDC_in;
      }
      else {
         /* SLLocal: Default storage class for local variables | Width: 16 */
         SInt16 S0183_Sum /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;

         /* Sum: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F02_Calcul_Temps_filtrage/Sum */
         S0183_Sum = CoPt_tqIdcCordCutDyn - CoPt_tqNRegFil;
         if ((CoPt_tqIdcCordCutDyn >= 0) && (CoPt_tqNRegFil < 0) && (S0183_Sum < 0)) {
            S0183_Sum = 32767;
         }
         else {
            if ((CoPt_tqIdcCordCutDyn < 0) && (CoPt_tqNRegFil >= 0) && (S0183_Sum >= 0)) {
               S0183_Sum = -32768;
            }
         }

         /* # combined # Product: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F02_Calcul_Temps
            _filtrage/Product
            
            # combined # 2D-TableLookup: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F02_Calcu
            l_Temps_filtrage/CoPt_tiTran_tqNRegGBx_M
            
            # combined # TableLookup: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F02_Calcul_T
            emps_filtrage/CoPt_facTranTqNRegGBx_T */
         CoPt_tiDeacNReg = (UInt16) ((((UInt32) (((UInt32)
          TraBVx_018_Tab2DS34I2T4193(&(S0183_CoPt_tiT__tqNRegGBx_M_map), TraBVx_018_Ext_nEng_in,
          S0183_Sum, &(DD_S0183_CoPt___GBx_M_lastIndex), &(DD_S0183_CoPt___GBx_M_lastInd_a))) *
          ((UInt32) TraBVx_018_Tab1DS0I4T3(&(S0183_CoPt_fac__TqNRegGBx_T_map),
          TraBVx_018_CoPt_noEgdGearCordIt_in)))) * 5) >> 4);
      }

      /* F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/Switch
         1: Omitted upper saturation
         
         F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/Switch
         1: Omitted lower saturation */
      S0184_Switch1 = CoPt_tiDeacNReg;
   }
   Aux_U16 = (UInt16) TraBVx_018_Ext_tiTDC_in;

   /* MinMax: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/C
      ontMltpSwRmpTran/MSW/DetectSat/MinMax1 */
   if (S0184_Switch1 > Aux_U16) {
      S01810_MinMax1 = S0184_Switch1;
   }
   else {
      S01810_MinMax1 = Aux_U16;
   }

   /* Switch: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/C
      ontMltpSwRmpTran/MSW/UnitDly_ExtIni/Switch
      
      F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMltpS
      wRmpTran/MSW/UnitDly_ExtIni/Switch: Omitted comparison with constant. */
   if (X_S01813_UnitDelay1) {
      S01813_Switch = X_S01813_UnitDelay;
   }
   else {
      /* # combined # MinMax: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Reg
         ulation_Regime/ContMltpSwRmpTran/MSW/DetectSat/MinMax2
         
         F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMl
         tpSwRmpTran/MSW/DetectSat/MinMax2: Signal of the second input is always smaller than the fi
         rst input signal. Only using the second input signal. */
      S01813_Switch = S01810_MinMax1;
   }

   /* Switch: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/C
      ontMltpSwRmpTran/MSW/UnitDly_ExtIni1/Switch
      
      F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMltpS
      wRmpTran/MSW/UnitDly_ExtIni1/Switch: Omitted comparison with constant. */
   if (X_S01814_UnitDelay1) {
      S01814_Switch = X_S01814_UnitDelay;
   }
   else {
      S01814_Switch = 0 /* 0. */;
   }

   /* # combined # MinMax: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regula
      tion_Regime/ContMltpSwRmpTran/MSW/DetectSat/MinMax2
      
      F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMltpS
      wRmpTran/MSW/DetectSat/MinMax2: Signal of the second input is always smaller than the first in
      put signal. Only using the second input signal. */
   S0187_Logical_Operator3 = S0188_Relational_Operator || (S01814_Switch && (S01810_MinMax1 !=
    S01813_Switch));

   /* F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMltpS
      wRmpTran/MSW/CalculTr/Subsystem1/Enable: Enable condition
      
      F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMltpS
      wRmpTran/MSW/CalculTr/Subsystem1/Enable: Omitted comparison with constant. */
   if (S0187_Logical_Operator3) {
      /* Switch: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regim
         e/ContMltpSwRmpTran/MSW/CalculTr/Subsystem1/Switch
         
         F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMl
         tpSwRmpTran/MSW/CalculTr/Subsystem1/Switch: Omitted comparison with constant. */
      if (S0188_Relational_Operator) {
         S01816_Switch = 0 /* 0. */;
      }
      else {
         /* SLLocal: Default storage class for local variables | Width: 16 */
         UInt16 S01817_Switch /* LSB: 0.001 OFF:  0 MIN/MAX:  0 .. 65.535 */;

         /* Switch: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Re
            gime/ContMltpSwRmpTran/MSW/CalculTr/UnitDly_ExtIni1/Switch
            
            F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/Con
            tMltpSwRmpTran/MSW/CalculTr/UnitDly_ExtIni1/Switch: Omitted comparison with constant. */
         if (X_S01817_UnitDelay1) {
            S01817_Switch = X_S01817_UnitDelay;
         }
         else {
            S01817_Switch = 0 /* 0. */;
         }

         /* Sum: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regim
            e/ContMltpSwRmpTran/MSW/CalculTr/Subtract1 */
         Aux_I16 = (SInt16) TraBVx_018_Ext_tiTDC_in;
         Aux_I16 -= ((SInt16) S01817_Switch);

         /* F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/Con
            tMltpSwRmpTran/MSW/CalculTr/Subsystem1/Switch: Omitted upper saturation
            
            F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/Con
            tMltpSwRmpTran/MSW/CalculTr/Subsystem1/Switch: Omitted lower saturation */
         S01816_Switch = (SInt16) (((UInt16) Aux_I16) + S01813_Switch);
      }
   }

   /* # combined # Sum: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulatio
      n_Regime/ContMltpSwRmpTran/MSW/CalculTr/Subtract2
      
      # combined # MinMax: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regula
      tion_Regime/ContMltpSwRmpTran/MSW/DetectSat/MinMax2
      
      F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMltpS
      wRmpTran/MSW/DetectSat/MinMax2: Signal of the second input is always smaller than the first in
      put signal. Only using the second input signal. */
   Aux_I16 = (SInt16) (S01810_MinMax1 - ((UInt16) S01816_Switch));

   /* MinMax: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/C
      ontMltpSwRmpTran/MSW/CalculTr/DetectSat/MinMax1 */
   if (Aux_I16 > 0) {
      S01815_MinMax1 = (UInt16) Aux_I16;
   }
   else {
      S01815_MinMax1 = 0 /* 0. */;
   }

   /* MinMax: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/C
      ontMltpSwRmpTran/MSW/TmrRst/DetectSat/MinMax1 
      
      # combined # MinMax: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regula
      tion_Regime/ContMltpSwRmpTran/MSW/CalculTr/DetectSat/MinMax2
      
      F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMltpS
      wRmpTran/MSW/CalculTr/DetectSat/MinMax2: Signal of the second input is always smaller than the
       first input signal. Only using the second input signal. */
   if (S01815_MinMax1) {
      /* # combined # MinMax: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Reg
         ulation_Regime/ContMltpSwRmpTran/MSW/CalculTr/DetectSat/MinMax2
         
         F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMl
         tpSwRmpTran/MSW/CalculTr/DetectSat/MinMax2: Signal of the second input is always smaller th
         an the first input signal. Only using the second input signal. */
      S01822_MinMax1 = S01815_MinMax1;
   }
   else {
      S01822_MinMax1 = 0 /* 0. */;
   }

   /* Switch: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/C
      ontMltpSwRmpTran/MSW/TmrRst/Switch
      
      F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMltpS
      wRmpTran/MSW/TmrRst/Switch: Omitted comparison with constant. */
   if (S0187_Logical_Operator3 && (!(X_S01825_UnitDelay))) {
      /* SLLocal: Default storage class for local variables | Width: 16 */
      UInt16 S01812_Sum1 /* LSB: 0.001 OFF:  0 MIN/MAX:  0 .. 65.535 */;

      /* Sum: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/C
         ontMltpSwRmpTran/MSW/TmrRst/Sum1
         
         F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMl
         tpSwRmpTran/MSW/TmrRst/Sum1: Omitted lower saturation
         
         # combined # MinMax: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Reg
         ulation_Regime/ContMltpSwRmpTran/MSW/TmrRst/DetectSat/MinMax2
         
         F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMl
         tpSwRmpTran/MSW/TmrRst/DetectSat/MinMax2: Signal of the second input is always smaller than
          the first input signal. Only using the second input signal. */
      S01812_Sum1 = ((UInt16) TraBVx_018_Ext_tiTDC_in) + S01822_MinMax1;
      if (S01812_Sum1 < ((UInt16) TraBVx_018_Ext_tiTDC_in)) {
         S01812_Sum1 = 65535;
      }

      /* F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMl
         tpSwRmpTran/MSW/TmrRst/Switch: Omitted upper saturation
         
         F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMl
         tpSwRmpTran/MSW/TmrRst/Switch: Omitted lower saturation
         
         # combined # F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_
         Regime/ContMltpSwRmpTran/MSW/TmrRst/Switch1: Omitted upper saturation
         
         F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMl
         tpSwRmpTran/MSW/TmrRst/Switch1: Omitted lower saturation */
      S01812_Switch1 = S01812_Sum1;
   }
   else {
      /* Switch: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regim
         e/ContMltpSwRmpTran/MSW/TmrRst/UnitDly_ExtIni/Switch
         
         F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMl
         tpSwRmpTran/MSW/TmrRst/UnitDly_ExtIni/Switch: Omitted comparison with constant. */
      if (X_S01824_UnitDelay1) {
         /* # combined # F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulati
            on_Regime/ContMltpSwRmpTran/MSW/TmrRst/Switch: Omitted upper saturation
            
            F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/Con
            tMltpSwRmpTran/MSW/TmrRst/Switch: Omitted lower saturation
            
            # combined # F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulati
            on_Regime/ContMltpSwRmpTran/MSW/TmrRst/Switch1: Omitted upper saturation
            
            F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/Con
            tMltpSwRmpTran/MSW/TmrRst/Switch1: Omitted lower saturation */
         S01812_Switch1 = X_S01824_UnitDelay;
      }
      else {
         /* # combined # F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulati
            on_Regime/ContMltpSwRmpTran/MSW/TmrRst/Switch: Omitted upper saturation
            
            F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/Con
            tMltpSwRmpTran/MSW/TmrRst/Switch: Omitted lower saturation
            
            # combined # F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulati
            on_Regime/ContMltpSwRmpTran/MSW/TmrRst/Switch1: Omitted upper saturation
            
            F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/Con
            tMltpSwRmpTran/MSW/TmrRst/Switch1: Omitted lower saturation */
         S01812_Switch1 = 0 /* 0. */;
      }
   }

   /* Sum: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/Cont
      MltpSwRmpTran/MSW/TmrRst/Sum3
      
      F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMltpS
      wRmpTran/MSW/TmrRst/Sum3: Omitted lower saturation */
   Aux_I32 = (SInt32) (((UInt32) S01812_Switch1) - ((UInt32) TraBVx_018_Ext_tiTDC_in));
   S01812_Sum3 = C__I16FITI32_SATu(Aux_I32, 32767 /* 32.767 */);
   Aux_I16 = S01812_Sum3;

   /* MinMax: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/C
      ontMltpSwRmpTran/MSW/TmrRst/DetectSat1/MinMax1 */
   if (Aux_I16 > 0) {
      S01823_MinMax1 = (UInt16) Aux_I16;
   }
   else {
      S01823_MinMax1 = 0 /* 0. */;
   }

   /* MinMax: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/C
      ontMltpSwRmpTran/MSW/TmrRst/DetectSat1/MinMax2
      
      # combined # MinMax: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regula
      tion_Regime/ContMltpSwRmpTran/MSW/TmrRst/DetectSat/MinMax2
      
      F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMltpS
      wRmpTran/MSW/TmrRst/DetectSat/MinMax2: Signal of the second input is always smaller than the f
      irst input signal. Only using the second input signal. */
   if (S01822_MinMax1 < S01823_MinMax1) {
      /* # combined # MinMax: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Reg
         ulation_Regime/ContMltpSwRmpTran/MSW/TmrRst/DetectSat/MinMax2
         
         F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMl
         tpSwRmpTran/MSW/TmrRst/DetectSat/MinMax2: Signal of the second input is always smaller than
          the first input signal. Only using the second input signal. */
      S01823_MinMax2 = S01822_MinMax1;
   }
   else {
      S01823_MinMax2 = S01823_MinMax1;
   }
   S01812_Relational_Operator = S01812_Sum3 > 0 /* 0. */;

   /* F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMltpS
      wRmpTran/MSW/Subsystem/Enable: Enable condition
      
      F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMltpS
      wRmpTran/MSW/Subsystem/Enable: Omitted comparison with constant. */
   if (S01812_Relational_Operator) {
      /* SLLocal: Default storage class for local variables | Width: 32 */
      SInt32 S01811_Product /* LSB: 1e-006 OFF:  0 MIN/MAX:  -2147.483648 .. 2147.483647 */;
      SInt32 S01811_Subtract2 /* LSB: 1e-005 OFF:  0 MIN/MAX:  -21474.83648 .. 21474.83647 */;
      SInt32 S01820_MinMax1 /* LSB: 0.0001 OFF:  0 MIN/MAX:  -214748.3648 .. 214748.3647 */;
      SInt32 S01820_MinMax2 /* LSB: 0.0001 OFF:  0 MIN/MAX:  -214748.3648 .. 214748.3647 */;
      SInt32 S01821_Divide /* LSB: 0.0001 OFF:  0 MIN/MAX:  -214748.3648 .. 214748.3647 */;

      /* SLLocal: Default storage class for local variables | Width: 16 */
      UInt16 S01818_MinMax /* LSB: 0.001 OFF:  0 MIN/MAX:  0 .. 65.535 */;

      /* SLLocal: Default storage class for local variables | Width: 32 */
      UInt32 Aux_U32 /* LSB: 1e-006 OFF:  0 MIN/MAX:  0 .. 4294.967295 */;

      if (!(S01811_RSWE)) {
         /* initialization for block: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordina
            tion_Regulation_Regime/ContMltpSwRmpTran/MSW/Subsystem/UnitDly_ExtIni1/UnitDelay */
         X_S01819_UnitDelay = 0 /* 0. */;

         /* initialization for block: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordina
            tion_Regulation_Regime/ContMltpSwRmpTran/MSW/Subsystem/UnitDly_ExtIni1/UnitDelay1 */
         X_S01819_UnitDelay1 = 0 /* 0. */;

         /* set system state to 'enabled' */
         S01811_RSWE = 1;
      }

      /* Switch: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regim
         e/ContMltpSwRmpTran/MSW/Subsystem/UnitDly_ExtIni1/Switch
         
         F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMl
         tpSwRmpTran/MSW/Subsystem/UnitDly_ExtIni1/Switch: Omitted comparison with constant. */
      if (X_S01819_UnitDelay1) {
         S01819_Switch = X_S01819_UnitDelay;
      }
      else {
         /* Multiport switch: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Reg
            ulation_Regime/ContMltpSwRmpTran/MS1 */
         switch (S0188_Switch) {
            case 1: {
               S0186_MS1 = CoPt_tqIdcCordCutDyn;
               break;
            }
            case 2: {
               S0186_MS1 = CoPt_tqNRegFil;
               break;
            }
            default: {
               /* Default case could be executed! In case, the output value of the block 'Multiport 
                  switch: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulat
                  ion_Regime/ContMltpSwRmpTran/MS1' will be undefined */
            }
         }
         S01819_Switch = ((SInt32) S0186_MS1) * 6250;
      }

      /* Sum: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/C
         ontMltpSwRmpTran/MSW/Subsystem/Subtract2 */
      S01811_Subtract2 = (SInt32) (((UInt32) (((SInt32) S0186_MS) * 6250)) - ((UInt32)
       S01819_Switch));

      /* Product: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regi
         me/ContMltpSwRmpTran/MSW/Subsystem/Product
         
         F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMl
         tpSwRmpTran/MSW/Subsystem/Product: ANSI_F_64MUL_LE32LE32_WOPGT32 */
      F__I64MULU32I32((UInt32) TraBVx_018_Ext_tiTDC_in, S01811_Subtract2, &(Aux_I32), &(Aux_U32));

      /* F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMl
         tpSwRmpTran/MSW/Subsystem/Product: Omitted upper saturation
         
         F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMl
         tpSwRmpTran/MSW/Subsystem/Product: Omitted lower saturation */
      C__I32DIVI64U32(Aux_I32, Aux_U32, (UInt32) 100, S01811_Product);

      /* MinMax: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regim
         e/ContMltpSwRmpTran/MSW/Subsystem/SecureDivi/MinMax
         
         # combined # Abs: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regula
         tion_Regime/ContMltpSwRmpTran/MSW/Subsystem/SecureDivi/Abs
         
         # combined # Abs: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regula
         tion_Regime/ContMltpSwRmpTran/MSW/Subsystem/SecureDivi/Abs1
         
         F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMl
         tpSwRmpTran/MSW/Subsystem/SecureDivi/Abs1: folded operation abs to constant value 0.001
         
         # combined # F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_
         Regime/ContMltpSwRmpTran/MSW/TmrRst/Switch2: Omitted upper saturation
         
         F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMl
         tpSwRmpTran/MSW/TmrRst/Switch2: Omitted lower saturation */
      if (1 /* 0.001 */ > S01823_MinMax2) {
         /* # combined # Abs: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Reg
            ulation_Regime/ContMltpSwRmpTran/MSW/Subsystem/SecureDivi/Abs1
            
            F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/Con
            tMltpSwRmpTran/MSW/Subsystem/SecureDivi/Abs1: folded operation abs to constant value 0.0
            01 */
         S01818_MinMax = 1 /* 0.001 */;
      }
      else {
         /* # combined # Abs: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Reg
            ulation_Regime/ContMltpSwRmpTran/MSW/Subsystem/SecureDivi/Abs
            
            # combined # F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulati
            on_Regime/ContMltpSwRmpTran/MSW/TmrRst/Switch2: Omitted upper saturation
            
            F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/Con
            tMltpSwRmpTran/MSW/TmrRst/Switch2: Omitted lower saturation */
         S01818_MinMax = S01823_MinMax2;
      }

      /* Product: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regi
         me/ContMltpSwRmpTran/MSW/Subsystem/SecureDivi/SecureDivi_Part/Divide */
      if (S01818_MinMax != 0) {
         /* F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/Con
            tMltpSwRmpTran/MSW/Subsystem/SecureDivi/SecureDivi_Part/Divide: ANSI_F_64MUL_LE32LE32_WO
            PGT32 */
         F__I64MULI32U32(S01811_Product, (UInt32) 10, &(Aux_I32), &(Aux_U32));
         C__I32DIVI64U32(Aux_I32, Aux_U32, (UInt32) S01818_MinMax, S01821_Divide);
      }
      else {
         if (S01811_Product < 0) {
            S01821_Divide = (-2147483647L -1L) /* INT32MIN */;
         }
         else {
            S01821_Divide = 2147483647;
         }
      }

      /* MinMax: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regim
         e/ContMltpSwRmpTran/MSW/Subsystem/SecureDivi/DetectSat/MinMax1 */
      if (S01821_Divide > -1000000000 /* -100000. */) {
         S01820_MinMax1 = S01821_Divide;
      }
      else {
         S01820_MinMax1 = -1000000000 /* -100000. */;
      }

      /* MinMax: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regim
         e/ContMltpSwRmpTran/MSW/Subsystem/SecureDivi/DetectSat/MinMax2 */
      if (1000000000 /* 100000. */ < S01820_MinMax1) {
         S01820_MinMax2 = 1000000000 /* 100000. */;
      }
      else {
         S01820_MinMax2 = S01820_MinMax1;
      }

      /* Unit delay: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_R
         egime/ContMltpSwRmpTran/MSW/Subsystem/UnitDly_ExtIni1/UnitDelay1 */
      X_S01819_UnitDelay1 = 1 /* 1. */;

      /* Unit delay: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_R
         egime/ContMltpSwRmpTran/MSW/Subsystem/UnitDly_ExtIni1/UnitDelay 
         
         # combined # Sum: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regula
         tion_Regime/ContMltpSwRmpTran/MSW/Subsystem/Subtract10 */
      X_S01819_UnitDelay = (SInt32) (((UInt32) S01819_Switch) + ((UInt32) (S01820_MinMax2 * 10)));
   }
   else {
      /* set system state to 'disabled': F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coord
         ination_Regulation_Regime/ContMltpSwRmpTran/MSW/Subsystem */
      S01811_RSWE = 0;
   }

   /* Switch: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/C
      ontMltpSwRmpTran/MSW/Switch
      
      F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMltpS
      wRmpTran/MSW/Switch: Omitted comparison with constant. */
   if (S01812_Relational_Operator) {
      if (S01819_Switch > 204793750) {
         S0187_Switch = 32767;
      }
      else {
         if (S01819_Switch < -204800000) {
            S0187_Switch = -32768;
         }
         else {
            S0187_Switch = (SInt16) (S01819_Switch / 6250);
         }
      }
   }
   else {
      /* F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMl
         tpSwRmpTran/MSW/Switch: Omitted upper saturation
         
         F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMl
         tpSwRmpTran/MSW/Switch: Omitted lower saturation */
      S0187_Switch = S0186_MS;
   }

   /* Unit delay: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regi
      me/ContMltpSwRmpTran/MSW/UnitDly_ExtIni/UnitDelay1 */
   X_S01813_UnitDelay1 = 1 /* 1. */;

   /* Unit delay: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regi
      me/ContMltpSwRmpTran/MSW/UnitDly_ExtIni/UnitDelay 
      
      # combined # MinMax: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regula
      tion_Regime/ContMltpSwRmpTran/MSW/DetectSat/MinMax2
      
      F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMltpS
      wRmpTran/MSW/DetectSat/MinMax2: Signal of the second input is always smaller than the first in
      put signal. Only using the second input signal. */
   X_S01813_UnitDelay = S01810_MinMax1;

   /* Unit delay: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regi
      me/ContMltpSwRmpTran/MSW/UnitDly_ExtIni1/UnitDelay1 */
   X_S01814_UnitDelay1 = 1 /* 1. */;

   /* Unit delay: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regi
      me/ContMltpSwRmpTran/MSW/UnitDly_ExtIni1/UnitDelay */
   X_S01814_UnitDelay = S01812_Relational_Operator;

   /* Unit delay: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regi
      me/ContMltpSwRmpTran/MSW/CalculTr/UnitDly_ExtIni1/UnitDelay1 */
   X_S01817_UnitDelay1 = 1 /* 1. */;

   /* Unit delay: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regi
      me/ContMltpSwRmpTran/MSW/CalculTr/UnitDly_ExtIni1/UnitDelay 
      
      # combined # F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Reg
      ime/ContMltpSwRmpTran/MSW/TmrRst/Switch2: Omitted upper saturation
      
      F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regime/ContMltpS
      wRmpTran/MSW/TmrRst/Switch2: Omitted lower saturation */
   X_S01817_UnitDelay = S01823_MinMax2;

   /* Unit delay: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regi
      me/ContMltpSwRmpTran/MSW/TmrRst/rising_edge/UnitDelay */
   X_S01825_UnitDelay = S0187_Logical_Operator3;

   /* Unit delay: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regi
      me/ContMltpSwRmpTran/MSW/TmrRst/UnitDly_ExtIni/UnitDelay1 */
   X_S01824_UnitDelay1 = 1 /* 1. */;

   /* Unit delay: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regi
      me/ContMltpSwRmpTran/MSW/TmrRst/UnitDly_ExtIni/UnitDelay */
   X_S01824_UnitDelay = S01823_MinMax2;

   /* F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F04_Calcul_Couple_Turbo/Enable: Enable condi
      tion
      
      F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F04_Calcul_Couple_Turbo/Enable: Omitted comp
      arison with constant. */
   if (!(TraBVx_018_TqSys_bTypFu_in)) {
      /* Switch: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F04_Calcul_Couple_Turbo/Switch
         F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F04_Calcul_Couple_Turbo/Switch: Omitted c
         omparison with constant. */
      if (TraBVx_018_CoPt_bSIPBuf_in || TraBVx_018_CoPt_bAcvNRegReqBuf_in ||
       TraBVx_018_CoPt_bAcvTqNCordBuf_in) {
         /* Switch: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F04_Calcul_Couple_Turbo/Switch
            1
            
            F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F04_Calcul_Couple_Turbo/Switch1: Omitt
            ed comparison with constant. */
         if (CoPt_bAcvTqAirLimSIP_C) {
            /* F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F04_Calcul_Couple_Turbo/Switch1: Om
               itted upper saturation
               
               F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F04_Calcul_Couple_Turbo/Switch1: Om
               itted lower saturation
               
               # combined # F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F04_Calcul_Couple_Turb
               o/Switch: Omitted upper saturation
               
               F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F04_Calcul_Couple_Turbo/Switch: Omi
               tted lower saturation
               
               # combined # TargetLink outport: F00_Coord_regulation_Regime_BV/CoPt_tqIdcAirDslCord_
               nReg */
            CoPt_tqIdcAirDslCord_nReg_out = S0187_Switch;
         }
         else {
            /* SLLocal: Default storage class for local variables | Width: 16 */
            SInt16 S0185_MinMax /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;

            /* MinMax: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F04_Calcul_Couple_Turbo/Min
               Max */
            if (S0187_Switch > TraBVx_018_CoVSCtl_tqIdcSIPTar_in) {
               S0185_MinMax = S0187_Switch;
            }
            else {
               S0185_MinMax = TraBVx_018_CoVSCtl_tqIdcSIPTar_in;
            }
            if (TraBVx_018_TqLimEM_tqIdcLimEM_in > S0185_MinMax) {
               S0185_MinMax = TraBVx_018_TqLimEM_tqIdcLimEM_in;
            }

            /* F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F04_Calcul_Couple_Turbo/Switch1: Om
               itted upper saturation
               
               F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F04_Calcul_Couple_Turbo/Switch1: Om
               itted lower saturation
               
               # combined # F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F04_Calcul_Couple_Turb
               o/Switch: Omitted upper saturation
               
               F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F04_Calcul_Couple_Turbo/Switch: Omi
               tted lower saturation
               
               # combined # TargetLink outport: F00_Coord_regulation_Regime_BV/CoPt_tqIdcAirDslCord_
               nReg */
            CoPt_tqIdcAirDslCord_nReg_out = S0185_MinMax;
         }
      }
      else {
         /* Switch: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F04_Calcul_Couple_Turbo/Switch
            2
            
            F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F04_Calcul_Couple_Turbo/Switch2: Omitt
            ed comparison with constant. */
         if (CoPt_bAcvTqAirSIPTar_C) {
            /* MinMax: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F04_Calcul_Couple_Turbo/Min
               Max1 */
            if (TraBVx_018_CoVSCtl_tqIdcSIPTar_in > TraBVx_018_TqLimEM_tqIdcLimEM_in) {
               /* # combined # F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F04_Calcul_Couple_T
                  urbo/Switch2: Omitted upper saturation
                  
                  F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F04_Calcul_Couple_Turbo/Switch2:
                   Omitted lower saturation
                  
                  # combined # F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F04_Calcul_Couple_T
                  urbo/Switch: Omitted upper saturation
                  
                  F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F04_Calcul_Couple_Turbo/Switch: 
                  Omitted lower saturation
                  
                  # combined # TargetLink outport: F00_Coord_regulation_Regime_BV/CoPt_tqIdcAirDslCo
                  rd_nReg */
               CoPt_tqIdcAirDslCord_nReg_out = TraBVx_018_CoVSCtl_tqIdcSIPTar_in;
            }
            else {
               /* # combined # F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F04_Calcul_Couple_T
                  urbo/Switch2: Omitted upper saturation
                  
                  F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F04_Calcul_Couple_Turbo/Switch2:
                   Omitted lower saturation
                  
                  # combined # F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F04_Calcul_Couple_T
                  urbo/Switch: Omitted upper saturation
                  
                  F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F04_Calcul_Couple_Turbo/Switch: 
                  Omitted lower saturation
                  
                  # combined # TargetLink outport: F00_Coord_regulation_Regime_BV/CoPt_tqIdcAirDslCo
                  rd_nReg */
               CoPt_tqIdcAirDslCord_nReg_out = TraBVx_018_TqLimEM_tqIdcLimEM_in;
            }
         }
         else {
            /* F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F04_Calcul_Couple_Turbo/Switch2: Om
               itted upper saturation
               
               F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F04_Calcul_Couple_Turbo/Switch2: Om
               itted lower saturation
               
               # combined # F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F04_Calcul_Couple_Turb
               o/Switch: Omitted upper saturation
               
               F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F04_Calcul_Couple_Turbo/Switch: Omi
               tted lower saturation
               
               # combined # TargetLink outport: F00_Coord_regulation_Regime_BV/CoPt_tqIdcAirDslCord_
               nReg */
            CoPt_tqIdcAirDslCord_nReg_out = TraBVx_018_TqLimEM_tqIdcLimEM_in;
         }
      }
   }
   CoPt_bDeacCllNReg_irv_MP = (!(TraBVx_018_CoPt_bAcvNRegReqBuf_in)) && (CoPt_tqIdcCordCutDyn ==
    S0187_Switch);

   /* TargetLink outport: F00_Coord_regulation_Regime_BV/CoPt_bDeacCllNReg */
   Re_TraBVx_018_DRE_CoPt_bDeacCllNReg_irv_out = CoPt_bDeacCllNReg_irv_MP;

   /* TargetLink outport: F00_Coord_regulation_Regime_BV/CoPt_tqIdcCord_nRegReq */
   CoPt_tqIdcCord_nRegReq_out = S0187_Switch;

   /* Unit delay: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regi
      me/ContMltpSwRmpTran/MSW_Sel/UnitDly_ExtIni/UnitDelay1 */
   X_S01827_UnitDelay1 = 1 /* 1. */;

   /* Unit delay: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regi
      me/ContMltpSwRmpTran/MSW_Sel/UnitDly_ExtIni/UnitDelay */
   X_S01827_UnitDelay = S01826_MinMax1;

   /* Unit delay: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regi
      me/ContMltpSwRmpTran/MSW_Sel/UnitDly_ExtIni1/UnitDelay1 */
   X_S01828_UnitDelay1 = 1 /* 1. */;

   /* Unit delay: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F03_Coordination_Regulation_Regi
      me/ContMltpSwRmpTran/MSW_Sel/UnitDly_ExtIni1/UnitDelay */
   X_S01828_UnitDelay = S0188_Switch;

   /* Unit delay: F00_Coord_regulation_Regime_BV/F01_01460_10_01244/F02_Calcul_Temps_filtrage/UnitDe
      lay */
   X_S0183_UnitDelay = CoPt_tqNRegFil;
}

#define TRABVX_STOP_SEC_CODE
#include "TraBVx_MemMap.h"

/**************************************************************************************************\
 ***  FUNCTION:
 ***      TraBVx_018_FctVarInit
 *** 
 ***  DESCRIPTION:
 ***      AR_INTERNAL_VAR_DISP_BOOLEAN
 *** 
 ***  PARAMETERS:
 ***      Type               Name                Description
 ***      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 ***
 ***  RETURNS:
 ***      Void
 ***
 ***  SETTINGS:
 ***
\**************************************************************************************************/

#define TRABVX_START_SEC_CODE
#include "TraBVx_MemMap.h"
Void TraBVx_018_FctVarInit(Void)
{
   CoPt_tqIdcAirDslCord_nReg_out = 0 /* 0. */;
   CoPt_tqIdcCord_nRegReq_out = 0 /* 0. */;
   DD_S0183_CoPt___GBx_M_lastInd_a = 0 /* 0. */;
   DD_S0183_CoPt___GBx_M_lastIndex = 0 /* 0. */;
   Re_TraBVx_018_DRE_CoPt_bDeacCllNReg_irv_out = 0 /* 0. */;
   Re_TraBVx_018_DRE_CoPt_tqIdcNReg_irv_in = 0 /* 0. */;
   S01811_RSWE = 0 /* 0. */;
   S01816_Switch = 0 /* 0. */;
   S01819_Switch = 0 /* 0. */;
   TraBVx_018_Cha_stTqReq_in = 0 /* 0. */;
   TraBVx_018_CoPt_bAcvNRegReqBuf_in = 0 /* 0. */;
   TraBVx_018_CoPt_bSIPBuf_in = 0 /* 0. */;
   TraBVx_018_CoPt_tqIdcCordLimBuf_tqGBx_in = 0 /* 0. */;
   TraBVx_018_CoVSCtl_tqIdcSIPTar_in = 0 /* 0. */;
   TraBVx_018_Ext_tiTDC_in = 0 /* 0. */;
   TraBVx_018_TqLimEM_tqIdcLimEM_in = 0 /* 0. */;
   TraBVx_018_TqSys_bInjCutDynReq_in = 0 /* 0. */;
   X_S01813_UnitDelay = 0 /* 0. */;
   X_S01813_UnitDelay1 = 0 /* 0. */;
   X_S01814_UnitDelay = 0 /* 0. */;
   X_S01814_UnitDelay1 = 0 /* 0. */;
   X_S01817_UnitDelay = 0 /* 0. */;
   X_S01817_UnitDelay1 = 0 /* 0. */;
   X_S01819_UnitDelay = 0 /* 0. */;
   X_S01819_UnitDelay1 = 0 /* 0. */;
   X_S01824_UnitDelay = 0 /* 0. */;
   X_S01824_UnitDelay1 = 0 /* 0. */;
   X_S01825_UnitDelay = 0 /* 0. */;
   X_S01827_UnitDelay = 0 /* 0. */;
   X_S01827_UnitDelay1 = 0 /* 0. */;
   X_S01828_UnitDelay = 0 /* 0. */;
   X_S01828_UnitDelay1 = 0 /* 0. */;
   X_S0183_UnitDelay = 0 /* 0. */;
}

#define TRABVX_STOP_SEC_CODE
#include "TraBVx_MemMap.h"

/*----------------------------------------------------------------------------*\
  MODULE LOCAL FUNCTION DEFINITIONS
\*----------------------------------------------------------------------------*/

#endif/*_TRABVX_018_DRE_FCT_C_ */
/*----------------------------------------------------------------------------*\
  END OF FILE
\*----------------------------------------------------------------------------*/
