
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.026779                       # Number of seconds simulated
sim_ticks                                 26779468500                       # Number of ticks simulated
final_tick                                26779468500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 196675                       # Simulator instruction rate (inst/s)
host_op_rate                                   198087                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               58139571                       # Simulator tick rate (ticks/s)
host_mem_usage                                 373976                       # Number of bytes of host memory used
host_seconds                                   460.61                       # Real time elapsed on the host
sim_insts                                    90589798                       # Number of instructions simulated
sim_ops                                      91240351                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             45248                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data            947840                       # Number of bytes read from this memory
system.physmem.bytes_read::total               993088                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        45248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           45248                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                707                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              14810                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15517                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst              1689653                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             35394280                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                37083932                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         1689653                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1689653                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             1689653                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            35394280                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               37083932                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs                         15517                       # Total number of read requests seen
system.physmem.writeReqs                            0                       # Total number of write requests seen
system.physmem.cpureqs                          15520                       # Reqs generatd by CPU via cache - shady
system.physmem.bytesRead                       993088                       # Total number of bytes read from memory
system.physmem.bytesWritten                         0                       # Total number of bytes written to memory
system.physmem.bytesConsumedRd                 993088                       # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr                      0                       # bytesWritten derated as per pkt->getSize()
system.physmem.servicedByWrQ                        0                       # Number of read reqs serviced by write Q
system.physmem.neitherReadNorWrite                  3                       # Reqs where no action is needed
system.physmem.perBankRdReqs::0                   997                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::1                   960                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::2                   997                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::3                  1012                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::4                   996                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::5                  1013                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::6                   926                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::7                   882                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::8                   885                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::9                   951                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::10                  993                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::11                 1001                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::12                  966                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::13                  968                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::14                  968                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::15                 1002                       # Track reads on a per bank basis
system.physmem.perBankWrReqs::0                     0                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::1                     0                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::2                     0                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::3                     0                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::4                     0                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::5                     0                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::6                     0                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::7                     0                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::8                     0                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::9                     0                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::10                    0                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::11                    0                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::12                    0                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::13                    0                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::14                    0                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::15                    0                       # Track writes on a per bank basis
system.physmem.numRdRetry                           0                       # Number of times rd buffer was full causing retry
system.physmem.numWrRetry                           0                       # Number of times wr buffer was full causing retry
system.physmem.totGap                     26779289500                       # Total gap between requests
system.physmem.readPktSize::0                       0                       # Categorize read packet sizes
system.physmem.readPktSize::1                       0                       # Categorize read packet sizes
system.physmem.readPktSize::2                       0                       # Categorize read packet sizes
system.physmem.readPktSize::3                       0                       # Categorize read packet sizes
system.physmem.readPktSize::4                       0                       # Categorize read packet sizes
system.physmem.readPktSize::5                       0                       # Categorize read packet sizes
system.physmem.readPktSize::6                   15517                       # Categorize read packet sizes
system.physmem.readPktSize::7                       0                       # Categorize read packet sizes
system.physmem.readPktSize::8                       0                       # Categorize read packet sizes
system.physmem.writePktSize::0                      0                       # categorize write packet sizes
system.physmem.writePktSize::1                      0                       # categorize write packet sizes
system.physmem.writePktSize::2                      0                       # categorize write packet sizes
system.physmem.writePktSize::3                      0                       # categorize write packet sizes
system.physmem.writePktSize::4                      0                       # categorize write packet sizes
system.physmem.writePktSize::5                      0                       # categorize write packet sizes
system.physmem.writePktSize::6                      0                       # categorize write packet sizes
system.physmem.writePktSize::7                      0                       # categorize write packet sizes
system.physmem.writePktSize::8                      0                       # categorize write packet sizes
system.physmem.neitherpktsize::0                    0                       # categorize neither packet sizes
system.physmem.neitherpktsize::1                    0                       # categorize neither packet sizes
system.physmem.neitherpktsize::2                    0                       # categorize neither packet sizes
system.physmem.neitherpktsize::3                    0                       # categorize neither packet sizes
system.physmem.neitherpktsize::4                    0                       # categorize neither packet sizes
system.physmem.neitherpktsize::5                    0                       # categorize neither packet sizes
system.physmem.neitherpktsize::6                    3                       # categorize neither packet sizes
system.physmem.neitherpktsize::7                    0                       # categorize neither packet sizes
system.physmem.neitherpktsize::8                    0                       # categorize neither packet sizes
system.physmem.rdQLenPdf::0                     10168                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1                      5067                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2                       252                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3                        19                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4                         7                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5                         3                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6                         1                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::32                        0                       # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0                         0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1                         0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2                         0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3                         0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4                         0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5                         0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6                         0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7                         0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8                         0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9                         0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32                        0                       # What write queue length does an incoming req see
system.physmem.totQLat                       52084984                       # Total cycles spent in queuing delays
system.physmem.totMemAccLat                 311719984                       # Sum of mem lat for all requests
system.physmem.totBusLat                     77585000                       # Total cycles spent in databus access
system.physmem.totBankLat                   182050000                       # Total cycles spent in bank access
system.physmem.avgQLat                        3356.64                       # Average queueing delay per request
system.physmem.avgBankLat                    11732.29                       # Average bank access latency per request
system.physmem.avgBusLat                      5000.00                       # Average bus latency per request
system.physmem.avgMemAccLat                  20088.93                       # Average memory access latency
system.physmem.avgRdBW                          37.08                       # Average achieved read bandwidth in MB/s
system.physmem.avgWrBW                           0.00                       # Average achieved write bandwidth in MB/s
system.physmem.avgConsumedRdBW                  37.08                       # Average consumed read bandwidth in MB/s
system.physmem.avgConsumedWrBW                   0.00                       # Average consumed write bandwidth in MB/s
system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MB/s
system.physmem.busUtil                           0.29                       # Data bus utilization in percentage
system.physmem.avgRdQLen                         0.01                       # Average read queue length over time
system.physmem.avgWrQLen                         0.00                       # Average write queue length over time
system.physmem.readRowHits                      14783                       # Number of row buffer hits during reads
system.physmem.writeRowHits                         0                       # Number of row buffer hits during writes
system.physmem.readRowHitRate                   95.27                       # Row buffer hit rate for reads
system.physmem.writeRowHitRate                    nan                       # Row buffer hit rate for writes
system.physmem.avgGap                      1725803.28                       # Average gap between requests
system.cpu.branchPred.lookups                26678818                       # Number of BP lookups
system.cpu.branchPred.condPredicted          21998913                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            842318                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             11366409                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                11281153                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.249930                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   69723                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                201                       # Number of incorrect RAS predictions.
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                  442                       # Number of system calls
system.cpu.numCycles                         53558938                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           14172731                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      127871641                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    26678818                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11350876                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      24033181                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 4760167                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               11226793                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   94                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            11                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  13844867                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                331224                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           53334396                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.414044                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.215935                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 29339451     55.01%     55.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3389540      6.36%     61.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2028066      3.80%     65.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1555662      2.92%     68.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1667100      3.13%     71.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  2918330      5.47%     76.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1510510      2.83%     79.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1090066      2.04%     81.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  9835671     18.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             53334396                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.498121                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.387494                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 16935376                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               9075535                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  22432463                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                998016                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                3893006                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              4442432                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  8659                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              126044255                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 42607                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                3893006                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 18714710                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3545279                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         156066                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  21549370                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               5475965                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              123134352                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    19                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 422701                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               4592939                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents             1259                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           143588919                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             536358187                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        536353466                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4721                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             107414186                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 36174733                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               4601                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           4599                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  12509318                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             29470006                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5522308                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2104178                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1264650                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  118149095                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                8470                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 105144375                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             78107                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        26722736                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     65554797                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            252                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      53334396                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.971418                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.910922                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            15312252     28.71%     28.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            11634281     21.81%     50.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             8274633     15.51%     66.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             6753758     12.66%     78.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             4949297      9.28%     87.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2972831      5.57%     93.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2466224      4.62%     98.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              528093      0.99%     99.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              443027      0.83%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        53334396                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   44474      6.73%      6.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     27      0.00%      6.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      6.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      6.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      6.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      6.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      6.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      6.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      6.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      6.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      6.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      6.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      6.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      6.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      6.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      6.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      6.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      6.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      6.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      6.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      6.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      6.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      6.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      6.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      6.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      6.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      6.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      6.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      6.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 340155     51.46%     58.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                276363     41.81%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              74414194     70.77%     70.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                10982      0.01%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               3      0.00%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             143      0.00%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc            186      0.00%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            3      0.00%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             25601639     24.35%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5117225      4.87%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              105144375                       # Type of FU issued
system.cpu.iq.rate                           1.963153                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      661019                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006287                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          264361545                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         144884747                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    102673470                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 727                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               1011                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          322                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              105805031                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     363                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           444404                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      6896040                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         6651                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         6197                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       777464                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         31327                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                3893006                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  929576                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                127351                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           118170277                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            309597                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              29470006                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              5522308                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               4582                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  66448                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  6858                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           6197                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         446675                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       445546                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               892221                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             104166430                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              25281924                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            977945                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         12712                       # number of nop insts executed
system.cpu.iew.exec_refs                     30342174                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 21323986                       # Number of branches executed
system.cpu.iew.exec_stores                    5060250                       # Number of stores executed
system.cpu.iew.exec_rate                     1.944893                       # Inst execution rate
system.cpu.iew.wb_sent                      102951824                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     102673792                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  62219945                       # num instructions producing a value
system.cpu.iew.wb_consumers                 104261628                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.917024                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.596767                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        26920302                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            8218                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            833747                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     49441390                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.845680                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.541256                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     19945415     40.34%     40.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     13149428     26.60%     66.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      4162611      8.42%     75.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      3435070      6.95%     82.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1540295      3.12%     85.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       748484      1.51%     86.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       932633      1.89%     88.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       245930      0.50%     89.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      5281524     10.68%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     49441390                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             90602407                       # Number of instructions committed
system.cpu.commit.committedOps               91252960                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       27318810                       # Number of memory references committed
system.cpu.commit.loads                      22573966                       # Number of loads committed
system.cpu.commit.membars                        3888                       # Number of memory barriers committed
system.cpu.commit.branches                   18732304                       # Number of branches committed
system.cpu.commit.fp_insts                         48                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  72525674                       # Number of committed integer instructions.
system.cpu.commit.function_calls                56148                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               5281524                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    162327394                       # The number of ROB reads
system.cpu.rob.rob_writes                   240259263                       # The number of ROB writes
system.cpu.timesIdled                           43763                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          224542                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    90589798                       # Number of Instructions Simulated
system.cpu.committedOps                      91240351                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total              90589798                       # Number of Instructions Simulated
system.cpu.cpi                               0.591225                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.591225                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.691404                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.691404                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                495495273                       # number of integer regfile reads
system.cpu.int_regfile_writes               120530797                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       175                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      405                       # number of floating regfile writes
system.cpu.misc_regfile_reads                29088840                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   7784                       # number of misc regfile writes
system.cpu.icache.replacements                      3                       # number of replacements
system.cpu.icache.tagsinuse                630.551988                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13843878                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    733                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               18886.600273                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     630.551988                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.307887                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.307887                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     13843878                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13843878                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      13843878                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13843878                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     13843878                       # number of overall hits
system.cpu.icache.overall_hits::total        13843878                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          988                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           988                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          988                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            988                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          988                       # number of overall misses
system.cpu.icache.overall_misses::total           988                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     49634499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     49634499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     49634499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     49634499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     49634499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     49634499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     13844866                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13844866                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     13844866                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13844866                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     13844866                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13844866                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000071                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000071                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000071                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000071                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000071                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000071                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 50237.347166                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50237.347166                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 50237.347166                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50237.347166                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 50237.347166                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50237.347166                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          502                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.777778                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          251                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          251                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          251                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          251                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          251                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          251                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          737                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          737                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          737                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          737                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          737                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          737                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     38036999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38036999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     38036999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38036999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     38036999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38036999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000053                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000053                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000053                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000053                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 51610.582090                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51610.582090                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 51610.582090                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51610.582090                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 51610.582090                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51610.582090                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.l2cache.replacements                     0                       # number of replacements
system.cpu.l2cache.tagsinuse             10759.564287                       # Cycle average of tags in use
system.cpu.l2cache.total_refs                 1831570                       # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs                 15500                       # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs                118.165806                       # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks  9910.782646                       # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst    616.871655                       # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data    231.909986                       # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks     0.302453                       # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst     0.018825                       # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data     0.007077                       # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total        0.328356                       # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst           25                       # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data       903763                       # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total         903788                       # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks       942924                       # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total       942924                       # number of Writeback hits
system.cpu.l2cache.UpgradeReq_hits::cpu.data            1                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.cpu.l2cache.ReadExReq_hits::cpu.data        29047                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total        29047                       # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst           25                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data       932810                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total          932835                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst           25                       # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data       932810                       # number of overall hits
system.cpu.l2cache.overall_hits::total         932835                       # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst          708                       # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data          281                       # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total          989                       # number of ReadReq misses
system.cpu.l2cache.UpgradeReq_misses::cpu.data            3                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total            3                       # number of UpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data        14539                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total        14539                       # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst          708                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data        14820                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total         15528                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst          708                       # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data        14820                       # number of overall misses
system.cpu.l2cache.overall_misses::total        15528                       # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst     37036500                       # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data     15642500                       # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total     52679000                       # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data    625286000                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total    625286000                       # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst     37036500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data    640928500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total    677965000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst     37036500                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data    640928500                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total    677965000                       # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst          733                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data       904044                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total       904777                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks       942924                       # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total       942924                       # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data            4                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total            4                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data        43586                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total        43586                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst          733                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data       947630                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total       948363                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst          733                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data       947630                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total       948363                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst     0.965894                       # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data     0.000311                       # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total     0.001093                       # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data     0.750000                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total     0.750000                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.333570                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.333570                       # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst     0.965894                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data     0.015639                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.016373                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst     0.965894                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data     0.015639                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.016373                       # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52311.440678                       # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 55667.259786                       # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 53264.914055                       # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 43007.497077                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 43007.497077                       # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52311.440678                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 43247.537112                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 43660.806285                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52311.440678                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 43247.537112                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 43660.806285                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes                      0                       # number of fast writes performed
system.cpu.l2cache.cache_copies                     0                       # number of cache copies performed
system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data           10                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst            1                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data           10                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst          707                       # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data          271                       # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total          978                       # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data            3                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total            3                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data        14539                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total        14539                       # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst          707                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data        14810                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total        15517                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst          707                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data        14810                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total        15517                       # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst     28010860                       # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data     11866667                       # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total     39877527                       # number of ReadReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data        30003                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total        30003                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data    445060185                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total    445060185                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst     28010860                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data    456926852                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total    484937712                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst     28010860                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data    456926852                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total    484937712                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst     0.964529                       # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data     0.000300                       # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total     0.001081                       # mshr miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.333570                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.333570                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.964529                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.015628                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.016362                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.964529                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.015628                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.016362                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 39619.321075                       # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 43788.439114                       # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40774.567485                       # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data        10001                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total        10001                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 30611.471559                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 30611.471559                       # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 39619.321075                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 30852.589602                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 31252.027583                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 39619.321075                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 30852.589602                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 31252.027583                       # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 943534                       # number of replacements
system.cpu.dcache.tagsinuse               3674.806480                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 28135871                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 947630                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  29.690777                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle             7938358000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data    3674.806480                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.897170                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.897170                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     23591287                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        23591287                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4536767                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4536767                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         3920                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         3920                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         3887                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         3887                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      28128054                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         28128054                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     28128054                       # number of overall hits
system.cpu.dcache.overall_hits::total        28128054                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1173096                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1173096                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       198214                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       198214                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            6                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      1371310                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1371310                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1371310                       # number of overall misses
system.cpu.dcache.overall_misses::total       1371310                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  13884435000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13884435000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   5574763392                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5574763392                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       247000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       247000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  19459198392                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  19459198392                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  19459198392                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  19459198392                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     24764383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     24764383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4734981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4734981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         3926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         3926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         3887                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         3887                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     29499364                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     29499364                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     29499364                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     29499364                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.047370                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.047370                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.041862                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.041862                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.001528                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.001528                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.046486                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.046486                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.046486                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046486                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 11835.719327                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11835.719327                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 28124.972969                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28124.972969                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 41166.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 41166.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 14190.225691                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14190.225691                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 14190.225691                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14190.225691                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       152485                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             23871                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.387877                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       942924                       # number of writebacks
system.cpu.dcache.writebacks::total            942924                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       269038                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       269038                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       154638                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       154638                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       423676                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       423676                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       423676                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       423676                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       904058                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       904058                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        43576                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        43576                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       947634                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       947634                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       947634                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       947634                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   9990434000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9990434000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    980693945                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    980693945                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  10971127945                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10971127945                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  10971127945                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10971127945                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.036506                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.036506                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.032124                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.032124                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.032124                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.032124                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11050.656042                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11050.656042                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 22505.368666                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22505.368666                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11577.389525                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11577.389525                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11577.389525                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11577.389525                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
