#ChipScope Core Generator Project File Version 3.0
#Thu May 09 22:18:23 Eastern Daylight Time 2019
SignalExport.clockChannel=CLK
SignalExport.dataChannel<0000>=DATA[0]
SignalExport.dataEqualsTrigger=false
SignalExport.dataPortWidth=1
SignalExport.triggerChannel<0000><0000>=TRIG0[0]
SignalExport.triggerPort<0000>.name=TRIG0
SignalExport.triggerPortCount=1
SignalExport.triggerPortIsData<0000>=false
SignalExport.triggerPortWidth<0000>=1
SignalExport.type=ila

