info:
  vlsir:
    model: nwell
    params:
      r_length: 0.42
      r_width: 0.42
    port_map:
      r0: '1'
      r1: '2'
      sub: '3'
    port_order:
    - '1'
    - '2'
    - '3'
    spice_lib: res
    spice_type: SUBCKT
name: well_res_LR0p42_WR0p42_RTnwell_PFalse_LFalse_RL_RL_SL
settings:
  l_res: 0.42
  label: false
  pcmpgr: false
  r0_label: ''
  r1_label: ''
  res_type: nwell
  sub_label: ''
  w_res: 0.42
