

================================================================
== Vivado HLS Report for 'getConvolutionResult'
================================================================
* Date:           Wed Apr  4 21:03:52 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        SobelMatrixMultiplier
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020iclg400-1l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   86|   86|   86|   86|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row     |   42|   42|        14|          -|          -|     3|    no    |
        | + Col    |   12|   12|         4|          -|          -|     3|    no    |
        |- Row     |   42|   42|        14|          -|          -|     3|    no    |
        | + Col    |   12|   12|         4|          -|          -|     3|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      6|       0|    289|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|       6|      2|
|Multiplexer      |        -|      -|       -|    122|
|Register         |        -|      -|     203|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      6|     209|    413|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |p_vertical_sobel_oper_U  |getConvolutionResbkb  |        0|  3|   1|     9|    3|     1|           27|
    |p_horizontal_sobel_op_U  |getConvolutionRescud  |        0|  3|   1|     9|    3|     1|           27|
    +-------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                    |                      |        0|  6|   2|    18|    6|     2|           54|
    +-------------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |tmp_3_i_fu_220_p2       |     *    |      3|  0|  20|           3|          32|
    |tmp_8_i_fu_306_p2       |     *    |      3|  0|  20|           3|          32|
    |ap_return               |     +    |      0|  0|  39|          32|          32|
    |col_1_fu_282_p2         |     +    |      0|  0|  10|           2|           1|
    |col_fu_196_p2           |     +    |      0|  0|  10|           2|           1|
    |row_1_fu_242_p2         |     +    |      0|  0|  10|           2|           1|
    |row_fu_157_p2           |     +    |      0|  0|  10|           2|           1|
    |summation_1_fu_312_p2   |     +    |      0|  0|  39|          32|          32|
    |summation_fu_226_p2     |     +    |      0|  0|  39|          32|          32|
    |tmp_4_fu_206_p2         |     +    |      0|  0|  15|           5|           5|
    |tmp_5_fu_292_p2         |     +    |      0|  0|  15|           5|           5|
    |tmp_1_fu_179_p2         |     -    |      0|  0|  15|           5|           5|
    |tmp_3_fu_264_p2         |     -    |      0|  0|  15|           5|           5|
    |exitcond1_i3_fu_236_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond1_i_fu_151_p2   |   icmp   |      0|  0|   8|           2|           2|
    |exitcond_i8_fu_276_p2   |   icmp   |      0|  0|   8|           2|           2|
    |exitcond_i_fu_190_p2    |   icmp   |      0|  0|   8|           2|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      6|  0| 289|         138|         192|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  53|         12|    1|         12|
    |array_r_address0            |  15|          3|    4|         12|
    |col_i7_reg_125              |   9|          2|    2|          4|
    |col_i_reg_103               |   9|          2|    2|          4|
    |horizontalResult_ass_fu_44  |   9|          2|   32|         64|
    |row_i1_reg_114              |   9|          2|    2|          4|
    |row_i_reg_92                |   9|          2|    2|          4|
    |verticalResult_assig_fu_40  |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 122|         27|   77|        168|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |  11|   0|   11|          0|
    |col_1_reg_393                    |   2|   0|    2|          0|
    |col_i7_reg_125                   |   2|   0|    2|          0|
    |col_i_reg_103                    |   2|   0|    2|          0|
    |col_reg_352                      |   2|   0|    2|          0|
    |horizontalResult_ass_fu_44       |  32|   0|   32|          0|
    |p_horizontal_sobel_op_1_reg_408  |   3|   0|    3|          0|
    |p_vertical_sobel_oper_1_reg_367  |   3|   0|    3|          0|
    |reg_142                          |  32|   0|   32|          0|
    |row_1_reg_380                    |   2|   0|    2|          0|
    |row_i1_reg_114                   |   2|   0|    2|          0|
    |row_i_reg_92                     |   2|   0|    2|          0|
    |row_reg_332                      |   2|   0|    2|          0|
    |tmp_1_reg_337                    |   5|   0|    5|          0|
    |tmp_3_i_reg_372                  |  32|   0|   32|          0|
    |tmp_3_reg_385                    |   5|   0|    5|          0|
    |tmp_8_i_reg_413                  |  32|   0|   32|          0|
    |verticalResult_assig_fu_40       |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 203|   0|  203|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------+-----+-----+------------+----------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | getConvolutionResult | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | getConvolutionResult | return value |
|ap_start          |  in |    1| ap_ctrl_hs | getConvolutionResult | return value |
|ap_done           | out |    1| ap_ctrl_hs | getConvolutionResult | return value |
|ap_idle           | out |    1| ap_ctrl_hs | getConvolutionResult | return value |
|ap_ready          | out |    1| ap_ctrl_hs | getConvolutionResult | return value |
|ap_return         | out |   32| ap_ctrl_hs | getConvolutionResult | return value |
|array_r_address0  | out |    4|  ap_memory |        array_r       |     array    |
|array_r_ce0       | out |    1|  ap_memory |        array_r       |     array    |
|array_r_q0        |  in |   32|  ap_memory |        array_r       |     array    |
+------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1_i)
	7  / (exitcond1_i)
3 --> 
	4  / (!exitcond_i)
	2  / (exitcond_i)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	3  / true
7 --> 
	8  / (!exitcond1_i3)
8 --> 
	9  / (!exitcond_i8)
	7  / (exitcond_i8)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	8  / true

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%verticalResult_assig = alloca i32"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %array_r) nounwind, !map !26"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !32"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @getConvolutionResult_1) nounwind"
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "store i32 0, i32* %verticalResult_assig"
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:7->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]

 <State 2> : 1.77ns
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%row_i = phi i2 [ 0, %0 ], [ %row, %5 ]"
ST_2 : Operation 19 [1/1] (0.95ns)   --->   "%exitcond1_i = icmp eq i2 %row_i, -1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:7->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"
ST_2 : Operation 21 [1/1] (1.56ns)   --->   "%row = add i2 %row_i, 1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:7->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i, label %getVerticalResult.exit.preheader, label %2" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:7->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:7->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:7->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i2 %row_i to i5" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:7->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %row_i, i2 0)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:7->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i4 %tmp to i5" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:9->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]
ST_2 : Operation 28 [1/1] (1.73ns)   --->   "%tmp_1 = sub i5 %p_shl_cast, %tmp_i_cast" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:9->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.76ns)   --->   "br label %3" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:8->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%horizontalResult_ass = alloca i32"
ST_2 : Operation 31 [1/1] (1.76ns)   --->   "store i32 0, i32* %horizontalResult_ass"
ST_2 : Operation 32 [1/1] (1.76ns)   --->   "br label %getVerticalResult.exit" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:19->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]

 <State 3> : 5.03ns
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%col_i = phi i2 [ 0, %2 ], [ %col, %4 ]"
ST_3 : Operation 34 [1/1] (0.95ns)   --->   "%exitcond_i = icmp eq i2 %col_i, -1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:8->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"
ST_3 : Operation 36 [1/1] (1.56ns)   --->   "%col = add i2 %col_i, 1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:8->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %5, label %4" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:8->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_2_i_cast = zext i2 %col_i to i5" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:9->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]
ST_3 : Operation 39 [1/1] (1.78ns)   --->   "%tmp_4 = add i5 %tmp_1, %tmp_2_i_cast" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:9->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_4_cast = sext i5 %tmp_4 to i64" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:9->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%array_addr = getelementptr [9 x i32]* %array_r, i64 0, i64 %tmp_4_cast" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:9->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%p_vertical_sobel_oper = getelementptr [9 x i3]* @p_vertical_sobel_oper, i64 0, i64 %tmp_4_cast" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:9->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]
ST_3 : Operation 43 [2/2] (2.32ns)   --->   "%array_load = load i32* %array_addr, align 4" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:9->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 44 [2/2] (3.25ns)   --->   "%p_vertical_sobel_oper_1 = load i3* %p_vertical_sobel_oper, align 1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:9->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 9> <ROM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str, i32 %tmp_1_i) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:11->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br label %1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:7->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]

 <State 4> : 3.25ns
ST_4 : Operation 47 [1/2] (2.32ns)   --->   "%array_load = load i32* %array_addr, align 4" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:9->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 48 [1/2] (3.25ns)   --->   "%p_vertical_sobel_oper_1 = load i3* %p_vertical_sobel_oper, align 1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:9->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 9> <ROM>

 <State 5> : 8.51ns
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%p_vertical_sobel_oper_2 = sext i3 %p_vertical_sobel_oper_1 to i32" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:9->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]
ST_5 : Operation 50 [1/1] (8.51ns)   --->   "%tmp_3_i = mul nsw i32 %p_vertical_sobel_oper_2, %array_load" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:9->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 4.32ns
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%verticalResult_assig_1 = load i32* %verticalResult_assig" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:9->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:8->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]
ST_6 : Operation 53 [1/1] (2.55ns)   --->   "%summation = add nsw i32 %verticalResult_assig_1, %tmp_3_i" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:9->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (1.76ns)   --->   "store i32 %summation, i32* %verticalResult_assig" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:9->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "br label %3" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:8->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]

 <State 7> : 2.55ns
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%row_i1 = phi i2 [ %row_1, %9 ], [ 0, %getVerticalResult.exit.preheader ]"
ST_7 : Operation 57 [1/1] (0.95ns)   --->   "%exitcond1_i3 = icmp eq i2 %row_i1, -1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:19->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"
ST_7 : Operation 59 [1/1] (1.56ns)   --->   "%row_1 = add i2 %row_i1, 1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:19->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i3, label %getHorizontalResult.exit, label %6" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:19->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:19->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_2_i4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:19->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_i5_cast = zext i2 %row_i1 to i5" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:19->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %row_i1, i2 0)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:19->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i4 %tmp_2 to i5" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:21->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]
ST_7 : Operation 66 [1/1] (1.73ns)   --->   "%tmp_3 = sub i5 %p_shl1_cast, %tmp_i5_cast" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:21->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (1.76ns)   --->   "br label %7" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:20->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%horizontalResult_ass_2 = load i32* %horizontalResult_ass" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:31->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%verticalResult_assig_2 = load i32* %verticalResult_assig" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:31->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]
ST_7 : Operation 70 [1/1] (2.55ns)   --->   "%tmp_i1 = add nsw i32 %horizontalResult_ass_2, %verticalResult_assig_2" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:31->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "ret i32 %tmp_i1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]

 <State 8> : 5.03ns
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%col_i7 = phi i2 [ 0, %6 ], [ %col_1, %8 ]"
ST_8 : Operation 73 [1/1] (0.95ns)   --->   "%exitcond_i8 = icmp eq i2 %col_i7, -1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:20->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"
ST_8 : Operation 75 [1/1] (1.56ns)   --->   "%col_1 = add i2 %col_i7, 1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:20->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %exitcond_i8, label %9, label %8" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:20->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_7_i_cast = zext i2 %col_i7 to i5" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:21->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]
ST_8 : Operation 78 [1/1] (1.78ns)   --->   "%tmp_5 = add i5 %tmp_3, %tmp_7_i_cast" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:21->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_5_cast = sext i5 %tmp_5 to i64" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:21->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%array_addr_1 = getelementptr [9 x i32]* %array_r, i64 0, i64 %tmp_5_cast" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:21->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%p_horizontal_sobel_op = getelementptr [9 x i3]* @p_horizontal_sobel_op, i64 0, i64 %tmp_5_cast" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:21->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]
ST_8 : Operation 82 [2/2] (2.32ns)   --->   "%array_load_1 = load i32* %array_addr_1, align 4" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:21->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 83 [2/2] (3.25ns)   --->   "%p_horizontal_sobel_op_1 = load i3* %p_horizontal_sobel_op, align 1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:21->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 9> <ROM>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str, i32 %tmp_2_i4) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "br label %getVerticalResult.exit" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:19->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]

 <State 9> : 3.25ns
ST_9 : Operation 86 [1/2] (2.32ns)   --->   "%array_load_1 = load i32* %array_addr_1, align 4" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:21->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 87 [1/2] (3.25ns)   --->   "%p_horizontal_sobel_op_1 = load i3* %p_horizontal_sobel_op, align 1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:21->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 9> <ROM>

 <State 10> : 8.51ns
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%p_horizontal_sobel_op_2 = sext i3 %p_horizontal_sobel_op_1 to i32" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:21->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]
ST_10 : Operation 89 [1/1] (8.51ns)   --->   "%tmp_8_i = mul nsw i32 %p_horizontal_sobel_op_2, %array_load_1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:21->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 4.32ns
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%horizontalResult_ass_1 = load i32* %horizontalResult_ass" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:21->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:20->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]
ST_11 : Operation 92 [1/1] (2.55ns)   --->   "%summation_1 = add nsw i32 %horizontalResult_ass_1, %tmp_8_i" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:21->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 93 [1/1] (1.76ns)   --->   "store i32 %summation_1, i32* %horizontalResult_ass" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:21->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "br label %7" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:20->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ array_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_vertical_sobel_oper]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_horizontal_sobel_op]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
verticalResult_assig    (alloca           ) [ 011111111111]
StgValue_13             (specbitsmap      ) [ 000000000000]
StgValue_14             (specbitsmap      ) [ 000000000000]
StgValue_15             (spectopmodule    ) [ 000000000000]
StgValue_16             (store            ) [ 000000000000]
StgValue_17             (br               ) [ 011111100000]
row_i                   (phi              ) [ 001000000000]
exitcond1_i             (icmp             ) [ 001111100000]
empty                   (speclooptripcount) [ 000000000000]
row                     (add              ) [ 011111100000]
StgValue_22             (br               ) [ 000000000000]
StgValue_23             (specloopname     ) [ 000000000000]
tmp_1_i                 (specregionbegin  ) [ 000111100000]
tmp_i_cast              (zext             ) [ 000000000000]
tmp                     (bitconcatenate   ) [ 000000000000]
p_shl_cast              (zext             ) [ 000000000000]
tmp_1                   (sub              ) [ 000111100000]
StgValue_29             (br               ) [ 001111100000]
horizontalResult_ass    (alloca           ) [ 001111111111]
StgValue_31             (store            ) [ 000000000000]
StgValue_32             (br               ) [ 001111111111]
col_i                   (phi              ) [ 000100000000]
exitcond_i              (icmp             ) [ 001111100000]
empty_3                 (speclooptripcount) [ 000000000000]
col                     (add              ) [ 001111100000]
StgValue_37             (br               ) [ 000000000000]
tmp_2_i_cast            (zext             ) [ 000000000000]
tmp_4                   (add              ) [ 000000000000]
tmp_4_cast              (sext             ) [ 000000000000]
array_addr              (getelementptr    ) [ 000010000000]
p_vertical_sobel_oper   (getelementptr    ) [ 000010000000]
empty_4                 (specregionend    ) [ 000000000000]
StgValue_46             (br               ) [ 011111100000]
array_load              (load             ) [ 000001000000]
p_vertical_sobel_oper_1 (load             ) [ 000001000000]
p_vertical_sobel_oper_2 (sext             ) [ 000000000000]
tmp_3_i                 (mul              ) [ 000000100000]
verticalResult_assig_1  (load             ) [ 000000000000]
StgValue_52             (specloopname     ) [ 000000000000]
summation               (add              ) [ 000000000000]
StgValue_54             (store            ) [ 000000000000]
StgValue_55             (br               ) [ 001111100000]
row_i1                  (phi              ) [ 000000010000]
exitcond1_i3            (icmp             ) [ 000000011111]
empty_5                 (speclooptripcount) [ 000000000000]
row_1                   (add              ) [ 001000011111]
StgValue_60             (br               ) [ 000000000000]
StgValue_61             (specloopname     ) [ 000000000000]
tmp_2_i4                (specregionbegin  ) [ 000000001111]
tmp_i5_cast             (zext             ) [ 000000000000]
tmp_2                   (bitconcatenate   ) [ 000000000000]
p_shl1_cast             (zext             ) [ 000000000000]
tmp_3                   (sub              ) [ 000000001111]
StgValue_67             (br               ) [ 000000011111]
horizontalResult_ass_2  (load             ) [ 000000000000]
verticalResult_assig_2  (load             ) [ 000000000000]
tmp_i1                  (add              ) [ 000000000000]
StgValue_71             (ret              ) [ 000000000000]
col_i7                  (phi              ) [ 000000001000]
exitcond_i8             (icmp             ) [ 000000011111]
empty_6                 (speclooptripcount) [ 000000000000]
col_1                   (add              ) [ 000000011111]
StgValue_76             (br               ) [ 000000000000]
tmp_7_i_cast            (zext             ) [ 000000000000]
tmp_5                   (add              ) [ 000000000000]
tmp_5_cast              (sext             ) [ 000000000000]
array_addr_1            (getelementptr    ) [ 000000000100]
p_horizontal_sobel_op   (getelementptr    ) [ 000000000100]
empty_7                 (specregionend    ) [ 000000000000]
StgValue_85             (br               ) [ 001000011111]
array_load_1            (load             ) [ 000000000010]
p_horizontal_sobel_op_1 (load             ) [ 000000000010]
p_horizontal_sobel_op_2 (sext             ) [ 000000000000]
tmp_8_i                 (mul              ) [ 000000000001]
horizontalResult_ass_1  (load             ) [ 000000000000]
StgValue_91             (specloopname     ) [ 000000000000]
summation_1             (add              ) [ 000000000000]
StgValue_93             (store            ) [ 000000000000]
StgValue_94             (br               ) [ 000000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="array_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_vertical_sobel_oper">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_vertical_sobel_oper"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_horizontal_sobel_op">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_horizontal_sobel_op"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="getConvolutionResult_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="verticalResult_assig_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="verticalResult_assig/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="horizontalResult_ass_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="horizontalResult_ass/2 "/>
</bind>
</comp>

<comp id="48" class="1004" name="array_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="5" slack="0"/>
<pin id="52" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr/3 "/>
</bind>
</comp>

<comp id="55" class="1004" name="p_vertical_sobel_oper_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="3" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="5" slack="0"/>
<pin id="59" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_vertical_sobel_oper/3 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="4" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="65" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="array_load/3 array_load_1/8 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="4" slack="0"/>
<pin id="69" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="70" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_vertical_sobel_oper_1/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="array_addr_1_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="5" slack="0"/>
<pin id="76" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_1/8 "/>
</bind>
</comp>

<comp id="79" class="1004" name="p_horizontal_sobel_op_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="3" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="5" slack="0"/>
<pin id="83" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_horizontal_sobel_op/8 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="0"/>
<pin id="89" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="90" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_horizontal_sobel_op_1/8 "/>
</bind>
</comp>

<comp id="92" class="1005" name="row_i_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="2" slack="1"/>
<pin id="94" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="row_i (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="row_i_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="2" slack="0"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_i/2 "/>
</bind>
</comp>

<comp id="103" class="1005" name="col_i_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="2" slack="1"/>
<pin id="105" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_i (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="col_i_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="2" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_i/3 "/>
</bind>
</comp>

<comp id="114" class="1005" name="row_i1_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="2" slack="1"/>
<pin id="116" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="row_i1 (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="row_i1_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="2" slack="0"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="1" slack="1"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_i1/7 "/>
</bind>
</comp>

<comp id="125" class="1005" name="col_i7_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="2" slack="1"/>
<pin id="127" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_i7 (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="col_i7_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="2" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_i7/8 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="2"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="verticalResult_assig_1/6 verticalResult_assig_2/7 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="horizontalResult_ass_2/7 horizontalResult_ass_1/11 "/>
</bind>
</comp>

<comp id="142" class="1005" name="reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="1"/>
<pin id="144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="array_load array_load_1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="StgValue_16_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="exitcond1_i_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="2" slack="0"/>
<pin id="153" dir="0" index="1" bw="2" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="row_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="2" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_i_cast_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="2" slack="0"/>
<pin id="165" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="0"/>
<pin id="169" dir="0" index="1" bw="2" slack="0"/>
<pin id="170" dir="0" index="2" bw="1" slack="0"/>
<pin id="171" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="p_shl_cast_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="0"/>
<pin id="181" dir="0" index="1" bw="2" slack="0"/>
<pin id="182" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="StgValue_31_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_31/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="exitcond_i_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2" slack="0"/>
<pin id="192" dir="0" index="1" bw="2" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="col_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_2_i_cast_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="2" slack="0"/>
<pin id="204" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_i_cast/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_4_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="1"/>
<pin id="208" dir="0" index="1" bw="2" slack="0"/>
<pin id="209" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_4_cast_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="5" slack="0"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4_cast/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="p_vertical_sobel_oper_2_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="1"/>
<pin id="219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_vertical_sobel_oper_2/5 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_3_i_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="1"/>
<pin id="223" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_3_i/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="summation_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="1"/>
<pin id="229" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="summation/6 "/>
</bind>
</comp>

<comp id="231" class="1004" name="StgValue_54_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="5"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_54/6 "/>
</bind>
</comp>

<comp id="236" class="1004" name="exitcond1_i3_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="0"/>
<pin id="238" dir="0" index="1" bw="2" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i3/7 "/>
</bind>
</comp>

<comp id="242" class="1004" name="row_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="2" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_1/7 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_i5_cast_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="2" slack="0"/>
<pin id="250" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i5_cast/7 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_2_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="0" index="1" bw="2" slack="0"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_shl1_cast_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/7 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_3_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="2" slack="0"/>
<pin id="267" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_i1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_i1/7 "/>
</bind>
</comp>

<comp id="276" class="1004" name="exitcond_i8_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="2" slack="0"/>
<pin id="278" dir="0" index="1" bw="2" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i8/8 "/>
</bind>
</comp>

<comp id="282" class="1004" name="col_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="2" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_1/8 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_7_i_cast_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="2" slack="0"/>
<pin id="290" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_i_cast/8 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_5_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="1"/>
<pin id="294" dir="0" index="1" bw="2" slack="0"/>
<pin id="295" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_5_cast_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="0"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_cast/8 "/>
</bind>
</comp>

<comp id="303" class="1004" name="p_horizontal_sobel_op_2_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="3" slack="1"/>
<pin id="305" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_horizontal_sobel_op_2/10 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_8_i_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="3" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="1"/>
<pin id="309" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_i/10 "/>
</bind>
</comp>

<comp id="312" class="1004" name="summation_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="1"/>
<pin id="315" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="summation_1/11 "/>
</bind>
</comp>

<comp id="317" class="1004" name="StgValue_93_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="5"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_93/11 "/>
</bind>
</comp>

<comp id="322" class="1005" name="verticalResult_assig_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="verticalResult_assig "/>
</bind>
</comp>

<comp id="332" class="1005" name="row_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="2" slack="0"/>
<pin id="334" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="337" class="1005" name="tmp_1_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="1"/>
<pin id="339" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="342" class="1005" name="horizontalResult_ass_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="horizontalResult_ass "/>
</bind>
</comp>

<comp id="352" class="1005" name="col_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="2" slack="0"/>
<pin id="354" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="357" class="1005" name="array_addr_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="1"/>
<pin id="359" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="array_addr "/>
</bind>
</comp>

<comp id="362" class="1005" name="p_vertical_sobel_oper_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="1"/>
<pin id="364" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_vertical_sobel_oper "/>
</bind>
</comp>

<comp id="367" class="1005" name="p_vertical_sobel_oper_1_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="3" slack="1"/>
<pin id="369" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_vertical_sobel_oper_1 "/>
</bind>
</comp>

<comp id="372" class="1005" name="tmp_3_i_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="1"/>
<pin id="374" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i "/>
</bind>
</comp>

<comp id="380" class="1005" name="row_1_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="2" slack="0"/>
<pin id="382" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="row_1 "/>
</bind>
</comp>

<comp id="385" class="1005" name="tmp_3_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="5" slack="1"/>
<pin id="387" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="393" class="1005" name="col_1_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="2" slack="0"/>
<pin id="395" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="col_1 "/>
</bind>
</comp>

<comp id="398" class="1005" name="array_addr_1_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="1"/>
<pin id="400" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_1 "/>
</bind>
</comp>

<comp id="403" class="1005" name="p_horizontal_sobel_op_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="4" slack="1"/>
<pin id="405" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_horizontal_sobel_op "/>
</bind>
</comp>

<comp id="408" class="1005" name="p_horizontal_sobel_op_1_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="3" slack="1"/>
<pin id="410" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_horizontal_sobel_op_1 "/>
</bind>
</comp>

<comp id="413" class="1005" name="tmp_8_i_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="1"/>
<pin id="415" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="34" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="34" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="66"><net_src comp="48" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="55" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="34" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="34" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="86"><net_src comp="72" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="91"><net_src comp="79" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="145"><net_src comp="62" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="96" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="96" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="96" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="32" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="96" pin="4"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="178"><net_src comp="167" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="163" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="10" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="107" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="107" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="24" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="107" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="202" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="206" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="216"><net_src comp="211" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="224"><net_src comp="217" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="142" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="136" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="226" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="118" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="18" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="118" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="24" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="118" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="32" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="118" pin="4"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="16" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="252" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="248" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="139" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="136" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="129" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="18" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="129" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="24" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="129" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="288" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="292" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="310"><net_src comp="303" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="142" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="139" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="312" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="40" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="328"><net_src comp="322" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="335"><net_src comp="157" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="340"><net_src comp="179" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="345"><net_src comp="44" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="348"><net_src comp="342" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="355"><net_src comp="196" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="360"><net_src comp="48" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="365"><net_src comp="55" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="370"><net_src comp="67" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="375"><net_src comp="220" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="383"><net_src comp="242" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="388"><net_src comp="264" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="396"><net_src comp="282" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="401"><net_src comp="72" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="406"><net_src comp="79" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="411"><net_src comp="87" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="416"><net_src comp="306" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="312" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: getConvolutionResult : array_r | {3 4 8 9 }
	Port: getConvolutionResult : p_vertical_sobel_oper | {3 4 }
	Port: getConvolutionResult : p_horizontal_sobel_op | {8 9 }
  - Chain level:
	State 1
		StgValue_16 : 1
	State 2
		exitcond1_i : 1
		row : 1
		StgValue_22 : 2
		tmp_i_cast : 1
		tmp : 1
		p_shl_cast : 2
		tmp_1 : 3
		StgValue_31 : 1
	State 3
		exitcond_i : 1
		col : 1
		StgValue_37 : 2
		tmp_2_i_cast : 1
		tmp_4 : 2
		tmp_4_cast : 3
		array_addr : 4
		p_vertical_sobel_oper : 4
		array_load : 5
		p_vertical_sobel_oper_1 : 5
	State 4
	State 5
		tmp_3_i : 1
	State 6
		summation : 1
		StgValue_54 : 2
	State 7
		exitcond1_i3 : 1
		row_1 : 1
		StgValue_60 : 2
		tmp_i5_cast : 1
		tmp_2 : 1
		p_shl1_cast : 2
		tmp_3 : 3
		tmp_i1 : 1
		StgValue_71 : 2
	State 8
		exitcond_i8 : 1
		col_1 : 1
		StgValue_76 : 2
		tmp_7_i_cast : 1
		tmp_5 : 2
		tmp_5_cast : 3
		array_addr_1 : 4
		p_horizontal_sobel_op : 4
		array_load_1 : 5
		p_horizontal_sobel_op_1 : 5
	State 9
	State 10
		tmp_8_i : 1
	State 11
		summation_1 : 1
		StgValue_93 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |           row_fu_157           |    0    |    0    |    10   |
|          |           col_fu_196           |    0    |    0    |    10   |
|          |          tmp_4_fu_206          |    0    |    0    |    15   |
|          |        summation_fu_226        |    0    |    0    |    39   |
|    add   |          row_1_fu_242          |    0    |    0    |    10   |
|          |          tmp_i1_fu_270         |    0    |    0    |    39   |
|          |          col_1_fu_282          |    0    |    0    |    10   |
|          |          tmp_5_fu_292          |    0    |    0    |    15   |
|          |       summation_1_fu_312       |    0    |    0    |    39   |
|----------|--------------------------------|---------|---------|---------|
|    mul   |         tmp_3_i_fu_220         |    3    |    0    |    20   |
|          |         tmp_8_i_fu_306         |    3    |    0    |    20   |
|----------|--------------------------------|---------|---------|---------|
|          |       exitcond1_i_fu_151       |    0    |    0    |    8    |
|   icmp   |        exitcond_i_fu_190       |    0    |    0    |    8    |
|          |       exitcond1_i3_fu_236      |    0    |    0    |    8    |
|          |       exitcond_i8_fu_276       |    0    |    0    |    8    |
|----------|--------------------------------|---------|---------|---------|
|    sub   |          tmp_1_fu_179          |    0    |    0    |    13   |
|          |          tmp_3_fu_264          |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|
|          |        tmp_i_cast_fu_163       |    0    |    0    |    0    |
|          |        p_shl_cast_fu_175       |    0    |    0    |    0    |
|   zext   |       tmp_2_i_cast_fu_202      |    0    |    0    |    0    |
|          |       tmp_i5_cast_fu_248       |    0    |    0    |    0    |
|          |       p_shl1_cast_fu_260       |    0    |    0    |    0    |
|          |       tmp_7_i_cast_fu_288      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|bitconcatenate|           tmp_fu_167           |    0    |    0    |    0    |
|          |          tmp_2_fu_252          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        tmp_4_cast_fu_211       |    0    |    0    |    0    |
|   sext   | p_vertical_sobel_oper_2_fu_217 |    0    |    0    |    0    |
|          |        tmp_5_cast_fu_297       |    0    |    0    |    0    |
|          | p_horizontal_sobel_op_2_fu_303 |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    6    |    0    |   285   |
|----------|--------------------------------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
|p_horizontal_sobel_op|    0   |    3   |    1   |
|p_vertical_sobel_oper|    0   |    3   |    1   |
+---------------------+--------+--------+--------+
|        Total        |    0   |    6   |    2   |
+---------------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      array_addr_1_reg_398     |    4   |
|       array_addr_reg_357      |    4   |
|         col_1_reg_393         |    2   |
|         col_i7_reg_125        |    2   |
|         col_i_reg_103         |    2   |
|          col_reg_352          |    2   |
|  horizontalResult_ass_reg_342 |   32   |
|p_horizontal_sobel_op_1_reg_408|    3   |
| p_horizontal_sobel_op_reg_403 |    4   |
|p_vertical_sobel_oper_1_reg_367|    3   |
| p_vertical_sobel_oper_reg_362 |    4   |
|            reg_142            |   32   |
|         row_1_reg_380         |    2   |
|         row_i1_reg_114        |    2   |
|          row_i_reg_92         |    2   |
|          row_reg_332          |    2   |
|         tmp_1_reg_337         |    5   |
|        tmp_3_i_reg_372        |   32   |
|         tmp_3_reg_385         |    5   |
|        tmp_8_i_reg_413        |   32   |
|  verticalResult_assig_reg_322 |   32   |
+-------------------------------+--------+
|             Total             |   208  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_62 |  p0  |   4  |   4  |   16   ||    21   |
| grp_access_fu_67 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_87 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   32   ||  5.3985 ||    39   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |    -   |    0   |   285  |
|   Memory  |    0   |    -   |    -   |    6   |    2   |
|Multiplexer|    -   |    -   |    5   |    -   |   39   |
|  Register |    -   |    -   |    -   |   208  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    6   |    5   |   214  |   326  |
+-----------+--------+--------+--------+--------+--------+
