
---------- Begin Simulation Statistics ----------
host_inst_rate                                 174637                       # Simulator instruction rate (inst/s)
host_mem_usage                                 404972                       # Number of bytes of host memory used
host_seconds                                   114.52                       # Real time elapsed on the host
host_tick_rate                              472359015                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.054096                       # Number of seconds simulated
sim_ticks                                 54096254000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7230397                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 44279.051057                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 34217.465439                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6190039                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    46066065000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.143887                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1040358                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            446550                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  20318570500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.082126                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593807                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 94613.262241                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 95076.500032                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                835327                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   38747158512                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.328979                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              409532                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           161128                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  23617382914                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 64099.370413                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.658221                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           83747                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   5368129974                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8475256                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 58496.315936                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 52167.394411                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7025366                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     84813223512                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.171073                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1449890                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             607678                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  43935953414                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099373                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842211                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997407                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.345128                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8475256                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 58496.315936                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 52167.394411                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7025366                       # number of overall hits
system.cpu.dcache.overall_miss_latency    84813223512                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.171073                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1449890                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            607678                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  43935953414                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099373                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842211                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592795                       # number of replacements
system.cpu.dcache.sampled_refs                 593819                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.345128                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7516692                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501354538000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13191527                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 69991.137371                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 68027.866242                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13190850                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       47384000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  677                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                47                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     42721500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             628                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 55083.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               20937.857143                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       330500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13191527                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 69991.137371                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 68027.866242                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13190850                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        47384000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000051                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   677                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 47                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     42721500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              628                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.704712                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            360.812663                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13191527                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 69991.137371                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 68027.866242                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13190850                       # number of overall hits
system.cpu.icache.overall_miss_latency       47384000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000051                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  677                       # number of overall misses
system.cpu.icache.overall_mshr_hits                47                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     42721500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             628                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    118                       # number of replacements
system.cpu.icache.sampled_refs                    630                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                360.812663                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13190850                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           552410040000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 90221.824300                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     83574641173                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                926324                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     69863.636364                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency        54500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency               768500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         11                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          599500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate                  1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    11                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594438                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       107672.517276                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  92589.113603                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         454652                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            15051110500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.235157                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       139786                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      1583                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       12795815500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.232489                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  138200                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    94034.982685                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 78594.126920                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         23357631454                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    19522230968                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.660537                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594449                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        107669.542265                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   92586.082150                       # average overall mshr miss latency
system.l2.demand_hits                          454652                       # number of demand (read+write) hits
system.l2.demand_miss_latency             15051879000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.235171                       # miss rate for demand accesses
system.l2.demand_misses                        139797                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       1583                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        12796415000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.232503                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   138211                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.621522                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.185322                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  10183.018656                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3036.321917                       # Average occupied blocks per context
system.l2.overall_accesses                     594449                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       107669.542265                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  90528.781274                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         454652                       # number of overall hits
system.l2.overall_miss_latency            15051879000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.235171                       # miss rate for overall accesses
system.l2.overall_misses                       139797                       # number of overall misses
system.l2.overall_mshr_hits                      1583                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       96371056173                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.790793                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 1064535                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.490749                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        454593                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       129700                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted            1700                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      1120497                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           962454                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        26592                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        1048077                       # number of replacements
system.l2.sampled_refs                        1064461                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      13219.340572                       # Cycle average of tags in use
system.l2.total_refs                           703116                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   553425217500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 86452743                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         106866                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       148104                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        12958                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       191738                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         204839                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS             20                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       704947                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     16491298                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.608794                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.864918                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     14418270     87.43%     87.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       278748      1.69%     89.12% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       264096      1.60%     90.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       280670      1.70%     92.42% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       218358      1.32%     93.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       142465      0.86%     94.61% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       120693      0.73%     95.34% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        63051      0.38%     95.73% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       704947      4.27%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     16491298                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039798                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597949                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152952                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        12955                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039798                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      9110593                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.173975                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.173975                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      5948973                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        13048                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     31547952                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      6268137                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4223712                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1444496                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        50475                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        7160934                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            7129882                       # DTB hits
system.switch_cpus_1.dtb.data_misses            31052                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        6463243                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            6432214                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            31029                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        697691                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            697668                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              23                       # DTB write misses
system.switch_cpus_1.fetch.Branches            204839                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3171396                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7486954                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       333665                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             31867876                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        857783                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.009422                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3171396                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       106886                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.465880                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     17935794                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.776775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.246796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13620259     75.94%     75.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          50497      0.28%     76.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         107957      0.60%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         104234      0.58%     77.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         103963      0.58%     77.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          56008      0.31%     78.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         159720      0.89%     79.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         230697      1.29%     80.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3502459     19.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     17935794                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               3803970                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         159105                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               41033                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.669025                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            7271902                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           697691                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6578745                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11670993                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.849933                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5591495                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.536850                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11705139                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        18645                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2982228                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7726754                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2845904                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       885638                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     19223898                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6574211                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      2084939                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14544437                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        23338                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         2678                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1444496                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        59967                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      2835427                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1970                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         1887                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      4128792                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       330634                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         1887                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         8405                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        10240                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.459987                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.459987                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       838452      5.04%      5.04% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8171      0.05%      5.09% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      5.09% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4770492     28.69%     33.78% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     33.78% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     33.78% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3303340     19.86%     53.64% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     53.64% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     53.64% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      6975090     41.94%     95.59% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       733833      4.41%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     16629378                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       188270                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.011322                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           34      0.02%      0.02% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          384      0.20%      0.22% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        71564     38.01%     38.23% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     38.23% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     38.23% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       114547     60.84%     99.08% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         1741      0.92%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     17935794                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.927162                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.608577                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     11626895     64.83%     64.83% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1889753     10.54%     75.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1763494      9.83%     85.19% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1176769      6.56%     91.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       618100      3.45%     95.20% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       308896      1.72%     96.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       302309      1.69%     98.61% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       145028      0.81%     99.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8       104550      0.58%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     17935794                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.764929                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         19182865                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        16629378                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      9182226                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1189292                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7652114                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3171422                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3171396                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              26                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       323251                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores        96813                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7726754                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       885638                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               21739764                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      4992563                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193396                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        67208                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6802033                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       954920                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        33546                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     43937141                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     28078454                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     26450566                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3703763                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1444496                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       992938                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     17257116                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      2916963                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 42809                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
