--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18332 paths analyzed, 1197 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.493ns.
--------------------------------------------------------------------------------

Paths for end point dead (SLICE_X17Y40.A1), 755 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_9 (FF)
  Destination:          dead (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.440ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.231 - 0.249)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_9 to dead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.BQ      Tcko                  0.391   display/v_count<9>
                                                       display/v_count_9
    SLICE_X8Y53.A5       net (fanout=76)       1.933   display/v_count<9>
    SLICE_X8Y53.A        Tilo                  0.203   Mcompar_GND_1_o_sq_2a_y2[11]_LessThan_27_o_lutdi4
                                                       display/Mmux_n003791
    SLICE_X20Y31.A5      net (fanout=16)       3.172   Mcompar_GND_1_o_sq_2a_y2[11]_LessThan_27_o_lutdi4
    SLICE_X20Y31.AMUX    Topaa                 0.389   Mcompar_GND_1_o_frog_y2[11]_LessThan_107_o_cy<4>
                                                       Mcompar_GND_1_o_frog_y2[11]_LessThan_107_o_lutdi4
                                                       Mcompar_GND_1_o_frog_y2[11]_LessThan_107_o_cy<4>
    SLICE_X17Y40.C5      net (fanout=1)        1.161   Mcompar_GND_1_o_frog_y2[11]_LessThan_107_o_cy<4>
    SLICE_X17Y40.C       Tilo                  0.259   dead
                                                       fr_any_square_AND_118_o21
    SLICE_X17Y40.A1      net (fanout=4)        0.610   VGA_G_0_OBUF
    SLICE_X17Y40.CLK     Tas                   0.322   dead
                                                       fr_any_square_AND_118_o1
                                                       dead
    -------------------------------------------------  ---------------------------
    Total                                      8.440ns (1.564ns logic, 6.876ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_9 (FF)
  Destination:          dead (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.428ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.231 - 0.249)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_9 to dead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.BQ      Tcko                  0.391   display/v_count<9>
                                                       display/v_count_9
    SLICE_X8Y53.A5       net (fanout=76)       1.933   display/v_count<9>
    SLICE_X8Y53.A        Tilo                  0.203   Mcompar_GND_1_o_sq_2a_y2[11]_LessThan_27_o_lutdi4
                                                       display/Mmux_n003791
    SLICE_X20Y31.A5      net (fanout=16)       3.172   Mcompar_GND_1_o_sq_2a_y2[11]_LessThan_27_o_lutdi4
    SLICE_X20Y31.AMUX    Topaa                 0.377   Mcompar_GND_1_o_frog_y2[11]_LessThan_107_o_cy<4>
                                                       Mcompar_GND_1_o_frog_y2[11]_LessThan_107_o_lut<4>
                                                       Mcompar_GND_1_o_frog_y2[11]_LessThan_107_o_cy<4>
    SLICE_X17Y40.C5      net (fanout=1)        1.161   Mcompar_GND_1_o_frog_y2[11]_LessThan_107_o_cy<4>
    SLICE_X17Y40.C       Tilo                  0.259   dead
                                                       fr_any_square_AND_118_o21
    SLICE_X17Y40.A1      net (fanout=4)        0.610   VGA_G_0_OBUF
    SLICE_X17Y40.CLK     Tas                   0.322   dead
                                                       fr_any_square_AND_118_o1
                                                       dead
    -------------------------------------------------  ---------------------------
    Total                                      8.428ns (1.552ns logic, 6.876ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_8 (FF)
  Destination:          dead (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.173ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.231 - 0.249)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_8 to dead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.391   display/v_count<9>
                                                       display/v_count_8
    SLICE_X8Y53.A4       net (fanout=62)       1.666   display/v_count<8>
    SLICE_X8Y53.A        Tilo                  0.203   Mcompar_GND_1_o_sq_2a_y2[11]_LessThan_27_o_lutdi4
                                                       display/Mmux_n003791
    SLICE_X20Y31.A5      net (fanout=16)       3.172   Mcompar_GND_1_o_sq_2a_y2[11]_LessThan_27_o_lutdi4
    SLICE_X20Y31.AMUX    Topaa                 0.389   Mcompar_GND_1_o_frog_y2[11]_LessThan_107_o_cy<4>
                                                       Mcompar_GND_1_o_frog_y2[11]_LessThan_107_o_lutdi4
                                                       Mcompar_GND_1_o_frog_y2[11]_LessThan_107_o_cy<4>
    SLICE_X17Y40.C5      net (fanout=1)        1.161   Mcompar_GND_1_o_frog_y2[11]_LessThan_107_o_cy<4>
    SLICE_X17Y40.C       Tilo                  0.259   dead
                                                       fr_any_square_AND_118_o21
    SLICE_X17Y40.A1      net (fanout=4)        0.610   VGA_G_0_OBUF
    SLICE_X17Y40.CLK     Tas                   0.322   dead
                                                       fr_any_square_AND_118_o1
                                                       dead
    -------------------------------------------------  ---------------------------
    Total                                      8.173ns (1.564ns logic, 6.609ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point sq_2b_anim/x_6 (SLICE_X19Y54.A3), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_4 (FF)
  Destination:          sq_2b_anim/x_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.454ns (Levels of Logic = 4)
  Clock Path Skew:      0.039ns (0.570 - 0.531)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_4 to sq_2b_anim/x_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y43.AQ      Tcko                  0.447   display/h_count<7>
                                                       display/h_count_4
    SLICE_X13Y42.B1      net (fanout=4)        0.596   display/h_count<4>
    SLICE_X13Y42.B       Tilo                  0.259   display/v_count<9>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X15Y46.A5      net (fanout=5)        0.784   N26
    SLICE_X15Y46.A       Tilo                  0.259   display/v_count<3>
                                                       display/o_animate_1
    SLICE_X5Y33.D4       net (fanout=74)       2.091   display/o_animate
    SLICE_X5Y33.DMUX     Tilo                  0.313   sq_3d_anim/x<4>
                                                       sq_3a_anim/i_animate_i_ani_stb_AND_12_o1_1
    SLICE_X19Y54.A3      net (fanout=18)       3.383   sq_3a_anim/i_animate_i_ani_stb_AND_12_o1
    SLICE_X19Y54.CLK     Tas                   0.322   sq_2b_anim/x<8>
                                                       sq_2b_anim/x_6_rstpot
                                                       sq_2b_anim/x_6
    -------------------------------------------------  ---------------------------
    Total                                      8.454ns (1.600ns logic, 6.854ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_5 (FF)
  Destination:          sq_2b_anim/x_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.392ns (Levels of Logic = 4)
  Clock Path Skew:      0.039ns (0.570 - 0.531)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_5 to sq_2b_anim/x_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y43.BQ      Tcko                  0.447   display/h_count<7>
                                                       display/h_count_5
    SLICE_X13Y42.B4      net (fanout=18)       0.534   display/h_count<5>
    SLICE_X13Y42.B       Tilo                  0.259   display/v_count<9>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X15Y46.A5      net (fanout=5)        0.784   N26
    SLICE_X15Y46.A       Tilo                  0.259   display/v_count<3>
                                                       display/o_animate_1
    SLICE_X5Y33.D4       net (fanout=74)       2.091   display/o_animate
    SLICE_X5Y33.DMUX     Tilo                  0.313   sq_3d_anim/x<4>
                                                       sq_3a_anim/i_animate_i_ani_stb_AND_12_o1_1
    SLICE_X19Y54.A3      net (fanout=18)       3.383   sq_3a_anim/i_animate_i_ani_stb_AND_12_o1
    SLICE_X19Y54.CLK     Tas                   0.322   sq_2b_anim/x<8>
                                                       sq_2b_anim/x_6_rstpot
                                                       sq_2b_anim/x_6
    -------------------------------------------------  ---------------------------
    Total                                      8.392ns (1.600ns logic, 6.792ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_0 (FF)
  Destination:          sq_2b_anim/x_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.393ns (Levels of Logic = 4)
  Clock Path Skew:      0.041ns (0.570 - 0.529)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_0 to sq_2b_anim/x_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.AQ      Tcko                  0.447   display/h_count<3>
                                                       display/h_count_0
    SLICE_X15Y42.D2      net (fanout=5)        0.633   display/h_count<0>
    SLICE_X15Y42.D       Tilo                  0.259   display/v_count_8_2
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW1
    SLICE_X15Y46.A3      net (fanout=4)        0.686   N108
    SLICE_X15Y46.A       Tilo                  0.259   display/v_count<3>
                                                       display/o_animate_1
    SLICE_X5Y33.D4       net (fanout=74)       2.091   display/o_animate
    SLICE_X5Y33.DMUX     Tilo                  0.313   sq_3d_anim/x<4>
                                                       sq_3a_anim/i_animate_i_ani_stb_AND_12_o1_1
    SLICE_X19Y54.A3      net (fanout=18)       3.383   sq_3a_anim/i_animate_i_ani_stb_AND_12_o1
    SLICE_X19Y54.CLK     Tas                   0.322   sq_2b_anim/x<8>
                                                       sq_2b_anim/x_6_rstpot
                                                       sq_2b_anim/x_6
    -------------------------------------------------  ---------------------------
    Total                                      8.393ns (1.600ns logic, 6.793ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point sq_4b_anim/x_7 (SLICE_X9Y60.B2), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_0 (FF)
  Destination:          sq_4b_anim/x_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.370ns (Levels of Logic = 4)
  Clock Path Skew:      0.076ns (0.605 - 0.529)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_0 to sq_4b_anim/x_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.AQ      Tcko                  0.447   display/h_count<3>
                                                       display/h_count_0
    SLICE_X15Y42.D2      net (fanout=5)        0.633   display/h_count<0>
    SLICE_X15Y42.D       Tilo                  0.259   display/v_count_8_2
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW1
    SLICE_X15Y26.C1      net (fanout=4)        1.506   N108
    SLICE_X15Y26.C       Tilo                  0.259   frog_anim/down_inProg
                                                       display/o_animate_3
    SLICE_X5Y36.C5       net (fanout=2)        1.473   display/o_animate_2
    SLICE_X5Y36.C        Tilo                  0.259   sq_3d_anim/x<9>
                                                       sq_3a_anim/Mcount_x_val41
    SLICE_X9Y60.B2       net (fanout=73)       3.212   sq_3a_anim/Mcount_x_val4
    SLICE_X9Y60.CLK      Tas                   0.322   sq_4b_anim/x<8>
                                                       sq_4b_anim/x_7_rstpot
                                                       sq_4b_anim/x_7
    -------------------------------------------------  ---------------------------
    Total                                      8.370ns (1.546ns logic, 6.824ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_7_1 (FF)
  Destination:          sq_4b_anim/x_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.304ns (Levels of Logic = 4)
  Clock Path Skew:      0.073ns (0.605 - 0.532)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_7_1 to sq_4b_anim/x_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.AQ      Tcko                  0.391   display/v_count_7_3
                                                       display/v_count_7_1
    SLICE_X15Y42.D1      net (fanout=1)        0.623   display/v_count_7_1
    SLICE_X15Y42.D       Tilo                  0.259   display/v_count_8_2
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW1
    SLICE_X15Y26.C1      net (fanout=4)        1.506   N108
    SLICE_X15Y26.C       Tilo                  0.259   frog_anim/down_inProg
                                                       display/o_animate_3
    SLICE_X5Y36.C5       net (fanout=2)        1.473   display/o_animate_2
    SLICE_X5Y36.C        Tilo                  0.259   sq_3d_anim/x<9>
                                                       sq_3a_anim/Mcount_x_val41
    SLICE_X9Y60.B2       net (fanout=73)       3.212   sq_3a_anim/Mcount_x_val4
    SLICE_X9Y60.CLK      Tas                   0.322   sq_4b_anim/x<8>
                                                       sq_4b_anim/x_7_rstpot
                                                       sq_4b_anim/x_7
    -------------------------------------------------  ---------------------------
    Total                                      8.304ns (1.490ns logic, 6.814ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_1 (FF)
  Destination:          sq_4b_anim/x_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.160ns (Levels of Logic = 4)
  Clock Path Skew:      0.068ns (0.605 - 0.537)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_1 to sq_4b_anim/x_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y46.CQ      Tcko                  0.391   display/v_count<3>
                                                       display/v_count_1
    SLICE_X14Y42.A4      net (fanout=7)        0.647   display/v_count<1>
    SLICE_X14Y42.A       Tilo                  0.205   display/v_count_5_3
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X15Y26.C4      net (fanout=10)       1.392   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X15Y26.C       Tilo                  0.259   frog_anim/down_inProg
                                                       display/o_animate_3
    SLICE_X5Y36.C5       net (fanout=2)        1.473   display/o_animate_2
    SLICE_X5Y36.C        Tilo                  0.259   sq_3d_anim/x<9>
                                                       sq_3a_anim/Mcount_x_val41
    SLICE_X9Y60.B2       net (fanout=73)       3.212   sq_3a_anim/Mcount_x_val4
    SLICE_X9Y60.CLK      Tas                   0.322   sq_4b_anim/x<8>
                                                       sq_4b_anim/x_7_rstpot
                                                       sq_4b_anim/x_7
    -------------------------------------------------  ---------------------------
    Total                                      8.160ns (1.436ns logic, 6.724ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cnt_13 (SLICE_X14Y43.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_13 (FF)
  Destination:          cnt_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt_13 to cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y43.AQ      Tcko                  0.200   cnt_15
                                                       cnt_13
    SLICE_X14Y43.A6      net (fanout=2)        0.023   cnt_13
    SLICE_X14Y43.CLK     Tah         (-Th)    -0.190   cnt_15
                                                       Madd_n0373_xor<14>11_INV_0
                                                       cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point sq_b_anim/x_9 (SLICE_X14Y45.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sq_b_anim/x_9 (FF)
  Destination:          sq_b_anim/x_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sq_b_anim/x_9 to sq_b_anim/x_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y45.AQ      Tcko                  0.200   sq_b_anim/x<9>
                                                       sq_b_anim/x_9
    SLICE_X14Y45.A6      net (fanout=13)       0.032   sq_b_anim/x<9>
    SLICE_X14Y45.CLK     Tah         (-Th)    -0.190   sq_b_anim/x<9>
                                                       sq_b_anim/x_9_rstpot
                                                       sq_b_anim/x_9
    -------------------------------------------------  ---------------------------
    Total                                      0.422ns (0.390ns logic, 0.032ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Paths for end point display/v_count_2 (SLICE_X15Y46.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               display/v_count_1 (FF)
  Destination:          display/v_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: display/v_count_1 to display/v_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y46.CQ      Tcko                  0.198   display/v_count<3>
                                                       display/v_count_1
    SLICE_X15Y46.C5      net (fanout=7)        0.071   display/v_count<1>
    SLICE_X15Y46.CLK     Tah         (-Th)    -0.155   display/v_count<3>
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT31
                                                       display/v_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.353ns logic, 0.071ns route)
                                                       (83.3% logic, 16.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: sq_5b_anim/x<9>/CLK
  Logical resource: sq_5b_anim/x_3/CK
  Location pin: SLICE_X10Y19.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: sq_5b_anim/x<9>/CLK
  Logical resource: sq_5b_anim/x_9/CK
  Location pin: SLICE_X10Y19.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    8.493|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 18332 paths, 0 nets, and 3091 connections

Design statistics:
   Minimum period:   8.493ns{1}   (Maximum frequency: 117.744MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 27 01:33:46 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 404 MB



