Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Nov 05 12:35:31 2016
| Host         : ECE400-F6M7KB2 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file topmodule_timing_summary_routed.rpt -rpx topmodule_timing_summary_routed.rpx
| Design       : topmodule
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: URCVR/CLKENB/enb_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: URCVR/CLKENB3/enb_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.568        0.000                      0                 1405        0.146        0.000                      0                 1405        4.500        0.000                       0                   748  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.568        0.000                      0                 1405        0.146        0.000                      0                 1405        4.500        0.000                       0                   748  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.568ns  (required time - arrival time)
  Source:                 FIFO/rp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem_reg[58][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 1.880ns (30.561%)  route 4.272ns (69.439%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         1.613     5.215    FIFO/CLK
    SLICE_X9Y127         FDCE                                         r  FIFO/rp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDCE (Prop_fdce_C_Q)         0.419     5.634 r  FIFO/rp_reg[2]/Q
                         net (fo=11, routed)          1.074     6.708    FIFO/rp_reg__0[2]
    SLICE_X9Y126         LUT4 (Prop_lut4_I2_O)        0.327     7.035 r  FIFO/mem[17][7]_i_7/O
                         net (fo=1, routed)           0.436     7.472    FIFO/mem[17][7]_i_7_n_0
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.326     7.798 r  FIFO/mem[17][7]_i_4/O
                         net (fo=2, routed)           0.423     8.221    FIFO/mem[17][7]_i_4_n_0
    SLICE_X8Y125         LUT3 (Prop_lut3_I0_O)        0.117     8.338 f  FIFO/mem[17][7]_i_2/O
                         net (fo=9, routed)           0.688     9.025    FIFO/mem[17][7]_i_2_n_0
    SLICE_X9Y126         LUT2 (Prop_lut2_I1_O)        0.359     9.384 r  FIFO/mem[32][7]_i_2/O
                         net (fo=15, routed)          1.000    10.384    FIFO/mem[32][7]_i_2_n_0
    SLICE_X12Y123        LUT6 (Prop_lut6_I0_O)        0.332    10.716 r  FIFO/mem[58][7]_i_1/O
                         net (fo=8, routed)           0.651    11.367    FIFO/mem[58][7]_i_1_n_0
    SLICE_X9Y122         FDRE                                         r  FIFO/mem_reg[58][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         1.494    14.916    FIFO/CLK
    SLICE_X9Y122         FDRE                                         r  FIFO/mem_reg[58][7]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X9Y122         FDRE (Setup_fdre_C_CE)      -0.205    14.935    FIFO/mem_reg[58][7]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  3.568    

Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 FIFO/rp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem_reg[35][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 1.880ns (30.954%)  route 4.194ns (69.046%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         1.613     5.215    FIFO/CLK
    SLICE_X9Y127         FDCE                                         r  FIFO/rp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDCE (Prop_fdce_C_Q)         0.419     5.634 r  FIFO/rp_reg[2]/Q
                         net (fo=11, routed)          1.074     6.708    FIFO/rp_reg__0[2]
    SLICE_X9Y126         LUT4 (Prop_lut4_I2_O)        0.327     7.035 r  FIFO/mem[17][7]_i_7/O
                         net (fo=1, routed)           0.436     7.472    FIFO/mem[17][7]_i_7_n_0
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.326     7.798 r  FIFO/mem[17][7]_i_4/O
                         net (fo=2, routed)           0.423     8.221    FIFO/mem[17][7]_i_4_n_0
    SLICE_X8Y125         LUT3 (Prop_lut3_I0_O)        0.117     8.338 f  FIFO/mem[17][7]_i_2/O
                         net (fo=9, routed)           0.688     9.025    FIFO/mem[17][7]_i_2_n_0
    SLICE_X9Y126         LUT2 (Prop_lut2_I1_O)        0.359     9.384 r  FIFO/mem[32][7]_i_2/O
                         net (fo=15, routed)          0.836    10.220    FIFO/mem[32][7]_i_2_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I4_O)        0.332    10.552 r  FIFO/mem[35][7]_i_1/O
                         net (fo=8, routed)           0.737    11.289    FIFO/mem[35][7]_i_1_n_0
    SLICE_X13Y119        FDRE                                         r  FIFO/mem_reg[35][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         1.497    14.919    FIFO/CLK
    SLICE_X13Y119        FDRE                                         r  FIFO/mem_reg[35][0]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X13Y119        FDRE (Setup_fdre_C_CE)      -0.205    14.938    FIFO/mem_reg[35][0]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                         -11.289    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 FIFO/rp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem_reg[35][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 1.880ns (30.954%)  route 4.194ns (69.046%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         1.613     5.215    FIFO/CLK
    SLICE_X9Y127         FDCE                                         r  FIFO/rp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDCE (Prop_fdce_C_Q)         0.419     5.634 r  FIFO/rp_reg[2]/Q
                         net (fo=11, routed)          1.074     6.708    FIFO/rp_reg__0[2]
    SLICE_X9Y126         LUT4 (Prop_lut4_I2_O)        0.327     7.035 r  FIFO/mem[17][7]_i_7/O
                         net (fo=1, routed)           0.436     7.472    FIFO/mem[17][7]_i_7_n_0
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.326     7.798 r  FIFO/mem[17][7]_i_4/O
                         net (fo=2, routed)           0.423     8.221    FIFO/mem[17][7]_i_4_n_0
    SLICE_X8Y125         LUT3 (Prop_lut3_I0_O)        0.117     8.338 f  FIFO/mem[17][7]_i_2/O
                         net (fo=9, routed)           0.688     9.025    FIFO/mem[17][7]_i_2_n_0
    SLICE_X9Y126         LUT2 (Prop_lut2_I1_O)        0.359     9.384 r  FIFO/mem[32][7]_i_2/O
                         net (fo=15, routed)          0.836    10.220    FIFO/mem[32][7]_i_2_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I4_O)        0.332    10.552 r  FIFO/mem[35][7]_i_1/O
                         net (fo=8, routed)           0.737    11.289    FIFO/mem[35][7]_i_1_n_0
    SLICE_X13Y119        FDRE                                         r  FIFO/mem_reg[35][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         1.497    14.919    FIFO/CLK
    SLICE_X13Y119        FDRE                                         r  FIFO/mem_reg[35][2]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X13Y119        FDRE (Setup_fdre_C_CE)      -0.205    14.938    FIFO/mem_reg[35][2]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                         -11.289    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 FIFO/rp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem_reg[35][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 1.880ns (30.954%)  route 4.194ns (69.046%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         1.613     5.215    FIFO/CLK
    SLICE_X9Y127         FDCE                                         r  FIFO/rp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDCE (Prop_fdce_C_Q)         0.419     5.634 r  FIFO/rp_reg[2]/Q
                         net (fo=11, routed)          1.074     6.708    FIFO/rp_reg__0[2]
    SLICE_X9Y126         LUT4 (Prop_lut4_I2_O)        0.327     7.035 r  FIFO/mem[17][7]_i_7/O
                         net (fo=1, routed)           0.436     7.472    FIFO/mem[17][7]_i_7_n_0
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.326     7.798 r  FIFO/mem[17][7]_i_4/O
                         net (fo=2, routed)           0.423     8.221    FIFO/mem[17][7]_i_4_n_0
    SLICE_X8Y125         LUT3 (Prop_lut3_I0_O)        0.117     8.338 f  FIFO/mem[17][7]_i_2/O
                         net (fo=9, routed)           0.688     9.025    FIFO/mem[17][7]_i_2_n_0
    SLICE_X9Y126         LUT2 (Prop_lut2_I1_O)        0.359     9.384 r  FIFO/mem[32][7]_i_2/O
                         net (fo=15, routed)          0.836    10.220    FIFO/mem[32][7]_i_2_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I4_O)        0.332    10.552 r  FIFO/mem[35][7]_i_1/O
                         net (fo=8, routed)           0.737    11.289    FIFO/mem[35][7]_i_1_n_0
    SLICE_X13Y119        FDRE                                         r  FIFO/mem_reg[35][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         1.497    14.919    FIFO/CLK
    SLICE_X13Y119        FDRE                                         r  FIFO/mem_reg[35][4]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X13Y119        FDRE (Setup_fdre_C_CE)      -0.205    14.938    FIFO/mem_reg[35][4]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                         -11.289    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 FIFO/rp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem_reg[35][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 1.880ns (30.954%)  route 4.194ns (69.046%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         1.613     5.215    FIFO/CLK
    SLICE_X9Y127         FDCE                                         r  FIFO/rp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDCE (Prop_fdce_C_Q)         0.419     5.634 r  FIFO/rp_reg[2]/Q
                         net (fo=11, routed)          1.074     6.708    FIFO/rp_reg__0[2]
    SLICE_X9Y126         LUT4 (Prop_lut4_I2_O)        0.327     7.035 r  FIFO/mem[17][7]_i_7/O
                         net (fo=1, routed)           0.436     7.472    FIFO/mem[17][7]_i_7_n_0
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.326     7.798 r  FIFO/mem[17][7]_i_4/O
                         net (fo=2, routed)           0.423     8.221    FIFO/mem[17][7]_i_4_n_0
    SLICE_X8Y125         LUT3 (Prop_lut3_I0_O)        0.117     8.338 f  FIFO/mem[17][7]_i_2/O
                         net (fo=9, routed)           0.688     9.025    FIFO/mem[17][7]_i_2_n_0
    SLICE_X9Y126         LUT2 (Prop_lut2_I1_O)        0.359     9.384 r  FIFO/mem[32][7]_i_2/O
                         net (fo=15, routed)          0.836    10.220    FIFO/mem[32][7]_i_2_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I4_O)        0.332    10.552 r  FIFO/mem[35][7]_i_1/O
                         net (fo=8, routed)           0.737    11.289    FIFO/mem[35][7]_i_1_n_0
    SLICE_X13Y119        FDRE                                         r  FIFO/mem_reg[35][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         1.497    14.919    FIFO/CLK
    SLICE_X13Y119        FDRE                                         r  FIFO/mem_reg[35][5]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X13Y119        FDRE (Setup_fdre_C_CE)      -0.205    14.938    FIFO/mem_reg[35][5]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                         -11.289    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 FIFO/rp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem_reg[35][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 1.880ns (30.954%)  route 4.194ns (69.046%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         1.613     5.215    FIFO/CLK
    SLICE_X9Y127         FDCE                                         r  FIFO/rp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDCE (Prop_fdce_C_Q)         0.419     5.634 r  FIFO/rp_reg[2]/Q
                         net (fo=11, routed)          1.074     6.708    FIFO/rp_reg__0[2]
    SLICE_X9Y126         LUT4 (Prop_lut4_I2_O)        0.327     7.035 r  FIFO/mem[17][7]_i_7/O
                         net (fo=1, routed)           0.436     7.472    FIFO/mem[17][7]_i_7_n_0
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.326     7.798 r  FIFO/mem[17][7]_i_4/O
                         net (fo=2, routed)           0.423     8.221    FIFO/mem[17][7]_i_4_n_0
    SLICE_X8Y125         LUT3 (Prop_lut3_I0_O)        0.117     8.338 f  FIFO/mem[17][7]_i_2/O
                         net (fo=9, routed)           0.688     9.025    FIFO/mem[17][7]_i_2_n_0
    SLICE_X9Y126         LUT2 (Prop_lut2_I1_O)        0.359     9.384 r  FIFO/mem[32][7]_i_2/O
                         net (fo=15, routed)          0.836    10.220    FIFO/mem[32][7]_i_2_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I4_O)        0.332    10.552 r  FIFO/mem[35][7]_i_1/O
                         net (fo=8, routed)           0.737    11.289    FIFO/mem[35][7]_i_1_n_0
    SLICE_X13Y119        FDRE                                         r  FIFO/mem_reg[35][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         1.497    14.919    FIFO/CLK
    SLICE_X13Y119        FDRE                                         r  FIFO/mem_reg[35][6]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X13Y119        FDRE (Setup_fdre_C_CE)      -0.205    14.938    FIFO/mem_reg[35][6]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                         -11.289    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.683ns  (required time - arrival time)
  Source:                 FIFO/rp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem_reg[32][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 1.880ns (30.944%)  route 4.195ns (69.056%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         1.613     5.215    FIFO/CLK
    SLICE_X9Y127         FDCE                                         r  FIFO/rp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDCE (Prop_fdce_C_Q)         0.419     5.634 r  FIFO/rp_reg[2]/Q
                         net (fo=11, routed)          1.074     6.708    FIFO/rp_reg__0[2]
    SLICE_X9Y126         LUT4 (Prop_lut4_I2_O)        0.327     7.035 r  FIFO/mem[17][7]_i_7/O
                         net (fo=1, routed)           0.436     7.472    FIFO/mem[17][7]_i_7_n_0
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.326     7.798 r  FIFO/mem[17][7]_i_4/O
                         net (fo=2, routed)           0.423     8.221    FIFO/mem[17][7]_i_4_n_0
    SLICE_X8Y125         LUT3 (Prop_lut3_I0_O)        0.117     8.338 f  FIFO/mem[17][7]_i_2/O
                         net (fo=9, routed)           0.688     9.025    FIFO/mem[17][7]_i_2_n_0
    SLICE_X9Y126         LUT2 (Prop_lut2_I1_O)        0.359     9.384 r  FIFO/mem[32][7]_i_2/O
                         net (fo=15, routed)          0.708    10.092    FIFO/mem[32][7]_i_2_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I4_O)        0.332    10.424 r  FIFO/mem[32][7]_i_1/O
                         net (fo=8, routed)           0.867    11.291    FIFO/mem[32][7]_i_1_n_0
    SLICE_X14Y119        FDRE                                         r  FIFO/mem_reg[32][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         1.497    14.919    FIFO/CLK
    SLICE_X14Y119        FDRE                                         r  FIFO/mem_reg[32][0]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X14Y119        FDRE (Setup_fdre_C_CE)      -0.169    14.974    FIFO/mem_reg[32][0]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -11.291    
  -------------------------------------------------------------------
                         slack                                  3.683    

Slack (MET) :             3.683ns  (required time - arrival time)
  Source:                 FIFO/rp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem_reg[32][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 1.880ns (30.944%)  route 4.195ns (69.056%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         1.613     5.215    FIFO/CLK
    SLICE_X9Y127         FDCE                                         r  FIFO/rp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDCE (Prop_fdce_C_Q)         0.419     5.634 r  FIFO/rp_reg[2]/Q
                         net (fo=11, routed)          1.074     6.708    FIFO/rp_reg__0[2]
    SLICE_X9Y126         LUT4 (Prop_lut4_I2_O)        0.327     7.035 r  FIFO/mem[17][7]_i_7/O
                         net (fo=1, routed)           0.436     7.472    FIFO/mem[17][7]_i_7_n_0
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.326     7.798 r  FIFO/mem[17][7]_i_4/O
                         net (fo=2, routed)           0.423     8.221    FIFO/mem[17][7]_i_4_n_0
    SLICE_X8Y125         LUT3 (Prop_lut3_I0_O)        0.117     8.338 f  FIFO/mem[17][7]_i_2/O
                         net (fo=9, routed)           0.688     9.025    FIFO/mem[17][7]_i_2_n_0
    SLICE_X9Y126         LUT2 (Prop_lut2_I1_O)        0.359     9.384 r  FIFO/mem[32][7]_i_2/O
                         net (fo=15, routed)          0.708    10.092    FIFO/mem[32][7]_i_2_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I4_O)        0.332    10.424 r  FIFO/mem[32][7]_i_1/O
                         net (fo=8, routed)           0.867    11.291    FIFO/mem[32][7]_i_1_n_0
    SLICE_X14Y119        FDRE                                         r  FIFO/mem_reg[32][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         1.497    14.919    FIFO/CLK
    SLICE_X14Y119        FDRE                                         r  FIFO/mem_reg[32][5]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X14Y119        FDRE (Setup_fdre_C_CE)      -0.169    14.974    FIFO/mem_reg[32][5]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -11.291    
  -------------------------------------------------------------------
                         slack                                  3.683    

Slack (MET) :             3.683ns  (required time - arrival time)
  Source:                 FIFO/rp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem_reg[32][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 1.880ns (30.944%)  route 4.195ns (69.056%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         1.613     5.215    FIFO/CLK
    SLICE_X9Y127         FDCE                                         r  FIFO/rp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDCE (Prop_fdce_C_Q)         0.419     5.634 r  FIFO/rp_reg[2]/Q
                         net (fo=11, routed)          1.074     6.708    FIFO/rp_reg__0[2]
    SLICE_X9Y126         LUT4 (Prop_lut4_I2_O)        0.327     7.035 r  FIFO/mem[17][7]_i_7/O
                         net (fo=1, routed)           0.436     7.472    FIFO/mem[17][7]_i_7_n_0
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.326     7.798 r  FIFO/mem[17][7]_i_4/O
                         net (fo=2, routed)           0.423     8.221    FIFO/mem[17][7]_i_4_n_0
    SLICE_X8Y125         LUT3 (Prop_lut3_I0_O)        0.117     8.338 f  FIFO/mem[17][7]_i_2/O
                         net (fo=9, routed)           0.688     9.025    FIFO/mem[17][7]_i_2_n_0
    SLICE_X9Y126         LUT2 (Prop_lut2_I1_O)        0.359     9.384 r  FIFO/mem[32][7]_i_2/O
                         net (fo=15, routed)          0.708    10.092    FIFO/mem[32][7]_i_2_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I4_O)        0.332    10.424 r  FIFO/mem[32][7]_i_1/O
                         net (fo=8, routed)           0.867    11.291    FIFO/mem[32][7]_i_1_n_0
    SLICE_X14Y119        FDRE                                         r  FIFO/mem_reg[32][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         1.497    14.919    FIFO/CLK
    SLICE_X14Y119        FDRE                                         r  FIFO/mem_reg[32][6]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X14Y119        FDRE (Setup_fdre_C_CE)      -0.169    14.974    FIFO/mem_reg[32][6]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -11.291    
  -------------------------------------------------------------------
                         slack                                  3.683    

Slack (MET) :             3.688ns  (required time - arrival time)
  Source:                 FIFO/rp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem_reg[39][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 1.880ns (30.997%)  route 4.185ns (69.003%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         1.613     5.215    FIFO/CLK
    SLICE_X9Y127         FDCE                                         r  FIFO/rp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDCE (Prop_fdce_C_Q)         0.419     5.634 r  FIFO/rp_reg[2]/Q
                         net (fo=11, routed)          1.074     6.708    FIFO/rp_reg__0[2]
    SLICE_X9Y126         LUT4 (Prop_lut4_I2_O)        0.327     7.035 r  FIFO/mem[17][7]_i_7/O
                         net (fo=1, routed)           0.436     7.472    FIFO/mem[17][7]_i_7_n_0
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.326     7.798 r  FIFO/mem[17][7]_i_4/O
                         net (fo=2, routed)           0.423     8.221    FIFO/mem[17][7]_i_4_n_0
    SLICE_X8Y125         LUT3 (Prop_lut3_I0_O)        0.117     8.338 f  FIFO/mem[17][7]_i_2/O
                         net (fo=9, routed)           0.688     9.025    FIFO/mem[17][7]_i_2_n_0
    SLICE_X9Y126         LUT2 (Prop_lut2_I1_O)        0.359     9.384 r  FIFO/mem[32][7]_i_2/O
                         net (fo=15, routed)          0.979    10.364    FIFO/mem[32][7]_i_2_n_0
    SLICE_X12Y123        LUT6 (Prop_lut6_I4_O)        0.332    10.696 r  FIFO/mem[39][7]_i_1/O
                         net (fo=8, routed)           0.585    11.280    FIFO/mem[39][7]_i_1_n_0
    SLICE_X12Y125        FDRE                                         r  FIFO/mem_reg[39][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         1.491    14.913    FIFO/CLK
    SLICE_X12Y125        FDRE                                         r  FIFO/mem_reg[39][1]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X12Y125        FDRE (Setup_fdre_C_CE)      -0.169    14.968    FIFO/mem_reg[39][1]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -11.280    
  -------------------------------------------------------------------
                         slack                                  3.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 URCVR/COR_PREAM/shreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            URCVR/COR_PREAM/shreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         0.591     1.510    URCVR/COR_PREAM/CLK
    SLICE_X5Y117         FDRE                                         r  URCVR/COR_PREAM/shreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  URCVR/COR_PREAM/shreg_reg[0]/Q
                         net (fo=6, routed)           0.080     1.732    URCVR/COR_PREAM/shreg[0]
    SLICE_X5Y117         FDRE                                         r  URCVR/COR_PREAM/shreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         0.859     2.025    URCVR/COR_PREAM/CLK
    SLICE_X5Y117         FDRE                                         r  URCVR/COR_PREAM/shreg_reg[1]/C
                         clock pessimism             -0.514     1.510    
    SLICE_X5Y117         FDRE (Hold_fdre_C_D)         0.075     1.585    URCVR/COR_PREAM/shreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_MXTEST/byte_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MXTEST/byte_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.189ns (60.654%)  route 0.123ns (39.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         0.602     1.521    U_MXTEST/CLK
    SLICE_X3Y88          FDRE                                         r  U_MXTEST/byte_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  U_MXTEST/byte_addr_reg[1]/Q
                         net (fo=12, routed)          0.123     1.785    U_MXTEST/byte_addr[1]
    SLICE_X2Y88          LUT5 (Prop_lut5_I1_O)        0.048     1.833 r  U_MXTEST/byte_addr[4]_i_3/O
                         net (fo=1, routed)           0.000     1.833    U_MXTEST/byte_addr[4]_i_3_n_0
    SLICE_X2Y88          FDRE                                         r  U_MXTEST/byte_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         0.875     2.040    U_MXTEST/CLK
    SLICE_X2Y88          FDRE                                         r  U_MXTEST/byte_addr_reg[4]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.131     1.665    U_MXTEST/byte_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 URCVR/CLKENB/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            URCVR/CLKENB/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         0.564     1.483    URCVR/CLKENB/CLK100MHZ
    SLICE_X11Y116        FDRE                                         r  URCVR/CLKENB/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  URCVR/CLKENB/q_reg[0]/Q
                         net (fo=8, routed)           0.121     1.746    URCVR/CLKENB/q_1[0]
    SLICE_X10Y116        LUT6 (Prop_lut6_I1_O)        0.045     1.791 r  URCVR/CLKENB/q[1]_i_1__3/O
                         net (fo=1, routed)           0.000     1.791    URCVR/CLKENB/q[1]
    SLICE_X10Y116        FDRE                                         r  URCVR/CLKENB/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         0.833     1.998    URCVR/CLKENB/CLK100MHZ
    SLICE_X10Y116        FDRE                                         r  URCVR/CLKENB/q_reg[1]/C
                         clock pessimism             -0.501     1.496    
    SLICE_X10Y116        FDRE (Hold_fdre_C_D)         0.120     1.616    URCVR/CLKENB/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U_MXTEST/byte_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MXTEST/byte_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.271%)  route 0.123ns (39.729%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         0.602     1.521    U_MXTEST/CLK
    SLICE_X3Y88          FDRE                                         r  U_MXTEST/byte_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  U_MXTEST/byte_addr_reg[1]/Q
                         net (fo=12, routed)          0.123     1.785    U_MXTEST/byte_addr[1]
    SLICE_X2Y88          LUT4 (Prop_lut4_I2_O)        0.045     1.830 r  U_MXTEST/byte_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.830    U_MXTEST/byte_addr[3]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  U_MXTEST/byte_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         0.875     2.040    U_MXTEST/CLK
    SLICE_X2Y88          FDRE                                         r  U_MXTEST/byte_addr_reg[3]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.120     1.654    U_MXTEST/byte_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 URCVR/COR_BIT/shreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            URCVR/COR_BIT/shreg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.019%)  route 0.147ns (50.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         0.593     1.512    URCVR/COR_BIT/CLK
    SLICE_X5Y115         FDRE                                         r  URCVR/COR_BIT/shreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  URCVR/COR_BIT/shreg_reg[0]/Q
                         net (fo=5, routed)           0.147     1.800    URCVR/COR_BIT/shreg_reg_n_0_[0]
    SLICE_X3Y115         FDSE                                         r  URCVR/COR_BIT/shreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         0.865     2.030    URCVR/COR_BIT/CLK
    SLICE_X3Y115         FDSE                                         r  URCVR/COR_BIT/shreg_reg[1]/C
                         clock pessimism             -0.479     1.550    
    SLICE_X3Y115         FDSE (Hold_fdse_C_D)         0.070     1.620    URCVR/COR_BIT/shreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 URCVR/d1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem_reg[42][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.514%)  route 0.122ns (46.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         0.589     1.508    URCVR/CLK
    SLICE_X5Y119         FDRE                                         r  URCVR/d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  URCVR/d1_reg/Q
                         net (fo=67, routed)          0.122     1.772    FIFO/data_m_receiver_OBUF[1]
    SLICE_X7Y120         FDRE                                         r  FIFO/mem_reg[42][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         0.856     2.022    FIFO/CLK
    SLICE_X7Y120         FDRE                                         r  FIFO/mem_reg[42][6]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X7Y120         FDRE (Hold_fdre_C_D)         0.070     1.591    FIFO/mem_reg[42][6]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 URCVR/COR_EOF/shreg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            URCVR/COR_EOF/shreg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.429%)  route 0.123ns (46.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         0.562     1.481    URCVR/COR_EOF/CLK
    SLICE_X9Y118         FDRE                                         r  URCVR/COR_EOF/shreg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  URCVR/COR_EOF/shreg_reg[10]/Q
                         net (fo=3, routed)           0.123     1.745    URCVR/COR_EOF/p_0_in8_in
    SLICE_X9Y117         FDRE                                         r  URCVR/COR_EOF/shreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         0.832     1.997    URCVR/COR_EOF/CLK
    SLICE_X9Y117         FDRE                                         r  URCVR/COR_EOF/shreg_reg[11]/C
                         clock pessimism             -0.500     1.496    
    SLICE_X9Y117         FDRE (Hold_fdre_C_D)         0.066     1.562    URCVR/COR_EOF/shreg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 CLKENBEIGHT/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKENBEIGHT/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.742%)  route 0.136ns (42.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         0.561     1.480    CLKENBEIGHT/CLK
    SLICE_X15Y119        FDRE                                         r  CLKENBEIGHT/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  CLKENBEIGHT/q_reg[5]/Q
                         net (fo=9, routed)           0.136     1.758    CLKENBEIGHT/q[5]
    SLICE_X14Y118        LUT6 (Prop_lut6_I3_O)        0.045     1.803 r  CLKENBEIGHT/q[7]_i_1__3/O
                         net (fo=1, routed)           0.000     1.803    CLKENBEIGHT/q_0[7]
    SLICE_X14Y118        FDRE                                         r  CLKENBEIGHT/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         0.831     1.996    CLKENBEIGHT/CLK
    SLICE_X14Y118        FDRE                                         r  CLKENBEIGHT/q_reg[7]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X14Y118        FDRE (Hold_fdre_C_D)         0.121     1.616    CLKENBEIGHT/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRANS/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.516%)  route 0.083ns (28.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         0.556     1.475    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y125         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  state_reg[0]/Q
                         net (fo=7, routed)           0.083     1.723    TRANS/state[0]
    SLICE_X9Y125         LUT6 (Prop_lut6_I5_O)        0.045     1.768 r  TRANS/state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.768    TRANS/next[1]
    SLICE_X9Y125         FDRE                                         r  TRANS/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         0.824     1.989    TRANS/CLK
    SLICE_X9Y125         FDRE                                         r  TRANS/state_reg[1]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X9Y125         FDRE (Hold_fdre_C_D)         0.092     1.580    TRANS/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 URCVR/COR_SFD/shreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            URCVR/COR_SFD/shreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.131%)  route 0.129ns (47.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         0.593     1.512    URCVR/COR_SFD/CLK
    SLICE_X4Y114         FDRE                                         r  URCVR/COR_SFD/shreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  URCVR/COR_SFD/shreg_reg[0]/Q
                         net (fo=2, routed)           0.129     1.783    URCVR/COR_SFD/shreg_reg_n_0_[0]
    SLICE_X5Y114         FDRE                                         r  URCVR/COR_SFD/shreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=747, routed)         0.862     2.028    URCVR/COR_SFD/CLK
    SLICE_X5Y114         FDRE                                         r  URCVR/COR_SFD/shreg_reg[1]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X5Y114         FDRE (Hold_fdre_C_D)         0.070     1.595    URCVR/COR_SFD/shreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y118   CLKENBEIGHT/enb_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y124    FIFO/mem_reg[14][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y124    FIFO/mem_reg[14][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y124    FIFO/mem_reg[14][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y121    FIFO/mem_reg[15][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y121    FIFO/mem_reg[15][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y121    FIFO/mem_reg[15][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y126    FIFO/mem_reg[15][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y121    FIFO/mem_reg[15][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    DISPCTL/CLKENB/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    DISPCTL/CLKENB/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    DISPCTL/CLKENB/q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    DISPCTL/CLKENB/q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    DISPCTL/CLKENB/q_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    DISPCTL/CLKENB/q_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y116   URCVR/CLKENB/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y116   URCVR/CLKENB/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y116   URCVR/CLKENB/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y116   URCVR/CLKENB/q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y121    FIFO/mem_reg[15][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y121    FIFO/mem_reg[15][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y121    FIFO/mem_reg[15][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y121    FIFO/mem_reg[15][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y121    FIFO/mem_reg[15][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y121    FIFO/mem_reg[27][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y126   FIFO/mem_reg[34][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y122   FIFO/mem_reg[44][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y126   FIFO/mem_reg[44][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y126   FIFO/mem_reg[44][4]/C



