
Firmware_skeleton.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d64  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003bc  08004f38  08004f38  00005f38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080052f4  080052f4  000071c8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080052f4  080052f4  000062f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080052fc  080052fc  000071c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080052fc  080052fc  000062fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005300  08005300  00006300  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001c8  20000000  08005304  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000029c  200001c8  080054cc  000071c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000464  080054cc  00007464  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000071c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000031d0  00000000  00000000  000071f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000100a  00000000  00000000  0000a3c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000003c0  00000000  00000000  0000b3d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000002ae  00000000  00000000  0000b798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b37a  00000000  00000000  0000ba46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00004d10  00000000  00000000  00026dc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c975e  00000000  00000000  0002bad0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f522e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001d9c  00000000  00000000  000f5274  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  000f7010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001c8 	.word	0x200001c8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08004f1c 	.word	0x08004f1c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001cc 	.word	0x200001cc
 800020c:	08004f1c 	.word	0x08004f1c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <gpio_analog_init>:
  9,   // T7: PB1  ADC12_IN9
  6,   // T8: PA6  ADC12_IN6
  5    // I1: PA5  ADC12_IN5
};

static void gpio_analog_init(void) {
 8000be8:	b480      	push	{r7}
 8000bea:	b083      	sub	sp, #12
 8000bec:	af00      	add	r7, sp, #0
	//Enable clock to GPIOA, GPIOB, and GPIOC
  RCC->AHB1ENR |= GPIOAEN |GPIOBEN |GPIOCEN;
 8000bee:	4b23      	ldr	r3, [pc, #140]	@ (8000c7c <gpio_analog_init+0x94>)
 8000bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bf2:	4a22      	ldr	r2, [pc, #136]	@ (8000c7c <gpio_analog_init+0x94>)
 8000bf4:	f043 0307 	orr.w	r3, r3, #7
 8000bf8:	6313      	str	r3, [r2, #48]	@ 0x30
  /* No pull up no pull down is (00-floating), beacuse we don't want internal resistors
    fighting sensor voltage we are trying to measure */

  // PA0,PA1,PA4,PA5,PA6 analog

  GPIOA->MODER |= 	(3U<<(0*2)) | (3U<<(1*2)) | (3U<<(4*2)) | (3U<<(5*2)) | (3U<<(6*2));
 8000bfa:	4b21      	ldr	r3, [pc, #132]	@ (8000c80 <gpio_analog_init+0x98>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	4a20      	ldr	r2, [pc, #128]	@ (8000c80 <gpio_analog_init+0x98>)
 8000c00:	f443 537c 	orr.w	r3, r3, #16128	@ 0x3f00
 8000c04:	f043 030f 	orr.w	r3, r3, #15
 8000c08:	6013      	str	r3, [r2, #0]
  GPIOA->PUPDR &=~	((3U<<(0*2))|(3U<<(1*2))|(3U<<(4*2))|(3U<<(5*2))|(3U<<(6*2)));
 8000c0a:	4b1d      	ldr	r3, [pc, #116]	@ (8000c80 <gpio_analog_init+0x98>)
 8000c0c:	68db      	ldr	r3, [r3, #12]
 8000c0e:	4a1c      	ldr	r2, [pc, #112]	@ (8000c80 <gpio_analog_init+0x98>)
 8000c10:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8000c14:	f023 030f 	bic.w	r3, r3, #15
 8000c18:	60d3      	str	r3, [r2, #12]

  // PB0,PB1 analog

  GPIOB->MODER |= 	(3U<<(0*2)) | (3U<<(1*2));
 8000c1a:	4b1a      	ldr	r3, [pc, #104]	@ (8000c84 <gpio_analog_init+0x9c>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	4a19      	ldr	r2, [pc, #100]	@ (8000c84 <gpio_analog_init+0x9c>)
 8000c20:	f043 030f 	orr.w	r3, r3, #15
 8000c24:	6013      	str	r3, [r2, #0]
  GPIOB->PUPDR &=~	((3U<<(0*2))|(3U<<(1*2)));
 8000c26:	4b17      	ldr	r3, [pc, #92]	@ (8000c84 <gpio_analog_init+0x9c>)
 8000c28:	68db      	ldr	r3, [r3, #12]
 8000c2a:	4a16      	ldr	r2, [pc, #88]	@ (8000c84 <gpio_analog_init+0x9c>)
 8000c2c:	f023 030f 	bic.w	r3, r3, #15
 8000c30:	60d3      	str	r3, [r2, #12]

  // PC0,PC1,PC2,PC3,PC4,PC5 analog

  for (int p=0;p<=5;p++) {
 8000c32:	2300      	movs	r3, #0
 8000c34:	607b      	str	r3, [r7, #4]
 8000c36:	e017      	b.n	8000c68 <gpio_analog_init+0x80>
    GPIOC->MODER |= 	(3U<<((uint32_t)p*2U));
 8000c38:	4b13      	ldr	r3, [pc, #76]	@ (8000c88 <gpio_analog_init+0xa0>)
 8000c3a:	681a      	ldr	r2, [r3, #0]
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	005b      	lsls	r3, r3, #1
 8000c40:	2103      	movs	r1, #3
 8000c42:	fa01 f303 	lsl.w	r3, r1, r3
 8000c46:	4910      	ldr	r1, [pc, #64]	@ (8000c88 <gpio_analog_init+0xa0>)
 8000c48:	4313      	orrs	r3, r2
 8000c4a:	600b      	str	r3, [r1, #0]
    GPIOC->PUPDR &=~	(3U<<((uint32_t)p*2U));
 8000c4c:	4b0e      	ldr	r3, [pc, #56]	@ (8000c88 <gpio_analog_init+0xa0>)
 8000c4e:	68da      	ldr	r2, [r3, #12]
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	005b      	lsls	r3, r3, #1
 8000c54:	2103      	movs	r1, #3
 8000c56:	fa01 f303 	lsl.w	r3, r1, r3
 8000c5a:	43db      	mvns	r3, r3
 8000c5c:	490a      	ldr	r1, [pc, #40]	@ (8000c88 <gpio_analog_init+0xa0>)
 8000c5e:	4013      	ands	r3, r2
 8000c60:	60cb      	str	r3, [r1, #12]
  for (int p=0;p<=5;p++) {
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	3301      	adds	r3, #1
 8000c66:	607b      	str	r3, [r7, #4]
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	2b05      	cmp	r3, #5
 8000c6c:	dde4      	ble.n	8000c38 <gpio_analog_init+0x50>
  }
}
 8000c6e:	bf00      	nop
 8000c70:	bf00      	nop
 8000c72:	370c      	adds	r7, #12
 8000c74:	46bd      	mov	sp, r7
 8000c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7a:	4770      	bx	lr
 8000c7c:	40023800 	.word	0x40023800
 8000c80:	40020000 	.word	0x40020000
 8000c84:	40020400 	.word	0x40020400
 8000c88:	40020800 	.word	0x40020800

08000c8c <adc_set_sampling>:

static void adc_set_sampling(void) {
 8000c8c:	b480      	push	{r7}
 8000c8e:	b085      	sub	sp, #20
 8000c90:	af00      	add	r7, sp, #0
  const uint32_t SMP = 4U; //  (100)- 84 cycles should be a sufficient sample time code
 8000c92:	2304      	movs	r3, #4
 8000c94:	607b      	str	r3, [r7, #4]

  // ch 0 to 9 => SMPR2
  for (int ch=0; ch<=9; ch++){
 8000c96:	2300      	movs	r3, #0
 8000c98:	60fb      	str	r3, [r7, #12]
 8000c9a:	e01b      	b.n	8000cd4 <adc_set_sampling+0x48>
    ADC1->SMPR2 &=~		(7U << (3U*ch)); 	// Clear 3 bits for this channel
 8000c9c:	4b24      	ldr	r3, [pc, #144]	@ (8000d30 <adc_set_sampling+0xa4>)
 8000c9e:	6919      	ldr	r1, [r3, #16]
 8000ca0:	68fa      	ldr	r2, [r7, #12]
 8000ca2:	4613      	mov	r3, r2
 8000ca4:	005b      	lsls	r3, r3, #1
 8000ca6:	4413      	add	r3, r2
 8000ca8:	2207      	movs	r2, #7
 8000caa:	fa02 f303 	lsl.w	r3, r2, r3
 8000cae:	43db      	mvns	r3, r3
 8000cb0:	4a1f      	ldr	r2, [pc, #124]	@ (8000d30 <adc_set_sampling+0xa4>)
 8000cb2:	400b      	ands	r3, r1
 8000cb4:	6113      	str	r3, [r2, #16]
    ADC1->SMPR2 |=  	(SMP << (3U*ch));	// Set those 3 bits to '100' binary which is 84 cycles
 8000cb6:	4b1e      	ldr	r3, [pc, #120]	@ (8000d30 <adc_set_sampling+0xa4>)
 8000cb8:	6919      	ldr	r1, [r3, #16]
 8000cba:	68fa      	ldr	r2, [r7, #12]
 8000cbc:	4613      	mov	r3, r2
 8000cbe:	005b      	lsls	r3, r3, #1
 8000cc0:	4413      	add	r3, r2
 8000cc2:	687a      	ldr	r2, [r7, #4]
 8000cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc8:	4a19      	ldr	r2, [pc, #100]	@ (8000d30 <adc_set_sampling+0xa4>)
 8000cca:	430b      	orrs	r3, r1
 8000ccc:	6113      	str	r3, [r2, #16]
  for (int ch=0; ch<=9; ch++){
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	3301      	adds	r3, #1
 8000cd2:	60fb      	str	r3, [r7, #12]
 8000cd4:	68fb      	ldr	r3, [r7, #12]
 8000cd6:	2b09      	cmp	r3, #9
 8000cd8:	dde0      	ble.n	8000c9c <adc_set_sampling+0x10>
  }
  // ch 10 to 15 => SMPR1
  for (int ch=10; ch<=15; ch++){
 8000cda:	230a      	movs	r3, #10
 8000cdc:	60bb      	str	r3, [r7, #8]
 8000cde:	e01c      	b.n	8000d1a <adc_set_sampling+0x8e>
    uint32_t s = 3U*(uint32_t)(ch-10); 		//Offset the channel number
 8000ce0:	68bb      	ldr	r3, [r7, #8]
 8000ce2:	3b0a      	subs	r3, #10
 8000ce4:	461a      	mov	r2, r3
 8000ce6:	4613      	mov	r3, r2
 8000ce8:	005b      	lsls	r3, r3, #1
 8000cea:	4413      	add	r3, r2
 8000cec:	603b      	str	r3, [r7, #0]
    ADC1->SMPR1 &=~	(7U << s);				// Clear 3 bits for this channel
 8000cee:	4b10      	ldr	r3, [pc, #64]	@ (8000d30 <adc_set_sampling+0xa4>)
 8000cf0:	68da      	ldr	r2, [r3, #12]
 8000cf2:	2107      	movs	r1, #7
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	fa01 f303 	lsl.w	r3, r1, r3
 8000cfa:	43db      	mvns	r3, r3
 8000cfc:	490c      	ldr	r1, [pc, #48]	@ (8000d30 <adc_set_sampling+0xa4>)
 8000cfe:	4013      	ands	r3, r2
 8000d00:	60cb      	str	r3, [r1, #12]
    ADC1->SMPR1 |=  (SMP << s);				// Set those 3 bits to '100' binary which is 84 cycles
 8000d02:	4b0b      	ldr	r3, [pc, #44]	@ (8000d30 <adc_set_sampling+0xa4>)
 8000d04:	68da      	ldr	r2, [r3, #12]
 8000d06:	6879      	ldr	r1, [r7, #4]
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d0e:	4908      	ldr	r1, [pc, #32]	@ (8000d30 <adc_set_sampling+0xa4>)
 8000d10:	4313      	orrs	r3, r2
 8000d12:	60cb      	str	r3, [r1, #12]
  for (int ch=10; ch<=15; ch++){
 8000d14:	68bb      	ldr	r3, [r7, #8]
 8000d16:	3301      	adds	r3, #1
 8000d18:	60bb      	str	r3, [r7, #8]
 8000d1a:	68bb      	ldr	r3, [r7, #8]
 8000d1c:	2b0f      	cmp	r3, #15
 8000d1e:	dddf      	ble.n	8000ce0 <adc_set_sampling+0x54>
  }
}
 8000d20:	bf00      	nop
 8000d22:	bf00      	nop
 8000d24:	3714      	adds	r7, #20
 8000d26:	46bd      	mov	sp, r7
 8000d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2c:	4770      	bx	lr
 8000d2e:	bf00      	nop
 8000d30:	40012000 	.word	0x40012000

08000d34 <adc_set_sequence>:

static void adc_set_sequence(const uint8_t *seq, uint8_t n) {
 8000d34:	b480      	push	{r7}
 8000d36:	b085      	sub	sp, #20
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
 8000d3c:	460b      	mov	r3, r1
 8000d3e:	70fb      	strb	r3, [r7, #3]

  ADC1->SQR1 = (ADC1->SQR1 & ~ADC_SQR1_L) | ((uint32_t)(n-1U) << 20); // In SQR1 bits 20-23 are for lenth
 8000d40:	4b2a      	ldr	r3, [pc, #168]	@ (8000dec <adc_set_sequence+0xb8>)
 8000d42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d44:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8000d48:	78fb      	ldrb	r3, [r7, #3]
 8000d4a:	3b01      	subs	r3, #1
 8000d4c:	051b      	lsls	r3, r3, #20
 8000d4e:	4927      	ldr	r1, [pc, #156]	@ (8000dec <adc_set_sequence+0xb8>)
 8000d50:	4313      	orrs	r3, r2
 8000d52:	62cb      	str	r3, [r1, #44]	@ 0x2c
  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  //since we are sampling 13 channels we do (n-1)
  ADC1->SQR2 = 0;
 8000d54:	4b25      	ldr	r3, [pc, #148]	@ (8000dec <adc_set_sequence+0xb8>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	631a      	str	r2, [r3, #48]	@ 0x30
  ADC1->SQR3 = 0;
 8000d5a:	4b24      	ldr	r3, [pc, #144]	@ (8000dec <adc_set_sequence+0xb8>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	635a      	str	r2, [r3, #52]	@ 0x34

  for (uint8_t i=0;i<n;i++){
 8000d60:	2300      	movs	r3, #0
 8000d62:	73fb      	strb	r3, [r7, #15]
 8000d64:	e037      	b.n	8000dd6 <adc_set_sequence+0xa2>
    uint32_t ch = (uint32_t)(seq[i] & 0x1FU);
 8000d66:	7bfb      	ldrb	r3, [r7, #15]
 8000d68:	687a      	ldr	r2, [r7, #4]
 8000d6a:	4413      	add	r3, r2
 8000d6c:	781b      	ldrb	r3, [r3, #0]
 8000d6e:	f003 031f 	and.w	r3, r3, #31
 8000d72:	60bb      	str	r3, [r7, #8]
    if 		(i < 6)  ADC1->SQR3 |= ch << (5U*i);
 8000d74:	7bfb      	ldrb	r3, [r7, #15]
 8000d76:	2b05      	cmp	r3, #5
 8000d78:	d80c      	bhi.n	8000d94 <adc_set_sequence+0x60>
 8000d7a:	4b1c      	ldr	r3, [pc, #112]	@ (8000dec <adc_set_sequence+0xb8>)
 8000d7c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000d7e:	7bfa      	ldrb	r2, [r7, #15]
 8000d80:	4613      	mov	r3, r2
 8000d82:	009b      	lsls	r3, r3, #2
 8000d84:	4413      	add	r3, r2
 8000d86:	68ba      	ldr	r2, [r7, #8]
 8000d88:	fa02 f303 	lsl.w	r3, r2, r3
 8000d8c:	4a17      	ldr	r2, [pc, #92]	@ (8000dec <adc_set_sequence+0xb8>)
 8000d8e:	430b      	orrs	r3, r1
 8000d90:	6353      	str	r3, [r2, #52]	@ 0x34
 8000d92:	e01d      	b.n	8000dd0 <adc_set_sequence+0x9c>
    else if (i < 12) ADC1->SQR2 |= ch << (5U*(i-6U));
 8000d94:	7bfb      	ldrb	r3, [r7, #15]
 8000d96:	2b0b      	cmp	r3, #11
 8000d98:	d80d      	bhi.n	8000db6 <adc_set_sequence+0x82>
 8000d9a:	4b14      	ldr	r3, [pc, #80]	@ (8000dec <adc_set_sequence+0xb8>)
 8000d9c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8000d9e:	7bfa      	ldrb	r2, [r7, #15]
 8000da0:	4613      	mov	r3, r2
 8000da2:	009b      	lsls	r3, r3, #2
 8000da4:	4413      	add	r3, r2
 8000da6:	3b1e      	subs	r3, #30
 8000da8:	68ba      	ldr	r2, [r7, #8]
 8000daa:	fa02 f303 	lsl.w	r3, r2, r3
 8000dae:	4a0f      	ldr	r2, [pc, #60]	@ (8000dec <adc_set_sequence+0xb8>)
 8000db0:	430b      	orrs	r3, r1
 8000db2:	6313      	str	r3, [r2, #48]	@ 0x30
 8000db4:	e00c      	b.n	8000dd0 <adc_set_sequence+0x9c>
    else             ADC1->SQR1 |= ch << (5U*(i-12U));
 8000db6:	4b0d      	ldr	r3, [pc, #52]	@ (8000dec <adc_set_sequence+0xb8>)
 8000db8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8000dba:	7bfa      	ldrb	r2, [r7, #15]
 8000dbc:	4613      	mov	r3, r2
 8000dbe:	009b      	lsls	r3, r3, #2
 8000dc0:	4413      	add	r3, r2
 8000dc2:	3b3c      	subs	r3, #60	@ 0x3c
 8000dc4:	68ba      	ldr	r2, [r7, #8]
 8000dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dca:	4a08      	ldr	r2, [pc, #32]	@ (8000dec <adc_set_sequence+0xb8>)
 8000dcc:	430b      	orrs	r3, r1
 8000dce:	62d3      	str	r3, [r2, #44]	@ 0x2c
  for (uint8_t i=0;i<n;i++){
 8000dd0:	7bfb      	ldrb	r3, [r7, #15]
 8000dd2:	3301      	adds	r3, #1
 8000dd4:	73fb      	strb	r3, [r7, #15]
 8000dd6:	7bfa      	ldrb	r2, [r7, #15]
 8000dd8:	78fb      	ldrb	r3, [r7, #3]
 8000dda:	429a      	cmp	r2, r3
 8000ddc:	d3c3      	bcc.n	8000d66 <adc_set_sequence+0x32>
  }
}
 8000dde:	bf00      	nop
 8000de0:	bf00      	nop
 8000de2:	3714      	adds	r7, #20
 8000de4:	46bd      	mov	sp, r7
 8000de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dea:	4770      	bx	lr
 8000dec:	40012000 	.word	0x40012000

08000df0 <dma2_stream0_init>:

static void dma2_stream0_init(uint16_t *dst, uint32_t count) {
 8000df0:	b480      	push	{r7}
 8000df2:	b083      	sub	sp, #12
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
 8000df8:	6039      	str	r1, [r7, #0]
  RCC->AHB1ENR |= DMA2EN;			//Enable the DMA2 Clock
 8000dfa:	4b1b      	ldr	r3, [pc, #108]	@ (8000e68 <dma2_stream0_init+0x78>)
 8000dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dfe:	4a1a      	ldr	r2, [pc, #104]	@ (8000e68 <dma2_stream0_init+0x78>)
 8000e00:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000e04:	6313      	str	r3, [r2, #48]	@ 0x30

  //Ensure stream is disabled
  DMA2_Stream0->CR &=~ DMA_EN;
 8000e06:	4b19      	ldr	r3, [pc, #100]	@ (8000e6c <dma2_stream0_init+0x7c>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	4a18      	ldr	r2, [pc, #96]	@ (8000e6c <dma2_stream0_init+0x7c>)
 8000e0c:	f023 0301 	bic.w	r3, r3, #1
 8000e10:	6013      	str	r3, [r2, #0]
  while (DMA2_Stream0->CR & DMA_EN) {}	//waits for the hardware to confirm it is actually off
 8000e12:	bf00      	nop
 8000e14:	4b15      	ldr	r3, [pc, #84]	@ (8000e6c <dma2_stream0_init+0x7c>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	f003 0301 	and.w	r3, r3, #1
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d1f9      	bne.n	8000e14 <dma2_stream0_init+0x24>

  DMA2->LIFCR = 0x3DU;  //Clears pending interrupt flags from previous operations to ensure a clean start.
 8000e20:	4b13      	ldr	r3, [pc, #76]	@ (8000e70 <dma2_stream0_init+0x80>)
 8000e22:	223d      	movs	r2, #61	@ 0x3d
 8000e24:	609a      	str	r2, [r3, #8]

  // Set Addresses
  DMA2_Stream0->PAR  = (uint32_t)& ADC1->DR; //tells the DMA to pick up data from the ADC1 Data Register
 8000e26:	4b11      	ldr	r3, [pc, #68]	@ (8000e6c <dma2_stream0_init+0x7c>)
 8000e28:	4a12      	ldr	r2, [pc, #72]	@ (8000e74 <dma2_stream0_init+0x84>)
 8000e2a:	609a      	str	r2, [r3, #8]
  DMA2_Stream0->M0AR = (uint32_t)dst;		 //tells the DMA to drop the data into your array (g_adc.raw)
 8000e2c:	4a0f      	ldr	r2, [pc, #60]	@ (8000e6c <dma2_stream0_init+0x7c>)
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	60d3      	str	r3, [r2, #12]
  DMA2_Stream0->NDTR = count;				 //Sets the Number of Data Items to transfer (13 in our case).
 8000e32:	4a0e      	ldr	r2, [pc, #56]	@ (8000e6c <dma2_stream0_init+0x7c>)
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	6053      	str	r3, [r2, #4]

  // Configure behaviour
  DMA2_Stream0->CR &=~	((3U<<11) | (3U<<13) | (3U<<16)); 	// clear PSIZE, MSIZE, PL
 8000e38:	4b0c      	ldr	r3, [pc, #48]	@ (8000e6c <dma2_stream0_init+0x7c>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	4a0b      	ldr	r2, [pc, #44]	@ (8000e6c <dma2_stream0_init+0x7c>)
 8000e3e:	f423 335e 	bic.w	r3, r3, #227328	@ 0x37800
 8000e42:	6013      	str	r3, [r2, #0]
  DMA2_Stream0->CR = DMA_CIRC | DMA_MINC | DMA_PSIZE_16 | DMA_MSIZE_16 | DMA_PL_MED;
 8000e44:	4b09      	ldr	r3, [pc, #36]	@ (8000e6c <dma2_stream0_init+0x7c>)
 8000e46:	4a0c      	ldr	r2, [pc, #48]	@ (8000e78 <dma2_stream0_init+0x88>)
 8000e48:	601a      	str	r2, [r3, #0]

  // 6. Enable stream
  DMA2_Stream0->FCR = 0;		//Disables the FIFO buffer (Direct Mode)
 8000e4a:	4b08      	ldr	r3, [pc, #32]	@ (8000e6c <dma2_stream0_init+0x7c>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	615a      	str	r2, [r3, #20]
  DMA2_Stream0->CR |= DMA_EN;	//Enables the stream
 8000e50:	4b06      	ldr	r3, [pc, #24]	@ (8000e6c <dma2_stream0_init+0x7c>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a05      	ldr	r2, [pc, #20]	@ (8000e6c <dma2_stream0_init+0x7c>)
 8000e56:	f043 0301 	orr.w	r3, r3, #1
 8000e5a:	6013      	str	r3, [r2, #0]
}
 8000e5c:	bf00      	nop
 8000e5e:	370c      	adds	r7, #12
 8000e60:	46bd      	mov	sp, r7
 8000e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e66:	4770      	bx	lr
 8000e68:	40023800 	.word	0x40023800
 8000e6c:	40026410 	.word	0x40026410
 8000e70:	40026400 	.word	0x40026400
 8000e74:	4001204c 	.word	0x4001204c
 8000e78:	00022d00 	.word	0x00022d00

08000e7c <ADC_DMA_Init>:

void ADC_DMA_Init(void) {
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b082      	sub	sp, #8
 8000e80:	af00      	add	r7, sp, #0
  gpio_analog_init();		//Calls our function to set the physical pins to Analog mode so they can "see" voltages.
 8000e82:	f7ff feb1 	bl	8000be8 <gpio_analog_init>

  RCC->APB2ENR |= ADC1EN;		//Enables the clock for the ADC1 peripheral
 8000e86:	4b1f      	ldr	r3, [pc, #124]	@ (8000f04 <ADC_DMA_Init+0x88>)
 8000e88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e8a:	4a1e      	ldr	r2, [pc, #120]	@ (8000f04 <ADC_DMA_Init+0x88>)
 8000e8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e90:	6453      	str	r3, [r2, #68]	@ 0x44

  ADC1->CR1 = 0;		//This clears the Control Registers to a known "zero" state
 8000e92:	4b1d      	ldr	r3, [pc, #116]	@ (8000f08 <ADC_DMA_Init+0x8c>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	605a      	str	r2, [r3, #4]
  ADC1->CR2 = 0;		//This clears the Control Registers to a known "zero" state
 8000e98:	4b1b      	ldr	r3, [pc, #108]	@ (8000f08 <ADC_DMA_Init+0x8c>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	609a      	str	r2, [r3, #8]

  ADC1->CR1 |= ADC_CR1_SCAN;				//tells the ADC to measure a group of channels one after another, rather than just stopping after the first pin
 8000e9e:	4b1a      	ldr	r3, [pc, #104]	@ (8000f08 <ADC_DMA_Init+0x8c>)
 8000ea0:	685b      	ldr	r3, [r3, #4]
 8000ea2:	4a19      	ldr	r2, [pc, #100]	@ (8000f08 <ADC_DMA_Init+0x8c>)
 8000ea4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ea8:	6053      	str	r3, [r2, #4]
  ADC1->CR2 |= ADC_CR2_CONT;				//tells the ADC to start over automatically once it finishes the last channel in the list. This creates a never-ending loop of measurements
 8000eaa:	4b17      	ldr	r3, [pc, #92]	@ (8000f08 <ADC_DMA_Init+0x8c>)
 8000eac:	689b      	ldr	r3, [r3, #8]
 8000eae:	4a16      	ldr	r2, [pc, #88]	@ (8000f08 <ADC_DMA_Init+0x8c>)
 8000eb0:	f043 0302 	orr.w	r3, r3, #2
 8000eb4:	6093      	str	r3, [r2, #8]
  ADC1->CR2 |= ADC_CR2_DMA | ADC_CR2_DDS;	//Enables the DMA interface so the ADC can "talk" to the DMA controller
 8000eb6:	4b14      	ldr	r3, [pc, #80]	@ (8000f08 <ADC_DMA_Init+0x8c>)
 8000eb8:	689b      	ldr	r3, [r3, #8]
 8000eba:	4a13      	ldr	r2, [pc, #76]	@ (8000f08 <ADC_DMA_Init+0x8c>)
 8000ebc:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8000ec0:	6093      	str	r3, [r2, #8]

  adc_set_sampling();						//Sets the "look time" (84 cycles in our case) for each channel
 8000ec2:	f7ff fee3 	bl	8000c8c <adc_set_sampling>
  adc_set_sequence(g_seq, ADC_CH_COUNT);	//Tells the ADC exactly which pins to measure and in what order
 8000ec6:	210d      	movs	r1, #13
 8000ec8:	4810      	ldr	r0, [pc, #64]	@ (8000f0c <ADC_DMA_Init+0x90>)
 8000eca:	f7ff ff33 	bl	8000d34 <adc_set_sequence>

  dma2_stream0_init(g_adc.raw, ADC_CH_COUNT);	//Sets up the DMA to stand by. It is now waiting for the ADC to finish a conversion so it can move the result into g_adc.raw array.
 8000ece:	210d      	movs	r1, #13
 8000ed0:	480f      	ldr	r0, [pc, #60]	@ (8000f10 <ADC_DMA_Init+0x94>)
 8000ed2:	f7ff ff8d 	bl	8000df0 <dma2_stream0_init>

  ADC1->CR2 |= ADC_CR2_ADON;		//wakes up the ADC from its power-down state
 8000ed6:	4b0c      	ldr	r3, [pc, #48]	@ (8000f08 <ADC_DMA_Init+0x8c>)
 8000ed8:	689b      	ldr	r3, [r3, #8]
 8000eda:	4a0b      	ldr	r2, [pc, #44]	@ (8000f08 <ADC_DMA_Init+0x8c>)
 8000edc:	f043 0301 	orr.w	r3, r3, #1
 8000ee0:	6093      	str	r3, [r2, #8]
  for (volatile int i=0;i<1000;i++) { __NOP(); }
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	607b      	str	r3, [r7, #4]
 8000ee6:	e003      	b.n	8000ef0 <ADC_DMA_Init+0x74>
 8000ee8:	bf00      	nop
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	3301      	adds	r3, #1
 8000eee:	607b      	str	r3, [r7, #4]
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000ef6:	dbf7      	blt.n	8000ee8 <ADC_DMA_Init+0x6c>
}
 8000ef8:	bf00      	nop
 8000efa:	bf00      	nop
 8000efc:	3708      	adds	r7, #8
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	40023800 	.word	0x40023800
 8000f08:	40012000 	.word	0x40012000
 8000f0c:	08004f70 	.word	0x08004f70
 8000f10:	200001e4 	.word	0x200001e4

08000f14 <ADC_DMA_Start>:

void ADC_DMA_Start(void) { ADC1->CR2 |= ADC_CR2_SWSTART; }	//"Go" signal for the entire hardware chain
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
 8000f18:	4b05      	ldr	r3, [pc, #20]	@ (8000f30 <ADC_DMA_Start+0x1c>)
 8000f1a:	689b      	ldr	r3, [r3, #8]
 8000f1c:	4a04      	ldr	r2, [pc, #16]	@ (8000f30 <ADC_DMA_Start+0x1c>)
 8000f1e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8000f22:	6093      	str	r3, [r2, #8]
 8000f24:	bf00      	nop
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop
 8000f30:	40012000 	.word	0x40012000

08000f34 <ADC_GetFrame>:

const adc_frame_t* ADC_GetFrame(void) { return &g_adc; }
 8000f34:	b480      	push	{r7}
 8000f36:	af00      	add	r7, sp, #0
 8000f38:	4b02      	ldr	r3, [pc, #8]	@ (8000f44 <ADC_GetFrame+0x10>)
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f42:	4770      	bx	lr
 8000f44:	200001e4 	.word	0x200001e4

08000f48 <adc_raw_to_v>:

float adc_raw_to_v(uint16_t raw) { return (raw * VREF) / ADCMAX; }
 8000f48:	b480      	push	{r7}
 8000f4a:	b083      	sub	sp, #12
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	4603      	mov	r3, r0
 8000f50:	80fb      	strh	r3, [r7, #6]
 8000f52:	88fb      	ldrh	r3, [r7, #6]
 8000f54:	ee07 3a90 	vmov	s15, r3
 8000f58:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f5c:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8000f80 <adc_raw_to_v+0x38>
 8000f60:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f64:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8000f84 <adc_raw_to_v+0x3c>
 8000f68:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000f6c:	eef0 7a66 	vmov.f32	s15, s13
 8000f70:	eeb0 0a67 	vmov.f32	s0, s15
 8000f74:	370c      	adds	r7, #12
 8000f76:	46bd      	mov	sp, r7
 8000f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop
 8000f80:	40533333 	.word	0x40533333
 8000f84:	457ff000 	.word	0x457ff000

08000f88 <BAL_Init>:
#include "bms_balance.h"
#include "bms_hw.h"
#include "bms_config.h"
#include "timebase.h"

void BAL_Init(bal_ctx_t *b) {
 8000f88:	b480      	push	{r7}
 8000f8a:	b083      	sub	sp, #12
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  b->st = BAL_IDLE;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	2200      	movs	r2, #0
 8000f94:	701a      	strb	r2, [r3, #0]
  b->t_mark_ms = 0;
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	2200      	movs	r2, #0
 8000f9a:	605a      	str	r2, [r3, #4]
}
 8000f9c:	bf00      	nop
 8000f9e:	370c      	adds	r7, #12
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa6:	4770      	bx	lr

08000fa8 <BAL_Stop>:

void BAL_Stop(bal_ctx_t *b) {
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  b->st = BAL_IDLE;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	701a      	strb	r2, [r3, #0]
  BMS_HW_Balance_AllOff();
 8000fb6:	f000 fafb 	bl	80015b0 <BMS_HW_Balance_AllOff>
}
 8000fba:	bf00      	nop
 8000fbc:	3708      	adds	r7, #8
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
	...

08000fc4 <BAL_Tick>:

void BAL_Tick(bal_ctx_t *b, uint32_t now_ms, bool enable) {
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b084      	sub	sp, #16
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	60f8      	str	r0, [r7, #12]
 8000fcc:	60b9      	str	r1, [r7, #8]
 8000fce:	4613      	mov	r3, r2
 8000fd0:	71fb      	strb	r3, [r7, #7]
  if (!enable) { BAL_Stop(b); return; }
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	f083 0301 	eor.w	r3, r3, #1
 8000fd8:	b2db      	uxtb	r3, r3
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d003      	beq.n	8000fe6 <BAL_Tick+0x22>
 8000fde:	68f8      	ldr	r0, [r7, #12]
 8000fe0:	f7ff ffe2 	bl	8000fa8 <BAL_Stop>
 8000fe4:	e056      	b.n	8001094 <BAL_Tick+0xd0>

  switch (b->st) {
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	2b03      	cmp	r3, #3
 8000fec:	d852      	bhi.n	8001094 <BAL_Tick+0xd0>
 8000fee:	a201      	add	r2, pc, #4	@ (adr r2, 8000ff4 <BAL_Tick+0x30>)
 8000ff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ff4:	08001005 	.word	0x08001005
 8000ff8:	08001013 	.word	0x08001013
 8000ffc:	08001043 	.word	0x08001043
 8001000:	0800105b 	.word	0x0800105b
    case BAL_IDLE:
      // pick high/low groups (later). For now just run S1/S2 waveform.
      b->st = BAL_CHARGE_CAP;
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	2201      	movs	r2, #1
 8001008:	701a      	strb	r2, [r3, #0]
      b->t_mark_ms = now_ms;
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	68ba      	ldr	r2, [r7, #8]
 800100e:	605a      	str	r2, [r3, #4]
      break;
 8001010:	e040      	b.n	8001094 <BAL_Tick+0xd0>

    case BAL_CHARGE_CAP:
      // S1 ON (PWM), S2 OFF
      BMS_HW_Balance_S1(50);
 8001012:	2032      	movs	r0, #50	@ 0x32
 8001014:	f000 fad2 	bl	80015bc <BMS_HW_Balance_S1>
      BMS_HW_Balance_S2(0);
 8001018:	2000      	movs	r0, #0
 800101a:	f000 fadc 	bl	80015d6 <BMS_HW_Balance_S2>
      if ((now_ms - b->t_mark_ms) >= BAL_TCHARGE_MS) {
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	685b      	ldr	r3, [r3, #4]
 8001022:	68ba      	ldr	r2, [r7, #8]
 8001024:	1ad3      	subs	r3, r2, r3
 8001026:	2b01      	cmp	r3, #1
 8001028:	d92f      	bls.n	800108a <BAL_Tick+0xc6>
        b->st = BAL_DEADTIME;
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	2202      	movs	r2, #2
 800102e:	701a      	strb	r2, [r3, #0]
        b->t_mark_ms = now_ms;
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	68ba      	ldr	r2, [r7, #8]
 8001034:	605a      	str	r2, [r3, #4]
        BMS_HW_Balance_AllOff();
 8001036:	f000 fabb 	bl	80015b0 <BMS_HW_Balance_AllOff>
        delay_us(BAL_DEAD_US);
 800103a:	2005      	movs	r0, #5
 800103c:	f000 ff90 	bl	8001f60 <delay_us>
      }
      break;
 8001040:	e023      	b.n	800108a <BAL_Tick+0xc6>

    case BAL_DEADTIME:
      // both off already
      if ((now_ms - b->t_mark_ms) >= 1) { // small spacing
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	685b      	ldr	r3, [r3, #4]
 8001046:	68ba      	ldr	r2, [r7, #8]
 8001048:	429a      	cmp	r2, r3
 800104a:	d020      	beq.n	800108e <BAL_Tick+0xca>
        b->st = BAL_DISCHARGE_CAP;
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	2203      	movs	r2, #3
 8001050:	701a      	strb	r2, [r3, #0]
        b->t_mark_ms = now_ms;
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	68ba      	ldr	r2, [r7, #8]
 8001056:	605a      	str	r2, [r3, #4]
      }
      break;
 8001058:	e019      	b.n	800108e <BAL_Tick+0xca>

    case BAL_DISCHARGE_CAP:
      // S2 ON (PWM), S1 OFF
      BMS_HW_Balance_S1(0);
 800105a:	2000      	movs	r0, #0
 800105c:	f000 faae 	bl	80015bc <BMS_HW_Balance_S1>
      BMS_HW_Balance_S2(50);
 8001060:	2032      	movs	r0, #50	@ 0x32
 8001062:	f000 fab8 	bl	80015d6 <BMS_HW_Balance_S2>
      if ((now_ms - b->t_mark_ms) >= BAL_TDISCH_MS) {
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	685b      	ldr	r3, [r3, #4]
 800106a:	68ba      	ldr	r2, [r7, #8]
 800106c:	1ad3      	subs	r3, r2, r3
 800106e:	2b01      	cmp	r3, #1
 8001070:	d90f      	bls.n	8001092 <BAL_Tick+0xce>
        b->st = BAL_IDLE;
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	2200      	movs	r2, #0
 8001076:	701a      	strb	r2, [r3, #0]
        b->t_mark_ms = now_ms;
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	68ba      	ldr	r2, [r7, #8]
 800107c:	605a      	str	r2, [r3, #4]
        BMS_HW_Balance_AllOff();
 800107e:	f000 fa97 	bl	80015b0 <BMS_HW_Balance_AllOff>
        delay_us(BAL_DEAD_US);
 8001082:	2005      	movs	r0, #5
 8001084:	f000 ff6c 	bl	8001f60 <delay_us>
      }
      break;
 8001088:	e003      	b.n	8001092 <BAL_Tick+0xce>
      break;
 800108a:	bf00      	nop
 800108c:	e002      	b.n	8001094 <BAL_Tick+0xd0>
      break;
 800108e:	bf00      	nop
 8001090:	e000      	b.n	8001094 <BAL_Tick+0xd0>
      break;
 8001092:	bf00      	nop
  }
}
 8001094:	3710      	adds	r7, #16
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop

0800109c <all_off>:

	/* This is our Emergency Stop button. It communicates with our hardware layer (bms_hw.h)
 	 to physically disconnect the battery from both the charger and the load.
 	 It also shuts down the balancing resistors to prevent heat buildup.*/

static void all_off(void) {
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
  BMS_HW_SetChargeEnable(false);
 80010a0:	2000      	movs	r0, #0
 80010a2:	f000 fa6f 	bl	8001584 <BMS_HW_SetChargeEnable>
  BMS_HW_SetDischargeEnable(false);
 80010a6:	2000      	movs	r0, #0
 80010a8:	f000 fa77 	bl	800159a <BMS_HW_SetDischargeEnable>
  BMS_HW_Balance_AllOff();
 80010ac:	f000 fa80 	bl	80015b0 <BMS_HW_Balance_AllOff>
}
 80010b0:	bf00      	nop
 80010b2:	bd80      	pop	{r7, pc}

080010b4 <check_faults>:

/*This function is the Safety Watch of our BMS. It continuously monitors
the battery's health by comparing live sensor data against predefined limits.
If any limit is crossed, it takes immediate action to protect the battery from damage or fire.*/

static void check_faults(bms_ctx_t *c) {
 80010b4:	b480      	push	{r7}
 80010b6:	b085      	sub	sp, #20
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  // Over Voltage and Under Voltage
  if (c->Vmax > OV_LIMIT_V) c->faults |= FAULT_OV;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 80010c2:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8001174 <check_faults+0xc0>
 80010c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ce:	dd05      	ble.n	80010dc <check_faults+0x28>
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	685b      	ldr	r3, [r3, #4]
 80010d4:	f043 0201 	orr.w	r2, r3, #1
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	605a      	str	r2, [r3, #4]
  if (c->Vmin < UV_LIMIT_V) c->faults |= FAULT_UV;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 80010e2:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80010e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ee:	d505      	bpl.n	80010fc <check_faults+0x48>
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	685b      	ldr	r3, [r3, #4]
 80010f4:	f043 0202 	orr.w	r2, r3, #2
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	605a      	str	r2, [r3, #4]

  // Over Temperature
  for (int i=0;i<8;i++) if (c->Tg[i] > OT_LIMIT_C) c->faults |= FAULT_OT;
 80010fc:	2300      	movs	r3, #0
 80010fe:	60fb      	str	r3, [r7, #12]
 8001100:	e016      	b.n	8001130 <check_faults+0x7c>
 8001102:	687a      	ldr	r2, [r7, #4]
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	3306      	adds	r3, #6
 8001108:	009b      	lsls	r3, r3, #2
 800110a:	4413      	add	r3, r2
 800110c:	edd3 7a00 	vldr	s15, [r3]
 8001110:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8001178 <check_faults+0xc4>
 8001114:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001118:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800111c:	dd05      	ble.n	800112a <check_faults+0x76>
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	f043 0204 	orr.w	r2, r3, #4
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	605a      	str	r2, [r3, #4]
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	3301      	adds	r3, #1
 800112e:	60fb      	str	r3, [r7, #12]
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	2b07      	cmp	r3, #7
 8001134:	dde5      	ble.n	8001102 <check_faults+0x4e>

  // Over Current (absolute)
  if (fabsf(c->I) > OC_LIMIT_A) c->faults |= FAULT_OC;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 800113c:	eef0 7ae7 	vabs.f32	s15, s15
 8001140:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001144:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001148:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800114c:	dd05      	ble.n	800115a <check_faults+0xa6>
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	685b      	ldr	r3, [r3, #4]
 8001152:	f043 0208 	orr.w	r2, r3, #8
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	605a      	str	r2, [r3, #4]

  if (c->faults) c->state = BMS_FAULT;		//If any of the above conditions were met, c->faults will no longer be zero.
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d002      	beq.n	8001168 <check_faults+0xb4>
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	2207      	movs	r2, #7
 8001166:	701a      	strb	r2, [r3, #0]
}
 8001168:	bf00      	nop
 800116a:	3714      	adds	r7, #20
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr
 8001174:	4079999a 	.word	0x4079999a
 8001178:	42700000 	.word	0x42700000

0800117c <balance_allowed>:

/*This function acts as the "Safety " for the balancing process.  Even if your cells are unbalanced,
 the BMS won't start bleeding off energy unless every single condition in this list is "Safe."
 It returns true only if it is both necessary and safe to balance.*/

static bool balance_allowed(const bms_ctx_t *c) {
 800117c:	b480      	push	{r7}
 800117e:	b085      	sub	sp, #20
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  if (c->faults) return false;						//We dont want to engage balancing circuits while the main system is in fault
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	685b      	ldr	r3, [r3, #4]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <balance_allowed+0x14>
 800118c:	2300      	movs	r3, #0
 800118e:	e03a      	b.n	8001206 <balance_allowed+0x8a>
  if (!c->cmd_balance_enable) return false;			//Checks if we have actually turned on the balancing feature
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8001196:	2b00      	cmp	r3, #0
 8001198:	d101      	bne.n	800119e <balance_allowed+0x22>
 800119a:	2300      	movs	r3, #0
 800119c:	e033      	b.n	8001206 <balance_allowed+0x8a>
  if (c->dV < DV_START_V) return false;				//dV is the difference between the highest and lowest cell, it only works when the gap exceeds DV_START_V
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 80011a4:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001214 <balance_allowed+0x98>
 80011a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011b0:	d501      	bpl.n	80011b6 <balance_allowed+0x3a>
 80011b2:	2300      	movs	r3, #0
 80011b4:	e027      	b.n	8001206 <balance_allowed+0x8a>
  if (fabsf(c->I) > BAL_MAX_CURR_A) return false;	//BMS waits for the battery current to be low and stable before it tursts the voltage readings enough to start balancing
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80011bc:	eef0 7ae7 	vabs.f32	s15, s15
 80011c0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80011c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011cc:	dd01      	ble.n	80011d2 <balance_allowed+0x56>
 80011ce:	2300      	movs	r3, #0
 80011d0:	e019      	b.n	8001206 <balance_allowed+0x8a>
  for (int i=0;i<8;i++) if (c->Tg[i] > BAL_MAX_TEMP_C) return false;	//if the battery is running hot, the BMS will refuse to balance to avoid adding heat to the pack
 80011d2:	2300      	movs	r3, #0
 80011d4:	60fb      	str	r3, [r7, #12]
 80011d6:	e012      	b.n	80011fe <balance_allowed+0x82>
 80011d8:	687a      	ldr	r2, [r7, #4]
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	3306      	adds	r3, #6
 80011de:	009b      	lsls	r3, r3, #2
 80011e0:	4413      	add	r3, r2
 80011e2:	edd3 7a00 	vldr	s15, [r3]
 80011e6:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8001218 <balance_allowed+0x9c>
 80011ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011f2:	dd01      	ble.n	80011f8 <balance_allowed+0x7c>
 80011f4:	2300      	movs	r3, #0
 80011f6:	e006      	b.n	8001206 <balance_allowed+0x8a>
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	3301      	adds	r3, #1
 80011fc:	60fb      	str	r3, [r7, #12]
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	2b07      	cmp	r3, #7
 8001202:	dde9      	ble.n	80011d8 <balance_allowed+0x5c>
  return true;				//if all these conditions are skipped, it finally returns true and givies the balancing FSM green light to start
 8001204:	2301      	movs	r3, #1
}
 8001206:	4618      	mov	r0, r3
 8001208:	3714      	adds	r7, #20
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr
 8001212:	bf00      	nop
 8001214:	3cf5c28f 	.word	0x3cf5c28f
 8001218:	42480000 	.word	0x42480000

0800121c <mode_select>:

/*This function is the "Decision Maker" for the system.
  Its job is to determine which operational state the BMS should enter
  Its after it has finished taking its measurements.*/

static bms_state_t mode_select(const bms_ctx_t *c) {
 800121c:	b480      	push	{r7}
 800121e:	b083      	sub	sp, #12
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]

	// You can later detect charge/discharge from current sign etc.Currently,
	//this function is set up for manual override. Instead of looking at sensors to guess what is happening,
	//it looks for a direct command from you (the user) or a higher-level controller.

  if (c->cmd_force_mode == 1) return BMS_CHARGE;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 800122a:	2b01      	cmp	r3, #1
 800122c:	d101      	bne.n	8001232 <mode_select+0x16>
 800122e:	2303      	movs	r3, #3
 8001230:	e00e      	b.n	8001250 <mode_select+0x34>
  if (c->cmd_force_mode == 2) return BMS_DISCHARGE;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 8001238:	2b02      	cmp	r3, #2
 800123a:	d101      	bne.n	8001240 <mode_select+0x24>
 800123c:	2304      	movs	r3, #4
 800123e:	e007      	b.n	8001250 <mode_select+0x34>
  if (c->cmd_force_mode == 3) return BMS_DEEP_DISCHARGE;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 8001246:	2b03      	cmp	r3, #3
 8001248:	d101      	bne.n	800124e <mode_select+0x32>
 800124a:	2305      	movs	r3, #5
 800124c:	e000      	b.n	8001250 <mode_select+0x34>
  return BMS_DISCHARGE; // default "normal"
 800124e:	2304      	movs	r3, #4
}
 8001250:	4618      	mov	r0, r3
 8001252:	370c      	adds	r7, #12
 8001254:	46bd      	mov	sp, r7
 8001256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125a:	4770      	bx	lr

0800125c <BMS_Init>:

/*This is our Reset or Cold Boot function. Every time our microcontroller starts up,
  this code runs once to ensure the software starts from a clean, safe, and known state.*/

void BMS_Init(bms_ctx_t *c) {
 800125c:	b580      	push	{r7, lr}
 800125e:	b084      	sub	sp, #16
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  c->state = BMS_INIT;					//This places FSM at very first step
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	2200      	movs	r2, #0
 8001268:	701a      	strb	r2, [r3, #0]
  c->faults = 0;						//This clears all safety flags
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	2200      	movs	r2, #0
 800126e:	605a      	str	r2, [r3, #4]
  for (int i=0;i<4;i++) c->Vg[i]=0;		//Sets the cell voltages to 0
 8001270:	2300      	movs	r3, #0
 8001272:	60fb      	str	r3, [r7, #12]
 8001274:	e00a      	b.n	800128c <BMS_Init+0x30>
 8001276:	687a      	ldr	r2, [r7, #4]
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	3302      	adds	r3, #2
 800127c:	009b      	lsls	r3, r3, #2
 800127e:	4413      	add	r3, r2
 8001280:	f04f 0200 	mov.w	r2, #0
 8001284:	601a      	str	r2, [r3, #0]
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	3301      	adds	r3, #1
 800128a:	60fb      	str	r3, [r7, #12]
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	2b03      	cmp	r3, #3
 8001290:	ddf1      	ble.n	8001276 <BMS_Init+0x1a>
  for (int i=0;i<8;i++) c->Tg[i]=25;	//Sets ther temperatures to 25 Celsius as a safe placeholder
 8001292:	2300      	movs	r3, #0
 8001294:	60bb      	str	r3, [r7, #8]
 8001296:	e009      	b.n	80012ac <BMS_Init+0x50>
 8001298:	687a      	ldr	r2, [r7, #4]
 800129a:	68bb      	ldr	r3, [r7, #8]
 800129c:	3306      	adds	r3, #6
 800129e:	009b      	lsls	r3, r3, #2
 80012a0:	4413      	add	r3, r2
 80012a2:	4a15      	ldr	r2, [pc, #84]	@ (80012f8 <BMS_Init+0x9c>)
 80012a4:	601a      	str	r2, [r3, #0]
 80012a6:	68bb      	ldr	r3, [r7, #8]
 80012a8:	3301      	adds	r3, #1
 80012aa:	60bb      	str	r3, [r7, #8]
 80012ac:	68bb      	ldr	r3, [r7, #8]
 80012ae:	2b07      	cmp	r3, #7
 80012b0:	ddf2      	ble.n	8001298 <BMS_Init+0x3c>
  c->I=0;								//Sets the current to 0
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	f04f 0200 	mov.w	r2, #0
 80012b8:	639a      	str	r2, [r3, #56]	@ 0x38
  c->Vmax=0; c->Vmin=0; c->dV=0;		//Resets the calculates statistics
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	f04f 0200 	mov.w	r2, #0
 80012c0:	63da      	str	r2, [r3, #60]	@ 0x3c
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	f04f 0200 	mov.w	r2, #0
 80012c8:	641a      	str	r2, [r3, #64]	@ 0x40
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	f04f 0200 	mov.w	r2, #0
 80012d0:	645a      	str	r2, [r3, #68]	@ 0x44

  c->cmd_balance_enable = 0;			//Balancing is OFF by default
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	2200      	movs	r2, #0
 80012d6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
  c->cmd_deep_enable = 0;				//Deep Discharge is OFF by default
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	2200      	movs	r2, #0
 80012de:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
  c->cmd_force_mode = 0;				//The mode is auto/standby rather than forced to Charging and Discharging
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	2200      	movs	r2, #0
 80012e6:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

  BAL_Init(&g_bal);						//THis calls the initialization for the balancing logic itself
 80012ea:	4804      	ldr	r0, [pc, #16]	@ (80012fc <BMS_Init+0xa0>)
 80012ec:	f7ff fe4c 	bl	8000f88 <BAL_Init>
}
 80012f0:	bf00      	nop
 80012f2:	3710      	adds	r7, #16
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	41c80000 	.word	0x41c80000
 80012fc:	20000200 	.word	0x20000200

08001300 <BMS_UpdateDerived>:

/*This function is the Data Processor. It takes the raw numbers provided by our sensors and
 calculates the statistics that the rest of the FSM uses to make decisions.*/

void BMS_UpdateDerived(bms_ctx_t *c) {		//TO find the extremes Vmax and Vmin
 8001300:	b480      	push	{r7}
 8001302:	b085      	sub	sp, #20
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  c->Vmax = c->Vg[0];
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	689a      	ldr	r2, [r3, #8]
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	63da      	str	r2, [r3, #60]	@ 0x3c
  c->Vmin = c->Vg[0];
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	689a      	ldr	r2, [r3, #8]
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	641a      	str	r2, [r3, #64]	@ 0x40
  for (int i=1;i<4;i++) {
 8001318:	2301      	movs	r3, #1
 800131a:	60fb      	str	r3, [r7, #12]
 800131c:	e030      	b.n	8001380 <BMS_UpdateDerived+0x80>
    if (c->Vg[i] > c->Vmax) c->Vmax = c->Vg[i];
 800131e:	687a      	ldr	r2, [r7, #4]
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	3302      	adds	r3, #2
 8001324:	009b      	lsls	r3, r3, #2
 8001326:	4413      	add	r3, r2
 8001328:	ed93 7a00 	vldr	s14, [r3]
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8001332:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001336:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800133a:	dd07      	ble.n	800134c <BMS_UpdateDerived+0x4c>
 800133c:	687a      	ldr	r2, [r7, #4]
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	3302      	adds	r3, #2
 8001342:	009b      	lsls	r3, r3, #2
 8001344:	4413      	add	r3, r2
 8001346:	681a      	ldr	r2, [r3, #0]
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	63da      	str	r2, [r3, #60]	@ 0x3c
    if (c->Vg[i] < c->Vmin) c->Vmin = c->Vg[i];
 800134c:	687a      	ldr	r2, [r7, #4]
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	3302      	adds	r3, #2
 8001352:	009b      	lsls	r3, r3, #2
 8001354:	4413      	add	r3, r2
 8001356:	ed93 7a00 	vldr	s14, [r3]
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8001360:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001364:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001368:	d507      	bpl.n	800137a <BMS_UpdateDerived+0x7a>
 800136a:	687a      	ldr	r2, [r7, #4]
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	3302      	adds	r3, #2
 8001370:	009b      	lsls	r3, r3, #2
 8001372:	4413      	add	r3, r2
 8001374:	681a      	ldr	r2, [r3, #0]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	641a      	str	r2, [r3, #64]	@ 0x40
  for (int i=1;i<4;i++) {
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	3301      	adds	r3, #1
 800137e:	60fb      	str	r3, [r7, #12]
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	2b03      	cmp	r3, #3
 8001384:	ddcb      	ble.n	800131e <BMS_UpdateDerived+0x1e>
  }
  c->dV = c->Vmax - c->Vmin;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8001392:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
}
 800139c:	bf00      	nop
 800139e:	3714      	adds	r7, #20
 80013a0:	46bd      	mov	sp, r7
 80013a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a6:	4770      	bx	lr

080013a8 <BMS_Step>:



void BMS_Step(bms_ctx_t *c, uint32_t now_ms) {
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b084      	sub	sp, #16
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
 80013b0:	6039      	str	r1, [r7, #0]
  switch (c->state) {
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	781b      	ldrb	r3, [r3, #0]
 80013b6:	2b07      	cmp	r3, #7
 80013b8:	f200 80db 	bhi.w	8001572 <BMS_Step+0x1ca>
 80013bc:	a201      	add	r2, pc, #4	@ (adr r2, 80013c4 <BMS_Step+0x1c>)
 80013be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013c2:	bf00      	nop
 80013c4:	080013e5 	.word	0x080013e5
 80013c8:	080013f7 	.word	0x080013f7
 80013cc:	08001403 	.word	0x08001403
 80013d0:	08001429 	.word	0x08001429
 80013d4:	08001461 	.word	0x08001461
 80013d8:	080014bd 	.word	0x080014bd
 80013dc:	08001519 	.word	0x08001519
 80013e0:	08001559 	.word	0x08001559
    case BMS_INIT:
      all_off();
 80013e4:	f7ff fe5a 	bl	800109c <all_off>
      BAL_Stop(&g_bal);
 80013e8:	4864      	ldr	r0, [pc, #400]	@ (800157c <BMS_Step+0x1d4>)
 80013ea:	f7ff fddd 	bl	8000fa8 <BAL_Stop>
      c->state = BMS_STANDBY;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	2201      	movs	r2, #1
 80013f2:	701a      	strb	r2, [r3, #0]
      break;
 80013f4:	e0bd      	b.n	8001572 <BMS_Step+0x1ca>

    case BMS_STANDBY:
      // low activity waiting; you can add a wake condition
      all_off();
 80013f6:	f7ff fe51 	bl	800109c <all_off>
      c->state = BMS_MEASURE;
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	2202      	movs	r2, #2
 80013fe:	701a      	strb	r2, [r3, #0]
      break;
 8001400:	e0b7      	b.n	8001572 <BMS_Step+0x1ca>

    case BMS_MEASURE:
      BMS_UpdateDerived(c);
 8001402:	6878      	ldr	r0, [r7, #4]
 8001404:	f7ff ff7c 	bl	8001300 <BMS_UpdateDerived>
      check_faults(c);
 8001408:	6878      	ldr	r0, [r7, #4]
 800140a:	f7ff fe53 	bl	80010b4 <check_faults>
      if (c->state == BMS_FAULT) break;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	781b      	ldrb	r3, [r3, #0]
 8001412:	2b07      	cmp	r3, #7
 8001414:	f000 80a6 	beq.w	8001564 <BMS_Step+0x1bc>

      // After measure, choose mode
      c->state = mode_select(c);
 8001418:	6878      	ldr	r0, [r7, #4]
 800141a:	f7ff feff 	bl	800121c <mode_select>
 800141e:	4603      	mov	r3, r0
 8001420:	461a      	mov	r2, r3
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	701a      	strb	r2, [r3, #0]
      break;
 8001426:	e0a4      	b.n	8001572 <BMS_Step+0x1ca>

    case BMS_CHARGE:
      // "enforce charge current limit - stop/limit at OV/OT/OC"
      BMS_HW_SetChargeEnable(true);
 8001428:	2001      	movs	r0, #1
 800142a:	f000 f8ab 	bl	8001584 <BMS_HW_SetChargeEnable>
      BMS_HW_SetDischargeEnable(false);
 800142e:	2000      	movs	r0, #0
 8001430:	f000 f8b3 	bl	800159a <BMS_HW_SetDischargeEnable>

      check_faults(c);
 8001434:	6878      	ldr	r0, [r7, #4]
 8001436:	f7ff fe3d 	bl	80010b4 <check_faults>
      if (c->state == BMS_FAULT) break;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	781b      	ldrb	r3, [r3, #0]
 800143e:	2b07      	cmp	r3, #7
 8001440:	f000 8092 	beq.w	8001568 <BMS_Step+0x1c0>

      if (balance_allowed(c)) c->state = BMS_BALANCE;
 8001444:	6878      	ldr	r0, [r7, #4]
 8001446:	f7ff fe99 	bl	800117c <balance_allowed>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d003      	beq.n	8001458 <BMS_Step+0xb0>
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2206      	movs	r2, #6
 8001454:	701a      	strb	r2, [r3, #0]
      else c->state = BMS_MEASURE;
      break;
 8001456:	e08c      	b.n	8001572 <BMS_Step+0x1ca>
      else c->state = BMS_MEASURE;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2202      	movs	r2, #2
 800145c:	701a      	strb	r2, [r3, #0]
      break;
 800145e:	e088      	b.n	8001572 <BMS_Step+0x1ca>

    case BMS_DISCHARGE:
      // "enforce discharge current limit - normal UV cutoff"
      BMS_HW_SetChargeEnable(false);
 8001460:	2000      	movs	r0, #0
 8001462:	f000 f88f 	bl	8001584 <BMS_HW_SetChargeEnable>
      BMS_HW_SetDischargeEnable(true);
 8001466:	2001      	movs	r0, #1
 8001468:	f000 f897 	bl	800159a <BMS_HW_SetDischargeEnable>

      check_faults(c);
 800146c:	6878      	ldr	r0, [r7, #4]
 800146e:	f7ff fe21 	bl	80010b4 <check_faults>
      if (c->state == BMS_FAULT) break;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	781b      	ldrb	r3, [r3, #0]
 8001476:	2b07      	cmp	r3, #7
 8001478:	d078      	beq.n	800156c <BMS_Step+0x1c4>

      // optional deep-discharge path
      if (c->cmd_deep_enable && (c->Vmin < UV_LIMIT_V)) c->state = BMS_DEEP_DISCHARGE;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8001480:	2b00      	cmp	r3, #0
 8001482:	d00d      	beq.n	80014a0 <BMS_Step+0xf8>
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 800148a:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800148e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001492:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001496:	d503      	bpl.n	80014a0 <BMS_Step+0xf8>
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	2205      	movs	r2, #5
 800149c:	701a      	strb	r2, [r3, #0]
      else if (balance_allowed(c)) c->state = BMS_BALANCE;
      else c->state = BMS_MEASURE;
      break;
 800149e:	e068      	b.n	8001572 <BMS_Step+0x1ca>
      else if (balance_allowed(c)) c->state = BMS_BALANCE;
 80014a0:	6878      	ldr	r0, [r7, #4]
 80014a2:	f7ff fe6b 	bl	800117c <balance_allowed>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d003      	beq.n	80014b4 <BMS_Step+0x10c>
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	2206      	movs	r2, #6
 80014b0:	701a      	strb	r2, [r3, #0]
      break;
 80014b2:	e05e      	b.n	8001572 <BMS_Step+0x1ca>
      else c->state = BMS_MEASURE;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	2202      	movs	r2, #2
 80014b8:	701a      	strb	r2, [r3, #0]
      break;
 80014ba:	e05a      	b.n	8001572 <BMS_Step+0x1ca>

    case BMS_DEEP_DISCHARGE:
      // "controlled discharge toward 0V - hard safety stop"
      if (!c->cmd_deep_enable) { c->state = BMS_MEASURE; break; }
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d103      	bne.n	80014ce <BMS_Step+0x126>
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	2202      	movs	r2, #2
 80014ca:	701a      	strb	r2, [r3, #0]
 80014cc:	e051      	b.n	8001572 <BMS_Step+0x1ca>

      BMS_HW_SetChargeEnable(false);
 80014ce:	2000      	movs	r0, #0
 80014d0:	f000 f858 	bl	8001584 <BMS_HW_SetChargeEnable>
      BMS_HW_SetDischargeEnable(true);
 80014d4:	2001      	movs	r0, #1
 80014d6:	f000 f860 	bl	800159a <BMS_HW_SetDischargeEnable>

      // hard stop (safety)
      if (c->Vmin < DEEP_UV_LIMIT_V) {
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 80014e0:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 80014e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ec:	d509      	bpl.n	8001502 <BMS_Step+0x15a>
        c->faults |= FAULT_UV;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	f043 0202 	orr.w	r2, r3, #2
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	605a      	str	r2, [r3, #4]
        c->state = BMS_FAULT;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	2207      	movs	r2, #7
 80014fe:	701a      	strb	r2, [r3, #0]
        break;
 8001500:	e037      	b.n	8001572 <BMS_Step+0x1ca>
      }

      check_faults(c);
 8001502:	6878      	ldr	r0, [r7, #4]
 8001504:	f7ff fdd6 	bl	80010b4 <check_faults>
      if (c->state == BMS_FAULT) break;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	2b07      	cmp	r3, #7
 800150e:	d02f      	beq.n	8001570 <BMS_Step+0x1c8>

      c->state = BMS_MEASURE;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	2202      	movs	r2, #2
 8001514:	701a      	strb	r2, [r3, #0]
      break;
 8001516:	e02c      	b.n	8001572 <BMS_Step+0x1ca>

    case BMS_BALANCE: {
      // balancing sub-FSM
      bool en = balance_allowed(c);
 8001518:	6878      	ldr	r0, [r7, #4]
 800151a:	f7ff fe2f 	bl	800117c <balance_allowed>
 800151e:	4603      	mov	r3, r0
 8001520:	73fb      	strb	r3, [r7, #15]
      BAL_Tick(&g_bal, now_ms, en);
 8001522:	7bfb      	ldrb	r3, [r7, #15]
 8001524:	461a      	mov	r2, r3
 8001526:	6839      	ldr	r1, [r7, #0]
 8001528:	4814      	ldr	r0, [pc, #80]	@ (800157c <BMS_Step+0x1d4>)
 800152a:	f7ff fd4b 	bl	8000fc4 <BAL_Tick>

      // stop when dV small
      if (c->dV <= DV_STOP_V) {
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8001534:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8001580 <BMS_Step+0x1d8>
 8001538:	eef4 7ac7 	vcmpe.f32	s15, s14
 800153c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001540:	d806      	bhi.n	8001550 <BMS_Step+0x1a8>
        BAL_Stop(&g_bal);
 8001542:	480e      	ldr	r0, [pc, #56]	@ (800157c <BMS_Step+0x1d4>)
 8001544:	f7ff fd30 	bl	8000fa8 <BAL_Stop>
        c->state = BMS_MEASURE;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	2202      	movs	r2, #2
 800154c:	701a      	strb	r2, [r3, #0]
      } else {
        c->state = BMS_MEASURE;
      }
    } break;
 800154e:	e010      	b.n	8001572 <BMS_Step+0x1ca>
        c->state = BMS_MEASURE;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	2202      	movs	r2, #2
 8001554:	701a      	strb	r2, [r3, #0]
    } break;
 8001556:	e00c      	b.n	8001572 <BMS_Step+0x1ca>

    case BMS_FAULT:
      // latch + log; all off
      all_off();
 8001558:	f7ff fda0 	bl	800109c <all_off>
      BAL_Stop(&g_bal);
 800155c:	4807      	ldr	r0, [pc, #28]	@ (800157c <BMS_Step+0x1d4>)
 800155e:	f7ff fd23 	bl	8000fa8 <BAL_Stop>
      // stays latched until reset command (you can add one)
      break;
 8001562:	e006      	b.n	8001572 <BMS_Step+0x1ca>
      if (c->state == BMS_FAULT) break;
 8001564:	bf00      	nop
 8001566:	e004      	b.n	8001572 <BMS_Step+0x1ca>
      if (c->state == BMS_FAULT) break;
 8001568:	bf00      	nop
 800156a:	e002      	b.n	8001572 <BMS_Step+0x1ca>
      if (c->state == BMS_FAULT) break;
 800156c:	bf00      	nop
 800156e:	e000      	b.n	8001572 <BMS_Step+0x1ca>
      if (c->state == BMS_FAULT) break;
 8001570:	bf00      	nop
  }
}
 8001572:	bf00      	nop
 8001574:	3710      	adds	r7, #16
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	20000200 	.word	0x20000200
 8001580:	3c23d70a 	.word	0x3c23d70a

08001584 <BMS_HW_SetChargeEnable>:
  BMS_HW_SetChargeEnable(false);
  BMS_HW_SetDischargeEnable(false);
  BMS_HW_Balance_AllOff();
}

void BMS_HW_SetChargeEnable(bool on) {
 8001584:	b480      	push	{r7}
 8001586:	b083      	sub	sp, #12
 8001588:	af00      	add	r7, sp, #0
 800158a:	4603      	mov	r3, r0
 800158c:	71fb      	strb	r3, [r7, #7]
  (void)on; // TODO: map to GPIO later
}
 800158e:	bf00      	nop
 8001590:	370c      	adds	r7, #12
 8001592:	46bd      	mov	sp, r7
 8001594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001598:	4770      	bx	lr

0800159a <BMS_HW_SetDischargeEnable>:

void BMS_HW_SetDischargeEnable(bool on) {
 800159a:	b480      	push	{r7}
 800159c:	b083      	sub	sp, #12
 800159e:	af00      	add	r7, sp, #0
 80015a0:	4603      	mov	r3, r0
 80015a2:	71fb      	strb	r3, [r7, #7]
  (void)on; // TODO: map to GPIO later
}
 80015a4:	bf00      	nop
 80015a6:	370c      	adds	r7, #12
 80015a8:	46bd      	mov	sp, r7
 80015aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ae:	4770      	bx	lr

080015b0 <BMS_HW_Balance_AllOff>:

void BMS_HW_Balance_AllOff(void) { PWM_TIM2_AllOff(); }
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	f000 fb8e 	bl	8001cd4 <PWM_TIM2_AllOff>
 80015b8:	bf00      	nop
 80015ba:	bd80      	pop	{r7, pc}

080015bc <BMS_HW_Balance_S1>:
void BMS_HW_Balance_S1(uint8_t duty) { PWM_TIM2_SetDuty_CH2(duty); }
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	4603      	mov	r3, r0
 80015c4:	71fb      	strb	r3, [r7, #7]
 80015c6:	79fb      	ldrb	r3, [r7, #7]
 80015c8:	4618      	mov	r0, r3
 80015ca:	f000 fb61 	bl	8001c90 <PWM_TIM2_SetDuty_CH2>
 80015ce:	bf00      	nop
 80015d0:	3708      	adds	r7, #8
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}

080015d6 <BMS_HW_Balance_S2>:
void BMS_HW_Balance_S2(uint8_t duty) { PWM_TIM2_SetDuty_CH3(duty); }
 80015d6:	b580      	push	{r7, lr}
 80015d8:	b082      	sub	sp, #8
 80015da:	af00      	add	r7, sp, #0
 80015dc:	4603      	mov	r3, r0
 80015de:	71fb      	strb	r3, [r7, #7]
 80015e0:	79fb      	ldrb	r3, [r7, #7]
 80015e2:	4618      	mov	r0, r3
 80015e4:	f000 fb65 	bl	8001cb2 <PWM_TIM2_SetDuty_CH3>
 80015e8:	bf00      	nop
 80015ea:	3708      	adds	r7, #8
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}

080015f0 <clock_init_minimal>:
#include "bms_fsm.h"
#include "bms_config.h"
#include <stdio.h>
#include "uart_vcp.h"

static void clock_init_minimal(void) {
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
  // Keep whatever CubeIDE startup gives you.
  // If you want a full RCC config, tell me your target SYSCLK.
}
 80015f4:	bf00      	nop
 80015f6:	46bd      	mov	sp, r7
 80015f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fc:	4770      	bx	lr

080015fe <group_v_from_adc>:

// Placeholder conversions (replace with real divider/therm/hall equations)
static float group_v_from_adc(float vadc) { return vadc * 2.0f; } // TODO divider ratio
 80015fe:	b480      	push	{r7}
 8001600:	b083      	sub	sp, #12
 8001602:	af00      	add	r7, sp, #0
 8001604:	ed87 0a01 	vstr	s0, [r7, #4]
 8001608:	edd7 7a01 	vldr	s15, [r7, #4]
 800160c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001610:	eeb0 0a67 	vmov.f32	s0, s15
 8001614:	370c      	adds	r7, #12
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr
	...

08001620 <temp_c_from_adc>:
static float temp_c_from_adc(float vadc)  { (void)vadc; return 25.0f; } // TODO therm
 8001620:	b480      	push	{r7}
 8001622:	b083      	sub	sp, #12
 8001624:	af00      	add	r7, sp, #0
 8001626:	ed87 0a01 	vstr	s0, [r7, #4]
 800162a:	4b05      	ldr	r3, [pc, #20]	@ (8001640 <temp_c_from_adc+0x20>)
 800162c:	ee07 3a90 	vmov	s15, r3
 8001630:	eeb0 0a67 	vmov.f32	s0, s15
 8001634:	370c      	adds	r7, #12
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	41c80000 	.word	0x41c80000

08001644 <curr_a_from_adc>:
static float curr_a_from_adc(float vadc)  { return (vadc - 1.65f) * 20.0f; } // TODO hall
 8001644:	b480      	push	{r7}
 8001646:	b083      	sub	sp, #12
 8001648:	af00      	add	r7, sp, #0
 800164a:	ed87 0a01 	vstr	s0, [r7, #4]
 800164e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001652:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8001670 <curr_a_from_adc+0x2c>
 8001656:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800165a:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 800165e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001662:	eeb0 0a67 	vmov.f32	s0, s15
 8001666:	370c      	adds	r7, #12
 8001668:	46bd      	mov	sp, r7
 800166a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166e:	4770      	bx	lr
 8001670:	3fd33333 	.word	0x3fd33333

08001674 <send_telemetry>:

static void send_telemetry(const bms_ctx_t *c) {
 8001674:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001678:	b0d7      	sub	sp, #348	@ 0x15c
 800167a:	af0e      	add	r7, sp, #56	@ 0x38
 800167c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001680:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001684:	6018      	str	r0, [r3, #0]
  char line[256];
  int k = snprintf(line, sizeof(line),
    "S=%u,F=0x%08lX,V=%.3f,%.3f,%.3f,%.3f,dV=%.3f,I=%.2f\r\n",
    (unsigned)c->state, (unsigned long)c->faults,
 8001686:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800168a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	781b      	ldrb	r3, [r3, #0]
  int k = snprintf(line, sizeof(line),
 8001692:	613b      	str	r3, [r7, #16]
    (unsigned)c->state, (unsigned long)c->faults,
 8001694:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001698:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	685e      	ldr	r6, [r3, #4]
    (double)c->Vg[0],(double)c->Vg[1],(double)c->Vg[2],(double)c->Vg[3],
 80016a0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80016a4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	689b      	ldr	r3, [r3, #8]
  int k = snprintf(line, sizeof(line),
 80016ac:	4618      	mov	r0, r3
 80016ae:	f7fe ff6b 	bl	8000588 <__aeabi_f2d>
 80016b2:	4680      	mov	r8, r0
 80016b4:	4689      	mov	r9, r1
    (double)c->Vg[0],(double)c->Vg[1],(double)c->Vg[2],(double)c->Vg[3],
 80016b6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80016ba:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	68db      	ldr	r3, [r3, #12]
  int k = snprintf(line, sizeof(line),
 80016c2:	4618      	mov	r0, r3
 80016c4:	f7fe ff60 	bl	8000588 <__aeabi_f2d>
 80016c8:	4682      	mov	sl, r0
 80016ca:	468b      	mov	fp, r1
    (double)c->Vg[0],(double)c->Vg[1],(double)c->Vg[2],(double)c->Vg[3],
 80016cc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80016d0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	691b      	ldr	r3, [r3, #16]
  int k = snprintf(line, sizeof(line),
 80016d8:	4618      	mov	r0, r3
 80016da:	f7fe ff55 	bl	8000588 <__aeabi_f2d>
 80016de:	e9c7 0102 	strd	r0, r1, [r7, #8]
    (double)c->Vg[0],(double)c->Vg[1],(double)c->Vg[2],(double)c->Vg[3],
 80016e2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80016e6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	695b      	ldr	r3, [r3, #20]
  int k = snprintf(line, sizeof(line),
 80016ee:	4618      	mov	r0, r3
 80016f0:	f7fe ff4a 	bl	8000588 <__aeabi_f2d>
 80016f4:	e9c7 0100 	strd	r0, r1, [r7]
    (double)c->dV, (double)c->I
 80016f8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80016fc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  int k = snprintf(line, sizeof(line),
 8001704:	4618      	mov	r0, r3
 8001706:	f7fe ff3f 	bl	8000588 <__aeabi_f2d>
 800170a:	4604      	mov	r4, r0
 800170c:	460d      	mov	r5, r1
    (double)c->dV, (double)c->I
 800170e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001712:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  int k = snprintf(line, sizeof(line),
 800171a:	4618      	mov	r0, r3
 800171c:	f7fe ff34 	bl	8000588 <__aeabi_f2d>
 8001720:	4602      	mov	r2, r0
 8001722:	460b      	mov	r3, r1
 8001724:	f107 001c 	add.w	r0, r7, #28
 8001728:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800172c:	e9cd 450a 	strd	r4, r5, [sp, #40]	@ 0x28
 8001730:	ed97 7b00 	vldr	d7, [r7]
 8001734:	ed8d 7b08 	vstr	d7, [sp, #32]
 8001738:	ed97 7b02 	vldr	d7, [r7, #8]
 800173c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001740:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8001744:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001748:	9600      	str	r6, [sp, #0]
 800174a:	693b      	ldr	r3, [r7, #16]
 800174c:	4a0a      	ldr	r2, [pc, #40]	@ (8001778 <send_telemetry+0x104>)
 800174e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001752:	f001 f9d9 	bl	8002b08 <sniprintf>
 8001756:	f8c7 011c 	str.w	r0, [r7, #284]	@ 0x11c
  );
  if (k > 0) UART2_WriteStr(line);
 800175a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800175e:	2b00      	cmp	r3, #0
 8001760:	dd04      	ble.n	800176c <send_telemetry+0xf8>
 8001762:	f107 031c 	add.w	r3, r7, #28
 8001766:	4618      	mov	r0, r3
 8001768:	f000 fce0 	bl	800212c <UART2_WriteStr>
}
 800176c:	bf00      	nop
 800176e:	f507 7792 	add.w	r7, r7, #292	@ 0x124
 8001772:	46bd      	mov	sp, r7
 8001774:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001778:	08004f38 	.word	0x08004f38

0800177c <handle_cmd>:

static void handle_cmd(char *line, bms_ctx_t *c) {
 800177c:	b480      	push	{r7}
 800177e:	b085      	sub	sp, #20
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
 8001784:	6039      	str	r1, [r7, #0]
  // Commands:
  // BAL 0/1
  // DEEP 0/1
  // MODE AUTO/CHG/DSG/DEEP
  if (line[0]=='B' && line[1]=='A' && line[2]=='L') {
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	2b42      	cmp	r3, #66	@ 0x42
 800178c:	d118      	bne.n	80017c0 <handle_cmd+0x44>
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	3301      	adds	r3, #1
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	2b41      	cmp	r3, #65	@ 0x41
 8001796:	d113      	bne.n	80017c0 <handle_cmd+0x44>
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	3302      	adds	r3, #2
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	2b4c      	cmp	r3, #76	@ 0x4c
 80017a0:	d10e      	bne.n	80017c0 <handle_cmd+0x44>
    int v = (line[4] == '1');
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	3304      	adds	r3, #4
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	2b31      	cmp	r3, #49	@ 0x31
 80017aa:	bf0c      	ite	eq
 80017ac:	2301      	moveq	r3, #1
 80017ae:	2300      	movne	r3, #0
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	60fb      	str	r3, [r7, #12]
    c->cmd_balance_enable = (uint8_t)v;
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	b2da      	uxtb	r2, r3
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    return;
 80017be:	e086      	b.n	80018ce <handle_cmd+0x152>
  }
  if (line[0]=='D' && line[1]=='E' && line[2]=='E' && line[3]=='P') {
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	2b44      	cmp	r3, #68	@ 0x44
 80017c6:	d11d      	bne.n	8001804 <handle_cmd+0x88>
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	3301      	adds	r3, #1
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	2b45      	cmp	r3, #69	@ 0x45
 80017d0:	d118      	bne.n	8001804 <handle_cmd+0x88>
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	3302      	adds	r3, #2
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	2b45      	cmp	r3, #69	@ 0x45
 80017da:	d113      	bne.n	8001804 <handle_cmd+0x88>
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	3303      	adds	r3, #3
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	2b50      	cmp	r3, #80	@ 0x50
 80017e4:	d10e      	bne.n	8001804 <handle_cmd+0x88>
    int v = (line[5] == '1');
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	3305      	adds	r3, #5
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	2b31      	cmp	r3, #49	@ 0x31
 80017ee:	bf0c      	ite	eq
 80017f0:	2301      	moveq	r3, #1
 80017f2:	2300      	movne	r3, #0
 80017f4:	b2db      	uxtb	r3, r3
 80017f6:	60bb      	str	r3, [r7, #8]
    c->cmd_deep_enable = (uint8_t)v;
 80017f8:	68bb      	ldr	r3, [r7, #8]
 80017fa:	b2da      	uxtb	r2, r3
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
    return;
 8001802:	e064      	b.n	80018ce <handle_cmd+0x152>
  }
  if (line[0]=='M' && line[1]=='O' && line[2]=='D' && line[3]=='E') {
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	2b4d      	cmp	r3, #77	@ 0x4d
 800180a:	d140      	bne.n	800188e <handle_cmd+0x112>
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	3301      	adds	r3, #1
 8001810:	781b      	ldrb	r3, [r3, #0]
 8001812:	2b4f      	cmp	r3, #79	@ 0x4f
 8001814:	d13b      	bne.n	800188e <handle_cmd+0x112>
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	3302      	adds	r3, #2
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	2b44      	cmp	r3, #68	@ 0x44
 800181e:	d136      	bne.n	800188e <handle_cmd+0x112>
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	3303      	adds	r3, #3
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	2b45      	cmp	r3, #69	@ 0x45
 8001828:	d131      	bne.n	800188e <handle_cmd+0x112>
    if (line[5]=='A') c->cmd_force_mode = 0;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	3305      	adds	r3, #5
 800182e:	781b      	ldrb	r3, [r3, #0]
 8001830:	2b41      	cmp	r3, #65	@ 0x41
 8001832:	d104      	bne.n	800183e <handle_cmd+0xc2>
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	2200      	movs	r2, #0
 8001838:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
    else if (line[5]=='C') c->cmd_force_mode = 1;
    else if (line[5]=='D' && line[6]=='S') c->cmd_force_mode = 2;
    else if (line[5]=='D' && line[6]=='E') c->cmd_force_mode = 3;
    return;
 800183c:	e046      	b.n	80018cc <handle_cmd+0x150>
    else if (line[5]=='C') c->cmd_force_mode = 1;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	3305      	adds	r3, #5
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	2b43      	cmp	r3, #67	@ 0x43
 8001846:	d104      	bne.n	8001852 <handle_cmd+0xd6>
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	2201      	movs	r2, #1
 800184c:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
    return;
 8001850:	e03c      	b.n	80018cc <handle_cmd+0x150>
    else if (line[5]=='D' && line[6]=='S') c->cmd_force_mode = 2;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	3305      	adds	r3, #5
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	2b44      	cmp	r3, #68	@ 0x44
 800185a:	d109      	bne.n	8001870 <handle_cmd+0xf4>
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	3306      	adds	r3, #6
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	2b53      	cmp	r3, #83	@ 0x53
 8001864:	d104      	bne.n	8001870 <handle_cmd+0xf4>
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	2202      	movs	r2, #2
 800186a:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
    return;
 800186e:	e02d      	b.n	80018cc <handle_cmd+0x150>
    else if (line[5]=='D' && line[6]=='E') c->cmd_force_mode = 3;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	3305      	adds	r3, #5
 8001874:	781b      	ldrb	r3, [r3, #0]
 8001876:	2b44      	cmp	r3, #68	@ 0x44
 8001878:	d128      	bne.n	80018cc <handle_cmd+0x150>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	3306      	adds	r3, #6
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	2b45      	cmp	r3, #69	@ 0x45
 8001882:	d123      	bne.n	80018cc <handle_cmd+0x150>
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	2203      	movs	r2, #3
 8001888:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
    return;
 800188c:	e01e      	b.n	80018cc <handle_cmd+0x150>
  }
  if (line[0]=='R' && line[1]=='E' && line[2]=='S' && line[3]=='E' && line[4]=='T') {
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	2b52      	cmp	r3, #82	@ 0x52
 8001894:	d11b      	bne.n	80018ce <handle_cmd+0x152>
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	3301      	adds	r3, #1
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	2b45      	cmp	r3, #69	@ 0x45
 800189e:	d116      	bne.n	80018ce <handle_cmd+0x152>
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	3302      	adds	r3, #2
 80018a4:	781b      	ldrb	r3, [r3, #0]
 80018a6:	2b53      	cmp	r3, #83	@ 0x53
 80018a8:	d111      	bne.n	80018ce <handle_cmd+0x152>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	3303      	adds	r3, #3
 80018ae:	781b      	ldrb	r3, [r3, #0]
 80018b0:	2b45      	cmp	r3, #69	@ 0x45
 80018b2:	d10c      	bne.n	80018ce <handle_cmd+0x152>
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	3304      	adds	r3, #4
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	2b54      	cmp	r3, #84	@ 0x54
 80018bc:	d107      	bne.n	80018ce <handle_cmd+0x152>
    // reset faults (simple)
    c->faults = 0;
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	2200      	movs	r2, #0
 80018c2:	605a      	str	r2, [r3, #4]
    c->state = BMS_INIT;
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	2200      	movs	r2, #0
 80018c8:	701a      	strb	r2, [r3, #0]
    return;
 80018ca:	e000      	b.n	80018ce <handle_cmd+0x152>
    return;
 80018cc:	bf00      	nop
  }
}
 80018ce:	3714      	adds	r7, #20
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr

080018d8 <main>:

int main(void) {
 80018d8:	b580      	push	{r7, lr}
 80018da:	b0bc      	sub	sp, #240	@ 0xf0
 80018dc:	af00      	add	r7, sp, #0
  clock_init_minimal();
 80018de:	f7ff fe87 	bl	80015f0 <clock_init_minimal>
  // If you know your clocks:
  // - cpu_hz for SysTick
  // - pclk1_hz for UART2
  // - tim2_clk for PWM_TIM2_Init
  // For bring-up, you can keep defaults; update later once RCC is finalized.
  timebase_init_1ms(16000000U);         // update if SYSCLK differs
 80018e2:	485c      	ldr	r0, [pc, #368]	@ (8001a54 <main+0x17c>)
 80018e4:	f000 fb20 	bl	8001f28 <timebase_init_1ms>
  UART2_Init(16000000U, 115200);        // update with real PCLK1
 80018e8:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 80018ec:	4859      	ldr	r0, [pc, #356]	@ (8001a54 <main+0x17c>)
 80018ee:	f000 fba5 	bl	800203c <UART2_Init>
  ADC_DMA_Init();
 80018f2:	f7ff fac3 	bl	8000e7c <ADC_DMA_Init>
  ADC_DMA_Start();
 80018f6:	f7ff fb0d 	bl	8000f14 <ADC_DMA_Start>

  PWM_TIM2_Init(16000000U, 1000U);      // update with real TIM2 clock
 80018fa:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80018fe:	4855      	ldr	r0, [pc, #340]	@ (8001a54 <main+0x17c>)
 8001900:	f000 f90a 	bl	8001b18 <PWM_TIM2_Init>
  PWM_TIM2_AllOff();
 8001904:	f000 f9e6 	bl	8001cd4 <PWM_TIM2_AllOff>

  bms_ctx_t ctx;
  BMS_Init(&ctx);
 8001908:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 800190c:	4618      	mov	r0, r3
 800190e:	f7ff fca5 	bl	800125c <BMS_Init>

  uint32_t t_meas = 0, t_tel = 0;
 8001912:	2300      	movs	r3, #0
 8001914:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001918:	2300      	movs	r3, #0
 800191a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
  char cmd[128];

  while (1) {
    uint32_t now = millis();
 800191e:	f000 faf7 	bl	8001f10 <millis>
 8001922:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

    // Commands from Python
    while (UART2_ReadLine(cmd, sizeof(cmd))) {
 8001926:	e006      	b.n	8001936 <main+0x5e>
      handle_cmd(cmd, &ctx);
 8001928:	f107 0280 	add.w	r2, r7, #128	@ 0x80
 800192c:	463b      	mov	r3, r7
 800192e:	4611      	mov	r1, r2
 8001930:	4618      	mov	r0, r3
 8001932:	f7ff ff23 	bl	800177c <handle_cmd>
    while (UART2_ReadLine(cmd, sizeof(cmd))) {
 8001936:	463b      	mov	r3, r7
 8001938:	2180      	movs	r1, #128	@ 0x80
 800193a:	4618      	mov	r0, r3
 800193c:	f000 fc22 	bl	8002184 <UART2_ReadLine>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d1f0      	bne.n	8001928 <main+0x50>
    }

    // Measurements (every MEASURE_PERIOD_MS)
    if (now - t_meas >= MEASURE_PERIOD_MS) {
 8001946:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800194a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800194e:	1ad3      	subs	r3, r2, r3
 8001950:	2b31      	cmp	r3, #49	@ 0x31
 8001952:	d96d      	bls.n	8001a30 <main+0x158>
      t_meas = now;
 8001954:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001958:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec

      const adc_frame_t *f = ADC_GetFrame();
 800195c:	f7ff faea 	bl	8000f34 <ADC_GetFrame>
 8001960:	f8c7 00d8 	str.w	r0, [r7, #216]	@ 0xd8

      // Buffer order must match adc_dma.c:
      // [0..3]=V, [4..11]=T, [12]=I
      for (int i=0;i<4;i++) {
 8001964:	2300      	movs	r3, #0
 8001966:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800196a:	e01e      	b.n	80019aa <main+0xd2>
        float vadc = adc_raw_to_v(f->raw[i]);
 800196c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001970:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8001974:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001978:	4618      	mov	r0, r3
 800197a:	f7ff fae5 	bl	8000f48 <adc_raw_to_v>
 800197e:	ed87 0a33 	vstr	s0, [r7, #204]	@ 0xcc
        ctx.Vg[i] = group_v_from_adc(vadc);
 8001982:	ed97 0a33 	vldr	s0, [r7, #204]	@ 0xcc
 8001986:	f7ff fe3a 	bl	80015fe <group_v_from_adc>
 800198a:	eef0 7a40 	vmov.f32	s15, s0
 800198e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001992:	3302      	adds	r3, #2
 8001994:	009b      	lsls	r3, r3, #2
 8001996:	33f0      	adds	r3, #240	@ 0xf0
 8001998:	443b      	add	r3, r7
 800199a:	3b70      	subs	r3, #112	@ 0x70
 800199c:	edc3 7a00 	vstr	s15, [r3]
      for (int i=0;i<4;i++) {
 80019a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80019a4:	3301      	adds	r3, #1
 80019a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80019aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80019ae:	2b03      	cmp	r3, #3
 80019b0:	dddc      	ble.n	800196c <main+0x94>
      }

      for (int i=0;i<8;i++) {
 80019b2:	2300      	movs	r3, #0
 80019b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80019b8:	e01f      	b.n	80019fa <main+0x122>
        float vadc = adc_raw_to_v(f->raw[4+i]);
 80019ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80019be:	1d1a      	adds	r2, r3, #4
 80019c0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80019c4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80019c8:	4618      	mov	r0, r3
 80019ca:	f7ff fabd 	bl	8000f48 <adc_raw_to_v>
 80019ce:	ed87 0a34 	vstr	s0, [r7, #208]	@ 0xd0
        ctx.Tg[i] = temp_c_from_adc(vadc);
 80019d2:	ed97 0a34 	vldr	s0, [r7, #208]	@ 0xd0
 80019d6:	f7ff fe23 	bl	8001620 <temp_c_from_adc>
 80019da:	eef0 7a40 	vmov.f32	s15, s0
 80019de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80019e2:	3306      	adds	r3, #6
 80019e4:	009b      	lsls	r3, r3, #2
 80019e6:	33f0      	adds	r3, #240	@ 0xf0
 80019e8:	443b      	add	r3, r7
 80019ea:	3b70      	subs	r3, #112	@ 0x70
 80019ec:	edc3 7a00 	vstr	s15, [r3]
      for (int i=0;i<8;i++) {
 80019f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80019f4:	3301      	adds	r3, #1
 80019f6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80019fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80019fe:	2b07      	cmp	r3, #7
 8001a00:	dddb      	ble.n	80019ba <main+0xe2>
      }

      float iadc = adc_raw_to_v(f->raw[12]);
 8001a02:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001a06:	8b1b      	ldrh	r3, [r3, #24]
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f7ff fa9d 	bl	8000f48 <adc_raw_to_v>
 8001a0e:	ed87 0a35 	vstr	s0, [r7, #212]	@ 0xd4
      ctx.I = curr_a_from_adc(iadc);
 8001a12:	ed97 0a35 	vldr	s0, [r7, #212]	@ 0xd4
 8001a16:	f7ff fe15 	bl	8001644 <curr_a_from_adc>
 8001a1a:	eef0 7a40 	vmov.f32	s15, s0
 8001a1e:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8

      // Step the FSM
      BMS_Step(&ctx, now);
 8001a22:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8001a26:	f8d7 10dc 	ldr.w	r1, [r7, #220]	@ 0xdc
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f7ff fcbc 	bl	80013a8 <BMS_Step>
    }

    // Telemetry
    if (now - t_tel >= TELEMETRY_MS) {
 8001a30:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8001a34:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8001a38:	1ad3      	subs	r3, r2, r3
 8001a3a:	2bc7      	cmp	r3, #199	@ 0xc7
 8001a3c:	f67f af6f 	bls.w	800191e <main+0x46>
      t_tel = now;
 8001a40:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001a44:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
      send_telemetry(&ctx);
 8001a48:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f7ff fe11 	bl	8001674 <send_telemetry>
  while (1) {
 8001a52:	e764      	b.n	800191e <main+0x46>
 8001a54:	00f42400 	.word	0x00f42400

08001a58 <USART2_IRQHandler>:
    }
  }
}

void USART2_IRQHandler(void) { UART2_OnRxIRQ(); }
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
 8001a5c:	f000 fb7c 	bl	8002158 <UART2_OnRxIRQ>
 8001a60:	bf00      	nop
 8001a62:	bd80      	pop	{r7, pc}

08001a64 <gpio_pwm_init>:
#define GPIOBEN     (1U << 1)
#define TIM2EN      (1U << 0)

static uint32_t g_arr = 0;

static void gpio_pwm_init(void) {
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= GPIOBEN;
 8001a68:	4b29      	ldr	r3, [pc, #164]	@ (8001b10 <gpio_pwm_init+0xac>)
 8001a6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6c:	4a28      	ldr	r2, [pc, #160]	@ (8001b10 <gpio_pwm_init+0xac>)
 8001a6e:	f043 0302 	orr.w	r3, r3, #2
 8001a72:	6313      	str	r3, [r2, #48]	@ 0x30

    /* PB3 Configuration (TIM2_CH2) */
    // Set PB3 to Alternate Function Mode (Binary 10)
    GPIOB->MODER &=~	(1U << 6);      // Bit 6 = 0
 8001a74:	4b27      	ldr	r3, [pc, #156]	@ (8001b14 <gpio_pwm_init+0xb0>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a26      	ldr	r2, [pc, #152]	@ (8001b14 <gpio_pwm_init+0xb0>)
 8001a7a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001a7e:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |=  	(1U << 7);      // Bit 7 = 1
 8001a80:	4b24      	ldr	r3, [pc, #144]	@ (8001b14 <gpio_pwm_init+0xb0>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a23      	ldr	r2, [pc, #140]	@ (8001b14 <gpio_pwm_init+0xb0>)
 8001a86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a8a:	6013      	str	r3, [r2, #0]

    // Set PB3 Alternate Function to AF1 (Binary 0001)
    GPIOB->AFR[0] |=  	(1U << 12);    // Bit 12 = 1
 8001a8c:	4b21      	ldr	r3, [pc, #132]	@ (8001b14 <gpio_pwm_init+0xb0>)
 8001a8e:	6a1b      	ldr	r3, [r3, #32]
 8001a90:	4a20      	ldr	r2, [pc, #128]	@ (8001b14 <gpio_pwm_init+0xb0>)
 8001a92:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001a96:	6213      	str	r3, [r2, #32]
    GPIOB->AFR[0] &=~	(1U << 13);    // Bit 13 = 0
 8001a98:	4b1e      	ldr	r3, [pc, #120]	@ (8001b14 <gpio_pwm_init+0xb0>)
 8001a9a:	6a1b      	ldr	r3, [r3, #32]
 8001a9c:	4a1d      	ldr	r2, [pc, #116]	@ (8001b14 <gpio_pwm_init+0xb0>)
 8001a9e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001aa2:	6213      	str	r3, [r2, #32]
    GPIOB->AFR[0] &=~	(1U << 14);    // Bit 14 = 0
 8001aa4:	4b1b      	ldr	r3, [pc, #108]	@ (8001b14 <gpio_pwm_init+0xb0>)
 8001aa6:	6a1b      	ldr	r3, [r3, #32]
 8001aa8:	4a1a      	ldr	r2, [pc, #104]	@ (8001b14 <gpio_pwm_init+0xb0>)
 8001aaa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001aae:	6213      	str	r3, [r2, #32]
    GPIOB->AFR[0] &=~	(1U << 15);    // Bit 15 = 0
 8001ab0:	4b18      	ldr	r3, [pc, #96]	@ (8001b14 <gpio_pwm_init+0xb0>)
 8001ab2:	6a1b      	ldr	r3, [r3, #32]
 8001ab4:	4a17      	ldr	r2, [pc, #92]	@ (8001b14 <gpio_pwm_init+0xb0>)
 8001ab6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001aba:	6213      	str	r3, [r2, #32]

    /* PB10 Configuration (TIM2_CH3) */
    // Set PB10 to Alternate Function Mode (Binary 10)
    GPIOB->MODER &=~	(1U << 20);     // Bit 20 = 0
 8001abc:	4b15      	ldr	r3, [pc, #84]	@ (8001b14 <gpio_pwm_init+0xb0>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a14      	ldr	r2, [pc, #80]	@ (8001b14 <gpio_pwm_init+0xb0>)
 8001ac2:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001ac6:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |=  	(1U << 21);     // Bit 21 = 1
 8001ac8:	4b12      	ldr	r3, [pc, #72]	@ (8001b14 <gpio_pwm_init+0xb0>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a11      	ldr	r2, [pc, #68]	@ (8001b14 <gpio_pwm_init+0xb0>)
 8001ace:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001ad2:	6013      	str	r3, [r2, #0]

    // Set PB10 Alternate Function to AF1 (Binary 0001) in High Register
    GPIOB->AFR[1] |=  	(1U << 8);     // Bit 8  = 1
 8001ad4:	4b0f      	ldr	r3, [pc, #60]	@ (8001b14 <gpio_pwm_init+0xb0>)
 8001ad6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ad8:	4a0e      	ldr	r2, [pc, #56]	@ (8001b14 <gpio_pwm_init+0xb0>)
 8001ada:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ade:	6253      	str	r3, [r2, #36]	@ 0x24
    GPIOB->AFR[1] &=~	(1U << 9);     // Bit 9  = 0
 8001ae0:	4b0c      	ldr	r3, [pc, #48]	@ (8001b14 <gpio_pwm_init+0xb0>)
 8001ae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ae4:	4a0b      	ldr	r2, [pc, #44]	@ (8001b14 <gpio_pwm_init+0xb0>)
 8001ae6:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001aea:	6253      	str	r3, [r2, #36]	@ 0x24
    GPIOB->AFR[1] &=~	(1U << 10);    // Bit 10 = 0
 8001aec:	4b09      	ldr	r3, [pc, #36]	@ (8001b14 <gpio_pwm_init+0xb0>)
 8001aee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001af0:	4a08      	ldr	r2, [pc, #32]	@ (8001b14 <gpio_pwm_init+0xb0>)
 8001af2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001af6:	6253      	str	r3, [r2, #36]	@ 0x24
    GPIOB->AFR[1] &=~	(1U << 11);    // Bit 11 = 0
 8001af8:	4b06      	ldr	r3, [pc, #24]	@ (8001b14 <gpio_pwm_init+0xb0>)
 8001afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001afc:	4a05      	ldr	r2, [pc, #20]	@ (8001b14 <gpio_pwm_init+0xb0>)
 8001afe:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001b02:	6253      	str	r3, [r2, #36]	@ 0x24
}
 8001b04:	bf00      	nop
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop
 8001b10:	40023800 	.word	0x40023800
 8001b14:	40020400 	.word	0x40020400

08001b18 <PWM_TIM2_Init>:

void PWM_TIM2_Init(uint32_t tim_clk_hz, uint32_t pwm_hz) {
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
 8001b20:	6039      	str	r1, [r7, #0]
    gpio_pwm_init();
 8001b22:	f7ff ff9f 	bl	8001a64 <gpio_pwm_init>
    RCC->APB1ENR |= TIM2EN;
 8001b26:	4b49      	ldr	r3, [pc, #292]	@ (8001c4c <PWM_TIM2_Init+0x134>)
 8001b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b2a:	4a48      	ldr	r2, [pc, #288]	@ (8001c4c <PWM_TIM2_Init+0x134>)
 8001b2c:	f043 0301 	orr.w	r3, r3, #1
 8001b30:	6413      	str	r3, [r2, #64]	@ 0x40

    g_arr = (tim_clk_hz / pwm_hz) - 1U;
 8001b32:	687a      	ldr	r2, [r7, #4]
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b3a:	3b01      	subs	r3, #1
 8001b3c:	4a44      	ldr	r2, [pc, #272]	@ (8001c50 <PWM_TIM2_Init+0x138>)
 8001b3e:	6013      	str	r3, [r2, #0]
    TIM2->PSC = 0;
 8001b40:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001b44:	2200      	movs	r2, #0
 8001b46:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM2->ARR = g_arr;
 8001b48:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b4c:	4b40      	ldr	r3, [pc, #256]	@ (8001c50 <PWM_TIM2_Init+0x138>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Channel 2 (PB3) - PWM Mode 1 */
    TIM2->CCMR1 &=~	(7U << 12);      // Clear bits 14:12
 8001b52:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001b56:	699b      	ldr	r3, [r3, #24]
 8001b58:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b5c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001b60:	6193      	str	r3, [r2, #24]
    TIM2->CCMR1 |=  (1U << 14);      // Bit 14 = 1
 8001b62:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001b66:	699b      	ldr	r3, [r3, #24]
 8001b68:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b6c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b70:	6193      	str	r3, [r2, #24]
    TIM2->CCMR1 |=  (1U << 13);      // Bit 13 = 1
 8001b72:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001b76:	699b      	ldr	r3, [r3, #24]
 8001b78:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b7c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001b80:	6193      	str	r3, [r2, #24]
    TIM2->CCMR1 &=~	(1U << 12);      // Bit 12 = 0
 8001b82:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001b86:	699b      	ldr	r3, [r3, #24]
 8001b88:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b8c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001b90:	6193      	str	r3, [r2, #24]
    TIM2->CCMR1 |=  (1U << 11);      // OC2PE: Preload Enable
 8001b92:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001b96:	699b      	ldr	r3, [r3, #24]
 8001b98:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b9c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001ba0:	6193      	str	r3, [r2, #24]

    /* Channel 3 (PB10) - PWM Mode 1 */
    TIM2->CCMR2 &=~	(7U << 4);       // Clear bits 6:4
 8001ba2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001ba6:	69db      	ldr	r3, [r3, #28]
 8001ba8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001bac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001bb0:	61d3      	str	r3, [r2, #28]
    TIM2->CCMR2 |=  (1U << 6);       // Bit 6 = 1
 8001bb2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001bb6:	69db      	ldr	r3, [r3, #28]
 8001bb8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001bbc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001bc0:	61d3      	str	r3, [r2, #28]
    TIM2->CCMR2 |=  (1U << 5);       // Bit 5 = 1
 8001bc2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001bc6:	69db      	ldr	r3, [r3, #28]
 8001bc8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001bcc:	f043 0320 	orr.w	r3, r3, #32
 8001bd0:	61d3      	str	r3, [r2, #28]
    TIM2->CCMR2 &=~	(1U << 4);       // Bit 4 = 0
 8001bd2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001bd6:	69db      	ldr	r3, [r3, #28]
 8001bd8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001bdc:	f023 0310 	bic.w	r3, r3, #16
 8001be0:	61d3      	str	r3, [r2, #28]
    TIM2->CCMR2 |=  (1U << 3);       // OC3PE: Preload Enable
 8001be2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001be6:	69db      	ldr	r3, [r3, #28]
 8001be8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001bec:	f043 0308 	orr.w	r3, r3, #8
 8001bf0:	61d3      	str	r3, [r2, #28]

    // Enable Channel 2 and 3 Outputs
    TIM2->CCER |= (1U << 4);         // CC2E
 8001bf2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001bf6:	6a1b      	ldr	r3, [r3, #32]
 8001bf8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001bfc:	f043 0310 	orr.w	r3, r3, #16
 8001c00:	6213      	str	r3, [r2, #32]
    TIM2->CCER |= (1U << 8);         // CC3E
 8001c02:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001c06:	6a1b      	ldr	r3, [r3, #32]
 8001c08:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001c0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c10:	6213      	str	r3, [r2, #32]

    // Enable ARR Preload and Start Timer
    TIM2->CR1 |= (1U << 7);          // ARPE: Auto-reload preload enable
 8001c12:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001c1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c20:	6013      	str	r3, [r2, #0]
    TIM2->EGR |= (1U << 0);          // UG: Update Generation (loads settings)
 8001c22:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001c26:	695b      	ldr	r3, [r3, #20]
 8001c28:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001c2c:	f043 0301 	orr.w	r3, r3, #1
 8001c30:	6153      	str	r3, [r2, #20]
    TIM2->CR1 |= (1U << 0);          // CEN: Counter Enable
 8001c32:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001c3c:	f043 0301 	orr.w	r3, r3, #1
 8001c40:	6013      	str	r3, [r2, #0]
}
 8001c42:	bf00      	nop
 8001c44:	3708      	adds	r7, #8
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	40023800 	.word	0x40023800
 8001c50:	20000208 	.word	0x20000208

08001c54 <duty_to_ccr>:

static uint32_t duty_to_ccr(uint8_t duty) {
 8001c54:	b480      	push	{r7}
 8001c56:	b083      	sub	sp, #12
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	71fb      	strb	r3, [r7, #7]
    if (duty > 100) duty = 100;
 8001c5e:	79fb      	ldrb	r3, [r7, #7]
 8001c60:	2b64      	cmp	r3, #100	@ 0x64
 8001c62:	d901      	bls.n	8001c68 <duty_to_ccr+0x14>
 8001c64:	2364      	movs	r3, #100	@ 0x64
 8001c66:	71fb      	strb	r3, [r7, #7]
    return ((uint32_t)duty * (g_arr + 1U)) / 100U;
 8001c68:	79fb      	ldrb	r3, [r7, #7]
 8001c6a:	4a07      	ldr	r2, [pc, #28]	@ (8001c88 <duty_to_ccr+0x34>)
 8001c6c:	6812      	ldr	r2, [r2, #0]
 8001c6e:	3201      	adds	r2, #1
 8001c70:	fb02 f303 	mul.w	r3, r2, r3
 8001c74:	4a05      	ldr	r2, [pc, #20]	@ (8001c8c <duty_to_ccr+0x38>)
 8001c76:	fba2 2303 	umull	r2, r3, r2, r3
 8001c7a:	095b      	lsrs	r3, r3, #5
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	370c      	adds	r7, #12
 8001c80:	46bd      	mov	sp, r7
 8001c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c86:	4770      	bx	lr
 8001c88:	20000208 	.word	0x20000208
 8001c8c:	51eb851f 	.word	0x51eb851f

08001c90 <PWM_TIM2_SetDuty_CH2>:

	//set Channel 2 (PB3)
void PWM_TIM2_SetDuty_CH2(uint8_t duty_percent) {
 8001c90:	b590      	push	{r4, r7, lr}
 8001c92:	b083      	sub	sp, #12
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	4603      	mov	r3, r0
 8001c98:	71fb      	strb	r3, [r7, #7]
    TIM2->CCR2 = duty_to_ccr(duty_percent);
 8001c9a:	f04f 4480 	mov.w	r4, #1073741824	@ 0x40000000
 8001c9e:	79fb      	ldrb	r3, [r7, #7]
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f7ff ffd7 	bl	8001c54 <duty_to_ccr>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	63a3      	str	r3, [r4, #56]	@ 0x38
}
 8001caa:	bf00      	nop
 8001cac:	370c      	adds	r7, #12
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd90      	pop	{r4, r7, pc}

08001cb2 <PWM_TIM2_SetDuty_CH3>:

	//set Channel 3 (PB10)
void PWM_TIM2_SetDuty_CH3(uint8_t duty_percent) {
 8001cb2:	b590      	push	{r4, r7, lr}
 8001cb4:	b083      	sub	sp, #12
 8001cb6:	af00      	add	r7, sp, #0
 8001cb8:	4603      	mov	r3, r0
 8001cba:	71fb      	strb	r3, [r7, #7]
    TIM2->CCR3 = duty_to_ccr(duty_percent);
 8001cbc:	f04f 4480 	mov.w	r4, #1073741824	@ 0x40000000
 8001cc0:	79fb      	ldrb	r3, [r7, #7]
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f7ff ffc6 	bl	8001c54 <duty_to_ccr>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	63e3      	str	r3, [r4, #60]	@ 0x3c
}
 8001ccc:	bf00      	nop
 8001cce:	370c      	adds	r7, #12
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd90      	pop	{r4, r7, pc}

08001cd4 <PWM_TIM2_AllOff>:

	//sets both duty cycles to 0 immediately.
void PWM_TIM2_AllOff(void) {
 8001cd4:	b480      	push	{r7}
 8001cd6:	af00      	add	r7, sp, #0
    TIM2->CCR2 = 0;
 8001cd8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001cdc:	2200      	movs	r2, #0
 8001cde:	639a      	str	r2, [r3, #56]	@ 0x38
    TIM2->CCR3 = 0;
 8001ce0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8001ce8:	bf00      	nop
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr

08001cf2 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cf2:	b480      	push	{r7}
 8001cf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001cf6:	bf00      	nop
 8001cf8:	e7fd      	b.n	8001cf6 <NMI_Handler+0x4>

08001cfa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cfa:	b480      	push	{r7}
 8001cfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cfe:	bf00      	nop
 8001d00:	e7fd      	b.n	8001cfe <HardFault_Handler+0x4>

08001d02 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d02:	b480      	push	{r7}
 8001d04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d06:	bf00      	nop
 8001d08:	e7fd      	b.n	8001d06 <MemManage_Handler+0x4>

08001d0a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d0a:	b480      	push	{r7}
 8001d0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d0e:	bf00      	nop
 8001d10:	e7fd      	b.n	8001d0e <BusFault_Handler+0x4>

08001d12 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d12:	b480      	push	{r7}
 8001d14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d16:	bf00      	nop
 8001d18:	e7fd      	b.n	8001d16 <UsageFault_Handler+0x4>

08001d1a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d1a:	b480      	push	{r7}
 8001d1c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d1e:	bf00      	nop
 8001d20:	46bd      	mov	sp, r7
 8001d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d26:	4770      	bx	lr

08001d28 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d2c:	bf00      	nop
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d34:	4770      	bx	lr

08001d36 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d36:	b480      	push	{r7}
 8001d38:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d3a:	bf00      	nop
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr

08001d44 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  return 1;
 8001d48:	2301      	movs	r3, #1
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d52:	4770      	bx	lr

08001d54 <_kill>:

int _kill(int pid, int sig)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b082      	sub	sp, #8
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
 8001d5c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d5e:	f000 ffd3 	bl	8002d08 <__errno>
 8001d62:	4603      	mov	r3, r0
 8001d64:	2216      	movs	r2, #22
 8001d66:	601a      	str	r2, [r3, #0]
  return -1;
 8001d68:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	3708      	adds	r7, #8
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bd80      	pop	{r7, pc}

08001d74 <_exit>:

void _exit (int status)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b082      	sub	sp, #8
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d7c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001d80:	6878      	ldr	r0, [r7, #4]
 8001d82:	f7ff ffe7 	bl	8001d54 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d86:	bf00      	nop
 8001d88:	e7fd      	b.n	8001d86 <_exit+0x12>

08001d8a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d8a:	b580      	push	{r7, lr}
 8001d8c:	b086      	sub	sp, #24
 8001d8e:	af00      	add	r7, sp, #0
 8001d90:	60f8      	str	r0, [r7, #12]
 8001d92:	60b9      	str	r1, [r7, #8]
 8001d94:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d96:	2300      	movs	r3, #0
 8001d98:	617b      	str	r3, [r7, #20]
 8001d9a:	e00a      	b.n	8001db2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d9c:	f3af 8000 	nop.w
 8001da0:	4601      	mov	r1, r0
 8001da2:	68bb      	ldr	r3, [r7, #8]
 8001da4:	1c5a      	adds	r2, r3, #1
 8001da6:	60ba      	str	r2, [r7, #8]
 8001da8:	b2ca      	uxtb	r2, r1
 8001daa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dac:	697b      	ldr	r3, [r7, #20]
 8001dae:	3301      	adds	r3, #1
 8001db0:	617b      	str	r3, [r7, #20]
 8001db2:	697a      	ldr	r2, [r7, #20]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	429a      	cmp	r2, r3
 8001db8:	dbf0      	blt.n	8001d9c <_read+0x12>
  }

  return len;
 8001dba:	687b      	ldr	r3, [r7, #4]
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	3718      	adds	r7, #24
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}

08001dc4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b086      	sub	sp, #24
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	60f8      	str	r0, [r7, #12]
 8001dcc:	60b9      	str	r1, [r7, #8]
 8001dce:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	617b      	str	r3, [r7, #20]
 8001dd4:	e009      	b.n	8001dea <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001dd6:	68bb      	ldr	r3, [r7, #8]
 8001dd8:	1c5a      	adds	r2, r3, #1
 8001dda:	60ba      	str	r2, [r7, #8]
 8001ddc:	781b      	ldrb	r3, [r3, #0]
 8001dde:	4618      	mov	r0, r3
 8001de0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001de4:	697b      	ldr	r3, [r7, #20]
 8001de6:	3301      	adds	r3, #1
 8001de8:	617b      	str	r3, [r7, #20]
 8001dea:	697a      	ldr	r2, [r7, #20]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	429a      	cmp	r2, r3
 8001df0:	dbf1      	blt.n	8001dd6 <_write+0x12>
  }
  return len;
 8001df2:	687b      	ldr	r3, [r7, #4]
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	3718      	adds	r7, #24
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}

08001dfc <_close>:

int _close(int file)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b083      	sub	sp, #12
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e04:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	370c      	adds	r7, #12
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e12:	4770      	bx	lr

08001e14 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b083      	sub	sp, #12
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
 8001e1c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e24:	605a      	str	r2, [r3, #4]
  return 0;
 8001e26:	2300      	movs	r3, #0
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	370c      	adds	r7, #12
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr

08001e34 <_isatty>:

int _isatty(int file)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e3c:	2301      	movs	r3, #1
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	370c      	adds	r7, #12
 8001e42:	46bd      	mov	sp, r7
 8001e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e48:	4770      	bx	lr

08001e4a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e4a:	b480      	push	{r7}
 8001e4c:	b085      	sub	sp, #20
 8001e4e:	af00      	add	r7, sp, #0
 8001e50:	60f8      	str	r0, [r7, #12]
 8001e52:	60b9      	str	r1, [r7, #8]
 8001e54:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e56:	2300      	movs	r3, #0
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	3714      	adds	r7, #20
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e62:	4770      	bx	lr

08001e64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b086      	sub	sp, #24
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e6c:	4a14      	ldr	r2, [pc, #80]	@ (8001ec0 <_sbrk+0x5c>)
 8001e6e:	4b15      	ldr	r3, [pc, #84]	@ (8001ec4 <_sbrk+0x60>)
 8001e70:	1ad3      	subs	r3, r2, r3
 8001e72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e78:	4b13      	ldr	r3, [pc, #76]	@ (8001ec8 <_sbrk+0x64>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d102      	bne.n	8001e86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e80:	4b11      	ldr	r3, [pc, #68]	@ (8001ec8 <_sbrk+0x64>)
 8001e82:	4a12      	ldr	r2, [pc, #72]	@ (8001ecc <_sbrk+0x68>)
 8001e84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e86:	4b10      	ldr	r3, [pc, #64]	@ (8001ec8 <_sbrk+0x64>)
 8001e88:	681a      	ldr	r2, [r3, #0]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	4413      	add	r3, r2
 8001e8e:	693a      	ldr	r2, [r7, #16]
 8001e90:	429a      	cmp	r2, r3
 8001e92:	d207      	bcs.n	8001ea4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e94:	f000 ff38 	bl	8002d08 <__errno>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	220c      	movs	r2, #12
 8001e9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e9e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001ea2:	e009      	b.n	8001eb8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ea4:	4b08      	ldr	r3, [pc, #32]	@ (8001ec8 <_sbrk+0x64>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001eaa:	4b07      	ldr	r3, [pc, #28]	@ (8001ec8 <_sbrk+0x64>)
 8001eac:	681a      	ldr	r2, [r3, #0]
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	4413      	add	r3, r2
 8001eb2:	4a05      	ldr	r2, [pc, #20]	@ (8001ec8 <_sbrk+0x64>)
 8001eb4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001eb6:	68fb      	ldr	r3, [r7, #12]
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	3718      	adds	r7, #24
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}
 8001ec0:	20020000 	.word	0x20020000
 8001ec4:	00000400 	.word	0x00000400
 8001ec8:	2000020c 	.word	0x2000020c
 8001ecc:	20000468 	.word	0x20000468

08001ed0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ed4:	4b06      	ldr	r3, [pc, #24]	@ (8001ef0 <SystemInit+0x20>)
 8001ed6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001eda:	4a05      	ldr	r2, [pc, #20]	@ (8001ef0 <SystemInit+0x20>)
 8001edc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ee0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ee4:	bf00      	nop
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr
 8001eee:	bf00      	nop
 8001ef0:	e000ed00 	.word	0xe000ed00

08001ef4 <SysTick_Handler>:
#include "timebase.h"
#include "stm32f4xx.h"

static volatile uint32_t g_ms = 0;

void SysTick_Handler(void) { g_ms++; }
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0
 8001ef8:	4b04      	ldr	r3, [pc, #16]	@ (8001f0c <SysTick_Handler+0x18>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	3301      	adds	r3, #1
 8001efe:	4a03      	ldr	r2, [pc, #12]	@ (8001f0c <SysTick_Handler+0x18>)
 8001f00:	6013      	str	r3, [r2, #0]
 8001f02:	bf00      	nop
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr
 8001f0c:	20000210 	.word	0x20000210

08001f10 <millis>:
uint32_t millis(void) { return g_ms; }
 8001f10:	b480      	push	{r7}
 8001f12:	af00      	add	r7, sp, #0
 8001f14:	4b03      	ldr	r3, [pc, #12]	@ (8001f24 <millis+0x14>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4618      	mov	r0, r3
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr
 8001f22:	bf00      	nop
 8001f24:	20000210 	.word	0x20000210

08001f28 <timebase_init_1ms>:

void timebase_init_1ms(uint32_t cpu_hz) {
 8001f28:	b480      	push	{r7}
 8001f2a:	b083      	sub	sp, #12
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  SysTick->LOAD = (cpu_hz / 1000U) - 1U;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	4a09      	ldr	r2, [pc, #36]	@ (8001f58 <timebase_init_1ms+0x30>)
 8001f34:	fba2 2303 	umull	r2, r3, r2, r3
 8001f38:	099b      	lsrs	r3, r3, #6
 8001f3a:	4a08      	ldr	r2, [pc, #32]	@ (8001f5c <timebase_init_1ms+0x34>)
 8001f3c:	3b01      	subs	r3, #1
 8001f3e:	6053      	str	r3, [r2, #4]
  SysTick->VAL  = 0;
 8001f40:	4b06      	ldr	r3, [pc, #24]	@ (8001f5c <timebase_init_1ms+0x34>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
 8001f46:	4b05      	ldr	r3, [pc, #20]	@ (8001f5c <timebase_init_1ms+0x34>)
 8001f48:	2207      	movs	r2, #7
 8001f4a:	601a      	str	r2, [r3, #0]
                  SysTick_CTRL_TICKINT_Msk |
                  SysTick_CTRL_ENABLE_Msk;
}
 8001f4c:	bf00      	nop
 8001f4e:	370c      	adds	r7, #12
 8001f50:	46bd      	mov	sp, r7
 8001f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f56:	4770      	bx	lr
 8001f58:	10624dd3 	.word	0x10624dd3
 8001f5c:	e000e010 	.word	0xe000e010

08001f60 <delay_us>:

// crude microsecond delay (ok for deadtime)
void delay_us(uint32_t us) {
 8001f60:	b480      	push	{r7}
 8001f62:	b085      	sub	sp, #20
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  // assumes core clock is reasonably high; crude loop
  volatile uint32_t n = us * 20U;
 8001f68:	687a      	ldr	r2, [r7, #4]
 8001f6a:	4613      	mov	r3, r2
 8001f6c:	009b      	lsls	r3, r3, #2
 8001f6e:	4413      	add	r3, r2
 8001f70:	009b      	lsls	r3, r3, #2
 8001f72:	60fb      	str	r3, [r7, #12]
  while (n--) { __NOP(); }
 8001f74:	e000      	b.n	8001f78 <delay_us+0x18>
 8001f76:	bf00      	nop
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	1e5a      	subs	r2, r3, #1
 8001f7c:	60fa      	str	r2, [r7, #12]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d1f9      	bne.n	8001f76 <delay_us+0x16>
}
 8001f82:	bf00      	nop
 8001f84:	bf00      	nop
 8001f86:	3714      	adds	r7, #20
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8e:	4770      	bx	lr

08001f90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b083      	sub	sp, #12
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	4603      	mov	r3, r0
 8001f98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	db0b      	blt.n	8001fba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fa2:	79fb      	ldrb	r3, [r7, #7]
 8001fa4:	f003 021f 	and.w	r2, r3, #31
 8001fa8:	4907      	ldr	r1, [pc, #28]	@ (8001fc8 <__NVIC_EnableIRQ+0x38>)
 8001faa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fae:	095b      	lsrs	r3, r3, #5
 8001fb0:	2001      	movs	r0, #1
 8001fb2:	fa00 f202 	lsl.w	r2, r0, r2
 8001fb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001fba:	bf00      	nop
 8001fbc:	370c      	adds	r7, #12
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr
 8001fc6:	bf00      	nop
 8001fc8:	e000e100 	.word	0xe000e100

08001fcc <rb_next>:

#define RX_BUF_SZ 256
static volatile uint8_t  rx_buf[RX_BUF_SZ];
static volatile uint16_t rx_w = 0, rx_r = 0;

static inline uint16_t rb_next(uint16_t x){ return (uint16_t)((x + 1u) % RX_BUF_SZ); }
 8001fcc:	b480      	push	{r7}
 8001fce:	b083      	sub	sp, #12
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	80fb      	strh	r3, [r7, #6]
 8001fd6:	88fb      	ldrh	r3, [r7, #6]
 8001fd8:	3301      	adds	r3, #1
 8001fda:	b29b      	uxth	r3, r3
 8001fdc:	b2db      	uxtb	r3, r3
 8001fde:	b29b      	uxth	r3, r3
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	370c      	adds	r7, #12
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr

08001fec <rb_push>:


/*This function is the Inbox Manager.
  It is called every time the UART hardware receives a new byte from your computer.*/

static void rb_push(uint8_t b){
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b084      	sub	sp, #16
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	71fb      	strb	r3, [r7, #7]
  uint16_t nw = rb_next(rx_w);
 8001ff6:	4b0e      	ldr	r3, [pc, #56]	@ (8002030 <rb_push+0x44>)
 8001ff8:	881b      	ldrh	r3, [r3, #0]
 8001ffa:	b29b      	uxth	r3, r3
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f7ff ffe5 	bl	8001fcc <rb_next>
 8002002:	4603      	mov	r3, r0
 8002004:	81fb      	strh	r3, [r7, #14]
  if (nw == rx_r) return; // overflow drop
 8002006:	4b0b      	ldr	r3, [pc, #44]	@ (8002034 <rb_push+0x48>)
 8002008:	881b      	ldrh	r3, [r3, #0]
 800200a:	b29b      	uxth	r3, r3
 800200c:	89fa      	ldrh	r2, [r7, #14]
 800200e:	429a      	cmp	r2, r3
 8002010:	d00a      	beq.n	8002028 <rb_push+0x3c>
  rx_buf[rx_w] = b;
 8002012:	4b07      	ldr	r3, [pc, #28]	@ (8002030 <rb_push+0x44>)
 8002014:	881b      	ldrh	r3, [r3, #0]
 8002016:	b29b      	uxth	r3, r3
 8002018:	4619      	mov	r1, r3
 800201a:	4a07      	ldr	r2, [pc, #28]	@ (8002038 <rb_push+0x4c>)
 800201c:	79fb      	ldrb	r3, [r7, #7]
 800201e:	5453      	strb	r3, [r2, r1]
  rx_w = nw;
 8002020:	4a03      	ldr	r2, [pc, #12]	@ (8002030 <rb_push+0x44>)
 8002022:	89fb      	ldrh	r3, [r7, #14]
 8002024:	8013      	strh	r3, [r2, #0]
 8002026:	e000      	b.n	800202a <rb_push+0x3e>
  if (nw == rx_r) return; // overflow drop
 8002028:	bf00      	nop
}
 800202a:	3710      	adds	r7, #16
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	20000314 	.word	0x20000314
 8002034:	20000316 	.word	0x20000316
 8002038:	20000214 	.word	0x20000214

0800203c <UART2_Init>:

void UART2_Init(uint32_t pclk1_hz, uint32_t baud) {
 800203c:	b580      	push	{r7, lr}
 800203e:	b082      	sub	sp, #8
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
 8002044:	6039      	str	r1, [r7, #0]

// PA2 TX, PA3 RX -> AF7
// Enable Clocks (GPIOA = Bit 0 of AHB1, USART2 = Bit 17 of APB1)
  RCC->AHB1ENR |= (1u << 0);
 8002046:	4b2a      	ldr	r3, [pc, #168]	@ (80020f0 <UART2_Init+0xb4>)
 8002048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800204a:	4a29      	ldr	r2, [pc, #164]	@ (80020f0 <UART2_Init+0xb4>)
 800204c:	f043 0301 	orr.w	r3, r3, #1
 8002050:	6313      	str	r3, [r2, #48]	@ 0x30
  RCC->APB1ENR |= (1u << 17);
 8002052:	4b27      	ldr	r3, [pc, #156]	@ (80020f0 <UART2_Init+0xb4>)
 8002054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002056:	4a26      	ldr	r2, [pc, #152]	@ (80020f0 <UART2_Init+0xb4>)
 8002058:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800205c:	6413      	str	r3, [r2, #64]	@ 0x40


  GPIOA->MODER &=~	((3u<<(2*2)) | (3u<<(3*2)));
 800205e:	4b25      	ldr	r3, [pc, #148]	@ (80020f4 <UART2_Init+0xb8>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4a24      	ldr	r2, [pc, #144]	@ (80020f4 <UART2_Init+0xb8>)
 8002064:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002068:	6013      	str	r3, [r2, #0]
  GPIOA->MODER |=  	((2u<<(2*2)) | (2u<<(3*2)));
 800206a:	4b22      	ldr	r3, [pc, #136]	@ (80020f4 <UART2_Init+0xb8>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a21      	ldr	r2, [pc, #132]	@ (80020f4 <UART2_Init+0xb8>)
 8002070:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8002074:	6013      	str	r3, [r2, #0]

  //Set Alternate Function to AF7 (0111 binary)
  // AFRL (AFR[0]) uses 4 bits per pin. PA2 starts at Bit 8, PA3 at Bit 12.

  GPIOA->AFR[0] |= (7u << 8);  // PA2 -> AF7
 8002076:	4b1f      	ldr	r3, [pc, #124]	@ (80020f4 <UART2_Init+0xb8>)
 8002078:	6a1b      	ldr	r3, [r3, #32]
 800207a:	4a1e      	ldr	r2, [pc, #120]	@ (80020f4 <UART2_Init+0xb8>)
 800207c:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002080:	6213      	str	r3, [r2, #32]
  GPIOA->AFR[0] |= (7u << 12); // PA3 -> AF7
 8002082:	4b1c      	ldr	r3, [pc, #112]	@ (80020f4 <UART2_Init+0xb8>)
 8002084:	6a1b      	ldr	r3, [r3, #32]
 8002086:	4a1b      	ldr	r2, [pc, #108]	@ (80020f4 <UART2_Init+0xb8>)
 8002088:	f443 43e0 	orr.w	r3, r3, #28672	@ 0x7000
 800208c:	6213      	str	r3, [r2, #32]

  //Restart USART Registers
  USART2->CR1 = 0;
 800208e:	4b1a      	ldr	r3, [pc, #104]	@ (80020f8 <UART2_Init+0xbc>)
 8002090:	2200      	movs	r2, #0
 8002092:	60da      	str	r2, [r3, #12]
  USART2->CR2 = 0;
 8002094:	4b18      	ldr	r3, [pc, #96]	@ (80020f8 <UART2_Init+0xbc>)
 8002096:	2200      	movs	r2, #0
 8002098:	611a      	str	r2, [r3, #16]
  USART2->CR3 = 0;
 800209a:	4b17      	ldr	r3, [pc, #92]	@ (80020f8 <UART2_Init+0xbc>)
 800209c:	2200      	movs	r2, #0
 800209e:	615a      	str	r2, [r3, #20]

  // Calculate Baud Rate (BRR)
  // Standard formula with rounding: (Clock + (Baud/2)) / Baud
  USART2->BRR = (pclk1_hz + (baud/2u)) / baud;
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	085a      	lsrs	r2, r3, #1
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	441a      	add	r2, r3
 80020a8:	4913      	ldr	r1, [pc, #76]	@ (80020f8 <UART2_Init+0xbc>)
 80020aa:	683b      	ldr	r3, [r7, #0]
 80020ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80020b0:	608b      	str	r3, [r1, #8]

  /* Configure Control Register 1 (CR1) Bit-by-Bit */

  // Enable RX Interrupt (RXNEIE is Bit 5)
   USART2->CR1 |= (1u << 5);
 80020b2:	4b11      	ldr	r3, [pc, #68]	@ (80020f8 <UART2_Init+0xbc>)
 80020b4:	68db      	ldr	r3, [r3, #12]
 80020b6:	4a10      	ldr	r2, [pc, #64]	@ (80020f8 <UART2_Init+0xbc>)
 80020b8:	f043 0320 	orr.w	r3, r3, #32
 80020bc:	60d3      	str	r3, [r2, #12]

  // Enable Transmitter (TE is Bit 3)
   USART2->CR1 |= (1u << 3);
 80020be:	4b0e      	ldr	r3, [pc, #56]	@ (80020f8 <UART2_Init+0xbc>)
 80020c0:	68db      	ldr	r3, [r3, #12]
 80020c2:	4a0d      	ldr	r2, [pc, #52]	@ (80020f8 <UART2_Init+0xbc>)
 80020c4:	f043 0308 	orr.w	r3, r3, #8
 80020c8:	60d3      	str	r3, [r2, #12]

  // Enable Receiver (RE is Bit 2)
   USART2->CR1 |= (1u << 2);
 80020ca:	4b0b      	ldr	r3, [pc, #44]	@ (80020f8 <UART2_Init+0xbc>)
 80020cc:	68db      	ldr	r3, [r3, #12]
 80020ce:	4a0a      	ldr	r2, [pc, #40]	@ (80020f8 <UART2_Init+0xbc>)
 80020d0:	f043 0304 	orr.w	r3, r3, #4
 80020d4:	60d3      	str	r3, [r2, #12]

  // Enable USART (UE is Bit 13)
   USART2->CR1 |= (1u << 13);
 80020d6:	4b08      	ldr	r3, [pc, #32]	@ (80020f8 <UART2_Init+0xbc>)
 80020d8:	68db      	ldr	r3, [r3, #12]
 80020da:	4a07      	ldr	r2, [pc, #28]	@ (80020f8 <UART2_Init+0xbc>)
 80020dc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80020e0:	60d3      	str	r3, [r2, #12]

 // Enable Interrupt in NVIC (USART2 is Interrupt #38)
  NVIC_EnableIRQ(USART2_IRQn);
 80020e2:	2026      	movs	r0, #38	@ 0x26
 80020e4:	f7ff ff54 	bl	8001f90 <__NVIC_EnableIRQ>
}
 80020e8:	bf00      	nop
 80020ea:	3708      	adds	r7, #8
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}
 80020f0:	40023800 	.word	0x40023800
 80020f4:	40020000 	.word	0x40020000
 80020f8:	40004400 	.word	0x40004400

080020fc <UART2_WriteChar>:

void UART2_WriteChar(char c) {
 80020fc:	b480      	push	{r7}
 80020fe:	b083      	sub	sp, #12
 8002100:	af00      	add	r7, sp, #0
 8002102:	4603      	mov	r3, r0
 8002104:	71fb      	strb	r3, [r7, #7]
  while (!(USART2->SR & USART_SR_TXE)) {}
 8002106:	bf00      	nop
 8002108:	4b07      	ldr	r3, [pc, #28]	@ (8002128 <UART2_WriteChar+0x2c>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002110:	2b00      	cmp	r3, #0
 8002112:	d0f9      	beq.n	8002108 <UART2_WriteChar+0xc>
  USART2->DR = (uint8_t)c;
 8002114:	4a04      	ldr	r2, [pc, #16]	@ (8002128 <UART2_WriteChar+0x2c>)
 8002116:	79fb      	ldrb	r3, [r7, #7]
 8002118:	6053      	str	r3, [r2, #4]
}
 800211a:	bf00      	nop
 800211c:	370c      	adds	r7, #12
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr
 8002126:	bf00      	nop
 8002128:	40004400 	.word	0x40004400

0800212c <UART2_WriteStr>:

void UART2_WriteStr(const char *s) {
 800212c:	b580      	push	{r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  while (*s) UART2_WriteChar(*s++);
 8002134:	e006      	b.n	8002144 <UART2_WriteStr+0x18>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	1c5a      	adds	r2, r3, #1
 800213a:	607a      	str	r2, [r7, #4]
 800213c:	781b      	ldrb	r3, [r3, #0]
 800213e:	4618      	mov	r0, r3
 8002140:	f7ff ffdc 	bl	80020fc <UART2_WriteChar>
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	781b      	ldrb	r3, [r3, #0]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d1f4      	bne.n	8002136 <UART2_WriteStr+0xa>
}
 800214c:	bf00      	nop
 800214e:	bf00      	nop
 8002150:	3708      	adds	r7, #8
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
	...

08002158 <UART2_OnRxIRQ>:

void UART2_OnRxIRQ(void) {
 8002158:	b580      	push	{r7, lr}
 800215a:	b082      	sub	sp, #8
 800215c:	af00      	add	r7, sp, #0
  if (USART2->SR & USART_SR_RXNE) {
 800215e:	4b08      	ldr	r3, [pc, #32]	@ (8002180 <UART2_OnRxIRQ+0x28>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f003 0320 	and.w	r3, r3, #32
 8002166:	2b00      	cmp	r3, #0
 8002168:	d006      	beq.n	8002178 <UART2_OnRxIRQ+0x20>
    uint8_t b = (uint8_t)USART2->DR;  // clears RXNE
 800216a:	4b05      	ldr	r3, [pc, #20]	@ (8002180 <UART2_OnRxIRQ+0x28>)
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	71fb      	strb	r3, [r7, #7]
    rb_push(b);
 8002170:	79fb      	ldrb	r3, [r7, #7]
 8002172:	4618      	mov	r0, r3
 8002174:	f7ff ff3a 	bl	8001fec <rb_push>
  }
}
 8002178:	bf00      	nop
 800217a:	3708      	adds	r7, #8
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}
 8002180:	40004400 	.word	0x40004400

08002184 <UART2_ReadLine>:

bool UART2_ReadLine(char *out, uint32_t maxlen) {
 8002184:	b580      	push	{r7, lr}
 8002186:	b086      	sub	sp, #24
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
 800218c:	6039      	str	r1, [r7, #0]
  if (maxlen < 2) return false;
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	2b01      	cmp	r3, #1
 8002192:	d801      	bhi.n	8002198 <UART2_ReadLine+0x14>
 8002194:	2300      	movs	r3, #0
 8002196:	e02f      	b.n	80021f8 <UART2_ReadLine+0x74>

  uint16_t r = rx_r;
 8002198:	4b19      	ldr	r3, [pc, #100]	@ (8002200 <UART2_ReadLine+0x7c>)
 800219a:	881b      	ldrh	r3, [r3, #0]
 800219c:	82fb      	strh	r3, [r7, #22]
  uint32_t n = 0;
 800219e:	2300      	movs	r3, #0
 80021a0:	613b      	str	r3, [r7, #16]

  while (r != rx_w && n < (maxlen - 1)) {
 80021a2:	e01d      	b.n	80021e0 <UART2_ReadLine+0x5c>
    char c = (char)rx_buf[r];
 80021a4:	8afb      	ldrh	r3, [r7, #22]
 80021a6:	4a17      	ldr	r2, [pc, #92]	@ (8002204 <UART2_ReadLine+0x80>)
 80021a8:	5cd3      	ldrb	r3, [r2, r3]
 80021aa:	73fb      	strb	r3, [r7, #15]
    r = rb_next(r);
 80021ac:	8afb      	ldrh	r3, [r7, #22]
 80021ae:	4618      	mov	r0, r3
 80021b0:	f7ff ff0c 	bl	8001fcc <rb_next>
 80021b4:	4603      	mov	r3, r0
 80021b6:	82fb      	strh	r3, [r7, #22]
    out[n++] = c;
 80021b8:	693b      	ldr	r3, [r7, #16]
 80021ba:	1c5a      	adds	r2, r3, #1
 80021bc:	613a      	str	r2, [r7, #16]
 80021be:	687a      	ldr	r2, [r7, #4]
 80021c0:	4413      	add	r3, r2
 80021c2:	7bfa      	ldrb	r2, [r7, #15]
 80021c4:	701a      	strb	r2, [r3, #0]

    if (c == '\n') {
 80021c6:	7bfb      	ldrb	r3, [r7, #15]
 80021c8:	2b0a      	cmp	r3, #10
 80021ca:	d109      	bne.n	80021e0 <UART2_ReadLine+0x5c>
      out[n] = '\0';
 80021cc:	687a      	ldr	r2, [r7, #4]
 80021ce:	693b      	ldr	r3, [r7, #16]
 80021d0:	4413      	add	r3, r2
 80021d2:	2200      	movs	r2, #0
 80021d4:	701a      	strb	r2, [r3, #0]
      rx_r = r;
 80021d6:	4a0a      	ldr	r2, [pc, #40]	@ (8002200 <UART2_ReadLine+0x7c>)
 80021d8:	8afb      	ldrh	r3, [r7, #22]
 80021da:	8013      	strh	r3, [r2, #0]
      return true;
 80021dc:	2301      	movs	r3, #1
 80021de:	e00b      	b.n	80021f8 <UART2_ReadLine+0x74>
  while (r != rx_w && n < (maxlen - 1)) {
 80021e0:	4b09      	ldr	r3, [pc, #36]	@ (8002208 <UART2_ReadLine+0x84>)
 80021e2:	881b      	ldrh	r3, [r3, #0]
 80021e4:	b29b      	uxth	r3, r3
 80021e6:	8afa      	ldrh	r2, [r7, #22]
 80021e8:	429a      	cmp	r2, r3
 80021ea:	d004      	beq.n	80021f6 <UART2_ReadLine+0x72>
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	3b01      	subs	r3, #1
 80021f0:	693a      	ldr	r2, [r7, #16]
 80021f2:	429a      	cmp	r2, r3
 80021f4:	d3d6      	bcc.n	80021a4 <UART2_ReadLine+0x20>
    }
  }
  return false;
 80021f6:	2300      	movs	r3, #0
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	3718      	adds	r7, #24
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	20000316 	.word	0x20000316
 8002204:	20000214 	.word	0x20000214
 8002208:	20000314 	.word	0x20000314

0800220c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800220c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002244 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002210:	f7ff fe5e 	bl	8001ed0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002214:	480c      	ldr	r0, [pc, #48]	@ (8002248 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002216:	490d      	ldr	r1, [pc, #52]	@ (800224c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002218:	4a0d      	ldr	r2, [pc, #52]	@ (8002250 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800221a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800221c:	e002      	b.n	8002224 <LoopCopyDataInit>

0800221e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800221e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002220:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002222:	3304      	adds	r3, #4

08002224 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002224:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002226:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002228:	d3f9      	bcc.n	800221e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800222a:	4a0a      	ldr	r2, [pc, #40]	@ (8002254 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800222c:	4c0a      	ldr	r4, [pc, #40]	@ (8002258 <LoopFillZerobss+0x22>)
  movs r3, #0
 800222e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002230:	e001      	b.n	8002236 <LoopFillZerobss>

08002232 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002232:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002234:	3204      	adds	r2, #4

08002236 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002236:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002238:	d3fb      	bcc.n	8002232 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800223a:	f000 fd6b 	bl	8002d14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800223e:	f7ff fb4b 	bl	80018d8 <main>
  bx  lr    
 8002242:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002244:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002248:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800224c:	200001c8 	.word	0x200001c8
  ldr r2, =_sidata
 8002250:	08005304 	.word	0x08005304
  ldr r2, =_sbss
 8002254:	200001c8 	.word	0x200001c8
  ldr r4, =_ebss
 8002258:	20000464 	.word	0x20000464

0800225c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800225c:	e7fe      	b.n	800225c <ADC_IRQHandler>

0800225e <__cvt>:
 800225e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002262:	ec57 6b10 	vmov	r6, r7, d0
 8002266:	2f00      	cmp	r7, #0
 8002268:	460c      	mov	r4, r1
 800226a:	4619      	mov	r1, r3
 800226c:	463b      	mov	r3, r7
 800226e:	bfbb      	ittet	lt
 8002270:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8002274:	461f      	movlt	r7, r3
 8002276:	2300      	movge	r3, #0
 8002278:	232d      	movlt	r3, #45	@ 0x2d
 800227a:	700b      	strb	r3, [r1, #0]
 800227c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800227e:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8002282:	4691      	mov	r9, r2
 8002284:	f023 0820 	bic.w	r8, r3, #32
 8002288:	bfbc      	itt	lt
 800228a:	4632      	movlt	r2, r6
 800228c:	4616      	movlt	r6, r2
 800228e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8002292:	d005      	beq.n	80022a0 <__cvt+0x42>
 8002294:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8002298:	d100      	bne.n	800229c <__cvt+0x3e>
 800229a:	3401      	adds	r4, #1
 800229c:	2102      	movs	r1, #2
 800229e:	e000      	b.n	80022a2 <__cvt+0x44>
 80022a0:	2103      	movs	r1, #3
 80022a2:	ab03      	add	r3, sp, #12
 80022a4:	9301      	str	r3, [sp, #4]
 80022a6:	ab02      	add	r3, sp, #8
 80022a8:	9300      	str	r3, [sp, #0]
 80022aa:	ec47 6b10 	vmov	d0, r6, r7
 80022ae:	4653      	mov	r3, sl
 80022b0:	4622      	mov	r2, r4
 80022b2:	f000 fde5 	bl	8002e80 <_dtoa_r>
 80022b6:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80022ba:	4605      	mov	r5, r0
 80022bc:	d119      	bne.n	80022f2 <__cvt+0x94>
 80022be:	f019 0f01 	tst.w	r9, #1
 80022c2:	d00e      	beq.n	80022e2 <__cvt+0x84>
 80022c4:	eb00 0904 	add.w	r9, r0, r4
 80022c8:	2200      	movs	r2, #0
 80022ca:	2300      	movs	r3, #0
 80022cc:	4630      	mov	r0, r6
 80022ce:	4639      	mov	r1, r7
 80022d0:	f7fe fc1a 	bl	8000b08 <__aeabi_dcmpeq>
 80022d4:	b108      	cbz	r0, 80022da <__cvt+0x7c>
 80022d6:	f8cd 900c 	str.w	r9, [sp, #12]
 80022da:	2230      	movs	r2, #48	@ 0x30
 80022dc:	9b03      	ldr	r3, [sp, #12]
 80022de:	454b      	cmp	r3, r9
 80022e0:	d31e      	bcc.n	8002320 <__cvt+0xc2>
 80022e2:	9b03      	ldr	r3, [sp, #12]
 80022e4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80022e6:	1b5b      	subs	r3, r3, r5
 80022e8:	4628      	mov	r0, r5
 80022ea:	6013      	str	r3, [r2, #0]
 80022ec:	b004      	add	sp, #16
 80022ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80022f2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80022f6:	eb00 0904 	add.w	r9, r0, r4
 80022fa:	d1e5      	bne.n	80022c8 <__cvt+0x6a>
 80022fc:	7803      	ldrb	r3, [r0, #0]
 80022fe:	2b30      	cmp	r3, #48	@ 0x30
 8002300:	d10a      	bne.n	8002318 <__cvt+0xba>
 8002302:	2200      	movs	r2, #0
 8002304:	2300      	movs	r3, #0
 8002306:	4630      	mov	r0, r6
 8002308:	4639      	mov	r1, r7
 800230a:	f7fe fbfd 	bl	8000b08 <__aeabi_dcmpeq>
 800230e:	b918      	cbnz	r0, 8002318 <__cvt+0xba>
 8002310:	f1c4 0401 	rsb	r4, r4, #1
 8002314:	f8ca 4000 	str.w	r4, [sl]
 8002318:	f8da 3000 	ldr.w	r3, [sl]
 800231c:	4499      	add	r9, r3
 800231e:	e7d3      	b.n	80022c8 <__cvt+0x6a>
 8002320:	1c59      	adds	r1, r3, #1
 8002322:	9103      	str	r1, [sp, #12]
 8002324:	701a      	strb	r2, [r3, #0]
 8002326:	e7d9      	b.n	80022dc <__cvt+0x7e>

08002328 <__exponent>:
 8002328:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800232a:	2900      	cmp	r1, #0
 800232c:	bfba      	itte	lt
 800232e:	4249      	neglt	r1, r1
 8002330:	232d      	movlt	r3, #45	@ 0x2d
 8002332:	232b      	movge	r3, #43	@ 0x2b
 8002334:	2909      	cmp	r1, #9
 8002336:	7002      	strb	r2, [r0, #0]
 8002338:	7043      	strb	r3, [r0, #1]
 800233a:	dd29      	ble.n	8002390 <__exponent+0x68>
 800233c:	f10d 0307 	add.w	r3, sp, #7
 8002340:	461d      	mov	r5, r3
 8002342:	270a      	movs	r7, #10
 8002344:	461a      	mov	r2, r3
 8002346:	fbb1 f6f7 	udiv	r6, r1, r7
 800234a:	fb07 1416 	mls	r4, r7, r6, r1
 800234e:	3430      	adds	r4, #48	@ 0x30
 8002350:	f802 4c01 	strb.w	r4, [r2, #-1]
 8002354:	460c      	mov	r4, r1
 8002356:	2c63      	cmp	r4, #99	@ 0x63
 8002358:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800235c:	4631      	mov	r1, r6
 800235e:	dcf1      	bgt.n	8002344 <__exponent+0x1c>
 8002360:	3130      	adds	r1, #48	@ 0x30
 8002362:	1e94      	subs	r4, r2, #2
 8002364:	f803 1c01 	strb.w	r1, [r3, #-1]
 8002368:	1c41      	adds	r1, r0, #1
 800236a:	4623      	mov	r3, r4
 800236c:	42ab      	cmp	r3, r5
 800236e:	d30a      	bcc.n	8002386 <__exponent+0x5e>
 8002370:	f10d 0309 	add.w	r3, sp, #9
 8002374:	1a9b      	subs	r3, r3, r2
 8002376:	42ac      	cmp	r4, r5
 8002378:	bf88      	it	hi
 800237a:	2300      	movhi	r3, #0
 800237c:	3302      	adds	r3, #2
 800237e:	4403      	add	r3, r0
 8002380:	1a18      	subs	r0, r3, r0
 8002382:	b003      	add	sp, #12
 8002384:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002386:	f813 6b01 	ldrb.w	r6, [r3], #1
 800238a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800238e:	e7ed      	b.n	800236c <__exponent+0x44>
 8002390:	2330      	movs	r3, #48	@ 0x30
 8002392:	3130      	adds	r1, #48	@ 0x30
 8002394:	7083      	strb	r3, [r0, #2]
 8002396:	70c1      	strb	r1, [r0, #3]
 8002398:	1d03      	adds	r3, r0, #4
 800239a:	e7f1      	b.n	8002380 <__exponent+0x58>

0800239c <_printf_float>:
 800239c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80023a0:	b08d      	sub	sp, #52	@ 0x34
 80023a2:	460c      	mov	r4, r1
 80023a4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80023a8:	4616      	mov	r6, r2
 80023aa:	461f      	mov	r7, r3
 80023ac:	4605      	mov	r5, r0
 80023ae:	f000 fcd9 	bl	8002d64 <_localeconv_r>
 80023b2:	6803      	ldr	r3, [r0, #0]
 80023b4:	9304      	str	r3, [sp, #16]
 80023b6:	4618      	mov	r0, r3
 80023b8:	f7fd ff7a 	bl	80002b0 <strlen>
 80023bc:	2300      	movs	r3, #0
 80023be:	930a      	str	r3, [sp, #40]	@ 0x28
 80023c0:	f8d8 3000 	ldr.w	r3, [r8]
 80023c4:	9005      	str	r0, [sp, #20]
 80023c6:	3307      	adds	r3, #7
 80023c8:	f023 0307 	bic.w	r3, r3, #7
 80023cc:	f103 0208 	add.w	r2, r3, #8
 80023d0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80023d4:	f8d4 b000 	ldr.w	fp, [r4]
 80023d8:	f8c8 2000 	str.w	r2, [r8]
 80023dc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80023e0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80023e4:	9307      	str	r3, [sp, #28]
 80023e6:	f8cd 8018 	str.w	r8, [sp, #24]
 80023ea:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80023ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80023f2:	4b9c      	ldr	r3, [pc, #624]	@ (8002664 <_printf_float+0x2c8>)
 80023f4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80023f8:	f7fe fbb8 	bl	8000b6c <__aeabi_dcmpun>
 80023fc:	bb70      	cbnz	r0, 800245c <_printf_float+0xc0>
 80023fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002402:	4b98      	ldr	r3, [pc, #608]	@ (8002664 <_printf_float+0x2c8>)
 8002404:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002408:	f7fe fb92 	bl	8000b30 <__aeabi_dcmple>
 800240c:	bb30      	cbnz	r0, 800245c <_printf_float+0xc0>
 800240e:	2200      	movs	r2, #0
 8002410:	2300      	movs	r3, #0
 8002412:	4640      	mov	r0, r8
 8002414:	4649      	mov	r1, r9
 8002416:	f7fe fb81 	bl	8000b1c <__aeabi_dcmplt>
 800241a:	b110      	cbz	r0, 8002422 <_printf_float+0x86>
 800241c:	232d      	movs	r3, #45	@ 0x2d
 800241e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002422:	4a91      	ldr	r2, [pc, #580]	@ (8002668 <_printf_float+0x2cc>)
 8002424:	4b91      	ldr	r3, [pc, #580]	@ (800266c <_printf_float+0x2d0>)
 8002426:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800242a:	bf8c      	ite	hi
 800242c:	4690      	movhi	r8, r2
 800242e:	4698      	movls	r8, r3
 8002430:	2303      	movs	r3, #3
 8002432:	6123      	str	r3, [r4, #16]
 8002434:	f02b 0304 	bic.w	r3, fp, #4
 8002438:	6023      	str	r3, [r4, #0]
 800243a:	f04f 0900 	mov.w	r9, #0
 800243e:	9700      	str	r7, [sp, #0]
 8002440:	4633      	mov	r3, r6
 8002442:	aa0b      	add	r2, sp, #44	@ 0x2c
 8002444:	4621      	mov	r1, r4
 8002446:	4628      	mov	r0, r5
 8002448:	f000 f9d2 	bl	80027f0 <_printf_common>
 800244c:	3001      	adds	r0, #1
 800244e:	f040 808d 	bne.w	800256c <_printf_float+0x1d0>
 8002452:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002456:	b00d      	add	sp, #52	@ 0x34
 8002458:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800245c:	4642      	mov	r2, r8
 800245e:	464b      	mov	r3, r9
 8002460:	4640      	mov	r0, r8
 8002462:	4649      	mov	r1, r9
 8002464:	f7fe fb82 	bl	8000b6c <__aeabi_dcmpun>
 8002468:	b140      	cbz	r0, 800247c <_printf_float+0xe0>
 800246a:	464b      	mov	r3, r9
 800246c:	2b00      	cmp	r3, #0
 800246e:	bfbc      	itt	lt
 8002470:	232d      	movlt	r3, #45	@ 0x2d
 8002472:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8002476:	4a7e      	ldr	r2, [pc, #504]	@ (8002670 <_printf_float+0x2d4>)
 8002478:	4b7e      	ldr	r3, [pc, #504]	@ (8002674 <_printf_float+0x2d8>)
 800247a:	e7d4      	b.n	8002426 <_printf_float+0x8a>
 800247c:	6863      	ldr	r3, [r4, #4]
 800247e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8002482:	9206      	str	r2, [sp, #24]
 8002484:	1c5a      	adds	r2, r3, #1
 8002486:	d13b      	bne.n	8002500 <_printf_float+0x164>
 8002488:	2306      	movs	r3, #6
 800248a:	6063      	str	r3, [r4, #4]
 800248c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8002490:	2300      	movs	r3, #0
 8002492:	6022      	str	r2, [r4, #0]
 8002494:	9303      	str	r3, [sp, #12]
 8002496:	ab0a      	add	r3, sp, #40	@ 0x28
 8002498:	e9cd a301 	strd	sl, r3, [sp, #4]
 800249c:	ab09      	add	r3, sp, #36	@ 0x24
 800249e:	9300      	str	r3, [sp, #0]
 80024a0:	6861      	ldr	r1, [r4, #4]
 80024a2:	ec49 8b10 	vmov	d0, r8, r9
 80024a6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80024aa:	4628      	mov	r0, r5
 80024ac:	f7ff fed7 	bl	800225e <__cvt>
 80024b0:	9b06      	ldr	r3, [sp, #24]
 80024b2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80024b4:	2b47      	cmp	r3, #71	@ 0x47
 80024b6:	4680      	mov	r8, r0
 80024b8:	d129      	bne.n	800250e <_printf_float+0x172>
 80024ba:	1cc8      	adds	r0, r1, #3
 80024bc:	db02      	blt.n	80024c4 <_printf_float+0x128>
 80024be:	6863      	ldr	r3, [r4, #4]
 80024c0:	4299      	cmp	r1, r3
 80024c2:	dd41      	ble.n	8002548 <_printf_float+0x1ac>
 80024c4:	f1aa 0a02 	sub.w	sl, sl, #2
 80024c8:	fa5f fa8a 	uxtb.w	sl, sl
 80024cc:	3901      	subs	r1, #1
 80024ce:	4652      	mov	r2, sl
 80024d0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80024d4:	9109      	str	r1, [sp, #36]	@ 0x24
 80024d6:	f7ff ff27 	bl	8002328 <__exponent>
 80024da:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80024dc:	1813      	adds	r3, r2, r0
 80024de:	2a01      	cmp	r2, #1
 80024e0:	4681      	mov	r9, r0
 80024e2:	6123      	str	r3, [r4, #16]
 80024e4:	dc02      	bgt.n	80024ec <_printf_float+0x150>
 80024e6:	6822      	ldr	r2, [r4, #0]
 80024e8:	07d2      	lsls	r2, r2, #31
 80024ea:	d501      	bpl.n	80024f0 <_printf_float+0x154>
 80024ec:	3301      	adds	r3, #1
 80024ee:	6123      	str	r3, [r4, #16]
 80024f0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d0a2      	beq.n	800243e <_printf_float+0xa2>
 80024f8:	232d      	movs	r3, #45	@ 0x2d
 80024fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80024fe:	e79e      	b.n	800243e <_printf_float+0xa2>
 8002500:	9a06      	ldr	r2, [sp, #24]
 8002502:	2a47      	cmp	r2, #71	@ 0x47
 8002504:	d1c2      	bne.n	800248c <_printf_float+0xf0>
 8002506:	2b00      	cmp	r3, #0
 8002508:	d1c0      	bne.n	800248c <_printf_float+0xf0>
 800250a:	2301      	movs	r3, #1
 800250c:	e7bd      	b.n	800248a <_printf_float+0xee>
 800250e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8002512:	d9db      	bls.n	80024cc <_printf_float+0x130>
 8002514:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8002518:	d118      	bne.n	800254c <_printf_float+0x1b0>
 800251a:	2900      	cmp	r1, #0
 800251c:	6863      	ldr	r3, [r4, #4]
 800251e:	dd0b      	ble.n	8002538 <_printf_float+0x19c>
 8002520:	6121      	str	r1, [r4, #16]
 8002522:	b913      	cbnz	r3, 800252a <_printf_float+0x18e>
 8002524:	6822      	ldr	r2, [r4, #0]
 8002526:	07d0      	lsls	r0, r2, #31
 8002528:	d502      	bpl.n	8002530 <_printf_float+0x194>
 800252a:	3301      	adds	r3, #1
 800252c:	440b      	add	r3, r1
 800252e:	6123      	str	r3, [r4, #16]
 8002530:	65a1      	str	r1, [r4, #88]	@ 0x58
 8002532:	f04f 0900 	mov.w	r9, #0
 8002536:	e7db      	b.n	80024f0 <_printf_float+0x154>
 8002538:	b913      	cbnz	r3, 8002540 <_printf_float+0x1a4>
 800253a:	6822      	ldr	r2, [r4, #0]
 800253c:	07d2      	lsls	r2, r2, #31
 800253e:	d501      	bpl.n	8002544 <_printf_float+0x1a8>
 8002540:	3302      	adds	r3, #2
 8002542:	e7f4      	b.n	800252e <_printf_float+0x192>
 8002544:	2301      	movs	r3, #1
 8002546:	e7f2      	b.n	800252e <_printf_float+0x192>
 8002548:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800254c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800254e:	4299      	cmp	r1, r3
 8002550:	db05      	blt.n	800255e <_printf_float+0x1c2>
 8002552:	6823      	ldr	r3, [r4, #0]
 8002554:	6121      	str	r1, [r4, #16]
 8002556:	07d8      	lsls	r0, r3, #31
 8002558:	d5ea      	bpl.n	8002530 <_printf_float+0x194>
 800255a:	1c4b      	adds	r3, r1, #1
 800255c:	e7e7      	b.n	800252e <_printf_float+0x192>
 800255e:	2900      	cmp	r1, #0
 8002560:	bfd4      	ite	le
 8002562:	f1c1 0202 	rsble	r2, r1, #2
 8002566:	2201      	movgt	r2, #1
 8002568:	4413      	add	r3, r2
 800256a:	e7e0      	b.n	800252e <_printf_float+0x192>
 800256c:	6823      	ldr	r3, [r4, #0]
 800256e:	055a      	lsls	r2, r3, #21
 8002570:	d407      	bmi.n	8002582 <_printf_float+0x1e6>
 8002572:	6923      	ldr	r3, [r4, #16]
 8002574:	4642      	mov	r2, r8
 8002576:	4631      	mov	r1, r6
 8002578:	4628      	mov	r0, r5
 800257a:	47b8      	blx	r7
 800257c:	3001      	adds	r0, #1
 800257e:	d12b      	bne.n	80025d8 <_printf_float+0x23c>
 8002580:	e767      	b.n	8002452 <_printf_float+0xb6>
 8002582:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8002586:	f240 80dd 	bls.w	8002744 <_printf_float+0x3a8>
 800258a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800258e:	2200      	movs	r2, #0
 8002590:	2300      	movs	r3, #0
 8002592:	f7fe fab9 	bl	8000b08 <__aeabi_dcmpeq>
 8002596:	2800      	cmp	r0, #0
 8002598:	d033      	beq.n	8002602 <_printf_float+0x266>
 800259a:	4a37      	ldr	r2, [pc, #220]	@ (8002678 <_printf_float+0x2dc>)
 800259c:	2301      	movs	r3, #1
 800259e:	4631      	mov	r1, r6
 80025a0:	4628      	mov	r0, r5
 80025a2:	47b8      	blx	r7
 80025a4:	3001      	adds	r0, #1
 80025a6:	f43f af54 	beq.w	8002452 <_printf_float+0xb6>
 80025aa:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80025ae:	4543      	cmp	r3, r8
 80025b0:	db02      	blt.n	80025b8 <_printf_float+0x21c>
 80025b2:	6823      	ldr	r3, [r4, #0]
 80025b4:	07d8      	lsls	r0, r3, #31
 80025b6:	d50f      	bpl.n	80025d8 <_printf_float+0x23c>
 80025b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80025bc:	4631      	mov	r1, r6
 80025be:	4628      	mov	r0, r5
 80025c0:	47b8      	blx	r7
 80025c2:	3001      	adds	r0, #1
 80025c4:	f43f af45 	beq.w	8002452 <_printf_float+0xb6>
 80025c8:	f04f 0900 	mov.w	r9, #0
 80025cc:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80025d0:	f104 0a1a 	add.w	sl, r4, #26
 80025d4:	45c8      	cmp	r8, r9
 80025d6:	dc09      	bgt.n	80025ec <_printf_float+0x250>
 80025d8:	6823      	ldr	r3, [r4, #0]
 80025da:	079b      	lsls	r3, r3, #30
 80025dc:	f100 8103 	bmi.w	80027e6 <_printf_float+0x44a>
 80025e0:	68e0      	ldr	r0, [r4, #12]
 80025e2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80025e4:	4298      	cmp	r0, r3
 80025e6:	bfb8      	it	lt
 80025e8:	4618      	movlt	r0, r3
 80025ea:	e734      	b.n	8002456 <_printf_float+0xba>
 80025ec:	2301      	movs	r3, #1
 80025ee:	4652      	mov	r2, sl
 80025f0:	4631      	mov	r1, r6
 80025f2:	4628      	mov	r0, r5
 80025f4:	47b8      	blx	r7
 80025f6:	3001      	adds	r0, #1
 80025f8:	f43f af2b 	beq.w	8002452 <_printf_float+0xb6>
 80025fc:	f109 0901 	add.w	r9, r9, #1
 8002600:	e7e8      	b.n	80025d4 <_printf_float+0x238>
 8002602:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002604:	2b00      	cmp	r3, #0
 8002606:	dc39      	bgt.n	800267c <_printf_float+0x2e0>
 8002608:	4a1b      	ldr	r2, [pc, #108]	@ (8002678 <_printf_float+0x2dc>)
 800260a:	2301      	movs	r3, #1
 800260c:	4631      	mov	r1, r6
 800260e:	4628      	mov	r0, r5
 8002610:	47b8      	blx	r7
 8002612:	3001      	adds	r0, #1
 8002614:	f43f af1d 	beq.w	8002452 <_printf_float+0xb6>
 8002618:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800261c:	ea59 0303 	orrs.w	r3, r9, r3
 8002620:	d102      	bne.n	8002628 <_printf_float+0x28c>
 8002622:	6823      	ldr	r3, [r4, #0]
 8002624:	07d9      	lsls	r1, r3, #31
 8002626:	d5d7      	bpl.n	80025d8 <_printf_float+0x23c>
 8002628:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800262c:	4631      	mov	r1, r6
 800262e:	4628      	mov	r0, r5
 8002630:	47b8      	blx	r7
 8002632:	3001      	adds	r0, #1
 8002634:	f43f af0d 	beq.w	8002452 <_printf_float+0xb6>
 8002638:	f04f 0a00 	mov.w	sl, #0
 800263c:	f104 0b1a 	add.w	fp, r4, #26
 8002640:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002642:	425b      	negs	r3, r3
 8002644:	4553      	cmp	r3, sl
 8002646:	dc01      	bgt.n	800264c <_printf_float+0x2b0>
 8002648:	464b      	mov	r3, r9
 800264a:	e793      	b.n	8002574 <_printf_float+0x1d8>
 800264c:	2301      	movs	r3, #1
 800264e:	465a      	mov	r2, fp
 8002650:	4631      	mov	r1, r6
 8002652:	4628      	mov	r0, r5
 8002654:	47b8      	blx	r7
 8002656:	3001      	adds	r0, #1
 8002658:	f43f aefb 	beq.w	8002452 <_printf_float+0xb6>
 800265c:	f10a 0a01 	add.w	sl, sl, #1
 8002660:	e7ee      	b.n	8002640 <_printf_float+0x2a4>
 8002662:	bf00      	nop
 8002664:	7fefffff 	.word	0x7fefffff
 8002668:	08004f81 	.word	0x08004f81
 800266c:	08004f7d 	.word	0x08004f7d
 8002670:	08004f89 	.word	0x08004f89
 8002674:	08004f85 	.word	0x08004f85
 8002678:	08004f8d 	.word	0x08004f8d
 800267c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800267e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8002682:	4553      	cmp	r3, sl
 8002684:	bfa8      	it	ge
 8002686:	4653      	movge	r3, sl
 8002688:	2b00      	cmp	r3, #0
 800268a:	4699      	mov	r9, r3
 800268c:	dc36      	bgt.n	80026fc <_printf_float+0x360>
 800268e:	f04f 0b00 	mov.w	fp, #0
 8002692:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002696:	f104 021a 	add.w	r2, r4, #26
 800269a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800269c:	9306      	str	r3, [sp, #24]
 800269e:	eba3 0309 	sub.w	r3, r3, r9
 80026a2:	455b      	cmp	r3, fp
 80026a4:	dc31      	bgt.n	800270a <_printf_float+0x36e>
 80026a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80026a8:	459a      	cmp	sl, r3
 80026aa:	dc3a      	bgt.n	8002722 <_printf_float+0x386>
 80026ac:	6823      	ldr	r3, [r4, #0]
 80026ae:	07da      	lsls	r2, r3, #31
 80026b0:	d437      	bmi.n	8002722 <_printf_float+0x386>
 80026b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80026b4:	ebaa 0903 	sub.w	r9, sl, r3
 80026b8:	9b06      	ldr	r3, [sp, #24]
 80026ba:	ebaa 0303 	sub.w	r3, sl, r3
 80026be:	4599      	cmp	r9, r3
 80026c0:	bfa8      	it	ge
 80026c2:	4699      	movge	r9, r3
 80026c4:	f1b9 0f00 	cmp.w	r9, #0
 80026c8:	dc33      	bgt.n	8002732 <_printf_float+0x396>
 80026ca:	f04f 0800 	mov.w	r8, #0
 80026ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80026d2:	f104 0b1a 	add.w	fp, r4, #26
 80026d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80026d8:	ebaa 0303 	sub.w	r3, sl, r3
 80026dc:	eba3 0309 	sub.w	r3, r3, r9
 80026e0:	4543      	cmp	r3, r8
 80026e2:	f77f af79 	ble.w	80025d8 <_printf_float+0x23c>
 80026e6:	2301      	movs	r3, #1
 80026e8:	465a      	mov	r2, fp
 80026ea:	4631      	mov	r1, r6
 80026ec:	4628      	mov	r0, r5
 80026ee:	47b8      	blx	r7
 80026f0:	3001      	adds	r0, #1
 80026f2:	f43f aeae 	beq.w	8002452 <_printf_float+0xb6>
 80026f6:	f108 0801 	add.w	r8, r8, #1
 80026fa:	e7ec      	b.n	80026d6 <_printf_float+0x33a>
 80026fc:	4642      	mov	r2, r8
 80026fe:	4631      	mov	r1, r6
 8002700:	4628      	mov	r0, r5
 8002702:	47b8      	blx	r7
 8002704:	3001      	adds	r0, #1
 8002706:	d1c2      	bne.n	800268e <_printf_float+0x2f2>
 8002708:	e6a3      	b.n	8002452 <_printf_float+0xb6>
 800270a:	2301      	movs	r3, #1
 800270c:	4631      	mov	r1, r6
 800270e:	4628      	mov	r0, r5
 8002710:	9206      	str	r2, [sp, #24]
 8002712:	47b8      	blx	r7
 8002714:	3001      	adds	r0, #1
 8002716:	f43f ae9c 	beq.w	8002452 <_printf_float+0xb6>
 800271a:	9a06      	ldr	r2, [sp, #24]
 800271c:	f10b 0b01 	add.w	fp, fp, #1
 8002720:	e7bb      	b.n	800269a <_printf_float+0x2fe>
 8002722:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002726:	4631      	mov	r1, r6
 8002728:	4628      	mov	r0, r5
 800272a:	47b8      	blx	r7
 800272c:	3001      	adds	r0, #1
 800272e:	d1c0      	bne.n	80026b2 <_printf_float+0x316>
 8002730:	e68f      	b.n	8002452 <_printf_float+0xb6>
 8002732:	9a06      	ldr	r2, [sp, #24]
 8002734:	464b      	mov	r3, r9
 8002736:	4442      	add	r2, r8
 8002738:	4631      	mov	r1, r6
 800273a:	4628      	mov	r0, r5
 800273c:	47b8      	blx	r7
 800273e:	3001      	adds	r0, #1
 8002740:	d1c3      	bne.n	80026ca <_printf_float+0x32e>
 8002742:	e686      	b.n	8002452 <_printf_float+0xb6>
 8002744:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8002748:	f1ba 0f01 	cmp.w	sl, #1
 800274c:	dc01      	bgt.n	8002752 <_printf_float+0x3b6>
 800274e:	07db      	lsls	r3, r3, #31
 8002750:	d536      	bpl.n	80027c0 <_printf_float+0x424>
 8002752:	2301      	movs	r3, #1
 8002754:	4642      	mov	r2, r8
 8002756:	4631      	mov	r1, r6
 8002758:	4628      	mov	r0, r5
 800275a:	47b8      	blx	r7
 800275c:	3001      	adds	r0, #1
 800275e:	f43f ae78 	beq.w	8002452 <_printf_float+0xb6>
 8002762:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002766:	4631      	mov	r1, r6
 8002768:	4628      	mov	r0, r5
 800276a:	47b8      	blx	r7
 800276c:	3001      	adds	r0, #1
 800276e:	f43f ae70 	beq.w	8002452 <_printf_float+0xb6>
 8002772:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8002776:	2200      	movs	r2, #0
 8002778:	2300      	movs	r3, #0
 800277a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800277e:	f7fe f9c3 	bl	8000b08 <__aeabi_dcmpeq>
 8002782:	b9c0      	cbnz	r0, 80027b6 <_printf_float+0x41a>
 8002784:	4653      	mov	r3, sl
 8002786:	f108 0201 	add.w	r2, r8, #1
 800278a:	4631      	mov	r1, r6
 800278c:	4628      	mov	r0, r5
 800278e:	47b8      	blx	r7
 8002790:	3001      	adds	r0, #1
 8002792:	d10c      	bne.n	80027ae <_printf_float+0x412>
 8002794:	e65d      	b.n	8002452 <_printf_float+0xb6>
 8002796:	2301      	movs	r3, #1
 8002798:	465a      	mov	r2, fp
 800279a:	4631      	mov	r1, r6
 800279c:	4628      	mov	r0, r5
 800279e:	47b8      	blx	r7
 80027a0:	3001      	adds	r0, #1
 80027a2:	f43f ae56 	beq.w	8002452 <_printf_float+0xb6>
 80027a6:	f108 0801 	add.w	r8, r8, #1
 80027aa:	45d0      	cmp	r8, sl
 80027ac:	dbf3      	blt.n	8002796 <_printf_float+0x3fa>
 80027ae:	464b      	mov	r3, r9
 80027b0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80027b4:	e6df      	b.n	8002576 <_printf_float+0x1da>
 80027b6:	f04f 0800 	mov.w	r8, #0
 80027ba:	f104 0b1a 	add.w	fp, r4, #26
 80027be:	e7f4      	b.n	80027aa <_printf_float+0x40e>
 80027c0:	2301      	movs	r3, #1
 80027c2:	4642      	mov	r2, r8
 80027c4:	e7e1      	b.n	800278a <_printf_float+0x3ee>
 80027c6:	2301      	movs	r3, #1
 80027c8:	464a      	mov	r2, r9
 80027ca:	4631      	mov	r1, r6
 80027cc:	4628      	mov	r0, r5
 80027ce:	47b8      	blx	r7
 80027d0:	3001      	adds	r0, #1
 80027d2:	f43f ae3e 	beq.w	8002452 <_printf_float+0xb6>
 80027d6:	f108 0801 	add.w	r8, r8, #1
 80027da:	68e3      	ldr	r3, [r4, #12]
 80027dc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80027de:	1a5b      	subs	r3, r3, r1
 80027e0:	4543      	cmp	r3, r8
 80027e2:	dcf0      	bgt.n	80027c6 <_printf_float+0x42a>
 80027e4:	e6fc      	b.n	80025e0 <_printf_float+0x244>
 80027e6:	f04f 0800 	mov.w	r8, #0
 80027ea:	f104 0919 	add.w	r9, r4, #25
 80027ee:	e7f4      	b.n	80027da <_printf_float+0x43e>

080027f0 <_printf_common>:
 80027f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80027f4:	4616      	mov	r6, r2
 80027f6:	4698      	mov	r8, r3
 80027f8:	688a      	ldr	r2, [r1, #8]
 80027fa:	690b      	ldr	r3, [r1, #16]
 80027fc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002800:	4293      	cmp	r3, r2
 8002802:	bfb8      	it	lt
 8002804:	4613      	movlt	r3, r2
 8002806:	6033      	str	r3, [r6, #0]
 8002808:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800280c:	4607      	mov	r7, r0
 800280e:	460c      	mov	r4, r1
 8002810:	b10a      	cbz	r2, 8002816 <_printf_common+0x26>
 8002812:	3301      	adds	r3, #1
 8002814:	6033      	str	r3, [r6, #0]
 8002816:	6823      	ldr	r3, [r4, #0]
 8002818:	0699      	lsls	r1, r3, #26
 800281a:	bf42      	ittt	mi
 800281c:	6833      	ldrmi	r3, [r6, #0]
 800281e:	3302      	addmi	r3, #2
 8002820:	6033      	strmi	r3, [r6, #0]
 8002822:	6825      	ldr	r5, [r4, #0]
 8002824:	f015 0506 	ands.w	r5, r5, #6
 8002828:	d106      	bne.n	8002838 <_printf_common+0x48>
 800282a:	f104 0a19 	add.w	sl, r4, #25
 800282e:	68e3      	ldr	r3, [r4, #12]
 8002830:	6832      	ldr	r2, [r6, #0]
 8002832:	1a9b      	subs	r3, r3, r2
 8002834:	42ab      	cmp	r3, r5
 8002836:	dc26      	bgt.n	8002886 <_printf_common+0x96>
 8002838:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800283c:	6822      	ldr	r2, [r4, #0]
 800283e:	3b00      	subs	r3, #0
 8002840:	bf18      	it	ne
 8002842:	2301      	movne	r3, #1
 8002844:	0692      	lsls	r2, r2, #26
 8002846:	d42b      	bmi.n	80028a0 <_printf_common+0xb0>
 8002848:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800284c:	4641      	mov	r1, r8
 800284e:	4638      	mov	r0, r7
 8002850:	47c8      	blx	r9
 8002852:	3001      	adds	r0, #1
 8002854:	d01e      	beq.n	8002894 <_printf_common+0xa4>
 8002856:	6823      	ldr	r3, [r4, #0]
 8002858:	6922      	ldr	r2, [r4, #16]
 800285a:	f003 0306 	and.w	r3, r3, #6
 800285e:	2b04      	cmp	r3, #4
 8002860:	bf02      	ittt	eq
 8002862:	68e5      	ldreq	r5, [r4, #12]
 8002864:	6833      	ldreq	r3, [r6, #0]
 8002866:	1aed      	subeq	r5, r5, r3
 8002868:	68a3      	ldr	r3, [r4, #8]
 800286a:	bf0c      	ite	eq
 800286c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002870:	2500      	movne	r5, #0
 8002872:	4293      	cmp	r3, r2
 8002874:	bfc4      	itt	gt
 8002876:	1a9b      	subgt	r3, r3, r2
 8002878:	18ed      	addgt	r5, r5, r3
 800287a:	2600      	movs	r6, #0
 800287c:	341a      	adds	r4, #26
 800287e:	42b5      	cmp	r5, r6
 8002880:	d11a      	bne.n	80028b8 <_printf_common+0xc8>
 8002882:	2000      	movs	r0, #0
 8002884:	e008      	b.n	8002898 <_printf_common+0xa8>
 8002886:	2301      	movs	r3, #1
 8002888:	4652      	mov	r2, sl
 800288a:	4641      	mov	r1, r8
 800288c:	4638      	mov	r0, r7
 800288e:	47c8      	blx	r9
 8002890:	3001      	adds	r0, #1
 8002892:	d103      	bne.n	800289c <_printf_common+0xac>
 8002894:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002898:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800289c:	3501      	adds	r5, #1
 800289e:	e7c6      	b.n	800282e <_printf_common+0x3e>
 80028a0:	18e1      	adds	r1, r4, r3
 80028a2:	1c5a      	adds	r2, r3, #1
 80028a4:	2030      	movs	r0, #48	@ 0x30
 80028a6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80028aa:	4422      	add	r2, r4
 80028ac:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80028b0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80028b4:	3302      	adds	r3, #2
 80028b6:	e7c7      	b.n	8002848 <_printf_common+0x58>
 80028b8:	2301      	movs	r3, #1
 80028ba:	4622      	mov	r2, r4
 80028bc:	4641      	mov	r1, r8
 80028be:	4638      	mov	r0, r7
 80028c0:	47c8      	blx	r9
 80028c2:	3001      	adds	r0, #1
 80028c4:	d0e6      	beq.n	8002894 <_printf_common+0xa4>
 80028c6:	3601      	adds	r6, #1
 80028c8:	e7d9      	b.n	800287e <_printf_common+0x8e>
	...

080028cc <_printf_i>:
 80028cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80028d0:	7e0f      	ldrb	r7, [r1, #24]
 80028d2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80028d4:	2f78      	cmp	r7, #120	@ 0x78
 80028d6:	4691      	mov	r9, r2
 80028d8:	4680      	mov	r8, r0
 80028da:	460c      	mov	r4, r1
 80028dc:	469a      	mov	sl, r3
 80028de:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80028e2:	d807      	bhi.n	80028f4 <_printf_i+0x28>
 80028e4:	2f62      	cmp	r7, #98	@ 0x62
 80028e6:	d80a      	bhi.n	80028fe <_printf_i+0x32>
 80028e8:	2f00      	cmp	r7, #0
 80028ea:	f000 80d1 	beq.w	8002a90 <_printf_i+0x1c4>
 80028ee:	2f58      	cmp	r7, #88	@ 0x58
 80028f0:	f000 80b8 	beq.w	8002a64 <_printf_i+0x198>
 80028f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80028f8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80028fc:	e03a      	b.n	8002974 <_printf_i+0xa8>
 80028fe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002902:	2b15      	cmp	r3, #21
 8002904:	d8f6      	bhi.n	80028f4 <_printf_i+0x28>
 8002906:	a101      	add	r1, pc, #4	@ (adr r1, 800290c <_printf_i+0x40>)
 8002908:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800290c:	08002965 	.word	0x08002965
 8002910:	08002979 	.word	0x08002979
 8002914:	080028f5 	.word	0x080028f5
 8002918:	080028f5 	.word	0x080028f5
 800291c:	080028f5 	.word	0x080028f5
 8002920:	080028f5 	.word	0x080028f5
 8002924:	08002979 	.word	0x08002979
 8002928:	080028f5 	.word	0x080028f5
 800292c:	080028f5 	.word	0x080028f5
 8002930:	080028f5 	.word	0x080028f5
 8002934:	080028f5 	.word	0x080028f5
 8002938:	08002a77 	.word	0x08002a77
 800293c:	080029a3 	.word	0x080029a3
 8002940:	08002a31 	.word	0x08002a31
 8002944:	080028f5 	.word	0x080028f5
 8002948:	080028f5 	.word	0x080028f5
 800294c:	08002a99 	.word	0x08002a99
 8002950:	080028f5 	.word	0x080028f5
 8002954:	080029a3 	.word	0x080029a3
 8002958:	080028f5 	.word	0x080028f5
 800295c:	080028f5 	.word	0x080028f5
 8002960:	08002a39 	.word	0x08002a39
 8002964:	6833      	ldr	r3, [r6, #0]
 8002966:	1d1a      	adds	r2, r3, #4
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	6032      	str	r2, [r6, #0]
 800296c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002970:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002974:	2301      	movs	r3, #1
 8002976:	e09c      	b.n	8002ab2 <_printf_i+0x1e6>
 8002978:	6833      	ldr	r3, [r6, #0]
 800297a:	6820      	ldr	r0, [r4, #0]
 800297c:	1d19      	adds	r1, r3, #4
 800297e:	6031      	str	r1, [r6, #0]
 8002980:	0606      	lsls	r6, r0, #24
 8002982:	d501      	bpl.n	8002988 <_printf_i+0xbc>
 8002984:	681d      	ldr	r5, [r3, #0]
 8002986:	e003      	b.n	8002990 <_printf_i+0xc4>
 8002988:	0645      	lsls	r5, r0, #25
 800298a:	d5fb      	bpl.n	8002984 <_printf_i+0xb8>
 800298c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002990:	2d00      	cmp	r5, #0
 8002992:	da03      	bge.n	800299c <_printf_i+0xd0>
 8002994:	232d      	movs	r3, #45	@ 0x2d
 8002996:	426d      	negs	r5, r5
 8002998:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800299c:	4858      	ldr	r0, [pc, #352]	@ (8002b00 <_printf_i+0x234>)
 800299e:	230a      	movs	r3, #10
 80029a0:	e011      	b.n	80029c6 <_printf_i+0xfa>
 80029a2:	6821      	ldr	r1, [r4, #0]
 80029a4:	6833      	ldr	r3, [r6, #0]
 80029a6:	0608      	lsls	r0, r1, #24
 80029a8:	f853 5b04 	ldr.w	r5, [r3], #4
 80029ac:	d402      	bmi.n	80029b4 <_printf_i+0xe8>
 80029ae:	0649      	lsls	r1, r1, #25
 80029b0:	bf48      	it	mi
 80029b2:	b2ad      	uxthmi	r5, r5
 80029b4:	2f6f      	cmp	r7, #111	@ 0x6f
 80029b6:	4852      	ldr	r0, [pc, #328]	@ (8002b00 <_printf_i+0x234>)
 80029b8:	6033      	str	r3, [r6, #0]
 80029ba:	bf14      	ite	ne
 80029bc:	230a      	movne	r3, #10
 80029be:	2308      	moveq	r3, #8
 80029c0:	2100      	movs	r1, #0
 80029c2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80029c6:	6866      	ldr	r6, [r4, #4]
 80029c8:	60a6      	str	r6, [r4, #8]
 80029ca:	2e00      	cmp	r6, #0
 80029cc:	db05      	blt.n	80029da <_printf_i+0x10e>
 80029ce:	6821      	ldr	r1, [r4, #0]
 80029d0:	432e      	orrs	r6, r5
 80029d2:	f021 0104 	bic.w	r1, r1, #4
 80029d6:	6021      	str	r1, [r4, #0]
 80029d8:	d04b      	beq.n	8002a72 <_printf_i+0x1a6>
 80029da:	4616      	mov	r6, r2
 80029dc:	fbb5 f1f3 	udiv	r1, r5, r3
 80029e0:	fb03 5711 	mls	r7, r3, r1, r5
 80029e4:	5dc7      	ldrb	r7, [r0, r7]
 80029e6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80029ea:	462f      	mov	r7, r5
 80029ec:	42bb      	cmp	r3, r7
 80029ee:	460d      	mov	r5, r1
 80029f0:	d9f4      	bls.n	80029dc <_printf_i+0x110>
 80029f2:	2b08      	cmp	r3, #8
 80029f4:	d10b      	bne.n	8002a0e <_printf_i+0x142>
 80029f6:	6823      	ldr	r3, [r4, #0]
 80029f8:	07df      	lsls	r7, r3, #31
 80029fa:	d508      	bpl.n	8002a0e <_printf_i+0x142>
 80029fc:	6923      	ldr	r3, [r4, #16]
 80029fe:	6861      	ldr	r1, [r4, #4]
 8002a00:	4299      	cmp	r1, r3
 8002a02:	bfde      	ittt	le
 8002a04:	2330      	movle	r3, #48	@ 0x30
 8002a06:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002a0a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8002a0e:	1b92      	subs	r2, r2, r6
 8002a10:	6122      	str	r2, [r4, #16]
 8002a12:	f8cd a000 	str.w	sl, [sp]
 8002a16:	464b      	mov	r3, r9
 8002a18:	aa03      	add	r2, sp, #12
 8002a1a:	4621      	mov	r1, r4
 8002a1c:	4640      	mov	r0, r8
 8002a1e:	f7ff fee7 	bl	80027f0 <_printf_common>
 8002a22:	3001      	adds	r0, #1
 8002a24:	d14a      	bne.n	8002abc <_printf_i+0x1f0>
 8002a26:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002a2a:	b004      	add	sp, #16
 8002a2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a30:	6823      	ldr	r3, [r4, #0]
 8002a32:	f043 0320 	orr.w	r3, r3, #32
 8002a36:	6023      	str	r3, [r4, #0]
 8002a38:	4832      	ldr	r0, [pc, #200]	@ (8002b04 <_printf_i+0x238>)
 8002a3a:	2778      	movs	r7, #120	@ 0x78
 8002a3c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002a40:	6823      	ldr	r3, [r4, #0]
 8002a42:	6831      	ldr	r1, [r6, #0]
 8002a44:	061f      	lsls	r7, r3, #24
 8002a46:	f851 5b04 	ldr.w	r5, [r1], #4
 8002a4a:	d402      	bmi.n	8002a52 <_printf_i+0x186>
 8002a4c:	065f      	lsls	r7, r3, #25
 8002a4e:	bf48      	it	mi
 8002a50:	b2ad      	uxthmi	r5, r5
 8002a52:	6031      	str	r1, [r6, #0]
 8002a54:	07d9      	lsls	r1, r3, #31
 8002a56:	bf44      	itt	mi
 8002a58:	f043 0320 	orrmi.w	r3, r3, #32
 8002a5c:	6023      	strmi	r3, [r4, #0]
 8002a5e:	b11d      	cbz	r5, 8002a68 <_printf_i+0x19c>
 8002a60:	2310      	movs	r3, #16
 8002a62:	e7ad      	b.n	80029c0 <_printf_i+0xf4>
 8002a64:	4826      	ldr	r0, [pc, #152]	@ (8002b00 <_printf_i+0x234>)
 8002a66:	e7e9      	b.n	8002a3c <_printf_i+0x170>
 8002a68:	6823      	ldr	r3, [r4, #0]
 8002a6a:	f023 0320 	bic.w	r3, r3, #32
 8002a6e:	6023      	str	r3, [r4, #0]
 8002a70:	e7f6      	b.n	8002a60 <_printf_i+0x194>
 8002a72:	4616      	mov	r6, r2
 8002a74:	e7bd      	b.n	80029f2 <_printf_i+0x126>
 8002a76:	6833      	ldr	r3, [r6, #0]
 8002a78:	6825      	ldr	r5, [r4, #0]
 8002a7a:	6961      	ldr	r1, [r4, #20]
 8002a7c:	1d18      	adds	r0, r3, #4
 8002a7e:	6030      	str	r0, [r6, #0]
 8002a80:	062e      	lsls	r6, r5, #24
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	d501      	bpl.n	8002a8a <_printf_i+0x1be>
 8002a86:	6019      	str	r1, [r3, #0]
 8002a88:	e002      	b.n	8002a90 <_printf_i+0x1c4>
 8002a8a:	0668      	lsls	r0, r5, #25
 8002a8c:	d5fb      	bpl.n	8002a86 <_printf_i+0x1ba>
 8002a8e:	8019      	strh	r1, [r3, #0]
 8002a90:	2300      	movs	r3, #0
 8002a92:	6123      	str	r3, [r4, #16]
 8002a94:	4616      	mov	r6, r2
 8002a96:	e7bc      	b.n	8002a12 <_printf_i+0x146>
 8002a98:	6833      	ldr	r3, [r6, #0]
 8002a9a:	1d1a      	adds	r2, r3, #4
 8002a9c:	6032      	str	r2, [r6, #0]
 8002a9e:	681e      	ldr	r6, [r3, #0]
 8002aa0:	6862      	ldr	r2, [r4, #4]
 8002aa2:	2100      	movs	r1, #0
 8002aa4:	4630      	mov	r0, r6
 8002aa6:	f7fd fbb3 	bl	8000210 <memchr>
 8002aaa:	b108      	cbz	r0, 8002ab0 <_printf_i+0x1e4>
 8002aac:	1b80      	subs	r0, r0, r6
 8002aae:	6060      	str	r0, [r4, #4]
 8002ab0:	6863      	ldr	r3, [r4, #4]
 8002ab2:	6123      	str	r3, [r4, #16]
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002aba:	e7aa      	b.n	8002a12 <_printf_i+0x146>
 8002abc:	6923      	ldr	r3, [r4, #16]
 8002abe:	4632      	mov	r2, r6
 8002ac0:	4649      	mov	r1, r9
 8002ac2:	4640      	mov	r0, r8
 8002ac4:	47d0      	blx	sl
 8002ac6:	3001      	adds	r0, #1
 8002ac8:	d0ad      	beq.n	8002a26 <_printf_i+0x15a>
 8002aca:	6823      	ldr	r3, [r4, #0]
 8002acc:	079b      	lsls	r3, r3, #30
 8002ace:	d413      	bmi.n	8002af8 <_printf_i+0x22c>
 8002ad0:	68e0      	ldr	r0, [r4, #12]
 8002ad2:	9b03      	ldr	r3, [sp, #12]
 8002ad4:	4298      	cmp	r0, r3
 8002ad6:	bfb8      	it	lt
 8002ad8:	4618      	movlt	r0, r3
 8002ada:	e7a6      	b.n	8002a2a <_printf_i+0x15e>
 8002adc:	2301      	movs	r3, #1
 8002ade:	4632      	mov	r2, r6
 8002ae0:	4649      	mov	r1, r9
 8002ae2:	4640      	mov	r0, r8
 8002ae4:	47d0      	blx	sl
 8002ae6:	3001      	adds	r0, #1
 8002ae8:	d09d      	beq.n	8002a26 <_printf_i+0x15a>
 8002aea:	3501      	adds	r5, #1
 8002aec:	68e3      	ldr	r3, [r4, #12]
 8002aee:	9903      	ldr	r1, [sp, #12]
 8002af0:	1a5b      	subs	r3, r3, r1
 8002af2:	42ab      	cmp	r3, r5
 8002af4:	dcf2      	bgt.n	8002adc <_printf_i+0x210>
 8002af6:	e7eb      	b.n	8002ad0 <_printf_i+0x204>
 8002af8:	2500      	movs	r5, #0
 8002afa:	f104 0619 	add.w	r6, r4, #25
 8002afe:	e7f5      	b.n	8002aec <_printf_i+0x220>
 8002b00:	08004f8f 	.word	0x08004f8f
 8002b04:	08004fa0 	.word	0x08004fa0

08002b08 <sniprintf>:
 8002b08:	b40c      	push	{r2, r3}
 8002b0a:	b530      	push	{r4, r5, lr}
 8002b0c:	4b18      	ldr	r3, [pc, #96]	@ (8002b70 <sniprintf+0x68>)
 8002b0e:	1e0c      	subs	r4, r1, #0
 8002b10:	681d      	ldr	r5, [r3, #0]
 8002b12:	b09d      	sub	sp, #116	@ 0x74
 8002b14:	da08      	bge.n	8002b28 <sniprintf+0x20>
 8002b16:	238b      	movs	r3, #139	@ 0x8b
 8002b18:	602b      	str	r3, [r5, #0]
 8002b1a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002b1e:	b01d      	add	sp, #116	@ 0x74
 8002b20:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002b24:	b002      	add	sp, #8
 8002b26:	4770      	bx	lr
 8002b28:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8002b2c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8002b30:	f04f 0300 	mov.w	r3, #0
 8002b34:	931b      	str	r3, [sp, #108]	@ 0x6c
 8002b36:	bf14      	ite	ne
 8002b38:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8002b3c:	4623      	moveq	r3, r4
 8002b3e:	9304      	str	r3, [sp, #16]
 8002b40:	9307      	str	r3, [sp, #28]
 8002b42:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002b46:	9002      	str	r0, [sp, #8]
 8002b48:	9006      	str	r0, [sp, #24]
 8002b4a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8002b4e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8002b50:	ab21      	add	r3, sp, #132	@ 0x84
 8002b52:	a902      	add	r1, sp, #8
 8002b54:	4628      	mov	r0, r5
 8002b56:	9301      	str	r3, [sp, #4]
 8002b58:	f000 ffbe 	bl	8003ad8 <_svfiprintf_r>
 8002b5c:	1c43      	adds	r3, r0, #1
 8002b5e:	bfbc      	itt	lt
 8002b60:	238b      	movlt	r3, #139	@ 0x8b
 8002b62:	602b      	strlt	r3, [r5, #0]
 8002b64:	2c00      	cmp	r4, #0
 8002b66:	d0da      	beq.n	8002b1e <sniprintf+0x16>
 8002b68:	9b02      	ldr	r3, [sp, #8]
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	701a      	strb	r2, [r3, #0]
 8002b6e:	e7d6      	b.n	8002b1e <sniprintf+0x16>
 8002b70:	2000000c 	.word	0x2000000c

08002b74 <std>:
 8002b74:	2300      	movs	r3, #0
 8002b76:	b510      	push	{r4, lr}
 8002b78:	4604      	mov	r4, r0
 8002b7a:	e9c0 3300 	strd	r3, r3, [r0]
 8002b7e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002b82:	6083      	str	r3, [r0, #8]
 8002b84:	8181      	strh	r1, [r0, #12]
 8002b86:	6643      	str	r3, [r0, #100]	@ 0x64
 8002b88:	81c2      	strh	r2, [r0, #14]
 8002b8a:	6183      	str	r3, [r0, #24]
 8002b8c:	4619      	mov	r1, r3
 8002b8e:	2208      	movs	r2, #8
 8002b90:	305c      	adds	r0, #92	@ 0x5c
 8002b92:	f000 f8b1 	bl	8002cf8 <memset>
 8002b96:	4b0d      	ldr	r3, [pc, #52]	@ (8002bcc <std+0x58>)
 8002b98:	6263      	str	r3, [r4, #36]	@ 0x24
 8002b9a:	4b0d      	ldr	r3, [pc, #52]	@ (8002bd0 <std+0x5c>)
 8002b9c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002b9e:	4b0d      	ldr	r3, [pc, #52]	@ (8002bd4 <std+0x60>)
 8002ba0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002ba2:	4b0d      	ldr	r3, [pc, #52]	@ (8002bd8 <std+0x64>)
 8002ba4:	6323      	str	r3, [r4, #48]	@ 0x30
 8002ba6:	4b0d      	ldr	r3, [pc, #52]	@ (8002bdc <std+0x68>)
 8002ba8:	6224      	str	r4, [r4, #32]
 8002baa:	429c      	cmp	r4, r3
 8002bac:	d006      	beq.n	8002bbc <std+0x48>
 8002bae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002bb2:	4294      	cmp	r4, r2
 8002bb4:	d002      	beq.n	8002bbc <std+0x48>
 8002bb6:	33d0      	adds	r3, #208	@ 0xd0
 8002bb8:	429c      	cmp	r4, r3
 8002bba:	d105      	bne.n	8002bc8 <std+0x54>
 8002bbc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002bc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002bc4:	f000 b8ca 	b.w	8002d5c <__retarget_lock_init_recursive>
 8002bc8:	bd10      	pop	{r4, pc}
 8002bca:	bf00      	nop
 8002bcc:	08004689 	.word	0x08004689
 8002bd0:	080046ab 	.word	0x080046ab
 8002bd4:	080046e3 	.word	0x080046e3
 8002bd8:	08004707 	.word	0x08004707
 8002bdc:	20000318 	.word	0x20000318

08002be0 <stdio_exit_handler>:
 8002be0:	4a02      	ldr	r2, [pc, #8]	@ (8002bec <stdio_exit_handler+0xc>)
 8002be2:	4903      	ldr	r1, [pc, #12]	@ (8002bf0 <stdio_exit_handler+0x10>)
 8002be4:	4803      	ldr	r0, [pc, #12]	@ (8002bf4 <stdio_exit_handler+0x14>)
 8002be6:	f000 b869 	b.w	8002cbc <_fwalk_sglue>
 8002bea:	bf00      	nop
 8002bec:	20000000 	.word	0x20000000
 8002bf0:	08003f2d 	.word	0x08003f2d
 8002bf4:	20000010 	.word	0x20000010

08002bf8 <cleanup_stdio>:
 8002bf8:	6841      	ldr	r1, [r0, #4]
 8002bfa:	4b0c      	ldr	r3, [pc, #48]	@ (8002c2c <cleanup_stdio+0x34>)
 8002bfc:	4299      	cmp	r1, r3
 8002bfe:	b510      	push	{r4, lr}
 8002c00:	4604      	mov	r4, r0
 8002c02:	d001      	beq.n	8002c08 <cleanup_stdio+0x10>
 8002c04:	f001 f992 	bl	8003f2c <_fflush_r>
 8002c08:	68a1      	ldr	r1, [r4, #8]
 8002c0a:	4b09      	ldr	r3, [pc, #36]	@ (8002c30 <cleanup_stdio+0x38>)
 8002c0c:	4299      	cmp	r1, r3
 8002c0e:	d002      	beq.n	8002c16 <cleanup_stdio+0x1e>
 8002c10:	4620      	mov	r0, r4
 8002c12:	f001 f98b 	bl	8003f2c <_fflush_r>
 8002c16:	68e1      	ldr	r1, [r4, #12]
 8002c18:	4b06      	ldr	r3, [pc, #24]	@ (8002c34 <cleanup_stdio+0x3c>)
 8002c1a:	4299      	cmp	r1, r3
 8002c1c:	d004      	beq.n	8002c28 <cleanup_stdio+0x30>
 8002c1e:	4620      	mov	r0, r4
 8002c20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002c24:	f001 b982 	b.w	8003f2c <_fflush_r>
 8002c28:	bd10      	pop	{r4, pc}
 8002c2a:	bf00      	nop
 8002c2c:	20000318 	.word	0x20000318
 8002c30:	20000380 	.word	0x20000380
 8002c34:	200003e8 	.word	0x200003e8

08002c38 <global_stdio_init.part.0>:
 8002c38:	b510      	push	{r4, lr}
 8002c3a:	4b0b      	ldr	r3, [pc, #44]	@ (8002c68 <global_stdio_init.part.0+0x30>)
 8002c3c:	4c0b      	ldr	r4, [pc, #44]	@ (8002c6c <global_stdio_init.part.0+0x34>)
 8002c3e:	4a0c      	ldr	r2, [pc, #48]	@ (8002c70 <global_stdio_init.part.0+0x38>)
 8002c40:	601a      	str	r2, [r3, #0]
 8002c42:	4620      	mov	r0, r4
 8002c44:	2200      	movs	r2, #0
 8002c46:	2104      	movs	r1, #4
 8002c48:	f7ff ff94 	bl	8002b74 <std>
 8002c4c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002c50:	2201      	movs	r2, #1
 8002c52:	2109      	movs	r1, #9
 8002c54:	f7ff ff8e 	bl	8002b74 <std>
 8002c58:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002c5c:	2202      	movs	r2, #2
 8002c5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002c62:	2112      	movs	r1, #18
 8002c64:	f7ff bf86 	b.w	8002b74 <std>
 8002c68:	20000450 	.word	0x20000450
 8002c6c:	20000318 	.word	0x20000318
 8002c70:	08002be1 	.word	0x08002be1

08002c74 <__sfp_lock_acquire>:
 8002c74:	4801      	ldr	r0, [pc, #4]	@ (8002c7c <__sfp_lock_acquire+0x8>)
 8002c76:	f000 b872 	b.w	8002d5e <__retarget_lock_acquire_recursive>
 8002c7a:	bf00      	nop
 8002c7c:	20000455 	.word	0x20000455

08002c80 <__sfp_lock_release>:
 8002c80:	4801      	ldr	r0, [pc, #4]	@ (8002c88 <__sfp_lock_release+0x8>)
 8002c82:	f000 b86d 	b.w	8002d60 <__retarget_lock_release_recursive>
 8002c86:	bf00      	nop
 8002c88:	20000455 	.word	0x20000455

08002c8c <__sinit>:
 8002c8c:	b510      	push	{r4, lr}
 8002c8e:	4604      	mov	r4, r0
 8002c90:	f7ff fff0 	bl	8002c74 <__sfp_lock_acquire>
 8002c94:	6a23      	ldr	r3, [r4, #32]
 8002c96:	b11b      	cbz	r3, 8002ca0 <__sinit+0x14>
 8002c98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002c9c:	f7ff bff0 	b.w	8002c80 <__sfp_lock_release>
 8002ca0:	4b04      	ldr	r3, [pc, #16]	@ (8002cb4 <__sinit+0x28>)
 8002ca2:	6223      	str	r3, [r4, #32]
 8002ca4:	4b04      	ldr	r3, [pc, #16]	@ (8002cb8 <__sinit+0x2c>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d1f5      	bne.n	8002c98 <__sinit+0xc>
 8002cac:	f7ff ffc4 	bl	8002c38 <global_stdio_init.part.0>
 8002cb0:	e7f2      	b.n	8002c98 <__sinit+0xc>
 8002cb2:	bf00      	nop
 8002cb4:	08002bf9 	.word	0x08002bf9
 8002cb8:	20000450 	.word	0x20000450

08002cbc <_fwalk_sglue>:
 8002cbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002cc0:	4607      	mov	r7, r0
 8002cc2:	4688      	mov	r8, r1
 8002cc4:	4614      	mov	r4, r2
 8002cc6:	2600      	movs	r6, #0
 8002cc8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002ccc:	f1b9 0901 	subs.w	r9, r9, #1
 8002cd0:	d505      	bpl.n	8002cde <_fwalk_sglue+0x22>
 8002cd2:	6824      	ldr	r4, [r4, #0]
 8002cd4:	2c00      	cmp	r4, #0
 8002cd6:	d1f7      	bne.n	8002cc8 <_fwalk_sglue+0xc>
 8002cd8:	4630      	mov	r0, r6
 8002cda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002cde:	89ab      	ldrh	r3, [r5, #12]
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d907      	bls.n	8002cf4 <_fwalk_sglue+0x38>
 8002ce4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002ce8:	3301      	adds	r3, #1
 8002cea:	d003      	beq.n	8002cf4 <_fwalk_sglue+0x38>
 8002cec:	4629      	mov	r1, r5
 8002cee:	4638      	mov	r0, r7
 8002cf0:	47c0      	blx	r8
 8002cf2:	4306      	orrs	r6, r0
 8002cf4:	3568      	adds	r5, #104	@ 0x68
 8002cf6:	e7e9      	b.n	8002ccc <_fwalk_sglue+0x10>

08002cf8 <memset>:
 8002cf8:	4402      	add	r2, r0
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d100      	bne.n	8002d02 <memset+0xa>
 8002d00:	4770      	bx	lr
 8002d02:	f803 1b01 	strb.w	r1, [r3], #1
 8002d06:	e7f9      	b.n	8002cfc <memset+0x4>

08002d08 <__errno>:
 8002d08:	4b01      	ldr	r3, [pc, #4]	@ (8002d10 <__errno+0x8>)
 8002d0a:	6818      	ldr	r0, [r3, #0]
 8002d0c:	4770      	bx	lr
 8002d0e:	bf00      	nop
 8002d10:	2000000c 	.word	0x2000000c

08002d14 <__libc_init_array>:
 8002d14:	b570      	push	{r4, r5, r6, lr}
 8002d16:	4d0d      	ldr	r5, [pc, #52]	@ (8002d4c <__libc_init_array+0x38>)
 8002d18:	4c0d      	ldr	r4, [pc, #52]	@ (8002d50 <__libc_init_array+0x3c>)
 8002d1a:	1b64      	subs	r4, r4, r5
 8002d1c:	10a4      	asrs	r4, r4, #2
 8002d1e:	2600      	movs	r6, #0
 8002d20:	42a6      	cmp	r6, r4
 8002d22:	d109      	bne.n	8002d38 <__libc_init_array+0x24>
 8002d24:	4d0b      	ldr	r5, [pc, #44]	@ (8002d54 <__libc_init_array+0x40>)
 8002d26:	4c0c      	ldr	r4, [pc, #48]	@ (8002d58 <__libc_init_array+0x44>)
 8002d28:	f002 f8f8 	bl	8004f1c <_init>
 8002d2c:	1b64      	subs	r4, r4, r5
 8002d2e:	10a4      	asrs	r4, r4, #2
 8002d30:	2600      	movs	r6, #0
 8002d32:	42a6      	cmp	r6, r4
 8002d34:	d105      	bne.n	8002d42 <__libc_init_array+0x2e>
 8002d36:	bd70      	pop	{r4, r5, r6, pc}
 8002d38:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d3c:	4798      	blx	r3
 8002d3e:	3601      	adds	r6, #1
 8002d40:	e7ee      	b.n	8002d20 <__libc_init_array+0xc>
 8002d42:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d46:	4798      	blx	r3
 8002d48:	3601      	adds	r6, #1
 8002d4a:	e7f2      	b.n	8002d32 <__libc_init_array+0x1e>
 8002d4c:	080052fc 	.word	0x080052fc
 8002d50:	080052fc 	.word	0x080052fc
 8002d54:	080052fc 	.word	0x080052fc
 8002d58:	08005300 	.word	0x08005300

08002d5c <__retarget_lock_init_recursive>:
 8002d5c:	4770      	bx	lr

08002d5e <__retarget_lock_acquire_recursive>:
 8002d5e:	4770      	bx	lr

08002d60 <__retarget_lock_release_recursive>:
 8002d60:	4770      	bx	lr
	...

08002d64 <_localeconv_r>:
 8002d64:	4800      	ldr	r0, [pc, #0]	@ (8002d68 <_localeconv_r+0x4>)
 8002d66:	4770      	bx	lr
 8002d68:	2000014c 	.word	0x2000014c

08002d6c <quorem>:
 8002d6c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d70:	6903      	ldr	r3, [r0, #16]
 8002d72:	690c      	ldr	r4, [r1, #16]
 8002d74:	42a3      	cmp	r3, r4
 8002d76:	4607      	mov	r7, r0
 8002d78:	db7e      	blt.n	8002e78 <quorem+0x10c>
 8002d7a:	3c01      	subs	r4, #1
 8002d7c:	f101 0814 	add.w	r8, r1, #20
 8002d80:	00a3      	lsls	r3, r4, #2
 8002d82:	f100 0514 	add.w	r5, r0, #20
 8002d86:	9300      	str	r3, [sp, #0]
 8002d88:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8002d8c:	9301      	str	r3, [sp, #4]
 8002d8e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8002d92:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8002d96:	3301      	adds	r3, #1
 8002d98:	429a      	cmp	r2, r3
 8002d9a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8002d9e:	fbb2 f6f3 	udiv	r6, r2, r3
 8002da2:	d32e      	bcc.n	8002e02 <quorem+0x96>
 8002da4:	f04f 0a00 	mov.w	sl, #0
 8002da8:	46c4      	mov	ip, r8
 8002daa:	46ae      	mov	lr, r5
 8002dac:	46d3      	mov	fp, sl
 8002dae:	f85c 3b04 	ldr.w	r3, [ip], #4
 8002db2:	b298      	uxth	r0, r3
 8002db4:	fb06 a000 	mla	r0, r6, r0, sl
 8002db8:	0c02      	lsrs	r2, r0, #16
 8002dba:	0c1b      	lsrs	r3, r3, #16
 8002dbc:	fb06 2303 	mla	r3, r6, r3, r2
 8002dc0:	f8de 2000 	ldr.w	r2, [lr]
 8002dc4:	b280      	uxth	r0, r0
 8002dc6:	b292      	uxth	r2, r2
 8002dc8:	1a12      	subs	r2, r2, r0
 8002dca:	445a      	add	r2, fp
 8002dcc:	f8de 0000 	ldr.w	r0, [lr]
 8002dd0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8002dd4:	b29b      	uxth	r3, r3
 8002dd6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8002dda:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8002dde:	b292      	uxth	r2, r2
 8002de0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8002de4:	45e1      	cmp	r9, ip
 8002de6:	f84e 2b04 	str.w	r2, [lr], #4
 8002dea:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8002dee:	d2de      	bcs.n	8002dae <quorem+0x42>
 8002df0:	9b00      	ldr	r3, [sp, #0]
 8002df2:	58eb      	ldr	r3, [r5, r3]
 8002df4:	b92b      	cbnz	r3, 8002e02 <quorem+0x96>
 8002df6:	9b01      	ldr	r3, [sp, #4]
 8002df8:	3b04      	subs	r3, #4
 8002dfa:	429d      	cmp	r5, r3
 8002dfc:	461a      	mov	r2, r3
 8002dfe:	d32f      	bcc.n	8002e60 <quorem+0xf4>
 8002e00:	613c      	str	r4, [r7, #16]
 8002e02:	4638      	mov	r0, r7
 8002e04:	f001 fb38 	bl	8004478 <__mcmp>
 8002e08:	2800      	cmp	r0, #0
 8002e0a:	db25      	blt.n	8002e58 <quorem+0xec>
 8002e0c:	4629      	mov	r1, r5
 8002e0e:	2000      	movs	r0, #0
 8002e10:	f858 2b04 	ldr.w	r2, [r8], #4
 8002e14:	f8d1 c000 	ldr.w	ip, [r1]
 8002e18:	fa1f fe82 	uxth.w	lr, r2
 8002e1c:	fa1f f38c 	uxth.w	r3, ip
 8002e20:	eba3 030e 	sub.w	r3, r3, lr
 8002e24:	4403      	add	r3, r0
 8002e26:	0c12      	lsrs	r2, r2, #16
 8002e28:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8002e2c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8002e30:	b29b      	uxth	r3, r3
 8002e32:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002e36:	45c1      	cmp	r9, r8
 8002e38:	f841 3b04 	str.w	r3, [r1], #4
 8002e3c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8002e40:	d2e6      	bcs.n	8002e10 <quorem+0xa4>
 8002e42:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8002e46:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8002e4a:	b922      	cbnz	r2, 8002e56 <quorem+0xea>
 8002e4c:	3b04      	subs	r3, #4
 8002e4e:	429d      	cmp	r5, r3
 8002e50:	461a      	mov	r2, r3
 8002e52:	d30b      	bcc.n	8002e6c <quorem+0x100>
 8002e54:	613c      	str	r4, [r7, #16]
 8002e56:	3601      	adds	r6, #1
 8002e58:	4630      	mov	r0, r6
 8002e5a:	b003      	add	sp, #12
 8002e5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002e60:	6812      	ldr	r2, [r2, #0]
 8002e62:	3b04      	subs	r3, #4
 8002e64:	2a00      	cmp	r2, #0
 8002e66:	d1cb      	bne.n	8002e00 <quorem+0x94>
 8002e68:	3c01      	subs	r4, #1
 8002e6a:	e7c6      	b.n	8002dfa <quorem+0x8e>
 8002e6c:	6812      	ldr	r2, [r2, #0]
 8002e6e:	3b04      	subs	r3, #4
 8002e70:	2a00      	cmp	r2, #0
 8002e72:	d1ef      	bne.n	8002e54 <quorem+0xe8>
 8002e74:	3c01      	subs	r4, #1
 8002e76:	e7ea      	b.n	8002e4e <quorem+0xe2>
 8002e78:	2000      	movs	r0, #0
 8002e7a:	e7ee      	b.n	8002e5a <quorem+0xee>
 8002e7c:	0000      	movs	r0, r0
	...

08002e80 <_dtoa_r>:
 8002e80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e84:	69c7      	ldr	r7, [r0, #28]
 8002e86:	b097      	sub	sp, #92	@ 0x5c
 8002e88:	ed8d 0b04 	vstr	d0, [sp, #16]
 8002e8c:	ec55 4b10 	vmov	r4, r5, d0
 8002e90:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8002e92:	9107      	str	r1, [sp, #28]
 8002e94:	4681      	mov	r9, r0
 8002e96:	920c      	str	r2, [sp, #48]	@ 0x30
 8002e98:	9311      	str	r3, [sp, #68]	@ 0x44
 8002e9a:	b97f      	cbnz	r7, 8002ebc <_dtoa_r+0x3c>
 8002e9c:	2010      	movs	r0, #16
 8002e9e:	f000 ff17 	bl	8003cd0 <malloc>
 8002ea2:	4602      	mov	r2, r0
 8002ea4:	f8c9 001c 	str.w	r0, [r9, #28]
 8002ea8:	b920      	cbnz	r0, 8002eb4 <_dtoa_r+0x34>
 8002eaa:	4ba9      	ldr	r3, [pc, #676]	@ (8003150 <_dtoa_r+0x2d0>)
 8002eac:	21ef      	movs	r1, #239	@ 0xef
 8002eae:	48a9      	ldr	r0, [pc, #676]	@ (8003154 <_dtoa_r+0x2d4>)
 8002eb0:	f001 fcda 	bl	8004868 <__assert_func>
 8002eb4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8002eb8:	6007      	str	r7, [r0, #0]
 8002eba:	60c7      	str	r7, [r0, #12]
 8002ebc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8002ec0:	6819      	ldr	r1, [r3, #0]
 8002ec2:	b159      	cbz	r1, 8002edc <_dtoa_r+0x5c>
 8002ec4:	685a      	ldr	r2, [r3, #4]
 8002ec6:	604a      	str	r2, [r1, #4]
 8002ec8:	2301      	movs	r3, #1
 8002eca:	4093      	lsls	r3, r2
 8002ecc:	608b      	str	r3, [r1, #8]
 8002ece:	4648      	mov	r0, r9
 8002ed0:	f001 f8a0 	bl	8004014 <_Bfree>
 8002ed4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	601a      	str	r2, [r3, #0]
 8002edc:	1e2b      	subs	r3, r5, #0
 8002ede:	bfb9      	ittee	lt
 8002ee0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8002ee4:	9305      	strlt	r3, [sp, #20]
 8002ee6:	2300      	movge	r3, #0
 8002ee8:	6033      	strge	r3, [r6, #0]
 8002eea:	9f05      	ldr	r7, [sp, #20]
 8002eec:	4b9a      	ldr	r3, [pc, #616]	@ (8003158 <_dtoa_r+0x2d8>)
 8002eee:	bfbc      	itt	lt
 8002ef0:	2201      	movlt	r2, #1
 8002ef2:	6032      	strlt	r2, [r6, #0]
 8002ef4:	43bb      	bics	r3, r7
 8002ef6:	d112      	bne.n	8002f1e <_dtoa_r+0x9e>
 8002ef8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8002efa:	f242 730f 	movw	r3, #9999	@ 0x270f
 8002efe:	6013      	str	r3, [r2, #0]
 8002f00:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8002f04:	4323      	orrs	r3, r4
 8002f06:	f000 855a 	beq.w	80039be <_dtoa_r+0xb3e>
 8002f0a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8002f0c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800316c <_dtoa_r+0x2ec>
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	f000 855c 	beq.w	80039ce <_dtoa_r+0xb4e>
 8002f16:	f10a 0303 	add.w	r3, sl, #3
 8002f1a:	f000 bd56 	b.w	80039ca <_dtoa_r+0xb4a>
 8002f1e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8002f22:	2200      	movs	r2, #0
 8002f24:	ec51 0b17 	vmov	r0, r1, d7
 8002f28:	2300      	movs	r3, #0
 8002f2a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8002f2e:	f7fd fdeb 	bl	8000b08 <__aeabi_dcmpeq>
 8002f32:	4680      	mov	r8, r0
 8002f34:	b158      	cbz	r0, 8002f4e <_dtoa_r+0xce>
 8002f36:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8002f38:	2301      	movs	r3, #1
 8002f3a:	6013      	str	r3, [r2, #0]
 8002f3c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8002f3e:	b113      	cbz	r3, 8002f46 <_dtoa_r+0xc6>
 8002f40:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8002f42:	4b86      	ldr	r3, [pc, #536]	@ (800315c <_dtoa_r+0x2dc>)
 8002f44:	6013      	str	r3, [r2, #0]
 8002f46:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8003170 <_dtoa_r+0x2f0>
 8002f4a:	f000 bd40 	b.w	80039ce <_dtoa_r+0xb4e>
 8002f4e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8002f52:	aa14      	add	r2, sp, #80	@ 0x50
 8002f54:	a915      	add	r1, sp, #84	@ 0x54
 8002f56:	4648      	mov	r0, r9
 8002f58:	f001 fb3e 	bl	80045d8 <__d2b>
 8002f5c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8002f60:	9002      	str	r0, [sp, #8]
 8002f62:	2e00      	cmp	r6, #0
 8002f64:	d078      	beq.n	8003058 <_dtoa_r+0x1d8>
 8002f66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8002f68:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8002f6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002f70:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8002f74:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8002f78:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8002f7c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8002f80:	4619      	mov	r1, r3
 8002f82:	2200      	movs	r2, #0
 8002f84:	4b76      	ldr	r3, [pc, #472]	@ (8003160 <_dtoa_r+0x2e0>)
 8002f86:	f7fd f99f 	bl	80002c8 <__aeabi_dsub>
 8002f8a:	a36b      	add	r3, pc, #428	@ (adr r3, 8003138 <_dtoa_r+0x2b8>)
 8002f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f90:	f7fd fb52 	bl	8000638 <__aeabi_dmul>
 8002f94:	a36a      	add	r3, pc, #424	@ (adr r3, 8003140 <_dtoa_r+0x2c0>)
 8002f96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f9a:	f7fd f997 	bl	80002cc <__adddf3>
 8002f9e:	4604      	mov	r4, r0
 8002fa0:	4630      	mov	r0, r6
 8002fa2:	460d      	mov	r5, r1
 8002fa4:	f7fd fade 	bl	8000564 <__aeabi_i2d>
 8002fa8:	a367      	add	r3, pc, #412	@ (adr r3, 8003148 <_dtoa_r+0x2c8>)
 8002faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fae:	f7fd fb43 	bl	8000638 <__aeabi_dmul>
 8002fb2:	4602      	mov	r2, r0
 8002fb4:	460b      	mov	r3, r1
 8002fb6:	4620      	mov	r0, r4
 8002fb8:	4629      	mov	r1, r5
 8002fba:	f7fd f987 	bl	80002cc <__adddf3>
 8002fbe:	4604      	mov	r4, r0
 8002fc0:	460d      	mov	r5, r1
 8002fc2:	f7fd fde9 	bl	8000b98 <__aeabi_d2iz>
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	4607      	mov	r7, r0
 8002fca:	2300      	movs	r3, #0
 8002fcc:	4620      	mov	r0, r4
 8002fce:	4629      	mov	r1, r5
 8002fd0:	f7fd fda4 	bl	8000b1c <__aeabi_dcmplt>
 8002fd4:	b140      	cbz	r0, 8002fe8 <_dtoa_r+0x168>
 8002fd6:	4638      	mov	r0, r7
 8002fd8:	f7fd fac4 	bl	8000564 <__aeabi_i2d>
 8002fdc:	4622      	mov	r2, r4
 8002fde:	462b      	mov	r3, r5
 8002fe0:	f7fd fd92 	bl	8000b08 <__aeabi_dcmpeq>
 8002fe4:	b900      	cbnz	r0, 8002fe8 <_dtoa_r+0x168>
 8002fe6:	3f01      	subs	r7, #1
 8002fe8:	2f16      	cmp	r7, #22
 8002fea:	d852      	bhi.n	8003092 <_dtoa_r+0x212>
 8002fec:	4b5d      	ldr	r3, [pc, #372]	@ (8003164 <_dtoa_r+0x2e4>)
 8002fee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8002ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ff6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8002ffa:	f7fd fd8f 	bl	8000b1c <__aeabi_dcmplt>
 8002ffe:	2800      	cmp	r0, #0
 8003000:	d049      	beq.n	8003096 <_dtoa_r+0x216>
 8003002:	3f01      	subs	r7, #1
 8003004:	2300      	movs	r3, #0
 8003006:	9310      	str	r3, [sp, #64]	@ 0x40
 8003008:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800300a:	1b9b      	subs	r3, r3, r6
 800300c:	1e5a      	subs	r2, r3, #1
 800300e:	bf45      	ittet	mi
 8003010:	f1c3 0301 	rsbmi	r3, r3, #1
 8003014:	9300      	strmi	r3, [sp, #0]
 8003016:	2300      	movpl	r3, #0
 8003018:	2300      	movmi	r3, #0
 800301a:	9206      	str	r2, [sp, #24]
 800301c:	bf54      	ite	pl
 800301e:	9300      	strpl	r3, [sp, #0]
 8003020:	9306      	strmi	r3, [sp, #24]
 8003022:	2f00      	cmp	r7, #0
 8003024:	db39      	blt.n	800309a <_dtoa_r+0x21a>
 8003026:	9b06      	ldr	r3, [sp, #24]
 8003028:	970d      	str	r7, [sp, #52]	@ 0x34
 800302a:	443b      	add	r3, r7
 800302c:	9306      	str	r3, [sp, #24]
 800302e:	2300      	movs	r3, #0
 8003030:	9308      	str	r3, [sp, #32]
 8003032:	9b07      	ldr	r3, [sp, #28]
 8003034:	2b09      	cmp	r3, #9
 8003036:	d863      	bhi.n	8003100 <_dtoa_r+0x280>
 8003038:	2b05      	cmp	r3, #5
 800303a:	bfc4      	itt	gt
 800303c:	3b04      	subgt	r3, #4
 800303e:	9307      	strgt	r3, [sp, #28]
 8003040:	9b07      	ldr	r3, [sp, #28]
 8003042:	f1a3 0302 	sub.w	r3, r3, #2
 8003046:	bfcc      	ite	gt
 8003048:	2400      	movgt	r4, #0
 800304a:	2401      	movle	r4, #1
 800304c:	2b03      	cmp	r3, #3
 800304e:	d863      	bhi.n	8003118 <_dtoa_r+0x298>
 8003050:	e8df f003 	tbb	[pc, r3]
 8003054:	2b375452 	.word	0x2b375452
 8003058:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800305c:	441e      	add	r6, r3
 800305e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8003062:	2b20      	cmp	r3, #32
 8003064:	bfc1      	itttt	gt
 8003066:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800306a:	409f      	lslgt	r7, r3
 800306c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8003070:	fa24 f303 	lsrgt.w	r3, r4, r3
 8003074:	bfd6      	itet	le
 8003076:	f1c3 0320 	rsble	r3, r3, #32
 800307a:	ea47 0003 	orrgt.w	r0, r7, r3
 800307e:	fa04 f003 	lslle.w	r0, r4, r3
 8003082:	f7fd fa5f 	bl	8000544 <__aeabi_ui2d>
 8003086:	2201      	movs	r2, #1
 8003088:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800308c:	3e01      	subs	r6, #1
 800308e:	9212      	str	r2, [sp, #72]	@ 0x48
 8003090:	e776      	b.n	8002f80 <_dtoa_r+0x100>
 8003092:	2301      	movs	r3, #1
 8003094:	e7b7      	b.n	8003006 <_dtoa_r+0x186>
 8003096:	9010      	str	r0, [sp, #64]	@ 0x40
 8003098:	e7b6      	b.n	8003008 <_dtoa_r+0x188>
 800309a:	9b00      	ldr	r3, [sp, #0]
 800309c:	1bdb      	subs	r3, r3, r7
 800309e:	9300      	str	r3, [sp, #0]
 80030a0:	427b      	negs	r3, r7
 80030a2:	9308      	str	r3, [sp, #32]
 80030a4:	2300      	movs	r3, #0
 80030a6:	930d      	str	r3, [sp, #52]	@ 0x34
 80030a8:	e7c3      	b.n	8003032 <_dtoa_r+0x1b2>
 80030aa:	2301      	movs	r3, #1
 80030ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80030ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80030b0:	eb07 0b03 	add.w	fp, r7, r3
 80030b4:	f10b 0301 	add.w	r3, fp, #1
 80030b8:	2b01      	cmp	r3, #1
 80030ba:	9303      	str	r3, [sp, #12]
 80030bc:	bfb8      	it	lt
 80030be:	2301      	movlt	r3, #1
 80030c0:	e006      	b.n	80030d0 <_dtoa_r+0x250>
 80030c2:	2301      	movs	r3, #1
 80030c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80030c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	dd28      	ble.n	800311e <_dtoa_r+0x29e>
 80030cc:	469b      	mov	fp, r3
 80030ce:	9303      	str	r3, [sp, #12]
 80030d0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80030d4:	2100      	movs	r1, #0
 80030d6:	2204      	movs	r2, #4
 80030d8:	f102 0514 	add.w	r5, r2, #20
 80030dc:	429d      	cmp	r5, r3
 80030de:	d926      	bls.n	800312e <_dtoa_r+0x2ae>
 80030e0:	6041      	str	r1, [r0, #4]
 80030e2:	4648      	mov	r0, r9
 80030e4:	f000 ff56 	bl	8003f94 <_Balloc>
 80030e8:	4682      	mov	sl, r0
 80030ea:	2800      	cmp	r0, #0
 80030ec:	d142      	bne.n	8003174 <_dtoa_r+0x2f4>
 80030ee:	4b1e      	ldr	r3, [pc, #120]	@ (8003168 <_dtoa_r+0x2e8>)
 80030f0:	4602      	mov	r2, r0
 80030f2:	f240 11af 	movw	r1, #431	@ 0x1af
 80030f6:	e6da      	b.n	8002eae <_dtoa_r+0x2e>
 80030f8:	2300      	movs	r3, #0
 80030fa:	e7e3      	b.n	80030c4 <_dtoa_r+0x244>
 80030fc:	2300      	movs	r3, #0
 80030fe:	e7d5      	b.n	80030ac <_dtoa_r+0x22c>
 8003100:	2401      	movs	r4, #1
 8003102:	2300      	movs	r3, #0
 8003104:	9307      	str	r3, [sp, #28]
 8003106:	9409      	str	r4, [sp, #36]	@ 0x24
 8003108:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800310c:	2200      	movs	r2, #0
 800310e:	f8cd b00c 	str.w	fp, [sp, #12]
 8003112:	2312      	movs	r3, #18
 8003114:	920c      	str	r2, [sp, #48]	@ 0x30
 8003116:	e7db      	b.n	80030d0 <_dtoa_r+0x250>
 8003118:	2301      	movs	r3, #1
 800311a:	9309      	str	r3, [sp, #36]	@ 0x24
 800311c:	e7f4      	b.n	8003108 <_dtoa_r+0x288>
 800311e:	f04f 0b01 	mov.w	fp, #1
 8003122:	f8cd b00c 	str.w	fp, [sp, #12]
 8003126:	465b      	mov	r3, fp
 8003128:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800312c:	e7d0      	b.n	80030d0 <_dtoa_r+0x250>
 800312e:	3101      	adds	r1, #1
 8003130:	0052      	lsls	r2, r2, #1
 8003132:	e7d1      	b.n	80030d8 <_dtoa_r+0x258>
 8003134:	f3af 8000 	nop.w
 8003138:	636f4361 	.word	0x636f4361
 800313c:	3fd287a7 	.word	0x3fd287a7
 8003140:	8b60c8b3 	.word	0x8b60c8b3
 8003144:	3fc68a28 	.word	0x3fc68a28
 8003148:	509f79fb 	.word	0x509f79fb
 800314c:	3fd34413 	.word	0x3fd34413
 8003150:	08004fbe 	.word	0x08004fbe
 8003154:	08004fd5 	.word	0x08004fd5
 8003158:	7ff00000 	.word	0x7ff00000
 800315c:	08004f8e 	.word	0x08004f8e
 8003160:	3ff80000 	.word	0x3ff80000
 8003164:	08005128 	.word	0x08005128
 8003168:	0800502d 	.word	0x0800502d
 800316c:	08004fba 	.word	0x08004fba
 8003170:	08004f8d 	.word	0x08004f8d
 8003174:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8003178:	6018      	str	r0, [r3, #0]
 800317a:	9b03      	ldr	r3, [sp, #12]
 800317c:	2b0e      	cmp	r3, #14
 800317e:	f200 80a1 	bhi.w	80032c4 <_dtoa_r+0x444>
 8003182:	2c00      	cmp	r4, #0
 8003184:	f000 809e 	beq.w	80032c4 <_dtoa_r+0x444>
 8003188:	2f00      	cmp	r7, #0
 800318a:	dd33      	ble.n	80031f4 <_dtoa_r+0x374>
 800318c:	4b9c      	ldr	r3, [pc, #624]	@ (8003400 <_dtoa_r+0x580>)
 800318e:	f007 020f 	and.w	r2, r7, #15
 8003192:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003196:	ed93 7b00 	vldr	d7, [r3]
 800319a:	05f8      	lsls	r0, r7, #23
 800319c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80031a0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80031a4:	d516      	bpl.n	80031d4 <_dtoa_r+0x354>
 80031a6:	4b97      	ldr	r3, [pc, #604]	@ (8003404 <_dtoa_r+0x584>)
 80031a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80031ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80031b0:	f7fd fb6c 	bl	800088c <__aeabi_ddiv>
 80031b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80031b8:	f004 040f 	and.w	r4, r4, #15
 80031bc:	2603      	movs	r6, #3
 80031be:	4d91      	ldr	r5, [pc, #580]	@ (8003404 <_dtoa_r+0x584>)
 80031c0:	b954      	cbnz	r4, 80031d8 <_dtoa_r+0x358>
 80031c2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80031c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80031ca:	f7fd fb5f 	bl	800088c <__aeabi_ddiv>
 80031ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80031d2:	e028      	b.n	8003226 <_dtoa_r+0x3a6>
 80031d4:	2602      	movs	r6, #2
 80031d6:	e7f2      	b.n	80031be <_dtoa_r+0x33e>
 80031d8:	07e1      	lsls	r1, r4, #31
 80031da:	d508      	bpl.n	80031ee <_dtoa_r+0x36e>
 80031dc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80031e0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80031e4:	f7fd fa28 	bl	8000638 <__aeabi_dmul>
 80031e8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80031ec:	3601      	adds	r6, #1
 80031ee:	1064      	asrs	r4, r4, #1
 80031f0:	3508      	adds	r5, #8
 80031f2:	e7e5      	b.n	80031c0 <_dtoa_r+0x340>
 80031f4:	f000 80af 	beq.w	8003356 <_dtoa_r+0x4d6>
 80031f8:	427c      	negs	r4, r7
 80031fa:	4b81      	ldr	r3, [pc, #516]	@ (8003400 <_dtoa_r+0x580>)
 80031fc:	4d81      	ldr	r5, [pc, #516]	@ (8003404 <_dtoa_r+0x584>)
 80031fe:	f004 020f 	and.w	r2, r4, #15
 8003202:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800320a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800320e:	f7fd fa13 	bl	8000638 <__aeabi_dmul>
 8003212:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003216:	1124      	asrs	r4, r4, #4
 8003218:	2300      	movs	r3, #0
 800321a:	2602      	movs	r6, #2
 800321c:	2c00      	cmp	r4, #0
 800321e:	f040 808f 	bne.w	8003340 <_dtoa_r+0x4c0>
 8003222:	2b00      	cmp	r3, #0
 8003224:	d1d3      	bne.n	80031ce <_dtoa_r+0x34e>
 8003226:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8003228:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800322c:	2b00      	cmp	r3, #0
 800322e:	f000 8094 	beq.w	800335a <_dtoa_r+0x4da>
 8003232:	4b75      	ldr	r3, [pc, #468]	@ (8003408 <_dtoa_r+0x588>)
 8003234:	2200      	movs	r2, #0
 8003236:	4620      	mov	r0, r4
 8003238:	4629      	mov	r1, r5
 800323a:	f7fd fc6f 	bl	8000b1c <__aeabi_dcmplt>
 800323e:	2800      	cmp	r0, #0
 8003240:	f000 808b 	beq.w	800335a <_dtoa_r+0x4da>
 8003244:	9b03      	ldr	r3, [sp, #12]
 8003246:	2b00      	cmp	r3, #0
 8003248:	f000 8087 	beq.w	800335a <_dtoa_r+0x4da>
 800324c:	f1bb 0f00 	cmp.w	fp, #0
 8003250:	dd34      	ble.n	80032bc <_dtoa_r+0x43c>
 8003252:	4620      	mov	r0, r4
 8003254:	4b6d      	ldr	r3, [pc, #436]	@ (800340c <_dtoa_r+0x58c>)
 8003256:	2200      	movs	r2, #0
 8003258:	4629      	mov	r1, r5
 800325a:	f7fd f9ed 	bl	8000638 <__aeabi_dmul>
 800325e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003262:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8003266:	3601      	adds	r6, #1
 8003268:	465c      	mov	r4, fp
 800326a:	4630      	mov	r0, r6
 800326c:	f7fd f97a 	bl	8000564 <__aeabi_i2d>
 8003270:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003274:	f7fd f9e0 	bl	8000638 <__aeabi_dmul>
 8003278:	4b65      	ldr	r3, [pc, #404]	@ (8003410 <_dtoa_r+0x590>)
 800327a:	2200      	movs	r2, #0
 800327c:	f7fd f826 	bl	80002cc <__adddf3>
 8003280:	4605      	mov	r5, r0
 8003282:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8003286:	2c00      	cmp	r4, #0
 8003288:	d16a      	bne.n	8003360 <_dtoa_r+0x4e0>
 800328a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800328e:	4b61      	ldr	r3, [pc, #388]	@ (8003414 <_dtoa_r+0x594>)
 8003290:	2200      	movs	r2, #0
 8003292:	f7fd f819 	bl	80002c8 <__aeabi_dsub>
 8003296:	4602      	mov	r2, r0
 8003298:	460b      	mov	r3, r1
 800329a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800329e:	462a      	mov	r2, r5
 80032a0:	4633      	mov	r3, r6
 80032a2:	f7fd fc59 	bl	8000b58 <__aeabi_dcmpgt>
 80032a6:	2800      	cmp	r0, #0
 80032a8:	f040 8298 	bne.w	80037dc <_dtoa_r+0x95c>
 80032ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80032b0:	462a      	mov	r2, r5
 80032b2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80032b6:	f7fd fc31 	bl	8000b1c <__aeabi_dcmplt>
 80032ba:	bb38      	cbnz	r0, 800330c <_dtoa_r+0x48c>
 80032bc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80032c0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80032c4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	f2c0 8157 	blt.w	800357a <_dtoa_r+0x6fa>
 80032cc:	2f0e      	cmp	r7, #14
 80032ce:	f300 8154 	bgt.w	800357a <_dtoa_r+0x6fa>
 80032d2:	4b4b      	ldr	r3, [pc, #300]	@ (8003400 <_dtoa_r+0x580>)
 80032d4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80032d8:	ed93 7b00 	vldr	d7, [r3]
 80032dc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80032de:	2b00      	cmp	r3, #0
 80032e0:	ed8d 7b00 	vstr	d7, [sp]
 80032e4:	f280 80e5 	bge.w	80034b2 <_dtoa_r+0x632>
 80032e8:	9b03      	ldr	r3, [sp, #12]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	f300 80e1 	bgt.w	80034b2 <_dtoa_r+0x632>
 80032f0:	d10c      	bne.n	800330c <_dtoa_r+0x48c>
 80032f2:	4b48      	ldr	r3, [pc, #288]	@ (8003414 <_dtoa_r+0x594>)
 80032f4:	2200      	movs	r2, #0
 80032f6:	ec51 0b17 	vmov	r0, r1, d7
 80032fa:	f7fd f99d 	bl	8000638 <__aeabi_dmul>
 80032fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003302:	f7fd fc1f 	bl	8000b44 <__aeabi_dcmpge>
 8003306:	2800      	cmp	r0, #0
 8003308:	f000 8266 	beq.w	80037d8 <_dtoa_r+0x958>
 800330c:	2400      	movs	r4, #0
 800330e:	4625      	mov	r5, r4
 8003310:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8003312:	4656      	mov	r6, sl
 8003314:	ea6f 0803 	mvn.w	r8, r3
 8003318:	2700      	movs	r7, #0
 800331a:	4621      	mov	r1, r4
 800331c:	4648      	mov	r0, r9
 800331e:	f000 fe79 	bl	8004014 <_Bfree>
 8003322:	2d00      	cmp	r5, #0
 8003324:	f000 80bd 	beq.w	80034a2 <_dtoa_r+0x622>
 8003328:	b12f      	cbz	r7, 8003336 <_dtoa_r+0x4b6>
 800332a:	42af      	cmp	r7, r5
 800332c:	d003      	beq.n	8003336 <_dtoa_r+0x4b6>
 800332e:	4639      	mov	r1, r7
 8003330:	4648      	mov	r0, r9
 8003332:	f000 fe6f 	bl	8004014 <_Bfree>
 8003336:	4629      	mov	r1, r5
 8003338:	4648      	mov	r0, r9
 800333a:	f000 fe6b 	bl	8004014 <_Bfree>
 800333e:	e0b0      	b.n	80034a2 <_dtoa_r+0x622>
 8003340:	07e2      	lsls	r2, r4, #31
 8003342:	d505      	bpl.n	8003350 <_dtoa_r+0x4d0>
 8003344:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003348:	f7fd f976 	bl	8000638 <__aeabi_dmul>
 800334c:	3601      	adds	r6, #1
 800334e:	2301      	movs	r3, #1
 8003350:	1064      	asrs	r4, r4, #1
 8003352:	3508      	adds	r5, #8
 8003354:	e762      	b.n	800321c <_dtoa_r+0x39c>
 8003356:	2602      	movs	r6, #2
 8003358:	e765      	b.n	8003226 <_dtoa_r+0x3a6>
 800335a:	9c03      	ldr	r4, [sp, #12]
 800335c:	46b8      	mov	r8, r7
 800335e:	e784      	b.n	800326a <_dtoa_r+0x3ea>
 8003360:	4b27      	ldr	r3, [pc, #156]	@ (8003400 <_dtoa_r+0x580>)
 8003362:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003364:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003368:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800336c:	4454      	add	r4, sl
 800336e:	2900      	cmp	r1, #0
 8003370:	d054      	beq.n	800341c <_dtoa_r+0x59c>
 8003372:	4929      	ldr	r1, [pc, #164]	@ (8003418 <_dtoa_r+0x598>)
 8003374:	2000      	movs	r0, #0
 8003376:	f7fd fa89 	bl	800088c <__aeabi_ddiv>
 800337a:	4633      	mov	r3, r6
 800337c:	462a      	mov	r2, r5
 800337e:	f7fc ffa3 	bl	80002c8 <__aeabi_dsub>
 8003382:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8003386:	4656      	mov	r6, sl
 8003388:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800338c:	f7fd fc04 	bl	8000b98 <__aeabi_d2iz>
 8003390:	4605      	mov	r5, r0
 8003392:	f7fd f8e7 	bl	8000564 <__aeabi_i2d>
 8003396:	4602      	mov	r2, r0
 8003398:	460b      	mov	r3, r1
 800339a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800339e:	f7fc ff93 	bl	80002c8 <__aeabi_dsub>
 80033a2:	3530      	adds	r5, #48	@ 0x30
 80033a4:	4602      	mov	r2, r0
 80033a6:	460b      	mov	r3, r1
 80033a8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80033ac:	f806 5b01 	strb.w	r5, [r6], #1
 80033b0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80033b4:	f7fd fbb2 	bl	8000b1c <__aeabi_dcmplt>
 80033b8:	2800      	cmp	r0, #0
 80033ba:	d172      	bne.n	80034a2 <_dtoa_r+0x622>
 80033bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80033c0:	4911      	ldr	r1, [pc, #68]	@ (8003408 <_dtoa_r+0x588>)
 80033c2:	2000      	movs	r0, #0
 80033c4:	f7fc ff80 	bl	80002c8 <__aeabi_dsub>
 80033c8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80033cc:	f7fd fba6 	bl	8000b1c <__aeabi_dcmplt>
 80033d0:	2800      	cmp	r0, #0
 80033d2:	f040 80b4 	bne.w	800353e <_dtoa_r+0x6be>
 80033d6:	42a6      	cmp	r6, r4
 80033d8:	f43f af70 	beq.w	80032bc <_dtoa_r+0x43c>
 80033dc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80033e0:	4b0a      	ldr	r3, [pc, #40]	@ (800340c <_dtoa_r+0x58c>)
 80033e2:	2200      	movs	r2, #0
 80033e4:	f7fd f928 	bl	8000638 <__aeabi_dmul>
 80033e8:	4b08      	ldr	r3, [pc, #32]	@ (800340c <_dtoa_r+0x58c>)
 80033ea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80033ee:	2200      	movs	r2, #0
 80033f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80033f4:	f7fd f920 	bl	8000638 <__aeabi_dmul>
 80033f8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80033fc:	e7c4      	b.n	8003388 <_dtoa_r+0x508>
 80033fe:	bf00      	nop
 8003400:	08005128 	.word	0x08005128
 8003404:	08005100 	.word	0x08005100
 8003408:	3ff00000 	.word	0x3ff00000
 800340c:	40240000 	.word	0x40240000
 8003410:	401c0000 	.word	0x401c0000
 8003414:	40140000 	.word	0x40140000
 8003418:	3fe00000 	.word	0x3fe00000
 800341c:	4631      	mov	r1, r6
 800341e:	4628      	mov	r0, r5
 8003420:	f7fd f90a 	bl	8000638 <__aeabi_dmul>
 8003424:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8003428:	9413      	str	r4, [sp, #76]	@ 0x4c
 800342a:	4656      	mov	r6, sl
 800342c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003430:	f7fd fbb2 	bl	8000b98 <__aeabi_d2iz>
 8003434:	4605      	mov	r5, r0
 8003436:	f7fd f895 	bl	8000564 <__aeabi_i2d>
 800343a:	4602      	mov	r2, r0
 800343c:	460b      	mov	r3, r1
 800343e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003442:	f7fc ff41 	bl	80002c8 <__aeabi_dsub>
 8003446:	3530      	adds	r5, #48	@ 0x30
 8003448:	f806 5b01 	strb.w	r5, [r6], #1
 800344c:	4602      	mov	r2, r0
 800344e:	460b      	mov	r3, r1
 8003450:	42a6      	cmp	r6, r4
 8003452:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003456:	f04f 0200 	mov.w	r2, #0
 800345a:	d124      	bne.n	80034a6 <_dtoa_r+0x626>
 800345c:	4baf      	ldr	r3, [pc, #700]	@ (800371c <_dtoa_r+0x89c>)
 800345e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8003462:	f7fc ff33 	bl	80002cc <__adddf3>
 8003466:	4602      	mov	r2, r0
 8003468:	460b      	mov	r3, r1
 800346a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800346e:	f7fd fb73 	bl	8000b58 <__aeabi_dcmpgt>
 8003472:	2800      	cmp	r0, #0
 8003474:	d163      	bne.n	800353e <_dtoa_r+0x6be>
 8003476:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800347a:	49a8      	ldr	r1, [pc, #672]	@ (800371c <_dtoa_r+0x89c>)
 800347c:	2000      	movs	r0, #0
 800347e:	f7fc ff23 	bl	80002c8 <__aeabi_dsub>
 8003482:	4602      	mov	r2, r0
 8003484:	460b      	mov	r3, r1
 8003486:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800348a:	f7fd fb47 	bl	8000b1c <__aeabi_dcmplt>
 800348e:	2800      	cmp	r0, #0
 8003490:	f43f af14 	beq.w	80032bc <_dtoa_r+0x43c>
 8003494:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8003496:	1e73      	subs	r3, r6, #1
 8003498:	9313      	str	r3, [sp, #76]	@ 0x4c
 800349a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800349e:	2b30      	cmp	r3, #48	@ 0x30
 80034a0:	d0f8      	beq.n	8003494 <_dtoa_r+0x614>
 80034a2:	4647      	mov	r7, r8
 80034a4:	e03b      	b.n	800351e <_dtoa_r+0x69e>
 80034a6:	4b9e      	ldr	r3, [pc, #632]	@ (8003720 <_dtoa_r+0x8a0>)
 80034a8:	f7fd f8c6 	bl	8000638 <__aeabi_dmul>
 80034ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80034b0:	e7bc      	b.n	800342c <_dtoa_r+0x5ac>
 80034b2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80034b6:	4656      	mov	r6, sl
 80034b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80034bc:	4620      	mov	r0, r4
 80034be:	4629      	mov	r1, r5
 80034c0:	f7fd f9e4 	bl	800088c <__aeabi_ddiv>
 80034c4:	f7fd fb68 	bl	8000b98 <__aeabi_d2iz>
 80034c8:	4680      	mov	r8, r0
 80034ca:	f7fd f84b 	bl	8000564 <__aeabi_i2d>
 80034ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 80034d2:	f7fd f8b1 	bl	8000638 <__aeabi_dmul>
 80034d6:	4602      	mov	r2, r0
 80034d8:	460b      	mov	r3, r1
 80034da:	4620      	mov	r0, r4
 80034dc:	4629      	mov	r1, r5
 80034de:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80034e2:	f7fc fef1 	bl	80002c8 <__aeabi_dsub>
 80034e6:	f806 4b01 	strb.w	r4, [r6], #1
 80034ea:	9d03      	ldr	r5, [sp, #12]
 80034ec:	eba6 040a 	sub.w	r4, r6, sl
 80034f0:	42a5      	cmp	r5, r4
 80034f2:	4602      	mov	r2, r0
 80034f4:	460b      	mov	r3, r1
 80034f6:	d133      	bne.n	8003560 <_dtoa_r+0x6e0>
 80034f8:	f7fc fee8 	bl	80002cc <__adddf3>
 80034fc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003500:	4604      	mov	r4, r0
 8003502:	460d      	mov	r5, r1
 8003504:	f7fd fb28 	bl	8000b58 <__aeabi_dcmpgt>
 8003508:	b9c0      	cbnz	r0, 800353c <_dtoa_r+0x6bc>
 800350a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800350e:	4620      	mov	r0, r4
 8003510:	4629      	mov	r1, r5
 8003512:	f7fd faf9 	bl	8000b08 <__aeabi_dcmpeq>
 8003516:	b110      	cbz	r0, 800351e <_dtoa_r+0x69e>
 8003518:	f018 0f01 	tst.w	r8, #1
 800351c:	d10e      	bne.n	800353c <_dtoa_r+0x6bc>
 800351e:	9902      	ldr	r1, [sp, #8]
 8003520:	4648      	mov	r0, r9
 8003522:	f000 fd77 	bl	8004014 <_Bfree>
 8003526:	2300      	movs	r3, #0
 8003528:	7033      	strb	r3, [r6, #0]
 800352a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800352c:	3701      	adds	r7, #1
 800352e:	601f      	str	r7, [r3, #0]
 8003530:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003532:	2b00      	cmp	r3, #0
 8003534:	f000 824b 	beq.w	80039ce <_dtoa_r+0xb4e>
 8003538:	601e      	str	r6, [r3, #0]
 800353a:	e248      	b.n	80039ce <_dtoa_r+0xb4e>
 800353c:	46b8      	mov	r8, r7
 800353e:	4633      	mov	r3, r6
 8003540:	461e      	mov	r6, r3
 8003542:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003546:	2a39      	cmp	r2, #57	@ 0x39
 8003548:	d106      	bne.n	8003558 <_dtoa_r+0x6d8>
 800354a:	459a      	cmp	sl, r3
 800354c:	d1f8      	bne.n	8003540 <_dtoa_r+0x6c0>
 800354e:	2230      	movs	r2, #48	@ 0x30
 8003550:	f108 0801 	add.w	r8, r8, #1
 8003554:	f88a 2000 	strb.w	r2, [sl]
 8003558:	781a      	ldrb	r2, [r3, #0]
 800355a:	3201      	adds	r2, #1
 800355c:	701a      	strb	r2, [r3, #0]
 800355e:	e7a0      	b.n	80034a2 <_dtoa_r+0x622>
 8003560:	4b6f      	ldr	r3, [pc, #444]	@ (8003720 <_dtoa_r+0x8a0>)
 8003562:	2200      	movs	r2, #0
 8003564:	f7fd f868 	bl	8000638 <__aeabi_dmul>
 8003568:	2200      	movs	r2, #0
 800356a:	2300      	movs	r3, #0
 800356c:	4604      	mov	r4, r0
 800356e:	460d      	mov	r5, r1
 8003570:	f7fd faca 	bl	8000b08 <__aeabi_dcmpeq>
 8003574:	2800      	cmp	r0, #0
 8003576:	d09f      	beq.n	80034b8 <_dtoa_r+0x638>
 8003578:	e7d1      	b.n	800351e <_dtoa_r+0x69e>
 800357a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800357c:	2a00      	cmp	r2, #0
 800357e:	f000 80ea 	beq.w	8003756 <_dtoa_r+0x8d6>
 8003582:	9a07      	ldr	r2, [sp, #28]
 8003584:	2a01      	cmp	r2, #1
 8003586:	f300 80cd 	bgt.w	8003724 <_dtoa_r+0x8a4>
 800358a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800358c:	2a00      	cmp	r2, #0
 800358e:	f000 80c1 	beq.w	8003714 <_dtoa_r+0x894>
 8003592:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8003596:	9c08      	ldr	r4, [sp, #32]
 8003598:	9e00      	ldr	r6, [sp, #0]
 800359a:	9a00      	ldr	r2, [sp, #0]
 800359c:	441a      	add	r2, r3
 800359e:	9200      	str	r2, [sp, #0]
 80035a0:	9a06      	ldr	r2, [sp, #24]
 80035a2:	2101      	movs	r1, #1
 80035a4:	441a      	add	r2, r3
 80035a6:	4648      	mov	r0, r9
 80035a8:	9206      	str	r2, [sp, #24]
 80035aa:	f000 fde7 	bl	800417c <__i2b>
 80035ae:	4605      	mov	r5, r0
 80035b0:	b166      	cbz	r6, 80035cc <_dtoa_r+0x74c>
 80035b2:	9b06      	ldr	r3, [sp, #24]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	dd09      	ble.n	80035cc <_dtoa_r+0x74c>
 80035b8:	42b3      	cmp	r3, r6
 80035ba:	9a00      	ldr	r2, [sp, #0]
 80035bc:	bfa8      	it	ge
 80035be:	4633      	movge	r3, r6
 80035c0:	1ad2      	subs	r2, r2, r3
 80035c2:	9200      	str	r2, [sp, #0]
 80035c4:	9a06      	ldr	r2, [sp, #24]
 80035c6:	1af6      	subs	r6, r6, r3
 80035c8:	1ad3      	subs	r3, r2, r3
 80035ca:	9306      	str	r3, [sp, #24]
 80035cc:	9b08      	ldr	r3, [sp, #32]
 80035ce:	b30b      	cbz	r3, 8003614 <_dtoa_r+0x794>
 80035d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	f000 80c6 	beq.w	8003764 <_dtoa_r+0x8e4>
 80035d8:	2c00      	cmp	r4, #0
 80035da:	f000 80c0 	beq.w	800375e <_dtoa_r+0x8de>
 80035de:	4629      	mov	r1, r5
 80035e0:	4622      	mov	r2, r4
 80035e2:	4648      	mov	r0, r9
 80035e4:	f000 fe82 	bl	80042ec <__pow5mult>
 80035e8:	9a02      	ldr	r2, [sp, #8]
 80035ea:	4601      	mov	r1, r0
 80035ec:	4605      	mov	r5, r0
 80035ee:	4648      	mov	r0, r9
 80035f0:	f000 fdda 	bl	80041a8 <__multiply>
 80035f4:	9902      	ldr	r1, [sp, #8]
 80035f6:	4680      	mov	r8, r0
 80035f8:	4648      	mov	r0, r9
 80035fa:	f000 fd0b 	bl	8004014 <_Bfree>
 80035fe:	9b08      	ldr	r3, [sp, #32]
 8003600:	1b1b      	subs	r3, r3, r4
 8003602:	9308      	str	r3, [sp, #32]
 8003604:	f000 80b1 	beq.w	800376a <_dtoa_r+0x8ea>
 8003608:	9a08      	ldr	r2, [sp, #32]
 800360a:	4641      	mov	r1, r8
 800360c:	4648      	mov	r0, r9
 800360e:	f000 fe6d 	bl	80042ec <__pow5mult>
 8003612:	9002      	str	r0, [sp, #8]
 8003614:	2101      	movs	r1, #1
 8003616:	4648      	mov	r0, r9
 8003618:	f000 fdb0 	bl	800417c <__i2b>
 800361c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800361e:	4604      	mov	r4, r0
 8003620:	2b00      	cmp	r3, #0
 8003622:	f000 81d8 	beq.w	80039d6 <_dtoa_r+0xb56>
 8003626:	461a      	mov	r2, r3
 8003628:	4601      	mov	r1, r0
 800362a:	4648      	mov	r0, r9
 800362c:	f000 fe5e 	bl	80042ec <__pow5mult>
 8003630:	9b07      	ldr	r3, [sp, #28]
 8003632:	2b01      	cmp	r3, #1
 8003634:	4604      	mov	r4, r0
 8003636:	f300 809f 	bgt.w	8003778 <_dtoa_r+0x8f8>
 800363a:	9b04      	ldr	r3, [sp, #16]
 800363c:	2b00      	cmp	r3, #0
 800363e:	f040 8097 	bne.w	8003770 <_dtoa_r+0x8f0>
 8003642:	9b05      	ldr	r3, [sp, #20]
 8003644:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003648:	2b00      	cmp	r3, #0
 800364a:	f040 8093 	bne.w	8003774 <_dtoa_r+0x8f4>
 800364e:	9b05      	ldr	r3, [sp, #20]
 8003650:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003654:	0d1b      	lsrs	r3, r3, #20
 8003656:	051b      	lsls	r3, r3, #20
 8003658:	b133      	cbz	r3, 8003668 <_dtoa_r+0x7e8>
 800365a:	9b00      	ldr	r3, [sp, #0]
 800365c:	3301      	adds	r3, #1
 800365e:	9300      	str	r3, [sp, #0]
 8003660:	9b06      	ldr	r3, [sp, #24]
 8003662:	3301      	adds	r3, #1
 8003664:	9306      	str	r3, [sp, #24]
 8003666:	2301      	movs	r3, #1
 8003668:	9308      	str	r3, [sp, #32]
 800366a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800366c:	2b00      	cmp	r3, #0
 800366e:	f000 81b8 	beq.w	80039e2 <_dtoa_r+0xb62>
 8003672:	6923      	ldr	r3, [r4, #16]
 8003674:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003678:	6918      	ldr	r0, [r3, #16]
 800367a:	f000 fd33 	bl	80040e4 <__hi0bits>
 800367e:	f1c0 0020 	rsb	r0, r0, #32
 8003682:	9b06      	ldr	r3, [sp, #24]
 8003684:	4418      	add	r0, r3
 8003686:	f010 001f 	ands.w	r0, r0, #31
 800368a:	f000 8082 	beq.w	8003792 <_dtoa_r+0x912>
 800368e:	f1c0 0320 	rsb	r3, r0, #32
 8003692:	2b04      	cmp	r3, #4
 8003694:	dd73      	ble.n	800377e <_dtoa_r+0x8fe>
 8003696:	9b00      	ldr	r3, [sp, #0]
 8003698:	f1c0 001c 	rsb	r0, r0, #28
 800369c:	4403      	add	r3, r0
 800369e:	9300      	str	r3, [sp, #0]
 80036a0:	9b06      	ldr	r3, [sp, #24]
 80036a2:	4403      	add	r3, r0
 80036a4:	4406      	add	r6, r0
 80036a6:	9306      	str	r3, [sp, #24]
 80036a8:	9b00      	ldr	r3, [sp, #0]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	dd05      	ble.n	80036ba <_dtoa_r+0x83a>
 80036ae:	9902      	ldr	r1, [sp, #8]
 80036b0:	461a      	mov	r2, r3
 80036b2:	4648      	mov	r0, r9
 80036b4:	f000 fe74 	bl	80043a0 <__lshift>
 80036b8:	9002      	str	r0, [sp, #8]
 80036ba:	9b06      	ldr	r3, [sp, #24]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	dd05      	ble.n	80036cc <_dtoa_r+0x84c>
 80036c0:	4621      	mov	r1, r4
 80036c2:	461a      	mov	r2, r3
 80036c4:	4648      	mov	r0, r9
 80036c6:	f000 fe6b 	bl	80043a0 <__lshift>
 80036ca:	4604      	mov	r4, r0
 80036cc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d061      	beq.n	8003796 <_dtoa_r+0x916>
 80036d2:	9802      	ldr	r0, [sp, #8]
 80036d4:	4621      	mov	r1, r4
 80036d6:	f000 fecf 	bl	8004478 <__mcmp>
 80036da:	2800      	cmp	r0, #0
 80036dc:	da5b      	bge.n	8003796 <_dtoa_r+0x916>
 80036de:	2300      	movs	r3, #0
 80036e0:	9902      	ldr	r1, [sp, #8]
 80036e2:	220a      	movs	r2, #10
 80036e4:	4648      	mov	r0, r9
 80036e6:	f000 fcb7 	bl	8004058 <__multadd>
 80036ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80036ec:	9002      	str	r0, [sp, #8]
 80036ee:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	f000 8177 	beq.w	80039e6 <_dtoa_r+0xb66>
 80036f8:	4629      	mov	r1, r5
 80036fa:	2300      	movs	r3, #0
 80036fc:	220a      	movs	r2, #10
 80036fe:	4648      	mov	r0, r9
 8003700:	f000 fcaa 	bl	8004058 <__multadd>
 8003704:	f1bb 0f00 	cmp.w	fp, #0
 8003708:	4605      	mov	r5, r0
 800370a:	dc6f      	bgt.n	80037ec <_dtoa_r+0x96c>
 800370c:	9b07      	ldr	r3, [sp, #28]
 800370e:	2b02      	cmp	r3, #2
 8003710:	dc49      	bgt.n	80037a6 <_dtoa_r+0x926>
 8003712:	e06b      	b.n	80037ec <_dtoa_r+0x96c>
 8003714:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003716:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800371a:	e73c      	b.n	8003596 <_dtoa_r+0x716>
 800371c:	3fe00000 	.word	0x3fe00000
 8003720:	40240000 	.word	0x40240000
 8003724:	9b03      	ldr	r3, [sp, #12]
 8003726:	1e5c      	subs	r4, r3, #1
 8003728:	9b08      	ldr	r3, [sp, #32]
 800372a:	42a3      	cmp	r3, r4
 800372c:	db09      	blt.n	8003742 <_dtoa_r+0x8c2>
 800372e:	1b1c      	subs	r4, r3, r4
 8003730:	9b03      	ldr	r3, [sp, #12]
 8003732:	2b00      	cmp	r3, #0
 8003734:	f6bf af30 	bge.w	8003598 <_dtoa_r+0x718>
 8003738:	9b00      	ldr	r3, [sp, #0]
 800373a:	9a03      	ldr	r2, [sp, #12]
 800373c:	1a9e      	subs	r6, r3, r2
 800373e:	2300      	movs	r3, #0
 8003740:	e72b      	b.n	800359a <_dtoa_r+0x71a>
 8003742:	9b08      	ldr	r3, [sp, #32]
 8003744:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8003746:	9408      	str	r4, [sp, #32]
 8003748:	1ae3      	subs	r3, r4, r3
 800374a:	441a      	add	r2, r3
 800374c:	9e00      	ldr	r6, [sp, #0]
 800374e:	9b03      	ldr	r3, [sp, #12]
 8003750:	920d      	str	r2, [sp, #52]	@ 0x34
 8003752:	2400      	movs	r4, #0
 8003754:	e721      	b.n	800359a <_dtoa_r+0x71a>
 8003756:	9c08      	ldr	r4, [sp, #32]
 8003758:	9e00      	ldr	r6, [sp, #0]
 800375a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800375c:	e728      	b.n	80035b0 <_dtoa_r+0x730>
 800375e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8003762:	e751      	b.n	8003608 <_dtoa_r+0x788>
 8003764:	9a08      	ldr	r2, [sp, #32]
 8003766:	9902      	ldr	r1, [sp, #8]
 8003768:	e750      	b.n	800360c <_dtoa_r+0x78c>
 800376a:	f8cd 8008 	str.w	r8, [sp, #8]
 800376e:	e751      	b.n	8003614 <_dtoa_r+0x794>
 8003770:	2300      	movs	r3, #0
 8003772:	e779      	b.n	8003668 <_dtoa_r+0x7e8>
 8003774:	9b04      	ldr	r3, [sp, #16]
 8003776:	e777      	b.n	8003668 <_dtoa_r+0x7e8>
 8003778:	2300      	movs	r3, #0
 800377a:	9308      	str	r3, [sp, #32]
 800377c:	e779      	b.n	8003672 <_dtoa_r+0x7f2>
 800377e:	d093      	beq.n	80036a8 <_dtoa_r+0x828>
 8003780:	9a00      	ldr	r2, [sp, #0]
 8003782:	331c      	adds	r3, #28
 8003784:	441a      	add	r2, r3
 8003786:	9200      	str	r2, [sp, #0]
 8003788:	9a06      	ldr	r2, [sp, #24]
 800378a:	441a      	add	r2, r3
 800378c:	441e      	add	r6, r3
 800378e:	9206      	str	r2, [sp, #24]
 8003790:	e78a      	b.n	80036a8 <_dtoa_r+0x828>
 8003792:	4603      	mov	r3, r0
 8003794:	e7f4      	b.n	8003780 <_dtoa_r+0x900>
 8003796:	9b03      	ldr	r3, [sp, #12]
 8003798:	2b00      	cmp	r3, #0
 800379a:	46b8      	mov	r8, r7
 800379c:	dc20      	bgt.n	80037e0 <_dtoa_r+0x960>
 800379e:	469b      	mov	fp, r3
 80037a0:	9b07      	ldr	r3, [sp, #28]
 80037a2:	2b02      	cmp	r3, #2
 80037a4:	dd1e      	ble.n	80037e4 <_dtoa_r+0x964>
 80037a6:	f1bb 0f00 	cmp.w	fp, #0
 80037aa:	f47f adb1 	bne.w	8003310 <_dtoa_r+0x490>
 80037ae:	4621      	mov	r1, r4
 80037b0:	465b      	mov	r3, fp
 80037b2:	2205      	movs	r2, #5
 80037b4:	4648      	mov	r0, r9
 80037b6:	f000 fc4f 	bl	8004058 <__multadd>
 80037ba:	4601      	mov	r1, r0
 80037bc:	4604      	mov	r4, r0
 80037be:	9802      	ldr	r0, [sp, #8]
 80037c0:	f000 fe5a 	bl	8004478 <__mcmp>
 80037c4:	2800      	cmp	r0, #0
 80037c6:	f77f ada3 	ble.w	8003310 <_dtoa_r+0x490>
 80037ca:	4656      	mov	r6, sl
 80037cc:	2331      	movs	r3, #49	@ 0x31
 80037ce:	f806 3b01 	strb.w	r3, [r6], #1
 80037d2:	f108 0801 	add.w	r8, r8, #1
 80037d6:	e59f      	b.n	8003318 <_dtoa_r+0x498>
 80037d8:	9c03      	ldr	r4, [sp, #12]
 80037da:	46b8      	mov	r8, r7
 80037dc:	4625      	mov	r5, r4
 80037de:	e7f4      	b.n	80037ca <_dtoa_r+0x94a>
 80037e0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80037e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	f000 8101 	beq.w	80039ee <_dtoa_r+0xb6e>
 80037ec:	2e00      	cmp	r6, #0
 80037ee:	dd05      	ble.n	80037fc <_dtoa_r+0x97c>
 80037f0:	4629      	mov	r1, r5
 80037f2:	4632      	mov	r2, r6
 80037f4:	4648      	mov	r0, r9
 80037f6:	f000 fdd3 	bl	80043a0 <__lshift>
 80037fa:	4605      	mov	r5, r0
 80037fc:	9b08      	ldr	r3, [sp, #32]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d05c      	beq.n	80038bc <_dtoa_r+0xa3c>
 8003802:	6869      	ldr	r1, [r5, #4]
 8003804:	4648      	mov	r0, r9
 8003806:	f000 fbc5 	bl	8003f94 <_Balloc>
 800380a:	4606      	mov	r6, r0
 800380c:	b928      	cbnz	r0, 800381a <_dtoa_r+0x99a>
 800380e:	4b82      	ldr	r3, [pc, #520]	@ (8003a18 <_dtoa_r+0xb98>)
 8003810:	4602      	mov	r2, r0
 8003812:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8003816:	f7ff bb4a 	b.w	8002eae <_dtoa_r+0x2e>
 800381a:	692a      	ldr	r2, [r5, #16]
 800381c:	3202      	adds	r2, #2
 800381e:	0092      	lsls	r2, r2, #2
 8003820:	f105 010c 	add.w	r1, r5, #12
 8003824:	300c      	adds	r0, #12
 8003826:	f001 f811 	bl	800484c <memcpy>
 800382a:	2201      	movs	r2, #1
 800382c:	4631      	mov	r1, r6
 800382e:	4648      	mov	r0, r9
 8003830:	f000 fdb6 	bl	80043a0 <__lshift>
 8003834:	f10a 0301 	add.w	r3, sl, #1
 8003838:	9300      	str	r3, [sp, #0]
 800383a:	eb0a 030b 	add.w	r3, sl, fp
 800383e:	9308      	str	r3, [sp, #32]
 8003840:	9b04      	ldr	r3, [sp, #16]
 8003842:	f003 0301 	and.w	r3, r3, #1
 8003846:	462f      	mov	r7, r5
 8003848:	9306      	str	r3, [sp, #24]
 800384a:	4605      	mov	r5, r0
 800384c:	9b00      	ldr	r3, [sp, #0]
 800384e:	9802      	ldr	r0, [sp, #8]
 8003850:	4621      	mov	r1, r4
 8003852:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8003856:	f7ff fa89 	bl	8002d6c <quorem>
 800385a:	4603      	mov	r3, r0
 800385c:	3330      	adds	r3, #48	@ 0x30
 800385e:	9003      	str	r0, [sp, #12]
 8003860:	4639      	mov	r1, r7
 8003862:	9802      	ldr	r0, [sp, #8]
 8003864:	9309      	str	r3, [sp, #36]	@ 0x24
 8003866:	f000 fe07 	bl	8004478 <__mcmp>
 800386a:	462a      	mov	r2, r5
 800386c:	9004      	str	r0, [sp, #16]
 800386e:	4621      	mov	r1, r4
 8003870:	4648      	mov	r0, r9
 8003872:	f000 fe1d 	bl	80044b0 <__mdiff>
 8003876:	68c2      	ldr	r2, [r0, #12]
 8003878:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800387a:	4606      	mov	r6, r0
 800387c:	bb02      	cbnz	r2, 80038c0 <_dtoa_r+0xa40>
 800387e:	4601      	mov	r1, r0
 8003880:	9802      	ldr	r0, [sp, #8]
 8003882:	f000 fdf9 	bl	8004478 <__mcmp>
 8003886:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003888:	4602      	mov	r2, r0
 800388a:	4631      	mov	r1, r6
 800388c:	4648      	mov	r0, r9
 800388e:	920c      	str	r2, [sp, #48]	@ 0x30
 8003890:	9309      	str	r3, [sp, #36]	@ 0x24
 8003892:	f000 fbbf 	bl	8004014 <_Bfree>
 8003896:	9b07      	ldr	r3, [sp, #28]
 8003898:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800389a:	9e00      	ldr	r6, [sp, #0]
 800389c:	ea42 0103 	orr.w	r1, r2, r3
 80038a0:	9b06      	ldr	r3, [sp, #24]
 80038a2:	4319      	orrs	r1, r3
 80038a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80038a6:	d10d      	bne.n	80038c4 <_dtoa_r+0xa44>
 80038a8:	2b39      	cmp	r3, #57	@ 0x39
 80038aa:	d027      	beq.n	80038fc <_dtoa_r+0xa7c>
 80038ac:	9a04      	ldr	r2, [sp, #16]
 80038ae:	2a00      	cmp	r2, #0
 80038b0:	dd01      	ble.n	80038b6 <_dtoa_r+0xa36>
 80038b2:	9b03      	ldr	r3, [sp, #12]
 80038b4:	3331      	adds	r3, #49	@ 0x31
 80038b6:	f88b 3000 	strb.w	r3, [fp]
 80038ba:	e52e      	b.n	800331a <_dtoa_r+0x49a>
 80038bc:	4628      	mov	r0, r5
 80038be:	e7b9      	b.n	8003834 <_dtoa_r+0x9b4>
 80038c0:	2201      	movs	r2, #1
 80038c2:	e7e2      	b.n	800388a <_dtoa_r+0xa0a>
 80038c4:	9904      	ldr	r1, [sp, #16]
 80038c6:	2900      	cmp	r1, #0
 80038c8:	db04      	blt.n	80038d4 <_dtoa_r+0xa54>
 80038ca:	9807      	ldr	r0, [sp, #28]
 80038cc:	4301      	orrs	r1, r0
 80038ce:	9806      	ldr	r0, [sp, #24]
 80038d0:	4301      	orrs	r1, r0
 80038d2:	d120      	bne.n	8003916 <_dtoa_r+0xa96>
 80038d4:	2a00      	cmp	r2, #0
 80038d6:	ddee      	ble.n	80038b6 <_dtoa_r+0xa36>
 80038d8:	9902      	ldr	r1, [sp, #8]
 80038da:	9300      	str	r3, [sp, #0]
 80038dc:	2201      	movs	r2, #1
 80038de:	4648      	mov	r0, r9
 80038e0:	f000 fd5e 	bl	80043a0 <__lshift>
 80038e4:	4621      	mov	r1, r4
 80038e6:	9002      	str	r0, [sp, #8]
 80038e8:	f000 fdc6 	bl	8004478 <__mcmp>
 80038ec:	2800      	cmp	r0, #0
 80038ee:	9b00      	ldr	r3, [sp, #0]
 80038f0:	dc02      	bgt.n	80038f8 <_dtoa_r+0xa78>
 80038f2:	d1e0      	bne.n	80038b6 <_dtoa_r+0xa36>
 80038f4:	07da      	lsls	r2, r3, #31
 80038f6:	d5de      	bpl.n	80038b6 <_dtoa_r+0xa36>
 80038f8:	2b39      	cmp	r3, #57	@ 0x39
 80038fa:	d1da      	bne.n	80038b2 <_dtoa_r+0xa32>
 80038fc:	2339      	movs	r3, #57	@ 0x39
 80038fe:	f88b 3000 	strb.w	r3, [fp]
 8003902:	4633      	mov	r3, r6
 8003904:	461e      	mov	r6, r3
 8003906:	3b01      	subs	r3, #1
 8003908:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800390c:	2a39      	cmp	r2, #57	@ 0x39
 800390e:	d04e      	beq.n	80039ae <_dtoa_r+0xb2e>
 8003910:	3201      	adds	r2, #1
 8003912:	701a      	strb	r2, [r3, #0]
 8003914:	e501      	b.n	800331a <_dtoa_r+0x49a>
 8003916:	2a00      	cmp	r2, #0
 8003918:	dd03      	ble.n	8003922 <_dtoa_r+0xaa2>
 800391a:	2b39      	cmp	r3, #57	@ 0x39
 800391c:	d0ee      	beq.n	80038fc <_dtoa_r+0xa7c>
 800391e:	3301      	adds	r3, #1
 8003920:	e7c9      	b.n	80038b6 <_dtoa_r+0xa36>
 8003922:	9a00      	ldr	r2, [sp, #0]
 8003924:	9908      	ldr	r1, [sp, #32]
 8003926:	f802 3c01 	strb.w	r3, [r2, #-1]
 800392a:	428a      	cmp	r2, r1
 800392c:	d028      	beq.n	8003980 <_dtoa_r+0xb00>
 800392e:	9902      	ldr	r1, [sp, #8]
 8003930:	2300      	movs	r3, #0
 8003932:	220a      	movs	r2, #10
 8003934:	4648      	mov	r0, r9
 8003936:	f000 fb8f 	bl	8004058 <__multadd>
 800393a:	42af      	cmp	r7, r5
 800393c:	9002      	str	r0, [sp, #8]
 800393e:	f04f 0300 	mov.w	r3, #0
 8003942:	f04f 020a 	mov.w	r2, #10
 8003946:	4639      	mov	r1, r7
 8003948:	4648      	mov	r0, r9
 800394a:	d107      	bne.n	800395c <_dtoa_r+0xadc>
 800394c:	f000 fb84 	bl	8004058 <__multadd>
 8003950:	4607      	mov	r7, r0
 8003952:	4605      	mov	r5, r0
 8003954:	9b00      	ldr	r3, [sp, #0]
 8003956:	3301      	adds	r3, #1
 8003958:	9300      	str	r3, [sp, #0]
 800395a:	e777      	b.n	800384c <_dtoa_r+0x9cc>
 800395c:	f000 fb7c 	bl	8004058 <__multadd>
 8003960:	4629      	mov	r1, r5
 8003962:	4607      	mov	r7, r0
 8003964:	2300      	movs	r3, #0
 8003966:	220a      	movs	r2, #10
 8003968:	4648      	mov	r0, r9
 800396a:	f000 fb75 	bl	8004058 <__multadd>
 800396e:	4605      	mov	r5, r0
 8003970:	e7f0      	b.n	8003954 <_dtoa_r+0xad4>
 8003972:	f1bb 0f00 	cmp.w	fp, #0
 8003976:	bfcc      	ite	gt
 8003978:	465e      	movgt	r6, fp
 800397a:	2601      	movle	r6, #1
 800397c:	4456      	add	r6, sl
 800397e:	2700      	movs	r7, #0
 8003980:	9902      	ldr	r1, [sp, #8]
 8003982:	9300      	str	r3, [sp, #0]
 8003984:	2201      	movs	r2, #1
 8003986:	4648      	mov	r0, r9
 8003988:	f000 fd0a 	bl	80043a0 <__lshift>
 800398c:	4621      	mov	r1, r4
 800398e:	9002      	str	r0, [sp, #8]
 8003990:	f000 fd72 	bl	8004478 <__mcmp>
 8003994:	2800      	cmp	r0, #0
 8003996:	dcb4      	bgt.n	8003902 <_dtoa_r+0xa82>
 8003998:	d102      	bne.n	80039a0 <_dtoa_r+0xb20>
 800399a:	9b00      	ldr	r3, [sp, #0]
 800399c:	07db      	lsls	r3, r3, #31
 800399e:	d4b0      	bmi.n	8003902 <_dtoa_r+0xa82>
 80039a0:	4633      	mov	r3, r6
 80039a2:	461e      	mov	r6, r3
 80039a4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80039a8:	2a30      	cmp	r2, #48	@ 0x30
 80039aa:	d0fa      	beq.n	80039a2 <_dtoa_r+0xb22>
 80039ac:	e4b5      	b.n	800331a <_dtoa_r+0x49a>
 80039ae:	459a      	cmp	sl, r3
 80039b0:	d1a8      	bne.n	8003904 <_dtoa_r+0xa84>
 80039b2:	2331      	movs	r3, #49	@ 0x31
 80039b4:	f108 0801 	add.w	r8, r8, #1
 80039b8:	f88a 3000 	strb.w	r3, [sl]
 80039bc:	e4ad      	b.n	800331a <_dtoa_r+0x49a>
 80039be:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80039c0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8003a1c <_dtoa_r+0xb9c>
 80039c4:	b11b      	cbz	r3, 80039ce <_dtoa_r+0xb4e>
 80039c6:	f10a 0308 	add.w	r3, sl, #8
 80039ca:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80039cc:	6013      	str	r3, [r2, #0]
 80039ce:	4650      	mov	r0, sl
 80039d0:	b017      	add	sp, #92	@ 0x5c
 80039d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039d6:	9b07      	ldr	r3, [sp, #28]
 80039d8:	2b01      	cmp	r3, #1
 80039da:	f77f ae2e 	ble.w	800363a <_dtoa_r+0x7ba>
 80039de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80039e0:	9308      	str	r3, [sp, #32]
 80039e2:	2001      	movs	r0, #1
 80039e4:	e64d      	b.n	8003682 <_dtoa_r+0x802>
 80039e6:	f1bb 0f00 	cmp.w	fp, #0
 80039ea:	f77f aed9 	ble.w	80037a0 <_dtoa_r+0x920>
 80039ee:	4656      	mov	r6, sl
 80039f0:	9802      	ldr	r0, [sp, #8]
 80039f2:	4621      	mov	r1, r4
 80039f4:	f7ff f9ba 	bl	8002d6c <quorem>
 80039f8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80039fc:	f806 3b01 	strb.w	r3, [r6], #1
 8003a00:	eba6 020a 	sub.w	r2, r6, sl
 8003a04:	4593      	cmp	fp, r2
 8003a06:	ddb4      	ble.n	8003972 <_dtoa_r+0xaf2>
 8003a08:	9902      	ldr	r1, [sp, #8]
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	220a      	movs	r2, #10
 8003a0e:	4648      	mov	r0, r9
 8003a10:	f000 fb22 	bl	8004058 <__multadd>
 8003a14:	9002      	str	r0, [sp, #8]
 8003a16:	e7eb      	b.n	80039f0 <_dtoa_r+0xb70>
 8003a18:	0800502d 	.word	0x0800502d
 8003a1c:	08004fb1 	.word	0x08004fb1

08003a20 <__ssputs_r>:
 8003a20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a24:	688e      	ldr	r6, [r1, #8]
 8003a26:	461f      	mov	r7, r3
 8003a28:	42be      	cmp	r6, r7
 8003a2a:	680b      	ldr	r3, [r1, #0]
 8003a2c:	4682      	mov	sl, r0
 8003a2e:	460c      	mov	r4, r1
 8003a30:	4690      	mov	r8, r2
 8003a32:	d82d      	bhi.n	8003a90 <__ssputs_r+0x70>
 8003a34:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003a38:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003a3c:	d026      	beq.n	8003a8c <__ssputs_r+0x6c>
 8003a3e:	6965      	ldr	r5, [r4, #20]
 8003a40:	6909      	ldr	r1, [r1, #16]
 8003a42:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003a46:	eba3 0901 	sub.w	r9, r3, r1
 8003a4a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003a4e:	1c7b      	adds	r3, r7, #1
 8003a50:	444b      	add	r3, r9
 8003a52:	106d      	asrs	r5, r5, #1
 8003a54:	429d      	cmp	r5, r3
 8003a56:	bf38      	it	cc
 8003a58:	461d      	movcc	r5, r3
 8003a5a:	0553      	lsls	r3, r2, #21
 8003a5c:	d527      	bpl.n	8003aae <__ssputs_r+0x8e>
 8003a5e:	4629      	mov	r1, r5
 8003a60:	f000 f960 	bl	8003d24 <_malloc_r>
 8003a64:	4606      	mov	r6, r0
 8003a66:	b360      	cbz	r0, 8003ac2 <__ssputs_r+0xa2>
 8003a68:	6921      	ldr	r1, [r4, #16]
 8003a6a:	464a      	mov	r2, r9
 8003a6c:	f000 feee 	bl	800484c <memcpy>
 8003a70:	89a3      	ldrh	r3, [r4, #12]
 8003a72:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003a76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a7a:	81a3      	strh	r3, [r4, #12]
 8003a7c:	6126      	str	r6, [r4, #16]
 8003a7e:	6165      	str	r5, [r4, #20]
 8003a80:	444e      	add	r6, r9
 8003a82:	eba5 0509 	sub.w	r5, r5, r9
 8003a86:	6026      	str	r6, [r4, #0]
 8003a88:	60a5      	str	r5, [r4, #8]
 8003a8a:	463e      	mov	r6, r7
 8003a8c:	42be      	cmp	r6, r7
 8003a8e:	d900      	bls.n	8003a92 <__ssputs_r+0x72>
 8003a90:	463e      	mov	r6, r7
 8003a92:	6820      	ldr	r0, [r4, #0]
 8003a94:	4632      	mov	r2, r6
 8003a96:	4641      	mov	r1, r8
 8003a98:	f000 fe67 	bl	800476a <memmove>
 8003a9c:	68a3      	ldr	r3, [r4, #8]
 8003a9e:	1b9b      	subs	r3, r3, r6
 8003aa0:	60a3      	str	r3, [r4, #8]
 8003aa2:	6823      	ldr	r3, [r4, #0]
 8003aa4:	4433      	add	r3, r6
 8003aa6:	6023      	str	r3, [r4, #0]
 8003aa8:	2000      	movs	r0, #0
 8003aaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003aae:	462a      	mov	r2, r5
 8003ab0:	f000 fe2d 	bl	800470e <_realloc_r>
 8003ab4:	4606      	mov	r6, r0
 8003ab6:	2800      	cmp	r0, #0
 8003ab8:	d1e0      	bne.n	8003a7c <__ssputs_r+0x5c>
 8003aba:	6921      	ldr	r1, [r4, #16]
 8003abc:	4650      	mov	r0, sl
 8003abe:	f000 ff05 	bl	80048cc <_free_r>
 8003ac2:	230c      	movs	r3, #12
 8003ac4:	f8ca 3000 	str.w	r3, [sl]
 8003ac8:	89a3      	ldrh	r3, [r4, #12]
 8003aca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003ace:	81a3      	strh	r3, [r4, #12]
 8003ad0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003ad4:	e7e9      	b.n	8003aaa <__ssputs_r+0x8a>
	...

08003ad8 <_svfiprintf_r>:
 8003ad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003adc:	4698      	mov	r8, r3
 8003ade:	898b      	ldrh	r3, [r1, #12]
 8003ae0:	061b      	lsls	r3, r3, #24
 8003ae2:	b09d      	sub	sp, #116	@ 0x74
 8003ae4:	4607      	mov	r7, r0
 8003ae6:	460d      	mov	r5, r1
 8003ae8:	4614      	mov	r4, r2
 8003aea:	d510      	bpl.n	8003b0e <_svfiprintf_r+0x36>
 8003aec:	690b      	ldr	r3, [r1, #16]
 8003aee:	b973      	cbnz	r3, 8003b0e <_svfiprintf_r+0x36>
 8003af0:	2140      	movs	r1, #64	@ 0x40
 8003af2:	f000 f917 	bl	8003d24 <_malloc_r>
 8003af6:	6028      	str	r0, [r5, #0]
 8003af8:	6128      	str	r0, [r5, #16]
 8003afa:	b930      	cbnz	r0, 8003b0a <_svfiprintf_r+0x32>
 8003afc:	230c      	movs	r3, #12
 8003afe:	603b      	str	r3, [r7, #0]
 8003b00:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003b04:	b01d      	add	sp, #116	@ 0x74
 8003b06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b0a:	2340      	movs	r3, #64	@ 0x40
 8003b0c:	616b      	str	r3, [r5, #20]
 8003b0e:	2300      	movs	r3, #0
 8003b10:	9309      	str	r3, [sp, #36]	@ 0x24
 8003b12:	2320      	movs	r3, #32
 8003b14:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003b18:	f8cd 800c 	str.w	r8, [sp, #12]
 8003b1c:	2330      	movs	r3, #48	@ 0x30
 8003b1e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003cbc <_svfiprintf_r+0x1e4>
 8003b22:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003b26:	f04f 0901 	mov.w	r9, #1
 8003b2a:	4623      	mov	r3, r4
 8003b2c:	469a      	mov	sl, r3
 8003b2e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003b32:	b10a      	cbz	r2, 8003b38 <_svfiprintf_r+0x60>
 8003b34:	2a25      	cmp	r2, #37	@ 0x25
 8003b36:	d1f9      	bne.n	8003b2c <_svfiprintf_r+0x54>
 8003b38:	ebba 0b04 	subs.w	fp, sl, r4
 8003b3c:	d00b      	beq.n	8003b56 <_svfiprintf_r+0x7e>
 8003b3e:	465b      	mov	r3, fp
 8003b40:	4622      	mov	r2, r4
 8003b42:	4629      	mov	r1, r5
 8003b44:	4638      	mov	r0, r7
 8003b46:	f7ff ff6b 	bl	8003a20 <__ssputs_r>
 8003b4a:	3001      	adds	r0, #1
 8003b4c:	f000 80a7 	beq.w	8003c9e <_svfiprintf_r+0x1c6>
 8003b50:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003b52:	445a      	add	r2, fp
 8003b54:	9209      	str	r2, [sp, #36]	@ 0x24
 8003b56:	f89a 3000 	ldrb.w	r3, [sl]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	f000 809f 	beq.w	8003c9e <_svfiprintf_r+0x1c6>
 8003b60:	2300      	movs	r3, #0
 8003b62:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003b66:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003b6a:	f10a 0a01 	add.w	sl, sl, #1
 8003b6e:	9304      	str	r3, [sp, #16]
 8003b70:	9307      	str	r3, [sp, #28]
 8003b72:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003b76:	931a      	str	r3, [sp, #104]	@ 0x68
 8003b78:	4654      	mov	r4, sl
 8003b7a:	2205      	movs	r2, #5
 8003b7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b80:	484e      	ldr	r0, [pc, #312]	@ (8003cbc <_svfiprintf_r+0x1e4>)
 8003b82:	f7fc fb45 	bl	8000210 <memchr>
 8003b86:	9a04      	ldr	r2, [sp, #16]
 8003b88:	b9d8      	cbnz	r0, 8003bc2 <_svfiprintf_r+0xea>
 8003b8a:	06d0      	lsls	r0, r2, #27
 8003b8c:	bf44      	itt	mi
 8003b8e:	2320      	movmi	r3, #32
 8003b90:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003b94:	0711      	lsls	r1, r2, #28
 8003b96:	bf44      	itt	mi
 8003b98:	232b      	movmi	r3, #43	@ 0x2b
 8003b9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003b9e:	f89a 3000 	ldrb.w	r3, [sl]
 8003ba2:	2b2a      	cmp	r3, #42	@ 0x2a
 8003ba4:	d015      	beq.n	8003bd2 <_svfiprintf_r+0xfa>
 8003ba6:	9a07      	ldr	r2, [sp, #28]
 8003ba8:	4654      	mov	r4, sl
 8003baa:	2000      	movs	r0, #0
 8003bac:	f04f 0c0a 	mov.w	ip, #10
 8003bb0:	4621      	mov	r1, r4
 8003bb2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003bb6:	3b30      	subs	r3, #48	@ 0x30
 8003bb8:	2b09      	cmp	r3, #9
 8003bba:	d94b      	bls.n	8003c54 <_svfiprintf_r+0x17c>
 8003bbc:	b1b0      	cbz	r0, 8003bec <_svfiprintf_r+0x114>
 8003bbe:	9207      	str	r2, [sp, #28]
 8003bc0:	e014      	b.n	8003bec <_svfiprintf_r+0x114>
 8003bc2:	eba0 0308 	sub.w	r3, r0, r8
 8003bc6:	fa09 f303 	lsl.w	r3, r9, r3
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	9304      	str	r3, [sp, #16]
 8003bce:	46a2      	mov	sl, r4
 8003bd0:	e7d2      	b.n	8003b78 <_svfiprintf_r+0xa0>
 8003bd2:	9b03      	ldr	r3, [sp, #12]
 8003bd4:	1d19      	adds	r1, r3, #4
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	9103      	str	r1, [sp, #12]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	bfbb      	ittet	lt
 8003bde:	425b      	neglt	r3, r3
 8003be0:	f042 0202 	orrlt.w	r2, r2, #2
 8003be4:	9307      	strge	r3, [sp, #28]
 8003be6:	9307      	strlt	r3, [sp, #28]
 8003be8:	bfb8      	it	lt
 8003bea:	9204      	strlt	r2, [sp, #16]
 8003bec:	7823      	ldrb	r3, [r4, #0]
 8003bee:	2b2e      	cmp	r3, #46	@ 0x2e
 8003bf0:	d10a      	bne.n	8003c08 <_svfiprintf_r+0x130>
 8003bf2:	7863      	ldrb	r3, [r4, #1]
 8003bf4:	2b2a      	cmp	r3, #42	@ 0x2a
 8003bf6:	d132      	bne.n	8003c5e <_svfiprintf_r+0x186>
 8003bf8:	9b03      	ldr	r3, [sp, #12]
 8003bfa:	1d1a      	adds	r2, r3, #4
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	9203      	str	r2, [sp, #12]
 8003c00:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003c04:	3402      	adds	r4, #2
 8003c06:	9305      	str	r3, [sp, #20]
 8003c08:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003ccc <_svfiprintf_r+0x1f4>
 8003c0c:	7821      	ldrb	r1, [r4, #0]
 8003c0e:	2203      	movs	r2, #3
 8003c10:	4650      	mov	r0, sl
 8003c12:	f7fc fafd 	bl	8000210 <memchr>
 8003c16:	b138      	cbz	r0, 8003c28 <_svfiprintf_r+0x150>
 8003c18:	9b04      	ldr	r3, [sp, #16]
 8003c1a:	eba0 000a 	sub.w	r0, r0, sl
 8003c1e:	2240      	movs	r2, #64	@ 0x40
 8003c20:	4082      	lsls	r2, r0
 8003c22:	4313      	orrs	r3, r2
 8003c24:	3401      	adds	r4, #1
 8003c26:	9304      	str	r3, [sp, #16]
 8003c28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c2c:	4824      	ldr	r0, [pc, #144]	@ (8003cc0 <_svfiprintf_r+0x1e8>)
 8003c2e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003c32:	2206      	movs	r2, #6
 8003c34:	f7fc faec 	bl	8000210 <memchr>
 8003c38:	2800      	cmp	r0, #0
 8003c3a:	d036      	beq.n	8003caa <_svfiprintf_r+0x1d2>
 8003c3c:	4b21      	ldr	r3, [pc, #132]	@ (8003cc4 <_svfiprintf_r+0x1ec>)
 8003c3e:	bb1b      	cbnz	r3, 8003c88 <_svfiprintf_r+0x1b0>
 8003c40:	9b03      	ldr	r3, [sp, #12]
 8003c42:	3307      	adds	r3, #7
 8003c44:	f023 0307 	bic.w	r3, r3, #7
 8003c48:	3308      	adds	r3, #8
 8003c4a:	9303      	str	r3, [sp, #12]
 8003c4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003c4e:	4433      	add	r3, r6
 8003c50:	9309      	str	r3, [sp, #36]	@ 0x24
 8003c52:	e76a      	b.n	8003b2a <_svfiprintf_r+0x52>
 8003c54:	fb0c 3202 	mla	r2, ip, r2, r3
 8003c58:	460c      	mov	r4, r1
 8003c5a:	2001      	movs	r0, #1
 8003c5c:	e7a8      	b.n	8003bb0 <_svfiprintf_r+0xd8>
 8003c5e:	2300      	movs	r3, #0
 8003c60:	3401      	adds	r4, #1
 8003c62:	9305      	str	r3, [sp, #20]
 8003c64:	4619      	mov	r1, r3
 8003c66:	f04f 0c0a 	mov.w	ip, #10
 8003c6a:	4620      	mov	r0, r4
 8003c6c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003c70:	3a30      	subs	r2, #48	@ 0x30
 8003c72:	2a09      	cmp	r2, #9
 8003c74:	d903      	bls.n	8003c7e <_svfiprintf_r+0x1a6>
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d0c6      	beq.n	8003c08 <_svfiprintf_r+0x130>
 8003c7a:	9105      	str	r1, [sp, #20]
 8003c7c:	e7c4      	b.n	8003c08 <_svfiprintf_r+0x130>
 8003c7e:	fb0c 2101 	mla	r1, ip, r1, r2
 8003c82:	4604      	mov	r4, r0
 8003c84:	2301      	movs	r3, #1
 8003c86:	e7f0      	b.n	8003c6a <_svfiprintf_r+0x192>
 8003c88:	ab03      	add	r3, sp, #12
 8003c8a:	9300      	str	r3, [sp, #0]
 8003c8c:	462a      	mov	r2, r5
 8003c8e:	4b0e      	ldr	r3, [pc, #56]	@ (8003cc8 <_svfiprintf_r+0x1f0>)
 8003c90:	a904      	add	r1, sp, #16
 8003c92:	4638      	mov	r0, r7
 8003c94:	f7fe fb82 	bl	800239c <_printf_float>
 8003c98:	1c42      	adds	r2, r0, #1
 8003c9a:	4606      	mov	r6, r0
 8003c9c:	d1d6      	bne.n	8003c4c <_svfiprintf_r+0x174>
 8003c9e:	89ab      	ldrh	r3, [r5, #12]
 8003ca0:	065b      	lsls	r3, r3, #25
 8003ca2:	f53f af2d 	bmi.w	8003b00 <_svfiprintf_r+0x28>
 8003ca6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003ca8:	e72c      	b.n	8003b04 <_svfiprintf_r+0x2c>
 8003caa:	ab03      	add	r3, sp, #12
 8003cac:	9300      	str	r3, [sp, #0]
 8003cae:	462a      	mov	r2, r5
 8003cb0:	4b05      	ldr	r3, [pc, #20]	@ (8003cc8 <_svfiprintf_r+0x1f0>)
 8003cb2:	a904      	add	r1, sp, #16
 8003cb4:	4638      	mov	r0, r7
 8003cb6:	f7fe fe09 	bl	80028cc <_printf_i>
 8003cba:	e7ed      	b.n	8003c98 <_svfiprintf_r+0x1c0>
 8003cbc:	0800503e 	.word	0x0800503e
 8003cc0:	08005048 	.word	0x08005048
 8003cc4:	0800239d 	.word	0x0800239d
 8003cc8:	08003a21 	.word	0x08003a21
 8003ccc:	08005044 	.word	0x08005044

08003cd0 <malloc>:
 8003cd0:	4b02      	ldr	r3, [pc, #8]	@ (8003cdc <malloc+0xc>)
 8003cd2:	4601      	mov	r1, r0
 8003cd4:	6818      	ldr	r0, [r3, #0]
 8003cd6:	f000 b825 	b.w	8003d24 <_malloc_r>
 8003cda:	bf00      	nop
 8003cdc:	2000000c 	.word	0x2000000c

08003ce0 <sbrk_aligned>:
 8003ce0:	b570      	push	{r4, r5, r6, lr}
 8003ce2:	4e0f      	ldr	r6, [pc, #60]	@ (8003d20 <sbrk_aligned+0x40>)
 8003ce4:	460c      	mov	r4, r1
 8003ce6:	6831      	ldr	r1, [r6, #0]
 8003ce8:	4605      	mov	r5, r0
 8003cea:	b911      	cbnz	r1, 8003cf2 <sbrk_aligned+0x12>
 8003cec:	f000 fd7c 	bl	80047e8 <_sbrk_r>
 8003cf0:	6030      	str	r0, [r6, #0]
 8003cf2:	4621      	mov	r1, r4
 8003cf4:	4628      	mov	r0, r5
 8003cf6:	f000 fd77 	bl	80047e8 <_sbrk_r>
 8003cfa:	1c43      	adds	r3, r0, #1
 8003cfc:	d103      	bne.n	8003d06 <sbrk_aligned+0x26>
 8003cfe:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8003d02:	4620      	mov	r0, r4
 8003d04:	bd70      	pop	{r4, r5, r6, pc}
 8003d06:	1cc4      	adds	r4, r0, #3
 8003d08:	f024 0403 	bic.w	r4, r4, #3
 8003d0c:	42a0      	cmp	r0, r4
 8003d0e:	d0f8      	beq.n	8003d02 <sbrk_aligned+0x22>
 8003d10:	1a21      	subs	r1, r4, r0
 8003d12:	4628      	mov	r0, r5
 8003d14:	f000 fd68 	bl	80047e8 <_sbrk_r>
 8003d18:	3001      	adds	r0, #1
 8003d1a:	d1f2      	bne.n	8003d02 <sbrk_aligned+0x22>
 8003d1c:	e7ef      	b.n	8003cfe <sbrk_aligned+0x1e>
 8003d1e:	bf00      	nop
 8003d20:	20000458 	.word	0x20000458

08003d24 <_malloc_r>:
 8003d24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003d28:	1ccd      	adds	r5, r1, #3
 8003d2a:	f025 0503 	bic.w	r5, r5, #3
 8003d2e:	3508      	adds	r5, #8
 8003d30:	2d0c      	cmp	r5, #12
 8003d32:	bf38      	it	cc
 8003d34:	250c      	movcc	r5, #12
 8003d36:	2d00      	cmp	r5, #0
 8003d38:	4606      	mov	r6, r0
 8003d3a:	db01      	blt.n	8003d40 <_malloc_r+0x1c>
 8003d3c:	42a9      	cmp	r1, r5
 8003d3e:	d904      	bls.n	8003d4a <_malloc_r+0x26>
 8003d40:	230c      	movs	r3, #12
 8003d42:	6033      	str	r3, [r6, #0]
 8003d44:	2000      	movs	r0, #0
 8003d46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003d4a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003e20 <_malloc_r+0xfc>
 8003d4e:	f000 f915 	bl	8003f7c <__malloc_lock>
 8003d52:	f8d8 3000 	ldr.w	r3, [r8]
 8003d56:	461c      	mov	r4, r3
 8003d58:	bb44      	cbnz	r4, 8003dac <_malloc_r+0x88>
 8003d5a:	4629      	mov	r1, r5
 8003d5c:	4630      	mov	r0, r6
 8003d5e:	f7ff ffbf 	bl	8003ce0 <sbrk_aligned>
 8003d62:	1c43      	adds	r3, r0, #1
 8003d64:	4604      	mov	r4, r0
 8003d66:	d158      	bne.n	8003e1a <_malloc_r+0xf6>
 8003d68:	f8d8 4000 	ldr.w	r4, [r8]
 8003d6c:	4627      	mov	r7, r4
 8003d6e:	2f00      	cmp	r7, #0
 8003d70:	d143      	bne.n	8003dfa <_malloc_r+0xd6>
 8003d72:	2c00      	cmp	r4, #0
 8003d74:	d04b      	beq.n	8003e0e <_malloc_r+0xea>
 8003d76:	6823      	ldr	r3, [r4, #0]
 8003d78:	4639      	mov	r1, r7
 8003d7a:	4630      	mov	r0, r6
 8003d7c:	eb04 0903 	add.w	r9, r4, r3
 8003d80:	f000 fd32 	bl	80047e8 <_sbrk_r>
 8003d84:	4581      	cmp	r9, r0
 8003d86:	d142      	bne.n	8003e0e <_malloc_r+0xea>
 8003d88:	6821      	ldr	r1, [r4, #0]
 8003d8a:	1a6d      	subs	r5, r5, r1
 8003d8c:	4629      	mov	r1, r5
 8003d8e:	4630      	mov	r0, r6
 8003d90:	f7ff ffa6 	bl	8003ce0 <sbrk_aligned>
 8003d94:	3001      	adds	r0, #1
 8003d96:	d03a      	beq.n	8003e0e <_malloc_r+0xea>
 8003d98:	6823      	ldr	r3, [r4, #0]
 8003d9a:	442b      	add	r3, r5
 8003d9c:	6023      	str	r3, [r4, #0]
 8003d9e:	f8d8 3000 	ldr.w	r3, [r8]
 8003da2:	685a      	ldr	r2, [r3, #4]
 8003da4:	bb62      	cbnz	r2, 8003e00 <_malloc_r+0xdc>
 8003da6:	f8c8 7000 	str.w	r7, [r8]
 8003daa:	e00f      	b.n	8003dcc <_malloc_r+0xa8>
 8003dac:	6822      	ldr	r2, [r4, #0]
 8003dae:	1b52      	subs	r2, r2, r5
 8003db0:	d420      	bmi.n	8003df4 <_malloc_r+0xd0>
 8003db2:	2a0b      	cmp	r2, #11
 8003db4:	d917      	bls.n	8003de6 <_malloc_r+0xc2>
 8003db6:	1961      	adds	r1, r4, r5
 8003db8:	42a3      	cmp	r3, r4
 8003dba:	6025      	str	r5, [r4, #0]
 8003dbc:	bf18      	it	ne
 8003dbe:	6059      	strne	r1, [r3, #4]
 8003dc0:	6863      	ldr	r3, [r4, #4]
 8003dc2:	bf08      	it	eq
 8003dc4:	f8c8 1000 	streq.w	r1, [r8]
 8003dc8:	5162      	str	r2, [r4, r5]
 8003dca:	604b      	str	r3, [r1, #4]
 8003dcc:	4630      	mov	r0, r6
 8003dce:	f000 f8db 	bl	8003f88 <__malloc_unlock>
 8003dd2:	f104 000b 	add.w	r0, r4, #11
 8003dd6:	1d23      	adds	r3, r4, #4
 8003dd8:	f020 0007 	bic.w	r0, r0, #7
 8003ddc:	1ac2      	subs	r2, r0, r3
 8003dde:	bf1c      	itt	ne
 8003de0:	1a1b      	subne	r3, r3, r0
 8003de2:	50a3      	strne	r3, [r4, r2]
 8003de4:	e7af      	b.n	8003d46 <_malloc_r+0x22>
 8003de6:	6862      	ldr	r2, [r4, #4]
 8003de8:	42a3      	cmp	r3, r4
 8003dea:	bf0c      	ite	eq
 8003dec:	f8c8 2000 	streq.w	r2, [r8]
 8003df0:	605a      	strne	r2, [r3, #4]
 8003df2:	e7eb      	b.n	8003dcc <_malloc_r+0xa8>
 8003df4:	4623      	mov	r3, r4
 8003df6:	6864      	ldr	r4, [r4, #4]
 8003df8:	e7ae      	b.n	8003d58 <_malloc_r+0x34>
 8003dfa:	463c      	mov	r4, r7
 8003dfc:	687f      	ldr	r7, [r7, #4]
 8003dfe:	e7b6      	b.n	8003d6e <_malloc_r+0x4a>
 8003e00:	461a      	mov	r2, r3
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	42a3      	cmp	r3, r4
 8003e06:	d1fb      	bne.n	8003e00 <_malloc_r+0xdc>
 8003e08:	2300      	movs	r3, #0
 8003e0a:	6053      	str	r3, [r2, #4]
 8003e0c:	e7de      	b.n	8003dcc <_malloc_r+0xa8>
 8003e0e:	230c      	movs	r3, #12
 8003e10:	6033      	str	r3, [r6, #0]
 8003e12:	4630      	mov	r0, r6
 8003e14:	f000 f8b8 	bl	8003f88 <__malloc_unlock>
 8003e18:	e794      	b.n	8003d44 <_malloc_r+0x20>
 8003e1a:	6005      	str	r5, [r0, #0]
 8003e1c:	e7d6      	b.n	8003dcc <_malloc_r+0xa8>
 8003e1e:	bf00      	nop
 8003e20:	2000045c 	.word	0x2000045c

08003e24 <__sflush_r>:
 8003e24:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003e28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e2c:	0716      	lsls	r6, r2, #28
 8003e2e:	4605      	mov	r5, r0
 8003e30:	460c      	mov	r4, r1
 8003e32:	d454      	bmi.n	8003ede <__sflush_r+0xba>
 8003e34:	684b      	ldr	r3, [r1, #4]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	dc02      	bgt.n	8003e40 <__sflush_r+0x1c>
 8003e3a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	dd48      	ble.n	8003ed2 <__sflush_r+0xae>
 8003e40:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003e42:	2e00      	cmp	r6, #0
 8003e44:	d045      	beq.n	8003ed2 <__sflush_r+0xae>
 8003e46:	2300      	movs	r3, #0
 8003e48:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003e4c:	682f      	ldr	r7, [r5, #0]
 8003e4e:	6a21      	ldr	r1, [r4, #32]
 8003e50:	602b      	str	r3, [r5, #0]
 8003e52:	d030      	beq.n	8003eb6 <__sflush_r+0x92>
 8003e54:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003e56:	89a3      	ldrh	r3, [r4, #12]
 8003e58:	0759      	lsls	r1, r3, #29
 8003e5a:	d505      	bpl.n	8003e68 <__sflush_r+0x44>
 8003e5c:	6863      	ldr	r3, [r4, #4]
 8003e5e:	1ad2      	subs	r2, r2, r3
 8003e60:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003e62:	b10b      	cbz	r3, 8003e68 <__sflush_r+0x44>
 8003e64:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003e66:	1ad2      	subs	r2, r2, r3
 8003e68:	2300      	movs	r3, #0
 8003e6a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003e6c:	6a21      	ldr	r1, [r4, #32]
 8003e6e:	4628      	mov	r0, r5
 8003e70:	47b0      	blx	r6
 8003e72:	1c43      	adds	r3, r0, #1
 8003e74:	89a3      	ldrh	r3, [r4, #12]
 8003e76:	d106      	bne.n	8003e86 <__sflush_r+0x62>
 8003e78:	6829      	ldr	r1, [r5, #0]
 8003e7a:	291d      	cmp	r1, #29
 8003e7c:	d82b      	bhi.n	8003ed6 <__sflush_r+0xb2>
 8003e7e:	4a2a      	ldr	r2, [pc, #168]	@ (8003f28 <__sflush_r+0x104>)
 8003e80:	40ca      	lsrs	r2, r1
 8003e82:	07d6      	lsls	r6, r2, #31
 8003e84:	d527      	bpl.n	8003ed6 <__sflush_r+0xb2>
 8003e86:	2200      	movs	r2, #0
 8003e88:	6062      	str	r2, [r4, #4]
 8003e8a:	04d9      	lsls	r1, r3, #19
 8003e8c:	6922      	ldr	r2, [r4, #16]
 8003e8e:	6022      	str	r2, [r4, #0]
 8003e90:	d504      	bpl.n	8003e9c <__sflush_r+0x78>
 8003e92:	1c42      	adds	r2, r0, #1
 8003e94:	d101      	bne.n	8003e9a <__sflush_r+0x76>
 8003e96:	682b      	ldr	r3, [r5, #0]
 8003e98:	b903      	cbnz	r3, 8003e9c <__sflush_r+0x78>
 8003e9a:	6560      	str	r0, [r4, #84]	@ 0x54
 8003e9c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003e9e:	602f      	str	r7, [r5, #0]
 8003ea0:	b1b9      	cbz	r1, 8003ed2 <__sflush_r+0xae>
 8003ea2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003ea6:	4299      	cmp	r1, r3
 8003ea8:	d002      	beq.n	8003eb0 <__sflush_r+0x8c>
 8003eaa:	4628      	mov	r0, r5
 8003eac:	f000 fd0e 	bl	80048cc <_free_r>
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	6363      	str	r3, [r4, #52]	@ 0x34
 8003eb4:	e00d      	b.n	8003ed2 <__sflush_r+0xae>
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	4628      	mov	r0, r5
 8003eba:	47b0      	blx	r6
 8003ebc:	4602      	mov	r2, r0
 8003ebe:	1c50      	adds	r0, r2, #1
 8003ec0:	d1c9      	bne.n	8003e56 <__sflush_r+0x32>
 8003ec2:	682b      	ldr	r3, [r5, #0]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d0c6      	beq.n	8003e56 <__sflush_r+0x32>
 8003ec8:	2b1d      	cmp	r3, #29
 8003eca:	d001      	beq.n	8003ed0 <__sflush_r+0xac>
 8003ecc:	2b16      	cmp	r3, #22
 8003ece:	d11e      	bne.n	8003f0e <__sflush_r+0xea>
 8003ed0:	602f      	str	r7, [r5, #0]
 8003ed2:	2000      	movs	r0, #0
 8003ed4:	e022      	b.n	8003f1c <__sflush_r+0xf8>
 8003ed6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003eda:	b21b      	sxth	r3, r3
 8003edc:	e01b      	b.n	8003f16 <__sflush_r+0xf2>
 8003ede:	690f      	ldr	r7, [r1, #16]
 8003ee0:	2f00      	cmp	r7, #0
 8003ee2:	d0f6      	beq.n	8003ed2 <__sflush_r+0xae>
 8003ee4:	0793      	lsls	r3, r2, #30
 8003ee6:	680e      	ldr	r6, [r1, #0]
 8003ee8:	bf08      	it	eq
 8003eea:	694b      	ldreq	r3, [r1, #20]
 8003eec:	600f      	str	r7, [r1, #0]
 8003eee:	bf18      	it	ne
 8003ef0:	2300      	movne	r3, #0
 8003ef2:	eba6 0807 	sub.w	r8, r6, r7
 8003ef6:	608b      	str	r3, [r1, #8]
 8003ef8:	f1b8 0f00 	cmp.w	r8, #0
 8003efc:	dde9      	ble.n	8003ed2 <__sflush_r+0xae>
 8003efe:	6a21      	ldr	r1, [r4, #32]
 8003f00:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003f02:	4643      	mov	r3, r8
 8003f04:	463a      	mov	r2, r7
 8003f06:	4628      	mov	r0, r5
 8003f08:	47b0      	blx	r6
 8003f0a:	2800      	cmp	r0, #0
 8003f0c:	dc08      	bgt.n	8003f20 <__sflush_r+0xfc>
 8003f0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003f12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003f16:	81a3      	strh	r3, [r4, #12]
 8003f18:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003f1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f20:	4407      	add	r7, r0
 8003f22:	eba8 0800 	sub.w	r8, r8, r0
 8003f26:	e7e7      	b.n	8003ef8 <__sflush_r+0xd4>
 8003f28:	20400001 	.word	0x20400001

08003f2c <_fflush_r>:
 8003f2c:	b538      	push	{r3, r4, r5, lr}
 8003f2e:	690b      	ldr	r3, [r1, #16]
 8003f30:	4605      	mov	r5, r0
 8003f32:	460c      	mov	r4, r1
 8003f34:	b913      	cbnz	r3, 8003f3c <_fflush_r+0x10>
 8003f36:	2500      	movs	r5, #0
 8003f38:	4628      	mov	r0, r5
 8003f3a:	bd38      	pop	{r3, r4, r5, pc}
 8003f3c:	b118      	cbz	r0, 8003f46 <_fflush_r+0x1a>
 8003f3e:	6a03      	ldr	r3, [r0, #32]
 8003f40:	b90b      	cbnz	r3, 8003f46 <_fflush_r+0x1a>
 8003f42:	f7fe fea3 	bl	8002c8c <__sinit>
 8003f46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d0f3      	beq.n	8003f36 <_fflush_r+0xa>
 8003f4e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003f50:	07d0      	lsls	r0, r2, #31
 8003f52:	d404      	bmi.n	8003f5e <_fflush_r+0x32>
 8003f54:	0599      	lsls	r1, r3, #22
 8003f56:	d402      	bmi.n	8003f5e <_fflush_r+0x32>
 8003f58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003f5a:	f7fe ff00 	bl	8002d5e <__retarget_lock_acquire_recursive>
 8003f5e:	4628      	mov	r0, r5
 8003f60:	4621      	mov	r1, r4
 8003f62:	f7ff ff5f 	bl	8003e24 <__sflush_r>
 8003f66:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003f68:	07da      	lsls	r2, r3, #31
 8003f6a:	4605      	mov	r5, r0
 8003f6c:	d4e4      	bmi.n	8003f38 <_fflush_r+0xc>
 8003f6e:	89a3      	ldrh	r3, [r4, #12]
 8003f70:	059b      	lsls	r3, r3, #22
 8003f72:	d4e1      	bmi.n	8003f38 <_fflush_r+0xc>
 8003f74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003f76:	f7fe fef3 	bl	8002d60 <__retarget_lock_release_recursive>
 8003f7a:	e7dd      	b.n	8003f38 <_fflush_r+0xc>

08003f7c <__malloc_lock>:
 8003f7c:	4801      	ldr	r0, [pc, #4]	@ (8003f84 <__malloc_lock+0x8>)
 8003f7e:	f7fe beee 	b.w	8002d5e <__retarget_lock_acquire_recursive>
 8003f82:	bf00      	nop
 8003f84:	20000454 	.word	0x20000454

08003f88 <__malloc_unlock>:
 8003f88:	4801      	ldr	r0, [pc, #4]	@ (8003f90 <__malloc_unlock+0x8>)
 8003f8a:	f7fe bee9 	b.w	8002d60 <__retarget_lock_release_recursive>
 8003f8e:	bf00      	nop
 8003f90:	20000454 	.word	0x20000454

08003f94 <_Balloc>:
 8003f94:	b570      	push	{r4, r5, r6, lr}
 8003f96:	69c6      	ldr	r6, [r0, #28]
 8003f98:	4604      	mov	r4, r0
 8003f9a:	460d      	mov	r5, r1
 8003f9c:	b976      	cbnz	r6, 8003fbc <_Balloc+0x28>
 8003f9e:	2010      	movs	r0, #16
 8003fa0:	f7ff fe96 	bl	8003cd0 <malloc>
 8003fa4:	4602      	mov	r2, r0
 8003fa6:	61e0      	str	r0, [r4, #28]
 8003fa8:	b920      	cbnz	r0, 8003fb4 <_Balloc+0x20>
 8003faa:	4b18      	ldr	r3, [pc, #96]	@ (800400c <_Balloc+0x78>)
 8003fac:	4818      	ldr	r0, [pc, #96]	@ (8004010 <_Balloc+0x7c>)
 8003fae:	216b      	movs	r1, #107	@ 0x6b
 8003fb0:	f000 fc5a 	bl	8004868 <__assert_func>
 8003fb4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8003fb8:	6006      	str	r6, [r0, #0]
 8003fba:	60c6      	str	r6, [r0, #12]
 8003fbc:	69e6      	ldr	r6, [r4, #28]
 8003fbe:	68f3      	ldr	r3, [r6, #12]
 8003fc0:	b183      	cbz	r3, 8003fe4 <_Balloc+0x50>
 8003fc2:	69e3      	ldr	r3, [r4, #28]
 8003fc4:	68db      	ldr	r3, [r3, #12]
 8003fc6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8003fca:	b9b8      	cbnz	r0, 8003ffc <_Balloc+0x68>
 8003fcc:	2101      	movs	r1, #1
 8003fce:	fa01 f605 	lsl.w	r6, r1, r5
 8003fd2:	1d72      	adds	r2, r6, #5
 8003fd4:	0092      	lsls	r2, r2, #2
 8003fd6:	4620      	mov	r0, r4
 8003fd8:	f000 fc64 	bl	80048a4 <_calloc_r>
 8003fdc:	b160      	cbz	r0, 8003ff8 <_Balloc+0x64>
 8003fde:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8003fe2:	e00e      	b.n	8004002 <_Balloc+0x6e>
 8003fe4:	2221      	movs	r2, #33	@ 0x21
 8003fe6:	2104      	movs	r1, #4
 8003fe8:	4620      	mov	r0, r4
 8003fea:	f000 fc5b 	bl	80048a4 <_calloc_r>
 8003fee:	69e3      	ldr	r3, [r4, #28]
 8003ff0:	60f0      	str	r0, [r6, #12]
 8003ff2:	68db      	ldr	r3, [r3, #12]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d1e4      	bne.n	8003fc2 <_Balloc+0x2e>
 8003ff8:	2000      	movs	r0, #0
 8003ffa:	bd70      	pop	{r4, r5, r6, pc}
 8003ffc:	6802      	ldr	r2, [r0, #0]
 8003ffe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004002:	2300      	movs	r3, #0
 8004004:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004008:	e7f7      	b.n	8003ffa <_Balloc+0x66>
 800400a:	bf00      	nop
 800400c:	08004fbe 	.word	0x08004fbe
 8004010:	0800504f 	.word	0x0800504f

08004014 <_Bfree>:
 8004014:	b570      	push	{r4, r5, r6, lr}
 8004016:	69c6      	ldr	r6, [r0, #28]
 8004018:	4605      	mov	r5, r0
 800401a:	460c      	mov	r4, r1
 800401c:	b976      	cbnz	r6, 800403c <_Bfree+0x28>
 800401e:	2010      	movs	r0, #16
 8004020:	f7ff fe56 	bl	8003cd0 <malloc>
 8004024:	4602      	mov	r2, r0
 8004026:	61e8      	str	r0, [r5, #28]
 8004028:	b920      	cbnz	r0, 8004034 <_Bfree+0x20>
 800402a:	4b09      	ldr	r3, [pc, #36]	@ (8004050 <_Bfree+0x3c>)
 800402c:	4809      	ldr	r0, [pc, #36]	@ (8004054 <_Bfree+0x40>)
 800402e:	218f      	movs	r1, #143	@ 0x8f
 8004030:	f000 fc1a 	bl	8004868 <__assert_func>
 8004034:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004038:	6006      	str	r6, [r0, #0]
 800403a:	60c6      	str	r6, [r0, #12]
 800403c:	b13c      	cbz	r4, 800404e <_Bfree+0x3a>
 800403e:	69eb      	ldr	r3, [r5, #28]
 8004040:	6862      	ldr	r2, [r4, #4]
 8004042:	68db      	ldr	r3, [r3, #12]
 8004044:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004048:	6021      	str	r1, [r4, #0]
 800404a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800404e:	bd70      	pop	{r4, r5, r6, pc}
 8004050:	08004fbe 	.word	0x08004fbe
 8004054:	0800504f 	.word	0x0800504f

08004058 <__multadd>:
 8004058:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800405c:	690d      	ldr	r5, [r1, #16]
 800405e:	4607      	mov	r7, r0
 8004060:	460c      	mov	r4, r1
 8004062:	461e      	mov	r6, r3
 8004064:	f101 0c14 	add.w	ip, r1, #20
 8004068:	2000      	movs	r0, #0
 800406a:	f8dc 3000 	ldr.w	r3, [ip]
 800406e:	b299      	uxth	r1, r3
 8004070:	fb02 6101 	mla	r1, r2, r1, r6
 8004074:	0c1e      	lsrs	r6, r3, #16
 8004076:	0c0b      	lsrs	r3, r1, #16
 8004078:	fb02 3306 	mla	r3, r2, r6, r3
 800407c:	b289      	uxth	r1, r1
 800407e:	3001      	adds	r0, #1
 8004080:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004084:	4285      	cmp	r5, r0
 8004086:	f84c 1b04 	str.w	r1, [ip], #4
 800408a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800408e:	dcec      	bgt.n	800406a <__multadd+0x12>
 8004090:	b30e      	cbz	r6, 80040d6 <__multadd+0x7e>
 8004092:	68a3      	ldr	r3, [r4, #8]
 8004094:	42ab      	cmp	r3, r5
 8004096:	dc19      	bgt.n	80040cc <__multadd+0x74>
 8004098:	6861      	ldr	r1, [r4, #4]
 800409a:	4638      	mov	r0, r7
 800409c:	3101      	adds	r1, #1
 800409e:	f7ff ff79 	bl	8003f94 <_Balloc>
 80040a2:	4680      	mov	r8, r0
 80040a4:	b928      	cbnz	r0, 80040b2 <__multadd+0x5a>
 80040a6:	4602      	mov	r2, r0
 80040a8:	4b0c      	ldr	r3, [pc, #48]	@ (80040dc <__multadd+0x84>)
 80040aa:	480d      	ldr	r0, [pc, #52]	@ (80040e0 <__multadd+0x88>)
 80040ac:	21ba      	movs	r1, #186	@ 0xba
 80040ae:	f000 fbdb 	bl	8004868 <__assert_func>
 80040b2:	6922      	ldr	r2, [r4, #16]
 80040b4:	3202      	adds	r2, #2
 80040b6:	f104 010c 	add.w	r1, r4, #12
 80040ba:	0092      	lsls	r2, r2, #2
 80040bc:	300c      	adds	r0, #12
 80040be:	f000 fbc5 	bl	800484c <memcpy>
 80040c2:	4621      	mov	r1, r4
 80040c4:	4638      	mov	r0, r7
 80040c6:	f7ff ffa5 	bl	8004014 <_Bfree>
 80040ca:	4644      	mov	r4, r8
 80040cc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80040d0:	3501      	adds	r5, #1
 80040d2:	615e      	str	r6, [r3, #20]
 80040d4:	6125      	str	r5, [r4, #16]
 80040d6:	4620      	mov	r0, r4
 80040d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80040dc:	0800502d 	.word	0x0800502d
 80040e0:	0800504f 	.word	0x0800504f

080040e4 <__hi0bits>:
 80040e4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80040e8:	4603      	mov	r3, r0
 80040ea:	bf36      	itet	cc
 80040ec:	0403      	lslcc	r3, r0, #16
 80040ee:	2000      	movcs	r0, #0
 80040f0:	2010      	movcc	r0, #16
 80040f2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80040f6:	bf3c      	itt	cc
 80040f8:	021b      	lslcc	r3, r3, #8
 80040fa:	3008      	addcc	r0, #8
 80040fc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004100:	bf3c      	itt	cc
 8004102:	011b      	lslcc	r3, r3, #4
 8004104:	3004      	addcc	r0, #4
 8004106:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800410a:	bf3c      	itt	cc
 800410c:	009b      	lslcc	r3, r3, #2
 800410e:	3002      	addcc	r0, #2
 8004110:	2b00      	cmp	r3, #0
 8004112:	db05      	blt.n	8004120 <__hi0bits+0x3c>
 8004114:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8004118:	f100 0001 	add.w	r0, r0, #1
 800411c:	bf08      	it	eq
 800411e:	2020      	moveq	r0, #32
 8004120:	4770      	bx	lr

08004122 <__lo0bits>:
 8004122:	6803      	ldr	r3, [r0, #0]
 8004124:	4602      	mov	r2, r0
 8004126:	f013 0007 	ands.w	r0, r3, #7
 800412a:	d00b      	beq.n	8004144 <__lo0bits+0x22>
 800412c:	07d9      	lsls	r1, r3, #31
 800412e:	d421      	bmi.n	8004174 <__lo0bits+0x52>
 8004130:	0798      	lsls	r0, r3, #30
 8004132:	bf49      	itett	mi
 8004134:	085b      	lsrmi	r3, r3, #1
 8004136:	089b      	lsrpl	r3, r3, #2
 8004138:	2001      	movmi	r0, #1
 800413a:	6013      	strmi	r3, [r2, #0]
 800413c:	bf5c      	itt	pl
 800413e:	6013      	strpl	r3, [r2, #0]
 8004140:	2002      	movpl	r0, #2
 8004142:	4770      	bx	lr
 8004144:	b299      	uxth	r1, r3
 8004146:	b909      	cbnz	r1, 800414c <__lo0bits+0x2a>
 8004148:	0c1b      	lsrs	r3, r3, #16
 800414a:	2010      	movs	r0, #16
 800414c:	b2d9      	uxtb	r1, r3
 800414e:	b909      	cbnz	r1, 8004154 <__lo0bits+0x32>
 8004150:	3008      	adds	r0, #8
 8004152:	0a1b      	lsrs	r3, r3, #8
 8004154:	0719      	lsls	r1, r3, #28
 8004156:	bf04      	itt	eq
 8004158:	091b      	lsreq	r3, r3, #4
 800415a:	3004      	addeq	r0, #4
 800415c:	0799      	lsls	r1, r3, #30
 800415e:	bf04      	itt	eq
 8004160:	089b      	lsreq	r3, r3, #2
 8004162:	3002      	addeq	r0, #2
 8004164:	07d9      	lsls	r1, r3, #31
 8004166:	d403      	bmi.n	8004170 <__lo0bits+0x4e>
 8004168:	085b      	lsrs	r3, r3, #1
 800416a:	f100 0001 	add.w	r0, r0, #1
 800416e:	d003      	beq.n	8004178 <__lo0bits+0x56>
 8004170:	6013      	str	r3, [r2, #0]
 8004172:	4770      	bx	lr
 8004174:	2000      	movs	r0, #0
 8004176:	4770      	bx	lr
 8004178:	2020      	movs	r0, #32
 800417a:	4770      	bx	lr

0800417c <__i2b>:
 800417c:	b510      	push	{r4, lr}
 800417e:	460c      	mov	r4, r1
 8004180:	2101      	movs	r1, #1
 8004182:	f7ff ff07 	bl	8003f94 <_Balloc>
 8004186:	4602      	mov	r2, r0
 8004188:	b928      	cbnz	r0, 8004196 <__i2b+0x1a>
 800418a:	4b05      	ldr	r3, [pc, #20]	@ (80041a0 <__i2b+0x24>)
 800418c:	4805      	ldr	r0, [pc, #20]	@ (80041a4 <__i2b+0x28>)
 800418e:	f240 1145 	movw	r1, #325	@ 0x145
 8004192:	f000 fb69 	bl	8004868 <__assert_func>
 8004196:	2301      	movs	r3, #1
 8004198:	6144      	str	r4, [r0, #20]
 800419a:	6103      	str	r3, [r0, #16]
 800419c:	bd10      	pop	{r4, pc}
 800419e:	bf00      	nop
 80041a0:	0800502d 	.word	0x0800502d
 80041a4:	0800504f 	.word	0x0800504f

080041a8 <__multiply>:
 80041a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041ac:	4617      	mov	r7, r2
 80041ae:	690a      	ldr	r2, [r1, #16]
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	429a      	cmp	r2, r3
 80041b4:	bfa8      	it	ge
 80041b6:	463b      	movge	r3, r7
 80041b8:	4689      	mov	r9, r1
 80041ba:	bfa4      	itt	ge
 80041bc:	460f      	movge	r7, r1
 80041be:	4699      	movge	r9, r3
 80041c0:	693d      	ldr	r5, [r7, #16]
 80041c2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80041c6:	68bb      	ldr	r3, [r7, #8]
 80041c8:	6879      	ldr	r1, [r7, #4]
 80041ca:	eb05 060a 	add.w	r6, r5, sl
 80041ce:	42b3      	cmp	r3, r6
 80041d0:	b085      	sub	sp, #20
 80041d2:	bfb8      	it	lt
 80041d4:	3101      	addlt	r1, #1
 80041d6:	f7ff fedd 	bl	8003f94 <_Balloc>
 80041da:	b930      	cbnz	r0, 80041ea <__multiply+0x42>
 80041dc:	4602      	mov	r2, r0
 80041de:	4b41      	ldr	r3, [pc, #260]	@ (80042e4 <__multiply+0x13c>)
 80041e0:	4841      	ldr	r0, [pc, #260]	@ (80042e8 <__multiply+0x140>)
 80041e2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80041e6:	f000 fb3f 	bl	8004868 <__assert_func>
 80041ea:	f100 0414 	add.w	r4, r0, #20
 80041ee:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80041f2:	4623      	mov	r3, r4
 80041f4:	2200      	movs	r2, #0
 80041f6:	4573      	cmp	r3, lr
 80041f8:	d320      	bcc.n	800423c <__multiply+0x94>
 80041fa:	f107 0814 	add.w	r8, r7, #20
 80041fe:	f109 0114 	add.w	r1, r9, #20
 8004202:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8004206:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800420a:	9302      	str	r3, [sp, #8]
 800420c:	1beb      	subs	r3, r5, r7
 800420e:	3b15      	subs	r3, #21
 8004210:	f023 0303 	bic.w	r3, r3, #3
 8004214:	3304      	adds	r3, #4
 8004216:	3715      	adds	r7, #21
 8004218:	42bd      	cmp	r5, r7
 800421a:	bf38      	it	cc
 800421c:	2304      	movcc	r3, #4
 800421e:	9301      	str	r3, [sp, #4]
 8004220:	9b02      	ldr	r3, [sp, #8]
 8004222:	9103      	str	r1, [sp, #12]
 8004224:	428b      	cmp	r3, r1
 8004226:	d80c      	bhi.n	8004242 <__multiply+0x9a>
 8004228:	2e00      	cmp	r6, #0
 800422a:	dd03      	ble.n	8004234 <__multiply+0x8c>
 800422c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8004230:	2b00      	cmp	r3, #0
 8004232:	d055      	beq.n	80042e0 <__multiply+0x138>
 8004234:	6106      	str	r6, [r0, #16]
 8004236:	b005      	add	sp, #20
 8004238:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800423c:	f843 2b04 	str.w	r2, [r3], #4
 8004240:	e7d9      	b.n	80041f6 <__multiply+0x4e>
 8004242:	f8b1 a000 	ldrh.w	sl, [r1]
 8004246:	f1ba 0f00 	cmp.w	sl, #0
 800424a:	d01f      	beq.n	800428c <__multiply+0xe4>
 800424c:	46c4      	mov	ip, r8
 800424e:	46a1      	mov	r9, r4
 8004250:	2700      	movs	r7, #0
 8004252:	f85c 2b04 	ldr.w	r2, [ip], #4
 8004256:	f8d9 3000 	ldr.w	r3, [r9]
 800425a:	fa1f fb82 	uxth.w	fp, r2
 800425e:	b29b      	uxth	r3, r3
 8004260:	fb0a 330b 	mla	r3, sl, fp, r3
 8004264:	443b      	add	r3, r7
 8004266:	f8d9 7000 	ldr.w	r7, [r9]
 800426a:	0c12      	lsrs	r2, r2, #16
 800426c:	0c3f      	lsrs	r7, r7, #16
 800426e:	fb0a 7202 	mla	r2, sl, r2, r7
 8004272:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8004276:	b29b      	uxth	r3, r3
 8004278:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800427c:	4565      	cmp	r5, ip
 800427e:	f849 3b04 	str.w	r3, [r9], #4
 8004282:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8004286:	d8e4      	bhi.n	8004252 <__multiply+0xaa>
 8004288:	9b01      	ldr	r3, [sp, #4]
 800428a:	50e7      	str	r7, [r4, r3]
 800428c:	9b03      	ldr	r3, [sp, #12]
 800428e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8004292:	3104      	adds	r1, #4
 8004294:	f1b9 0f00 	cmp.w	r9, #0
 8004298:	d020      	beq.n	80042dc <__multiply+0x134>
 800429a:	6823      	ldr	r3, [r4, #0]
 800429c:	4647      	mov	r7, r8
 800429e:	46a4      	mov	ip, r4
 80042a0:	f04f 0a00 	mov.w	sl, #0
 80042a4:	f8b7 b000 	ldrh.w	fp, [r7]
 80042a8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80042ac:	fb09 220b 	mla	r2, r9, fp, r2
 80042b0:	4452      	add	r2, sl
 80042b2:	b29b      	uxth	r3, r3
 80042b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80042b8:	f84c 3b04 	str.w	r3, [ip], #4
 80042bc:	f857 3b04 	ldr.w	r3, [r7], #4
 80042c0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80042c4:	f8bc 3000 	ldrh.w	r3, [ip]
 80042c8:	fb09 330a 	mla	r3, r9, sl, r3
 80042cc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80042d0:	42bd      	cmp	r5, r7
 80042d2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80042d6:	d8e5      	bhi.n	80042a4 <__multiply+0xfc>
 80042d8:	9a01      	ldr	r2, [sp, #4]
 80042da:	50a3      	str	r3, [r4, r2]
 80042dc:	3404      	adds	r4, #4
 80042de:	e79f      	b.n	8004220 <__multiply+0x78>
 80042e0:	3e01      	subs	r6, #1
 80042e2:	e7a1      	b.n	8004228 <__multiply+0x80>
 80042e4:	0800502d 	.word	0x0800502d
 80042e8:	0800504f 	.word	0x0800504f

080042ec <__pow5mult>:
 80042ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80042f0:	4615      	mov	r5, r2
 80042f2:	f012 0203 	ands.w	r2, r2, #3
 80042f6:	4607      	mov	r7, r0
 80042f8:	460e      	mov	r6, r1
 80042fa:	d007      	beq.n	800430c <__pow5mult+0x20>
 80042fc:	4c25      	ldr	r4, [pc, #148]	@ (8004394 <__pow5mult+0xa8>)
 80042fe:	3a01      	subs	r2, #1
 8004300:	2300      	movs	r3, #0
 8004302:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004306:	f7ff fea7 	bl	8004058 <__multadd>
 800430a:	4606      	mov	r6, r0
 800430c:	10ad      	asrs	r5, r5, #2
 800430e:	d03d      	beq.n	800438c <__pow5mult+0xa0>
 8004310:	69fc      	ldr	r4, [r7, #28]
 8004312:	b97c      	cbnz	r4, 8004334 <__pow5mult+0x48>
 8004314:	2010      	movs	r0, #16
 8004316:	f7ff fcdb 	bl	8003cd0 <malloc>
 800431a:	4602      	mov	r2, r0
 800431c:	61f8      	str	r0, [r7, #28]
 800431e:	b928      	cbnz	r0, 800432c <__pow5mult+0x40>
 8004320:	4b1d      	ldr	r3, [pc, #116]	@ (8004398 <__pow5mult+0xac>)
 8004322:	481e      	ldr	r0, [pc, #120]	@ (800439c <__pow5mult+0xb0>)
 8004324:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8004328:	f000 fa9e 	bl	8004868 <__assert_func>
 800432c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004330:	6004      	str	r4, [r0, #0]
 8004332:	60c4      	str	r4, [r0, #12]
 8004334:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8004338:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800433c:	b94c      	cbnz	r4, 8004352 <__pow5mult+0x66>
 800433e:	f240 2171 	movw	r1, #625	@ 0x271
 8004342:	4638      	mov	r0, r7
 8004344:	f7ff ff1a 	bl	800417c <__i2b>
 8004348:	2300      	movs	r3, #0
 800434a:	f8c8 0008 	str.w	r0, [r8, #8]
 800434e:	4604      	mov	r4, r0
 8004350:	6003      	str	r3, [r0, #0]
 8004352:	f04f 0900 	mov.w	r9, #0
 8004356:	07eb      	lsls	r3, r5, #31
 8004358:	d50a      	bpl.n	8004370 <__pow5mult+0x84>
 800435a:	4631      	mov	r1, r6
 800435c:	4622      	mov	r2, r4
 800435e:	4638      	mov	r0, r7
 8004360:	f7ff ff22 	bl	80041a8 <__multiply>
 8004364:	4631      	mov	r1, r6
 8004366:	4680      	mov	r8, r0
 8004368:	4638      	mov	r0, r7
 800436a:	f7ff fe53 	bl	8004014 <_Bfree>
 800436e:	4646      	mov	r6, r8
 8004370:	106d      	asrs	r5, r5, #1
 8004372:	d00b      	beq.n	800438c <__pow5mult+0xa0>
 8004374:	6820      	ldr	r0, [r4, #0]
 8004376:	b938      	cbnz	r0, 8004388 <__pow5mult+0x9c>
 8004378:	4622      	mov	r2, r4
 800437a:	4621      	mov	r1, r4
 800437c:	4638      	mov	r0, r7
 800437e:	f7ff ff13 	bl	80041a8 <__multiply>
 8004382:	6020      	str	r0, [r4, #0]
 8004384:	f8c0 9000 	str.w	r9, [r0]
 8004388:	4604      	mov	r4, r0
 800438a:	e7e4      	b.n	8004356 <__pow5mult+0x6a>
 800438c:	4630      	mov	r0, r6
 800438e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004392:	bf00      	nop
 8004394:	080050f0 	.word	0x080050f0
 8004398:	08004fbe 	.word	0x08004fbe
 800439c:	0800504f 	.word	0x0800504f

080043a0 <__lshift>:
 80043a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043a4:	460c      	mov	r4, r1
 80043a6:	6849      	ldr	r1, [r1, #4]
 80043a8:	6923      	ldr	r3, [r4, #16]
 80043aa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80043ae:	68a3      	ldr	r3, [r4, #8]
 80043b0:	4607      	mov	r7, r0
 80043b2:	4691      	mov	r9, r2
 80043b4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80043b8:	f108 0601 	add.w	r6, r8, #1
 80043bc:	42b3      	cmp	r3, r6
 80043be:	db0b      	blt.n	80043d8 <__lshift+0x38>
 80043c0:	4638      	mov	r0, r7
 80043c2:	f7ff fde7 	bl	8003f94 <_Balloc>
 80043c6:	4605      	mov	r5, r0
 80043c8:	b948      	cbnz	r0, 80043de <__lshift+0x3e>
 80043ca:	4602      	mov	r2, r0
 80043cc:	4b28      	ldr	r3, [pc, #160]	@ (8004470 <__lshift+0xd0>)
 80043ce:	4829      	ldr	r0, [pc, #164]	@ (8004474 <__lshift+0xd4>)
 80043d0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80043d4:	f000 fa48 	bl	8004868 <__assert_func>
 80043d8:	3101      	adds	r1, #1
 80043da:	005b      	lsls	r3, r3, #1
 80043dc:	e7ee      	b.n	80043bc <__lshift+0x1c>
 80043de:	2300      	movs	r3, #0
 80043e0:	f100 0114 	add.w	r1, r0, #20
 80043e4:	f100 0210 	add.w	r2, r0, #16
 80043e8:	4618      	mov	r0, r3
 80043ea:	4553      	cmp	r3, sl
 80043ec:	db33      	blt.n	8004456 <__lshift+0xb6>
 80043ee:	6920      	ldr	r0, [r4, #16]
 80043f0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80043f4:	f104 0314 	add.w	r3, r4, #20
 80043f8:	f019 091f 	ands.w	r9, r9, #31
 80043fc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004400:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004404:	d02b      	beq.n	800445e <__lshift+0xbe>
 8004406:	f1c9 0e20 	rsb	lr, r9, #32
 800440a:	468a      	mov	sl, r1
 800440c:	2200      	movs	r2, #0
 800440e:	6818      	ldr	r0, [r3, #0]
 8004410:	fa00 f009 	lsl.w	r0, r0, r9
 8004414:	4310      	orrs	r0, r2
 8004416:	f84a 0b04 	str.w	r0, [sl], #4
 800441a:	f853 2b04 	ldr.w	r2, [r3], #4
 800441e:	459c      	cmp	ip, r3
 8004420:	fa22 f20e 	lsr.w	r2, r2, lr
 8004424:	d8f3      	bhi.n	800440e <__lshift+0x6e>
 8004426:	ebac 0304 	sub.w	r3, ip, r4
 800442a:	3b15      	subs	r3, #21
 800442c:	f023 0303 	bic.w	r3, r3, #3
 8004430:	3304      	adds	r3, #4
 8004432:	f104 0015 	add.w	r0, r4, #21
 8004436:	4560      	cmp	r0, ip
 8004438:	bf88      	it	hi
 800443a:	2304      	movhi	r3, #4
 800443c:	50ca      	str	r2, [r1, r3]
 800443e:	b10a      	cbz	r2, 8004444 <__lshift+0xa4>
 8004440:	f108 0602 	add.w	r6, r8, #2
 8004444:	3e01      	subs	r6, #1
 8004446:	4638      	mov	r0, r7
 8004448:	612e      	str	r6, [r5, #16]
 800444a:	4621      	mov	r1, r4
 800444c:	f7ff fde2 	bl	8004014 <_Bfree>
 8004450:	4628      	mov	r0, r5
 8004452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004456:	f842 0f04 	str.w	r0, [r2, #4]!
 800445a:	3301      	adds	r3, #1
 800445c:	e7c5      	b.n	80043ea <__lshift+0x4a>
 800445e:	3904      	subs	r1, #4
 8004460:	f853 2b04 	ldr.w	r2, [r3], #4
 8004464:	f841 2f04 	str.w	r2, [r1, #4]!
 8004468:	459c      	cmp	ip, r3
 800446a:	d8f9      	bhi.n	8004460 <__lshift+0xc0>
 800446c:	e7ea      	b.n	8004444 <__lshift+0xa4>
 800446e:	bf00      	nop
 8004470:	0800502d 	.word	0x0800502d
 8004474:	0800504f 	.word	0x0800504f

08004478 <__mcmp>:
 8004478:	690a      	ldr	r2, [r1, #16]
 800447a:	4603      	mov	r3, r0
 800447c:	6900      	ldr	r0, [r0, #16]
 800447e:	1a80      	subs	r0, r0, r2
 8004480:	b530      	push	{r4, r5, lr}
 8004482:	d10e      	bne.n	80044a2 <__mcmp+0x2a>
 8004484:	3314      	adds	r3, #20
 8004486:	3114      	adds	r1, #20
 8004488:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800448c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8004490:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004494:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004498:	4295      	cmp	r5, r2
 800449a:	d003      	beq.n	80044a4 <__mcmp+0x2c>
 800449c:	d205      	bcs.n	80044aa <__mcmp+0x32>
 800449e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80044a2:	bd30      	pop	{r4, r5, pc}
 80044a4:	42a3      	cmp	r3, r4
 80044a6:	d3f3      	bcc.n	8004490 <__mcmp+0x18>
 80044a8:	e7fb      	b.n	80044a2 <__mcmp+0x2a>
 80044aa:	2001      	movs	r0, #1
 80044ac:	e7f9      	b.n	80044a2 <__mcmp+0x2a>
	...

080044b0 <__mdiff>:
 80044b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044b4:	4689      	mov	r9, r1
 80044b6:	4606      	mov	r6, r0
 80044b8:	4611      	mov	r1, r2
 80044ba:	4648      	mov	r0, r9
 80044bc:	4614      	mov	r4, r2
 80044be:	f7ff ffdb 	bl	8004478 <__mcmp>
 80044c2:	1e05      	subs	r5, r0, #0
 80044c4:	d112      	bne.n	80044ec <__mdiff+0x3c>
 80044c6:	4629      	mov	r1, r5
 80044c8:	4630      	mov	r0, r6
 80044ca:	f7ff fd63 	bl	8003f94 <_Balloc>
 80044ce:	4602      	mov	r2, r0
 80044d0:	b928      	cbnz	r0, 80044de <__mdiff+0x2e>
 80044d2:	4b3f      	ldr	r3, [pc, #252]	@ (80045d0 <__mdiff+0x120>)
 80044d4:	f240 2137 	movw	r1, #567	@ 0x237
 80044d8:	483e      	ldr	r0, [pc, #248]	@ (80045d4 <__mdiff+0x124>)
 80044da:	f000 f9c5 	bl	8004868 <__assert_func>
 80044de:	2301      	movs	r3, #1
 80044e0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80044e4:	4610      	mov	r0, r2
 80044e6:	b003      	add	sp, #12
 80044e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044ec:	bfbc      	itt	lt
 80044ee:	464b      	movlt	r3, r9
 80044f0:	46a1      	movlt	r9, r4
 80044f2:	4630      	mov	r0, r6
 80044f4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80044f8:	bfba      	itte	lt
 80044fa:	461c      	movlt	r4, r3
 80044fc:	2501      	movlt	r5, #1
 80044fe:	2500      	movge	r5, #0
 8004500:	f7ff fd48 	bl	8003f94 <_Balloc>
 8004504:	4602      	mov	r2, r0
 8004506:	b918      	cbnz	r0, 8004510 <__mdiff+0x60>
 8004508:	4b31      	ldr	r3, [pc, #196]	@ (80045d0 <__mdiff+0x120>)
 800450a:	f240 2145 	movw	r1, #581	@ 0x245
 800450e:	e7e3      	b.n	80044d8 <__mdiff+0x28>
 8004510:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8004514:	6926      	ldr	r6, [r4, #16]
 8004516:	60c5      	str	r5, [r0, #12]
 8004518:	f109 0310 	add.w	r3, r9, #16
 800451c:	f109 0514 	add.w	r5, r9, #20
 8004520:	f104 0e14 	add.w	lr, r4, #20
 8004524:	f100 0b14 	add.w	fp, r0, #20
 8004528:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800452c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8004530:	9301      	str	r3, [sp, #4]
 8004532:	46d9      	mov	r9, fp
 8004534:	f04f 0c00 	mov.w	ip, #0
 8004538:	9b01      	ldr	r3, [sp, #4]
 800453a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800453e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8004542:	9301      	str	r3, [sp, #4]
 8004544:	fa1f f38a 	uxth.w	r3, sl
 8004548:	4619      	mov	r1, r3
 800454a:	b283      	uxth	r3, r0
 800454c:	1acb      	subs	r3, r1, r3
 800454e:	0c00      	lsrs	r0, r0, #16
 8004550:	4463      	add	r3, ip
 8004552:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8004556:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800455a:	b29b      	uxth	r3, r3
 800455c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8004560:	4576      	cmp	r6, lr
 8004562:	f849 3b04 	str.w	r3, [r9], #4
 8004566:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800456a:	d8e5      	bhi.n	8004538 <__mdiff+0x88>
 800456c:	1b33      	subs	r3, r6, r4
 800456e:	3b15      	subs	r3, #21
 8004570:	f023 0303 	bic.w	r3, r3, #3
 8004574:	3415      	adds	r4, #21
 8004576:	3304      	adds	r3, #4
 8004578:	42a6      	cmp	r6, r4
 800457a:	bf38      	it	cc
 800457c:	2304      	movcc	r3, #4
 800457e:	441d      	add	r5, r3
 8004580:	445b      	add	r3, fp
 8004582:	461e      	mov	r6, r3
 8004584:	462c      	mov	r4, r5
 8004586:	4544      	cmp	r4, r8
 8004588:	d30e      	bcc.n	80045a8 <__mdiff+0xf8>
 800458a:	f108 0103 	add.w	r1, r8, #3
 800458e:	1b49      	subs	r1, r1, r5
 8004590:	f021 0103 	bic.w	r1, r1, #3
 8004594:	3d03      	subs	r5, #3
 8004596:	45a8      	cmp	r8, r5
 8004598:	bf38      	it	cc
 800459a:	2100      	movcc	r1, #0
 800459c:	440b      	add	r3, r1
 800459e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80045a2:	b191      	cbz	r1, 80045ca <__mdiff+0x11a>
 80045a4:	6117      	str	r7, [r2, #16]
 80045a6:	e79d      	b.n	80044e4 <__mdiff+0x34>
 80045a8:	f854 1b04 	ldr.w	r1, [r4], #4
 80045ac:	46e6      	mov	lr, ip
 80045ae:	0c08      	lsrs	r0, r1, #16
 80045b0:	fa1c fc81 	uxtah	ip, ip, r1
 80045b4:	4471      	add	r1, lr
 80045b6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80045ba:	b289      	uxth	r1, r1
 80045bc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80045c0:	f846 1b04 	str.w	r1, [r6], #4
 80045c4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80045c8:	e7dd      	b.n	8004586 <__mdiff+0xd6>
 80045ca:	3f01      	subs	r7, #1
 80045cc:	e7e7      	b.n	800459e <__mdiff+0xee>
 80045ce:	bf00      	nop
 80045d0:	0800502d 	.word	0x0800502d
 80045d4:	0800504f 	.word	0x0800504f

080045d8 <__d2b>:
 80045d8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80045dc:	460f      	mov	r7, r1
 80045de:	2101      	movs	r1, #1
 80045e0:	ec59 8b10 	vmov	r8, r9, d0
 80045e4:	4616      	mov	r6, r2
 80045e6:	f7ff fcd5 	bl	8003f94 <_Balloc>
 80045ea:	4604      	mov	r4, r0
 80045ec:	b930      	cbnz	r0, 80045fc <__d2b+0x24>
 80045ee:	4602      	mov	r2, r0
 80045f0:	4b23      	ldr	r3, [pc, #140]	@ (8004680 <__d2b+0xa8>)
 80045f2:	4824      	ldr	r0, [pc, #144]	@ (8004684 <__d2b+0xac>)
 80045f4:	f240 310f 	movw	r1, #783	@ 0x30f
 80045f8:	f000 f936 	bl	8004868 <__assert_func>
 80045fc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8004600:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004604:	b10d      	cbz	r5, 800460a <__d2b+0x32>
 8004606:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800460a:	9301      	str	r3, [sp, #4]
 800460c:	f1b8 0300 	subs.w	r3, r8, #0
 8004610:	d023      	beq.n	800465a <__d2b+0x82>
 8004612:	4668      	mov	r0, sp
 8004614:	9300      	str	r3, [sp, #0]
 8004616:	f7ff fd84 	bl	8004122 <__lo0bits>
 800461a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800461e:	b1d0      	cbz	r0, 8004656 <__d2b+0x7e>
 8004620:	f1c0 0320 	rsb	r3, r0, #32
 8004624:	fa02 f303 	lsl.w	r3, r2, r3
 8004628:	430b      	orrs	r3, r1
 800462a:	40c2      	lsrs	r2, r0
 800462c:	6163      	str	r3, [r4, #20]
 800462e:	9201      	str	r2, [sp, #4]
 8004630:	9b01      	ldr	r3, [sp, #4]
 8004632:	61a3      	str	r3, [r4, #24]
 8004634:	2b00      	cmp	r3, #0
 8004636:	bf0c      	ite	eq
 8004638:	2201      	moveq	r2, #1
 800463a:	2202      	movne	r2, #2
 800463c:	6122      	str	r2, [r4, #16]
 800463e:	b1a5      	cbz	r5, 800466a <__d2b+0x92>
 8004640:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8004644:	4405      	add	r5, r0
 8004646:	603d      	str	r5, [r7, #0]
 8004648:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800464c:	6030      	str	r0, [r6, #0]
 800464e:	4620      	mov	r0, r4
 8004650:	b003      	add	sp, #12
 8004652:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004656:	6161      	str	r1, [r4, #20]
 8004658:	e7ea      	b.n	8004630 <__d2b+0x58>
 800465a:	a801      	add	r0, sp, #4
 800465c:	f7ff fd61 	bl	8004122 <__lo0bits>
 8004660:	9b01      	ldr	r3, [sp, #4]
 8004662:	6163      	str	r3, [r4, #20]
 8004664:	3020      	adds	r0, #32
 8004666:	2201      	movs	r2, #1
 8004668:	e7e8      	b.n	800463c <__d2b+0x64>
 800466a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800466e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8004672:	6038      	str	r0, [r7, #0]
 8004674:	6918      	ldr	r0, [r3, #16]
 8004676:	f7ff fd35 	bl	80040e4 <__hi0bits>
 800467a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800467e:	e7e5      	b.n	800464c <__d2b+0x74>
 8004680:	0800502d 	.word	0x0800502d
 8004684:	0800504f 	.word	0x0800504f

08004688 <__sread>:
 8004688:	b510      	push	{r4, lr}
 800468a:	460c      	mov	r4, r1
 800468c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004690:	f000 f898 	bl	80047c4 <_read_r>
 8004694:	2800      	cmp	r0, #0
 8004696:	bfab      	itete	ge
 8004698:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800469a:	89a3      	ldrhlt	r3, [r4, #12]
 800469c:	181b      	addge	r3, r3, r0
 800469e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80046a2:	bfac      	ite	ge
 80046a4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80046a6:	81a3      	strhlt	r3, [r4, #12]
 80046a8:	bd10      	pop	{r4, pc}

080046aa <__swrite>:
 80046aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046ae:	461f      	mov	r7, r3
 80046b0:	898b      	ldrh	r3, [r1, #12]
 80046b2:	05db      	lsls	r3, r3, #23
 80046b4:	4605      	mov	r5, r0
 80046b6:	460c      	mov	r4, r1
 80046b8:	4616      	mov	r6, r2
 80046ba:	d505      	bpl.n	80046c8 <__swrite+0x1e>
 80046bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80046c0:	2302      	movs	r3, #2
 80046c2:	2200      	movs	r2, #0
 80046c4:	f000 f86c 	bl	80047a0 <_lseek_r>
 80046c8:	89a3      	ldrh	r3, [r4, #12]
 80046ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80046ce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80046d2:	81a3      	strh	r3, [r4, #12]
 80046d4:	4632      	mov	r2, r6
 80046d6:	463b      	mov	r3, r7
 80046d8:	4628      	mov	r0, r5
 80046da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80046de:	f000 b893 	b.w	8004808 <_write_r>

080046e2 <__sseek>:
 80046e2:	b510      	push	{r4, lr}
 80046e4:	460c      	mov	r4, r1
 80046e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80046ea:	f000 f859 	bl	80047a0 <_lseek_r>
 80046ee:	1c43      	adds	r3, r0, #1
 80046f0:	89a3      	ldrh	r3, [r4, #12]
 80046f2:	bf15      	itete	ne
 80046f4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80046f6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80046fa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80046fe:	81a3      	strheq	r3, [r4, #12]
 8004700:	bf18      	it	ne
 8004702:	81a3      	strhne	r3, [r4, #12]
 8004704:	bd10      	pop	{r4, pc}

08004706 <__sclose>:
 8004706:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800470a:	f000 b88f 	b.w	800482c <_close_r>

0800470e <_realloc_r>:
 800470e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004712:	4607      	mov	r7, r0
 8004714:	4614      	mov	r4, r2
 8004716:	460d      	mov	r5, r1
 8004718:	b921      	cbnz	r1, 8004724 <_realloc_r+0x16>
 800471a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800471e:	4611      	mov	r1, r2
 8004720:	f7ff bb00 	b.w	8003d24 <_malloc_r>
 8004724:	b92a      	cbnz	r2, 8004732 <_realloc_r+0x24>
 8004726:	f000 f8d1 	bl	80048cc <_free_r>
 800472a:	4625      	mov	r5, r4
 800472c:	4628      	mov	r0, r5
 800472e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004732:	f000 f927 	bl	8004984 <_malloc_usable_size_r>
 8004736:	4284      	cmp	r4, r0
 8004738:	4606      	mov	r6, r0
 800473a:	d802      	bhi.n	8004742 <_realloc_r+0x34>
 800473c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004740:	d8f4      	bhi.n	800472c <_realloc_r+0x1e>
 8004742:	4621      	mov	r1, r4
 8004744:	4638      	mov	r0, r7
 8004746:	f7ff faed 	bl	8003d24 <_malloc_r>
 800474a:	4680      	mov	r8, r0
 800474c:	b908      	cbnz	r0, 8004752 <_realloc_r+0x44>
 800474e:	4645      	mov	r5, r8
 8004750:	e7ec      	b.n	800472c <_realloc_r+0x1e>
 8004752:	42b4      	cmp	r4, r6
 8004754:	4622      	mov	r2, r4
 8004756:	4629      	mov	r1, r5
 8004758:	bf28      	it	cs
 800475a:	4632      	movcs	r2, r6
 800475c:	f000 f876 	bl	800484c <memcpy>
 8004760:	4629      	mov	r1, r5
 8004762:	4638      	mov	r0, r7
 8004764:	f000 f8b2 	bl	80048cc <_free_r>
 8004768:	e7f1      	b.n	800474e <_realloc_r+0x40>

0800476a <memmove>:
 800476a:	4288      	cmp	r0, r1
 800476c:	b510      	push	{r4, lr}
 800476e:	eb01 0402 	add.w	r4, r1, r2
 8004772:	d902      	bls.n	800477a <memmove+0x10>
 8004774:	4284      	cmp	r4, r0
 8004776:	4623      	mov	r3, r4
 8004778:	d807      	bhi.n	800478a <memmove+0x20>
 800477a:	1e43      	subs	r3, r0, #1
 800477c:	42a1      	cmp	r1, r4
 800477e:	d008      	beq.n	8004792 <memmove+0x28>
 8004780:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004784:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004788:	e7f8      	b.n	800477c <memmove+0x12>
 800478a:	4402      	add	r2, r0
 800478c:	4601      	mov	r1, r0
 800478e:	428a      	cmp	r2, r1
 8004790:	d100      	bne.n	8004794 <memmove+0x2a>
 8004792:	bd10      	pop	{r4, pc}
 8004794:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004798:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800479c:	e7f7      	b.n	800478e <memmove+0x24>
	...

080047a0 <_lseek_r>:
 80047a0:	b538      	push	{r3, r4, r5, lr}
 80047a2:	4d07      	ldr	r5, [pc, #28]	@ (80047c0 <_lseek_r+0x20>)
 80047a4:	4604      	mov	r4, r0
 80047a6:	4608      	mov	r0, r1
 80047a8:	4611      	mov	r1, r2
 80047aa:	2200      	movs	r2, #0
 80047ac:	602a      	str	r2, [r5, #0]
 80047ae:	461a      	mov	r2, r3
 80047b0:	f7fd fb4b 	bl	8001e4a <_lseek>
 80047b4:	1c43      	adds	r3, r0, #1
 80047b6:	d102      	bne.n	80047be <_lseek_r+0x1e>
 80047b8:	682b      	ldr	r3, [r5, #0]
 80047ba:	b103      	cbz	r3, 80047be <_lseek_r+0x1e>
 80047bc:	6023      	str	r3, [r4, #0]
 80047be:	bd38      	pop	{r3, r4, r5, pc}
 80047c0:	20000460 	.word	0x20000460

080047c4 <_read_r>:
 80047c4:	b538      	push	{r3, r4, r5, lr}
 80047c6:	4d07      	ldr	r5, [pc, #28]	@ (80047e4 <_read_r+0x20>)
 80047c8:	4604      	mov	r4, r0
 80047ca:	4608      	mov	r0, r1
 80047cc:	4611      	mov	r1, r2
 80047ce:	2200      	movs	r2, #0
 80047d0:	602a      	str	r2, [r5, #0]
 80047d2:	461a      	mov	r2, r3
 80047d4:	f7fd fad9 	bl	8001d8a <_read>
 80047d8:	1c43      	adds	r3, r0, #1
 80047da:	d102      	bne.n	80047e2 <_read_r+0x1e>
 80047dc:	682b      	ldr	r3, [r5, #0]
 80047de:	b103      	cbz	r3, 80047e2 <_read_r+0x1e>
 80047e0:	6023      	str	r3, [r4, #0]
 80047e2:	bd38      	pop	{r3, r4, r5, pc}
 80047e4:	20000460 	.word	0x20000460

080047e8 <_sbrk_r>:
 80047e8:	b538      	push	{r3, r4, r5, lr}
 80047ea:	4d06      	ldr	r5, [pc, #24]	@ (8004804 <_sbrk_r+0x1c>)
 80047ec:	2300      	movs	r3, #0
 80047ee:	4604      	mov	r4, r0
 80047f0:	4608      	mov	r0, r1
 80047f2:	602b      	str	r3, [r5, #0]
 80047f4:	f7fd fb36 	bl	8001e64 <_sbrk>
 80047f8:	1c43      	adds	r3, r0, #1
 80047fa:	d102      	bne.n	8004802 <_sbrk_r+0x1a>
 80047fc:	682b      	ldr	r3, [r5, #0]
 80047fe:	b103      	cbz	r3, 8004802 <_sbrk_r+0x1a>
 8004800:	6023      	str	r3, [r4, #0]
 8004802:	bd38      	pop	{r3, r4, r5, pc}
 8004804:	20000460 	.word	0x20000460

08004808 <_write_r>:
 8004808:	b538      	push	{r3, r4, r5, lr}
 800480a:	4d07      	ldr	r5, [pc, #28]	@ (8004828 <_write_r+0x20>)
 800480c:	4604      	mov	r4, r0
 800480e:	4608      	mov	r0, r1
 8004810:	4611      	mov	r1, r2
 8004812:	2200      	movs	r2, #0
 8004814:	602a      	str	r2, [r5, #0]
 8004816:	461a      	mov	r2, r3
 8004818:	f7fd fad4 	bl	8001dc4 <_write>
 800481c:	1c43      	adds	r3, r0, #1
 800481e:	d102      	bne.n	8004826 <_write_r+0x1e>
 8004820:	682b      	ldr	r3, [r5, #0]
 8004822:	b103      	cbz	r3, 8004826 <_write_r+0x1e>
 8004824:	6023      	str	r3, [r4, #0]
 8004826:	bd38      	pop	{r3, r4, r5, pc}
 8004828:	20000460 	.word	0x20000460

0800482c <_close_r>:
 800482c:	b538      	push	{r3, r4, r5, lr}
 800482e:	4d06      	ldr	r5, [pc, #24]	@ (8004848 <_close_r+0x1c>)
 8004830:	2300      	movs	r3, #0
 8004832:	4604      	mov	r4, r0
 8004834:	4608      	mov	r0, r1
 8004836:	602b      	str	r3, [r5, #0]
 8004838:	f7fd fae0 	bl	8001dfc <_close>
 800483c:	1c43      	adds	r3, r0, #1
 800483e:	d102      	bne.n	8004846 <_close_r+0x1a>
 8004840:	682b      	ldr	r3, [r5, #0]
 8004842:	b103      	cbz	r3, 8004846 <_close_r+0x1a>
 8004844:	6023      	str	r3, [r4, #0]
 8004846:	bd38      	pop	{r3, r4, r5, pc}
 8004848:	20000460 	.word	0x20000460

0800484c <memcpy>:
 800484c:	440a      	add	r2, r1
 800484e:	4291      	cmp	r1, r2
 8004850:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8004854:	d100      	bne.n	8004858 <memcpy+0xc>
 8004856:	4770      	bx	lr
 8004858:	b510      	push	{r4, lr}
 800485a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800485e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004862:	4291      	cmp	r1, r2
 8004864:	d1f9      	bne.n	800485a <memcpy+0xe>
 8004866:	bd10      	pop	{r4, pc}

08004868 <__assert_func>:
 8004868:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800486a:	4614      	mov	r4, r2
 800486c:	461a      	mov	r2, r3
 800486e:	4b09      	ldr	r3, [pc, #36]	@ (8004894 <__assert_func+0x2c>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	4605      	mov	r5, r0
 8004874:	68d8      	ldr	r0, [r3, #12]
 8004876:	b14c      	cbz	r4, 800488c <__assert_func+0x24>
 8004878:	4b07      	ldr	r3, [pc, #28]	@ (8004898 <__assert_func+0x30>)
 800487a:	9100      	str	r1, [sp, #0]
 800487c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004880:	4906      	ldr	r1, [pc, #24]	@ (800489c <__assert_func+0x34>)
 8004882:	462b      	mov	r3, r5
 8004884:	f000 f886 	bl	8004994 <fiprintf>
 8004888:	f000 f8a3 	bl	80049d2 <abort>
 800488c:	4b04      	ldr	r3, [pc, #16]	@ (80048a0 <__assert_func+0x38>)
 800488e:	461c      	mov	r4, r3
 8004890:	e7f3      	b.n	800487a <__assert_func+0x12>
 8004892:	bf00      	nop
 8004894:	2000000c 	.word	0x2000000c
 8004898:	080050b2 	.word	0x080050b2
 800489c:	080050bf 	.word	0x080050bf
 80048a0:	080050ed 	.word	0x080050ed

080048a4 <_calloc_r>:
 80048a4:	b570      	push	{r4, r5, r6, lr}
 80048a6:	fba1 5402 	umull	r5, r4, r1, r2
 80048aa:	b934      	cbnz	r4, 80048ba <_calloc_r+0x16>
 80048ac:	4629      	mov	r1, r5
 80048ae:	f7ff fa39 	bl	8003d24 <_malloc_r>
 80048b2:	4606      	mov	r6, r0
 80048b4:	b928      	cbnz	r0, 80048c2 <_calloc_r+0x1e>
 80048b6:	4630      	mov	r0, r6
 80048b8:	bd70      	pop	{r4, r5, r6, pc}
 80048ba:	220c      	movs	r2, #12
 80048bc:	6002      	str	r2, [r0, #0]
 80048be:	2600      	movs	r6, #0
 80048c0:	e7f9      	b.n	80048b6 <_calloc_r+0x12>
 80048c2:	462a      	mov	r2, r5
 80048c4:	4621      	mov	r1, r4
 80048c6:	f7fe fa17 	bl	8002cf8 <memset>
 80048ca:	e7f4      	b.n	80048b6 <_calloc_r+0x12>

080048cc <_free_r>:
 80048cc:	b538      	push	{r3, r4, r5, lr}
 80048ce:	4605      	mov	r5, r0
 80048d0:	2900      	cmp	r1, #0
 80048d2:	d041      	beq.n	8004958 <_free_r+0x8c>
 80048d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80048d8:	1f0c      	subs	r4, r1, #4
 80048da:	2b00      	cmp	r3, #0
 80048dc:	bfb8      	it	lt
 80048de:	18e4      	addlt	r4, r4, r3
 80048e0:	f7ff fb4c 	bl	8003f7c <__malloc_lock>
 80048e4:	4a1d      	ldr	r2, [pc, #116]	@ (800495c <_free_r+0x90>)
 80048e6:	6813      	ldr	r3, [r2, #0]
 80048e8:	b933      	cbnz	r3, 80048f8 <_free_r+0x2c>
 80048ea:	6063      	str	r3, [r4, #4]
 80048ec:	6014      	str	r4, [r2, #0]
 80048ee:	4628      	mov	r0, r5
 80048f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80048f4:	f7ff bb48 	b.w	8003f88 <__malloc_unlock>
 80048f8:	42a3      	cmp	r3, r4
 80048fa:	d908      	bls.n	800490e <_free_r+0x42>
 80048fc:	6820      	ldr	r0, [r4, #0]
 80048fe:	1821      	adds	r1, r4, r0
 8004900:	428b      	cmp	r3, r1
 8004902:	bf01      	itttt	eq
 8004904:	6819      	ldreq	r1, [r3, #0]
 8004906:	685b      	ldreq	r3, [r3, #4]
 8004908:	1809      	addeq	r1, r1, r0
 800490a:	6021      	streq	r1, [r4, #0]
 800490c:	e7ed      	b.n	80048ea <_free_r+0x1e>
 800490e:	461a      	mov	r2, r3
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	b10b      	cbz	r3, 8004918 <_free_r+0x4c>
 8004914:	42a3      	cmp	r3, r4
 8004916:	d9fa      	bls.n	800490e <_free_r+0x42>
 8004918:	6811      	ldr	r1, [r2, #0]
 800491a:	1850      	adds	r0, r2, r1
 800491c:	42a0      	cmp	r0, r4
 800491e:	d10b      	bne.n	8004938 <_free_r+0x6c>
 8004920:	6820      	ldr	r0, [r4, #0]
 8004922:	4401      	add	r1, r0
 8004924:	1850      	adds	r0, r2, r1
 8004926:	4283      	cmp	r3, r0
 8004928:	6011      	str	r1, [r2, #0]
 800492a:	d1e0      	bne.n	80048ee <_free_r+0x22>
 800492c:	6818      	ldr	r0, [r3, #0]
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	6053      	str	r3, [r2, #4]
 8004932:	4408      	add	r0, r1
 8004934:	6010      	str	r0, [r2, #0]
 8004936:	e7da      	b.n	80048ee <_free_r+0x22>
 8004938:	d902      	bls.n	8004940 <_free_r+0x74>
 800493a:	230c      	movs	r3, #12
 800493c:	602b      	str	r3, [r5, #0]
 800493e:	e7d6      	b.n	80048ee <_free_r+0x22>
 8004940:	6820      	ldr	r0, [r4, #0]
 8004942:	1821      	adds	r1, r4, r0
 8004944:	428b      	cmp	r3, r1
 8004946:	bf04      	itt	eq
 8004948:	6819      	ldreq	r1, [r3, #0]
 800494a:	685b      	ldreq	r3, [r3, #4]
 800494c:	6063      	str	r3, [r4, #4]
 800494e:	bf04      	itt	eq
 8004950:	1809      	addeq	r1, r1, r0
 8004952:	6021      	streq	r1, [r4, #0]
 8004954:	6054      	str	r4, [r2, #4]
 8004956:	e7ca      	b.n	80048ee <_free_r+0x22>
 8004958:	bd38      	pop	{r3, r4, r5, pc}
 800495a:	bf00      	nop
 800495c:	2000045c 	.word	0x2000045c

08004960 <__ascii_mbtowc>:
 8004960:	b082      	sub	sp, #8
 8004962:	b901      	cbnz	r1, 8004966 <__ascii_mbtowc+0x6>
 8004964:	a901      	add	r1, sp, #4
 8004966:	b142      	cbz	r2, 800497a <__ascii_mbtowc+0x1a>
 8004968:	b14b      	cbz	r3, 800497e <__ascii_mbtowc+0x1e>
 800496a:	7813      	ldrb	r3, [r2, #0]
 800496c:	600b      	str	r3, [r1, #0]
 800496e:	7812      	ldrb	r2, [r2, #0]
 8004970:	1e10      	subs	r0, r2, #0
 8004972:	bf18      	it	ne
 8004974:	2001      	movne	r0, #1
 8004976:	b002      	add	sp, #8
 8004978:	4770      	bx	lr
 800497a:	4610      	mov	r0, r2
 800497c:	e7fb      	b.n	8004976 <__ascii_mbtowc+0x16>
 800497e:	f06f 0001 	mvn.w	r0, #1
 8004982:	e7f8      	b.n	8004976 <__ascii_mbtowc+0x16>

08004984 <_malloc_usable_size_r>:
 8004984:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004988:	1f18      	subs	r0, r3, #4
 800498a:	2b00      	cmp	r3, #0
 800498c:	bfbc      	itt	lt
 800498e:	580b      	ldrlt	r3, [r1, r0]
 8004990:	18c0      	addlt	r0, r0, r3
 8004992:	4770      	bx	lr

08004994 <fiprintf>:
 8004994:	b40e      	push	{r1, r2, r3}
 8004996:	b503      	push	{r0, r1, lr}
 8004998:	4601      	mov	r1, r0
 800499a:	ab03      	add	r3, sp, #12
 800499c:	4805      	ldr	r0, [pc, #20]	@ (80049b4 <fiprintf+0x20>)
 800499e:	f853 2b04 	ldr.w	r2, [r3], #4
 80049a2:	6800      	ldr	r0, [r0, #0]
 80049a4:	9301      	str	r3, [sp, #4]
 80049a6:	f000 f845 	bl	8004a34 <_vfiprintf_r>
 80049aa:	b002      	add	sp, #8
 80049ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80049b0:	b003      	add	sp, #12
 80049b2:	4770      	bx	lr
 80049b4:	2000000c 	.word	0x2000000c

080049b8 <__ascii_wctomb>:
 80049b8:	4603      	mov	r3, r0
 80049ba:	4608      	mov	r0, r1
 80049bc:	b141      	cbz	r1, 80049d0 <__ascii_wctomb+0x18>
 80049be:	2aff      	cmp	r2, #255	@ 0xff
 80049c0:	d904      	bls.n	80049cc <__ascii_wctomb+0x14>
 80049c2:	228a      	movs	r2, #138	@ 0x8a
 80049c4:	601a      	str	r2, [r3, #0]
 80049c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80049ca:	4770      	bx	lr
 80049cc:	700a      	strb	r2, [r1, #0]
 80049ce:	2001      	movs	r0, #1
 80049d0:	4770      	bx	lr

080049d2 <abort>:
 80049d2:	b508      	push	{r3, lr}
 80049d4:	2006      	movs	r0, #6
 80049d6:	f000 fa63 	bl	8004ea0 <raise>
 80049da:	2001      	movs	r0, #1
 80049dc:	f7fd f9ca 	bl	8001d74 <_exit>

080049e0 <__sfputc_r>:
 80049e0:	6893      	ldr	r3, [r2, #8]
 80049e2:	3b01      	subs	r3, #1
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	b410      	push	{r4}
 80049e8:	6093      	str	r3, [r2, #8]
 80049ea:	da08      	bge.n	80049fe <__sfputc_r+0x1e>
 80049ec:	6994      	ldr	r4, [r2, #24]
 80049ee:	42a3      	cmp	r3, r4
 80049f0:	db01      	blt.n	80049f6 <__sfputc_r+0x16>
 80049f2:	290a      	cmp	r1, #10
 80049f4:	d103      	bne.n	80049fe <__sfputc_r+0x1e>
 80049f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80049fa:	f000 b933 	b.w	8004c64 <__swbuf_r>
 80049fe:	6813      	ldr	r3, [r2, #0]
 8004a00:	1c58      	adds	r0, r3, #1
 8004a02:	6010      	str	r0, [r2, #0]
 8004a04:	7019      	strb	r1, [r3, #0]
 8004a06:	4608      	mov	r0, r1
 8004a08:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004a0c:	4770      	bx	lr

08004a0e <__sfputs_r>:
 8004a0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a10:	4606      	mov	r6, r0
 8004a12:	460f      	mov	r7, r1
 8004a14:	4614      	mov	r4, r2
 8004a16:	18d5      	adds	r5, r2, r3
 8004a18:	42ac      	cmp	r4, r5
 8004a1a:	d101      	bne.n	8004a20 <__sfputs_r+0x12>
 8004a1c:	2000      	movs	r0, #0
 8004a1e:	e007      	b.n	8004a30 <__sfputs_r+0x22>
 8004a20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a24:	463a      	mov	r2, r7
 8004a26:	4630      	mov	r0, r6
 8004a28:	f7ff ffda 	bl	80049e0 <__sfputc_r>
 8004a2c:	1c43      	adds	r3, r0, #1
 8004a2e:	d1f3      	bne.n	8004a18 <__sfputs_r+0xa>
 8004a30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004a34 <_vfiprintf_r>:
 8004a34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a38:	460d      	mov	r5, r1
 8004a3a:	b09d      	sub	sp, #116	@ 0x74
 8004a3c:	4614      	mov	r4, r2
 8004a3e:	4698      	mov	r8, r3
 8004a40:	4606      	mov	r6, r0
 8004a42:	b118      	cbz	r0, 8004a4c <_vfiprintf_r+0x18>
 8004a44:	6a03      	ldr	r3, [r0, #32]
 8004a46:	b90b      	cbnz	r3, 8004a4c <_vfiprintf_r+0x18>
 8004a48:	f7fe f920 	bl	8002c8c <__sinit>
 8004a4c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004a4e:	07d9      	lsls	r1, r3, #31
 8004a50:	d405      	bmi.n	8004a5e <_vfiprintf_r+0x2a>
 8004a52:	89ab      	ldrh	r3, [r5, #12]
 8004a54:	059a      	lsls	r2, r3, #22
 8004a56:	d402      	bmi.n	8004a5e <_vfiprintf_r+0x2a>
 8004a58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004a5a:	f7fe f980 	bl	8002d5e <__retarget_lock_acquire_recursive>
 8004a5e:	89ab      	ldrh	r3, [r5, #12]
 8004a60:	071b      	lsls	r3, r3, #28
 8004a62:	d501      	bpl.n	8004a68 <_vfiprintf_r+0x34>
 8004a64:	692b      	ldr	r3, [r5, #16]
 8004a66:	b99b      	cbnz	r3, 8004a90 <_vfiprintf_r+0x5c>
 8004a68:	4629      	mov	r1, r5
 8004a6a:	4630      	mov	r0, r6
 8004a6c:	f000 f938 	bl	8004ce0 <__swsetup_r>
 8004a70:	b170      	cbz	r0, 8004a90 <_vfiprintf_r+0x5c>
 8004a72:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004a74:	07dc      	lsls	r4, r3, #31
 8004a76:	d504      	bpl.n	8004a82 <_vfiprintf_r+0x4e>
 8004a78:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004a7c:	b01d      	add	sp, #116	@ 0x74
 8004a7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a82:	89ab      	ldrh	r3, [r5, #12]
 8004a84:	0598      	lsls	r0, r3, #22
 8004a86:	d4f7      	bmi.n	8004a78 <_vfiprintf_r+0x44>
 8004a88:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004a8a:	f7fe f969 	bl	8002d60 <__retarget_lock_release_recursive>
 8004a8e:	e7f3      	b.n	8004a78 <_vfiprintf_r+0x44>
 8004a90:	2300      	movs	r3, #0
 8004a92:	9309      	str	r3, [sp, #36]	@ 0x24
 8004a94:	2320      	movs	r3, #32
 8004a96:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004a9a:	f8cd 800c 	str.w	r8, [sp, #12]
 8004a9e:	2330      	movs	r3, #48	@ 0x30
 8004aa0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004c50 <_vfiprintf_r+0x21c>
 8004aa4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004aa8:	f04f 0901 	mov.w	r9, #1
 8004aac:	4623      	mov	r3, r4
 8004aae:	469a      	mov	sl, r3
 8004ab0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004ab4:	b10a      	cbz	r2, 8004aba <_vfiprintf_r+0x86>
 8004ab6:	2a25      	cmp	r2, #37	@ 0x25
 8004ab8:	d1f9      	bne.n	8004aae <_vfiprintf_r+0x7a>
 8004aba:	ebba 0b04 	subs.w	fp, sl, r4
 8004abe:	d00b      	beq.n	8004ad8 <_vfiprintf_r+0xa4>
 8004ac0:	465b      	mov	r3, fp
 8004ac2:	4622      	mov	r2, r4
 8004ac4:	4629      	mov	r1, r5
 8004ac6:	4630      	mov	r0, r6
 8004ac8:	f7ff ffa1 	bl	8004a0e <__sfputs_r>
 8004acc:	3001      	adds	r0, #1
 8004ace:	f000 80a7 	beq.w	8004c20 <_vfiprintf_r+0x1ec>
 8004ad2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004ad4:	445a      	add	r2, fp
 8004ad6:	9209      	str	r2, [sp, #36]	@ 0x24
 8004ad8:	f89a 3000 	ldrb.w	r3, [sl]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	f000 809f 	beq.w	8004c20 <_vfiprintf_r+0x1ec>
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004ae8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004aec:	f10a 0a01 	add.w	sl, sl, #1
 8004af0:	9304      	str	r3, [sp, #16]
 8004af2:	9307      	str	r3, [sp, #28]
 8004af4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004af8:	931a      	str	r3, [sp, #104]	@ 0x68
 8004afa:	4654      	mov	r4, sl
 8004afc:	2205      	movs	r2, #5
 8004afe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b02:	4853      	ldr	r0, [pc, #332]	@ (8004c50 <_vfiprintf_r+0x21c>)
 8004b04:	f7fb fb84 	bl	8000210 <memchr>
 8004b08:	9a04      	ldr	r2, [sp, #16]
 8004b0a:	b9d8      	cbnz	r0, 8004b44 <_vfiprintf_r+0x110>
 8004b0c:	06d1      	lsls	r1, r2, #27
 8004b0e:	bf44      	itt	mi
 8004b10:	2320      	movmi	r3, #32
 8004b12:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004b16:	0713      	lsls	r3, r2, #28
 8004b18:	bf44      	itt	mi
 8004b1a:	232b      	movmi	r3, #43	@ 0x2b
 8004b1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004b20:	f89a 3000 	ldrb.w	r3, [sl]
 8004b24:	2b2a      	cmp	r3, #42	@ 0x2a
 8004b26:	d015      	beq.n	8004b54 <_vfiprintf_r+0x120>
 8004b28:	9a07      	ldr	r2, [sp, #28]
 8004b2a:	4654      	mov	r4, sl
 8004b2c:	2000      	movs	r0, #0
 8004b2e:	f04f 0c0a 	mov.w	ip, #10
 8004b32:	4621      	mov	r1, r4
 8004b34:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004b38:	3b30      	subs	r3, #48	@ 0x30
 8004b3a:	2b09      	cmp	r3, #9
 8004b3c:	d94b      	bls.n	8004bd6 <_vfiprintf_r+0x1a2>
 8004b3e:	b1b0      	cbz	r0, 8004b6e <_vfiprintf_r+0x13a>
 8004b40:	9207      	str	r2, [sp, #28]
 8004b42:	e014      	b.n	8004b6e <_vfiprintf_r+0x13a>
 8004b44:	eba0 0308 	sub.w	r3, r0, r8
 8004b48:	fa09 f303 	lsl.w	r3, r9, r3
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	9304      	str	r3, [sp, #16]
 8004b50:	46a2      	mov	sl, r4
 8004b52:	e7d2      	b.n	8004afa <_vfiprintf_r+0xc6>
 8004b54:	9b03      	ldr	r3, [sp, #12]
 8004b56:	1d19      	adds	r1, r3, #4
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	9103      	str	r1, [sp, #12]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	bfbb      	ittet	lt
 8004b60:	425b      	neglt	r3, r3
 8004b62:	f042 0202 	orrlt.w	r2, r2, #2
 8004b66:	9307      	strge	r3, [sp, #28]
 8004b68:	9307      	strlt	r3, [sp, #28]
 8004b6a:	bfb8      	it	lt
 8004b6c:	9204      	strlt	r2, [sp, #16]
 8004b6e:	7823      	ldrb	r3, [r4, #0]
 8004b70:	2b2e      	cmp	r3, #46	@ 0x2e
 8004b72:	d10a      	bne.n	8004b8a <_vfiprintf_r+0x156>
 8004b74:	7863      	ldrb	r3, [r4, #1]
 8004b76:	2b2a      	cmp	r3, #42	@ 0x2a
 8004b78:	d132      	bne.n	8004be0 <_vfiprintf_r+0x1ac>
 8004b7a:	9b03      	ldr	r3, [sp, #12]
 8004b7c:	1d1a      	adds	r2, r3, #4
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	9203      	str	r2, [sp, #12]
 8004b82:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004b86:	3402      	adds	r4, #2
 8004b88:	9305      	str	r3, [sp, #20]
 8004b8a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004c60 <_vfiprintf_r+0x22c>
 8004b8e:	7821      	ldrb	r1, [r4, #0]
 8004b90:	2203      	movs	r2, #3
 8004b92:	4650      	mov	r0, sl
 8004b94:	f7fb fb3c 	bl	8000210 <memchr>
 8004b98:	b138      	cbz	r0, 8004baa <_vfiprintf_r+0x176>
 8004b9a:	9b04      	ldr	r3, [sp, #16]
 8004b9c:	eba0 000a 	sub.w	r0, r0, sl
 8004ba0:	2240      	movs	r2, #64	@ 0x40
 8004ba2:	4082      	lsls	r2, r0
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	3401      	adds	r4, #1
 8004ba8:	9304      	str	r3, [sp, #16]
 8004baa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004bae:	4829      	ldr	r0, [pc, #164]	@ (8004c54 <_vfiprintf_r+0x220>)
 8004bb0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004bb4:	2206      	movs	r2, #6
 8004bb6:	f7fb fb2b 	bl	8000210 <memchr>
 8004bba:	2800      	cmp	r0, #0
 8004bbc:	d03f      	beq.n	8004c3e <_vfiprintf_r+0x20a>
 8004bbe:	4b26      	ldr	r3, [pc, #152]	@ (8004c58 <_vfiprintf_r+0x224>)
 8004bc0:	bb1b      	cbnz	r3, 8004c0a <_vfiprintf_r+0x1d6>
 8004bc2:	9b03      	ldr	r3, [sp, #12]
 8004bc4:	3307      	adds	r3, #7
 8004bc6:	f023 0307 	bic.w	r3, r3, #7
 8004bca:	3308      	adds	r3, #8
 8004bcc:	9303      	str	r3, [sp, #12]
 8004bce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004bd0:	443b      	add	r3, r7
 8004bd2:	9309      	str	r3, [sp, #36]	@ 0x24
 8004bd4:	e76a      	b.n	8004aac <_vfiprintf_r+0x78>
 8004bd6:	fb0c 3202 	mla	r2, ip, r2, r3
 8004bda:	460c      	mov	r4, r1
 8004bdc:	2001      	movs	r0, #1
 8004bde:	e7a8      	b.n	8004b32 <_vfiprintf_r+0xfe>
 8004be0:	2300      	movs	r3, #0
 8004be2:	3401      	adds	r4, #1
 8004be4:	9305      	str	r3, [sp, #20]
 8004be6:	4619      	mov	r1, r3
 8004be8:	f04f 0c0a 	mov.w	ip, #10
 8004bec:	4620      	mov	r0, r4
 8004bee:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004bf2:	3a30      	subs	r2, #48	@ 0x30
 8004bf4:	2a09      	cmp	r2, #9
 8004bf6:	d903      	bls.n	8004c00 <_vfiprintf_r+0x1cc>
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d0c6      	beq.n	8004b8a <_vfiprintf_r+0x156>
 8004bfc:	9105      	str	r1, [sp, #20]
 8004bfe:	e7c4      	b.n	8004b8a <_vfiprintf_r+0x156>
 8004c00:	fb0c 2101 	mla	r1, ip, r1, r2
 8004c04:	4604      	mov	r4, r0
 8004c06:	2301      	movs	r3, #1
 8004c08:	e7f0      	b.n	8004bec <_vfiprintf_r+0x1b8>
 8004c0a:	ab03      	add	r3, sp, #12
 8004c0c:	9300      	str	r3, [sp, #0]
 8004c0e:	462a      	mov	r2, r5
 8004c10:	4b12      	ldr	r3, [pc, #72]	@ (8004c5c <_vfiprintf_r+0x228>)
 8004c12:	a904      	add	r1, sp, #16
 8004c14:	4630      	mov	r0, r6
 8004c16:	f7fd fbc1 	bl	800239c <_printf_float>
 8004c1a:	4607      	mov	r7, r0
 8004c1c:	1c78      	adds	r0, r7, #1
 8004c1e:	d1d6      	bne.n	8004bce <_vfiprintf_r+0x19a>
 8004c20:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004c22:	07d9      	lsls	r1, r3, #31
 8004c24:	d405      	bmi.n	8004c32 <_vfiprintf_r+0x1fe>
 8004c26:	89ab      	ldrh	r3, [r5, #12]
 8004c28:	059a      	lsls	r2, r3, #22
 8004c2a:	d402      	bmi.n	8004c32 <_vfiprintf_r+0x1fe>
 8004c2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004c2e:	f7fe f897 	bl	8002d60 <__retarget_lock_release_recursive>
 8004c32:	89ab      	ldrh	r3, [r5, #12]
 8004c34:	065b      	lsls	r3, r3, #25
 8004c36:	f53f af1f 	bmi.w	8004a78 <_vfiprintf_r+0x44>
 8004c3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004c3c:	e71e      	b.n	8004a7c <_vfiprintf_r+0x48>
 8004c3e:	ab03      	add	r3, sp, #12
 8004c40:	9300      	str	r3, [sp, #0]
 8004c42:	462a      	mov	r2, r5
 8004c44:	4b05      	ldr	r3, [pc, #20]	@ (8004c5c <_vfiprintf_r+0x228>)
 8004c46:	a904      	add	r1, sp, #16
 8004c48:	4630      	mov	r0, r6
 8004c4a:	f7fd fe3f 	bl	80028cc <_printf_i>
 8004c4e:	e7e4      	b.n	8004c1a <_vfiprintf_r+0x1e6>
 8004c50:	0800503e 	.word	0x0800503e
 8004c54:	08005048 	.word	0x08005048
 8004c58:	0800239d 	.word	0x0800239d
 8004c5c:	08004a0f 	.word	0x08004a0f
 8004c60:	08005044 	.word	0x08005044

08004c64 <__swbuf_r>:
 8004c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c66:	460e      	mov	r6, r1
 8004c68:	4614      	mov	r4, r2
 8004c6a:	4605      	mov	r5, r0
 8004c6c:	b118      	cbz	r0, 8004c76 <__swbuf_r+0x12>
 8004c6e:	6a03      	ldr	r3, [r0, #32]
 8004c70:	b90b      	cbnz	r3, 8004c76 <__swbuf_r+0x12>
 8004c72:	f7fe f80b 	bl	8002c8c <__sinit>
 8004c76:	69a3      	ldr	r3, [r4, #24]
 8004c78:	60a3      	str	r3, [r4, #8]
 8004c7a:	89a3      	ldrh	r3, [r4, #12]
 8004c7c:	071a      	lsls	r2, r3, #28
 8004c7e:	d501      	bpl.n	8004c84 <__swbuf_r+0x20>
 8004c80:	6923      	ldr	r3, [r4, #16]
 8004c82:	b943      	cbnz	r3, 8004c96 <__swbuf_r+0x32>
 8004c84:	4621      	mov	r1, r4
 8004c86:	4628      	mov	r0, r5
 8004c88:	f000 f82a 	bl	8004ce0 <__swsetup_r>
 8004c8c:	b118      	cbz	r0, 8004c96 <__swbuf_r+0x32>
 8004c8e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8004c92:	4638      	mov	r0, r7
 8004c94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c96:	6823      	ldr	r3, [r4, #0]
 8004c98:	6922      	ldr	r2, [r4, #16]
 8004c9a:	1a98      	subs	r0, r3, r2
 8004c9c:	6963      	ldr	r3, [r4, #20]
 8004c9e:	b2f6      	uxtb	r6, r6
 8004ca0:	4283      	cmp	r3, r0
 8004ca2:	4637      	mov	r7, r6
 8004ca4:	dc05      	bgt.n	8004cb2 <__swbuf_r+0x4e>
 8004ca6:	4621      	mov	r1, r4
 8004ca8:	4628      	mov	r0, r5
 8004caa:	f7ff f93f 	bl	8003f2c <_fflush_r>
 8004cae:	2800      	cmp	r0, #0
 8004cb0:	d1ed      	bne.n	8004c8e <__swbuf_r+0x2a>
 8004cb2:	68a3      	ldr	r3, [r4, #8]
 8004cb4:	3b01      	subs	r3, #1
 8004cb6:	60a3      	str	r3, [r4, #8]
 8004cb8:	6823      	ldr	r3, [r4, #0]
 8004cba:	1c5a      	adds	r2, r3, #1
 8004cbc:	6022      	str	r2, [r4, #0]
 8004cbe:	701e      	strb	r6, [r3, #0]
 8004cc0:	6962      	ldr	r2, [r4, #20]
 8004cc2:	1c43      	adds	r3, r0, #1
 8004cc4:	429a      	cmp	r2, r3
 8004cc6:	d004      	beq.n	8004cd2 <__swbuf_r+0x6e>
 8004cc8:	89a3      	ldrh	r3, [r4, #12]
 8004cca:	07db      	lsls	r3, r3, #31
 8004ccc:	d5e1      	bpl.n	8004c92 <__swbuf_r+0x2e>
 8004cce:	2e0a      	cmp	r6, #10
 8004cd0:	d1df      	bne.n	8004c92 <__swbuf_r+0x2e>
 8004cd2:	4621      	mov	r1, r4
 8004cd4:	4628      	mov	r0, r5
 8004cd6:	f7ff f929 	bl	8003f2c <_fflush_r>
 8004cda:	2800      	cmp	r0, #0
 8004cdc:	d0d9      	beq.n	8004c92 <__swbuf_r+0x2e>
 8004cde:	e7d6      	b.n	8004c8e <__swbuf_r+0x2a>

08004ce0 <__swsetup_r>:
 8004ce0:	b538      	push	{r3, r4, r5, lr}
 8004ce2:	4b29      	ldr	r3, [pc, #164]	@ (8004d88 <__swsetup_r+0xa8>)
 8004ce4:	4605      	mov	r5, r0
 8004ce6:	6818      	ldr	r0, [r3, #0]
 8004ce8:	460c      	mov	r4, r1
 8004cea:	b118      	cbz	r0, 8004cf4 <__swsetup_r+0x14>
 8004cec:	6a03      	ldr	r3, [r0, #32]
 8004cee:	b90b      	cbnz	r3, 8004cf4 <__swsetup_r+0x14>
 8004cf0:	f7fd ffcc 	bl	8002c8c <__sinit>
 8004cf4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004cf8:	0719      	lsls	r1, r3, #28
 8004cfa:	d422      	bmi.n	8004d42 <__swsetup_r+0x62>
 8004cfc:	06da      	lsls	r2, r3, #27
 8004cfe:	d407      	bmi.n	8004d10 <__swsetup_r+0x30>
 8004d00:	2209      	movs	r2, #9
 8004d02:	602a      	str	r2, [r5, #0]
 8004d04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d08:	81a3      	strh	r3, [r4, #12]
 8004d0a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004d0e:	e033      	b.n	8004d78 <__swsetup_r+0x98>
 8004d10:	0758      	lsls	r0, r3, #29
 8004d12:	d512      	bpl.n	8004d3a <__swsetup_r+0x5a>
 8004d14:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004d16:	b141      	cbz	r1, 8004d2a <__swsetup_r+0x4a>
 8004d18:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004d1c:	4299      	cmp	r1, r3
 8004d1e:	d002      	beq.n	8004d26 <__swsetup_r+0x46>
 8004d20:	4628      	mov	r0, r5
 8004d22:	f7ff fdd3 	bl	80048cc <_free_r>
 8004d26:	2300      	movs	r3, #0
 8004d28:	6363      	str	r3, [r4, #52]	@ 0x34
 8004d2a:	89a3      	ldrh	r3, [r4, #12]
 8004d2c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004d30:	81a3      	strh	r3, [r4, #12]
 8004d32:	2300      	movs	r3, #0
 8004d34:	6063      	str	r3, [r4, #4]
 8004d36:	6923      	ldr	r3, [r4, #16]
 8004d38:	6023      	str	r3, [r4, #0]
 8004d3a:	89a3      	ldrh	r3, [r4, #12]
 8004d3c:	f043 0308 	orr.w	r3, r3, #8
 8004d40:	81a3      	strh	r3, [r4, #12]
 8004d42:	6923      	ldr	r3, [r4, #16]
 8004d44:	b94b      	cbnz	r3, 8004d5a <__swsetup_r+0x7a>
 8004d46:	89a3      	ldrh	r3, [r4, #12]
 8004d48:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004d4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d50:	d003      	beq.n	8004d5a <__swsetup_r+0x7a>
 8004d52:	4621      	mov	r1, r4
 8004d54:	4628      	mov	r0, r5
 8004d56:	f000 f83f 	bl	8004dd8 <__smakebuf_r>
 8004d5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d5e:	f013 0201 	ands.w	r2, r3, #1
 8004d62:	d00a      	beq.n	8004d7a <__swsetup_r+0x9a>
 8004d64:	2200      	movs	r2, #0
 8004d66:	60a2      	str	r2, [r4, #8]
 8004d68:	6962      	ldr	r2, [r4, #20]
 8004d6a:	4252      	negs	r2, r2
 8004d6c:	61a2      	str	r2, [r4, #24]
 8004d6e:	6922      	ldr	r2, [r4, #16]
 8004d70:	b942      	cbnz	r2, 8004d84 <__swsetup_r+0xa4>
 8004d72:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004d76:	d1c5      	bne.n	8004d04 <__swsetup_r+0x24>
 8004d78:	bd38      	pop	{r3, r4, r5, pc}
 8004d7a:	0799      	lsls	r1, r3, #30
 8004d7c:	bf58      	it	pl
 8004d7e:	6962      	ldrpl	r2, [r4, #20]
 8004d80:	60a2      	str	r2, [r4, #8]
 8004d82:	e7f4      	b.n	8004d6e <__swsetup_r+0x8e>
 8004d84:	2000      	movs	r0, #0
 8004d86:	e7f7      	b.n	8004d78 <__swsetup_r+0x98>
 8004d88:	2000000c 	.word	0x2000000c

08004d8c <__swhatbuf_r>:
 8004d8c:	b570      	push	{r4, r5, r6, lr}
 8004d8e:	460c      	mov	r4, r1
 8004d90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d94:	2900      	cmp	r1, #0
 8004d96:	b096      	sub	sp, #88	@ 0x58
 8004d98:	4615      	mov	r5, r2
 8004d9a:	461e      	mov	r6, r3
 8004d9c:	da0d      	bge.n	8004dba <__swhatbuf_r+0x2e>
 8004d9e:	89a3      	ldrh	r3, [r4, #12]
 8004da0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004da4:	f04f 0100 	mov.w	r1, #0
 8004da8:	bf14      	ite	ne
 8004daa:	2340      	movne	r3, #64	@ 0x40
 8004dac:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004db0:	2000      	movs	r0, #0
 8004db2:	6031      	str	r1, [r6, #0]
 8004db4:	602b      	str	r3, [r5, #0]
 8004db6:	b016      	add	sp, #88	@ 0x58
 8004db8:	bd70      	pop	{r4, r5, r6, pc}
 8004dba:	466a      	mov	r2, sp
 8004dbc:	f000 f89c 	bl	8004ef8 <_fstat_r>
 8004dc0:	2800      	cmp	r0, #0
 8004dc2:	dbec      	blt.n	8004d9e <__swhatbuf_r+0x12>
 8004dc4:	9901      	ldr	r1, [sp, #4]
 8004dc6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004dca:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004dce:	4259      	negs	r1, r3
 8004dd0:	4159      	adcs	r1, r3
 8004dd2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004dd6:	e7eb      	b.n	8004db0 <__swhatbuf_r+0x24>

08004dd8 <__smakebuf_r>:
 8004dd8:	898b      	ldrh	r3, [r1, #12]
 8004dda:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004ddc:	079d      	lsls	r5, r3, #30
 8004dde:	4606      	mov	r6, r0
 8004de0:	460c      	mov	r4, r1
 8004de2:	d507      	bpl.n	8004df4 <__smakebuf_r+0x1c>
 8004de4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004de8:	6023      	str	r3, [r4, #0]
 8004dea:	6123      	str	r3, [r4, #16]
 8004dec:	2301      	movs	r3, #1
 8004dee:	6163      	str	r3, [r4, #20]
 8004df0:	b003      	add	sp, #12
 8004df2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004df4:	ab01      	add	r3, sp, #4
 8004df6:	466a      	mov	r2, sp
 8004df8:	f7ff ffc8 	bl	8004d8c <__swhatbuf_r>
 8004dfc:	9f00      	ldr	r7, [sp, #0]
 8004dfe:	4605      	mov	r5, r0
 8004e00:	4639      	mov	r1, r7
 8004e02:	4630      	mov	r0, r6
 8004e04:	f7fe ff8e 	bl	8003d24 <_malloc_r>
 8004e08:	b948      	cbnz	r0, 8004e1e <__smakebuf_r+0x46>
 8004e0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004e0e:	059a      	lsls	r2, r3, #22
 8004e10:	d4ee      	bmi.n	8004df0 <__smakebuf_r+0x18>
 8004e12:	f023 0303 	bic.w	r3, r3, #3
 8004e16:	f043 0302 	orr.w	r3, r3, #2
 8004e1a:	81a3      	strh	r3, [r4, #12]
 8004e1c:	e7e2      	b.n	8004de4 <__smakebuf_r+0xc>
 8004e1e:	89a3      	ldrh	r3, [r4, #12]
 8004e20:	6020      	str	r0, [r4, #0]
 8004e22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e26:	81a3      	strh	r3, [r4, #12]
 8004e28:	9b01      	ldr	r3, [sp, #4]
 8004e2a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004e2e:	b15b      	cbz	r3, 8004e48 <__smakebuf_r+0x70>
 8004e30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004e34:	4630      	mov	r0, r6
 8004e36:	f000 f83b 	bl	8004eb0 <_isatty_r>
 8004e3a:	b128      	cbz	r0, 8004e48 <__smakebuf_r+0x70>
 8004e3c:	89a3      	ldrh	r3, [r4, #12]
 8004e3e:	f023 0303 	bic.w	r3, r3, #3
 8004e42:	f043 0301 	orr.w	r3, r3, #1
 8004e46:	81a3      	strh	r3, [r4, #12]
 8004e48:	89a3      	ldrh	r3, [r4, #12]
 8004e4a:	431d      	orrs	r5, r3
 8004e4c:	81a5      	strh	r5, [r4, #12]
 8004e4e:	e7cf      	b.n	8004df0 <__smakebuf_r+0x18>

08004e50 <_raise_r>:
 8004e50:	291f      	cmp	r1, #31
 8004e52:	b538      	push	{r3, r4, r5, lr}
 8004e54:	4605      	mov	r5, r0
 8004e56:	460c      	mov	r4, r1
 8004e58:	d904      	bls.n	8004e64 <_raise_r+0x14>
 8004e5a:	2316      	movs	r3, #22
 8004e5c:	6003      	str	r3, [r0, #0]
 8004e5e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004e62:	bd38      	pop	{r3, r4, r5, pc}
 8004e64:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8004e66:	b112      	cbz	r2, 8004e6e <_raise_r+0x1e>
 8004e68:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004e6c:	b94b      	cbnz	r3, 8004e82 <_raise_r+0x32>
 8004e6e:	4628      	mov	r0, r5
 8004e70:	f000 f840 	bl	8004ef4 <_getpid_r>
 8004e74:	4622      	mov	r2, r4
 8004e76:	4601      	mov	r1, r0
 8004e78:	4628      	mov	r0, r5
 8004e7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004e7e:	f000 b827 	b.w	8004ed0 <_kill_r>
 8004e82:	2b01      	cmp	r3, #1
 8004e84:	d00a      	beq.n	8004e9c <_raise_r+0x4c>
 8004e86:	1c59      	adds	r1, r3, #1
 8004e88:	d103      	bne.n	8004e92 <_raise_r+0x42>
 8004e8a:	2316      	movs	r3, #22
 8004e8c:	6003      	str	r3, [r0, #0]
 8004e8e:	2001      	movs	r0, #1
 8004e90:	e7e7      	b.n	8004e62 <_raise_r+0x12>
 8004e92:	2100      	movs	r1, #0
 8004e94:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8004e98:	4620      	mov	r0, r4
 8004e9a:	4798      	blx	r3
 8004e9c:	2000      	movs	r0, #0
 8004e9e:	e7e0      	b.n	8004e62 <_raise_r+0x12>

08004ea0 <raise>:
 8004ea0:	4b02      	ldr	r3, [pc, #8]	@ (8004eac <raise+0xc>)
 8004ea2:	4601      	mov	r1, r0
 8004ea4:	6818      	ldr	r0, [r3, #0]
 8004ea6:	f7ff bfd3 	b.w	8004e50 <_raise_r>
 8004eaa:	bf00      	nop
 8004eac:	2000000c 	.word	0x2000000c

08004eb0 <_isatty_r>:
 8004eb0:	b538      	push	{r3, r4, r5, lr}
 8004eb2:	4d06      	ldr	r5, [pc, #24]	@ (8004ecc <_isatty_r+0x1c>)
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	4604      	mov	r4, r0
 8004eb8:	4608      	mov	r0, r1
 8004eba:	602b      	str	r3, [r5, #0]
 8004ebc:	f7fc ffba 	bl	8001e34 <_isatty>
 8004ec0:	1c43      	adds	r3, r0, #1
 8004ec2:	d102      	bne.n	8004eca <_isatty_r+0x1a>
 8004ec4:	682b      	ldr	r3, [r5, #0]
 8004ec6:	b103      	cbz	r3, 8004eca <_isatty_r+0x1a>
 8004ec8:	6023      	str	r3, [r4, #0]
 8004eca:	bd38      	pop	{r3, r4, r5, pc}
 8004ecc:	20000460 	.word	0x20000460

08004ed0 <_kill_r>:
 8004ed0:	b538      	push	{r3, r4, r5, lr}
 8004ed2:	4d07      	ldr	r5, [pc, #28]	@ (8004ef0 <_kill_r+0x20>)
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	4604      	mov	r4, r0
 8004ed8:	4608      	mov	r0, r1
 8004eda:	4611      	mov	r1, r2
 8004edc:	602b      	str	r3, [r5, #0]
 8004ede:	f7fc ff39 	bl	8001d54 <_kill>
 8004ee2:	1c43      	adds	r3, r0, #1
 8004ee4:	d102      	bne.n	8004eec <_kill_r+0x1c>
 8004ee6:	682b      	ldr	r3, [r5, #0]
 8004ee8:	b103      	cbz	r3, 8004eec <_kill_r+0x1c>
 8004eea:	6023      	str	r3, [r4, #0]
 8004eec:	bd38      	pop	{r3, r4, r5, pc}
 8004eee:	bf00      	nop
 8004ef0:	20000460 	.word	0x20000460

08004ef4 <_getpid_r>:
 8004ef4:	f7fc bf26 	b.w	8001d44 <_getpid>

08004ef8 <_fstat_r>:
 8004ef8:	b538      	push	{r3, r4, r5, lr}
 8004efa:	4d07      	ldr	r5, [pc, #28]	@ (8004f18 <_fstat_r+0x20>)
 8004efc:	2300      	movs	r3, #0
 8004efe:	4604      	mov	r4, r0
 8004f00:	4608      	mov	r0, r1
 8004f02:	4611      	mov	r1, r2
 8004f04:	602b      	str	r3, [r5, #0]
 8004f06:	f7fc ff85 	bl	8001e14 <_fstat>
 8004f0a:	1c43      	adds	r3, r0, #1
 8004f0c:	d102      	bne.n	8004f14 <_fstat_r+0x1c>
 8004f0e:	682b      	ldr	r3, [r5, #0]
 8004f10:	b103      	cbz	r3, 8004f14 <_fstat_r+0x1c>
 8004f12:	6023      	str	r3, [r4, #0]
 8004f14:	bd38      	pop	{r3, r4, r5, pc}
 8004f16:	bf00      	nop
 8004f18:	20000460 	.word	0x20000460

08004f1c <_init>:
 8004f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f1e:	bf00      	nop
 8004f20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f22:	bc08      	pop	{r3}
 8004f24:	469e      	mov	lr, r3
 8004f26:	4770      	bx	lr

08004f28 <_fini>:
 8004f28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f2a:	bf00      	nop
 8004f2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f2e:	bc08      	pop	{r3}
 8004f30:	469e      	mov	lr, r3
 8004f32:	4770      	bx	lr
