Simulator report for AA2380-MAXV_TSTQ9
Tue Apr 22 18:19:14 2025
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 100.0 us     ;
; Simulation Netlist Size     ; 675 nodes    ;
; Simulation Coverage         ;      83.59 % ;
; Total Number of Transitions ; 241272       ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; MAX II       ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                  ;
+--------------------------------------------------------------------------------------------+------------------------+---------------+
; Option                                                                                     ; Setting                ; Default Value ;
+--------------------------------------------------------------------------------------------+------------------------+---------------+
; Simulation mode                                                                            ; Functional             ; Timing        ;
; Start time                                                                                 ; 0 ns                   ; 0 ns          ;
; Simulation results format                                                                  ; CVWF                   ;               ;
; Vector input source                                                                        ; accumulator_avg128.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; Off                    ; On            ;
; Check outputs                                                                              ; Off                    ; Off           ;
; Report simulation coverage                                                                 ; On                     ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                     ; On            ;
; Display missing 1-value coverage report                                                    ; On                     ; On            ;
; Display missing 0-value coverage report                                                    ; On                     ; On            ;
; Detect setup and hold time violations                                                      ; Off                    ; Off           ;
; Detect glitches                                                                            ; Off                    ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                    ; Off           ;
; Generate Signal Activity File                                                              ; Off                    ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                    ; Off           ;
; Group bus channels in simulation results                                                   ; Off                    ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                     ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE             ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                    ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On                     ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                   ; Auto          ;
+--------------------------------------------------------------------------------------------+------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      83.59 % ;
; Total nodes checked                                 ; 675          ;
; Total output ports checked                          ; 713          ;
; Total output ports with complete 1/0-value coverage ; 596          ;
; Total output ports with no 1/0-value coverage       ; 112          ;
; Total output ports with no 1-value coverage         ; 112          ;
; Total output ports with no 0-value coverage         ; 117          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                ; Output Port Name                                                                              ; Output Port Type ;
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+
; |accumulator_avg128|valid_reg                                                            ; |accumulator_avg128|valid_reg                                                                 ; regout           ;
; |accumulator_avg128|acc_reg~0                                                            ; |accumulator_avg128|acc_reg~0                                                                 ; out              ;
; |accumulator_avg128|acc_reg~1                                                            ; |accumulator_avg128|acc_reg~1                                                                 ; out              ;
; |accumulator_avg128|acc_reg~2                                                            ; |accumulator_avg128|acc_reg~2                                                                 ; out              ;
; |accumulator_avg128|acc_reg~3                                                            ; |accumulator_avg128|acc_reg~3                                                                 ; out              ;
; |accumulator_avg128|acc_reg~4                                                            ; |accumulator_avg128|acc_reg~4                                                                 ; out              ;
; |accumulator_avg128|acc_reg~5                                                            ; |accumulator_avg128|acc_reg~5                                                                 ; out              ;
; |accumulator_avg128|acc_reg~6                                                            ; |accumulator_avg128|acc_reg~6                                                                 ; out              ;
; |accumulator_avg128|acc_reg~7                                                            ; |accumulator_avg128|acc_reg~7                                                                 ; out              ;
; |accumulator_avg128|acc_reg~8                                                            ; |accumulator_avg128|acc_reg~8                                                                 ; out              ;
; |accumulator_avg128|acc_reg~9                                                            ; |accumulator_avg128|acc_reg~9                                                                 ; out              ;
; |accumulator_avg128|acc_reg~10                                                           ; |accumulator_avg128|acc_reg~10                                                                ; out              ;
; |accumulator_avg128|acc_reg~11                                                           ; |accumulator_avg128|acc_reg~11                                                                ; out              ;
; |accumulator_avg128|acc_reg~12                                                           ; |accumulator_avg128|acc_reg~12                                                                ; out              ;
; |accumulator_avg128|acc_reg~13                                                           ; |accumulator_avg128|acc_reg~13                                                                ; out              ;
; |accumulator_avg128|acc_reg~14                                                           ; |accumulator_avg128|acc_reg~14                                                                ; out              ;
; |accumulator_avg128|acc_reg~15                                                           ; |accumulator_avg128|acc_reg~15                                                                ; out              ;
; |accumulator_avg128|acc_reg~16                                                           ; |accumulator_avg128|acc_reg~16                                                                ; out              ;
; |accumulator_avg128|acc_reg~17                                                           ; |accumulator_avg128|acc_reg~17                                                                ; out              ;
; |accumulator_avg128|acc_reg~18                                                           ; |accumulator_avg128|acc_reg~18                                                                ; out              ;
; |accumulator_avg128|acc_reg~19                                                           ; |accumulator_avg128|acc_reg~19                                                                ; out              ;
; |accumulator_avg128|acc_reg~20                                                           ; |accumulator_avg128|acc_reg~20                                                                ; out              ;
; |accumulator_avg128|acc_reg~21                                                           ; |accumulator_avg128|acc_reg~21                                                                ; out              ;
; |accumulator_avg128|acc_reg~22                                                           ; |accumulator_avg128|acc_reg~22                                                                ; out              ;
; |accumulator_avg128|acc_reg~23                                                           ; |accumulator_avg128|acc_reg~23                                                                ; out              ;
; |accumulator_avg128|acc_reg~24                                                           ; |accumulator_avg128|acc_reg~24                                                                ; out              ;
; |accumulator_avg128|acc_reg~25                                                           ; |accumulator_avg128|acc_reg~25                                                                ; out              ;
; |accumulator_avg128|acc_reg~26                                                           ; |accumulator_avg128|acc_reg~26                                                                ; out              ;
; |accumulator_avg128|acc_reg~27                                                           ; |accumulator_avg128|acc_reg~27                                                                ; out              ;
; |accumulator_avg128|count~0                                                              ; |accumulator_avg128|count~0                                                                   ; out              ;
; |accumulator_avg128|count~1                                                              ; |accumulator_avg128|count~1                                                                   ; out              ;
; |accumulator_avg128|count~2                                                              ; |accumulator_avg128|count~2                                                                   ; out              ;
; |accumulator_avg128|count~3                                                              ; |accumulator_avg128|count~3                                                                   ; out              ;
; |accumulator_avg128|count~4                                                              ; |accumulator_avg128|count~4                                                                   ; out              ;
; |accumulator_avg128|count~5                                                              ; |accumulator_avg128|count~5                                                                   ; out              ;
; |accumulator_avg128|count~6                                                              ; |accumulator_avg128|count~6                                                                   ; out              ;
; |accumulator_avg128|count~7                                                              ; |accumulator_avg128|count~7                                                                   ; out              ;
; |accumulator_avg128|avg_reg~0                                                            ; |accumulator_avg128|avg_reg~0                                                                 ; out              ;
; |accumulator_avg128|avg_reg~1                                                            ; |accumulator_avg128|avg_reg~1                                                                 ; out              ;
; |accumulator_avg128|avg_reg~2                                                            ; |accumulator_avg128|avg_reg~2                                                                 ; out              ;
; |accumulator_avg128|avg_reg~3                                                            ; |accumulator_avg128|avg_reg~3                                                                 ; out              ;
; |accumulator_avg128|avg_reg~4                                                            ; |accumulator_avg128|avg_reg~4                                                                 ; out              ;
; |accumulator_avg128|avg_reg~5                                                            ; |accumulator_avg128|avg_reg~5                                                                 ; out              ;
; |accumulator_avg128|avg_reg~6                                                            ; |accumulator_avg128|avg_reg~6                                                                 ; out              ;
; |accumulator_avg128|avg_reg~7                                                            ; |accumulator_avg128|avg_reg~7                                                                 ; out              ;
; |accumulator_avg128|avg_reg~8                                                            ; |accumulator_avg128|avg_reg~8                                                                 ; out              ;
; |accumulator_avg128|avg_reg~9                                                            ; |accumulator_avg128|avg_reg~9                                                                 ; out              ;
; |accumulator_avg128|avg_reg~11                                                           ; |accumulator_avg128|avg_reg~11                                                                ; out              ;
; |accumulator_avg128|avg_reg~12                                                           ; |accumulator_avg128|avg_reg~12                                                                ; out              ;
; |accumulator_avg128|avg_reg~15                                                           ; |accumulator_avg128|avg_reg~15                                                                ; out              ;
; |accumulator_avg128|avg_reg~17                                                           ; |accumulator_avg128|avg_reg~17                                                                ; out              ;
; |accumulator_avg128|avg_reg~18                                                           ; |accumulator_avg128|avg_reg~18                                                                ; out              ;
; |accumulator_avg128|avg_reg~19                                                           ; |accumulator_avg128|avg_reg~19                                                                ; out              ;
; |accumulator_avg128|avg_reg~20                                                           ; |accumulator_avg128|avg_reg~20                                                                ; out              ;
; |accumulator_avg128|avg_reg~21                                                           ; |accumulator_avg128|avg_reg~21                                                                ; out              ;
; |accumulator_avg128|acc_reg~32                                                           ; |accumulator_avg128|acc_reg~32                                                                ; out              ;
; |accumulator_avg128|acc_reg~33                                                           ; |accumulator_avg128|acc_reg~33                                                                ; out              ;
; |accumulator_avg128|acc_reg~34                                                           ; |accumulator_avg128|acc_reg~34                                                                ; out              ;
; |accumulator_avg128|acc_reg~35                                                           ; |accumulator_avg128|acc_reg~35                                                                ; out              ;
; |accumulator_avg128|acc_reg~36                                                           ; |accumulator_avg128|acc_reg~36                                                                ; out              ;
; |accumulator_avg128|acc_reg~37                                                           ; |accumulator_avg128|acc_reg~37                                                                ; out              ;
; |accumulator_avg128|acc_reg~38                                                           ; |accumulator_avg128|acc_reg~38                                                                ; out              ;
; |accumulator_avg128|acc_reg~39                                                           ; |accumulator_avg128|acc_reg~39                                                                ; out              ;
; |accumulator_avg128|acc_reg~40                                                           ; |accumulator_avg128|acc_reg~40                                                                ; out              ;
; |accumulator_avg128|acc_reg~41                                                           ; |accumulator_avg128|acc_reg~41                                                                ; out              ;
; |accumulator_avg128|acc_reg~42                                                           ; |accumulator_avg128|acc_reg~42                                                                ; out              ;
; |accumulator_avg128|acc_reg~43                                                           ; |accumulator_avg128|acc_reg~43                                                                ; out              ;
; |accumulator_avg128|acc_reg~44                                                           ; |accumulator_avg128|acc_reg~44                                                                ; out              ;
; |accumulator_avg128|acc_reg~45                                                           ; |accumulator_avg128|acc_reg~45                                                                ; out              ;
; |accumulator_avg128|acc_reg~46                                                           ; |accumulator_avg128|acc_reg~46                                                                ; out              ;
; |accumulator_avg128|acc_reg~47                                                           ; |accumulator_avg128|acc_reg~47                                                                ; out              ;
; |accumulator_avg128|acc_reg~48                                                           ; |accumulator_avg128|acc_reg~48                                                                ; out              ;
; |accumulator_avg128|acc_reg~49                                                           ; |accumulator_avg128|acc_reg~49                                                                ; out              ;
; |accumulator_avg128|acc_reg~50                                                           ; |accumulator_avg128|acc_reg~50                                                                ; out              ;
; |accumulator_avg128|acc_reg~51                                                           ; |accumulator_avg128|acc_reg~51                                                                ; out              ;
; |accumulator_avg128|acc_reg~52                                                           ; |accumulator_avg128|acc_reg~52                                                                ; out              ;
; |accumulator_avg128|acc_reg~53                                                           ; |accumulator_avg128|acc_reg~53                                                                ; out              ;
; |accumulator_avg128|acc_reg~54                                                           ; |accumulator_avg128|acc_reg~54                                                                ; out              ;
; |accumulator_avg128|acc_reg~55                                                           ; |accumulator_avg128|acc_reg~55                                                                ; out              ;
; |accumulator_avg128|acc_reg~56                                                           ; |accumulator_avg128|acc_reg~56                                                                ; out              ;
; |accumulator_avg128|acc_reg~57                                                           ; |accumulator_avg128|acc_reg~57                                                                ; out              ;
; |accumulator_avg128|acc_reg~58                                                           ; |accumulator_avg128|acc_reg~58                                                                ; out              ;
; |accumulator_avg128|acc_reg~59                                                           ; |accumulator_avg128|acc_reg~59                                                                ; out              ;
; |accumulator_avg128|acc_reg~64                                                           ; |accumulator_avg128|acc_reg~64                                                                ; out              ;
; |accumulator_avg128|acc_reg~65                                                           ; |accumulator_avg128|acc_reg~65                                                                ; out              ;
; |accumulator_avg128|acc_reg~66                                                           ; |accumulator_avg128|acc_reg~66                                                                ; out              ;
; |accumulator_avg128|acc_reg~67                                                           ; |accumulator_avg128|acc_reg~67                                                                ; out              ;
; |accumulator_avg128|acc_reg~68                                                           ; |accumulator_avg128|acc_reg~68                                                                ; out              ;
; |accumulator_avg128|acc_reg~69                                                           ; |accumulator_avg128|acc_reg~69                                                                ; out              ;
; |accumulator_avg128|acc_reg~70                                                           ; |accumulator_avg128|acc_reg~70                                                                ; out              ;
; |accumulator_avg128|acc_reg~71                                                           ; |accumulator_avg128|acc_reg~71                                                                ; out              ;
; |accumulator_avg128|acc_reg~72                                                           ; |accumulator_avg128|acc_reg~72                                                                ; out              ;
; |accumulator_avg128|acc_reg~73                                                           ; |accumulator_avg128|acc_reg~73                                                                ; out              ;
; |accumulator_avg128|acc_reg~74                                                           ; |accumulator_avg128|acc_reg~74                                                                ; out              ;
; |accumulator_avg128|acc_reg~75                                                           ; |accumulator_avg128|acc_reg~75                                                                ; out              ;
; |accumulator_avg128|acc_reg~76                                                           ; |accumulator_avg128|acc_reg~76                                                                ; out              ;
; |accumulator_avg128|acc_reg~77                                                           ; |accumulator_avg128|acc_reg~77                                                                ; out              ;
; |accumulator_avg128|acc_reg~78                                                           ; |accumulator_avg128|acc_reg~78                                                                ; out              ;
; |accumulator_avg128|acc_reg~79                                                           ; |accumulator_avg128|acc_reg~79                                                                ; out              ;
; |accumulator_avg128|acc_reg~80                                                           ; |accumulator_avg128|acc_reg~80                                                                ; out              ;
; |accumulator_avg128|acc_reg~81                                                           ; |accumulator_avg128|acc_reg~81                                                                ; out              ;
; |accumulator_avg128|acc_reg~82                                                           ; |accumulator_avg128|acc_reg~82                                                                ; out              ;
; |accumulator_avg128|acc_reg~83                                                           ; |accumulator_avg128|acc_reg~83                                                                ; out              ;
; |accumulator_avg128|acc_reg~84                                                           ; |accumulator_avg128|acc_reg~84                                                                ; out              ;
; |accumulator_avg128|acc_reg~85                                                           ; |accumulator_avg128|acc_reg~85                                                                ; out              ;
; |accumulator_avg128|acc_reg~86                                                           ; |accumulator_avg128|acc_reg~86                                                                ; out              ;
; |accumulator_avg128|acc_reg~87                                                           ; |accumulator_avg128|acc_reg~87                                                                ; out              ;
; |accumulator_avg128|acc_reg~88                                                           ; |accumulator_avg128|acc_reg~88                                                                ; out              ;
; |accumulator_avg128|acc_reg~89                                                           ; |accumulator_avg128|acc_reg~89                                                                ; out              ;
; |accumulator_avg128|acc_reg~90                                                           ; |accumulator_avg128|acc_reg~90                                                                ; out              ;
; |accumulator_avg128|acc_reg~91                                                           ; |accumulator_avg128|acc_reg~91                                                                ; out              ;
; |accumulator_avg128|count~8                                                              ; |accumulator_avg128|count~8                                                                   ; out              ;
; |accumulator_avg128|count~9                                                              ; |accumulator_avg128|count~9                                                                   ; out              ;
; |accumulator_avg128|count~10                                                             ; |accumulator_avg128|count~10                                                                  ; out              ;
; |accumulator_avg128|count~11                                                             ; |accumulator_avg128|count~11                                                                  ; out              ;
; |accumulator_avg128|count~12                                                             ; |accumulator_avg128|count~12                                                                  ; out              ;
; |accumulator_avg128|count~13                                                             ; |accumulator_avg128|count~13                                                                  ; out              ;
; |accumulator_avg128|count~14                                                             ; |accumulator_avg128|count~14                                                                  ; out              ;
; |accumulator_avg128|count~15                                                             ; |accumulator_avg128|count~15                                                                  ; out              ;
; |accumulator_avg128|count~16                                                             ; |accumulator_avg128|count~16                                                                  ; out              ;
; |accumulator_avg128|count~17                                                             ; |accumulator_avg128|count~17                                                                  ; out              ;
; |accumulator_avg128|count~18                                                             ; |accumulator_avg128|count~18                                                                  ; out              ;
; |accumulator_avg128|count~19                                                             ; |accumulator_avg128|count~19                                                                  ; out              ;
; |accumulator_avg128|count~20                                                             ; |accumulator_avg128|count~20                                                                  ; out              ;
; |accumulator_avg128|count~21                                                             ; |accumulator_avg128|count~21                                                                  ; out              ;
; |accumulator_avg128|count~22                                                             ; |accumulator_avg128|count~22                                                                  ; out              ;
; |accumulator_avg128|count~23                                                             ; |accumulator_avg128|count~23                                                                  ; out              ;
; |accumulator_avg128|avg_reg~24                                                           ; |accumulator_avg128|avg_reg~24                                                                ; out              ;
; |accumulator_avg128|avg_reg~25                                                           ; |accumulator_avg128|avg_reg~25                                                                ; out              ;
; |accumulator_avg128|avg_reg~26                                                           ; |accumulator_avg128|avg_reg~26                                                                ; out              ;
; |accumulator_avg128|avg_reg~27                                                           ; |accumulator_avg128|avg_reg~27                                                                ; out              ;
; |accumulator_avg128|avg_reg~28                                                           ; |accumulator_avg128|avg_reg~28                                                                ; out              ;
; |accumulator_avg128|avg_reg~29                                                           ; |accumulator_avg128|avg_reg~29                                                                ; out              ;
; |accumulator_avg128|avg_reg~30                                                           ; |accumulator_avg128|avg_reg~30                                                                ; out              ;
; |accumulator_avg128|avg_reg~31                                                           ; |accumulator_avg128|avg_reg~31                                                                ; out              ;
; |accumulator_avg128|avg_reg~32                                                           ; |accumulator_avg128|avg_reg~32                                                                ; out              ;
; |accumulator_avg128|avg_reg~33                                                           ; |accumulator_avg128|avg_reg~33                                                                ; out              ;
; |accumulator_avg128|avg_reg~35                                                           ; |accumulator_avg128|avg_reg~35                                                                ; out              ;
; |accumulator_avg128|avg_reg~36                                                           ; |accumulator_avg128|avg_reg~36                                                                ; out              ;
; |accumulator_avg128|avg_reg~39                                                           ; |accumulator_avg128|avg_reg~39                                                                ; out              ;
; |accumulator_avg128|avg_reg~41                                                           ; |accumulator_avg128|avg_reg~41                                                                ; out              ;
; |accumulator_avg128|avg_reg~42                                                           ; |accumulator_avg128|avg_reg~42                                                                ; out              ;
; |accumulator_avg128|avg_reg~43                                                           ; |accumulator_avg128|avg_reg~43                                                                ; out              ;
; |accumulator_avg128|avg_reg~44                                                           ; |accumulator_avg128|avg_reg~44                                                                ; out              ;
; |accumulator_avg128|avg_reg~45                                                           ; |accumulator_avg128|avg_reg~45                                                                ; out              ;
; |accumulator_avg128|avg_reg~48                                                           ; |accumulator_avg128|avg_reg~48                                                                ; out              ;
; |accumulator_avg128|avg_reg~49                                                           ; |accumulator_avg128|avg_reg~49                                                                ; out              ;
; |accumulator_avg128|avg_reg~50                                                           ; |accumulator_avg128|avg_reg~50                                                                ; out              ;
; |accumulator_avg128|avg_reg~51                                                           ; |accumulator_avg128|avg_reg~51                                                                ; out              ;
; |accumulator_avg128|avg_reg~52                                                           ; |accumulator_avg128|avg_reg~52                                                                ; out              ;
; |accumulator_avg128|avg_reg~53                                                           ; |accumulator_avg128|avg_reg~53                                                                ; out              ;
; |accumulator_avg128|avg_reg~54                                                           ; |accumulator_avg128|avg_reg~54                                                                ; out              ;
; |accumulator_avg128|avg_reg~55                                                           ; |accumulator_avg128|avg_reg~55                                                                ; out              ;
; |accumulator_avg128|avg_reg~56                                                           ; |accumulator_avg128|avg_reg~56                                                                ; out              ;
; |accumulator_avg128|avg_reg~57                                                           ; |accumulator_avg128|avg_reg~57                                                                ; out              ;
; |accumulator_avg128|avg_reg~59                                                           ; |accumulator_avg128|avg_reg~59                                                                ; out              ;
; |accumulator_avg128|avg_reg~60                                                           ; |accumulator_avg128|avg_reg~60                                                                ; out              ;
; |accumulator_avg128|avg_reg~63                                                           ; |accumulator_avg128|avg_reg~63                                                                ; out              ;
; |accumulator_avg128|avg_reg~65                                                           ; |accumulator_avg128|avg_reg~65                                                                ; out              ;
; |accumulator_avg128|avg_reg~66                                                           ; |accumulator_avg128|avg_reg~66                                                                ; out              ;
; |accumulator_avg128|avg_reg~67                                                           ; |accumulator_avg128|avg_reg~67                                                                ; out              ;
; |accumulator_avg128|avg_reg~68                                                           ; |accumulator_avg128|avg_reg~68                                                                ; out              ;
; |accumulator_avg128|avg_reg~69                                                           ; |accumulator_avg128|avg_reg~69                                                                ; out              ;
; |accumulator_avg128|valid_reg~0                                                          ; |accumulator_avg128|valid_reg~0                                                               ; out              ;
; |accumulator_avg128|valid_reg~1                                                          ; |accumulator_avg128|valid_reg~1                                                               ; out              ;
; |accumulator_avg128|avg_reg[2]                                                           ; |accumulator_avg128|avg_reg[2]                                                                ; regout           ;
; |accumulator_avg128|avg_reg[3]                                                           ; |accumulator_avg128|avg_reg[3]                                                                ; regout           ;
; |accumulator_avg128|avg_reg[4]                                                           ; |accumulator_avg128|avg_reg[4]                                                                ; regout           ;
; |accumulator_avg128|avg_reg[5]                                                           ; |accumulator_avg128|avg_reg[5]                                                                ; regout           ;
; |accumulator_avg128|avg_reg[6]                                                           ; |accumulator_avg128|avg_reg[6]                                                                ; regout           ;
; |accumulator_avg128|avg_reg[8]                                                           ; |accumulator_avg128|avg_reg[8]                                                                ; regout           ;
; |accumulator_avg128|avg_reg[11]                                                          ; |accumulator_avg128|avg_reg[11]                                                               ; regout           ;
; |accumulator_avg128|avg_reg[12]                                                          ; |accumulator_avg128|avg_reg[12]                                                               ; regout           ;
; |accumulator_avg128|avg_reg[14]                                                          ; |accumulator_avg128|avg_reg[14]                                                               ; regout           ;
; |accumulator_avg128|avg_reg[15]                                                          ; |accumulator_avg128|avg_reg[15]                                                               ; regout           ;
; |accumulator_avg128|avg_reg[16]                                                          ; |accumulator_avg128|avg_reg[16]                                                               ; regout           ;
; |accumulator_avg128|avg_reg[17]                                                          ; |accumulator_avg128|avg_reg[17]                                                               ; regout           ;
; |accumulator_avg128|avg_reg[18]                                                          ; |accumulator_avg128|avg_reg[18]                                                               ; regout           ;
; |accumulator_avg128|avg_reg[19]                                                          ; |accumulator_avg128|avg_reg[19]                                                               ; regout           ;
; |accumulator_avg128|avg_reg[20]                                                          ; |accumulator_avg128|avg_reg[20]                                                               ; regout           ;
; |accumulator_avg128|avg_reg[21]                                                          ; |accumulator_avg128|avg_reg[21]                                                               ; regout           ;
; |accumulator_avg128|avg_reg[22]                                                          ; |accumulator_avg128|avg_reg[22]                                                               ; regout           ;
; |accumulator_avg128|avg_reg[23]                                                          ; |accumulator_avg128|avg_reg[23]                                                               ; regout           ;
; |accumulator_avg128|count[0]                                                             ; |accumulator_avg128|count[0]                                                                  ; regout           ;
; |accumulator_avg128|count[1]                                                             ; |accumulator_avg128|count[1]                                                                  ; regout           ;
; |accumulator_avg128|count[2]                                                             ; |accumulator_avg128|count[2]                                                                  ; regout           ;
; |accumulator_avg128|count[3]                                                             ; |accumulator_avg128|count[3]                                                                  ; regout           ;
; |accumulator_avg128|count[4]                                                             ; |accumulator_avg128|count[4]                                                                  ; regout           ;
; |accumulator_avg128|count[5]                                                             ; |accumulator_avg128|count[5]                                                                  ; regout           ;
; |accumulator_avg128|count[6]                                                             ; |accumulator_avg128|count[6]                                                                  ; regout           ;
; |accumulator_avg128|count[7]                                                             ; |accumulator_avg128|count[7]                                                                  ; regout           ;
; |accumulator_avg128|acc_reg[4]                                                           ; |accumulator_avg128|acc_reg[4]                                                                ; regout           ;
; |accumulator_avg128|acc_reg[5]                                                           ; |accumulator_avg128|acc_reg[5]                                                                ; regout           ;
; |accumulator_avg128|acc_reg[6]                                                           ; |accumulator_avg128|acc_reg[6]                                                                ; regout           ;
; |accumulator_avg128|acc_reg[7]                                                           ; |accumulator_avg128|acc_reg[7]                                                                ; regout           ;
; |accumulator_avg128|acc_reg[8]                                                           ; |accumulator_avg128|acc_reg[8]                                                                ; regout           ;
; |accumulator_avg128|acc_reg[9]                                                           ; |accumulator_avg128|acc_reg[9]                                                                ; regout           ;
; |accumulator_avg128|acc_reg[10]                                                          ; |accumulator_avg128|acc_reg[10]                                                               ; regout           ;
; |accumulator_avg128|acc_reg[11]                                                          ; |accumulator_avg128|acc_reg[11]                                                               ; regout           ;
; |accumulator_avg128|acc_reg[12]                                                          ; |accumulator_avg128|acc_reg[12]                                                               ; regout           ;
; |accumulator_avg128|acc_reg[13]                                                          ; |accumulator_avg128|acc_reg[13]                                                               ; regout           ;
; |accumulator_avg128|acc_reg[14]                                                          ; |accumulator_avg128|acc_reg[14]                                                               ; regout           ;
; |accumulator_avg128|acc_reg[15]                                                          ; |accumulator_avg128|acc_reg[15]                                                               ; regout           ;
; |accumulator_avg128|acc_reg[16]                                                          ; |accumulator_avg128|acc_reg[16]                                                               ; regout           ;
; |accumulator_avg128|acc_reg[17]                                                          ; |accumulator_avg128|acc_reg[17]                                                               ; regout           ;
; |accumulator_avg128|acc_reg[18]                                                          ; |accumulator_avg128|acc_reg[18]                                                               ; regout           ;
; |accumulator_avg128|acc_reg[19]                                                          ; |accumulator_avg128|acc_reg[19]                                                               ; regout           ;
; |accumulator_avg128|acc_reg[20]                                                          ; |accumulator_avg128|acc_reg[20]                                                               ; regout           ;
; |accumulator_avg128|acc_reg[21]                                                          ; |accumulator_avg128|acc_reg[21]                                                               ; regout           ;
; |accumulator_avg128|acc_reg[22]                                                          ; |accumulator_avg128|acc_reg[22]                                                               ; regout           ;
; |accumulator_avg128|acc_reg[23]                                                          ; |accumulator_avg128|acc_reg[23]                                                               ; regout           ;
; |accumulator_avg128|acc_reg[24]                                                          ; |accumulator_avg128|acc_reg[24]                                                               ; regout           ;
; |accumulator_avg128|acc_reg[25]                                                          ; |accumulator_avg128|acc_reg[25]                                                               ; regout           ;
; |accumulator_avg128|acc_reg[26]                                                          ; |accumulator_avg128|acc_reg[26]                                                               ; regout           ;
; |accumulator_avg128|acc_reg[27]                                                          ; |accumulator_avg128|acc_reg[27]                                                               ; regout           ;
; |accumulator_avg128|acc_reg[28]                                                          ; |accumulator_avg128|acc_reg[28]                                                               ; regout           ;
; |accumulator_avg128|acc_reg[29]                                                          ; |accumulator_avg128|acc_reg[29]                                                               ; regout           ;
; |accumulator_avg128|acc_reg[30]                                                          ; |accumulator_avg128|acc_reg[30]                                                               ; regout           ;
; |accumulator_avg128|acc_reg[31]                                                          ; |accumulator_avg128|acc_reg[31]                                                               ; regout           ;
; |accumulator_avg128|clk                                                                  ; |accumulator_avg128|clk                                                                       ; out              ;
; |accumulator_avg128|data_in[5]                                                           ; |accumulator_avg128|data_in[5]                                                                ; out              ;
; |accumulator_avg128|data_in[6]                                                           ; |accumulator_avg128|data_in[6]                                                                ; out              ;
; |accumulator_avg128|data_in[7]                                                           ; |accumulator_avg128|data_in[7]                                                                ; out              ;
; |accumulator_avg128|data_in[8]                                                           ; |accumulator_avg128|data_in[8]                                                                ; out              ;
; |accumulator_avg128|data_in[9]                                                           ; |accumulator_avg128|data_in[9]                                                                ; out              ;
; |accumulator_avg128|data_in[10]                                                          ; |accumulator_avg128|data_in[10]                                                               ; out              ;
; |accumulator_avg128|data_in[11]                                                          ; |accumulator_avg128|data_in[11]                                                               ; out              ;
; |accumulator_avg128|data_in[12]                                                          ; |accumulator_avg128|data_in[12]                                                               ; out              ;
; |accumulator_avg128|data_in[13]                                                          ; |accumulator_avg128|data_in[13]                                                               ; out              ;
; |accumulator_avg128|data_in[14]                                                          ; |accumulator_avg128|data_in[14]                                                               ; out              ;
; |accumulator_avg128|data_in[15]                                                          ; |accumulator_avg128|data_in[15]                                                               ; out              ;
; |accumulator_avg128|data_in[16]                                                          ; |accumulator_avg128|data_in[16]                                                               ; out              ;
; |accumulator_avg128|data_in[17]                                                          ; |accumulator_avg128|data_in[17]                                                               ; out              ;
; |accumulator_avg128|data_in[18]                                                          ; |accumulator_avg128|data_in[18]                                                               ; out              ;
; |accumulator_avg128|data_in[19]                                                          ; |accumulator_avg128|data_in[19]                                                               ; out              ;
; |accumulator_avg128|data_in[20]                                                          ; |accumulator_avg128|data_in[20]                                                               ; out              ;
; |accumulator_avg128|data_in[21]                                                          ; |accumulator_avg128|data_in[21]                                                               ; out              ;
; |accumulator_avg128|data_in[22]                                                          ; |accumulator_avg128|data_in[22]                                                               ; out              ;
; |accumulator_avg128|data_in[23]                                                          ; |accumulator_avg128|data_in[23]                                                               ; out              ;
; |accumulator_avg128|avg_out[2]                                                           ; |accumulator_avg128|avg_out[2]                                                                ; pin_out          ;
; |accumulator_avg128|avg_out[3]                                                           ; |accumulator_avg128|avg_out[3]                                                                ; pin_out          ;
; |accumulator_avg128|avg_out[4]                                                           ; |accumulator_avg128|avg_out[4]                                                                ; pin_out          ;
; |accumulator_avg128|avg_out[5]                                                           ; |accumulator_avg128|avg_out[5]                                                                ; pin_out          ;
; |accumulator_avg128|avg_out[6]                                                           ; |accumulator_avg128|avg_out[6]                                                                ; pin_out          ;
; |accumulator_avg128|avg_out[8]                                                           ; |accumulator_avg128|avg_out[8]                                                                ; pin_out          ;
; |accumulator_avg128|avg_out[11]                                                          ; |accumulator_avg128|avg_out[11]                                                               ; pin_out          ;
; |accumulator_avg128|avg_out[12]                                                          ; |accumulator_avg128|avg_out[12]                                                               ; pin_out          ;
; |accumulator_avg128|avg_out[14]                                                          ; |accumulator_avg128|avg_out[14]                                                               ; pin_out          ;
; |accumulator_avg128|avg_out[15]                                                          ; |accumulator_avg128|avg_out[15]                                                               ; pin_out          ;
; |accumulator_avg128|avg_out[16]                                                          ; |accumulator_avg128|avg_out[16]                                                               ; pin_out          ;
; |accumulator_avg128|avg_out[17]                                                          ; |accumulator_avg128|avg_out[17]                                                               ; pin_out          ;
; |accumulator_avg128|avg_out[18]                                                          ; |accumulator_avg128|avg_out[18]                                                               ; pin_out          ;
; |accumulator_avg128|avg_out[19]                                                          ; |accumulator_avg128|avg_out[19]                                                               ; pin_out          ;
; |accumulator_avg128|avg_out[20]                                                          ; |accumulator_avg128|avg_out[20]                                                               ; pin_out          ;
; |accumulator_avg128|avg_out[21]                                                          ; |accumulator_avg128|avg_out[21]                                                               ; pin_out          ;
; |accumulator_avg128|avg_out[22]                                                          ; |accumulator_avg128|avg_out[22]                                                               ; pin_out          ;
; |accumulator_avg128|avg_out[23]                                                          ; |accumulator_avg128|avg_out[23]                                                               ; pin_out          ;
; |accumulator_avg128|valid                                                                ; |accumulator_avg128|valid                                                                     ; pin_out          ;
; |accumulator_avg128|lpm_add_sub:Add1|result_node[0]                                      ; |accumulator_avg128|lpm_add_sub:Add1|result_node[0]                                           ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|result_node[1]                                      ; |accumulator_avg128|lpm_add_sub:Add1|result_node[1]                                           ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|result_node[2]                                      ; |accumulator_avg128|lpm_add_sub:Add1|result_node[2]                                           ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|result_node[3]                                      ; |accumulator_avg128|lpm_add_sub:Add1|result_node[3]                                           ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|result_node[4]                                      ; |accumulator_avg128|lpm_add_sub:Add1|result_node[4]                                           ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|result_node[5]                                      ; |accumulator_avg128|lpm_add_sub:Add1|result_node[5]                                           ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|result_node[6]                                      ; |accumulator_avg128|lpm_add_sub:Add1|result_node[6]                                           ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|result_node[7]                                      ; |accumulator_avg128|lpm_add_sub:Add1|result_node[7]                                           ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]~0                   ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]~0                        ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]                     ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~0                                   ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~0                                        ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~3                                   ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~3                                        ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|unreg_res_node[7]~1                   ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|unreg_res_node[7]~1                        ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|unreg_res_node[6]~2                   ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|unreg_res_node[6]~2                        ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|unreg_res_node[5]~3                   ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|unreg_res_node[5]~3                        ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|unreg_res_node[4]~4                   ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|unreg_res_node[4]~4                        ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]~5                   ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]~5                        ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]~6                   ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]~6                        ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]~7                   ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]~7                        ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|unreg_res_node[7]                     ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|unreg_res_node[7]                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|unreg_res_node[6]                     ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|unreg_res_node[6]                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|unreg_res_node[5]                     ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|unreg_res_node[5]                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|unreg_res_node[4]                     ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|unreg_res_node[4]                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]                     ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]                     ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]                     ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~11                                  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~11                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~12                                  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~12                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~13                                  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~13                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~14                                  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~14                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~15                                  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~15                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~16                                  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~16                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~17                                  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~17                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~18                                  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~18                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~19                                  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~19                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~20                                  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~20                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~21                                  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~21                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~22                                  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~22                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~23                                  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~23                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~24                                  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~24                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~25                                  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~25                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~26                                  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~26                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~27                                  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~27                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~28                                  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~28                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~29                                  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~29                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~30                                  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~30                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~31                                  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~31                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]       ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT  ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]       ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT  ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]       ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT  ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]       ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT  ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]       ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT  ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]       ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT  ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]       ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT  ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]       ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add0|result_node[4]                                      ; |accumulator_avg128|lpm_add_sub:Add0|result_node[4]                                           ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|result_node[5]                                      ; |accumulator_avg128|lpm_add_sub:Add0|result_node[5]                                           ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|result_node[6]                                      ; |accumulator_avg128|lpm_add_sub:Add0|result_node[6]                                           ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|result_node[7]                                      ; |accumulator_avg128|lpm_add_sub:Add0|result_node[7]                                           ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|result_node[8]                                      ; |accumulator_avg128|lpm_add_sub:Add0|result_node[8]                                           ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|result_node[9]                                      ; |accumulator_avg128|lpm_add_sub:Add0|result_node[9]                                           ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|result_node[10]                                     ; |accumulator_avg128|lpm_add_sub:Add0|result_node[10]                                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|result_node[11]                                     ; |accumulator_avg128|lpm_add_sub:Add0|result_node[11]                                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|result_node[12]                                     ; |accumulator_avg128|lpm_add_sub:Add0|result_node[12]                                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|result_node[13]                                     ; |accumulator_avg128|lpm_add_sub:Add0|result_node[13]                                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|result_node[14]                                     ; |accumulator_avg128|lpm_add_sub:Add0|result_node[14]                                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|result_node[15]                                     ; |accumulator_avg128|lpm_add_sub:Add0|result_node[15]                                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|result_node[16]                                     ; |accumulator_avg128|lpm_add_sub:Add0|result_node[16]                                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|result_node[17]                                     ; |accumulator_avg128|lpm_add_sub:Add0|result_node[17]                                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|result_node[18]                                     ; |accumulator_avg128|lpm_add_sub:Add0|result_node[18]                                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|result_node[19]                                     ; |accumulator_avg128|lpm_add_sub:Add0|result_node[19]                                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|result_node[20]                                     ; |accumulator_avg128|lpm_add_sub:Add0|result_node[20]                                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|result_node[21]                                     ; |accumulator_avg128|lpm_add_sub:Add0|result_node[21]                                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|result_node[22]                                     ; |accumulator_avg128|lpm_add_sub:Add0|result_node[22]                                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|result_node[23]                                     ; |accumulator_avg128|lpm_add_sub:Add0|result_node[23]                                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|result_node[24]                                     ; |accumulator_avg128|lpm_add_sub:Add0|result_node[24]                                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|result_node[25]                                     ; |accumulator_avg128|lpm_add_sub:Add0|result_node[25]                                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|result_node[26]                                     ; |accumulator_avg128|lpm_add_sub:Add0|result_node[26]                                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|result_node[27]                                     ; |accumulator_avg128|lpm_add_sub:Add0|result_node[27]                                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|result_node[28]                                     ; |accumulator_avg128|lpm_add_sub:Add0|result_node[28]                                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|result_node[29]                                     ; |accumulator_avg128|lpm_add_sub:Add0|result_node[29]                                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|result_node[30]                                     ; |accumulator_avg128|lpm_add_sub:Add0|result_node[30]                                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|result_node[31]                                     ; |accumulator_avg128|lpm_add_sub:Add0|result_node[31]                                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[31]                        ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[31]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[30]                        ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[30]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[29]                        ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[29]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[28]                        ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[28]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[27]                        ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[27]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[26]                        ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[26]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[25]                        ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[25]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[24]                        ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[24]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[23]                        ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[23]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[22]                        ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[22]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[21]                        ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[21]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[20]                        ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[20]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[19]                        ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[19]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[18]                        ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[18]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[17]                        ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[17]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[16]                        ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[16]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[15]                        ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[15]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[14]                        ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[14]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[13]                        ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[13]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[12]                        ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[12]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[11]                        ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[11]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[10]                        ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[10]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[9]                         ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[9]                              ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[8]                         ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[8]                              ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[7]                         ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[7]                              ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[6]                         ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[6]                              ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[5]                         ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[5]                              ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[31]~1                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[31]~1                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[30]~2                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[30]~2                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[29]~3                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[29]~3                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[28]~4                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[28]~4                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[27]~5                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[27]~5                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[26]~6                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[26]~6                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[25]~7                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[25]~7                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[24]~8                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[24]~8                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[23]~9                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[23]~9                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[22]~10                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[22]~10                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[21]~11                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[21]~11                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[20]~12                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[20]~12                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[19]~13                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[19]~13                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[18]~14                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[18]~14                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[17]~15                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[17]~15                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[16]~16                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[16]~16                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[15]~17                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[15]~17                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[14]~18                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[14]~18                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[13]~19                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[13]~19                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[12]~20                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[12]~20                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[11]~21                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[11]~21                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[10]~22                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[10]~22                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[9]~23                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[9]~23                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[8]~24                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[8]~24                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]~25                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]~25                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]~26                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]~26                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]~27                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]~27                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]~28                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]~28                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[31]                    ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[31]                         ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[30]                    ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[30]                         ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[29]                    ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[29]                         ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[28]                    ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[28]                         ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[27]                    ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[27]                         ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[26]                    ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[26]                         ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[25]                    ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[25]                         ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[24]                    ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[24]                         ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[23]                    ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[23]                         ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[22]                    ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[22]                         ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[21]                    ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[21]                         ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[20]                    ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[20]                         ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[19]                    ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[19]                         ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[18]                    ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[18]                         ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[17]                    ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[17]                         ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[16]                    ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[16]                         ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[15]                    ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[15]                         ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[14]                    ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[14]                         ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[13]                    ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[13]                         ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[12]                    ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[12]                         ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[11]                    ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[11]                         ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[10]                    ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[10]                         ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[9]                     ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[9]                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[8]                     ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[8]                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                     ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]                     ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]                     ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]                     ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~4                                   ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~4                                        ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~5                                   ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~5                                        ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~6                                   ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~6                                        ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~7                                   ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~7                                        ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~8                                   ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~8                                        ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~9                                   ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~9                                        ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~10                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~10                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~11                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~11                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~12                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~12                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~13                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~13                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~14                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~14                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~15                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~15                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~16                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~16                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~17                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~17                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~18                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~18                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~19                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~19                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~20                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~20                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~21                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~21                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~22                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~22                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~23                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~23                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~24                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~24                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~25                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~25                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~26                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~26                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~27                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~27                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~28                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~28                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~29                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~29                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~30                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~30                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~31                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~31                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~35                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~35                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~36                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~36                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~37                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~37                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~38                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~38                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~39                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~39                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~40                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~40                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~41                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~41                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~42                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~42                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~43                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~43                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~44                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~44                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~45                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~45                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~46                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~46                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~47                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~47                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~48                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~48                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~49                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~49                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~50                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~50                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~51                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~51                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~52                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~52                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~53                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~53                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~54                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~54                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~55                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~55                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~56                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~56                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~57                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~57                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~58                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~58                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~59                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~59                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~60                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~60                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~61                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~61                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~66                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~66                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~67                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~67                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~68                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~68                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~69                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~69                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~70                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~70                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~71                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~71                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~72                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~72                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~73                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~73                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~74                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~74                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~75                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~75                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~76                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~76                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~77                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~77                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~78                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~78                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~79                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~79                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~80                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~80                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~81                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~81                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~82                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~82                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~83                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~83                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~84                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~84                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~85                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~85                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~86                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~86                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~87                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~87                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~88                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~88                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~89                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~89                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~90                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~90                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~91                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~91                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~92                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~92                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~97                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~97                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~98                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~98                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~99                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~99                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~100                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~100                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~101                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~101                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~102                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~102                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~103                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~103                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~104                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~104                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~105                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~105                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~106                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~106                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~107                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~107                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~108                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~108                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~109                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~109                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~110                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~110                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~111                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~111                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~112                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~112                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~113                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~113                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~114                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~114                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~115                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~115                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~116                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~116                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~117                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~117                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~118                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~118                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~119                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~119                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~120                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~120                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~121                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~121                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~122                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~122                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~123                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~123                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~124                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~124                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[31] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[31]      ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[30] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[30]~COUT ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[30] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[30]      ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[29] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[29]~COUT ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[29] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[29]      ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[28] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[28]~COUT ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[28] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[28]      ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[27] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]~COUT ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[27] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]      ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[26] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~COUT ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[26] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]      ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[25] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~COUT ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[25] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]      ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[24] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~COUT ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[24] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]      ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[23] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~COUT ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[23] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]      ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[22] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[22] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]      ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[21] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[21] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]      ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[20] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[20] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]      ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[19] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[19] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]      ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]      ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]      ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]      ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]      ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]      ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]      ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]      ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]      ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]      ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT  ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]       ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT  ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]       ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT  ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]       ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT  ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]       ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT  ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]       ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT  ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]       ; sout             ;
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                               ; Output Port Name                                                                             ; Output Port Type ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+
; |accumulator_avg128|avg_reg[0]                                                          ; |accumulator_avg128|avg_reg[0]                                                               ; regout           ;
; |accumulator_avg128|acc_reg~28                                                          ; |accumulator_avg128|acc_reg~28                                                               ; out              ;
; |accumulator_avg128|acc_reg~29                                                          ; |accumulator_avg128|acc_reg~29                                                               ; out              ;
; |accumulator_avg128|acc_reg~30                                                          ; |accumulator_avg128|acc_reg~30                                                               ; out              ;
; |accumulator_avg128|acc_reg~31                                                          ; |accumulator_avg128|acc_reg~31                                                               ; out              ;
; |accumulator_avg128|avg_reg~10                                                          ; |accumulator_avg128|avg_reg~10                                                               ; out              ;
; |accumulator_avg128|avg_reg~13                                                          ; |accumulator_avg128|avg_reg~13                                                               ; out              ;
; |accumulator_avg128|avg_reg~14                                                          ; |accumulator_avg128|avg_reg~14                                                               ; out              ;
; |accumulator_avg128|avg_reg~22                                                          ; |accumulator_avg128|avg_reg~22                                                               ; out              ;
; |accumulator_avg128|avg_reg~23                                                          ; |accumulator_avg128|avg_reg~23                                                               ; out              ;
; |accumulator_avg128|acc_reg~60                                                          ; |accumulator_avg128|acc_reg~60                                                               ; out              ;
; |accumulator_avg128|acc_reg~61                                                          ; |accumulator_avg128|acc_reg~61                                                               ; out              ;
; |accumulator_avg128|acc_reg~62                                                          ; |accumulator_avg128|acc_reg~62                                                               ; out              ;
; |accumulator_avg128|acc_reg~63                                                          ; |accumulator_avg128|acc_reg~63                                                               ; out              ;
; |accumulator_avg128|acc_reg~92                                                          ; |accumulator_avg128|acc_reg~92                                                               ; out              ;
; |accumulator_avg128|acc_reg~93                                                          ; |accumulator_avg128|acc_reg~93                                                               ; out              ;
; |accumulator_avg128|acc_reg~94                                                          ; |accumulator_avg128|acc_reg~94                                                               ; out              ;
; |accumulator_avg128|acc_reg~95                                                          ; |accumulator_avg128|acc_reg~95                                                               ; out              ;
; |accumulator_avg128|avg_reg~34                                                          ; |accumulator_avg128|avg_reg~34                                                               ; out              ;
; |accumulator_avg128|avg_reg~37                                                          ; |accumulator_avg128|avg_reg~37                                                               ; out              ;
; |accumulator_avg128|avg_reg~38                                                          ; |accumulator_avg128|avg_reg~38                                                               ; out              ;
; |accumulator_avg128|avg_reg~46                                                          ; |accumulator_avg128|avg_reg~46                                                               ; out              ;
; |accumulator_avg128|avg_reg~47                                                          ; |accumulator_avg128|avg_reg~47                                                               ; out              ;
; |accumulator_avg128|avg_reg~58                                                          ; |accumulator_avg128|avg_reg~58                                                               ; out              ;
; |accumulator_avg128|avg_reg~61                                                          ; |accumulator_avg128|avg_reg~61                                                               ; out              ;
; |accumulator_avg128|avg_reg~62                                                          ; |accumulator_avg128|avg_reg~62                                                               ; out              ;
; |accumulator_avg128|avg_reg~70                                                          ; |accumulator_avg128|avg_reg~70                                                               ; out              ;
; |accumulator_avg128|avg_reg~71                                                          ; |accumulator_avg128|avg_reg~71                                                               ; out              ;
; |accumulator_avg128|avg_reg[1]                                                          ; |accumulator_avg128|avg_reg[1]                                                               ; regout           ;
; |accumulator_avg128|avg_reg[9]                                                          ; |accumulator_avg128|avg_reg[9]                                                               ; regout           ;
; |accumulator_avg128|avg_reg[10]                                                         ; |accumulator_avg128|avg_reg[10]                                                              ; regout           ;
; |accumulator_avg128|avg_reg[13]                                                         ; |accumulator_avg128|avg_reg[13]                                                              ; regout           ;
; |accumulator_avg128|acc_reg[0]                                                          ; |accumulator_avg128|acc_reg[0]                                                               ; regout           ;
; |accumulator_avg128|acc_reg[1]                                                          ; |accumulator_avg128|acc_reg[1]                                                               ; regout           ;
; |accumulator_avg128|acc_reg[2]                                                          ; |accumulator_avg128|acc_reg[2]                                                               ; regout           ;
; |accumulator_avg128|acc_reg[3]                                                          ; |accumulator_avg128|acc_reg[3]                                                               ; regout           ;
; |accumulator_avg128|rst                                                                 ; |accumulator_avg128|rst                                                                      ; out              ;
; |accumulator_avg128|en                                                                  ; |accumulator_avg128|en                                                                       ; out              ;
; |accumulator_avg128|data_in[0]                                                          ; |accumulator_avg128|data_in[0]                                                               ; out              ;
; |accumulator_avg128|data_in[1]                                                          ; |accumulator_avg128|data_in[1]                                                               ; out              ;
; |accumulator_avg128|data_in[2]                                                          ; |accumulator_avg128|data_in[2]                                                               ; out              ;
; |accumulator_avg128|data_in[3]                                                          ; |accumulator_avg128|data_in[3]                                                               ; out              ;
; |accumulator_avg128|data_in[4]                                                          ; |accumulator_avg128|data_in[4]                                                               ; out              ;
; |accumulator_avg128|avg_out[0]                                                          ; |accumulator_avg128|avg_out[0]                                                               ; pin_out          ;
; |accumulator_avg128|avg_out[1]                                                          ; |accumulator_avg128|avg_out[1]                                                               ; pin_out          ;
; |accumulator_avg128|avg_out[9]                                                          ; |accumulator_avg128|avg_out[9]                                                               ; pin_out          ;
; |accumulator_avg128|avg_out[10]                                                         ; |accumulator_avg128|avg_out[10]                                                              ; pin_out          ;
; |accumulator_avg128|avg_out[13]                                                         ; |accumulator_avg128|avg_out[13]                                                              ; pin_out          ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0                      ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0                           ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[0]                        ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[0]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~1                                  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~1                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~2                                  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~2                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[7]~1                      ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[7]~1                           ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[7]                        ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[7]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[6]                        ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[6]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[5]                        ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[5]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[4]                        ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[4]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[3]                        ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[3]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[2]                        ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[2]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[1]                        ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[1]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~4                                  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~4                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~5                                  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~5                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~6                                  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~6                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~7                                  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~7                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~8                                  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~8                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~9                                  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~9                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~10                                 ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~10                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|result_node[0]                                     ; |accumulator_avg128|lpm_add_sub:Add0|result_node[0]                                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|result_node[1]                                     ; |accumulator_avg128|lpm_add_sub:Add0|result_node[1]                                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|result_node[2]                                     ; |accumulator_avg128|lpm_add_sub:Add0|result_node[2]                                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|result_node[3]                                     ; |accumulator_avg128|lpm_add_sub:Add0|result_node[3]                                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                      ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                           ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[0]                        ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[0]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                    ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                         ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~0                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~0                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~1                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~1                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~2                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~2                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~3                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~3                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[31]~1                     ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[31]~1                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[4]                        ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[4]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[3]                        ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[3]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[2]                        ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[2]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[1]                        ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[1]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~29                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~29                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~30                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~30                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~31                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~31                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                    ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                         ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                    ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                         ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                    ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                         ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~32                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~32                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~33                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~33                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~34                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~34                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~62                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~62                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~63                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~63                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~64                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~64                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~65                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~65                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~93                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~93                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~94                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~94                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~95                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~95                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~96                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~96                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~125                                ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~125                                     ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~126                                ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~126                                     ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~127                                ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~127                                     ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]      ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]      ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]      ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]      ; sout             ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                               ; Output Port Name                                                                             ; Output Port Type ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+
; |accumulator_avg128|avg_reg[0]                                                          ; |accumulator_avg128|avg_reg[0]                                                               ; regout           ;
; |accumulator_avg128|acc_reg~28                                                          ; |accumulator_avg128|acc_reg~28                                                               ; out              ;
; |accumulator_avg128|acc_reg~29                                                          ; |accumulator_avg128|acc_reg~29                                                               ; out              ;
; |accumulator_avg128|acc_reg~30                                                          ; |accumulator_avg128|acc_reg~30                                                               ; out              ;
; |accumulator_avg128|acc_reg~31                                                          ; |accumulator_avg128|acc_reg~31                                                               ; out              ;
; |accumulator_avg128|avg_reg~10                                                          ; |accumulator_avg128|avg_reg~10                                                               ; out              ;
; |accumulator_avg128|avg_reg~13                                                          ; |accumulator_avg128|avg_reg~13                                                               ; out              ;
; |accumulator_avg128|avg_reg~14                                                          ; |accumulator_avg128|avg_reg~14                                                               ; out              ;
; |accumulator_avg128|avg_reg~16                                                          ; |accumulator_avg128|avg_reg~16                                                               ; out              ;
; |accumulator_avg128|avg_reg~22                                                          ; |accumulator_avg128|avg_reg~22                                                               ; out              ;
; |accumulator_avg128|avg_reg~23                                                          ; |accumulator_avg128|avg_reg~23                                                               ; out              ;
; |accumulator_avg128|acc_reg~60                                                          ; |accumulator_avg128|acc_reg~60                                                               ; out              ;
; |accumulator_avg128|acc_reg~61                                                          ; |accumulator_avg128|acc_reg~61                                                               ; out              ;
; |accumulator_avg128|acc_reg~62                                                          ; |accumulator_avg128|acc_reg~62                                                               ; out              ;
; |accumulator_avg128|acc_reg~63                                                          ; |accumulator_avg128|acc_reg~63                                                               ; out              ;
; |accumulator_avg128|acc_reg~92                                                          ; |accumulator_avg128|acc_reg~92                                                               ; out              ;
; |accumulator_avg128|acc_reg~93                                                          ; |accumulator_avg128|acc_reg~93                                                               ; out              ;
; |accumulator_avg128|acc_reg~94                                                          ; |accumulator_avg128|acc_reg~94                                                               ; out              ;
; |accumulator_avg128|acc_reg~95                                                          ; |accumulator_avg128|acc_reg~95                                                               ; out              ;
; |accumulator_avg128|avg_reg~34                                                          ; |accumulator_avg128|avg_reg~34                                                               ; out              ;
; |accumulator_avg128|avg_reg~37                                                          ; |accumulator_avg128|avg_reg~37                                                               ; out              ;
; |accumulator_avg128|avg_reg~38                                                          ; |accumulator_avg128|avg_reg~38                                                               ; out              ;
; |accumulator_avg128|avg_reg~40                                                          ; |accumulator_avg128|avg_reg~40                                                               ; out              ;
; |accumulator_avg128|avg_reg~46                                                          ; |accumulator_avg128|avg_reg~46                                                               ; out              ;
; |accumulator_avg128|avg_reg~47                                                          ; |accumulator_avg128|avg_reg~47                                                               ; out              ;
; |accumulator_avg128|avg_reg~58                                                          ; |accumulator_avg128|avg_reg~58                                                               ; out              ;
; |accumulator_avg128|avg_reg~61                                                          ; |accumulator_avg128|avg_reg~61                                                               ; out              ;
; |accumulator_avg128|avg_reg~62                                                          ; |accumulator_avg128|avg_reg~62                                                               ; out              ;
; |accumulator_avg128|avg_reg~64                                                          ; |accumulator_avg128|avg_reg~64                                                               ; out              ;
; |accumulator_avg128|avg_reg~70                                                          ; |accumulator_avg128|avg_reg~70                                                               ; out              ;
; |accumulator_avg128|avg_reg~71                                                          ; |accumulator_avg128|avg_reg~71                                                               ; out              ;
; |accumulator_avg128|avg_reg[1]                                                          ; |accumulator_avg128|avg_reg[1]                                                               ; regout           ;
; |accumulator_avg128|avg_reg[7]                                                          ; |accumulator_avg128|avg_reg[7]                                                               ; regout           ;
; |accumulator_avg128|avg_reg[9]                                                          ; |accumulator_avg128|avg_reg[9]                                                               ; regout           ;
; |accumulator_avg128|avg_reg[10]                                                         ; |accumulator_avg128|avg_reg[10]                                                              ; regout           ;
; |accumulator_avg128|avg_reg[13]                                                         ; |accumulator_avg128|avg_reg[13]                                                              ; regout           ;
; |accumulator_avg128|acc_reg[0]                                                          ; |accumulator_avg128|acc_reg[0]                                                               ; regout           ;
; |accumulator_avg128|acc_reg[1]                                                          ; |accumulator_avg128|acc_reg[1]                                                               ; regout           ;
; |accumulator_avg128|acc_reg[2]                                                          ; |accumulator_avg128|acc_reg[2]                                                               ; regout           ;
; |accumulator_avg128|acc_reg[3]                                                          ; |accumulator_avg128|acc_reg[3]                                                               ; regout           ;
; |accumulator_avg128|rst                                                                 ; |accumulator_avg128|rst                                                                      ; out              ;
; |accumulator_avg128|en                                                                  ; |accumulator_avg128|en                                                                       ; out              ;
; |accumulator_avg128|data_in[0]                                                          ; |accumulator_avg128|data_in[0]                                                               ; out              ;
; |accumulator_avg128|data_in[1]                                                          ; |accumulator_avg128|data_in[1]                                                               ; out              ;
; |accumulator_avg128|data_in[2]                                                          ; |accumulator_avg128|data_in[2]                                                               ; out              ;
; |accumulator_avg128|data_in[3]                                                          ; |accumulator_avg128|data_in[3]                                                               ; out              ;
; |accumulator_avg128|data_in[4]                                                          ; |accumulator_avg128|data_in[4]                                                               ; out              ;
; |accumulator_avg128|avg_out[0]                                                          ; |accumulator_avg128|avg_out[0]                                                               ; pin_out          ;
; |accumulator_avg128|avg_out[1]                                                          ; |accumulator_avg128|avg_out[1]                                                               ; pin_out          ;
; |accumulator_avg128|avg_out[7]                                                          ; |accumulator_avg128|avg_out[7]                                                               ; pin_out          ;
; |accumulator_avg128|avg_out[9]                                                          ; |accumulator_avg128|avg_out[9]                                                               ; pin_out          ;
; |accumulator_avg128|avg_out[10]                                                         ; |accumulator_avg128|avg_out[10]                                                              ; pin_out          ;
; |accumulator_avg128|avg_out[13]                                                         ; |accumulator_avg128|avg_out[13]                                                              ; pin_out          ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0                      ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0                           ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[0]                        ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[0]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~1                                  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~1                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~2                                  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~2                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[7]~1                      ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[7]~1                           ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[7]                        ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[7]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[6]                        ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[6]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[5]                        ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[5]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[4]                        ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[4]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[3]                        ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[3]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[2]                        ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[2]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[1]                        ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|datab_node[1]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~4                                  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~4                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~5                                  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~5                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~6                                  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~6                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~7                                  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~7                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~8                                  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~8                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~9                                  ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~9                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~10                                 ; |accumulator_avg128|lpm_add_sub:Add1|addcore:adder|_~10                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|result_node[0]                                     ; |accumulator_avg128|lpm_add_sub:Add0|result_node[0]                                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|result_node[1]                                     ; |accumulator_avg128|lpm_add_sub:Add0|result_node[1]                                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|result_node[2]                                     ; |accumulator_avg128|lpm_add_sub:Add0|result_node[2]                                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|result_node[3]                                     ; |accumulator_avg128|lpm_add_sub:Add0|result_node[3]                                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                      ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                           ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[0]                        ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[0]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                    ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                         ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~0                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~0                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~1                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~1                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~2                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~2                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~3                                  ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~3                                       ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[31]~1                     ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[31]~1                          ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[4]                        ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[4]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[3]                        ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[3]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[2]                        ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[2]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[1]                        ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|datab_node[1]                             ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~29                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~29                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~30                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~30                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~31                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~31                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                    ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                         ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                    ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                         ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                    ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                         ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~32                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~32                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~33                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~33                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~34                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~34                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~62                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~62                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~63                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~63                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~64                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~64                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~65                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~65                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~93                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~93                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~94                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~94                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~95                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~95                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~96                                 ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~96                                      ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~125                                ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~125                                     ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~126                                ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~126                                     ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~127                                ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|_~127                                     ; out0             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]      ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]      ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]      ; sout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT ; cout             ;
; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |accumulator_avg128|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]      ; sout             ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Apr 22 18:19:14 2025
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9
Info: Using vector source file "D:/GIT/AA2380-MAXV_TSTQ9.1/accumulator_avg128.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of accumulator_avg128.vwf called AA2380-MAXV_TSTQ9.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register "|accumulator_avg128|acc_reg[5]"
Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register "|accumulator_avg128|acc_reg[6]"
Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register "|accumulator_avg128|acc_reg[7]"
Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register "|accumulator_avg128|acc_reg[8]"
Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register "|accumulator_avg128|acc_reg[9]"
Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register "|accumulator_avg128|acc_reg[10]"
Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register "|accumulator_avg128|acc_reg[11]"
Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register "|accumulator_avg128|acc_reg[12]"
Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register "|accumulator_avg128|acc_reg[13]"
Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register "|accumulator_avg128|acc_reg[14]"
Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register "|accumulator_avg128|acc_reg[15]"
Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register "|accumulator_avg128|acc_reg[16]"
Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register "|accumulator_avg128|acc_reg[17]"
Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register "|accumulator_avg128|acc_reg[18]"
Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register "|accumulator_avg128|acc_reg[19]"
Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register "|accumulator_avg128|acc_reg[20]"
Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register "|accumulator_avg128|acc_reg[21]"
Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register "|accumulator_avg128|acc_reg[22]"
Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register "|accumulator_avg128|acc_reg[23]"
Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register "|accumulator_avg128|acc_reg[24]"
Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register "|accumulator_avg128|acc_reg[25]"
Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register "|accumulator_avg128|acc_reg[26]"
Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register "|accumulator_avg128|acc_reg[27]"
Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register "|accumulator_avg128|acc_reg[28]"
Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register "|accumulator_avg128|acc_reg[29]"
Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register "|accumulator_avg128|acc_reg[30]"
Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register "|accumulator_avg128|acc_reg[31]"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      83.59 %
Info: Number of transitions in simulation is 241272
Info: Vector file accumulator_avg128.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 147 megabytes
    Info: Processing ended: Tue Apr 22 18:19:14 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


