// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "08/26/2024 21:22:09"

// 
// Device: Altera EP2C70F896I8 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module REGISTER_32BIT (
	OUT,
	\OUTPUT ,
	LOAD,
	CLOCK,
	WRITE_EN,
	IN_MEM,
	IN_SELECT,
	IN,
	PARALLEL,
	OUTPUT_MEM,
	OUTPUT_MEM_EN,
	OUTPUT_EN);
output 	[31:0] OUT;
output 	[31:0] \OUTPUT ;
input 	LOAD;
input 	CLOCK;
input 	WRITE_EN;
input 	[31:0] IN_MEM;
input 	IN_SELECT;
input 	[31:0] IN;
input 	[31:0] PARALLEL;
output 	[31:0] OUTPUT_MEM;
input 	OUTPUT_MEM_EN;
input 	OUTPUT_EN;

// Design Ports Information
// OUTPUT_MEM[31]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[30]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[29]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[28]	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[27]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[26]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[25]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[24]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[23]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[22]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[21]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[20]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[19]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[18]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[17]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[16]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[15]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[14]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[13]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[12]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[11]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[10]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[9]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[8]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[7]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[6]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[5]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[4]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[2]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[0]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[31]	=>  Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[30]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[29]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[28]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[27]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[26]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[25]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[24]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[23]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[22]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[21]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[20]	=>  Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[19]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[18]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[17]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[16]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[15]	=>  Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[14]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[13]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[12]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[11]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[10]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[9]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[8]	=>  Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[6]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[5]	=>  Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[4]	=>  Location: PIN_D27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[3]	=>  Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[2]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[1]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[0]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[31]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[30]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[29]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[28]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[27]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[26]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[25]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[24]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[23]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[22]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[21]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[20]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[19]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[18]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[17]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[16]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[15]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[14]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[13]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[12]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[11]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[10]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[9]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[8]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[7]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[6]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[5]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[4]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[3]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[2]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[1]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[0]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_EN	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LOAD	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[31]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[30]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[29]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[28]	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[27]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[26]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[25]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[24]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[23]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[22]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[21]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[20]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[19]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[18]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[17]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[16]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[15]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[14]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[13]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[12]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[11]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[10]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[9]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[8]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[7]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[6]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[5]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[4]	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[3]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[2]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[1]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[0]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[31]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_SELECT	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[31]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[30]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[30]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[29]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[29]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[28]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[28]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[27]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[27]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[26]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[26]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[25]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[25]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[24]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[24]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[23]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[23]	=>  Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[22]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[22]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[21]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[21]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[20]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[20]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[19]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[19]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[18]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[18]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[17]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[17]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[16]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[16]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[15]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[15]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[14]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[14]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[13]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[13]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[12]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[12]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[11]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[11]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[10]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[10]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[9]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[9]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[8]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[8]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[7]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[7]	=>  Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[6]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[6]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[5]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[5]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[4]	=>  Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[4]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[3]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[3]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[2]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[2]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[1]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[1]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[0]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[0]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OUTPUT_MEM_EN	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WRITE_EN	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst56~combout ;
wire \CLOCK~combout ;
wire \WRITE_EN~combout ;
wire \inst56~clkctrl_outclk ;
wire \LOAD~combout ;
wire \LOAD~clkctrl_outclk ;
wire \inst7|inst1~1_combout ;
wire \inst7|inst1~3_combout ;
wire \inst7|inst1~_emulated_regout ;
wire \inst7|inst1~2_combout ;
wire \OUTPUT_MEM_EN~combout ;
wire \inst7|inst2~1_combout ;
wire \IN_SELECT~combout ;
wire \inst7|inst2~3_combout ;
wire \inst7|inst2~_emulated_regout ;
wire \inst7|inst2~2_combout ;
wire \inst7|inst3~1_combout ;
wire \inst7|inst3~3_combout ;
wire \inst7|inst3~_emulated_regout ;
wire \inst7|inst3~2_combout ;
wire \inst7|inst4~1_combout ;
wire \inst7|inst4~3_combout ;
wire \inst7|inst4~_emulated_regout ;
wire \inst7|inst4~2_combout ;
wire \inst5|inst1~1_combout ;
wire \inst5|inst1~3_combout ;
wire \inst5|inst1~_emulated_regout ;
wire \inst5|inst1~2_combout ;
wire \inst5|inst2~1_combout ;
wire \inst5|inst2~3_combout ;
wire \inst5|inst2~_emulated_regout ;
wire \inst5|inst2~2_combout ;
wire \inst5|inst3~1_combout ;
wire \inst5|inst3~3_combout ;
wire \inst5|inst3~_emulated_regout ;
wire \inst5|inst3~2_combout ;
wire \inst5|inst4~1_combout ;
wire \inst5|inst4~3_combout ;
wire \inst5|inst4~_emulated_regout ;
wire \inst5|inst4~2_combout ;
wire \inst3|inst1~1_combout ;
wire \inst3|inst1~3_combout ;
wire \inst3|inst1~_emulated_regout ;
wire \inst3|inst1~2_combout ;
wire \inst3|inst2~1_combout ;
wire \inst3|inst2~3_combout ;
wire \inst3|inst2~_emulated_regout ;
wire \inst3|inst2~2_combout ;
wire \inst3|inst3~1_combout ;
wire \inst3|inst3~3_combout ;
wire \inst3|inst3~_emulated_regout ;
wire \inst3|inst3~2_combout ;
wire \inst3|inst4~1_combout ;
wire \inst3|inst4~3_combout ;
wire \inst3|inst4~_emulated_regout ;
wire \inst3|inst4~2_combout ;
wire \inst1|inst1~1_combout ;
wire \inst1|inst1~3_combout ;
wire \inst1|inst1~_emulated_regout ;
wire \inst1|inst1~2_combout ;
wire \inst1|inst2~1_combout ;
wire \inst1|inst2~3_combout ;
wire \inst1|inst2~_emulated_regout ;
wire \inst1|inst2~2_combout ;
wire \inst1|inst3~1_combout ;
wire \inst1|inst3~3_combout ;
wire \inst1|inst3~_emulated_regout ;
wire \inst1|inst3~2_combout ;
wire \inst1|inst4~3_combout ;
wire \inst1|inst4~_emulated_regout ;
wire \inst1|inst4~1_combout ;
wire \inst1|inst4~2_combout ;
wire \inst6|inst1~1_combout ;
wire \inst6|inst1~3_combout ;
wire \inst6|inst1~_emulated_regout ;
wire \inst6|inst1~2_combout ;
wire \inst6|inst2~1_combout ;
wire \inst6|inst2~3_combout ;
wire \inst6|inst2~_emulated_regout ;
wire \inst6|inst2~2_combout ;
wire \inst6|inst3~1_combout ;
wire \inst6|inst3~3_combout ;
wire \inst6|inst3~_emulated_regout ;
wire \inst6|inst3~2_combout ;
wire \inst6|inst4~1_combout ;
wire \inst6|inst4~3_combout ;
wire \inst6|inst4~_emulated_regout ;
wire \inst6|inst4~2_combout ;
wire \inst4|inst1~1_combout ;
wire \inst4|inst1~3_combout ;
wire \inst4|inst1~_emulated_regout ;
wire \inst4|inst1~2_combout ;
wire \inst4|inst2~1_combout ;
wire \inst4|inst2~3_combout ;
wire \inst4|inst2~_emulated_regout ;
wire \inst4|inst2~2_combout ;
wire \inst4|inst3~1_combout ;
wire \inst4|inst3~3_combout ;
wire \inst4|inst3~_emulated_regout ;
wire \inst4|inst3~2_combout ;
wire \inst4|inst4~1_combout ;
wire \inst4|inst4~3_combout ;
wire \inst4|inst4~_emulated_regout ;
wire \inst4|inst4~2_combout ;
wire \inst2|inst1~1_combout ;
wire \inst2|inst1~3_combout ;
wire \inst2|inst1~_emulated_regout ;
wire \inst2|inst1~2_combout ;
wire \inst2|inst2~1_combout ;
wire \inst2|inst2~3_combout ;
wire \inst2|inst2~_emulated_regout ;
wire \inst2|inst2~2_combout ;
wire \inst2|inst3~1_combout ;
wire \inst2|inst3~3_combout ;
wire \inst2|inst3~_emulated_regout ;
wire \inst2|inst3~2_combout ;
wire \inst2|inst4~1_combout ;
wire \inst2|inst4~3_combout ;
wire \inst2|inst4~_emulated_regout ;
wire \inst2|inst4~2_combout ;
wire \inst|inst1~1_combout ;
wire \inst|inst1~3_combout ;
wire \inst|inst1~_emulated_regout ;
wire \inst|inst1~2_combout ;
wire \inst|inst2~1_combout ;
wire \inst|inst2~3_combout ;
wire \inst|inst2~_emulated_regout ;
wire \inst|inst2~2_combout ;
wire \inst|inst3~1_combout ;
wire \inst|inst3~3_combout ;
wire \inst|inst3~_emulated_regout ;
wire \inst|inst3~2_combout ;
wire \inst|inst4~1_combout ;
wire \inst|inst4~3_combout ;
wire \inst|inst4~_emulated_regout ;
wire \inst|inst4~2_combout ;
wire [31:0] \PARALLEL~combout ;
wire [31:0] \IN_MEM~combout ;
wire [31:0] \IN~combout ;


// Location: LCCOMB_X44_Y50_N18
cycloneii_lcell_comb inst56(
// Equation(s):
// \inst56~combout  = LCELL((\WRITE_EN~combout  & \CLOCK~combout ))

	.dataa(vcc),
	.datab(\WRITE_EN~combout ),
	.datac(vcc),
	.datad(\CLOCK~combout ),
	.cin(gnd),
	.combout(\inst56~combout ),
	.cout());
// synopsys translate_off
defparam inst56.lut_mask = 16'hCC00;
defparam inst56.sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[30]));
// synopsys translate_off
defparam \IN_MEM[30]~I .input_async_reset = "none";
defparam \IN_MEM[30]~I .input_power_up = "low";
defparam \IN_MEM[30]~I .input_register_mode = "none";
defparam \IN_MEM[30]~I .input_sync_reset = "none";
defparam \IN_MEM[30]~I .oe_async_reset = "none";
defparam \IN_MEM[30]~I .oe_power_up = "low";
defparam \IN_MEM[30]~I .oe_register_mode = "none";
defparam \IN_MEM[30]~I .oe_sync_reset = "none";
defparam \IN_MEM[30]~I .operation_mode = "input";
defparam \IN_MEM[30]~I .output_async_reset = "none";
defparam \IN_MEM[30]~I .output_power_up = "low";
defparam \IN_MEM[30]~I .output_register_mode = "none";
defparam \IN_MEM[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[29]));
// synopsys translate_off
defparam \IN_MEM[29]~I .input_async_reset = "none";
defparam \IN_MEM[29]~I .input_power_up = "low";
defparam \IN_MEM[29]~I .input_register_mode = "none";
defparam \IN_MEM[29]~I .input_sync_reset = "none";
defparam \IN_MEM[29]~I .oe_async_reset = "none";
defparam \IN_MEM[29]~I .oe_power_up = "low";
defparam \IN_MEM[29]~I .oe_register_mode = "none";
defparam \IN_MEM[29]~I .oe_sync_reset = "none";
defparam \IN_MEM[29]~I .operation_mode = "input";
defparam \IN_MEM[29]~I .output_async_reset = "none";
defparam \IN_MEM[29]~I .output_power_up = "low";
defparam \IN_MEM[29]~I .output_register_mode = "none";
defparam \IN_MEM[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[28]));
// synopsys translate_off
defparam \IN_MEM[28]~I .input_async_reset = "none";
defparam \IN_MEM[28]~I .input_power_up = "low";
defparam \IN_MEM[28]~I .input_register_mode = "none";
defparam \IN_MEM[28]~I .input_sync_reset = "none";
defparam \IN_MEM[28]~I .oe_async_reset = "none";
defparam \IN_MEM[28]~I .oe_power_up = "low";
defparam \IN_MEM[28]~I .oe_register_mode = "none";
defparam \IN_MEM[28]~I .oe_sync_reset = "none";
defparam \IN_MEM[28]~I .operation_mode = "input";
defparam \IN_MEM[28]~I .output_async_reset = "none";
defparam \IN_MEM[28]~I .output_power_up = "low";
defparam \IN_MEM[28]~I .output_register_mode = "none";
defparam \IN_MEM[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[26]));
// synopsys translate_off
defparam \IN[26]~I .input_async_reset = "none";
defparam \IN[26]~I .input_power_up = "low";
defparam \IN[26]~I .input_register_mode = "none";
defparam \IN[26]~I .input_sync_reset = "none";
defparam \IN[26]~I .oe_async_reset = "none";
defparam \IN[26]~I .oe_power_up = "low";
defparam \IN[26]~I .oe_register_mode = "none";
defparam \IN[26]~I .oe_sync_reset = "none";
defparam \IN[26]~I .operation_mode = "input";
defparam \IN[26]~I .output_async_reset = "none";
defparam \IN[26]~I .output_power_up = "low";
defparam \IN[26]~I .output_register_mode = "none";
defparam \IN[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[25]));
// synopsys translate_off
defparam \IN[25]~I .input_async_reset = "none";
defparam \IN[25]~I .input_power_up = "low";
defparam \IN[25]~I .input_register_mode = "none";
defparam \IN[25]~I .input_sync_reset = "none";
defparam \IN[25]~I .oe_async_reset = "none";
defparam \IN[25]~I .oe_power_up = "low";
defparam \IN[25]~I .oe_register_mode = "none";
defparam \IN[25]~I .oe_sync_reset = "none";
defparam \IN[25]~I .operation_mode = "input";
defparam \IN[25]~I .output_async_reset = "none";
defparam \IN[25]~I .output_power_up = "low";
defparam \IN[25]~I .output_register_mode = "none";
defparam \IN[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[24]));
// synopsys translate_off
defparam \IN_MEM[24]~I .input_async_reset = "none";
defparam \IN_MEM[24]~I .input_power_up = "low";
defparam \IN_MEM[24]~I .input_register_mode = "none";
defparam \IN_MEM[24]~I .input_sync_reset = "none";
defparam \IN_MEM[24]~I .oe_async_reset = "none";
defparam \IN_MEM[24]~I .oe_power_up = "low";
defparam \IN_MEM[24]~I .oe_register_mode = "none";
defparam \IN_MEM[24]~I .oe_sync_reset = "none";
defparam \IN_MEM[24]~I .operation_mode = "input";
defparam \IN_MEM[24]~I .output_async_reset = "none";
defparam \IN_MEM[24]~I .output_power_up = "low";
defparam \IN_MEM[24]~I .output_register_mode = "none";
defparam \IN_MEM[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[22]));
// synopsys translate_off
defparam \IN_MEM[22]~I .input_async_reset = "none";
defparam \IN_MEM[22]~I .input_power_up = "low";
defparam \IN_MEM[22]~I .input_register_mode = "none";
defparam \IN_MEM[22]~I .input_sync_reset = "none";
defparam \IN_MEM[22]~I .oe_async_reset = "none";
defparam \IN_MEM[22]~I .oe_power_up = "low";
defparam \IN_MEM[22]~I .oe_register_mode = "none";
defparam \IN_MEM[22]~I .oe_sync_reset = "none";
defparam \IN_MEM[22]~I .operation_mode = "input";
defparam \IN_MEM[22]~I .output_async_reset = "none";
defparam \IN_MEM[22]~I .output_power_up = "low";
defparam \IN_MEM[22]~I .output_register_mode = "none";
defparam \IN_MEM[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[19]));
// synopsys translate_off
defparam \IN[19]~I .input_async_reset = "none";
defparam \IN[19]~I .input_power_up = "low";
defparam \IN[19]~I .input_register_mode = "none";
defparam \IN[19]~I .input_sync_reset = "none";
defparam \IN[19]~I .oe_async_reset = "none";
defparam \IN[19]~I .oe_power_up = "low";
defparam \IN[19]~I .oe_register_mode = "none";
defparam \IN[19]~I .oe_sync_reset = "none";
defparam \IN[19]~I .operation_mode = "input";
defparam \IN[19]~I .output_async_reset = "none";
defparam \IN[19]~I .output_power_up = "low";
defparam \IN[19]~I .output_register_mode = "none";
defparam \IN[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[18]));
// synopsys translate_off
defparam \IN[18]~I .input_async_reset = "none";
defparam \IN[18]~I .input_power_up = "low";
defparam \IN[18]~I .input_register_mode = "none";
defparam \IN[18]~I .input_sync_reset = "none";
defparam \IN[18]~I .oe_async_reset = "none";
defparam \IN[18]~I .oe_power_up = "low";
defparam \IN[18]~I .oe_register_mode = "none";
defparam \IN[18]~I .oe_sync_reset = "none";
defparam \IN[18]~I .operation_mode = "input";
defparam \IN[18]~I .output_async_reset = "none";
defparam \IN[18]~I .output_power_up = "low";
defparam \IN[18]~I .output_register_mode = "none";
defparam \IN[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[17]));
// synopsys translate_off
defparam \IN_MEM[17]~I .input_async_reset = "none";
defparam \IN_MEM[17]~I .input_power_up = "low";
defparam \IN_MEM[17]~I .input_register_mode = "none";
defparam \IN_MEM[17]~I .input_sync_reset = "none";
defparam \IN_MEM[17]~I .oe_async_reset = "none";
defparam \IN_MEM[17]~I .oe_power_up = "low";
defparam \IN_MEM[17]~I .oe_register_mode = "none";
defparam \IN_MEM[17]~I .oe_sync_reset = "none";
defparam \IN_MEM[17]~I .operation_mode = "input";
defparam \IN_MEM[17]~I .output_async_reset = "none";
defparam \IN_MEM[17]~I .output_power_up = "low";
defparam \IN_MEM[17]~I .output_register_mode = "none";
defparam \IN_MEM[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[15]));
// synopsys translate_off
defparam \IN_MEM[15]~I .input_async_reset = "none";
defparam \IN_MEM[15]~I .input_power_up = "low";
defparam \IN_MEM[15]~I .input_register_mode = "none";
defparam \IN_MEM[15]~I .input_sync_reset = "none";
defparam \IN_MEM[15]~I .oe_async_reset = "none";
defparam \IN_MEM[15]~I .oe_power_up = "low";
defparam \IN_MEM[15]~I .oe_register_mode = "none";
defparam \IN_MEM[15]~I .oe_sync_reset = "none";
defparam \IN_MEM[15]~I .operation_mode = "input";
defparam \IN_MEM[15]~I .output_async_reset = "none";
defparam \IN_MEM[15]~I .output_power_up = "low";
defparam \IN_MEM[15]~I .output_register_mode = "none";
defparam \IN_MEM[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[14]));
// synopsys translate_off
defparam \IN_MEM[14]~I .input_async_reset = "none";
defparam \IN_MEM[14]~I .input_power_up = "low";
defparam \IN_MEM[14]~I .input_register_mode = "none";
defparam \IN_MEM[14]~I .input_sync_reset = "none";
defparam \IN_MEM[14]~I .oe_async_reset = "none";
defparam \IN_MEM[14]~I .oe_power_up = "low";
defparam \IN_MEM[14]~I .oe_register_mode = "none";
defparam \IN_MEM[14]~I .oe_sync_reset = "none";
defparam \IN_MEM[14]~I .operation_mode = "input";
defparam \IN_MEM[14]~I .output_async_reset = "none";
defparam \IN_MEM[14]~I .output_power_up = "low";
defparam \IN_MEM[14]~I .output_register_mode = "none";
defparam \IN_MEM[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[12]));
// synopsys translate_off
defparam \IN[12]~I .input_async_reset = "none";
defparam \IN[12]~I .input_power_up = "low";
defparam \IN[12]~I .input_register_mode = "none";
defparam \IN[12]~I .input_sync_reset = "none";
defparam \IN[12]~I .oe_async_reset = "none";
defparam \IN[12]~I .oe_power_up = "low";
defparam \IN[12]~I .oe_register_mode = "none";
defparam \IN[12]~I .oe_sync_reset = "none";
defparam \IN[12]~I .operation_mode = "input";
defparam \IN[12]~I .output_async_reset = "none";
defparam \IN[12]~I .output_power_up = "low";
defparam \IN[12]~I .output_register_mode = "none";
defparam \IN[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[11]));
// synopsys translate_off
defparam \IN[11]~I .input_async_reset = "none";
defparam \IN[11]~I .input_power_up = "low";
defparam \IN[11]~I .input_register_mode = "none";
defparam \IN[11]~I .input_sync_reset = "none";
defparam \IN[11]~I .oe_async_reset = "none";
defparam \IN[11]~I .oe_power_up = "low";
defparam \IN[11]~I .oe_register_mode = "none";
defparam \IN[11]~I .oe_sync_reset = "none";
defparam \IN[11]~I .operation_mode = "input";
defparam \IN[11]~I .output_async_reset = "none";
defparam \IN[11]~I .output_power_up = "low";
defparam \IN[11]~I .output_register_mode = "none";
defparam \IN[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[9]));
// synopsys translate_off
defparam \IN[9]~I .input_async_reset = "none";
defparam \IN[9]~I .input_power_up = "low";
defparam \IN[9]~I .input_register_mode = "none";
defparam \IN[9]~I .input_sync_reset = "none";
defparam \IN[9]~I .oe_async_reset = "none";
defparam \IN[9]~I .oe_power_up = "low";
defparam \IN[9]~I .oe_register_mode = "none";
defparam \IN[9]~I .oe_sync_reset = "none";
defparam \IN[9]~I .operation_mode = "input";
defparam \IN[9]~I .output_async_reset = "none";
defparam \IN[9]~I .output_power_up = "low";
defparam \IN[9]~I .output_register_mode = "none";
defparam \IN[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[8]));
// synopsys translate_off
defparam \IN_MEM[8]~I .input_async_reset = "none";
defparam \IN_MEM[8]~I .input_power_up = "low";
defparam \IN_MEM[8]~I .input_register_mode = "none";
defparam \IN_MEM[8]~I .input_sync_reset = "none";
defparam \IN_MEM[8]~I .oe_async_reset = "none";
defparam \IN_MEM[8]~I .oe_power_up = "low";
defparam \IN_MEM[8]~I .oe_register_mode = "none";
defparam \IN_MEM[8]~I .oe_sync_reset = "none";
defparam \IN_MEM[8]~I .operation_mode = "input";
defparam \IN_MEM[8]~I .output_async_reset = "none";
defparam \IN_MEM[8]~I .output_power_up = "low";
defparam \IN_MEM[8]~I .output_register_mode = "none";
defparam \IN_MEM[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[5]));
// synopsys translate_off
defparam \IN[5]~I .input_async_reset = "none";
defparam \IN[5]~I .input_power_up = "low";
defparam \IN[5]~I .input_register_mode = "none";
defparam \IN[5]~I .input_sync_reset = "none";
defparam \IN[5]~I .oe_async_reset = "none";
defparam \IN[5]~I .oe_power_up = "low";
defparam \IN[5]~I .oe_register_mode = "none";
defparam \IN[5]~I .oe_sync_reset = "none";
defparam \IN[5]~I .operation_mode = "input";
defparam \IN[5]~I .output_async_reset = "none";
defparam \IN[5]~I .output_power_up = "low";
defparam \IN[5]~I .output_register_mode = "none";
defparam \IN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[4]));
// synopsys translate_off
defparam \IN_MEM[4]~I .input_async_reset = "none";
defparam \IN_MEM[4]~I .input_power_up = "low";
defparam \IN_MEM[4]~I .input_register_mode = "none";
defparam \IN_MEM[4]~I .input_sync_reset = "none";
defparam \IN_MEM[4]~I .oe_async_reset = "none";
defparam \IN_MEM[4]~I .oe_power_up = "low";
defparam \IN_MEM[4]~I .oe_register_mode = "none";
defparam \IN_MEM[4]~I .oe_sync_reset = "none";
defparam \IN_MEM[4]~I .operation_mode = "input";
defparam \IN_MEM[4]~I .output_async_reset = "none";
defparam \IN_MEM[4]~I .output_power_up = "low";
defparam \IN_MEM[4]~I .output_register_mode = "none";
defparam \IN_MEM[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[0]));
// synopsys translate_off
defparam \IN[0]~I .input_async_reset = "none";
defparam \IN[0]~I .input_power_up = "low";
defparam \IN[0]~I .input_register_mode = "none";
defparam \IN[0]~I .input_sync_reset = "none";
defparam \IN[0]~I .oe_async_reset = "none";
defparam \IN[0]~I .oe_power_up = "low";
defparam \IN[0]~I .oe_register_mode = "none";
defparam \IN[0]~I .oe_sync_reset = "none";
defparam \IN[0]~I .operation_mode = "input";
defparam \IN[0]~I .output_async_reset = "none";
defparam \IN[0]~I .output_power_up = "low";
defparam \IN[0]~I .output_register_mode = "none";
defparam \IN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK));
// synopsys translate_off
defparam \CLOCK~I .input_async_reset = "none";
defparam \CLOCK~I .input_power_up = "low";
defparam \CLOCK~I .input_register_mode = "none";
defparam \CLOCK~I .input_sync_reset = "none";
defparam \CLOCK~I .oe_async_reset = "none";
defparam \CLOCK~I .oe_power_up = "low";
defparam \CLOCK~I .oe_register_mode = "none";
defparam \CLOCK~I .oe_sync_reset = "none";
defparam \CLOCK~I .operation_mode = "input";
defparam \CLOCK~I .output_async_reset = "none";
defparam \CLOCK~I .output_power_up = "low";
defparam \CLOCK~I .output_register_mode = "none";
defparam \CLOCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WRITE_EN~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WRITE_EN~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WRITE_EN));
// synopsys translate_off
defparam \WRITE_EN~I .input_async_reset = "none";
defparam \WRITE_EN~I .input_power_up = "low";
defparam \WRITE_EN~I .input_register_mode = "none";
defparam \WRITE_EN~I .input_sync_reset = "none";
defparam \WRITE_EN~I .oe_async_reset = "none";
defparam \WRITE_EN~I .oe_power_up = "low";
defparam \WRITE_EN~I .oe_register_mode = "none";
defparam \WRITE_EN~I .oe_sync_reset = "none";
defparam \WRITE_EN~I .operation_mode = "input";
defparam \WRITE_EN~I .output_async_reset = "none";
defparam \WRITE_EN~I .output_power_up = "low";
defparam \WRITE_EN~I .output_register_mode = "none";
defparam \WRITE_EN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneii_clkctrl \inst56~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst56~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst56~clkctrl_outclk ));
// synopsys translate_off
defparam \inst56~clkctrl .clock_type = "global clock";
defparam \inst56~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[31]));
// synopsys translate_off
defparam \PARALLEL[31]~I .input_async_reset = "none";
defparam \PARALLEL[31]~I .input_power_up = "low";
defparam \PARALLEL[31]~I .input_register_mode = "none";
defparam \PARALLEL[31]~I .input_sync_reset = "none";
defparam \PARALLEL[31]~I .oe_async_reset = "none";
defparam \PARALLEL[31]~I .oe_power_up = "low";
defparam \PARALLEL[31]~I .oe_register_mode = "none";
defparam \PARALLEL[31]~I .oe_sync_reset = "none";
defparam \PARALLEL[31]~I .operation_mode = "input";
defparam \PARALLEL[31]~I .output_async_reset = "none";
defparam \PARALLEL[31]~I .output_power_up = "low";
defparam \PARALLEL[31]~I .output_register_mode = "none";
defparam \PARALLEL[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \LOAD~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\LOAD~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LOAD));
// synopsys translate_off
defparam \LOAD~I .input_async_reset = "none";
defparam \LOAD~I .input_power_up = "low";
defparam \LOAD~I .input_register_mode = "none";
defparam \LOAD~I .input_sync_reset = "none";
defparam \LOAD~I .oe_async_reset = "none";
defparam \LOAD~I .oe_power_up = "low";
defparam \LOAD~I .oe_register_mode = "none";
defparam \LOAD~I .oe_sync_reset = "none";
defparam \LOAD~I .operation_mode = "input";
defparam \LOAD~I .output_async_reset = "none";
defparam \LOAD~I .output_power_up = "low";
defparam \LOAD~I .output_register_mode = "none";
defparam \LOAD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \LOAD~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\LOAD~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\LOAD~clkctrl_outclk ));
// synopsys translate_off
defparam \LOAD~clkctrl .clock_type = "global clock";
defparam \LOAD~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y43_N24
cycloneii_lcell_comb \inst7|inst1~1 (
// Equation(s):
// \inst7|inst1~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst7|inst1~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [31]))

	.dataa(vcc),
	.datab(\PARALLEL~combout [31]),
	.datac(\inst7|inst1~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst7|inst1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1~1 .lut_mask = 16'hF0CC;
defparam \inst7|inst1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[31]));
// synopsys translate_off
defparam \IN[31]~I .input_async_reset = "none";
defparam \IN[31]~I .input_power_up = "low";
defparam \IN[31]~I .input_register_mode = "none";
defparam \IN[31]~I .input_sync_reset = "none";
defparam \IN[31]~I .oe_async_reset = "none";
defparam \IN[31]~I .oe_power_up = "low";
defparam \IN[31]~I .oe_register_mode = "none";
defparam \IN[31]~I .oe_sync_reset = "none";
defparam \IN[31]~I .operation_mode = "input";
defparam \IN[31]~I .output_async_reset = "none";
defparam \IN[31]~I .output_power_up = "low";
defparam \IN[31]~I .output_register_mode = "none";
defparam \IN[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[31]));
// synopsys translate_off
defparam \IN_MEM[31]~I .input_async_reset = "none";
defparam \IN_MEM[31]~I .input_power_up = "low";
defparam \IN_MEM[31]~I .input_register_mode = "none";
defparam \IN_MEM[31]~I .input_sync_reset = "none";
defparam \IN_MEM[31]~I .oe_async_reset = "none";
defparam \IN_MEM[31]~I .oe_power_up = "low";
defparam \IN_MEM[31]~I .oe_register_mode = "none";
defparam \IN_MEM[31]~I .oe_sync_reset = "none";
defparam \IN_MEM[31]~I .operation_mode = "input";
defparam \IN_MEM[31]~I .output_async_reset = "none";
defparam \IN_MEM[31]~I .output_power_up = "low";
defparam \IN_MEM[31]~I .output_register_mode = "none";
defparam \IN_MEM[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y43_N0
cycloneii_lcell_comb \inst7|inst1~3 (
// Equation(s):
// \inst7|inst1~3_combout  = \inst7|inst1~1_combout  $ (((\IN_SELECT~combout  & ((\IN_MEM~combout [31]))) # (!\IN_SELECT~combout  & (\IN~combout [31]))))

	.dataa(\IN_SELECT~combout ),
	.datab(\IN~combout [31]),
	.datac(\inst7|inst1~1_combout ),
	.datad(\IN_MEM~combout [31]),
	.cin(gnd),
	.combout(\inst7|inst1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1~3 .lut_mask = 16'h1EB4;
defparam \inst7|inst1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y43_N1
cycloneii_lcell_ff \inst7|inst1~_emulated (
	.clk(\inst56~clkctrl_outclk ),
	.datain(\inst7|inst1~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst1~_emulated_regout ));

// Location: LCCOMB_X1_Y43_N18
cycloneii_lcell_comb \inst7|inst1~2 (
// Equation(s):
// \inst7|inst1~2_combout  = (\LOAD~combout  & (\inst7|inst1~1_combout  $ (((\inst7|inst1~_emulated_regout ))))) # (!\LOAD~combout  & (((\PARALLEL~combout [31]))))

	.dataa(\inst7|inst1~1_combout ),
	.datab(\LOAD~combout ),
	.datac(\PARALLEL~combout [31]),
	.datad(\inst7|inst1~_emulated_regout ),
	.cin(gnd),
	.combout(\inst7|inst1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1~2 .lut_mask = 16'h74B8;
defparam \inst7|inst1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \OUTPUT_MEM_EN~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\OUTPUT_MEM_EN~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM_EN));
// synopsys translate_off
defparam \OUTPUT_MEM_EN~I .input_async_reset = "none";
defparam \OUTPUT_MEM_EN~I .input_power_up = "low";
defparam \OUTPUT_MEM_EN~I .input_register_mode = "none";
defparam \OUTPUT_MEM_EN~I .input_sync_reset = "none";
defparam \OUTPUT_MEM_EN~I .oe_async_reset = "none";
defparam \OUTPUT_MEM_EN~I .oe_power_up = "low";
defparam \OUTPUT_MEM_EN~I .oe_register_mode = "none";
defparam \OUTPUT_MEM_EN~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM_EN~I .operation_mode = "input";
defparam \OUTPUT_MEM_EN~I .output_async_reset = "none";
defparam \OUTPUT_MEM_EN~I .output_power_up = "low";
defparam \OUTPUT_MEM_EN~I .output_register_mode = "none";
defparam \OUTPUT_MEM_EN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[30]));
// synopsys translate_off
defparam \PARALLEL[30]~I .input_async_reset = "none";
defparam \PARALLEL[30]~I .input_power_up = "low";
defparam \PARALLEL[30]~I .input_register_mode = "none";
defparam \PARALLEL[30]~I .input_sync_reset = "none";
defparam \PARALLEL[30]~I .oe_async_reset = "none";
defparam \PARALLEL[30]~I .oe_power_up = "low";
defparam \PARALLEL[30]~I .oe_register_mode = "none";
defparam \PARALLEL[30]~I .oe_sync_reset = "none";
defparam \PARALLEL[30]~I .operation_mode = "input";
defparam \PARALLEL[30]~I .output_async_reset = "none";
defparam \PARALLEL[30]~I .output_power_up = "low";
defparam \PARALLEL[30]~I .output_register_mode = "none";
defparam \PARALLEL[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y43_N26
cycloneii_lcell_comb \inst7|inst2~1 (
// Equation(s):
// \inst7|inst2~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst7|inst2~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [30]))

	.dataa(\PARALLEL~combout [30]),
	.datab(vcc),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst7|inst2~1_combout ),
	.cin(gnd),
	.combout(\inst7|inst2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst2~1 .lut_mask = 16'hFA0A;
defparam \inst7|inst2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_SELECT~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_SELECT~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_SELECT));
// synopsys translate_off
defparam \IN_SELECT~I .input_async_reset = "none";
defparam \IN_SELECT~I .input_power_up = "low";
defparam \IN_SELECT~I .input_register_mode = "none";
defparam \IN_SELECT~I .input_sync_reset = "none";
defparam \IN_SELECT~I .oe_async_reset = "none";
defparam \IN_SELECT~I .oe_power_up = "low";
defparam \IN_SELECT~I .oe_register_mode = "none";
defparam \IN_SELECT~I .oe_sync_reset = "none";
defparam \IN_SELECT~I .operation_mode = "input";
defparam \IN_SELECT~I .output_async_reset = "none";
defparam \IN_SELECT~I .output_power_up = "low";
defparam \IN_SELECT~I .output_register_mode = "none";
defparam \IN_SELECT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[30]));
// synopsys translate_off
defparam \IN[30]~I .input_async_reset = "none";
defparam \IN[30]~I .input_power_up = "low";
defparam \IN[30]~I .input_register_mode = "none";
defparam \IN[30]~I .input_sync_reset = "none";
defparam \IN[30]~I .oe_async_reset = "none";
defparam \IN[30]~I .oe_power_up = "low";
defparam \IN[30]~I .oe_register_mode = "none";
defparam \IN[30]~I .oe_sync_reset = "none";
defparam \IN[30]~I .operation_mode = "input";
defparam \IN[30]~I .output_async_reset = "none";
defparam \IN[30]~I .output_power_up = "low";
defparam \IN[30]~I .output_register_mode = "none";
defparam \IN[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y43_N12
cycloneii_lcell_comb \inst7|inst2~3 (
// Equation(s):
// \inst7|inst2~3_combout  = \inst7|inst2~1_combout  $ (((\IN_SELECT~combout  & (\IN_MEM~combout [30])) # (!\IN_SELECT~combout  & ((\IN~combout [30])))))

	.dataa(\IN_MEM~combout [30]),
	.datab(\inst7|inst2~1_combout ),
	.datac(\IN_SELECT~combout ),
	.datad(\IN~combout [30]),
	.cin(gnd),
	.combout(\inst7|inst2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst2~3 .lut_mask = 16'h636C;
defparam \inst7|inst2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y43_N13
cycloneii_lcell_ff \inst7|inst2~_emulated (
	.clk(\inst56~clkctrl_outclk ),
	.datain(\inst7|inst2~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst2~_emulated_regout ));

// Location: LCCOMB_X1_Y43_N6
cycloneii_lcell_comb \inst7|inst2~2 (
// Equation(s):
// \inst7|inst2~2_combout  = (\LOAD~combout  & ((\inst7|inst2~1_combout  $ (\inst7|inst2~_emulated_regout )))) # (!\LOAD~combout  & (\PARALLEL~combout [30]))

	.dataa(\PARALLEL~combout [30]),
	.datab(\inst7|inst2~1_combout ),
	.datac(\LOAD~combout ),
	.datad(\inst7|inst2~_emulated_regout ),
	.cin(gnd),
	.combout(\inst7|inst2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst2~2 .lut_mask = 16'h3ACA;
defparam \inst7|inst2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[29]));
// synopsys translate_off
defparam \PARALLEL[29]~I .input_async_reset = "none";
defparam \PARALLEL[29]~I .input_power_up = "low";
defparam \PARALLEL[29]~I .input_register_mode = "none";
defparam \PARALLEL[29]~I .input_sync_reset = "none";
defparam \PARALLEL[29]~I .oe_async_reset = "none";
defparam \PARALLEL[29]~I .oe_power_up = "low";
defparam \PARALLEL[29]~I .oe_register_mode = "none";
defparam \PARALLEL[29]~I .oe_sync_reset = "none";
defparam \PARALLEL[29]~I .operation_mode = "input";
defparam \PARALLEL[29]~I .output_async_reset = "none";
defparam \PARALLEL[29]~I .output_power_up = "low";
defparam \PARALLEL[29]~I .output_register_mode = "none";
defparam \PARALLEL[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y43_N28
cycloneii_lcell_comb \inst7|inst3~1 (
// Equation(s):
// \inst7|inst3~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst7|inst3~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [29]))

	.dataa(\PARALLEL~combout [29]),
	.datab(\inst7|inst3~1_combout ),
	.datac(vcc),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst7|inst3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst3~1 .lut_mask = 16'hCCAA;
defparam \inst7|inst3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[29]));
// synopsys translate_off
defparam \IN[29]~I .input_async_reset = "none";
defparam \IN[29]~I .input_power_up = "low";
defparam \IN[29]~I .input_register_mode = "none";
defparam \IN[29]~I .input_sync_reset = "none";
defparam \IN[29]~I .oe_async_reset = "none";
defparam \IN[29]~I .oe_power_up = "low";
defparam \IN[29]~I .oe_register_mode = "none";
defparam \IN[29]~I .oe_sync_reset = "none";
defparam \IN[29]~I .operation_mode = "input";
defparam \IN[29]~I .output_async_reset = "none";
defparam \IN[29]~I .output_power_up = "low";
defparam \IN[29]~I .output_register_mode = "none";
defparam \IN[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y43_N8
cycloneii_lcell_comb \inst7|inst3~3 (
// Equation(s):
// \inst7|inst3~3_combout  = \inst7|inst3~1_combout  $ (((\IN_SELECT~combout  & (\IN_MEM~combout [29])) # (!\IN_SELECT~combout  & ((\IN~combout [29])))))

	.dataa(\IN_MEM~combout [29]),
	.datab(\inst7|inst3~1_combout ),
	.datac(\IN_SELECT~combout ),
	.datad(\IN~combout [29]),
	.cin(gnd),
	.combout(\inst7|inst3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst3~3 .lut_mask = 16'h636C;
defparam \inst7|inst3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y43_N9
cycloneii_lcell_ff \inst7|inst3~_emulated (
	.clk(\inst56~clkctrl_outclk ),
	.datain(\inst7|inst3~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst3~_emulated_regout ));

// Location: LCCOMB_X1_Y43_N10
cycloneii_lcell_comb \inst7|inst3~2 (
// Equation(s):
// \inst7|inst3~2_combout  = (\LOAD~combout  & ((\inst7|inst3~1_combout  $ (\inst7|inst3~_emulated_regout )))) # (!\LOAD~combout  & (\PARALLEL~combout [29]))

	.dataa(\PARALLEL~combout [29]),
	.datab(\inst7|inst3~1_combout ),
	.datac(\inst7|inst3~_emulated_regout ),
	.datad(\LOAD~combout ),
	.cin(gnd),
	.combout(\inst7|inst3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst3~2 .lut_mask = 16'h3CAA;
defparam \inst7|inst3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[28]));
// synopsys translate_off
defparam \PARALLEL[28]~I .input_async_reset = "none";
defparam \PARALLEL[28]~I .input_power_up = "low";
defparam \PARALLEL[28]~I .input_register_mode = "none";
defparam \PARALLEL[28]~I .input_sync_reset = "none";
defparam \PARALLEL[28]~I .oe_async_reset = "none";
defparam \PARALLEL[28]~I .oe_power_up = "low";
defparam \PARALLEL[28]~I .oe_register_mode = "none";
defparam \PARALLEL[28]~I .oe_sync_reset = "none";
defparam \PARALLEL[28]~I .operation_mode = "input";
defparam \PARALLEL[28]~I .output_async_reset = "none";
defparam \PARALLEL[28]~I .output_power_up = "low";
defparam \PARALLEL[28]~I .output_register_mode = "none";
defparam \PARALLEL[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y43_N30
cycloneii_lcell_comb \inst7|inst4~1 (
// Equation(s):
// \inst7|inst4~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst7|inst4~1_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\PARALLEL~combout [28])))

	.dataa(vcc),
	.datab(\inst7|inst4~1_combout ),
	.datac(\PARALLEL~combout [28]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst7|inst4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst4~1 .lut_mask = 16'hCCF0;
defparam \inst7|inst4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[28]));
// synopsys translate_off
defparam \IN[28]~I .input_async_reset = "none";
defparam \IN[28]~I .input_power_up = "low";
defparam \IN[28]~I .input_register_mode = "none";
defparam \IN[28]~I .input_sync_reset = "none";
defparam \IN[28]~I .oe_async_reset = "none";
defparam \IN[28]~I .oe_power_up = "low";
defparam \IN[28]~I .oe_register_mode = "none";
defparam \IN[28]~I .oe_sync_reset = "none";
defparam \IN[28]~I .operation_mode = "input";
defparam \IN[28]~I .output_async_reset = "none";
defparam \IN[28]~I .output_power_up = "low";
defparam \IN[28]~I .output_register_mode = "none";
defparam \IN[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y43_N20
cycloneii_lcell_comb \inst7|inst4~3 (
// Equation(s):
// \inst7|inst4~3_combout  = \inst7|inst4~1_combout  $ (((\IN_SELECT~combout  & (\IN_MEM~combout [28])) # (!\IN_SELECT~combout  & ((\IN~combout [28])))))

	.dataa(\IN_MEM~combout [28]),
	.datab(\inst7|inst4~1_combout ),
	.datac(\IN_SELECT~combout ),
	.datad(\IN~combout [28]),
	.cin(gnd),
	.combout(\inst7|inst4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst4~3 .lut_mask = 16'h636C;
defparam \inst7|inst4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y43_N21
cycloneii_lcell_ff \inst7|inst4~_emulated (
	.clk(\inst56~clkctrl_outclk ),
	.datain(\inst7|inst4~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst4~_emulated_regout ));

// Location: LCCOMB_X1_Y43_N22
cycloneii_lcell_comb \inst7|inst4~2 (
// Equation(s):
// \inst7|inst4~2_combout  = (\LOAD~combout  & (\inst7|inst4~_emulated_regout  $ ((\inst7|inst4~1_combout )))) # (!\LOAD~combout  & (((\PARALLEL~combout [28]))))

	.dataa(\inst7|inst4~_emulated_regout ),
	.datab(\inst7|inst4~1_combout ),
	.datac(\PARALLEL~combout [28]),
	.datad(\LOAD~combout ),
	.cin(gnd),
	.combout(\inst7|inst4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst4~2 .lut_mask = 16'h66F0;
defparam \inst7|inst4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[27]));
// synopsys translate_off
defparam \PARALLEL[27]~I .input_async_reset = "none";
defparam \PARALLEL[27]~I .input_power_up = "low";
defparam \PARALLEL[27]~I .input_register_mode = "none";
defparam \PARALLEL[27]~I .input_sync_reset = "none";
defparam \PARALLEL[27]~I .oe_async_reset = "none";
defparam \PARALLEL[27]~I .oe_power_up = "low";
defparam \PARALLEL[27]~I .oe_register_mode = "none";
defparam \PARALLEL[27]~I .oe_sync_reset = "none";
defparam \PARALLEL[27]~I .operation_mode = "input";
defparam \PARALLEL[27]~I .output_async_reset = "none";
defparam \PARALLEL[27]~I .output_power_up = "low";
defparam \PARALLEL[27]~I .output_register_mode = "none";
defparam \PARALLEL[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N24
cycloneii_lcell_comb \inst5|inst1~1 (
// Equation(s):
// \inst5|inst1~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst5|inst1~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [27]))

	.dataa(vcc),
	.datab(\PARALLEL~combout [27]),
	.datac(\inst5|inst1~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst5|inst1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1~1 .lut_mask = 16'hF0CC;
defparam \inst5|inst1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[27]));
// synopsys translate_off
defparam \IN[27]~I .input_async_reset = "none";
defparam \IN[27]~I .input_power_up = "low";
defparam \IN[27]~I .input_register_mode = "none";
defparam \IN[27]~I .input_sync_reset = "none";
defparam \IN[27]~I .oe_async_reset = "none";
defparam \IN[27]~I .oe_power_up = "low";
defparam \IN[27]~I .oe_register_mode = "none";
defparam \IN[27]~I .oe_sync_reset = "none";
defparam \IN[27]~I .operation_mode = "input";
defparam \IN[27]~I .output_async_reset = "none";
defparam \IN[27]~I .output_power_up = "low";
defparam \IN[27]~I .output_register_mode = "none";
defparam \IN[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[27]));
// synopsys translate_off
defparam \IN_MEM[27]~I .input_async_reset = "none";
defparam \IN_MEM[27]~I .input_power_up = "low";
defparam \IN_MEM[27]~I .input_register_mode = "none";
defparam \IN_MEM[27]~I .input_sync_reset = "none";
defparam \IN_MEM[27]~I .oe_async_reset = "none";
defparam \IN_MEM[27]~I .oe_power_up = "low";
defparam \IN_MEM[27]~I .oe_register_mode = "none";
defparam \IN_MEM[27]~I .oe_sync_reset = "none";
defparam \IN_MEM[27]~I .operation_mode = "input";
defparam \IN_MEM[27]~I .output_async_reset = "none";
defparam \IN_MEM[27]~I .output_power_up = "low";
defparam \IN_MEM[27]~I .output_register_mode = "none";
defparam \IN_MEM[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N0
cycloneii_lcell_comb \inst5|inst1~3 (
// Equation(s):
// \inst5|inst1~3_combout  = \inst5|inst1~1_combout  $ (((\IN_SELECT~combout  & ((\IN_MEM~combout [27]))) # (!\IN_SELECT~combout  & (\IN~combout [27]))))

	.dataa(\IN_SELECT~combout ),
	.datab(\IN~combout [27]),
	.datac(\inst5|inst1~1_combout ),
	.datad(\IN_MEM~combout [27]),
	.cin(gnd),
	.combout(\inst5|inst1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1~3 .lut_mask = 16'h1EB4;
defparam \inst5|inst1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y50_N1
cycloneii_lcell_ff \inst5|inst1~_emulated (
	.clk(\inst56~clkctrl_outclk ),
	.datain(\inst5|inst1~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst1~_emulated_regout ));

// Location: LCCOMB_X57_Y50_N10
cycloneii_lcell_comb \inst5|inst1~2 (
// Equation(s):
// \inst5|inst1~2_combout  = (\LOAD~combout  & (\inst5|inst1~1_combout  $ ((\inst5|inst1~_emulated_regout )))) # (!\LOAD~combout  & (((\PARALLEL~combout [27]))))

	.dataa(\inst5|inst1~1_combout ),
	.datab(\inst5|inst1~_emulated_regout ),
	.datac(\LOAD~combout ),
	.datad(\PARALLEL~combout [27]),
	.cin(gnd),
	.combout(\inst5|inst1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1~2 .lut_mask = 16'h6F60;
defparam \inst5|inst1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[26]));
// synopsys translate_off
defparam \PARALLEL[26]~I .input_async_reset = "none";
defparam \PARALLEL[26]~I .input_power_up = "low";
defparam \PARALLEL[26]~I .input_register_mode = "none";
defparam \PARALLEL[26]~I .input_sync_reset = "none";
defparam \PARALLEL[26]~I .oe_async_reset = "none";
defparam \PARALLEL[26]~I .oe_power_up = "low";
defparam \PARALLEL[26]~I .oe_register_mode = "none";
defparam \PARALLEL[26]~I .oe_sync_reset = "none";
defparam \PARALLEL[26]~I .operation_mode = "input";
defparam \PARALLEL[26]~I .output_async_reset = "none";
defparam \PARALLEL[26]~I .output_power_up = "low";
defparam \PARALLEL[26]~I .output_register_mode = "none";
defparam \PARALLEL[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N26
cycloneii_lcell_comb \inst5|inst2~1 (
// Equation(s):
// \inst5|inst2~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst5|inst2~1_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\PARALLEL~combout [26])))

	.dataa(vcc),
	.datab(\inst5|inst2~1_combout ),
	.datac(\PARALLEL~combout [26]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst5|inst2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst2~1 .lut_mask = 16'hCCF0;
defparam \inst5|inst2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[26]));
// synopsys translate_off
defparam \IN_MEM[26]~I .input_async_reset = "none";
defparam \IN_MEM[26]~I .input_power_up = "low";
defparam \IN_MEM[26]~I .input_register_mode = "none";
defparam \IN_MEM[26]~I .input_sync_reset = "none";
defparam \IN_MEM[26]~I .oe_async_reset = "none";
defparam \IN_MEM[26]~I .oe_power_up = "low";
defparam \IN_MEM[26]~I .oe_register_mode = "none";
defparam \IN_MEM[26]~I .oe_sync_reset = "none";
defparam \IN_MEM[26]~I .operation_mode = "input";
defparam \IN_MEM[26]~I .output_async_reset = "none";
defparam \IN_MEM[26]~I .output_power_up = "low";
defparam \IN_MEM[26]~I .output_register_mode = "none";
defparam \IN_MEM[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N12
cycloneii_lcell_comb \inst5|inst2~3 (
// Equation(s):
// \inst5|inst2~3_combout  = \inst5|inst2~1_combout  $ (((\IN_SELECT~combout  & ((\IN_MEM~combout [26]))) # (!\IN_SELECT~combout  & (\IN~combout [26]))))

	.dataa(\IN~combout [26]),
	.datab(\inst5|inst2~1_combout ),
	.datac(\IN_SELECT~combout ),
	.datad(\IN_MEM~combout [26]),
	.cin(gnd),
	.combout(\inst5|inst2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst2~3 .lut_mask = 16'h36C6;
defparam \inst5|inst2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y50_N13
cycloneii_lcell_ff \inst5|inst2~_emulated (
	.clk(\inst56~clkctrl_outclk ),
	.datain(\inst5|inst2~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst2~_emulated_regout ));

// Location: LCCOMB_X57_Y50_N22
cycloneii_lcell_comb \inst5|inst2~2 (
// Equation(s):
// \inst5|inst2~2_combout  = (\LOAD~combout  & ((\inst5|inst2~1_combout  $ (\inst5|inst2~_emulated_regout )))) # (!\LOAD~combout  & (\PARALLEL~combout [26]))

	.dataa(\PARALLEL~combout [26]),
	.datab(\inst5|inst2~1_combout ),
	.datac(\LOAD~combout ),
	.datad(\inst5|inst2~_emulated_regout ),
	.cin(gnd),
	.combout(\inst5|inst2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst2~2 .lut_mask = 16'h3ACA;
defparam \inst5|inst2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[25]));
// synopsys translate_off
defparam \PARALLEL[25]~I .input_async_reset = "none";
defparam \PARALLEL[25]~I .input_power_up = "low";
defparam \PARALLEL[25]~I .input_register_mode = "none";
defparam \PARALLEL[25]~I .input_sync_reset = "none";
defparam \PARALLEL[25]~I .oe_async_reset = "none";
defparam \PARALLEL[25]~I .oe_power_up = "low";
defparam \PARALLEL[25]~I .oe_register_mode = "none";
defparam \PARALLEL[25]~I .oe_sync_reset = "none";
defparam \PARALLEL[25]~I .operation_mode = "input";
defparam \PARALLEL[25]~I .output_async_reset = "none";
defparam \PARALLEL[25]~I .output_power_up = "low";
defparam \PARALLEL[25]~I .output_register_mode = "none";
defparam \PARALLEL[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N28
cycloneii_lcell_comb \inst5|inst3~1 (
// Equation(s):
// \inst5|inst3~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst5|inst3~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [25]))

	.dataa(\PARALLEL~combout [25]),
	.datab(vcc),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst5|inst3~1_combout ),
	.cin(gnd),
	.combout(\inst5|inst3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst3~1 .lut_mask = 16'hFA0A;
defparam \inst5|inst3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[25]));
// synopsys translate_off
defparam \IN_MEM[25]~I .input_async_reset = "none";
defparam \IN_MEM[25]~I .input_power_up = "low";
defparam \IN_MEM[25]~I .input_register_mode = "none";
defparam \IN_MEM[25]~I .input_sync_reset = "none";
defparam \IN_MEM[25]~I .oe_async_reset = "none";
defparam \IN_MEM[25]~I .oe_power_up = "low";
defparam \IN_MEM[25]~I .oe_register_mode = "none";
defparam \IN_MEM[25]~I .oe_sync_reset = "none";
defparam \IN_MEM[25]~I .operation_mode = "input";
defparam \IN_MEM[25]~I .output_async_reset = "none";
defparam \IN_MEM[25]~I .output_power_up = "low";
defparam \IN_MEM[25]~I .output_register_mode = "none";
defparam \IN_MEM[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N8
cycloneii_lcell_comb \inst5|inst3~3 (
// Equation(s):
// \inst5|inst3~3_combout  = \inst5|inst3~1_combout  $ (((\IN_SELECT~combout  & ((\IN_MEM~combout [25]))) # (!\IN_SELECT~combout  & (\IN~combout [25]))))

	.dataa(\IN~combout [25]),
	.datab(\inst5|inst3~1_combout ),
	.datac(\IN_SELECT~combout ),
	.datad(\IN_MEM~combout [25]),
	.cin(gnd),
	.combout(\inst5|inst3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst3~3 .lut_mask = 16'h36C6;
defparam \inst5|inst3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y50_N9
cycloneii_lcell_ff \inst5|inst3~_emulated (
	.clk(\inst56~clkctrl_outclk ),
	.datain(\inst5|inst3~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst3~_emulated_regout ));

// Location: LCCOMB_X57_Y50_N18
cycloneii_lcell_comb \inst5|inst3~2 (
// Equation(s):
// \inst5|inst3~2_combout  = (\LOAD~combout  & ((\inst5|inst3~1_combout  $ (\inst5|inst3~_emulated_regout )))) # (!\LOAD~combout  & (\PARALLEL~combout [25]))

	.dataa(\PARALLEL~combout [25]),
	.datab(\inst5|inst3~1_combout ),
	.datac(\inst5|inst3~_emulated_regout ),
	.datad(\LOAD~combout ),
	.cin(gnd),
	.combout(\inst5|inst3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst3~2 .lut_mask = 16'h3CAA;
defparam \inst5|inst3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N30
cycloneii_lcell_comb \inst5|inst4~1 (
// Equation(s):
// \inst5|inst4~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst5|inst4~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [24]))

	.dataa(\PARALLEL~combout [24]),
	.datab(\inst5|inst4~1_combout ),
	.datac(vcc),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst5|inst4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst4~1 .lut_mask = 16'hCCAA;
defparam \inst5|inst4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[24]));
// synopsys translate_off
defparam \IN[24]~I .input_async_reset = "none";
defparam \IN[24]~I .input_power_up = "low";
defparam \IN[24]~I .input_register_mode = "none";
defparam \IN[24]~I .input_sync_reset = "none";
defparam \IN[24]~I .oe_async_reset = "none";
defparam \IN[24]~I .oe_power_up = "low";
defparam \IN[24]~I .oe_register_mode = "none";
defparam \IN[24]~I .oe_sync_reset = "none";
defparam \IN[24]~I .operation_mode = "input";
defparam \IN[24]~I .output_async_reset = "none";
defparam \IN[24]~I .output_power_up = "low";
defparam \IN[24]~I .output_register_mode = "none";
defparam \IN[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N20
cycloneii_lcell_comb \inst5|inst4~3 (
// Equation(s):
// \inst5|inst4~3_combout  = \inst5|inst4~1_combout  $ (((\IN_SELECT~combout  & (\IN_MEM~combout [24])) # (!\IN_SELECT~combout  & ((\IN~combout [24])))))

	.dataa(\IN_MEM~combout [24]),
	.datab(\inst5|inst4~1_combout ),
	.datac(\IN_SELECT~combout ),
	.datad(\IN~combout [24]),
	.cin(gnd),
	.combout(\inst5|inst4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst4~3 .lut_mask = 16'h636C;
defparam \inst5|inst4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y50_N21
cycloneii_lcell_ff \inst5|inst4~_emulated (
	.clk(\inst56~clkctrl_outclk ),
	.datain(\inst5|inst4~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst4~_emulated_regout ));

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[24]));
// synopsys translate_off
defparam \PARALLEL[24]~I .input_async_reset = "none";
defparam \PARALLEL[24]~I .input_power_up = "low";
defparam \PARALLEL[24]~I .input_register_mode = "none";
defparam \PARALLEL[24]~I .input_sync_reset = "none";
defparam \PARALLEL[24]~I .oe_async_reset = "none";
defparam \PARALLEL[24]~I .oe_power_up = "low";
defparam \PARALLEL[24]~I .oe_register_mode = "none";
defparam \PARALLEL[24]~I .oe_sync_reset = "none";
defparam \PARALLEL[24]~I .operation_mode = "input";
defparam \PARALLEL[24]~I .output_async_reset = "none";
defparam \PARALLEL[24]~I .output_power_up = "low";
defparam \PARALLEL[24]~I .output_register_mode = "none";
defparam \PARALLEL[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N6
cycloneii_lcell_comb \inst5|inst4~2 (
// Equation(s):
// \inst5|inst4~2_combout  = (\LOAD~combout  & (\inst5|inst4~_emulated_regout  $ ((\inst5|inst4~1_combout )))) # (!\LOAD~combout  & (((\PARALLEL~combout [24]))))

	.dataa(\inst5|inst4~_emulated_regout ),
	.datab(\inst5|inst4~1_combout ),
	.datac(\LOAD~combout ),
	.datad(\PARALLEL~combout [24]),
	.cin(gnd),
	.combout(\inst5|inst4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst4~2 .lut_mask = 16'h6F60;
defparam \inst5|inst4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N24
cycloneii_lcell_comb \inst3|inst1~1 (
// Equation(s):
// \inst3|inst1~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst3|inst1~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [23]))

	.dataa(\PARALLEL~combout [23]),
	.datab(vcc),
	.datac(\inst3|inst1~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst3|inst1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1~1 .lut_mask = 16'hF0AA;
defparam \inst3|inst1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[23]));
// synopsys translate_off
defparam \IN[23]~I .input_async_reset = "none";
defparam \IN[23]~I .input_power_up = "low";
defparam \IN[23]~I .input_register_mode = "none";
defparam \IN[23]~I .input_sync_reset = "none";
defparam \IN[23]~I .oe_async_reset = "none";
defparam \IN[23]~I .oe_power_up = "low";
defparam \IN[23]~I .oe_register_mode = "none";
defparam \IN[23]~I .oe_sync_reset = "none";
defparam \IN[23]~I .operation_mode = "input";
defparam \IN[23]~I .output_async_reset = "none";
defparam \IN[23]~I .output_power_up = "low";
defparam \IN[23]~I .output_register_mode = "none";
defparam \IN[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[23]));
// synopsys translate_off
defparam \IN_MEM[23]~I .input_async_reset = "none";
defparam \IN_MEM[23]~I .input_power_up = "low";
defparam \IN_MEM[23]~I .input_register_mode = "none";
defparam \IN_MEM[23]~I .input_sync_reset = "none";
defparam \IN_MEM[23]~I .oe_async_reset = "none";
defparam \IN_MEM[23]~I .oe_power_up = "low";
defparam \IN_MEM[23]~I .oe_register_mode = "none";
defparam \IN_MEM[23]~I .oe_sync_reset = "none";
defparam \IN_MEM[23]~I .operation_mode = "input";
defparam \IN_MEM[23]~I .output_async_reset = "none";
defparam \IN_MEM[23]~I .output_power_up = "low";
defparam \IN_MEM[23]~I .output_register_mode = "none";
defparam \IN_MEM[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N0
cycloneii_lcell_comb \inst3|inst1~3 (
// Equation(s):
// \inst3|inst1~3_combout  = \inst3|inst1~1_combout  $ (((\IN_SELECT~combout  & ((\IN_MEM~combout [23]))) # (!\IN_SELECT~combout  & (\IN~combout [23]))))

	.dataa(\IN_SELECT~combout ),
	.datab(\IN~combout [23]),
	.datac(\inst3|inst1~1_combout ),
	.datad(\IN_MEM~combout [23]),
	.cin(gnd),
	.combout(\inst3|inst1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1~3 .lut_mask = 16'h1EB4;
defparam \inst3|inst1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y50_N1
cycloneii_lcell_ff \inst3|inst1~_emulated (
	.clk(\inst56~clkctrl_outclk ),
	.datain(\inst3|inst1~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1~_emulated_regout ));

// Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[23]));
// synopsys translate_off
defparam \PARALLEL[23]~I .input_async_reset = "none";
defparam \PARALLEL[23]~I .input_power_up = "low";
defparam \PARALLEL[23]~I .input_register_mode = "none";
defparam \PARALLEL[23]~I .input_sync_reset = "none";
defparam \PARALLEL[23]~I .oe_async_reset = "none";
defparam \PARALLEL[23]~I .oe_power_up = "low";
defparam \PARALLEL[23]~I .oe_register_mode = "none";
defparam \PARALLEL[23]~I .oe_sync_reset = "none";
defparam \PARALLEL[23]~I .operation_mode = "input";
defparam \PARALLEL[23]~I .output_async_reset = "none";
defparam \PARALLEL[23]~I .output_power_up = "low";
defparam \PARALLEL[23]~I .output_register_mode = "none";
defparam \PARALLEL[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N2
cycloneii_lcell_comb \inst3|inst1~2 (
// Equation(s):
// \inst3|inst1~2_combout  = (\LOAD~combout  & (\inst3|inst1~1_combout  $ ((\inst3|inst1~_emulated_regout )))) # (!\LOAD~combout  & (((\PARALLEL~combout [23]))))

	.dataa(\inst3|inst1~1_combout ),
	.datab(\inst3|inst1~_emulated_regout ),
	.datac(\LOAD~combout ),
	.datad(\PARALLEL~combout [23]),
	.cin(gnd),
	.combout(\inst3|inst1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1~2 .lut_mask = 16'h6F60;
defparam \inst3|inst1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[22]));
// synopsys translate_off
defparam \PARALLEL[22]~I .input_async_reset = "none";
defparam \PARALLEL[22]~I .input_power_up = "low";
defparam \PARALLEL[22]~I .input_register_mode = "none";
defparam \PARALLEL[22]~I .input_sync_reset = "none";
defparam \PARALLEL[22]~I .oe_async_reset = "none";
defparam \PARALLEL[22]~I .oe_power_up = "low";
defparam \PARALLEL[22]~I .oe_register_mode = "none";
defparam \PARALLEL[22]~I .oe_sync_reset = "none";
defparam \PARALLEL[22]~I .operation_mode = "input";
defparam \PARALLEL[22]~I .output_async_reset = "none";
defparam \PARALLEL[22]~I .output_power_up = "low";
defparam \PARALLEL[22]~I .output_register_mode = "none";
defparam \PARALLEL[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N18
cycloneii_lcell_comb \inst3|inst2~1 (
// Equation(s):
// \inst3|inst2~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst3|inst2~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [22]))

	.dataa(vcc),
	.datab(\PARALLEL~combout [22]),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst3|inst2~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2~1 .lut_mask = 16'hFC0C;
defparam \inst3|inst2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[22]));
// synopsys translate_off
defparam \IN[22]~I .input_async_reset = "none";
defparam \IN[22]~I .input_power_up = "low";
defparam \IN[22]~I .input_register_mode = "none";
defparam \IN[22]~I .input_sync_reset = "none";
defparam \IN[22]~I .oe_async_reset = "none";
defparam \IN[22]~I .oe_power_up = "low";
defparam \IN[22]~I .oe_register_mode = "none";
defparam \IN[22]~I .oe_sync_reset = "none";
defparam \IN[22]~I .operation_mode = "input";
defparam \IN[22]~I .output_async_reset = "none";
defparam \IN[22]~I .output_power_up = "low";
defparam \IN[22]~I .output_register_mode = "none";
defparam \IN[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N12
cycloneii_lcell_comb \inst3|inst2~3 (
// Equation(s):
// \inst3|inst2~3_combout  = \inst3|inst2~1_combout  $ (((\IN_SELECT~combout  & (\IN_MEM~combout [22])) # (!\IN_SELECT~combout  & ((\IN~combout [22])))))

	.dataa(\IN_MEM~combout [22]),
	.datab(\inst3|inst2~1_combout ),
	.datac(\IN~combout [22]),
	.datad(\IN_SELECT~combout ),
	.cin(gnd),
	.combout(\inst3|inst2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2~3 .lut_mask = 16'h663C;
defparam \inst3|inst2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y50_N13
cycloneii_lcell_ff \inst3|inst2~_emulated (
	.clk(\inst56~clkctrl_outclk ),
	.datain(\inst3|inst2~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst2~_emulated_regout ));

// Location: LCCOMB_X70_Y50_N6
cycloneii_lcell_comb \inst3|inst2~2 (
// Equation(s):
// \inst3|inst2~2_combout  = (\LOAD~combout  & (\inst3|inst2~_emulated_regout  $ ((\inst3|inst2~1_combout )))) # (!\LOAD~combout  & (((\PARALLEL~combout [22]))))

	.dataa(\inst3|inst2~_emulated_regout ),
	.datab(\inst3|inst2~1_combout ),
	.datac(\LOAD~combout ),
	.datad(\PARALLEL~combout [22]),
	.cin(gnd),
	.combout(\inst3|inst2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2~2 .lut_mask = 16'h6F60;
defparam \inst3|inst2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[21]));
// synopsys translate_off
defparam \PARALLEL[21]~I .input_async_reset = "none";
defparam \PARALLEL[21]~I .input_power_up = "low";
defparam \PARALLEL[21]~I .input_register_mode = "none";
defparam \PARALLEL[21]~I .input_sync_reset = "none";
defparam \PARALLEL[21]~I .oe_async_reset = "none";
defparam \PARALLEL[21]~I .oe_power_up = "low";
defparam \PARALLEL[21]~I .oe_register_mode = "none";
defparam \PARALLEL[21]~I .oe_sync_reset = "none";
defparam \PARALLEL[21]~I .operation_mode = "input";
defparam \PARALLEL[21]~I .output_async_reset = "none";
defparam \PARALLEL[21]~I .output_power_up = "low";
defparam \PARALLEL[21]~I .output_register_mode = "none";
defparam \PARALLEL[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N28
cycloneii_lcell_comb \inst3|inst3~1 (
// Equation(s):
// \inst3|inst3~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst3|inst3~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [21]))

	.dataa(\PARALLEL~combout [21]),
	.datab(\inst3|inst3~1_combout ),
	.datac(vcc),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst3|inst3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst3~1 .lut_mask = 16'hCCAA;
defparam \inst3|inst3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[21]));
// synopsys translate_off
defparam \IN[21]~I .input_async_reset = "none";
defparam \IN[21]~I .input_power_up = "low";
defparam \IN[21]~I .input_register_mode = "none";
defparam \IN[21]~I .input_sync_reset = "none";
defparam \IN[21]~I .oe_async_reset = "none";
defparam \IN[21]~I .oe_power_up = "low";
defparam \IN[21]~I .oe_register_mode = "none";
defparam \IN[21]~I .oe_sync_reset = "none";
defparam \IN[21]~I .operation_mode = "input";
defparam \IN[21]~I .output_async_reset = "none";
defparam \IN[21]~I .output_power_up = "low";
defparam \IN[21]~I .output_register_mode = "none";
defparam \IN[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[21]));
// synopsys translate_off
defparam \IN_MEM[21]~I .input_async_reset = "none";
defparam \IN_MEM[21]~I .input_power_up = "low";
defparam \IN_MEM[21]~I .input_register_mode = "none";
defparam \IN_MEM[21]~I .input_sync_reset = "none";
defparam \IN_MEM[21]~I .oe_async_reset = "none";
defparam \IN_MEM[21]~I .oe_power_up = "low";
defparam \IN_MEM[21]~I .oe_register_mode = "none";
defparam \IN_MEM[21]~I .oe_sync_reset = "none";
defparam \IN_MEM[21]~I .operation_mode = "input";
defparam \IN_MEM[21]~I .output_async_reset = "none";
defparam \IN_MEM[21]~I .output_power_up = "low";
defparam \IN_MEM[21]~I .output_register_mode = "none";
defparam \IN_MEM[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N16
cycloneii_lcell_comb \inst3|inst3~3 (
// Equation(s):
// \inst3|inst3~3_combout  = \inst3|inst3~1_combout  $ (((\IN_SELECT~combout  & ((\IN_MEM~combout [21]))) # (!\IN_SELECT~combout  & (\IN~combout [21]))))

	.dataa(\IN_SELECT~combout ),
	.datab(\inst3|inst3~1_combout ),
	.datac(\IN~combout [21]),
	.datad(\IN_MEM~combout [21]),
	.cin(gnd),
	.combout(\inst3|inst3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst3~3 .lut_mask = 16'h369C;
defparam \inst3|inst3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y50_N17
cycloneii_lcell_ff \inst3|inst3~_emulated (
	.clk(\inst56~clkctrl_outclk ),
	.datain(\inst3|inst3~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst3~_emulated_regout ));

// Location: LCCOMB_X70_Y50_N26
cycloneii_lcell_comb \inst3|inst3~2 (
// Equation(s):
// \inst3|inst3~2_combout  = (\LOAD~combout  & ((\inst3|inst3~_emulated_regout  $ (\inst3|inst3~1_combout )))) # (!\LOAD~combout  & (\PARALLEL~combout [21]))

	.dataa(\PARALLEL~combout [21]),
	.datab(\LOAD~combout ),
	.datac(\inst3|inst3~_emulated_regout ),
	.datad(\inst3|inst3~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst3~2 .lut_mask = 16'h2EE2;
defparam \inst3|inst3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N30
cycloneii_lcell_comb \inst3|inst4~1 (
// Equation(s):
// \inst3|inst4~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst3|inst4~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [20]))

	.dataa(\PARALLEL~combout [20]),
	.datab(vcc),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst3|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst4~1 .lut_mask = 16'hFA0A;
defparam \inst3|inst4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[20]));
// synopsys translate_off
defparam \IN[20]~I .input_async_reset = "none";
defparam \IN[20]~I .input_power_up = "low";
defparam \IN[20]~I .input_register_mode = "none";
defparam \IN[20]~I .input_sync_reset = "none";
defparam \IN[20]~I .oe_async_reset = "none";
defparam \IN[20]~I .oe_power_up = "low";
defparam \IN[20]~I .oe_register_mode = "none";
defparam \IN[20]~I .oe_sync_reset = "none";
defparam \IN[20]~I .operation_mode = "input";
defparam \IN[20]~I .output_async_reset = "none";
defparam \IN[20]~I .output_power_up = "low";
defparam \IN[20]~I .output_register_mode = "none";
defparam \IN[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[20]));
// synopsys translate_off
defparam \IN_MEM[20]~I .input_async_reset = "none";
defparam \IN_MEM[20]~I .input_power_up = "low";
defparam \IN_MEM[20]~I .input_register_mode = "none";
defparam \IN_MEM[20]~I .input_sync_reset = "none";
defparam \IN_MEM[20]~I .oe_async_reset = "none";
defparam \IN_MEM[20]~I .oe_power_up = "low";
defparam \IN_MEM[20]~I .oe_register_mode = "none";
defparam \IN_MEM[20]~I .oe_sync_reset = "none";
defparam \IN_MEM[20]~I .operation_mode = "input";
defparam \IN_MEM[20]~I .output_async_reset = "none";
defparam \IN_MEM[20]~I .output_power_up = "low";
defparam \IN_MEM[20]~I .output_register_mode = "none";
defparam \IN_MEM[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N20
cycloneii_lcell_comb \inst3|inst4~3 (
// Equation(s):
// \inst3|inst4~3_combout  = \inst3|inst4~1_combout  $ (((\IN_SELECT~combout  & ((\IN_MEM~combout [20]))) # (!\IN_SELECT~combout  & (\IN~combout [20]))))

	.dataa(\IN_SELECT~combout ),
	.datab(\inst3|inst4~1_combout ),
	.datac(\IN~combout [20]),
	.datad(\IN_MEM~combout [20]),
	.cin(gnd),
	.combout(\inst3|inst4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst4~3 .lut_mask = 16'h369C;
defparam \inst3|inst4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y50_N21
cycloneii_lcell_ff \inst3|inst4~_emulated (
	.clk(\inst56~clkctrl_outclk ),
	.datain(\inst3|inst4~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst4~_emulated_regout ));

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[20]));
// synopsys translate_off
defparam \PARALLEL[20]~I .input_async_reset = "none";
defparam \PARALLEL[20]~I .input_power_up = "low";
defparam \PARALLEL[20]~I .input_register_mode = "none";
defparam \PARALLEL[20]~I .input_sync_reset = "none";
defparam \PARALLEL[20]~I .oe_async_reset = "none";
defparam \PARALLEL[20]~I .oe_power_up = "low";
defparam \PARALLEL[20]~I .oe_register_mode = "none";
defparam \PARALLEL[20]~I .oe_sync_reset = "none";
defparam \PARALLEL[20]~I .operation_mode = "input";
defparam \PARALLEL[20]~I .output_async_reset = "none";
defparam \PARALLEL[20]~I .output_power_up = "low";
defparam \PARALLEL[20]~I .output_register_mode = "none";
defparam \PARALLEL[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N22
cycloneii_lcell_comb \inst3|inst4~2 (
// Equation(s):
// \inst3|inst4~2_combout  = (\LOAD~combout  & (\inst3|inst4~_emulated_regout  $ ((\inst3|inst4~1_combout )))) # (!\LOAD~combout  & (((\PARALLEL~combout [20]))))

	.dataa(\inst3|inst4~_emulated_regout ),
	.datab(\inst3|inst4~1_combout ),
	.datac(\LOAD~combout ),
	.datad(\PARALLEL~combout [20]),
	.cin(gnd),
	.combout(\inst3|inst4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst4~2 .lut_mask = 16'h6F60;
defparam \inst3|inst4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[19]));
// synopsys translate_off
defparam \PARALLEL[19]~I .input_async_reset = "none";
defparam \PARALLEL[19]~I .input_power_up = "low";
defparam \PARALLEL[19]~I .input_register_mode = "none";
defparam \PARALLEL[19]~I .input_sync_reset = "none";
defparam \PARALLEL[19]~I .oe_async_reset = "none";
defparam \PARALLEL[19]~I .oe_power_up = "low";
defparam \PARALLEL[19]~I .oe_register_mode = "none";
defparam \PARALLEL[19]~I .oe_sync_reset = "none";
defparam \PARALLEL[19]~I .operation_mode = "input";
defparam \PARALLEL[19]~I .output_async_reset = "none";
defparam \PARALLEL[19]~I .output_power_up = "low";
defparam \PARALLEL[19]~I .output_register_mode = "none";
defparam \PARALLEL[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N24
cycloneii_lcell_comb \inst1|inst1~1 (
// Equation(s):
// \inst1|inst1~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst1|inst1~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [19]))

	.dataa(\PARALLEL~combout [19]),
	.datab(vcc),
	.datac(\inst1|inst1~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst1|inst1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1~1 .lut_mask = 16'hF0AA;
defparam \inst1|inst1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[19]));
// synopsys translate_off
defparam \IN_MEM[19]~I .input_async_reset = "none";
defparam \IN_MEM[19]~I .input_power_up = "low";
defparam \IN_MEM[19]~I .input_register_mode = "none";
defparam \IN_MEM[19]~I .input_sync_reset = "none";
defparam \IN_MEM[19]~I .oe_async_reset = "none";
defparam \IN_MEM[19]~I .oe_power_up = "low";
defparam \IN_MEM[19]~I .oe_register_mode = "none";
defparam \IN_MEM[19]~I .oe_sync_reset = "none";
defparam \IN_MEM[19]~I .operation_mode = "input";
defparam \IN_MEM[19]~I .output_async_reset = "none";
defparam \IN_MEM[19]~I .output_power_up = "low";
defparam \IN_MEM[19]~I .output_register_mode = "none";
defparam \IN_MEM[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N0
cycloneii_lcell_comb \inst1|inst1~3 (
// Equation(s):
// \inst1|inst1~3_combout  = \inst1|inst1~1_combout  $ (((\IN_SELECT~combout  & ((\IN_MEM~combout [19]))) # (!\IN_SELECT~combout  & (\IN~combout [19]))))

	.dataa(\IN~combout [19]),
	.datab(\IN_MEM~combout [19]),
	.datac(\inst1|inst1~1_combout ),
	.datad(\IN_SELECT~combout ),
	.cin(gnd),
	.combout(\inst1|inst1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1~3 .lut_mask = 16'h3C5A;
defparam \inst1|inst1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y17_N1
cycloneii_lcell_ff \inst1|inst1~_emulated (
	.clk(\inst56~clkctrl_outclk ),
	.datain(\inst1|inst1~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1~_emulated_regout ));

// Location: LCCOMB_X1_Y17_N10
cycloneii_lcell_comb \inst1|inst1~2 (
// Equation(s):
// \inst1|inst1~2_combout  = (\LOAD~combout  & ((\inst1|inst1~1_combout  $ (\inst1|inst1~_emulated_regout )))) # (!\LOAD~combout  & (\PARALLEL~combout [19]))

	.dataa(\PARALLEL~combout [19]),
	.datab(\LOAD~combout ),
	.datac(\inst1|inst1~1_combout ),
	.datad(\inst1|inst1~_emulated_regout ),
	.cin(gnd),
	.combout(\inst1|inst1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1~2 .lut_mask = 16'h2EE2;
defparam \inst1|inst1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[18]));
// synopsys translate_off
defparam \PARALLEL[18]~I .input_async_reset = "none";
defparam \PARALLEL[18]~I .input_power_up = "low";
defparam \PARALLEL[18]~I .input_register_mode = "none";
defparam \PARALLEL[18]~I .input_sync_reset = "none";
defparam \PARALLEL[18]~I .oe_async_reset = "none";
defparam \PARALLEL[18]~I .oe_power_up = "low";
defparam \PARALLEL[18]~I .oe_register_mode = "none";
defparam \PARALLEL[18]~I .oe_sync_reset = "none";
defparam \PARALLEL[18]~I .operation_mode = "input";
defparam \PARALLEL[18]~I .output_async_reset = "none";
defparam \PARALLEL[18]~I .output_power_up = "low";
defparam \PARALLEL[18]~I .output_register_mode = "none";
defparam \PARALLEL[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N26
cycloneii_lcell_comb \inst1|inst2~1 (
// Equation(s):
// \inst1|inst2~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst1|inst2~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [18]))

	.dataa(\PARALLEL~combout [18]),
	.datab(vcc),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst1|inst2~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2~1 .lut_mask = 16'hFA0A;
defparam \inst1|inst2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[18]));
// synopsys translate_off
defparam \IN_MEM[18]~I .input_async_reset = "none";
defparam \IN_MEM[18]~I .input_power_up = "low";
defparam \IN_MEM[18]~I .input_register_mode = "none";
defparam \IN_MEM[18]~I .input_sync_reset = "none";
defparam \IN_MEM[18]~I .oe_async_reset = "none";
defparam \IN_MEM[18]~I .oe_power_up = "low";
defparam \IN_MEM[18]~I .oe_register_mode = "none";
defparam \IN_MEM[18]~I .oe_sync_reset = "none";
defparam \IN_MEM[18]~I .operation_mode = "input";
defparam \IN_MEM[18]~I .output_async_reset = "none";
defparam \IN_MEM[18]~I .output_power_up = "low";
defparam \IN_MEM[18]~I .output_register_mode = "none";
defparam \IN_MEM[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N20
cycloneii_lcell_comb \inst1|inst2~3 (
// Equation(s):
// \inst1|inst2~3_combout  = \inst1|inst2~1_combout  $ (((\IN_SELECT~combout  & ((\IN_MEM~combout [18]))) # (!\IN_SELECT~combout  & (\IN~combout [18]))))

	.dataa(\IN~combout [18]),
	.datab(\inst1|inst2~1_combout ),
	.datac(\IN_MEM~combout [18]),
	.datad(\IN_SELECT~combout ),
	.cin(gnd),
	.combout(\inst1|inst2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2~3 .lut_mask = 16'h3C66;
defparam \inst1|inst2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y17_N21
cycloneii_lcell_ff \inst1|inst2~_emulated (
	.clk(\inst56~clkctrl_outclk ),
	.datain(\inst1|inst2~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst2~_emulated_regout ));

// Location: LCCOMB_X1_Y17_N30
cycloneii_lcell_comb \inst1|inst2~2 (
// Equation(s):
// \inst1|inst2~2_combout  = (\LOAD~combout  & ((\inst1|inst2~1_combout  $ (\inst1|inst2~_emulated_regout )))) # (!\LOAD~combout  & (\PARALLEL~combout [18]))

	.dataa(\PARALLEL~combout [18]),
	.datab(\inst1|inst2~1_combout ),
	.datac(\inst1|inst2~_emulated_regout ),
	.datad(\LOAD~combout ),
	.cin(gnd),
	.combout(\inst1|inst2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2~2 .lut_mask = 16'h3CAA;
defparam \inst1|inst2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[17]));
// synopsys translate_off
defparam \PARALLEL[17]~I .input_async_reset = "none";
defparam \PARALLEL[17]~I .input_power_up = "low";
defparam \PARALLEL[17]~I .input_register_mode = "none";
defparam \PARALLEL[17]~I .input_sync_reset = "none";
defparam \PARALLEL[17]~I .oe_async_reset = "none";
defparam \PARALLEL[17]~I .oe_power_up = "low";
defparam \PARALLEL[17]~I .oe_register_mode = "none";
defparam \PARALLEL[17]~I .oe_sync_reset = "none";
defparam \PARALLEL[17]~I .operation_mode = "input";
defparam \PARALLEL[17]~I .output_async_reset = "none";
defparam \PARALLEL[17]~I .output_power_up = "low";
defparam \PARALLEL[17]~I .output_register_mode = "none";
defparam \PARALLEL[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N4
cycloneii_lcell_comb \inst1|inst3~1 (
// Equation(s):
// \inst1|inst3~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst1|inst3~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [17]))

	.dataa(\PARALLEL~combout [17]),
	.datab(vcc),
	.datac(\inst1|inst3~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst1|inst3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst3~1 .lut_mask = 16'hF0AA;
defparam \inst1|inst3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[17]));
// synopsys translate_off
defparam \IN[17]~I .input_async_reset = "none";
defparam \IN[17]~I .input_power_up = "low";
defparam \IN[17]~I .input_register_mode = "none";
defparam \IN[17]~I .input_sync_reset = "none";
defparam \IN[17]~I .oe_async_reset = "none";
defparam \IN[17]~I .oe_power_up = "low";
defparam \IN[17]~I .oe_register_mode = "none";
defparam \IN[17]~I .oe_sync_reset = "none";
defparam \IN[17]~I .operation_mode = "input";
defparam \IN[17]~I .output_async_reset = "none";
defparam \IN[17]~I .output_power_up = "low";
defparam \IN[17]~I .output_register_mode = "none";
defparam \IN[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N8
cycloneii_lcell_comb \inst1|inst3~3 (
// Equation(s):
// \inst1|inst3~3_combout  = \inst1|inst3~1_combout  $ (((\IN_SELECT~combout  & (\IN_MEM~combout [17])) # (!\IN_SELECT~combout  & ((\IN~combout [17])))))

	.dataa(\IN_MEM~combout [17]),
	.datab(\inst1|inst3~1_combout ),
	.datac(\IN~combout [17]),
	.datad(\IN_SELECT~combout ),
	.cin(gnd),
	.combout(\inst1|inst3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst3~3 .lut_mask = 16'h663C;
defparam \inst1|inst3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y17_N9
cycloneii_lcell_ff \inst1|inst3~_emulated (
	.clk(\inst56~clkctrl_outclk ),
	.datain(\inst1|inst3~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst3~_emulated_regout ));

// Location: LCCOMB_X1_Y17_N18
cycloneii_lcell_comb \inst1|inst3~2 (
// Equation(s):
// \inst1|inst3~2_combout  = (\LOAD~combout  & ((\inst1|inst3~1_combout  $ (\inst1|inst3~_emulated_regout )))) # (!\LOAD~combout  & (\PARALLEL~combout [17]))

	.dataa(\PARALLEL~combout [17]),
	.datab(\inst1|inst3~1_combout ),
	.datac(\inst1|inst3~_emulated_regout ),
	.datad(\LOAD~combout ),
	.cin(gnd),
	.combout(\inst1|inst3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst3~2 .lut_mask = 16'h3CAA;
defparam \inst1|inst3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[16]));
// synopsys translate_off
defparam \IN_MEM[16]~I .input_async_reset = "none";
defparam \IN_MEM[16]~I .input_power_up = "low";
defparam \IN_MEM[16]~I .input_register_mode = "none";
defparam \IN_MEM[16]~I .input_sync_reset = "none";
defparam \IN_MEM[16]~I .oe_async_reset = "none";
defparam \IN_MEM[16]~I .oe_power_up = "low";
defparam \IN_MEM[16]~I .oe_register_mode = "none";
defparam \IN_MEM[16]~I .oe_sync_reset = "none";
defparam \IN_MEM[16]~I .operation_mode = "input";
defparam \IN_MEM[16]~I .output_async_reset = "none";
defparam \IN_MEM[16]~I .output_power_up = "low";
defparam \IN_MEM[16]~I .output_register_mode = "none";
defparam \IN_MEM[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[16]));
// synopsys translate_off
defparam \IN[16]~I .input_async_reset = "none";
defparam \IN[16]~I .input_power_up = "low";
defparam \IN[16]~I .input_register_mode = "none";
defparam \IN[16]~I .input_sync_reset = "none";
defparam \IN[16]~I .oe_async_reset = "none";
defparam \IN[16]~I .oe_power_up = "low";
defparam \IN[16]~I .oe_register_mode = "none";
defparam \IN[16]~I .oe_sync_reset = "none";
defparam \IN[16]~I .operation_mode = "input";
defparam \IN[16]~I .output_async_reset = "none";
defparam \IN[16]~I .output_power_up = "low";
defparam \IN[16]~I .output_register_mode = "none";
defparam \IN[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N12
cycloneii_lcell_comb \inst1|inst4~3 (
// Equation(s):
// \inst1|inst4~3_combout  = \inst1|inst4~1_combout  $ (((\IN_SELECT~combout  & (\IN_MEM~combout [16])) # (!\IN_SELECT~combout  & ((\IN~combout [16])))))

	.dataa(\inst1|inst4~1_combout ),
	.datab(\IN_MEM~combout [16]),
	.datac(\IN~combout [16]),
	.datad(\IN_SELECT~combout ),
	.cin(gnd),
	.combout(\inst1|inst4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst4~3 .lut_mask = 16'h665A;
defparam \inst1|inst4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y17_N13
cycloneii_lcell_ff \inst1|inst4~_emulated (
	.clk(\inst56~clkctrl_outclk ),
	.datain(\inst1|inst4~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst4~_emulated_regout ));

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[16]));
// synopsys translate_off
defparam \PARALLEL[16]~I .input_async_reset = "none";
defparam \PARALLEL[16]~I .input_power_up = "low";
defparam \PARALLEL[16]~I .input_register_mode = "none";
defparam \PARALLEL[16]~I .input_sync_reset = "none";
defparam \PARALLEL[16]~I .oe_async_reset = "none";
defparam \PARALLEL[16]~I .oe_power_up = "low";
defparam \PARALLEL[16]~I .oe_register_mode = "none";
defparam \PARALLEL[16]~I .oe_sync_reset = "none";
defparam \PARALLEL[16]~I .operation_mode = "input";
defparam \PARALLEL[16]~I .output_async_reset = "none";
defparam \PARALLEL[16]~I .output_power_up = "low";
defparam \PARALLEL[16]~I .output_register_mode = "none";
defparam \PARALLEL[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N6
cycloneii_lcell_comb \inst1|inst4~1 (
// Equation(s):
// \inst1|inst4~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst1|inst4~1_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\PARALLEL~combout [16])))

	.dataa(\inst1|inst4~1_combout ),
	.datab(vcc),
	.datac(\PARALLEL~combout [16]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst1|inst4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst4~1 .lut_mask = 16'hAAF0;
defparam \inst1|inst4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N22
cycloneii_lcell_comb \inst1|inst4~2 (
// Equation(s):
// \inst1|inst4~2_combout  = (\LOAD~combout  & (\inst1|inst4~_emulated_regout  $ (((\inst1|inst4~1_combout ))))) # (!\LOAD~combout  & (((\PARALLEL~combout [16]))))

	.dataa(\inst1|inst4~_emulated_regout ),
	.datab(\LOAD~combout ),
	.datac(\PARALLEL~combout [16]),
	.datad(\inst1|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst4~2 .lut_mask = 16'h74B8;
defparam \inst1|inst4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N24
cycloneii_lcell_comb \inst6|inst1~1 (
// Equation(s):
// \inst6|inst1~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst6|inst1~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [15]))

	.dataa(\PARALLEL~combout [15]),
	.datab(vcc),
	.datac(\inst6|inst1~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|inst1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst1~1 .lut_mask = 16'hF0AA;
defparam \inst6|inst1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[15]));
// synopsys translate_off
defparam \IN[15]~I .input_async_reset = "none";
defparam \IN[15]~I .input_power_up = "low";
defparam \IN[15]~I .input_register_mode = "none";
defparam \IN[15]~I .input_sync_reset = "none";
defparam \IN[15]~I .oe_async_reset = "none";
defparam \IN[15]~I .oe_power_up = "low";
defparam \IN[15]~I .oe_register_mode = "none";
defparam \IN[15]~I .oe_sync_reset = "none";
defparam \IN[15]~I .operation_mode = "input";
defparam \IN[15]~I .output_async_reset = "none";
defparam \IN[15]~I .output_power_up = "low";
defparam \IN[15]~I .output_register_mode = "none";
defparam \IN[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N8
cycloneii_lcell_comb \inst6|inst1~3 (
// Equation(s):
// \inst6|inst1~3_combout  = \inst6|inst1~1_combout  $ (((\IN_SELECT~combout  & (\IN_MEM~combout [15])) # (!\IN_SELECT~combout  & ((\IN~combout [15])))))

	.dataa(\IN_MEM~combout [15]),
	.datab(\IN~combout [15]),
	.datac(\inst6|inst1~1_combout ),
	.datad(\IN_SELECT~combout ),
	.cin(gnd),
	.combout(\inst6|inst1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst1~3 .lut_mask = 16'h5A3C;
defparam \inst6|inst1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y32_N9
cycloneii_lcell_ff \inst6|inst1~_emulated (
	.clk(\inst56~clkctrl_outclk ),
	.datain(\inst6|inst1~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst1~_emulated_regout ));

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[15]));
// synopsys translate_off
defparam \PARALLEL[15]~I .input_async_reset = "none";
defparam \PARALLEL[15]~I .input_power_up = "low";
defparam \PARALLEL[15]~I .input_register_mode = "none";
defparam \PARALLEL[15]~I .input_sync_reset = "none";
defparam \PARALLEL[15]~I .oe_async_reset = "none";
defparam \PARALLEL[15]~I .oe_power_up = "low";
defparam \PARALLEL[15]~I .oe_register_mode = "none";
defparam \PARALLEL[15]~I .oe_sync_reset = "none";
defparam \PARALLEL[15]~I .operation_mode = "input";
defparam \PARALLEL[15]~I .output_async_reset = "none";
defparam \PARALLEL[15]~I .output_power_up = "low";
defparam \PARALLEL[15]~I .output_register_mode = "none";
defparam \PARALLEL[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N2
cycloneii_lcell_comb \inst6|inst1~2 (
// Equation(s):
// \inst6|inst1~2_combout  = (\LOAD~combout  & (\inst6|inst1~1_combout  $ ((\inst6|inst1~_emulated_regout )))) # (!\LOAD~combout  & (((\PARALLEL~combout [15]))))

	.dataa(\inst6|inst1~1_combout ),
	.datab(\LOAD~combout ),
	.datac(\inst6|inst1~_emulated_regout ),
	.datad(\PARALLEL~combout [15]),
	.cin(gnd),
	.combout(\inst6|inst1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst1~2 .lut_mask = 16'h7B48;
defparam \inst6|inst1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[14]));
// synopsys translate_off
defparam \PARALLEL[14]~I .input_async_reset = "none";
defparam \PARALLEL[14]~I .input_power_up = "low";
defparam \PARALLEL[14]~I .input_register_mode = "none";
defparam \PARALLEL[14]~I .input_sync_reset = "none";
defparam \PARALLEL[14]~I .oe_async_reset = "none";
defparam \PARALLEL[14]~I .oe_power_up = "low";
defparam \PARALLEL[14]~I .oe_register_mode = "none";
defparam \PARALLEL[14]~I .oe_sync_reset = "none";
defparam \PARALLEL[14]~I .operation_mode = "input";
defparam \PARALLEL[14]~I .output_async_reset = "none";
defparam \PARALLEL[14]~I .output_power_up = "low";
defparam \PARALLEL[14]~I .output_register_mode = "none";
defparam \PARALLEL[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N18
cycloneii_lcell_comb \inst6|inst2~1 (
// Equation(s):
// \inst6|inst2~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst6|inst2~1_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\PARALLEL~combout [14])))

	.dataa(vcc),
	.datab(\inst6|inst2~1_combout ),
	.datac(\PARALLEL~combout [14]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|inst2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst2~1 .lut_mask = 16'hCCF0;
defparam \inst6|inst2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[14]));
// synopsys translate_off
defparam \IN[14]~I .input_async_reset = "none";
defparam \IN[14]~I .input_power_up = "low";
defparam \IN[14]~I .input_register_mode = "none";
defparam \IN[14]~I .input_sync_reset = "none";
defparam \IN[14]~I .oe_async_reset = "none";
defparam \IN[14]~I .oe_power_up = "low";
defparam \IN[14]~I .oe_register_mode = "none";
defparam \IN[14]~I .oe_sync_reset = "none";
defparam \IN[14]~I .operation_mode = "input";
defparam \IN[14]~I .output_async_reset = "none";
defparam \IN[14]~I .output_power_up = "low";
defparam \IN[14]~I .output_register_mode = "none";
defparam \IN[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N12
cycloneii_lcell_comb \inst6|inst2~3 (
// Equation(s):
// \inst6|inst2~3_combout  = \inst6|inst2~1_combout  $ (((\IN_SELECT~combout  & (\IN_MEM~combout [14])) # (!\IN_SELECT~combout  & ((\IN~combout [14])))))

	.dataa(\IN_MEM~combout [14]),
	.datab(\inst6|inst2~1_combout ),
	.datac(\IN~combout [14]),
	.datad(\IN_SELECT~combout ),
	.cin(gnd),
	.combout(\inst6|inst2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst2~3 .lut_mask = 16'h663C;
defparam \inst6|inst2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y32_N13
cycloneii_lcell_ff \inst6|inst2~_emulated (
	.clk(\inst56~clkctrl_outclk ),
	.datain(\inst6|inst2~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst2~_emulated_regout ));

// Location: LCCOMB_X1_Y32_N22
cycloneii_lcell_comb \inst6|inst2~2 (
// Equation(s):
// \inst6|inst2~2_combout  = (\LOAD~combout  & (\inst6|inst2~_emulated_regout  $ (((\inst6|inst2~1_combout ))))) # (!\LOAD~combout  & (((\PARALLEL~combout [14]))))

	.dataa(\inst6|inst2~_emulated_regout ),
	.datab(\LOAD~combout ),
	.datac(\PARALLEL~combout [14]),
	.datad(\inst6|inst2~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst2~2 .lut_mask = 16'h74B8;
defparam \inst6|inst2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[13]));
// synopsys translate_off
defparam \PARALLEL[13]~I .input_async_reset = "none";
defparam \PARALLEL[13]~I .input_power_up = "low";
defparam \PARALLEL[13]~I .input_register_mode = "none";
defparam \PARALLEL[13]~I .input_sync_reset = "none";
defparam \PARALLEL[13]~I .oe_async_reset = "none";
defparam \PARALLEL[13]~I .oe_power_up = "low";
defparam \PARALLEL[13]~I .oe_register_mode = "none";
defparam \PARALLEL[13]~I .oe_sync_reset = "none";
defparam \PARALLEL[13]~I .operation_mode = "input";
defparam \PARALLEL[13]~I .output_async_reset = "none";
defparam \PARALLEL[13]~I .output_power_up = "low";
defparam \PARALLEL[13]~I .output_register_mode = "none";
defparam \PARALLEL[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N20
cycloneii_lcell_comb \inst6|inst3~1 (
// Equation(s):
// \inst6|inst3~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst6|inst3~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [13]))

	.dataa(\PARALLEL~combout [13]),
	.datab(vcc),
	.datac(\inst6|inst3~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|inst3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst3~1 .lut_mask = 16'hF0AA;
defparam \inst6|inst3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[13]));
// synopsys translate_off
defparam \IN_MEM[13]~I .input_async_reset = "none";
defparam \IN_MEM[13]~I .input_power_up = "low";
defparam \IN_MEM[13]~I .input_register_mode = "none";
defparam \IN_MEM[13]~I .input_sync_reset = "none";
defparam \IN_MEM[13]~I .oe_async_reset = "none";
defparam \IN_MEM[13]~I .oe_power_up = "low";
defparam \IN_MEM[13]~I .oe_register_mode = "none";
defparam \IN_MEM[13]~I .oe_sync_reset = "none";
defparam \IN_MEM[13]~I .operation_mode = "input";
defparam \IN_MEM[13]~I .output_async_reset = "none";
defparam \IN_MEM[13]~I .output_power_up = "low";
defparam \IN_MEM[13]~I .output_register_mode = "none";
defparam \IN_MEM[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[13]));
// synopsys translate_off
defparam \IN[13]~I .input_async_reset = "none";
defparam \IN[13]~I .input_power_up = "low";
defparam \IN[13]~I .input_register_mode = "none";
defparam \IN[13]~I .input_sync_reset = "none";
defparam \IN[13]~I .oe_async_reset = "none";
defparam \IN[13]~I .oe_power_up = "low";
defparam \IN[13]~I .oe_register_mode = "none";
defparam \IN[13]~I .oe_sync_reset = "none";
defparam \IN[13]~I .operation_mode = "input";
defparam \IN[13]~I .output_async_reset = "none";
defparam \IN[13]~I .output_power_up = "low";
defparam \IN[13]~I .output_register_mode = "none";
defparam \IN[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N0
cycloneii_lcell_comb \inst6|inst3~3 (
// Equation(s):
// \inst6|inst3~3_combout  = \inst6|inst3~1_combout  $ (((\IN_SELECT~combout  & (\IN_MEM~combout [13])) # (!\IN_SELECT~combout  & ((\IN~combout [13])))))

	.dataa(\inst6|inst3~1_combout ),
	.datab(\IN_MEM~combout [13]),
	.datac(\IN~combout [13]),
	.datad(\IN_SELECT~combout ),
	.cin(gnd),
	.combout(\inst6|inst3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst3~3 .lut_mask = 16'h665A;
defparam \inst6|inst3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y32_N1
cycloneii_lcell_ff \inst6|inst3~_emulated (
	.clk(\inst56~clkctrl_outclk ),
	.datain(\inst6|inst3~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst3~_emulated_regout ));

// Location: LCCOMB_X1_Y32_N10
cycloneii_lcell_comb \inst6|inst3~2 (
// Equation(s):
// \inst6|inst3~2_combout  = (\LOAD~combout  & ((\inst6|inst3~1_combout  $ (\inst6|inst3~_emulated_regout )))) # (!\LOAD~combout  & (\PARALLEL~combout [13]))

	.dataa(\PARALLEL~combout [13]),
	.datab(\LOAD~combout ),
	.datac(\inst6|inst3~1_combout ),
	.datad(\inst6|inst3~_emulated_regout ),
	.cin(gnd),
	.combout(\inst6|inst3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst3~2 .lut_mask = 16'h2EE2;
defparam \inst6|inst3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[12]));
// synopsys translate_off
defparam \PARALLEL[12]~I .input_async_reset = "none";
defparam \PARALLEL[12]~I .input_power_up = "low";
defparam \PARALLEL[12]~I .input_register_mode = "none";
defparam \PARALLEL[12]~I .input_sync_reset = "none";
defparam \PARALLEL[12]~I .oe_async_reset = "none";
defparam \PARALLEL[12]~I .oe_power_up = "low";
defparam \PARALLEL[12]~I .oe_register_mode = "none";
defparam \PARALLEL[12]~I .oe_sync_reset = "none";
defparam \PARALLEL[12]~I .operation_mode = "input";
defparam \PARALLEL[12]~I .output_async_reset = "none";
defparam \PARALLEL[12]~I .output_power_up = "low";
defparam \PARALLEL[12]~I .output_register_mode = "none";
defparam \PARALLEL[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N30
cycloneii_lcell_comb \inst6|inst4~1 (
// Equation(s):
// \inst6|inst4~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst6|inst4~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [12]))

	.dataa(\PARALLEL~combout [12]),
	.datab(vcc),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst6|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst4~1 .lut_mask = 16'hFA0A;
defparam \inst6|inst4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[12]));
// synopsys translate_off
defparam \IN_MEM[12]~I .input_async_reset = "none";
defparam \IN_MEM[12]~I .input_power_up = "low";
defparam \IN_MEM[12]~I .input_register_mode = "none";
defparam \IN_MEM[12]~I .input_sync_reset = "none";
defparam \IN_MEM[12]~I .oe_async_reset = "none";
defparam \IN_MEM[12]~I .oe_power_up = "low";
defparam \IN_MEM[12]~I .oe_register_mode = "none";
defparam \IN_MEM[12]~I .oe_sync_reset = "none";
defparam \IN_MEM[12]~I .operation_mode = "input";
defparam \IN_MEM[12]~I .output_async_reset = "none";
defparam \IN_MEM[12]~I .output_power_up = "low";
defparam \IN_MEM[12]~I .output_register_mode = "none";
defparam \IN_MEM[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N28
cycloneii_lcell_comb \inst6|inst4~3 (
// Equation(s):
// \inst6|inst4~3_combout  = \inst6|inst4~1_combout  $ (((\IN_SELECT~combout  & ((\IN_MEM~combout [12]))) # (!\IN_SELECT~combout  & (\IN~combout [12]))))

	.dataa(\IN~combout [12]),
	.datab(\inst6|inst4~1_combout ),
	.datac(\IN_MEM~combout [12]),
	.datad(\IN_SELECT~combout ),
	.cin(gnd),
	.combout(\inst6|inst4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst4~3 .lut_mask = 16'h3C66;
defparam \inst6|inst4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y32_N29
cycloneii_lcell_ff \inst6|inst4~_emulated (
	.clk(\inst56~clkctrl_outclk ),
	.datain(\inst6|inst4~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst4~_emulated_regout ));

// Location: LCCOMB_X1_Y32_N14
cycloneii_lcell_comb \inst6|inst4~2 (
// Equation(s):
// \inst6|inst4~2_combout  = (\LOAD~combout  & ((\inst6|inst4~1_combout  $ (\inst6|inst4~_emulated_regout )))) # (!\LOAD~combout  & (\PARALLEL~combout [12]))

	.dataa(\PARALLEL~combout [12]),
	.datab(\inst6|inst4~1_combout ),
	.datac(\inst6|inst4~_emulated_regout ),
	.datad(\LOAD~combout ),
	.cin(gnd),
	.combout(\inst6|inst4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst4~2 .lut_mask = 16'h3CAA;
defparam \inst6|inst4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[11]));
// synopsys translate_off
defparam \PARALLEL[11]~I .input_async_reset = "none";
defparam \PARALLEL[11]~I .input_power_up = "low";
defparam \PARALLEL[11]~I .input_register_mode = "none";
defparam \PARALLEL[11]~I .input_sync_reset = "none";
defparam \PARALLEL[11]~I .oe_async_reset = "none";
defparam \PARALLEL[11]~I .oe_power_up = "low";
defparam \PARALLEL[11]~I .oe_register_mode = "none";
defparam \PARALLEL[11]~I .oe_sync_reset = "none";
defparam \PARALLEL[11]~I .operation_mode = "input";
defparam \PARALLEL[11]~I .output_async_reset = "none";
defparam \PARALLEL[11]~I .output_power_up = "low";
defparam \PARALLEL[11]~I .output_register_mode = "none";
defparam \PARALLEL[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N24
cycloneii_lcell_comb \inst4|inst1~1 (
// Equation(s):
// \inst4|inst1~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst4|inst1~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [11]))

	.dataa(vcc),
	.datab(\PARALLEL~combout [11]),
	.datac(\inst4|inst1~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|inst1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1~1 .lut_mask = 16'hF0CC;
defparam \inst4|inst1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[11]));
// synopsys translate_off
defparam \IN_MEM[11]~I .input_async_reset = "none";
defparam \IN_MEM[11]~I .input_power_up = "low";
defparam \IN_MEM[11]~I .input_register_mode = "none";
defparam \IN_MEM[11]~I .input_sync_reset = "none";
defparam \IN_MEM[11]~I .oe_async_reset = "none";
defparam \IN_MEM[11]~I .oe_power_up = "low";
defparam \IN_MEM[11]~I .oe_register_mode = "none";
defparam \IN_MEM[11]~I .oe_sync_reset = "none";
defparam \IN_MEM[11]~I .operation_mode = "input";
defparam \IN_MEM[11]~I .output_async_reset = "none";
defparam \IN_MEM[11]~I .output_power_up = "low";
defparam \IN_MEM[11]~I .output_register_mode = "none";
defparam \IN_MEM[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N8
cycloneii_lcell_comb \inst4|inst1~3 (
// Equation(s):
// \inst4|inst1~3_combout  = \inst4|inst1~1_combout  $ (((\IN_SELECT~combout  & ((\IN_MEM~combout [11]))) # (!\IN_SELECT~combout  & (\IN~combout [11]))))

	.dataa(\IN~combout [11]),
	.datab(\IN_SELECT~combout ),
	.datac(\inst4|inst1~1_combout ),
	.datad(\IN_MEM~combout [11]),
	.cin(gnd),
	.combout(\inst4|inst1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1~3 .lut_mask = 16'h1ED2;
defparam \inst4|inst1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y50_N9
cycloneii_lcell_ff \inst4|inst1~_emulated (
	.clk(\inst56~clkctrl_outclk ),
	.datain(\inst4|inst1~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst1~_emulated_regout ));

// Location: LCCOMB_X1_Y50_N18
cycloneii_lcell_comb \inst4|inst1~2 (
// Equation(s):
// \inst4|inst1~2_combout  = (\LOAD~combout  & (\inst4|inst1~1_combout  $ (((\inst4|inst1~_emulated_regout ))))) # (!\LOAD~combout  & (((\PARALLEL~combout [11]))))

	.dataa(\inst4|inst1~1_combout ),
	.datab(\PARALLEL~combout [11]),
	.datac(\inst4|inst1~_emulated_regout ),
	.datad(\LOAD~combout ),
	.cin(gnd),
	.combout(\inst4|inst1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1~2 .lut_mask = 16'h5ACC;
defparam \inst4|inst1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[10]));
// synopsys translate_off
defparam \PARALLEL[10]~I .input_async_reset = "none";
defparam \PARALLEL[10]~I .input_power_up = "low";
defparam \PARALLEL[10]~I .input_register_mode = "none";
defparam \PARALLEL[10]~I .input_sync_reset = "none";
defparam \PARALLEL[10]~I .oe_async_reset = "none";
defparam \PARALLEL[10]~I .oe_power_up = "low";
defparam \PARALLEL[10]~I .oe_register_mode = "none";
defparam \PARALLEL[10]~I .oe_sync_reset = "none";
defparam \PARALLEL[10]~I .operation_mode = "input";
defparam \PARALLEL[10]~I .output_async_reset = "none";
defparam \PARALLEL[10]~I .output_power_up = "low";
defparam \PARALLEL[10]~I .output_register_mode = "none";
defparam \PARALLEL[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N10
cycloneii_lcell_comb \inst4|inst2~1 (
// Equation(s):
// \inst4|inst2~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst4|inst2~1_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\PARALLEL~combout [10])))

	.dataa(\inst4|inst2~1_combout ),
	.datab(\PARALLEL~combout [10]),
	.datac(vcc),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|inst2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst2~1 .lut_mask = 16'hAACC;
defparam \inst4|inst2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[10]));
// synopsys translate_off
defparam \IN[10]~I .input_async_reset = "none";
defparam \IN[10]~I .input_power_up = "low";
defparam \IN[10]~I .input_register_mode = "none";
defparam \IN[10]~I .input_sync_reset = "none";
defparam \IN[10]~I .oe_async_reset = "none";
defparam \IN[10]~I .oe_power_up = "low";
defparam \IN[10]~I .oe_register_mode = "none";
defparam \IN[10]~I .oe_sync_reset = "none";
defparam \IN[10]~I .operation_mode = "input";
defparam \IN[10]~I .output_async_reset = "none";
defparam \IN[10]~I .output_power_up = "low";
defparam \IN[10]~I .output_register_mode = "none";
defparam \IN[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[10]));
// synopsys translate_off
defparam \IN_MEM[10]~I .input_async_reset = "none";
defparam \IN_MEM[10]~I .input_power_up = "low";
defparam \IN_MEM[10]~I .input_register_mode = "none";
defparam \IN_MEM[10]~I .input_sync_reset = "none";
defparam \IN_MEM[10]~I .oe_async_reset = "none";
defparam \IN_MEM[10]~I .oe_power_up = "low";
defparam \IN_MEM[10]~I .oe_register_mode = "none";
defparam \IN_MEM[10]~I .oe_sync_reset = "none";
defparam \IN_MEM[10]~I .operation_mode = "input";
defparam \IN_MEM[10]~I .output_async_reset = "none";
defparam \IN_MEM[10]~I .output_power_up = "low";
defparam \IN_MEM[10]~I .output_register_mode = "none";
defparam \IN_MEM[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N12
cycloneii_lcell_comb \inst4|inst2~3 (
// Equation(s):
// \inst4|inst2~3_combout  = \inst4|inst2~1_combout  $ (((\IN_SELECT~combout  & ((\IN_MEM~combout [10]))) # (!\IN_SELECT~combout  & (\IN~combout [10]))))

	.dataa(\inst4|inst2~1_combout ),
	.datab(\IN_SELECT~combout ),
	.datac(\IN~combout [10]),
	.datad(\IN_MEM~combout [10]),
	.cin(gnd),
	.combout(\inst4|inst2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst2~3 .lut_mask = 16'h569A;
defparam \inst4|inst2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y50_N13
cycloneii_lcell_ff \inst4|inst2~_emulated (
	.clk(\inst56~clkctrl_outclk ),
	.datain(\inst4|inst2~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst2~_emulated_regout ));

// Location: LCCOMB_X1_Y50_N6
cycloneii_lcell_comb \inst4|inst2~2 (
// Equation(s):
// \inst4|inst2~2_combout  = (\LOAD~combout  & (\inst4|inst2~1_combout  $ (((\inst4|inst2~_emulated_regout ))))) # (!\LOAD~combout  & (((\PARALLEL~combout [10]))))

	.dataa(\inst4|inst2~1_combout ),
	.datab(\PARALLEL~combout [10]),
	.datac(\LOAD~combout ),
	.datad(\inst4|inst2~_emulated_regout ),
	.cin(gnd),
	.combout(\inst4|inst2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst2~2 .lut_mask = 16'h5CAC;
defparam \inst4|inst2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[9]));
// synopsys translate_off
defparam \PARALLEL[9]~I .input_async_reset = "none";
defparam \PARALLEL[9]~I .input_power_up = "low";
defparam \PARALLEL[9]~I .input_register_mode = "none";
defparam \PARALLEL[9]~I .input_sync_reset = "none";
defparam \PARALLEL[9]~I .oe_async_reset = "none";
defparam \PARALLEL[9]~I .oe_power_up = "low";
defparam \PARALLEL[9]~I .oe_register_mode = "none";
defparam \PARALLEL[9]~I .oe_sync_reset = "none";
defparam \PARALLEL[9]~I .operation_mode = "input";
defparam \PARALLEL[9]~I .output_async_reset = "none";
defparam \PARALLEL[9]~I .output_power_up = "low";
defparam \PARALLEL[9]~I .output_register_mode = "none";
defparam \PARALLEL[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N4
cycloneii_lcell_comb \inst4|inst3~1 (
// Equation(s):
// \inst4|inst3~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst4|inst3~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [9]))

	.dataa(\PARALLEL~combout [9]),
	.datab(vcc),
	.datac(\inst4|inst3~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|inst3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3~1 .lut_mask = 16'hF0AA;
defparam \inst4|inst3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[9]));
// synopsys translate_off
defparam \IN_MEM[9]~I .input_async_reset = "none";
defparam \IN_MEM[9]~I .input_power_up = "low";
defparam \IN_MEM[9]~I .input_register_mode = "none";
defparam \IN_MEM[9]~I .input_sync_reset = "none";
defparam \IN_MEM[9]~I .oe_async_reset = "none";
defparam \IN_MEM[9]~I .oe_power_up = "low";
defparam \IN_MEM[9]~I .oe_register_mode = "none";
defparam \IN_MEM[9]~I .oe_sync_reset = "none";
defparam \IN_MEM[9]~I .operation_mode = "input";
defparam \IN_MEM[9]~I .output_async_reset = "none";
defparam \IN_MEM[9]~I .output_power_up = "low";
defparam \IN_MEM[9]~I .output_register_mode = "none";
defparam \IN_MEM[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N0
cycloneii_lcell_comb \inst4|inst3~3 (
// Equation(s):
// \inst4|inst3~3_combout  = \inst4|inst3~1_combout  $ (((\IN_SELECT~combout  & ((\IN_MEM~combout [9]))) # (!\IN_SELECT~combout  & (\IN~combout [9]))))

	.dataa(\IN~combout [9]),
	.datab(\inst4|inst3~1_combout ),
	.datac(\IN_MEM~combout [9]),
	.datad(\IN_SELECT~combout ),
	.cin(gnd),
	.combout(\inst4|inst3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3~3 .lut_mask = 16'h3C66;
defparam \inst4|inst3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y50_N1
cycloneii_lcell_ff \inst4|inst3~_emulated (
	.clk(\inst56~clkctrl_outclk ),
	.datain(\inst4|inst3~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst3~_emulated_regout ));

// Location: LCCOMB_X1_Y50_N26
cycloneii_lcell_comb \inst4|inst3~2 (
// Equation(s):
// \inst4|inst3~2_combout  = (\LOAD~combout  & ((\inst4|inst3~1_combout  $ (\inst4|inst3~_emulated_regout )))) # (!\LOAD~combout  & (\PARALLEL~combout [9]))

	.dataa(\PARALLEL~combout [9]),
	.datab(\inst4|inst3~1_combout ),
	.datac(\LOAD~combout ),
	.datad(\inst4|inst3~_emulated_regout ),
	.cin(gnd),
	.combout(\inst4|inst3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3~2 .lut_mask = 16'h3ACA;
defparam \inst4|inst3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[8]));
// synopsys translate_off
defparam \PARALLEL[8]~I .input_async_reset = "none";
defparam \PARALLEL[8]~I .input_power_up = "low";
defparam \PARALLEL[8]~I .input_register_mode = "none";
defparam \PARALLEL[8]~I .input_sync_reset = "none";
defparam \PARALLEL[8]~I .oe_async_reset = "none";
defparam \PARALLEL[8]~I .oe_power_up = "low";
defparam \PARALLEL[8]~I .oe_register_mode = "none";
defparam \PARALLEL[8]~I .oe_sync_reset = "none";
defparam \PARALLEL[8]~I .operation_mode = "input";
defparam \PARALLEL[8]~I .output_async_reset = "none";
defparam \PARALLEL[8]~I .output_power_up = "low";
defparam \PARALLEL[8]~I .output_register_mode = "none";
defparam \PARALLEL[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N30
cycloneii_lcell_comb \inst4|inst4~1 (
// Equation(s):
// \inst4|inst4~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst4|inst4~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [8]))

	.dataa(\PARALLEL~combout [8]),
	.datab(vcc),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst4|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst4|inst4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst4~1 .lut_mask = 16'hFA0A;
defparam \inst4|inst4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[8]));
// synopsys translate_off
defparam \IN[8]~I .input_async_reset = "none";
defparam \IN[8]~I .input_power_up = "low";
defparam \IN[8]~I .input_register_mode = "none";
defparam \IN[8]~I .input_sync_reset = "none";
defparam \IN[8]~I .oe_async_reset = "none";
defparam \IN[8]~I .oe_power_up = "low";
defparam \IN[8]~I .oe_register_mode = "none";
defparam \IN[8]~I .oe_sync_reset = "none";
defparam \IN[8]~I .operation_mode = "input";
defparam \IN[8]~I .output_async_reset = "none";
defparam \IN[8]~I .output_power_up = "low";
defparam \IN[8]~I .output_register_mode = "none";
defparam \IN[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N28
cycloneii_lcell_comb \inst4|inst4~3 (
// Equation(s):
// \inst4|inst4~3_combout  = \inst4|inst4~1_combout  $ (((\IN_SELECT~combout  & (\IN_MEM~combout [8])) # (!\IN_SELECT~combout  & ((\IN~combout [8])))))

	.dataa(\IN_MEM~combout [8]),
	.datab(\IN_SELECT~combout ),
	.datac(\IN~combout [8]),
	.datad(\inst4|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst4|inst4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst4~3 .lut_mask = 16'h47B8;
defparam \inst4|inst4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y50_N29
cycloneii_lcell_ff \inst4|inst4~_emulated (
	.clk(\inst56~clkctrl_outclk ),
	.datain(\inst4|inst4~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst4~_emulated_regout ));

// Location: LCCOMB_X1_Y50_N22
cycloneii_lcell_comb \inst4|inst4~2 (
// Equation(s):
// \inst4|inst4~2_combout  = (\LOAD~combout  & ((\inst4|inst4~1_combout  $ (\inst4|inst4~_emulated_regout )))) # (!\LOAD~combout  & (\PARALLEL~combout [8]))

	.dataa(\PARALLEL~combout [8]),
	.datab(\inst4|inst4~1_combout ),
	.datac(\LOAD~combout ),
	.datad(\inst4|inst4~_emulated_regout ),
	.cin(gnd),
	.combout(\inst4|inst4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst4~2 .lut_mask = 16'h3ACA;
defparam \inst4|inst4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[7]));
// synopsys translate_off
defparam \PARALLEL[7]~I .input_async_reset = "none";
defparam \PARALLEL[7]~I .input_power_up = "low";
defparam \PARALLEL[7]~I .input_register_mode = "none";
defparam \PARALLEL[7]~I .input_sync_reset = "none";
defparam \PARALLEL[7]~I .oe_async_reset = "none";
defparam \PARALLEL[7]~I .oe_power_up = "low";
defparam \PARALLEL[7]~I .oe_register_mode = "none";
defparam \PARALLEL[7]~I .oe_sync_reset = "none";
defparam \PARALLEL[7]~I .operation_mode = "input";
defparam \PARALLEL[7]~I .output_async_reset = "none";
defparam \PARALLEL[7]~I .output_power_up = "low";
defparam \PARALLEL[7]~I .output_register_mode = "none";
defparam \PARALLEL[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N24
cycloneii_lcell_comb \inst2|inst1~1 (
// Equation(s):
// \inst2|inst1~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst2|inst1~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [7]))

	.dataa(\PARALLEL~combout [7]),
	.datab(vcc),
	.datac(\inst2|inst1~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|inst1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst1~1 .lut_mask = 16'hF0AA;
defparam \inst2|inst1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[7]));
// synopsys translate_off
defparam \IN_MEM[7]~I .input_async_reset = "none";
defparam \IN_MEM[7]~I .input_power_up = "low";
defparam \IN_MEM[7]~I .input_register_mode = "none";
defparam \IN_MEM[7]~I .input_sync_reset = "none";
defparam \IN_MEM[7]~I .oe_async_reset = "none";
defparam \IN_MEM[7]~I .oe_power_up = "low";
defparam \IN_MEM[7]~I .oe_register_mode = "none";
defparam \IN_MEM[7]~I .oe_sync_reset = "none";
defparam \IN_MEM[7]~I .operation_mode = "input";
defparam \IN_MEM[7]~I .output_async_reset = "none";
defparam \IN_MEM[7]~I .output_power_up = "low";
defparam \IN_MEM[7]~I .output_register_mode = "none";
defparam \IN_MEM[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[7]));
// synopsys translate_off
defparam \IN[7]~I .input_async_reset = "none";
defparam \IN[7]~I .input_power_up = "low";
defparam \IN[7]~I .input_register_mode = "none";
defparam \IN[7]~I .input_sync_reset = "none";
defparam \IN[7]~I .oe_async_reset = "none";
defparam \IN[7]~I .oe_power_up = "low";
defparam \IN[7]~I .oe_register_mode = "none";
defparam \IN[7]~I .oe_sync_reset = "none";
defparam \IN[7]~I .operation_mode = "input";
defparam \IN[7]~I .output_async_reset = "none";
defparam \IN[7]~I .output_power_up = "low";
defparam \IN[7]~I .output_register_mode = "none";
defparam \IN[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N0
cycloneii_lcell_comb \inst2|inst1~3 (
// Equation(s):
// \inst2|inst1~3_combout  = \inst2|inst1~1_combout  $ (((\IN_SELECT~combout  & (\IN_MEM~combout [7])) # (!\IN_SELECT~combout  & ((\IN~combout [7])))))

	.dataa(\IN_SELECT~combout ),
	.datab(\IN_MEM~combout [7]),
	.datac(\inst2|inst1~1_combout ),
	.datad(\IN~combout [7]),
	.cin(gnd),
	.combout(\inst2|inst1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst1~3 .lut_mask = 16'h2D78;
defparam \inst2|inst1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y36_N1
cycloneii_lcell_ff \inst2|inst1~_emulated (
	.clk(\inst56~clkctrl_outclk ),
	.datain(\inst2|inst1~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst1~_emulated_regout ));

// Location: LCCOMB_X1_Y36_N2
cycloneii_lcell_comb \inst2|inst1~2 (
// Equation(s):
// \inst2|inst1~2_combout  = (\LOAD~combout  & ((\inst2|inst1~1_combout  $ (\inst2|inst1~_emulated_regout )))) # (!\LOAD~combout  & (\PARALLEL~combout [7]))

	.dataa(\PARALLEL~combout [7]),
	.datab(\LOAD~combout ),
	.datac(\inst2|inst1~1_combout ),
	.datad(\inst2|inst1~_emulated_regout ),
	.cin(gnd),
	.combout(\inst2|inst1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst1~2 .lut_mask = 16'h2EE2;
defparam \inst2|inst1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[6]));
// synopsys translate_off
defparam \PARALLEL[6]~I .input_async_reset = "none";
defparam \PARALLEL[6]~I .input_power_up = "low";
defparam \PARALLEL[6]~I .input_register_mode = "none";
defparam \PARALLEL[6]~I .input_sync_reset = "none";
defparam \PARALLEL[6]~I .oe_async_reset = "none";
defparam \PARALLEL[6]~I .oe_power_up = "low";
defparam \PARALLEL[6]~I .oe_register_mode = "none";
defparam \PARALLEL[6]~I .oe_sync_reset = "none";
defparam \PARALLEL[6]~I .operation_mode = "input";
defparam \PARALLEL[6]~I .output_async_reset = "none";
defparam \PARALLEL[6]~I .output_power_up = "low";
defparam \PARALLEL[6]~I .output_register_mode = "none";
defparam \PARALLEL[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N10
cycloneii_lcell_comb \inst2|inst2~1 (
// Equation(s):
// \inst2|inst2~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst2|inst2~1_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\PARALLEL~combout [6])))

	.dataa(\inst2|inst2~1_combout ),
	.datab(vcc),
	.datac(\PARALLEL~combout [6]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|inst2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2~1 .lut_mask = 16'hAAF0;
defparam \inst2|inst2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[6]));
// synopsys translate_off
defparam \IN_MEM[6]~I .input_async_reset = "none";
defparam \IN_MEM[6]~I .input_power_up = "low";
defparam \IN_MEM[6]~I .input_register_mode = "none";
defparam \IN_MEM[6]~I .input_sync_reset = "none";
defparam \IN_MEM[6]~I .oe_async_reset = "none";
defparam \IN_MEM[6]~I .oe_power_up = "low";
defparam \IN_MEM[6]~I .oe_register_mode = "none";
defparam \IN_MEM[6]~I .oe_sync_reset = "none";
defparam \IN_MEM[6]~I .operation_mode = "input";
defparam \IN_MEM[6]~I .output_async_reset = "none";
defparam \IN_MEM[6]~I .output_power_up = "low";
defparam \IN_MEM[6]~I .output_register_mode = "none";
defparam \IN_MEM[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[6]));
// synopsys translate_off
defparam \IN[6]~I .input_async_reset = "none";
defparam \IN[6]~I .input_power_up = "low";
defparam \IN[6]~I .input_register_mode = "none";
defparam \IN[6]~I .input_sync_reset = "none";
defparam \IN[6]~I .oe_async_reset = "none";
defparam \IN[6]~I .oe_power_up = "low";
defparam \IN[6]~I .oe_register_mode = "none";
defparam \IN[6]~I .oe_sync_reset = "none";
defparam \IN[6]~I .operation_mode = "input";
defparam \IN[6]~I .output_async_reset = "none";
defparam \IN[6]~I .output_power_up = "low";
defparam \IN[6]~I .output_register_mode = "none";
defparam \IN[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N12
cycloneii_lcell_comb \inst2|inst2~3 (
// Equation(s):
// \inst2|inst2~3_combout  = \inst2|inst2~1_combout  $ (((\IN_SELECT~combout  & (\IN_MEM~combout [6])) # (!\IN_SELECT~combout  & ((\IN~combout [6])))))

	.dataa(\inst2|inst2~1_combout ),
	.datab(\IN_MEM~combout [6]),
	.datac(\IN~combout [6]),
	.datad(\IN_SELECT~combout ),
	.cin(gnd),
	.combout(\inst2|inst2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2~3 .lut_mask = 16'h665A;
defparam \inst2|inst2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y36_N13
cycloneii_lcell_ff \inst2|inst2~_emulated (
	.clk(\inst56~clkctrl_outclk ),
	.datain(\inst2|inst2~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst2~_emulated_regout ));

// Location: LCCOMB_X1_Y36_N6
cycloneii_lcell_comb \inst2|inst2~2 (
// Equation(s):
// \inst2|inst2~2_combout  = (\LOAD~combout  & (\inst2|inst2~1_combout  $ (((\inst2|inst2~_emulated_regout ))))) # (!\LOAD~combout  & (((\PARALLEL~combout [6]))))

	.dataa(\inst2|inst2~1_combout ),
	.datab(\LOAD~combout ),
	.datac(\PARALLEL~combout [6]),
	.datad(\inst2|inst2~_emulated_regout ),
	.cin(gnd),
	.combout(\inst2|inst2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2~2 .lut_mask = 16'h74B8;
defparam \inst2|inst2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N20
cycloneii_lcell_comb \inst2|inst3~1 (
// Equation(s):
// \inst2|inst3~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst2|inst3~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [5]))

	.dataa(\PARALLEL~combout [5]),
	.datab(vcc),
	.datac(\inst2|inst3~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|inst3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst3~1 .lut_mask = 16'hF0AA;
defparam \inst2|inst3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[5]));
// synopsys translate_off
defparam \IN_MEM[5]~I .input_async_reset = "none";
defparam \IN_MEM[5]~I .input_power_up = "low";
defparam \IN_MEM[5]~I .input_register_mode = "none";
defparam \IN_MEM[5]~I .input_sync_reset = "none";
defparam \IN_MEM[5]~I .oe_async_reset = "none";
defparam \IN_MEM[5]~I .oe_power_up = "low";
defparam \IN_MEM[5]~I .oe_register_mode = "none";
defparam \IN_MEM[5]~I .oe_sync_reset = "none";
defparam \IN_MEM[5]~I .operation_mode = "input";
defparam \IN_MEM[5]~I .output_async_reset = "none";
defparam \IN_MEM[5]~I .output_power_up = "low";
defparam \IN_MEM[5]~I .output_register_mode = "none";
defparam \IN_MEM[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N8
cycloneii_lcell_comb \inst2|inst3~3 (
// Equation(s):
// \inst2|inst3~3_combout  = \inst2|inst3~1_combout  $ (((\IN_SELECT~combout  & ((\IN_MEM~combout [5]))) # (!\IN_SELECT~combout  & (\IN~combout [5]))))

	.dataa(\IN~combout [5]),
	.datab(\IN_MEM~combout [5]),
	.datac(\inst2|inst3~1_combout ),
	.datad(\IN_SELECT~combout ),
	.cin(gnd),
	.combout(\inst2|inst3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst3~3 .lut_mask = 16'h3C5A;
defparam \inst2|inst3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y36_N9
cycloneii_lcell_ff \inst2|inst3~_emulated (
	.clk(\inst56~clkctrl_outclk ),
	.datain(\inst2|inst3~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst3~_emulated_regout ));

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[5]));
// synopsys translate_off
defparam \PARALLEL[5]~I .input_async_reset = "none";
defparam \PARALLEL[5]~I .input_power_up = "low";
defparam \PARALLEL[5]~I .input_register_mode = "none";
defparam \PARALLEL[5]~I .input_sync_reset = "none";
defparam \PARALLEL[5]~I .oe_async_reset = "none";
defparam \PARALLEL[5]~I .oe_power_up = "low";
defparam \PARALLEL[5]~I .oe_register_mode = "none";
defparam \PARALLEL[5]~I .oe_sync_reset = "none";
defparam \PARALLEL[5]~I .operation_mode = "input";
defparam \PARALLEL[5]~I .output_async_reset = "none";
defparam \PARALLEL[5]~I .output_power_up = "low";
defparam \PARALLEL[5]~I .output_register_mode = "none";
defparam \PARALLEL[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N26
cycloneii_lcell_comb \inst2|inst3~2 (
// Equation(s):
// \inst2|inst3~2_combout  = (\LOAD~combout  & (\inst2|inst3~1_combout  $ ((\inst2|inst3~_emulated_regout )))) # (!\LOAD~combout  & (((\PARALLEL~combout [5]))))

	.dataa(\inst2|inst3~1_combout ),
	.datab(\LOAD~combout ),
	.datac(\inst2|inst3~_emulated_regout ),
	.datad(\PARALLEL~combout [5]),
	.cin(gnd),
	.combout(\inst2|inst3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst3~2 .lut_mask = 16'h7B48;
defparam \inst2|inst3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[4]));
// synopsys translate_off
defparam \PARALLEL[4]~I .input_async_reset = "none";
defparam \PARALLEL[4]~I .input_power_up = "low";
defparam \PARALLEL[4]~I .input_register_mode = "none";
defparam \PARALLEL[4]~I .input_sync_reset = "none";
defparam \PARALLEL[4]~I .oe_async_reset = "none";
defparam \PARALLEL[4]~I .oe_power_up = "low";
defparam \PARALLEL[4]~I .oe_register_mode = "none";
defparam \PARALLEL[4]~I .oe_sync_reset = "none";
defparam \PARALLEL[4]~I .operation_mode = "input";
defparam \PARALLEL[4]~I .output_async_reset = "none";
defparam \PARALLEL[4]~I .output_power_up = "low";
defparam \PARALLEL[4]~I .output_register_mode = "none";
defparam \PARALLEL[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N30
cycloneii_lcell_comb \inst2|inst4~1 (
// Equation(s):
// \inst2|inst4~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst2|inst4~1_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\PARALLEL~combout [4])))

	.dataa(vcc),
	.datab(\inst2|inst4~1_combout ),
	.datac(\PARALLEL~combout [4]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|inst4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst4~1 .lut_mask = 16'hCCF0;
defparam \inst2|inst4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[4]));
// synopsys translate_off
defparam \IN[4]~I .input_async_reset = "none";
defparam \IN[4]~I .input_power_up = "low";
defparam \IN[4]~I .input_register_mode = "none";
defparam \IN[4]~I .input_sync_reset = "none";
defparam \IN[4]~I .oe_async_reset = "none";
defparam \IN[4]~I .oe_power_up = "low";
defparam \IN[4]~I .oe_register_mode = "none";
defparam \IN[4]~I .oe_sync_reset = "none";
defparam \IN[4]~I .operation_mode = "input";
defparam \IN[4]~I .output_async_reset = "none";
defparam \IN[4]~I .output_power_up = "low";
defparam \IN[4]~I .output_register_mode = "none";
defparam \IN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N28
cycloneii_lcell_comb \inst2|inst4~3 (
// Equation(s):
// \inst2|inst4~3_combout  = \inst2|inst4~1_combout  $ (((\IN_SELECT~combout  & (\IN_MEM~combout [4])) # (!\IN_SELECT~combout  & ((\IN~combout [4])))))

	.dataa(\IN_MEM~combout [4]),
	.datab(\inst2|inst4~1_combout ),
	.datac(\IN~combout [4]),
	.datad(\IN_SELECT~combout ),
	.cin(gnd),
	.combout(\inst2|inst4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst4~3 .lut_mask = 16'h663C;
defparam \inst2|inst4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y36_N29
cycloneii_lcell_ff \inst2|inst4~_emulated (
	.clk(\inst56~clkctrl_outclk ),
	.datain(\inst2|inst4~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst4~_emulated_regout ));

// Location: LCCOMB_X1_Y36_N22
cycloneii_lcell_comb \inst2|inst4~2 (
// Equation(s):
// \inst2|inst4~2_combout  = (\LOAD~combout  & (\inst2|inst4~1_combout  $ (((\inst2|inst4~_emulated_regout ))))) # (!\LOAD~combout  & (((\PARALLEL~combout [4]))))

	.dataa(\LOAD~combout ),
	.datab(\inst2|inst4~1_combout ),
	.datac(\PARALLEL~combout [4]),
	.datad(\inst2|inst4~_emulated_regout ),
	.cin(gnd),
	.combout(\inst2|inst4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst4~2 .lut_mask = 16'h72D8;
defparam \inst2|inst4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y50_N24
cycloneii_lcell_comb \inst|inst1~1 (
// Equation(s):
// \inst|inst1~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst|inst1~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [3]))

	.dataa(\PARALLEL~combout [3]),
	.datab(vcc),
	.datac(\inst|inst1~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1~1 .lut_mask = 16'hF0AA;
defparam \inst|inst1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[3]));
// synopsys translate_off
defparam \IN[3]~I .input_async_reset = "none";
defparam \IN[3]~I .input_power_up = "low";
defparam \IN[3]~I .input_register_mode = "none";
defparam \IN[3]~I .input_sync_reset = "none";
defparam \IN[3]~I .oe_async_reset = "none";
defparam \IN[3]~I .oe_power_up = "low";
defparam \IN[3]~I .oe_register_mode = "none";
defparam \IN[3]~I .oe_sync_reset = "none";
defparam \IN[3]~I .operation_mode = "input";
defparam \IN[3]~I .output_async_reset = "none";
defparam \IN[3]~I .output_power_up = "low";
defparam \IN[3]~I .output_register_mode = "none";
defparam \IN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[3]));
// synopsys translate_off
defparam \IN_MEM[3]~I .input_async_reset = "none";
defparam \IN_MEM[3]~I .input_power_up = "low";
defparam \IN_MEM[3]~I .input_register_mode = "none";
defparam \IN_MEM[3]~I .input_sync_reset = "none";
defparam \IN_MEM[3]~I .oe_async_reset = "none";
defparam \IN_MEM[3]~I .oe_power_up = "low";
defparam \IN_MEM[3]~I .oe_register_mode = "none";
defparam \IN_MEM[3]~I .oe_sync_reset = "none";
defparam \IN_MEM[3]~I .operation_mode = "input";
defparam \IN_MEM[3]~I .output_async_reset = "none";
defparam \IN_MEM[3]~I .output_power_up = "low";
defparam \IN_MEM[3]~I .output_register_mode = "none";
defparam \IN_MEM[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y50_N0
cycloneii_lcell_comb \inst|inst1~3 (
// Equation(s):
// \inst|inst1~3_combout  = \inst|inst1~1_combout  $ (((\IN_SELECT~combout  & ((\IN_MEM~combout [3]))) # (!\IN_SELECT~combout  & (\IN~combout [3]))))

	.dataa(\inst|inst1~1_combout ),
	.datab(\IN~combout [3]),
	.datac(\IN_SELECT~combout ),
	.datad(\IN_MEM~combout [3]),
	.cin(gnd),
	.combout(\inst|inst1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1~3 .lut_mask = 16'h56A6;
defparam \inst|inst1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y50_N1
cycloneii_lcell_ff \inst|inst1~_emulated (
	.clk(\inst56~clkctrl_outclk ),
	.datain(\inst|inst1~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1~_emulated_regout ));

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[3]));
// synopsys translate_off
defparam \PARALLEL[3]~I .input_async_reset = "none";
defparam \PARALLEL[3]~I .input_power_up = "low";
defparam \PARALLEL[3]~I .input_register_mode = "none";
defparam \PARALLEL[3]~I .input_sync_reset = "none";
defparam \PARALLEL[3]~I .oe_async_reset = "none";
defparam \PARALLEL[3]~I .oe_power_up = "low";
defparam \PARALLEL[3]~I .oe_register_mode = "none";
defparam \PARALLEL[3]~I .oe_sync_reset = "none";
defparam \PARALLEL[3]~I .operation_mode = "input";
defparam \PARALLEL[3]~I .output_async_reset = "none";
defparam \PARALLEL[3]~I .output_power_up = "low";
defparam \PARALLEL[3]~I .output_register_mode = "none";
defparam \PARALLEL[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y50_N18
cycloneii_lcell_comb \inst|inst1~2 (
// Equation(s):
// \inst|inst1~2_combout  = (\LOAD~combout  & (\inst|inst1~1_combout  $ ((\inst|inst1~_emulated_regout )))) # (!\LOAD~combout  & (((\PARALLEL~combout [3]))))

	.dataa(\inst|inst1~1_combout ),
	.datab(\inst|inst1~_emulated_regout ),
	.datac(\PARALLEL~combout [3]),
	.datad(\LOAD~combout ),
	.cin(gnd),
	.combout(\inst|inst1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1~2 .lut_mask = 16'h66F0;
defparam \inst|inst1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[2]));
// synopsys translate_off
defparam \PARALLEL[2]~I .input_async_reset = "none";
defparam \PARALLEL[2]~I .input_power_up = "low";
defparam \PARALLEL[2]~I .input_register_mode = "none";
defparam \PARALLEL[2]~I .input_sync_reset = "none";
defparam \PARALLEL[2]~I .oe_async_reset = "none";
defparam \PARALLEL[2]~I .oe_power_up = "low";
defparam \PARALLEL[2]~I .oe_register_mode = "none";
defparam \PARALLEL[2]~I .oe_sync_reset = "none";
defparam \PARALLEL[2]~I .operation_mode = "input";
defparam \PARALLEL[2]~I .output_async_reset = "none";
defparam \PARALLEL[2]~I .output_power_up = "low";
defparam \PARALLEL[2]~I .output_register_mode = "none";
defparam \PARALLEL[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y50_N10
cycloneii_lcell_comb \inst|inst2~1 (
// Equation(s):
// \inst|inst2~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst|inst2~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [2]))

	.dataa(vcc),
	.datab(\PARALLEL~combout [2]),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst|inst2~1_combout ),
	.cin(gnd),
	.combout(\inst|inst2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2~1 .lut_mask = 16'hFC0C;
defparam \inst|inst2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[2]));
// synopsys translate_off
defparam \IN_MEM[2]~I .input_async_reset = "none";
defparam \IN_MEM[2]~I .input_power_up = "low";
defparam \IN_MEM[2]~I .input_register_mode = "none";
defparam \IN_MEM[2]~I .input_sync_reset = "none";
defparam \IN_MEM[2]~I .oe_async_reset = "none";
defparam \IN_MEM[2]~I .oe_power_up = "low";
defparam \IN_MEM[2]~I .oe_register_mode = "none";
defparam \IN_MEM[2]~I .oe_sync_reset = "none";
defparam \IN_MEM[2]~I .operation_mode = "input";
defparam \IN_MEM[2]~I .output_async_reset = "none";
defparam \IN_MEM[2]~I .output_power_up = "low";
defparam \IN_MEM[2]~I .output_register_mode = "none";
defparam \IN_MEM[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[2]));
// synopsys translate_off
defparam \IN[2]~I .input_async_reset = "none";
defparam \IN[2]~I .input_power_up = "low";
defparam \IN[2]~I .input_register_mode = "none";
defparam \IN[2]~I .input_sync_reset = "none";
defparam \IN[2]~I .oe_async_reset = "none";
defparam \IN[2]~I .oe_power_up = "low";
defparam \IN[2]~I .oe_register_mode = "none";
defparam \IN[2]~I .oe_sync_reset = "none";
defparam \IN[2]~I .operation_mode = "input";
defparam \IN[2]~I .output_async_reset = "none";
defparam \IN[2]~I .output_power_up = "low";
defparam \IN[2]~I .output_register_mode = "none";
defparam \IN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y50_N12
cycloneii_lcell_comb \inst|inst2~3 (
// Equation(s):
// \inst|inst2~3_combout  = \inst|inst2~1_combout  $ (((\IN_SELECT~combout  & (\IN_MEM~combout [2])) # (!\IN_SELECT~combout  & ((\IN~combout [2])))))

	.dataa(\inst|inst2~1_combout ),
	.datab(\IN_MEM~combout [2]),
	.datac(\IN_SELECT~combout ),
	.datad(\IN~combout [2]),
	.cin(gnd),
	.combout(\inst|inst2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2~3 .lut_mask = 16'h656A;
defparam \inst|inst2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y50_N13
cycloneii_lcell_ff \inst|inst2~_emulated (
	.clk(\inst56~clkctrl_outclk ),
	.datain(\inst|inst2~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2~_emulated_regout ));

// Location: LCCOMB_X19_Y50_N22
cycloneii_lcell_comb \inst|inst2~2 (
// Equation(s):
// \inst|inst2~2_combout  = (\LOAD~combout  & (\inst|inst2~1_combout  $ (((\inst|inst2~_emulated_regout ))))) # (!\LOAD~combout  & (((\PARALLEL~combout [2]))))

	.dataa(\inst|inst2~1_combout ),
	.datab(\PARALLEL~combout [2]),
	.datac(\LOAD~combout ),
	.datad(\inst|inst2~_emulated_regout ),
	.cin(gnd),
	.combout(\inst|inst2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2~2 .lut_mask = 16'h5CAC;
defparam \inst|inst2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[1]));
// synopsys translate_off
defparam \PARALLEL[1]~I .input_async_reset = "none";
defparam \PARALLEL[1]~I .input_power_up = "low";
defparam \PARALLEL[1]~I .input_register_mode = "none";
defparam \PARALLEL[1]~I .input_sync_reset = "none";
defparam \PARALLEL[1]~I .oe_async_reset = "none";
defparam \PARALLEL[1]~I .oe_power_up = "low";
defparam \PARALLEL[1]~I .oe_register_mode = "none";
defparam \PARALLEL[1]~I .oe_sync_reset = "none";
defparam \PARALLEL[1]~I .operation_mode = "input";
defparam \PARALLEL[1]~I .output_async_reset = "none";
defparam \PARALLEL[1]~I .output_power_up = "low";
defparam \PARALLEL[1]~I .output_register_mode = "none";
defparam \PARALLEL[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y50_N4
cycloneii_lcell_comb \inst|inst3~1 (
// Equation(s):
// \inst|inst3~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst|inst3~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [1]))

	.dataa(vcc),
	.datab(\PARALLEL~combout [1]),
	.datac(\inst|inst3~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3~1 .lut_mask = 16'hF0CC;
defparam \inst|inst3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[1]));
// synopsys translate_off
defparam \IN[1]~I .input_async_reset = "none";
defparam \IN[1]~I .input_power_up = "low";
defparam \IN[1]~I .input_register_mode = "none";
defparam \IN[1]~I .input_sync_reset = "none";
defparam \IN[1]~I .oe_async_reset = "none";
defparam \IN[1]~I .oe_power_up = "low";
defparam \IN[1]~I .oe_register_mode = "none";
defparam \IN[1]~I .oe_sync_reset = "none";
defparam \IN[1]~I .operation_mode = "input";
defparam \IN[1]~I .output_async_reset = "none";
defparam \IN[1]~I .output_power_up = "low";
defparam \IN[1]~I .output_register_mode = "none";
defparam \IN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[1]));
// synopsys translate_off
defparam \IN_MEM[1]~I .input_async_reset = "none";
defparam \IN_MEM[1]~I .input_power_up = "low";
defparam \IN_MEM[1]~I .input_register_mode = "none";
defparam \IN_MEM[1]~I .input_sync_reset = "none";
defparam \IN_MEM[1]~I .oe_async_reset = "none";
defparam \IN_MEM[1]~I .oe_power_up = "low";
defparam \IN_MEM[1]~I .oe_register_mode = "none";
defparam \IN_MEM[1]~I .oe_sync_reset = "none";
defparam \IN_MEM[1]~I .operation_mode = "input";
defparam \IN_MEM[1]~I .output_async_reset = "none";
defparam \IN_MEM[1]~I .output_power_up = "low";
defparam \IN_MEM[1]~I .output_register_mode = "none";
defparam \IN_MEM[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y50_N8
cycloneii_lcell_comb \inst|inst3~3 (
// Equation(s):
// \inst|inst3~3_combout  = \inst|inst3~1_combout  $ (((\IN_SELECT~combout  & ((\IN_MEM~combout [1]))) # (!\IN_SELECT~combout  & (\IN~combout [1]))))

	.dataa(\IN_SELECT~combout ),
	.datab(\inst|inst3~1_combout ),
	.datac(\IN~combout [1]),
	.datad(\IN_MEM~combout [1]),
	.cin(gnd),
	.combout(\inst|inst3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3~3 .lut_mask = 16'h369C;
defparam \inst|inst3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y50_N9
cycloneii_lcell_ff \inst|inst3~_emulated (
	.clk(\inst56~clkctrl_outclk ),
	.datain(\inst|inst3~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3~_emulated_regout ));

// Location: LCCOMB_X19_Y50_N26
cycloneii_lcell_comb \inst|inst3~2 (
// Equation(s):
// \inst|inst3~2_combout  = (\LOAD~combout  & (\inst|inst3~_emulated_regout  $ ((\inst|inst3~1_combout )))) # (!\LOAD~combout  & (((\PARALLEL~combout [1]))))

	.dataa(\LOAD~combout ),
	.datab(\inst|inst3~_emulated_regout ),
	.datac(\inst|inst3~1_combout ),
	.datad(\PARALLEL~combout [1]),
	.cin(gnd),
	.combout(\inst|inst3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3~2 .lut_mask = 16'h7D28;
defparam \inst|inst3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[0]));
// synopsys translate_off
defparam \PARALLEL[0]~I .input_async_reset = "none";
defparam \PARALLEL[0]~I .input_power_up = "low";
defparam \PARALLEL[0]~I .input_register_mode = "none";
defparam \PARALLEL[0]~I .input_sync_reset = "none";
defparam \PARALLEL[0]~I .oe_async_reset = "none";
defparam \PARALLEL[0]~I .oe_power_up = "low";
defparam \PARALLEL[0]~I .oe_register_mode = "none";
defparam \PARALLEL[0]~I .oe_sync_reset = "none";
defparam \PARALLEL[0]~I .operation_mode = "input";
defparam \PARALLEL[0]~I .output_async_reset = "none";
defparam \PARALLEL[0]~I .output_power_up = "low";
defparam \PARALLEL[0]~I .output_register_mode = "none";
defparam \PARALLEL[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y50_N30
cycloneii_lcell_comb \inst|inst4~1 (
// Equation(s):
// \inst|inst4~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst|inst4~1_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\PARALLEL~combout [0])))

	.dataa(vcc),
	.datab(\inst|inst4~1_combout ),
	.datac(\PARALLEL~combout [0]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4~1 .lut_mask = 16'hCCF0;
defparam \inst|inst4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[0]));
// synopsys translate_off
defparam \IN_MEM[0]~I .input_async_reset = "none";
defparam \IN_MEM[0]~I .input_power_up = "low";
defparam \IN_MEM[0]~I .input_register_mode = "none";
defparam \IN_MEM[0]~I .input_sync_reset = "none";
defparam \IN_MEM[0]~I .oe_async_reset = "none";
defparam \IN_MEM[0]~I .oe_power_up = "low";
defparam \IN_MEM[0]~I .oe_register_mode = "none";
defparam \IN_MEM[0]~I .oe_sync_reset = "none";
defparam \IN_MEM[0]~I .operation_mode = "input";
defparam \IN_MEM[0]~I .output_async_reset = "none";
defparam \IN_MEM[0]~I .output_power_up = "low";
defparam \IN_MEM[0]~I .output_register_mode = "none";
defparam \IN_MEM[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y50_N28
cycloneii_lcell_comb \inst|inst4~3 (
// Equation(s):
// \inst|inst4~3_combout  = \inst|inst4~1_combout  $ (((\IN_SELECT~combout  & ((\IN_MEM~combout [0]))) # (!\IN_SELECT~combout  & (\IN~combout [0]))))

	.dataa(\IN~combout [0]),
	.datab(\inst|inst4~1_combout ),
	.datac(\IN_SELECT~combout ),
	.datad(\IN_MEM~combout [0]),
	.cin(gnd),
	.combout(\inst|inst4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4~3 .lut_mask = 16'h36C6;
defparam \inst|inst4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y50_N29
cycloneii_lcell_ff \inst|inst4~_emulated (
	.clk(\inst56~clkctrl_outclk ),
	.datain(\inst|inst4~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4~_emulated_regout ));

// Location: LCCOMB_X19_Y50_N6
cycloneii_lcell_comb \inst|inst4~2 (
// Equation(s):
// \inst|inst4~2_combout  = (\LOAD~combout  & (\inst|inst4~1_combout  $ (((\inst|inst4~_emulated_regout ))))) # (!\LOAD~combout  & (((\PARALLEL~combout [0]))))

	.dataa(\LOAD~combout ),
	.datab(\inst|inst4~1_combout ),
	.datac(\PARALLEL~combout [0]),
	.datad(\inst|inst4~_emulated_regout ),
	.cin(gnd),
	.combout(\inst|inst4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4~2 .lut_mask = 16'h72D8;
defparam \inst|inst4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[31]~I (
	.datain(\inst7|inst1~2_combout ),
	.oe(\OUTPUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[31]));
// synopsys translate_off
defparam \OUTPUT_MEM[31]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[31]~I .input_power_up = "low";
defparam \OUTPUT_MEM[31]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[31]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[31]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[31]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[31]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[31]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[31]~I .operation_mode = "output";
defparam \OUTPUT_MEM[31]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[31]~I .output_power_up = "low";
defparam \OUTPUT_MEM[31]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[30]~I (
	.datain(\inst7|inst2~2_combout ),
	.oe(\OUTPUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[30]));
// synopsys translate_off
defparam \OUTPUT_MEM[30]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[30]~I .input_power_up = "low";
defparam \OUTPUT_MEM[30]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[30]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[30]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[30]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[30]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[30]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[30]~I .operation_mode = "output";
defparam \OUTPUT_MEM[30]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[30]~I .output_power_up = "low";
defparam \OUTPUT_MEM[30]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[29]~I (
	.datain(\inst7|inst3~2_combout ),
	.oe(\OUTPUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[29]));
// synopsys translate_off
defparam \OUTPUT_MEM[29]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[29]~I .input_power_up = "low";
defparam \OUTPUT_MEM[29]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[29]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[29]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[29]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[29]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[29]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[29]~I .operation_mode = "output";
defparam \OUTPUT_MEM[29]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[29]~I .output_power_up = "low";
defparam \OUTPUT_MEM[29]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[28]~I (
	.datain(\inst7|inst4~2_combout ),
	.oe(\OUTPUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[28]));
// synopsys translate_off
defparam \OUTPUT_MEM[28]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[28]~I .input_power_up = "low";
defparam \OUTPUT_MEM[28]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[28]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[28]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[28]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[28]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[28]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[28]~I .operation_mode = "output";
defparam \OUTPUT_MEM[28]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[28]~I .output_power_up = "low";
defparam \OUTPUT_MEM[28]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[27]~I (
	.datain(\inst5|inst1~2_combout ),
	.oe(\OUTPUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[27]));
// synopsys translate_off
defparam \OUTPUT_MEM[27]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[27]~I .input_power_up = "low";
defparam \OUTPUT_MEM[27]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[27]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[27]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[27]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[27]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[27]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[27]~I .operation_mode = "output";
defparam \OUTPUT_MEM[27]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[27]~I .output_power_up = "low";
defparam \OUTPUT_MEM[27]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[26]~I (
	.datain(\inst5|inst2~2_combout ),
	.oe(\OUTPUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[26]));
// synopsys translate_off
defparam \OUTPUT_MEM[26]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[26]~I .input_power_up = "low";
defparam \OUTPUT_MEM[26]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[26]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[26]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[26]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[26]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[26]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[26]~I .operation_mode = "output";
defparam \OUTPUT_MEM[26]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[26]~I .output_power_up = "low";
defparam \OUTPUT_MEM[26]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[25]~I (
	.datain(\inst5|inst3~2_combout ),
	.oe(\OUTPUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[25]));
// synopsys translate_off
defparam \OUTPUT_MEM[25]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[25]~I .input_power_up = "low";
defparam \OUTPUT_MEM[25]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[25]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[25]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[25]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[25]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[25]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[25]~I .operation_mode = "output";
defparam \OUTPUT_MEM[25]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[25]~I .output_power_up = "low";
defparam \OUTPUT_MEM[25]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[24]~I (
	.datain(\inst5|inst4~2_combout ),
	.oe(\OUTPUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[24]));
// synopsys translate_off
defparam \OUTPUT_MEM[24]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[24]~I .input_power_up = "low";
defparam \OUTPUT_MEM[24]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[24]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[24]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[24]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[24]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[24]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[24]~I .operation_mode = "output";
defparam \OUTPUT_MEM[24]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[24]~I .output_power_up = "low";
defparam \OUTPUT_MEM[24]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[23]~I (
	.datain(\inst3|inst1~2_combout ),
	.oe(\OUTPUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[23]));
// synopsys translate_off
defparam \OUTPUT_MEM[23]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[23]~I .input_power_up = "low";
defparam \OUTPUT_MEM[23]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[23]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[23]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[23]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[23]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[23]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[23]~I .operation_mode = "output";
defparam \OUTPUT_MEM[23]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[23]~I .output_power_up = "low";
defparam \OUTPUT_MEM[23]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[22]~I (
	.datain(\inst3|inst2~2_combout ),
	.oe(\OUTPUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[22]));
// synopsys translate_off
defparam \OUTPUT_MEM[22]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[22]~I .input_power_up = "low";
defparam \OUTPUT_MEM[22]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[22]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[22]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[22]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[22]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[22]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[22]~I .operation_mode = "output";
defparam \OUTPUT_MEM[22]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[22]~I .output_power_up = "low";
defparam \OUTPUT_MEM[22]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[21]~I (
	.datain(\inst3|inst3~2_combout ),
	.oe(\OUTPUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[21]));
// synopsys translate_off
defparam \OUTPUT_MEM[21]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[21]~I .input_power_up = "low";
defparam \OUTPUT_MEM[21]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[21]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[21]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[21]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[21]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[21]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[21]~I .operation_mode = "output";
defparam \OUTPUT_MEM[21]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[21]~I .output_power_up = "low";
defparam \OUTPUT_MEM[21]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[20]~I (
	.datain(\inst3|inst4~2_combout ),
	.oe(\OUTPUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[20]));
// synopsys translate_off
defparam \OUTPUT_MEM[20]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[20]~I .input_power_up = "low";
defparam \OUTPUT_MEM[20]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[20]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[20]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[20]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[20]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[20]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[20]~I .operation_mode = "output";
defparam \OUTPUT_MEM[20]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[20]~I .output_power_up = "low";
defparam \OUTPUT_MEM[20]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[19]~I (
	.datain(\inst1|inst1~2_combout ),
	.oe(\OUTPUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[19]));
// synopsys translate_off
defparam \OUTPUT_MEM[19]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[19]~I .input_power_up = "low";
defparam \OUTPUT_MEM[19]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[19]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[19]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[19]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[19]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[19]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[19]~I .operation_mode = "output";
defparam \OUTPUT_MEM[19]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[19]~I .output_power_up = "low";
defparam \OUTPUT_MEM[19]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[18]~I (
	.datain(\inst1|inst2~2_combout ),
	.oe(\OUTPUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[18]));
// synopsys translate_off
defparam \OUTPUT_MEM[18]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[18]~I .input_power_up = "low";
defparam \OUTPUT_MEM[18]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[18]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[18]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[18]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[18]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[18]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[18]~I .operation_mode = "output";
defparam \OUTPUT_MEM[18]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[18]~I .output_power_up = "low";
defparam \OUTPUT_MEM[18]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[17]~I (
	.datain(\inst1|inst3~2_combout ),
	.oe(\OUTPUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[17]));
// synopsys translate_off
defparam \OUTPUT_MEM[17]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[17]~I .input_power_up = "low";
defparam \OUTPUT_MEM[17]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[17]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[17]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[17]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[17]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[17]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[17]~I .operation_mode = "output";
defparam \OUTPUT_MEM[17]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[17]~I .output_power_up = "low";
defparam \OUTPUT_MEM[17]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[16]~I (
	.datain(\inst1|inst4~2_combout ),
	.oe(\OUTPUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[16]));
// synopsys translate_off
defparam \OUTPUT_MEM[16]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[16]~I .input_power_up = "low";
defparam \OUTPUT_MEM[16]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[16]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[16]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[16]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[16]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[16]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[16]~I .operation_mode = "output";
defparam \OUTPUT_MEM[16]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[16]~I .output_power_up = "low";
defparam \OUTPUT_MEM[16]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[15]~I (
	.datain(\inst6|inst1~2_combout ),
	.oe(\OUTPUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[15]));
// synopsys translate_off
defparam \OUTPUT_MEM[15]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[15]~I .input_power_up = "low";
defparam \OUTPUT_MEM[15]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[15]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[15]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[15]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[15]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[15]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[15]~I .operation_mode = "output";
defparam \OUTPUT_MEM[15]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[15]~I .output_power_up = "low";
defparam \OUTPUT_MEM[15]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[14]~I (
	.datain(\inst6|inst2~2_combout ),
	.oe(\OUTPUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[14]));
// synopsys translate_off
defparam \OUTPUT_MEM[14]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[14]~I .input_power_up = "low";
defparam \OUTPUT_MEM[14]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[14]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[14]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[14]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[14]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[14]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[14]~I .operation_mode = "output";
defparam \OUTPUT_MEM[14]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[14]~I .output_power_up = "low";
defparam \OUTPUT_MEM[14]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[13]~I (
	.datain(\inst6|inst3~2_combout ),
	.oe(\OUTPUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[13]));
// synopsys translate_off
defparam \OUTPUT_MEM[13]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[13]~I .input_power_up = "low";
defparam \OUTPUT_MEM[13]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[13]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[13]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[13]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[13]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[13]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[13]~I .operation_mode = "output";
defparam \OUTPUT_MEM[13]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[13]~I .output_power_up = "low";
defparam \OUTPUT_MEM[13]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[12]~I (
	.datain(\inst6|inst4~2_combout ),
	.oe(\OUTPUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[12]));
// synopsys translate_off
defparam \OUTPUT_MEM[12]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[12]~I .input_power_up = "low";
defparam \OUTPUT_MEM[12]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[12]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[12]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[12]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[12]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[12]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[12]~I .operation_mode = "output";
defparam \OUTPUT_MEM[12]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[12]~I .output_power_up = "low";
defparam \OUTPUT_MEM[12]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[11]~I (
	.datain(\inst4|inst1~2_combout ),
	.oe(\OUTPUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[11]));
// synopsys translate_off
defparam \OUTPUT_MEM[11]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[11]~I .input_power_up = "low";
defparam \OUTPUT_MEM[11]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[11]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[11]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[11]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[11]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[11]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[11]~I .operation_mode = "output";
defparam \OUTPUT_MEM[11]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[11]~I .output_power_up = "low";
defparam \OUTPUT_MEM[11]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[10]~I (
	.datain(\inst4|inst2~2_combout ),
	.oe(\OUTPUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[10]));
// synopsys translate_off
defparam \OUTPUT_MEM[10]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[10]~I .input_power_up = "low";
defparam \OUTPUT_MEM[10]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[10]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[10]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[10]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[10]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[10]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[10]~I .operation_mode = "output";
defparam \OUTPUT_MEM[10]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[10]~I .output_power_up = "low";
defparam \OUTPUT_MEM[10]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[9]~I (
	.datain(\inst4|inst3~2_combout ),
	.oe(\OUTPUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[9]));
// synopsys translate_off
defparam \OUTPUT_MEM[9]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[9]~I .input_power_up = "low";
defparam \OUTPUT_MEM[9]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[9]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[9]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[9]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[9]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[9]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[9]~I .operation_mode = "output";
defparam \OUTPUT_MEM[9]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[9]~I .output_power_up = "low";
defparam \OUTPUT_MEM[9]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[8]~I (
	.datain(\inst4|inst4~2_combout ),
	.oe(\OUTPUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[8]));
// synopsys translate_off
defparam \OUTPUT_MEM[8]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[8]~I .input_power_up = "low";
defparam \OUTPUT_MEM[8]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[8]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[8]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[8]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[8]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[8]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[8]~I .operation_mode = "output";
defparam \OUTPUT_MEM[8]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[8]~I .output_power_up = "low";
defparam \OUTPUT_MEM[8]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[7]~I (
	.datain(\inst2|inst1~2_combout ),
	.oe(\OUTPUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[7]));
// synopsys translate_off
defparam \OUTPUT_MEM[7]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[7]~I .input_power_up = "low";
defparam \OUTPUT_MEM[7]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[7]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[7]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[7]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[7]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[7]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[7]~I .operation_mode = "output";
defparam \OUTPUT_MEM[7]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[7]~I .output_power_up = "low";
defparam \OUTPUT_MEM[7]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[6]~I (
	.datain(\inst2|inst2~2_combout ),
	.oe(\OUTPUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[6]));
// synopsys translate_off
defparam \OUTPUT_MEM[6]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[6]~I .input_power_up = "low";
defparam \OUTPUT_MEM[6]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[6]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[6]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[6]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[6]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[6]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[6]~I .operation_mode = "output";
defparam \OUTPUT_MEM[6]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[6]~I .output_power_up = "low";
defparam \OUTPUT_MEM[6]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[5]~I (
	.datain(\inst2|inst3~2_combout ),
	.oe(\OUTPUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[5]));
// synopsys translate_off
defparam \OUTPUT_MEM[5]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[5]~I .input_power_up = "low";
defparam \OUTPUT_MEM[5]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[5]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[5]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[5]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[5]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[5]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[5]~I .operation_mode = "output";
defparam \OUTPUT_MEM[5]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[5]~I .output_power_up = "low";
defparam \OUTPUT_MEM[5]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[4]~I (
	.datain(\inst2|inst4~2_combout ),
	.oe(\OUTPUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[4]));
// synopsys translate_off
defparam \OUTPUT_MEM[4]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[4]~I .input_power_up = "low";
defparam \OUTPUT_MEM[4]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[4]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[4]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[4]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[4]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[4]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[4]~I .operation_mode = "output";
defparam \OUTPUT_MEM[4]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[4]~I .output_power_up = "low";
defparam \OUTPUT_MEM[4]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[3]~I (
	.datain(\inst|inst1~2_combout ),
	.oe(\OUTPUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[3]));
// synopsys translate_off
defparam \OUTPUT_MEM[3]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[3]~I .input_power_up = "low";
defparam \OUTPUT_MEM[3]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[3]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[3]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[3]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[3]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[3]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[3]~I .operation_mode = "output";
defparam \OUTPUT_MEM[3]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[3]~I .output_power_up = "low";
defparam \OUTPUT_MEM[3]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[2]~I (
	.datain(\inst|inst2~2_combout ),
	.oe(\OUTPUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[2]));
// synopsys translate_off
defparam \OUTPUT_MEM[2]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[2]~I .input_power_up = "low";
defparam \OUTPUT_MEM[2]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[2]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[2]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[2]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[2]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[2]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[2]~I .operation_mode = "output";
defparam \OUTPUT_MEM[2]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[2]~I .output_power_up = "low";
defparam \OUTPUT_MEM[2]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[1]~I (
	.datain(\inst|inst3~2_combout ),
	.oe(\OUTPUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[1]));
// synopsys translate_off
defparam \OUTPUT_MEM[1]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[1]~I .input_power_up = "low";
defparam \OUTPUT_MEM[1]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[1]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[1]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[1]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[1]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[1]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[1]~I .operation_mode = "output";
defparam \OUTPUT_MEM[1]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[1]~I .output_power_up = "low";
defparam \OUTPUT_MEM[1]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[0]~I (
	.datain(\inst|inst4~2_combout ),
	.oe(\OUTPUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[0]));
// synopsys translate_off
defparam \OUTPUT_MEM[0]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[0]~I .input_power_up = "low";
defparam \OUTPUT_MEM[0]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[0]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[0]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[0]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[0]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[0]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[0]~I .operation_mode = "output";
defparam \OUTPUT_MEM[0]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[0]~I .output_power_up = "low";
defparam \OUTPUT_MEM[0]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[31]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[31]));
// synopsys translate_off
defparam \OUT[31]~I .input_async_reset = "none";
defparam \OUT[31]~I .input_power_up = "low";
defparam \OUT[31]~I .input_register_mode = "none";
defparam \OUT[31]~I .input_sync_reset = "none";
defparam \OUT[31]~I .oe_async_reset = "none";
defparam \OUT[31]~I .oe_power_up = "low";
defparam \OUT[31]~I .oe_register_mode = "none";
defparam \OUT[31]~I .oe_sync_reset = "none";
defparam \OUT[31]~I .operation_mode = "output";
defparam \OUT[31]~I .output_async_reset = "none";
defparam \OUT[31]~I .output_power_up = "low";
defparam \OUT[31]~I .output_register_mode = "none";
defparam \OUT[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[30]));
// synopsys translate_off
defparam \OUT[30]~I .input_async_reset = "none";
defparam \OUT[30]~I .input_power_up = "low";
defparam \OUT[30]~I .input_register_mode = "none";
defparam \OUT[30]~I .input_sync_reset = "none";
defparam \OUT[30]~I .oe_async_reset = "none";
defparam \OUT[30]~I .oe_power_up = "low";
defparam \OUT[30]~I .oe_register_mode = "none";
defparam \OUT[30]~I .oe_sync_reset = "none";
defparam \OUT[30]~I .operation_mode = "output";
defparam \OUT[30]~I .output_async_reset = "none";
defparam \OUT[30]~I .output_power_up = "low";
defparam \OUT[30]~I .output_register_mode = "none";
defparam \OUT[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[29]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[29]));
// synopsys translate_off
defparam \OUT[29]~I .input_async_reset = "none";
defparam \OUT[29]~I .input_power_up = "low";
defparam \OUT[29]~I .input_register_mode = "none";
defparam \OUT[29]~I .input_sync_reset = "none";
defparam \OUT[29]~I .oe_async_reset = "none";
defparam \OUT[29]~I .oe_power_up = "low";
defparam \OUT[29]~I .oe_register_mode = "none";
defparam \OUT[29]~I .oe_sync_reset = "none";
defparam \OUT[29]~I .operation_mode = "output";
defparam \OUT[29]~I .output_async_reset = "none";
defparam \OUT[29]~I .output_power_up = "low";
defparam \OUT[29]~I .output_register_mode = "none";
defparam \OUT[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[28]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[28]));
// synopsys translate_off
defparam \OUT[28]~I .input_async_reset = "none";
defparam \OUT[28]~I .input_power_up = "low";
defparam \OUT[28]~I .input_register_mode = "none";
defparam \OUT[28]~I .input_sync_reset = "none";
defparam \OUT[28]~I .oe_async_reset = "none";
defparam \OUT[28]~I .oe_power_up = "low";
defparam \OUT[28]~I .oe_register_mode = "none";
defparam \OUT[28]~I .oe_sync_reset = "none";
defparam \OUT[28]~I .operation_mode = "output";
defparam \OUT[28]~I .output_async_reset = "none";
defparam \OUT[28]~I .output_power_up = "low";
defparam \OUT[28]~I .output_register_mode = "none";
defparam \OUT[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[27]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[27]));
// synopsys translate_off
defparam \OUT[27]~I .input_async_reset = "none";
defparam \OUT[27]~I .input_power_up = "low";
defparam \OUT[27]~I .input_register_mode = "none";
defparam \OUT[27]~I .input_sync_reset = "none";
defparam \OUT[27]~I .oe_async_reset = "none";
defparam \OUT[27]~I .oe_power_up = "low";
defparam \OUT[27]~I .oe_register_mode = "none";
defparam \OUT[27]~I .oe_sync_reset = "none";
defparam \OUT[27]~I .operation_mode = "output";
defparam \OUT[27]~I .output_async_reset = "none";
defparam \OUT[27]~I .output_power_up = "low";
defparam \OUT[27]~I .output_register_mode = "none";
defparam \OUT[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[26]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[26]));
// synopsys translate_off
defparam \OUT[26]~I .input_async_reset = "none";
defparam \OUT[26]~I .input_power_up = "low";
defparam \OUT[26]~I .input_register_mode = "none";
defparam \OUT[26]~I .input_sync_reset = "none";
defparam \OUT[26]~I .oe_async_reset = "none";
defparam \OUT[26]~I .oe_power_up = "low";
defparam \OUT[26]~I .oe_register_mode = "none";
defparam \OUT[26]~I .oe_sync_reset = "none";
defparam \OUT[26]~I .operation_mode = "output";
defparam \OUT[26]~I .output_async_reset = "none";
defparam \OUT[26]~I .output_power_up = "low";
defparam \OUT[26]~I .output_register_mode = "none";
defparam \OUT[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[25]));
// synopsys translate_off
defparam \OUT[25]~I .input_async_reset = "none";
defparam \OUT[25]~I .input_power_up = "low";
defparam \OUT[25]~I .input_register_mode = "none";
defparam \OUT[25]~I .input_sync_reset = "none";
defparam \OUT[25]~I .oe_async_reset = "none";
defparam \OUT[25]~I .oe_power_up = "low";
defparam \OUT[25]~I .oe_register_mode = "none";
defparam \OUT[25]~I .oe_sync_reset = "none";
defparam \OUT[25]~I .operation_mode = "output";
defparam \OUT[25]~I .output_async_reset = "none";
defparam \OUT[25]~I .output_power_up = "low";
defparam \OUT[25]~I .output_register_mode = "none";
defparam \OUT[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[24]));
// synopsys translate_off
defparam \OUT[24]~I .input_async_reset = "none";
defparam \OUT[24]~I .input_power_up = "low";
defparam \OUT[24]~I .input_register_mode = "none";
defparam \OUT[24]~I .input_sync_reset = "none";
defparam \OUT[24]~I .oe_async_reset = "none";
defparam \OUT[24]~I .oe_power_up = "low";
defparam \OUT[24]~I .oe_register_mode = "none";
defparam \OUT[24]~I .oe_sync_reset = "none";
defparam \OUT[24]~I .operation_mode = "output";
defparam \OUT[24]~I .output_async_reset = "none";
defparam \OUT[24]~I .output_power_up = "low";
defparam \OUT[24]~I .output_register_mode = "none";
defparam \OUT[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[23]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[23]));
// synopsys translate_off
defparam \OUT[23]~I .input_async_reset = "none";
defparam \OUT[23]~I .input_power_up = "low";
defparam \OUT[23]~I .input_register_mode = "none";
defparam \OUT[23]~I .input_sync_reset = "none";
defparam \OUT[23]~I .oe_async_reset = "none";
defparam \OUT[23]~I .oe_power_up = "low";
defparam \OUT[23]~I .oe_register_mode = "none";
defparam \OUT[23]~I .oe_sync_reset = "none";
defparam \OUT[23]~I .operation_mode = "output";
defparam \OUT[23]~I .output_async_reset = "none";
defparam \OUT[23]~I .output_power_up = "low";
defparam \OUT[23]~I .output_register_mode = "none";
defparam \OUT[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[22]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[22]));
// synopsys translate_off
defparam \OUT[22]~I .input_async_reset = "none";
defparam \OUT[22]~I .input_power_up = "low";
defparam \OUT[22]~I .input_register_mode = "none";
defparam \OUT[22]~I .input_sync_reset = "none";
defparam \OUT[22]~I .oe_async_reset = "none";
defparam \OUT[22]~I .oe_power_up = "low";
defparam \OUT[22]~I .oe_register_mode = "none";
defparam \OUT[22]~I .oe_sync_reset = "none";
defparam \OUT[22]~I .operation_mode = "output";
defparam \OUT[22]~I .output_async_reset = "none";
defparam \OUT[22]~I .output_power_up = "low";
defparam \OUT[22]~I .output_register_mode = "none";
defparam \OUT[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[21]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[21]));
// synopsys translate_off
defparam \OUT[21]~I .input_async_reset = "none";
defparam \OUT[21]~I .input_power_up = "low";
defparam \OUT[21]~I .input_register_mode = "none";
defparam \OUT[21]~I .input_sync_reset = "none";
defparam \OUT[21]~I .oe_async_reset = "none";
defparam \OUT[21]~I .oe_power_up = "low";
defparam \OUT[21]~I .oe_register_mode = "none";
defparam \OUT[21]~I .oe_sync_reset = "none";
defparam \OUT[21]~I .operation_mode = "output";
defparam \OUT[21]~I .output_async_reset = "none";
defparam \OUT[21]~I .output_power_up = "low";
defparam \OUT[21]~I .output_register_mode = "none";
defparam \OUT[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[20]));
// synopsys translate_off
defparam \OUT[20]~I .input_async_reset = "none";
defparam \OUT[20]~I .input_power_up = "low";
defparam \OUT[20]~I .input_register_mode = "none";
defparam \OUT[20]~I .input_sync_reset = "none";
defparam \OUT[20]~I .oe_async_reset = "none";
defparam \OUT[20]~I .oe_power_up = "low";
defparam \OUT[20]~I .oe_register_mode = "none";
defparam \OUT[20]~I .oe_sync_reset = "none";
defparam \OUT[20]~I .operation_mode = "output";
defparam \OUT[20]~I .output_async_reset = "none";
defparam \OUT[20]~I .output_power_up = "low";
defparam \OUT[20]~I .output_register_mode = "none";
defparam \OUT[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[19]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[19]));
// synopsys translate_off
defparam \OUT[19]~I .input_async_reset = "none";
defparam \OUT[19]~I .input_power_up = "low";
defparam \OUT[19]~I .input_register_mode = "none";
defparam \OUT[19]~I .input_sync_reset = "none";
defparam \OUT[19]~I .oe_async_reset = "none";
defparam \OUT[19]~I .oe_power_up = "low";
defparam \OUT[19]~I .oe_register_mode = "none";
defparam \OUT[19]~I .oe_sync_reset = "none";
defparam \OUT[19]~I .operation_mode = "output";
defparam \OUT[19]~I .output_async_reset = "none";
defparam \OUT[19]~I .output_power_up = "low";
defparam \OUT[19]~I .output_register_mode = "none";
defparam \OUT[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[18]));
// synopsys translate_off
defparam \OUT[18]~I .input_async_reset = "none";
defparam \OUT[18]~I .input_power_up = "low";
defparam \OUT[18]~I .input_register_mode = "none";
defparam \OUT[18]~I .input_sync_reset = "none";
defparam \OUT[18]~I .oe_async_reset = "none";
defparam \OUT[18]~I .oe_power_up = "low";
defparam \OUT[18]~I .oe_register_mode = "none";
defparam \OUT[18]~I .oe_sync_reset = "none";
defparam \OUT[18]~I .operation_mode = "output";
defparam \OUT[18]~I .output_async_reset = "none";
defparam \OUT[18]~I .output_power_up = "low";
defparam \OUT[18]~I .output_register_mode = "none";
defparam \OUT[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[17]));
// synopsys translate_off
defparam \OUT[17]~I .input_async_reset = "none";
defparam \OUT[17]~I .input_power_up = "low";
defparam \OUT[17]~I .input_register_mode = "none";
defparam \OUT[17]~I .input_sync_reset = "none";
defparam \OUT[17]~I .oe_async_reset = "none";
defparam \OUT[17]~I .oe_power_up = "low";
defparam \OUT[17]~I .oe_register_mode = "none";
defparam \OUT[17]~I .oe_sync_reset = "none";
defparam \OUT[17]~I .operation_mode = "output";
defparam \OUT[17]~I .output_async_reset = "none";
defparam \OUT[17]~I .output_power_up = "low";
defparam \OUT[17]~I .output_register_mode = "none";
defparam \OUT[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[16]));
// synopsys translate_off
defparam \OUT[16]~I .input_async_reset = "none";
defparam \OUT[16]~I .input_power_up = "low";
defparam \OUT[16]~I .input_register_mode = "none";
defparam \OUT[16]~I .input_sync_reset = "none";
defparam \OUT[16]~I .oe_async_reset = "none";
defparam \OUT[16]~I .oe_power_up = "low";
defparam \OUT[16]~I .oe_register_mode = "none";
defparam \OUT[16]~I .oe_sync_reset = "none";
defparam \OUT[16]~I .operation_mode = "output";
defparam \OUT[16]~I .output_async_reset = "none";
defparam \OUT[16]~I .output_power_up = "low";
defparam \OUT[16]~I .output_register_mode = "none";
defparam \OUT[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[15]));
// synopsys translate_off
defparam \OUT[15]~I .input_async_reset = "none";
defparam \OUT[15]~I .input_power_up = "low";
defparam \OUT[15]~I .input_register_mode = "none";
defparam \OUT[15]~I .input_sync_reset = "none";
defparam \OUT[15]~I .oe_async_reset = "none";
defparam \OUT[15]~I .oe_power_up = "low";
defparam \OUT[15]~I .oe_register_mode = "none";
defparam \OUT[15]~I .oe_sync_reset = "none";
defparam \OUT[15]~I .operation_mode = "output";
defparam \OUT[15]~I .output_async_reset = "none";
defparam \OUT[15]~I .output_power_up = "low";
defparam \OUT[15]~I .output_register_mode = "none";
defparam \OUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[14]));
// synopsys translate_off
defparam \OUT[14]~I .input_async_reset = "none";
defparam \OUT[14]~I .input_power_up = "low";
defparam \OUT[14]~I .input_register_mode = "none";
defparam \OUT[14]~I .input_sync_reset = "none";
defparam \OUT[14]~I .oe_async_reset = "none";
defparam \OUT[14]~I .oe_power_up = "low";
defparam \OUT[14]~I .oe_register_mode = "none";
defparam \OUT[14]~I .oe_sync_reset = "none";
defparam \OUT[14]~I .operation_mode = "output";
defparam \OUT[14]~I .output_async_reset = "none";
defparam \OUT[14]~I .output_power_up = "low";
defparam \OUT[14]~I .output_register_mode = "none";
defparam \OUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[13]));
// synopsys translate_off
defparam \OUT[13]~I .input_async_reset = "none";
defparam \OUT[13]~I .input_power_up = "low";
defparam \OUT[13]~I .input_register_mode = "none";
defparam \OUT[13]~I .input_sync_reset = "none";
defparam \OUT[13]~I .oe_async_reset = "none";
defparam \OUT[13]~I .oe_power_up = "low";
defparam \OUT[13]~I .oe_register_mode = "none";
defparam \OUT[13]~I .oe_sync_reset = "none";
defparam \OUT[13]~I .operation_mode = "output";
defparam \OUT[13]~I .output_async_reset = "none";
defparam \OUT[13]~I .output_power_up = "low";
defparam \OUT[13]~I .output_register_mode = "none";
defparam \OUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[12]));
// synopsys translate_off
defparam \OUT[12]~I .input_async_reset = "none";
defparam \OUT[12]~I .input_power_up = "low";
defparam \OUT[12]~I .input_register_mode = "none";
defparam \OUT[12]~I .input_sync_reset = "none";
defparam \OUT[12]~I .oe_async_reset = "none";
defparam \OUT[12]~I .oe_power_up = "low";
defparam \OUT[12]~I .oe_register_mode = "none";
defparam \OUT[12]~I .oe_sync_reset = "none";
defparam \OUT[12]~I .operation_mode = "output";
defparam \OUT[12]~I .output_async_reset = "none";
defparam \OUT[12]~I .output_power_up = "low";
defparam \OUT[12]~I .output_register_mode = "none";
defparam \OUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[11]));
// synopsys translate_off
defparam \OUT[11]~I .input_async_reset = "none";
defparam \OUT[11]~I .input_power_up = "low";
defparam \OUT[11]~I .input_register_mode = "none";
defparam \OUT[11]~I .input_sync_reset = "none";
defparam \OUT[11]~I .oe_async_reset = "none";
defparam \OUT[11]~I .oe_power_up = "low";
defparam \OUT[11]~I .oe_register_mode = "none";
defparam \OUT[11]~I .oe_sync_reset = "none";
defparam \OUT[11]~I .operation_mode = "output";
defparam \OUT[11]~I .output_async_reset = "none";
defparam \OUT[11]~I .output_power_up = "low";
defparam \OUT[11]~I .output_register_mode = "none";
defparam \OUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[10]));
// synopsys translate_off
defparam \OUT[10]~I .input_async_reset = "none";
defparam \OUT[10]~I .input_power_up = "low";
defparam \OUT[10]~I .input_register_mode = "none";
defparam \OUT[10]~I .input_sync_reset = "none";
defparam \OUT[10]~I .oe_async_reset = "none";
defparam \OUT[10]~I .oe_power_up = "low";
defparam \OUT[10]~I .oe_register_mode = "none";
defparam \OUT[10]~I .oe_sync_reset = "none";
defparam \OUT[10]~I .operation_mode = "output";
defparam \OUT[10]~I .output_async_reset = "none";
defparam \OUT[10]~I .output_power_up = "low";
defparam \OUT[10]~I .output_register_mode = "none";
defparam \OUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[9]));
// synopsys translate_off
defparam \OUT[9]~I .input_async_reset = "none";
defparam \OUT[9]~I .input_power_up = "low";
defparam \OUT[9]~I .input_register_mode = "none";
defparam \OUT[9]~I .input_sync_reset = "none";
defparam \OUT[9]~I .oe_async_reset = "none";
defparam \OUT[9]~I .oe_power_up = "low";
defparam \OUT[9]~I .oe_register_mode = "none";
defparam \OUT[9]~I .oe_sync_reset = "none";
defparam \OUT[9]~I .operation_mode = "output";
defparam \OUT[9]~I .output_async_reset = "none";
defparam \OUT[9]~I .output_power_up = "low";
defparam \OUT[9]~I .output_register_mode = "none";
defparam \OUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[8]));
// synopsys translate_off
defparam \OUT[8]~I .input_async_reset = "none";
defparam \OUT[8]~I .input_power_up = "low";
defparam \OUT[8]~I .input_register_mode = "none";
defparam \OUT[8]~I .input_sync_reset = "none";
defparam \OUT[8]~I .oe_async_reset = "none";
defparam \OUT[8]~I .oe_power_up = "low";
defparam \OUT[8]~I .oe_register_mode = "none";
defparam \OUT[8]~I .oe_sync_reset = "none";
defparam \OUT[8]~I .operation_mode = "output";
defparam \OUT[8]~I .output_async_reset = "none";
defparam \OUT[8]~I .output_power_up = "low";
defparam \OUT[8]~I .output_register_mode = "none";
defparam \OUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[7]));
// synopsys translate_off
defparam \OUT[7]~I .input_async_reset = "none";
defparam \OUT[7]~I .input_power_up = "low";
defparam \OUT[7]~I .input_register_mode = "none";
defparam \OUT[7]~I .input_sync_reset = "none";
defparam \OUT[7]~I .oe_async_reset = "none";
defparam \OUT[7]~I .oe_power_up = "low";
defparam \OUT[7]~I .oe_register_mode = "none";
defparam \OUT[7]~I .oe_sync_reset = "none";
defparam \OUT[7]~I .operation_mode = "output";
defparam \OUT[7]~I .output_async_reset = "none";
defparam \OUT[7]~I .output_power_up = "low";
defparam \OUT[7]~I .output_register_mode = "none";
defparam \OUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[6]));
// synopsys translate_off
defparam \OUT[6]~I .input_async_reset = "none";
defparam \OUT[6]~I .input_power_up = "low";
defparam \OUT[6]~I .input_register_mode = "none";
defparam \OUT[6]~I .input_sync_reset = "none";
defparam \OUT[6]~I .oe_async_reset = "none";
defparam \OUT[6]~I .oe_power_up = "low";
defparam \OUT[6]~I .oe_register_mode = "none";
defparam \OUT[6]~I .oe_sync_reset = "none";
defparam \OUT[6]~I .operation_mode = "output";
defparam \OUT[6]~I .output_async_reset = "none";
defparam \OUT[6]~I .output_power_up = "low";
defparam \OUT[6]~I .output_register_mode = "none";
defparam \OUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[5]));
// synopsys translate_off
defparam \OUT[5]~I .input_async_reset = "none";
defparam \OUT[5]~I .input_power_up = "low";
defparam \OUT[5]~I .input_register_mode = "none";
defparam \OUT[5]~I .input_sync_reset = "none";
defparam \OUT[5]~I .oe_async_reset = "none";
defparam \OUT[5]~I .oe_power_up = "low";
defparam \OUT[5]~I .oe_register_mode = "none";
defparam \OUT[5]~I .oe_sync_reset = "none";
defparam \OUT[5]~I .operation_mode = "output";
defparam \OUT[5]~I .output_async_reset = "none";
defparam \OUT[5]~I .output_power_up = "low";
defparam \OUT[5]~I .output_register_mode = "none";
defparam \OUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[4]));
// synopsys translate_off
defparam \OUT[4]~I .input_async_reset = "none";
defparam \OUT[4]~I .input_power_up = "low";
defparam \OUT[4]~I .input_register_mode = "none";
defparam \OUT[4]~I .input_sync_reset = "none";
defparam \OUT[4]~I .oe_async_reset = "none";
defparam \OUT[4]~I .oe_power_up = "low";
defparam \OUT[4]~I .oe_register_mode = "none";
defparam \OUT[4]~I .oe_sync_reset = "none";
defparam \OUT[4]~I .operation_mode = "output";
defparam \OUT[4]~I .output_async_reset = "none";
defparam \OUT[4]~I .output_power_up = "low";
defparam \OUT[4]~I .output_register_mode = "none";
defparam \OUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[3]));
// synopsys translate_off
defparam \OUT[3]~I .input_async_reset = "none";
defparam \OUT[3]~I .input_power_up = "low";
defparam \OUT[3]~I .input_register_mode = "none";
defparam \OUT[3]~I .input_sync_reset = "none";
defparam \OUT[3]~I .oe_async_reset = "none";
defparam \OUT[3]~I .oe_power_up = "low";
defparam \OUT[3]~I .oe_register_mode = "none";
defparam \OUT[3]~I .oe_sync_reset = "none";
defparam \OUT[3]~I .operation_mode = "output";
defparam \OUT[3]~I .output_async_reset = "none";
defparam \OUT[3]~I .output_power_up = "low";
defparam \OUT[3]~I .output_register_mode = "none";
defparam \OUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[2]));
// synopsys translate_off
defparam \OUT[2]~I .input_async_reset = "none";
defparam \OUT[2]~I .input_power_up = "low";
defparam \OUT[2]~I .input_register_mode = "none";
defparam \OUT[2]~I .input_sync_reset = "none";
defparam \OUT[2]~I .oe_async_reset = "none";
defparam \OUT[2]~I .oe_power_up = "low";
defparam \OUT[2]~I .oe_register_mode = "none";
defparam \OUT[2]~I .oe_sync_reset = "none";
defparam \OUT[2]~I .operation_mode = "output";
defparam \OUT[2]~I .output_async_reset = "none";
defparam \OUT[2]~I .output_power_up = "low";
defparam \OUT[2]~I .output_register_mode = "none";
defparam \OUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[1]));
// synopsys translate_off
defparam \OUT[1]~I .input_async_reset = "none";
defparam \OUT[1]~I .input_power_up = "low";
defparam \OUT[1]~I .input_register_mode = "none";
defparam \OUT[1]~I .input_sync_reset = "none";
defparam \OUT[1]~I .oe_async_reset = "none";
defparam \OUT[1]~I .oe_power_up = "low";
defparam \OUT[1]~I .oe_register_mode = "none";
defparam \OUT[1]~I .oe_sync_reset = "none";
defparam \OUT[1]~I .operation_mode = "output";
defparam \OUT[1]~I .output_async_reset = "none";
defparam \OUT[1]~I .output_power_up = "low";
defparam \OUT[1]~I .output_register_mode = "none";
defparam \OUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[0]));
// synopsys translate_off
defparam \OUT[0]~I .input_async_reset = "none";
defparam \OUT[0]~I .input_power_up = "low";
defparam \OUT[0]~I .input_register_mode = "none";
defparam \OUT[0]~I .input_sync_reset = "none";
defparam \OUT[0]~I .oe_async_reset = "none";
defparam \OUT[0]~I .oe_power_up = "low";
defparam \OUT[0]~I .oe_register_mode = "none";
defparam \OUT[0]~I .oe_sync_reset = "none";
defparam \OUT[0]~I .operation_mode = "output";
defparam \OUT[0]~I .output_async_reset = "none";
defparam \OUT[0]~I .output_power_up = "low";
defparam \OUT[0]~I .output_register_mode = "none";
defparam \OUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[31]~I (
	.datain(\inst7|inst1~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [31]));
// synopsys translate_off
defparam \OUTPUT[31]~I .input_async_reset = "none";
defparam \OUTPUT[31]~I .input_power_up = "low";
defparam \OUTPUT[31]~I .input_register_mode = "none";
defparam \OUTPUT[31]~I .input_sync_reset = "none";
defparam \OUTPUT[31]~I .oe_async_reset = "none";
defparam \OUTPUT[31]~I .oe_power_up = "low";
defparam \OUTPUT[31]~I .oe_register_mode = "none";
defparam \OUTPUT[31]~I .oe_sync_reset = "none";
defparam \OUTPUT[31]~I .operation_mode = "output";
defparam \OUTPUT[31]~I .output_async_reset = "none";
defparam \OUTPUT[31]~I .output_power_up = "low";
defparam \OUTPUT[31]~I .output_register_mode = "none";
defparam \OUTPUT[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[30]~I (
	.datain(\inst7|inst2~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [30]));
// synopsys translate_off
defparam \OUTPUT[30]~I .input_async_reset = "none";
defparam \OUTPUT[30]~I .input_power_up = "low";
defparam \OUTPUT[30]~I .input_register_mode = "none";
defparam \OUTPUT[30]~I .input_sync_reset = "none";
defparam \OUTPUT[30]~I .oe_async_reset = "none";
defparam \OUTPUT[30]~I .oe_power_up = "low";
defparam \OUTPUT[30]~I .oe_register_mode = "none";
defparam \OUTPUT[30]~I .oe_sync_reset = "none";
defparam \OUTPUT[30]~I .operation_mode = "output";
defparam \OUTPUT[30]~I .output_async_reset = "none";
defparam \OUTPUT[30]~I .output_power_up = "low";
defparam \OUTPUT[30]~I .output_register_mode = "none";
defparam \OUTPUT[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[29]~I (
	.datain(\inst7|inst3~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [29]));
// synopsys translate_off
defparam \OUTPUT[29]~I .input_async_reset = "none";
defparam \OUTPUT[29]~I .input_power_up = "low";
defparam \OUTPUT[29]~I .input_register_mode = "none";
defparam \OUTPUT[29]~I .input_sync_reset = "none";
defparam \OUTPUT[29]~I .oe_async_reset = "none";
defparam \OUTPUT[29]~I .oe_power_up = "low";
defparam \OUTPUT[29]~I .oe_register_mode = "none";
defparam \OUTPUT[29]~I .oe_sync_reset = "none";
defparam \OUTPUT[29]~I .operation_mode = "output";
defparam \OUTPUT[29]~I .output_async_reset = "none";
defparam \OUTPUT[29]~I .output_power_up = "low";
defparam \OUTPUT[29]~I .output_register_mode = "none";
defparam \OUTPUT[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[28]~I (
	.datain(\inst7|inst4~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [28]));
// synopsys translate_off
defparam \OUTPUT[28]~I .input_async_reset = "none";
defparam \OUTPUT[28]~I .input_power_up = "low";
defparam \OUTPUT[28]~I .input_register_mode = "none";
defparam \OUTPUT[28]~I .input_sync_reset = "none";
defparam \OUTPUT[28]~I .oe_async_reset = "none";
defparam \OUTPUT[28]~I .oe_power_up = "low";
defparam \OUTPUT[28]~I .oe_register_mode = "none";
defparam \OUTPUT[28]~I .oe_sync_reset = "none";
defparam \OUTPUT[28]~I .operation_mode = "output";
defparam \OUTPUT[28]~I .output_async_reset = "none";
defparam \OUTPUT[28]~I .output_power_up = "low";
defparam \OUTPUT[28]~I .output_register_mode = "none";
defparam \OUTPUT[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[27]~I (
	.datain(\inst5|inst1~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [27]));
// synopsys translate_off
defparam \OUTPUT[27]~I .input_async_reset = "none";
defparam \OUTPUT[27]~I .input_power_up = "low";
defparam \OUTPUT[27]~I .input_register_mode = "none";
defparam \OUTPUT[27]~I .input_sync_reset = "none";
defparam \OUTPUT[27]~I .oe_async_reset = "none";
defparam \OUTPUT[27]~I .oe_power_up = "low";
defparam \OUTPUT[27]~I .oe_register_mode = "none";
defparam \OUTPUT[27]~I .oe_sync_reset = "none";
defparam \OUTPUT[27]~I .operation_mode = "output";
defparam \OUTPUT[27]~I .output_async_reset = "none";
defparam \OUTPUT[27]~I .output_power_up = "low";
defparam \OUTPUT[27]~I .output_register_mode = "none";
defparam \OUTPUT[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[26]~I (
	.datain(\inst5|inst2~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [26]));
// synopsys translate_off
defparam \OUTPUT[26]~I .input_async_reset = "none";
defparam \OUTPUT[26]~I .input_power_up = "low";
defparam \OUTPUT[26]~I .input_register_mode = "none";
defparam \OUTPUT[26]~I .input_sync_reset = "none";
defparam \OUTPUT[26]~I .oe_async_reset = "none";
defparam \OUTPUT[26]~I .oe_power_up = "low";
defparam \OUTPUT[26]~I .oe_register_mode = "none";
defparam \OUTPUT[26]~I .oe_sync_reset = "none";
defparam \OUTPUT[26]~I .operation_mode = "output";
defparam \OUTPUT[26]~I .output_async_reset = "none";
defparam \OUTPUT[26]~I .output_power_up = "low";
defparam \OUTPUT[26]~I .output_register_mode = "none";
defparam \OUTPUT[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[25]~I (
	.datain(\inst5|inst3~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [25]));
// synopsys translate_off
defparam \OUTPUT[25]~I .input_async_reset = "none";
defparam \OUTPUT[25]~I .input_power_up = "low";
defparam \OUTPUT[25]~I .input_register_mode = "none";
defparam \OUTPUT[25]~I .input_sync_reset = "none";
defparam \OUTPUT[25]~I .oe_async_reset = "none";
defparam \OUTPUT[25]~I .oe_power_up = "low";
defparam \OUTPUT[25]~I .oe_register_mode = "none";
defparam \OUTPUT[25]~I .oe_sync_reset = "none";
defparam \OUTPUT[25]~I .operation_mode = "output";
defparam \OUTPUT[25]~I .output_async_reset = "none";
defparam \OUTPUT[25]~I .output_power_up = "low";
defparam \OUTPUT[25]~I .output_register_mode = "none";
defparam \OUTPUT[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[24]~I (
	.datain(\inst5|inst4~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [24]));
// synopsys translate_off
defparam \OUTPUT[24]~I .input_async_reset = "none";
defparam \OUTPUT[24]~I .input_power_up = "low";
defparam \OUTPUT[24]~I .input_register_mode = "none";
defparam \OUTPUT[24]~I .input_sync_reset = "none";
defparam \OUTPUT[24]~I .oe_async_reset = "none";
defparam \OUTPUT[24]~I .oe_power_up = "low";
defparam \OUTPUT[24]~I .oe_register_mode = "none";
defparam \OUTPUT[24]~I .oe_sync_reset = "none";
defparam \OUTPUT[24]~I .operation_mode = "output";
defparam \OUTPUT[24]~I .output_async_reset = "none";
defparam \OUTPUT[24]~I .output_power_up = "low";
defparam \OUTPUT[24]~I .output_register_mode = "none";
defparam \OUTPUT[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[23]~I (
	.datain(\inst3|inst1~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [23]));
// synopsys translate_off
defparam \OUTPUT[23]~I .input_async_reset = "none";
defparam \OUTPUT[23]~I .input_power_up = "low";
defparam \OUTPUT[23]~I .input_register_mode = "none";
defparam \OUTPUT[23]~I .input_sync_reset = "none";
defparam \OUTPUT[23]~I .oe_async_reset = "none";
defparam \OUTPUT[23]~I .oe_power_up = "low";
defparam \OUTPUT[23]~I .oe_register_mode = "none";
defparam \OUTPUT[23]~I .oe_sync_reset = "none";
defparam \OUTPUT[23]~I .operation_mode = "output";
defparam \OUTPUT[23]~I .output_async_reset = "none";
defparam \OUTPUT[23]~I .output_power_up = "low";
defparam \OUTPUT[23]~I .output_register_mode = "none";
defparam \OUTPUT[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[22]~I (
	.datain(\inst3|inst2~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [22]));
// synopsys translate_off
defparam \OUTPUT[22]~I .input_async_reset = "none";
defparam \OUTPUT[22]~I .input_power_up = "low";
defparam \OUTPUT[22]~I .input_register_mode = "none";
defparam \OUTPUT[22]~I .input_sync_reset = "none";
defparam \OUTPUT[22]~I .oe_async_reset = "none";
defparam \OUTPUT[22]~I .oe_power_up = "low";
defparam \OUTPUT[22]~I .oe_register_mode = "none";
defparam \OUTPUT[22]~I .oe_sync_reset = "none";
defparam \OUTPUT[22]~I .operation_mode = "output";
defparam \OUTPUT[22]~I .output_async_reset = "none";
defparam \OUTPUT[22]~I .output_power_up = "low";
defparam \OUTPUT[22]~I .output_register_mode = "none";
defparam \OUTPUT[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[21]~I (
	.datain(\inst3|inst3~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [21]));
// synopsys translate_off
defparam \OUTPUT[21]~I .input_async_reset = "none";
defparam \OUTPUT[21]~I .input_power_up = "low";
defparam \OUTPUT[21]~I .input_register_mode = "none";
defparam \OUTPUT[21]~I .input_sync_reset = "none";
defparam \OUTPUT[21]~I .oe_async_reset = "none";
defparam \OUTPUT[21]~I .oe_power_up = "low";
defparam \OUTPUT[21]~I .oe_register_mode = "none";
defparam \OUTPUT[21]~I .oe_sync_reset = "none";
defparam \OUTPUT[21]~I .operation_mode = "output";
defparam \OUTPUT[21]~I .output_async_reset = "none";
defparam \OUTPUT[21]~I .output_power_up = "low";
defparam \OUTPUT[21]~I .output_register_mode = "none";
defparam \OUTPUT[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[20]~I (
	.datain(\inst3|inst4~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [20]));
// synopsys translate_off
defparam \OUTPUT[20]~I .input_async_reset = "none";
defparam \OUTPUT[20]~I .input_power_up = "low";
defparam \OUTPUT[20]~I .input_register_mode = "none";
defparam \OUTPUT[20]~I .input_sync_reset = "none";
defparam \OUTPUT[20]~I .oe_async_reset = "none";
defparam \OUTPUT[20]~I .oe_power_up = "low";
defparam \OUTPUT[20]~I .oe_register_mode = "none";
defparam \OUTPUT[20]~I .oe_sync_reset = "none";
defparam \OUTPUT[20]~I .operation_mode = "output";
defparam \OUTPUT[20]~I .output_async_reset = "none";
defparam \OUTPUT[20]~I .output_power_up = "low";
defparam \OUTPUT[20]~I .output_register_mode = "none";
defparam \OUTPUT[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[19]~I (
	.datain(\inst1|inst1~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [19]));
// synopsys translate_off
defparam \OUTPUT[19]~I .input_async_reset = "none";
defparam \OUTPUT[19]~I .input_power_up = "low";
defparam \OUTPUT[19]~I .input_register_mode = "none";
defparam \OUTPUT[19]~I .input_sync_reset = "none";
defparam \OUTPUT[19]~I .oe_async_reset = "none";
defparam \OUTPUT[19]~I .oe_power_up = "low";
defparam \OUTPUT[19]~I .oe_register_mode = "none";
defparam \OUTPUT[19]~I .oe_sync_reset = "none";
defparam \OUTPUT[19]~I .operation_mode = "output";
defparam \OUTPUT[19]~I .output_async_reset = "none";
defparam \OUTPUT[19]~I .output_power_up = "low";
defparam \OUTPUT[19]~I .output_register_mode = "none";
defparam \OUTPUT[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[18]~I (
	.datain(\inst1|inst2~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [18]));
// synopsys translate_off
defparam \OUTPUT[18]~I .input_async_reset = "none";
defparam \OUTPUT[18]~I .input_power_up = "low";
defparam \OUTPUT[18]~I .input_register_mode = "none";
defparam \OUTPUT[18]~I .input_sync_reset = "none";
defparam \OUTPUT[18]~I .oe_async_reset = "none";
defparam \OUTPUT[18]~I .oe_power_up = "low";
defparam \OUTPUT[18]~I .oe_register_mode = "none";
defparam \OUTPUT[18]~I .oe_sync_reset = "none";
defparam \OUTPUT[18]~I .operation_mode = "output";
defparam \OUTPUT[18]~I .output_async_reset = "none";
defparam \OUTPUT[18]~I .output_power_up = "low";
defparam \OUTPUT[18]~I .output_register_mode = "none";
defparam \OUTPUT[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[17]~I (
	.datain(\inst1|inst3~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [17]));
// synopsys translate_off
defparam \OUTPUT[17]~I .input_async_reset = "none";
defparam \OUTPUT[17]~I .input_power_up = "low";
defparam \OUTPUT[17]~I .input_register_mode = "none";
defparam \OUTPUT[17]~I .input_sync_reset = "none";
defparam \OUTPUT[17]~I .oe_async_reset = "none";
defparam \OUTPUT[17]~I .oe_power_up = "low";
defparam \OUTPUT[17]~I .oe_register_mode = "none";
defparam \OUTPUT[17]~I .oe_sync_reset = "none";
defparam \OUTPUT[17]~I .operation_mode = "output";
defparam \OUTPUT[17]~I .output_async_reset = "none";
defparam \OUTPUT[17]~I .output_power_up = "low";
defparam \OUTPUT[17]~I .output_register_mode = "none";
defparam \OUTPUT[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[16]~I (
	.datain(\inst1|inst4~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [16]));
// synopsys translate_off
defparam \OUTPUT[16]~I .input_async_reset = "none";
defparam \OUTPUT[16]~I .input_power_up = "low";
defparam \OUTPUT[16]~I .input_register_mode = "none";
defparam \OUTPUT[16]~I .input_sync_reset = "none";
defparam \OUTPUT[16]~I .oe_async_reset = "none";
defparam \OUTPUT[16]~I .oe_power_up = "low";
defparam \OUTPUT[16]~I .oe_register_mode = "none";
defparam \OUTPUT[16]~I .oe_sync_reset = "none";
defparam \OUTPUT[16]~I .operation_mode = "output";
defparam \OUTPUT[16]~I .output_async_reset = "none";
defparam \OUTPUT[16]~I .output_power_up = "low";
defparam \OUTPUT[16]~I .output_register_mode = "none";
defparam \OUTPUT[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[15]~I (
	.datain(\inst6|inst1~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [15]));
// synopsys translate_off
defparam \OUTPUT[15]~I .input_async_reset = "none";
defparam \OUTPUT[15]~I .input_power_up = "low";
defparam \OUTPUT[15]~I .input_register_mode = "none";
defparam \OUTPUT[15]~I .input_sync_reset = "none";
defparam \OUTPUT[15]~I .oe_async_reset = "none";
defparam \OUTPUT[15]~I .oe_power_up = "low";
defparam \OUTPUT[15]~I .oe_register_mode = "none";
defparam \OUTPUT[15]~I .oe_sync_reset = "none";
defparam \OUTPUT[15]~I .operation_mode = "output";
defparam \OUTPUT[15]~I .output_async_reset = "none";
defparam \OUTPUT[15]~I .output_power_up = "low";
defparam \OUTPUT[15]~I .output_register_mode = "none";
defparam \OUTPUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[14]~I (
	.datain(\inst6|inst2~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [14]));
// synopsys translate_off
defparam \OUTPUT[14]~I .input_async_reset = "none";
defparam \OUTPUT[14]~I .input_power_up = "low";
defparam \OUTPUT[14]~I .input_register_mode = "none";
defparam \OUTPUT[14]~I .input_sync_reset = "none";
defparam \OUTPUT[14]~I .oe_async_reset = "none";
defparam \OUTPUT[14]~I .oe_power_up = "low";
defparam \OUTPUT[14]~I .oe_register_mode = "none";
defparam \OUTPUT[14]~I .oe_sync_reset = "none";
defparam \OUTPUT[14]~I .operation_mode = "output";
defparam \OUTPUT[14]~I .output_async_reset = "none";
defparam \OUTPUT[14]~I .output_power_up = "low";
defparam \OUTPUT[14]~I .output_register_mode = "none";
defparam \OUTPUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[13]~I (
	.datain(\inst6|inst3~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [13]));
// synopsys translate_off
defparam \OUTPUT[13]~I .input_async_reset = "none";
defparam \OUTPUT[13]~I .input_power_up = "low";
defparam \OUTPUT[13]~I .input_register_mode = "none";
defparam \OUTPUT[13]~I .input_sync_reset = "none";
defparam \OUTPUT[13]~I .oe_async_reset = "none";
defparam \OUTPUT[13]~I .oe_power_up = "low";
defparam \OUTPUT[13]~I .oe_register_mode = "none";
defparam \OUTPUT[13]~I .oe_sync_reset = "none";
defparam \OUTPUT[13]~I .operation_mode = "output";
defparam \OUTPUT[13]~I .output_async_reset = "none";
defparam \OUTPUT[13]~I .output_power_up = "low";
defparam \OUTPUT[13]~I .output_register_mode = "none";
defparam \OUTPUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[12]~I (
	.datain(\inst6|inst4~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [12]));
// synopsys translate_off
defparam \OUTPUT[12]~I .input_async_reset = "none";
defparam \OUTPUT[12]~I .input_power_up = "low";
defparam \OUTPUT[12]~I .input_register_mode = "none";
defparam \OUTPUT[12]~I .input_sync_reset = "none";
defparam \OUTPUT[12]~I .oe_async_reset = "none";
defparam \OUTPUT[12]~I .oe_power_up = "low";
defparam \OUTPUT[12]~I .oe_register_mode = "none";
defparam \OUTPUT[12]~I .oe_sync_reset = "none";
defparam \OUTPUT[12]~I .operation_mode = "output";
defparam \OUTPUT[12]~I .output_async_reset = "none";
defparam \OUTPUT[12]~I .output_power_up = "low";
defparam \OUTPUT[12]~I .output_register_mode = "none";
defparam \OUTPUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[11]~I (
	.datain(\inst4|inst1~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [11]));
// synopsys translate_off
defparam \OUTPUT[11]~I .input_async_reset = "none";
defparam \OUTPUT[11]~I .input_power_up = "low";
defparam \OUTPUT[11]~I .input_register_mode = "none";
defparam \OUTPUT[11]~I .input_sync_reset = "none";
defparam \OUTPUT[11]~I .oe_async_reset = "none";
defparam \OUTPUT[11]~I .oe_power_up = "low";
defparam \OUTPUT[11]~I .oe_register_mode = "none";
defparam \OUTPUT[11]~I .oe_sync_reset = "none";
defparam \OUTPUT[11]~I .operation_mode = "output";
defparam \OUTPUT[11]~I .output_async_reset = "none";
defparam \OUTPUT[11]~I .output_power_up = "low";
defparam \OUTPUT[11]~I .output_register_mode = "none";
defparam \OUTPUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[10]~I (
	.datain(\inst4|inst2~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [10]));
// synopsys translate_off
defparam \OUTPUT[10]~I .input_async_reset = "none";
defparam \OUTPUT[10]~I .input_power_up = "low";
defparam \OUTPUT[10]~I .input_register_mode = "none";
defparam \OUTPUT[10]~I .input_sync_reset = "none";
defparam \OUTPUT[10]~I .oe_async_reset = "none";
defparam \OUTPUT[10]~I .oe_power_up = "low";
defparam \OUTPUT[10]~I .oe_register_mode = "none";
defparam \OUTPUT[10]~I .oe_sync_reset = "none";
defparam \OUTPUT[10]~I .operation_mode = "output";
defparam \OUTPUT[10]~I .output_async_reset = "none";
defparam \OUTPUT[10]~I .output_power_up = "low";
defparam \OUTPUT[10]~I .output_register_mode = "none";
defparam \OUTPUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[9]~I (
	.datain(\inst4|inst3~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [9]));
// synopsys translate_off
defparam \OUTPUT[9]~I .input_async_reset = "none";
defparam \OUTPUT[9]~I .input_power_up = "low";
defparam \OUTPUT[9]~I .input_register_mode = "none";
defparam \OUTPUT[9]~I .input_sync_reset = "none";
defparam \OUTPUT[9]~I .oe_async_reset = "none";
defparam \OUTPUT[9]~I .oe_power_up = "low";
defparam \OUTPUT[9]~I .oe_register_mode = "none";
defparam \OUTPUT[9]~I .oe_sync_reset = "none";
defparam \OUTPUT[9]~I .operation_mode = "output";
defparam \OUTPUT[9]~I .output_async_reset = "none";
defparam \OUTPUT[9]~I .output_power_up = "low";
defparam \OUTPUT[9]~I .output_register_mode = "none";
defparam \OUTPUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[8]~I (
	.datain(\inst4|inst4~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [8]));
// synopsys translate_off
defparam \OUTPUT[8]~I .input_async_reset = "none";
defparam \OUTPUT[8]~I .input_power_up = "low";
defparam \OUTPUT[8]~I .input_register_mode = "none";
defparam \OUTPUT[8]~I .input_sync_reset = "none";
defparam \OUTPUT[8]~I .oe_async_reset = "none";
defparam \OUTPUT[8]~I .oe_power_up = "low";
defparam \OUTPUT[8]~I .oe_register_mode = "none";
defparam \OUTPUT[8]~I .oe_sync_reset = "none";
defparam \OUTPUT[8]~I .operation_mode = "output";
defparam \OUTPUT[8]~I .output_async_reset = "none";
defparam \OUTPUT[8]~I .output_power_up = "low";
defparam \OUTPUT[8]~I .output_register_mode = "none";
defparam \OUTPUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[7]~I (
	.datain(\inst2|inst1~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [7]));
// synopsys translate_off
defparam \OUTPUT[7]~I .input_async_reset = "none";
defparam \OUTPUT[7]~I .input_power_up = "low";
defparam \OUTPUT[7]~I .input_register_mode = "none";
defparam \OUTPUT[7]~I .input_sync_reset = "none";
defparam \OUTPUT[7]~I .oe_async_reset = "none";
defparam \OUTPUT[7]~I .oe_power_up = "low";
defparam \OUTPUT[7]~I .oe_register_mode = "none";
defparam \OUTPUT[7]~I .oe_sync_reset = "none";
defparam \OUTPUT[7]~I .operation_mode = "output";
defparam \OUTPUT[7]~I .output_async_reset = "none";
defparam \OUTPUT[7]~I .output_power_up = "low";
defparam \OUTPUT[7]~I .output_register_mode = "none";
defparam \OUTPUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[6]~I (
	.datain(\inst2|inst2~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [6]));
// synopsys translate_off
defparam \OUTPUT[6]~I .input_async_reset = "none";
defparam \OUTPUT[6]~I .input_power_up = "low";
defparam \OUTPUT[6]~I .input_register_mode = "none";
defparam \OUTPUT[6]~I .input_sync_reset = "none";
defparam \OUTPUT[6]~I .oe_async_reset = "none";
defparam \OUTPUT[6]~I .oe_power_up = "low";
defparam \OUTPUT[6]~I .oe_register_mode = "none";
defparam \OUTPUT[6]~I .oe_sync_reset = "none";
defparam \OUTPUT[6]~I .operation_mode = "output";
defparam \OUTPUT[6]~I .output_async_reset = "none";
defparam \OUTPUT[6]~I .output_power_up = "low";
defparam \OUTPUT[6]~I .output_register_mode = "none";
defparam \OUTPUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[5]~I (
	.datain(\inst2|inst3~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [5]));
// synopsys translate_off
defparam \OUTPUT[5]~I .input_async_reset = "none";
defparam \OUTPUT[5]~I .input_power_up = "low";
defparam \OUTPUT[5]~I .input_register_mode = "none";
defparam \OUTPUT[5]~I .input_sync_reset = "none";
defparam \OUTPUT[5]~I .oe_async_reset = "none";
defparam \OUTPUT[5]~I .oe_power_up = "low";
defparam \OUTPUT[5]~I .oe_register_mode = "none";
defparam \OUTPUT[5]~I .oe_sync_reset = "none";
defparam \OUTPUT[5]~I .operation_mode = "output";
defparam \OUTPUT[5]~I .output_async_reset = "none";
defparam \OUTPUT[5]~I .output_power_up = "low";
defparam \OUTPUT[5]~I .output_register_mode = "none";
defparam \OUTPUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[4]~I (
	.datain(\inst2|inst4~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [4]));
// synopsys translate_off
defparam \OUTPUT[4]~I .input_async_reset = "none";
defparam \OUTPUT[4]~I .input_power_up = "low";
defparam \OUTPUT[4]~I .input_register_mode = "none";
defparam \OUTPUT[4]~I .input_sync_reset = "none";
defparam \OUTPUT[4]~I .oe_async_reset = "none";
defparam \OUTPUT[4]~I .oe_power_up = "low";
defparam \OUTPUT[4]~I .oe_register_mode = "none";
defparam \OUTPUT[4]~I .oe_sync_reset = "none";
defparam \OUTPUT[4]~I .operation_mode = "output";
defparam \OUTPUT[4]~I .output_async_reset = "none";
defparam \OUTPUT[4]~I .output_power_up = "low";
defparam \OUTPUT[4]~I .output_register_mode = "none";
defparam \OUTPUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[3]~I (
	.datain(\inst|inst1~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [3]));
// synopsys translate_off
defparam \OUTPUT[3]~I .input_async_reset = "none";
defparam \OUTPUT[3]~I .input_power_up = "low";
defparam \OUTPUT[3]~I .input_register_mode = "none";
defparam \OUTPUT[3]~I .input_sync_reset = "none";
defparam \OUTPUT[3]~I .oe_async_reset = "none";
defparam \OUTPUT[3]~I .oe_power_up = "low";
defparam \OUTPUT[3]~I .oe_register_mode = "none";
defparam \OUTPUT[3]~I .oe_sync_reset = "none";
defparam \OUTPUT[3]~I .operation_mode = "output";
defparam \OUTPUT[3]~I .output_async_reset = "none";
defparam \OUTPUT[3]~I .output_power_up = "low";
defparam \OUTPUT[3]~I .output_register_mode = "none";
defparam \OUTPUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[2]~I (
	.datain(\inst|inst2~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [2]));
// synopsys translate_off
defparam \OUTPUT[2]~I .input_async_reset = "none";
defparam \OUTPUT[2]~I .input_power_up = "low";
defparam \OUTPUT[2]~I .input_register_mode = "none";
defparam \OUTPUT[2]~I .input_sync_reset = "none";
defparam \OUTPUT[2]~I .oe_async_reset = "none";
defparam \OUTPUT[2]~I .oe_power_up = "low";
defparam \OUTPUT[2]~I .oe_register_mode = "none";
defparam \OUTPUT[2]~I .oe_sync_reset = "none";
defparam \OUTPUT[2]~I .operation_mode = "output";
defparam \OUTPUT[2]~I .output_async_reset = "none";
defparam \OUTPUT[2]~I .output_power_up = "low";
defparam \OUTPUT[2]~I .output_register_mode = "none";
defparam \OUTPUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[1]~I (
	.datain(\inst|inst3~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [1]));
// synopsys translate_off
defparam \OUTPUT[1]~I .input_async_reset = "none";
defparam \OUTPUT[1]~I .input_power_up = "low";
defparam \OUTPUT[1]~I .input_register_mode = "none";
defparam \OUTPUT[1]~I .input_sync_reset = "none";
defparam \OUTPUT[1]~I .oe_async_reset = "none";
defparam \OUTPUT[1]~I .oe_power_up = "low";
defparam \OUTPUT[1]~I .oe_register_mode = "none";
defparam \OUTPUT[1]~I .oe_sync_reset = "none";
defparam \OUTPUT[1]~I .operation_mode = "output";
defparam \OUTPUT[1]~I .output_async_reset = "none";
defparam \OUTPUT[1]~I .output_power_up = "low";
defparam \OUTPUT[1]~I .output_register_mode = "none";
defparam \OUTPUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[0]~I (
	.datain(\inst|inst4~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [0]));
// synopsys translate_off
defparam \OUTPUT[0]~I .input_async_reset = "none";
defparam \OUTPUT[0]~I .input_power_up = "low";
defparam \OUTPUT[0]~I .input_register_mode = "none";
defparam \OUTPUT[0]~I .input_sync_reset = "none";
defparam \OUTPUT[0]~I .oe_async_reset = "none";
defparam \OUTPUT[0]~I .oe_power_up = "low";
defparam \OUTPUT[0]~I .oe_register_mode = "none";
defparam \OUTPUT[0]~I .oe_sync_reset = "none";
defparam \OUTPUT[0]~I .operation_mode = "output";
defparam \OUTPUT[0]~I .output_async_reset = "none";
defparam \OUTPUT[0]~I .output_power_up = "low";
defparam \OUTPUT[0]~I .output_register_mode = "none";
defparam \OUTPUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \OUTPUT_EN~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_EN));
// synopsys translate_off
defparam \OUTPUT_EN~I .input_async_reset = "none";
defparam \OUTPUT_EN~I .input_power_up = "low";
defparam \OUTPUT_EN~I .input_register_mode = "none";
defparam \OUTPUT_EN~I .input_sync_reset = "none";
defparam \OUTPUT_EN~I .oe_async_reset = "none";
defparam \OUTPUT_EN~I .oe_power_up = "low";
defparam \OUTPUT_EN~I .oe_register_mode = "none";
defparam \OUTPUT_EN~I .oe_sync_reset = "none";
defparam \OUTPUT_EN~I .operation_mode = "input";
defparam \OUTPUT_EN~I .output_async_reset = "none";
defparam \OUTPUT_EN~I .output_power_up = "low";
defparam \OUTPUT_EN~I .output_register_mode = "none";
defparam \OUTPUT_EN~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
