<?xml version="1.0" encoding="UTF-8"?>
<efx:project name="titanium_evm" description="" last_change="1741147410" sw_version="2024.2.294.3.14" last_run_state="pass" last_run_flow="bitstream" config_result_in_sync="sync" design_ood="sync" place_ood="sync" route_ood="sync" xmlns:efx="http://www.efinixinc.com/enf_proj" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.efinixinc.com/enf_proj enf_proj.xsd">
    <efx:device_info>
        <efx:family name="Titanium"/>
        <efx:device name="Ti60F225"/>
        <efx:timing_model name="C4"/>
    </efx:device_info>
    <efx:design_info def_veri_version="verilog_2k" def_vhdl_version="vhdl_2008" unified_flow="false">
        <efx:top_module name="top"/>
        <efx:design_file name="../fpga_communication/hVHDL_fpga_interconnect/interconnect_configuration/data_15_address_15_bit_pkg.vhd" version="vhdl_2008" library="default"/>
        <efx:design_file name="../fpga_communication/hVHDL_fpga_interconnect/fpga_interconnect_pkg.vhd" version="vhdl_2008" library="default"/>
        <efx:design_file name="../fpga_communication/hVHDL_uart/uart_rx/uart_rx_pkg.vhd" version="vhdl_2008" library="default"/>
        <efx:design_file name="../fpga_communication/hVHDL_uart/uart_tx/uart_tx_pkg.vhd" version="vhdl_2008" library="default"/>
        <efx:design_file name="../fpga_communication/hVHDL_uart/uart_protocol/uart_protocol_pkg.vhd" version="vhdl_2008" library="default"/>
        <efx:design_file name="../fpga_communication/communications.vhd" version="vhdl_2008" library="default"/>
        <efx:design_file name="../source/hVHDL_gigabit_ethernet/mdio_driver/mdio_driver_internal_pkg.vhd" version="default" library="default"/>
        <efx:design_file name="../source/hVHDL_gigabit_ethernet/ethernet_rx_ddio/ethernet_rx_ddio_pkg.vhd" version="default" library="default"/>
        <efx:design_file name="../source/hVHDL_gigabit_ethernet/ethernet_rx_ddio/efinix_fpga_ddio_record.vhd" version="default" library="default"/>
        <efx:design_file name="../source/hVHDL_gigabit_ethernet/ethernet_rx_ddio/efinix_rx_ddio.vhd" version="default" library="default"/>
        <efx:design_file name="../source/hVHDL_gigabit_ethernet/ethernet_common/dual_port_ethernet_ram/ethernet_frame_ram_read_pkg.vhd" version="default" library="default"/>
        <efx:design_file name="../source/hVHDL_gigabit_ethernet/ethernet_common/dual_port_ethernet_ram/ethernet_frame_ram_write_pkg.vhd" version="default" library="default"/>
        <efx:design_file name="../source/hVHDL_gigabit_ethernet/ethernet_common/dual_port_ethernet_ram/dpram.vhd" version="default" library="default"/>
        <efx:design_file name="../source/hVHDL_gigabit_ethernet/ethernet_common/PCK_CRC_32_D8.vhd" version="default" library="default"/>
        <efx:design_file name="../source/hVHDL_gigabit_ethernet/ethernet_frame_receiver/ethernet_frame_receiver_pkg.vhd" version="default" library="default"/>
        <efx:design_file name="../titanium_custom_board/cs_top.vhd" version="default" library="default"/>
        <efx:top_vhdl_arch name="rtl"/>
    </efx:design_info>
    <efx:constraint_info>
        <efx:sdc_file name="titanium_evm.pt.sdc"/>
        <efx:inter_file name=""/>
    </efx:constraint_info>
    <efx:isf_info/>
    <efx:sim_info/>
    <efx:misc_info/>
    <efx:ip_info/>
    <efx:synthesis tool_name="efx_map">
        <efx:param name="work_dir" value="work_syn" value_type="e_string"/>
        <efx:param name="write_efx_verilog" value="on" value_type="e_bool"/>
        <efx:param name="mode" value="speed" value_type="e_option"/>
        <efx:param name="max_ram" value="-1" value_type="e_integer"/>
        <efx:param name="max_mult" value="-1" value_type="e_integer"/>
        <efx:param name="infer-clk-enable" value="3" value_type="e_option"/>
        <efx:param name="infer-sync-set-reset" value="1" value_type="e_option"/>
        <efx:param name="min-sr-fanout" value="0" value_type="e_integer"/>
        <efx:param name="min-ce-fanout" value="0" value_type="e_integer"/>
        <efx:param name="fanout-limit" value="0" value_type="e_integer"/>
        <efx:param name="bram_output_regs_packing" value="1" value_type="e_option"/>
        <efx:param name="retiming" value="1" value_type="e_option"/>
        <efx:param name="seq_opt" value="1" value_type="e_option"/>
        <efx:param name="blast_const_operand_adders" value="1" value_type="e_option"/>
        <efx:param name="operator-sharing" value="0" value_type="e_option"/>
        <efx:param name="optimize-adder-tree" value="1" value_type="e_option"/>
        <efx:param name="seq-opt-sync-only" value="0" value_type="e_option"/>
        <efx:param name="blackbox-error" value="1" value_type="e_option"/>
        <efx:param name="allow-const-ram-index" value="0" value_type="e_option"/>
        <efx:param name="hdl-compile-unit" value="1" value_type="e_option"/>
        <efx:param name="create-onehot-fsms" value="0" value_type="e_option"/>
        <efx:param name="dsp-mac-packing" value="1" value_type="e_option"/>
        <efx:param name="dsp-output-regs-packing" value="1" value_type="e_option"/>
        <efx:param name="dsp-input-regs-packing" value="1" value_type="e_option"/>
        <efx:param name="pack-luts-to-comb4" value="0" value_type="e_option"/>
        <efx:param name="bram-push-tco-outreg" value="0" value_type="e_option"/>
        <efx:param name="mult-auto-pipeline" value="0" value_type="e_integer"/>
        <efx:param name="mult-decomp-retime" value="0" value_type="e_option"/>
        <efx:param name="optimize-zero-init-rom" value="1" value_type="e_option"/>
        <efx:param name="use-logic-for-small-mem" value="64" value_type="e_integer"/>
        <efx:param name="use-logic-for-small-rom" value="64" value_type="e_integer"/>
        <efx:param name="insert-carry-skip" value="0" value_type="e_option"/>
        <efx:param name="hdl-loop-limit" value="20000" value_type="e_integer"/>
        <efx:param name="max-bit-blast-mem-size" value="10240" value_type="e_integer"/>
        <efx:param name="peri-syn-instantiation" value="0" value_type="e_option"/>
        <efx:param name="peri-syn-inference" value="0" value_type="e_option"/>
        <efx:param name="ram-decomp-mode" value="0" value_type="e_option"/>
        <efx:param name="max_threads" value="-1" value_type="e_integer"/>
    </efx:synthesis>
    <efx:place_and_route tool_name="efx_pnr">
        <efx:param name="work_dir" value="work_pnr" value_type="e_string"/>
        <efx:param name="verbose" value="off" value_type="e_bool"/>
        <efx:param name="load_delaym" value="on" value_type="e_bool"/>
        <efx:param name="optimization_level" value="TIMING_2" value_type="e_option"/>
        <efx:param name="seed" value="1" value_type="e_integer"/>
        <efx:param name="placer_effort_level" value="2" value_type="e_option"/>
        <efx:param name="max_threads" value="-1" value_type="e_integer"/>
        <efx:param name="print_critical_path" value="10" value_type="e_integer"/>
        <efx:param name="beneficial_skew" value="on" value_type="e_option"/>
        <efx:param name="classic_flow" value="off" value_type="e_noarg"/>
    </efx:place_and_route>
    <efx:bitstream_generation tool_name="efx_pgm">
        <efx:param name="mode" value="active" value_type="e_option"/>
        <efx:param name="width" value="1" value_type="e_option"/>
        <efx:param name="enable_roms" value="smart" value_type="e_option"/>
        <efx:param name="spi_low_power_mode" value="on" value_type="e_bool"/>
        <efx:param name="io_weak_pullup" value="on" value_type="e_bool"/>
        <efx:param name="oscillator_clock_divider" value="DIV8" value_type="e_option"/>
        <efx:param name="bitstream_compression" value="on" value_type="e_bool"/>
        <efx:param name="enable_external_master_clock" value="off" value_type="e_bool"/>
        <efx:param name="active_capture_clk_edge" value="negedge" value_type="e_option"/>
        <efx:param name="jtag_usercode" value="0xFFFFFFFF" value_type="e_string"/>
        <efx:param name="release_tri_then_reset" value="on" value_type="e_bool"/>
        <efx:param name="four_byte_addressing" value="off" value_type="e_bool"/>
        <efx:param name="generate_bit" value="on" value_type="e_bool"/>
        <efx:param name="generate_bitbin" value="off" value_type="e_bool"/>
        <efx:param name="generate_hex" value="on" value_type="e_bool"/>
        <efx:param name="generate_hexbin" value="off" value_type="e_bool"/>
        <efx:param name="cold_boot" value="off" value_type="e_bool"/>
        <efx:param name="cascade" value="off" value_type="e_option"/>
    </efx:bitstream_generation>
    <efx:debugger>
        <efx:param name="work_dir" value="work_dbg" value_type="e_string"/>
        <efx:param name="auto_instantiation" value="off" value_type="e_bool"/>
        <efx:param name="profile" value="NONE" value_type="e_string"/>
    </efx:debugger>
    <efx:security>
        <efx:param name="randomize_iv_value" value="on" value_type="e_bool"/>
        <efx:param name="iv_value" value="" value_type="e_string"/>
        <efx:param name="enable_bitstream_encrypt" value="off" value_type="e_bool"/>
        <efx:param name="enable_bitstream_auth" value="off" value_type="e_bool"/>
        <efx:param name="encryption_key_file" value="NONE" value_type="e_string"/>
        <efx:param name="auth_key_file" value="NONE" value_type="e_string"/>
    </efx:security>
</efx:project>
