Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Tue Nov 12 10:56:08 2019
| Host         : Rich-PC running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu27dr-ffvg1517-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'px_ppld2udp100ge_csr'

1. Summary
----------

SUCCESS in the upgrade of px_ppld2udp100ge_csr (pentek.com:px_ip:px_axil_csr:1.0) from (Rev. 23) to (Rev. 24)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Tue Nov 12 10:56:08 2019
| Host         : Rich-PC running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu27dr-ffvg1517-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'px_ppld2udp100ge_brctlr'

1. Summary
----------

SUCCESS in the upgrade of px_ppld2udp100ge_brctlr (pentek.com:px_ip:px_axil_bram_ctlr:1.0) from (Rev. 26) to (Rev. 27)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Tue Nov 12 10:56:08 2019
| Host         : Rich-PC running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu27dr-ffvg1517-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'px_ppld2udp100ge_axi_xbar'

1. Summary
----------

SUCCESS in the upgrade of px_ppld2udp100ge_axi_xbar (xilinx.com:ip:axi_crossbar:2.1) from (Rev. 20) to (Rev. 21)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Tue Nov 12 10:56:07 2019
| Host         : Rich-PC running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu27dr-ffvg1517-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_cmac_usplus_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_cmac_usplus_0_0 from xilinx.com:ip:cmac_usplus:2.6 to xilinx.com:ip:cmac_usplus:3.0

2. Upgrade messages
-------------------

Removed parameter CLOCKING_MODE
Set parameter NUM_LANES to value 4x25 (source 'default')






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Jun  9 07:56:12 2019
| Host         : Igor2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu27dr-ffvg1517-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'px_ppld2udp100ge_csr'

1. Summary
----------

SUCCESS in the upgrade of px_ppld2udp100ge_csr (pentek.com:px_ip:px_axil_csr:1.0) from (Rev. 22) to (Rev. 23)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Jun  9 07:56:12 2019
| Host         : Igor2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu27dr-ffvg1517-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'px_ppld2udp100ge_brctlr'

1. Summary
----------

SUCCESS in the upgrade of px_ppld2udp100ge_brctlr (pentek.com:px_ip:px_axil_bram_ctlr:1.0) from (Rev. 25) to (Rev. 26)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Jun  9 07:56:11 2019
| Host         : Igor2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu27dr-ffvg1517-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'px_ppld2udp100ge_axi_xbar'

1. Summary
----------

SUCCESS in the upgrade of px_ppld2udp100ge_axi_xbar (xilinx.com:ip:axi_crossbar:2.1) from (Rev. 19) to (Rev. 20)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Jun  9 07:56:08 2019
| Host         : Igor2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu27dr-ffvg1517-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_cmac_usplus_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_cmac_usplus_0_0 from xilinx.com:ip:cmac_usplus:2.5 to xilinx.com:ip:cmac_usplus:2.6






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec 14 13:08:43 2018
| Host         : Rich-PC running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu27dr-ffvg1517-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'px_ppld2udp100ge_csr'

1. Summary
----------

SUCCESS in the upgrade of px_ppld2udp100ge_csr (pentek.com:px_ip:px_axil_csr:1.0) from (Rev. 21) to (Rev. 22)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec 14 13:08:42 2018
| Host         : Rich-PC running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu27dr-ffvg1517-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'px_ppld2udp100ge_brctlr'

1. Summary
----------

SUCCESS in the upgrade of px_ppld2udp100ge_brctlr (pentek.com:px_ip:px_axil_bram_ctlr:1.0) from (Rev. 24) to (Rev. 25)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec 14 13:08:41 2018
| Host         : Rich-PC running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu27dr-ffvg1517-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'px_ppld2udp100ge_axi_xbar'

1. Summary
----------

SUCCESS in the upgrade of px_ppld2udp100ge_axi_xbar (xilinx.com:ip:axi_crossbar:2.1) from (Rev. 18) to (Rev. 19)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec 14 13:08:29 2018
| Host         : Rich-PC running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu27dr-ffvg1517-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_cmac_usplus_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_cmac_usplus_0_0 from xilinx.com:ip:cmac_usplus:2.4 (Rev. 3) to xilinx.com:ip:cmac_usplus:2.5






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Sep 11 21:24:45 2018
| Host         : Rich-PC running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu27dr-ffvg1517-1-e-es1
------------------------------------------------------------------------------------

Upgrade Log for IP 'px_ppld2udp100ge_axi_xbar'

1. Summary
----------

SUCCESS in the upgrade of px_ppld2udp100ge_axi_xbar (xilinx.com:ip:axi_crossbar:2.1) from (Rev. 17) to (Rev. 18)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Sep 11 21:24:38 2018
| Host         : Rich-PC running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu27dr-ffvg1517-1-e-es1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_cmac_usplus_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_cmac_usplus_0_0 (xilinx.com:ip:cmac_usplus:2.4) from (Rev. 2) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_cmac_usplus_0_0'.


-Upgrade has added interface 'gt_rxusrclk2_out_port' (xilinx.com:signal:clock:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_cmac_usplus_0_0'. These changes may impact your design.


-Upgrade has added port 'gt_rxusrclk2'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Apr 30 14:53:33 2018
| Host         : Rich-PC running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu27dr-ffvg1517-1-e-es1
------------------------------------------------------------------------------------

Upgrade Log for IP 'cmac_usplus_0'

1. Summary
----------

SUCCESS in the upgrade of cmac_usplus_0 (xilinx.com:ip:cmac_usplus:2.4) to (Rev. 2)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3_AR70218 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Wed Apr 25 14:00:58 2018
| Host         : Rich-PC running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu28dr-ffvg1517-1-e-es1
--------------------------------------------------------------------------------------------

Upgrade Log for IP 'cmac_usplus_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of cmac_usplus_0 (xilinx.com:ip:cmac_usplus:2.4) to Vivado generation flows.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Unable to set the value 'GTH' on parameter 'Transceiver Type' due to the following failure - 
Value 'GTH' is out of the range for parameter 'Transceiver Type(GT_TYPE)' for IP 'cmac_usplus_0' . Valid values are - GTY
. Restoring to an old valid value of 'GTY'

Unable to set the value 'CMACE4_X0Y3' on parameter 'CMAC Core Selection' due to the following failure - 
Value 'CMACE4_X0Y3' is out of the range for parameter 'CMAC Core Selection(CMAC_CORE_SELECT)' for IP 'cmac_usplus_0' . Valid values are - CMACE4_X0Y1
. Restoring to an old valid value of 'CMACE4_X0Y1'

Unable to set the value 'X0Y32~X0Y41' on parameter 'GT Group Selection' due to the following failure - 
Value 'X0Y32~X0Y41' is out of the range for parameter 'GT Group Selection(GT_GROUP_SELECT)' for IP 'cmac_usplus_0' . Valid values are - X0Y10~X0Y19, X0Y4~X0Y13, X0Y6~X0Y15, X0Y8~X0Y17
. Restoring to an old valid value of 'X0Y10~X0Y19'

Unable to set the value 'NA' on parameter 'RX GT Buffer' due to the following failure - 
Value 'NA' is out of the range for parameter 'RX GT Buffer(RX_GT_BUFFER)' for IP 'cmac_usplus_0' . Valid values are - 1, 0
. Restoring to an old valid value of '1'

An attempt to modify the value of disabled parameter 'LANE9_GT_LOC' from 'X0Y18' to 'X0Y40' has been ignored for IP 'cmac_usplus_0'

An attempt to modify the value of disabled parameter 'LANE8_GT_LOC' from 'X0Y17' to 'X0Y39' has been ignored for IP 'cmac_usplus_0'

An attempt to modify the value of disabled parameter 'LANE7_GT_LOC' from 'X0Y16' to 'X0Y38' has been ignored for IP 'cmac_usplus_0'

An attempt to modify the value of disabled parameter 'LANE6_GT_LOC' from 'X0Y15' to 'X0Y37' has been ignored for IP 'cmac_usplus_0'

An attempt to modify the value of disabled parameter 'LANE5_GT_LOC' from 'X0Y14' to 'X0Y36' has been ignored for IP 'cmac_usplus_0'

An attempt to modify the value of disabled parameter 'LANE4_GT_LOC' from 'X0Y13' to 'X0Y35' has been ignored for IP 'cmac_usplus_0'

An attempt to modify the value of disabled parameter 'LANE3_GT_LOC' from 'X0Y12' to 'X0Y34' has been ignored for IP 'cmac_usplus_0'

An attempt to modify the value of disabled parameter 'LANE2_GT_LOC' from 'X0Y11' to 'X0Y33' has been ignored for IP 'cmac_usplus_0'

An attempt to modify the value of disabled parameter 'LANE1_GT_LOC' from 'X0Y10' to 'X0Y32' has been ignored for IP 'cmac_usplus_0'

An attempt to modify the value of disabled parameter 'LANE10_GT_LOC' from 'X0Y19' to 'X0Y41' has been ignored for IP 'cmac_usplus_0'

An attempt to modify the value of disabled parameter 'GT_RX_BUFFER_BYPASS' from '0' to 'NA' has been ignored for IP 'cmac_usplus_0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:cmac_usplus:2.4 -user_name cmac_usplus_0
set_property -dict "\
  CONFIG.ADD_GT_CNRL_STS_PORTS {0} \
  CONFIG.CLOCKING_MODE {Asynchronous} \
  CONFIG.CMAC_CAUI4_MODE {0} \
  CONFIG.CMAC_CORE_SELECT {CMACE4_X0Y3} \
  CONFIG.Component_Name {cmac_usplus_0} \
  CONFIG.DIFFCLK_BOARD_INTERFACE {Custom} \
  CONFIG.ENABLE_AXI_INTERFACE {0} \
  CONFIG.ENABLE_PIPELINE_REG {0} \
  CONFIG.ENABLE_TIME_STAMPING {0} \
  CONFIG.ETHERNET_BOARD_INTERFACE {Custom} \
  CONFIG.FAST_SIM_MODE {0} \
  CONFIG.GT_DRP_CLK {100.00} \
  CONFIG.GT_GROUP_SELECT {X0Y32~X0Y41} \
  CONFIG.GT_LOCATION {1} \
  CONFIG.GT_REF_CLK_FREQ {156.25} \
  CONFIG.GT_RX_BUFFER_BYPASS {NA} \
  CONFIG.GT_TYPE {GTH} \
  CONFIG.INCLUDE_AUTO_NEG_LT_LOGIC {0} \
  CONFIG.INCLUDE_RS_FEC {0} \
  CONFIG.INCLUDE_SHARED_LOGIC {2} \
  CONFIG.INS_LOSS_NYQ {12} \
  CONFIG.LANE10_GT_LOC {X0Y41} \
  CONFIG.LANE1_GT_LOC {X0Y32} \
  CONFIG.LANE2_GT_LOC {X0Y33} \
  CONFIG.LANE3_GT_LOC {X0Y34} \
  CONFIG.LANE4_GT_LOC {X0Y35} \
  CONFIG.LANE5_GT_LOC {X0Y36} \
  CONFIG.LANE6_GT_LOC {X0Y37} \
  CONFIG.LANE7_GT_LOC {X0Y38} \
  CONFIG.LANE8_GT_LOC {X0Y39} \
  CONFIG.LANE9_GT_LOC {X0Y40} \
  CONFIG.NUM_LANES {10} \
  CONFIG.OPERATING_MODE {Duplex} \
  CONFIG.PLL_TYPE {QPLL0} \
  CONFIG.PTP_TRANSPCLK_MODE {0} \
  CONFIG.RS_FEC_CORE_SEL {CMACE4_X0Y0} \
  CONFIG.RS_FEC_TRANSCODE_BYPASS {0} \
  CONFIG.RX_CHECK_ACK {1} \
  CONFIG.RX_CHECK_PREAMBLE {0} \
  CONFIG.RX_CHECK_SFD {0} \
  CONFIG.RX_EQ_MODE {AUTO} \
  CONFIG.RX_ETYPE_GCP {0x8808} \
  CONFIG.RX_ETYPE_GPP {0x8808} \
  CONFIG.RX_ETYPE_PCP {0x8808} \
  CONFIG.RX_ETYPE_PPP {0x8808} \
  CONFIG.RX_FLOW_CONTROL {1} \
  CONFIG.RX_FORWARD_CONTROL_FRAMES {0} \
  CONFIG.RX_FRAME_CRC_CHECKING {Enable FCS Stripping} \
  CONFIG.RX_GT_BUFFER {NA} \
  CONFIG.RX_MAX_PACKET_LEN {9600} \
  CONFIG.RX_MIN_PACKET_LEN {64} \
  CONFIG.RX_OPCODE_GPP {0x0001} \
  CONFIG.RX_OPCODE_MAX_GCP {0xFFFF} \
  CONFIG.RX_OPCODE_MAX_PCP {0xFFFF} \
  CONFIG.RX_OPCODE_MIN_GCP {0x0000} \
  CONFIG.RX_OPCODE_MIN_PCP {0x0000} \
  CONFIG.RX_OPCODE_PPP {0x0101} \
  CONFIG.RX_PAUSE_DA_MCAST {0x0180C2000001} \
  CONFIG.RX_PAUSE_DA_UCAST {0x000000000000} \
  CONFIG.RX_PAUSE_SA {0x000000000000} \
  CONFIG.RX_PROCESS_LFI {0} \
  CONFIG.TX_DA_GPP {0x0180C2000001} \
  CONFIG.TX_DA_PPP {0x0180C2000001} \
  CONFIG.TX_ETHERTYPE_GPP {0x8808} \
  CONFIG.TX_ETHERTYPE_PPP {0x8808} \
  CONFIG.TX_FLOW_CONTROL {1} \
  CONFIG.TX_FRAME_CRC_CHECKING {Enable FCS Insertion} \
  CONFIG.TX_IPG_VALUE {12} \
  CONFIG.TX_LANE0_VLM_BIP7_OVERRIDE {0} \
  CONFIG.TX_OPCODE_GPP {0x0001} \
  CONFIG.TX_OPCODE_PPP {0x0101} \
  CONFIG.TX_OTN_INTERFACE {0} \
  CONFIG.TX_PTP_1STEP_ENABLE {2} \
  CONFIG.TX_PTP_LATENCY_ADJUST {0} \
  CONFIG.TX_PTP_VLANE_ADJUST_MODE {0} \
  CONFIG.TX_SA_GPP {0x000000000000} \
  CONFIG.TX_SA_PPP {0x000000000000} \
  CONFIG.USE_BOARD_FLOW {false} \
  CONFIG.core_drp_reset_port.POLARITY {ACTIVE_HIGH} \
  CONFIG.core_rx_reset_port.POLARITY {ACTIVE_HIGH} \
  CONFIG.core_tx_reset_port.POLARITY {ACTIVE_HIGH} \
  CONFIG.drp_clk_port.ASSOCIATED_BUSIF {core_drp} \
  CONFIG.drp_clk_port.ASSOCIATED_RESET {core_drp_reset} \
  CONFIG.drp_clk_port.CLK_DOMAIN {} \
  CONFIG.drp_clk_port.FREQ_HZ {100000000} \
  CONFIG.drp_clk_port.PHASE {0.000} \
  CONFIG.gt_ref_clk.BOARD.ASSOCIATED_PARAM {DIFFCLK_BOARD_INTERFACE} \
  CONFIG.gt_ref_clk.CAN_DEBUG {false} \
  CONFIG.gt_ref_clk.FREQ_HZ {100000000} \
  CONFIG.gt_ref_clk_out_port.ASSOCIATED_BUSIF {} \
  CONFIG.gt_ref_clk_out_port.ASSOCIATED_RESET {} \
  CONFIG.gt_ref_clk_out_port.CLK_DOMAIN {} \
  CONFIG.gt_ref_clk_out_port.FREQ_HZ {322265625} \
  CONFIG.gt_ref_clk_out_port.PHASE {0.000} \
  CONFIG.gt_rxrecclkout_port.ASSOCIATED_BUSIF {} \
  CONFIG.gt_rxrecclkout_port.ASSOCIATED_RESET {} \
  CONFIG.gt_rxrecclkout_port.CLK_DOMAIN {} \
  CONFIG.gt_rxrecclkout_port.FREQ_HZ {322265625} \
  CONFIG.gt_rxrecclkout_port.PHASE {0.000} \
  CONFIG.gt_txusrclk2_out_port.ASSOCIATED_BUSIF {lbus_tx:lbus_rx:ctl_tx:ctl_rx:flowctrl_tx:flowctrl_rx:stat_tx:stat_rx:rs_fec_in:rs_fec_out} \
  CONFIG.gt_txusrclk2_out_port.ASSOCIATED_RESET {} \
  CONFIG.gt_txusrclk2_out_port.CLK_DOMAIN {} \
  CONFIG.gt_txusrclk2_out_port.FREQ_HZ {322265625} \
  CONFIG.gt_txusrclk2_out_port.PHASE {0.000} \
  CONFIG.gtwiz_reset_rx_datapath_port.POLARITY {ACTIVE_HIGH} \
  CONFIG.gtwiz_reset_tx_datapath_port.POLARITY {ACTIVE_HIGH} \
  CONFIG.init_clk_port.ASSOCIATED_BUSIF {} \
  CONFIG.init_clk_port.ASSOCIATED_RESET {sys_reset} \
  CONFIG.init_clk_port.CLK_DOMAIN {} \
  CONFIG.init_clk_port.FREQ_HZ {100000000} \
  CONFIG.init_clk_port.PHASE {0.000} \
  CONFIG.rx_clk_port.ASSOCIATED_BUSIF {} \
  CONFIG.rx_clk_port.ASSOCIATED_RESET {} \
  CONFIG.rx_clk_port.CLK_DOMAIN {} \
  CONFIG.rx_clk_port.FREQ_HZ {322265625} \
  CONFIG.rx_clk_port.PHASE {0.000} \
  CONFIG.sys_reset_port.POLARITY {ACTIVE_HIGH} \
  CONFIG.usr_rx_reset_port.POLARITY {ACTIVE_HIGH} \
  CONFIG.usr_tx_reset_port.POLARITY {ACTIVE_HIGH} " [get_ips cmac_usplus_0]


