{"result": {"query": ":facetid:toc:\"db/conf/fpga/fpga2015.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "182.55"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "84", "@dc": "84", "@oc": "84", "@id": "40438893", "text": ":facetid:toc:db/conf/fpga/fpga2015.bht"}}, "hits": {"@total": "84", "@computed": "84", "@sent": "84", "@first": "0", "hit": [{"@score": "1", "@id": "3167750", "info": {"authors": {"author": [{"@pid": "c/LeiChen0010", "text": "Lei Chen 0010"}, {"@pid": "92/5796", "text": "Yuanfu Zhao"}, {"@pid": "11/2432", "text": "Zhiping Wen 0001"}, {"@pid": "01/2356", "text": "Jing Zhou"}, {"@pid": "158/8042", "text": "Xuewu Li"}, {"@pid": "01/751", "text": "Yanlong Zhang"}, {"@pid": "49/7637", "text": "Huabo Sun"}]}, "title": "300 Thousand Gates Single Event Effect Hardened SRAM-based FPGA for Space Application (Abstract Only).", "venue": "FPGA", "pages": "268", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/0010ZWZLZS15", "doi": "10.1145/2684746.2689120", "ee": "https://doi.org/10.1145/2684746.2689120", "url": "https://dblp.org/rec/conf/fpga/0010ZWZLZS15"}, "url": "URL#3167750"}, {"@score": "1", "@id": "3167751", "info": {"authors": {"author": [{"@pid": "124/7095", "text": "Mohamed S. Abdelfattah"}, {"@pid": "152/5825", "text": "Andrew Bitar"}, {"@pid": "76/1530", "text": "Vaughn Betz"}]}, "title": "Take the Highway: Design for Embedded NoCs on FPGAs.", "venue": "FPGA", "pages": "98-107", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AbdelfattahBB15", "doi": "10.1145/2684746.2689074", "ee": "https://doi.org/10.1145/2684746.2689074", "url": "https://dblp.org/rec/conf/fpga/AbdelfattahBB15"}, "url": "URL#3167751"}, {"@score": "1", "@id": "3167752", "info": {"authors": {"author": [{"@pid": "131/4987", "text": "Mohammed Alawad"}, {"@pid": "92/3220", "text": "Mingjie Lin"}]}, "title": "Energy-Efficient High-Order FIR Filtering through Reconfigurable Stochastic Processing (Abstract Only).", "venue": "FPGA", "pages": "272", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AlawadL15", "doi": "10.1145/2684746.2689129", "ee": "https://doi.org/10.1145/2684746.2689129", "url": "https://dblp.org/rec/conf/fpga/AlawadL15"}, "url": "URL#3167752"}, {"@score": "1", "@id": "3167753", "info": {"authors": {"author": [{"@pid": "82/1205", "text": "Michaela E. Amoo"}, {"@pid": "21/6803", "text": "Youngsoo Kim"}, {"@pid": "158/8188", "text": "Vance Alford"}, {"@pid": "158/8216", "text": "Shrikant Jadhav"}, {"@pid": "13/11320", "text": "Naser I. El-Bathy"}, {"@pid": "g/ClaySGlosterJr", "text": "Clay S. Gloster Jr."}]}, "title": "An Automated Design Framework for Floating Point Scientific Algorithms using Field Programmable Gate Arrays (FPGAs) (Abstract Only).", "venue": "FPGA", "pages": "263", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AmooKAJEG15", "doi": "10.1145/2684746.2689101", "ee": "https://doi.org/10.1145/2684746.2689101", "url": "https://dblp.org/rec/conf/fpga/AmooKAJEG15"}, "url": "URL#3167753"}, {"@score": "1", "@id": "3167754", "info": {"authors": {"author": [{"@pid": "127/1258", "text": "James Arram"}, {"@pid": "l/WayneLuk", "text": "Wayne Luk"}, {"@pid": "01/10785", "text": "Peiyong Jiang"}]}, "title": "Ramethy: Reconfigurable Acceleration of Bisulfite Sequence Alignment.", "venue": "FPGA", "pages": "250-259", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ArramLJ15", "doi": "10.1145/2684746.2689066", "ee": "https://doi.org/10.1145/2684746.2689066", "url": "https://dblp.org/rec/conf/fpga/ArramLJ15"}, "url": "URL#3167754"}, {"@score": "1", "@id": "3167755", "info": {"authors": {"author": [{"@pid": "91/6242", "text": "Xu Bai"}, {"@pid": "119/4142", "text": "Yukihide Tsuji"}, {"@pid": "127/7678", "text": "Ayuka Morioka"}, {"@pid": "87/10249", "text": "Makoto Miyamura"}, {"@pid": "29/3045", "text": "Toshi Sakamoto"}, {"@pid": "65/10249", "text": "Munehiro Tada"}, {"@pid": "18/6520", "text": "Naoki Banno"}, {"@pid": "44/10252", "text": "Koichiro Okamoto"}, {"@pid": "72/130", "text": "Noriyuki Iguchi"}, {"@pid": "95/2854", "text": "Hiromitsu Hada"}]}, "title": "Architecture of Reconfigurable-Logic Cell Array with Atom Switch: Cluster Size &amp; Routing Fabrics (Abstract Only).", "venue": "FPGA", "pages": "269", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BaiTMMSTBOIH15", "doi": "10.1145/2684746.2689122", "ee": "https://doi.org/10.1145/2684746.2689122", "url": "https://dblp.org/rec/conf/fpga/BaiTMMSTBOIH15"}, "url": "URL#3167755"}, {"@score": "1", "@id": "3167756", "info": {"authors": {"author": [{"@pid": "158/8160", "text": "Seung Yeol Baik"}, {"@pid": "158/8134", "text": "Seokjin Jeong"}, {"@pid": "81/5114", "text": "Hyeong-Cheol Oh"}]}, "title": "Design of a Loeffler DCT using Xilinx Vivado HLS (Abstract Only).", "venue": "FPGA", "pages": "278", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BaikJO15", "doi": "10.1145/2684746.2694735", "ee": "https://doi.org/10.1145/2684746.2694735", "url": "https://dblp.org/rec/conf/fpga/BaikJO15"}, "url": "URL#3167756"}, {"@score": "1", "@id": "3167757", "info": {"authors": {"author": [{"@pid": "158/8153", "text": "Alban Bourge"}, {"@pid": "84/6627", "text": "Olivier Muller"}, {"@pid": "14/112", "text": "Fr\u00e9d\u00e9ric Rousseau 0001"}]}, "title": "A Novel Method for Enabling FPGA Context-Switch (Abstract Only).", "venue": "FPGA", "pages": "261", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BourgeMR15", "doi": "10.1145/2684746.2689096", "ee": "https://doi.org/10.1145/2684746.2689096", "url": "https://dblp.org/rec/conf/fpga/BourgeMR15"}, "url": "URL#3167757"}, {"@score": "1", "@id": "3167758", "info": {"authors": {"author": [{"@pid": "144/4718", "text": "Dmitry Burlyaev"}, {"@pid": "47/5595", "text": "Pascal Fradet"}, {"@pid": "23/6352", "text": "Alain Girault"}]}, "title": "Automatic Time-Redundancy Transformation for Fault-Tolerant Circuits.", "venue": "FPGA", "pages": "218-227", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BurlyaevFG15", "doi": "10.1145/2684746.2689058", "ee": "https://doi.org/10.1145/2684746.2689058", "url": "https://dblp.org/rec/conf/fpga/BurlyaevFG15"}, "url": "URL#3167758"}, {"@score": "1", "@id": "3167759", "info": {"authors": {"author": [{"@pid": "136/3854", "text": "Stuart Byma"}, {"@pid": "116/5114", "text": "Naif Tarafdar"}, {"@pid": "158/8192", "text": "Talia Xu"}, {"@pid": "93/7011", "text": "Hadi Bannazadeh"}, {"@pid": "58/4358", "text": "Alberto Leon-Garcia"}, {"@pid": "c/PaulChow", "text": "Paul Chow"}]}, "title": "Expanding OpenFlow Capabilities with Virtualized Reconfigurable Hardware.", "venue": "FPGA", "pages": "94-97", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BymaTXBLC15", "doi": "10.1145/2684746.2689086", "ee": "https://doi.org/10.1145/2684746.2689086", "url": "https://dblp.org/rec/conf/fpga/BymaTXBLC15"}, "url": "URL#3167759"}, {"@score": "1", "@id": "3167760", "info": {"authors": {"author": [{"@pid": "03/9796", "text": "James Chacko"}, {"@pid": "32/1135", "text": "Cem Sahin"}, {"@pid": "158/8108", "text": "Douglas Pfiel"}, {"@pid": "63/6537", "text": "Nagarajan Kandasamy"}, {"@pid": "86/99", "text": "Kapil R. Dandekar"}]}, "title": "Rapid Prototyping of Wireless Physical Layer Modules Using Flexible Software/Hardware Design Flow.", "venue": "FPGA", "pages": "32-35", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChackoSPKD15", "doi": "10.1145/2684746.2689084", "ee": "https://doi.org/10.1145/2684746.2689084", "url": "https://dblp.org/rec/conf/fpga/ChackoSPKD15"}, "url": "URL#3167760"}, {"@score": "1", "@id": "3167761", "info": {"authors": {"author": [{"@pid": "43/2840", "text": "Zhilei Chai"}, {"@pid": "03/5102", "text": "Jin Yu"}, {"@pid": "67/1237", "text": "Zhibin Wang"}, {"@pid": "84/6889", "text": "Jie Zhang"}, {"@pid": "38/1021", "text": "Haojie Zhou"}]}, "title": "An Embedded FPGA Operating System Optimized for Vision Computing (Abstract Only).", "venue": "FPGA", "pages": "271", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChaiYWZZ15", "doi": "10.1145/2684746.2689127", "ee": "https://doi.org/10.1145/2684746.2689127", "url": "https://dblp.org/rec/conf/fpga/ChaiYWZZ15"}, "url": "URL#3167761"}, {"@score": "1", "@id": "3167762", "info": {"authors": {"author": [{"@pid": "48/9083", "text": "Shant Chandrakar"}, {"@pid": "158/8088", "text": "Dinesh Gaitonde"}, {"@pid": "158/8237", "text": "Trevor Bauer"}]}, "title": "Enhancements in UltraScale CLB Architecture.", "venue": "FPGA", "pages": "108-116", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChandrakarGB15", "doi": "10.1145/2684746.2689077", "ee": "https://doi.org/10.1145/2684746.2689077", "url": "https://dblp.org/rec/conf/fpga/ChandrakarGB15"}, "url": "URL#3167762"}, {"@score": "1", "@id": "3167763", "info": {"authors": {"author": {"@pid": "49/2698", "text": "Chen Chang"}}, "title": "The BEEcube Story: Lessons Learned from Running a FPGA Startup for the Past 7 Years.", "venue": "FPGA", "pages": "36", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Chang15", "doi": "10.1145/2684746.2721405", "ee": "https://doi.org/10.1145/2684746.2721405", "url": "https://dblp.org/rec/conf/fpga/Chang15"}, "url": "URL#3167763"}, {"@score": "1", "@id": "3167764", "info": {"authors": {"author": [{"@pid": "141/5849", "text": "Umer I. Cheema"}, {"@pid": "153/0568", "text": "Gregory Nash"}, {"@pid": "92/1571", "text": "Rashid Ansari"}, {"@pid": "k/AshfaqAKhokhar", "text": "Ashfaq A. Khokhar"}]}, "title": "MedianPipes: An FPGA based Highly Pipelined and Scalable Technique for Median Filtering (Abstract Only).", "venue": "FPGA", "pages": "275", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CheemaNAK15", "doi": "10.1145/2684746.2689142", "ee": "https://doi.org/10.1145/2684746.2689142", "url": "https://dblp.org/rec/conf/fpga/CheemaNAK15"}, "url": "URL#3167764"}, {"@score": "1", "@id": "3167765", "info": {"authors": {"author": [{"@pid": "87/2517", "text": "Ren Chen"}, {"@pid": "158/8239", "text": "Sruja Siriyal"}, {"@pid": "p/ViktorKPrasanna", "text": "Viktor K. Prasanna"}]}, "title": "Energy and Memory Efficient Mapping of Bitonic Sorting on FPGA.", "venue": "FPGA", "pages": "240-249", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChenSP15", "doi": "10.1145/2684746.2689068", "ee": "https://doi.org/10.1145/2684746.2689068", "url": "https://dblp.org/rec/conf/fpga/ChenSP15"}, "url": "URL#3167765"}, {"@score": "1", "@id": "3167766", "info": {"authors": {"author": {"@pid": "95/3345", "text": "Tomasz S. Czajkowski"}}, "title": "Silicon Verification using High-Level Design Tools (Abstract Only).", "venue": "FPGA", "pages": "272", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Czajkowski15", "doi": "10.1145/2684746.2689131", "ee": "https://doi.org/10.1145/2684746.2689131", "url": "https://dblp.org/rec/conf/fpga/Czajkowski15"}, "url": "URL#3167766"}, {"@score": "1", "@id": "3167767", "info": {"authors": {"author": [{"@pid": "158/8235", "text": "Hongyuan Ding"}, {"@pid": "45/5897", "text": "Miaoqing Huang"}]}, "title": "An Automatic Design Flow for Hybrid Parallel Computing on MPSoCs (Abstract Only).", "venue": "FPGA", "pages": "275", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DingH15", "doi": "10.1145/2684746.2689141", "ee": "https://doi.org/10.1145/2684746.2689141", "url": "https://dblp.org/rec/conf/fpga/DingH15"}, "url": "URL#3167767"}, {"@score": "1", "@id": "3167768", "info": {"authors": {"author": [{"@pid": "160/7701", "text": "Hichem Ben Fekih"}, {"@pid": "48/7480", "text": "Ahmed Elhossini"}, {"@pid": "82/2282", "text": "Ben H. H. Juurlink"}]}, "title": "An Efficient and Flexible FPGA Implementation of a Face Detection System (Abstract Only).", "venue": "FPGA", "pages": "261", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/FakihEJ15", "doi": "10.1145/2684746.2689095", "ee": "https://doi.org/10.1145/2684746.2689095", "url": "https://dblp.org/rec/conf/fpga/FakihEJ15"}, "url": "URL#3167768"}, {"@score": "1", "@id": "3167769", "info": {"authors": {"author": [{"@pid": "127/1209", "text": "Shane T. Fleming"}, {"@pid": "93/438", "text": "David B. Thomas"}, {"@pid": "38/1966", "text": "George A. Constantinides"}, {"@pid": "g/DanRGhica", "text": "Dan R. Ghica"}]}, "title": "System-level Linking of Synthesised Hardware and Compiled Software Using a Higher-order Type System.", "venue": "FPGA", "pages": "214-217", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/FlemingTCG15", "doi": "10.1145/2684746.2689089", "ee": "https://doi.org/10.1145/2684746.2689089", "url": "https://dblp.org/rec/conf/fpga/FlemingTCG15"}, "url": "URL#3167769"}, {"@score": "1", "@id": "3167770", "info": {"authors": {"author": [{"@pid": "127/9044", "text": "Gregory Ford"}, {"@pid": "158/8098", "text": "Aswin Krishna"}, {"@pid": "a/JacobAAbraham", "text": "Jacob A. Abraham"}, {"@pid": "44/5557", "text": "Daniel G. Saab"}]}, "title": "Formal Verification ATPG Search Engine Emulator (Abstract Only).", "venue": "FPGA", "pages": "264", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/FordKAS15", "doi": "10.1145/2684746.2689105", "ee": "https://doi.org/10.1145/2684746.2689105", "url": "https://dblp.org/rec/conf/fpga/FordKAS15"}, "url": "URL#3167770"}, {"@score": "1", "@id": "3167771", "info": {"authors": {"author": {"@pid": "56/1768", "text": "Masahiro Fujita"}}, "title": "On Implementation of LUT with Large Numbers of Inputs (Abstract Only).", "venue": "FPGA", "pages": "277", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Fujita15", "doi": "10.1145/2684746.2689107", "ee": "https://doi.org/10.1145/2684746.2689107", "url": "https://dblp.org/rec/conf/fpga/Fujita15"}, "url": "URL#3167771"}, {"@score": "1", "@id": "3167772", "info": {"authors": {"author": [{"@pid": "48/9513", "text": "Pierre-Emmanuel Gaillardon"}, {"@pid": "158/8085", "text": "Gain Kim"}, {"@pid": "133/5914", "text": "Xifan Tang"}, {"@pid": "129/7719", "text": "Luca Gaetano Amar\u00f9"}, {"@pid": "d/GDeMicheli", "text": "Giovanni De Micheli"}]}, "title": "Towards More Efficient Logic Blocks By Exploiting Biconditional Expansion (Abstract Only).", "venue": "FPGA", "pages": "262", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GaillardonKTAM15", "doi": "10.1145/2684746.2689100", "ee": "https://doi.org/10.1145/2684746.2689100", "url": "https://dblp.org/rec/conf/fpga/GaillardonKTAM15"}, "url": "URL#3167772"}, {"@score": "1", "@id": "3167773", "info": {"authors": {"author": [{"@pid": "140/2071", "text": "Xitong Gao"}, {"@pid": "38/1966", "text": "George A. Constantinides"}]}, "title": "Numerical Program Optimization for High-Level Synthesis.", "venue": "FPGA", "pages": "210-213", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GaoC15", "doi": "10.1145/2684746.2689090", "ee": "https://doi.org/10.1145/2684746.2689090", "url": "https://dblp.org/rec/conf/fpga/GaoC15"}, "url": "URL#3167773"}, {"@score": "1", "@id": "3167774", "info": {"authors": {"author": [{"@pid": "158/8005", "text": "Gerardo Soria Garc\u00eda"}, {"@pid": "152/8700", "text": "Adrian Pedroza de-la-Cr\u00faz"}, {"@pid": "16/243", "text": "Susana Ortega-Cisneros"}, {"@pid": "08/1519", "text": "Juan Jos\u00e9 Raygoza-Panduro"}, {"@pid": "b/EduardoBayroCorrochano", "text": "Eduardo Bayro-Corrochano"}]}, "title": "A Hardware Implementation of a Unit for Geometric Algebra Operations With Parallel Memory Arrays (Abstract Only).", "venue": "FPGA", "pages": "272", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GarciaCORB15", "doi": "10.1145/2684746.2689132", "ee": "https://doi.org/10.1145/2684746.2689132", "url": "https://dblp.org/rec/conf/fpga/GarciaCORB15"}, "url": "URL#3167774"}, {"@score": "1", "@id": "3167775", "info": {"authors": {"author": [{"@pid": "27/9033", "text": "Travis Haroldsen"}, {"@pid": "90/2444", "text": "Brent E. Nelson"}, {"@pid": "h/BradLHutchings", "text": "Brad L. Hutchings"}]}, "title": "RapidSmith 2: A Framework for BEL-level CAD Exploration on Xilinx FPGAs.", "venue": "FPGA", "pages": "66-69", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HaroldsenNH15", "doi": "10.1145/2684746.2689085", "ee": "https://doi.org/10.1145/2684746.2689085", "url": "https://dblp.org/rec/conf/fpga/HaroldsenNH15"}, "url": "URL#3167775"}, {"@score": "1", "@id": "3167776", "info": {"authors": {"author": [{"@pid": "158/8141", "text": "Harald Homulle"}, {"@pid": "31/1489-1", "text": "Francesco Regazzoni 0001"}, {"@pid": "c/ECharbon", "text": "Edoardo Charbon"}]}, "title": "200 MS/s ADC implemented in a FPGA employing TDCs.", "venue": "FPGA", "pages": "228-235", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HomulleRC15", "doi": "10.1145/2684746.2689070", "ee": "https://doi.org/10.1145/2684746.2689070", "url": "https://dblp.org/rec/conf/fpga/HomulleRC15"}, "url": "URL#3167776"}, {"@score": "1", "@id": "3167777", "info": {"authors": {"author": [{"@pid": "16/4125", "text": "Eddie Hung"}, {"@pid": "42/9240", "text": "Joshua M. Levine"}, {"@pid": "88/1019", "text": "Edward A. Stott"}, {"@pid": "38/1966", "text": "George A. Constantinides"}, {"@pid": "l/WayneLuk", "text": "Wayne Luk"}]}, "title": "Delay-Bounded Routing for Shadow Registers.", "venue": "FPGA", "pages": "56-65", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HungLSCL15", "doi": "10.1145/2684746.2689075", "ee": "https://doi.org/10.1145/2684746.2689075", "url": "https://dblp.org/rec/conf/fpga/HungLSCL15"}, "url": "URL#3167777"}, {"@score": "1", "@id": "3167778", "info": {"authors": {"author": [{"@pid": "148/1610", "text": "Yutaro Ishigaki"}, {"@pid": "14/5410", "text": "Ning Li"}, {"@pid": "35/1349", "text": "Yoichi Tomioka"}, {"@pid": "47/10799", "text": "Akihiko Miyazaki"}, {"@pid": "37/2026", "text": "Hitoshi Kitazawa"}]}, "title": "An FPGA-Based Accelerator for the 2D Implicit FDM and Its Application to Heat Conduction Simulations (Abstract Only).", "venue": "FPGA", "pages": "266", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/IshigakiLTMK15", "doi": "10.1145/2684746.2689112", "ee": "https://doi.org/10.1145/2684746.2689112", "url": "https://dblp.org/rec/conf/fpga/IshigakiLTMK15"}, "url": "URL#3167778"}, {"@score": "1", "@id": "3167779", "info": {"authors": {"author": [{"@pid": "158/8012", "text": "Marko Jacovic"}, {"@pid": "03/9796", "text": "James Chacko"}, {"@pid": "07/9796", "text": "Doug Pfeil"}, {"@pid": "63/6537", "text": "Nagarajan Kandasamy"}, {"@pid": "86/99", "text": "Kapil R. Dandekar"}]}, "title": "FPGA Implementation of Trained Coarse Carrier Frequency Offset Estimation and Correction for OFDM Signals (Abstract Only).", "venue": "FPGA", "pages": "271", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JacovicCPKD15", "doi": "10.1145/2684746.2689128", "ee": "https://doi.org/10.1145/2684746.2689128", "url": "https://dblp.org/rec/conf/fpga/JacovicCPKD15"}, "url": "URL#3167779"}, {"@score": "1", "@id": "3167780", "info": {"authors": {"author": [{"@pid": "149/7006", "text": "Keerthan Jaic"}, {"@pid": "89/3990", "text": "Melissa C. Smith"}]}, "title": "Enhancing Hardware Design Flows with MyHDL.", "venue": "FPGA", "pages": "28-31", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JaicS15", "doi": "10.1145/2684746.2689092", "ee": "https://doi.org/10.1145/2684746.2689092", "url": "https://dblp.org/rec/conf/fpga/JaicS15"}, "url": "URL#3167780"}, {"@score": "1", "@id": "3167781", "info": {"authors": {"author": [{"@pid": "123/8887", "text": "Edin Kadric"}, {"@pid": "158/8034", "text": "David Lakata"}, {"@pid": "d/ADeHon", "text": "Andr\u00e9 DeHon"}]}, "title": "Impact of Memory Architecture on FPGA Energy Consumption.", "venue": "FPGA", "pages": "146-155", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KadricLD15", "doi": "10.1145/2684746.2689062", "ee": "https://doi.org/10.1145/2684746.2689062", "url": "https://dblp.org/rec/conf/fpga/KadricLD15"}, "url": "URL#3167781"}, {"@score": "1", "@id": "3167782", "info": {"authors": {"author": [{"@pid": "47/5106", "text": "Nachiket Kapre"}, {"@pid": "158/8038", "text": "Harnhua Ng"}, {"@pid": "158/8139", "text": "Kirvy Teo"}, {"@pid": "158/8009", "text": "Jaco Naude"}]}, "title": "InTime: A Machine Learning Approach for Efficient Selection of FPGA CAD Tool Parameters.", "venue": "FPGA", "pages": "23-26", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KapreNTN15", "doi": "10.1145/2684746.2689081", "ee": "https://doi.org/10.1145/2684746.2689081", "url": "https://dblp.org/rec/conf/fpga/KapreNTN15"}, "url": "URL#3167782"}, {"@score": "1", "@id": "3167783", "info": {"authors": {"author": [{"@pid": "21/6803", "text": "Youngsoo Kim"}, {"@pid": "158/8208", "text": "William Harding"}, {"@pid": "g/ClaySGlosterJr", "text": "Clay S. Gloster Jr."}, {"@pid": "a/WinserEAlexander", "text": "Winser E. Alexander"}]}, "title": "Acceleration of Synthetic Aperture Radar (SAR) Algorithms using Field Programmable Gate Arrays (FPGAs) (Abstract Only).", "venue": "FPGA", "pages": "271", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KimHGA15", "doi": "10.1145/2684746.2689125", "ee": "https://doi.org/10.1145/2684746.2689125", "url": "https://dblp.org/rec/conf/fpga/KimHGA15"}, "url": "URL#3167783"}, {"@score": "1", "@id": "3167784", "info": {"authors": {"author": [{"@pid": "09/3806", "text": "Myron King"}, {"@pid": "01/6324", "text": "Jamey Hicks"}, {"@pid": "34/2948", "text": "John Ankcorn"}]}, "title": "Software-Driven Hardware Development.", "venue": "FPGA", "pages": "13-22", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KingHA15", "doi": "10.1145/2684746.2689064", "ee": "https://doi.org/10.1145/2684746.2689064", "url": "https://dblp.org/rec/conf/fpga/KingHA15"}, "url": "URL#3167784"}, {"@score": "1", "@id": "3167785", "info": {"authors": {"author": [{"@pid": "158/4879", "text": "Sanmukh R. Kuppannagari"}, {"@pid": "p/ViktorKPrasanna", "text": "Viktor K. Prasanna"}]}, "title": "Efficient Generation of Energy and Performance Pareto Front for FPGA Designs (Abstract Only).", "venue": "FPGA", "pages": "273", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KuppannagariP15", "doi": "10.1145/2684746.2689133", "ee": "https://doi.org/10.1145/2684746.2689133", "url": "https://dblp.org/rec/conf/fpga/KuppannagariP15"}, "url": "URL#3167785"}, {"@score": "1", "@id": "3167786", "info": {"authors": {"author": [{"@pid": "86/4036", "text": "Martin Langhammer"}, {"@pid": "31/8122", "text": "Bogdan Pasca 0001"}]}, "title": "Floating-Point DSP Block Architecture for FPGAs.", "venue": "FPGA", "pages": "117-125", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LanghammerP15", "doi": "10.1145/2684746.2689071", "ee": "https://doi.org/10.1145/2684746.2689071", "url": "https://dblp.org/rec/conf/fpga/LanghammerP15"}, "url": "URL#3167786"}, {"@score": "1", "@id": "3167787", "info": {"authors": {"author": [{"@pid": "158/8062", "text": "Yaoqiang Li"}, {"@pid": "77/8002", "text": "Pierce I-Jen Chuang"}, {"@pid": "16/2587", "text": "Andrew A. Kennings"}, {"@pid": "85/2923", "text": "Manoj Sachdev"}]}, "title": "An FPGA Implementation of a Timing-Error Tolerant Discrete Cosine Transform (Abstract Only).", "venue": "FPGA", "pages": "266", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LiCKS15", "doi": "10.1145/2684746.2689113", "ee": "https://doi.org/10.1145/2684746.2689113", "url": "https://dblp.org/rec/conf/fpga/LiCKS15"}, "url": "URL#3167787"}, {"@score": "1", "@id": "3167788", "info": {"authors": {"author": [{"@pid": "83/6353-31", "text": "Peng Li 0031"}, {"@pid": "21/1048-7", "text": "Peng Zhang 0007"}, {"@pid": "41/5129", "text": "Louis-No\u00ebl Pouchet"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "Resource-Aware Throughput Optimization for High-Level Synthesis.", "venue": "FPGA", "pages": "200-209", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LiZPC15", "doi": "10.1145/2684746.2689065", "ee": "https://doi.org/10.1145/2684746.2689065", "url": "https://dblp.org/rec/conf/fpga/LiZPC15"}, "url": "URL#3167788"}, {"@score": "1", "@id": "3167789", "info": {"authors": {"author": [{"@pid": "55/17", "text": "Leibo Liu"}, {"@pid": "12/5359", "text": "Yingjie Victor Chen"}, {"@pid": "40/3934-40", "text": "Dong Wang 0040"}, {"@pid": "76/3988-1", "text": "Min Zhu 0001"}, {"@pid": "98/3428", "text": "Shouyi Yin"}, {"@pid": "39/6160", "text": "Shaojun Wei"}]}, "title": "A Mixed-Grained Reconfigurable Computing Platform for Multiple-Standard Video Decoding (Abstract Only).", "venue": "FPGA", "pages": "267", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LiuCWZYW15", "doi": "10.1145/2684746.2689116", "ee": "https://doi.org/10.1145/2684746.2689116", "url": "https://dblp.org/rec/conf/fpga/LiuCWZYW15"}, "url": "URL#3167789"}, {"@score": "1", "@id": "3167790", "info": {"authors": {"author": [{"@pid": "158/2301", "text": "John Lockwood"}, {"@pid": "21/2181", "text": "Michael Adler"}, {"@pid": "85/7600", "text": "Dan Mansur"}, {"@pid": "06/5295", "text": "Derek Chiou"}, {"@pid": "158/8031", "text": "Mike Strickland"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "131/3207", "text": "Steve Teig"}]}, "title": "Growing a Healthy FPGA Ecosystem.", "venue": "FPGA", "pages": "160", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LockwoodAMCSCT15", "doi": "10.1145/2684746.2721404", "ee": "https://doi.org/10.1145/2684746.2721404", "url": "https://dblp.org/rec/conf/fpga/LockwoodAMCSCT15"}, "url": "URL#3167790"}, {"@score": "1", "@id": "3167791", "info": {"authors": {"author": [{"@pid": "123/8184", "text": "Gorker Alp Malazgirt"}, {"@pid": "91/2488", "text": "Nehir S\u00f6nmez"}, {"@pid": "56/6092", "text": "Arda Yurdakul"}, {"@pid": "79/1809", "text": "Osman S. Unsal"}, {"@pid": "41/1128", "text": "Adri\u00e1n Cristal"}]}, "title": "Accelerating Complete Decision Support Queries Through High-Level Synthesis Technology (Abstract Only).", "venue": "FPGA", "pages": "277", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MalazgirtSYUC15", "doi": "10.1145/2684746.2689151", "ee": "https://doi.org/10.1145/2684746.2689151", "url": "https://dblp.org/rec/conf/fpga/MalazgirtSYUC15"}, "url": "URL#3167791"}, {"@score": "1", "@id": "3167792", "info": {"authors": {"author": [{"@pid": "126/3451", "text": "Fernando Martinez-Vallina"}, {"@pid": "00/1054", "text": "Henry Styles"}]}, "title": "Unlocking FPGAs Using High Level Synthesis Compiler Technologies.", "venue": "FPGA", "pages": "27", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Martinez-VallinaS15", "doi": "10.1145/2684746.2721403", "ee": "https://doi.org/10.1145/2684746.2721403", "url": "https://dblp.org/rec/conf/fpga/Martinez-VallinaS15"}, "url": "URL#3167792"}, {"@score": "1", "@id": "3167793", "info": {"authors": {"author": [{"@pid": "49/11148", "text": "Paulo Matias"}, {"@pid": "158/8057", "text": "Rafael Tuma Guariento"}, {"@pid": "91/11150", "text": "L\u00edrio Onofre Baptista de Almeida"}, {"@pid": "83/1879", "text": "Jan Frans Willem Slaets"}]}, "title": "Low-Resource Bluespec Design of a Modular Acquisition and Stimulation System for Neuroscience (Abstract Only).", "venue": "FPGA", "pages": "274", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MatiasGAS15", "doi": "10.1145/2684746.2689137", "ee": "https://doi.org/10.1145/2684746.2689137", "url": "https://dblp.org/rec/conf/fpga/MatiasGAS15"}, "url": "URL#3167793"}, {"@score": "1", "@id": "3167794", "info": {"authors": {"author": [{"@pid": "81/9860", "text": "Eric Matthews"}, {"@pid": "24/7549", "text": "Nicholas C. Doyle"}, {"@pid": "42/1149", "text": "Lesley Shannon"}]}, "title": "Design Space Exploration of L1 Data Caches for FPGA-Based Multiprocessor Systems.", "venue": "FPGA", "pages": "156-159", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MatthewsDS15", "doi": "10.1145/2684746.2689083", "ee": "https://doi.org/10.1145/2684746.2689083", "url": "https://dblp.org/rec/conf/fpga/MatthewsDS15"}, "url": "URL#3167794"}, {"@score": "1", "@id": "3167795", "info": {"authors": {"author": [{"@pid": "50/976", "text": "Alan Mishchenko"}, {"@pid": "b/RobertKBrayton", "text": "Robert K. Brayton"}, {"@pid": "39/2826", "text": "Wenyi Feng"}, {"@pid": "45/4481", "text": "Jonathan W. Greene"}]}, "title": "Technology Mapping into General Programmable Cells.", "venue": "FPGA", "pages": "70-73", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MishchenkoBFG15", "doi": "10.1145/2684746.2689082", "ee": "https://doi.org/10.1145/2684746.2689082", "url": "https://dblp.org/rec/conf/fpga/MishchenkoBFG15"}, "url": "URL#3167795"}, {"@score": "1", "@id": "3167796", "info": {"authors": {"author": [{"@pid": "87/10249", "text": "Makoto Miyamura"}, {"@pid": "29/3045", "text": "Toshitsugu Sakamoto"}, {"@pid": "119/4142", "text": "Yukihide Tsuji"}, {"@pid": "65/10249", "text": "Munehiro Tada"}, {"@pid": "18/6520", "text": "Naoki Banno"}, {"@pid": "44/10252", "text": "Koichiro Okamoto"}, {"@pid": "72/130", "text": "Noriyuki Iguchi"}, {"@pid": "95/2854", "text": "Hiromitsu Hada"}]}, "title": "0.5-V Highly Power-Efficient Programmable Logic using Nonvolatile Configuration Switch in BEOL.", "venue": "FPGA", "pages": "236-239", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MiyamuraSTTBOIH15", "doi": "10.1145/2684746.2689088", "ee": "https://doi.org/10.1145/2684746.2689088", "url": "https://dblp.org/rec/conf/fpga/MiyamuraSTTBOIH15"}, "url": "URL#3167796"}, {"@score": "1", "@id": "3167797", "info": {"authors": {"author": [{"@pid": "158/8082", "text": "Danyal Mohammadi"}, {"@pid": "158/8151", "text": "Said Ahmed-Zaid"}, {"@pid": "158/8090", "text": "Nader Rafla 0001"}]}, "title": "Optimized Fixed-Point FPGA Implementation of SVPWM for a Two-Level Inverter (Abstract Only).", "venue": "FPGA", "pages": "276", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MohammadiAR15", "doi": "10.1145/2684746.2689144", "ee": "https://doi.org/10.1145/2684746.2689144", "url": "https://dblp.org/rec/conf/fpga/MohammadiAR15"}, "url": "URL#3167797"}, {"@score": "1", "@id": "3167798", "info": {"authors": {"author": [{"@pid": "22/8791", "text": "Amir Momeni"}, {"@pid": "47/3258", "text": "Hamed Tabkhi"}, {"@pid": "88/4231", "text": "Gunar Schirner"}, {"@pid": "k/DavidRKaeli", "text": "David R. Kaeli"}]}, "title": "Bridging Architecture and Programming for Throughput-Oriented Vision Processing (Abstract Only).", "venue": "FPGA", "pages": "275", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MomeniTSK15", "doi": "10.1145/2684746.2689140", "ee": "https://doi.org/10.1145/2684746.2689140", "url": "https://dblp.org/rec/conf/fpga/MomeniTSK15"}, "url": "URL#3167798"}, {"@score": "1", "@id": "3167799", "info": {"authors": {"author": [{"@pid": "65/7955", "text": "Joshua S. Monson"}, {"@pid": "h/BradLHutchings", "text": "Brad L. Hutchings"}]}, "title": "Using Source-Level Transformations to Improve High-Level Synthesis Debug and Validation on FPGAs.", "venue": "FPGA", "pages": "5-8", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MonsonH15", "doi": "10.1145/2684746.2689087", "ee": "https://doi.org/10.1145/2684746.2689087", "url": "https://dblp.org/rec/conf/fpga/MonsonH15"}, "url": "URL#3167799"}, {"@score": "1", "@id": "3167800", "info": {"authors": {"author": [{"@pid": "158/8039", "text": "Charles Mutigwe"}, {"@pid": "21/8151", "text": "Johnson Kinyua"}, {"@pid": "02/4246", "text": "Farhad Aghdasi"}]}, "title": "FiT: An Automated Toolkit for Matching Processor Architecture to Applications (Abstract Only).", "venue": "FPGA", "pages": "267", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MutigweKA15", "doi": "10.1145/2684746.2689117", "ee": "https://doi.org/10.1145/2684746.2689117", "url": "https://dblp.org/rec/conf/fpga/MutigweKA15"}, "url": "URL#3167800"}, {"@score": "1", "@id": "3167801", "info": {"authors": {"author": [{"@pid": "153/0610", "text": "Nasibeh Nasiri"}, {"@pid": "141/9239", "text": "Oren Segal"}, {"@pid": "m/MartinMargala", "text": "Martin Margala"}, {"@pid": "11/2815", "text": "Wim Vanderbauwhede"}, {"@pid": "15/665", "text": "Sai Rahul Chalamalasetti"}]}, "title": "High Level Programming of Document Classification Systems for Heterogeneous Environments using OpenCL (Abstract Only).", "venue": "FPGA", "pages": "274", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/NasiriSMVC15", "doi": "10.1145/2684746.2689136", "ee": "https://doi.org/10.1145/2684746.2689136", "url": "https://dblp.org/rec/conf/fpga/NasiriSMVC15"}, "url": "URL#3167801"}, {"@score": "1", "@id": "3167802", "info": {"authors": {"author": [{"@pid": "121/9821", "text": "Xinyu Niu"}, {"@pid": "l/WayneLuk", "text": "Wayne Luk"}, {"@pid": "w/YuWang2", "text": "Yu Wang 0002"}]}, "title": "EURECA: On-Chip Configuration Generation for Effective Dynamic Data Access.", "venue": "FPGA", "pages": "74-83", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/NiuL015", "doi": "10.1145/2684746.2689076", "ee": "https://doi.org/10.1145/2684746.2689076", "url": "https://dblp.org/rec/conf/fpga/NiuL015"}, "url": "URL#3167802"}, {"@score": "1", "@id": "3167803", "info": {"authors": {"author": [{"@pid": "141/9359", "text": "Naoto Nojiri"}, {"@pid": "67/3925", "text": "Lin Meng"}, {"@pid": "46/886", "text": "Katsuhiro Yamazaki"}]}, "title": "FPGA-based BLOB Detection Using Dual-pipelining (Abstract Only).", "venue": "FPGA", "pages": "267", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/NojiriMY15", "doi": "10.1145/2684746.2689118", "ee": "https://doi.org/10.1145/2684746.2689118", "url": "https://dblp.org/rec/conf/fpga/NojiriMY15"}, "url": "URL#3167803"}, {"@score": "1", "@id": "3167804", "info": {"authors": {"author": [{"@pid": "158/7999", "text": "Martinianos Papadopoulos"}, {"@pid": "95/8189", "text": "Christos Ttofis"}, {"@pid": "95/9663", "text": "Christos Kyrkou"}, {"@pid": "59/3933", "text": "Theocharis Theocharides"}]}, "title": "Real-Time Obstacle Avoidance for Mobile Robots via Stereoscopic Vision Using Reconfigurable Hardware (Abstract Only).", "venue": "FPGA", "pages": "262", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/PapadopoulosTKT15", "doi": "10.1145/2684746.2689099", "ee": "https://doi.org/10.1145/2684746.2689099", "url": "https://dblp.org/rec/conf/fpga/PapadopoulosTKT15"}, "url": "URL#3167804"}, {"@score": "1", "@id": "3167805", "info": {"authors": {"author": [{"@pid": "145/7540", "text": "Zhuo Qian"}, {"@pid": "m/MartinMargala", "text": "Martin Margala"}]}, "title": "A Novel Coefficient Address Generation Algorithm for Split-Radix FFT (Abstract Only).", "venue": "FPGA", "pages": "273", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/QianM15", "doi": "10.1145/2684746.2689134", "ee": "https://doi.org/10.1145/2684746.2689134", "url": "https://dblp.org/rec/conf/fpga/QianM15"}, "url": "URL#3167805"}, {"@score": "1", "@id": "3167806", "info": {"authors": {"author": [{"@pid": "158/8210", "text": "Navid Rahmanikia"}, {"@pid": "158/8127", "text": "Amirali Amiri"}, {"@pid": "78/4018", "text": "Hamid Noori"}, {"@pid": "89/6921", "text": "Farhad Mehdipour"}]}, "title": "Exploring Efficiency of Ring Oscillator-Based Temperature Sensor Networks on FPGAs (Abstract Only).", "venue": "FPGA", "pages": "264", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/RahmanikiaANM15", "doi": "10.1145/2684746.2689104", "ee": "https://doi.org/10.1145/2684746.2689104", "url": "https://dblp.org/rec/conf/fpga/RahmanikiaANM15"}, "url": "URL#3167806"}, {"@score": "1", "@id": "3167807", "info": {"authors": {"author": [{"@pid": "48/9286", "text": "Alex Rodionov"}, {"@pid": "158/8197", "text": "David Biancolin"}, {"@pid": "r/JonathanRose", "text": "Jonathan Rose"}]}, "title": "Fine-Grained Interconnect Synthesis.", "venue": "FPGA", "pages": "46-55", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/RodionovBR15", "doi": "10.1145/2684746.2689061", "ee": "https://doi.org/10.1145/2684746.2689061", "url": "https://dblp.org/rec/conf/fpga/RodionovBR15"}, "url": "URL#3167807"}, {"@score": "1", "@id": "3167808", "info": {"authors": {"author": [{"@pid": "12/5104", "text": "Ralf Salomon"}, {"@pid": "61/1785", "text": "Ralf Joost"}, {"@pid": "93/10926", "text": "Matthias Hinkfoth"}]}, "title": "Platform-Independent Gigabit Communication for Low-Cost FPGAs (Abstract Only).", "venue": "FPGA", "pages": "265", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SalomonJH15", "doi": "10.1145/2684746.2689150", "ee": "https://doi.org/10.1145/2684746.2689150", "url": "https://dblp.org/rec/conf/fpga/SalomonJH15"}, "url": "URL#3167808"}, {"@score": "1", "@id": "3167809", "info": {"authors": {"author": [{"@pid": "15/9240", "text": "Aaron Severance"}, {"@pid": "141/9220", "text": "Joe Edwards"}, {"@pid": "93/6343", "text": "Guy G. F. Lemieux"}]}, "title": "Wavefront Skipping using BRAMs for Conditional Algorithms on Vector Processors.", "venue": "FPGA", "pages": "171-180", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SeveranceEL15", "doi": "10.1145/2684746.2689072", "ee": "https://doi.org/10.1145/2684746.2689072", "url": "https://dblp.org/rec/conf/fpga/SeveranceEL15"}, "url": "URL#3167809"}, {"@score": "1", "@id": "3167810", "info": {"authors": {"author": [{"@pid": "153/0648", "text": "Siddhartha 0001"}, {"@pid": "47/5106", "text": "Nachiket Kapre"}]}, "title": "FPGA Acceleration of Irregular Iterative Computations using Criticality-Aware Dataflow Optimizations (Abstract Only).", "venue": "FPGA", "pages": "277", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SiddharthaK15", "doi": "10.1145/2684746.2689110", "ee": "https://doi.org/10.1145/2684746.2689110", "url": "https://dblp.org/rec/conf/fpga/SiddharthaK15"}, "url": "URL#3167810"}, {"@score": "1", "@id": "3167811", "info": {"authors": {"author": [{"@pid": "74/3215", "text": "Deshanand P. Singh"}, {"@pid": "31/8122", "text": "Bogdan Pasca 0001"}, {"@pid": "95/3345", "text": "Tomasz S. Czajkowski"}]}, "title": "High-Level Design Tools for Floating Point FPGAs.", "venue": "FPGA", "pages": "9-12", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SinghPC15", "doi": "10.1145/2684746.2689079", "ee": "https://doi.org/10.1145/2684746.2689079", "url": "https://dblp.org/rec/conf/fpga/SinghPC15"}, "url": "URL#3167811"}, {"@score": "1", "@id": "3167812", "info": {"authors": {"author": [{"@pid": "145/2925", "text": "Ryota Takasu"}, {"@pid": "35/1349", "text": "Yoichi Tomioka"}, {"@pid": "38/4970", "text": "Takashi Aoki"}, {"@pid": "37/2026", "text": "Hitoshi Kitazawa"}]}, "title": "An FPGA Implementation of Multi-stream Tracking Hardware using 2D SIMD Array (Abstract Only).", "venue": "FPGA", "pages": "268", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/TakasuTAK15", "doi": "10.1145/2684746.2689119", "ee": "https://doi.org/10.1145/2684746.2689119", "url": "https://dblp.org/rec/conf/fpga/TakasuTAK15"}, "url": "URL#3167812"}, {"@score": "1", "@id": "3167813", "info": {"authors": {"author": [{"@pid": "52/1107", "text": "Yutaka Tamiya"}, {"@pid": "07/8002", "text": "Yoshinori Tomita"}, {"@pid": "158/8236", "text": "Toshiyuki Ichiba"}, {"@pid": "99/429", "text": "Kaoru Kawamura"}]}, "title": "Sequence-based In-Circuit Breakpoints for Post-Silicon Debug (Abstract Only).", "venue": "FPGA", "pages": "263", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/TamiyaTIK15", "doi": "10.1145/2684746.2689102", "ee": "https://doi.org/10.1145/2684746.2689102", "url": "https://dblp.org/rec/conf/fpga/TamiyaTIK15"}, "url": "URL#3167813"}, {"@score": "1", "@id": "3167814", "info": {"authors": {"author": [{"@pid": "11/7863", "text": "Mingxing Tan"}, {"@pid": "80/10397", "text": "Steve Dai"}, {"@pid": "79/8759", "text": "Udit Gupta"}, {"@pid": "81/4227", "text": "Zhiru Zhang"}]}, "title": "Mapping-Aware Constrained Scheduling for LUT-Based FPGAs.", "venue": "FPGA", "pages": "190-199", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/TanDGZ15", "doi": "10.1145/2684746.2689063", "ee": "https://doi.org/10.1145/2684746.2689063", "url": "https://dblp.org/rec/conf/fpga/TanDGZ15"}, "url": "URL#3167814"}, {"@score": "1", "@id": "3167815", "info": {"authors": {"author": [{"@pid": "131/4965", "text": "Shao Lin S. T. Tang"}, {"@pid": "93/6343", "text": "Guy Lemieux"}]}, "title": "Area Optimization of Arithmetic Units by Component Sharing for FPGAs (Abstract Only).", "venue": "FPGA", "pages": "276", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/TangL15", "doi": "10.1145/2684746.2689146", "ee": "https://doi.org/10.1145/2684746.2689146", "url": "https://dblp.org/rec/conf/fpga/TangL15"}, "url": "URL#3167815"}, {"@score": "1", "@id": "3167816", "info": {"authors": {"author": [{"@pid": "12/11110", "text": "Elias Vansteenkiste"}, {"@pid": "158/8109", "text": "Berg Severens"}, {"@pid": "14/2499", "text": "Dirk Stroobandt"}]}, "title": "Logic Gates in the routing network of FPGAs (Abstract Only).", "venue": "FPGA", "pages": "262", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/VansteenkisteSS15", "doi": "10.1145/2684746.2689098", "ee": "https://doi.org/10.1145/2684746.2689098", "url": "https://dblp.org/rec/conf/fpga/VansteenkisteSS15"}, "url": "URL#3167816"}, {"@score": "1", "@id": "3167817", "info": {"authors": {"author": [{"@pid": "72/10802", "text": "Venkatasubramanian Viswanathan"}, {"@pid": "68/4605", "text": "Rabie Ben Atitallah"}, {"@pid": "d/JeanLucDekeyser", "text": "Jean-Luc Dekeyser"}, {"@pid": "125/2488", "text": "Benjamin Nakache"}, {"@pid": "125/2471", "text": "Maurice Nakache"}]}, "title": "A Parallel And Scalable Multi-FPGA based Architecture for High Performance Applications (Abstract Only).", "venue": "FPGA", "pages": "266", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ViswanathanADNN15", "doi": "10.1145/2684746.2689115", "ee": "https://doi.org/10.1145/2684746.2689115", "url": "https://dblp.org/rec/conf/fpga/ViswanathanADNN15"}, "url": "URL#3167817"}, {"@score": "1", "@id": "3167818", "info": {"authors": {"author": [{"@pid": "29/5259-22", "text": "Jie Wang 0022"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "Customizable and High Performance Matrix Multiplication Kernel on FPGA (Abstract Only).", "venue": "FPGA", "pages": "276", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WangC15", "doi": "10.1145/2684746.2689147", "ee": "https://doi.org/10.1145/2684746.2689147", "url": "https://dblp.org/rec/conf/fpga/WangC15"}, "url": "URL#3167818"}, {"@score": "1", "@id": "3167819", "info": {"authors": {"author": [{"@pid": "72/6811-23", "text": "Bo Wang 0023"}, {"@pid": "55/17", "text": "Leibo Liu"}]}, "title": "REPROC: A Dynamically Reconfigurable Architecture for Symmetric Cryptography (Abstract Only).", "venue": "FPGA", "pages": "269", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WangL15", "doi": "10.1145/2684746.2689121", "ee": "https://doi.org/10.1145/2684746.2689121", "url": "https://dblp.org/rec/conf/fpga/WangL15"}, "url": "URL#3167819"}, {"@score": "1", "@id": "3167820", "info": {"authors": {"author": [{"@pid": "w/ChaoWang3", "text": "Chao Wang 0003"}, {"@pid": "46/2311-3", "text": "Xi Li 0003"}, {"@pid": "67/398", "text": "Qi Guo"}, {"@pid": "53/2969", "text": "Xuehai Zhou"}]}, "title": "RapidPath: Accelerating Constrained Shortest Path Finding in Graphs on FPGA (Abstract Only).", "venue": "FPGA", "pages": "273", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WangLGZ15", "doi": "10.1145/2684746.2689135", "ee": "https://doi.org/10.1145/2684746.2689135", "url": "https://dblp.org/rec/conf/fpga/WangLGZ15"}, "url": "URL#3167820"}, {"@score": "1", "@id": "3167821", "info": {"authors": {"author": [{"@pid": "158/8189", "text": "Junbin Wang"}, {"@pid": "55/17", "text": "Leibo Liu"}, {"@pid": "69/6211-1", "text": "Jianfeng Zhu 0001"}, {"@pid": "98/3428", "text": "Shouyi Yin"}, {"@pid": "39/6160", "text": "Shaojun Wei"}]}, "title": "A Novel Composite Method to Accelerate Control Flow on Reconfigurable Architecture (Abstract Only).", "venue": "FPGA", "pages": "270", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WangLZYW15", "doi": "10.1145/2684746.2689124", "ee": "https://doi.org/10.1145/2684746.2689124", "url": "https://dblp.org/rec/conf/fpga/WangLZYW15"}, "url": "URL#3167821"}, {"@score": "1", "@id": "3167822", "info": {"authors": {"author": [{"@pid": "158/8143", "text": "Evan Wegley"}, {"@pid": "14/6783", "text": "Qinhai Zhang"}]}, "title": "Application of Specific Delay Window Routing for Timing Optimization in FPGA Designs.", "venue": "FPGA", "pages": "37-45", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WegleyZ15", "doi": "10.1145/2684746.2689059", "ee": "https://doi.org/10.1145/2684746.2689059", "url": "https://dblp.org/rec/conf/fpga/WegleyZ15"}, "url": "URL#3167822"}, {"@score": "1", "@id": "3167823", "info": {"authors": {"author": [{"@pid": "37/10372", "text": "Joseph G. Wingbermuehle"}, {"@pid": "c/RCytron", "text": "Ron K. Cytron"}, {"@pid": "12/2696", "text": "Roger D. Chamberlain"}]}, "title": "Superoptimized Memory Subsystems for Streaming Applications.", "venue": "FPGA", "pages": "126-135", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WingbermuehleCC15", "doi": "10.1145/2684746.2689069", "ee": "https://doi.org/10.1145/2684746.2689069", "url": "https://dblp.org/rec/conf/fpga/WingbermuehleCC15"}, "url": "URL#3167823"}, {"@score": "1", "@id": "3167824", "info": {"authors": {"author": [{"@pid": "136/3834", "text": "Felix Winterstein"}, {"@pid": "24/4815", "text": "Kermin Fleming"}, {"@pid": "77/9431", "text": "Hsin-Jung Yang"}, {"@pid": "02/9299", "text": "Samuel Bayliss"}, {"@pid": "38/1966", "text": "George A. Constantinides"}]}, "title": "MATCHUP: Memory Abstractions for Heap Manipulating Programs.", "venue": "FPGA", "pages": "136-145", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WintersteinFYBC15", "doi": "10.1145/2684746.2689073", "ee": "https://doi.org/10.1145/2684746.2689073", "url": "https://dblp.org/rec/conf/fpga/WintersteinFYBC15"}, "url": "URL#3167824"}, {"@score": "1", "@id": "3167825", "info": {"authors": {"author": [{"@pid": "77/4064", "text": "Ephrem Wu"}, {"@pid": "49/10701", "text": "Inkeun Cho"}]}, "title": "Physical Design Space Exploration.", "venue": "FPGA", "pages": "1-4", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WuC15", "doi": "10.1145/2684746.2689080", "ee": "https://doi.org/10.1145/2684746.2689080", "url": "https://dblp.org/rec/conf/fpga/WuC15"}, "url": "URL#3167825"}, {"@score": "1", "@id": "3167826", "info": {"authors": {"author": [{"@pid": "95/6985", "text": "Wei Wu"}, {"@pid": "33/5231", "text": "Peng Gu"}, {"@pid": "55/8314", "text": "Yen-Lung Chen"}, {"@pid": "74/3882", "text": "Chien-Nan Liu"}, {"@pid": "24/5690", "text": "Sudhakar Pamarti"}, {"@pid": "77/928", "text": "Chang Wu"}, {"@pid": "75/5673-1", "text": "Lei He 0001"}]}, "title": "Toward Wave Digital Filter based Analog Circuit Emulation on FPGA (Abstract Only).", "venue": "FPGA", "pages": "276", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WuGCLPWH15", "doi": "10.1145/2684746.2689143", "ee": "https://doi.org/10.1145/2684746.2689143", "url": "https://dblp.org/rec/conf/fpga/WuGCLPWH15"}, "url": "URL#3167826"}, {"@score": "1", "@id": "3167827", "info": {"authors": {"author": [{"@pid": "79/10926", "text": "Hui Yan Cheah"}, {"@pid": "83/2660", "text": "Suhaib A. Fahmy"}, {"@pid": "47/5106", "text": "Nachiket Kapre"}]}, "title": "On Data Forwarding in Deeply Pipelined Soft Processors.", "venue": "FPGA", "pages": "181-189", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YanFK15", "doi": "10.1145/2684746.2689067", "ee": "https://doi.org/10.1145/2684746.2689067", "url": "https://dblp.org/rec/conf/fpga/YanFK15"}, "url": "URL#3167827"}, {"@score": "1", "@id": "3167828", "info": {"authors": {"author": [{"@pid": "01/2478-5", "text": "Chen Yang 0005"}, {"@pid": "55/17", "text": "Leibo Liu"}, {"@pid": "98/3428", "text": "Shouyi Yin"}, {"@pid": "39/6160", "text": "Shaojun Wei"}]}, "title": "Cost-Effective Memory Architecture to Achieve Flexible Configuration and Efficient Data Transmission for Coarse-Grained Reconfigurable Array (Abstract Only).", "venue": "FPGA", "pages": "263", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YangLYW15", "doi": "10.1145/2684746.2689103", "ee": "https://doi.org/10.1145/2684746.2689103", "url": "https://dblp.org/rec/conf/fpga/YangLYW15"}, "url": "URL#3167828"}, {"@score": "1", "@id": "3167829", "info": {"authors": {"author": [{"@pid": "03/6325-4", "text": "Yu Bai 0004"}, {"@pid": "92/3220", "text": "Mingjie Lin"}]}, "title": "Energy-Efficient Discrete Signal Processing with Field Programmable Analog Arrays (FPAAs).", "venue": "FPGA", "pages": "84-93", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YuL15", "doi": "10.1145/2684746.2689078", "ee": "https://doi.org/10.1145/2684746.2689078", "url": "https://dblp.org/rec/conf/fpga/YuL15"}, "url": "URL#3167829"}, {"@score": "1", "@id": "3167830", "info": {"authors": {"author": [{"@pid": "94/4084-1", "text": "Chen Zhang 0001"}, {"@pid": "83/6353-31", "text": "Peng Li 0031"}, {"@pid": "29/6473-3", "text": "Guangyu Sun 0003"}, {"@pid": "158/8136", "text": "Yijin Guan"}, {"@pid": "30/8314", "text": "Bingjun Xiao"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks.", "venue": "FPGA", "pages": "161-170", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhangLSGXC15", "doi": "10.1145/2684746.2689060", "ee": "https://doi.org/10.1145/2684746.2689060", "url": "https://dblp.org/rec/conf/fpga/ZhangLSGXC15"}, "url": "URL#3167830"}, {"@score": "1", "@id": "3167831", "info": {"authors": {"author": [{"@pid": "158/8157-1", "text": "Wentai Zhang 0001"}, {"@pid": "91/3680", "text": "Li Shen"}, {"@pid": "158/8191", "text": "Thomas Page"}, {"@pid": "30/6124", "text": "Guojie Luo"}, {"@pid": "83/6353-31", "text": "Peng Li 0031"}, {"@pid": "37/3502", "text": "Peter Maa\u00df"}, {"@pid": "j/MingJiang1", "text": "Ming Jiang 0001"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "FPGA Acceleration for Simultaneous Image Reconstruction and Segmentation based on the Mumford-Shah Regularization (Abstract Only).", "venue": "FPGA", "pages": "261", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhangSPLLMJC15", "doi": "10.1145/2684746.2689097", "ee": "https://doi.org/10.1145/2684746.2689097", "url": "https://dblp.org/rec/conf/fpga/ZhangSPLLMJC15"}, "url": "URL#3167831"}, {"@score": "1", "@id": "3167832", "info": {"authors": {"author": [{"@pid": "158/8116", "text": "Xianjian Zheng"}, {"@pid": "21/3626", "text": "Fan Zhang"}, {"@pid": "c/LeiChen0010", "text": "Lei Chen 0010"}, {"@pid": "11/2432", "text": "Zhiping Wen 0001"}, {"@pid": "92/5796", "text": "Yuanfu Zhao"}, {"@pid": "158/8042", "text": "Xuewu Li"}]}, "title": "A Novel Method for FPGA Test Based on Partial Reconfiguration and Sorting Algorithm (Abstract Only).", "venue": "FPGA", "pages": "269", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhengZCWZL15", "doi": "10.1145/2684746.2689123", "ee": "https://doi.org/10.1145/2684746.2689123", "url": "https://dblp.org/rec/conf/fpga/ZhengZCWZL15"}, "url": "URL#3167832"}, {"@score": "1", "@id": "3279060", "info": {"authors": {"author": [{"@pid": "38/1966", "text": "George A. Constantinides"}, {"@pid": "37/1234", "text": "Deming Chen"}]}, "title": "Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, Monterey, CA, USA, February 22-24, 2015", "venue": "FPGA", "publisher": "ACM", "year": "2015", "type": "Editorship", "key": "conf/fpga/2015", "doi": "10.1145/2684746", "ee": "https://doi.org/10.1145/2684746", "url": "https://dblp.org/rec/conf/fpga/2015"}, "url": "URL#3279060"}]}}}