{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1749476575957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749476575957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 09 21:42:55 2025 " "Processing started: Mon Jun 09 21:42:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749476575957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1749476575957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mul4 -c mul4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mul4 -c mul4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1749476575957 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1749476576267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog_training/mutiply/ffulladd_cla/ffulladd_cla.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog_training/mutiply/ffulladd_cla/ffulladd_cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffulladd_cla " "Found entity 1: ffulladd_cla" {  } { { "../ffulladd_cla/ffulladd_cla.v" "" { Text "C:/Verilog_training/mutiply/ffulladd_cla/ffulladd_cla.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749476576349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749476576349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog_training/mutiply/mutiply.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog_training/mutiply/mutiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 mutiply " "Found entity 1: mutiply" {  } { { "../mutiply.v" "" { Text "C:/Verilog_training/mutiply/mutiply.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749476576353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749476576353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul4.v 1 1 " "Found 1 design units, including 1 entities, in source file mul4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul4 " "Found entity 1: mul4" {  } { { "mul4.v" "" { Text "C:/Verilog_training/mutiply/mul4/mul4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749476576363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749476576363 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mul4 " "Elaborating entity \"mul4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1749476576385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mutiply mutiply:m0 " "Elaborating entity \"mutiply\" for hierarchy \"mutiply:m0\"" {  } { { "mul4.v" "m0" { Text "C:/Verilog_training/mutiply/mul4/mul4.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749476576403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffulladd_cla ffulladd_cla:c0 " "Elaborating entity \"ffulladd_cla\" for hierarchy \"ffulladd_cla:c0\"" {  } { { "mul4.v" "c0" { Text "C:/Verilog_training/mutiply/mul4/mul4.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749476576411 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "f0 fulladd_cla " "Node instance \"f0\" instantiates undefined entity \"fulladd_cla\"" {  } { { "../ffulladd_cla/ffulladd_cla.v" "f0" { Text "C:/Verilog_training/mutiply/ffulladd_cla/ffulladd_cla.v" 10 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749476576472 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "f1 fulladd_cla " "Node instance \"f1\" instantiates undefined entity \"fulladd_cla\"" {  } { { "../ffulladd_cla/ffulladd_cla.v" "f1" { Text "C:/Verilog_training/mutiply/ffulladd_cla/ffulladd_cla.v" 11 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749476576472 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "f2 fulladd_cla " "Node instance \"f2\" instantiates undefined entity \"fulladd_cla\"" {  } { { "../ffulladd_cla/ffulladd_cla.v" "f2" { Text "C:/Verilog_training/mutiply/ffulladd_cla/ffulladd_cla.v" 12 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749476576472 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "f3 fulladd_cla " "Node instance \"f3\" instantiates undefined entity \"fulladd_cla\"" {  } { { "../ffulladd_cla/ffulladd_cla.v" "f3" { Text "C:/Verilog_training/mutiply/ffulladd_cla/ffulladd_cla.v" 13 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749476576472 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "c0 cla " "Node instance \"c0\" instantiates undefined entity \"cla\"" {  } { { "../ffulladd_cla/ffulladd_cla.v" "c0" { Text "C:/Verilog_training/mutiply/ffulladd_cla/ffulladd_cla.v" 14 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749476576472 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "f0 fulladd_cla " "Node instance \"f0\" instantiates undefined entity \"fulladd_cla\"" {  } { { "../ffulladd_cla/ffulladd_cla.v" "f0" { Text "C:/Verilog_training/mutiply/ffulladd_cla/ffulladd_cla.v" 10 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749476576472 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "f1 fulladd_cla " "Node instance \"f1\" instantiates undefined entity \"fulladd_cla\"" {  } { { "../ffulladd_cla/ffulladd_cla.v" "f1" { Text "C:/Verilog_training/mutiply/ffulladd_cla/ffulladd_cla.v" 11 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749476576472 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "f2 fulladd_cla " "Node instance \"f2\" instantiates undefined entity \"fulladd_cla\"" {  } { { "../ffulladd_cla/ffulladd_cla.v" "f2" { Text "C:/Verilog_training/mutiply/ffulladd_cla/ffulladd_cla.v" 12 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749476576472 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "f3 fulladd_cla " "Node instance \"f3\" instantiates undefined entity \"fulladd_cla\"" {  } { { "../ffulladd_cla/ffulladd_cla.v" "f3" { Text "C:/Verilog_training/mutiply/ffulladd_cla/ffulladd_cla.v" 13 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749476576472 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "c0 cla " "Node instance \"c0\" instantiates undefined entity \"cla\"" {  } { { "../ffulladd_cla/ffulladd_cla.v" "c0" { Text "C:/Verilog_training/mutiply/ffulladd_cla/ffulladd_cla.v" 14 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749476576472 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "f0 fulladd_cla " "Node instance \"f0\" instantiates undefined entity \"fulladd_cla\"" {  } { { "../ffulladd_cla/ffulladd_cla.v" "f0" { Text "C:/Verilog_training/mutiply/ffulladd_cla/ffulladd_cla.v" 10 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749476576472 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "f1 fulladd_cla " "Node instance \"f1\" instantiates undefined entity \"fulladd_cla\"" {  } { { "../ffulladd_cla/ffulladd_cla.v" "f1" { Text "C:/Verilog_training/mutiply/ffulladd_cla/ffulladd_cla.v" 11 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749476576472 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "f2 fulladd_cla " "Node instance \"f2\" instantiates undefined entity \"fulladd_cla\"" {  } { { "../ffulladd_cla/ffulladd_cla.v" "f2" { Text "C:/Verilog_training/mutiply/ffulladd_cla/ffulladd_cla.v" 12 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749476576472 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "f3 fulladd_cla " "Node instance \"f3\" instantiates undefined entity \"fulladd_cla\"" {  } { { "../ffulladd_cla/ffulladd_cla.v" "f3" { Text "C:/Verilog_training/mutiply/ffulladd_cla/ffulladd_cla.v" 13 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749476576472 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "c0 cla " "Node instance \"c0\" instantiates undefined entity \"cla\"" {  } { { "../ffulladd_cla/ffulladd_cla.v" "c0" { Text "C:/Verilog_training/mutiply/ffulladd_cla/ffulladd_cla.v" 14 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749476576472 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 15 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 15 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "13055 " "Peak virtual memory: 13055 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749476576536 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 09 21:42:56 2025 " "Processing ended: Mon Jun 09 21:42:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749476576536 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749476576536 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749476576536 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749476576536 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 17 s 1  " "Quartus II Full Compilation was unsuccessful. 17 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749476577140 ""}
