
---------- Begin Simulation Statistics ----------
final_tick                                 1355969500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 206660                       # Simulator instruction rate (inst/s)
host_mem_usage                                 888588                       # Number of bytes of host memory used
host_op_rate                                   238552                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.71                       # Real time elapsed on the host
host_tick_rate                               98909872                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2833100                       # Number of instructions simulated
sim_ops                                       3270344                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001356                       # Number of seconds simulated
sim_ticks                                  1355969500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.529907                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  301603                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               306103                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7300                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            535102                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1225                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1667                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              442                       # Number of indirect misses.
system.cpu.branchPred.lookups                  661339                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   37494                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          148                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    989580                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   983541                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              5889                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     559313                       # Number of branches committed
system.cpu.commit.bw_lim_events                188175                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             388                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          278226                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2845009                       # Number of instructions committed
system.cpu.commit.committedOps                3282253                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2560325                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.281967                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.399725                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1687260     65.90%     65.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       279099     10.90%     76.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       128284      5.01%     81.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       105351      4.11%     85.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        54027      2.11%     88.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        23945      0.94%     88.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        69988      2.73%     91.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        24196      0.95%     92.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       188175      7.35%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2560325                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                29833                       # Number of function calls committed.
system.cpu.commit.int_insts                   2980509                       # Number of committed integer instructions.
system.cpu.commit.loads                        448105                       # Number of loads committed
system.cpu.commit.membars                         278                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           38      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2375636     72.38%     72.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           17827      0.54%     72.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              512      0.02%     72.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            625      0.02%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp            137      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1604      0.05%     73.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult           946      0.03%     73.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc         1506      0.05%     73.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            628      0.02%     73.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          1211      0.04%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              98      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             162      0.00%     73.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             152      0.00%     73.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     73.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            754      0.02%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          448105     13.65%     86.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         432312     13.17%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3282253                       # Class of committed instruction
system.cpu.commit.refs                         880417                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     29063                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2833100                       # Number of Instructions Simulated
system.cpu.committedOps                       3270344                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.957234                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.957234                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1514166                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1449                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               292273                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                3639571                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   470748                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    554172                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   8853                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  4617                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 52170                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      661339                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    445900                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1974375                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4712                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3288552                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           120                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   20568                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.243862                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             615310                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             340322                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.212620                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2600109                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.467580                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.715831                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1885359     72.51%     72.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    64006      2.46%     74.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    75689      2.91%     77.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    45166      1.74%     79.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    93084      3.58%     83.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    82244      3.16%     86.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    46534      1.79%     88.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    61990      2.38%     90.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   246037      9.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2600109                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          111831                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 6347                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   608199                       # Number of branches executed
system.cpu.iew.exec_nop                         12238                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.296281                       # Inst execution rate
system.cpu.iew.exec_refs                       964117                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     466136                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   40979                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                506347                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                534                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6326                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               472457                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             3572222                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                497981                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             12890                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               3515437                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    123                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8021                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   8853                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  8292                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           790                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            14931                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          807                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        58242                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        40145                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             38                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         3578                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2769                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   3278063                       # num instructions consuming a value
system.cpu.iew.wb_count                       3499581                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.611198                       # average fanout of values written-back
system.cpu.iew.wb_producers                   2003546                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.290435                       # insts written-back per cycle
system.cpu.iew.wb_sent                        3511564                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  3983734                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2555124                       # number of integer regfile writes
system.cpu.ipc                               1.044677                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.044677                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                62      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2529590     71.69%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18985      0.54%     72.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   607      0.02%     72.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 640      0.02%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                 138      0.00%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1991      0.06%     72.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult               1044      0.03%     72.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc            1523      0.04%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 810      0.02%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               1613      0.05%     72.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  114      0.00%     72.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  186      0.01%     72.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  168      0.00%     72.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     72.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 848      0.02%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               501613     14.22%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              468395     13.28%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3528327                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       53250                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015092                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   26595     49.94%     49.94% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    680      1.28%     51.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                      39      0.07%     51.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     51.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     51.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     51.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  114      0.21%     51.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc               162      0.30%     51.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     51.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                   62      0.12%     51.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     51.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     51.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     51.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     51.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     12      0.02%     51.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     51.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     51.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     51.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     51.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     51.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     51.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     51.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     51.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     51.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     51.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     51.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     51.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     51.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     51.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     51.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     51.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     51.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     51.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     51.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     51.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     51.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     51.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     51.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     51.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     51.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     51.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     51.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     51.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     51.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   4111      7.72%     59.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 21473     40.32%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3547007                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            9644432                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3468480                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           3810816                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    3559450                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   3528327                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 534                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          289639                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1248                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            146                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       126403                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2600109                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.356992                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.086730                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1561376     60.05%     60.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              210422      8.09%     68.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              198127      7.62%     75.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              196838      7.57%     83.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              163896      6.30%     89.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               80205      3.08%     92.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               93901      3.61%     96.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               51630      1.99%     98.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               43714      1.68%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2600109                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.301034                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  34508                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              66829                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        31101                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             38839                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              5110                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4802                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               506347                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              472457                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2443032                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   6559                       # number of misc regfile writes
system.cpu.numCycles                          2711940                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   54074                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               3318812                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   8401                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   487891                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   3371                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   573                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               5384902                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                3598509                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             3636646                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    588340                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 109427                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   8853                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                145019                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   317834                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          4068227                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles        1315932                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              24446                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    216028                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            533                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            35567                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      5894448                       # The number of ROB reads
system.cpu.rob.rob_writes                     7160775                       # The number of ROB writes
system.cpu.timesIdled                            4857                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    31883                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   10176                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   109                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         27365                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        33982                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        69118                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1853                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8329                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8329                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1853                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17183                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        37547                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  37547                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       651648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  651648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             27365                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   27365    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               27365                       # Request fanout histogram
system.membus.reqLayer0.occupancy            29980500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           54076750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1355969500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              9430                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        25299                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         8250                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             433                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8488                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8488                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8379                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1053                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        17216                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        17216                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        25007                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        79245                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                104252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1064192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2229696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3293888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            35136                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000028                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005335                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  35135    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              35136                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           68108000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          22918998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          12568497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1355969500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 7137                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  600                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7737                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                7137                       # number of overall hits
system.l2.overall_hits::.cpu.data                 600                       # number of overall hits
system.l2.overall_hits::total                    7737                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1242                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               8941                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10183                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1242                       # number of overall misses
system.l2.overall_misses::.cpu.data              8941                       # number of overall misses
system.l2.overall_misses::total                 10183                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     97351500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    700097000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        797448500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     97351500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    700097000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       797448500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             8379                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             9541                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                17920                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            8379                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            9541                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               17920                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.148228                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.937114                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.568248                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.148228                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.937114                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.568248                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78382.850242                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78301.867800                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78311.745065                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78382.850242                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78301.867800                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78311.745065                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1242                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          8941                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10183                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1242                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         8941                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10183                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     84940502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    610686002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    695626504                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     84940502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    610686002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    695626504                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.148228                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.937114                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.568248                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.148228                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.937114                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.568248                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68390.098229                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68301.756179                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68312.531081                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68390.098229                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68301.756179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68312.531081                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        25299                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            25299                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        25299                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        25299                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         8249                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             8249                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         8249                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         8249                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               159                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   159                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            8329                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8329                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    650401500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     650401500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          8488                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8488                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.981268                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.981268                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78088.786169                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78088.786169                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         8329                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8329                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    567110502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    567110502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.981268                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.981268                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68088.666347                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68088.666347                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           7137                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               7137                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1242                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1242                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     97351500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     97351500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         8379                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8379                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.148228                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.148228                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78382.850242                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78382.850242                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1242                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1242                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     84940502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     84940502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.148228                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.148228                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68390.098229                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68390.098229                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           441                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               441                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          612                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             612                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     49695500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     49695500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1053                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1053                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.581197                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.581197                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81201.797386                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81201.797386                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          612                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          612                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     43575500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     43575500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.581197                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.581197                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71201.797386                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71201.797386                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            33                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                33                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data        17183                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           17183                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data        17216                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         17216                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.998083                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.998083                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data        17183                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        17183                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data    420102500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    420102500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.998083                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.998083                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 24448.728394                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 24448.728394                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1355969500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 11933.591095                       # Cycle average of tags in use
system.l2.tags.total_refs                       51933                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     27387                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.896265                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    6868.557993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       945.405145                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4119.627957                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.052403                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.031430                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.091046                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         27354                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          145                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          784                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        21118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5307                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.208694                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    580323                       # Number of tag accesses
system.l2.tags.data_accesses                   580323                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1355969500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          79424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         572224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             651648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        79424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         79424                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            8941                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               10182                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          58573589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         422003592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             480577181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     58573589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         58573589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         58573589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        422003592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            480577181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1241.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      8941.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000588000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               20594                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10182                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10182                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     86353250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   50910000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               277265750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8480.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27230.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     8001                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 10182                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2175                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    299.049195                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   193.179355                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   326.311043                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          262     12.05%     12.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1232     56.64%     68.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          210      9.66%     78.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           64      2.94%     81.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           30      1.38%     82.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           25      1.15%     83.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           21      0.97%     84.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           23      1.06%     85.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          308     14.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2175                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 651648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  651648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       480.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    480.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1355892500                       # Total gap between requests
system.mem_ctrls.avgGap                     133165.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        79424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       572224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 58573588.860221415758                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 422003592.263690292835                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1241                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         8941                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     33849500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    243416250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27275.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27224.72                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7411320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3927825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            34000680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     106947360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        405375450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        179323680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          736986315                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        543.512457                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    461551500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     45240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    849178000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              8161020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4326300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            38698800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     106947360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        391891530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        190678560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          740703570                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        546.253857                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    491059500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     45240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    819670000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1355969500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       436575                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           436575                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       436575                       # number of overall hits
system.cpu.icache.overall_hits::total          436575                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         9325                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           9325                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         9325                       # number of overall misses
system.cpu.icache.overall_misses::total          9325                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    218864500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    218864500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    218864500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    218864500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       445900                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       445900                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       445900                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       445900                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.020913                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.020913                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.020913                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.020913                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 23470.723861                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 23470.723861                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 23470.723861                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 23470.723861                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         8250                       # number of writebacks
system.cpu.icache.writebacks::total              8250                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          946                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          946                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          946                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          946                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         8379                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         8379                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         8379                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         8379                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    187392000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    187392000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    187392000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    187392000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.018791                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018791                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.018791                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018791                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 22364.482635                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 22364.482635                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 22364.482635                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 22364.482635                       # average overall mshr miss latency
system.cpu.icache.replacements                   8250                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       436575                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          436575                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         9325                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          9325                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    218864500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    218864500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       445900                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       445900                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.020913                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.020913                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 23470.723861                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 23470.723861                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          946                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          946                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         8379                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         8379                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    187392000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    187392000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.018791                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018791                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 22364.482635                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22364.482635                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1355969500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1355969500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.295178                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              444953                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              8378                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             53.109692                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.295178                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.994494                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994494                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            900178                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           900178                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1355969500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1355969500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1355969500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1355969500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1355969500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       864364                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           864364                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       864416                       # number of overall hits
system.cpu.dcache.overall_hits::total          864416                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        52753                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          52753                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        52758                       # number of overall misses
system.cpu.dcache.overall_misses::total         52758                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3008303720                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3008303720                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3008303720                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3008303720                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       917117                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       917117                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       917174                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       917174                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.057520                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.057520                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.057522                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.057522                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57026.211211                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57026.211211                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57020.806702                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57020.806702                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         8874                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               524                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.935115                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        25299                       # number of writebacks
system.cpu.dcache.writebacks::total             25299                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        26001                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        26001                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        26001                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        26001                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        26752                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        26752                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        26754                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        26754                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1418870229                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1418870229                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1419054729                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1419054729                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.029170                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029170                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.029170                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029170                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 53037.912268                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53037.912268                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 53040.843575                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53040.843575                       # average overall mshr miss latency
system.cpu.dcache.replacements                  25732                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       479680                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          479680                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2912                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2912                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    172962000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    172962000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       482592                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       482592                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006034                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006034                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59396.291209                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59396.291209                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1863                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1863                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1049                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1049                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     55824000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     55824000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002174                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002174                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 53216.396568                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53216.396568                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       384396                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         384396                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        33211                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        33211                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2138558486                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2138558486                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       417607                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       417607                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.079527                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.079527                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64393.077173                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64393.077173                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        24138                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        24138                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         9073                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9073                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    682892995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    682892995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021726                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021726                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75266.504464                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75266.504464                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           52                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            52                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.087719                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.087719                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.035088                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.035088                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          288                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          288                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data        16630                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        16630                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data    696783234                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total    696783234                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        16918                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        16918                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.982977                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.982977                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 41899.172219                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 41899.172219                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data        16630                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        16630                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data    680153234                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total    680153234                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.982977                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.982977                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 40899.172219                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 40899.172219                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          295                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          295                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       213500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       213500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          300                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          300                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.016667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.016667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        42700                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        42700                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       123500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       123500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.010000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.010000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 41166.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41166.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1355969500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           965.944414                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              891745                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             26756                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             33.328786                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   965.944414                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.943305                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.943305                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          618                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          345                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1862260                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1862260                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1355969500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1355969500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
