ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @maincpld.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    F:/PT-HD_eval/Xilinx/Hw-debug/CPLD/maincpld.vhd
Scanning    F:/PT-HD_eval/Xilinx/Hw-debug/CPLD/maincpld.vhd
Writing maincpld.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'exewrap @__filesAllClean_exewrap.rsp'


Creating TCL Process
Cleaning Up Project
deleting file(s): _impact.log __projnav.log
deleting file(s): automake.err tmperr.err _editucf.err
deleting file(s): cpld_debug.ngd cpld_debug_last_ngd.ngd
deleting file(s): ngdbuild.rsp _cpldfit.rsp _editucf.rsp _editucf_exewrap.rsp _ngdbld.rsp __cpld_debug_2prj_exewrap.rsp __filesAllClean_exewrap.rsp __impact.rsp
deleting file(s): cpld_debug.ngc
deleting file(s): xst
deleting file(s): cpld_debug.prj
deleting file(s): cpld_debug.xst
deleting file(s): cpld_debug.syr
deleting file(s): cpld_debug.cup
deleting file(s): cpld_debug._prj
deleting file(s): cpld_debug.bld
deleting file(s): cpld_debug_ngdbuild.nav
deleting directory: _ngo
deleting file(s): cpld_debug.jed
deleting file(s): cpld_debug.gyd
deleting file(s): cpld_debug.pnx
deleting file(s): cpld_debug.rpt
deleting file(s): cpld_debug.vm6
deleting file(s): _cpldfit.tcl
Finished cleaning up project

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Configure Device (iMPACT)

Starting: 'exewrap @__cpld_debug_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn cpld_debug.xst -ofn cpld_debug.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn cpld_debug.xst -ofn cpld_debug.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.88 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.88 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.88 s | Elapsed : 0.00 / 1.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : cpld_debug.prj

---- Target Parameters
Target Device                      : XC9500XL
Output File Name                   : cpld_debug
Output Format                      : NGC
Target Technology                  : 9500xl

---- Source Options
Entity Name                        : cpld_debug
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file F:/PT-HD_eval/Xilinx/Hw-debug/CPLD/maincpld.vhd in Library work.
Entity <cpld_debug> (Architecture <behavioral>) compiled.

Analyzing Entity <cpld_debug> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT-HD_eval/Xilinx/Hw-debug/CPLD/maincpld.vhd (Line 128). The following signals are missing in the proce
ss sensitivity list:
   d_a1560, sd_hd_1560, rcbyp, smptebp1560.
INFO:Xst:1219 - Contents of register <d_a1560> in unit <cpld_debug> never changes during circuit operation. The register is 
replaced by logic.
INFO:Xst:1219 - Contents of register <sd_hd_1560> in unit <cpld_debug> never changes during circuit operation. The register 
is replaced by logic.
INFO:Xst:1219 - Contents of register <smptebp1560> in unit <cpld_debug> never changes during circuit operation. The register
 is replaced by logic.
INFO:Xst:1219 - Contents of register <rcbyp> in unit <cpld_debug> never changes during circuit operation. The register is re
placed by logic.
Entity <cpld_debug> analyzed. Unit <cpld_debug> generated.


Synthesizing Unit <cpld_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/Hw-debug/CPLD/maincpld.vhd.
WARNING:Xst:646 - Signal <ms1560> is assigned but never used.
WARNING:Xst:646 - Signal <da1560_sig> is assigned but never used.
WARNING:Xst:646 - Signal <sd_hd_1560_sig> is assigned but never used.
WARNING:Xst:646 - Signal <rcbyp_sig> is assigned but never used.
WARNING:Xst:646 - Signal <smptebp1560_sig> is assigned but never used.
WARNING:Xst:646 - Signal <hddmb_error> is assigned but never used.
WARNING:Xst:646 - Signal <operate_sig> is assigned but never used.
WARNING:Xst:646 - Signal <vid_det_sig> is assigned but never used.
WARNING:Xst:647 - Input <crc_error> is never used.
WARNING:Xst:647 - Input <error> is never used.
WARNING:Xst:647 - Input <operate> is never used.
WARNING:Xst:647 - Input <vid_det> is never used.
WARNING:Xst:649 - Inout <cpudat<1>> is never used.
WARNING:Xst:649 - Inout <cpudat<0>> is never used.
WARNING:Xst:647 - Input <dataerr> is never used.
WARNING:Xst:1220 - Output <rstpll> is never assigned. Tied to value 0.
Unit <cpld_debug> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================


Starting low level synthesis...

Optimizing unit <cpld_debug> ...
=========================================================================
Final Results
Output File Name                   : cpld_debug
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xl
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Design Statistics
# Edif Instances                   : 54
# I/Os                             : 52

=========================================================================
CPU : 4.17 / 5.05 s | Elapsed : 4.00 / 5.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @0100.rsp'
Original: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl _ngdbld.rsp cpld_debug ngdbuild.rsp'


Creating TCL Process
Starting: 'ngdbuild -f ngdbuild.rsp'


Release 4.2WP3.x - ngdbuild E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc cpld_debug.ucf -p XC9500XL cpld_debug.ngc
cpld_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/Hw-debug/CPLD/cpld_debug/cpld_debug.ngc"
...
Reading component libraries for design expansion...

Annotating constraints to design from file "cpld_debug.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'N58' has no load
WARNING:NgdBuild:454 - logical net 'N61' has no load
WARNING:NgdBuild:454 - logical net 'N64' has no load
WARNING:NgdBuild:454 - logical net 'N71' has no load
WARNING:NgdBuild:454 - logical net 'N74' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "cpld_debug.ngd" ...

Writing NGDBUILD log file "cpld_debug.bld"...

NGDBUILD done.
Tcl C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl detected that program 'ngdbuild -f ngdbuild.rsp' completed successfully.




Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -tcl -command _cpldfit.tcl'


Creating TCL Process
Starting: 'cpldfit -f _cpldfit.rsp cpld_debug.ngd'


Release 4.2WP3.x - CPLD Optimizer/Partitioner E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1218 - Removing unused input(s) 'vid_det'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'operate'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'error'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'dataerr'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'crc_error'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
Considering device XC95144XL-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 45 equations into 8 function blocks..........

Design cpld_debug has been optimized and fit into device XC95144XL-5-TQ100.
Tcl _cpldfit.tcl detected that program 'cpldfit -f _cpldfit.rsp cpld_debug.ngd' completed successfully.


Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command hprep6 -i cpld_debug -r int -a -l cpld_debug.log -n cpld_debug '


Starting: 'hprep6 -i cpld_debug -r int -a -l cpld_debug.log -n cpld_debug '


Release 4.2WP3.x - Programming File Generator E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'hprep6' completed successfully.

Done: completed successfully.

Launching: 'impact -f __impact.rsp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @maincpld.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    F:/PT-HD_eval/Xilinx/Hw-debug/CPLD/maincpld.vhd
Scanning    F:/PT-HD_eval/Xilinx/Hw-debug/CPLD/maincpld.vhd
Writing maincpld.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints File

Starting: 'exewrap @_editucf_exewrap.rsp'


Creating TCL Process
Starting: 'notepad cpld_debug.ucf'


Tcl C:/Programmer/xilinx_webpack/data/projnav/_editucf.tcl detected that program 'notepad cpld_debug.ucf' completed successfully.

Starting: 'chkdate'


Tcl C:/Programmer/xilinx_webpack/data/projnav/_editucf.tcl detected that program 'chkdate' completed successfully.

Existing implementation results (if any) will be retained.
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @maincpld.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    F:/PT-HD_eval/Xilinx/Hw-debug/CPLD/maincpld.vhd
Scanning    F:/PT-HD_eval/Xilinx/Hw-debug/CPLD/maincpld.vhd
Writing maincpld.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Configure Device (iMPACT)

Starting: 'exewrap @__cpld_debug_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn cpld_debug.xst -ofn cpld_debug.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn cpld_debug.xst -ofn cpld_debug.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.16 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.16 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.16 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : cpld_debug.prj

---- Target Parameters
Target Device                      : XC9500XL
Output File Name                   : cpld_debug
Output Format                      : NGC
Target Technology                  : 9500xl

---- Source Options
Entity Name                        : cpld_debug
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file F:/PT-HD_eval/Xilinx/Hw-debug/CPLD/maincpld.vhd in Library work.
Entity <cpld_debug> (Architecture <behavioral>) compiled.

Analyzing Entity <cpld_debug> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT-HD_eval/Xilinx/Hw-debug/CPLD/maincpld.vhd (Line 128). The following signals are missing in the proce
ss sensitivity list:
   d_a1560, sd_hd_1560, rcbyp, smptebp1560.
INFO:Xst:1219 - Contents of register <d_a1560> in unit <cpld_debug> never changes during circuit operation. The register is 
replaced by logic.
INFO:Xst:1219 - Contents of register <sd_hd_1560> in unit <cpld_debug> never changes during circuit operation. The register 
is replaced by logic.
INFO:Xst:1219 - Contents of register <smptebp1560> in unit <cpld_debug> never changes during circuit operation. The register
 is replaced by logic.
INFO:Xst:1219 - Contents of register <da1560_sig> in unit <cpld_debug> never changes during circuit operation. The register 
is replaced by logic.
INFO:Xst:1219 - Contents of register <sd_hd_1560_sig> in unit <cpld_debug> never changes during circuit operation. The regis
ter is replaced by logic.
INFO:Xst:1219 - Contents of register <rcbyp_sig> in unit <cpld_debug> never changes during circuit operation. The register i
s replaced by logic.
INFO:Xst:1219 - Contents of register <smptebp1560_sig> in unit <cpld_debug> never changes during circuit operation. The regi
ster is replaced by logic.
Entity <cpld_debug> analyzed. Unit <cpld_debug> generated.


Synthesizing Unit <cpld_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/Hw-debug/CPLD/maincpld.vhd.
WARNING:Xst:646 - Signal <ms1560> is assigned but never used.
WARNING:Xst:646 - Signal <da1560_sig> is assigned but never used.
WARNING:Xst:646 - Signal <sd_hd_1560_sig> is assigned but never used.
WARNING:Xst:646 - Signal <rcbyp_sig> is assigned but never used.
WARNING:Xst:646 - Signal <smptebp1560_sig> is assigned but never used.
WARNING:Xst:646 - Signal <hddmb_error> is assigned but never used.
WARNING:Xst:646 - Signal <operate_sig> is assigned but never used.
WARNING:Xst:646 - Signal <vid_det_sig> is assigned but never used.
WARNING:Xst:647 - Input <crc_error> is never used.
WARNING:Xst:647 - Input <error> is never used.
WARNING:Xst:647 - Input <operate> is never used.
WARNING:Xst:647 - Input <vid_det> is never used.
WARNING:Xst:649 - Inout <cpudat<1>> is never used.
WARNING:Xst:649 - Inout <cpudat<0>> is never used.
WARNING:Xst:647 - Input <dataerr> is never used.
WARNING:Xst:1220 - Output <rstpll> is never assigned. Tied to value 0.
Unit <cpld_debug> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================


Starting low level synthesis...

Optimizing unit <cpld_debug> ...
=========================================================================
Final Results
Output File Name                   : cpld_debug
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xl
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Design Statistics
# Edif Instances                   : 54
# I/Os                             : 52

=========================================================================
CPU : 2.20 / 2.36 s | Elapsed : 2.00 / 2.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @9001.rsp'
Original: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl _ngdbld.rsp cpld_debug ngdbuild.rsp'


Creating TCL Process
Starting: 'ngdbuild -f ngdbuild.rsp'


Release 4.2WP3.x - ngdbuild E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc cpld_debug.ucf -p XC9500XL cpld_debug.ngc
cpld_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/Hw-debug/CPLD/cpld_debug/cpld_debug.ngc"
...
Reading component libraries for design expansion...

Annotating constraints to design from file "cpld_debug.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'N58' has no load
WARNING:NgdBuild:454 - logical net 'N61' has no load
WARNING:NgdBuild:454 - logical net 'N64' has no load
WARNING:NgdBuild:454 - logical net 'N71' has no load
WARNING:NgdBuild:454 - logical net 'N74' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "cpld_debug.ngd" ...

Writing NGDBUILD log file "cpld_debug.bld"...

NGDBUILD done.
Tcl C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl detected that program 'ngdbuild -f ngdbuild.rsp' completed successfully.




Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -tcl -command _cpldfit.tcl'


Creating TCL Process
Starting: 'cpldfit -f _cpldfit.rsp cpld_debug.ngd'


Release 4.2WP3.x - CPLD Optimizer/Partitioner E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1218 - Removing unused input(s) 'vid_det'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'operate'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'error'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'dataerr'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'crc_error'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
Considering device XC95144XL-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 45 equations into 8 function blocks..........

Design cpld_debug has been optimized and fit into device XC95144XL-5-TQ100.
Tcl _cpldfit.tcl detected that program 'cpldfit -f _cpldfit.rsp cpld_debug.ngd' completed successfully.


Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command hprep6 -i cpld_debug -r int -a -l cpld_debug.log -n cpld_debug '


Starting: 'hprep6 -i cpld_debug -r int -a -l cpld_debug.log -n cpld_debug '


Release 4.2WP3.x - Programming File Generator E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'hprep6' completed successfully.

Done: completed successfully.

Launching: 'impact -f __impact.rsp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @maincpld.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    F:/PT-HD_eval/Xilinx/Hw-debug/CPLD/maincpld.vhd
Scanning    F:/PT-HD_eval/Xilinx/Hw-debug/CPLD/maincpld.vhd
Writing maincpld.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

