.device LFE5U-25F


.tile CIB_R10C1:CIB_LR
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R10C71:CIB_LR
arc: H00R0000 S1_V02N0401
arc: JA0 H00R0000
enum: CIB.JB0MUX 0

.tile CIB_R11C1:CIB_LR
arc: S3_V06S0303 JF5
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R11C71:CIB_LR
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R12C71:CIB_LR
arc: N1_V02N0401 H01E0001

.tile CIB_R13C1:CIB_LR_S
arc: S3_V06S0003 N3_V06S0003
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R14C1:CIB_LR
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R16C1:CIB_LR
arc: JA0 S1_V02N0501
arc: JA3 S1_V02N0501
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R17C1:CIB_LR
arc: JA0 V02N0501
arc: JA3 V02N0501
arc: S3_V06S0003 N3_V06S0303
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R18C1:CIB_LR
arc: N1_V02N0501 H06W0303
arc: S1_V02S0501 H06W0303
arc: S3_V06S0303 H06W0303

.tile CIB_R19C1:CIB_LR
arc: JA0 V02S0501
arc: JA3 V02N0501
arc: S3_V06S0003 N3_V06S0003
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R1C11:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C12:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C15:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C16:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C18:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C19:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C1:CIB_LR_S
arc: S3_V06S0003 E3_H06W0003

.tile CIB_R1C22:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C23:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C24:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C25:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C27:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C28:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C29:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C30:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C42:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C43:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C44:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C45:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C49:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C4:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C50:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C51:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C52:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C58:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C59:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C5:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C60:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C61:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C7:CIB
arc: W3_H06W0003 JQ0

.tile CIB_R20C1:CIB_LR
arc: N1_V02N0501 S3_V06N0303
arc: S1_V02S0501 E1_H02W0501
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R22C1:CIB_LR
arc: JA3 N1_V02S0501
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R23C1:CIB_LR
arc: S3_V06S0003 N3_V06S0003
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R24C1:CIB_LR
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R25C1:CIB_LR_S
arc: JA3 V02S0501
arc: S3_V06S0003 N3_V06S0003
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R26C1:CIB_LR
arc: E3_H06E0303 JQ5
arc: JA3 S1_V02N0701
arc: N3_V06N0303 JQ5
arc: S1_V02S0501 JF5
enum: CIB.JB3MUX 0

.tile CIB_R28C1:CIB_LR
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0501 JF5

.tile CIB_R29C1:CIB_LR
arc: E3_H06E0003 S3_V06N0003
arc: JD7 V00B0000
arc: S1_V02S0301 S3_V06N0003
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 V02S0001

.tile CIB_R29C71:CIB_LR
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R2C1:CIB_LR
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R2C71:CIB_LR
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R30C1:CIB_LR
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0701 S1_V02N0701
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0303 E1_H01W0100

.tile CIB_R31C1:CIB_LR
arc: JA0 H02W0701
arc: JA3 V02N0501
arc: JD7 V00B0000
arc: N1_V01N0001 N3_V06S0003
arc: V00B0000 V02S0001
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R32C1:CIB_LR
arc: H00R0000 N1_V02S0601
arc: JA0 H00R0000
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0303 JQ5
enum: CIB.JB0MUX 0

.tile CIB_R32C71:CIB_LR
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R34C1:CIB_LR
arc: E3_H06E0303 S3_V06N0303
arc: JA0 N1_V02S0701
arc: JA3 N1_V02S0701
arc: N1_V02N0601 S3_V06N0303
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R35C1:CIB_LR
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0501 JF5
arc: S3_V06S0003 N3_V06S0003

.tile CIB_R35C71:CIB_LR
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R36C1:CIB_LR
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R37C1:CIB_LR_S
arc: JA0 N1_V02S0501
enum: CIB.JB0MUX 0

.tile CIB_R37C9:CIB_EBR
arc: N1_V02N0301 V01N0101

.tile CIB_R38C1:CIB_LR
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R40C1:CIB_LR
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R41C1:CIB_LR
arc: E3_H06E0303 JQ5
arc: N3_V06N0303 JQ5
arc: S1_V02S0501 JF5
arc: S3_V06S0103 N3_V06S0003
enum: CIB.JB0MUX 0

.tile CIB_R42C1:CIB_LR
arc: S1_V02S0501 N3_V06S0303

.tile CIB_R43C1:CIB_LR
arc: JA3 V02S0501
arc: S1_V02S0501 N1_V02S0501
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R44C1:CIB_LR
arc: JA0 V02S0501
arc: N3_V06N0303 JQ5
arc: V01S0100 N3_V06S0303
enum: CIB.JB0MUX 0

.tile CIB_R45C1:CIB_LR
arc: S1_V02S0701 N1_V01S0100

.tile CIB_R46C1:CIB_LR
arc: E3_H06E0303 JQ5
arc: N3_V06N0303 JQ5
arc: S1_V02S0501 JF5
enum: CIB.JB0MUX 0

.tile CIB_R47C1:CIB_LR
arc: JA0 V02S0501
arc: JA3 V00T0000
arc: S1_V02S0701 N1_V02S0701
arc: V00T0000 V02N0601
arc: V01S0000 N3_V06S0103
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R47C71:CIB_LR
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R48C1:CIB_LR
arc: N1_V02N0601 N1_V01S0000

.tile CIB_R49C10:CIB
arc: JA0 V02S0501
arc: W1_H02W0701 N1_V01S0100
enum: CIB.JB0MUX 0

.tile CIB_R49C1:CIB_LR_S
arc: H00L0100 E1_H02W0301
arc: JA0 N1_V02S0701
arc: JA3 H00L0100
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R49C3:CIB_PLL3
arc: W1_H02W0301 N1_V01S0100
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R49C69:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R49C6:CIB_EFB0
enum: CIB.JB3MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C7:CIB_EFB1
enum: CIB.JA3MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD5MUX 0

.tile CIB_R49C9:CIB
arc: JA0 H02W0701
enum: CIB.JB0MUX 0

.tile CIB_R4C1:CIB_LR
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R5C1:CIB_LR
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R5C71:CIB_LR
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R7C1:CIB_LR
arc: S3_V06S0003 N3_V06S0003
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R8C1:CIB_LR
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R8C71:CIB_LR
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile MIB_R0C11:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.PULLMODE UP

.tile MIB_R0C12:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.PULLMODE UP

.tile MIB_R0C15:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.PULLMODE UP

.tile MIB_R0C16:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.PULLMODE UP

.tile MIB_R0C18:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.PULLMODE UP

.tile MIB_R0C19:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.PULLMODE UP

.tile MIB_R0C22:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.PULLMODE UP

.tile MIB_R0C23:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.PULLMODE UP

.tile MIB_R0C24:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.PULLMODE UP

.tile MIB_R0C25:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.PULLMODE UP

.tile MIB_R0C27:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.PULLMODE UP

.tile MIB_R0C28:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.PULLMODE UP

.tile MIB_R0C29:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.PULLMODE UP

.tile MIB_R0C30:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.PULLMODE UP

.tile MIB_R0C3:BANKREF0
enum: BANK.VCCIO 3V3

.tile MIB_R0C42:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.PULLMODE UP

.tile MIB_R0C43:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.PULLMODE UP

.tile MIB_R0C44:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.PULLMODE UP

.tile MIB_R0C45:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.PULLMODE UP

.tile MIB_R0C49:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.PULLMODE UP

.tile MIB_R0C4:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.PULLMODE UP

.tile MIB_R0C50:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.PULLMODE UP

.tile MIB_R0C51:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.PULLMODE UP

.tile MIB_R0C52:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.PULLMODE UP

.tile MIB_R0C58:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.PULLMODE UP

.tile MIB_R0C59:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.PULLMODE UP

.tile MIB_R0C5:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.PULLMODE UP

.tile MIB_R0C60:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.PULLMODE UP

.tile MIB_R0C61:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.PULLMODE UP

.tile MIB_R0C69:BANKREF1
enum: BANK.VCCIO 3V3

.tile MIB_R0C7:PIOT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE UP

.tile MIB_R10C0:PICL2
enum: PIOD.BASE_TYPE BIDIR_LVCMOS33
enum: PIOC.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R10C72:PICR2
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R11C0:PICL0
arc: JDIA JPADDIA_PIO
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R11C72:PICR0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R12C0:PICL1
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.PULLMODE UP
enum: PIOC.BASE_TYPE BIDIR_LVCMOS33
enum: PIOC.PULLMODE NONE
enum: PIOD.BASE_TYPE BIDIR_LVCMOS33
enum: PIOD.PULLMODE NONE
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.PULLMODE UP

.tile MIB_R12C72:PICR1
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.PULLMODE UP
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.PULLMODE UP

.tile MIB_R13C0:MIB_CIB_LR
enum: PIOC.BASE_TYPE BIDIR_LVCMOS33
enum: PIOD.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R13C31:CMUX_UL_0
arc: G_DCS0CLK0 G_VPFN0000
arc: G_ULPCLK0 G_HPFE0000
arc: G_ULPCLK1 G_HPFE0100

.tile MIB_R13C32:CMUX_UR_0
arc: G_DCS0CLK1 G_VPFN0000
arc: G_URPCLK0 G_HPFE0000
arc: G_URPCLK1 G_HPFE0100

.tile MIB_R13C3:DSP_SPINE_UL1
unknown: F2B0
unknown: F3B0
unknown: F5B0
unknown: F11B0
unknown: F13B0

.tile MIB_R14C0:PICL0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R15C0:PICL1
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE NONE
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.PULLMODE NONE
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.PULLMODE UP
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.PULLMODE UP

.tile MIB_R16C0:PICL2
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R17C0:PICL0
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R18C0:PICL1_DQS0
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.PULLMODE NONE
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE NONE
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE

.tile MIB_R19C0:PICL2_DQS1
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C0:BANKREF7A
enum: BANK.VCCIO 3V3

.tile MIB_R1C11:PICT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C12:PICT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C15:PICT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C16:PICT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C18:PICT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C19:PICT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C22:PICT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C23:PICT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C24:PICT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C25:PICT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C27:PICT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C28:PICT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C29:PICT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C30:PICT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C42:PICT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C43:PICT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C44:PICT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C45:PICT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C49:PICT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C4:PICT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C50:PICT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C51:PICT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C52:PICT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C58:PICT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C59:PICT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C5:PICT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C60:PICT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C61:PICT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R1C72:BANKREF2A
enum: BANK.VCCIO 3V3

.tile MIB_R1C7:PICT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R20C0:PICL0_DQS2
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R21C0:PICL1_DQS3
enum: PIOC.BASE_TYPE BIDIR_LVCMOS33
enum: PIOC.PULLMODE NONE
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.PULLMODE NONE
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.PULLMODE UP
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.PULLMODE UP

.tile MIB_R22C0:PICL2
enum: PIOC.BASE_TYPE BIDIR_LVCMOS33
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R23C0:PICL0
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R24C0:PICL1
enum: PIOC.BASE_TYPE BIDIR_LVCMOS33
enum: PIOC.PULLMODE NONE
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.PULLMODE UP
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.PULLMODE NONE
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.PULLMODE UP

.tile MIB_R25C0:MIB_CIB_LR
enum: PIOC.BASE_TYPE BIDIR_LVCMOS33
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R25C3:LMID_0
arc: G_LDCC0CLKI G_JLLQPCLKCIB0
arc: G_LDCC1CLKI G_JLLQPCLKCIB1

.tile MIB_R26C0:PICL0
arc: JDIA JPADDIA_PIO
arc: JDIB JPADDIB_PIO
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R27C0:PICL1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.PULLMODE UP
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE NONE
enum: PIOC.BASE_TYPE INPUT_LVCMOS33
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE UP

.tile MIB_R28C0:PICL2
enum: PIOC.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R29C72:PICR0
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R2C0:PICL0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R2C72:PICR0
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R30C0:PICL1_DQS0
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.PULLMODE UP
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE UP

.tile MIB_R30C72:PICR1_DQS0
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.PULLMODE UP
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.PULLMODE UP

.tile MIB_R31C0:PICL2_DQS1
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R32C0:PICL0_DQS2
arc: JDIB JPADDIB_PIO
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R32C72:PICR0_DQS2
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R33C0:PICL1_DQS3
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE UP
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE UP
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.PULLMODE NONE
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE UP

.tile MIB_R33C72:PICR1_DQS3
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.PULLMODE UP
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.PULLMODE UP

.tile MIB_R34C0:PICL2
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R35C0:PICL0
arc: JDIA JPADDIA_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R35C72:PICR0
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R36C0:PICL1
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE UP
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE UP

.tile MIB_R36C72:PICR1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.PULLMODE UP
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.PULLMODE UP

.tile MIB_R37C0:MIB_CIB_LR
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R37C31:CMUX_LL_0
arc: G_DCS1CLK0 G_VPFN0000
arc: G_LLPCLK0 G_HPFE0000
arc: G_LLPCLK1 G_HPFE0100

.tile MIB_R37C32:CMUX_LR_0
arc: G_DCS1CLK1 G_VPFN0000
arc: G_LRPCLK0 G_HPFE0000
arc: G_LRPCLK1 G_HPFE0100

.tile MIB_R37C3:EBR_SPINE_LL3
arc: G_VPTX0000 G_HPRX0000
arc: G_VPTX0100 G_HPRX0100

.tile MIB_R38C0:PICL0
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R39C0:PICL1
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE UP
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE UP

.tile MIB_R3C0:PICL1
enum: PIOC.BASE_TYPE BIDIR_LVCMOS33
enum: PIOC.PULLMODE NONE
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.PULLMODE UP
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.PULLMODE UP
enum: PIOD.BASE_TYPE BIDIR_LVCMOS33
enum: PIOD.PULLMODE NONE

.tile MIB_R3C72:PICR1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.PULLMODE UP
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.PULLMODE UP

.tile MIB_R40C0:PICL2
enum: PIOD.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R41C0:PICL0
arc: JDIA JPADDIA_PIO
arc: JDIB JPADDIB_PIO
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R42C0:PICL1_DQS0
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE UP
enum: PIOC.BASE_TYPE BIDIR_LVCMOS33
enum: PIOC.PULLMODE UP
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.PULLMODE UP
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.PULLMODE UP

.tile MIB_R43C0:PICL2_DQS1
enum: PIOC.BASE_TYPE BIDIR_LVCMOS33
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R44C0:PICL0_DQS2
arc: JDIB JPADDIB_PIO
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R44C72:PICR0_DQS2
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R45C0:PICL1_DQS3
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE UP
enum: PIOC.BASE_TYPE BIDIR_LVCMOS33
enum: PIOC.PULLMODE UP
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE UP
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE UP

.tile MIB_R45C72:PICR1_DQS3
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE DOWN

.tile MIB_R46C0:PICL2
enum: PIOC.BASE_TYPE BIDIR_LVCMOS33
enum: PIOD.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R47C0:PICL0
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R47C72:PICR0
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R48C0:PICL1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE UP
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE UP
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE UP
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.PULLMODE UP

.tile MIB_R48C72:PICR1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.PULLMODE UP
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.PULLMODE UP

.tile MIB_R49C0:MIB_CIB_LR
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R4C0:PICL2
enum: PIOC.BASE_TYPE BIDIR_LVCMOS33
enum: PIOD.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R50C10:PICB1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE UP

.tile MIB_R50C1:BANKREF6
enum: BANK.VCCIO 3V3

.tile MIB_R50C4:EFB0_PICB0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE DOWN
unknown: F54B1
unknown: F56B1
unknown: F82B1
unknown: F94B1

.tile MIB_R50C5:EFB1_PICB1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE DOWN

.tile MIB_R50C6:EFB2_PICB0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE DOWN

.tile MIB_R50C71:BANKREF3
enum: BANK.VCCIO 3V3

.tile MIB_R50C7:EFB3_PICB1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE DOWN

.tile MIB_R50C9:PICB0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE UP

.tile MIB_R5C0:PICL0
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R5C72:PICR0
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R6C0:PICL1_DQS0
enum: PIOC.BASE_TYPE BIDIR_LVCMOS33
enum: PIOC.PULLMODE NONE
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.PULLMODE UP
enum: PIOD.BASE_TYPE BIDIR_LVCMOS33
enum: PIOD.PULLMODE NONE
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.PULLMODE UP

.tile MIB_R6C72:PICR1_DQS0
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.PULLMODE UP
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.PULLMODE UP

.tile MIB_R7C0:PICL2_DQS1
enum: PIOC.BASE_TYPE BIDIR_LVCMOS33
enum: PIOD.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R8C0:PICL0_DQS2
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R8C72:PICR0_DQS2
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R9C0:PICL1_DQS3
enum: PIOD.BASE_TYPE BIDIR_LVCMOS33
enum: PIOD.PULLMODE NONE
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOC.BASE_TYPE BIDIR_LVCMOS33
enum: PIOC.PULLMODE NONE

.tile MIB_R9C72:PICR1_DQS3
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE DOWN
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.PULLMODE UP
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE DOWN
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.PULLMODE UP

.tile R12C46:PLC2
arc: E3_H06E0103 S3_V06N0103

.tile R12C52:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R12C58:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R12C64:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R12C70:PLC2
arc: E1_H01E0001 W3_H06E0003

.tile R18C10:PLC2
arc: S3_V06S0203 E3_H06W0203
arc: W3_H06W0203 E3_H06W0203

.tile R18C16:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R18C22:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R18C28:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R18C34:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R18C40:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R18C46:PLC2
arc: F1 F1_SLICE
arc: N3_V06N0103 F1
arc: W3_H06W0103 F1
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R18C4:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R20C3:PLC2
arc: W1_H02W0501 E3_H06W0303

.tile R20C9:PLC2
arc: W3_H06W0303 V01N0101

.tile R21C9:PLC2
arc: A5 V02N0101
arc: F5 F5_SLICE
arc: N1_V01N0101 F5
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0101010101010101
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R22C9:PLC2
arc: N1_V02N0101 S1_V02N0101

.tile R24C10:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R24C9:PLC2
arc: N1_V02N0101 S3_V06N0103

.tile R26C4:PLC2
arc: S3_V06S0303 H06E0303

.tile R29C11:PLC2
arc: S1_V02S0101 V01N0101

.tile R29C4:PLC2
arc: S1_V02S0301 S3_V06N0003

.tile R29C7:PLC2
arc: E1_H02E0301 W3_H06E0003

.tile R29C9:PLC2
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 W1_H02E0301

.tile R30C10:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0001 E1_H01W0000
arc: E1_H02E0401 W3_H06E0203
arc: S1_V02S0701 W3_H06E0203
arc: W1_H02W0401 W3_H06E0203

.tile R30C11:PLC2
arc: V00B0000 H02E0401
arc: A2 E1_H01E0001
arc: A7 N1_V01N0101
arc: B0 V02S0101
arc: B2 V02N0101
arc: B7 V02N0701
arc: C0 N1_V01N0001
arc: C2 H00L0000
arc: C4 Q4
arc: C6 Q6
arc: C7 V00T0000
arc: CE0 H02E0101
arc: CE1 H00L0100
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: D0 V02N0201
arc: D1 H00R0000
arc: D2 V02N0201
arc: D3 H00R0000
arc: D4 V01N0001
arc: D5 H01W0000
arc: D6 V02N0601
arc: D7 V02N0601
arc: E1_H01E0001 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 F3
arc: H00R0000 Q4
arc: H00R0100 F5
arc: H01W0000 Q4
arc: H01W0100 F1
arc: LSR0 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q6
arc: S1_V02S0401 Q4
arc: S3_V06S0203 Q4
arc: V00T0000 Q2
arc: V01S0000 Q4
arc: V01S0100 Q0
arc: W1_H02W0701 F7
word: SLICED.K0.INIT 0000111111110000
word: SLICED.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 0011110011110000
word: SLICEA.K1.INIT 0000000011111111
word: SLICEB.K0.INIT 0111100011110000
word: SLICEB.K1.INIT 0000000011111111
word: SLICEC.K0.INIT 1111111111110000
word: SLICEC.K1.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R30C2:PLC2
arc: H00L0100 H02E0301
arc: H00R0100 H02E0701
arc: S1_V02S0701 E3_H06W0203
arc: A2 H02E0701
arc: A3 H00L0100
arc: B2 H02E0301
arc: B3 H00R0100
arc: C2 H02E0401
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 F3
arc: H01W0100 F2
word: SLICEB.K0.INIT 1011000010110000
word: SLICEB.K1.INIT 1011101110111011
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R30C4:PLC2
arc: H00R0000 S1_V02N0601
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02S0301
arc: A7 H00R0000
arc: C7 V00T0000
arc: CLK1 G_HPBX0000
arc: D7 H01W0000
arc: E3_H06E0203 F7
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: M0 V00B0100
arc: M2 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: S3_V06S0203 F7
arc: V00T0000 Q0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0101000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.B1MUX 1

.tile R30C7:PLC2
arc: E1_H02E0701 S1_V02N0701

.tile R30C8:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000

.tile R30C9:PLC2
arc: H00R0100 E1_H02W0701
arc: V00B0000 H02W0401
arc: V00B0100 E1_H02W0701
arc: A3 W1_H02E0701
arc: B2 H00R0000
arc: B3 V02S0301
arc: C2 H00L0000
arc: C3 S1_V02N0401
arc: C6 Q6
arc: CE1 V02S0201
arc: CE3 H02E0101
arc: CLK1 G_HPBX0000
arc: D2 V00B0100
arc: D3 V01S0100
arc: D5 H02W0001
arc: D6 H00R0100
arc: D7 H02W0001
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q6
arc: H01W0000 F3
arc: H01W0100 F7
arc: LSR0 V00B0000
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N3_V06N0103 Q2
arc: V01S0100 Q2
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000011111111
word: SLICED.K0.INIT 0000111111110000
word: SLICED.K1.INIT 0000000011111111
word: SLICEB.K0.INIT 0011110011110000
word: SLICEB.K1.INIT 1111000010111011
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1

.tile R31C10:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0701 V02S0701

.tile R31C11:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0401 V02S0401
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0201 V01N0001
arc: V00B0100 H02E0701
arc: A2 V00B0000
arc: A5 V00B0000
arc: B2 H00R0000
arc: B4 V01S0000
arc: B5 H00R0000
arc: C2 H00L0000
arc: C4 Q4
arc: C5 V00T0000
arc: CE1 H02E0101
arc: CE2 H00L0100
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: D1 N1_V01S0000
arc: D2 N1_V01S0000
arc: D3 N1_V01S0000
arc: D4 V02S0401
arc: D5 V02S0401
arc: D6 V00B0000
arc: D7 V02S0401
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 F1
arc: H00R0000 Q4
arc: H00R0100 F7
arc: H01W0100 F3
arc: LSR1 V00B0100
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: S1_V02S0701 F5
arc: V00B0000 Q6
arc: V00T0000 Q2
arc: V01S0000 Q6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000011111111
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 0000000011111111
word: SLICEC.K0.INIT 0011110011110000
word: SLICEC.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 0111100011110000
word: SLICEB.K1.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R31C12:PLC2
arc: H00R0000 H02E0401
arc: V00B0000 H02E0401
arc: V00B0100 W1_H02E0701
arc: A5 V00T0000
arc: A6 H00L0000
arc: B2 V02N0101
arc: B5 V01S0000
arc: B6 V01S0000
arc: C2 H00L0000
arc: C4 Q4
arc: C5 E1_H01E0101
arc: C6 Q6
arc: CE1 H00L0100
arc: CE2 H02E0101
arc: CE3 H00R0100
arc: CLK1 G_HPBX0000
arc: D1 H00R0000
arc: D2 V02N0201
arc: D3 H00R0000
arc: D4 V02N0401
arc: D5 V02N0401
arc: D6 V02N0401
arc: D7 V00B0000
arc: E1_H01E0101 Q6
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 F3
arc: H00R0100 F7
arc: H01W0000 F5
arc: H01W0100 F1
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: V00T0000 Q2
arc: V01S0000 Q4
arc: V01S0100 Q4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000011111111
word: SLICEC.K0.INIT 0000111111110000
word: SLICEC.K1.INIT 1000000000000000
word: SLICED.K0.INIT 0111100011110000
word: SLICED.K1.INIT 0000000011111111
word: SLICEB.K0.INIT 0011110011110000
word: SLICEB.K1.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R31C2:PLC2
arc: W1_H02W0701 V02S0701

.tile R32C10:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 N1_V02S0701

.tile R32C11:PLC2
arc: H00R0100 V02S0701
arc: V00B0100 H02E0701
arc: V00T0100 V02S0701
arc: A0 V02N0501
arc: A3 V00T0000
arc: B0 V00B0000
arc: B3 H00R0000
arc: B6 V00T0000
arc: C0 H00L0000
arc: C2 H02E0601
arc: C3 H00L0000
arc: C6 Q6
arc: CE0 H00L0100
arc: CE1 V02S0201
arc: CE3 H02E0101
arc: CLK1 G_HPBX0000
arc: D0 V00T0100
arc: D1 S1_V02N0201
arc: D2 V00T0100
arc: D3 V00T0100
arc: D5 N1_V02S0401
arc: D6 H00R0100
arc: D7 N1_V02S0401
arc: E1_H01E0001 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 F1
arc: H00R0000 Q6
arc: H01W0000 Q2
arc: H01W0100 F7
arc: LSR1 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: V00B0000 Q6
arc: V00T0000 Q2
arc: V01S0100 Q2
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 0111100011110000
word: SLICEA.K1.INIT 0000000011111111
word: SLICEB.K0.INIT 0000111111110000
word: SLICEB.K1.INIT 1000000000000000
word: SLICED.K0.INIT 0011110011110000
word: SLICED.K1.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R32C12:PLC2
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 V01N0001
arc: S1_V02S0001 H01E0001

.tile R32C4:PLC2
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0601 N3_V06S0303

.tile R32C7:PLC2
arc: N1_V02N0701 S1_V02N0601

.tile R32C9:PLC2
arc: N1_V02N0401 S1_V02N0401

.tile R33C10:PLC2
arc: E1_H02E0701 W3_H06E0203

.tile R33C11:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 V02N0201
arc: E1_H02E0601 E1_H01W0000
arc: N1_V02N0501 N1_V01S0100

.tile R33C12:PLC2
arc: V00B0000 V02S0001
arc: V00B0100 W1_H02E0701
arc: A1 H00R0000
arc: A4 V00T0000
arc: B1 V00T0000
arc: B4 V01S0000
arc: B6 V00T0000
arc: C0 H00L0000
arc: C1 H02E0601
arc: C4 Q4
arc: C6 Q6
arc: CE0 H00L0100
arc: CE2 H00R0100
arc: CE3 H02E0101
arc: CLK1 G_HPBX0000
arc: D0 V02S0001
arc: D1 V02S0001
arc: D3 H02E0201
arc: D4 V00B0000
arc: D5 H02E0201
arc: D6 V00B0000
arc: D7 H02E0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 F3
arc: H00R0000 Q4
arc: H00R0100 F5
arc: H01W0000 Q6
arc: H01W0100 F7
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F1
arc: V00T0000 Q0
arc: V01S0000 Q6
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000011111111
word: SLICED.K0.INIT 0011110011110000
word: SLICED.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 0000111111110000
word: SLICEA.K1.INIT 1000000000000000
word: SLICEC.K0.INIT 0111100011110000
word: SLICEC.K1.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R33C4:PLC2
arc: E3_H06E0203 V06S0203

.tile R34C11:PLC2
arc: N1_V02N0201 S1_V02N0701

.tile R34C4:PLC2
arc: N1_V02N0501 S3_V06N0303

.tile R34C7:PLC2
arc: N1_V02N0601 W3_H06E0303

.tile R34C9:PLC2
arc: V00T0000 V02N0601
arc: CLK1 G_HPBX0100
arc: E1_H01E0101 Q2
arc: M0 V00T0000
arc: M2 V00B0000
arc: M4 E1_H01E0101
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: N1_V01N0101 Q0
arc: N1_V02N0401 Q4
arc: S3_V06S0203 Q4
arc: V00B0000 Q6
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R35C4:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R35C9:PLC2
arc: V00B0100 S1_V02N0301
arc: CLK1 G_HPBX0100
arc: M2 V00B0000
arc: M4 V00T0000
arc: M6 V00B0100
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: N1_V02N0601 Q4
arc: V00B0000 Q6
arc: V00T0000 Q2
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R36C10:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R36C11:PLC2
arc: N1_V02N0701 N3_V06S0203

.tile R38C9:PLC2
arc: V00T0000 S1_V02N0401
arc: CLK1 G_HPBX0100
arc: M6 V00T0000
arc: MUXCLK3 CLK1
arc: N1_V01N0101 Q6
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R40C4:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R40C9:PLC2
arc: N1_V02N0401 N3_V06S0203

.tile R41C4:PLC2
arc: N3_V06N0303 H06E0303

.tile R42C10:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R46C4:PLC2
arc: N3_V06N0303 H06E0303

.tile R48C10:PLC2
arc: S1_V02S0501 N3_V06S0303
arc: V01S0100 N3_V06S0303

.tile R48C3:PLC2
arc: V01S0100 G_HPBX0100

.tile TAP_R30C4:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R31C4:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R32C4:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R33C4:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R34C4:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R35C4:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R38C4:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R48C4:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100

