0.4
2016.2
C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 5/Lab 5.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 5/Lab 5.srcs/sim_1/new/Circuit_SA1_tb.v,1606628653,verilog,,,,,,,,,,,
C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 5/Lab 5.srcs/sources_1/imports/Downloads/Circuit_SA1.v,1606614942,verilog,,,,,,,,,,,
C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 5/Lab 5.srcs/sources_1/new/Circuit_SA1_expected.v,1606633534,verilog,,,,,,,,,,,
