`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  9 2025 16:44:28 CST (Jun  9 2025 08:44:28 UTC)

module dut_LessThanEQ_16Ux16U_1U_4(in2, in1, out1);
  input [15:0] in2, in1;
  output out1;
  wire [15:0] in2, in1;
  wire out1;
  wire lte_16_23_n_0, lte_16_23_n_1, lte_16_23_n_2, lte_16_23_n_3,
       lte_16_23_n_4, lte_16_23_n_5, lte_16_23_n_6, lte_16_23_n_7;
  wire lte_16_23_n_8, lte_16_23_n_9, lte_16_23_n_10, lte_16_23_n_11,
       lte_16_23_n_12, lte_16_23_n_13, lte_16_23_n_14, lte_16_23_n_15;
  wire lte_16_23_n_16, lte_16_23_n_17, lte_16_23_n_18, lte_16_23_n_19,
       lte_16_23_n_20, lte_16_23_n_21, lte_16_23_n_22, lte_16_23_n_23;
  wire lte_16_23_n_24, lte_16_23_n_25, lte_16_23_n_26, lte_16_23_n_27,
       lte_16_23_n_28, lte_16_23_n_29, lte_16_23_n_30, lte_16_23_n_31;
  wire lte_16_23_n_32, lte_16_23_n_33, lte_16_23_n_34, lte_16_23_n_35,
       lte_16_23_n_36, lte_16_23_n_37, lte_16_23_n_38, lte_16_23_n_39;
  wire lte_16_23_n_40, lte_16_23_n_41, lte_16_23_n_42, lte_16_23_n_43,
       lte_16_23_n_44, lte_16_23_n_45, lte_16_23_n_46;
  OAI31X1 lte_16_23_g403(.A0 (lte_16_23_n_46), .A1 (lte_16_23_n_35),
       .A2 (lte_16_23_n_33), .B0 (lte_16_23_n_45), .Y (out1));
  AOI221X1 lte_16_23_g404(.A0 (lte_16_23_n_31), .A1 (lte_16_23_n_40),
       .B0 (lte_16_23_n_36), .B1 (lte_16_23_n_44), .C0
       (lte_16_23_n_37), .Y (lte_16_23_n_46));
  AOI221X1 lte_16_23_g405(.A0 (lte_16_23_n_27), .A1 (lte_16_23_n_41),
       .B0 (lte_16_23_n_34), .B1 (lte_16_23_n_43), .C0
       (lte_16_23_n_39), .Y (lte_16_23_n_45));
  OAI211X1 lte_16_23_g406(.A0 (lte_16_23_n_11), .A1 (in2[3]), .B0
       (lte_16_23_n_42), .C0 (lte_16_23_n_25), .Y (lte_16_23_n_44));
  OAI221X1 lte_16_23_g407(.A0 (lte_16_23_n_29), .A1 (lte_16_23_n_38),
       .B0 (lte_16_23_n_6), .B1 (in2[11]), .C0 (lte_16_23_n_26), .Y
       (lte_16_23_n_43));
  OAI221X1 lte_16_23_g408(.A0 (lte_16_23_n_17), .A1 (lte_16_23_n_24),
       .B0 (lte_16_23_n_8), .B1 (in1[2]), .C0 (lte_16_23_n_19), .Y
       (lte_16_23_n_42));
  OAI32X1 lte_16_23_g409(.A0 (lte_16_23_n_16), .A1 (lte_16_23_n_10),
       .A2 (in2[12]), .B0 (lte_16_23_n_2), .B1 (in2[13]), .Y
       (lte_16_23_n_41));
  OAI32X1 lte_16_23_g410(.A0 (lte_16_23_n_21), .A1 (lte_16_23_n_5), .A2
       (in2[4]), .B0 (lte_16_23_n_1), .B1 (in2[5]), .Y
       (lte_16_23_n_40));
  OAI32X1 lte_16_23_g411(.A0 (lte_16_23_n_20), .A1 (lte_16_23_n_15),
       .A2 (in2[14]), .B0 (lte_16_23_n_9), .B1 (in2[15]), .Y
       (lte_16_23_n_39));
  AOI32X1 lte_16_23_g412(.A0 (lte_16_23_n_18), .A1 (in1[8]), .A2
       (lte_16_23_n_14), .B0 (in1[9]), .B1 (lte_16_23_n_13), .Y
       (lte_16_23_n_38));
  OAI32X1 lte_16_23_g413(.A0 (lte_16_23_n_23), .A1 (lte_16_23_n_0), .A2
       (in2[6]), .B0 (lte_16_23_n_4), .B1 (in2[7]), .Y
       (lte_16_23_n_37));
  AOI211XL lte_16_23_g414(.A0 (in2[4]), .A1 (lte_16_23_n_5), .B0
       (lte_16_23_n_32), .C0 (lte_16_23_n_21), .Y (lte_16_23_n_36));
  INVX1 lte_16_23_g415(.A (lte_16_23_n_34), .Y (lte_16_23_n_35));
  AOI211XL lte_16_23_g416(.A0 (in2[12]), .A1 (lte_16_23_n_10), .B0
       (lte_16_23_n_28), .C0 (lte_16_23_n_16), .Y (lte_16_23_n_34));
  OAI211X1 lte_16_23_g417(.A0 (lte_16_23_n_14), .A1 (in1[8]), .B0
       (lte_16_23_n_30), .C0 (lte_16_23_n_18), .Y (lte_16_23_n_33));
  INVX1 lte_16_23_g418(.A (lte_16_23_n_31), .Y (lte_16_23_n_32));
  AOI21X1 lte_16_23_g419(.A0 (in2[6]), .A1 (lte_16_23_n_0), .B0
       (lte_16_23_n_23), .Y (lte_16_23_n_31));
  INVX1 lte_16_23_g420(.A (lte_16_23_n_29), .Y (lte_16_23_n_30));
  OAI21X1 lte_16_23_g421(.A0 (lte_16_23_n_3), .A1 (in1[10]), .B0
       (lte_16_23_n_22), .Y (lte_16_23_n_29));
  INVX1 lte_16_23_g422(.A (lte_16_23_n_27), .Y (lte_16_23_n_28));
  AOI21X1 lte_16_23_g423(.A0 (in2[14]), .A1 (lte_16_23_n_15), .B0
       (lte_16_23_n_20), .Y (lte_16_23_n_27));
  NAND3BXL lte_16_23_g424(.AN (in2[10]), .B (lte_16_23_n_22), .C
       (in1[10]), .Y (lte_16_23_n_26));
  NAND3BXL lte_16_23_g425(.AN (in2[2]), .B (lte_16_23_n_19), .C
       (in1[2]), .Y (lte_16_23_n_25));
  AOI22X1 lte_16_23_g426(.A0 (in2[0]), .A1 (lte_16_23_n_7), .B0
       (in2[1]), .B1 (lte_16_23_n_12), .Y (lte_16_23_n_24));
  NOR2BX1 lte_16_23_g427(.AN (in2[7]), .B (in1[7]), .Y
       (lte_16_23_n_23));
  NAND2X1 lte_16_23_g428(.A (in2[11]), .B (lte_16_23_n_6), .Y
       (lte_16_23_n_22));
  NOR2BX1 lte_16_23_g429(.AN (in2[5]), .B (in1[5]), .Y
       (lte_16_23_n_21));
  NOR2BX1 lte_16_23_g430(.AN (in2[15]), .B (in1[15]), .Y
       (lte_16_23_n_20));
  NAND2X1 lte_16_23_g431(.A (in2[3]), .B (lte_16_23_n_11), .Y
       (lte_16_23_n_19));
  NAND2BX1 lte_16_23_g432(.AN (in1[9]), .B (in2[9]), .Y
       (lte_16_23_n_18));
  NOR2X1 lte_16_23_g433(.A (lte_16_23_n_12), .B (in2[1]), .Y
       (lte_16_23_n_17));
  NOR2BX1 lte_16_23_g434(.AN (in2[13]), .B (in1[13]), .Y
       (lte_16_23_n_16));
  INVX1 lte_16_23_g435(.A (in1[14]), .Y (lte_16_23_n_15));
  INVX1 lte_16_23_g436(.A (in2[8]), .Y (lte_16_23_n_14));
  INVX1 lte_16_23_g437(.A (in2[9]), .Y (lte_16_23_n_13));
  INVX1 lte_16_23_g438(.A (in1[1]), .Y (lte_16_23_n_12));
  INVX1 lte_16_23_g439(.A (in1[3]), .Y (lte_16_23_n_11));
  INVX1 lte_16_23_g440(.A (in1[12]), .Y (lte_16_23_n_10));
  INVX1 lte_16_23_g441(.A (in1[15]), .Y (lte_16_23_n_9));
  INVX1 lte_16_23_g442(.A (in2[2]), .Y (lte_16_23_n_8));
  INVX1 lte_16_23_g443(.A (in1[0]), .Y (lte_16_23_n_7));
  INVX1 lte_16_23_g444(.A (in1[11]), .Y (lte_16_23_n_6));
  INVX1 lte_16_23_g445(.A (in1[4]), .Y (lte_16_23_n_5));
  INVX1 lte_16_23_g446(.A (in1[7]), .Y (lte_16_23_n_4));
  INVX1 lte_16_23_g447(.A (in2[10]), .Y (lte_16_23_n_3));
  INVX1 lte_16_23_g448(.A (in1[13]), .Y (lte_16_23_n_2));
  INVX1 lte_16_23_g449(.A (in1[5]), .Y (lte_16_23_n_1));
  INVX1 lte_16_23_g450(.A (in1[6]), .Y (lte_16_23_n_0));
endmodule


