Determining the location of the ModelSim executable...

Using: C:\intelFPGA_lite\16.1\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off decryption_fsm -c decryption_fsm --vector_source="C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Decryption/decryption_fsm.vwf" --testbench_file="C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Decryption/simulation/qsim/decryption_fsm.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Copyright (C) 2016  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Mon Jun 17 16:29:15 2024
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off decryption_fsm -c decryption_fsm --vector_source="C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Decryption/decryption_fsm.vwf" --testbench_file="C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Decryption/simulation/qsim/decryption_fsm.vwf.vt"
Info (119006): Selected device 5CGXFC7C7F23C8 for design "decryption_fsm"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning (201006): Can't recognize node "encrypted_input[1]" in vector source file -- ignoring node when writing test bench files

en writing test bench files
Info (201000): Generated Verilog Test Bench File C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Decryption/simulation/qsim/decryption_fsm.vwf.vt for simulation
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 67 warnings
    Info: Peak virtual memory: 4714 megabytes
    Info: Processing ended: Mon Jun 17 16:29:16 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Decryption/simulation/qsim/" decryption_fsm -c decryption_fsm

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Copyright (C) 2016  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Mon Jun 17 16:29:16 2024
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Decryption/simulation/qsim/" decryption_fsm -c decryption_fsm
Info (119006): Selected device 5CGXFC7C7F23C8 for design "decryption_fsm"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file decryption_fsm.vo in folder "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Decryption/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4718 megabytes
    Info: Processing ended: Mon Jun 17 16:29:17 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Decryption/simulation/qsim/decryption_fsm.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/vsim -c -do decryption_fsm.do

Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do decryption_fsm.do
# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:18 on Jun 17,2024
# vlog -work work decryption_fsm.vo 
# -- Compiling module decryption_fsm
# 
# Top level modules:
# 	decryption_fsm
# End time: 16:29:18 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:18 on Jun 17,2024
# vlog -work work decryption_fsm.vwf.vt 
# -- Compiling module decryption_fsm_vlg_vec_tst
# 
# Top level modules:
# 	decryption_fsm_vlg_vec_tst
# End time: 16:29:18 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.decryption_fsm_vlg_vec_tst 
# Start time: 16:29:18 on Jun 17,2024
# Loading work.decryption_fsm_vlg_vec_tst
# Loading work.decryption_fsm
# Loading altera_ver.dffeas
# ** Warning: (vsim-3017) decryption_fsm.vwf.vt(63): [TFMPC] - Too few port connections. Expected 27, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /decryption_fsm_vlg_vec_tst/i1 File: decryption_fsm.vo
# ** Warning: (vsim-3722) decryption_fsm.vwf.vt(63): [TFMPC] - Missing connection for port 'decrypted_output_0_0'.
# ** Warning: (vsim-3722) decryption_fsm.vwf.vt(63): [TFMPC] - Missing connection for port 'decrypted_output_0_1'.
# ** Warning: (vsim-3722) decryption_fsm.vwf.vt(63): [TFMPC] - Missing connection for port 'decrypted_output_1_0'.
# ** Warning: (vsim-3722) decryption_fsm.vwf.vt(63): [TFMPC] - Missing connection for port 'decrypted_output_1_1'.
# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# ** Note: $finish    : decryption_fsm.vwf.vt(91)
#    Time: 1 us  Iteration: 0  Instance: /decryption_fsm_vlg_vec_tst
# End time: 16:29:19 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 5

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Decryption/decryption_fsm.vwf...

Reading C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Decryption/simulation/qsim/decryption_fsm.msim.vcd...

Processing channel transitions... 

Warning: s_data[0][1] - signal not found in VCD.

Warning: s_data[0][0] - signal not found in VCD.

Warning: s_data[1][1] - signal not found in VCD.

Warning: s_data[1][0] - signal not found in VCD.

Warning: s_data[2][1] - signal not found in VCD.

Warning: s_data[2][0] - signal not found in VCD.

Warning: s_data[3][1] - signal not found in VCD.

Warning: s_data[3][0] - signal not found in VCD.

Warning: s_data[4][1] - signal not found in VCD.

Warning: s_data[4][0] - signal not found in VCD.

Warning: encrypted_input[1][1] - signal not found in VCD.

Warning: encrypted_input[1][0] - signal not found in VCD.

Warning: encrypted_input[0][1] - signal not found in VCD.

Warning: encrypted_input[0][0] - signal not found in VCD.

Warning: decrypted_output[0][1] - signal not found in VCD.

Warning: decrypted_output[0][0] - signal not found in VCD.

Writing the resulting VWF to C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Decryption/simulation/qsim/decryption_fsm_20240617162919.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.