
*** Running vivado
    with args -log kct_TOP.vds -m64 -mode batch -messageDb vivado.pb -notrace -source kct_TOP.tcl


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source kct_TOP.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2016.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
Command: synth_design -top kct_TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4936 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 306.906 ; gain = 98.375
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'kct_TOP' [O:/ENGS31/final/final.srcs/sources_1/new/kctest_top.vhd:32]
INFO: [Synth 8-113] binding component instance 'Slow_clock_buffer' to cell 'BUFG' [O:/ENGS31/final/final.srcs/sources_1/new/kctest_top.vhd:158]
INFO: [Synth 8-3491] module 'VGA_SYNC' declared at 'O:/ENGS31/final/final.srcs/sources_1/imports/sources_1/new/VGA_SYNC.vhd:6' bound to instance 'sync' of component 'VGA_SYNC' [O:/ENGS31/final/final.srcs/sources_1/new/kctest_top.vhd:177]
INFO: [Synth 8-638] synthesizing module 'VGA_SYNC' [O:/ENGS31/final/final.srcs/sources_1/imports/sources_1/new/VGA_SYNC.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'VGA_SYNC' (1#1) [O:/ENGS31/final/final.srcs/sources_1/imports/sources_1/new/VGA_SYNC.vhd:16]
INFO: [Synth 8-3491] module 'ColorDecoder' declared at 'O:/ENGS31/final/final.srcs/sources_1/imports/sources_1/imports/new/ColorDecoder.vhd:34' bound to instance 'colorDec' of component 'ColorDecoder' [O:/ENGS31/final/final.srcs/sources_1/new/kctest_top.vhd:188]
INFO: [Synth 8-638] synthesizing module 'ColorDecoder' [O:/ENGS31/final/final.srcs/sources_1/imports/sources_1/imports/new/ColorDecoder.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ColorDecoder' (2#1) [O:/ENGS31/final/final.srcs/sources_1/imports/sources_1/imports/new/ColorDecoder.vhd:41]
INFO: [Synth 8-3491] module 'CurPixel' declared at 'O:/ENGS31/final/final.srcs/sources_1/imports/sources_1/new/CurPixel.vhd:34' bound to instance 'pixel' of component 'CurPixel' [O:/ENGS31/final/final.srcs/sources_1/new/kctest_top.vhd:196]
INFO: [Synth 8-638] synthesizing module 'CurPixel' [O:/ENGS31/final/final.srcs/sources_1/imports/sources_1/new/CurPixel.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'CurPixel' (3#1) [O:/ENGS31/final/final.srcs/sources_1/imports/sources_1/new/CurPixel.vhd:43]
INFO: [Synth 8-3491] module 'Mux2x1' declared at 'O:/ENGS31/final/final.srcs/sources_1/imports/sources_1/new/Mux2x1.vhd:34' bound to instance 'mux' of component 'Mux2x1' [O:/ENGS31/final/final.srcs/sources_1/new/kctest_top.vhd:209]
INFO: [Synth 8-638] synthesizing module 'Mux2x1' [O:/ENGS31/final/final.srcs/sources_1/imports/sources_1/new/Mux2x1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux2x1' (4#1) [O:/ENGS31/final/final.srcs/sources_1/imports/sources_1/new/Mux2x1.vhd:41]
INFO: [Synth 8-3491] module 'BRAM' declared at 'O:/ENGS31/final/final.runs/synth_1/.Xil/Vivado-5044-mecha-3/realtime/BRAM_stub.vhdl:5' bound to instance 'mem' of component 'BRAM' [O:/ENGS31/final/final.srcs/sources_1/new/kctest_top.vhd:231]
INFO: [Synth 8-638] synthesizing module 'BRAM' [O:/ENGS31/final/final.runs/synth_1/.Xil/Vivado-5044-mecha-3/realtime/BRAM_stub.vhdl:18]
INFO: [Synth 8-3491] module 'cwController' declared at 'O:/ENGS31/final/final.srcs/sources_1/imports/sources_1/new/cwController.vhd:34' bound to instance 'controls' of component 'cwController' [O:/ENGS31/final/final.srcs/sources_1/new/kctest_top.vhd:242]
INFO: [Synth 8-638] synthesizing module 'cwController' [O:/ENGS31/final/final.srcs/sources_1/imports/sources_1/new/cwController.vhd:48]
INFO: [Synth 8-3491] module 'debouncer' declared at 'O:/ENGS31/final/final.srcs/sources_1/imports/sources_1/imports/Downloads/debouncer.vhd:7' bound to instance 'dba1' of component 'debouncer' [O:/ENGS31/final/final.srcs/sources_1/imports/sources_1/new/cwController.vhd:80]
INFO: [Synth 8-638] synthesizing module 'debouncer' [O:/ENGS31/final/final.srcs/sources_1/imports/sources_1/imports/Downloads/debouncer.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (5#1) [O:/ENGS31/final/final.srcs/sources_1/imports/sources_1/imports/Downloads/debouncer.vhd:15]
INFO: [Synth 8-3491] module 'debouncer' declared at 'O:/ENGS31/final/final.srcs/sources_1/imports/sources_1/imports/Downloads/debouncer.vhd:7' bound to instance 'dba2' of component 'debouncer' [O:/ENGS31/final/final.srcs/sources_1/imports/sources_1/new/cwController.vhd:85]
INFO: [Synth 8-3491] module 'debouncer' declared at 'O:/ENGS31/final/final.srcs/sources_1/imports/sources_1/imports/Downloads/debouncer.vhd:7' bound to instance 'dbb1' of component 'debouncer' [O:/ENGS31/final/final.srcs/sources_1/imports/sources_1/new/cwController.vhd:90]
INFO: [Synth 8-3491] module 'debouncer' declared at 'O:/ENGS31/final/final.srcs/sources_1/imports/sources_1/imports/Downloads/debouncer.vhd:7' bound to instance 'dbb2' of component 'debouncer' [O:/ENGS31/final/final.srcs/sources_1/imports/sources_1/new/cwController.vhd:95]
INFO: [Synth 8-3491] module 'knobdecoder' declared at 'O:/ENGS31/final/final.srcs/sources_1/imports/sources_1/new/knobdecoder.vhd:34' bound to instance 'horizontal' of component 'knobdecoder' [O:/ENGS31/final/final.srcs/sources_1/imports/sources_1/new/cwController.vhd:102]
INFO: [Synth 8-638] synthesizing module 'knobdecoder' [O:/ENGS31/final/final.srcs/sources_1/imports/sources_1/new/knobdecoder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'knobdecoder' (6#1) [O:/ENGS31/final/final.srcs/sources_1/imports/sources_1/new/knobdecoder.vhd:42]
INFO: [Synth 8-3491] module 'knobdecoder' declared at 'O:/ENGS31/final/final.srcs/sources_1/imports/sources_1/new/knobdecoder.vhd:34' bound to instance 'vertical' of component 'knobdecoder' [O:/ENGS31/final/final.srcs/sources_1/imports/sources_1/new/cwController.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'cwController' (7#1) [O:/ENGS31/final/final.srcs/sources_1/imports/sources_1/new/cwController.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'kct_TOP' (8#1) [O:/ENGS31/final/final.srcs/sources_1/new/kctest_top.vhd:32]
WARNING: [Synth 8-3917] design kct_TOP has port vgaBlue[1] driven by constant 0
WARNING: [Synth 8-3917] design kct_TOP has port vgaBlue[0] driven by constant 0
WARNING: [Synth 8-3917] design kct_TOP has port vgaGreen[0] driven by constant 0
WARNING: [Synth 8-3917] design kct_TOP has port vgaRed[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 344.418 ; gain = 135.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 344.418 ; gain = 135.887
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BRAM' instantiated as 'mem' [O:/ENGS31/final/final.srcs/sources_1/new/kctest_top.vhd:231]
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [O:/ENGS31/final/final.runs/synth_1/.Xil/Vivado-5044-mecha-3/dcp/BRAM_in_context.xdc] for cell 'mem'
Finished Parsing XDC File [O:/ENGS31/final/final.runs/synth_1/.Xil/Vivado-5044-mecha-3/dcp/BRAM_in_context.xdc] for cell 'mem'
Parsing XDC File [O:/ENGS31/final/final.srcs/constrs_1/imports/ENGS31/Basys3_Master.xdc]
Finished Parsing XDC File [O:/ENGS31/final/final.srcs/constrs_1/imports/ENGS31/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [O:/ENGS31/final/final.srcs/constrs_1/imports/ENGS31/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kct_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kct_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 630.395 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 630.395 ; gain = 421.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 630.395 ; gain = 421.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 630.395 ; gain = 421.863
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "H_CNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "V_CNT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "sclk_unbuf" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 630.395 ; gain = 421.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               17 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module kct_TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module VGA_SYNC 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module CurPixel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Mux2x1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module knobdecoder 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module cwController 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 630.395 ; gain = 421.863
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design kct_TOP has port vgaBlue[1] driven by constant 0
WARNING: [Synth 8-3917] design kct_TOP has port vgaBlue[0] driven by constant 0
WARNING: [Synth 8-3917] design kct_TOP has port vgaGreen[0] driven by constant 0
WARNING: [Synth 8-3917] design kct_TOP has port vgaRed[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 630.395 ; gain = 421.863
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 630.395 ; gain = 421.863

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 630.395 ; gain = 421.863
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 630.395 ; gain = 421.863

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 630.395 ; gain = 421.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 630.395 ; gain = 421.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 630.395 ; gain = 421.863
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 630.395 ; gain = 421.863

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 630.395 ; gain = 421.863
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 630.395 ; gain = 421.863
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 630.395 ; gain = 421.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 630.395 ; gain = 421.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 630.395 ; gain = 421.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 630.395 ; gain = 421.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 630.395 ; gain = 421.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |BRAM          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BRAM_bbox |     1|
|2     |BUFG      |     2|
|3     |CARRY4    |    55|
|4     |LUT1      |    25|
|5     |LUT2      |   237|
|6     |LUT3      |    39|
|7     |LUT4      |    28|
|8     |LUT5      |    21|
|9     |LUT6      |    35|
|10    |FDRE      |   162|
|11    |IBUF      |     9|
|12    |OBUF      |    17|
+------+----------+------+

Report Instance Areas: 
+------+---------------+--------------+------+
|      |Instance       |Module        |Cells |
+------+---------------+--------------+------+
|1     |top            |              |   638|
|2     |  controls     |cwController  |   132|
|3     |    dba1       |debouncer     |    29|
|4     |    dba2       |debouncer_0   |    29|
|5     |    dbb1       |debouncer_1   |    29|
|6     |    dbb2       |debouncer_2   |    29|
|7     |    horizontal |knobdecoder   |     7|
|8     |    vertical   |knobdecoder_3 |     8|
|9     |  pixel        |CurPixel      |    65|
|10    |  sync         |VGA_SYNC      |   399|
+------+---------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 630.395 ; gain = 421.863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 630.395 ; gain = 107.918
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 630.395 ; gain = 421.863
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 630.395 ; gain = 394.035
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 630.395 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jun 02 14:32:35 2017...
