static void F_1 ( bool V_1 )\r\n{\r\nT_1 V_2 , V_3 ;\r\nF_2 ( V_4 , V_5 , & V_3 ) ;\r\nV_2 = V_6 ;\r\nV_2 += ( V_1 && ( V_3 & V_7 ) == 0 ) ?\r\nV_8 : V_9 ;\r\nF_3 ( V_4 , V_2 , V_10 ) ;\r\n}\r\nstatic void F_4 ( bool V_1 )\r\n{\r\nF_3 ( V_4 , V_11 + ( V_1 ? V_8 : V_9 ) ,\r\nV_12 ) ;\r\n}\r\nstatic inline void F_5 ( bool V_1 )\r\n{\r\nF_3 ( V_4 , V_6 + ( V_1 ? V_8 : V_9 ) ,\r\nV_13 ) ;\r\n}\r\nstatic inline void F_6 ( bool V_1 )\r\n{\r\nF_3 ( V_4 , V_5 + ( V_1 ? V_8 : V_9 ) ,\r\nV_14 ) ;\r\n}\r\nvoid F_7 ( void )\r\n{\r\nif ( F_8 () == V_15 )\r\nF_5 ( true ) ;\r\nelse\r\nF_1 ( true ) ;\r\nF_4 ( true ) ;\r\nif ( F_9 () )\r\nF_6 ( true ) ;\r\n}\r\nvoid F_10 ( void )\r\n{\r\nif ( F_8 () == V_15 )\r\nF_5 ( false ) ;\r\nelse\r\nF_1 ( false ) ;\r\nF_4 ( false ) ;\r\nif ( F_9 () )\r\nF_6 ( false ) ;\r\n}\r\nstatic void F_11 ( void )\r\n{\r\nF_3 ( V_4 , V_16 ,\r\nV_17\r\n| V_18 ) ;\r\nF_3 ( V_4 , V_19 ,\r\nV_17 |\r\nV_18 ) ;\r\n}\r\nvoid T_2 F_12 ( void )\r\n{\r\nstruct V_20 * V_21 ;\r\nvoid T_3 * V_22 ;\r\nunsigned int V_23 ;\r\nT_1 V_24 ;\r\nT_4 V_25 = V_26 ;\r\nV_21 = F_13 ( NULL , NULL , L_1 ) ;\r\nV_22 = F_14 ( V_21 , 0 ) ;\r\nF_15 ( ! V_22 ) ;\r\nif ( F_16 ( V_21 , L_2 ) )\r\nV_25 = V_27 ;\r\nif ( F_16 ( V_21 , L_3 ) )\r\nV_25 = V_28 ;\r\nV_24 = F_17 ( V_22 + V_25 ) ;\r\nF_18 ( V_22 ) ;\r\nswitch ( V_24 & 0xff ) {\r\ncase 0 :\r\nV_23 = V_29 ;\r\nbreak;\r\ncase 1 :\r\nV_23 = V_30 ;\r\nbreak;\r\ncase 2 :\r\nV_23 = V_31 ;\r\nbreak;\r\ncase 3 :\r\nV_23 = V_32 ;\r\nbreak;\r\ncase 4 :\r\nV_23 = V_33 ;\r\nbreak;\r\ncase 5 :\r\nV_23 = V_34 ;\r\nbreak;\r\ndefault:\r\nV_23 = V_35 ;\r\n}\r\nF_19 ( V_24 >> 16 & 0xff ) ;\r\nF_20 ( V_23 ) ;\r\n}\r\nvoid T_2 F_21 ( void )\r\n{\r\nV_4 = F_22 ( L_1 ) ;\r\nif ( F_23 ( V_4 ) ) {\r\nF_24 ( L_4 , V_36 ) ;\r\nreturn;\r\n}\r\nF_11 () ;\r\n}
