//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Sat Jun 21 18:34:14 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gpio/ip_gpio.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_color_bus.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_color_decoder.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_command.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_graphic123m.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_graphic4567.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_inst.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_interrupt.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_ram_256byte.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_ram_palette.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_register.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_spinforam.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_sprite.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_ssg.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_text12.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_wait_control.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/video_out/video_double_buffer.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/video_out/video_out.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/video_out/video_out_bilinear.v"
//file28 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/video_out/video_out_hmag.v"
//file29 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/video_out/video_ram_line_buffer.v"
//file30 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ws2812_led/ip_ws2812_led.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m,
  pll_lock
)
;
input clk14m_d;
output clk215m;
output pll_lock;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  O_sdram_clk_d
)
;
input clk14m_d;
output O_sdram_clk_d;
wire clk85m_n;
wire clkoutd_o;
wire clkoutd3_o;
wire lock_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(O_sdram_clk_d),
    .CLKOUTP(clk85m_n),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(lock_o),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk215m,
  pll_lock,
  w_video_clk
)
;
input clk215m;
input pll_lock;
output w_video_clk;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(w_video_clk),
    .CALIB(GND),
    .HCLKIN(clk215m),
    .RESETN(pll_lock) 
);
defparam clkdiv_inst.DIV_MODE="5";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  w_video_clk,
  n36_6,
  w_bus_gpio_rdata_en,
  slot_iorq_n_d,
  slot_wr_n_d,
  slot_rd_n_d,
  slot_a_d,
  slot_d_in,
  w_bus_rdata,
  w_bus_valid,
  w_iorq_rd,
  w_bus_ioreq,
  w_bus_write,
  slot_data_dir_d_4,
  w_bus_address,
  w_bus_wdata,
  ff_rdata
)
;
input w_video_clk;
input n36_6;
input w_bus_gpio_rdata_en;
input slot_iorq_n_d;
input slot_wr_n_d;
input slot_rd_n_d;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_rdata;
output w_bus_valid;
output w_iorq_rd;
output w_bus_ioreq;
output w_bus_write;
output slot_data_dir_d_4;
output [7:0] w_bus_address;
output [7:0] w_bus_wdata;
output [7:0] ff_rdata;
wire w_iorq_wr;
wire n239_3;
wire w_active;
wire n63_10;
wire n63_12;
wire n49_9;
wire w_active_12;
wire ff_iorq_rd;
wire ff_iorq_wr_pre;
wire ff_iorq_rd_pre;
wire ff_active;
wire ff_iorq_wr;
wire VCC;
wire GND;
  LUT2 w_iorq_wr_s1 (
    .F(w_iorq_wr),
    .I0(slot_iorq_n_d),
    .I1(slot_wr_n_d) 
);
defparam w_iorq_wr_s1.INIT=4'h1;
  LUT2 w_iorq_rd_s2 (
    .F(w_iorq_rd),
    .I0(slot_iorq_n_d),
    .I1(slot_rd_n_d) 
);
defparam w_iorq_rd_s2.INIT=4'h1;
  LUT2 n239_s0 (
    .F(n239_3),
    .I0(ff_active),
    .I1(ff_iorq_wr) 
);
defparam n239_s0.INIT=4'h4;
  LUT2 w_active_s3 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s3.INIT=4'hE;
  LUT3 n63_s4 (
    .F(n63_10),
    .I0(w_bus_write),
    .I1(ff_active),
    .I2(n63_12) 
);
defparam n63_s4.INIT=8'hB0;
  LUT3 n63_s5 (
    .F(n63_12),
    .I0(ff_iorq_wr),
    .I1(ff_active),
    .I2(ff_iorq_rd) 
);
defparam n63_s5.INIT=8'hEF;
  LUT3 n49_s3 (
    .F(n49_9),
    .I0(ff_active),
    .I1(ff_iorq_wr),
    .I2(ff_iorq_rd) 
);
defparam n49_s3.INIT=8'h54;
  LUT4 w_active_s4 (
    .F(w_active_12),
    .I0(ff_active),
    .I1(ff_iorq_wr),
    .I2(ff_iorq_rd),
    .I3(w_bus_ioreq) 
);
defparam w_active_s4.INIT=16'hFF54;
  DFFC ff_iorq_rd_s0 (
    .Q(ff_iorq_rd),
    .D(ff_iorq_rd_pre),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_wr_pre_s0 (
    .Q(ff_iorq_wr_pre),
    .D(w_iorq_wr),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_rd_pre_s0 (
    .Q(ff_iorq_rd_pre),
    .D(w_iorq_rd),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_valid_s0 (
    .Q(w_bus_valid),
    .D(n49_9),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_7_s0 (
    .Q(w_bus_address[7]),
    .D(slot_a_d[7]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_6_s0 (
    .Q(w_bus_address[6]),
    .D(slot_a_d[6]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_5_s0 (
    .Q(w_bus_address[5]),
    .D(slot_a_d[5]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_4_s0 (
    .Q(w_bus_address[4]),
    .D(slot_a_d[4]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_3_s0 (
    .Q(w_bus_address[3]),
    .D(slot_a_d[3]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_2_s0 (
    .Q(w_bus_address[2]),
    .D(slot_a_d[2]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(slot_a_d[1]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(slot_a_d[0]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_rdata[7]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_rdata[6]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_rdata[5]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_rdata[4]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_rdata[3]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_rdata[2]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_rdata[1]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_rdata[0]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_wr_s0 (
    .Q(ff_iorq_wr),
    .D(ff_iorq_wr_pre),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_ioreq_s1 (
    .Q(w_bus_ioreq),
    .D(w_active_12),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
defparam ff_ioreq_s1.INIT=1'b0;
  DFFP ff_write_s4 (
    .Q(w_bus_write),
    .D(n63_10),
    .CLK(w_video_clk),
    .PRESET(n36_6) 
);
defparam ff_write_s4.INIT=1'b1;
  INV slot_data_dir_d_s0 (
    .O(slot_data_dir_d_4),
    .I(w_bus_write) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module ip_gpio (
  w_video_clk,
  n36_6,
  w_bus_ioreq,
  w_bus_write,
  w_bus_valid,
  w_bus_wdata,
  w_bus_address,
  w_bus_gpio_rdata_en,
  w_led_wr,
  w_led_red,
  w_led_green,
  w_led_blue,
  w_bus_gpio_rdata
)
;
input w_video_clk;
input n36_6;
input w_bus_ioreq;
input w_bus_write;
input w_bus_valid;
input [7:0] w_bus_wdata;
input [7:0] w_bus_address;
output w_bus_gpio_rdata_en;
output w_led_wr;
output [7:0] w_led_red;
output [7:0] w_led_green;
output [7:0] w_led_blue;
output [7:0] w_bus_gpio_rdata;
wire n215_3;
wire n222_3;
wire n230_3;
wire n107_3;
wire n133_6;
wire n132_6;
wire n126_6;
wire n127_6;
wire n128_6;
wire n131_6;
wire n129_6;
wire n130_6;
wire ff_wr_6;
wire n215_4;
wire n230_4;
wire ff_rdata_en_7;
wire n133_7;
wire n133_8;
wire n132_7;
wire n132_8;
wire n126_7;
wire n126_8;
wire n127_7;
wire n127_8;
wire n128_7;
wire n128_8;
wire n131_7;
wire n131_8;
wire n129_7;
wire n129_8;
wire n130_7;
wire n130_8;
wire n215_5;
wire n215_6;
wire n222_6;
wire ff_rdata_en_9;
wire VCC;
wire GND;
  LUT4 n215_s0 (
    .F(n215_3),
    .I0(w_bus_ioreq),
    .I1(w_bus_write),
    .I2(w_bus_valid),
    .I3(n215_4) 
);
defparam n215_s0.INIT=16'h8000;
  LUT4 n222_s0 (
    .F(n222_3),
    .I0(w_bus_ioreq),
    .I1(w_bus_write),
    .I2(w_bus_valid),
    .I3(n222_6) 
);
defparam n222_s0.INIT=16'h8000;
  LUT4 n230_s0 (
    .F(n230_3),
    .I0(w_bus_ioreq),
    .I1(w_bus_write),
    .I2(w_bus_valid),
    .I3(n230_4) 
);
defparam n230_s0.INIT=16'h8000;
  LUT3 n107_s0 (
    .F(n107_3),
    .I0(w_bus_write),
    .I1(w_bus_ioreq),
    .I2(w_bus_valid) 
);
defparam n107_s0.INIT=8'h40;
  LUT3 n133_s1 (
    .F(n133_6),
    .I0(n133_7),
    .I1(n133_8),
    .I2(n107_3) 
);
defparam n133_s1.INIT=8'h70;
  LUT3 n132_s1 (
    .F(n132_6),
    .I0(n132_7),
    .I1(n132_8),
    .I2(n107_3) 
);
defparam n132_s1.INIT=8'h70;
  LUT3 n126_s1 (
    .F(n126_6),
    .I0(n126_7),
    .I1(n126_8),
    .I2(n107_3) 
);
defparam n126_s1.INIT=8'h70;
  LUT3 n127_s1 (
    .F(n127_6),
    .I0(n127_7),
    .I1(n127_8),
    .I2(n107_3) 
);
defparam n127_s1.INIT=8'h70;
  LUT3 n128_s1 (
    .F(n128_6),
    .I0(n128_7),
    .I1(n128_8),
    .I2(n107_3) 
);
defparam n128_s1.INIT=8'h70;
  LUT3 n131_s1 (
    .F(n131_6),
    .I0(n131_7),
    .I1(n131_8),
    .I2(n107_3) 
);
defparam n131_s1.INIT=8'h70;
  LUT3 n129_s1 (
    .F(n129_6),
    .I0(n129_7),
    .I1(n129_8),
    .I2(n107_3) 
);
defparam n129_s1.INIT=8'h70;
  LUT3 n130_s1 (
    .F(n130_6),
    .I0(n130_7),
    .I1(n130_8),
    .I2(n107_3) 
);
defparam n130_s1.INIT=8'h70;
  LUT4 ff_wr_s3 (
    .F(ff_wr_6),
    .I0(ff_rdata_en_7),
    .I1(w_bus_write),
    .I2(w_bus_valid),
    .I3(w_bus_ioreq) 
);
defparam ff_wr_s3.INIT=16'hBFFF;
  LUT3 n215_s1 (
    .F(n215_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(n215_5) 
);
defparam n215_s1.INIT=8'h10;
  LUT3 n230_s1 (
    .F(n230_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(n215_5) 
);
defparam n230_s1.INIT=8'h40;
  LUT3 ff_rdata_en_s4 (
    .F(ff_rdata_en_7),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(n215_5) 
);
defparam ff_rdata_en_s4.INIT=8'h70;
  LUT4 n133_s2 (
    .F(n133_7),
    .I0(n215_4),
    .I1(w_led_red[0]),
    .I2(w_led_green[0]),
    .I3(n222_6) 
);
defparam n133_s2.INIT=16'h0777;
  LUT4 n133_s3 (
    .F(n133_8),
    .I0(n230_4),
    .I1(w_led_blue[0]),
    .I2(ff_rdata_en_7),
    .I3(w_bus_gpio_rdata[0]) 
);
defparam n133_s3.INIT=16'h7077;
  LUT4 n132_s2 (
    .F(n132_7),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[1]),
    .I2(w_led_blue[1]),
    .I3(n230_4) 
);
defparam n132_s2.INIT=16'h0BBB;
  LUT4 n132_s3 (
    .F(n132_8),
    .I0(n215_4),
    .I1(w_led_red[1]),
    .I2(w_led_green[1]),
    .I3(n222_6) 
);
defparam n132_s3.INIT=16'h0777;
  LUT4 n126_s2 (
    .F(n126_7),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[7]),
    .I2(w_led_blue[7]),
    .I3(n230_4) 
);
defparam n126_s2.INIT=16'h0BBB;
  LUT4 n126_s3 (
    .F(n126_8),
    .I0(n215_4),
    .I1(w_led_red[7]),
    .I2(w_led_green[7]),
    .I3(n222_6) 
);
defparam n126_s3.INIT=16'h0777;
  LUT4 n127_s2 (
    .F(n127_7),
    .I0(n215_4),
    .I1(w_led_red[6]),
    .I2(w_led_green[6]),
    .I3(n222_6) 
);
defparam n127_s2.INIT=16'h0777;
  LUT4 n127_s3 (
    .F(n127_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[6]),
    .I2(w_led_blue[6]),
    .I3(n230_4) 
);
defparam n127_s3.INIT=16'h0BBB;
  LUT4 n128_s2 (
    .F(n128_7),
    .I0(n215_4),
    .I1(w_led_red[5]),
    .I2(w_led_green[5]),
    .I3(n222_6) 
);
defparam n128_s2.INIT=16'h0777;
  LUT4 n128_s3 (
    .F(n128_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[5]),
    .I2(w_led_blue[5]),
    .I3(n230_4) 
);
defparam n128_s3.INIT=16'h0BBB;
  LUT4 n131_s2 (
    .F(n131_7),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[2]),
    .I2(w_led_blue[2]),
    .I3(n230_4) 
);
defparam n131_s2.INIT=16'h0BBB;
  LUT4 n131_s3 (
    .F(n131_8),
    .I0(n215_4),
    .I1(w_led_red[2]),
    .I2(w_led_green[2]),
    .I3(n222_6) 
);
defparam n131_s3.INIT=16'h0777;
  LUT4 n129_s2 (
    .F(n129_7),
    .I0(n215_4),
    .I1(w_led_red[4]),
    .I2(w_led_green[4]),
    .I3(n222_6) 
);
defparam n129_s2.INIT=16'h0777;
  LUT4 n129_s3 (
    .F(n129_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[4]),
    .I2(w_led_blue[4]),
    .I3(n230_4) 
);
defparam n129_s3.INIT=16'h0BBB;
  LUT4 n130_s2 (
    .F(n130_7),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[3]),
    .I2(w_led_blue[3]),
    .I3(n230_4) 
);
defparam n130_s2.INIT=16'h0BBB;
  LUT4 n130_s3 (
    .F(n130_8),
    .I0(n215_4),
    .I1(w_led_red[3]),
    .I2(w_led_green[3]),
    .I3(n222_6) 
);
defparam n130_s3.INIT=16'h0777;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(w_bus_address[2]),
    .I1(w_bus_address[3]),
    .I2(n215_6),
    .I3(w_bus_address[4]) 
);
defparam n215_s2.INIT=16'h1000;
  LUT3 n215_s3 (
    .F(n215_6),
    .I0(w_bus_address[5]),
    .I1(w_bus_address[6]),
    .I2(w_bus_address[7]) 
);
defparam n215_s3.INIT=8'h01;
  LUT3 n222_s2 (
    .F(n222_6),
    .I0(n215_5),
    .I1(w_bus_address[1]),
    .I2(w_bus_address[0]) 
);
defparam n222_s2.INIT=8'h20;
  LUT4 ff_rdata_en_s5 (
    .F(ff_rdata_en_9),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(n215_5),
    .I3(n107_3) 
);
defparam ff_rdata_en_s5.INIT=16'h70FF;
  DFFCE ff_red_7_s0 (
    .Q(w_led_red[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_red_5_s0 (
    .Q(w_led_red[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_4_s0 (
    .Q(w_led_red[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .PRESET(n36_6) 
);
  DFFCE ff_red_3_s0 (
    .Q(w_led_red[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_2_s0 (
    .Q(w_led_red[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .PRESET(n36_6) 
);
  DFFCE ff_red_1_s0 (
    .Q(w_led_red[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_0_s0 (
    .Q(w_led_red[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .PRESET(n36_6) 
);
  DFFCE ff_green_7_s0 (
    .Q(w_led_green[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_green_6_s0 (
    .Q(w_led_green[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .PRESET(n36_6) 
);
  DFFPE ff_green_5_s0 (
    .Q(w_led_green[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .PRESET(n36_6) 
);
  DFFCE ff_green_4_s0 (
    .Q(w_led_green[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_green_3_s0 (
    .Q(w_led_green[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_green_2_s0 (
    .Q(w_led_green[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .PRESET(n36_6) 
);
  DFFPE ff_green_1_s0 (
    .Q(w_led_green[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .PRESET(n36_6) 
);
  DFFCE ff_green_0_s0 (
    .Q(w_led_green[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blue_7_s0 (
    .Q(w_led_blue[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_blue_6_s0 (
    .Q(w_led_blue[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_5_s0 (
    .Q(w_led_blue[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_4_s0 (
    .Q(w_led_blue[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .PRESET(n36_6) 
);
  DFFCE ff_blue_3_s0 (
    .Q(w_led_blue[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_blue_2_s0 (
    .Q(w_led_blue[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_1_s0 (
    .Q(w_led_blue[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_0_s0 (
    .Q(w_led_blue[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .PRESET(n36_6) 
);
  DFFC ff_rdata_7_s0 (
    .Q(w_bus_gpio_rdata[7]),
    .D(n126_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_6_s0 (
    .Q(w_bus_gpio_rdata[6]),
    .D(n127_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_5_s0 (
    .Q(w_bus_gpio_rdata[5]),
    .D(n128_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_4_s0 (
    .Q(w_bus_gpio_rdata[4]),
    .D(n129_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_3_s0 (
    .Q(w_bus_gpio_rdata[3]),
    .D(n130_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_2_s0 (
    .Q(w_bus_gpio_rdata[2]),
    .D(n131_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_1_s0 (
    .Q(w_bus_gpio_rdata[1]),
    .D(n132_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_0_s0 (
    .Q(w_bus_gpio_rdata[0]),
    .D(n133_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_6_s0 (
    .Q(w_led_red[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .PRESET(n36_6) 
);
  DFFCE ff_rdata_en_s1 (
    .Q(w_bus_gpio_rdata_en),
    .D(n107_3),
    .CLK(w_video_clk),
    .CE(ff_rdata_en_9),
    .CLEAR(n36_6) 
);
defparam ff_rdata_en_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(w_led_wr),
    .D(n230_3),
    .CLK(w_video_clk),
    .CE(ff_wr_6),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_gpio */
module ip_ws2812_led (
  w_video_clk,
  n36_6,
  w_led_wr,
  w_led_blue,
  w_led_red,
  w_led_green,
  ws2812_led_d
)
;
input w_video_clk;
input n36_6;
input w_led_wr;
input [7:0] w_led_blue;
input [7:0] w_led_red;
input [7:0] w_led_green;
output ws2812_led_d;
wire n138_5;
wire n139_5;
wire n142_5;
wire n145_5;
wire n146_5;
wire n147_5;
wire n149_5;
wire n151_6;
wire n117_92;
wire n118_90;
wire n119_90;
wire n120_90;
wire n121_90;
wire n134_86;
wire n136_85;
wire ff_send_data_23_8;
wire ff_count_13_7;
wire n123_82;
wire n126_89;
wire n127_88;
wire n129_88;
wire n130_88;
wire n138_6;
wire n138_7;
wire n142_6;
wire n145_6;
wire n145_7;
wire n146_7;
wire n146_8;
wire n147_6;
wire n149_6;
wire n314_4;
wire n117_93;
wire n117_94;
wire n119_91;
wire n120_91;
wire n121_91;
wire n134_87;
wire ff_send_data_23_10;
wire n129_89;
wire ff_send_data_23_11;
wire ff_send_data_23_12;
wire n146_10;
wire n122_95;
wire ff_send_data_23_14;
wire n142_9;
wire n126_92;
wire ff_state_5_10;
wire n337_8;
wire n336_5;
wire n335_5;
wire n334_5;
wire n333_5;
wire n332_5;
wire n331_5;
wire n330_5;
wire n329_5;
wire n328_5;
wire n327_5;
wire n326_5;
wire n325_5;
wire n324_5;
wire n323_5;
wire n322_5;
wire n321_5;
wire n320_5;
wire n319_5;
wire n318_5;
wire n317_5;
wire n316_5;
wire n315_5;
wire n314_6;
wire [5:0] ff_state;
wire [13:0] ff_count;
wire [23:0] ff_send_data;
wire VCC;
wire GND;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(n138_6),
    .I1(ff_count[12]),
    .I2(n138_7),
    .I3(ff_count[13]) 
);
defparam n138_s2.INIT=16'hCF20;
  LUT4 n139_s2 (
    .F(n139_5),
    .I0(n138_6),
    .I1(ff_count[13]),
    .I2(ff_count[12]),
    .I3(n138_7) 
);
defparam n139_s2.INIT=16'h0EF0;
  LUT4 n142_s2 (
    .F(n142_5),
    .I0(n142_6),
    .I1(n138_6),
    .I2(ff_count[9]),
    .I3(n142_9) 
);
defparam n142_s2.INIT=16'h0DF0;
  LUT3 n145_s2 (
    .F(n145_5),
    .I0(n145_6),
    .I1(ff_count[6]),
    .I2(n145_7) 
);
defparam n145_s2.INIT=8'h14;
  LUT4 n146_s2 (
    .F(n146_5),
    .I0(n138_6),
    .I1(n146_10),
    .I2(n146_7),
    .I3(n146_8) 
);
defparam n146_s2.INIT=16'h1F00;
  LUT3 n147_s2 (
    .F(n147_5),
    .I0(n145_6),
    .I1(ff_count[4]),
    .I2(n147_6) 
);
defparam n147_s2.INIT=8'h14;
  LUT4 n149_s2 (
    .F(n149_5),
    .I0(n138_6),
    .I1(n146_10),
    .I2(n146_7),
    .I3(n149_6) 
);
defparam n149_s2.INIT=16'h00EF;
  LUT4 n151_s3 (
    .F(n151_6),
    .I0(n138_6),
    .I1(n146_10),
    .I2(n146_7),
    .I3(ff_count[0]) 
);
defparam n151_s3.INIT=16'h00EF;
  LUT4 n117_s80 (
    .F(n117_92),
    .I0(n117_93),
    .I1(n117_94),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n117_s80.INIT=16'hCFA0;
  LUT4 n118_s78 (
    .F(n118_90),
    .I0(ff_state[5]),
    .I1(n117_94),
    .I2(n117_93),
    .I3(ff_state[4]) 
);
defparam n118_s78.INIT=16'hCDF0;
  LUT4 n119_s78 (
    .F(n119_90),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(n119_91),
    .I3(ff_state[3]) 
);
defparam n119_s78.INIT=16'h0770;
  LUT4 n120_s78 (
    .F(n120_90),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n120_91),
    .I3(ff_state[2]) 
);
defparam n120_s78.INIT=16'h0708;
  LUT3 n121_s78 (
    .F(n121_90),
    .I0(n121_91),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n121_s78.INIT=8'h14;
  LUT4 n134_s80 (
    .F(n134_86),
    .I0(n146_10),
    .I1(n146_7),
    .I2(n134_87),
    .I3(ff_count[3]) 
);
defparam n134_s80.INIT=16'h0BB0;
  LUT4 n136_s79 (
    .F(n136_85),
    .I0(n146_10),
    .I1(n146_7),
    .I2(ff_count[0]),
    .I3(ff_count[1]) 
);
defparam n136_s79.INIT=16'h7007;
  LUT4 ff_send_data_23_s3 (
    .F(ff_send_data_23_8),
    .I0(ff_send_data_23_14),
    .I1(n142_6),
    .I2(ff_send_data_23_10),
    .I3(n314_4) 
);
defparam ff_send_data_23_s3.INIT=16'hFF80;
  LUT4 ff_count_11_s5 (
    .F(ff_count_13_7),
    .I0(w_led_wr),
    .I1(n138_6),
    .I2(n121_91),
    .I3(n146_7) 
);
defparam ff_count_11_s5.INIT=16'h0BFF;
  LUT3 n123_s76 (
    .F(n123_82),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_state[0]) 
);
defparam n123_s76.INIT=8'h70;
  LUT4 n126_s81 (
    .F(n126_89),
    .I0(n142_6),
    .I1(ff_count[10]),
    .I2(n126_92),
    .I3(ff_count[11]) 
);
defparam n126_s81.INIT=16'hCF10;
  LUT3 n127_s80 (
    .F(n127_88),
    .I0(n142_6),
    .I1(ff_count[10]),
    .I2(n126_92) 
);
defparam n127_s80.INIT=8'h1C;
  LUT4 n129_s80 (
    .F(n129_88),
    .I0(n145_7),
    .I1(n129_89),
    .I2(n146_7),
    .I3(ff_count[8]) 
);
defparam n129_s80.INIT=16'h0708;
  LUT4 n130_s80 (
    .F(n130_88),
    .I0(ff_count[6]),
    .I1(n145_7),
    .I2(n146_7),
    .I3(ff_count[7]) 
);
defparam n130_s80.INIT=16'h0B04;
  LUT4 n138_s3 (
    .F(n138_6),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n117_94) 
);
defparam n138_s3.INIT=16'h0100;
  LUT3 n138_s4 (
    .F(n138_7),
    .I0(ff_count[10]),
    .I1(ff_count[11]),
    .I2(n126_92) 
);
defparam n138_s4.INIT=8'h10;
  LUT4 n142_s3 (
    .F(n142_6),
    .I0(ff_count[10]),
    .I1(ff_count[11]),
    .I2(ff_count[12]),
    .I3(ff_count[13]) 
);
defparam n142_s3.INIT=16'h0001;
  LUT3 n145_s3 (
    .F(n145_6),
    .I0(n138_6),
    .I1(n126_92),
    .I2(n142_6) 
);
defparam n145_s3.INIT=8'h40;
  LUT3 n145_s4 (
    .F(n145_7),
    .I0(ff_count[4]),
    .I1(ff_count[5]),
    .I2(n147_6) 
);
defparam n145_s4.INIT=8'h10;
  LUT2 n146_s4 (
    .F(n146_7),
    .I0(n126_92),
    .I1(n142_6) 
);
defparam n146_s4.INIT=4'h8;
  LUT3 n146_s5 (
    .F(n146_8),
    .I0(ff_count[4]),
    .I1(n147_6),
    .I2(ff_count[5]) 
);
defparam n146_s5.INIT=8'hB4;
  LUT4 n147_s3 (
    .F(n147_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]),
    .I3(ff_count[3]) 
);
defparam n147_s3.INIT=16'h0001;
  LUT3 n149_s3 (
    .F(n149_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]) 
);
defparam n149_s3.INIT=8'h1E;
  LUT2 n314_s1 (
    .F(n314_4),
    .I0(w_led_wr),
    .I1(n138_6) 
);
defparam n314_s1.INIT=4'h8;
  LUT4 n117_s81 (
    .F(n117_93),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n117_s81.INIT=16'h8000;
  LUT3 n117_s82 (
    .F(n117_94),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n117_s82.INIT=8'h01;
  LUT3 n119_s79 (
    .F(n119_91),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n119_s79.INIT=8'h80;
  LUT2 n120_s79 (
    .F(n120_91),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n120_s79.INIT=4'h8;
  LUT3 n121_s79 (
    .F(n121_91),
    .I0(n117_94),
    .I1(ff_state[5]),
    .I2(ff_state[4]) 
);
defparam n121_s79.INIT=8'h40;
  LUT3 n134_s81 (
    .F(n134_87),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]) 
);
defparam n134_s81.INIT=8'h01;
  LUT4 ff_send_data_23_s5 (
    .F(ff_send_data_23_10),
    .I0(ff_send_data_23_11),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(n117_94) 
);
defparam ff_send_data_23_s5.INIT=16'hA82A;
  LUT2 n129_s81 (
    .F(n129_89),
    .I0(ff_count[6]),
    .I1(ff_count[7]) 
);
defparam n129_s81.INIT=4'h1;
  LUT4 ff_send_data_23_s6 (
    .F(ff_send_data_23_11),
    .I0(ff_count[1]),
    .I1(ff_state[0]),
    .I2(ff_count[0]),
    .I3(ff_send_data_23_12) 
);
defparam ff_send_data_23_s6.INIT=16'h4000;
  LUT4 ff_send_data_23_s7 (
    .F(ff_send_data_23_12),
    .I0(ff_count[2]),
    .I1(ff_count[3]),
    .I2(ff_count[4]),
    .I3(ff_count[5]) 
);
defparam ff_send_data_23_s7.INIT=16'h0001;
  LUT4 n146_s6 (
    .F(n146_10),
    .I0(ff_send_data[23]),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(ff_state[0]) 
);
defparam n146_s6.INIT=16'h1500;
  LUT4 n122_s82 (
    .F(n122_95),
    .I0(ff_state[0]),
    .I1(n117_94),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n122_s82.INIT=16'h4555;
  LUT4 ff_send_data_23_s8 (
    .F(ff_send_data_23_14),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(ff_count[6]),
    .I3(ff_count[7]) 
);
defparam ff_send_data_23_s8.INIT=16'h0001;
  LUT4 n142_s5 (
    .F(n142_9),
    .I0(ff_count[8]),
    .I1(n145_7),
    .I2(ff_count[6]),
    .I3(ff_count[7]) 
);
defparam n142_s5.INIT=16'h0004;
  LUT4 n126_s83 (
    .F(n126_92),
    .I0(ff_count[4]),
    .I1(ff_count[5]),
    .I2(n147_6),
    .I3(ff_send_data_23_14) 
);
defparam n126_s83.INIT=16'h1000;
  LUT4 ff_state_5_s5 (
    .F(ff_state_5_10),
    .I0(n138_6),
    .I1(w_led_wr),
    .I2(n126_92),
    .I3(n142_6) 
);
defparam ff_state_5_s5.INIT=16'hD000;
  LUT3 n337_s2 (
    .F(n337_8),
    .I0(w_led_blue[0]),
    .I1(w_led_wr),
    .I2(n138_6) 
);
defparam n337_s2.INIT=8'h80;
  LUT4 n336_s1 (
    .F(n336_5),
    .I0(w_led_blue[1]),
    .I1(ff_send_data[0]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n336_s1.INIT=16'hACCC;
  LUT4 n335_s1 (
    .F(n335_5),
    .I0(w_led_blue[2]),
    .I1(ff_send_data[1]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n335_s1.INIT=16'hACCC;
  LUT4 n334_s1 (
    .F(n334_5),
    .I0(w_led_blue[3]),
    .I1(ff_send_data[2]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n334_s1.INIT=16'hACCC;
  LUT4 n333_s1 (
    .F(n333_5),
    .I0(w_led_blue[4]),
    .I1(ff_send_data[3]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n333_s1.INIT=16'hACCC;
  LUT4 n332_s1 (
    .F(n332_5),
    .I0(w_led_blue[5]),
    .I1(ff_send_data[4]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n332_s1.INIT=16'hACCC;
  LUT4 n331_s1 (
    .F(n331_5),
    .I0(w_led_blue[6]),
    .I1(ff_send_data[5]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n331_s1.INIT=16'hACCC;
  LUT4 n330_s1 (
    .F(n330_5),
    .I0(w_led_blue[7]),
    .I1(ff_send_data[6]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n330_s1.INIT=16'hACCC;
  LUT4 n329_s1 (
    .F(n329_5),
    .I0(w_led_red[0]),
    .I1(ff_send_data[7]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n329_s1.INIT=16'hACCC;
  LUT4 n328_s1 (
    .F(n328_5),
    .I0(w_led_red[1]),
    .I1(ff_send_data[8]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n328_s1.INIT=16'hACCC;
  LUT4 n327_s1 (
    .F(n327_5),
    .I0(w_led_red[2]),
    .I1(ff_send_data[9]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n327_s1.INIT=16'hACCC;
  LUT4 n326_s1 (
    .F(n326_5),
    .I0(w_led_red[3]),
    .I1(ff_send_data[10]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n326_s1.INIT=16'hACCC;
  LUT4 n325_s1 (
    .F(n325_5),
    .I0(w_led_red[4]),
    .I1(ff_send_data[11]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n325_s1.INIT=16'hACCC;
  LUT4 n324_s1 (
    .F(n324_5),
    .I0(w_led_red[5]),
    .I1(ff_send_data[12]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n324_s1.INIT=16'hACCC;
  LUT4 n323_s1 (
    .F(n323_5),
    .I0(w_led_red[6]),
    .I1(ff_send_data[13]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n323_s1.INIT=16'hACCC;
  LUT4 n322_s1 (
    .F(n322_5),
    .I0(w_led_red[7]),
    .I1(ff_send_data[14]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n322_s1.INIT=16'hACCC;
  LUT4 n321_s1 (
    .F(n321_5),
    .I0(w_led_green[0]),
    .I1(ff_send_data[15]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n321_s1.INIT=16'hACCC;
  LUT4 n320_s1 (
    .F(n320_5),
    .I0(w_led_green[1]),
    .I1(ff_send_data[16]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n320_s1.INIT=16'hACCC;
  LUT4 n319_s1 (
    .F(n319_5),
    .I0(w_led_green[2]),
    .I1(ff_send_data[17]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n319_s1.INIT=16'hACCC;
  LUT4 n318_s1 (
    .F(n318_5),
    .I0(w_led_green[3]),
    .I1(ff_send_data[18]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n318_s1.INIT=16'hACCC;
  LUT4 n317_s1 (
    .F(n317_5),
    .I0(w_led_green[4]),
    .I1(ff_send_data[19]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n317_s1.INIT=16'hACCC;
  LUT4 n316_s1 (
    .F(n316_5),
    .I0(w_led_green[5]),
    .I1(ff_send_data[20]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n316_s1.INIT=16'hACCC;
  LUT4 n315_s1 (
    .F(n315_5),
    .I0(w_led_green[6]),
    .I1(ff_send_data[21]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n315_s1.INIT=16'hACCC;
  LUT4 n314_s2 (
    .F(n314_6),
    .I0(w_led_green[7]),
    .I1(ff_send_data[22]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n314_s2.INIT=16'hACCC;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n117_92),
    .CLK(w_video_clk),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n118_90),
    .CLK(w_video_clk),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n119_90),
    .CLK(w_video_clk),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n120_90),
    .CLK(w_video_clk),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n121_90),
    .CLK(w_video_clk),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n122_95),
    .CLK(w_video_clk),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n123_82),
    .CLK(w_video_clk),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n126_89),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n127_88),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_10_s1.INIT=1'b0;
  DFFCE ff_count_8_s1 (
    .Q(ff_count[8]),
    .D(n129_88),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s1.INIT=1'b0;
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n130_88),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_7_s1.INIT=1'b0;
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n134_86),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_3_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n136_85),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_23_s1 (
    .Q(ff_send_data[23]),
    .D(n314_6),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s1.INIT=1'b0;
  DFFCE ff_send_data_22_s1 (
    .Q(ff_send_data[22]),
    .D(n315_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n316_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n317_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_19_s1 (
    .Q(ff_send_data[19]),
    .D(n318_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s1.INIT=1'b0;
  DFFCE ff_send_data_18_s1 (
    .Q(ff_send_data[18]),
    .D(n319_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s1.INIT=1'b0;
  DFFCE ff_send_data_17_s1 (
    .Q(ff_send_data[17]),
    .D(n320_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s1.INIT=1'b0;
  DFFCE ff_send_data_16_s1 (
    .Q(ff_send_data[16]),
    .D(n321_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s1.INIT=1'b0;
  DFFCE ff_send_data_15_s1 (
    .Q(ff_send_data[15]),
    .D(n322_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s1.INIT=1'b0;
  DFFCE ff_send_data_14_s1 (
    .Q(ff_send_data[14]),
    .D(n323_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n324_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_12_s1 (
    .Q(ff_send_data[12]),
    .D(n325_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s1.INIT=1'b0;
  DFFCE ff_send_data_11_s1 (
    .Q(ff_send_data[11]),
    .D(n326_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s1.INIT=1'b0;
  DFFCE ff_send_data_10_s1 (
    .Q(ff_send_data[10]),
    .D(n327_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s1.INIT=1'b0;
  DFFCE ff_send_data_9_s1 (
    .Q(ff_send_data[9]),
    .D(n328_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s1.INIT=1'b0;
  DFFCE ff_send_data_8_s1 (
    .Q(ff_send_data[8]),
    .D(n329_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s1.INIT=1'b0;
  DFFCE ff_send_data_7_s1 (
    .Q(ff_send_data[7]),
    .D(n330_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFCE ff_send_data_6_s1 (
    .Q(ff_send_data[6]),
    .D(n331_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n332_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_send_data_4_s1 (
    .Q(ff_send_data[4]),
    .D(n333_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_4_s1.INIT=1'b0;
  DFFCE ff_send_data_3_s1 (
    .Q(ff_send_data[3]),
    .D(n334_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_3_s1.INIT=1'b0;
  DFFCE ff_send_data_2_s1 (
    .Q(ff_send_data[2]),
    .D(n335_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_2_s1.INIT=1'b0;
  DFFCE ff_send_data_1_s1 (
    .Q(ff_send_data[1]),
    .D(n336_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_1_s1.INIT=1'b0;
  DFFCE ff_send_data_0_s1 (
    .Q(ff_send_data[0]),
    .D(n337_8),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_0_s1.INIT=1'b0;
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n138_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n139_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n142_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n145_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n146_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n147_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n149_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n151_6),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module vdp_color_bus (
  w_video_clk,
  n36_6,
  w_vdp_enable,
  n520_4,
  n1018_6,
  w_vram_addr_set_req,
  n73_7,
  w_vram_rd_req,
  w_vram_write_req,
  n225_9,
  n251_21,
  w_read_color_address_9_5,
  reg_r25_cmd_Z,
  ff_dx_tmp_9_12,
  n1786_7,
  ff_state_0_15,
  ff_prewindow_x,
  w_prewindow_y_sp,
  w_sp_vram_accessing,
  ff_local_dot_counter_x_8_7,
  w_prewindow_y,
  reg_r1_disp_on_Z,
  ff_tx_vram_read_en2,
  ff_tx_vram_read_en,
  n226_13,
  n1234_12,
  n2386_8,
  n1208_4,
  n1211_4,
  ff_rdata,
  w_vram_address_cpu,
  w_vdpcmd_vram_wdata,
  w_vram_wdata_cpu,
  w_dot_state,
  reg_r0_disp_mode,
  w_vdpcmd_vram_address_0,
  w_vdpcmd_vram_address_1,
  w_vdpcmd_vram_address_2,
  w_vdpcmd_vram_address_3,
  w_vdpcmd_vram_address_4,
  w_vdpcmd_vram_address_5,
  w_vdpcmd_vram_address_6,
  w_vdpcmd_vram_address_7,
  w_vdpcmd_vram_address_8,
  w_vdpcmd_vram_address_9,
  w_vdpcmd_vram_address_10,
  w_vdpcmd_vram_address_11,
  w_vdpcmd_vram_address_12,
  w_vdpcmd_vram_address_13,
  w_vdpcmd_vram_address_14,
  w_vdpcmd_vram_address_16,
  ff_wait_cnt,
  reg_r1_disp_mode,
  w_vram_address_text12_0,
  w_vram_address_text12_1,
  w_vram_address_text12_2,
  w_vram_address_text12_3,
  w_vram_address_text12_4,
  w_vram_address_text12_5,
  w_vram_address_text12_6,
  w_vram_address_text12_7,
  w_vram_address_text12_8,
  w_vram_address_text12_9,
  w_vram_address_text12_10,
  w_vram_address_text12_11,
  w_vram_address_text12_12,
  w_vram_address_text12_13,
  w_vram_address_text12_16,
  ff_preread_address_0,
  ff_preread_address_1,
  ff_preread_address_2,
  ff_preread_address_3,
  ff_preread_address_4,
  ff_preread_address_5,
  ff_preread_address_6,
  ff_preread_address_7,
  ff_preread_address_8,
  ff_preread_address_9,
  ff_preread_address_10,
  ff_preread_address_11,
  ff_preread_address_12,
  ff_preread_address_13,
  ff_preread_address_14,
  ff_preread_address_16,
  ff_y_test_address_2,
  ff_y_test_address_3,
  ff_y_test_address_4,
  ff_y_test_address_5,
  ff_y_test_address_6,
  ff_y_test_address_7,
  ff_y_test_address_8,
  ff_y_test_address_9,
  ff_y_test_address_10,
  ff_y_test_address_11,
  ff_y_test_address_12,
  ff_y_test_address_13,
  ff_y_test_address_14,
  ff_y_test_address_16,
  w_eight_dot_state,
  w_vram_address_graphic123m_0,
  w_vram_address_graphic123m_1,
  w_vram_address_graphic123m_2,
  w_vram_address_graphic123m_3,
  w_vram_address_graphic123m_4,
  w_vram_address_graphic123m_5,
  w_vram_address_graphic123m_6,
  w_vram_address_graphic123m_7,
  w_vram_address_graphic123m_8,
  w_vram_address_graphic123m_9,
  w_vram_address_graphic123m_10,
  w_vram_address_graphic123m_11,
  w_vram_address_graphic123m_12,
  w_vram_address_graphic123m_13,
  w_vram_address_graphic123m_16,
  w_vram_address_graphic4567_0,
  w_vram_address_graphic4567_1,
  w_vram_address_graphic4567_2,
  w_vram_address_graphic4567_3,
  w_vram_address_graphic4567_4,
  w_vram_address_graphic4567_5,
  w_vram_address_graphic4567_6,
  w_vram_address_graphic4567_7,
  w_vram_address_graphic4567_8,
  w_vram_address_graphic4567_9,
  w_vram_address_graphic4567_10,
  w_vram_address_graphic4567_11,
  w_vram_address_graphic4567_12,
  w_vram_address_graphic4567_13,
  w_vram_address_graphic4567_16,
  ff_main_state,
  w_dram_oe_n,
  w_dram_we_n,
  w_vdp_command_drive,
  n494_25,
  n272_9,
  n756_11,
  n781_23,
  w_vdpcmd_vram_read_ack,
  w_vram_write_ack,
  w_vdpcmd_vram_write_ack,
  n914_15,
  n1411_7,
  n918_10,
  n915_10,
  w_vdpcmd_vram_rdata,
  ff_dram_address,
  w_dram_address,
  w_dram_wdata,
  w_vram_data_Z
)
;
input w_video_clk;
input n36_6;
input w_vdp_enable;
input n520_4;
input n1018_6;
input w_vram_addr_set_req;
input n73_7;
input w_vram_rd_req;
input w_vram_write_req;
input n225_9;
input n251_21;
input w_read_color_address_9_5;
input reg_r25_cmd_Z;
input ff_dx_tmp_9_12;
input n1786_7;
input ff_state_0_15;
input ff_prewindow_x;
input w_prewindow_y_sp;
input w_sp_vram_accessing;
input ff_local_dot_counter_x_8_7;
input w_prewindow_y;
input reg_r1_disp_on_Z;
input ff_tx_vram_read_en2;
input ff_tx_vram_read_en;
input n226_13;
input n1234_12;
input n2386_8;
input n1208_4;
input n1211_4;
input [15:0] ff_rdata;
input [16:0] w_vram_address_cpu;
input [7:0] w_vdpcmd_vram_wdata;
input [7:0] w_vram_wdata_cpu;
input [1:0] w_dot_state;
input [3:1] reg_r0_disp_mode;
input w_vdpcmd_vram_address_0;
input w_vdpcmd_vram_address_1;
input w_vdpcmd_vram_address_2;
input w_vdpcmd_vram_address_3;
input w_vdpcmd_vram_address_4;
input w_vdpcmd_vram_address_5;
input w_vdpcmd_vram_address_6;
input w_vdpcmd_vram_address_7;
input w_vdpcmd_vram_address_8;
input w_vdpcmd_vram_address_9;
input w_vdpcmd_vram_address_10;
input w_vdpcmd_vram_address_11;
input w_vdpcmd_vram_address_12;
input w_vdpcmd_vram_address_13;
input w_vdpcmd_vram_address_14;
input w_vdpcmd_vram_address_16;
input [15:15] ff_wait_cnt;
input [1:0] reg_r1_disp_mode;
input w_vram_address_text12_0;
input w_vram_address_text12_1;
input w_vram_address_text12_2;
input w_vram_address_text12_3;
input w_vram_address_text12_4;
input w_vram_address_text12_5;
input w_vram_address_text12_6;
input w_vram_address_text12_7;
input w_vram_address_text12_8;
input w_vram_address_text12_9;
input w_vram_address_text12_10;
input w_vram_address_text12_11;
input w_vram_address_text12_12;
input w_vram_address_text12_13;
input w_vram_address_text12_16;
input ff_preread_address_0;
input ff_preread_address_1;
input ff_preread_address_2;
input ff_preread_address_3;
input ff_preread_address_4;
input ff_preread_address_5;
input ff_preread_address_6;
input ff_preread_address_7;
input ff_preread_address_8;
input ff_preread_address_9;
input ff_preread_address_10;
input ff_preread_address_11;
input ff_preread_address_12;
input ff_preread_address_13;
input ff_preread_address_14;
input ff_preread_address_16;
input ff_y_test_address_2;
input ff_y_test_address_3;
input ff_y_test_address_4;
input ff_y_test_address_5;
input ff_y_test_address_6;
input ff_y_test_address_7;
input ff_y_test_address_8;
input ff_y_test_address_9;
input ff_y_test_address_10;
input ff_y_test_address_11;
input ff_y_test_address_12;
input ff_y_test_address_13;
input ff_y_test_address_14;
input ff_y_test_address_16;
input [2:0] w_eight_dot_state;
input w_vram_address_graphic123m_0;
input w_vram_address_graphic123m_1;
input w_vram_address_graphic123m_2;
input w_vram_address_graphic123m_3;
input w_vram_address_graphic123m_4;
input w_vram_address_graphic123m_5;
input w_vram_address_graphic123m_6;
input w_vram_address_graphic123m_7;
input w_vram_address_graphic123m_8;
input w_vram_address_graphic123m_9;
input w_vram_address_graphic123m_10;
input w_vram_address_graphic123m_11;
input w_vram_address_graphic123m_12;
input w_vram_address_graphic123m_13;
input w_vram_address_graphic123m_16;
input w_vram_address_graphic4567_0;
input w_vram_address_graphic4567_1;
input w_vram_address_graphic4567_2;
input w_vram_address_graphic4567_3;
input w_vram_address_graphic4567_4;
input w_vram_address_graphic4567_5;
input w_vram_address_graphic4567_6;
input w_vram_address_graphic4567_7;
input w_vram_address_graphic4567_8;
input w_vram_address_graphic4567_9;
input w_vram_address_graphic4567_10;
input w_vram_address_graphic4567_11;
input w_vram_address_graphic4567_12;
input w_vram_address_graphic4567_13;
input w_vram_address_graphic4567_16;
input [1:0] ff_main_state;
output w_dram_oe_n;
output w_dram_we_n;
output w_vdp_command_drive;
output n494_25;
output n272_9;
output n756_11;
output n781_23;
output w_vdpcmd_vram_read_ack;
output w_vram_write_ack;
output w_vdpcmd_vram_write_ack;
output n914_15;
output n1411_7;
output n918_10;
output n915_10;
output [7:0] w_vdpcmd_vram_rdata;
output [16:16] ff_dram_address;
output [13:0] w_dram_address;
output [7:0] w_dram_wdata;
output [7:0] w_vram_data_Z;
wire n753_6;
wire n754_4;
wire n755_4;
wire n756_4;
wire n757_4;
wire n758_4;
wire n759_4;
wire n760_4;
wire n761_4;
wire n762_4;
wire n763_4;
wire n764_4;
wire n765_4;
wire n766_4;
wire n781_5;
wire n784_5;
wire n785_5;
wire n786_5;
wire n787_5;
wire n788_5;
wire n789_5;
wire n790_5;
wire n791_5;
wire n792_5;
wire n793_5;
wire n794_5;
wire n795_5;
wire n796_5;
wire n797_5;
wire n798_3;
wire n799_3;
wire n800_3;
wire n815_3;
wire n816_3;
wire n817_3;
wire n818_3;
wire n819_3;
wire n820_3;
wire n821_3;
wire n822_3;
wire n1413_3;
wire ff_vram_access_address_16_6;
wire ff_vram_access_address_13_6;
wire ff_dram_address_16_7;
wire n753_7;
wire n753_8;
wire n754_5;
wire n755_5;
wire n755_6;
wire n756_6;
wire n756_7;
wire n757_5;
wire n758_5;
wire n759_5;
wire n759_6;
wire n760_5;
wire n761_6;
wire n762_5;
wire n762_6;
wire n763_5;
wire n764_5;
wire n764_6;
wire n765_5;
wire n766_5;
wire n781_6;
wire n781_7;
wire n784_6;
wire n784_7;
wire n784_8;
wire n785_6;
wire n785_7;
wire n785_8;
wire n786_6;
wire n786_7;
wire n786_8;
wire n787_6;
wire n787_7;
wire n787_8;
wire n788_6;
wire n788_7;
wire n789_6;
wire n789_7;
wire n790_6;
wire n790_7;
wire n791_6;
wire n791_7;
wire n792_6;
wire n792_7;
wire n793_6;
wire n793_7;
wire n794_6;
wire n794_7;
wire n795_6;
wire n795_7;
wire n796_6;
wire n796_7;
wire n796_8;
wire n797_6;
wire n797_7;
wire n797_8;
wire n798_4;
wire n798_5;
wire n799_4;
wire n799_5;
wire n800_4;
wire n815_4;
wire n1372_4;
wire n1413_4;
wire n1473_4;
wire ff_vram_access_address_16_7;
wire ff_dram_address_16_8;
wire ff_dram_address_16_9;
wire n272_6;
wire n272_7;
wire n753_11;
wire n753_13;
wire n754_6;
wire n755_8;
wire n756_8;
wire n756_9;
wire n757_6;
wire n757_7;
wire n758_6;
wire n758_7;
wire n758_8;
wire n759_7;
wire n760_6;
wire n760_8;
wire n761_8;
wire n762_7;
wire n763_6;
wire n763_7;
wire n764_7;
wire n764_8;
wire n764_9;
wire n765_6;
wire n781_8;
wire n781_9;
wire n781_10;
wire n781_11;
wire n781_13;
wire n784_10;
wire n784_12;
wire n785_10;
wire n785_11;
wire n786_10;
wire n786_12;
wire n787_10;
wire n787_11;
wire n788_8;
wire n788_9;
wire n788_10;
wire n788_12;
wire n789_8;
wire n789_9;
wire n789_10;
wire n789_12;
wire n790_8;
wire n790_9;
wire n790_10;
wire n790_11;
wire n791_8;
wire n791_9;
wire n791_10;
wire n791_11;
wire n791_12;
wire n792_8;
wire n792_9;
wire n792_10;
wire n792_11;
wire n793_8;
wire n793_9;
wire n793_10;
wire n793_11;
wire n794_8;
wire n794_9;
wire n794_10;
wire n794_11;
wire n794_12;
wire n795_8;
wire n795_9;
wire n795_10;
wire n795_11;
wire n795_12;
wire n796_10;
wire n796_11;
wire n797_10;
wire n797_11;
wire n798_6;
wire n798_7;
wire n798_9;
wire n799_7;
wire n800_5;
wire n1372_5;
wire n1372_6;
wire n272_10;
wire n272_11;
wire n272_12;
wire n753_14;
wire n753_15;
wire n757_8;
wire n761_9;
wire n781_15;
wire n781_16;
wire n784_14;
wire n785_13;
wire n786_14;
wire n787_13;
wire ff_dram_address_16_11;
wire n272_13;
wire ff_dram_address_16_13;
wire n753_17;
wire n760_10;
wire n761_11;
wire n272_15;
wire n272_17;
wire n823_8;
wire n799_9;
wire n798_11;
wire n789_16;
wire n788_17;
wire n786_16;
wire n784_16;
wire n761_13;
wire n755_10;
wire n753_19;
wire n797_14;
wire n796_14;
wire n795_16;
wire n794_16;
wire n793_15;
wire n792_15;
wire n791_16;
wire n790_15;
wire n789_18;
wire n788_19;
wire n787_15;
wire n786_18;
wire n785_15;
wire n784_18;
wire n781_21;
wire n797_16;
wire n796_16;
wire n787_17;
wire n786_20;
wire n785_17;
wire n784_20;
wire n795_18;
wire n794_18;
wire n793_17;
wire n792_17;
wire n791_18;
wire n790_17;
wire n789_20;
wire n788_21;
wire n788_23;
wire n918_7;
wire n1160_8;
wire n915_7;
wire n1372_8;
wire n914_12;
wire n272_19;
wire n753_21;
wire n824_9;
wire n272_21;
wire ff_vdpcmd_vram_reading_req;
wire w_vram_rd_ack;
wire w_vram_addr_set_ack;
wire [16:0] ff_vram_access_address;
wire VCC;
wire GND;
  LUT3 w_vram_data_Z_7_s (
    .F(w_vram_data_Z[7]),
    .I0(ff_rdata[15]),
    .I1(ff_rdata[7]),
    .I2(ff_dram_address[16]) 
);
defparam w_vram_data_Z_7_s.INIT=8'hAC;
  LUT3 w_vram_data_Z_6_s (
    .F(w_vram_data_Z[6]),
    .I0(ff_rdata[6]),
    .I1(ff_rdata[14]),
    .I2(ff_dram_address[16]) 
);
defparam w_vram_data_Z_6_s.INIT=8'hCA;
  LUT3 w_vram_data_Z_5_s (
    .F(w_vram_data_Z[5]),
    .I0(ff_rdata[5]),
    .I1(ff_rdata[13]),
    .I2(ff_dram_address[16]) 
);
defparam w_vram_data_Z_5_s.INIT=8'hCA;
  LUT3 w_vram_data_Z_4_s (
    .F(w_vram_data_Z[4]),
    .I0(ff_rdata[4]),
    .I1(ff_rdata[12]),
    .I2(ff_dram_address[16]) 
);
defparam w_vram_data_Z_4_s.INIT=8'hCA;
  LUT3 w_vram_data_Z_3_s (
    .F(w_vram_data_Z[3]),
    .I0(ff_rdata[3]),
    .I1(ff_rdata[11]),
    .I2(ff_dram_address[16]) 
);
defparam w_vram_data_Z_3_s.INIT=8'hCA;
  LUT3 w_vram_data_Z_2_s (
    .F(w_vram_data_Z[2]),
    .I0(ff_rdata[2]),
    .I1(ff_rdata[10]),
    .I2(ff_dram_address[16]) 
);
defparam w_vram_data_Z_2_s.INIT=8'hCA;
  LUT3 w_vram_data_Z_1_s (
    .F(w_vram_data_Z[1]),
    .I0(ff_rdata[1]),
    .I1(ff_rdata[9]),
    .I2(ff_dram_address[16]) 
);
defparam w_vram_data_Z_1_s.INIT=8'hCA;
  LUT3 w_vram_data_Z_0_s (
    .F(w_vram_data_Z[0]),
    .I0(ff_rdata[0]),
    .I1(ff_rdata[8]),
    .I2(ff_dram_address[16]) 
);
defparam w_vram_data_Z_0_s.INIT=8'hCA;
  LUT4 n753_s3 (
    .F(n753_6),
    .I0(n753_7),
    .I1(w_vram_address_cpu[13]),
    .I2(n753_8),
    .I3(n753_21) 
);
defparam n753_s3.INIT=16'h050C;
  LUT3 n754_s1 (
    .F(n754_4),
    .I0(n754_5),
    .I1(w_vram_address_cpu[12]),
    .I2(n753_21) 
);
defparam n754_s1.INIT=8'h5C;
  LUT4 n755_s1 (
    .F(n755_4),
    .I0(w_vram_address_cpu[11]),
    .I1(n755_5),
    .I2(n755_6),
    .I3(n753_21) 
);
defparam n755_s1.INIT=16'hFCFA;
  LUT4 n756_s1 (
    .F(n756_4),
    .I0(n756_11),
    .I1(n756_6),
    .I2(ff_vram_access_address[10]),
    .I3(n756_7) 
);
defparam n756_s1.INIT=16'h7D00;
  LUT3 n757_s1 (
    .F(n757_4),
    .I0(n757_5),
    .I1(w_vram_address_cpu[9]),
    .I2(n753_21) 
);
defparam n757_s1.INIT=8'h5C;
  LUT3 n758_s1 (
    .F(n758_4),
    .I0(w_vram_address_cpu[8]),
    .I1(n758_5),
    .I2(n753_21) 
);
defparam n758_s1.INIT=8'hCA;
  LUT4 n759_s1 (
    .F(n759_4),
    .I0(n756_11),
    .I1(ff_vram_access_address[7]),
    .I2(n759_5),
    .I3(n759_6) 
);
defparam n759_s1.INIT=16'h7D00;
  LUT3 n760_s1 (
    .F(n760_4),
    .I0(n760_5),
    .I1(w_vram_address_cpu[6]),
    .I2(n753_21) 
);
defparam n760_s1.INIT=8'h5C;
  LUT4 n761_s1 (
    .F(n761_4),
    .I0(w_vram_address_cpu[5]),
    .I1(n761_11),
    .I2(n761_6),
    .I3(n753_21) 
);
defparam n761_s1.INIT=16'h030A;
  LUT4 n762_s1 (
    .F(n762_4),
    .I0(n756_11),
    .I1(ff_vram_access_address[4]),
    .I2(n762_5),
    .I3(n762_6) 
);
defparam n762_s1.INIT=16'h7D00;
  LUT3 n763_s1 (
    .F(n763_4),
    .I0(n763_5),
    .I1(w_vram_address_cpu[3]),
    .I2(n753_21) 
);
defparam n763_s1.INIT=8'h5C;
  LUT4 n764_s1 (
    .F(n764_4),
    .I0(n764_5),
    .I1(n764_6),
    .I2(w_vram_address_cpu[2]),
    .I3(n753_21) 
);
defparam n764_s1.INIT=16'hEEF0;
  LUT4 n765_s1 (
    .F(n765_4),
    .I0(n765_5),
    .I1(ff_vram_access_address[0]),
    .I2(ff_vram_access_address[1]),
    .I3(n756_11) 
);
defparam n765_s1.INIT=16'h7D55;
  LUT3 n766_s1 (
    .F(n766_4),
    .I0(w_vram_address_cpu[0]),
    .I1(n766_5),
    .I2(n753_21) 
);
defparam n766_s1.INIT=8'hCA;
  LUT3 n781_s2 (
    .F(n781_5),
    .I0(n781_6),
    .I1(n781_7),
    .I2(n753_21) 
);
defparam n781_s2.INIT=8'h3A;
  LUT4 n784_s2 (
    .F(n784_5),
    .I0(n784_6),
    .I1(n784_7),
    .I2(n784_8),
    .I3(n753_21) 
);
defparam n784_s2.INIT=16'h0FEE;
  LUT4 n785_s2 (
    .F(n785_5),
    .I0(n785_6),
    .I1(n785_7),
    .I2(n785_8),
    .I3(n753_21) 
);
defparam n785_s2.INIT=16'hF0EE;
  LUT4 n786_s2 (
    .F(n786_5),
    .I0(n786_6),
    .I1(n786_7),
    .I2(n786_8),
    .I3(n753_21) 
);
defparam n786_s2.INIT=16'hF0EE;
  LUT4 n787_s2 (
    .F(n787_5),
    .I0(n787_6),
    .I1(n787_7),
    .I2(n787_8),
    .I3(n753_21) 
);
defparam n787_s2.INIT=16'h0FEE;
  LUT3 n788_s2 (
    .F(n788_5),
    .I0(n788_6),
    .I1(n788_7),
    .I2(n753_21) 
);
defparam n788_s2.INIT=8'hCA;
  LUT3 n789_s2 (
    .F(n789_5),
    .I0(n789_6),
    .I1(n789_7),
    .I2(n753_21) 
);
defparam n789_s2.INIT=8'h3A;
  LUT3 n790_s2 (
    .F(n790_5),
    .I0(n790_6),
    .I1(n790_7),
    .I2(n753_21) 
);
defparam n790_s2.INIT=8'hCA;
  LUT3 n791_s2 (
    .F(n791_5),
    .I0(n791_6),
    .I1(n791_7),
    .I2(n753_21) 
);
defparam n791_s2.INIT=8'h3A;
  LUT3 n792_s2 (
    .F(n792_5),
    .I0(n792_6),
    .I1(n792_7),
    .I2(n753_21) 
);
defparam n792_s2.INIT=8'h3A;
  LUT3 n793_s2 (
    .F(n793_5),
    .I0(n793_6),
    .I1(n793_7),
    .I2(n753_21) 
);
defparam n793_s2.INIT=8'h3A;
  LUT3 n794_s2 (
    .F(n794_5),
    .I0(n794_6),
    .I1(n794_7),
    .I2(n753_21) 
);
defparam n794_s2.INIT=8'hCA;
  LUT3 n795_s2 (
    .F(n795_5),
    .I0(n795_6),
    .I1(n795_7),
    .I2(n753_21) 
);
defparam n795_s2.INIT=8'h3A;
  LUT4 n796_s2 (
    .F(n796_5),
    .I0(n796_6),
    .I1(n796_7),
    .I2(n796_8),
    .I3(n753_21) 
);
defparam n796_s2.INIT=16'h0FEE;
  LUT4 n797_s2 (
    .F(n797_5),
    .I0(n797_6),
    .I1(n797_7),
    .I2(n797_8),
    .I3(n753_21) 
);
defparam n797_s2.INIT=16'h0FEE;
  LUT4 n798_s0 (
    .F(n798_3),
    .I0(n798_4),
    .I1(w_vram_address_cpu[16]),
    .I2(n798_5),
    .I3(n753_21) 
);
defparam n798_s0.INIT=16'h050C;
  LUT4 n799_s0 (
    .F(n799_3),
    .I0(n799_4),
    .I1(w_vram_address_cpu[15]),
    .I2(n799_5),
    .I3(n753_21) 
);
defparam n799_s0.INIT=16'hFAFC;
  LUT3 n800_s0 (
    .F(n800_3),
    .I0(n800_4),
    .I1(w_vram_address_cpu[14]),
    .I2(n753_21) 
);
defparam n800_s0.INIT=8'h5C;
  LUT4 n815_s0 (
    .F(n815_3),
    .I0(w_vdpcmd_vram_wdata[7]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[7]),
    .I3(n756_11) 
);
defparam n815_s0.INIT=16'hF888;
  LUT4 n816_s0 (
    .F(n816_3),
    .I0(w_vdpcmd_vram_wdata[6]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[6]),
    .I3(n756_11) 
);
defparam n816_s0.INIT=16'hF888;
  LUT4 n817_s0 (
    .F(n817_3),
    .I0(w_vdpcmd_vram_wdata[5]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[5]),
    .I3(n756_11) 
);
defparam n817_s0.INIT=16'hF888;
  LUT4 n818_s0 (
    .F(n818_3),
    .I0(w_vdpcmd_vram_wdata[4]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[4]),
    .I3(n756_11) 
);
defparam n818_s0.INIT=16'hF888;
  LUT4 n819_s0 (
    .F(n819_3),
    .I0(w_vdpcmd_vram_wdata[3]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[3]),
    .I3(n756_11) 
);
defparam n819_s0.INIT=16'hF888;
  LUT4 n820_s0 (
    .F(n820_3),
    .I0(w_vdpcmd_vram_wdata[2]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[2]),
    .I3(n756_11) 
);
defparam n820_s0.INIT=16'hF888;
  LUT4 n821_s0 (
    .F(n821_3),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[1]),
    .I3(n756_11) 
);
defparam n821_s0.INIT=16'hF888;
  LUT4 n822_s0 (
    .F(n822_3),
    .I0(w_vdpcmd_vram_wdata[0]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[0]),
    .I3(n756_11) 
);
defparam n822_s0.INIT=16'hF888;
  LUT4 n1413_s0 (
    .F(n1413_3),
    .I0(n1372_4),
    .I1(n272_19),
    .I2(w_vdp_enable),
    .I3(n1413_4) 
);
defparam n1413_s0.INIT=16'h4000;
  LUT2 n494_s21 (
    .F(n494_25),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]) 
);
defparam n494_s21.INIT=4'hB;
  LUT4 ff_vram_access_address_16_s2 (
    .F(ff_vram_access_address_16_6),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[3]),
    .I2(ff_vram_access_address_16_7),
    .I3(ff_vram_access_address_13_6) 
);
defparam ff_vram_access_address_16_s2.INIT=16'hEF00;
  LUT4 ff_vram_access_address_13_s2 (
    .F(ff_vram_access_address_13_6),
    .I0(n1473_4),
    .I1(n520_4),
    .I2(w_vdp_enable),
    .I3(n753_21) 
);
defparam ff_vram_access_address_13_s2.INIT=16'hF444;
  LUT3 ff_dram_address_16_s3 (
    .F(ff_dram_address_16_7),
    .I0(ff_dram_address_16_8),
    .I1(ff_dram_address_16_9),
    .I2(n1018_6) 
);
defparam ff_dram_address_16_s3.INIT=8'hB0;
  LUT4 n753_s4 (
    .F(n753_7),
    .I0(n753_17),
    .I1(n753_11),
    .I2(n753_19),
    .I3(n1372_4) 
);
defparam n753_s4.INIT=16'h7800;
  LUT4 n753_s5 (
    .F(n753_8),
    .I0(ff_vram_access_address[12]),
    .I1(n753_13),
    .I2(ff_vram_access_address[13]),
    .I3(n756_11) 
);
defparam n753_s5.INIT=16'h8700;
  LUT4 n754_s2 (
    .F(n754_5),
    .I0(n754_6),
    .I1(ff_vram_access_address[12]),
    .I2(n753_13),
    .I3(n1372_4) 
);
defparam n754_s2.INIT=16'h55C3;
  LUT3 n755_s2 (
    .F(n755_5),
    .I0(n755_10),
    .I1(n753_17),
    .I2(n1372_4) 
);
defparam n755_s2.INIT=8'h90;
  LUT4 n755_s3 (
    .F(n755_6),
    .I0(n755_8),
    .I1(n759_5),
    .I2(ff_vram_access_address[11]),
    .I3(n756_11) 
);
defparam n755_s3.INIT=16'h7800;
  LUT4 n756_s3 (
    .F(n756_6),
    .I0(ff_vram_access_address[9]),
    .I1(ff_vram_access_address[8]),
    .I2(ff_vram_access_address[7]),
    .I3(n759_5) 
);
defparam n756_s3.INIT=16'h8000;
  LUT4 n756_s4 (
    .F(n756_7),
    .I0(n756_9),
    .I1(n1372_4),
    .I2(w_vram_address_cpu[10]),
    .I3(n753_21) 
);
defparam n756_s4.INIT=16'hBBF0;
  LUT4 n757_s2 (
    .F(n757_5),
    .I0(n757_6),
    .I1(n757_7),
    .I2(ff_vram_access_address[9]),
    .I3(n1372_4) 
);
defparam n757_s2.INIT=16'hAAC3;
  LUT4 n758_s2 (
    .F(n758_5),
    .I0(n758_6),
    .I1(n758_7),
    .I2(n758_8),
    .I3(n1372_4) 
);
defparam n758_s2.INIT=16'hC355;
  LUT4 n759_s2 (
    .F(n759_5),
    .I0(ff_vram_access_address[6]),
    .I1(ff_vram_access_address[5]),
    .I2(ff_vram_access_address[4]),
    .I3(n762_5) 
);
defparam n759_s2.INIT=16'h8000;
  LUT4 n759_s3 (
    .F(n759_6),
    .I0(n759_7),
    .I1(n1372_4),
    .I2(w_vram_address_cpu[7]),
    .I3(n753_21) 
);
defparam n759_s3.INIT=16'h77F0;
  LUT4 n760_s2 (
    .F(n760_5),
    .I0(n760_6),
    .I1(n760_10),
    .I2(n760_8),
    .I3(n1372_4) 
);
defparam n760_s2.INIT=16'h3CAA;
  LUT4 n761_s3 (
    .F(n761_6),
    .I0(ff_vram_access_address[4]),
    .I1(n762_5),
    .I2(ff_vram_access_address[5]),
    .I3(n756_11) 
);
defparam n761_s3.INIT=16'h8700;
  LUT4 n762_s2 (
    .F(n762_5),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[3]),
    .I2(ff_vram_access_address[2]),
    .I3(ff_vram_access_address[1]) 
);
defparam n762_s2.INIT=16'h8000;
  LUT4 n762_s3 (
    .F(n762_6),
    .I0(n762_7),
    .I1(n1372_4),
    .I2(w_vram_address_cpu[4]),
    .I3(n753_21) 
);
defparam n762_s3.INIT=16'hBBF0;
  LUT4 n763_s2 (
    .F(n763_5),
    .I0(n763_6),
    .I1(n763_7),
    .I2(ff_vram_access_address[3]),
    .I3(n1372_4) 
);
defparam n763_s2.INIT=16'hAAC3;
  LUT4 n764_s2 (
    .F(n764_5),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[1]),
    .I2(n1372_4),
    .I3(ff_vram_access_address[2]) 
);
defparam n764_s2.INIT=16'h0708;
  LUT4 n764_s3 (
    .F(n764_6),
    .I0(n764_7),
    .I1(n764_8),
    .I2(n764_9),
    .I3(n1372_4) 
);
defparam n764_s3.INIT=16'h1E00;
  LUT4 n765_s2 (
    .F(n765_5),
    .I0(n765_6),
    .I1(n1372_4),
    .I2(w_vram_address_cpu[1]),
    .I3(n753_21) 
);
defparam n765_s2.INIT=16'hBB0F;
  LUT3 n766_s2 (
    .F(n766_5),
    .I0(n764_7),
    .I1(ff_vram_access_address[0]),
    .I2(n1372_4) 
);
defparam n766_s2.INIT=8'hA3;
  LUT4 n781_s3 (
    .F(n781_6),
    .I0(n781_8),
    .I1(n781_9),
    .I2(n781_10),
    .I3(n781_11) 
);
defparam n781_s3.INIT=16'hF0EE;
  LUT4 n781_s4 (
    .F(n781_7),
    .I0(ff_vram_access_address[0]),
    .I1(n764_7),
    .I2(n781_23),
    .I3(n781_13) 
);
defparam n781_s4.INIT=16'h5FC0;
  LUT4 n784_s3 (
    .F(n784_6),
    .I0(n784_20),
    .I1(n784_10),
    .I2(n781_11),
    .I3(n272_17) 
);
defparam n784_s3.INIT=16'h0C05;
  LUT4 n784_s4 (
    .F(n784_7),
    .I0(w_vdpcmd_vram_address_14),
    .I1(w_vdpcmd_vram_address_13),
    .I2(n781_23),
    .I3(n781_11) 
);
defparam n784_s4.INIT=16'hAC00;
  LUT4 n784_s5 (
    .F(n784_8),
    .I0(n784_16),
    .I1(ff_vram_access_address[14]),
    .I2(n781_23),
    .I3(n784_12) 
);
defparam n784_s5.INIT=16'h30AF;
  LUT4 n785_s3 (
    .F(n785_6),
    .I0(n785_17),
    .I1(n785_10),
    .I2(n781_11),
    .I3(n272_17) 
);
defparam n785_s3.INIT=16'h0305;
  LUT4 n785_s4 (
    .F(n785_7),
    .I0(w_vdpcmd_vram_address_12),
    .I1(w_vdpcmd_vram_address_13),
    .I2(n781_23),
    .I3(n781_11) 
);
defparam n785_s4.INIT=16'hCA00;
  LUT4 n785_s5 (
    .F(n785_8),
    .I0(ff_vram_access_address[13]),
    .I1(n753_19),
    .I2(n781_23),
    .I3(n785_11) 
);
defparam n785_s5.INIT=16'hAF30;
  LUT4 n786_s3 (
    .F(n786_6),
    .I0(n786_20),
    .I1(n786_10),
    .I2(n781_11),
    .I3(n272_17) 
);
defparam n786_s3.INIT=16'h0C05;
  LUT4 n786_s4 (
    .F(n786_7),
    .I0(w_vdpcmd_vram_address_11),
    .I1(w_vdpcmd_vram_address_12),
    .I2(n781_23),
    .I3(n781_11) 
);
defparam n786_s4.INIT=16'hCA00;
  LUT4 n786_s5 (
    .F(n786_8),
    .I0(n786_16),
    .I1(ff_vram_access_address[12]),
    .I2(n781_23),
    .I3(n786_12) 
);
defparam n786_s5.INIT=16'h5FC0;
  LUT4 n787_s3 (
    .F(n787_6),
    .I0(w_vdpcmd_vram_address_10),
    .I1(w_vdpcmd_vram_address_11),
    .I2(n781_23),
    .I3(n781_11) 
);
defparam n787_s3.INIT=16'hCA00;
  LUT4 n787_s4 (
    .F(n787_7),
    .I0(n787_17),
    .I1(n787_10),
    .I2(n781_11),
    .I3(n272_17) 
);
defparam n787_s4.INIT=16'h0305;
  LUT4 n787_s5 (
    .F(n787_8),
    .I0(ff_vram_access_address[11]),
    .I1(n755_10),
    .I2(n781_23),
    .I3(n787_11) 
);
defparam n787_s5.INIT=16'hC05F;
  LUT4 n788_s3 (
    .F(n788_6),
    .I0(n788_8),
    .I1(n788_9),
    .I2(n788_10),
    .I3(n781_11) 
);
defparam n788_s3.INIT=16'hF0EE;
  LUT4 n788_s4 (
    .F(n788_7),
    .I0(n788_17),
    .I1(ff_vram_access_address[10]),
    .I2(n781_23),
    .I3(n788_12) 
);
defparam n788_s4.INIT=16'hC05F;
  LUT4 n789_s3 (
    .F(n789_6),
    .I0(n789_8),
    .I1(n789_9),
    .I2(n789_10),
    .I3(n781_11) 
);
defparam n789_s3.INIT=16'h0FEE;
  LUT4 n789_s4 (
    .F(n789_7),
    .I0(ff_vram_access_address[9]),
    .I1(n789_16),
    .I2(n781_23),
    .I3(n789_12) 
);
defparam n789_s4.INIT=16'h5FC0;
  LUT4 n790_s3 (
    .F(n790_6),
    .I0(n790_8),
    .I1(n790_9),
    .I2(n790_10),
    .I3(n781_11) 
);
defparam n790_s3.INIT=16'h0FEE;
  LUT4 n790_s4 (
    .F(n790_7),
    .I0(n758_8),
    .I1(ff_vram_access_address[8]),
    .I2(n781_23),
    .I3(n790_11) 
);
defparam n790_s4.INIT=16'h5FC0;
  LUT4 n791_s3 (
    .F(n791_6),
    .I0(n791_8),
    .I1(n791_9),
    .I2(n791_10),
    .I3(n781_11) 
);
defparam n791_s3.INIT=16'hF0EE;
  LUT4 n791_s4 (
    .F(n791_7),
    .I0(n791_11),
    .I1(ff_vram_access_address[7]),
    .I2(n781_23),
    .I3(n791_12) 
);
defparam n791_s4.INIT=16'hAF30;
  LUT4 n792_s3 (
    .F(n792_6),
    .I0(n792_8),
    .I1(n792_9),
    .I2(n792_10),
    .I3(n781_11) 
);
defparam n792_s3.INIT=16'h0FEE;
  LUT4 n792_s4 (
    .F(n792_7),
    .I0(ff_vram_access_address[6]),
    .I1(n760_8),
    .I2(n781_23),
    .I3(n792_11) 
);
defparam n792_s4.INIT=16'h5FC0;
  LUT4 n793_s3 (
    .F(n793_6),
    .I0(n793_8),
    .I1(n793_9),
    .I2(n793_10),
    .I3(n781_11) 
);
defparam n793_s3.INIT=16'h0FEE;
  LUT4 n793_s4 (
    .F(n793_7),
    .I0(ff_vram_access_address[5]),
    .I1(n761_13),
    .I2(n781_23),
    .I3(n793_11) 
);
defparam n793_s4.INIT=16'h5FC0;
  LUT4 n794_s3 (
    .F(n794_6),
    .I0(n794_8),
    .I1(n794_9),
    .I2(n794_10),
    .I3(n781_11) 
);
defparam n794_s3.INIT=16'h0FEE;
  LUT4 n794_s4 (
    .F(n794_7),
    .I0(n794_11),
    .I1(ff_vram_access_address[4]),
    .I2(n781_23),
    .I3(n794_12) 
);
defparam n794_s4.INIT=16'h5FC0;
  LUT4 n795_s3 (
    .F(n795_6),
    .I0(n795_8),
    .I1(n795_9),
    .I2(n795_10),
    .I3(n781_11) 
);
defparam n795_s3.INIT=16'hF0EE;
  LUT4 n795_s4 (
    .F(n795_7),
    .I0(n795_11),
    .I1(ff_vram_access_address[3]),
    .I2(n781_23),
    .I3(n795_12) 
);
defparam n795_s4.INIT=16'hAF30;
  LUT4 n796_s3 (
    .F(n796_6),
    .I0(n796_16),
    .I1(n796_10),
    .I2(n781_11),
    .I3(n272_17) 
);
defparam n796_s3.INIT=16'h0305;
  LUT4 n796_s4 (
    .F(n796_7),
    .I0(w_vdpcmd_vram_address_1),
    .I1(w_vdpcmd_vram_address_2),
    .I2(n781_23),
    .I3(n781_11) 
);
defparam n796_s4.INIT=16'hCA00;
  LUT4 n796_s5 (
    .F(n796_8),
    .I0(ff_vram_access_address[2]),
    .I1(n764_9),
    .I2(n781_23),
    .I3(n796_11) 
);
defparam n796_s5.INIT=16'h5FC0;
  LUT4 n797_s3 (
    .F(n797_6),
    .I0(n797_16),
    .I1(n797_10),
    .I2(n781_11),
    .I3(n272_17) 
);
defparam n797_s3.INIT=16'h0C05;
  LUT4 n797_s4 (
    .F(n797_7),
    .I0(w_vdpcmd_vram_address_1),
    .I1(w_vdpcmd_vram_address_0),
    .I2(n781_23),
    .I3(n781_11) 
);
defparam n797_s4.INIT=16'hAC00;
  LUT4 n797_s5 (
    .F(n797_8),
    .I0(ff_vram_access_address[1]),
    .I1(n764_8),
    .I2(n781_23),
    .I3(n797_11) 
);
defparam n797_s5.INIT=16'h5FC0;
  LUT4 n798_s1 (
    .F(n798_4),
    .I0(n798_6),
    .I1(n798_7),
    .I2(n798_11),
    .I3(n1372_4) 
);
defparam n798_s1.INIT=16'h7800;
  LUT4 n798_s2 (
    .F(n798_5),
    .I0(n798_9),
    .I1(n753_13),
    .I2(ff_vram_access_address[16]),
    .I3(n756_11) 
);
defparam n798_s2.INIT=16'h8700;
  LUT4 n799_s1 (
    .F(n799_4),
    .I0(n784_16),
    .I1(n798_7),
    .I2(n799_9),
    .I3(n1372_4) 
);
defparam n799_s1.INIT=16'h4B00;
  LUT3 n799_s2 (
    .F(n799_5),
    .I0(n799_7),
    .I1(ff_vram_access_address[15]),
    .I2(n756_11) 
);
defparam n799_s2.INIT=8'h60;
  LUT4 n800_s1 (
    .F(n800_4),
    .I0(n800_5),
    .I1(n784_16),
    .I2(n798_7),
    .I3(n1372_4) 
);
defparam n800_s1.INIT=16'h3CAA;
  LUT3 n815_s1 (
    .F(n815_4),
    .I0(n1413_4),
    .I1(n1372_4),
    .I2(n272_19) 
);
defparam n815_s1.INIT=8'h40;
  LUT4 n1372_s1 (
    .F(n1372_4),
    .I0(n1372_5),
    .I1(n1372_6),
    .I2(n756_8),
    .I3(n272_6) 
);
defparam n1372_s1.INIT=16'h00B0;
  LUT3 n1413_s1 (
    .F(n1413_4),
    .I0(n1372_5),
    .I1(ff_wait_cnt[15]),
    .I2(n272_6) 
);
defparam n1413_s1.INIT=8'h07;
  LUT2 n1473_s1 (
    .F(n1473_4),
    .I0(w_vram_addr_set_req),
    .I1(w_vram_addr_set_ack) 
);
defparam n1473_s1.INIT=4'h9;
  LUT3 ff_vram_access_address_16_s3 (
    .F(ff_vram_access_address_16_7),
    .I0(reg_r1_disp_mode[0]),
    .I1(reg_r1_disp_mode[1]),
    .I2(n753_21) 
);
defparam ff_vram_access_address_16_s3.INIT=8'h70;
  LUT4 ff_dram_address_16_s4 (
    .F(ff_dram_address_16_8),
    .I0(n272_7),
    .I1(n1372_4),
    .I2(n1413_4),
    .I3(ff_dram_address_16_13) 
);
defparam ff_dram_address_16_s4.INIT=16'h00BF;
  LUT4 ff_dram_address_16_s5 (
    .F(ff_dram_address_16_9),
    .I0(reg_r1_disp_mode[0]),
    .I1(n73_7),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam ff_dram_address_16_s5.INIT=16'hEBB2;
  LUT4 n272_s3 (
    .F(n272_6),
    .I0(n272_9),
    .I1(reg_r0_disp_mode[3]),
    .I2(n272_10),
    .I3(n272_11) 
);
defparam n272_s3.INIT=16'hD000;
  LUT4 n272_s4 (
    .F(n272_7),
    .I0(n756_8),
    .I1(w_vram_rd_req),
    .I2(w_vram_rd_ack),
    .I3(n272_6) 
);
defparam n272_s4.INIT=16'h007D;
  LUT2 n753_s8 (
    .F(n753_11),
    .I0(n755_10),
    .I1(n786_16) 
);
defparam n753_s8.INIT=4'h1;
  LUT3 n753_s10 (
    .F(n753_13),
    .I0(ff_vram_access_address[11]),
    .I1(n759_5),
    .I2(n755_8) 
);
defparam n753_s10.INIT=8'h80;
  LUT4 n754_s3 (
    .F(n754_6),
    .I0(n755_10),
    .I1(n753_14),
    .I2(n753_15),
    .I3(n786_16) 
);
defparam n754_s3.INIT=16'h40BF;
  LUT4 n755_s5 (
    .F(n755_8),
    .I0(ff_vram_access_address[10]),
    .I1(ff_vram_access_address[9]),
    .I2(ff_vram_access_address[8]),
    .I3(ff_vram_access_address[7]) 
);
defparam n755_s5.INIT=16'h8000;
  LUT2 n756_s5 (
    .F(n756_8),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack) 
);
defparam n756_s5.INIT=4'h9;
  LUT4 n756_s6 (
    .F(n756_9),
    .I0(n789_16),
    .I1(n761_13),
    .I2(n753_14),
    .I3(n788_17) 
);
defparam n756_s6.INIT=16'h10EF;
  LUT4 n757_s3 (
    .F(n757_6),
    .I0(n761_13),
    .I1(n757_8),
    .I2(n761_8),
    .I3(n789_16) 
);
defparam n757_s3.INIT=16'hBF40;
  LUT3 n757_s4 (
    .F(n757_7),
    .I0(ff_vram_access_address[8]),
    .I1(ff_vram_access_address[7]),
    .I2(n759_5) 
);
defparam n757_s4.INIT=8'h80;
  LUT3 n758_s3 (
    .F(n758_6),
    .I0(ff_vram_access_address[7]),
    .I1(n759_5),
    .I2(ff_vram_access_address[8]) 
);
defparam n758_s3.INIT=8'h87;
  LUT4 n758_s4 (
    .F(n758_7),
    .I0(n761_13),
    .I1(n791_11),
    .I2(n760_8),
    .I3(n761_8) 
);
defparam n758_s4.INIT=16'h0100;
  LUT4 n758_s5 (
    .F(n758_8),
    .I0(ff_vram_access_address[8]),
    .I1(w_vram_address_cpu[8]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n758_s5.INIT=16'h5335;
  LUT4 n759_s4 (
    .F(n759_7),
    .I0(n761_13),
    .I1(n760_8),
    .I2(n761_8),
    .I3(n791_11) 
);
defparam n759_s4.INIT=16'hEF10;
  LUT4 n760_s3 (
    .F(n760_6),
    .I0(ff_vram_access_address[5]),
    .I1(ff_vram_access_address[4]),
    .I2(n762_5),
    .I3(ff_vram_access_address[6]) 
);
defparam n760_s3.INIT=16'h807F;
  LUT4 n760_s5 (
    .F(n760_8),
    .I0(ff_vram_access_address[6]),
    .I1(w_vram_address_cpu[6]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n760_s5.INIT=16'h5335;
  LUT2 n761_s5 (
    .F(n761_8),
    .I0(n761_9),
    .I1(n794_11) 
);
defparam n761_s5.INIT=4'h2;
  LUT2 n762_s4 (
    .F(n762_7),
    .I0(n761_9),
    .I1(n794_11) 
);
defparam n762_s4.INIT=4'h9;
  LUT4 n763_s3 (
    .F(n763_6),
    .I0(n764_7),
    .I1(n764_8),
    .I2(n764_9),
    .I3(n795_11) 
);
defparam n763_s3.INIT=16'hFE01;
  LUT3 n763_s4 (
    .F(n763_7),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[2]),
    .I2(ff_vram_access_address[1]) 
);
defparam n763_s4.INIT=8'h80;
  LUT4 n764_s4 (
    .F(n764_7),
    .I0(ff_vram_access_address[0]),
    .I1(w_vram_address_cpu[0]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n764_s4.INIT=16'h5335;
  LUT4 n764_s5 (
    .F(n764_8),
    .I0(ff_vram_access_address[1]),
    .I1(w_vram_address_cpu[1]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n764_s5.INIT=16'h5335;
  LUT4 n764_s6 (
    .F(n764_9),
    .I0(ff_vram_access_address[2]),
    .I1(w_vram_address_cpu[2]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n764_s6.INIT=16'h5335;
  LUT2 n765_s3 (
    .F(n765_6),
    .I0(n764_7),
    .I1(n764_8) 
);
defparam n765_s3.INIT=4'h9;
  LUT4 n781_s5 (
    .F(n781_8),
    .I0(w_vram_address_text12_16),
    .I1(n781_21),
    .I2(n272_17),
    .I3(n225_9) 
);
defparam n781_s5.INIT=16'h0A03;
  LUT4 n781_s6 (
    .F(n781_9),
    .I0(ff_preread_address_0),
    .I1(n781_15),
    .I2(n781_16),
    .I3(n272_17) 
);
defparam n781_s6.INIT=16'h3800;
  LUT3 n781_s7 (
    .F(n781_10),
    .I0(w_vdpcmd_vram_address_0),
    .I1(w_vdpcmd_vram_address_16),
    .I2(n781_23) 
);
defparam n781_s7.INIT=8'hAC;
  LUT3 n781_s8 (
    .F(n781_11),
    .I0(n1372_4),
    .I1(n1413_4),
    .I2(n272_15) 
);
defparam n781_s8.INIT=8'h60;
  LUT4 n781_s10 (
    .F(n781_13),
    .I0(ff_vram_access_address[16]),
    .I1(n798_11),
    .I2(n781_23),
    .I3(n1372_4) 
);
defparam n781_s10.INIT=16'h0CF5;
  LUT4 n784_s7 (
    .F(n784_10),
    .I0(ff_y_test_address_14),
    .I1(ff_preread_address_14),
    .I2(n781_15),
    .I3(n784_14) 
);
defparam n784_s7.INIT=16'hC0AF;
  LUT4 n784_s9 (
    .F(n784_12),
    .I0(ff_vram_access_address[13]),
    .I1(n753_19),
    .I2(n781_23),
    .I3(n1372_4) 
);
defparam n784_s9.INIT=16'h03FA;
  LUT4 n785_s7 (
    .F(n785_10),
    .I0(ff_y_test_address_13),
    .I1(ff_preread_address_13),
    .I2(n781_15),
    .I3(n785_13) 
);
defparam n785_s7.INIT=16'h305F;
  LUT4 n785_s8 (
    .F(n785_11),
    .I0(ff_vram_access_address[12]),
    .I1(n786_16),
    .I2(n781_23),
    .I3(n1372_4) 
);
defparam n785_s8.INIT=16'h03FA;
  LUT4 n786_s7 (
    .F(n786_10),
    .I0(ff_preread_address_12),
    .I1(ff_y_test_address_12),
    .I2(n781_15),
    .I3(n786_14) 
);
defparam n786_s7.INIT=16'hAFC0;
  LUT4 n786_s9 (
    .F(n786_12),
    .I0(n755_10),
    .I1(ff_vram_access_address[11]),
    .I2(n781_23),
    .I3(n1372_4) 
);
defparam n786_s9.INIT=16'hF50C;
  LUT4 n787_s7 (
    .F(n787_10),
    .I0(ff_y_test_address_11),
    .I1(ff_preread_address_11),
    .I2(n781_15),
    .I3(n787_13) 
);
defparam n787_s7.INIT=16'h305F;
  LUT4 n787_s8 (
    .F(n787_11),
    .I0(n788_17),
    .I1(ff_vram_access_address[10]),
    .I2(n781_23),
    .I3(n1372_4) 
);
defparam n787_s8.INIT=16'hF50C;
  LUT4 n788_s5 (
    .F(n788_8),
    .I0(w_vram_address_text12_9),
    .I1(n788_19),
    .I2(n272_17),
    .I3(n225_9) 
);
defparam n788_s5.INIT=16'h0A0C;
  LUT4 n788_s6 (
    .F(n788_9),
    .I0(n788_23),
    .I1(n788_21),
    .I2(n781_15),
    .I3(n272_17) 
);
defparam n788_s6.INIT=16'hC500;
  LUT3 n788_s7 (
    .F(n788_10),
    .I0(w_vdpcmd_vram_address_9),
    .I1(w_vdpcmd_vram_address_10),
    .I2(n781_23) 
);
defparam n788_s7.INIT=8'hCA;
  LUT4 n788_s9 (
    .F(n788_12),
    .I0(ff_vram_access_address[9]),
    .I1(n789_16),
    .I2(n781_23),
    .I3(n1372_4) 
);
defparam n788_s9.INIT=16'h0CF5;
  LUT4 n789_s5 (
    .F(n789_8),
    .I0(w_vram_address_text12_8),
    .I1(n789_18),
    .I2(n272_17),
    .I3(n225_9) 
);
defparam n789_s5.INIT=16'h0A03;
  LUT4 n789_s6 (
    .F(n789_9),
    .I0(n789_20),
    .I1(n788_23),
    .I2(n781_15),
    .I3(n272_17) 
);
defparam n789_s6.INIT=16'h3500;
  LUT3 n789_s7 (
    .F(n789_10),
    .I0(w_vdpcmd_vram_address_8),
    .I1(w_vdpcmd_vram_address_9),
    .I2(n781_23) 
);
defparam n789_s7.INIT=8'h35;
  LUT4 n789_s9 (
    .F(n789_12),
    .I0(ff_vram_access_address[8]),
    .I1(n758_8),
    .I2(n781_23),
    .I3(n1372_4) 
);
defparam n789_s9.INIT=16'h0CF5;
  LUT4 n790_s5 (
    .F(n790_8),
    .I0(w_vram_address_text12_7),
    .I1(n790_15),
    .I2(n272_17),
    .I3(n225_9) 
);
defparam n790_s5.INIT=16'h0A03;
  LUT4 n790_s6 (
    .F(n790_9),
    .I0(n790_17),
    .I1(n789_20),
    .I2(n781_15),
    .I3(n272_17) 
);
defparam n790_s6.INIT=16'h3500;
  LUT3 n790_s7 (
    .F(n790_10),
    .I0(w_vdpcmd_vram_address_7),
    .I1(w_vdpcmd_vram_address_8),
    .I2(n781_23) 
);
defparam n790_s7.INIT=8'h35;
  LUT4 n790_s8 (
    .F(n790_11),
    .I0(n791_11),
    .I1(ff_vram_access_address[7]),
    .I2(n781_23),
    .I3(n1372_4) 
);
defparam n790_s8.INIT=16'hF50C;
  LUT4 n791_s5 (
    .F(n791_8),
    .I0(w_vram_address_text12_6),
    .I1(n791_16),
    .I2(n272_17),
    .I3(n225_9) 
);
defparam n791_s5.INIT=16'h0A0C;
  LUT4 n791_s6 (
    .F(n791_9),
    .I0(n791_18),
    .I1(n790_17),
    .I2(n781_15),
    .I3(n272_17) 
);
defparam n791_s6.INIT=16'h3500;
  LUT3 n791_s7 (
    .F(n791_10),
    .I0(w_vdpcmd_vram_address_6),
    .I1(w_vdpcmd_vram_address_7),
    .I2(n781_23) 
);
defparam n791_s7.INIT=8'hCA;
  LUT4 n791_s8 (
    .F(n791_11),
    .I0(ff_vram_access_address[7]),
    .I1(w_vram_address_cpu[7]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n791_s8.INIT=16'h5335;
  LUT4 n791_s9 (
    .F(n791_12),
    .I0(n760_8),
    .I1(ff_vram_access_address[6]),
    .I2(n781_23),
    .I3(n1372_4) 
);
defparam n791_s9.INIT=16'hFA03;
  LUT4 n792_s5 (
    .F(n792_8),
    .I0(w_vram_address_text12_5),
    .I1(n792_15),
    .I2(n272_17),
    .I3(n225_9) 
);
defparam n792_s5.INIT=16'h0A03;
  LUT4 n792_s6 (
    .F(n792_9),
    .I0(n792_17),
    .I1(n791_18),
    .I2(n781_15),
    .I3(n272_17) 
);
defparam n792_s6.INIT=16'h3500;
  LUT3 n792_s7 (
    .F(n792_10),
    .I0(w_vdpcmd_vram_address_5),
    .I1(w_vdpcmd_vram_address_6),
    .I2(n781_23) 
);
defparam n792_s7.INIT=8'h35;
  LUT4 n792_s8 (
    .F(n792_11),
    .I0(ff_vram_access_address[5]),
    .I1(n761_13),
    .I2(n781_23),
    .I3(n1372_4) 
);
defparam n792_s8.INIT=16'h0CF5;
  LUT4 n793_s5 (
    .F(n793_8),
    .I0(w_vram_address_text12_4),
    .I1(n793_15),
    .I2(n272_17),
    .I3(n225_9) 
);
defparam n793_s5.INIT=16'h0A03;
  LUT4 n793_s6 (
    .F(n793_9),
    .I0(n793_17),
    .I1(n792_17),
    .I2(n781_15),
    .I3(n272_17) 
);
defparam n793_s6.INIT=16'h3500;
  LUT3 n793_s7 (
    .F(n793_10),
    .I0(w_vdpcmd_vram_address_4),
    .I1(w_vdpcmd_vram_address_5),
    .I2(n781_23) 
);
defparam n793_s7.INIT=8'h35;
  LUT4 n793_s8 (
    .F(n793_11),
    .I0(ff_vram_access_address[4]),
    .I1(n794_11),
    .I2(n781_23),
    .I3(n1372_4) 
);
defparam n793_s8.INIT=16'h0CF5;
  LUT4 n794_s5 (
    .F(n794_8),
    .I0(w_vram_address_text12_3),
    .I1(n794_16),
    .I2(n272_17),
    .I3(n225_9) 
);
defparam n794_s5.INIT=16'h0A03;
  LUT4 n794_s6 (
    .F(n794_9),
    .I0(n794_18),
    .I1(n793_17),
    .I2(n781_15),
    .I3(n272_17) 
);
defparam n794_s6.INIT=16'h3500;
  LUT3 n794_s7 (
    .F(n794_10),
    .I0(w_vdpcmd_vram_address_3),
    .I1(w_vdpcmd_vram_address_4),
    .I2(n781_23) 
);
defparam n794_s7.INIT=8'h35;
  LUT4 n794_s8 (
    .F(n794_11),
    .I0(ff_vram_access_address[4]),
    .I1(w_vram_address_cpu[4]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n794_s8.INIT=16'h5335;
  LUT4 n794_s9 (
    .F(n794_12),
    .I0(n795_11),
    .I1(ff_vram_access_address[3]),
    .I2(n781_23),
    .I3(n1372_4) 
);
defparam n794_s9.INIT=16'hF50C;
  LUT4 n795_s5 (
    .F(n795_8),
    .I0(w_vram_address_text12_2),
    .I1(n795_16),
    .I2(n272_17),
    .I3(n225_9) 
);
defparam n795_s5.INIT=16'h0A0C;
  LUT4 n795_s6 (
    .F(n795_9),
    .I0(n795_18),
    .I1(n794_18),
    .I2(n781_15),
    .I3(n272_17) 
);
defparam n795_s6.INIT=16'h3500;
  LUT3 n795_s7 (
    .F(n795_10),
    .I0(w_vdpcmd_vram_address_2),
    .I1(w_vdpcmd_vram_address_3),
    .I2(n781_23) 
);
defparam n795_s7.INIT=8'hCA;
  LUT4 n795_s8 (
    .F(n795_11),
    .I0(ff_vram_access_address[3]),
    .I1(w_vram_address_cpu[3]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n795_s8.INIT=16'h5335;
  LUT4 n795_s9 (
    .F(n795_12),
    .I0(n764_9),
    .I1(ff_vram_access_address[2]),
    .I2(n781_23),
    .I3(n1372_4) 
);
defparam n795_s9.INIT=16'hFA03;
  LUT4 n796_s7 (
    .F(n796_10),
    .I0(n251_21),
    .I1(ff_preread_address_1),
    .I2(n795_18),
    .I3(n781_15) 
);
defparam n796_s7.INIT=16'hF0BB;
  LUT4 n796_s8 (
    .F(n796_11),
    .I0(ff_vram_access_address[1]),
    .I1(n764_8),
    .I2(n781_23),
    .I3(n1372_4) 
);
defparam n796_s8.INIT=16'h0CF5;
  LUT4 n797_s7 (
    .F(n797_10),
    .I0(ff_preread_address_1),
    .I1(ff_preread_address_0),
    .I2(n251_21),
    .I3(n781_15) 
);
defparam n797_s7.INIT=16'h0A0C;
  LUT4 n797_s8 (
    .F(n797_11),
    .I0(ff_vram_access_address[0]),
    .I1(n764_7),
    .I2(n781_23),
    .I3(n1372_4) 
);
defparam n797_s8.INIT=16'h0CF5;
  LUT4 n798_s3 (
    .F(n798_6),
    .I0(w_vram_address_cpu[15]),
    .I1(ff_vram_access_address[15]),
    .I2(n1473_4),
    .I3(n784_16) 
);
defparam n798_s3.INIT=16'h00CA;
  LUT4 n798_s4 (
    .F(n798_7),
    .I0(n753_19),
    .I1(n753_14),
    .I2(n753_15),
    .I3(n753_11) 
);
defparam n798_s4.INIT=16'h4000;
  LUT4 n798_s6 (
    .F(n798_9),
    .I0(ff_vram_access_address[13]),
    .I1(ff_vram_access_address[14]),
    .I2(ff_vram_access_address[12]),
    .I3(ff_vram_access_address[15]) 
);
defparam n798_s6.INIT=16'h8000;
  LUT4 n799_s4 (
    .F(n799_7),
    .I0(ff_vram_access_address[13]),
    .I1(ff_vram_access_address[14]),
    .I2(ff_vram_access_address[12]),
    .I3(n753_13) 
);
defparam n799_s4.INIT=16'h8000;
  LUT4 n800_s2 (
    .F(n800_5),
    .I0(ff_vram_access_address[13]),
    .I1(ff_vram_access_address[12]),
    .I2(n753_13),
    .I3(ff_vram_access_address[14]) 
);
defparam n800_s2.INIT=16'h807F;
  LUT4 n1372_s2 (
    .F(n1372_5),
    .I0(w_read_color_address_9_5),
    .I1(reg_r25_cmd_Z),
    .I2(ff_dx_tmp_9_12),
    .I3(n1786_7) 
);
defparam n1372_s2.INIT=16'h0C0E;
  LUT4 n1372_s3 (
    .F(n1372_6),
    .I0(w_vram_rd_req),
    .I1(w_vram_rd_ack),
    .I2(ff_wait_cnt[15]),
    .I3(ff_state_0_15) 
);
defparam n1372_s3.INIT=16'h0090;
  LUT4 n272_s6 (
    .F(n272_9),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]),
    .I3(reg_r1_disp_mode[1]) 
);
defparam n272_s6.INIT=16'h0700;
  LUT4 n272_s7 (
    .F(n272_10),
    .I0(w_eight_dot_state[0]),
    .I1(ff_prewindow_x),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[2]) 
);
defparam n272_s7.INIT=16'h0B33;
  LUT2 n272_s8 (
    .F(n272_11),
    .I0(w_prewindow_y_sp),
    .I1(w_sp_vram_accessing) 
);
defparam n272_s8.INIT=4'h8;
  LUT4 n272_s9 (
    .F(n272_12),
    .I0(n272_9),
    .I1(n272_13),
    .I2(ff_local_dot_counter_x_8_7),
    .I3(ff_dram_address_16_11) 
);
defparam n272_s9.INIT=16'h8F00;
  LUT2 n753_s11 (
    .F(n753_14),
    .I0(n761_9),
    .I1(n757_8) 
);
defparam n753_s11.INIT=4'h8;
  LUT3 n753_s12 (
    .F(n753_15),
    .I0(n789_16),
    .I1(n788_17),
    .I2(n761_13) 
);
defparam n753_s12.INIT=8'h01;
  LUT4 n757_s5 (
    .F(n757_8),
    .I0(n758_8),
    .I1(n794_11),
    .I2(n791_11),
    .I3(n760_8) 
);
defparam n757_s5.INIT=16'h0001;
  LUT4 n761_s6 (
    .F(n761_9),
    .I0(n795_11),
    .I1(n764_7),
    .I2(n764_8),
    .I3(n764_9) 
);
defparam n761_s6.INIT=16'h0001;
  LUT2 n781_s12 (
    .F(n781_15),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]) 
);
defparam n781_s12.INIT=4'h8;
  LUT4 n781_s13 (
    .F(n781_16),
    .I0(ff_y_test_address_16),
    .I1(ff_preread_address_16),
    .I2(n781_15),
    .I3(n251_21) 
);
defparam n781_s13.INIT=16'hFA0C;
  LUT4 n784_s11 (
    .F(n784_14),
    .I0(ff_preread_address_13),
    .I1(ff_y_test_address_13),
    .I2(n781_15),
    .I3(n251_21) 
);
defparam n784_s11.INIT=16'h03F5;
  LUT4 n785_s10 (
    .F(n785_13),
    .I0(ff_preread_address_12),
    .I1(ff_y_test_address_12),
    .I2(n781_15),
    .I3(n251_21) 
);
defparam n785_s10.INIT=16'h0CFA;
  LUT4 n786_s11 (
    .F(n786_14),
    .I0(ff_preread_address_11),
    .I1(ff_y_test_address_11),
    .I2(n781_15),
    .I3(n251_21) 
);
defparam n786_s11.INIT=16'h0CFA;
  LUT4 n787_s10 (
    .F(n787_13),
    .I0(ff_preread_address_10),
    .I1(ff_y_test_address_10),
    .I2(n781_15),
    .I3(n251_21) 
);
defparam n787_s10.INIT=16'h0CFA;
  LUT3 ff_dram_address_16_s7 (
    .F(ff_dram_address_16_11),
    .I0(w_prewindow_y),
    .I1(ff_prewindow_x),
    .I2(reg_r1_disp_on_Z) 
);
defparam ff_dram_address_16_s7.INIT=8'h80;
  LUT4 n272_s10 (
    .F(n272_13),
    .I0(ff_tx_vram_read_en2),
    .I1(reg_r0_disp_mode[2]),
    .I2(ff_tx_vram_read_en),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n272_s10.INIT=16'h00F8;
  LUT4 ff_dram_address_16_s8 (
    .F(ff_dram_address_16_13),
    .I0(ff_local_dot_counter_x_8_7),
    .I1(w_prewindow_y),
    .I2(ff_prewindow_x),
    .I3(reg_r1_disp_on_Z) 
);
defparam ff_dram_address_16_s8.INIT=16'h4000;
  LUT4 n753_s13 (
    .F(n753_17),
    .I0(n753_14),
    .I1(n789_16),
    .I2(n788_17),
    .I3(n761_13) 
);
defparam n753_s13.INIT=16'h0002;
  LUT4 n756_s7 (
    .F(n756_11),
    .I0(n272_6),
    .I1(w_vram_write_req),
    .I2(w_vram_write_ack),
    .I3(n272_15) 
);
defparam n756_s7.INIT=16'h1400;
  LUT3 n760_s6 (
    .F(n760_10),
    .I0(n761_13),
    .I1(n761_9),
    .I2(n794_11) 
);
defparam n760_s6.INIT=8'h04;
  LUT4 n761_s7 (
    .F(n761_11),
    .I0(n761_13),
    .I1(n761_9),
    .I2(n794_11),
    .I3(n1372_4) 
);
defparam n761_s7.INIT=16'hA600;
  LUT3 n272_s11 (
    .F(n272_15),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n272_12) 
);
defparam n272_s11.INIT=8'h04;
  LUT3 n272_s12 (
    .F(n272_17),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n272_6) 
);
defparam n272_s12.INIT=8'h40;
  LUT4 n823_s2 (
    .F(n823_8),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n756_11),
    .I3(n815_4) 
);
defparam n823_s2.INIT=16'hFFFB;
  LUT4 n799_s5 (
    .F(n799_9),
    .I0(w_vram_address_cpu[15]),
    .I1(ff_vram_access_address[15]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n799_s5.INIT=16'h3553;
  LUT4 n798_s7 (
    .F(n798_11),
    .I0(w_vram_address_cpu[16]),
    .I1(ff_vram_access_address[16]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n798_s7.INIT=16'h3553;
  LUT4 n789_s12 (
    .F(n789_16),
    .I0(w_vram_address_cpu[9]),
    .I1(ff_vram_access_address[9]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n789_s12.INIT=16'h3553;
  LUT4 n788_s13 (
    .F(n788_17),
    .I0(w_vram_address_cpu[10]),
    .I1(ff_vram_access_address[10]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n788_s13.INIT=16'h3553;
  LUT4 n786_s12 (
    .F(n786_16),
    .I0(w_vram_address_cpu[12]),
    .I1(ff_vram_access_address[12]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n786_s12.INIT=16'h3553;
  LUT4 n784_s12 (
    .F(n784_16),
    .I0(w_vram_address_cpu[14]),
    .I1(ff_vram_access_address[14]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n784_s12.INIT=16'h3553;
  LUT4 n761_s8 (
    .F(n761_13),
    .I0(w_vram_address_cpu[5]),
    .I1(ff_vram_access_address[5]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n761_s8.INIT=16'h3553;
  LUT4 n755_s6 (
    .F(n755_10),
    .I0(w_vram_address_cpu[11]),
    .I1(ff_vram_access_address[11]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n755_s6.INIT=16'h3553;
  LUT4 n753_s14 (
    .F(n753_19),
    .I0(w_vram_address_cpu[13]),
    .I1(ff_vram_access_address[13]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n753_s14.INIT=16'h3553;
  LUT4 n797_s10 (
    .F(n797_14),
    .I0(w_vram_address_graphic123m_0),
    .I1(w_vram_address_graphic4567_0),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_13) 
);
defparam n797_s10.INIT=16'h3533;
  LUT4 n796_s10 (
    .F(n796_14),
    .I0(w_vram_address_graphic123m_1),
    .I1(w_vram_address_graphic4567_1),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_13) 
);
defparam n796_s10.INIT=16'h3533;
  LUT4 n795_s12 (
    .F(n795_16),
    .I0(w_vram_address_graphic123m_2),
    .I1(w_vram_address_graphic4567_2),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_13) 
);
defparam n795_s12.INIT=16'hCACC;
  LUT4 n794_s12 (
    .F(n794_16),
    .I0(w_vram_address_graphic123m_3),
    .I1(w_vram_address_graphic4567_3),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_13) 
);
defparam n794_s12.INIT=16'h3533;
  LUT4 n793_s11 (
    .F(n793_15),
    .I0(w_vram_address_graphic123m_4),
    .I1(w_vram_address_graphic4567_4),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_13) 
);
defparam n793_s11.INIT=16'h3533;
  LUT4 n792_s11 (
    .F(n792_15),
    .I0(w_vram_address_graphic123m_5),
    .I1(w_vram_address_graphic4567_5),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_13) 
);
defparam n792_s11.INIT=16'h3533;
  LUT4 n791_s12 (
    .F(n791_16),
    .I0(w_vram_address_graphic123m_6),
    .I1(w_vram_address_graphic4567_6),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_13) 
);
defparam n791_s12.INIT=16'hCACC;
  LUT4 n790_s11 (
    .F(n790_15),
    .I0(w_vram_address_graphic123m_7),
    .I1(w_vram_address_graphic4567_7),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_13) 
);
defparam n790_s11.INIT=16'h3533;
  LUT4 n789_s13 (
    .F(n789_18),
    .I0(w_vram_address_graphic123m_8),
    .I1(w_vram_address_graphic4567_8),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_13) 
);
defparam n789_s13.INIT=16'h3533;
  LUT4 n788_s14 (
    .F(n788_19),
    .I0(w_vram_address_graphic123m_9),
    .I1(w_vram_address_graphic4567_9),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_13) 
);
defparam n788_s14.INIT=16'hCACC;
  LUT4 n787_s11 (
    .F(n787_15),
    .I0(w_vram_address_graphic123m_10),
    .I1(w_vram_address_graphic4567_10),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_13) 
);
defparam n787_s11.INIT=16'hCACC;
  LUT4 n786_s13 (
    .F(n786_18),
    .I0(w_vram_address_graphic123m_11),
    .I1(w_vram_address_graphic4567_11),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_13) 
);
defparam n786_s13.INIT=16'hCACC;
  LUT4 n785_s11 (
    .F(n785_15),
    .I0(w_vram_address_graphic123m_12),
    .I1(w_vram_address_graphic4567_12),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_13) 
);
defparam n785_s11.INIT=16'hCACC;
  LUT4 n784_s13 (
    .F(n784_18),
    .I0(w_vram_address_graphic123m_13),
    .I1(w_vram_address_graphic4567_13),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_13) 
);
defparam n784_s13.INIT=16'h3533;
  LUT4 n781_s16 (
    .F(n781_21),
    .I0(w_vram_address_graphic123m_16),
    .I1(w_vram_address_graphic4567_16),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_13) 
);
defparam n781_s16.INIT=16'h3533;
  LUT4 n797_s11 (
    .F(n797_16),
    .I0(w_vram_address_text12_0),
    .I1(n797_14),
    .I2(reg_r0_disp_mode[3]),
    .I3(n272_9) 
);
defparam n797_s11.INIT=16'hC5CC;
  LUT4 n796_s11 (
    .F(n796_16),
    .I0(w_vram_address_text12_1),
    .I1(n796_14),
    .I2(reg_r0_disp_mode[3]),
    .I3(n272_9) 
);
defparam n796_s11.INIT=16'hC5CC;
  LUT4 n787_s12 (
    .F(n787_17),
    .I0(w_vram_address_text12_10),
    .I1(n787_15),
    .I2(reg_r0_disp_mode[3]),
    .I3(n272_9) 
);
defparam n787_s12.INIT=16'h3533;
  LUT4 n786_s14 (
    .F(n786_20),
    .I0(w_vram_address_text12_11),
    .I1(n786_18),
    .I2(reg_r0_disp_mode[3]),
    .I3(n272_9) 
);
defparam n786_s14.INIT=16'h3533;
  LUT4 n785_s12 (
    .F(n785_17),
    .I0(w_vram_address_text12_12),
    .I1(n785_15),
    .I2(reg_r0_disp_mode[3]),
    .I3(n272_9) 
);
defparam n785_s12.INIT=16'h3533;
  LUT4 n784_s14 (
    .F(n784_20),
    .I0(w_vram_address_text12_13),
    .I1(n784_18),
    .I2(reg_r0_disp_mode[3]),
    .I3(n272_9) 
);
defparam n784_s14.INIT=16'hC5CC;
  LUT4 n781_s17 (
    .F(n781_23),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n781_s17.INIT=16'h1000;
  LUT4 n795_s13 (
    .F(n795_18),
    .I0(ff_preread_address_2),
    .I1(ff_y_test_address_2),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n795_s13.INIT=16'h5355;
  LUT4 n794_s13 (
    .F(n794_18),
    .I0(ff_preread_address_3),
    .I1(ff_y_test_address_3),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n794_s13.INIT=16'h5355;
  LUT4 n793_s12 (
    .F(n793_17),
    .I0(ff_preread_address_4),
    .I1(ff_y_test_address_4),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n793_s12.INIT=16'h5355;
  LUT4 n792_s12 (
    .F(n792_17),
    .I0(ff_preread_address_5),
    .I1(ff_y_test_address_5),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n792_s12.INIT=16'h5355;
  LUT4 n791_s13 (
    .F(n791_18),
    .I0(ff_preread_address_6),
    .I1(ff_y_test_address_6),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n791_s13.INIT=16'h5355;
  LUT4 n790_s12 (
    .F(n790_17),
    .I0(ff_preread_address_7),
    .I1(ff_y_test_address_7),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n790_s12.INIT=16'h5355;
  LUT4 n789_s14 (
    .F(n789_20),
    .I0(ff_preread_address_8),
    .I1(ff_y_test_address_8),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n789_s14.INIT=16'h5355;
  LUT4 n788_s15 (
    .F(n788_21),
    .I0(ff_preread_address_10),
    .I1(ff_y_test_address_10),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n788_s15.INIT=16'hACAA;
  LUT4 n788_s16 (
    .F(n788_23),
    .I0(ff_preread_address_9),
    .I1(ff_y_test_address_9),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n788_s16.INIT=16'h5355;
  LUT2 n918_s3 (
    .F(n918_7),
    .I0(n1160_8),
    .I1(w_vdpcmd_vram_read_ack) 
);
defparam n918_s3.INIT=4'h6;
  LUT4 n1160_s3 (
    .F(n1160_8),
    .I0(w_dot_state[0]),
    .I1(w_vdpcmd_vram_read_ack),
    .I2(ff_vdpcmd_vram_reading_req),
    .I3(w_dot_state[1]) 
);
defparam n1160_s3.INIT=16'h1400;
  LUT2 n915_s3 (
    .F(n915_7),
    .I0(n1372_8),
    .I1(w_vram_rd_ack) 
);
defparam n915_s3.INIT=4'h6;
  LUT3 n1372_s4 (
    .F(n1372_8),
    .I0(w_vdp_enable),
    .I1(n1372_4),
    .I2(n753_21) 
);
defparam n1372_s4.INIT=8'h80;
  LUT4 n914_s6 (
    .F(n914_12),
    .I0(w_vram_addr_set_ack),
    .I1(w_vram_addr_set_req),
    .I2(n1372_8),
    .I3(n520_4) 
);
defparam n914_s6.INIT=16'hCCCA;
  LUT4 n914_s7 (
    .F(n914_15),
    .I0(w_vram_addr_set_req),
    .I1(w_vram_addr_set_ack),
    .I2(n1208_4),
    .I3(n1211_4) 
);
defparam n914_s7.INIT=16'h333A;
  LUT4 n272_s13 (
    .F(n272_19),
    .I0(n272_7),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]),
    .I3(n272_12) 
);
defparam n272_s13.INIT=16'h0010;
  LUT4 n753_s15 (
    .F(n753_21),
    .I0(n272_7),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]),
    .I3(n272_12) 
);
defparam n753_s15.INIT=16'h0020;
  LUT4 n1411_s2 (
    .F(n1411_7),
    .I0(w_vdp_enable),
    .I1(n1413_4),
    .I2(n1372_4),
    .I3(n272_19) 
);
defparam n1411_s2.INIT=16'h2000;
  LUT4 n824_s3 (
    .F(n824_9),
    .I0(n756_11),
    .I1(n1413_4),
    .I2(n1372_4),
    .I3(n272_19) 
);
defparam n824_s3.INIT=16'h4555;
  LUT4 n272_s14 (
    .F(n272_21),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n272_6),
    .I3(n272_19) 
);
defparam n272_s14.INIT=16'hBF00;
  DFFRE ff_vdpcmd_vram_rdata_7_s0 (
    .Q(w_vdpcmd_vram_rdata[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_6_s0 (
    .Q(w_vdpcmd_vram_rdata[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_5_s0 (
    .Q(w_vdpcmd_vram_rdata[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_4_s0 (
    .Q(w_vdpcmd_vram_rdata[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_3_s0 (
    .Q(w_vdpcmd_vram_rdata[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_2_s0 (
    .Q(w_vdpcmd_vram_rdata[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_1_s0 (
    .Q(w_vdpcmd_vram_rdata[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_0_s0 (
    .Q(w_vdpcmd_vram_rdata[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFSE ff_dram_address_16_s0 (
    .Q(ff_dram_address[16]),
    .D(n781_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_13_s0 (
    .Q(w_dram_address[13]),
    .D(n784_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_12_s0 (
    .Q(w_dram_address[12]),
    .D(n785_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_11_s0 (
    .Q(w_dram_address[11]),
    .D(n786_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_10_s0 (
    .Q(w_dram_address[10]),
    .D(n787_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_9_s0 (
    .Q(w_dram_address[9]),
    .D(n788_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_8_s0 (
    .Q(w_dram_address[8]),
    .D(n789_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_7_s0 (
    .Q(w_dram_address[7]),
    .D(n790_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_6_s0 (
    .Q(w_dram_address[6]),
    .D(n791_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_5_s0 (
    .Q(w_dram_address[5]),
    .D(n792_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_4_s0 (
    .Q(w_dram_address[4]),
    .D(n793_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_3_s0 (
    .Q(w_dram_address[3]),
    .D(n794_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_2_s0 (
    .Q(w_dram_address[2]),
    .D(n795_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_1_s0 (
    .Q(w_dram_address[1]),
    .D(n796_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_0_s0 (
    .Q(w_dram_address[0]),
    .D(n797_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFRE ff_dram_wdata_7_s0 (
    .Q(w_dram_wdata[7]),
    .D(n815_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_6_s0 (
    .Q(w_dram_wdata[6]),
    .D(n816_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_5_s0 (
    .Q(w_dram_wdata[5]),
    .D(n817_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_4_s0 (
    .Q(w_dram_wdata[4]),
    .D(n818_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_3_s0 (
    .Q(w_dram_wdata[3]),
    .D(n819_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_2_s0 (
    .Q(w_dram_wdata[2]),
    .D(n820_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_1_s0 (
    .Q(w_dram_wdata[1]),
    .D(n821_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_0_s0 (
    .Q(w_dram_wdata[0]),
    .D(n822_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFSE ff_dram_oe_n_s0 (
    .Q(w_dram_oe_n),
    .D(n823_8),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .SET(n36_6) 
);
  DFFSE ff_dram_we_n_s0 (
    .Q(w_dram_we_n),
    .D(n824_9),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .SET(n36_6) 
);
  DFFRE ff_vram_access_address_16_s0 (
    .Q(ff_vram_access_address[16]),
    .D(n798_3),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_15_s0 (
    .Q(ff_vram_access_address[15]),
    .D(n799_3),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_14_s0 (
    .Q(ff_vram_access_address[14]),
    .D(n800_3),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_13_s0 (
    .Q(ff_vram_access_address[13]),
    .D(n753_6),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_12_s0 (
    .Q(ff_vram_access_address[12]),
    .D(n754_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_11_s0 (
    .Q(ff_vram_access_address[11]),
    .D(n755_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_10_s0 (
    .Q(ff_vram_access_address[10]),
    .D(n756_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_9_s0 (
    .Q(ff_vram_access_address[9]),
    .D(n757_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_8_s0 (
    .Q(ff_vram_access_address[8]),
    .D(n758_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_7_s0 (
    .Q(ff_vram_access_address[7]),
    .D(n759_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_6_s0 (
    .Q(ff_vram_access_address[6]),
    .D(n760_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_5_s0 (
    .Q(ff_vram_access_address[5]),
    .D(n761_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_4_s0 (
    .Q(ff_vram_access_address[4]),
    .D(n762_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_3_s0 (
    .Q(ff_vram_access_address[3]),
    .D(n763_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_2_s0 (
    .Q(ff_vram_access_address[2]),
    .D(n764_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_1_s0 (
    .Q(ff_vram_access_address[1]),
    .D(n765_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_0_s0 (
    .Q(ff_vram_access_address[0]),
    .D(n766_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_reading_req_s0 (
    .Q(ff_vdpcmd_vram_reading_req),
    .D(n918_10),
    .CLK(w_video_clk),
    .CE(n1413_3),
    .RESET(n36_6) 
);
  DFFRE ff_vdp_command_drive_s0 (
    .Q(w_vdp_command_drive),
    .D(n272_21),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFR ff_vdpcmd_vram_read_ack_s2 (
    .Q(w_vdpcmd_vram_read_ack),
    .D(n918_7),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_vdpcmd_vram_read_ack_s2.INIT=1'b0;
  DFFR ff_vram_rd_ack_s2 (
    .Q(w_vram_rd_ack),
    .D(n915_7),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_vram_rd_ack_s2.INIT=1'b0;
  DFFR ff_vram_write_ack_s2 (
    .Q(w_vram_write_ack),
    .D(n1234_12),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_vram_write_ack_s2.INIT=1'b0;
  DFFR ff_vram_address_set_ack_s2 (
    .Q(w_vram_addr_set_ack),
    .D(n914_12),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_vram_address_set_ack_s2.INIT=1'b0;
  DFFR ff_vdpcmd_vram_write_ack_s2 (
    .Q(w_vdpcmd_vram_write_ack),
    .D(n2386_8),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_vdpcmd_vram_write_ack_s2.INIT=1'b0;
  INV n918_s5 (
    .O(n918_10),
    .I(w_vdpcmd_vram_read_ack) 
);
  INV n915_s5 (
    .O(n915_10),
    .I(w_vram_rd_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_bus */
module vdp_ssg (
  w_video_clk,
  w_vdp_enable,
  n36_6,
  reg_r9_pal_mode_Z,
  reg_r9_interlace_mode_Z,
  reg_r9_y_dots_Z,
  n261_13,
  slot_reset_n_d,
  n261_16,
  n1011_5,
  n76_8,
  ff_bwindow_x_7,
  ff_prewindow_x_7,
  reg_r25_msk_Z,
  n261_14,
  ff_sp_predraw_end_8,
  n100_6,
  reg_r27_h_scroll_Z,
  reg_r18_adj,
  reg_r23_vstart_line_Z,
  w_window_x,
  w_prewindow_y,
  w_prewindow_y_sp,
  n1171_2,
  n1170_2,
  n1169_2,
  n1168_2,
  n1167_2,
  n1166_2,
  n1165_2,
  n1164_2,
  n1470_5,
  n554_4,
  n556_4,
  n969_5,
  n973_5,
  n1607_6,
  n1607_8,
  w_vdp_hcounter,
  w_hcounter,
  w_vcounter,
  w_vdp_vcounter,
  w_dot_state,
  w_eight_dot_state,
  ff_pre_x_cnt_start1,
  w_pre_dot_counter_x,
  w_pre_dot_counter_yp_0,
  w_pre_dot_counter_yp_6,
  w_pre_dot_counter_yp_7,
  w_pre_dot_counter_yp_8,
  w_pre_dot_counter_y
)
;
input w_video_clk;
input w_vdp_enable;
input n36_6;
input reg_r9_pal_mode_Z;
input reg_r9_interlace_mode_Z;
input reg_r9_y_dots_Z;
input n261_13;
input slot_reset_n_d;
input n261_16;
input n1011_5;
input n76_8;
input ff_bwindow_x_7;
input ff_prewindow_x_7;
input reg_r25_msk_Z;
input n261_14;
input ff_sp_predraw_end_8;
input n100_6;
input [2:0] reg_r27_h_scroll_Z;
input [7:0] reg_r18_adj;
input [7:0] reg_r23_vstart_line_Z;
output w_window_x;
output w_prewindow_y;
output w_prewindow_y_sp;
output n1171_2;
output n1170_2;
output n1169_2;
output n1168_2;
output n1167_2;
output n1166_2;
output n1165_2;
output n1164_2;
output n1470_5;
output n554_4;
output n556_4;
output n969_5;
output n973_5;
output n1607_6;
output n1607_8;
output [10:1] w_vdp_hcounter;
output [0:0] w_hcounter;
output [10:2] w_vcounter;
output [1:0] w_vdp_vcounter;
output [1:0] w_dot_state;
output [2:0] w_eight_dot_state;
output [5:5] ff_pre_x_cnt_start1;
output [8:0] w_pre_dot_counter_x;
output w_pre_dot_counter_yp_0;
output w_pre_dot_counter_yp_6;
output w_pre_dot_counter_yp_7;
output w_pre_dot_counter_yp_8;
output [7:0] w_pre_dot_counter_y;
wire n1472_3;
wire n1481_3;
wire n550_3;
wire n551_3;
wire n552_3;
wire n553_3;
wire n554_3;
wire n555_3;
wire n556_3;
wire n557_3;
wire n558_4;
wire n790_4;
wire n964_3;
wire n965_3;
wire n967_3;
wire n969_3;
wire n970_3;
wire n971_3;
wire n972_4;
wire n973_3;
wire n1041_3;
wire n1042_3;
wire n1043_3;
wire n1044_3;
wire n1045_3;
wire n1046_3;
wire n1047_3;
wire n1048_3;
wire w_v_blanking_end;
wire n1521_3;
wire \window_y.pre_dot_counter_yp_v_8_6 ;
wire ff_window_x_5;
wire ff_pre_window_y_6;
wire ff_pre_window_y_sp_5;
wire n931_8;
wire n699_7;
wire n404_7;
wire n403_7;
wire n378_8;
wire n377_7;
wire n193_8;
wire n192_7;
wire n190_7;
wire n189_7;
wire n188_7;
wire n187_7;
wire n186_7;
wire n185_7;
wire n184_7;
wire n183_7;
wire n125_7;
wire n124_7;
wire n123_7;
wire n122_7;
wire n121_7;
wire n120_7;
wire n119_7;
wire n118_7;
wire n117_7;
wire n44_7;
wire n43_7;
wire n42_7;
wire n41_7;
wire n39_7;
wire n37_7;
wire n36_7;
wire n35_7;
wire n932_7;
wire n697_6;
wire n696_6;
wire n695_6;
wire n694_6;
wire n693_6;
wire n692_6;
wire n797_6;
wire n796_6;
wire n794_14;
wire n1470_4;
wire n1670_4;
wire n550_4;
wire n551_4;
wire n552_4;
wire n553_4;
wire n790_6;
wire n790_7;
wire n967_4;
wire n969_4;
wire n973_4;
wire w_v_blanking_end_4;
wire ff_window_x_6;
wire ff_pre_window_y_7;
wire n698_8;
wire n191_8;
wire n188_8;
wire n186_8;
wire n185_8;
wire n183_8;
wire n123_8;
wire n122_8;
wire n120_8;
wire n119_8;
wire n117_8;
wire n42_8;
wire n42_9;
wire n40_8;
wire n38_8;
wire n35_8;
wire n695_7;
wire n693_7;
wire n1470_6;
wire n1670_5;
wire n1670_6;
wire n1670_7;
wire n790_8;
wire n790_9;
wire n964_5;
wire n969_6;
wire n969_7;
wire w_v_blanking_end_5;
wire w_v_blanking_end_6;
wire ff_pre_window_y_8;
wire ff_pre_window_y_9;
wire ff_pre_window_y_10;
wire n42_10;
wire n42_11;
wire n1670_8;
wire n790_10;
wire n973_6;
wire ff_pre_window_y_11;
wire n790_12;
wire n1049_5;
wire ff_pre_x_cnt_8_7;
wire n378_11;
wire n1470_8;
wire n40_10;
wire n555_6;
wire n794_16;
wire n964_7;
wire n189_10;
wire n191_10;
wire n38_10;
wire n696_9;
wire n698_10;
wire n968_5;
wire n1472_6;
wire n126_9;
wire n1670_10;
wire n405_10;
wire n700_10;
wire ff_pre_y_cnt_7_16;
wire n1123_13;
wire n1124_13;
wire n1125_13;
wire n1126_13;
wire n1127_13;
wire n1128_13;
wire n1129_13;
wire n1130_13;
wire n966_5;
wire n700_14;
wire n1513_7;
wire ff_pal_mode;
wire ff_interlace_mode;
wire ff_field;
wire n435_2;
wire n435_3;
wire n434_2;
wire n434_3;
wire n433_2;
wire n433_3;
wire n432_2;
wire n432_3;
wire n1171_3;
wire n1170_3;
wire n1169_3;
wire n1168_3;
wire n1167_3;
wire n1166_3;
wire n1165_3;
wire n1164_0_COUT;
wire n944_2;
wire n944_3;
wire n943_2;
wire n943_3;
wire n942_2;
wire n942_3;
wire n941_2;
wire n941_3;
wire n940_2;
wire n940_3;
wire n939_2;
wire n939_3;
wire n938_2;
wire n938_3;
wire n936_2;
wire n936_0_COUT;
wire n847_1_SUM;
wire n847_3;
wire n848_1_SUM;
wire n848_3;
wire n849_1_SUM;
wire n849_3;
wire n850_1_SUM;
wire n850_3;
wire n851_1_SUM;
wire n851_3;
wire n852_1_SUM;
wire n852_3;
wire n853_1_SUM;
wire n853_3;
wire n854_1_SUM;
wire n854_3;
wire n855_1_SUM;
wire n855_3;
wire n336_5;
wire n45_9;
wire w_pre_x_cnt_start0_3_10;
wire n933_8;
wire n929_10;
wire [9:0] ff_v_cnt_in_field;
wire [4:0] ff_pre_x_cnt_start1_0;
wire [8:0] ff_x_cnt;
wire [8:0] ff_right_mask;
wire [5:1] w_pre_dot_counter_yp_1;
wire [8:0] \window_y.pre_dot_counter_yp_v ;
wire VCC;
wire GND;
  LUT2 n1472_s0 (
    .F(n1472_3),
    .I0(n1470_8),
    .I1(n1472_6) 
);
defparam n1472_s0.INIT=4'h8;
  LUT3 n1481_s0 (
    .F(n1481_3),
    .I0(w_vdp_enable),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]) 
);
defparam n1481_s0.INIT=8'h80;
  LUT4 n550_s0 (
    .F(n550_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n261_13),
    .I3(n550_4) 
);
defparam n550_s0.INIT=16'hAA3C;
  LUT4 n551_s0 (
    .F(n551_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(n551_4),
    .I2(w_pre_dot_counter_x[7]),
    .I3(n550_4) 
);
defparam n551_s0.INIT=16'hAA3C;
  LUT4 n552_s0 (
    .F(n552_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(n552_4),
    .I2(w_pre_dot_counter_x[6]),
    .I3(n550_4) 
);
defparam n552_s0.INIT=16'hAA3C;
  LUT4 n553_s0 (
    .F(n553_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(n553_4),
    .I2(w_pre_dot_counter_x[5]),
    .I3(n550_4) 
);
defparam n553_s0.INIT=16'hAA3C;
  LUT4 n554_s0 (
    .F(n554_3),
    .I0(ff_pre_x_cnt_start1_0[4]),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n554_4),
    .I3(n550_4) 
);
defparam n554_s0.INIT=16'hAA3C;
  LUT4 n555_s0 (
    .F(n555_3),
    .I0(ff_pre_x_cnt_start1_0[3]),
    .I1(n555_6),
    .I2(w_pre_dot_counter_x[3]),
    .I3(n550_4) 
);
defparam n555_s0.INIT=16'hAA3C;
  LUT4 n556_s0 (
    .F(n556_3),
    .I0(ff_pre_x_cnt_start1_0[2]),
    .I1(w_pre_dot_counter_x[2]),
    .I2(n556_4),
    .I3(n550_4) 
);
defparam n556_s0.INIT=16'hAA3C;
  LUT4 n557_s0 (
    .F(n557_3),
    .I0(ff_pre_x_cnt_start1_0[1]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(w_pre_dot_counter_x[1]),
    .I3(n550_4) 
);
defparam n557_s0.INIT=16'hAA3C;
  LUT3 n558_s1 (
    .F(n558_4),
    .I0(ff_pre_x_cnt_start1_0[0]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(n550_4) 
);
defparam n558_s1.INIT=8'hA3;
  LUT4 n790_s1 (
    .F(n790_4),
    .I0(n790_12),
    .I1(ff_x_cnt[1]),
    .I2(n790_6),
    .I3(n790_7) 
);
defparam n790_s1.INIT=16'h9000;
  LUT4 n964_s0 (
    .F(n964_3),
    .I0(w_pre_dot_counter_yp_7),
    .I1(w_pre_dot_counter_yp_6),
    .I2(n964_7),
    .I3(w_pre_dot_counter_yp_8) 
);
defparam n964_s0.INIT=16'h7F80;
  LUT3 n965_s0 (
    .F(n965_3),
    .I0(w_pre_dot_counter_yp_6),
    .I1(n964_7),
    .I2(w_pre_dot_counter_yp_7) 
);
defparam n965_s0.INIT=8'h78;
  LUT3 n967_s0 (
    .F(n967_3),
    .I0(w_pre_dot_counter_yp_1[4]),
    .I1(n967_4),
    .I2(w_pre_dot_counter_yp_1[5]) 
);
defparam n967_s0.INIT=8'h78;
  LUT3 n969_s0 (
    .F(n969_3),
    .I0(n969_4),
    .I1(n969_5),
    .I2(w_pre_dot_counter_yp_1[3]) 
);
defparam n969_s0.INIT=8'hB4;
  LUT4 n970_s0 (
    .F(n970_3),
    .I0(n969_4),
    .I1(w_pre_dot_counter_yp_1[1]),
    .I2(w_pre_dot_counter_yp_0),
    .I3(w_pre_dot_counter_yp_1[2]) 
);
defparam n970_s0.INIT=16'hBF40;
  LUT3 n971_s0 (
    .F(n971_3),
    .I0(n969_4),
    .I1(w_pre_dot_counter_yp_0),
    .I2(w_pre_dot_counter_yp_1[1]) 
);
defparam n971_s0.INIT=8'hB4;
  LUT2 n972_s1 (
    .F(n972_4),
    .I0(w_pre_dot_counter_yp_0),
    .I1(n969_4) 
);
defparam n972_s1.INIT=4'h9;
  LUT4 n973_s0 (
    .F(n973_3),
    .I0(n964_7),
    .I1(n973_4),
    .I2(w_pre_dot_counter_yp_6),
    .I3(w_pre_dot_counter_yp_7) 
);
defparam n973_s0.INIT=16'h2003;
  LUT3 n1041_s0 (
    .F(n1041_3),
    .I0(n964_3),
    .I1(n936_2),
    .I2(w_v_blanking_end) 
);
defparam n1041_s0.INIT=8'hCA;
  LUT3 n1042_s0 (
    .F(n1042_3),
    .I0(n965_3),
    .I1(n936_2),
    .I2(w_v_blanking_end) 
);
defparam n1042_s0.INIT=8'hCA;
  LUT3 n1043_s0 (
    .F(n1043_3),
    .I0(n966_5),
    .I1(n938_2),
    .I2(w_v_blanking_end) 
);
defparam n1043_s0.INIT=8'hCA;
  LUT3 n1044_s0 (
    .F(n1044_3),
    .I0(n967_3),
    .I1(n939_2),
    .I2(w_v_blanking_end) 
);
defparam n1044_s0.INIT=8'hCA;
  LUT3 n1045_s0 (
    .F(n1045_3),
    .I0(n968_5),
    .I1(n940_2),
    .I2(w_v_blanking_end) 
);
defparam n1045_s0.INIT=8'hCA;
  LUT3 n1046_s0 (
    .F(n1046_3),
    .I0(n969_3),
    .I1(n941_2),
    .I2(w_v_blanking_end) 
);
defparam n1046_s0.INIT=8'hCA;
  LUT3 n1047_s0 (
    .F(n1047_3),
    .I0(n970_3),
    .I1(n942_2),
    .I2(w_v_blanking_end) 
);
defparam n1047_s0.INIT=8'hCA;
  LUT3 n1048_s0 (
    .F(n1048_3),
    .I0(n971_3),
    .I1(n943_2),
    .I2(w_v_blanking_end) 
);
defparam n1048_s0.INIT=8'hCA;
  LUT4 w_v_blanking_end_s0 (
    .F(w_v_blanking_end),
    .I0(ff_field),
    .I1(ff_interlace_mode),
    .I2(ff_v_cnt_in_field[0]),
    .I3(w_v_blanking_end_4) 
);
defparam w_v_blanking_end_s0.INIT=16'h8700;
  LUT2 n1521_s0 (
    .F(n1521_3),
    .I0(w_vdp_enable),
    .I1(n790_4) 
);
defparam n1521_s0.INIT=4'h8;
  LUT3 \window_y.pre_dot_counter_yp_v_8_s2  (
    .F(\window_y.pre_dot_counter_yp_v_8_6 ),
    .I0(w_v_blanking_end),
    .I1(slot_reset_n_d),
    .I2(n1607_8) 
);
defparam \window_y.pre_dot_counter_yp_v_8_s2 .INIT=8'h40;
  LUT3 ff_window_x_s2 (
    .F(ff_window_x_5),
    .I0(n790_4),
    .I1(ff_window_x_6),
    .I2(w_vdp_enable) 
);
defparam ff_window_x_s2.INIT=8'hE0;
  LUT4 ff_pre_window_y_s3 (
    .F(ff_pre_window_y_6),
    .I0(ff_pre_window_y_7),
    .I1(n973_3),
    .I2(w_v_blanking_end),
    .I3(n1607_8) 
);
defparam ff_pre_window_y_s3.INIT=16'h0E00;
  LUT3 ff_pre_window_y_sp_s2 (
    .F(ff_pre_window_y_sp_5),
    .I0(ff_pre_window_y_7),
    .I1(w_v_blanking_end),
    .I2(n1607_8) 
);
defparam ff_pre_window_y_sp_s2.INIT=8'hE0;
  LUT2 n931_s3 (
    .F(n931_8),
    .I0(reg_r9_y_dots_Z),
    .I1(ff_pal_mode) 
);
defparam n931_s3.INIT=4'h4;
  LUT3 n699_s2 (
    .F(n699_7),
    .I0(n261_16),
    .I1(ff_x_cnt[0]),
    .I2(ff_x_cnt[1]) 
);
defparam n699_s2.INIT=8'h14;
  LUT3 n404_s2 (
    .F(n404_7),
    .I0(n1011_5),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n404_s2.INIT=8'h14;
  LUT4 n403_s2 (
    .F(n403_7),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(n1011_5),
    .I3(w_eight_dot_state[2]) 
);
defparam n403_s2.INIT=16'h0708;
  LUT2 n378_s3 (
    .F(n378_8),
    .I0(w_dot_state[1]),
    .I1(n378_11) 
);
defparam n378_s3.INIT=4'h1;
  LUT2 n377_s2 (
    .F(n377_7),
    .I0(n378_11),
    .I1(w_dot_state[0]) 
);
defparam n377_s2.INIT=4'h4;
  LUT2 n193_s3 (
    .F(n193_8),
    .I0(w_vdp_vcounter[0]),
    .I1(n1472_6) 
);
defparam n193_s3.INIT=4'h1;
  LUT3 n192_s2 (
    .F(n192_7),
    .I0(n1472_6),
    .I1(w_vdp_vcounter[0]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n192_s2.INIT=8'h14;
  LUT4 n190_s2 (
    .F(n190_7),
    .I0(w_vcounter[2]),
    .I1(n191_8),
    .I2(n1472_6),
    .I3(w_vcounter[3]) 
);
defparam n190_s2.INIT=16'h0708;
  LUT3 n189_s2 (
    .F(n189_7),
    .I0(n1472_6),
    .I1(n189_10),
    .I2(w_vcounter[4]) 
);
defparam n189_s2.INIT=8'h14;
  LUT3 n188_s2 (
    .F(n188_7),
    .I0(n1472_6),
    .I1(w_vcounter[5]),
    .I2(n188_8) 
);
defparam n188_s2.INIT=8'h14;
  LUT4 n187_s2 (
    .F(n187_7),
    .I0(w_vcounter[5]),
    .I1(n188_8),
    .I2(n1472_6),
    .I3(w_vcounter[6]) 
);
defparam n187_s2.INIT=16'h0708;
  LUT3 n186_s2 (
    .F(n186_7),
    .I0(n1472_6),
    .I1(n186_8),
    .I2(w_vcounter[7]) 
);
defparam n186_s2.INIT=8'h14;
  LUT3 n185_s2 (
    .F(n185_7),
    .I0(n1472_6),
    .I1(w_vcounter[8]),
    .I2(n185_8) 
);
defparam n185_s2.INIT=8'h14;
  LUT4 n184_s2 (
    .F(n184_7),
    .I0(w_vcounter[8]),
    .I1(n185_8),
    .I2(n1472_6),
    .I3(w_vcounter[9]) 
);
defparam n184_s2.INIT=16'h0708;
  LUT3 n183_s2 (
    .F(n183_7),
    .I0(n1472_6),
    .I1(n183_8),
    .I2(w_vcounter[10]) 
);
defparam n183_s2.INIT=8'h14;
  LUT3 n125_s2 (
    .F(n125_7),
    .I0(n1670_4),
    .I1(ff_v_cnt_in_field[1]),
    .I2(ff_v_cnt_in_field[0]) 
);
defparam n125_s2.INIT=8'h14;
  LUT4 n124_s2 (
    .F(n124_7),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[0]),
    .I2(n1670_4),
    .I3(ff_v_cnt_in_field[2]) 
);
defparam n124_s2.INIT=16'h0708;
  LUT3 n123_s2 (
    .F(n123_7),
    .I0(n1670_4),
    .I1(n123_8),
    .I2(ff_v_cnt_in_field[3]) 
);
defparam n123_s2.INIT=8'h14;
  LUT3 n122_s2 (
    .F(n122_7),
    .I0(n1670_4),
    .I1(ff_v_cnt_in_field[4]),
    .I2(n122_8) 
);
defparam n122_s2.INIT=8'h14;
  LUT4 n121_s2 (
    .F(n121_7),
    .I0(ff_v_cnt_in_field[4]),
    .I1(n122_8),
    .I2(n1670_4),
    .I3(ff_v_cnt_in_field[5]) 
);
defparam n121_s2.INIT=16'h0708;
  LUT3 n120_s2 (
    .F(n120_7),
    .I0(n1670_4),
    .I1(n120_8),
    .I2(ff_v_cnt_in_field[6]) 
);
defparam n120_s2.INIT=8'h14;
  LUT2 n119_s2 (
    .F(n119_7),
    .I0(ff_v_cnt_in_field[7]),
    .I1(n119_8) 
);
defparam n119_s2.INIT=4'h6;
  LUT3 n118_s2 (
    .F(n118_7),
    .I0(ff_v_cnt_in_field[7]),
    .I1(n119_8),
    .I2(ff_v_cnt_in_field[8]) 
);
defparam n118_s2.INIT=8'h78;
  LUT3 n117_s2 (
    .F(n117_7),
    .I0(n1670_4),
    .I1(n117_8),
    .I2(ff_v_cnt_in_field[9]) 
);
defparam n117_s2.INIT=8'h14;
  LUT2 n44_s2 (
    .F(n44_7),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]) 
);
defparam n44_s2.INIT=4'h6;
  LUT3 n43_s2 (
    .F(n43_7),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_hcounter[2]) 
);
defparam n43_s2.INIT=8'h78;
  LUT3 n42_s2 (
    .F(n42_7),
    .I0(n42_8),
    .I1(w_vdp_hcounter[3]),
    .I2(n42_9) 
);
defparam n42_s2.INIT=8'h1C;
  LUT4 n41_s2 (
    .F(n41_7),
    .I0(n42_8),
    .I1(n42_9),
    .I2(w_vdp_hcounter[3]),
    .I3(w_vdp_hcounter[4]) 
);
defparam n41_s2.INIT=16'h3740;
  LUT4 n39_s2 (
    .F(n39_7),
    .I0(w_vdp_hcounter[5]),
    .I1(n40_8),
    .I2(n378_11),
    .I3(w_vdp_hcounter[6]) 
);
defparam n39_s2.INIT=16'h0708;
  LUT4 n37_s2 (
    .F(n37_7),
    .I0(w_vdp_hcounter[7]),
    .I1(n38_8),
    .I2(n378_11),
    .I3(w_vdp_hcounter[8]) 
);
defparam n37_s2.INIT=16'h0708;
  LUT4 n36_s2 (
    .F(n36_7),
    .I0(w_vdp_hcounter[7]),
    .I1(w_vdp_hcounter[8]),
    .I2(n38_8),
    .I3(w_vdp_hcounter[9]) 
);
defparam n36_s2.INIT=16'h7F80;
  LUT3 n35_s2 (
    .F(n35_7),
    .I0(n378_11),
    .I1(n35_8),
    .I2(w_vdp_hcounter[10]) 
);
defparam n35_s2.INIT=8'h14;
  LUT2 n932_s2 (
    .F(n932_7),
    .I0(ff_pal_mode),
    .I1(reg_r9_y_dots_Z) 
);
defparam n932_s2.INIT=4'h9;
  LUT4 n697_s1 (
    .F(n697_6),
    .I0(ff_x_cnt[2]),
    .I1(n698_8),
    .I2(n261_16),
    .I3(ff_x_cnt[3]) 
);
defparam n697_s1.INIT=16'hF7F8;
  LUT3 n696_s1 (
    .F(n696_6),
    .I0(n261_16),
    .I1(ff_x_cnt[4]),
    .I2(n696_9) 
);
defparam n696_s1.INIT=8'hBE;
  LUT3 n695_s1 (
    .F(n695_6),
    .I0(n261_16),
    .I1(ff_x_cnt[5]),
    .I2(n695_7) 
);
defparam n695_s1.INIT=8'hBE;
  LUT4 n694_s1 (
    .F(n694_6),
    .I0(ff_x_cnt[5]),
    .I1(n695_7),
    .I2(n261_16),
    .I3(ff_x_cnt[6]) 
);
defparam n694_s1.INIT=16'hF7F8;
  LUT3 n693_s1 (
    .F(n693_6),
    .I0(n261_16),
    .I1(ff_x_cnt[7]),
    .I2(n693_7) 
);
defparam n693_s1.INIT=8'hBE;
  LUT4 n692_s1 (
    .F(n692_6),
    .I0(ff_x_cnt[7]),
    .I1(n693_7),
    .I2(n261_16),
    .I3(ff_x_cnt[8]) 
);
defparam n692_s1.INIT=16'hF7F8;
  LUT2 n797_s1 (
    .F(n797_6),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(reg_r27_h_scroll_Z[0]) 
);
defparam n797_s1.INIT=4'h6;
  LUT3 n796_s1 (
    .F(n796_6),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(reg_r27_h_scroll_Z[0]),
    .I2(reg_r27_h_scroll_Z[2]) 
);
defparam n796_s1.INIT=8'h1E;
  LUT3 n794_s6 (
    .F(n794_14),
    .I0(reg_r27_h_scroll_Z[2]),
    .I1(reg_r27_h_scroll_Z[1]),
    .I2(reg_r27_h_scroll_Z[0]) 
);
defparam n794_s6.INIT=8'h01;
  LUT4 n1470_s1 (
    .F(n1470_4),
    .I0(w_vdp_hcounter[6]),
    .I1(w_vdp_hcounter[5]),
    .I2(n1470_6),
    .I3(n76_8) 
);
defparam n1470_s1.INIT=16'h4000;
  LUT2 n1470_s2 (
    .F(n1470_5),
    .I0(w_vdp_hcounter[2]),
    .I1(n42_8) 
);
defparam n1470_s2.INIT=4'h8;
  LUT3 n1670_s1 (
    .F(n1670_4),
    .I0(n1670_5),
    .I1(n1670_6),
    .I2(n1670_7) 
);
defparam n1670_s1.INIT=8'h10;
  LUT4 n550_s1 (
    .F(n550_4),
    .I0(w_vdp_hcounter[2]),
    .I1(ff_pal_mode),
    .I2(ff_bwindow_x_7),
    .I3(ff_prewindow_x_7) 
);
defparam n550_s1.INIT=16'h9000;
  LUT4 n551_s1 (
    .F(n551_4),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[5]),
    .I2(w_pre_dot_counter_x[6]),
    .I3(n554_4) 
);
defparam n551_s1.INIT=16'h8000;
  LUT3 n552_s1 (
    .F(n552_4),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[5]),
    .I2(n554_4) 
);
defparam n552_s1.INIT=8'h80;
  LUT2 n553_s1 (
    .F(n553_4),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n554_4) 
);
defparam n553_s1.INIT=4'h8;
  LUT4 n554_s1 (
    .F(n554_4),
    .I0(w_pre_dot_counter_x[0]),
    .I1(w_pre_dot_counter_x[1]),
    .I2(w_pre_dot_counter_x[2]),
    .I3(w_pre_dot_counter_x[3]) 
);
defparam n554_s1.INIT=16'h8000;
  LUT2 n556_s1 (
    .F(n556_4),
    .I0(w_pre_dot_counter_x[0]),
    .I1(w_pre_dot_counter_x[1]) 
);
defparam n556_s1.INIT=4'h8;
  LUT4 n790_s3 (
    .F(n790_6),
    .I0(reg_r27_h_scroll_Z[0]),
    .I1(reg_r25_msk_Z),
    .I2(ff_x_cnt[0]),
    .I3(n790_8) 
);
defparam n790_s3.INIT=16'h8700;
  LUT4 n790_s4 (
    .F(n790_7),
    .I0(reg_r25_msk_Z),
    .I1(n794_14),
    .I2(ff_x_cnt[3]),
    .I3(n790_9) 
);
defparam n790_s4.INIT=16'h0087;
  LUT3 n967_s1 (
    .F(n967_4),
    .I0(n969_4),
    .I1(w_pre_dot_counter_yp_1[3]),
    .I2(n969_5) 
);
defparam n967_s1.INIT=8'h40;
  LUT4 n969_s1 (
    .F(n969_4),
    .I0(n969_6),
    .I1(\window_y.pre_dot_counter_yp_v [0]),
    .I2(\window_y.pre_dot_counter_yp_v [1]),
    .I3(n969_7) 
);
defparam n969_s1.INIT=16'h8000;
  LUT3 n969_s2 (
    .F(n969_5),
    .I0(w_pre_dot_counter_yp_1[2]),
    .I1(w_pre_dot_counter_yp_1[1]),
    .I2(w_pre_dot_counter_yp_0) 
);
defparam n969_s2.INIT=8'h80;
  LUT4 n973_s1 (
    .F(n973_4),
    .I0(n969_4),
    .I1(n973_5),
    .I2(w_pre_dot_counter_yp_7),
    .I3(w_pre_dot_counter_yp_8) 
);
defparam n973_s1.INIT=16'h0FF7;
  LUT4 w_v_blanking_end_s1 (
    .F(w_v_blanking_end_4),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[4]),
    .I2(w_v_blanking_end_5),
    .I3(w_v_blanking_end_6) 
);
defparam w_v_blanking_end_s1.INIT=16'h1000;
  LUT3 ff_window_x_s3 (
    .F(ff_window_x_6),
    .I0(w_vdp_hcounter[1]),
    .I1(n855_3),
    .I2(w_hcounter[0]) 
);
defparam ff_window_x_s3.INIT=8'h10;
  LUT4 ff_pre_window_y_s4 (
    .F(ff_pre_window_y_7),
    .I0(ff_pre_window_y_8),
    .I1(ff_pre_window_y_9),
    .I2(reg_r9_y_dots_Z),
    .I3(ff_pre_window_y_10) 
);
defparam ff_pre_window_y_s4.INIT=16'hC500;
  LUT2 n698_s3 (
    .F(n698_8),
    .I0(ff_x_cnt[0]),
    .I1(ff_x_cnt[1]) 
);
defparam n698_s3.INIT=4'h8;
  LUT2 n191_s3 (
    .F(n191_8),
    .I0(w_vdp_vcounter[0]),
    .I1(w_vdp_vcounter[1]) 
);
defparam n191_s3.INIT=4'h8;
  LUT4 n188_s3 (
    .F(n188_8),
    .I0(w_vcounter[2]),
    .I1(w_vcounter[3]),
    .I2(w_vcounter[4]),
    .I3(n191_8) 
);
defparam n188_s3.INIT=16'h8000;
  LUT3 n186_s3 (
    .F(n186_8),
    .I0(w_vcounter[5]),
    .I1(w_vcounter[6]),
    .I2(n188_8) 
);
defparam n186_s3.INIT=8'h80;
  LUT4 n185_s3 (
    .F(n185_8),
    .I0(w_vcounter[5]),
    .I1(w_vcounter[6]),
    .I2(w_vcounter[7]),
    .I3(n188_8) 
);
defparam n185_s3.INIT=16'h8000;
  LUT3 n183_s3 (
    .F(n183_8),
    .I0(w_vcounter[8]),
    .I1(w_vcounter[9]),
    .I2(n185_8) 
);
defparam n183_s3.INIT=8'h80;
  LUT3 n123_s3 (
    .F(n123_8),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[2]),
    .I2(ff_v_cnt_in_field[0]) 
);
defparam n123_s3.INIT=8'h80;
  LUT4 n122_s3 (
    .F(n122_8),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[2]),
    .I2(ff_v_cnt_in_field[0]),
    .I3(ff_v_cnt_in_field[3]) 
);
defparam n122_s3.INIT=16'h8000;
  LUT3 n120_s3 (
    .F(n120_8),
    .I0(ff_v_cnt_in_field[4]),
    .I1(ff_v_cnt_in_field[5]),
    .I2(n122_8) 
);
defparam n120_s3.INIT=8'h80;
  LUT4 n119_s3 (
    .F(n119_8),
    .I0(ff_v_cnt_in_field[4]),
    .I1(ff_v_cnt_in_field[5]),
    .I2(ff_v_cnt_in_field[6]),
    .I3(n122_8) 
);
defparam n119_s3.INIT=16'h8000;
  LUT3 n117_s3 (
    .F(n117_8),
    .I0(ff_v_cnt_in_field[7]),
    .I1(ff_v_cnt_in_field[8]),
    .I2(n119_8) 
);
defparam n117_s3.INIT=8'h80;
  LUT4 n42_s3 (
    .F(n42_8),
    .I0(w_vdp_hcounter[3]),
    .I1(n42_10),
    .I2(w_vdp_hcounter[4]),
    .I3(n42_11) 
);
defparam n42_s3.INIT=16'h4000;
  LUT3 n42_s4 (
    .F(n42_9),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_hcounter[2]) 
);
defparam n42_s4.INIT=8'h80;
  LUT3 n40_s3 (
    .F(n40_8),
    .I0(w_vdp_hcounter[3]),
    .I1(w_vdp_hcounter[4]),
    .I2(n42_9) 
);
defparam n40_s3.INIT=8'h80;
  LUT3 n38_s3 (
    .F(n38_8),
    .I0(w_vdp_hcounter[5]),
    .I1(w_vdp_hcounter[6]),
    .I2(n40_8) 
);
defparam n38_s3.INIT=8'h80;
  LUT4 n35_s3 (
    .F(n35_8),
    .I0(w_vdp_hcounter[7]),
    .I1(w_vdp_hcounter[8]),
    .I2(w_vdp_hcounter[9]),
    .I3(n38_8) 
);
defparam n35_s3.INIT=16'h8000;
  LUT4 n695_s2 (
    .F(n695_7),
    .I0(ff_x_cnt[2]),
    .I1(ff_x_cnt[3]),
    .I2(ff_x_cnt[4]),
    .I3(n698_8) 
);
defparam n695_s2.INIT=16'h8000;
  LUT3 n693_s2 (
    .F(n693_7),
    .I0(ff_x_cnt[5]),
    .I1(ff_x_cnt[6]),
    .I2(n695_7) 
);
defparam n693_s2.INIT=8'h80;
  LUT4 n1470_s3 (
    .F(n1470_6),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[10]),
    .I2(w_vdp_hcounter[9]),
    .I3(w_vdp_hcounter[7]) 
);
defparam n1470_s3.INIT=16'h1000;
  LUT4 n1670_s2 (
    .F(n1670_5),
    .I0(ff_interlace_mode),
    .I1(ff_pal_mode),
    .I2(ff_v_cnt_in_field[2]),
    .I3(ff_v_cnt_in_field[3]) 
);
defparam n1670_s2.INIT=16'hDEF3;
  LUT4 n1670_s3 (
    .F(n1670_6),
    .I0(ff_pal_mode),
    .I1(ff_interlace_mode),
    .I2(ff_v_cnt_in_field[1]),
    .I3(ff_v_cnt_in_field[0]) 
);
defparam n1670_s3.INIT=16'hEDF3;
  LUT4 n1670_s4 (
    .F(n1670_7),
    .I0(n1670_8),
    .I1(ff_v_cnt_in_field[7]),
    .I2(ff_v_cnt_in_field[8]),
    .I3(ff_v_cnt_in_field[9]) 
);
defparam n1670_s4.INIT=16'h0100;
  LUT4 n790_s5 (
    .F(n790_8),
    .I0(w_vdp_hcounter[1]),
    .I1(ff_x_cnt[4]),
    .I2(n790_10),
    .I3(w_hcounter[0]) 
);
defparam n790_s5.INIT=16'h1000;
  LUT3 n790_s6 (
    .F(n790_9),
    .I0(reg_r25_msk_Z),
    .I1(n796_6),
    .I2(ff_x_cnt[2]) 
);
defparam n790_s6.INIT=8'h78;
  LUT2 n964_s2 (
    .F(n964_5),
    .I0(w_pre_dot_counter_yp_1[5]),
    .I1(w_pre_dot_counter_yp_1[4]) 
);
defparam n964_s2.INIT=4'h8;
  LUT3 n969_s3 (
    .F(n969_6),
    .I0(\window_y.pre_dot_counter_yp_v [8]),
    .I1(\window_y.pre_dot_counter_yp_v [7]),
    .I2(\window_y.pre_dot_counter_yp_v [6]) 
);
defparam n969_s3.INIT=8'h40;
  LUT4 n969_s4 (
    .F(n969_7),
    .I0(\window_y.pre_dot_counter_yp_v [2]),
    .I1(\window_y.pre_dot_counter_yp_v [3]),
    .I2(\window_y.pre_dot_counter_yp_v [4]),
    .I3(\window_y.pre_dot_counter_yp_v [5]) 
);
defparam n969_s4.INIT=16'h8000;
  LUT4 n973_s2 (
    .F(n973_5),
    .I0(w_pre_dot_counter_yp_1[5]),
    .I1(w_pre_dot_counter_yp_1[4]),
    .I2(w_pre_dot_counter_yp_1[3]),
    .I3(n973_6) 
);
defparam n973_s2.INIT=16'h0100;
  LUT4 w_v_blanking_end_s2 (
    .F(w_v_blanking_end_5),
    .I0(ff_v_cnt_in_field[6]),
    .I1(ff_v_cnt_in_field[7]),
    .I2(ff_v_cnt_in_field[9]),
    .I3(ff_v_cnt_in_field[5]) 
);
defparam w_v_blanking_end_s2.INIT=16'h0100;
  LUT4 w_v_blanking_end_s3 (
    .F(w_v_blanking_end_6),
    .I0(ff_v_cnt_in_field[8]),
    .I1(ff_pal_mode),
    .I2(ff_v_cnt_in_field[2]),
    .I3(ff_v_cnt_in_field[3]) 
);
defparam w_v_blanking_end_s3.INIT=16'h4100;
  LUT4 ff_pre_window_y_s5 (
    .F(ff_pre_window_y_8),
    .I0(n964_5),
    .I1(n967_4),
    .I2(n969_4),
    .I3(n973_5) 
);
defparam ff_pre_window_y_s5.INIT=16'h0777;
  LUT4 ff_pre_window_y_s6 (
    .F(ff_pre_window_y_9),
    .I0(ff_pre_window_y_11),
    .I1(w_pre_dot_counter_yp_1[5]),
    .I2(w_pre_dot_counter_yp_1[3]),
    .I3(w_pre_dot_counter_yp_1[4]) 
);
defparam ff_pre_window_y_s6.INIT=16'h0100;
  LUT4 ff_pre_window_y_s7 (
    .F(ff_pre_window_y_10),
    .I0(w_pre_dot_counter_yp_8),
    .I1(w_pre_dot_counter_yp_6),
    .I2(n964_5),
    .I3(w_pre_dot_counter_yp_7) 
);
defparam ff_pre_window_y_s7.INIT=16'h1400;
  LUT2 n42_s5 (
    .F(n42_10),
    .I0(w_vdp_hcounter[5]),
    .I1(w_vdp_hcounter[6]) 
);
defparam n42_s5.INIT=4'h4;
  LUT4 n42_s6 (
    .F(n42_11),
    .I0(w_vdp_hcounter[7]),
    .I1(w_vdp_hcounter[9]),
    .I2(w_vdp_hcounter[8]),
    .I3(w_vdp_hcounter[10]) 
);
defparam n42_s6.INIT=16'h1000;
  LUT4 n1670_s5 (
    .F(n1670_8),
    .I0(ff_v_cnt_in_field[4]),
    .I1(ff_pal_mode),
    .I2(ff_v_cnt_in_field[5]),
    .I3(ff_v_cnt_in_field[6]) 
);
defparam n1670_s5.INIT=16'h7FFE;
  LUT4 n790_s7 (
    .F(n790_10),
    .I0(ff_x_cnt[5]),
    .I1(ff_x_cnt[6]),
    .I2(ff_x_cnt[7]),
    .I3(ff_x_cnt[8]) 
);
defparam n790_s7.INIT=16'h0001;
  LUT3 n973_s3 (
    .F(n973_6),
    .I0(w_pre_dot_counter_yp_1[2]),
    .I1(w_pre_dot_counter_yp_1[1]),
    .I2(w_pre_dot_counter_yp_0) 
);
defparam n973_s3.INIT=8'h01;
  LUT4 ff_pre_window_y_s8 (
    .F(ff_pre_window_y_11),
    .I0(w_pre_dot_counter_yp_1[2]),
    .I1(n969_4),
    .I2(w_pre_dot_counter_yp_0),
    .I3(w_pre_dot_counter_yp_1[1]) 
);
defparam ff_pre_window_y_s8.INIT=16'hEFF7;
  LUT3 n790_s8 (
    .F(n790_12),
    .I0(reg_r25_msk_Z),
    .I1(reg_r27_h_scroll_Z[1]),
    .I2(reg_r27_h_scroll_Z[0]) 
);
defparam n790_s8.INIT=8'h28;
  LUT4 n1049_s1 (
    .F(n1049_5),
    .I0(w_pre_dot_counter_yp_0),
    .I1(n969_4),
    .I2(n944_2),
    .I3(w_v_blanking_end) 
);
defparam n1049_s1.INIT=16'hF099;
  LUT3 ff_pre_x_cnt_8_s3 (
    .F(ff_pre_x_cnt_8_7),
    .I0(w_vdp_enable),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]) 
);
defparam ff_pre_x_cnt_8_s3.INIT=8'h20;
  LUT3 n1607_s2 (
    .F(n1607_6),
    .I0(n261_14),
    .I1(n554_4),
    .I2(ff_pre_x_cnt_8_7) 
);
defparam n1607_s2.INIT=8'h80;
  LUT4 n378_s5 (
    .F(n378_11),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_hcounter[2]),
    .I3(n42_8) 
);
defparam n378_s5.INIT=16'h8000;
  LUT4 n1470_s4 (
    .F(n1470_8),
    .I0(n1470_4),
    .I1(w_vdp_hcounter[2]),
    .I2(n42_8),
    .I3(n1481_3) 
);
defparam n1470_s4.INIT=16'hEA00;
  LUT4 n40_s4 (
    .F(n40_10),
    .I0(w_vdp_hcounter[5]),
    .I1(w_vdp_hcounter[3]),
    .I2(w_vdp_hcounter[4]),
    .I3(n42_9) 
);
defparam n40_s4.INIT=16'h6AAA;
  LUT3 n555_s2 (
    .F(n555_6),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(w_pre_dot_counter_x[1]) 
);
defparam n555_s2.INIT=8'h80;
  LUT3 n794_s7 (
    .F(n794_16),
    .I0(reg_r27_h_scroll_Z[2]),
    .I1(reg_r27_h_scroll_Z[1]),
    .I2(reg_r27_h_scroll_Z[0]) 
);
defparam n794_s7.INIT=8'hFE;
  LUT3 n964_s3 (
    .F(n964_7),
    .I0(n967_4),
    .I1(w_pre_dot_counter_yp_1[5]),
    .I2(w_pre_dot_counter_yp_1[4]) 
);
defparam n964_s3.INIT=8'h80;
  LUT4 n189_s4 (
    .F(n189_10),
    .I0(w_vcounter[2]),
    .I1(w_vcounter[3]),
    .I2(w_vdp_vcounter[0]),
    .I3(w_vdp_vcounter[1]) 
);
defparam n189_s4.INIT=16'h8000;
  LUT4 n191_s4 (
    .F(n191_10),
    .I0(n1472_6),
    .I1(w_vcounter[2]),
    .I2(w_vdp_vcounter[0]),
    .I3(w_vdp_vcounter[1]) 
);
defparam n191_s4.INIT=16'h1444;
  LUT4 n38_s4 (
    .F(n38_10),
    .I0(w_vdp_hcounter[7]),
    .I1(w_vdp_hcounter[5]),
    .I2(w_vdp_hcounter[6]),
    .I3(n40_8) 
);
defparam n38_s4.INIT=16'h6AAA;
  LUT4 n696_s3 (
    .F(n696_9),
    .I0(ff_x_cnt[2]),
    .I1(ff_x_cnt[3]),
    .I2(ff_x_cnt[0]),
    .I3(ff_x_cnt[1]) 
);
defparam n696_s3.INIT=16'h8000;
  LUT4 n698_s4 (
    .F(n698_10),
    .I0(n261_16),
    .I1(ff_x_cnt[2]),
    .I2(ff_x_cnt[0]),
    .I3(ff_x_cnt[1]) 
);
defparam n698_s4.INIT=16'h1444;
  LUT4 n968_s1 (
    .F(n968_5),
    .I0(w_pre_dot_counter_yp_1[4]),
    .I1(n969_4),
    .I2(w_pre_dot_counter_yp_1[3]),
    .I3(n969_5) 
);
defparam n968_s1.INIT=16'h9AAA;
  LUT4 n1472_s2 (
    .F(n1472_6),
    .I0(ff_field),
    .I1(n1670_5),
    .I2(n1670_6),
    .I3(n1670_7) 
);
defparam n1472_s2.INIT=16'h0200;
  LUT4 n126_s3 (
    .F(n126_9),
    .I0(ff_v_cnt_in_field[0]),
    .I1(n1670_5),
    .I2(n1670_6),
    .I3(n1670_7) 
);
defparam n126_s3.INIT=16'h5455;
  LUT4 n1670_s6 (
    .F(n1670_10),
    .I0(n1470_8),
    .I1(n1670_5),
    .I2(n1670_6),
    .I3(n1670_7) 
);
defparam n1670_s6.INIT=16'h0200;
  LUT4 n405_s4 (
    .F(n405_10),
    .I0(w_eight_dot_state[0]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(ff_sp_predraw_end_8),
    .I3(n100_6) 
);
defparam n405_s4.INIT=16'h4555;
  LUT3 n700_s4 (
    .F(n700_10),
    .I0(ff_x_cnt[0]),
    .I1(n700_14),
    .I2(n1513_7) 
);
defparam n700_s4.INIT=8'hCA;
  LUT2 ff_pre_y_cnt_7_s5 (
    .F(ff_pre_y_cnt_7_16),
    .I0(w_vdp_enable),
    .I1(slot_reset_n_d) 
);
defparam ff_pre_y_cnt_7_s5.INIT=4'hB;
  LUT4 n1123_s5 (
    .F(n1123_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[7]),
    .I2(w_vdp_enable),
    .I3(n1164_2) 
);
defparam n1123_s5.INIT=16'hF444;
  LUT4 n1124_s5 (
    .F(n1124_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[6]),
    .I2(w_vdp_enable),
    .I3(n1165_2) 
);
defparam n1124_s5.INIT=16'hF444;
  LUT4 n1125_s5 (
    .F(n1125_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[5]),
    .I2(w_vdp_enable),
    .I3(n1166_2) 
);
defparam n1125_s5.INIT=16'hF444;
  LUT4 n1126_s5 (
    .F(n1126_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[4]),
    .I2(w_vdp_enable),
    .I3(n1167_2) 
);
defparam n1126_s5.INIT=16'hF444;
  LUT4 n1127_s5 (
    .F(n1127_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[3]),
    .I2(w_vdp_enable),
    .I3(n1168_2) 
);
defparam n1127_s5.INIT=16'hF444;
  LUT4 n1128_s5 (
    .F(n1128_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[2]),
    .I2(w_vdp_enable),
    .I3(n1169_2) 
);
defparam n1128_s5.INIT=16'hF444;
  LUT4 n1129_s5 (
    .F(n1129_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[1]),
    .I2(w_vdp_enable),
    .I3(n1170_2) 
);
defparam n1129_s5.INIT=16'hF444;
  LUT4 n1130_s5 (
    .F(n1130_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[0]),
    .I2(w_vdp_enable),
    .I3(n1171_2) 
);
defparam n1130_s5.INIT=16'hF444;
  LUT4 n1607_s3 (
    .F(n1607_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n261_14),
    .I2(n554_4),
    .I3(ff_pre_x_cnt_8_7) 
);
defparam n1607_s3.INIT=16'h8000;
  LUT4 n966_s1 (
    .F(n966_5),
    .I0(w_pre_dot_counter_yp_6),
    .I1(n967_4),
    .I2(w_pre_dot_counter_yp_1[5]),
    .I3(w_pre_dot_counter_yp_1[4]) 
);
defparam n966_s1.INIT=16'h6AAA;
  LUT4 n700_s6 (
    .F(n700_14),
    .I0(ff_x_cnt[0]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n261_14),
    .I3(n554_4) 
);
defparam n700_s6.INIT=16'h1555;
  LUT4 n1513_s2 (
    .F(n1513_7),
    .I0(n550_4),
    .I1(w_vdp_enable),
    .I2(w_hcounter[0]),
    .I3(w_vdp_hcounter[1]) 
);
defparam n1513_s2.INIT=16'h0400;
  DFFRE ff_h_cnt_9_s0 (
    .Q(w_vdp_hcounter[9]),
    .D(n36_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_8_s0 (
    .Q(w_vdp_hcounter[8]),
    .D(n37_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_7_s0 (
    .Q(w_vdp_hcounter[7]),
    .D(n38_10),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_6_s0 (
    .Q(w_vdp_hcounter[6]),
    .D(n39_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_5_s0 (
    .Q(w_vdp_hcounter[5]),
    .D(n40_10),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_4_s0 (
    .Q(w_vdp_hcounter[4]),
    .D(n41_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_3_s0 (
    .Q(w_vdp_hcounter[3]),
    .D(n42_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_2_s0 (
    .Q(w_vdp_hcounter[2]),
    .D(n43_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_1_s0 (
    .Q(w_vdp_hcounter[1]),
    .D(n44_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_0_s0 (
    .Q(w_hcounter[0]),
    .D(n45_9),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_9_s0 (
    .Q(ff_v_cnt_in_field[9]),
    .D(n117_7),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_8_s0 (
    .Q(ff_v_cnt_in_field[8]),
    .D(n118_7),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_7_s0 (
    .Q(ff_v_cnt_in_field[7]),
    .D(n119_7),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_6_s0 (
    .Q(ff_v_cnt_in_field[6]),
    .D(n120_7),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_5_s0 (
    .Q(ff_v_cnt_in_field[5]),
    .D(n121_7),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_4_s0 (
    .Q(ff_v_cnt_in_field[4]),
    .D(n122_7),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_3_s0 (
    .Q(ff_v_cnt_in_field[3]),
    .D(n123_7),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_2_s0 (
    .Q(ff_v_cnt_in_field[2]),
    .D(n124_7),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_1_s0 (
    .Q(ff_v_cnt_in_field[1]),
    .D(n125_7),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_0_s0 (
    .Q(ff_v_cnt_in_field[0]),
    .D(n126_9),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_10_s0 (
    .Q(w_vcounter[10]),
    .D(n183_7),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_9_s0 (
    .Q(w_vcounter[9]),
    .D(n184_7),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_8_s0 (
    .Q(w_vcounter[8]),
    .D(n185_7),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_7_s0 (
    .Q(w_vcounter[7]),
    .D(n186_7),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_6_s0 (
    .Q(w_vcounter[6]),
    .D(n187_7),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_5_s0 (
    .Q(w_vcounter[5]),
    .D(n188_7),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_4_s0 (
    .Q(w_vcounter[4]),
    .D(n189_7),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_3_s0 (
    .Q(w_vcounter[3]),
    .D(n190_7),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_2_s0 (
    .Q(w_vcounter[2]),
    .D(n191_10),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_1_s0 (
    .Q(w_vdp_vcounter[1]),
    .D(n192_7),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_0_s0 (
    .Q(w_vdp_vcounter[0]),
    .D(n193_8),
    .CLK(w_video_clk),
    .CE(n1470_8),
    .RESET(n36_6) 
);
  DFFRE ff_pal_mode_s0 (
    .Q(ff_pal_mode),
    .D(reg_r9_pal_mode_Z),
    .CLK(w_video_clk),
    .CE(n1472_3),
    .RESET(n36_6) 
);
  DFFRE ff_interlace_mode_s0 (
    .Q(ff_interlace_mode),
    .D(reg_r9_interlace_mode_Z),
    .CLK(w_video_clk),
    .CE(n1472_3),
    .RESET(n36_6) 
);
  DFFRE ff_dotstate_1_s0 (
    .Q(w_dot_state[1]),
    .D(n377_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dotstate_0_s0 (
    .Q(w_dot_state[0]),
    .D(n378_8),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_eightdotstate_2_s0 (
    .Q(w_eight_dot_state[2]),
    .D(n403_7),
    .CLK(w_video_clk),
    .CE(n1481_3),
    .RESET(n36_6) 
);
  DFFRE ff_eightdotstate_1_s0 (
    .Q(w_eight_dot_state[1]),
    .D(n404_7),
    .CLK(w_video_clk),
    .CE(n1481_3),
    .RESET(n36_6) 
);
  DFFRE ff_eightdotstate_0_s0 (
    .Q(w_eight_dot_state[0]),
    .D(n405_10),
    .CLK(w_video_clk),
    .CE(n1481_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_5_s0 (
    .Q(ff_pre_x_cnt_start1[5]),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_4_s0 (
    .Q(ff_pre_x_cnt_start1_0[4]),
    .D(n432_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_3_s0 (
    .Q(ff_pre_x_cnt_start1_0[3]),
    .D(n432_2),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_2_s0 (
    .Q(ff_pre_x_cnt_start1_0[2]),
    .D(n433_2),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_1_s0 (
    .Q(ff_pre_x_cnt_start1_0[1]),
    .D(n434_2),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_0_s0 (
    .Q(ff_pre_x_cnt_start1_0[0]),
    .D(n435_2),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_8_s0 (
    .Q(w_pre_dot_counter_x[8]),
    .D(n550_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_7_s0 (
    .Q(w_pre_dot_counter_x[7]),
    .D(n551_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_6_s0 (
    .Q(w_pre_dot_counter_x[6]),
    .D(n552_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_5_s0 (
    .Q(w_pre_dot_counter_x[5]),
    .D(n553_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_4_s0 (
    .Q(w_pre_dot_counter_x[4]),
    .D(n554_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_3_s0 (
    .Q(w_pre_dot_counter_x[3]),
    .D(n555_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_2_s0 (
    .Q(w_pre_dot_counter_x[2]),
    .D(n556_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_1_s0 (
    .Q(w_pre_dot_counter_x[1]),
    .D(n557_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_0_s0 (
    .Q(w_pre_dot_counter_x[0]),
    .D(n558_4),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_8_s0 (
    .Q(ff_x_cnt[8]),
    .D(n692_6),
    .CLK(w_video_clk),
    .CE(n1513_7),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_7_s0 (
    .Q(ff_x_cnt[7]),
    .D(n693_6),
    .CLK(w_video_clk),
    .CE(n1513_7),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_6_s0 (
    .Q(ff_x_cnt[6]),
    .D(n694_6),
    .CLK(w_video_clk),
    .CE(n1513_7),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_5_s0 (
    .Q(ff_x_cnt[5]),
    .D(n695_6),
    .CLK(w_video_clk),
    .CE(n1513_7),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_4_s0 (
    .Q(ff_x_cnt[4]),
    .D(n696_6),
    .CLK(w_video_clk),
    .CE(n1513_7),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_3_s0 (
    .Q(ff_x_cnt[3]),
    .D(n697_6),
    .CLK(w_video_clk),
    .CE(n1513_7),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_2_s0 (
    .Q(ff_x_cnt[2]),
    .D(n698_10),
    .CLK(w_video_clk),
    .CE(n1513_7),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_1_s0 (
    .Q(ff_x_cnt[1]),
    .D(n699_7),
    .CLK(w_video_clk),
    .CE(n1513_7),
    .RESET(n36_6) 
);
  DFFE ff_right_mask_8_s0 (
    .Q(ff_right_mask[8]),
    .D(n794_14),
    .CLK(w_video_clk),
    .CE(n1521_3) 
);
  DFFE ff_right_mask_7_s0 (
    .Q(ff_right_mask[7]),
    .D(n794_16),
    .CLK(w_video_clk),
    .CE(n1521_3) 
);
  DFFE ff_right_mask_2_s0 (
    .Q(ff_right_mask[2]),
    .D(n796_6),
    .CLK(w_video_clk),
    .CE(n1521_3) 
);
  DFFE ff_right_mask_1_s0 (
    .Q(ff_right_mask[1]),
    .D(n797_6),
    .CLK(w_video_clk),
    .CE(n1521_3) 
);
  DFFE ff_right_mask_0_s0 (
    .Q(ff_right_mask[0]),
    .D(reg_r27_h_scroll_Z[0]),
    .CLK(w_video_clk),
    .CE(n1521_3) 
);
  DFFRE ff_window_x_s0 (
    .Q(w_window_x),
    .D(n790_4),
    .CLK(w_video_clk),
    .CE(ff_window_x_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_8_s0 (
    .Q(w_pre_dot_counter_yp_8),
    .D(n1041_3),
    .CLK(w_video_clk),
    .CE(n1607_8),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_7_s0 (
    .Q(w_pre_dot_counter_yp_7),
    .D(n1042_3),
    .CLK(w_video_clk),
    .CE(n1607_8),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_6_s0 (
    .Q(w_pre_dot_counter_yp_6),
    .D(n1043_3),
    .CLK(w_video_clk),
    .CE(n1607_8),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_5_s0 (
    .Q(w_pre_dot_counter_yp_1[5]),
    .D(n1044_3),
    .CLK(w_video_clk),
    .CE(n1607_8),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_4_s0 (
    .Q(w_pre_dot_counter_yp_1[4]),
    .D(n1045_3),
    .CLK(w_video_clk),
    .CE(n1607_8),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_3_s0 (
    .Q(w_pre_dot_counter_yp_1[3]),
    .D(n1046_3),
    .CLK(w_video_clk),
    .CE(n1607_8),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_2_s0 (
    .Q(w_pre_dot_counter_yp_1[2]),
    .D(n1047_3),
    .CLK(w_video_clk),
    .CE(n1607_8),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_1_s0 (
    .Q(w_pre_dot_counter_yp_1[1]),
    .D(n1048_3),
    .CLK(w_video_clk),
    .CE(n1607_8),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_0_s0 (
    .Q(w_pre_dot_counter_yp_0),
    .D(n1049_5),
    .CLK(w_video_clk),
    .CE(n1607_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_window_y_s0 (
    .Q(w_prewindow_y),
    .D(n973_3),
    .CLK(w_video_clk),
    .CE(ff_pre_window_y_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_window_y_sp_s0 (
    .Q(w_prewindow_y_sp),
    .D(w_v_blanking_end),
    .CLK(w_video_clk),
    .CE(ff_pre_window_y_sp_5),
    .RESET(n36_6) 
);
  DFFE \window_y.pre_dot_counter_yp_v_8_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [8]),
    .D(n964_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_7_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [7]),
    .D(n965_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_6_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [6]),
    .D(n966_5),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_5_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [5]),
    .D(n967_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_4_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [4]),
    .D(n968_5),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_3_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [3]),
    .D(n969_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_2_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [2]),
    .D(n970_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_1_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [1]),
    .D(n971_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_0_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [0]),
    .D(n972_4),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFRE ff_h_cnt_10_s0 (
    .Q(w_vdp_hcounter[10]),
    .D(n35_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_field_s1 (
    .Q(ff_field),
    .D(n336_5),
    .CLK(w_video_clk),
    .CE(n1670_10),
    .RESET(n36_6) 
);
defparam ff_field_s1.INIT=1'b0;
  DFFR ff_x_cnt_0_s1 (
    .Q(ff_x_cnt[0]),
    .D(n700_10),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_x_cnt_0_s1.INIT=1'b0;
  DFF ff_pre_y_cnt_7_s4 (
    .Q(w_pre_dot_counter_y[7]),
    .D(n1123_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_7_s4.INIT=1'b0;
  DFF ff_pre_y_cnt_6_s3 (
    .Q(w_pre_dot_counter_y[6]),
    .D(n1124_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_6_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_5_s3 (
    .Q(w_pre_dot_counter_y[5]),
    .D(n1125_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_5_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_4_s3 (
    .Q(w_pre_dot_counter_y[4]),
    .D(n1126_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_4_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_3_s3 (
    .Q(w_pre_dot_counter_y[3]),
    .D(n1127_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_3_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_2_s3 (
    .Q(w_pre_dot_counter_y[2]),
    .D(n1128_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_2_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_1_s3 (
    .Q(w_pre_dot_counter_y[1]),
    .D(n1129_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_1_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_0_s3 (
    .Q(w_pre_dot_counter_y[0]),
    .D(n1130_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_0_s3.INIT=1'b0;
  ALU n435_s (
    .SUM(n435_2),
    .COUT(n435_3),
    .I0(reg_r18_adj[0]),
    .I1(reg_r27_h_scroll_Z[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n435_s.ALU_MODE=1;
  ALU n434_s (
    .SUM(n434_2),
    .COUT(n434_3),
    .I0(reg_r18_adj[1]),
    .I1(reg_r27_h_scroll_Z[1]),
    .I3(GND),
    .CIN(n435_3) 
);
defparam n434_s.ALU_MODE=1;
  ALU n433_s (
    .SUM(n433_2),
    .COUT(n433_3),
    .I0(reg_r18_adj[2]),
    .I1(reg_r27_h_scroll_Z[2]),
    .I3(GND),
    .CIN(n434_3) 
);
defparam n433_s.ALU_MODE=1;
  ALU n432_s (
    .SUM(n432_2),
    .COUT(n432_3),
    .I0(w_pre_x_cnt_start0_3_10),
    .I1(GND),
    .I3(GND),
    .CIN(n433_3) 
);
defparam n432_s.ALU_MODE=1;
  ALU n1171_s (
    .SUM(n1171_2),
    .COUT(n1171_3),
    .I0(w_pre_dot_counter_yp_0),
    .I1(reg_r23_vstart_line_Z[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1171_s.ALU_MODE=0;
  ALU n1170_s (
    .SUM(n1170_2),
    .COUT(n1170_3),
    .I0(w_pre_dot_counter_yp_1[1]),
    .I1(reg_r23_vstart_line_Z[1]),
    .I3(GND),
    .CIN(n1171_3) 
);
defparam n1170_s.ALU_MODE=0;
  ALU n1169_s (
    .SUM(n1169_2),
    .COUT(n1169_3),
    .I0(w_pre_dot_counter_yp_1[2]),
    .I1(reg_r23_vstart_line_Z[2]),
    .I3(GND),
    .CIN(n1170_3) 
);
defparam n1169_s.ALU_MODE=0;
  ALU n1168_s (
    .SUM(n1168_2),
    .COUT(n1168_3),
    .I0(w_pre_dot_counter_yp_1[3]),
    .I1(reg_r23_vstart_line_Z[3]),
    .I3(GND),
    .CIN(n1169_3) 
);
defparam n1168_s.ALU_MODE=0;
  ALU n1167_s (
    .SUM(n1167_2),
    .COUT(n1167_3),
    .I0(w_pre_dot_counter_yp_1[4]),
    .I1(reg_r23_vstart_line_Z[4]),
    .I3(GND),
    .CIN(n1168_3) 
);
defparam n1167_s.ALU_MODE=0;
  ALU n1166_s (
    .SUM(n1166_2),
    .COUT(n1166_3),
    .I0(w_pre_dot_counter_yp_1[5]),
    .I1(reg_r23_vstart_line_Z[5]),
    .I3(GND),
    .CIN(n1167_3) 
);
defparam n1166_s.ALU_MODE=0;
  ALU n1165_s (
    .SUM(n1165_2),
    .COUT(n1165_3),
    .I0(w_pre_dot_counter_yp_6),
    .I1(reg_r23_vstart_line_Z[6]),
    .I3(GND),
    .CIN(n1166_3) 
);
defparam n1165_s.ALU_MODE=0;
  ALU n1164_s (
    .SUM(n1164_2),
    .COUT(n1164_0_COUT),
    .I0(w_pre_dot_counter_yp_7),
    .I1(reg_r23_vstart_line_Z[7]),
    .I3(GND),
    .CIN(n1165_3) 
);
defparam n1164_s.ALU_MODE=0;
  ALU n944_s (
    .SUM(n944_2),
    .COUT(n944_3),
    .I0(ff_pal_mode),
    .I1(reg_r18_adj[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam n944_s.ALU_MODE=0;
  ALU n943_s (
    .SUM(n943_2),
    .COUT(n943_3),
    .I0(n933_8),
    .I1(reg_r18_adj[5]),
    .I3(GND),
    .CIN(n944_3) 
);
defparam n943_s.ALU_MODE=0;
  ALU n942_s (
    .SUM(n942_2),
    .COUT(n942_3),
    .I0(n932_7),
    .I1(reg_r18_adj[6]),
    .I3(GND),
    .CIN(n943_3) 
);
defparam n942_s.ALU_MODE=0;
  ALU n941_s (
    .SUM(n941_2),
    .COUT(n941_3),
    .I0(n931_8),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n942_3) 
);
defparam n941_s.ALU_MODE=0;
  ALU n940_s (
    .SUM(n940_2),
    .COUT(n940_3),
    .I0(reg_r9_y_dots_Z),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n941_3) 
);
defparam n940_s.ALU_MODE=0;
  ALU n939_s (
    .SUM(n939_2),
    .COUT(n939_3),
    .I0(n929_10),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n940_3) 
);
defparam n939_s.ALU_MODE=0;
  ALU n938_s (
    .SUM(n938_2),
    .COUT(n938_3),
    .I0(VCC),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n939_3) 
);
defparam n938_s.ALU_MODE=0;
  ALU n936_s (
    .SUM(n936_2),
    .COUT(n936_0_COUT),
    .I0(VCC),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n938_3) 
);
defparam n936_s.ALU_MODE=0;
  ALU n847_s0 (
    .SUM(n847_1_SUM),
    .COUT(n847_3),
    .I0(ff_x_cnt[0]),
    .I1(ff_right_mask[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n847_s0.ALU_MODE=3;
  ALU n848_s0 (
    .SUM(n848_1_SUM),
    .COUT(n848_3),
    .I0(ff_x_cnt[1]),
    .I1(ff_right_mask[1]),
    .I3(GND),
    .CIN(n847_3) 
);
defparam n848_s0.ALU_MODE=3;
  ALU n849_s0 (
    .SUM(n849_1_SUM),
    .COUT(n849_3),
    .I0(ff_x_cnt[2]),
    .I1(ff_right_mask[2]),
    .I3(GND),
    .CIN(n848_3) 
);
defparam n849_s0.ALU_MODE=3;
  ALU n850_s0 (
    .SUM(n850_1_SUM),
    .COUT(n850_3),
    .I0(ff_x_cnt[3]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n849_3) 
);
defparam n850_s0.ALU_MODE=3;
  ALU n851_s0 (
    .SUM(n851_1_SUM),
    .COUT(n851_3),
    .I0(ff_x_cnt[4]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n850_3) 
);
defparam n851_s0.ALU_MODE=3;
  ALU n852_s0 (
    .SUM(n852_1_SUM),
    .COUT(n852_3),
    .I0(ff_x_cnt[5]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n851_3) 
);
defparam n852_s0.ALU_MODE=3;
  ALU n853_s0 (
    .SUM(n853_1_SUM),
    .COUT(n853_3),
    .I0(ff_x_cnt[6]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n852_3) 
);
defparam n853_s0.ALU_MODE=3;
  ALU n854_s0 (
    .SUM(n854_1_SUM),
    .COUT(n854_3),
    .I0(ff_x_cnt[7]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n853_3) 
);
defparam n854_s0.ALU_MODE=3;
  ALU n855_s0 (
    .SUM(n855_1_SUM),
    .COUT(n855_3),
    .I0(ff_x_cnt[8]),
    .I1(ff_right_mask[8]),
    .I3(GND),
    .CIN(n854_3) 
);
defparam n855_s0.ALU_MODE=3;
  INV n336_s2 (
    .O(n336_5),
    .I(ff_field) 
);
  INV n45_s4 (
    .O(n45_9),
    .I(w_hcounter[0]) 
);
  INV w_pre_x_cnt_start0_3_s5 (
    .O(w_pre_x_cnt_start0_3_10),
    .I(reg_r18_adj[3]) 
);
  INV n933_s3 (
    .O(n933_8),
    .I(reg_r9_y_dots_Z) 
);
  INV n929_s4 (
    .O(n929_10),
    .I(ff_pal_mode) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ssg */
module vdp_color_decoder (
  w_video_clk,
  n36_6,
  w_sp_color_code_en,
  w_yjk_en,
  reg_r25_yjk_Z,
  n313_6,
  reg_r8_col0_on_Z,
  w_vdp_mode_is_highres,
  w_window_x,
  w_prewindow_y,
  reg_r1_disp_on_Z,
  n781_23,
  n272_9,
  w_vdp_enable,
  w_palette_rdata_r,
  w_palette_rdata_g,
  w_palette_rdata_b,
  w_sp_color_code,
  w_color_code_graphic4567,
  w_yjk_r,
  reg_r7_frame_col_Z,
  w_yjk_g,
  w_yjk_b,
  w_dot_state,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  w_color_code_text12,
  w_color_code_graphic123m,
  n227_7,
  n73_7,
  n225_9,
  n226_13,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  w_palette_rd_address
)
;
input w_video_clk;
input n36_6;
input w_sp_color_code_en;
input w_yjk_en;
input reg_r25_yjk_Z;
input n313_6;
input reg_r8_col0_on_Z;
input w_vdp_mode_is_highres;
input w_window_x;
input w_prewindow_y;
input reg_r1_disp_on_Z;
input n781_23;
input n272_9;
input w_vdp_enable;
input [4:0] w_palette_rdata_r;
input [4:0] w_palette_rdata_g;
input [4:0] w_palette_rdata_b;
input [3:0] w_sp_color_code;
input [7:0] w_color_code_graphic4567;
input [5:0] w_yjk_r;
input [7:0] reg_r7_frame_col_Z;
input [5:0] w_yjk_g;
input [5:0] w_yjk_b;
input [1:0] w_dot_state;
input [3:1] reg_r0_disp_mode;
input [1:0] reg_r1_disp_mode;
input [3:0] w_color_code_text12;
input [3:0] w_color_code_graphic123m;
output n227_7;
output n73_7;
output n225_9;
output n226_13;
output [5:0] w_video_r_vdp;
output [5:0] w_video_g_vdp;
output [5:0] w_video_b_vdp;
output [3:0] w_palette_rd_address;
wire n73_3;
wire n74_3;
wire n75_3;
wire n76_3;
wire n77_3;
wire n78_3;
wire n79_3;
wire n80_3;
wire n81_3;
wire n82_3;
wire n83_3;
wire n84_3;
wire n85_3;
wire n86_3;
wire n87_3;
wire n88_3;
wire n89_3;
wire n90_3;
wire n227_3;
wire n228_3;
wire n247_3;
wire n248_3;
wire n249_3;
wire n250_3;
wire n251_3;
wire n252_3;
wire n253_3;
wire n254_3;
wire n297_3;
wire n298_3;
wire n299_3;
wire n303_3;
wire n304_3;
wire n305_3;
wire n309_3;
wire n310_3;
wire n311_3;
wire n333_3;
wire ff_yjk_r_5_6;
wire n226_7;
wire n225_7;
wire n73_4;
wire n73_5;
wire n74_4;
wire n75_4;
wire n76_4;
wire n77_4;
wire n78_4;
wire n79_4;
wire n80_4;
wire n81_4;
wire n82_4;
wire n83_4;
wire n84_4;
wire n85_4;
wire n86_4;
wire n87_4;
wire n88_4;
wire n89_4;
wire n90_4;
wire n227_4;
wire n227_5;
wire n227_6;
wire n228_4;
wire n228_5;
wire n228_6;
wire n247_4;
wire n250_4;
wire n254_4;
wire n290_4;
wire n226_8;
wire n226_9;
wire n73_6;
wire n227_8;
wire n227_9;
wire n227_10;
wire n227_11;
wire n227_12;
wire n227_13;
wire n228_7;
wire n228_8;
wire n226_10;
wire n226_11;
wire n226_12;
wire n227_14;
wire n227_15;
wire n227_16;
wire n228_9;
wire n492_5;
wire n227_19;
wire n225_11;
wire n300_8;
wire n301_8;
wire n302_8;
wire n306_8;
wire n307_8;
wire n308_8;
wire n312_8;
wire n313_8;
wire n314_8;
wire n290_6;
wire ff_sprite_color_out;
wire ff_yjk_en;
wire [4:0] ff_palette_rdata_r;
wire [4:0] ff_palette_rdata_g;
wire [4:0] ff_palette_rdata_b;
wire [7:0] ff_grp7_color_code;
wire [5:0] ff_yjk_r;
wire [5:0] ff_yjk_g;
wire [5:0] ff_yjk_b;
wire VCC;
wire GND;
  LUT3 n73_s0 (
    .F(n73_3),
    .I0(ff_yjk_r[5]),
    .I1(n73_4),
    .I2(n73_5) 
);
defparam n73_s0.INIT=8'hA3;
  LUT3 n74_s0 (
    .F(n74_3),
    .I0(ff_yjk_r[4]),
    .I1(n74_4),
    .I2(n73_5) 
);
defparam n74_s0.INIT=8'hA3;
  LUT3 n75_s0 (
    .F(n75_3),
    .I0(ff_yjk_r[3]),
    .I1(n75_4),
    .I2(n73_5) 
);
defparam n75_s0.INIT=8'hA3;
  LUT3 n76_s0 (
    .F(n76_3),
    .I0(ff_yjk_r[2]),
    .I1(n76_4),
    .I2(n73_5) 
);
defparam n76_s0.INIT=8'hA3;
  LUT3 n77_s0 (
    .F(n77_3),
    .I0(ff_yjk_r[1]),
    .I1(n77_4),
    .I2(n73_5) 
);
defparam n77_s0.INIT=8'hA3;
  LUT3 n78_s0 (
    .F(n78_3),
    .I0(ff_yjk_r[0]),
    .I1(n78_4),
    .I2(n73_5) 
);
defparam n78_s0.INIT=8'hA3;
  LUT3 n79_s0 (
    .F(n79_3),
    .I0(ff_yjk_g[5]),
    .I1(n79_4),
    .I2(n73_5) 
);
defparam n79_s0.INIT=8'hA3;
  LUT3 n80_s0 (
    .F(n80_3),
    .I0(ff_yjk_g[4]),
    .I1(n80_4),
    .I2(n73_5) 
);
defparam n80_s0.INIT=8'hA3;
  LUT3 n81_s0 (
    .F(n81_3),
    .I0(ff_yjk_g[3]),
    .I1(n81_4),
    .I2(n73_5) 
);
defparam n81_s0.INIT=8'hA3;
  LUT3 n82_s0 (
    .F(n82_3),
    .I0(ff_yjk_g[2]),
    .I1(n82_4),
    .I2(n73_5) 
);
defparam n82_s0.INIT=8'hA3;
  LUT3 n83_s0 (
    .F(n83_3),
    .I0(ff_yjk_g[1]),
    .I1(n83_4),
    .I2(n73_5) 
);
defparam n83_s0.INIT=8'hA3;
  LUT3 n84_s0 (
    .F(n84_3),
    .I0(ff_yjk_g[0]),
    .I1(n84_4),
    .I2(n73_5) 
);
defparam n84_s0.INIT=8'hA3;
  LUT3 n85_s0 (
    .F(n85_3),
    .I0(ff_yjk_b[5]),
    .I1(n85_4),
    .I2(n73_5) 
);
defparam n85_s0.INIT=8'hA3;
  LUT3 n86_s0 (
    .F(n86_3),
    .I0(ff_yjk_b[4]),
    .I1(n86_4),
    .I2(n73_5) 
);
defparam n86_s0.INIT=8'hA3;
  LUT3 n87_s0 (
    .F(n87_3),
    .I0(ff_yjk_b[3]),
    .I1(n87_4),
    .I2(n73_5) 
);
defparam n87_s0.INIT=8'hA3;
  LUT3 n88_s0 (
    .F(n88_3),
    .I0(ff_yjk_b[2]),
    .I1(n88_4),
    .I2(n73_5) 
);
defparam n88_s0.INIT=8'hA3;
  LUT3 n89_s0 (
    .F(n89_3),
    .I0(ff_yjk_b[1]),
    .I1(n89_4),
    .I2(n73_5) 
);
defparam n89_s0.INIT=8'hA3;
  LUT3 n90_s0 (
    .F(n90_3),
    .I0(ff_yjk_b[0]),
    .I1(n90_4),
    .I2(n73_5) 
);
defparam n90_s0.INIT=8'hA3;
  LUT4 n227_s0 (
    .F(n227_3),
    .I0(n227_4),
    .I1(n227_5),
    .I2(n227_6),
    .I3(n227_7) 
);
defparam n227_s0.INIT=16'hEE0F;
  LUT4 n228_s0 (
    .F(n228_3),
    .I0(n228_4),
    .I1(n228_5),
    .I2(n228_6),
    .I3(n227_7) 
);
defparam n228_s0.INIT=16'hEE0F;
  LUT4 n247_s0 (
    .F(n247_3),
    .I0(n247_4),
    .I1(w_sp_color_code[3]),
    .I2(w_color_code_graphic4567[7]),
    .I3(w_sp_color_code_en) 
);
defparam n247_s0.INIT=16'h44F0;
  LUT3 n248_s0 (
    .F(n248_3),
    .I0(w_color_code_graphic4567[6]),
    .I1(w_sp_color_code[2]),
    .I2(w_sp_color_code_en) 
);
defparam n248_s0.INIT=8'hCA;
  LUT3 n249_s0 (
    .F(n249_3),
    .I0(w_color_code_graphic4567[5]),
    .I1(w_sp_color_code[2]),
    .I2(w_sp_color_code_en) 
);
defparam n249_s0.INIT=8'hCA;
  LUT4 n250_s0 (
    .F(n250_3),
    .I0(n250_4),
    .I1(w_sp_color_code[3]),
    .I2(w_color_code_graphic4567[4]),
    .I3(w_sp_color_code_en) 
);
defparam n250_s0.INIT=16'h44F0;
  LUT3 n251_s0 (
    .F(n251_3),
    .I0(n250_4),
    .I1(w_color_code_graphic4567[3]),
    .I2(w_sp_color_code_en) 
);
defparam n251_s0.INIT=8'h5C;
  LUT3 n252_s0 (
    .F(n252_3),
    .I0(n250_4),
    .I1(w_color_code_graphic4567[2]),
    .I2(w_sp_color_code_en) 
);
defparam n252_s0.INIT=8'h5C;
  LUT4 n253_s0 (
    .F(n253_3),
    .I0(w_sp_color_code[3]),
    .I1(w_sp_color_code[0]),
    .I2(w_color_code_graphic4567[1]),
    .I3(w_sp_color_code_en) 
);
defparam n253_s0.INIT=16'h88F0;
  LUT4 n254_s0 (
    .F(n254_3),
    .I0(n254_4),
    .I1(w_sp_color_code[0]),
    .I2(w_color_code_graphic4567[0]),
    .I3(w_sp_color_code_en) 
);
defparam n254_s0.INIT=16'hEEF0;
  LUT3 n297_s0 (
    .F(n297_3),
    .I0(w_yjk_r[5]),
    .I1(reg_r7_frame_col_Z[4]),
    .I2(n290_4) 
);
defparam n297_s0.INIT=8'hAC;
  LUT3 n298_s0 (
    .F(n298_3),
    .I0(w_yjk_r[4]),
    .I1(reg_r7_frame_col_Z[3]),
    .I2(n290_4) 
);
defparam n298_s0.INIT=8'hAC;
  LUT3 n299_s0 (
    .F(n299_3),
    .I0(w_yjk_r[3]),
    .I1(reg_r7_frame_col_Z[2]),
    .I2(n290_4) 
);
defparam n299_s0.INIT=8'hAC;
  LUT3 n303_s0 (
    .F(n303_3),
    .I0(w_yjk_g[5]),
    .I1(reg_r7_frame_col_Z[7]),
    .I2(n290_4) 
);
defparam n303_s0.INIT=8'hAC;
  LUT3 n304_s0 (
    .F(n304_3),
    .I0(w_yjk_g[4]),
    .I1(reg_r7_frame_col_Z[6]),
    .I2(n290_4) 
);
defparam n304_s0.INIT=8'hAC;
  LUT3 n305_s0 (
    .F(n305_3),
    .I0(w_yjk_g[3]),
    .I1(reg_r7_frame_col_Z[5]),
    .I2(n290_4) 
);
defparam n305_s0.INIT=8'hAC;
  LUT3 n309_s0 (
    .F(n309_3),
    .I0(w_yjk_b[5]),
    .I1(reg_r7_frame_col_Z[1]),
    .I2(n290_4) 
);
defparam n309_s0.INIT=8'hAC;
  LUT3 n310_s0 (
    .F(n310_3),
    .I0(w_yjk_b[4]),
    .I1(reg_r7_frame_col_Z[0]),
    .I2(n290_4) 
);
defparam n310_s0.INIT=8'hAC;
  LUT3 n311_s0 (
    .F(n311_3),
    .I0(w_yjk_b[3]),
    .I1(reg_r7_frame_col_Z[1]),
    .I2(n290_4) 
);
defparam n311_s0.INIT=8'hAC;
  LUT3 n333_s0 (
    .F(n333_3),
    .I0(w_yjk_en),
    .I1(reg_r25_yjk_Z),
    .I2(n290_4) 
);
defparam n333_s0.INIT=8'hA3;
  LUT3 ff_yjk_r_5_s2 (
    .F(ff_yjk_r_5_6),
    .I0(n290_4),
    .I1(reg_r25_yjk_Z),
    .I2(n492_5) 
);
defparam ff_yjk_r_5_s2.INIT=8'hB0;
  LUT4 n226_s2 (
    .F(n226_7),
    .I0(n226_8),
    .I1(reg_r7_frame_col_Z[2]),
    .I2(n227_7),
    .I3(n226_9) 
);
defparam n226_s2.INIT=16'h0C0A;
  LUT4 n225_s2 (
    .F(n225_7),
    .I0(reg_r7_frame_col_Z[3]),
    .I1(n225_11),
    .I2(n227_7),
    .I3(n226_9) 
);
defparam n225_s2.INIT=16'h0A0C;
  LUT3 n73_s1 (
    .F(n73_4),
    .I0(ff_palette_rdata_r[4]),
    .I1(ff_grp7_color_code[4]),
    .I2(n73_6) 
);
defparam n73_s1.INIT=8'h35;
  LUT4 n73_s2 (
    .F(n73_5),
    .I0(ff_sprite_color_out),
    .I1(n73_7),
    .I2(n313_6),
    .I3(ff_yjk_en) 
);
defparam n73_s2.INIT=16'h1000;
  LUT3 n74_s1 (
    .F(n74_4),
    .I0(ff_palette_rdata_r[3]),
    .I1(ff_grp7_color_code[3]),
    .I2(n73_6) 
);
defparam n74_s1.INIT=8'h35;
  LUT3 n75_s1 (
    .F(n75_4),
    .I0(ff_palette_rdata_r[2]),
    .I1(ff_grp7_color_code[2]),
    .I2(n73_6) 
);
defparam n75_s1.INIT=8'h35;
  LUT3 n76_s1 (
    .F(n76_4),
    .I0(ff_palette_rdata_r[1]),
    .I1(ff_grp7_color_code[4]),
    .I2(n73_6) 
);
defparam n76_s1.INIT=8'h35;
  LUT3 n77_s1 (
    .F(n77_4),
    .I0(ff_palette_rdata_r[0]),
    .I1(ff_grp7_color_code[3]),
    .I2(n73_6) 
);
defparam n77_s1.INIT=8'h35;
  LUT3 n78_s1 (
    .F(n78_4),
    .I0(ff_grp7_color_code[2]),
    .I1(ff_palette_rdata_r[4]),
    .I2(n73_6) 
);
defparam n78_s1.INIT=8'h53;
  LUT3 n79_s1 (
    .F(n79_4),
    .I0(ff_palette_rdata_g[4]),
    .I1(ff_grp7_color_code[7]),
    .I2(n73_6) 
);
defparam n79_s1.INIT=8'h35;
  LUT3 n80_s1 (
    .F(n80_4),
    .I0(ff_palette_rdata_g[3]),
    .I1(ff_grp7_color_code[6]),
    .I2(n73_6) 
);
defparam n80_s1.INIT=8'h35;
  LUT3 n81_s1 (
    .F(n81_4),
    .I0(ff_palette_rdata_g[2]),
    .I1(ff_grp7_color_code[5]),
    .I2(n73_6) 
);
defparam n81_s1.INIT=8'h35;
  LUT3 n82_s1 (
    .F(n82_4),
    .I0(ff_palette_rdata_g[1]),
    .I1(ff_grp7_color_code[7]),
    .I2(n73_6) 
);
defparam n82_s1.INIT=8'h35;
  LUT3 n83_s1 (
    .F(n83_4),
    .I0(ff_palette_rdata_g[0]),
    .I1(ff_grp7_color_code[6]),
    .I2(n73_6) 
);
defparam n83_s1.INIT=8'h35;
  LUT3 n84_s1 (
    .F(n84_4),
    .I0(ff_grp7_color_code[5]),
    .I1(ff_palette_rdata_g[4]),
    .I2(n73_6) 
);
defparam n84_s1.INIT=8'h53;
  LUT3 n85_s1 (
    .F(n85_4),
    .I0(ff_palette_rdata_b[4]),
    .I1(ff_grp7_color_code[1]),
    .I2(n73_6) 
);
defparam n85_s1.INIT=8'h35;
  LUT3 n86_s1 (
    .F(n86_4),
    .I0(ff_palette_rdata_b[3]),
    .I1(ff_grp7_color_code[0]),
    .I2(n73_6) 
);
defparam n86_s1.INIT=8'h35;
  LUT3 n87_s1 (
    .F(n87_4),
    .I0(ff_palette_rdata_b[2]),
    .I1(ff_grp7_color_code[1]),
    .I2(n73_6) 
);
defparam n87_s1.INIT=8'h35;
  LUT3 n88_s1 (
    .F(n88_4),
    .I0(ff_palette_rdata_b[1]),
    .I1(ff_grp7_color_code[0]),
    .I2(n73_6) 
);
defparam n88_s1.INIT=8'h35;
  LUT3 n89_s1 (
    .F(n89_4),
    .I0(ff_palette_rdata_b[0]),
    .I1(ff_grp7_color_code[1]),
    .I2(n73_6) 
);
defparam n89_s1.INIT=8'h35;
  LUT3 n90_s1 (
    .F(n90_4),
    .I0(ff_grp7_color_code[0]),
    .I1(ff_palette_rdata_b[4]),
    .I2(n73_6) 
);
defparam n90_s1.INIT=8'h53;
  LUT4 n227_s1 (
    .F(n227_4),
    .I0(n227_8),
    .I1(n227_9),
    .I2(w_dot_state[1]),
    .I3(n290_4) 
);
defparam n227_s1.INIT=16'h3500;
  LUT4 n227_s2 (
    .F(n227_5),
    .I0(n290_4),
    .I1(reg_r8_col0_on_Z),
    .I2(n228_4),
    .I3(n227_10) 
);
defparam n227_s2.INIT=16'h0007;
  LUT4 n227_s3 (
    .F(n227_6),
    .I0(n227_11),
    .I1(n227_12),
    .I2(reg_r7_frame_col_Z[1]),
    .I3(n227_13) 
);
defparam n227_s3.INIT=16'h00EF;
  LUT2 n227_s4 (
    .F(n227_7),
    .I0(reg_r0_disp_mode[1]),
    .I1(w_vdp_mode_is_highres) 
);
defparam n227_s4.INIT=4'h4;
  LUT4 n228_s1 (
    .F(n228_4),
    .I0(n228_7),
    .I1(n226_8),
    .I2(w_dot_state[1]),
    .I3(n290_4) 
);
defparam n228_s1.INIT=16'hC500;
  LUT4 n228_s2 (
    .F(n228_5),
    .I0(n290_4),
    .I1(reg_r8_col0_on_Z),
    .I2(n227_4),
    .I3(n228_8) 
);
defparam n228_s2.INIT=16'h0007;
  LUT4 n228_s3 (
    .F(n228_6),
    .I0(n227_11),
    .I1(n227_13),
    .I2(reg_r7_frame_col_Z[0]),
    .I3(n227_12) 
);
defparam n228_s3.INIT=16'h00EF;
  LUT3 n247_s1 (
    .F(n247_4),
    .I0(w_sp_color_code[0]),
    .I1(w_sp_color_code[1]),
    .I2(w_sp_color_code[2]) 
);
defparam n247_s1.INIT=8'h0E;
  LUT4 n250_s1 (
    .F(n250_4),
    .I0(w_sp_color_code[2]),
    .I1(w_sp_color_code[0]),
    .I2(w_sp_color_code[3]),
    .I3(w_sp_color_code[1]) 
);
defparam n250_s1.INIT=16'h00EF;
  LUT3 n254_s1 (
    .F(n254_4),
    .I0(w_sp_color_code[2]),
    .I1(w_sp_color_code[1]),
    .I2(w_sp_color_code[3]) 
);
defparam n254_s1.INIT=8'h10;
  LUT3 n290_s1 (
    .F(n290_4),
    .I0(w_window_x),
    .I1(w_prewindow_y),
    .I2(reg_r1_disp_on_Z) 
);
defparam n290_s1.INIT=8'h80;
  LUT4 n226_s3 (
    .F(n226_8),
    .I0(w_sp_color_code_en),
    .I1(n226_10),
    .I2(n226_11),
    .I3(n226_12) 
);
defparam n226_s3.INIT=16'h001F;
  LUT3 n226_s4 (
    .F(n226_9),
    .I0(n227_11),
    .I1(n227_12),
    .I2(n227_13) 
);
defparam n226_s4.INIT=8'h01;
  LUT3 n73_s3 (
    .F(n73_6),
    .I0(reg_r25_yjk_Z),
    .I1(reg_r0_disp_mode[2]),
    .I2(n781_23) 
);
defparam n73_s3.INIT=8'h40;
  LUT4 n73_s4 (
    .F(n73_7),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r1_disp_mode[1]) 
);
defparam n73_s4.INIT=16'h8A7F;
  LUT3 n227_s5 (
    .F(n227_8),
    .I0(n227_14),
    .I1(w_sp_color_code[1]),
    .I2(w_sp_color_code_en) 
);
defparam n227_s5.INIT=8'h3A;
  LUT3 n227_s6 (
    .F(n227_9),
    .I0(n227_15),
    .I1(w_sp_color_code[3]),
    .I2(w_sp_color_code_en) 
);
defparam n227_s6.INIT=8'h3A;
  LUT3 n227_s7 (
    .F(n227_10),
    .I0(reg_r7_frame_col_Z[1]),
    .I1(reg_r7_frame_col_Z[3]),
    .I2(w_dot_state[1]) 
);
defparam n227_s7.INIT=8'h35;
  LUT4 n227_s8 (
    .F(n227_11),
    .I0(n226_8),
    .I1(n227_16),
    .I2(n227_19),
    .I3(n290_4) 
);
defparam n227_s8.INIT=16'hEF00;
  LUT4 n227_s9 (
    .F(n227_12),
    .I0(n228_7),
    .I1(w_color_code_text12[0]),
    .I2(n225_9),
    .I3(n290_4) 
);
defparam n227_s9.INIT=16'hC500;
  LUT4 n227_s10 (
    .F(n227_13),
    .I0(n227_8),
    .I1(w_color_code_text12[1]),
    .I2(n225_9),
    .I3(n290_4) 
);
defparam n227_s10.INIT=16'hC500;
  LUT3 n228_s4 (
    .F(n228_7),
    .I0(n228_9),
    .I1(w_sp_color_code[0]),
    .I2(w_sp_color_code_en) 
);
defparam n228_s4.INIT=8'h3A;
  LUT3 n228_s5 (
    .F(n228_8),
    .I0(reg_r7_frame_col_Z[0]),
    .I1(reg_r7_frame_col_Z[2]),
    .I2(w_dot_state[1]) 
);
defparam n228_s5.INIT=8'h35;
  LUT4 n226_s5 (
    .F(n226_10),
    .I0(w_color_code_graphic123m[2]),
    .I1(w_color_code_graphic4567[2]),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_13) 
);
defparam n226_s5.INIT=16'h3533;
  LUT4 n226_s6 (
    .F(n226_11),
    .I0(reg_r0_disp_mode[3]),
    .I1(n272_9),
    .I2(w_sp_color_code_en),
    .I3(w_sp_color_code[2]) 
);
defparam n226_s6.INIT=16'h0BBB;
  LUT3 n226_s7 (
    .F(n226_12),
    .I0(w_color_code_text12[2]),
    .I1(reg_r0_disp_mode[3]),
    .I2(n272_9) 
);
defparam n226_s7.INIT=8'h10;
  LUT2 n225_s4 (
    .F(n225_9),
    .I0(reg_r0_disp_mode[3]),
    .I1(n272_9) 
);
defparam n225_s4.INIT=4'h4;
  LUT4 n227_s11 (
    .F(n227_14),
    .I0(w_color_code_graphic123m[1]),
    .I1(w_color_code_graphic4567[1]),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_13) 
);
defparam n227_s11.INIT=16'h3533;
  LUT4 n227_s12 (
    .F(n227_15),
    .I0(w_color_code_graphic123m[3]),
    .I1(w_color_code_graphic4567[3]),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_13) 
);
defparam n227_s12.INIT=16'h3533;
  LUT4 n227_s13 (
    .F(n227_16),
    .I0(n227_15),
    .I1(w_sp_color_code[3]),
    .I2(n225_9),
    .I3(w_sp_color_code_en) 
);
defparam n227_s13.INIT=16'h0C05;
  LUT4 n228_s6 (
    .F(n228_9),
    .I0(w_color_code_graphic123m[0]),
    .I1(w_color_code_graphic4567[0]),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_13) 
);
defparam n228_s6.INIT=16'h3533;
  LUT4 n226_s8 (
    .F(n226_13),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n226_s8.INIT=16'h001F;
  LUT3 n492_s1 (
    .F(n492_5),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(w_vdp_enable) 
);
defparam n492_s1.INIT=8'h90;
  LUT4 n227_s15 (
    .F(n227_19),
    .I0(reg_r0_disp_mode[3]),
    .I1(n272_9),
    .I2(w_color_code_text12[3]),
    .I3(reg_r8_col0_on_Z) 
);
defparam n227_s15.INIT=16'h00BF;
  LUT4 n225_s5 (
    .F(n225_11),
    .I0(n227_9),
    .I1(w_color_code_text12[3]),
    .I2(reg_r0_disp_mode[3]),
    .I3(n272_9) 
);
defparam n225_s5.INIT=16'h5C55;
  LUT4 n300_s2 (
    .F(n300_8),
    .I0(w_yjk_r[2]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n300_s2.INIT=16'h8000;
  LUT4 n301_s2 (
    .F(n301_8),
    .I0(w_yjk_r[1]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n301_s2.INIT=16'h8000;
  LUT4 n302_s2 (
    .F(n302_8),
    .I0(w_yjk_r[0]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n302_s2.INIT=16'h8000;
  LUT4 n306_s2 (
    .F(n306_8),
    .I0(w_yjk_g[2]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n306_s2.INIT=16'h8000;
  LUT4 n307_s2 (
    .F(n307_8),
    .I0(w_yjk_g[1]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n307_s2.INIT=16'h8000;
  LUT4 n308_s2 (
    .F(n308_8),
    .I0(w_yjk_g[0]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n308_s2.INIT=16'h8000;
  LUT4 n312_s2 (
    .F(n312_8),
    .I0(w_yjk_b[2]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n312_s2.INIT=16'h8000;
  LUT4 n313_s2 (
    .F(n313_8),
    .I0(w_yjk_b[1]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n313_s2.INIT=16'h8000;
  LUT4 n314_s2 (
    .F(n314_8),
    .I0(w_yjk_b[0]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n314_s2.INIT=16'h8000;
  LUT4 n290_s2 (
    .F(n290_6),
    .I0(w_sp_color_code_en),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n290_s2.INIT=16'h8000;
  DFF ff_palette_rdata_r_3_s0 (
    .Q(ff_palette_rdata_r[3]),
    .D(w_palette_rdata_r[3]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_r_2_s0 (
    .Q(ff_palette_rdata_r[2]),
    .D(w_palette_rdata_r[2]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_r_1_s0 (
    .Q(ff_palette_rdata_r[1]),
    .D(w_palette_rdata_r[1]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_r_0_s0 (
    .Q(ff_palette_rdata_r[0]),
    .D(w_palette_rdata_r[0]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_4_s0 (
    .Q(ff_palette_rdata_g[4]),
    .D(w_palette_rdata_g[4]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_3_s0 (
    .Q(ff_palette_rdata_g[3]),
    .D(w_palette_rdata_g[3]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_2_s0 (
    .Q(ff_palette_rdata_g[2]),
    .D(w_palette_rdata_g[2]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_1_s0 (
    .Q(ff_palette_rdata_g[1]),
    .D(w_palette_rdata_g[1]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_0_s0 (
    .Q(ff_palette_rdata_g[0]),
    .D(w_palette_rdata_g[0]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_4_s0 (
    .Q(ff_palette_rdata_b[4]),
    .D(w_palette_rdata_b[4]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_3_s0 (
    .Q(ff_palette_rdata_b[3]),
    .D(w_palette_rdata_b[3]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_2_s0 (
    .Q(ff_palette_rdata_b[2]),
    .D(w_palette_rdata_b[2]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_1_s0 (
    .Q(ff_palette_rdata_b[1]),
    .D(w_palette_rdata_b[1]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_0_s0 (
    .Q(ff_palette_rdata_b[0]),
    .D(w_palette_rdata_b[0]),
    .CLK(w_video_clk) 
);
  DFFRE ff_video_r_5_s0 (
    .Q(w_video_r_vdp[5]),
    .D(n73_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_4_s0 (
    .Q(w_video_r_vdp[4]),
    .D(n74_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_3_s0 (
    .Q(w_video_r_vdp[3]),
    .D(n75_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_2_s0 (
    .Q(w_video_r_vdp[2]),
    .D(n76_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_1_s0 (
    .Q(w_video_r_vdp[1]),
    .D(n77_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_0_s0 (
    .Q(w_video_r_vdp[0]),
    .D(n78_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_5_s0 (
    .Q(w_video_g_vdp[5]),
    .D(n79_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_4_s0 (
    .Q(w_video_g_vdp[4]),
    .D(n80_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_3_s0 (
    .Q(w_video_g_vdp[3]),
    .D(n81_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_2_s0 (
    .Q(w_video_g_vdp[2]),
    .D(n82_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_1_s0 (
    .Q(w_video_g_vdp[1]),
    .D(n83_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_0_s0 (
    .Q(w_video_g_vdp[0]),
    .D(n84_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_5_s0 (
    .Q(w_video_b_vdp[5]),
    .D(n85_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_4_s0 (
    .Q(w_video_b_vdp[4]),
    .D(n86_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_3_s0 (
    .Q(w_video_b_vdp[3]),
    .D(n87_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_2_s0 (
    .Q(w_video_b_vdp[2]),
    .D(n88_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_1_s0 (
    .Q(w_video_b_vdp[1]),
    .D(n89_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_0_s0 (
    .Q(w_video_b_vdp[0]),
    .D(n90_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_3_s0 (
    .Q(w_palette_rd_address[3]),
    .D(n225_7),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_2_s0 (
    .Q(w_palette_rd_address[2]),
    .D(n226_7),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_1_s0 (
    .Q(w_palette_rd_address[1]),
    .D(n227_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_0_s0 (
    .Q(w_palette_rd_address[0]),
    .D(n228_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_7_s0 (
    .Q(ff_grp7_color_code[7]),
    .D(n247_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_6_s0 (
    .Q(ff_grp7_color_code[6]),
    .D(n248_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_5_s0 (
    .Q(ff_grp7_color_code[5]),
    .D(n249_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_4_s0 (
    .Q(ff_grp7_color_code[4]),
    .D(n250_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_3_s0 (
    .Q(ff_grp7_color_code[3]),
    .D(n251_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_2_s0 (
    .Q(ff_grp7_color_code[2]),
    .D(n252_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_1_s0 (
    .Q(ff_grp7_color_code[1]),
    .D(n253_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_0_s0 (
    .Q(ff_grp7_color_code[0]),
    .D(n254_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_sprite_color_out_s0 (
    .Q(ff_sprite_color_out),
    .D(n290_6),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_5_s0 (
    .Q(ff_yjk_r[5]),
    .D(n297_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_4_s0 (
    .Q(ff_yjk_r[4]),
    .D(n298_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_3_s0 (
    .Q(ff_yjk_r[3]),
    .D(n299_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_2_s0 (
    .Q(ff_yjk_r[2]),
    .D(n300_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_1_s0 (
    .Q(ff_yjk_r[1]),
    .D(n301_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_0_s0 (
    .Q(ff_yjk_r[0]),
    .D(n302_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_5_s0 (
    .Q(ff_yjk_g[5]),
    .D(n303_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_4_s0 (
    .Q(ff_yjk_g[4]),
    .D(n304_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_3_s0 (
    .Q(ff_yjk_g[3]),
    .D(n305_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_2_s0 (
    .Q(ff_yjk_g[2]),
    .D(n306_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_1_s0 (
    .Q(ff_yjk_g[1]),
    .D(n307_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_0_s0 (
    .Q(ff_yjk_g[0]),
    .D(n308_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_5_s0 (
    .Q(ff_yjk_b[5]),
    .D(n309_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_4_s0 (
    .Q(ff_yjk_b[4]),
    .D(n310_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_3_s0 (
    .Q(ff_yjk_b[3]),
    .D(n311_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_2_s0 (
    .Q(ff_yjk_b[2]),
    .D(n312_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_1_s0 (
    .Q(ff_yjk_b[1]),
    .D(n313_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_0_s0 (
    .Q(ff_yjk_b[0]),
    .D(n314_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_en_s0 (
    .Q(ff_yjk_en),
    .D(n333_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFF ff_palette_rdata_r_4_s0 (
    .Q(ff_palette_rdata_r[4]),
    .D(w_palette_rdata_r[4]),
    .CLK(w_video_clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_decoder */
module vdp_text12 (
  w_video_clk,
  n36_6,
  reg_r1_bl_clks_Z,
  ff_pattern_generator_7_9,
  w_vdp_enable,
  n520_4,
  n973_5,
  ff_sp_predraw_end_8,
  n261_14,
  n969_5,
  n556_4,
  n494_25,
  slot_reset_n_d,
  w_vram_data_Z,
  reg_r7_frame_col_Z,
  reg_r12_blink_mode_Z,
  reg_r2_pattern_name_Z_0,
  reg_r2_pattern_name_Z_1,
  reg_r2_pattern_name_Z_2,
  reg_r2_pattern_name_Z_3,
  reg_r2_pattern_name_Z_6,
  w_pre_dot_counter_x,
  w_dot_state,
  reg_r4_pattern_generator_Z_0,
  reg_r4_pattern_generator_Z_1,
  reg_r4_pattern_generator_Z_2,
  reg_r4_pattern_generator_Z_5,
  w_pre_dot_counter_y,
  reg_r10r3_color_Z_3,
  reg_r10r3_color_Z_4,
  reg_r10r3_color_Z_5,
  reg_r10r3_color_Z_6,
  reg_r10r3_color_Z_7,
  reg_r10r3_color_Z_10,
  w_pre_dot_counter_yp,
  reg_r1_disp_mode,
  reg_r0_disp_mode,
  reg_r13_blink_period_Z,
  ff_tx_vram_read_en,
  ff_tx_vram_read_en2,
  n1017_4,
  n1011_5,
  n100_6,
  n100_7,
  n1018_6,
  w_vram_address_text12_0,
  w_vram_address_text12_1,
  w_vram_address_text12_2,
  w_vram_address_text12_3,
  w_vram_address_text12_4,
  w_vram_address_text12_5,
  w_vram_address_text12_6,
  w_vram_address_text12_7,
  w_vram_address_text12_8,
  w_vram_address_text12_9,
  w_vram_address_text12_10,
  w_vram_address_text12_11,
  w_vram_address_text12_12,
  w_vram_address_text12_13,
  w_vram_address_text12_16,
  w_color_code_text12
)
;
input w_video_clk;
input n36_6;
input reg_r1_bl_clks_Z;
input ff_pattern_generator_7_9;
input w_vdp_enable;
input n520_4;
input n973_5;
input ff_sp_predraw_end_8;
input n261_14;
input n969_5;
input n556_4;
input n494_25;
input slot_reset_n_d;
input [7:0] w_vram_data_Z;
input [7:0] reg_r7_frame_col_Z;
input [7:0] reg_r12_blink_mode_Z;
input reg_r2_pattern_name_Z_0;
input reg_r2_pattern_name_Z_1;
input reg_r2_pattern_name_Z_2;
input reg_r2_pattern_name_Z_3;
input reg_r2_pattern_name_Z_6;
input [8:0] w_pre_dot_counter_x;
input [1:0] w_dot_state;
input reg_r4_pattern_generator_Z_0;
input reg_r4_pattern_generator_Z_1;
input reg_r4_pattern_generator_Z_2;
input reg_r4_pattern_generator_Z_5;
input [2:0] w_pre_dot_counter_y;
input reg_r10r3_color_Z_3;
input reg_r10r3_color_Z_4;
input reg_r10r3_color_Z_5;
input reg_r10r3_color_Z_6;
input reg_r10r3_color_Z_7;
input reg_r10r3_color_Z_10;
input [8:6] w_pre_dot_counter_yp;
input [1:0] reg_r1_disp_mode;
input [3:1] reg_r0_disp_mode;
input [7:0] reg_r13_blink_period_Z;
output ff_tx_vram_read_en;
output ff_tx_vram_read_en2;
output n1017_4;
output n1011_5;
output n100_6;
output n100_7;
output n1018_6;
output w_vram_address_text12_0;
output w_vram_address_text12_1;
output w_vram_address_text12_2;
output w_vram_address_text12_3;
output w_vram_address_text12_4;
output w_vram_address_text12_5;
output w_vram_address_text12_6;
output w_vram_address_text12_7;
output w_vram_address_text12_8;
output w_vram_address_text12_9;
output w_vram_address_text12_10;
output w_vram_address_text12_11;
output w_vram_address_text12_12;
output w_vram_address_text12_13;
output w_vram_address_text12_16;
output [3:0] w_color_code_text12;
wire w_tx_color_7_2;
wire w_tx_color_6_2;
wire w_tx_color_5_2;
wire w_tx_color_4_2;
wire n86_2;
wire n87_2;
wire n88_2;
wire n89_2;
wire n1011_3;
wire n74_3;
wire n83_3;
wire n967_3;
wire n100_5;
wire n166_4;
wire n682_3;
wire n683_3;
wire n684_3;
wire n685_3;
wire n686_3;
wire n687_3;
wire n688_3;
wire n1016_3;
wire n236_24;
wire n239_19;
wire n240_19;
wire n243_19;
wire n244_19;
wire n245_19;
wire n246_19;
wire n247_19;
wire n248_19;
wire n249_19;
wire n250_19;
wire n251_19;
wire n252_19;
wire n708_11;
wire n709_10;
wire n710_10;
wire n711_10;
wire n712_10;
wire n713_10;
wire n714_10;
wire n500_4;
wire n733_4;
wire ff_dot_counter24_3_6;
wire ff_tx_prewindow_x_6;
wire ff_tx_window_x_6;
wire ff_pattern_num_7_6;
wire ff_tx_char_counter_start_of_line_11_6;
wire ff_prepattern_7_7;
wire ff_tx_vram_read_en_6;
wire ff_tx_vram_read_en2_6;
wire ff_pattern_7_6;
wire ff_ramadr_16_7;
wire n111_7;
wire n849_7;
wire n848_7;
wire n847_7;
wire n409_14;
wire n408_14;
wire n407_14;
wire n406_14;
wire n405_14;
wire n404_14;
wire n403_14;
wire n818_7;
wire n817_7;
wire n816_7;
wire n800_6;
wire n689_6;
wire n119_7;
wire n118_7;
wire n241_22;
wire n242_23;
wire n242_22;
wire n1011_4;
wire w_logical_vram_addr_nam_11_5;
wire n74_4;
wire n166_5;
wire n682_4;
wire n1016_4;
wire n236_26;
wire n708_12;
wire n500_5;
wire n500_6;
wire ff_tx_prewindow_x_7;
wire ff_tx_char_counter_start_of_line_11_7;
wire ff_tx_char_counter_start_of_line_11_8;
wire ff_blink_period_cnt_3_7;
wire ff_tx_vram_read_en_7;
wire ff_tx_vram_read_en2_8;
wire ff_pattern_7_7;
wire ff_tx_char_counter_x_6_9;
wire n847_8;
wire n406_15;
wire n405_15;
wire n403_15;
wire n800_7;
wire n800_8;
wire n74_5;
wire n1016_5;
wire n1016_6;
wire n1016_7;
wire n236_27;
wire ff_tx_char_counter_start_of_line_11_9;
wire n1016_8;
wire n1016_9;
wire n1016_10;
wire ff_ramadr_16_10;
wire ff_tx_vram_read_en2_10;
wire ff_prepattern_7_10;
wire n120_10;
wire n112_9;
wire n715_15;
wire ff_is_foreground_9;
wire n350_9;
wire n351_9;
wire n352_9;
wire n353_9;
wire n354_9;
wire n355_9;
wire n356_9;
wire n357_9;
wire n358_9;
wire n359_9;
wire n360_9;
wire n361_9;
wire ff_tx_char_counter_x_6_11;
wire n252_22;
wire n251_22;
wire n250_22;
wire n249_22;
wire n248_22;
wire n247_22;
wire n246_22;
wire n245_22;
wire n244_22;
wire n243_22;
wire n240_22;
wire n239_22;
wire n236_29;
wire ff_blink_period_cnt_3_9;
wire n850_14;
wire ff_tx_prewindow_x;
wire ff_tx_window_x;
wire ff_is_foreground;
wire ff_blink_state;
wire w_tx_char_counter_0_2;
wire w_tx_char_counter_1_2;
wire w_tx_char_counter_2_2;
wire w_tx_char_counter_3_2;
wire w_tx_char_counter_4_2;
wire w_tx_char_counter_5_2;
wire w_tx_char_counter_6_2;
wire w_tx_char_counter_7_2;
wire w_tx_char_counter_8_2;
wire w_tx_char_counter_9_2;
wire w_tx_char_counter_10_2;
wire w_tx_char_counter_11_0_COUT;
wire n241_20;
wire n242_20;
wire n819_9;
wire n446_13;
wire [11:10] w_logical_vram_addr_nam;
wire [4:0] ff_dot_counter24;
wire [7:0] ff_pattern_num;
wire [6:0] ff_tx_char_counter_x;
wire [7:0] ff_preblink;
wire [11:0] ff_tx_char_counter_start_of_line;
wire [7:0] ff_prepattern;
wire [7:0] ff_pattern;
wire [7:0] ff_blink;
wire [3:0] ff_blink_clk_cnt;
wire [3:0] ff_blink_period_cnt;
wire [11:0] w_tx_char_counter;
wire VCC;
wire GND;
  LUT3 w_color_code_text12_3_s1 (
    .F(w_tx_color_7_2),
    .I0(reg_r7_frame_col_Z[7]),
    .I1(reg_r12_blink_mode_Z[7]),
    .I2(n74_3) 
);
defparam w_color_code_text12_3_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_2_s1 (
    .F(w_tx_color_6_2),
    .I0(reg_r7_frame_col_Z[6]),
    .I1(reg_r12_blink_mode_Z[6]),
    .I2(n74_3) 
);
defparam w_color_code_text12_2_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_1_s1 (
    .F(w_tx_color_5_2),
    .I0(reg_r7_frame_col_Z[5]),
    .I1(reg_r12_blink_mode_Z[5]),
    .I2(n74_3) 
);
defparam w_color_code_text12_1_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_0_s1 (
    .F(w_tx_color_4_2),
    .I0(reg_r7_frame_col_Z[4]),
    .I1(reg_r12_blink_mode_Z[4]),
    .I2(n74_3) 
);
defparam w_color_code_text12_0_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_3_s0 (
    .F(n86_2),
    .I0(reg_r7_frame_col_Z[3]),
    .I1(reg_r12_blink_mode_Z[3]),
    .I2(n967_3) 
);
defparam w_color_code_text12_3_s0.INIT=8'hCA;
  LUT3 w_color_code_text12_2_s0 (
    .F(n87_2),
    .I0(reg_r7_frame_col_Z[2]),
    .I1(reg_r12_blink_mode_Z[2]),
    .I2(n967_3) 
);
defparam w_color_code_text12_2_s0.INIT=8'hCA;
  LUT3 w_color_code_text12_1_s0 (
    .F(n88_2),
    .I0(reg_r7_frame_col_Z[1]),
    .I1(reg_r12_blink_mode_Z[1]),
    .I2(n967_3) 
);
defparam w_color_code_text12_1_s0.INIT=8'hCA;
  LUT3 w_color_code_text12_0_s0 (
    .F(n89_2),
    .I0(reg_r7_frame_col_Z[0]),
    .I1(reg_r12_blink_mode_Z[0]),
    .I2(n967_3) 
);
defparam w_color_code_text12_0_s0.INIT=8'hCA;
  LUT4 n1011_s0 (
    .F(n1011_3),
    .I0(n1011_4),
    .I1(reg_r1_bl_clks_Z),
    .I2(n1011_5),
    .I3(ff_pattern_generator_7_9) 
);
defparam n1011_s0.INIT=16'hE000;
  LUT3 n241_s21 (
    .F(w_logical_vram_addr_nam[11]),
    .I0(reg_r2_pattern_name_Z_1),
    .I1(w_tx_char_counter[11]),
    .I2(w_logical_vram_addr_nam_11_5) 
);
defparam n241_s21.INIT=8'hAC;
  LUT3 n242_s20 (
    .F(w_logical_vram_addr_nam[10]),
    .I0(reg_r2_pattern_name_Z_0),
    .I1(w_tx_char_counter[10]),
    .I2(w_logical_vram_addr_nam_11_5) 
);
defparam n242_s20.INIT=8'hAC;
  LUT3 n74_s0 (
    .F(n74_3),
    .I0(ff_blink_state),
    .I1(ff_blink[7]),
    .I2(n74_4) 
);
defparam n74_s0.INIT=8'h80;
  LUT2 n83_s0 (
    .F(n83_3),
    .I0(ff_tx_window_x),
    .I1(ff_is_foreground) 
);
defparam n83_s0.INIT=4'h8;
  LUT3 n967_s0 (
    .F(n967_3),
    .I0(ff_is_foreground),
    .I1(ff_tx_window_x),
    .I2(n74_3) 
);
defparam n967_s0.INIT=8'h40;
  LUT3 n100_s2 (
    .F(n100_5),
    .I0(w_pre_dot_counter_x[2]),
    .I1(n100_6),
    .I2(n100_7) 
);
defparam n100_s2.INIT=8'h80;
  LUT3 n166_s1 (
    .F(n166_4),
    .I0(w_pre_dot_counter_x[8]),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n166_5) 
);
defparam n166_s1.INIT=8'h40;
  LUT3 n682_s0 (
    .F(n682_3),
    .I0(ff_preblink[7]),
    .I1(ff_blink[6]),
    .I2(n682_4) 
);
defparam n682_s0.INIT=8'hAC;
  LUT3 n683_s0 (
    .F(n683_3),
    .I0(ff_preblink[6]),
    .I1(ff_blink[5]),
    .I2(n682_4) 
);
defparam n683_s0.INIT=8'hAC;
  LUT3 n684_s0 (
    .F(n684_3),
    .I0(ff_preblink[5]),
    .I1(ff_blink[4]),
    .I2(n682_4) 
);
defparam n684_s0.INIT=8'hAC;
  LUT3 n685_s0 (
    .F(n685_3),
    .I0(ff_preblink[4]),
    .I1(ff_blink[3]),
    .I2(n682_4) 
);
defparam n685_s0.INIT=8'hAC;
  LUT3 n686_s0 (
    .F(n686_3),
    .I0(ff_preblink[3]),
    .I1(ff_blink[2]),
    .I2(n682_4) 
);
defparam n686_s0.INIT=8'hAC;
  LUT3 n687_s0 (
    .F(n687_3),
    .I0(ff_preblink[2]),
    .I1(ff_blink[1]),
    .I2(n682_4) 
);
defparam n687_s0.INIT=8'hAC;
  LUT3 n688_s0 (
    .F(n688_3),
    .I0(ff_preblink[1]),
    .I1(ff_blink[0]),
    .I2(n682_4) 
);
defparam n688_s0.INIT=8'hAC;
  LUT3 n1017_s1 (
    .F(n1017_4),
    .I0(w_dot_state[1]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[0]) 
);
defparam n1017_s1.INIT=8'h40;
  LUT2 n1016_s0 (
    .F(n1016_3),
    .I0(n1011_3),
    .I1(n1016_4) 
);
defparam n1016_s0.INIT=4'h8;
  LUT3 n236_s20 (
    .F(n236_24),
    .I0(reg_r4_pattern_generator_Z_5),
    .I1(n236_29),
    .I2(n236_26) 
);
defparam n236_s20.INIT=8'h3A;
  LUT3 n239_s15 (
    .F(n239_19),
    .I0(reg_r4_pattern_generator_Z_2),
    .I1(n239_22),
    .I2(n236_26) 
);
defparam n239_s15.INIT=8'h3A;
  LUT3 n240_s15 (
    .F(n240_19),
    .I0(reg_r4_pattern_generator_Z_1),
    .I1(n240_22),
    .I2(n236_26) 
);
defparam n240_s15.INIT=8'h3A;
  LUT3 n243_s15 (
    .F(n243_19),
    .I0(ff_pattern_num[6]),
    .I1(n243_22),
    .I2(n236_26) 
);
defparam n243_s15.INIT=8'h3A;
  LUT3 n244_s15 (
    .F(n244_19),
    .I0(ff_pattern_num[5]),
    .I1(n244_22),
    .I2(n236_26) 
);
defparam n244_s15.INIT=8'h3A;
  LUT3 n245_s15 (
    .F(n245_19),
    .I0(ff_pattern_num[4]),
    .I1(n245_22),
    .I2(n236_26) 
);
defparam n245_s15.INIT=8'h3A;
  LUT3 n246_s15 (
    .F(n246_19),
    .I0(ff_pattern_num[3]),
    .I1(n246_22),
    .I2(n236_26) 
);
defparam n246_s15.INIT=8'h3A;
  LUT3 n247_s15 (
    .F(n247_19),
    .I0(ff_pattern_num[2]),
    .I1(n247_22),
    .I2(n236_26) 
);
defparam n247_s15.INIT=8'h3A;
  LUT3 n248_s15 (
    .F(n248_19),
    .I0(ff_pattern_num[1]),
    .I1(n248_22),
    .I2(n236_26) 
);
defparam n248_s15.INIT=8'h3A;
  LUT3 n249_s15 (
    .F(n249_19),
    .I0(ff_pattern_num[0]),
    .I1(n249_22),
    .I2(n236_26) 
);
defparam n249_s15.INIT=8'h3A;
  LUT3 n250_s15 (
    .F(n250_19),
    .I0(w_pre_dot_counter_y[2]),
    .I1(n250_22),
    .I2(n236_26) 
);
defparam n250_s15.INIT=8'h3A;
  LUT3 n251_s15 (
    .F(n251_19),
    .I0(w_pre_dot_counter_y[1]),
    .I1(n251_22),
    .I2(n236_26) 
);
defparam n251_s15.INIT=8'h3A;
  LUT3 n252_s15 (
    .F(n252_19),
    .I0(w_pre_dot_counter_y[0]),
    .I1(n252_22),
    .I2(n236_26) 
);
defparam n252_s15.INIT=8'h3A;
  LUT3 n708_s7 (
    .F(n708_11),
    .I0(ff_prepattern[7]),
    .I1(ff_pattern[6]),
    .I2(n708_12) 
);
defparam n708_s7.INIT=8'hAC;
  LUT3 n709_s6 (
    .F(n709_10),
    .I0(ff_prepattern[6]),
    .I1(ff_pattern[5]),
    .I2(n708_12) 
);
defparam n709_s6.INIT=8'hAC;
  LUT3 n710_s6 (
    .F(n710_10),
    .I0(ff_prepattern[5]),
    .I1(ff_pattern[4]),
    .I2(n708_12) 
);
defparam n710_s6.INIT=8'hAC;
  LUT3 n711_s6 (
    .F(n711_10),
    .I0(ff_prepattern[4]),
    .I1(ff_pattern[3]),
    .I2(n708_12) 
);
defparam n711_s6.INIT=8'hAC;
  LUT3 n712_s6 (
    .F(n712_10),
    .I0(ff_prepattern[3]),
    .I1(ff_pattern[2]),
    .I2(n708_12) 
);
defparam n712_s6.INIT=8'hAC;
  LUT3 n713_s6 (
    .F(n713_10),
    .I0(ff_prepattern[2]),
    .I1(ff_pattern[1]),
    .I2(n708_12) 
);
defparam n713_s6.INIT=8'hAC;
  LUT3 n714_s6 (
    .F(n714_10),
    .I0(ff_prepattern[1]),
    .I1(ff_pattern[0]),
    .I2(n708_12) 
);
defparam n714_s6.INIT=8'hAC;
  LUT4 n500_s1 (
    .F(n500_4),
    .I0(ff_dot_counter24[2]),
    .I1(n1018_6),
    .I2(n500_5),
    .I3(n500_6) 
);
defparam n500_s1.INIT=16'h4000;
  LUT4 n733_s1 (
    .F(n733_4),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]),
    .I3(ff_pattern_generator_7_9) 
);
defparam n733_s1.INIT=16'h1400;
  LUT4 ff_dot_counter24_3_s2 (
    .F(ff_dot_counter24_3_6),
    .I0(ff_dot_counter24[2]),
    .I1(n500_6),
    .I2(n100_5),
    .I3(n1018_6) 
);
defparam ff_dot_counter24_3_s2.INIT=16'hF800;
  LUT4 ff_tx_prewindow_x_s2 (
    .F(ff_tx_prewindow_x_6),
    .I0(ff_tx_prewindow_x_7),
    .I1(w_pre_dot_counter_x[2]),
    .I2(n100_7),
    .I3(n1018_6) 
);
defparam ff_tx_prewindow_x_s2.INIT=16'h4000;
  LUT4 ff_tx_window_x_s2 (
    .F(ff_tx_window_x_6),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n166_5),
    .I3(n1017_4) 
);
defparam ff_tx_window_x_s2.INIT=16'h6000;
  LUT4 ff_pattern_num_7_s2 (
    .F(ff_pattern_num_7_6),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[2]),
    .I2(ff_dot_counter24[1]),
    .I3(n1018_6) 
);
defparam ff_pattern_num_7_s2.INIT=16'h1800;
  LUT4 ff_tx_char_counter_start_of_line_11_s2 (
    .F(ff_tx_char_counter_start_of_line_11_6),
    .I0(n1011_4),
    .I1(ff_tx_char_counter_start_of_line_11_7),
    .I2(ff_tx_char_counter_start_of_line_11_8),
    .I3(n520_4) 
);
defparam ff_tx_char_counter_start_of_line_11_s2.INIT=16'hF800;
  LUT4 ff_prepattern_7_s3 (
    .F(ff_prepattern_7_7),
    .I0(n74_4),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[1]),
    .I3(ff_prepattern_7_10) 
);
defparam ff_prepattern_7_s3.INIT=16'hC200;
  LUT4 ff_tx_vram_read_en_s2 (
    .F(ff_tx_vram_read_en_6),
    .I0(w_dot_state[0]),
    .I1(ff_tx_vram_read_en_7),
    .I2(w_dot_state[1]),
    .I3(w_vdp_enable) 
);
defparam ff_tx_vram_read_en_s2.INIT=16'h0E00;
  LUT4 ff_tx_vram_read_en2_s2 (
    .F(ff_tx_vram_read_en2_6),
    .I0(ff_dot_counter24[2]),
    .I1(ff_tx_vram_read_en2_10),
    .I2(ff_tx_vram_read_en2_8),
    .I3(n1017_4) 
);
defparam ff_tx_vram_read_en2_s2.INIT=16'hFFE0;
  LUT4 ff_pattern_7_s2 (
    .F(ff_pattern_7_6),
    .I0(w_dot_state[1]),
    .I1(ff_pattern_7_7),
    .I2(n708_12),
    .I3(w_vdp_enable) 
);
defparam ff_pattern_7_s2.INIT=16'h4F00;
  LUT3 ff_ramadr_16_s4 (
    .F(ff_ramadr_16_7),
    .I0(ff_ramadr_16_10),
    .I1(ff_tx_prewindow_x),
    .I2(ff_pattern_generator_7_9) 
);
defparam ff_ramadr_16_s4.INIT=8'h80;
  LUT3 n111_s2 (
    .F(n111_7),
    .I0(n100_5),
    .I1(ff_dot_counter24[3]),
    .I2(ff_dot_counter24[4]) 
);
defparam n111_s2.INIT=8'h14;
  LUT3 n849_s2 (
    .F(n849_7),
    .I0(n1016_4),
    .I1(ff_blink_period_cnt[0]),
    .I2(ff_blink_period_cnt[1]) 
);
defparam n849_s2.INIT=8'h14;
  LUT4 n848_s2 (
    .F(n848_7),
    .I0(ff_blink_period_cnt[0]),
    .I1(ff_blink_period_cnt[1]),
    .I2(n1016_4),
    .I3(ff_blink_period_cnt[2]) 
);
defparam n848_s2.INIT=16'h0708;
  LUT3 n847_s2 (
    .F(n847_7),
    .I0(n1016_4),
    .I1(n847_8),
    .I2(ff_blink_period_cnt[3]) 
);
defparam n847_s2.INIT=8'h14;
  LUT2 n409_s8 (
    .F(n409_14),
    .I0(w_dot_state[1]),
    .I1(ff_tx_char_counter_x[0]) 
);
defparam n409_s8.INIT=4'h1;
  LUT3 n408_s8 (
    .F(n408_14),
    .I0(w_dot_state[1]),
    .I1(ff_tx_char_counter_x[1]),
    .I2(ff_tx_char_counter_x[0]) 
);
defparam n408_s8.INIT=8'h14;
  LUT4 n407_s8 (
    .F(n407_14),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(w_dot_state[1]),
    .I3(ff_tx_char_counter_x[2]) 
);
defparam n407_s8.INIT=16'h0708;
  LUT3 n406_s8 (
    .F(n406_14),
    .I0(w_dot_state[1]),
    .I1(n406_15),
    .I2(ff_tx_char_counter_x[3]) 
);
defparam n406_s8.INIT=8'h14;
  LUT3 n405_s8 (
    .F(n405_14),
    .I0(w_dot_state[1]),
    .I1(ff_tx_char_counter_x[4]),
    .I2(n405_15) 
);
defparam n405_s8.INIT=8'h14;
  LUT4 n404_s8 (
    .F(n404_14),
    .I0(ff_tx_char_counter_x[4]),
    .I1(n405_15),
    .I2(w_dot_state[1]),
    .I3(ff_tx_char_counter_x[5]) 
);
defparam n404_s8.INIT=16'h0708;
  LUT3 n403_s8 (
    .F(n403_14),
    .I0(w_dot_state[1]),
    .I1(n403_15),
    .I2(ff_tx_char_counter_x[6]) 
);
defparam n403_s8.INIT=8'h14;
  LUT4 n818_s2 (
    .F(n818_7),
    .I0(ff_blink_clk_cnt[3]),
    .I1(ff_blink_clk_cnt[2]),
    .I2(ff_blink_clk_cnt[1]),
    .I3(ff_blink_clk_cnt[0]) 
);
defparam n818_s2.INIT=16'h0DF0;
  LUT3 n817_s2 (
    .F(n817_7),
    .I0(ff_blink_clk_cnt[0]),
    .I1(ff_blink_clk_cnt[1]),
    .I2(ff_blink_clk_cnt[2]) 
);
defparam n817_s2.INIT=8'h78;
  LUT4 n816_s2 (
    .F(n816_7),
    .I0(ff_blink_clk_cnt[0]),
    .I1(ff_blink_clk_cnt[1]),
    .I2(ff_blink_clk_cnt[2]),
    .I3(ff_blink_clk_cnt[3]) 
);
defparam n816_s2.INIT=16'h7D80;
  LUT3 n800_s1 (
    .F(n800_6),
    .I0(ff_blink_state),
    .I1(n800_7),
    .I2(n800_8) 
);
defparam n800_s1.INIT=8'h0D;
  LUT2 n689_s1 (
    .F(n689_6),
    .I0(ff_preblink[0]),
    .I1(n682_4) 
);
defparam n689_s1.INIT=4'h8;
  LUT4 n119_s2 (
    .F(n119_7),
    .I0(ff_dot_counter24[2]),
    .I1(n100_5),
    .I2(ff_dot_counter24[1]),
    .I3(ff_dot_counter24[0]) 
);
defparam n119_s2.INIT=16'h0130;
  LUT4 n118_s2 (
    .F(n118_7),
    .I0(ff_dot_counter24[1]),
    .I1(n100_5),
    .I2(ff_dot_counter24[2]),
    .I3(ff_dot_counter24[0]) 
);
defparam n118_s2.INIT=16'h0230;
  LUT3 n241_s20 (
    .F(n241_22),
    .I0(reg_r10r3_color_Z_5),
    .I1(reg_r4_pattern_generator_Z_0),
    .I2(n236_26) 
);
defparam n241_s20.INIT=8'hAC;
  LUT3 n241_s19 (
    .F(n242_23),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[2]),
    .I2(ff_dot_counter24[0]) 
);
defparam n241_s19.INIT=8'h1C;
  LUT3 n242_s19 (
    .F(n242_22),
    .I0(ff_pattern_num[7]),
    .I1(reg_r10r3_color_Z_4),
    .I2(n236_26) 
);
defparam n242_s19.INIT=8'hCA;
  LUT4 n1011_s1 (
    .F(n1011_4),
    .I0(w_pre_dot_counter_yp[8]),
    .I1(w_pre_dot_counter_yp[7]),
    .I2(w_pre_dot_counter_yp[6]),
    .I3(n973_5) 
);
defparam n1011_s1.INIT=16'h0100;
  LUT3 n1011_s2 (
    .F(n1011_5),
    .I0(w_pre_dot_counter_x[8]),
    .I1(ff_sp_predraw_end_8),
    .I2(n100_6) 
);
defparam n1011_s2.INIT=8'h40;
  LUT4 w_logical_vram_addr_nam_11_s2 (
    .F(w_logical_vram_addr_nam_11_5),
    .I0(reg_r1_disp_mode[0]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(reg_r1_disp_mode[1]) 
);
defparam w_logical_vram_addr_nam_11_s2.INIT=16'h0100;
  LUT4 n74_s1 (
    .F(n74_4),
    .I0(reg_r1_disp_mode[0]),
    .I1(reg_r0_disp_mode[1]),
    .I2(n74_5),
    .I3(reg_r1_disp_mode[1]) 
);
defparam n74_s1.INIT=16'h1000;
  LUT4 n100_s3 (
    .F(n100_6),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[5]),
    .I2(w_pre_dot_counter_x[6]),
    .I3(w_pre_dot_counter_x[7]) 
);
defparam n100_s3.INIT=16'h0001;
  LUT4 n100_s4 (
    .F(n100_7),
    .I0(w_pre_dot_counter_x[0]),
    .I1(w_pre_dot_counter_x[1]),
    .I2(w_pre_dot_counter_x[8]),
    .I3(w_pre_dot_counter_x[3]) 
);
defparam n100_s4.INIT=16'h0100;
  LUT4 n166_s2 (
    .F(n166_5),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_x[6]),
    .I2(w_pre_dot_counter_x[7]),
    .I3(ff_sp_predraw_end_8) 
);
defparam n166_s2.INIT=16'h0100;
  LUT4 n682_s1 (
    .F(n682_4),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[1]),
    .I2(ff_dot_counter24[2]),
    .I3(n500_5) 
);
defparam n682_s1.INIT=16'h1000;
  LUT4 n1016_s1 (
    .F(n1016_4),
    .I0(n1016_5),
    .I1(ff_blink_period_cnt[3]),
    .I2(n1016_6),
    .I3(n1016_7) 
);
defparam n1016_s1.INIT=16'hEEE8;
  LUT3 n236_s22 (
    .F(n236_26),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]) 
);
defparam n236_s22.INIT=8'h35;
  LUT3 n708_s8 (
    .F(n708_12),
    .I0(n74_4),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]) 
);
defparam n708_s8.INIT=8'hD3;
  LUT2 n500_s2 (
    .F(n500_5),
    .I0(ff_dot_counter24[3]),
    .I1(ff_dot_counter24[4]) 
);
defparam n500_s2.INIT=4'h1;
  LUT2 n500_s3 (
    .F(n500_6),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]) 
);
defparam n500_s3.INIT=4'h4;
  LUT2 ff_tx_prewindow_x_s3 (
    .F(ff_tx_prewindow_x_7),
    .I0(n261_14),
    .I1(n100_6) 
);
defparam ff_tx_prewindow_x_s3.INIT=4'h1;
  LUT2 ff_tx_char_counter_start_of_line_11_s3 (
    .F(ff_tx_char_counter_start_of_line_11_7),
    .I0(n100_6),
    .I1(ff_tx_char_counter_start_of_line_11_9) 
);
defparam ff_tx_char_counter_start_of_line_11_s3.INIT=4'h8;
  LUT3 ff_tx_char_counter_start_of_line_11_s4 (
    .F(ff_tx_char_counter_start_of_line_11_8),
    .I0(n261_14),
    .I1(n969_5),
    .I2(ff_tx_char_counter_start_of_line_11_9) 
);
defparam ff_tx_char_counter_start_of_line_11_s4.INIT=8'h80;
  LUT4 ff_blink_period_cnt_3_s3 (
    .F(ff_blink_period_cnt_3_7),
    .I0(ff_blink_clk_cnt[1]),
    .I1(ff_blink_clk_cnt[2]),
    .I2(ff_blink_clk_cnt[0]),
    .I3(ff_blink_clk_cnt[3]) 
);
defparam ff_blink_period_cnt_3_s3.INIT=16'h1000;
  LUT4 ff_tx_vram_read_en_s3 (
    .F(ff_tx_vram_read_en_7),
    .I0(ff_dot_counter24[2]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[1]),
    .I3(ff_tx_prewindow_x) 
);
defparam ff_tx_vram_read_en_s3.INIT=16'h1400;
  LUT4 ff_tx_vram_read_en2_s4 (
    .F(ff_tx_vram_read_en2_8),
    .I0(w_dot_state[1]),
    .I1(ff_dot_counter24[1]),
    .I2(w_vdp_enable),
    .I3(ff_tx_prewindow_x) 
);
defparam ff_tx_vram_read_en2_s4.INIT=16'h1000;
  LUT4 ff_pattern_7_s3 (
    .F(ff_pattern_7_7),
    .I0(n74_4),
    .I1(ff_dot_counter24[1]),
    .I2(ff_dot_counter24[2]),
    .I3(ff_dot_counter24[0]) 
);
defparam ff_pattern_7_s3.INIT=16'h0230;
  LUT4 ff_tx_char_counter_x_6_s4 (
    .F(ff_tx_char_counter_x_6_9),
    .I0(n74_4),
    .I1(ff_dot_counter24[0]),
    .I2(ff_tx_prewindow_x),
    .I3(n733_4) 
);
defparam ff_tx_char_counter_x_6_s4.INIT=16'hE000;
  LUT3 n847_s3 (
    .F(n847_8),
    .I0(ff_blink_period_cnt[0]),
    .I1(ff_blink_period_cnt[1]),
    .I2(ff_blink_period_cnt[2]) 
);
defparam n847_s3.INIT=8'h80;
  LUT3 n406_s9 (
    .F(n406_15),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(ff_tx_char_counter_x[2]) 
);
defparam n406_s9.INIT=8'h80;
  LUT4 n405_s9 (
    .F(n405_15),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(ff_tx_char_counter_x[2]),
    .I3(ff_tx_char_counter_x[3]) 
);
defparam n405_s9.INIT=16'h8000;
  LUT3 n403_s9 (
    .F(n403_15),
    .I0(ff_tx_char_counter_x[4]),
    .I1(ff_tx_char_counter_x[5]),
    .I2(n405_15) 
);
defparam n403_s9.INIT=8'h80;
  LUT4 n800_s2 (
    .F(n800_7),
    .I0(reg_r13_blink_period_Z[3]),
    .I1(reg_r13_blink_period_Z[2]),
    .I2(reg_r13_blink_period_Z[1]),
    .I3(reg_r13_blink_period_Z[0]) 
);
defparam n800_s2.INIT=16'h0001;
  LUT4 n800_s3 (
    .F(n800_8),
    .I0(reg_r13_blink_period_Z[7]),
    .I1(reg_r13_blink_period_Z[6]),
    .I2(reg_r13_blink_period_Z[5]),
    .I3(reg_r13_blink_period_Z[4]) 
);
defparam n800_s3.INIT=16'h0001;
  LUT2 n74_s2 (
    .F(n74_5),
    .I0(reg_r0_disp_mode[3]),
    .I1(reg_r0_disp_mode[2]) 
);
defparam n74_s2.INIT=4'h4;
  LUT3 n1016_s2 (
    .F(n1016_5),
    .I0(reg_r13_blink_period_Z[3]),
    .I1(reg_r13_blink_period_Z[7]),
    .I2(ff_blink_state) 
);
defparam n1016_s2.INIT=8'h35;
  LUT4 n1016_s3 (
    .F(n1016_6),
    .I0(n1016_8),
    .I1(n1016_9),
    .I2(ff_blink_period_cnt[1]),
    .I3(n1016_10) 
);
defparam n1016_s3.INIT=16'h00B2;
  LUT4 n1016_s4 (
    .F(n1016_7),
    .I0(reg_r13_blink_period_Z[2]),
    .I1(reg_r13_blink_period_Z[6]),
    .I2(ff_blink_state),
    .I3(ff_blink_period_cnt[2]) 
);
defparam n1016_s4.INIT=16'h3500;
  LUT2 n236_s23 (
    .F(n236_27),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[2]) 
);
defparam n236_s23.INIT=4'h1;
  LUT4 ff_tx_char_counter_start_of_line_11_s5 (
    .F(ff_tx_char_counter_start_of_line_11_9),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(w_pre_dot_counter_x[3]),
    .I3(n556_4) 
);
defparam ff_tx_char_counter_start_of_line_11_s5.INIT=16'h1000;
  LUT3 n1016_s5 (
    .F(n1016_8),
    .I0(reg_r13_blink_period_Z[1]),
    .I1(reg_r13_blink_period_Z[5]),
    .I2(ff_blink_state) 
);
defparam n1016_s5.INIT=8'h35;
  LUT4 n1016_s6 (
    .F(n1016_9),
    .I0(reg_r13_blink_period_Z[0]),
    .I1(reg_r13_blink_period_Z[4]),
    .I2(ff_blink_period_cnt[0]),
    .I3(ff_blink_state) 
);
defparam n1016_s6.INIT=16'h0C0A;
  LUT4 n1016_s7 (
    .F(n1016_10),
    .I0(reg_r13_blink_period_Z[2]),
    .I1(reg_r13_blink_period_Z[6]),
    .I2(ff_blink_period_cnt[2]),
    .I3(ff_blink_state) 
);
defparam n1016_s7.INIT=16'h0C0A;
  LUT4 ff_ramadr_16_s6 (
    .F(ff_ramadr_16_10),
    .I0(ff_dot_counter24[3]),
    .I1(ff_dot_counter24[4]),
    .I2(ff_dot_counter24[1]),
    .I3(n236_27) 
);
defparam ff_ramadr_16_s6.INIT=16'hF10F;
  LUT3 ff_tx_vram_read_en2_s5 (
    .F(ff_tx_vram_read_en2_10),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[3]),
    .I2(ff_dot_counter24[4]) 
);
defparam ff_tx_vram_read_en2_s5.INIT=8'h01;
  LUT4 ff_prepattern_7_s5 (
    .F(ff_prepattern_7_10),
    .I0(ff_dot_counter24[2]),
    .I1(n494_25),
    .I2(slot_reset_n_d),
    .I3(w_vdp_enable) 
);
defparam ff_prepattern_7_s5.INIT=16'h1000;
  LUT4 n120_s4 (
    .F(n120_10),
    .I0(ff_dot_counter24[0]),
    .I1(w_pre_dot_counter_x[2]),
    .I2(n100_6),
    .I3(n100_7) 
);
defparam n120_s4.INIT=16'h1555;
  LUT4 n112_s3 (
    .F(n112_9),
    .I0(ff_dot_counter24[3]),
    .I1(w_pre_dot_counter_x[2]),
    .I2(n100_6),
    .I3(n100_7) 
);
defparam n112_s3.INIT=16'h1555;
  LUT3 n1018_s2 (
    .F(n1018_6),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(w_vdp_enable) 
);
defparam n1018_s2.INIT=8'h40;
  LUT4 n715_s8 (
    .F(n715_15),
    .I0(ff_prepattern[0]),
    .I1(n74_4),
    .I2(w_dot_state[0]),
    .I3(w_dot_state[1]) 
);
defparam n715_s8.INIT=16'hA20A;
  LUT4 ff_is_foreground_s4 (
    .F(ff_is_foreground_9),
    .I0(n74_4),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]),
    .I3(w_vdp_enable) 
);
defparam ff_is_foreground_s4.INIT=16'h2C00;
  LUT3 n350_s3 (
    .F(n350_9),
    .I0(n100_6),
    .I1(ff_tx_char_counter_start_of_line_11_9),
    .I2(w_tx_char_counter[11]) 
);
defparam n350_s3.INIT=8'h70;
  LUT3 n351_s3 (
    .F(n351_9),
    .I0(n100_6),
    .I1(ff_tx_char_counter_start_of_line_11_9),
    .I2(w_tx_char_counter[10]) 
);
defparam n351_s3.INIT=8'h70;
  LUT3 n352_s3 (
    .F(n352_9),
    .I0(n100_6),
    .I1(ff_tx_char_counter_start_of_line_11_9),
    .I2(w_tx_char_counter[9]) 
);
defparam n352_s3.INIT=8'h70;
  LUT3 n353_s3 (
    .F(n353_9),
    .I0(n100_6),
    .I1(ff_tx_char_counter_start_of_line_11_9),
    .I2(w_tx_char_counter[8]) 
);
defparam n353_s3.INIT=8'h70;
  LUT3 n354_s3 (
    .F(n354_9),
    .I0(n100_6),
    .I1(ff_tx_char_counter_start_of_line_11_9),
    .I2(w_tx_char_counter[7]) 
);
defparam n354_s3.INIT=8'h70;
  LUT3 n355_s3 (
    .F(n355_9),
    .I0(n100_6),
    .I1(ff_tx_char_counter_start_of_line_11_9),
    .I2(w_tx_char_counter[6]) 
);
defparam n355_s3.INIT=8'h70;
  LUT3 n356_s3 (
    .F(n356_9),
    .I0(n100_6),
    .I1(ff_tx_char_counter_start_of_line_11_9),
    .I2(w_tx_char_counter[5]) 
);
defparam n356_s3.INIT=8'h70;
  LUT3 n357_s3 (
    .F(n357_9),
    .I0(n100_6),
    .I1(ff_tx_char_counter_start_of_line_11_9),
    .I2(w_tx_char_counter[4]) 
);
defparam n357_s3.INIT=8'h70;
  LUT3 n358_s3 (
    .F(n358_9),
    .I0(n100_6),
    .I1(ff_tx_char_counter_start_of_line_11_9),
    .I2(w_tx_char_counter[3]) 
);
defparam n358_s3.INIT=8'h70;
  LUT3 n359_s3 (
    .F(n359_9),
    .I0(n100_6),
    .I1(ff_tx_char_counter_start_of_line_11_9),
    .I2(w_tx_char_counter[2]) 
);
defparam n359_s3.INIT=8'h70;
  LUT3 n360_s3 (
    .F(n360_9),
    .I0(n100_6),
    .I1(ff_tx_char_counter_start_of_line_11_9),
    .I2(w_tx_char_counter[1]) 
);
defparam n360_s3.INIT=8'h70;
  LUT3 n361_s3 (
    .F(n361_9),
    .I0(n100_6),
    .I1(ff_tx_char_counter_start_of_line_11_9),
    .I2(w_tx_char_counter[0]) 
);
defparam n361_s3.INIT=8'h70;
  LUT4 ff_tx_char_counter_x_6_s5 (
    .F(ff_tx_char_counter_x_6_11),
    .I0(n520_4),
    .I1(n100_6),
    .I2(ff_tx_char_counter_start_of_line_11_9),
    .I3(ff_tx_char_counter_x_6_9) 
);
defparam ff_tx_char_counter_x_6_s5.INIT=16'hFF80;
  LUT4 n252_s17 (
    .F(n252_22),
    .I0(w_tx_char_counter[0]),
    .I1(w_tx_char_counter[3]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n252_s17.INIT=16'h5553;
  LUT4 n251_s17 (
    .F(n251_22),
    .I0(w_tx_char_counter[1]),
    .I1(w_tx_char_counter[4]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n251_s17.INIT=16'h5553;
  LUT4 n250_s17 (
    .F(n250_22),
    .I0(w_tx_char_counter[2]),
    .I1(w_tx_char_counter[5]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n250_s17.INIT=16'h5553;
  LUT4 n249_s17 (
    .F(n249_22),
    .I0(w_tx_char_counter[3]),
    .I1(w_tx_char_counter[6]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n249_s17.INIT=16'h5553;
  LUT4 n248_s17 (
    .F(n248_22),
    .I0(w_tx_char_counter[4]),
    .I1(w_tx_char_counter[7]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n248_s17.INIT=16'h5553;
  LUT4 n247_s17 (
    .F(n247_22),
    .I0(w_tx_char_counter[5]),
    .I1(w_tx_char_counter[8]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n247_s17.INIT=16'h5553;
  LUT4 n246_s17 (
    .F(n246_22),
    .I0(w_tx_char_counter[6]),
    .I1(w_tx_char_counter[9]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n246_s17.INIT=16'h5553;
  LUT4 n245_s17 (
    .F(n245_22),
    .I0(w_tx_char_counter[7]),
    .I1(w_tx_char_counter[10]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n245_s17.INIT=16'h5553;
  LUT4 n244_s17 (
    .F(n244_22),
    .I0(w_tx_char_counter[8]),
    .I1(w_tx_char_counter[11]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n244_s17.INIT=16'h5553;
  LUT4 n243_s17 (
    .F(n243_22),
    .I0(w_tx_char_counter[9]),
    .I1(reg_r10r3_color_Z_3),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n243_s17.INIT=16'h5553;
  LUT4 n240_s17 (
    .F(n240_22),
    .I0(reg_r2_pattern_name_Z_2),
    .I1(reg_r10r3_color_Z_6),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n240_s17.INIT=16'h5553;
  LUT4 n239_s17 (
    .F(n239_22),
    .I0(reg_r2_pattern_name_Z_3),
    .I1(reg_r10r3_color_Z_7),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n239_s17.INIT=16'h5553;
  LUT4 n236_s24 (
    .F(n236_29),
    .I0(reg_r2_pattern_name_Z_6),
    .I1(reg_r10r3_color_Z_10),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n236_s24.INIT=16'h5553;
  LUT3 ff_blink_period_cnt_3_s4 (
    .F(ff_blink_period_cnt_3_9),
    .I0(ff_blink_period_cnt_3_7),
    .I1(n1016_4),
    .I2(n1011_3) 
);
defparam ff_blink_period_cnt_3_s4.INIT=8'hE0;
  LUT4 n850_s6 (
    .F(n850_14),
    .I0(ff_blink_period_cnt[0]),
    .I1(ff_blink_period_cnt[0]),
    .I2(n1016_4),
    .I3(ff_blink_period_cnt_3_9) 
);
defparam n850_s6.INIT=16'h03AA;
  DFFRE ff_dot_counter24_3_s0 (
    .Q(ff_dot_counter24[3]),
    .D(n112_9),
    .CLK(w_video_clk),
    .CE(ff_dot_counter24_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_dot_counter24_2_s0 (
    .Q(ff_dot_counter24[2]),
    .D(n118_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_dot_counter24_1_s0 (
    .Q(ff_dot_counter24[1]),
    .D(n119_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_dot_counter24_0_s0 (
    .Q(ff_dot_counter24[0]),
    .D(n120_10),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_prewindow_x_s0 (
    .Q(ff_tx_prewindow_x),
    .D(n100_5),
    .CLK(w_video_clk),
    .CE(ff_tx_prewindow_x_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_window_x_s0 (
    .Q(ff_tx_window_x),
    .D(n166_4),
    .CLK(w_video_clk),
    .CE(ff_tx_window_x_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_7_s0 (
    .Q(ff_pattern_num[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_6_s0 (
    .Q(ff_pattern_num[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_5_s0 (
    .Q(ff_pattern_num[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_4_s0 (
    .Q(ff_pattern_num[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_3_s0 (
    .Q(ff_pattern_num[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_2_s0 (
    .Q(ff_pattern_num[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_1_s0 (
    .Q(ff_pattern_num[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_0_s0 (
    .Q(ff_pattern_num[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_16_s0 (
    .Q(w_vram_address_text12_16),
    .D(n236_24),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_13_s0 (
    .Q(w_vram_address_text12_13),
    .D(n239_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_12_s0 (
    .Q(w_vram_address_text12_12),
    .D(n240_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_11_s0 (
    .Q(w_vram_address_text12_11),
    .D(n241_20),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_10_s0 (
    .Q(w_vram_address_text12_10),
    .D(n242_20),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_9_s0 (
    .Q(w_vram_address_text12_9),
    .D(n243_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_8_s0 (
    .Q(w_vram_address_text12_8),
    .D(n244_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_7_s0 (
    .Q(w_vram_address_text12_7),
    .D(n245_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_6_s0 (
    .Q(w_vram_address_text12_6),
    .D(n246_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_5_s0 (
    .Q(w_vram_address_text12_5),
    .D(n247_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_4_s0 (
    .Q(w_vram_address_text12_4),
    .D(n248_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_3_s0 (
    .Q(w_vram_address_text12_3),
    .D(n249_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_2_s0 (
    .Q(w_vram_address_text12_2),
    .D(n250_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_1_s0 (
    .Q(w_vram_address_text12_1),
    .D(n251_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_0_s0 (
    .Q(w_vram_address_text12_0),
    .D(n252_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_tx_vram_read_en_s0 (
    .Q(ff_tx_vram_read_en),
    .D(n446_13),
    .CLK(w_video_clk),
    .CE(ff_tx_vram_read_en_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_vram_read_en2_s0 (
    .Q(ff_tx_vram_read_en2),
    .D(n446_13),
    .CLK(w_video_clk),
    .CE(ff_tx_vram_read_en2_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_6_s0 (
    .Q(ff_tx_char_counter_x[6]),
    .D(n403_14),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_11),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_5_s0 (
    .Q(ff_tx_char_counter_x[5]),
    .D(n404_14),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_11),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_4_s0 (
    .Q(ff_tx_char_counter_x[4]),
    .D(n405_14),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_11),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_3_s0 (
    .Q(ff_tx_char_counter_x[3]),
    .D(n406_14),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_11),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_2_s0 (
    .Q(ff_tx_char_counter_x[2]),
    .D(n407_14),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_11),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_1_s0 (
    .Q(ff_tx_char_counter_x[1]),
    .D(n408_14),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_11),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_0_s0 (
    .Q(ff_tx_char_counter_x[0]),
    .D(n409_14),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_11),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_7_s0 (
    .Q(ff_preblink[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n500_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_6_s0 (
    .Q(ff_preblink[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n500_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_5_s0 (
    .Q(ff_preblink[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n500_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_4_s0 (
    .Q(ff_preblink[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n500_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_3_s0 (
    .Q(ff_preblink[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n500_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_2_s0 (
    .Q(ff_preblink[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n500_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_1_s0 (
    .Q(ff_preblink[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n500_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_0_s0 (
    .Q(ff_preblink[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n500_4),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_11_s0 (
    .Q(ff_tx_char_counter_start_of_line[11]),
    .D(n350_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_10_s0 (
    .Q(ff_tx_char_counter_start_of_line[10]),
    .D(n351_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_9_s0 (
    .Q(ff_tx_char_counter_start_of_line[9]),
    .D(n352_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_8_s0 (
    .Q(ff_tx_char_counter_start_of_line[8]),
    .D(n353_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_7_s0 (
    .Q(ff_tx_char_counter_start_of_line[7]),
    .D(n354_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_6_s0 (
    .Q(ff_tx_char_counter_start_of_line[6]),
    .D(n355_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_5_s0 (
    .Q(ff_tx_char_counter_start_of_line[5]),
    .D(n356_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_4_s0 (
    .Q(ff_tx_char_counter_start_of_line[4]),
    .D(n357_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_3_s0 (
    .Q(ff_tx_char_counter_start_of_line[3]),
    .D(n358_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_2_s0 (
    .Q(ff_tx_char_counter_start_of_line[2]),
    .D(n359_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_1_s0 (
    .Q(ff_tx_char_counter_start_of_line[1]),
    .D(n360_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_0_s0 (
    .Q(ff_tx_char_counter_start_of_line[0]),
    .D(n361_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFE ff_prepattern_7_s0 (
    .Q(ff_prepattern[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_6_s0 (
    .Q(ff_prepattern[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_5_s0 (
    .Q(ff_prepattern[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_4_s0 (
    .Q(ff_prepattern[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_3_s0 (
    .Q(ff_prepattern[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_2_s0 (
    .Q(ff_prepattern[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_1_s0 (
    .Q(ff_prepattern[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_0_s0 (
    .Q(ff_prepattern[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFRE ff_pattern_7_s0 (
    .Q(ff_pattern[7]),
    .D(n708_11),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_6_s0 (
    .Q(ff_pattern[6]),
    .D(n709_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_5_s0 (
    .Q(ff_pattern[5]),
    .D(n710_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_4_s0 (
    .Q(ff_pattern[4]),
    .D(n711_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_3_s0 (
    .Q(ff_pattern[3]),
    .D(n712_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_2_s0 (
    .Q(ff_pattern[2]),
    .D(n713_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_1_s0 (
    .Q(ff_pattern[1]),
    .D(n714_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_0_s0 (
    .Q(ff_pattern[0]),
    .D(n715_15),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_is_foreground_s0 (
    .Q(ff_is_foreground),
    .D(ff_pattern[7]),
    .CLK(w_video_clk),
    .CE(ff_is_foreground_9),
    .RESET(n36_6) 
);
  DFFRE ff_blink_7_s0 (
    .Q(ff_blink[7]),
    .D(n682_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_6_s0 (
    .Q(ff_blink[6]),
    .D(n683_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_5_s0 (
    .Q(ff_blink[5]),
    .D(n684_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_4_s0 (
    .Q(ff_blink[4]),
    .D(n685_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_3_s0 (
    .Q(ff_blink[3]),
    .D(n686_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_2_s0 (
    .Q(ff_blink[2]),
    .D(n687_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_1_s0 (
    .Q(ff_blink[1]),
    .D(n688_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_0_s0 (
    .Q(ff_blink[0]),
    .D(n689_6),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_state_s0 (
    .Q(ff_blink_state),
    .D(n800_6),
    .CLK(w_video_clk),
    .CE(n1016_3),
    .RESET(n36_6) 
);
  DFFRE ff_blink_clk_cnt_3_s0 (
    .Q(ff_blink_clk_cnt[3]),
    .D(n816_7),
    .CLK(w_video_clk),
    .CE(n1011_3),
    .RESET(n36_6) 
);
  DFFRE ff_blink_clk_cnt_2_s0 (
    .Q(ff_blink_clk_cnt[2]),
    .D(n817_7),
    .CLK(w_video_clk),
    .CE(n1011_3),
    .RESET(n36_6) 
);
  DFFRE ff_blink_clk_cnt_1_s0 (
    .Q(ff_blink_clk_cnt[1]),
    .D(n818_7),
    .CLK(w_video_clk),
    .CE(n1011_3),
    .RESET(n36_6) 
);
  DFFRE ff_blink_clk_cnt_0_s0 (
    .Q(ff_blink_clk_cnt[0]),
    .D(n819_9),
    .CLK(w_video_clk),
    .CE(n1011_3),
    .RESET(n36_6) 
);
  DFFRE ff_blink_period_cnt_3_s0 (
    .Q(ff_blink_period_cnt[3]),
    .D(n847_7),
    .CLK(w_video_clk),
    .CE(ff_blink_period_cnt_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_blink_period_cnt_2_s0 (
    .Q(ff_blink_period_cnt[2]),
    .D(n848_7),
    .CLK(w_video_clk),
    .CE(ff_blink_period_cnt_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_blink_period_cnt_1_s0 (
    .Q(ff_blink_period_cnt[1]),
    .D(n849_7),
    .CLK(w_video_clk),
    .CE(ff_blink_period_cnt_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_dot_counter24_4_s0 (
    .Q(ff_dot_counter24[4]),
    .D(n111_7),
    .CLK(w_video_clk),
    .CE(ff_dot_counter24_3_6),
    .RESET(n36_6) 
);
  DFFR ff_blink_period_cnt_0_s2 (
    .Q(ff_blink_period_cnt[0]),
    .D(n850_14),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_blink_period_cnt_0_s2.INIT=1'b0;
  ALU w_tx_char_counter_0_s (
    .SUM(w_tx_char_counter[0]),
    .COUT(w_tx_char_counter_0_2),
    .I0(ff_tx_char_counter_start_of_line[0]),
    .I1(ff_tx_char_counter_x[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_tx_char_counter_0_s.ALU_MODE=0;
  ALU w_tx_char_counter_1_s (
    .SUM(w_tx_char_counter[1]),
    .COUT(w_tx_char_counter_1_2),
    .I0(ff_tx_char_counter_start_of_line[1]),
    .I1(ff_tx_char_counter_x[1]),
    .I3(GND),
    .CIN(w_tx_char_counter_0_2) 
);
defparam w_tx_char_counter_1_s.ALU_MODE=0;
  ALU w_tx_char_counter_2_s (
    .SUM(w_tx_char_counter[2]),
    .COUT(w_tx_char_counter_2_2),
    .I0(ff_tx_char_counter_start_of_line[2]),
    .I1(ff_tx_char_counter_x[2]),
    .I3(GND),
    .CIN(w_tx_char_counter_1_2) 
);
defparam w_tx_char_counter_2_s.ALU_MODE=0;
  ALU w_tx_char_counter_3_s (
    .SUM(w_tx_char_counter[3]),
    .COUT(w_tx_char_counter_3_2),
    .I0(ff_tx_char_counter_start_of_line[3]),
    .I1(ff_tx_char_counter_x[3]),
    .I3(GND),
    .CIN(w_tx_char_counter_2_2) 
);
defparam w_tx_char_counter_3_s.ALU_MODE=0;
  ALU w_tx_char_counter_4_s (
    .SUM(w_tx_char_counter[4]),
    .COUT(w_tx_char_counter_4_2),
    .I0(ff_tx_char_counter_start_of_line[4]),
    .I1(ff_tx_char_counter_x[4]),
    .I3(GND),
    .CIN(w_tx_char_counter_3_2) 
);
defparam w_tx_char_counter_4_s.ALU_MODE=0;
  ALU w_tx_char_counter_5_s (
    .SUM(w_tx_char_counter[5]),
    .COUT(w_tx_char_counter_5_2),
    .I0(ff_tx_char_counter_start_of_line[5]),
    .I1(ff_tx_char_counter_x[5]),
    .I3(GND),
    .CIN(w_tx_char_counter_4_2) 
);
defparam w_tx_char_counter_5_s.ALU_MODE=0;
  ALU w_tx_char_counter_6_s (
    .SUM(w_tx_char_counter[6]),
    .COUT(w_tx_char_counter_6_2),
    .I0(ff_tx_char_counter_start_of_line[6]),
    .I1(ff_tx_char_counter_x[6]),
    .I3(GND),
    .CIN(w_tx_char_counter_5_2) 
);
defparam w_tx_char_counter_6_s.ALU_MODE=0;
  ALU w_tx_char_counter_7_s (
    .SUM(w_tx_char_counter[7]),
    .COUT(w_tx_char_counter_7_2),
    .I0(ff_tx_char_counter_start_of_line[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_6_2) 
);
defparam w_tx_char_counter_7_s.ALU_MODE=0;
  ALU w_tx_char_counter_8_s (
    .SUM(w_tx_char_counter[8]),
    .COUT(w_tx_char_counter_8_2),
    .I0(ff_tx_char_counter_start_of_line[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_7_2) 
);
defparam w_tx_char_counter_8_s.ALU_MODE=0;
  ALU w_tx_char_counter_9_s (
    .SUM(w_tx_char_counter[9]),
    .COUT(w_tx_char_counter_9_2),
    .I0(ff_tx_char_counter_start_of_line[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_8_2) 
);
defparam w_tx_char_counter_9_s.ALU_MODE=0;
  ALU w_tx_char_counter_10_s (
    .SUM(w_tx_char_counter[10]),
    .COUT(w_tx_char_counter_10_2),
    .I0(ff_tx_char_counter_start_of_line[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_9_2) 
);
defparam w_tx_char_counter_10_s.ALU_MODE=0;
  ALU w_tx_char_counter_11_s (
    .SUM(w_tx_char_counter[11]),
    .COUT(w_tx_char_counter_11_0_COUT),
    .I0(ff_tx_char_counter_start_of_line[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_10_2) 
);
defparam w_tx_char_counter_11_s.ALU_MODE=0;
  MUX2_LUT5 w_color_code_text12_3_s (
    .O(w_color_code_text12[3]),
    .I0(n86_2),
    .I1(w_tx_color_7_2),
    .S0(n83_3) 
);
  MUX2_LUT5 w_color_code_text12_2_s (
    .O(w_color_code_text12[2]),
    .I0(n87_2),
    .I1(w_tx_color_6_2),
    .S0(n83_3) 
);
  MUX2_LUT5 w_color_code_text12_1_s (
    .O(w_color_code_text12[1]),
    .I0(n88_2),
    .I1(w_tx_color_5_2),
    .S0(n83_3) 
);
  MUX2_LUT5 w_color_code_text12_0_s (
    .O(w_color_code_text12[0]),
    .I0(n89_2),
    .I1(w_tx_color_4_2),
    .S0(n83_3) 
);
  MUX2_LUT5 n241_s17 (
    .O(n241_20),
    .I0(n241_22),
    .I1(w_logical_vram_addr_nam[11]),
    .S0(n242_23) 
);
  MUX2_LUT5 n242_s17 (
    .O(n242_20),
    .I0(n242_22),
    .I1(w_logical_vram_addr_nam[10]),
    .S0(n242_23) 
);
  INV n819_s4 (
    .O(n819_9),
    .I(ff_blink_clk_cnt[0]) 
);
  INV n446_s7 (
    .O(n446_13),
    .I(w_dot_state[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_text12 */
module vdp_graphic123m (
  w_video_clk,
  n36_6,
  n1017_4,
  n1514_4,
  w_vdp_enable,
  n1018_6,
  n1561_5,
  n313_6,
  w_vram_data_Z,
  reg_r26_h_scroll_Z,
  w_pre_dot_counter_x,
  w_dot_state,
  w_eight_dot_state,
  reg_r4_pattern_generator_Z_0,
  reg_r4_pattern_generator_Z_1,
  reg_r4_pattern_generator_Z_2,
  reg_r4_pattern_generator_Z_5,
  reg_r10r3_color_Z_0,
  reg_r10r3_color_Z_1,
  reg_r10r3_color_Z_2,
  reg_r10r3_color_Z_3,
  reg_r10r3_color_Z_4,
  reg_r10r3_color_Z_5,
  reg_r10r3_color_Z_6,
  reg_r10r3_color_Z_7,
  reg_r10r3_color_Z_10,
  reg_r2_pattern_name_Z_0,
  reg_r2_pattern_name_Z_1,
  reg_r2_pattern_name_Z_2,
  reg_r2_pattern_name_Z_3,
  reg_r2_pattern_name_Z_6,
  reg_r0_disp_mode,
  w_pre_dot_counter_y,
  reg_r1_disp_mode,
  n520_4,
  ff_pattern_generator_7_7,
  ff_pattern_generator_7_9,
  n586_6,
  w_vram_address_graphic123m_0,
  w_vram_address_graphic123m_1,
  w_vram_address_graphic123m_2,
  w_vram_address_graphic123m_3,
  w_vram_address_graphic123m_4,
  w_vram_address_graphic123m_5,
  w_vram_address_graphic123m_6,
  w_vram_address_graphic123m_7,
  w_vram_address_graphic123m_8,
  w_vram_address_graphic123m_9,
  w_vram_address_graphic123m_10,
  w_vram_address_graphic123m_11,
  w_vram_address_graphic123m_12,
  w_vram_address_graphic123m_13,
  w_vram_address_graphic123m_16,
  w_color_code_graphic123m
)
;
input w_video_clk;
input n36_6;
input n1017_4;
input n1514_4;
input w_vdp_enable;
input n1018_6;
input n1561_5;
input n313_6;
input [7:0] w_vram_data_Z;
input [7:3] reg_r26_h_scroll_Z;
input [7:3] w_pre_dot_counter_x;
input [1:0] w_dot_state;
input [2:0] w_eight_dot_state;
input reg_r4_pattern_generator_Z_0;
input reg_r4_pattern_generator_Z_1;
input reg_r4_pattern_generator_Z_2;
input reg_r4_pattern_generator_Z_5;
input reg_r10r3_color_Z_0;
input reg_r10r3_color_Z_1;
input reg_r10r3_color_Z_2;
input reg_r10r3_color_Z_3;
input reg_r10r3_color_Z_4;
input reg_r10r3_color_Z_5;
input reg_r10r3_color_Z_6;
input reg_r10r3_color_Z_7;
input reg_r10r3_color_Z_10;
input reg_r2_pattern_name_Z_0;
input reg_r2_pattern_name_Z_1;
input reg_r2_pattern_name_Z_2;
input reg_r2_pattern_name_Z_3;
input reg_r2_pattern_name_Z_6;
input [3:1] reg_r0_disp_mode;
input [7:0] w_pre_dot_counter_y;
input [1:0] reg_r1_disp_mode;
output n520_4;
output ff_pattern_generator_7_7;
output ff_pattern_generator_7_9;
output n586_6;
output w_vram_address_graphic123m_0;
output w_vram_address_graphic123m_1;
output w_vram_address_graphic123m_2;
output w_vram_address_graphic123m_3;
output w_vram_address_graphic123m_4;
output w_vram_address_graphic123m_5;
output w_vram_address_graphic123m_6;
output w_vram_address_graphic123m_7;
output w_vram_address_graphic123m_8;
output w_vram_address_graphic123m_9;
output w_vram_address_graphic123m_10;
output w_vram_address_graphic123m_11;
output w_vram_address_graphic123m_12;
output w_vram_address_graphic123m_13;
output w_vram_address_graphic123m_16;
output [3:0] w_color_code_graphic123m;
wire n213_3;
wire n214_3;
wire n215_3;
wire n216_3;
wire n394_3;
wire n395_3;
wire n396_3;
wire n397_3;
wire n398_3;
wire n399_3;
wire n400_3;
wire n538_3;
wire ff_vram_address_13_5;
wire n127_11;
wire n128_11;
wire n129_11;
wire n130_11;
wire n131_11;
wire n132_11;
wire n133_11;
wire n134_11;
wire n135_11;
wire n136_11;
wire n137_11;
wire n138_11;
wire n139_11;
wire n140_11;
wire n124_11;
wire n213_4;
wire n127_12;
wire n127_13;
wire n128_12;
wire n128_13;
wire n129_12;
wire n129_13;
wire n130_12;
wire n130_13;
wire n130_14;
wire n131_12;
wire n131_13;
wire n132_12;
wire n132_13;
wire n133_12;
wire n133_13;
wire n134_12;
wire n134_13;
wire n135_12;
wire n136_12;
wire n136_13;
wire n137_12;
wire n138_12;
wire n138_13;
wire n139_12;
wire n139_13;
wire n140_12;
wire n140_13;
wire n124_12;
wire n124_13;
wire n213_5;
wire n128_14;
wire n129_14;
wire n138_14;
wire n139_14;
wire n140_14;
wire n554_6;
wire n570_6;
wire n394_6;
wire n401_8;
wire n554_8;
wire w_dot_counter_x_3_2;
wire w_dot_counter_x_4_2;
wire w_dot_counter_x_5_2;
wire w_dot_counter_x_6_2;
wire w_dot_counter_x_7_0_COUT;
wire [7:0] ff_pre_pattern_num;
wire [7:0] ff_pre_pattern_generator;
wire [7:0] ff_pre_color;
wire [7:0] ff_color;
wire [7:0] ff_pattern_generator;
wire [7:3] w_dot_counter_x;
wire VCC;
wire GND;
  LUT3 n520_s1 (
    .F(n520_4),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam n520_s1.INIT=8'h80;
  LUT3 n213_s0 (
    .F(n213_3),
    .I0(ff_color[7]),
    .I1(ff_color[3]),
    .I2(n213_4) 
);
defparam n213_s0.INIT=8'hCA;
  LUT3 n214_s0 (
    .F(n214_3),
    .I0(ff_color[6]),
    .I1(ff_color[2]),
    .I2(n213_4) 
);
defparam n214_s0.INIT=8'hCA;
  LUT3 n215_s0 (
    .F(n215_3),
    .I0(ff_color[5]),
    .I1(ff_color[1]),
    .I2(n213_4) 
);
defparam n215_s0.INIT=8'hCA;
  LUT3 n216_s0 (
    .F(n216_3),
    .I0(ff_color[4]),
    .I1(ff_color[0]),
    .I2(n213_4) 
);
defparam n216_s0.INIT=8'hCA;
  LUT3 n394_s0 (
    .F(n394_3),
    .I0(ff_pre_pattern_generator[7]),
    .I1(ff_pattern_generator[6]),
    .I2(n394_6) 
);
defparam n394_s0.INIT=8'hAC;
  LUT3 n395_s0 (
    .F(n395_3),
    .I0(ff_pre_pattern_generator[6]),
    .I1(ff_pattern_generator[5]),
    .I2(n394_6) 
);
defparam n395_s0.INIT=8'hAC;
  LUT3 n396_s0 (
    .F(n396_3),
    .I0(ff_pre_pattern_generator[5]),
    .I1(ff_pattern_generator[4]),
    .I2(n394_6) 
);
defparam n396_s0.INIT=8'hAC;
  LUT3 n397_s0 (
    .F(n397_3),
    .I0(ff_pre_pattern_generator[4]),
    .I1(ff_pattern_generator[3]),
    .I2(n394_6) 
);
defparam n397_s0.INIT=8'hAC;
  LUT3 n398_s0 (
    .F(n398_3),
    .I0(ff_pre_pattern_generator[3]),
    .I1(ff_pattern_generator[2]),
    .I2(n394_6) 
);
defparam n398_s0.INIT=8'hAC;
  LUT3 n399_s0 (
    .F(n399_3),
    .I0(ff_pre_pattern_generator[2]),
    .I1(ff_pattern_generator[1]),
    .I2(n394_6) 
);
defparam n399_s0.INIT=8'hAC;
  LUT3 n400_s0 (
    .F(n400_3),
    .I0(ff_pre_pattern_generator[1]),
    .I1(ff_pattern_generator[0]),
    .I2(n394_6) 
);
defparam n400_s0.INIT=8'hAC;
  LUT4 n538_s0 (
    .F(n538_3),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(n1018_6) 
);
defparam n538_s0.INIT=16'h1000;
  LUT4 ff_vram_address_13_s2 (
    .F(ff_vram_address_13_5),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(n520_4) 
);
defparam ff_vram_address_13_s2.INIT=16'h0B00;
  LUT3 n127_s7 (
    .F(n127_11),
    .I0(n127_12),
    .I1(n554_6),
    .I2(n127_13) 
);
defparam n127_s7.INIT=8'hF8;
  LUT4 n128_s7 (
    .F(n128_11),
    .I0(n128_12),
    .I1(n554_6),
    .I2(n128_13),
    .I3(n1561_5) 
);
defparam n128_s7.INIT=16'h4F44;
  LUT4 n129_s7 (
    .F(n129_11),
    .I0(n129_12),
    .I1(n554_6),
    .I2(n129_13),
    .I3(n1561_5) 
);
defparam n129_s7.INIT=16'h4F44;
  LUT4 n130_s7 (
    .F(n130_11),
    .I0(n130_12),
    .I1(n130_13),
    .I2(n130_14),
    .I3(ff_pre_pattern_num[7]) 
);
defparam n130_s7.INIT=16'hFC8F;
  LUT4 n131_s7 (
    .F(n131_11),
    .I0(n130_12),
    .I1(n131_12),
    .I2(n131_13),
    .I3(ff_pre_pattern_num[6]) 
);
defparam n131_s7.INIT=16'hFC8F;
  LUT4 n132_s7 (
    .F(n132_11),
    .I0(n130_12),
    .I1(n132_12),
    .I2(n132_13),
    .I3(ff_pre_pattern_num[5]) 
);
defparam n132_s7.INIT=16'hFC8F;
  LUT4 n133_s7 (
    .F(n133_11),
    .I0(n130_12),
    .I1(n133_12),
    .I2(n133_13),
    .I3(ff_pre_pattern_num[4]) 
);
defparam n133_s7.INIT=16'hFC8F;
  LUT4 n134_s7 (
    .F(n134_11),
    .I0(n130_12),
    .I1(n134_12),
    .I2(n134_13),
    .I3(ff_pre_pattern_num[3]) 
);
defparam n134_s7.INIT=16'hFC8F;
  LUT4 n135_s7 (
    .F(n135_11),
    .I0(n130_12),
    .I1(w_eight_dot_state[2]),
    .I2(n135_12),
    .I3(w_eight_dot_state[0]) 
);
defparam n135_s7.INIT=16'h0130;
  LUT4 n136_s7 (
    .F(n136_11),
    .I0(n586_6),
    .I1(w_dot_counter_x[7]),
    .I2(n136_12),
    .I3(n136_13) 
);
defparam n136_s7.INIT=16'hF888;
  LUT4 n137_s7 (
    .F(n137_11),
    .I0(n586_6),
    .I1(w_dot_counter_x[6]),
    .I2(n137_12),
    .I3(n136_13) 
);
defparam n137_s7.INIT=16'hF888;
  LUT4 n138_s7 (
    .F(n138_11),
    .I0(n138_12),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(n138_13) 
);
defparam n138_s7.INIT=16'h0700;
  LUT4 n139_s7 (
    .F(n139_11),
    .I0(n139_12),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(n139_13) 
);
defparam n139_s7.INIT=16'h0700;
  LUT4 n140_s7 (
    .F(n140_11),
    .I0(n140_12),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(n140_13) 
);
defparam n140_s7.INIT=16'h0700;
  LUT3 n124_s7 (
    .F(n124_11),
    .I0(n124_12),
    .I1(n554_6),
    .I2(n124_13) 
);
defparam n124_s7.INIT=8'hF8;
  LUT3 n213_s1 (
    .F(n213_4),
    .I0(ff_pattern_generator[7]),
    .I1(w_eight_dot_state[2]),
    .I2(n213_5) 
);
defparam n213_s1.INIT=8'hC5;
  LUT2 ff_pattern_generator_7_s3 (
    .F(ff_pattern_generator_7_7),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]) 
);
defparam ff_pattern_generator_7_s3.INIT=4'h1;
  LUT3 n127_s8 (
    .F(n127_12),
    .I0(reg_r4_pattern_generator_Z_2),
    .I1(reg_r10r3_color_Z_7),
    .I2(n213_5) 
);
defparam n127_s8.INIT=8'hAC;
  LUT4 n127_s9 (
    .F(n127_13),
    .I0(reg_r2_pattern_name_Z_3),
    .I1(reg_r4_pattern_generator_Z_2),
    .I2(w_eight_dot_state[1]),
    .I3(n1561_5) 
);
defparam n127_s9.INIT=16'hCA00;
  LUT4 n128_s8 (
    .F(n128_12),
    .I0(n128_14),
    .I1(reg_r10r3_color_Z_6),
    .I2(reg_r4_pattern_generator_Z_1),
    .I3(n213_5) 
);
defparam n128_s8.INIT=16'h0FBB;
  LUT4 n128_s9 (
    .F(n128_13),
    .I0(n128_14),
    .I1(reg_r4_pattern_generator_Z_1),
    .I2(reg_r2_pattern_name_Z_2),
    .I3(w_eight_dot_state[1]) 
);
defparam n128_s9.INIT=16'hBB0F;
  LUT4 n129_s8 (
    .F(n129_12),
    .I0(n129_14),
    .I1(reg_r10r3_color_Z_5),
    .I2(reg_r4_pattern_generator_Z_0),
    .I3(n213_5) 
);
defparam n129_s8.INIT=16'h0FBB;
  LUT4 n129_s9 (
    .F(n129_13),
    .I0(n129_14),
    .I1(reg_r4_pattern_generator_Z_0),
    .I2(reg_r2_pattern_name_Z_1),
    .I3(w_eight_dot_state[1]) 
);
defparam n129_s9.INIT=16'hBB0F;
  LUT4 n130_s8 (
    .F(n130_12),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(n313_6) 
);
defparam n130_s8.INIT=16'h0100;
  LUT3 n130_s9 (
    .F(n130_13),
    .I0(n213_5),
    .I1(reg_r10r3_color_Z_4),
    .I2(n554_6) 
);
defparam n130_s9.INIT=8'hE0;
  LUT4 n130_s10 (
    .F(n130_14),
    .I0(w_eight_dot_state[1]),
    .I1(n1561_5),
    .I2(reg_r2_pattern_name_Z_0),
    .I3(ff_pre_pattern_num[7]) 
);
defparam n130_s10.INIT=16'hC8BF;
  LUT3 n131_s8 (
    .F(n131_12),
    .I0(n213_5),
    .I1(reg_r10r3_color_Z_3),
    .I2(n554_6) 
);
defparam n131_s8.INIT=8'hE0;
  LUT4 n131_s9 (
    .F(n131_13),
    .I0(w_eight_dot_state[1]),
    .I1(n1561_5),
    .I2(w_pre_dot_counter_y[7]),
    .I3(ff_pre_pattern_num[6]) 
);
defparam n131_s9.INIT=16'hC8BF;
  LUT3 n132_s8 (
    .F(n132_12),
    .I0(n213_5),
    .I1(reg_r10r3_color_Z_2),
    .I2(n554_6) 
);
defparam n132_s8.INIT=8'hE0;
  LUT4 n132_s9 (
    .F(n132_13),
    .I0(w_eight_dot_state[1]),
    .I1(n1561_5),
    .I2(w_pre_dot_counter_y[6]),
    .I3(ff_pre_pattern_num[5]) 
);
defparam n132_s9.INIT=16'hC8BF;
  LUT3 n133_s8 (
    .F(n133_12),
    .I0(n213_5),
    .I1(reg_r10r3_color_Z_1),
    .I2(n554_6) 
);
defparam n133_s8.INIT=8'hE0;
  LUT4 n133_s9 (
    .F(n133_13),
    .I0(w_eight_dot_state[1]),
    .I1(n1561_5),
    .I2(w_pre_dot_counter_y[5]),
    .I3(ff_pre_pattern_num[4]) 
);
defparam n133_s9.INIT=16'hC8BF;
  LUT3 n134_s8 (
    .F(n134_12),
    .I0(n213_5),
    .I1(reg_r10r3_color_Z_0),
    .I2(n554_6) 
);
defparam n134_s8.INIT=8'hE0;
  LUT4 n134_s9 (
    .F(n134_13),
    .I0(w_eight_dot_state[1]),
    .I1(n1561_5),
    .I2(w_pre_dot_counter_y[4]),
    .I3(ff_pre_pattern_num[3]) 
);
defparam n134_s9.INIT=16'hC8BF;
  LUT4 n135_s8 (
    .F(n135_12),
    .I0(w_pre_dot_counter_y[3]),
    .I1(ff_pre_pattern_num[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n135_s8.INIT=16'h3CFA;
  LUT4 n136_s8 (
    .F(n136_12),
    .I0(ff_pre_pattern_num[7]),
    .I1(ff_pre_pattern_num[1]),
    .I2(w_eight_dot_state[0]),
    .I3(n130_12) 
);
defparam n136_s8.INIT=16'hACCC;
  LUT2 n136_s9 (
    .F(n136_13),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[1]) 
);
defparam n136_s9.INIT=4'h4;
  LUT4 n137_s8 (
    .F(n137_12),
    .I0(ff_pre_pattern_num[6]),
    .I1(ff_pre_pattern_num[0]),
    .I2(w_eight_dot_state[0]),
    .I3(n130_12) 
);
defparam n137_s8.INIT=16'hACCC;
  LUT3 n138_s8 (
    .F(n138_12),
    .I0(w_pre_dot_counter_y[4]),
    .I1(n138_14),
    .I2(n213_5) 
);
defparam n138_s8.INIT=8'h53;
  LUT4 n138_s9 (
    .F(n138_13),
    .I0(w_pre_dot_counter_y[2]),
    .I1(w_dot_counter_x[5]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n138_s9.INIT=16'hFA0C;
  LUT3 n139_s8 (
    .F(n139_12),
    .I0(w_pre_dot_counter_y[3]),
    .I1(n139_14),
    .I2(n213_5) 
);
defparam n139_s8.INIT=8'h53;
  LUT4 n139_s9 (
    .F(n139_13),
    .I0(w_pre_dot_counter_y[1]),
    .I1(w_dot_counter_x[4]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n139_s9.INIT=16'hFA0C;
  LUT3 n140_s8 (
    .F(n140_12),
    .I0(w_pre_dot_counter_y[2]),
    .I1(n140_14),
    .I2(n213_5) 
);
defparam n140_s8.INIT=8'h53;
  LUT4 n140_s9 (
    .F(n140_13),
    .I0(w_pre_dot_counter_y[0]),
    .I1(w_dot_counter_x[3]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n140_s9.INIT=16'hFA0C;
  LUT3 n124_s8 (
    .F(n124_12),
    .I0(reg_r4_pattern_generator_Z_5),
    .I1(reg_r10r3_color_Z_10),
    .I2(n213_5) 
);
defparam n124_s8.INIT=8'hAC;
  LUT4 n124_s9 (
    .F(n124_13),
    .I0(reg_r2_pattern_name_Z_6),
    .I1(reg_r4_pattern_generator_Z_5),
    .I2(w_eight_dot_state[1]),
    .I3(n1561_5) 
);
defparam n124_s9.INIT=16'hCA00;
  LUT4 n213_s2 (
    .F(n213_5),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(reg_r1_disp_mode[0]) 
);
defparam n213_s2.INIT=16'h0100;
  LUT2 n128_s10 (
    .F(n128_14),
    .I0(w_pre_dot_counter_y[7]),
    .I1(n130_12) 
);
defparam n128_s10.INIT=4'h1;
  LUT2 n129_s10 (
    .F(n129_14),
    .I0(w_pre_dot_counter_y[6]),
    .I1(n130_12) 
);
defparam n129_s10.INIT=4'h1;
  LUT3 n138_s10 (
    .F(n138_14),
    .I0(w_pre_dot_counter_y[2]),
    .I1(ff_pre_pattern_num[5]),
    .I2(n130_12) 
);
defparam n138_s10.INIT=8'hCA;
  LUT3 n139_s10 (
    .F(n139_14),
    .I0(w_pre_dot_counter_y[1]),
    .I1(ff_pre_pattern_num[4]),
    .I2(n130_12) 
);
defparam n139_s10.INIT=8'hCA;
  LUT3 n140_s10 (
    .F(n140_14),
    .I0(w_pre_dot_counter_y[0]),
    .I1(ff_pre_pattern_num[3]),
    .I2(n130_12) 
);
defparam n140_s10.INIT=8'hCA;
  LUT3 n554_s2 (
    .F(n554_6),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[1]) 
);
defparam n554_s2.INIT=8'h20;
  LUT4 n570_s2 (
    .F(n570_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(n1018_6) 
);
defparam n570_s2.INIT=16'h0200;
  LUT3 n394_s2 (
    .F(n394_6),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n586_6) 
);
defparam n394_s2.INIT=8'h10;
  LUT3 ff_pattern_generator_7_s4 (
    .F(ff_pattern_generator_7_9),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam ff_pattern_generator_7_s4.INIT=8'h02;
  LUT3 n586_s2 (
    .F(n586_6),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]) 
);
defparam n586_s2.INIT=8'h01;
  LUT4 n401_s2 (
    .F(n401_8),
    .I0(ff_pre_pattern_generator[0]),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(n586_6) 
);
defparam n401_s2.INIT=16'h0200;
  LUT4 n554_s3 (
    .F(n554_8),
    .I0(n1018_6),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(w_eight_dot_state[1]) 
);
defparam n554_s3.INIT=16'h0800;
  DFFRE ff_vram_address_13_s0 (
    .Q(w_vram_address_graphic123m_13),
    .D(n127_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_12_s0 (
    .Q(w_vram_address_graphic123m_12),
    .D(n128_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_11_s0 (
    .Q(w_vram_address_graphic123m_11),
    .D(n129_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_10_s0 (
    .Q(w_vram_address_graphic123m_10),
    .D(n130_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_9_s0 (
    .Q(w_vram_address_graphic123m_9),
    .D(n131_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_8_s0 (
    .Q(w_vram_address_graphic123m_8),
    .D(n132_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_7_s0 (
    .Q(w_vram_address_graphic123m_7),
    .D(n133_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_6_s0 (
    .Q(w_vram_address_graphic123m_6),
    .D(n134_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_5_s0 (
    .Q(w_vram_address_graphic123m_5),
    .D(n135_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_4_s0 (
    .Q(w_vram_address_graphic123m_4),
    .D(n136_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_3_s0 (
    .Q(w_vram_address_graphic123m_3),
    .D(n137_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_2_s0 (
    .Q(w_vram_address_graphic123m_2),
    .D(n138_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_1_s0 (
    .Q(w_vram_address_graphic123m_1),
    .D(n139_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_0_s0 (
    .Q(w_vram_address_graphic123m_0),
    .D(n140_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_color_code_3_s0 (
    .Q(w_color_code_graphic123m[3]),
    .D(n213_3),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_code_2_s0 (
    .Q(w_color_code_graphic123m[2]),
    .D(n214_3),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_code_1_s0 (
    .Q(w_color_code_graphic123m[1]),
    .D(n215_3),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_code_0_s0 (
    .Q(w_color_code_graphic123m[0]),
    .D(n216_3),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_7_s0 (
    .Q(ff_pre_pattern_num[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n538_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_6_s0 (
    .Q(ff_pre_pattern_num[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n538_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_5_s0 (
    .Q(ff_pre_pattern_num[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n538_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_4_s0 (
    .Q(ff_pre_pattern_num[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n538_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_3_s0 (
    .Q(ff_pre_pattern_num[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n538_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_2_s0 (
    .Q(ff_pre_pattern_num[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n538_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_1_s0 (
    .Q(ff_pre_pattern_num[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n538_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_0_s0 (
    .Q(ff_pre_pattern_num[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n538_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_7_s0 (
    .Q(ff_pre_pattern_generator[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n554_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_6_s0 (
    .Q(ff_pre_pattern_generator[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n554_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_5_s0 (
    .Q(ff_pre_pattern_generator[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n554_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_4_s0 (
    .Q(ff_pre_pattern_generator[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n554_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_3_s0 (
    .Q(ff_pre_pattern_generator[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n554_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_2_s0 (
    .Q(ff_pre_pattern_generator[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n554_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_1_s0 (
    .Q(ff_pre_pattern_generator[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n554_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_0_s0 (
    .Q(ff_pre_pattern_generator[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n554_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_7_s0 (
    .Q(ff_pre_color[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n570_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_6_s0 (
    .Q(ff_pre_color[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n570_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_5_s0 (
    .Q(ff_pre_color[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n570_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_4_s0 (
    .Q(ff_pre_color[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n570_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_3_s0 (
    .Q(ff_pre_color[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n570_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_2_s0 (
    .Q(ff_pre_color[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n570_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_1_s0 (
    .Q(ff_pre_color[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n570_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_0_s0 (
    .Q(ff_pre_color[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n570_6),
    .RESET(n36_6) 
);
  DFFRE ff_color_7_s0 (
    .Q(ff_color[7]),
    .D(ff_pre_color[7]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_6_s0 (
    .Q(ff_color[6]),
    .D(ff_pre_color[6]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_5_s0 (
    .Q(ff_color[5]),
    .D(ff_pre_color[5]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_4_s0 (
    .Q(ff_color[4]),
    .D(ff_pre_color[4]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(ff_pre_color[3]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(ff_pre_color[2]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(ff_pre_color[1]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(ff_pre_color[0]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_7_s0 (
    .Q(ff_pattern_generator[7]),
    .D(n394_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_6_s0 (
    .Q(ff_pattern_generator[6]),
    .D(n395_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_5_s0 (
    .Q(ff_pattern_generator[5]),
    .D(n396_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_4_s0 (
    .Q(ff_pattern_generator[4]),
    .D(n397_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_3_s0 (
    .Q(ff_pattern_generator[3]),
    .D(n398_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_2_s0 (
    .Q(ff_pattern_generator[2]),
    .D(n399_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_1_s0 (
    .Q(ff_pattern_generator[1]),
    .D(n400_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_0_s0 (
    .Q(ff_pattern_generator[0]),
    .D(n401_8),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_16_s0 (
    .Q(w_vram_address_graphic123m_16),
    .D(n124_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  ALU w_dot_counter_x_3_s (
    .SUM(w_dot_counter_x[3]),
    .COUT(w_dot_counter_x_3_2),
    .I0(reg_r26_h_scroll_Z[3]),
    .I1(w_pre_dot_counter_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_dot_counter_x_3_s.ALU_MODE=0;
  ALU w_dot_counter_x_4_s (
    .SUM(w_dot_counter_x[4]),
    .COUT(w_dot_counter_x_4_2),
    .I0(reg_r26_h_scroll_Z[4]),
    .I1(w_pre_dot_counter_x[4]),
    .I3(GND),
    .CIN(w_dot_counter_x_3_2) 
);
defparam w_dot_counter_x_4_s.ALU_MODE=0;
  ALU w_dot_counter_x_5_s (
    .SUM(w_dot_counter_x[5]),
    .COUT(w_dot_counter_x_5_2),
    .I0(reg_r26_h_scroll_Z[5]),
    .I1(w_pre_dot_counter_x[5]),
    .I3(GND),
    .CIN(w_dot_counter_x_4_2) 
);
defparam w_dot_counter_x_5_s.ALU_MODE=0;
  ALU w_dot_counter_x_6_s (
    .SUM(w_dot_counter_x[6]),
    .COUT(w_dot_counter_x_6_2),
    .I0(reg_r26_h_scroll_Z[6]),
    .I1(w_pre_dot_counter_x[6]),
    .I3(GND),
    .CIN(w_dot_counter_x_5_2) 
);
defparam w_dot_counter_x_6_s.ALU_MODE=0;
  ALU w_dot_counter_x_7_s (
    .SUM(w_dot_counter_x[7]),
    .COUT(w_dot_counter_x_7_0_COUT),
    .I0(reg_r26_h_scroll_Z[7]),
    .I1(w_pre_dot_counter_x[7]),
    .I3(GND),
    .CIN(w_dot_counter_x_6_2) 
);
defparam w_dot_counter_x_7_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_graphic123m */
module vdp_ram_256byte (
  w_video_clk,
  w_vdp_enable,
  w_ram_we,
  w_fifo_address,
  w_fifo_wdata,
  n13_5,
  w_fifo_rdata
)
;
input w_video_clk;
input w_vdp_enable;
input w_ram_we;
input [7:0] w_fifo_address;
input [7:0] w_fifo_wdata;
output n13_5;
output [7:0] w_fifo_rdata;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_fifo_address[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_fifo_address[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_fifo_address[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_fifo_address[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_fifo_address[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_fifo_address[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_fifo_address[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_we),
    .CLK(w_video_clk),
    .RESET(n13_5) 
);
  DFFE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_fifo_wdata[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_fifo_wdata[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_fifo_wdata[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_fifo_wdata[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_fifo_wdata[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_fifo_wdata[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_fifo_wdata[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_fifo_wdata[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_fifo_address[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_fifo_rdata[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b0;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  INV n13_s2 (
    .O(n13_5),
    .I(w_vdp_enable) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte */
module vdp_graphic4567 (
  w_video_clk,
  n36_6,
  n1017_4,
  w_vdp_enable,
  ff_pattern_generator_7_7,
  n1011_5,
  n1967_4,
  n586_6,
  reg_r25_yae_Z,
  n520_4,
  reg_r25_yjk_Z,
  n1018_6,
  w_vdp_mode_is_highres,
  n781_23,
  n100_6,
  ff_pattern_generator_7_9,
  n313_6,
  slot_reset_n_d,
  reg_r2_pattern_name_Z_0,
  reg_r2_pattern_name_Z_1,
  reg_r2_pattern_name_Z_2,
  reg_r2_pattern_name_Z_3,
  reg_r2_pattern_name_Z_6,
  w_pre_dot_counter_x,
  reg_r26_h_scroll_Z,
  ff_rdata,
  ff_dram_address,
  w_dot_state,
  w_eight_dot_state,
  w_pre_dot_counter_y,
  reg_r0_disp_mode,
  w_yjk_en,
  ff_local_dot_counter_x_8_7,
  n575_15,
  n1514_4,
  n13_5,
  w_color_code_graphic4567,
  w_yjk_r,
  w_yjk_g,
  w_yjk_b,
  w_vram_address_graphic4567_0,
  w_vram_address_graphic4567_1,
  w_vram_address_graphic4567_2,
  w_vram_address_graphic4567_3,
  w_vram_address_graphic4567_4,
  w_vram_address_graphic4567_5,
  w_vram_address_graphic4567_6,
  w_vram_address_graphic4567_7,
  w_vram_address_graphic4567_8,
  w_vram_address_graphic4567_9,
  w_vram_address_graphic4567_10,
  w_vram_address_graphic4567_11,
  w_vram_address_graphic4567_12,
  w_vram_address_graphic4567_13,
  w_vram_address_graphic4567_16
)
;
input w_video_clk;
input n36_6;
input n1017_4;
input w_vdp_enable;
input ff_pattern_generator_7_7;
input n1011_5;
input n1967_4;
input n586_6;
input reg_r25_yae_Z;
input n520_4;
input reg_r25_yjk_Z;
input n1018_6;
input w_vdp_mode_is_highres;
input n781_23;
input n100_6;
input ff_pattern_generator_7_9;
input n313_6;
input slot_reset_n_d;
input reg_r2_pattern_name_Z_0;
input reg_r2_pattern_name_Z_1;
input reg_r2_pattern_name_Z_2;
input reg_r2_pattern_name_Z_3;
input reg_r2_pattern_name_Z_6;
input [8:0] w_pre_dot_counter_x;
input [7:3] reg_r26_h_scroll_Z;
input [15:0] ff_rdata;
input [16:16] ff_dram_address;
input [1:0] w_dot_state;
input [2:0] w_eight_dot_state;
input [6:0] w_pre_dot_counter_y;
input [3:1] reg_r0_disp_mode;
output w_yjk_en;
output ff_local_dot_counter_x_8_7;
output n575_15;
output n1514_4;
output n13_5;
output [7:0] w_color_code_graphic4567;
output [5:0] w_yjk_r;
output [5:0] w_yjk_g;
output [5:0] w_yjk_b;
output w_vram_address_graphic4567_0;
output w_vram_address_graphic4567_1;
output w_vram_address_graphic4567_2;
output w_vram_address_graphic4567_3;
output w_vram_address_graphic4567_4;
output w_vram_address_graphic4567_5;
output w_vram_address_graphic4567_6;
output w_vram_address_graphic4567_7;
output w_vram_address_graphic4567_8;
output w_vram_address_graphic4567_9;
output w_vram_address_graphic4567_10;
output w_vram_address_graphic4567_11;
output w_vram_address_graphic4567_12;
output w_vram_address_graphic4567_13;
output w_vram_address_graphic4567_16;
wire w_ram_we;
wire n576_8;
wire n577_8;
wire n578_8;
wire n579_8;
wire n990_14;
wire n991_14;
wire n992_14;
wire n993_14;
wire n994_14;
wire n102_4;
wire n110_4;
wire n118_4;
wire ff_fifo_write_address_7_6;
wire ff_fifo_read_address_7_6;
wire pcolorcode_7_4;
wire ff_fifo_write_7;
wire n996_19;
wire n995_18;
wire n510_8;
wire n575_12;
wire n574_12;
wire n573_12;
wire n572_13;
wire n454_13;
wire n453_13;
wire n452_13;
wire n451_13;
wire n450_13;
wire n449_13;
wire n448_13;
wire n447_13;
wire n370_6;
wire n367_6;
wire n850_6;
wire n849_6;
wire n848_6;
wire n847_6;
wire n844_6;
wire n838_6;
wire w_pix_7_4;
wire w_pix_6_4;
wire w_pix_5_4;
wire w_pix_4_4;
wire w_pix_3_4;
wire w_pix_2_4;
wire w_pix_1_4;
wire w_pix_0_4;
wire n576_9;
wire n576_10;
wire n577_9;
wire n578_9;
wire n579_9;
wire n990_15;
wire n991_15;
wire n992_15;
wire n993_15;
wire n994_15;
wire ff_fifo_read_address_7_7;
wire pcolorcode_7_5;
wire ff_fifo_write_8;
wire n451_14;
wire n450_14;
wire n448_14;
wire n447_14;
wire n369_7;
wire n368_7;
wire n366_7;
wire n365_7;
wire w_b_0_8;
wire w_b_2_8;
wire w_b_3_8;
wire w_b_4_8;
wire w_b_5_8;
wire ff_fifo_read_address_7_8;
wire n126_7;
wire n1344_5;
wire n990_18;
wire ff_local_dot_counter_x_8_9;
wire n365_9;
wire n366_9;
wire n368_9;
wire n369_9;
wire n371_8;
wire n372_8;
wire n851_8;
wire n852_8;
wire n853_8;
wire n854_8;
wire n855_8;
wire n856_8;
wire n857_8;
wire n858_8;
wire n859_8;
wire n860_8;
wire p_vram_address_16_7;
wire n600_6;
wire ff_fifo_write;
wire w_r_yjk_0_2;
wire w_r_yjk_1_2;
wire w_r_yjk_2_2;
wire w_r_yjk_3_2;
wire w_r_yjk_4_2;
wire w_r_yjk_5_2;
wire w_r_yjk_6_0_COUT;
wire w_g_yjk_0_2;
wire w_g_yjk_1_2;
wire w_g_yjk_2_2;
wire w_g_yjk_3_2;
wire w_g_yjk_4_2;
wire w_g_yjk_5_2;
wire w_g_yjk_6_0_COUT;
wire w_b_jk_1_2;
wire w_b_jk_2_2;
wire w_b_jk_3_2;
wire w_b_jk_4_2;
wire w_b_jk_5_2;
wire w_b_jk_6_2;
wire w_b_jk_7_0_COUT;
wire w_dot_counter_x_3_2;
wire w_dot_counter_x_4_2;
wire w_dot_counter_x_5_2;
wire w_dot_counter_x_6_2;
wire w_dot_counter_x_7_0_COUT;
wire w_b_y_2_3;
wire w_b_y_3_3;
wire w_b_y_4_3;
wire w_b_y_5_3;
wire w_b_yjkp_0_3;
wire n703_2;
wire n703_3;
wire n702_2;
wire n702_3;
wire n701_2;
wire n701_3;
wire n700_2;
wire n700_3;
wire n699_2;
wire n699_3;
wire n698_2;
wire n698_3;
wire n697_2;
wire n697_3;
wire n696_2;
wire n696_0_COUT;
wire [7:0] w_fifo_address;
wire [7:0] w_fifo_wdata;
wire [7:0] w_pix;
wire [5:0] w_b;
wire [5:0] w_g;
wire [5:0] w_r;
wire [7:0] ff_fifo3;
wire [7:0] ff_fifo2;
wire [7:0] ff_fifo1;
wire [7:0] ff_fifo0;
wire [7:0] ff_pix0;
wire [7:0] ff_pix1;
wire [7:0] ff_pix2;
wire [7:0] ff_pix3;
wire [7:0] ff_fifo_write_address;
wire [7:0] ff_fifo_read_address;
wire [3:0] ff_color_data;
wire [6:0] ff_pattern_name_base_address;
wire [7:1] ff_local_dot_counter_x;
wire [6:0] w_r_yjk;
wire [6:0] w_g_yjk;
wire [7:1] w_b_jk;
wire [7:3] w_dot_counter_x;
wire [7:2] w_b_y;
wire [0:0] w_b_yjkp;
wire [7:0] w_fifo_rdata;
wire VCC;
wire GND;
  LUT3 w_fifo_address_7_s0 (
    .F(w_fifo_address[7]),
    .I0(ff_fifo_write_address[7]),
    .I1(ff_fifo_read_address[7]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_7_s0.INIT=8'hAC;
  LUT3 w_fifo_address_6_s0 (
    .F(w_fifo_address[6]),
    .I0(ff_fifo_read_address[6]),
    .I1(ff_fifo_write_address[6]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_6_s0.INIT=8'hCA;
  LUT3 w_fifo_address_5_s0 (
    .F(w_fifo_address[5]),
    .I0(ff_fifo_read_address[5]),
    .I1(ff_fifo_write_address[5]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_5_s0.INIT=8'hCA;
  LUT3 w_fifo_address_4_s0 (
    .F(w_fifo_address[4]),
    .I0(ff_fifo_read_address[4]),
    .I1(ff_fifo_write_address[4]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_4_s0.INIT=8'hCA;
  LUT3 w_fifo_address_3_s0 (
    .F(w_fifo_address[3]),
    .I0(ff_fifo_read_address[3]),
    .I1(ff_fifo_write_address[3]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_3_s0.INIT=8'hCA;
  LUT3 w_fifo_address_2_s0 (
    .F(w_fifo_address[2]),
    .I0(ff_fifo_read_address[2]),
    .I1(ff_fifo_write_address[2]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_2_s0.INIT=8'hCA;
  LUT3 w_fifo_address_1_s0 (
    .F(w_fifo_address[1]),
    .I0(ff_fifo_read_address[1]),
    .I1(ff_fifo_write_address[1]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_1_s0.INIT=8'hCA;
  LUT3 w_fifo_address_0_s0 (
    .F(w_fifo_address[0]),
    .I0(ff_fifo_read_address[0]),
    .I1(ff_fifo_write_address[0]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_0_s0.INIT=8'hCA;
  LUT4 w_fifo_wdata_7_s0 (
    .F(w_fifo_wdata[7]),
    .I0(ff_rdata[7]),
    .I1(ff_rdata[15]),
    .I2(ff_dram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_7_s0.INIT=16'hACCA;
  LUT4 w_fifo_wdata_6_s0 (
    .F(w_fifo_wdata[6]),
    .I0(ff_rdata[6]),
    .I1(ff_rdata[14]),
    .I2(ff_dram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_6_s0.INIT=16'hACCA;
  LUT4 w_fifo_wdata_5_s0 (
    .F(w_fifo_wdata[5]),
    .I0(ff_rdata[5]),
    .I1(ff_rdata[13]),
    .I2(ff_dram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_5_s0.INIT=16'hACCA;
  LUT4 w_fifo_wdata_4_s0 (
    .F(w_fifo_wdata[4]),
    .I0(ff_rdata[4]),
    .I1(ff_rdata[12]),
    .I2(ff_dram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_4_s0.INIT=16'hACCA;
  LUT4 w_fifo_wdata_3_s0 (
    .F(w_fifo_wdata[3]),
    .I0(ff_rdata[3]),
    .I1(ff_rdata[11]),
    .I2(ff_dram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_3_s0.INIT=16'hACCA;
  LUT4 w_fifo_wdata_2_s0 (
    .F(w_fifo_wdata[2]),
    .I0(ff_rdata[2]),
    .I1(ff_rdata[10]),
    .I2(ff_dram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_2_s0.INIT=16'hACCA;
  LUT4 w_fifo_wdata_1_s0 (
    .F(w_fifo_wdata[1]),
    .I0(ff_rdata[1]),
    .I1(ff_rdata[9]),
    .I2(ff_dram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_1_s0.INIT=16'hACCA;
  LUT4 w_fifo_wdata_0_s0 (
    .F(w_fifo_wdata[0]),
    .I0(ff_rdata[0]),
    .I1(ff_rdata[8]),
    .I2(ff_dram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_0_s0.INIT=16'hACCA;
  LUT2 w_ram_we_s0 (
    .F(w_ram_we),
    .I0(w_vdp_enable),
    .I1(ff_fifo_write) 
);
defparam w_ram_we_s0.INIT=4'h8;
  LUT4 w_pix_7_s0 (
    .F(w_pix[7]),
    .I0(ff_pix1[7]),
    .I1(ff_pix3[7]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_7_4) 
);
defparam w_pix_7_s0.INIT=16'hA0CF;
  LUT4 w_pix_6_s0 (
    .F(w_pix[6]),
    .I0(ff_pix1[6]),
    .I1(ff_pix3[6]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_6_4) 
);
defparam w_pix_6_s0.INIT=16'hA0CF;
  LUT4 w_pix_5_s0 (
    .F(w_pix[5]),
    .I0(ff_pix1[5]),
    .I1(ff_pix3[5]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_5_4) 
);
defparam w_pix_5_s0.INIT=16'hA0CF;
  LUT4 w_pix_4_s0 (
    .F(w_pix[4]),
    .I0(ff_pix1[4]),
    .I1(ff_pix3[4]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_4_4) 
);
defparam w_pix_4_s0.INIT=16'hA0CF;
  LUT4 w_pix_3_s0 (
    .F(w_pix[3]),
    .I0(ff_pix1[3]),
    .I1(ff_pix3[3]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_3_4) 
);
defparam w_pix_3_s0.INIT=16'hA0CF;
  LUT4 w_pix_2_s0 (
    .F(w_pix[2]),
    .I0(ff_pix1[2]),
    .I1(ff_pix3[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_2_4) 
);
defparam w_pix_2_s0.INIT=16'hA0CF;
  LUT4 w_pix_1_s0 (
    .F(w_pix[1]),
    .I0(ff_pix1[1]),
    .I1(ff_pix3[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_1_4) 
);
defparam w_pix_1_s0.INIT=16'hA0CF;
  LUT4 w_pix_0_s0 (
    .F(w_pix[0]),
    .I0(ff_pix1[0]),
    .I1(ff_pix3[0]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_0_4) 
);
defparam w_pix_0_s0.INIT=16'hA0CF;
  LUT4 n576_s4 (
    .F(n576_8),
    .I0(w_pix[7]),
    .I1(n576_9),
    .I2(n576_10),
    .I3(w_dot_state[1]) 
);
defparam n576_s4.INIT=16'hCCA3;
  LUT4 n577_s4 (
    .F(n577_8),
    .I0(w_pix[6]),
    .I1(n577_9),
    .I2(n576_10),
    .I3(w_dot_state[1]) 
);
defparam n577_s4.INIT=16'hCCA3;
  LUT4 n578_s4 (
    .F(n578_8),
    .I0(w_pix[5]),
    .I1(n578_9),
    .I2(n576_10),
    .I3(w_dot_state[1]) 
);
defparam n578_s4.INIT=16'hCCA3;
  LUT4 n579_s4 (
    .F(n579_8),
    .I0(w_pix[4]),
    .I1(n579_9),
    .I2(n576_10),
    .I3(w_dot_state[1]) 
);
defparam n579_s4.INIT=16'hCCA3;
  LUT4 n990_s10 (
    .F(n990_14),
    .I0(w_dot_counter_x[7]),
    .I1(n990_15),
    .I2(ff_local_dot_counter_x[7]),
    .I3(n990_18) 
);
defparam n990_s10.INIT=16'h3CAA;
  LUT4 n991_s10 (
    .F(n991_14),
    .I0(w_dot_counter_x[6]),
    .I1(n991_15),
    .I2(ff_local_dot_counter_x[6]),
    .I3(n990_18) 
);
defparam n991_s10.INIT=16'h3CAA;
  LUT4 n992_s10 (
    .F(n992_14),
    .I0(w_dot_counter_x[5]),
    .I1(ff_local_dot_counter_x[5]),
    .I2(n992_15),
    .I3(n990_18) 
);
defparam n992_s10.INIT=16'h3CAA;
  LUT4 n993_s10 (
    .F(n993_14),
    .I0(w_dot_counter_x[4]),
    .I1(n993_15),
    .I2(ff_local_dot_counter_x[4]),
    .I3(n990_18) 
);
defparam n993_s10.INIT=16'h3CAA;
  LUT4 n994_s10 (
    .F(n994_14),
    .I0(w_dot_counter_x[3]),
    .I1(n994_15),
    .I2(ff_local_dot_counter_x[3]),
    .I3(n990_18) 
);
defparam n994_s10.INIT=16'h3CAA;
  LUT3 n102_s1 (
    .F(n102_4),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(n1017_4) 
);
defparam n102_s1.INIT=8'h80;
  LUT3 n110_s1 (
    .F(n110_4),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(n1017_4) 
);
defparam n110_s1.INIT=8'h40;
  LUT3 n118_s1 (
    .F(n118_4),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(n1017_4) 
);
defparam n118_s1.INIT=8'h40;
  LUT4 ff_fifo_write_address_7_s2 (
    .F(ff_fifo_write_address_7_6),
    .I0(ff_pattern_generator_7_7),
    .I1(w_ram_we),
    .I2(n1011_5),
    .I3(n1514_4) 
);
defparam ff_fifo_write_address_7_s2.INIT=16'hF444;
  LUT4 ff_fifo_read_address_7_s2 (
    .F(ff_fifo_read_address_7_6),
    .I0(w_eight_dot_state[0]),
    .I1(n1967_4),
    .I2(n1017_4),
    .I3(ff_fifo_read_address_7_7) 
);
defparam ff_fifo_read_address_7_s2.INIT=16'hFF70;
  LUT4 pcolorcode_7_s2 (
    .F(pcolorcode_7_4),
    .I0(pcolorcode_7_5),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]),
    .I3(w_vdp_enable) 
);
defparam pcolorcode_7_s2.INIT=16'h2C00;
  LUT4 ff_fifo_write_s3 (
    .F(ff_fifo_write_7),
    .I0(ff_fifo_write_8),
    .I1(ff_local_dot_counter_x_8_7),
    .I2(w_dot_state[0]),
    .I3(w_vdp_enable) 
);
defparam ff_fifo_write_s3.INIT=16'h9700;
  LUT2 n996_s13 (
    .F(n996_19),
    .I0(ff_local_dot_counter_x[1]),
    .I1(n990_18) 
);
defparam n996_s13.INIT=4'h4;
  LUT3 n995_s12 (
    .F(n995_18),
    .I0(ff_local_dot_counter_x[2]),
    .I1(ff_local_dot_counter_x[1]),
    .I2(n990_18) 
);
defparam n995_s12.INIT=8'h60;
  LUT3 n510_s3 (
    .F(n510_8),
    .I0(n586_6),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]) 
);
defparam n510_s3.INIT=8'hC1;
  LUT4 n575_s6 (
    .F(n575_12),
    .I0(w_dot_state[1]),
    .I1(reg_r25_yae_Z),
    .I2(n575_15),
    .I3(w_pix[4]) 
);
defparam n575_s6.INIT=16'h0100;
  LUT4 n574_s6 (
    .F(n574_12),
    .I0(w_dot_state[1]),
    .I1(reg_r25_yae_Z),
    .I2(n575_15),
    .I3(w_pix[5]) 
);
defparam n574_s6.INIT=16'h0100;
  LUT4 n573_s6 (
    .F(n573_12),
    .I0(w_dot_state[1]),
    .I1(reg_r25_yae_Z),
    .I2(n575_15),
    .I3(w_pix[6]) 
);
defparam n573_s6.INIT=16'h0100;
  LUT4 n572_s7 (
    .F(n572_13),
    .I0(w_dot_state[1]),
    .I1(reg_r25_yae_Z),
    .I2(n575_15),
    .I3(w_pix[7]) 
);
defparam n572_s7.INIT=16'h0100;
  LUT2 n454_s7 (
    .F(n454_13),
    .I0(w_dot_state[1]),
    .I1(ff_fifo_read_address[0]) 
);
defparam n454_s7.INIT=4'h1;
  LUT3 n453_s7 (
    .F(n453_13),
    .I0(w_dot_state[1]),
    .I1(ff_fifo_read_address[1]),
    .I2(ff_fifo_read_address[0]) 
);
defparam n453_s7.INIT=8'h14;
  LUT4 n452_s7 (
    .F(n452_13),
    .I0(ff_fifo_read_address[1]),
    .I1(ff_fifo_read_address[0]),
    .I2(w_dot_state[1]),
    .I3(ff_fifo_read_address[2]) 
);
defparam n452_s7.INIT=16'h0708;
  LUT3 n451_s7 (
    .F(n451_13),
    .I0(w_dot_state[1]),
    .I1(n451_14),
    .I2(ff_fifo_read_address[3]) 
);
defparam n451_s7.INIT=8'h14;
  LUT3 n450_s7 (
    .F(n450_13),
    .I0(w_dot_state[1]),
    .I1(ff_fifo_read_address[4]),
    .I2(n450_14) 
);
defparam n450_s7.INIT=8'h14;
  LUT4 n449_s7 (
    .F(n449_13),
    .I0(ff_fifo_read_address[4]),
    .I1(n450_14),
    .I2(w_dot_state[1]),
    .I3(ff_fifo_read_address[5]) 
);
defparam n449_s7.INIT=16'h0708;
  LUT3 n448_s7 (
    .F(n448_13),
    .I0(w_dot_state[1]),
    .I1(n448_14),
    .I2(ff_fifo_read_address[6]) 
);
defparam n448_s7.INIT=8'h14;
  LUT3 n447_s7 (
    .F(n447_13),
    .I0(w_dot_state[1]),
    .I1(n447_14),
    .I2(ff_fifo_read_address[7]) 
);
defparam n447_s7.INIT=8'h14;
  LUT4 n370_s1 (
    .F(n370_6),
    .I0(ff_fifo_write_address[1]),
    .I1(ff_fifo_write_address[0]),
    .I2(ff_pattern_generator_7_7),
    .I3(ff_fifo_write_address[2]) 
);
defparam n370_s1.INIT=16'h0708;
  LUT4 n367_s1 (
    .F(n367_6),
    .I0(ff_fifo_write_address[4]),
    .I1(n368_7),
    .I2(ff_pattern_generator_7_7),
    .I3(ff_fifo_write_address[5]) 
);
defparam n367_s1.INIT=16'h0708;
  LUT3 n850_s1 (
    .F(n850_6),
    .I0(w_pre_dot_counter_y[3]),
    .I1(ff_pattern_name_base_address[0]),
    .I2(n520_4) 
);
defparam n850_s1.INIT=8'h80;
  LUT3 n849_s1 (
    .F(n849_6),
    .I0(w_pre_dot_counter_y[4]),
    .I1(ff_pattern_name_base_address[1]),
    .I2(n520_4) 
);
defparam n849_s1.INIT=8'h80;
  LUT3 n848_s1 (
    .F(n848_6),
    .I0(ff_pattern_name_base_address[2]),
    .I1(w_pre_dot_counter_y[5]),
    .I2(n520_4) 
);
defparam n848_s1.INIT=8'h80;
  LUT3 n847_s1 (
    .F(n847_6),
    .I0(w_pre_dot_counter_y[6]),
    .I1(ff_pattern_name_base_address[3]),
    .I2(n520_4) 
);
defparam n847_s1.INIT=8'h80;
  LUT3 n844_s1 (
    .F(n844_6),
    .I0(ff_pattern_name_base_address[6]),
    .I1(n520_4),
    .I2(n1967_4) 
);
defparam n844_s1.INIT=8'h80;
  LUT3 n838_s1 (
    .F(n838_6),
    .I0(w_pix[3]),
    .I1(reg_r25_yae_Z),
    .I2(reg_r25_yjk_Z) 
);
defparam n838_s1.INIT=8'h70;
  LUT2 w_b_0_s2 (
    .F(w_b[0]),
    .I0(n696_2),
    .I1(w_b_0_8) 
);
defparam w_b_0_s2.INIT=4'h1;
  LUT4 w_b_1_s2 (
    .F(w_b[1]),
    .I0(w_b_0_8),
    .I1(n702_2),
    .I2(n703_2),
    .I3(n696_2) 
);
defparam w_b_1_s2.INIT=16'h007D;
  LUT4 w_b_2_s2 (
    .F(w_b[2]),
    .I0(w_b_0_8),
    .I1(w_b_2_8),
    .I2(n701_2),
    .I3(n696_2) 
);
defparam w_b_2_s2.INIT=16'h007D;
  LUT4 w_b_3_s2 (
    .F(w_b[3]),
    .I0(w_b_0_8),
    .I1(w_b_3_8),
    .I2(n700_2),
    .I3(n696_2) 
);
defparam w_b_3_s2.INIT=16'h007D;
  LUT4 w_b_4_s2 (
    .F(w_b[4]),
    .I0(w_b_0_8),
    .I1(n699_2),
    .I2(w_b_4_8),
    .I3(n696_2) 
);
defparam w_b_4_s2.INIT=16'h007D;
  LUT4 w_b_5_s2 (
    .F(w_b[5]),
    .I0(n696_2),
    .I1(n698_2),
    .I2(n697_2),
    .I3(w_b_5_8) 
);
defparam w_b_5_s2.INIT=16'h1554;
  LUT2 w_g_0_s2 (
    .F(w_g[0]),
    .I0(w_g_yjk[6]),
    .I1(w_g_yjk[5]) 
);
defparam w_g_0_s2.INIT=4'h4;
  LUT3 w_g_1_s2 (
    .F(w_g[1]),
    .I0(w_g_yjk[0]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_1_s2.INIT=8'h0E;
  LUT3 w_g_2_s2 (
    .F(w_g[2]),
    .I0(w_g_yjk[1]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_2_s2.INIT=8'h0E;
  LUT3 w_g_3_s2 (
    .F(w_g[3]),
    .I0(w_g_yjk[2]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_3_s2.INIT=8'h0E;
  LUT3 w_g_4_s2 (
    .F(w_g[4]),
    .I0(w_g_yjk[3]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_4_s2.INIT=8'h0E;
  LUT3 w_g_5_s2 (
    .F(w_g[5]),
    .I0(w_g_yjk[4]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_5_s2.INIT=8'h0E;
  LUT2 w_r_0_s2 (
    .F(w_r[0]),
    .I0(w_r_yjk[6]),
    .I1(w_r_yjk[5]) 
);
defparam w_r_0_s2.INIT=4'h4;
  LUT3 w_r_1_s2 (
    .F(w_r[1]),
    .I0(w_r_yjk[0]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_1_s2.INIT=8'h0E;
  LUT3 w_r_2_s2 (
    .F(w_r[2]),
    .I0(w_r_yjk[1]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_2_s2.INIT=8'h0E;
  LUT3 w_r_3_s2 (
    .F(w_r[3]),
    .I0(w_r_yjk[2]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_3_s2.INIT=8'h0E;
  LUT3 w_r_4_s2 (
    .F(w_r[4]),
    .I0(w_r_yjk[3]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_4_s2.INIT=8'h0E;
  LUT3 w_r_5_s2 (
    .F(w_r[5]),
    .I0(w_r_yjk[4]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_5_s2.INIT=8'h0E;
  LUT4 w_pix_7_s1 (
    .F(w_pix_7_4),
    .I0(ff_pix0[7]),
    .I1(ff_pix2[7]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_7_s1.INIT=16'h03F5;
  LUT4 w_pix_6_s1 (
    .F(w_pix_6_4),
    .I0(ff_pix0[6]),
    .I1(ff_pix2[6]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_6_s1.INIT=16'h03F5;
  LUT4 w_pix_5_s1 (
    .F(w_pix_5_4),
    .I0(ff_pix0[5]),
    .I1(ff_pix2[5]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_5_s1.INIT=16'h03F5;
  LUT4 w_pix_4_s1 (
    .F(w_pix_4_4),
    .I0(ff_pix0[4]),
    .I1(ff_pix2[4]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_4_s1.INIT=16'h03F5;
  LUT4 w_pix_3_s1 (
    .F(w_pix_3_4),
    .I0(ff_pix0[3]),
    .I1(ff_pix2[3]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_3_s1.INIT=16'h03F5;
  LUT4 w_pix_2_s1 (
    .F(w_pix_2_4),
    .I0(ff_pix0[2]),
    .I1(ff_pix2[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_2_s1.INIT=16'h03F5;
  LUT4 w_pix_1_s1 (
    .F(w_pix_1_4),
    .I0(ff_pix0[1]),
    .I1(ff_pix2[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_1_s1.INIT=16'h03F5;
  LUT4 w_pix_0_s1 (
    .F(w_pix_0_4),
    .I0(ff_pix0[0]),
    .I1(ff_pix2[0]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_0_s1.INIT=16'h03F5;
  LUT4 n576_s5 (
    .F(n576_9),
    .I0(w_pix[3]),
    .I1(ff_color_data[3]),
    .I2(n1967_4),
    .I3(w_dot_state[1]) 
);
defparam n576_s5.INIT=16'hCC35;
  LUT4 n576_s6 (
    .F(n576_10),
    .I0(n575_15),
    .I1(reg_r25_yae_Z),
    .I2(w_eight_dot_state[0]),
    .I3(n1967_4) 
);
defparam n576_s6.INIT=16'h0EEE;
  LUT4 n577_s5 (
    .F(n577_9),
    .I0(w_pix[2]),
    .I1(ff_color_data[2]),
    .I2(n1967_4),
    .I3(w_dot_state[1]) 
);
defparam n577_s5.INIT=16'hCC35;
  LUT4 n578_s5 (
    .F(n578_9),
    .I0(w_pix[1]),
    .I1(ff_color_data[1]),
    .I2(n1967_4),
    .I3(w_dot_state[1]) 
);
defparam n578_s5.INIT=16'hCC35;
  LUT4 n579_s5 (
    .F(n579_9),
    .I0(w_pix[0]),
    .I1(ff_color_data[0]),
    .I2(n1967_4),
    .I3(w_dot_state[1]) 
);
defparam n579_s5.INIT=16'hCC35;
  LUT3 n990_s11 (
    .F(n990_15),
    .I0(ff_local_dot_counter_x[5]),
    .I1(ff_local_dot_counter_x[6]),
    .I2(n992_15) 
);
defparam n990_s11.INIT=8'h80;
  LUT2 n991_s11 (
    .F(n991_15),
    .I0(ff_local_dot_counter_x[5]),
    .I1(n992_15) 
);
defparam n991_s11.INIT=4'h8;
  LUT4 n992_s11 (
    .F(n992_15),
    .I0(ff_local_dot_counter_x[2]),
    .I1(ff_local_dot_counter_x[1]),
    .I2(ff_local_dot_counter_x[3]),
    .I3(ff_local_dot_counter_x[4]) 
);
defparam n992_s11.INIT=16'h8000;
  LUT3 n993_s11 (
    .F(n993_15),
    .I0(ff_local_dot_counter_x[2]),
    .I1(ff_local_dot_counter_x[1]),
    .I2(ff_local_dot_counter_x[3]) 
);
defparam n993_s11.INIT=8'h80;
  LUT2 n994_s11 (
    .F(n994_15),
    .I0(ff_local_dot_counter_x[2]),
    .I1(ff_local_dot_counter_x[1]) 
);
defparam n994_s11.INIT=4'h8;
  LUT4 ff_fifo_read_address_7_s3 (
    .F(ff_fifo_read_address_7_7),
    .I0(w_pre_dot_counter_x[0]),
    .I1(w_pre_dot_counter_x[1]),
    .I2(ff_fifo_read_address_7_8),
    .I3(n1018_6) 
);
defparam ff_fifo_read_address_7_s3.INIT=16'h1000;
  LUT2 pcolorcode_7_s3 (
    .F(pcolorcode_7_5),
    .I0(reg_r0_disp_mode[1]),
    .I1(w_vdp_mode_is_highres) 
);
defparam pcolorcode_7_s3.INIT=4'h8;
  LUT3 ff_local_dot_counter_x_8_s3 (
    .F(ff_local_dot_counter_x_8_7),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]) 
);
defparam ff_local_dot_counter_x_8_s3.INIT=8'hE0;
  LUT4 ff_fifo_write_s4 (
    .F(ff_fifo_write_8),
    .I0(n586_6),
    .I1(n781_23),
    .I2(ff_local_dot_counter_x_8_7),
    .I3(w_dot_state[1]) 
);
defparam ff_fifo_write_s4.INIT=16'h0BF0;
  LUT3 n451_s8 (
    .F(n451_14),
    .I0(ff_fifo_read_address[2]),
    .I1(ff_fifo_read_address[1]),
    .I2(ff_fifo_read_address[0]) 
);
defparam n451_s8.INIT=8'h80;
  LUT4 n450_s8 (
    .F(n450_14),
    .I0(ff_fifo_read_address[3]),
    .I1(ff_fifo_read_address[2]),
    .I2(ff_fifo_read_address[1]),
    .I3(ff_fifo_read_address[0]) 
);
defparam n450_s8.INIT=16'h8000;
  LUT3 n448_s8 (
    .F(n448_14),
    .I0(ff_fifo_read_address[5]),
    .I1(ff_fifo_read_address[4]),
    .I2(n450_14) 
);
defparam n448_s8.INIT=8'h80;
  LUT4 n447_s8 (
    .F(n447_14),
    .I0(ff_fifo_read_address[6]),
    .I1(ff_fifo_read_address[5]),
    .I2(ff_fifo_read_address[4]),
    .I3(n450_14) 
);
defparam n447_s8.INIT=16'h8000;
  LUT3 n369_s2 (
    .F(n369_7),
    .I0(ff_fifo_write_address[2]),
    .I1(ff_fifo_write_address[1]),
    .I2(ff_fifo_write_address[0]) 
);
defparam n369_s2.INIT=8'h80;
  LUT4 n368_s2 (
    .F(n368_7),
    .I0(ff_fifo_write_address[3]),
    .I1(ff_fifo_write_address[2]),
    .I2(ff_fifo_write_address[1]),
    .I3(ff_fifo_write_address[0]) 
);
defparam n368_s2.INIT=16'h8000;
  LUT3 n366_s2 (
    .F(n366_7),
    .I0(ff_fifo_write_address[5]),
    .I1(ff_fifo_write_address[4]),
    .I2(n368_7) 
);
defparam n366_s2.INIT=8'h80;
  LUT4 n365_s2 (
    .F(n365_7),
    .I0(ff_fifo_write_address[6]),
    .I1(ff_fifo_write_address[5]),
    .I2(ff_fifo_write_address[4]),
    .I3(n368_7) 
);
defparam n365_s2.INIT=16'h8000;
  LUT4 w_b_0_s3 (
    .F(w_b_0_8),
    .I0(n699_2),
    .I1(n698_2),
    .I2(w_b_4_8),
    .I3(n697_2) 
);
defparam w_b_0_s3.INIT=16'h807F;
  LUT2 w_b_2_s3 (
    .F(w_b_2_8),
    .I0(n702_2),
    .I1(n703_2) 
);
defparam w_b_2_s3.INIT=4'h8;
  LUT3 w_b_3_s3 (
    .F(w_b_3_8),
    .I0(n702_2),
    .I1(n703_2),
    .I2(n701_2) 
);
defparam w_b_3_s3.INIT=8'h80;
  LUT4 w_b_4_s3 (
    .F(w_b_4_8),
    .I0(n702_2),
    .I1(n703_2),
    .I2(n701_2),
    .I3(n700_2) 
);
defparam w_b_4_s3.INIT=16'h8000;
  LUT2 w_b_5_s3 (
    .F(w_b_5_8),
    .I0(n699_2),
    .I1(w_b_4_8) 
);
defparam w_b_5_s3.INIT=4'h8;
  LUT4 ff_fifo_read_address_7_s4 (
    .F(ff_fifo_read_address_7_8),
    .I0(w_pre_dot_counter_x[3]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(w_pre_dot_counter_x[2]),
    .I3(n100_6) 
);
defparam ff_fifo_read_address_7_s4.INIT=16'h1000;
  LUT3 n126_s3 (
    .F(n126_7),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(n1017_4) 
);
defparam n126_s3.INIT=8'h10;
  LUT3 n1344_s1 (
    .F(n1344_5),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(ff_pattern_generator_7_9) 
);
defparam n1344_s1.INIT=8'h10;
  LUT4 n575_s8 (
    .F(n575_15),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[2]),
    .I3(n313_6) 
);
defparam n575_s8.INIT=16'h2C00;
  LUT4 n990_s13 (
    .F(n990_18),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(n586_6) 
);
defparam n990_s13.INIT=16'h001F;
  LUT4 ff_local_dot_counter_x_8_s4 (
    .F(ff_local_dot_counter_x_8_9),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(ff_pattern_generator_7_9) 
);
defparam ff_local_dot_counter_x_8_s4.INIT=16'h1F00;
  LUT4 n365_s3 (
    .F(n365_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n365_7),
    .I3(ff_fifo_write_address[7]) 
);
defparam n365_s3.INIT=16'h0EE0;
  LUT4 n366_s3 (
    .F(n366_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n366_7),
    .I3(ff_fifo_write_address[6]) 
);
defparam n366_s3.INIT=16'h0EE0;
  LUT4 n368_s3 (
    .F(n368_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_fifo_write_address[4]),
    .I3(n368_7) 
);
defparam n368_s3.INIT=16'h0EE0;
  LUT4 n369_s3 (
    .F(n369_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n369_7),
    .I3(ff_fifo_write_address[3]) 
);
defparam n369_s3.INIT=16'h0EE0;
  LUT4 n371_s2 (
    .F(n371_8),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_fifo_write_address[1]),
    .I3(ff_fifo_write_address[0]) 
);
defparam n371_s2.INIT=16'h0EE0;
  LUT3 n372_s2 (
    .F(n372_8),
    .I0(ff_fifo_write_address[0]),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam n372_s2.INIT=8'h54;
  LUT4 n851_s2 (
    .F(n851_8),
    .I0(w_pre_dot_counter_y[2]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n851_s2.INIT=16'h8000;
  LUT4 n852_s2 (
    .F(n852_8),
    .I0(w_pre_dot_counter_y[1]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n852_s2.INIT=16'h8000;
  LUT4 n853_s2 (
    .F(n853_8),
    .I0(w_pre_dot_counter_y[0]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n853_s2.INIT=16'h8000;
  LUT4 n854_s2 (
    .F(n854_8),
    .I0(ff_local_dot_counter_x[7]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n854_s2.INIT=16'h8000;
  LUT4 n855_s2 (
    .F(n855_8),
    .I0(ff_local_dot_counter_x[6]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n855_s2.INIT=16'h8000;
  LUT4 n856_s2 (
    .F(n856_8),
    .I0(ff_local_dot_counter_x[5]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n856_s2.INIT=16'h8000;
  LUT4 n857_s2 (
    .F(n857_8),
    .I0(ff_local_dot_counter_x[4]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n857_s2.INIT=16'h8000;
  LUT4 n858_s2 (
    .F(n858_8),
    .I0(ff_local_dot_counter_x[3]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n858_s2.INIT=16'h8000;
  LUT4 n859_s2 (
    .F(n859_8),
    .I0(ff_local_dot_counter_x[2]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n859_s2.INIT=16'h8000;
  LUT4 n860_s2 (
    .F(n860_8),
    .I0(ff_local_dot_counter_x[1]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n860_s2.INIT=16'h8000;
  LUT4 p_vram_address_16_s4 (
    .F(p_vram_address_16_7),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(slot_reset_n_d) 
);
defparam p_vram_address_16_s4.INIT=16'h80FF;
  LUT4 n600_s2 (
    .F(n600_6),
    .I0(w_dot_state[1]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[0]),
    .I3(n576_10) 
);
defparam n600_s2.INIT=16'h4000;
  LUT4 n1514_s0 (
    .F(n1514_4),
    .I0(ff_pattern_generator_7_9),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1514_s0.INIT=16'h0002;
  DFFE ff_fifo3_6_s0 (
    .Q(ff_fifo3[6]),
    .D(w_fifo_rdata[6]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_5_s0 (
    .Q(ff_fifo3[5]),
    .D(w_fifo_rdata[5]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_4_s0 (
    .Q(ff_fifo3[4]),
    .D(w_fifo_rdata[4]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_3_s0 (
    .Q(ff_fifo3[3]),
    .D(w_fifo_rdata[3]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_2_s0 (
    .Q(ff_fifo3[2]),
    .D(w_fifo_rdata[2]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_1_s0 (
    .Q(ff_fifo3[1]),
    .D(w_fifo_rdata[1]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_0_s0 (
    .Q(ff_fifo3[0]),
    .D(w_fifo_rdata[0]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo2_7_s0 (
    .Q(ff_fifo2[7]),
    .D(w_fifo_rdata[7]),
    .CLK(w_video_clk),
    .CE(n110_4) 
);
  DFFE ff_fifo2_6_s0 (
    .Q(ff_fifo2[6]),
    .D(w_fifo_rdata[6]),
    .CLK(w_video_clk),
    .CE(n110_4) 
);
  DFFE ff_fifo2_5_s0 (
    .Q(ff_fifo2[5]),
    .D(w_fifo_rdata[5]),
    .CLK(w_video_clk),
    .CE(n110_4) 
);
  DFFE ff_fifo2_4_s0 (
    .Q(ff_fifo2[4]),
    .D(w_fifo_rdata[4]),
    .CLK(w_video_clk),
    .CE(n110_4) 
);
  DFFE ff_fifo2_3_s0 (
    .Q(ff_fifo2[3]),
    .D(w_fifo_rdata[3]),
    .CLK(w_video_clk),
    .CE(n110_4) 
);
  DFFE ff_fifo2_2_s0 (
    .Q(ff_fifo2[2]),
    .D(w_fifo_rdata[2]),
    .CLK(w_video_clk),
    .CE(n110_4) 
);
  DFFE ff_fifo2_1_s0 (
    .Q(ff_fifo2[1]),
    .D(w_fifo_rdata[1]),
    .CLK(w_video_clk),
    .CE(n110_4) 
);
  DFFE ff_fifo2_0_s0 (
    .Q(ff_fifo2[0]),
    .D(w_fifo_rdata[0]),
    .CLK(w_video_clk),
    .CE(n110_4) 
);
  DFFE ff_fifo1_7_s0 (
    .Q(ff_fifo1[7]),
    .D(w_fifo_rdata[7]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_6_s0 (
    .Q(ff_fifo1[6]),
    .D(w_fifo_rdata[6]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_5_s0 (
    .Q(ff_fifo1[5]),
    .D(w_fifo_rdata[5]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_4_s0 (
    .Q(ff_fifo1[4]),
    .D(w_fifo_rdata[4]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_3_s0 (
    .Q(ff_fifo1[3]),
    .D(w_fifo_rdata[3]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_2_s0 (
    .Q(ff_fifo1[2]),
    .D(w_fifo_rdata[2]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_1_s0 (
    .Q(ff_fifo1[1]),
    .D(w_fifo_rdata[1]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_0_s0 (
    .Q(ff_fifo1[0]),
    .D(w_fifo_rdata[0]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo0_7_s0 (
    .Q(ff_fifo0[7]),
    .D(w_fifo_rdata[7]),
    .CLK(w_video_clk),
    .CE(n126_7) 
);
  DFFE ff_fifo0_6_s0 (
    .Q(ff_fifo0[6]),
    .D(w_fifo_rdata[6]),
    .CLK(w_video_clk),
    .CE(n126_7) 
);
  DFFE ff_fifo0_5_s0 (
    .Q(ff_fifo0[5]),
    .D(w_fifo_rdata[5]),
    .CLK(w_video_clk),
    .CE(n126_7) 
);
  DFFE ff_fifo0_4_s0 (
    .Q(ff_fifo0[4]),
    .D(w_fifo_rdata[4]),
    .CLK(w_video_clk),
    .CE(n126_7) 
);
  DFFE ff_fifo0_3_s0 (
    .Q(ff_fifo0[3]),
    .D(w_fifo_rdata[3]),
    .CLK(w_video_clk),
    .CE(n126_7) 
);
  DFFE ff_fifo0_2_s0 (
    .Q(ff_fifo0[2]),
    .D(w_fifo_rdata[2]),
    .CLK(w_video_clk),
    .CE(n126_7) 
);
  DFFE ff_fifo0_1_s0 (
    .Q(ff_fifo0[1]),
    .D(w_fifo_rdata[1]),
    .CLK(w_video_clk),
    .CE(n126_7) 
);
  DFFE ff_fifo0_0_s0 (
    .Q(ff_fifo0[0]),
    .D(w_fifo_rdata[0]),
    .CLK(w_video_clk),
    .CE(n126_7) 
);
  DFFE ff_pix0_7_s0 (
    .Q(ff_pix0[7]),
    .D(ff_fifo0[7]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix0_6_s0 (
    .Q(ff_pix0[6]),
    .D(ff_fifo0[6]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix0_5_s0 (
    .Q(ff_pix0[5]),
    .D(ff_fifo0[5]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix0_4_s0 (
    .Q(ff_pix0[4]),
    .D(ff_fifo0[4]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix0_3_s0 (
    .Q(ff_pix0[3]),
    .D(ff_fifo0[3]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix0_2_s0 (
    .Q(ff_pix0[2]),
    .D(ff_fifo0[2]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix0_1_s0 (
    .Q(ff_pix0[1]),
    .D(ff_fifo0[1]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix0_0_s0 (
    .Q(ff_pix0[0]),
    .D(ff_fifo0[0]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix1_7_s0 (
    .Q(ff_pix1[7]),
    .D(ff_fifo1[7]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix1_6_s0 (
    .Q(ff_pix1[6]),
    .D(ff_fifo1[6]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix1_5_s0 (
    .Q(ff_pix1[5]),
    .D(ff_fifo1[5]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix1_4_s0 (
    .Q(ff_pix1[4]),
    .D(ff_fifo1[4]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix1_3_s0 (
    .Q(ff_pix1[3]),
    .D(ff_fifo1[3]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix1_2_s0 (
    .Q(ff_pix1[2]),
    .D(ff_fifo1[2]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix1_1_s0 (
    .Q(ff_pix1[1]),
    .D(ff_fifo1[1]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix1_0_s0 (
    .Q(ff_pix1[0]),
    .D(ff_fifo1[0]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix2_7_s0 (
    .Q(ff_pix2[7]),
    .D(ff_fifo2[7]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix2_6_s0 (
    .Q(ff_pix2[6]),
    .D(ff_fifo2[6]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix2_5_s0 (
    .Q(ff_pix2[5]),
    .D(ff_fifo2[5]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix2_4_s0 (
    .Q(ff_pix2[4]),
    .D(ff_fifo2[4]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix2_3_s0 (
    .Q(ff_pix2[3]),
    .D(ff_fifo2[3]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix2_2_s0 (
    .Q(ff_pix2[2]),
    .D(ff_fifo2[2]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix2_1_s0 (
    .Q(ff_pix2[1]),
    .D(ff_fifo2[1]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix2_0_s0 (
    .Q(ff_pix2[0]),
    .D(ff_fifo2[0]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix3_7_s0 (
    .Q(ff_pix3[7]),
    .D(ff_fifo3[7]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix3_6_s0 (
    .Q(ff_pix3[6]),
    .D(ff_fifo3[6]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix3_5_s0 (
    .Q(ff_pix3[5]),
    .D(ff_fifo3[5]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix3_4_s0 (
    .Q(ff_pix3[4]),
    .D(ff_fifo3[4]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix3_3_s0 (
    .Q(ff_pix3[3]),
    .D(ff_fifo3[3]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix3_2_s0 (
    .Q(ff_pix3[2]),
    .D(ff_fifo3[2]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix3_1_s0 (
    .Q(ff_pix3[1]),
    .D(ff_fifo3[1]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix3_0_s0 (
    .Q(ff_pix3[0]),
    .D(ff_fifo3[0]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFRE ff_fifo_write_address_7_s0 (
    .Q(ff_fifo_write_address[7]),
    .D(n365_9),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_6_s0 (
    .Q(ff_fifo_write_address[6]),
    .D(n366_9),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_5_s0 (
    .Q(ff_fifo_write_address[5]),
    .D(n367_6),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_4_s0 (
    .Q(ff_fifo_write_address[4]),
    .D(n368_9),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_3_s0 (
    .Q(ff_fifo_write_address[3]),
    .D(n369_9),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_2_s0 (
    .Q(ff_fifo_write_address[2]),
    .D(n370_6),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_1_s0 (
    .Q(ff_fifo_write_address[1]),
    .D(n371_8),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_0_s0 (
    .Q(ff_fifo_write_address[0]),
    .D(n372_8),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_7_s0 (
    .Q(ff_fifo_read_address[7]),
    .D(n447_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_6_s0 (
    .Q(ff_fifo_read_address[6]),
    .D(n448_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_5_s0 (
    .Q(ff_fifo_read_address[5]),
    .D(n449_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_4_s0 (
    .Q(ff_fifo_read_address[4]),
    .D(n450_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_3_s0 (
    .Q(ff_fifo_read_address[3]),
    .D(n451_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_2_s0 (
    .Q(ff_fifo_read_address[2]),
    .D(n452_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_1_s0 (
    .Q(ff_fifo_read_address[1]),
    .D(n453_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_0_s0 (
    .Q(ff_fifo_read_address[0]),
    .D(n454_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_s0 (
    .Q(ff_fifo_write),
    .D(n510_8),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_7),
    .RESET(n36_6) 
);
  DFFRE ff_color_data_3_s0 (
    .Q(ff_color_data[3]),
    .D(w_pix[3]),
    .CLK(w_video_clk),
    .CE(n600_6),
    .RESET(n36_6) 
);
  DFFRE ff_color_data_2_s0 (
    .Q(ff_color_data[2]),
    .D(w_pix[2]),
    .CLK(w_video_clk),
    .CE(n600_6),
    .RESET(n36_6) 
);
  DFFRE ff_color_data_1_s0 (
    .Q(ff_color_data[1]),
    .D(w_pix[1]),
    .CLK(w_video_clk),
    .CE(n600_6),
    .RESET(n36_6) 
);
  DFFRE ff_color_data_0_s0 (
    .Q(ff_color_data[0]),
    .D(w_pix[0]),
    .CLK(w_video_clk),
    .CE(n600_6),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_7_s0 (
    .Q(w_color_code_graphic4567[7]),
    .D(n572_13),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_6_s0 (
    .Q(w_color_code_graphic4567[6]),
    .D(n573_12),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_5_s0 (
    .Q(w_color_code_graphic4567[5]),
    .D(n574_12),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_4_s0 (
    .Q(w_color_code_graphic4567[4]),
    .D(n575_12),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_3_s0 (
    .Q(w_color_code_graphic4567[3]),
    .D(n576_8),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_2_s0 (
    .Q(w_color_code_graphic4567[2]),
    .D(n577_8),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_1_s0 (
    .Q(w_color_code_graphic4567[1]),
    .D(n578_8),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_0_s0 (
    .Q(w_color_code_graphic4567[0]),
    .D(n579_8),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_5_s0 (
    .Q(w_yjk_r[5]),
    .D(w_r[5]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_4_s0 (
    .Q(w_yjk_r[4]),
    .D(w_r[4]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_3_s0 (
    .Q(w_yjk_r[3]),
    .D(w_r[3]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_2_s0 (
    .Q(w_yjk_r[2]),
    .D(w_r[2]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_1_s0 (
    .Q(w_yjk_r[1]),
    .D(w_r[1]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_0_s0 (
    .Q(w_yjk_r[0]),
    .D(w_r[0]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_5_s0 (
    .Q(w_yjk_g[5]),
    .D(w_g[5]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_4_s0 (
    .Q(w_yjk_g[4]),
    .D(w_g[4]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_3_s0 (
    .Q(w_yjk_g[3]),
    .D(w_g[3]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_2_s0 (
    .Q(w_yjk_g[2]),
    .D(w_g[2]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_1_s0 (
    .Q(w_yjk_g[1]),
    .D(w_g[1]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_0_s0 (
    .Q(w_yjk_g[0]),
    .D(w_g[0]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_5_s0 (
    .Q(w_yjk_b[5]),
    .D(w_b[5]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_4_s0 (
    .Q(w_yjk_b[4]),
    .D(w_b[4]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_3_s0 (
    .Q(w_yjk_b[3]),
    .D(w_b[3]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_2_s0 (
    .Q(w_yjk_b[2]),
    .D(w_b[2]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_1_s0 (
    .Q(w_yjk_b[1]),
    .D(w_b[1]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_0_s0 (
    .Q(w_yjk_b[0]),
    .D(w_b[0]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_en_s0 (
    .Q(w_yjk_en),
    .D(n838_6),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_6_s0 (
    .Q(ff_pattern_name_base_address[6]),
    .D(reg_r2_pattern_name_Z_6),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_3_s0 (
    .Q(ff_pattern_name_base_address[3]),
    .D(reg_r2_pattern_name_Z_3),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_2_s0 (
    .Q(ff_pattern_name_base_address[2]),
    .D(reg_r2_pattern_name_Z_2),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_1_s0 (
    .Q(ff_pattern_name_base_address[1]),
    .D(reg_r2_pattern_name_Z_1),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_0_s0 (
    .Q(ff_pattern_name_base_address[0]),
    .D(reg_r2_pattern_name_Z_0),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_7_s0 (
    .Q(ff_local_dot_counter_x[7]),
    .D(n990_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_6_s0 (
    .Q(ff_local_dot_counter_x[6]),
    .D(n991_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_5_s0 (
    .Q(ff_local_dot_counter_x[5]),
    .D(n992_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_4_s0 (
    .Q(ff_local_dot_counter_x[4]),
    .D(n993_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_3_s0 (
    .Q(ff_local_dot_counter_x[3]),
    .D(n994_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_2_s0 (
    .Q(ff_local_dot_counter_x[2]),
    .D(n995_18),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_1_s0 (
    .Q(ff_local_dot_counter_x[1]),
    .D(n996_19),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFE ff_fifo3_7_s0 (
    .Q(ff_fifo3[7]),
    .D(w_fifo_rdata[7]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE p_vram_address_16_s1 (
    .Q(w_vram_address_graphic4567_16),
    .D(n844_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_16_s1.INIT=1'b0;
  DFFE p_vram_address_13_s1 (
    .Q(w_vram_address_graphic4567_13),
    .D(n847_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_13_s1.INIT=1'b0;
  DFFE p_vram_address_12_s1 (
    .Q(w_vram_address_graphic4567_12),
    .D(n848_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_12_s1.INIT=1'b0;
  DFFE p_vram_address_11_s1 (
    .Q(w_vram_address_graphic4567_11),
    .D(n849_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_11_s1.INIT=1'b0;
  DFFE p_vram_address_10_s1 (
    .Q(w_vram_address_graphic4567_10),
    .D(n850_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_10_s1.INIT=1'b0;
  DFFE p_vram_address_9_s1 (
    .Q(w_vram_address_graphic4567_9),
    .D(n851_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_9_s1.INIT=1'b0;
  DFFE p_vram_address_8_s1 (
    .Q(w_vram_address_graphic4567_8),
    .D(n852_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_8_s1.INIT=1'b0;
  DFFE p_vram_address_7_s1 (
    .Q(w_vram_address_graphic4567_7),
    .D(n853_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_7_s1.INIT=1'b0;
  DFFE p_vram_address_6_s1 (
    .Q(w_vram_address_graphic4567_6),
    .D(n854_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_6_s1.INIT=1'b0;
  DFFE p_vram_address_5_s1 (
    .Q(w_vram_address_graphic4567_5),
    .D(n855_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_5_s1.INIT=1'b0;
  DFFE p_vram_address_4_s1 (
    .Q(w_vram_address_graphic4567_4),
    .D(n856_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_4_s1.INIT=1'b0;
  DFFE p_vram_address_3_s1 (
    .Q(w_vram_address_graphic4567_3),
    .D(n857_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_3_s1.INIT=1'b0;
  DFFE p_vram_address_2_s1 (
    .Q(w_vram_address_graphic4567_2),
    .D(n858_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_2_s1.INIT=1'b0;
  DFFE p_vram_address_1_s1 (
    .Q(w_vram_address_graphic4567_1),
    .D(n859_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_1_s1.INIT=1'b0;
  DFFE p_vram_address_0_s1 (
    .Q(w_vram_address_graphic4567_0),
    .D(n860_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_0_s1.INIT=1'b0;
  ALU w_r_yjk_0_s (
    .SUM(w_r_yjk[0]),
    .COUT(w_r_yjk_0_2),
    .I0(w_pix[3]),
    .I1(ff_pix2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_r_yjk_0_s.ALU_MODE=0;
  ALU w_r_yjk_1_s (
    .SUM(w_r_yjk[1]),
    .COUT(w_r_yjk_1_2),
    .I0(w_pix[4]),
    .I1(ff_pix2[1]),
    .I3(GND),
    .CIN(w_r_yjk_0_2) 
);
defparam w_r_yjk_1_s.ALU_MODE=0;
  ALU w_r_yjk_2_s (
    .SUM(w_r_yjk[2]),
    .COUT(w_r_yjk_2_2),
    .I0(w_pix[5]),
    .I1(ff_pix2[2]),
    .I3(GND),
    .CIN(w_r_yjk_1_2) 
);
defparam w_r_yjk_2_s.ALU_MODE=0;
  ALU w_r_yjk_3_s (
    .SUM(w_r_yjk[3]),
    .COUT(w_r_yjk_3_2),
    .I0(w_pix[6]),
    .I1(ff_pix3[0]),
    .I3(GND),
    .CIN(w_r_yjk_2_2) 
);
defparam w_r_yjk_3_s.ALU_MODE=0;
  ALU w_r_yjk_4_s (
    .SUM(w_r_yjk[4]),
    .COUT(w_r_yjk_4_2),
    .I0(w_pix[7]),
    .I1(ff_pix3[1]),
    .I3(GND),
    .CIN(w_r_yjk_3_2) 
);
defparam w_r_yjk_4_s.ALU_MODE=0;
  ALU w_r_yjk_5_s (
    .SUM(w_r_yjk[5]),
    .COUT(w_r_yjk_5_2),
    .I0(GND),
    .I1(ff_pix3[2]),
    .I3(GND),
    .CIN(w_r_yjk_4_2) 
);
defparam w_r_yjk_5_s.ALU_MODE=0;
  ALU w_r_yjk_6_s (
    .SUM(w_r_yjk[6]),
    .COUT(w_r_yjk_6_0_COUT),
    .I0(GND),
    .I1(ff_pix3[2]),
    .I3(GND),
    .CIN(w_r_yjk_5_2) 
);
defparam w_r_yjk_6_s.ALU_MODE=0;
  ALU w_g_yjk_0_s (
    .SUM(w_g_yjk[0]),
    .COUT(w_g_yjk_0_2),
    .I0(w_pix[3]),
    .I1(ff_pix0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_g_yjk_0_s.ALU_MODE=0;
  ALU w_g_yjk_1_s (
    .SUM(w_g_yjk[1]),
    .COUT(w_g_yjk_1_2),
    .I0(w_pix[4]),
    .I1(ff_pix0[1]),
    .I3(GND),
    .CIN(w_g_yjk_0_2) 
);
defparam w_g_yjk_1_s.ALU_MODE=0;
  ALU w_g_yjk_2_s (
    .SUM(w_g_yjk[2]),
    .COUT(w_g_yjk_2_2),
    .I0(w_pix[5]),
    .I1(ff_pix0[2]),
    .I3(GND),
    .CIN(w_g_yjk_1_2) 
);
defparam w_g_yjk_2_s.ALU_MODE=0;
  ALU w_g_yjk_3_s (
    .SUM(w_g_yjk[3]),
    .COUT(w_g_yjk_3_2),
    .I0(w_pix[6]),
    .I1(ff_pix1[0]),
    .I3(GND),
    .CIN(w_g_yjk_2_2) 
);
defparam w_g_yjk_3_s.ALU_MODE=0;
  ALU w_g_yjk_4_s (
    .SUM(w_g_yjk[4]),
    .COUT(w_g_yjk_4_2),
    .I0(w_pix[7]),
    .I1(ff_pix1[1]),
    .I3(GND),
    .CIN(w_g_yjk_3_2) 
);
defparam w_g_yjk_4_s.ALU_MODE=0;
  ALU w_g_yjk_5_s (
    .SUM(w_g_yjk[5]),
    .COUT(w_g_yjk_5_2),
    .I0(GND),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_g_yjk_4_2) 
);
defparam w_g_yjk_5_s.ALU_MODE=0;
  ALU w_g_yjk_6_s (
    .SUM(w_g_yjk[6]),
    .COUT(w_g_yjk_6_0_COUT),
    .I0(GND),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_g_yjk_5_2) 
);
defparam w_g_yjk_6_s.ALU_MODE=0;
  ALU w_b_jk_1_s (
    .SUM(w_b_jk[1]),
    .COUT(w_b_jk_1_2),
    .I0(ff_pix2[0]),
    .I1(ff_pix0[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_jk_1_s.ALU_MODE=0;
  ALU w_b_jk_2_s (
    .SUM(w_b_jk[2]),
    .COUT(w_b_jk_2_2),
    .I0(ff_pix2[1]),
    .I1(ff_pix0[2]),
    .I3(GND),
    .CIN(w_b_jk_1_2) 
);
defparam w_b_jk_2_s.ALU_MODE=0;
  ALU w_b_jk_3_s (
    .SUM(w_b_jk[3]),
    .COUT(w_b_jk_3_2),
    .I0(ff_pix2[2]),
    .I1(ff_pix1[0]),
    .I3(GND),
    .CIN(w_b_jk_2_2) 
);
defparam w_b_jk_3_s.ALU_MODE=0;
  ALU w_b_jk_4_s (
    .SUM(w_b_jk[4]),
    .COUT(w_b_jk_4_2),
    .I0(ff_pix3[0]),
    .I1(ff_pix1[1]),
    .I3(GND),
    .CIN(w_b_jk_3_2) 
);
defparam w_b_jk_4_s.ALU_MODE=0;
  ALU w_b_jk_5_s (
    .SUM(w_b_jk[5]),
    .COUT(w_b_jk_5_2),
    .I0(ff_pix3[1]),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_b_jk_4_2) 
);
defparam w_b_jk_5_s.ALU_MODE=0;
  ALU w_b_jk_6_s (
    .SUM(w_b_jk[6]),
    .COUT(w_b_jk_6_2),
    .I0(ff_pix3[2]),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_b_jk_5_2) 
);
defparam w_b_jk_6_s.ALU_MODE=0;
  ALU w_b_jk_7_s (
    .SUM(w_b_jk[7]),
    .COUT(w_b_jk_7_0_COUT),
    .I0(ff_pix3[2]),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_b_jk_6_2) 
);
defparam w_b_jk_7_s.ALU_MODE=0;
  ALU w_dot_counter_x_3_s (
    .SUM(w_dot_counter_x[3]),
    .COUT(w_dot_counter_x_3_2),
    .I0(w_pre_dot_counter_x[3]),
    .I1(reg_r26_h_scroll_Z[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_dot_counter_x_3_s.ALU_MODE=0;
  ALU w_dot_counter_x_4_s (
    .SUM(w_dot_counter_x[4]),
    .COUT(w_dot_counter_x_4_2),
    .I0(w_pre_dot_counter_x[4]),
    .I1(reg_r26_h_scroll_Z[4]),
    .I3(GND),
    .CIN(w_dot_counter_x_3_2) 
);
defparam w_dot_counter_x_4_s.ALU_MODE=0;
  ALU w_dot_counter_x_5_s (
    .SUM(w_dot_counter_x[5]),
    .COUT(w_dot_counter_x_5_2),
    .I0(w_pre_dot_counter_x[5]),
    .I1(reg_r26_h_scroll_Z[5]),
    .I3(GND),
    .CIN(w_dot_counter_x_4_2) 
);
defparam w_dot_counter_x_5_s.ALU_MODE=0;
  ALU w_dot_counter_x_6_s (
    .SUM(w_dot_counter_x[6]),
    .COUT(w_dot_counter_x_6_2),
    .I0(w_pre_dot_counter_x[6]),
    .I1(reg_r26_h_scroll_Z[6]),
    .I3(GND),
    .CIN(w_dot_counter_x_5_2) 
);
defparam w_dot_counter_x_6_s.ALU_MODE=0;
  ALU w_dot_counter_x_7_s (
    .SUM(w_dot_counter_x[7]),
    .COUT(w_dot_counter_x_7_0_COUT),
    .I0(w_pre_dot_counter_x[7]),
    .I1(reg_r26_h_scroll_Z[7]),
    .I3(GND),
    .CIN(w_dot_counter_x_6_2) 
);
defparam w_dot_counter_x_7_s.ALU_MODE=0;
  ALU w_b_y_2_s (
    .SUM(w_b_y[2]),
    .COUT(w_b_y_2_3),
    .I0(w_pix[3]),
    .I1(w_pix[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_y_2_s.ALU_MODE=0;
  ALU w_b_y_3_s (
    .SUM(w_b_y[3]),
    .COUT(w_b_y_3_3),
    .I0(w_pix[4]),
    .I1(w_pix[6]),
    .I3(GND),
    .CIN(w_b_y_2_3) 
);
defparam w_b_y_3_s.ALU_MODE=0;
  ALU w_b_y_4_s (
    .SUM(w_b_y[4]),
    .COUT(w_b_y_4_3),
    .I0(w_pix[5]),
    .I1(w_pix[7]),
    .I3(GND),
    .CIN(w_b_y_3_3) 
);
defparam w_b_y_4_s.ALU_MODE=0;
  ALU w_b_y_5_s (
    .SUM(w_b_y[5]),
    .COUT(w_b_y_5_3),
    .I0(w_pix[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_4_3) 
);
defparam w_b_y_5_s.ALU_MODE=0;
  ALU w_b_y_6_s (
    .SUM(w_b_y[6]),
    .COUT(w_b_y[7]),
    .I0(w_pix[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_5_3) 
);
defparam w_b_y_6_s.ALU_MODE=0;
  ALU w_b_yjkp_0_s (
    .SUM(w_b_yjkp[0]),
    .COUT(w_b_yjkp_0_3),
    .I0(w_pix[3]),
    .I1(ff_pix0[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_b_yjkp_0_s.ALU_MODE=1;
  ALU n703_s (
    .SUM(n703_2),
    .COUT(n703_3),
    .I0(w_pix[4]),
    .I1(w_b_jk[1]),
    .I3(GND),
    .CIN(w_b_yjkp_0_3) 
);
defparam n703_s.ALU_MODE=1;
  ALU n702_s (
    .SUM(n702_2),
    .COUT(n702_3),
    .I0(w_b_y[2]),
    .I1(w_b_jk[2]),
    .I3(GND),
    .CIN(n703_3) 
);
defparam n702_s.ALU_MODE=1;
  ALU n701_s (
    .SUM(n701_2),
    .COUT(n701_3),
    .I0(w_b_y[3]),
    .I1(w_b_jk[3]),
    .I3(GND),
    .CIN(n702_3) 
);
defparam n701_s.ALU_MODE=1;
  ALU n700_s (
    .SUM(n700_2),
    .COUT(n700_3),
    .I0(w_b_y[4]),
    .I1(w_b_jk[4]),
    .I3(GND),
    .CIN(n701_3) 
);
defparam n700_s.ALU_MODE=1;
  ALU n699_s (
    .SUM(n699_2),
    .COUT(n699_3),
    .I0(w_b_y[5]),
    .I1(w_b_jk[5]),
    .I3(GND),
    .CIN(n700_3) 
);
defparam n699_s.ALU_MODE=1;
  ALU n698_s (
    .SUM(n698_2),
    .COUT(n698_3),
    .I0(w_b_y[6]),
    .I1(w_b_jk[6]),
    .I3(GND),
    .CIN(n699_3) 
);
defparam n698_s.ALU_MODE=1;
  ALU n697_s (
    .SUM(n697_2),
    .COUT(n697_3),
    .I0(w_b_y[7]),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n698_3) 
);
defparam n697_s.ALU_MODE=1;
  ALU n696_s (
    .SUM(n696_2),
    .COUT(n696_0_COUT),
    .I0(GND),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n697_3) 
);
defparam n696_s.ALU_MODE=1;
  vdp_ram_256byte u_fifo_ram (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .w_ram_we(w_ram_we),
    .w_fifo_address(w_fifo_address[7:0]),
    .w_fifo_wdata(w_fifo_wdata[7:0]),
    .n13_5(n13_5),
    .w_fifo_rdata(w_fifo_rdata[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_graphic4567 */
module vdp_spinforam (
  w_video_clk,
  w_vdp_enable,
  ff_info_ic,
  ff_info_cc,
  ff_info_ram_we,
  w_info_address,
  ff_info_color,
  ff_info_pattern,
  ff_info_x,
  w_info_rdata_Z,
  w_info_rdata
)
;
input w_video_clk;
input w_vdp_enable;
input ff_info_ic;
input ff_info_cc;
input ff_info_ram_we;
input [2:0] w_info_address;
input [3:0] ff_info_color;
input [15:0] ff_info_pattern;
input [8:0] ff_info_x;
output [0:0] w_info_rdata_Z;
output [30:1] w_info_rdata;
wire n6_6;
wire [2:0] ff_address;
wire [3:3] DO;
wire VCC;
wire GND;
  LUT2 n6_s1 (
    .F(n6_6),
    .I0(w_vdp_enable),
    .I1(ff_info_ram_we) 
);
defparam n6_s1.INIT=4'h8;
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_info_address[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_info_address[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_info_address[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  RAM16SDP4 ff_memory_ff_memory_0_0_s (
    .DO({w_info_rdata[3:1],w_info_rdata_Z[0]}),
    .DI({ff_info_color[1:0],ff_info_cc,ff_info_ic}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_1_s (
    .DO(w_info_rdata[7:4]),
    .DI({ff_info_pattern[1:0],ff_info_color[3:2]}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_2_s (
    .DO(w_info_rdata[11:8]),
    .DI(ff_info_pattern[5:2]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_3_s (
    .DO(w_info_rdata[15:12]),
    .DI(ff_info_pattern[9:6]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_4_s (
    .DO(w_info_rdata[19:16]),
    .DI(ff_info_pattern[13:10]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_5_s (
    .DO(w_info_rdata[23:20]),
    .DI({ff_info_x[1:0],ff_info_pattern[15:14]}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_6_s (
    .DO(w_info_rdata[27:24]),
    .DI(ff_info_x[5:2]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_7_s (
    .DO({DO[3],w_info_rdata[30:28]}),
    .DI({GND,ff_info_x[8:6]}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_spinforam */
module vdp_ram_256byte_0 (
  w_video_clk,
  w_vdp_enable,
  w_ram_even_we,
  n13_5,
  w_line_buf_wdata_even_7_5,
  w_line_buf_address_even,
  ff_line_buf_draw_color,
  w_line_buf_rdata_even
)
;
input w_video_clk;
input w_vdp_enable;
input w_ram_even_we;
input n13_5;
input w_line_buf_wdata_even_7_5;
input [7:0] w_line_buf_address_even;
input [7:0] ff_line_buf_draw_color;
output [7:0] w_line_buf_rdata_even;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_line_buf_address_even[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_line_buf_address_even[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_line_buf_address_even[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_line_buf_address_even[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_line_buf_address_even[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_line_buf_address_even[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_line_buf_address_even[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_even_we),
    .CLK(w_video_clk),
    .RESET(n13_5) 
);
  DFFRE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(ff_line_buf_draw_color[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(ff_line_buf_draw_color[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(ff_line_buf_draw_color[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(ff_line_buf_draw_color[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(ff_line_buf_draw_color[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(ff_line_buf_draw_color[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(ff_line_buf_draw_color[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(ff_line_buf_draw_color[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_line_buf_address_even[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_line_buf_rdata_even[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b0;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte_0 */
module vdp_ram_256byte_1 (
  w_video_clk,
  w_vdp_enable,
  w_ram_odd_we,
  n13_5,
  w_line_buf_wdata_odd_7_4,
  w_line_buf_address_odd,
  ff_line_buf_draw_color,
  w_line_buf_rdata_odd
)
;
input w_video_clk;
input w_vdp_enable;
input w_ram_odd_we;
input n13_5;
input w_line_buf_wdata_odd_7_4;
input [7:0] w_line_buf_address_odd;
input [7:0] ff_line_buf_draw_color;
output [7:0] w_line_buf_rdata_odd;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_line_buf_address_odd[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_line_buf_address_odd[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_line_buf_address_odd[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_line_buf_address_odd[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_line_buf_address_odd[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_line_buf_address_odd[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_line_buf_address_odd[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_odd_we),
    .CLK(w_video_clk),
    .RESET(n13_5) 
);
  DFFRE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(ff_line_buf_draw_color[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(ff_line_buf_draw_color[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(ff_line_buf_draw_color[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(ff_line_buf_draw_color[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(ff_line_buf_draw_color[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(ff_line_buf_draw_color[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(ff_line_buf_draw_color[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(ff_line_buf_draw_color[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_line_buf_address_odd[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_line_buf_rdata_odd[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b0;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte_1 */
module vdp_sprite (
  w_video_clk,
  n36_6,
  n520_4,
  n1018_6,
  n494_25,
  n1017_4,
  ff_bwindow_y,
  reg_r1_sp_size_Z,
  w_vdp_enable,
  reg_r1_sp_zoom_Z,
  n100_6,
  n100_7,
  slot_reset_n_d,
  n1011_5,
  n1170_2,
  n1171_2,
  n1169_2,
  n1168_2,
  n1167_2,
  n1166_2,
  n1165_2,
  n1164_2,
  reg_r8_sp_off_Z,
  reg_r8_col0_on_Z,
  ff_pattern_generator_7_9,
  n13_5,
  reg_r6_sp_gen_addr_Z_0,
  reg_r6_sp_gen_addr_Z_1,
  reg_r6_sp_gen_addr_Z_2,
  reg_r6_sp_gen_addr_Z_3,
  reg_r6_sp_gen_addr_Z_5,
  reg_r11r5_sp_atr_addr_Z_0,
  reg_r11r5_sp_atr_addr_Z_1,
  reg_r11r5_sp_atr_addr_Z_2,
  reg_r11r5_sp_atr_addr_Z_3,
  reg_r11r5_sp_atr_addr_Z_4,
  reg_r11r5_sp_atr_addr_Z_5,
  reg_r11r5_sp_atr_addr_Z_6,
  reg_r11r5_sp_atr_addr_Z_7,
  reg_r11r5_sp_atr_addr_Z_9,
  w_vram_data_Z,
  w_dot_state,
  w_pre_dot_counter_yp,
  w_pre_dot_counter_x_0,
  w_pre_dot_counter_x_1,
  w_pre_dot_counter_x_2,
  w_pre_dot_counter_x_3,
  w_pre_dot_counter_x_4,
  w_pre_dot_counter_x_8,
  reg_r27_h_scroll_Z,
  w_eight_dot_state,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  ff_rdata,
  ff_dram_address,
  w_sp_vram_accessing,
  w_sp_color_code_en,
  n251_21,
  w_read_color_address_9_5,
  n1561_5,
  ff_sp_predraw_end_8,
  ff_main_state,
  ff_y_test_address_2,
  ff_y_test_address_3,
  ff_y_test_address_4,
  ff_y_test_address_5,
  ff_y_test_address_6,
  ff_y_test_address_7,
  ff_y_test_address_8,
  ff_y_test_address_9,
  ff_y_test_address_10,
  ff_y_test_address_11,
  ff_y_test_address_12,
  ff_y_test_address_13,
  ff_y_test_address_14,
  ff_y_test_address_16,
  ff_preread_address_0,
  ff_preread_address_1,
  ff_preread_address_2,
  ff_preread_address_3,
  ff_preread_address_4,
  ff_preread_address_5,
  ff_preread_address_6,
  ff_preread_address_7,
  ff_preread_address_8,
  ff_preread_address_9,
  ff_preread_address_10,
  ff_preread_address_11,
  ff_preread_address_12,
  ff_preread_address_13,
  ff_preread_address_14,
  ff_preread_address_16,
  w_sp_color_code
)
;
input w_video_clk;
input n36_6;
input n520_4;
input n1018_6;
input n494_25;
input n1017_4;
input ff_bwindow_y;
input reg_r1_sp_size_Z;
input w_vdp_enable;
input reg_r1_sp_zoom_Z;
input n100_6;
input n100_7;
input slot_reset_n_d;
input n1011_5;
input n1170_2;
input n1171_2;
input n1169_2;
input n1168_2;
input n1167_2;
input n1166_2;
input n1165_2;
input n1164_2;
input reg_r8_sp_off_Z;
input reg_r8_col0_on_Z;
input ff_pattern_generator_7_9;
input n13_5;
input reg_r6_sp_gen_addr_Z_0;
input reg_r6_sp_gen_addr_Z_1;
input reg_r6_sp_gen_addr_Z_2;
input reg_r6_sp_gen_addr_Z_3;
input reg_r6_sp_gen_addr_Z_5;
input reg_r11r5_sp_atr_addr_Z_0;
input reg_r11r5_sp_atr_addr_Z_1;
input reg_r11r5_sp_atr_addr_Z_2;
input reg_r11r5_sp_atr_addr_Z_3;
input reg_r11r5_sp_atr_addr_Z_4;
input reg_r11r5_sp_atr_addr_Z_5;
input reg_r11r5_sp_atr_addr_Z_6;
input reg_r11r5_sp_atr_addr_Z_7;
input reg_r11r5_sp_atr_addr_Z_9;
input [7:0] w_vram_data_Z;
input [1:0] w_dot_state;
input [0:0] w_pre_dot_counter_yp;
input w_pre_dot_counter_x_0;
input w_pre_dot_counter_x_1;
input w_pre_dot_counter_x_2;
input w_pre_dot_counter_x_3;
input w_pre_dot_counter_x_4;
input w_pre_dot_counter_x_8;
input [2:0] reg_r27_h_scroll_Z;
input [2:0] w_eight_dot_state;
input [3:2] reg_r0_disp_mode;
input [1:0] reg_r1_disp_mode;
input [15:0] ff_rdata;
input [16:16] ff_dram_address;
output w_sp_vram_accessing;
output w_sp_color_code_en;
output n251_21;
output w_read_color_address_9_5;
output n1561_5;
output ff_sp_predraw_end_8;
output [1:0] ff_main_state;
output ff_y_test_address_2;
output ff_y_test_address_3;
output ff_y_test_address_4;
output ff_y_test_address_5;
output ff_y_test_address_6;
output ff_y_test_address_7;
output ff_y_test_address_8;
output ff_y_test_address_9;
output ff_y_test_address_10;
output ff_y_test_address_11;
output ff_y_test_address_12;
output ff_y_test_address_13;
output ff_y_test_address_14;
output ff_y_test_address_16;
output ff_preread_address_0;
output ff_preread_address_1;
output ff_preread_address_2;
output ff_preread_address_3;
output ff_preread_address_4;
output ff_preread_address_5;
output ff_preread_address_6;
output ff_preread_address_7;
output ff_preread_address_8;
output ff_preread_address_9;
output ff_preread_address_10;
output ff_preread_address_11;
output ff_preread_address_12;
output ff_preread_address_13;
output ff_preread_address_14;
output ff_preread_address_16;
output [3:0] w_sp_color_code;
wire w_read_pattern_address_3_2;
wire n1655_10;
wire n1655_11;
wire n1655_12;
wire n1655_13;
wire n1656_10;
wire n1656_11;
wire n1656_12;
wire n1656_13;
wire n1657_10;
wire n1657_11;
wire n1657_12;
wire n1657_13;
wire n1658_10;
wire n1658_11;
wire n1658_12;
wire n1658_13;
wire n1659_10;
wire n1659_11;
wire n1659_12;
wire n1659_13;
wire w_ram_even_we;
wire w_ram_odd_we;
wire n1280_3;
wire n1281_3;
wire n1282_3;
wire n1283_3;
wire n1693_3;
wire n1694_3;
wire n1695_3;
wire n1696_3;
wire n1697_3;
wire n1698_3;
wire n1699_3;
wire n1700_3;
wire n1701_3;
wire n1702_3;
wire n1703_3;
wire n1704_3;
wire n1705_3;
wire n1706_3;
wire n1707_3;
wire n1735_3;
wire n1736_3;
wire n1737_3;
wire n1738_3;
wire n1739_3;
wire n1740_3;
wire n1741_3;
wire n1742_3;
wire n1743_3;
wire n1745_3;
wire n1746_3;
wire n1747_3;
wire n1816_3;
wire n1817_3;
wire n1818_3;
wire n1819_4;
wire n1820_4;
wire n1821_4;
wire n1822_4;
wire n2432_4;
wire n2447_3;
wire n2448_3;
wire n2449_4;
wire n3147_3;
wire n3159_3;
wire n3167_3;
wire n3177_3;
wire n3187_3;
wire n3197_3;
wire n3207_3;
wire n3217_3;
wire n1170_13;
wire n1170_15;
wire n1172_13;
wire n1173_13;
wire n1174_13;
wire n1175_13;
wire n1176_13;
wire n1178_15;
wire n1179_15;
wire n1180_15;
wire n1181_15;
wire n1182_15;
wire n1184_15;
wire n1185_23;
wire n1186_23;
wire n1370_14;
wire n1371_14;
wire n1372_14;
wire n1590_4;
wire n354_4;
wire n1293_5;
wire n1920_4;
wire w_line_buf_wdata_even_7_5;
wire w_line_buf_wdata_odd_7_4;
wire sp_vram_accessing_4;
wire ff_y_test_en_6;
wire ff_y_test_sp_num_4_6;
wire ff_y_test_listup_addr_3_6;
wire ff_preread_address_16_6;
wire ff_prepare_plane_num_4_5;
wire ff_info_x_8_6;
wire ff_info_pattern_15_6;
wire ff_info_pattern_7_6;
wire ff_line_buf_draw_we_6;
wire ff_sp_predraw_end_6;
wire ff_draw_pattern_15_6;
wire ff_line_buf_draw_color_3_5;
wire ff_predraw_local_plane_num_2_6;
wire ff_window_x_6;
wire ff_line_buf_disp_we_6;
wire n1653_7;
wire n1652_5;
wire n285_8;
wire n284_8;
wire n283_8;
wire n282_8;
wire n281_8;
wire n280_8;
wire n279_6;
wire ff_main_state_1_7;
wire n1708_6;
wire n595_7;
wire n594_7;
wire n593_7;
wire n544_7;
wire n542_7;
wire n541_7;
wire n1369_18;
wire n420_12;
wire n2525_6;
wire n2524_6;
wire n2523_6;
wire n2522_6;
wire n2521_6;
wire n2446_7;
wire n2445_7;
wire n2444_7;
wire n2443_7;
wire n2442_7;
wire n1927_7;
wire n252_21;
wire n1362_11;
wire n1815_6;
wire ff_info_ram_we_7;
wire n1178_17;
wire n1177_16;
wire n1177_18;
wire n1903_4;
wire n1902_4;
wire n1693_4;
wire n1735_4;
wire n1736_4;
wire n1737_4;
wire n1738_4;
wire n1739_4;
wire n1740_4;
wire n1741_4;
wire n1816_4;
wire n1819_5;
wire n1819_6;
wire n1820_5;
wire n1821_5;
wire n1822_5;
wire n2447_4;
wire n3147_4;
wire n3147_5;
wire n3159_4;
wire n3167_4;
wire n3177_4;
wire n1182_17;
wire n1185_24;
wire n1186_24;
wire n1370_15;
wire n1551_5;
wire sp_vram_accessing_5;
wire sp_vram_accessing_6;
wire ff_y_test_en_7;
wire ff_y_test_sp_num_4_7;
wire ff_y_test_sp_num_4_8;
wire ff_prepare_end_7;
wire ff_info_pattern_15_7;
wire ff_line_buf_draw_we_7;
wire ff_sp_predraw_end_7;
wire ff_window_x_7;
wire n282_9;
wire n279_7;
wire n593_8;
wire n543_8;
wire n420_13;
wire n2443_8;
wire n1815_7;
wire ff_info_ram_we_8;
wire n1693_5;
wire n3147_6;
wire n3147_7;
wire n3147_8;
wire sp_vram_accessing_7;
wire ff_prepare_end_8;
wire ff_line_buf_draw_we_9;
wire ff_sp_predraw_end_9;
wire n3147_9;
wire n3147_10;
wire ff_line_buf_draw_we_10;
wire n3147_11;
wire n1924_9;
wire n1925_9;
wire n1926_9;
wire n2445_10;
wire n1551_8;
wire ff_line_buf_draw_color_7_9;
wire n541_10;
wire n543_10;
wire n1551_10;
wire n1359_12;
wire n1182_19;
wire n1181_18;
wire n1180_18;
wire n1179_18;
wire n1178_20;
wire n1183_17;
wire n1386_19;
wire n1387_18;
wire n1388_18;
wire n1389_18;
wire n1390_18;
wire n1391_18;
wire n1392_18;
wire n1393_19;
wire n1561_7;
wire n1381_18;
wire n1385_18;
wire n1384_18;
wire n1383_18;
wire n1382_18;
wire n1380_18;
wire n1294_5;
wire n1379_18;
wire ff_info_x_8_9;
wire n1378_18;
wire n1360_14;
wire ff_main_state_1_10;
wire n1263_14;
wire n1361_13;
wire ff_prepare_end_10;
wire n1664_5;
wire n1663_5;
wire n1662_5;
wire n1661_5;
wire n1660_5;
wire ff_line_buf_draw_we_12;
wire n2132_7;
wire n2128_7;
wire n2092_6;
wire n1919_9;
wire n509_8;
wire n545_10;
wire n596_10;
wire n2917_5;
wire ff_info_pattern_15_11;
wire n2249_7;
wire n1582_6;
wire ff_y_test_en;
wire ff_info_ram_we;
wire ff_prepare_end;
wire ff_info_cc;
wire ff_info_ic;
wire ff_line_buf_draw_we;
wire ff_sp_predraw_end;
wire \u_drawing_to_line_buffer.ff_cc0_found ;
wire ff_window_x;
wire ff_line_buf_disp_we;
wire ff_sp_en;
wire n1327_9_SUM;
wire n1327_12;
wire n1327_10_SUM;
wire n1327_14;
wire w_listup_y_0_3;
wire w_listup_y_1_3;
wire w_listup_y_2_3;
wire w_listup_y_3_3;
wire w_listup_y_4_3;
wire w_listup_y_5_3;
wire w_listup_y_6_3;
wire w_listup_y_7_0_COUT;
wire n1759_1_SUM;
wire n1759_3;
wire n1760_1_SUM;
wire n1760_3;
wire n1761_1_SUM;
wire n1761_3;
wire n1183_15;
wire n1655_15;
wire n1655_17;
wire n1656_15;
wire n1656_17;
wire n1657_15;
wire n1657_17;
wire n1658_15;
wire n1658_17;
wire n1659_15;
wire n1659_17;
wire n1655_19;
wire n1656_19;
wire n1657_19;
wire n1658_19;
wire n1659_19;
wire n1177_14;
wire n286_11;
wire n1904_6;
wire [7:0] w_line_buf_address_even;
wire [7:0] w_line_buf_address_odd;
wire [6:4] w_line_buf_draw_data;
wire [9:9] w_read_color_address;
wire [2:0] w_info_address;
wire [7:0] ff_cur_y;
wire [5:0] ff_pattern_gen_base_address;
wire [9:0] ff_attribute_base_address;
wire [4:0] ff_y_test_sp_num;
wire [3:0] ff_y_test_listup_addr;
wire [4:0] \ff_render_planes[0] ;
wire [4:0] \ff_render_planes[1] ;
wire [4:0] \ff_render_planes[2] ;
wire [4:0] \ff_render_planes[3] ;
wire [4:0] \ff_render_planes[4] ;
wire [4:0] \ff_render_planes[5] ;
wire [4:0] \ff_render_planes[6] ;
wire [4:0] \ff_render_planes[7] ;
wire [2:0] ff_prepare_local_plane_num;
wire [3:0] ff_info_color;
wire [8:0] ff_info_x;
wire [15:0] ff_info_pattern;
wire [7:0] ff_prepare_pattern_num;
wire [3:0] ff_prepare_line_num;
wire [4:0] ff_prepare_plane_num;
wire [15:0] ff_draw_pattern;
wire [7:0] ff_line_buf_draw_color;
wire [7:0] ff_line_buf_draw_x;
wire [3:0] ff_draw_color;
wire [2:0] \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num ;
wire [2:0] ff_predraw_local_plane_num;
wire [8:0] ff_draw_x;
wire [7:0] ff_line_buf_disp_x;
wire [7:0] w_listup_y;
wire [0:0] w_info_rdata_Z;
wire [30:1] w_info_rdata;
wire [7:0] w_line_buf_rdata_even;
wire [7:0] w_line_buf_rdata_odd;
wire VCC;
wire GND;
  LUT3 n1183_s13 (
    .F(w_read_pattern_address_3_2),
    .I0(ff_prepare_pattern_num[0]),
    .I1(ff_prepare_line_num[3]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1183_s13.INIT=8'hCA;
  LUT3 n1655_s16 (
    .F(n1655_10),
    .I0(\ff_render_planes[1] [4]),
    .I1(\ff_render_planes[0] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1655_s16.INIT=8'hCA;
  LUT3 n1655_s17 (
    .F(n1655_11),
    .I0(\ff_render_planes[3] [4]),
    .I1(\ff_render_planes[2] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1655_s17.INIT=8'hCA;
  LUT3 n1655_s18 (
    .F(n1655_12),
    .I0(\ff_render_planes[5] [4]),
    .I1(\ff_render_planes[4] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1655_s18.INIT=8'hCA;
  LUT3 n1655_s19 (
    .F(n1655_13),
    .I0(\ff_render_planes[7] [4]),
    .I1(\ff_render_planes[6] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1655_s19.INIT=8'hCA;
  LUT3 n1656_s16 (
    .F(n1656_10),
    .I0(\ff_render_planes[1] [3]),
    .I1(\ff_render_planes[0] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1656_s16.INIT=8'hCA;
  LUT3 n1656_s17 (
    .F(n1656_11),
    .I0(\ff_render_planes[3] [3]),
    .I1(\ff_render_planes[2] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1656_s17.INIT=8'hCA;
  LUT3 n1656_s18 (
    .F(n1656_12),
    .I0(\ff_render_planes[5] [3]),
    .I1(\ff_render_planes[4] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1656_s18.INIT=8'hCA;
  LUT3 n1656_s19 (
    .F(n1656_13),
    .I0(\ff_render_planes[7] [3]),
    .I1(\ff_render_planes[6] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1656_s19.INIT=8'hCA;
  LUT3 n1657_s16 (
    .F(n1657_10),
    .I0(\ff_render_planes[1] [2]),
    .I1(\ff_render_planes[0] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1657_s16.INIT=8'hCA;
  LUT3 n1657_s17 (
    .F(n1657_11),
    .I0(\ff_render_planes[3] [2]),
    .I1(\ff_render_planes[2] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1657_s17.INIT=8'hCA;
  LUT3 n1657_s18 (
    .F(n1657_12),
    .I0(\ff_render_planes[5] [2]),
    .I1(\ff_render_planes[4] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1657_s18.INIT=8'hCA;
  LUT3 n1657_s19 (
    .F(n1657_13),
    .I0(\ff_render_planes[7] [2]),
    .I1(\ff_render_planes[6] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1657_s19.INIT=8'hCA;
  LUT3 n1658_s16 (
    .F(n1658_10),
    .I0(\ff_render_planes[1] [1]),
    .I1(\ff_render_planes[0] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1658_s16.INIT=8'hCA;
  LUT3 n1658_s17 (
    .F(n1658_11),
    .I0(\ff_render_planes[3] [1]),
    .I1(\ff_render_planes[2] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1658_s17.INIT=8'hCA;
  LUT3 n1658_s18 (
    .F(n1658_12),
    .I0(\ff_render_planes[5] [1]),
    .I1(\ff_render_planes[4] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1658_s18.INIT=8'hCA;
  LUT3 n1658_s19 (
    .F(n1658_13),
    .I0(\ff_render_planes[7] [1]),
    .I1(\ff_render_planes[6] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1658_s19.INIT=8'hCA;
  LUT3 n1659_s16 (
    .F(n1659_10),
    .I0(\ff_render_planes[1] [0]),
    .I1(\ff_render_planes[0] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1659_s16.INIT=8'hCA;
  LUT3 n1659_s17 (
    .F(n1659_11),
    .I0(\ff_render_planes[3] [0]),
    .I1(\ff_render_planes[2] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1659_s17.INIT=8'hCA;
  LUT3 n1659_s18 (
    .F(n1659_12),
    .I0(\ff_render_planes[5] [0]),
    .I1(\ff_render_planes[4] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1659_s18.INIT=8'hCA;
  LUT3 n1659_s19 (
    .F(n1659_13),
    .I0(\ff_render_planes[7] [0]),
    .I1(\ff_render_planes[6] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1659_s19.INIT=8'hCA;
  LUT3 w_line_buf_address_even_7_s0 (
    .F(w_line_buf_address_even[7]),
    .I0(ff_line_buf_disp_x[7]),
    .I1(ff_line_buf_draw_x[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_7_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_6_s0 (
    .F(w_line_buf_address_even[6]),
    .I0(ff_line_buf_disp_x[6]),
    .I1(ff_line_buf_draw_x[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_5_s0 (
    .F(w_line_buf_address_even[5]),
    .I0(ff_line_buf_disp_x[5]),
    .I1(ff_line_buf_draw_x[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_4_s0 (
    .F(w_line_buf_address_even[4]),
    .I0(ff_line_buf_disp_x[4]),
    .I1(ff_line_buf_draw_x[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_4_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_3_s0 (
    .F(w_line_buf_address_even[3]),
    .I0(ff_line_buf_disp_x[3]),
    .I1(ff_line_buf_draw_x[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_3_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_2_s0 (
    .F(w_line_buf_address_even[2]),
    .I0(ff_line_buf_disp_x[2]),
    .I1(ff_line_buf_draw_x[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_2_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_1_s0 (
    .F(w_line_buf_address_even[1]),
    .I0(ff_line_buf_disp_x[1]),
    .I1(ff_line_buf_draw_x[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_1_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_0_s0 (
    .F(w_line_buf_address_even[0]),
    .I0(ff_line_buf_disp_x[0]),
    .I1(ff_line_buf_draw_x[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_0_s0.INIT=8'hCA;
  LUT4 w_ram_even_we_s0 (
    .F(w_ram_even_we),
    .I0(ff_line_buf_disp_we),
    .I1(ff_line_buf_draw_we),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(w_vdp_enable) 
);
defparam w_ram_even_we_s0.INIT=16'hCA00;
  LUT3 w_line_buf_address_odd_7_s0 (
    .F(w_line_buf_address_odd[7]),
    .I0(ff_line_buf_draw_x[7]),
    .I1(ff_line_buf_disp_x[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_7_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_6_s0 (
    .F(w_line_buf_address_odd[6]),
    .I0(ff_line_buf_draw_x[6]),
    .I1(ff_line_buf_disp_x[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_5_s0 (
    .F(w_line_buf_address_odd[5]),
    .I0(ff_line_buf_draw_x[5]),
    .I1(ff_line_buf_disp_x[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_4_s0 (
    .F(w_line_buf_address_odd[4]),
    .I0(ff_line_buf_draw_x[4]),
    .I1(ff_line_buf_disp_x[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_4_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_3_s0 (
    .F(w_line_buf_address_odd[3]),
    .I0(ff_line_buf_draw_x[3]),
    .I1(ff_line_buf_disp_x[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_3_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_2_s0 (
    .F(w_line_buf_address_odd[2]),
    .I0(ff_line_buf_draw_x[2]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_2_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_1_s0 (
    .F(w_line_buf_address_odd[1]),
    .I0(ff_line_buf_draw_x[1]),
    .I1(ff_line_buf_disp_x[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_1_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_0_s0 (
    .F(w_line_buf_address_odd[0]),
    .I0(ff_line_buf_draw_x[0]),
    .I1(ff_line_buf_disp_x[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_0_s0.INIT=8'hCA;
  LUT3 w_line_buf_draw_data_6_s0 (
    .F(w_line_buf_draw_data[6]),
    .I0(w_line_buf_rdata_odd[6]),
    .I1(w_line_buf_rdata_even[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_draw_data_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_draw_data_5_s0 (
    .F(w_line_buf_draw_data[5]),
    .I0(w_line_buf_rdata_odd[5]),
    .I1(w_line_buf_rdata_even[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_draw_data_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_draw_data_4_s0 (
    .F(w_line_buf_draw_data[4]),
    .I0(w_line_buf_rdata_odd[4]),
    .I1(w_line_buf_rdata_even[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_draw_data_4_s0.INIT=8'hCA;
  LUT4 w_ram_odd_we_s0 (
    .F(w_ram_odd_we),
    .I0(ff_line_buf_draw_we),
    .I1(ff_line_buf_disp_we),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(w_vdp_enable) 
);
defparam w_ram_odd_we_s0.INIT=16'hCA00;
  LUT2 n1177_s15 (
    .F(w_read_color_address[9]),
    .I0(ff_attribute_base_address[2]),
    .I1(w_read_color_address_9_5) 
);
defparam n1177_s15.INIT=4'h6;
  LUT3 n1280_s0 (
    .F(n1280_3),
    .I0(w_listup_y[4]),
    .I1(w_listup_y[3]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1280_s0.INIT=8'hAC;
  LUT3 n1281_s0 (
    .F(n1281_3),
    .I0(w_listup_y[2]),
    .I1(w_listup_y[3]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1281_s0.INIT=8'hCA;
  LUT3 n1282_s0 (
    .F(n1282_3),
    .I0(w_listup_y[1]),
    .I1(w_listup_y[2]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1282_s0.INIT=8'hCA;
  LUT3 n1283_s0 (
    .F(n1283_3),
    .I0(w_listup_y[0]),
    .I1(w_listup_y[1]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1283_s0.INIT=8'hCA;
  LUT3 n1693_s0 (
    .F(n1693_3),
    .I0(w_info_rdata[21]),
    .I1(ff_draw_pattern[14]),
    .I2(n1693_4) 
);
defparam n1693_s0.INIT=8'hAC;
  LUT3 n1694_s0 (
    .F(n1694_3),
    .I0(w_info_rdata[20]),
    .I1(ff_draw_pattern[13]),
    .I2(n1693_4) 
);
defparam n1694_s0.INIT=8'hAC;
  LUT3 n1695_s0 (
    .F(n1695_3),
    .I0(w_info_rdata[19]),
    .I1(ff_draw_pattern[12]),
    .I2(n1693_4) 
);
defparam n1695_s0.INIT=8'hAC;
  LUT3 n1696_s0 (
    .F(n1696_3),
    .I0(w_info_rdata[18]),
    .I1(ff_draw_pattern[11]),
    .I2(n1693_4) 
);
defparam n1696_s0.INIT=8'hAC;
  LUT3 n1697_s0 (
    .F(n1697_3),
    .I0(w_info_rdata[17]),
    .I1(ff_draw_pattern[10]),
    .I2(n1693_4) 
);
defparam n1697_s0.INIT=8'hAC;
  LUT3 n1698_s0 (
    .F(n1698_3),
    .I0(w_info_rdata[16]),
    .I1(ff_draw_pattern[9]),
    .I2(n1693_4) 
);
defparam n1698_s0.INIT=8'hAC;
  LUT3 n1699_s0 (
    .F(n1699_3),
    .I0(w_info_rdata[15]),
    .I1(ff_draw_pattern[8]),
    .I2(n1693_4) 
);
defparam n1699_s0.INIT=8'hAC;
  LUT3 n1700_s0 (
    .F(n1700_3),
    .I0(w_info_rdata[14]),
    .I1(ff_draw_pattern[7]),
    .I2(n1693_4) 
);
defparam n1700_s0.INIT=8'hAC;
  LUT3 n1701_s0 (
    .F(n1701_3),
    .I0(w_info_rdata[13]),
    .I1(ff_draw_pattern[6]),
    .I2(n1693_4) 
);
defparam n1701_s0.INIT=8'hAC;
  LUT3 n1702_s0 (
    .F(n1702_3),
    .I0(w_info_rdata[12]),
    .I1(ff_draw_pattern[5]),
    .I2(n1693_4) 
);
defparam n1702_s0.INIT=8'hAC;
  LUT3 n1703_s0 (
    .F(n1703_3),
    .I0(w_info_rdata[11]),
    .I1(ff_draw_pattern[4]),
    .I2(n1693_4) 
);
defparam n1703_s0.INIT=8'hAC;
  LUT3 n1704_s0 (
    .F(n1704_3),
    .I0(w_info_rdata[10]),
    .I1(ff_draw_pattern[3]),
    .I2(n1693_4) 
);
defparam n1704_s0.INIT=8'hAC;
  LUT3 n1705_s0 (
    .F(n1705_3),
    .I0(w_info_rdata[9]),
    .I1(ff_draw_pattern[2]),
    .I2(n1693_4) 
);
defparam n1705_s0.INIT=8'hAC;
  LUT3 n1706_s0 (
    .F(n1706_3),
    .I0(w_info_rdata[8]),
    .I1(ff_draw_pattern[1]),
    .I2(n1693_4) 
);
defparam n1706_s0.INIT=8'hAC;
  LUT3 n1707_s0 (
    .F(n1707_3),
    .I0(w_info_rdata[7]),
    .I1(ff_draw_pattern[0]),
    .I2(n1693_4) 
);
defparam n1707_s0.INIT=8'hAC;
  LUT4 n1735_s0 (
    .F(n1735_3),
    .I0(w_info_rdata[30]),
    .I1(n1735_4),
    .I2(ff_draw_x[8]),
    .I3(n1693_4) 
);
defparam n1735_s0.INIT=16'hAA3C;
  LUT4 n1736_s0 (
    .F(n1736_3),
    .I0(w_info_rdata[29]),
    .I1(ff_draw_x[7]),
    .I2(n1736_4),
    .I3(n1693_4) 
);
defparam n1736_s0.INIT=16'hAA3C;
  LUT4 n1737_s0 (
    .F(n1737_3),
    .I0(w_info_rdata[28]),
    .I1(n1737_4),
    .I2(ff_draw_x[6]),
    .I3(n1693_4) 
);
defparam n1737_s0.INIT=16'hAA3C;
  LUT4 n1738_s0 (
    .F(n1738_3),
    .I0(w_info_rdata[27]),
    .I1(n1738_4),
    .I2(ff_draw_x[5]),
    .I3(n1693_4) 
);
defparam n1738_s0.INIT=16'hAA3C;
  LUT4 n1739_s0 (
    .F(n1739_3),
    .I0(w_info_rdata[26]),
    .I1(ff_draw_x[4]),
    .I2(n1739_4),
    .I3(n1693_4) 
);
defparam n1739_s0.INIT=16'hAA3C;
  LUT4 n1740_s0 (
    .F(n1740_3),
    .I0(w_info_rdata[25]),
    .I1(n1740_4),
    .I2(ff_draw_x[3]),
    .I3(n1693_4) 
);
defparam n1740_s0.INIT=16'hAA3C;
  LUT4 n1741_s0 (
    .F(n1741_3),
    .I0(w_info_rdata[24]),
    .I1(n1741_4),
    .I2(ff_draw_x[2]),
    .I3(n1693_4) 
);
defparam n1741_s0.INIT=16'hAA3C;
  LUT4 n1742_s0 (
    .F(n1742_3),
    .I0(w_info_rdata[23]),
    .I1(ff_draw_x[0]),
    .I2(ff_draw_x[1]),
    .I3(n1693_4) 
);
defparam n1742_s0.INIT=16'hAA3C;
  LUT3 n1743_s0 (
    .F(n1743_3),
    .I0(w_info_rdata[22]),
    .I1(ff_draw_x[0]),
    .I2(n1693_4) 
);
defparam n1743_s0.INIT=8'hA3;
  LUT3 n1745_s0 (
    .F(n1745_3),
    .I0(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [2]),
    .I1(ff_predraw_local_plane_num[2]),
    .I2(w_info_rdata[1]) 
);
defparam n1745_s0.INIT=8'hAC;
  LUT3 n1746_s0 (
    .F(n1746_3),
    .I0(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [1]),
    .I1(ff_predraw_local_plane_num[1]),
    .I2(w_info_rdata[1]) 
);
defparam n1746_s0.INIT=8'hAC;
  LUT3 n1747_s0 (
    .F(n1747_3),
    .I0(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [0]),
    .I1(ff_predraw_local_plane_num[0]),
    .I2(w_info_rdata[1]) 
);
defparam n1747_s0.INIT=8'hAC;
  LUT3 n1816_s0 (
    .F(n1816_3),
    .I0(n1745_3),
    .I1(w_line_buf_draw_data[6]),
    .I2(n1816_4) 
);
defparam n1816_s0.INIT=8'hAC;
  LUT3 n1817_s0 (
    .F(n1817_3),
    .I0(n1746_3),
    .I1(w_line_buf_draw_data[5]),
    .I2(n1816_4) 
);
defparam n1817_s0.INIT=8'hAC;
  LUT3 n1818_s0 (
    .F(n1818_3),
    .I0(n1747_3),
    .I1(w_line_buf_draw_data[4]),
    .I2(n1816_4) 
);
defparam n1818_s0.INIT=8'hAC;
  LUT4 n1819_s1 (
    .F(n1819_4),
    .I0(ff_draw_color[3]),
    .I1(n1819_5),
    .I2(n1816_4),
    .I3(n1819_6) 
);
defparam n1819_s1.INIT=16'h222F;
  LUT4 n1820_s1 (
    .F(n1820_4),
    .I0(ff_draw_color[2]),
    .I1(n1819_5),
    .I2(n1816_4),
    .I3(n1820_5) 
);
defparam n1820_s1.INIT=16'h222F;
  LUT4 n1821_s1 (
    .F(n1821_4),
    .I0(ff_draw_color[1]),
    .I1(n1819_5),
    .I2(n1816_4),
    .I3(n1821_5) 
);
defparam n1821_s1.INIT=16'h222F;
  LUT4 n1822_s1 (
    .F(n1822_4),
    .I0(ff_draw_color[0]),
    .I1(n1819_5),
    .I2(n1816_4),
    .I3(n1822_5) 
);
defparam n1822_s1.INIT=16'h222F;
  LUT3 n2432_s1 (
    .F(n2432_4),
    .I0(w_pre_dot_counter_x_2),
    .I1(n100_6),
    .I2(n100_7) 
);
defparam n2432_s1.INIT=8'h40;
  LUT4 n2447_s0 (
    .F(n2447_3),
    .I0(reg_r27_h_scroll_Z[2]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(n2447_4),
    .I3(n2432_4) 
);
defparam n2447_s0.INIT=16'hAA3C;
  LUT4 n2448_s0 (
    .F(n2448_3),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(ff_line_buf_disp_x[1]),
    .I2(ff_line_buf_disp_x[0]),
    .I3(n2432_4) 
);
defparam n2448_s0.INIT=16'hAA3C;
  LUT3 n2449_s1 (
    .F(n2449_4),
    .I0(reg_r27_h_scroll_Z[0]),
    .I1(ff_line_buf_disp_x[0]),
    .I2(n2432_4) 
);
defparam n2449_s1.INIT=8'hA3;
  LUT4 n3147_s0 (
    .F(n3147_3),
    .I0(ff_y_test_listup_addr[2]),
    .I1(w_vdp_enable),
    .I2(n3147_4),
    .I3(n3147_5) 
);
defparam n3147_s0.INIT=16'h4000;
  LUT4 n3159_s0 (
    .F(n3159_3),
    .I0(ff_y_test_listup_addr[2]),
    .I1(w_vdp_enable),
    .I2(n3147_4),
    .I3(n3159_4) 
);
defparam n3159_s0.INIT=16'h4000;
  LUT4 n3167_s0 (
    .F(n3167_3),
    .I0(ff_y_test_listup_addr[2]),
    .I1(w_vdp_enable),
    .I2(n3147_4),
    .I3(n3167_4) 
);
defparam n3167_s0.INIT=16'h4000;
  LUT4 n3177_s0 (
    .F(n3177_3),
    .I0(ff_y_test_listup_addr[2]),
    .I1(w_vdp_enable),
    .I2(n3147_4),
    .I3(n3177_4) 
);
defparam n3177_s0.INIT=16'h4000;
  LUT4 n3187_s0 (
    .F(n3187_3),
    .I0(n3147_5),
    .I1(w_vdp_enable),
    .I2(ff_y_test_listup_addr[2]),
    .I3(n3147_4) 
);
defparam n3187_s0.INIT=16'h8000;
  LUT4 n3197_s0 (
    .F(n3197_3),
    .I0(n3159_4),
    .I1(w_vdp_enable),
    .I2(ff_y_test_listup_addr[2]),
    .I3(n3147_4) 
);
defparam n3197_s0.INIT=16'h8000;
  LUT4 n3207_s0 (
    .F(n3207_3),
    .I0(n3167_4),
    .I1(w_vdp_enable),
    .I2(ff_y_test_listup_addr[2]),
    .I3(n3147_4) 
);
defparam n3207_s0.INIT=16'h8000;
  LUT4 n3217_s0 (
    .F(n3217_3),
    .I0(n3177_4),
    .I1(w_vdp_enable),
    .I2(ff_y_test_listup_addr[2]),
    .I3(n3147_4) 
);
defparam n3217_s0.INIT=16'h8000;
  LUT3 n1170_s9 (
    .F(n1170_13),
    .I0(ff_attribute_base_address[9]),
    .I1(ff_pattern_gen_base_address[5]),
    .I2(n1170_15) 
);
defparam n1170_s9.INIT=8'hAC;
  LUT3 n1170_s10 (
    .F(n1170_15),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]) 
);
defparam n1170_s10.INIT=8'hD3;
  LUT3 n1172_s9 (
    .F(n1172_13),
    .I0(ff_attribute_base_address[7]),
    .I1(ff_pattern_gen_base_address[3]),
    .I2(n1170_15) 
);
defparam n1172_s9.INIT=8'hAC;
  LUT3 n1173_s9 (
    .F(n1173_13),
    .I0(ff_attribute_base_address[6]),
    .I1(ff_pattern_gen_base_address[2]),
    .I2(n1170_15) 
);
defparam n1173_s9.INIT=8'hAC;
  LUT3 n1174_s9 (
    .F(n1174_13),
    .I0(ff_attribute_base_address[5]),
    .I1(ff_pattern_gen_base_address[1]),
    .I2(n1170_15) 
);
defparam n1174_s9.INIT=8'hAC;
  LUT3 n1175_s9 (
    .F(n1175_13),
    .I0(ff_attribute_base_address[4]),
    .I1(ff_pattern_gen_base_address[0]),
    .I2(n1170_15) 
);
defparam n1175_s9.INIT=8'hAC;
  LUT3 n1176_s9 (
    .F(n1176_13),
    .I0(ff_attribute_base_address[3]),
    .I1(ff_prepare_pattern_num[7]),
    .I2(n1170_15) 
);
defparam n1176_s9.INIT=8'hAC;
  LUT3 n1178_s11 (
    .F(n1178_15),
    .I0(ff_prepare_pattern_num[5]),
    .I1(n1178_20),
    .I2(n1170_15) 
);
defparam n1178_s11.INIT=8'hCA;
  LUT3 n1179_s11 (
    .F(n1179_15),
    .I0(ff_prepare_pattern_num[4]),
    .I1(n1179_18),
    .I2(n1170_15) 
);
defparam n1179_s11.INIT=8'hCA;
  LUT3 n1180_s11 (
    .F(n1180_15),
    .I0(ff_prepare_pattern_num[3]),
    .I1(n1180_18),
    .I2(n1170_15) 
);
defparam n1180_s11.INIT=8'hCA;
  LUT3 n1181_s11 (
    .F(n1181_15),
    .I0(ff_prepare_pattern_num[2]),
    .I1(n1181_18),
    .I2(n1170_15) 
);
defparam n1181_s11.INIT=8'hCA;
  LUT3 n1182_s11 (
    .F(n1182_15),
    .I0(n1182_19),
    .I1(n1182_17),
    .I2(n1170_15) 
);
defparam n1182_s11.INIT=8'h5C;
  LUT4 n1184_s11 (
    .F(n1184_15),
    .I0(ff_prepare_plane_num[0]),
    .I1(ff_prepare_line_num[2]),
    .I2(n1178_17),
    .I3(n1170_15) 
);
defparam n1184_s11.INIT=16'hCACC;
  LUT4 n1185_s13 (
    .F(n1185_23),
    .I0(w_read_color_address_9_5),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(n1185_24) 
);
defparam n1185_s13.INIT=16'hF34C;
  LUT4 n1186_s13 (
    .F(n1186_23),
    .I0(w_read_color_address_9_5),
    .I1(n1186_24),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1186_s13.INIT=16'h73C0;
  LUT4 n1370_s10 (
    .F(n1370_14),
    .I0(w_vram_data_Z[7]),
    .I1(ff_info_x[7]),
    .I2(n1370_15),
    .I3(w_eight_dot_state[2]) 
);
defparam n1370_s10.INIT=16'h3CAA;
  LUT4 n1371_s10 (
    .F(n1371_14),
    .I0(w_vram_data_Z[6]),
    .I1(ff_info_x[5]),
    .I2(ff_info_x[6]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1371_s10.INIT=16'hC3AA;
  LUT3 n1372_s10 (
    .F(n1372_14),
    .I0(w_vram_data_Z[5]),
    .I1(ff_info_x[5]),
    .I2(w_eight_dot_state[2]) 
);
defparam n1372_s10.INIT=8'h3A;
  LUT4 n1590_s1 (
    .F(n1590_4),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(n1551_10) 
);
defparam n1590_s1.INIT=16'h1000;
  LUT2 n354_s1 (
    .F(n354_4),
    .I0(w_read_color_address_9_5),
    .I1(n2917_5) 
);
defparam n354_s1.INIT=4'h8;
  LUT2 n1293_s2 (
    .F(n1293_5),
    .I0(w_read_color_address_9_5),
    .I1(n1551_8) 
);
defparam n1293_s2.INIT=4'h4;
  LUT3 n1920_s1 (
    .F(n1920_4),
    .I0(slot_reset_n_d),
    .I1(n1011_5),
    .I2(n2092_6) 
);
defparam n1920_s1.INIT=8'h80;
  LUT2 w_line_buf_wdata_even_7_s2 (
    .F(w_line_buf_wdata_even_7_5),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(w_vdp_enable) 
);
defparam w_line_buf_wdata_even_7_s2.INIT=4'h4;
  LUT2 w_line_buf_wdata_odd_7_s1 (
    .F(w_line_buf_wdata_odd_7_4),
    .I0(w_vdp_enable),
    .I1(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_wdata_odd_7_s1.INIT=4'h8;
  LUT4 sp_vram_accessing_s2 (
    .F(sp_vram_accessing_4),
    .I0(sp_vram_accessing_5),
    .I1(sp_vram_accessing_6),
    .I2(ff_main_state[1]),
    .I3(n1018_6) 
);
defparam sp_vram_accessing_s2.INIT=16'hCA00;
  LUT4 ff_y_test_en_s2 (
    .F(ff_y_test_en_6),
    .I0(ff_y_test_en_7),
    .I1(n1551_5),
    .I2(n1011_5),
    .I3(n1017_4) 
);
defparam ff_y_test_en_s2.INIT=16'hF400;
  LUT4 ff_y_test_sp_num_4_s2 (
    .F(ff_y_test_sp_num_4_6),
    .I0(ff_y_test_sp_num_4_7),
    .I1(ff_y_test_sp_num_4_8),
    .I2(w_vdp_enable),
    .I3(n2917_5) 
);
defparam ff_y_test_sp_num_4_s2.INIT=16'hFF40;
  LUT3 ff_y_test_listup_addr_3_s2 (
    .F(ff_y_test_listup_addr_3_6),
    .I0(w_vdp_enable),
    .I1(n3147_4),
    .I2(n2917_5) 
);
defparam ff_y_test_listup_addr_3_s2.INIT=8'hF8;
  LUT3 ff_preread_address_16_s2 (
    .F(ff_preread_address_16_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[1]),
    .I2(n520_4) 
);
defparam ff_preread_address_16_s2.INIT=8'h70;
  LUT4 ff_prepare_local_plane_num_2_s2 (
    .F(ff_prepare_plane_num_4_5),
    .I0(n1177_18),
    .I1(w_eight_dot_state[1]),
    .I2(n1362_11),
    .I3(n1018_6) 
);
defparam ff_prepare_local_plane_num_2_s2.INIT=16'h8F00;
  LUT4 ff_info_x_8_s2 (
    .F(ff_info_x_8_6),
    .I0(ff_info_x_8_9),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(n1551_10) 
);
defparam ff_info_x_8_s2.INIT=16'h1000;
  LUT2 ff_info_pattern_15_s2 (
    .F(ff_info_pattern_15_6),
    .I0(w_eight_dot_state[0]),
    .I1(ff_info_pattern_15_7) 
);
defparam ff_info_pattern_15_s2.INIT=4'h4;
  LUT3 ff_info_pattern_7_s2 (
    .F(ff_info_pattern_7_6),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(ff_info_pattern_15_7) 
);
defparam ff_info_pattern_7_s2.INIT=8'h60;
  LUT4 ff_line_buf_draw_we_s2 (
    .F(ff_line_buf_draw_we_6),
    .I0(n1819_5),
    .I1(ff_line_buf_draw_we_7),
    .I2(w_dot_state[0]),
    .I3(ff_line_buf_draw_we_12) 
);
defparam ff_line_buf_draw_we_s2.INIT=16'h4F00;
  LUT3 ff_sp_predraw_end_s2 (
    .F(ff_sp_predraw_end_6),
    .I0(ff_sp_predraw_end_7),
    .I1(n2092_6),
    .I2(ff_sp_predraw_end_8) 
);
defparam ff_sp_predraw_end_s2.INIT=8'h40;
  LUT3 ff_draw_pattern_15_s2 (
    .F(ff_draw_pattern_15_6),
    .I0(reg_r1_sp_zoom_Z),
    .I1(w_pre_dot_counter_x_0),
    .I2(n2132_7) 
);
defparam ff_draw_pattern_15_s2.INIT=8'hD0;
  LUT4 ff_line_buf_draw_color_7_s2 (
    .F(ff_line_buf_draw_color_3_5),
    .I0(n1819_5),
    .I1(ff_line_buf_draw_color_7_9),
    .I2(n2092_6),
    .I3(ff_line_buf_draw_we_7) 
);
defparam ff_line_buf_draw_color_7_s2.INIT=16'hD000;
  LUT4 ff_predraw_local_plane_num_2_s2 (
    .F(ff_predraw_local_plane_num_2_6),
    .I0(w_pre_dot_counter_x_4),
    .I1(slot_reset_n_d),
    .I2(ff_sp_predraw_end_8),
    .I3(n2092_6) 
);
defparam ff_predraw_local_plane_num_2_s2.INIT=16'h4000;
  LUT4 ff_window_x_s2 (
    .F(ff_window_x_6),
    .I0(ff_line_buf_disp_x[7]),
    .I1(ff_window_x_7),
    .I2(n2432_4),
    .I3(n1018_6) 
);
defparam ff_window_x_s2.INIT=16'hF800;
  LUT4 ff_line_buf_disp_we_s2 (
    .F(ff_line_buf_disp_we_6),
    .I0(w_dot_state[0]),
    .I1(ff_window_x),
    .I2(w_vdp_enable),
    .I3(w_dot_state[1]) 
);
defparam ff_line_buf_disp_we_s2.INIT=16'hD000;
  LUT2 n1653_s3 (
    .F(n1653_7),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[0]) 
);
defparam n1653_s3.INIT=4'h6;
  LUT3 n1652_s2 (
    .F(n1652_5),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(ff_prepare_local_plane_num[2]) 
);
defparam n1652_s2.INIT=8'h78;
  LUT2 n285_s3 (
    .F(n285_8),
    .I0(n1170_2),
    .I1(n1171_2) 
);
defparam n285_s3.INIT=4'h6;
  LUT3 n284_s3 (
    .F(n284_8),
    .I0(n1170_2),
    .I1(n1171_2),
    .I2(n1169_2) 
);
defparam n284_s3.INIT=8'h78;
  LUT4 n283_s3 (
    .F(n283_8),
    .I0(n1170_2),
    .I1(n1171_2),
    .I2(n1169_2),
    .I3(n1168_2) 
);
defparam n283_s3.INIT=16'h7F80;
  LUT2 n282_s3 (
    .F(n282_8),
    .I0(n1167_2),
    .I1(n282_9) 
);
defparam n282_s3.INIT=4'h6;
  LUT3 n281_s3 (
    .F(n281_8),
    .I0(n1167_2),
    .I1(n282_9),
    .I2(n1166_2) 
);
defparam n281_s3.INIT=8'h78;
  LUT4 n280_s3 (
    .F(n280_8),
    .I0(n1167_2),
    .I1(n1166_2),
    .I2(n282_9),
    .I3(n1165_2) 
);
defparam n280_s3.INIT=16'h7F80;
  LUT2 n279_s2 (
    .F(n279_6),
    .I0(n279_7),
    .I1(n1164_2) 
);
defparam n279_s2.INIT=4'h6;
  LUT4 ff_main_state_1_s3 (
    .F(ff_main_state_1_7),
    .I0(sp_vram_accessing_5),
    .I1(ff_main_state[1]),
    .I2(ff_main_state_1_10),
    .I3(n1018_6) 
);
defparam ff_main_state_1_s3.INIT=16'h0E00;
  LUT2 n1708_s1 (
    .F(n1708_6),
    .I0(w_info_rdata[6]),
    .I1(n1693_4) 
);
defparam n1708_s1.INIT=4'h8;
  LUT3 n595_s2 (
    .F(n595_7),
    .I0(n1011_5),
    .I1(ff_y_test_listup_addr[1]),
    .I2(ff_y_test_listup_addr[0]) 
);
defparam n595_s2.INIT=8'h14;
  LUT4 n594_s2 (
    .F(n594_7),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n1011_5),
    .I3(ff_y_test_listup_addr[2]) 
);
defparam n594_s2.INIT=16'h0708;
  LUT3 n593_s2 (
    .F(n593_7),
    .I0(n1011_5),
    .I1(n593_8),
    .I2(ff_y_test_listup_addr[3]) 
);
defparam n593_s2.INIT=8'h14;
  LUT3 n544_s2 (
    .F(n544_7),
    .I0(n1011_5),
    .I1(ff_y_test_sp_num[0]),
    .I2(ff_y_test_sp_num[1]) 
);
defparam n544_s2.INIT=8'h14;
  LUT4 n542_s2 (
    .F(n542_7),
    .I0(ff_y_test_sp_num[2]),
    .I1(n543_8),
    .I2(n1011_5),
    .I3(ff_y_test_sp_num[3]) 
);
defparam n542_s2.INIT=16'h0708;
  LUT3 n541_s2 (
    .F(n541_7),
    .I0(n1011_5),
    .I1(n541_10),
    .I2(ff_y_test_sp_num[4]) 
);
defparam n541_s2.INIT=8'h14;
  LUT4 n1369_s12 (
    .F(n1369_18),
    .I0(ff_info_x[7]),
    .I1(n1370_15),
    .I2(ff_info_x[8]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1369_s12.INIT=16'hB400;
  LUT3 n420_s6 (
    .F(n420_12),
    .I0(reg_r8_sp_off_Z),
    .I1(ff_main_state[1]),
    .I2(n420_13) 
);
defparam n420_s6.INIT=8'h01;
  LUT4 n2525_s1 (
    .F(n2525_6),
    .I0(w_line_buf_rdata_even[0]),
    .I1(w_line_buf_rdata_odd[0]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2525_s1.INIT=16'hCA00;
  LUT4 n2524_s1 (
    .F(n2524_6),
    .I0(w_line_buf_rdata_even[1]),
    .I1(w_line_buf_rdata_odd[1]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2524_s1.INIT=16'hCA00;
  LUT4 n2523_s1 (
    .F(n2523_6),
    .I0(w_line_buf_rdata_even[2]),
    .I1(w_line_buf_rdata_odd[2]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2523_s1.INIT=16'hCA00;
  LUT4 n2522_s1 (
    .F(n2522_6),
    .I0(w_line_buf_rdata_even[3]),
    .I1(w_line_buf_rdata_odd[3]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2522_s1.INIT=16'hCA00;
  LUT4 n2521_s1 (
    .F(n2521_6),
    .I0(w_line_buf_rdata_even[7]),
    .I1(w_line_buf_rdata_odd[7]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2521_s1.INIT=16'hCA00;
  LUT4 n2446_s2 (
    .F(n2446_7),
    .I0(ff_line_buf_disp_x[2]),
    .I1(n2447_4),
    .I2(n2432_4),
    .I3(ff_line_buf_disp_x[3]) 
);
defparam n2446_s2.INIT=16'h0708;
  LUT3 n2445_s2 (
    .F(n2445_7),
    .I0(n2432_4),
    .I1(ff_line_buf_disp_x[4]),
    .I2(n2445_10) 
);
defparam n2445_s2.INIT=8'h14;
  LUT4 n2444_s2 (
    .F(n2444_7),
    .I0(ff_line_buf_disp_x[4]),
    .I1(n2445_10),
    .I2(n2432_4),
    .I3(ff_line_buf_disp_x[5]) 
);
defparam n2444_s2.INIT=16'h0708;
  LUT3 n2443_s2 (
    .F(n2443_7),
    .I0(n2432_4),
    .I1(n2443_8),
    .I2(ff_line_buf_disp_x[6]) 
);
defparam n2443_s2.INIT=8'h14;
  LUT3 n2442_s2 (
    .F(n2442_7),
    .I0(n2432_4),
    .I1(ff_line_buf_disp_x[7]),
    .I2(ff_window_x_7) 
);
defparam n2442_s2.INIT=8'h14;
  LUT3 n1927_s2 (
    .F(n1927_7),
    .I0(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I1(w_info_rdata[1]),
    .I2(n1011_5) 
);
defparam n1927_s2.INIT=8'h0B;
  LUT2 n252_s11 (
    .F(n252_21),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n252_s11.INIT=4'h1;
  LUT2 n251_s11 (
    .F(n251_21),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]) 
);
defparam n251_s11.INIT=4'h4;
  LUT2 n1362_s5 (
    .F(n1362_11),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n1362_s5.INIT=4'h4;
  LUT3 n1815_s1 (
    .F(n1815_6),
    .I0(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I1(n1815_7),
    .I2(w_info_rdata[1]) 
);
defparam n1815_s1.INIT=8'hBF;
  LUT4 ff_info_ram_we_s3 (
    .F(ff_info_ram_we_7),
    .I0(w_dot_state[1]),
    .I1(n1551_5),
    .I2(n1362_11),
    .I3(ff_info_ram_we_8) 
);
defparam ff_info_ram_we_s3.INIT=16'hEF00;
  LUT2 n1178_s12 (
    .F(n1178_17),
    .I0(w_eight_dot_state[2]),
    .I1(w_read_color_address_9_5) 
);
defparam n1178_s12.INIT=4'h8;
  LUT3 n1177_s14 (
    .F(n1177_16),
    .I0(ff_prepare_pattern_num[6]),
    .I1(ff_attribute_base_address[2]),
    .I2(n1170_15) 
);
defparam n1177_s14.INIT=8'hCA;
  LUT2 n1177_s13 (
    .F(n1177_18),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[2]) 
);
defparam n1177_s13.INIT=4'h8;
  LUT2 n1903_s0 (
    .F(n1903_4),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_predraw_local_plane_num[0]) 
);
defparam n1903_s0.INIT=4'h6;
  LUT3 n1902_s0 (
    .F(n1902_4),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_predraw_local_plane_num[0]),
    .I2(ff_predraw_local_plane_num[2]) 
);
defparam n1902_s0.INIT=8'h78;
  LUT4 w_read_color_address_9_s2 (
    .F(w_read_color_address_9_5),
    .I0(reg_r0_disp_mode[3]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r1_disp_mode[1]),
    .I3(reg_r1_disp_mode[0]) 
);
defparam w_read_color_address_9_s2.INIT=16'h000E;
  LUT4 n1693_s1 (
    .F(n1693_4),
    .I0(w_pre_dot_counter_x_1),
    .I1(w_pre_dot_counter_x_2),
    .I2(n1693_5),
    .I3(w_pre_dot_counter_x_0) 
);
defparam n1693_s1.INIT=16'h1000;
  LUT2 n1735_s1 (
    .F(n1735_4),
    .I0(ff_draw_x[7]),
    .I1(n1736_4) 
);
defparam n1735_s1.INIT=4'h8;
  LUT4 n1736_s1 (
    .F(n1736_4),
    .I0(ff_draw_x[4]),
    .I1(ff_draw_x[5]),
    .I2(ff_draw_x[6]),
    .I3(n1739_4) 
);
defparam n1736_s1.INIT=16'h8000;
  LUT3 n1737_s1 (
    .F(n1737_4),
    .I0(ff_draw_x[4]),
    .I1(ff_draw_x[5]),
    .I2(n1739_4) 
);
defparam n1737_s1.INIT=8'h80;
  LUT2 n1738_s1 (
    .F(n1738_4),
    .I0(ff_draw_x[4]),
    .I1(n1739_4) 
);
defparam n1738_s1.INIT=4'h8;
  LUT4 n1739_s1 (
    .F(n1739_4),
    .I0(ff_draw_x[0]),
    .I1(ff_draw_x[1]),
    .I2(ff_draw_x[2]),
    .I3(ff_draw_x[3]) 
);
defparam n1739_s1.INIT=16'h8000;
  LUT3 n1740_s1 (
    .F(n1740_4),
    .I0(ff_draw_x[0]),
    .I1(ff_draw_x[1]),
    .I2(ff_draw_x[2]) 
);
defparam n1740_s1.INIT=8'h80;
  LUT2 n1741_s1 (
    .F(n1741_4),
    .I0(ff_draw_x[0]),
    .I1(ff_draw_x[1]) 
);
defparam n1741_s1.INIT=4'h8;
  LUT3 n1816_s1 (
    .F(n1816_4),
    .I0(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I1(w_info_rdata[1]),
    .I2(n1815_7) 
);
defparam n1816_s1.INIT=8'hB0;
  LUT4 n1819_s2 (
    .F(n1819_5),
    .I0(n1761_3),
    .I1(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I2(w_info_rdata[1]),
    .I3(n1815_7) 
);
defparam n1819_s2.INIT=16'h30AF;
  LUT3 n1819_s3 (
    .F(n1819_6),
    .I0(w_line_buf_rdata_odd[3]),
    .I1(w_line_buf_rdata_even[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1819_s3.INIT=8'h35;
  LUT3 n1820_s2 (
    .F(n1820_5),
    .I0(w_line_buf_rdata_odd[2]),
    .I1(w_line_buf_rdata_even[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1820_s2.INIT=8'h35;
  LUT3 n1821_s2 (
    .F(n1821_5),
    .I0(w_line_buf_rdata_odd[1]),
    .I1(w_line_buf_rdata_even[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1821_s2.INIT=8'h35;
  LUT3 n1822_s2 (
    .F(n1822_5),
    .I0(w_line_buf_rdata_odd[0]),
    .I1(w_line_buf_rdata_even[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1822_s2.INIT=8'h35;
  LUT2 n2447_s1 (
    .F(n2447_4),
    .I0(ff_line_buf_disp_x[1]),
    .I1(ff_line_buf_disp_x[0]) 
);
defparam n2447_s1.INIT=4'h8;
  LUT4 n3147_s1 (
    .F(n3147_4),
    .I0(n3147_6),
    .I1(n3147_7),
    .I2(n3147_8),
    .I3(ff_y_test_sp_num_4_8) 
);
defparam n3147_s1.INIT=16'h4000;
  LUT3 n3147_s2 (
    .F(n3147_5),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n1011_5) 
);
defparam n3147_s2.INIT=8'h01;
  LUT3 n3159_s1 (
    .F(n3159_4),
    .I0(ff_y_test_listup_addr[1]),
    .I1(n1011_5),
    .I2(ff_y_test_listup_addr[0]) 
);
defparam n3159_s1.INIT=8'h10;
  LUT3 n3167_s1 (
    .F(n3167_4),
    .I0(ff_y_test_listup_addr[0]),
    .I1(n1011_5),
    .I2(ff_y_test_listup_addr[1]) 
);
defparam n3167_s1.INIT=8'h10;
  LUT3 n3177_s1 (
    .F(n3177_4),
    .I0(n1011_5),
    .I1(ff_y_test_listup_addr[0]),
    .I2(ff_y_test_listup_addr[1]) 
);
defparam n3177_s1.INIT=8'h40;
  LUT3 n1182_s13 (
    .F(n1182_17),
    .I0(ff_prepare_pattern_num[1]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1182_s13.INIT=8'h3A;
  LUT4 n1185_s14 (
    .F(n1185_24),
    .I0(ff_prepare_line_num[1]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1185_s14.INIT=16'hAA7C;
  LUT3 n1186_s14 (
    .F(n1186_24),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(ff_prepare_line_num[0]) 
);
defparam n1186_s14.INIT=8'h3D;
  LUT2 n1370_s11 (
    .F(n1370_15),
    .I0(ff_info_x[5]),
    .I1(ff_info_x[6]) 
);
defparam n1370_s11.INIT=4'h1;
  LUT3 n1551_s2 (
    .F(n1551_5),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]) 
);
defparam n1551_s2.INIT=8'h40;
  LUT2 n1561_s2 (
    .F(n1561_5),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[2]) 
);
defparam n1561_s2.INIT=4'h1;
  LUT4 sp_vram_accessing_s3 (
    .F(sp_vram_accessing_5),
    .I0(w_pre_dot_counter_x_0),
    .I1(w_pre_dot_counter_x_1),
    .I2(sp_vram_accessing_7),
    .I3(n100_6) 
);
defparam sp_vram_accessing_s3.INIT=16'h1000;
  LUT2 sp_vram_accessing_s4 (
    .F(sp_vram_accessing_6),
    .I0(ff_main_state[0]),
    .I1(ff_prepare_end) 
);
defparam sp_vram_accessing_s4.INIT=4'h4;
  LUT4 ff_y_test_en_s3 (
    .F(ff_y_test_en_7),
    .I0(n3147_8),
    .I1(n3147_7),
    .I2(n3147_6),
    .I3(ff_y_test_sp_num_4_7) 
);
defparam ff_y_test_en_s3.INIT=16'h000D;
  LUT4 ff_y_test_sp_num_4_s3 (
    .F(ff_y_test_sp_num_4_7),
    .I0(ff_y_test_sp_num[2]),
    .I1(ff_y_test_sp_num[3]),
    .I2(ff_y_test_sp_num[4]),
    .I3(n543_8) 
);
defparam ff_y_test_sp_num_4_s3.INIT=16'h8000;
  LUT4 ff_y_test_sp_num_4_s4 (
    .F(ff_y_test_sp_num_4_8),
    .I0(w_dot_state[1]),
    .I1(ff_y_test_en),
    .I2(w_dot_state[0]),
    .I3(n1551_5) 
);
defparam ff_y_test_sp_num_4_s4.INIT=16'h4000;
  LUT4 ff_prepare_end_s3 (
    .F(ff_prepare_end_7),
    .I0(w_read_color_address_9_5),
    .I1(ff_prepare_local_plane_num[2]),
    .I2(n1177_18),
    .I3(ff_prepare_end_8) 
);
defparam ff_prepare_end_s3.INIT=16'hD000;
  LUT4 ff_info_pattern_15_s3 (
    .F(ff_info_pattern_15_7),
    .I0(w_eight_dot_state[1]),
    .I1(ff_info_pattern_15_11),
    .I2(w_eight_dot_state[2]),
    .I3(n1551_10) 
);
defparam ff_info_pattern_15_s3.INIT=16'hD000;
  LUT4 ff_line_buf_draw_we_s3 (
    .F(ff_line_buf_draw_we_7),
    .I0(ff_draw_x[8]),
    .I1(ff_sp_predraw_end),
    .I2(ff_line_buf_draw_we_9),
    .I3(ff_draw_pattern[15]) 
);
defparam ff_line_buf_draw_we_s3.INIT=16'h0100;
  LUT4 ff_sp_predraw_end_s3 (
    .F(ff_sp_predraw_end_7),
    .I0(w_pre_dot_counter_x_8),
    .I1(n100_6),
    .I2(w_pre_dot_counter_x_4),
    .I3(ff_sp_predraw_end_9) 
);
defparam ff_sp_predraw_end_s3.INIT=16'hB0BB;
  LUT4 ff_sp_predraw_end_s4 (
    .F(ff_sp_predraw_end_8),
    .I0(w_pre_dot_counter_x_0),
    .I1(w_pre_dot_counter_x_1),
    .I2(w_pre_dot_counter_x_2),
    .I3(w_pre_dot_counter_x_3) 
);
defparam ff_sp_predraw_end_s4.INIT=16'h0001;
  LUT4 ff_window_x_s3 (
    .F(ff_window_x_7),
    .I0(ff_line_buf_disp_x[6]),
    .I1(ff_line_buf_disp_x[5]),
    .I2(ff_line_buf_disp_x[4]),
    .I3(n2445_10) 
);
defparam ff_window_x_s3.INIT=16'h8000;
  LUT4 n282_s4 (
    .F(n282_9),
    .I0(n1170_2),
    .I1(n1171_2),
    .I2(n1169_2),
    .I3(n1168_2) 
);
defparam n282_s4.INIT=16'h8000;
  LUT4 n279_s3 (
    .F(n279_7),
    .I0(n1167_2),
    .I1(n1166_2),
    .I2(n1165_2),
    .I3(n282_9) 
);
defparam n279_s3.INIT=16'h8000;
  LUT3 n593_s3 (
    .F(n593_8),
    .I0(ff_y_test_listup_addr[2]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(ff_y_test_listup_addr[0]) 
);
defparam n593_s3.INIT=8'h80;
  LUT2 n543_s3 (
    .F(n543_8),
    .I0(ff_y_test_sp_num[0]),
    .I1(ff_y_test_sp_num[1]) 
);
defparam n543_s3.INIT=4'h8;
  LUT3 n420_s7 (
    .F(n420_13),
    .I0(ff_sp_en),
    .I1(ff_bwindow_y),
    .I2(ff_main_state[0]) 
);
defparam n420_s7.INIT=8'h53;
  LUT3 n2443_s3 (
    .F(n2443_8),
    .I0(ff_line_buf_disp_x[5]),
    .I1(ff_line_buf_disp_x[4]),
    .I2(n2445_10) 
);
defparam n2443_s3.INIT=8'h80;
  LUT3 n1815_s2 (
    .F(n1815_7),
    .I0(w_line_buf_rdata_odd[7]),
    .I1(w_line_buf_rdata_even[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1815_s2.INIT=8'h35;
  LUT2 ff_info_ram_we_s4 (
    .F(ff_info_ram_we_8),
    .I0(w_vdp_enable),
    .I1(w_dot_state[0]) 
);
defparam ff_info_ram_we_s4.INIT=4'h8;
  LUT2 n1693_s2 (
    .F(n1693_5),
    .I0(w_pre_dot_counter_x_3),
    .I1(w_pre_dot_counter_x_4) 
);
defparam n1693_s2.INIT=4'h1;
  LUT4 n3147_s3 (
    .F(n3147_6),
    .I0(w_vram_data_Z[1]),
    .I1(w_vram_data_Z[3]),
    .I2(w_read_color_address_9_5),
    .I3(n3147_9) 
);
defparam n3147_s3.INIT=16'h4100;
  LUT3 n3147_s4 (
    .F(n3147_7),
    .I0(w_read_color_address_9_5),
    .I1(ff_y_test_listup_addr[2]),
    .I2(ff_y_test_listup_addr[3]) 
);
defparam n3147_s4.INIT=8'h0B;
  LUT4 n3147_s5 (
    .F(n3147_8),
    .I0(w_listup_y[5]),
    .I1(w_listup_y[6]),
    .I2(w_listup_y[7]),
    .I3(n3147_10) 
);
defparam n3147_s5.INIT=16'h0100;
  LUT4 sp_vram_accessing_s5 (
    .F(sp_vram_accessing_7),
    .I0(w_pre_dot_counter_x_2),
    .I1(w_pre_dot_counter_x_3),
    .I2(w_pre_dot_counter_x_8),
    .I3(ff_main_state[0]) 
);
defparam sp_vram_accessing_s5.INIT=16'h4001;
  LUT3 ff_prepare_end_s4 (
    .F(ff_prepare_end_8),
    .I0(w_eight_dot_state[1]),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam ff_prepare_end_s4.INIT=8'h80;
  LUT4 ff_line_buf_draw_we_s5 (
    .F(ff_line_buf_draw_we_9),
    .I0(reg_r8_col0_on_Z),
    .I1(ff_draw_color[0]),
    .I2(ff_draw_color[1]),
    .I3(ff_line_buf_draw_we_10) 
);
defparam ff_line_buf_draw_we_s5.INIT=16'h0100;
  LUT4 ff_sp_predraw_end_s5 (
    .F(ff_sp_predraw_end_9),
    .I0(w_read_color_address_9_5),
    .I1(ff_predraw_local_plane_num[2]),
    .I2(ff_predraw_local_plane_num[0]),
    .I3(ff_predraw_local_plane_num[1]) 
);
defparam ff_sp_predraw_end_s5.INIT=16'hD000;
  LUT4 n3147_s6 (
    .F(n3147_9),
    .I0(w_vram_data_Z[5]),
    .I1(w_vram_data_Z[7]),
    .I2(w_vram_data_Z[6]),
    .I3(n3147_11) 
);
defparam n3147_s6.INIT=16'h4000;
  LUT4 n3147_s7 (
    .F(n3147_10),
    .I0(w_listup_y[3]),
    .I1(w_listup_y[4]),
    .I2(reg_r1_sp_size_Z),
    .I3(reg_r1_sp_zoom_Z) 
);
defparam n3147_s7.INIT=16'hF331;
  LUT2 ff_line_buf_draw_we_s6 (
    .F(ff_line_buf_draw_we_10),
    .I0(ff_draw_color[2]),
    .I1(ff_draw_color[3]) 
);
defparam ff_line_buf_draw_we_s6.INIT=4'h1;
  LUT3 n3147_s8 (
    .F(n3147_11),
    .I0(w_vram_data_Z[2]),
    .I1(w_vram_data_Z[0]),
    .I2(w_vram_data_Z[4]) 
);
defparam n3147_s8.INIT=8'h10;
  LUT4 n1924_s3 (
    .F(n1924_9),
    .I0(n1011_5),
    .I1(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [2]),
    .I2(ff_predraw_local_plane_num[2]),
    .I3(w_info_rdata[1]) 
);
defparam n1924_s3.INIT=16'h4450;
  LUT4 n1925_s3 (
    .F(n1925_9),
    .I0(n1011_5),
    .I1(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [1]),
    .I2(ff_predraw_local_plane_num[1]),
    .I3(w_info_rdata[1]) 
);
defparam n1925_s3.INIT=16'h4450;
  LUT4 n1926_s3 (
    .F(n1926_9),
    .I0(n1011_5),
    .I1(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [0]),
    .I2(ff_predraw_local_plane_num[0]),
    .I3(w_info_rdata[1]) 
);
defparam n1926_s3.INIT=16'h4450;
  LUT4 n2445_s4 (
    .F(n2445_10),
    .I0(ff_line_buf_disp_x[3]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(ff_line_buf_disp_x[1]),
    .I3(ff_line_buf_disp_x[0]) 
);
defparam n2445_s4.INIT=16'h8000;
  LUT4 n1551_s4 (
    .F(n1551_8),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]),
    .I3(n1551_10) 
);
defparam n1551_s4.INIT=16'h4000;
  LUT4 ff_line_buf_draw_color_7_s4 (
    .F(ff_line_buf_draw_color_7_9),
    .I0(w_info_rdata_Z[0]),
    .I1(w_line_buf_rdata_odd[7]),
    .I2(w_line_buf_rdata_even[7]),
    .I3(w_pre_dot_counter_yp[0]) 
);
defparam ff_line_buf_draw_color_7_s4.INIT=16'h5044;
  LUT4 n541_s4 (
    .F(n541_10),
    .I0(ff_y_test_sp_num[2]),
    .I1(ff_y_test_sp_num[3]),
    .I2(ff_y_test_sp_num[0]),
    .I3(ff_y_test_sp_num[1]) 
);
defparam n541_s4.INIT=16'h8000;
  LUT4 n543_s4 (
    .F(n543_10),
    .I0(n1011_5),
    .I1(ff_y_test_sp_num[2]),
    .I2(ff_y_test_sp_num[0]),
    .I3(ff_y_test_sp_num[1]) 
);
defparam n543_s4.INIT=16'h1444;
  LUT4 n1551_s5 (
    .F(n1551_10),
    .I0(n494_25),
    .I1(n1362_11),
    .I2(slot_reset_n_d),
    .I3(w_vdp_enable) 
);
defparam n1551_s5.INIT=16'h4000;
  LUT4 n1359_s5 (
    .F(n1359_12),
    .I0(n1362_11),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(ff_prepare_local_plane_num[0]),
    .I3(ff_prepare_local_plane_num[2]) 
);
defparam n1359_s5.INIT=16'h2A80;
  LUT4 n1182_s14 (
    .F(n1182_19),
    .I0(ff_prepare_plane_num[0]),
    .I1(ff_prepare_plane_num[2]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_5) 
);
defparam n1182_s14.INIT=16'h5333;
  LUT4 n1181_s13 (
    .F(n1181_18),
    .I0(ff_prepare_plane_num[1]),
    .I1(ff_prepare_plane_num[3]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_5) 
);
defparam n1181_s13.INIT=16'hACCC;
  LUT4 n1180_s13 (
    .F(n1180_18),
    .I0(ff_prepare_plane_num[2]),
    .I1(ff_prepare_plane_num[4]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_5) 
);
defparam n1180_s13.INIT=16'hACCC;
  LUT4 n1179_s13 (
    .F(n1179_18),
    .I0(ff_prepare_plane_num[3]),
    .I1(ff_attribute_base_address[0]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_5) 
);
defparam n1179_s13.INIT=16'hACCC;
  LUT4 n1178_s14 (
    .F(n1178_20),
    .I0(ff_prepare_plane_num[4]),
    .I1(ff_attribute_base_address[1]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_5) 
);
defparam n1178_s14.INIT=16'hACCC;
  LUT4 n1183_s14 (
    .F(n1183_17),
    .I0(ff_prepare_plane_num[1]),
    .I1(ff_prepare_line_num[3]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_5) 
);
defparam n1183_s14.INIT=16'hCAAA;
  LUT3 n1386_s12 (
    .F(n1386_19),
    .I0(w_vram_data_Z[7]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1386_s12.INIT=8'h20;
  LUT3 n1387_s11 (
    .F(n1387_18),
    .I0(w_vram_data_Z[6]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1387_s11.INIT=8'h20;
  LUT3 n1388_s11 (
    .F(n1388_18),
    .I0(w_vram_data_Z[5]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1388_s11.INIT=8'h20;
  LUT3 n1389_s11 (
    .F(n1389_18),
    .I0(w_vram_data_Z[4]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1389_s11.INIT=8'h20;
  LUT3 n1390_s11 (
    .F(n1390_18),
    .I0(w_vram_data_Z[3]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1390_s11.INIT=8'h20;
  LUT3 n1391_s11 (
    .F(n1391_18),
    .I0(w_vram_data_Z[2]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1391_s11.INIT=8'h20;
  LUT3 n1392_s11 (
    .F(n1392_18),
    .I0(w_vram_data_Z[1]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1392_s11.INIT=8'h20;
  LUT3 n1393_s12 (
    .F(n1393_19),
    .I0(w_vram_data_Z[0]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1393_s12.INIT=8'h20;
  LUT4 n1561_s3 (
    .F(n1561_7),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(n1551_10) 
);
defparam n1561_s3.INIT=16'h0200;
  LUT4 n1381_s11 (
    .F(n1381_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_rdata[4]),
    .I2(ff_rdata[12]),
    .I3(ff_dram_address[16]) 
);
defparam n1381_s11.INIT=16'h5044;
  LUT4 n1385_s11 (
    .F(n1385_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_rdata[0]),
    .I2(ff_rdata[8]),
    .I3(ff_dram_address[16]) 
);
defparam n1385_s11.INIT=16'h5044;
  LUT4 n1384_s11 (
    .F(n1384_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_rdata[1]),
    .I2(ff_rdata[9]),
    .I3(ff_dram_address[16]) 
);
defparam n1384_s11.INIT=16'h5044;
  LUT4 n1383_s11 (
    .F(n1383_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_rdata[2]),
    .I2(ff_rdata[10]),
    .I3(ff_dram_address[16]) 
);
defparam n1383_s11.INIT=16'h5044;
  LUT4 n1382_s11 (
    .F(n1382_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_rdata[3]),
    .I2(ff_rdata[11]),
    .I3(ff_dram_address[16]) 
);
defparam n1382_s11.INIT=16'h5044;
  LUT4 n1380_s11 (
    .F(n1380_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_rdata[5]),
    .I2(ff_rdata[13]),
    .I3(ff_dram_address[16]) 
);
defparam n1380_s11.INIT=16'h5044;
  LUT4 n1294_s1 (
    .F(n1294_5),
    .I0(ff_rdata[5]),
    .I1(ff_rdata[13]),
    .I2(ff_dram_address[16]),
    .I3(w_read_color_address_9_5) 
);
defparam n1294_s1.INIT=16'hCA00;
  LUT4 n1379_s11 (
    .F(n1379_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_rdata[6]),
    .I2(ff_rdata[14]),
    .I3(ff_dram_address[16]) 
);
defparam n1379_s11.INIT=16'h5044;
  LUT4 ff_info_x_8_s4 (
    .F(ff_info_x_8_9),
    .I0(ff_rdata[15]),
    .I1(ff_rdata[7]),
    .I2(ff_dram_address[16]),
    .I3(w_eight_dot_state[2]) 
);
defparam ff_info_x_8_s4.INIT=16'h5300;
  LUT4 n1378_s11 (
    .F(n1378_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_rdata[15]),
    .I2(ff_rdata[7]),
    .I3(ff_dram_address[16]) 
);
defparam n1378_s11.INIT=16'h4450;
  LUT4 n1360_s6 (
    .F(n1360_14),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_prepare_local_plane_num[1]),
    .I3(ff_prepare_local_plane_num[0]) 
);
defparam n1360_s6.INIT=16'h0440;
  LUT3 ff_main_state_1_s5 (
    .F(ff_main_state_1_10),
    .I0(ff_prepare_end),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]) 
);
defparam ff_main_state_1_s5.INIT=8'h10;
  LUT4 n1263_s6 (
    .F(n1263_14),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1263_s6.INIT=16'h0400;
  LUT3 n1361_s6 (
    .F(n1361_13),
    .I0(ff_prepare_local_plane_num[0]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]) 
);
defparam n1361_s6.INIT=8'h10;
  LUT4 ff_prepare_end_s5 (
    .F(ff_prepare_end_10),
    .I0(ff_prepare_end_7),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(n1018_6) 
);
defparam ff_prepare_end_s5.INIT=16'hEF00;
  LUT4 n1664_s1 (
    .F(n1664_5),
    .I0(\ff_render_planes[0] [0]),
    .I1(n1659_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1664_s1.INIT=16'hACAA;
  LUT4 n1663_s1 (
    .F(n1663_5),
    .I0(\ff_render_planes[0] [1]),
    .I1(n1658_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1663_s1.INIT=16'hACAA;
  LUT4 n1662_s1 (
    .F(n1662_5),
    .I0(\ff_render_planes[0] [2]),
    .I1(n1657_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1662_s1.INIT=16'hACAA;
  LUT4 n1661_s1 (
    .F(n1661_5),
    .I0(\ff_render_planes[0] [3]),
    .I1(n1656_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1661_s1.INIT=16'hACAA;
  LUT4 n1660_s1 (
    .F(n1660_5),
    .I0(\ff_render_planes[0] [4]),
    .I1(n1655_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1660_s1.INIT=16'hACAA;
  LUT4 w_info_address_0_s2 (
    .F(w_info_address[0]),
    .I0(ff_predraw_local_plane_num[0]),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_0_s2.INIT=16'hACAA;
  LUT4 w_info_address_1_s2 (
    .F(w_info_address[1]),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_1_s2.INIT=16'hACAA;
  LUT4 w_info_address_2_s2 (
    .F(w_info_address[2]),
    .I0(ff_predraw_local_plane_num[2]),
    .I1(ff_prepare_local_plane_num[2]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_2_s2.INIT=16'hACAA;
  LUT4 ff_line_buf_draw_we_s7 (
    .F(ff_line_buf_draw_we_12),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam ff_line_buf_draw_we_s7.INIT=16'h0800;
  LUT3 n2132_s3 (
    .F(n2132_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(ff_pattern_generator_7_9) 
);
defparam n2132_s3.INIT=8'h40;
  LUT3 n2128_s3 (
    .F(n2128_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n1017_4) 
);
defparam n2128_s3.INIT=8'h40;
  LUT3 n2092_s2 (
    .F(n2092_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n520_4) 
);
defparam n2092_s2.INIT=8'h40;
  LUT4 n1919_s3 (
    .F(n1919_9),
    .I0(reg_r8_sp_off_Z),
    .I1(w_pre_dot_counter_x_8),
    .I2(ff_sp_predraw_end_8),
    .I3(n100_6) 
);
defparam n1919_s3.INIT=16'hEFFF;
  LUT4 n509_s2 (
    .F(n509_8),
    .I0(ff_sp_en),
    .I1(w_pre_dot_counter_x_8),
    .I2(ff_sp_predraw_end_8),
    .I3(n100_6) 
);
defparam n509_s2.INIT=16'h2000;
  LUT4 n545_s4 (
    .F(n545_10),
    .I0(ff_y_test_sp_num[0]),
    .I1(w_pre_dot_counter_x_8),
    .I2(ff_sp_predraw_end_8),
    .I3(n100_6) 
);
defparam n545_s4.INIT=16'h4555;
  LUT4 n596_s4 (
    .F(n596_10),
    .I0(ff_y_test_listup_addr[0]),
    .I1(w_pre_dot_counter_x_8),
    .I2(ff_sp_predraw_end_8),
    .I3(n100_6) 
);
defparam n596_s4.INIT=16'h4555;
  LUT4 n2917_s1 (
    .F(n2917_5),
    .I0(w_pre_dot_counter_x_8),
    .I1(ff_sp_predraw_end_8),
    .I2(n100_6),
    .I3(n1017_4) 
);
defparam n2917_s1.INIT=16'h4000;
  LUT4 ff_info_pattern_15_s5 (
    .F(ff_info_pattern_15_11),
    .I0(ff_prepare_local_plane_num[2]),
    .I1(ff_y_test_listup_addr[2]),
    .I2(n1327_14),
    .I3(ff_y_test_listup_addr[3]) 
);
defparam ff_info_pattern_15_s5.INIT=16'h00B2;
  LUT4 n2249_s3 (
    .F(n2249_7),
    .I0(slot_reset_n_d),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]),
    .I3(ff_pattern_generator_7_9) 
);
defparam n2249_s3.INIT=16'h2000;
  LUT4 n1582_s2 (
    .F(n1582_6),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[1]),
    .I3(n1551_10) 
);
defparam n1582_s2.INIT=16'h2000;
  DFFRE ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n251_21),
    .CLK(w_video_clk),
    .CE(ff_main_state_1_7),
    .RESET(n36_6) 
);
  DFFRE ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n252_21),
    .CLK(w_video_clk),
    .CE(ff_main_state_1_7),
    .RESET(n36_6) 
);
  DFFE ff_cur_y_7_s0 (
    .Q(ff_cur_y[7]),
    .D(n279_6),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_cur_y_6_s0 (
    .Q(ff_cur_y[6]),
    .D(n280_8),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_cur_y_5_s0 (
    .Q(ff_cur_y[5]),
    .D(n281_8),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_cur_y_4_s0 (
    .Q(ff_cur_y[4]),
    .D(n282_8),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_cur_y_3_s0 (
    .Q(ff_cur_y[3]),
    .D(n283_8),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_cur_y_2_s0 (
    .Q(ff_cur_y[2]),
    .D(n284_8),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_cur_y_1_s0 (
    .Q(ff_cur_y[1]),
    .D(n285_8),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_cur_y_0_s0 (
    .Q(ff_cur_y[0]),
    .D(n286_11),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_pattern_gen_base_address_5_s0 (
    .Q(ff_pattern_gen_base_address[5]),
    .D(reg_r6_sp_gen_addr_Z_5),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_pattern_gen_base_address_3_s0 (
    .Q(ff_pattern_gen_base_address[3]),
    .D(reg_r6_sp_gen_addr_Z_3),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_pattern_gen_base_address_2_s0 (
    .Q(ff_pattern_gen_base_address[2]),
    .D(reg_r6_sp_gen_addr_Z_2),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_pattern_gen_base_address_1_s0 (
    .Q(ff_pattern_gen_base_address[1]),
    .D(reg_r6_sp_gen_addr_Z_1),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_pattern_gen_base_address_0_s0 (
    .Q(ff_pattern_gen_base_address[0]),
    .D(reg_r6_sp_gen_addr_Z_0),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_attribute_base_address_9_s0 (
    .Q(ff_attribute_base_address[9]),
    .D(reg_r11r5_sp_atr_addr_Z_9),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_attribute_base_address_7_s0 (
    .Q(ff_attribute_base_address[7]),
    .D(reg_r11r5_sp_atr_addr_Z_7),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_attribute_base_address_6_s0 (
    .Q(ff_attribute_base_address[6]),
    .D(reg_r11r5_sp_atr_addr_Z_6),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_attribute_base_address_5_s0 (
    .Q(ff_attribute_base_address[5]),
    .D(reg_r11r5_sp_atr_addr_Z_5),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_attribute_base_address_4_s0 (
    .Q(ff_attribute_base_address[4]),
    .D(reg_r11r5_sp_atr_addr_Z_4),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_attribute_base_address_3_s0 (
    .Q(ff_attribute_base_address[3]),
    .D(reg_r11r5_sp_atr_addr_Z_3),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_attribute_base_address_2_s0 (
    .Q(ff_attribute_base_address[2]),
    .D(reg_r11r5_sp_atr_addr_Z_2),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFRE ff_attribute_base_address_1_s0 (
    .Q(ff_attribute_base_address[1]),
    .D(reg_r11r5_sp_atr_addr_Z_1),
    .CLK(w_video_clk),
    .CE(n2917_5),
    .RESET(n354_4) 
);
  DFFRE ff_attribute_base_address_0_s0 (
    .Q(ff_attribute_base_address[0]),
    .D(reg_r11r5_sp_atr_addr_Z_0),
    .CLK(w_video_clk),
    .CE(n2917_5),
    .RESET(n354_4) 
);
  DFFRE sp_vram_accessing_s0 (
    .Q(w_sp_vram_accessing),
    .D(n420_12),
    .CLK(w_video_clk),
    .CE(sp_vram_accessing_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_en_s0 (
    .Q(ff_y_test_en),
    .D(n509_8),
    .CLK(w_video_clk),
    .CE(ff_y_test_en_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_sp_num_4_s0 (
    .Q(ff_y_test_sp_num[4]),
    .D(n541_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_sp_num_3_s0 (
    .Q(ff_y_test_sp_num[3]),
    .D(n542_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_sp_num_2_s0 (
    .Q(ff_y_test_sp_num[2]),
    .D(n543_10),
    .CLK(w_video_clk),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_sp_num_1_s0 (
    .Q(ff_y_test_sp_num[1]),
    .D(n544_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_sp_num_0_s0 (
    .Q(ff_y_test_sp_num[0]),
    .D(n545_10),
    .CLK(w_video_clk),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_listup_addr_3_s0 (
    .Q(ff_y_test_listup_addr[3]),
    .D(n593_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_listup_addr_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_listup_addr_2_s0 (
    .Q(ff_y_test_listup_addr[2]),
    .D(n594_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_listup_addr_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_listup_addr_1_s0 (
    .Q(ff_y_test_listup_addr[1]),
    .D(n595_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_listup_addr_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_listup_addr_0_s0 (
    .Q(ff_y_test_listup_addr[0]),
    .D(n596_10),
    .CLK(w_video_clk),
    .CE(ff_y_test_listup_addr_3_6),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_4_s0  (
    .Q(\ff_render_planes[0] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3147_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_3_s0  (
    .Q(\ff_render_planes[0] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3147_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_2_s0  (
    .Q(\ff_render_planes[0] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3147_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_1_s0  (
    .Q(\ff_render_planes[0] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3147_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_0_s0  (
    .Q(\ff_render_planes[0] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3147_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_4_s0  (
    .Q(\ff_render_planes[1] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3159_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_3_s0  (
    .Q(\ff_render_planes[1] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3159_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_2_s0  (
    .Q(\ff_render_planes[1] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3159_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_1_s0  (
    .Q(\ff_render_planes[1] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3159_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_0_s0  (
    .Q(\ff_render_planes[1] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3159_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_4_s0  (
    .Q(\ff_render_planes[2] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3167_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_3_s0  (
    .Q(\ff_render_planes[2] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3167_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_2_s0  (
    .Q(\ff_render_planes[2] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3167_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_1_s0  (
    .Q(\ff_render_planes[2] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3167_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_0_s0  (
    .Q(\ff_render_planes[2] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3167_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_4_s0  (
    .Q(\ff_render_planes[3] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3177_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_3_s0  (
    .Q(\ff_render_planes[3] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3177_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_2_s0  (
    .Q(\ff_render_planes[3] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3177_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_1_s0  (
    .Q(\ff_render_planes[3] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3177_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_0_s0  (
    .Q(\ff_render_planes[3] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3177_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_4_s0  (
    .Q(\ff_render_planes[4] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3187_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_3_s0  (
    .Q(\ff_render_planes[4] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3187_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_2_s0  (
    .Q(\ff_render_planes[4] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3187_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_1_s0  (
    .Q(\ff_render_planes[4] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3187_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_0_s0  (
    .Q(\ff_render_planes[4] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3187_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_4_s0  (
    .Q(\ff_render_planes[5] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3197_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_3_s0  (
    .Q(\ff_render_planes[5] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3197_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_2_s0  (
    .Q(\ff_render_planes[5] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3197_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_1_s0  (
    .Q(\ff_render_planes[5] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3197_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_0_s0  (
    .Q(\ff_render_planes[5] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3197_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_4_s0  (
    .Q(\ff_render_planes[6] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3207_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_3_s0  (
    .Q(\ff_render_planes[6] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3207_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_2_s0  (
    .Q(\ff_render_planes[6] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3207_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_1_s0  (
    .Q(\ff_render_planes[6] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3207_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_0_s0  (
    .Q(\ff_render_planes[6] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3207_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_4_s0  (
    .Q(\ff_render_planes[7] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3217_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_3_s0  (
    .Q(\ff_render_planes[7] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3217_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_2_s0  (
    .Q(\ff_render_planes[7] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3217_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_1_s0  (
    .Q(\ff_render_planes[7] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3217_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_0_s0  (
    .Q(\ff_render_planes[7] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3217_3),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_16_s0 (
    .Q(ff_y_test_address_16),
    .D(ff_attribute_base_address[9]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_14_s0 (
    .Q(ff_y_test_address_14),
    .D(ff_attribute_base_address[7]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_13_s0 (
    .Q(ff_y_test_address_13),
    .D(ff_attribute_base_address[6]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_12_s0 (
    .Q(ff_y_test_address_12),
    .D(ff_attribute_base_address[5]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_11_s0 (
    .Q(ff_y_test_address_11),
    .D(ff_attribute_base_address[4]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_10_s0 (
    .Q(ff_y_test_address_10),
    .D(ff_attribute_base_address[3]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_9_s0 (
    .Q(ff_y_test_address_9),
    .D(ff_attribute_base_address[2]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_8_s0 (
    .Q(ff_y_test_address_8),
    .D(ff_attribute_base_address[1]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_7_s0 (
    .Q(ff_y_test_address_7),
    .D(ff_attribute_base_address[0]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_6_s0 (
    .Q(ff_y_test_address_6),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_5_s0 (
    .Q(ff_y_test_address_5),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_4_s0 (
    .Q(ff_y_test_address_4),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_3_s0 (
    .Q(ff_y_test_address_3),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_2_s0 (
    .Q(ff_y_test_address_2),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_16_s0 (
    .Q(ff_preread_address_16),
    .D(n1170_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_14_s0 (
    .Q(ff_preread_address_14),
    .D(n1172_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_13_s0 (
    .Q(ff_preread_address_13),
    .D(n1173_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_12_s0 (
    .Q(ff_preread_address_12),
    .D(n1174_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_11_s0 (
    .Q(ff_preread_address_11),
    .D(n1175_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_10_s0 (
    .Q(ff_preread_address_10),
    .D(n1176_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_9_s0 (
    .Q(ff_preread_address_9),
    .D(n1177_14),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_8_s0 (
    .Q(ff_preread_address_8),
    .D(n1178_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_7_s0 (
    .Q(ff_preread_address_7),
    .D(n1179_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_6_s0 (
    .Q(ff_preread_address_6),
    .D(n1180_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_5_s0 (
    .Q(ff_preread_address_5),
    .D(n1181_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_4_s0 (
    .Q(ff_preread_address_4),
    .D(n1182_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_3_s0 (
    .Q(ff_preread_address_3),
    .D(n1183_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_2_s0 (
    .Q(ff_preread_address_2),
    .D(n1184_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_1_s0 (
    .Q(ff_preread_address_1),
    .D(n1185_23),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_0_s0 (
    .Q(ff_preread_address_0),
    .D(n1186_23),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFE ff_info_ram_we_s0 (
    .Q(ff_info_ram_we),
    .D(n1263_14),
    .CLK(w_video_clk),
    .CE(ff_info_ram_we_7) 
);
  DFFRE ff_prepare_local_plane_num_2_s0 (
    .Q(ff_prepare_local_plane_num[2]),
    .D(n1359_12),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5),
    .RESET(n36_6) 
);
  DFFRE ff_prepare_local_plane_num_1_s0 (
    .Q(ff_prepare_local_plane_num[1]),
    .D(n1360_14),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5),
    .RESET(n36_6) 
);
  DFFRE ff_prepare_local_plane_num_0_s0 (
    .Q(ff_prepare_local_plane_num[0]),
    .D(n1361_13),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5),
    .RESET(n36_6) 
);
  DFFRE ff_prepare_end_s0 (
    .Q(ff_prepare_end),
    .D(n1362_11),
    .CLK(w_video_clk),
    .CE(ff_prepare_end_10),
    .RESET(n36_6) 
);
  DFFE ff_info_color_3_s0 (
    .Q(ff_info_color[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n1551_8) 
);
  DFFE ff_info_color_2_s0 (
    .Q(ff_info_color[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n1551_8) 
);
  DFFE ff_info_color_1_s0 (
    .Q(ff_info_color[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n1551_8) 
);
  DFFE ff_info_color_0_s0 (
    .Q(ff_info_color[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n1551_8) 
);
  DFFRE ff_info_cc_s0 (
    .Q(ff_info_cc),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n1551_8),
    .RESET(n1293_5) 
);
  DFFE ff_info_ic_s0 (
    .Q(ff_info_ic),
    .D(n1294_5),
    .CLK(w_video_clk),
    .CE(n1551_8) 
);
  DFFE ff_info_x_8_s0 (
    .Q(ff_info_x[8]),
    .D(n1369_18),
    .CLK(w_video_clk),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_7_s0 (
    .Q(ff_info_x[7]),
    .D(n1370_14),
    .CLK(w_video_clk),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_6_s0 (
    .Q(ff_info_x[6]),
    .D(n1371_14),
    .CLK(w_video_clk),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_5_s0 (
    .Q(ff_info_x[5]),
    .D(n1372_14),
    .CLK(w_video_clk),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_4_s0 (
    .Q(ff_info_x[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n1561_7) 
);
  DFFE ff_info_x_3_s0 (
    .Q(ff_info_x[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n1561_7) 
);
  DFFE ff_info_x_2_s0 (
    .Q(ff_info_x[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n1561_7) 
);
  DFFE ff_info_x_1_s0 (
    .Q(ff_info_x[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n1561_7) 
);
  DFFE ff_info_x_0_s0 (
    .Q(ff_info_x[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n1561_7) 
);
  DFFE ff_info_pattern_15_s0 (
    .Q(ff_info_pattern[15]),
    .D(n1378_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_14_s0 (
    .Q(ff_info_pattern[14]),
    .D(n1379_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_13_s0 (
    .Q(ff_info_pattern[13]),
    .D(n1380_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_12_s0 (
    .Q(ff_info_pattern[12]),
    .D(n1381_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_11_s0 (
    .Q(ff_info_pattern[11]),
    .D(n1382_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_10_s0 (
    .Q(ff_info_pattern[10]),
    .D(n1383_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_9_s0 (
    .Q(ff_info_pattern[9]),
    .D(n1384_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_8_s0 (
    .Q(ff_info_pattern[8]),
    .D(n1385_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_7_s0 (
    .Q(ff_info_pattern[7]),
    .D(n1386_19),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_6_s0 (
    .Q(ff_info_pattern[6]),
    .D(n1387_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_5_s0 (
    .Q(ff_info_pattern[5]),
    .D(n1388_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_4_s0 (
    .Q(ff_info_pattern[4]),
    .D(n1389_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_3_s0 (
    .Q(ff_info_pattern[3]),
    .D(n1390_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_2_s0 (
    .Q(ff_info_pattern[2]),
    .D(n1391_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_1_s0 (
    .Q(ff_info_pattern[1]),
    .D(n1392_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_0_s0 (
    .Q(ff_info_pattern[0]),
    .D(n1393_19),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_prepare_pattern_num_7_s0 (
    .Q(ff_prepare_pattern_num[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n1582_6) 
);
  DFFE ff_prepare_pattern_num_6_s0 (
    .Q(ff_prepare_pattern_num[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n1582_6) 
);
  DFFE ff_prepare_pattern_num_5_s0 (
    .Q(ff_prepare_pattern_num[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n1582_6) 
);
  DFFE ff_prepare_pattern_num_4_s0 (
    .Q(ff_prepare_pattern_num[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n1582_6) 
);
  DFFE ff_prepare_pattern_num_3_s0 (
    .Q(ff_prepare_pattern_num[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n1582_6) 
);
  DFFE ff_prepare_pattern_num_2_s0 (
    .Q(ff_prepare_pattern_num[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n1582_6) 
);
  DFFE ff_prepare_pattern_num_1_s0 (
    .Q(ff_prepare_pattern_num[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n1582_6) 
);
  DFFE ff_prepare_pattern_num_0_s0 (
    .Q(ff_prepare_pattern_num[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n1582_6) 
);
  DFFE ff_prepare_line_num_3_s0 (
    .Q(ff_prepare_line_num[3]),
    .D(n1280_3),
    .CLK(w_video_clk),
    .CE(n1590_4) 
);
  DFFE ff_prepare_line_num_2_s0 (
    .Q(ff_prepare_line_num[2]),
    .D(n1281_3),
    .CLK(w_video_clk),
    .CE(n1590_4) 
);
  DFFE ff_prepare_line_num_1_s0 (
    .Q(ff_prepare_line_num[1]),
    .D(n1282_3),
    .CLK(w_video_clk),
    .CE(n1590_4) 
);
  DFFE ff_prepare_line_num_0_s0 (
    .Q(ff_prepare_line_num[0]),
    .D(n1283_3),
    .CLK(w_video_clk),
    .CE(n1590_4) 
);
  DFFE ff_prepare_plane_num_4_s0 (
    .Q(ff_prepare_plane_num[4]),
    .D(n1660_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_3_s0 (
    .Q(ff_prepare_plane_num[3]),
    .D(n1661_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_2_s0 (
    .Q(ff_prepare_plane_num[2]),
    .D(n1662_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_1_s0 (
    .Q(ff_prepare_plane_num[1]),
    .D(n1663_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_0_s0 (
    .Q(ff_prepare_plane_num[0]),
    .D(n1664_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFRE ff_line_buf_draw_we_s0 (
    .Q(ff_line_buf_draw_we),
    .D(w_dot_state[0]),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_we_6),
    .RESET(n36_6) 
);
  DFFRE ff_sp_predraw_end_s0 (
    .Q(ff_sp_predraw_end),
    .D(n1919_9),
    .CLK(w_video_clk),
    .CE(ff_sp_predraw_end_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_15_s0 (
    .Q(ff_draw_pattern[15]),
    .D(n1693_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_14_s0 (
    .Q(ff_draw_pattern[14]),
    .D(n1694_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_13_s0 (
    .Q(ff_draw_pattern[13]),
    .D(n1695_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_12_s0 (
    .Q(ff_draw_pattern[12]),
    .D(n1696_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_11_s0 (
    .Q(ff_draw_pattern[11]),
    .D(n1697_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_10_s0 (
    .Q(ff_draw_pattern[10]),
    .D(n1698_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_9_s0 (
    .Q(ff_draw_pattern[9]),
    .D(n1699_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_8_s0 (
    .Q(ff_draw_pattern[8]),
    .D(n1700_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_7_s0 (
    .Q(ff_draw_pattern[7]),
    .D(n1701_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_6_s0 (
    .Q(ff_draw_pattern[6]),
    .D(n1702_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_5_s0 (
    .Q(ff_draw_pattern[5]),
    .D(n1703_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_4_s0 (
    .Q(ff_draw_pattern[4]),
    .D(n1704_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_3_s0 (
    .Q(ff_draw_pattern[3]),
    .D(n1705_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_2_s0 (
    .Q(ff_draw_pattern[2]),
    .D(n1706_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_1_s0 (
    .Q(ff_draw_pattern[1]),
    .D(n1707_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_0_s0 (
    .Q(ff_draw_pattern[0]),
    .D(n1708_6),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_7_s0 (
    .Q(ff_line_buf_draw_color[7]),
    .D(n1815_6),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_6_s0 (
    .Q(ff_line_buf_draw_color[6]),
    .D(n1816_3),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_5_s0 (
    .Q(ff_line_buf_draw_color[5]),
    .D(n1817_3),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_4_s0 (
    .Q(ff_line_buf_draw_color[4]),
    .D(n1818_3),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_3_s0 (
    .Q(ff_line_buf_draw_color[3]),
    .D(n1819_4),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_2_s0 (
    .Q(ff_line_buf_draw_color[2]),
    .D(n1820_4),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_1_s0 (
    .Q(ff_line_buf_draw_color[1]),
    .D(n1821_4),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_0_s0 (
    .Q(ff_line_buf_draw_color[0]),
    .D(n1822_4),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_7_s0 (
    .Q(ff_line_buf_draw_x[7]),
    .D(n1736_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_6_s0 (
    .Q(ff_line_buf_draw_x[6]),
    .D(n1737_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_5_s0 (
    .Q(ff_line_buf_draw_x[5]),
    .D(n1738_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_4_s0 (
    .Q(ff_line_buf_draw_x[4]),
    .D(n1739_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_3_s0 (
    .Q(ff_line_buf_draw_x[3]),
    .D(n1740_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_2_s0 (
    .Q(ff_line_buf_draw_x[2]),
    .D(n1741_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_1_s0 (
    .Q(ff_line_buf_draw_x[1]),
    .D(n1742_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_0_s0 (
    .Q(ff_line_buf_draw_x[0]),
    .D(n1743_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_draw_color_3_s0 (
    .Q(ff_draw_color[3]),
    .D(w_info_rdata[5]),
    .CLK(w_video_clk),
    .CE(n2128_7),
    .RESET(n36_6) 
);
  DFFRE ff_draw_color_2_s0 (
    .Q(ff_draw_color[2]),
    .D(w_info_rdata[4]),
    .CLK(w_video_clk),
    .CE(n2128_7),
    .RESET(n36_6) 
);
  DFFRE ff_draw_color_1_s0 (
    .Q(ff_draw_color[1]),
    .D(w_info_rdata[3]),
    .CLK(w_video_clk),
    .CE(n2128_7),
    .RESET(n36_6) 
);
  DFFRE ff_draw_color_0_s0 (
    .Q(ff_draw_color[0]),
    .D(w_info_rdata[2]),
    .CLK(w_video_clk),
    .CE(n2128_7),
    .RESET(n36_6) 
);
  DFFRE \u_drawing_to_line_buffer.ff_cc0_found_s0  (
    .Q(\u_drawing_to_line_buffer.ff_cc0_found ),
    .D(n1927_7),
    .CLK(w_video_clk),
    .CE(n2092_6),
    .RESET(n36_6) 
);
  DFFRE \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_2_s0  (
    .Q(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [2]),
    .D(n1924_9),
    .CLK(w_video_clk),
    .CE(n2092_6),
    .RESET(n36_6) 
);
  DFFRE \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_1_s0  (
    .Q(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [1]),
    .D(n1925_9),
    .CLK(w_video_clk),
    .CE(n2092_6),
    .RESET(n36_6) 
);
  DFFRE \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_0_s0  (
    .Q(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [0]),
    .D(n1926_9),
    .CLK(w_video_clk),
    .CE(n2092_6),
    .RESET(n36_6) 
);
  DFFRE ff_predraw_local_plane_num_2_s0 (
    .Q(ff_predraw_local_plane_num[2]),
    .D(n1902_4),
    .CLK(w_video_clk),
    .CE(ff_predraw_local_plane_num_2_6),
    .RESET(n1920_4) 
);
  DFFRE ff_predraw_local_plane_num_1_s0 (
    .Q(ff_predraw_local_plane_num[1]),
    .D(n1903_4),
    .CLK(w_video_clk),
    .CE(ff_predraw_local_plane_num_2_6),
    .RESET(n1920_4) 
);
  DFFRE ff_predraw_local_plane_num_0_s0 (
    .Q(ff_predraw_local_plane_num[0]),
    .D(n1904_6),
    .CLK(w_video_clk),
    .CE(ff_predraw_local_plane_num_2_6),
    .RESET(n1920_4) 
);
  DFFE ff_draw_x_8_s0 (
    .Q(ff_draw_x[8]),
    .D(n1735_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_7_s0 (
    .Q(ff_draw_x[7]),
    .D(n1736_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_6_s0 (
    .Q(ff_draw_x[6]),
    .D(n1737_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_5_s0 (
    .Q(ff_draw_x[5]),
    .D(n1738_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_4_s0 (
    .Q(ff_draw_x[4]),
    .D(n1739_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_3_s0 (
    .Q(ff_draw_x[3]),
    .D(n1740_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_2_s0 (
    .Q(ff_draw_x[2]),
    .D(n1741_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_1_s0 (
    .Q(ff_draw_x[1]),
    .D(n1742_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_0_s0 (
    .Q(ff_draw_x[0]),
    .D(n1743_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFRE ff_line_buf_disp_x_7_s0 (
    .Q(ff_line_buf_disp_x[7]),
    .D(n2442_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_6_s0 (
    .Q(ff_line_buf_disp_x[6]),
    .D(n2443_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_5_s0 (
    .Q(ff_line_buf_disp_x[5]),
    .D(n2444_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_4_s0 (
    .Q(ff_line_buf_disp_x[4]),
    .D(n2445_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_3_s0 (
    .Q(ff_line_buf_disp_x[3]),
    .D(n2446_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_2_s0 (
    .Q(ff_line_buf_disp_x[2]),
    .D(n2447_3),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_1_s0 (
    .Q(ff_line_buf_disp_x[1]),
    .D(n2448_3),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_0_s0 (
    .Q(ff_line_buf_disp_x[0]),
    .D(n2449_4),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_window_x_s0 (
    .Q(ff_window_x),
    .D(n2432_4),
    .CLK(w_video_clk),
    .CE(ff_window_x_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_we_s0 (
    .Q(ff_line_buf_disp_we),
    .D(n494_25),
    .CLK(w_video_clk),
    .CE(ff_line_buf_disp_we_6),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_en_s0 (
    .Q(w_sp_color_code_en),
    .D(n2521_6),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_3_s0 (
    .Q(w_sp_color_code[3]),
    .D(n2522_6),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_2_s0 (
    .Q(w_sp_color_code[2]),
    .D(n2523_6),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_1_s0 (
    .Q(w_sp_color_code[1]),
    .D(n2524_6),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_0_s0 (
    .Q(w_sp_color_code[0]),
    .D(n2525_6),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE ff_sp_en_s0 (
    .Q(ff_sp_en),
    .D(ff_bwindow_y),
    .CLK(w_video_clk),
    .CE(n2917_5),
    .RESET(n36_6) 
);
  ALU n1327_s8 (
    .SUM(n1327_9_SUM),
    .COUT(n1327_12),
    .I0(VCC),
    .I1(ff_y_test_listup_addr[0]),
    .I3(GND),
    .CIN(ff_prepare_local_plane_num[0]) 
);
defparam n1327_s8.ALU_MODE=1;
  ALU n1327_s9 (
    .SUM(n1327_10_SUM),
    .COUT(n1327_14),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_y_test_listup_addr[1]),
    .I3(GND),
    .CIN(n1327_12) 
);
defparam n1327_s9.ALU_MODE=1;
  ALU w_listup_y_0_s (
    .SUM(w_listup_y[0]),
    .COUT(w_listup_y_0_3),
    .I0(ff_cur_y[0]),
    .I1(w_vram_data_Z[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_listup_y_0_s.ALU_MODE=1;
  ALU w_listup_y_1_s (
    .SUM(w_listup_y[1]),
    .COUT(w_listup_y_1_3),
    .I0(ff_cur_y[1]),
    .I1(w_vram_data_Z[1]),
    .I3(GND),
    .CIN(w_listup_y_0_3) 
);
defparam w_listup_y_1_s.ALU_MODE=1;
  ALU w_listup_y_2_s (
    .SUM(w_listup_y[2]),
    .COUT(w_listup_y_2_3),
    .I0(ff_cur_y[2]),
    .I1(w_vram_data_Z[2]),
    .I3(GND),
    .CIN(w_listup_y_1_3) 
);
defparam w_listup_y_2_s.ALU_MODE=1;
  ALU w_listup_y_3_s (
    .SUM(w_listup_y[3]),
    .COUT(w_listup_y_3_3),
    .I0(ff_cur_y[3]),
    .I1(w_vram_data_Z[3]),
    .I3(GND),
    .CIN(w_listup_y_2_3) 
);
defparam w_listup_y_3_s.ALU_MODE=1;
  ALU w_listup_y_4_s (
    .SUM(w_listup_y[4]),
    .COUT(w_listup_y_4_3),
    .I0(ff_cur_y[4]),
    .I1(w_vram_data_Z[4]),
    .I3(GND),
    .CIN(w_listup_y_3_3) 
);
defparam w_listup_y_4_s.ALU_MODE=1;
  ALU w_listup_y_5_s (
    .SUM(w_listup_y[5]),
    .COUT(w_listup_y_5_3),
    .I0(ff_cur_y[5]),
    .I1(w_vram_data_Z[5]),
    .I3(GND),
    .CIN(w_listup_y_4_3) 
);
defparam w_listup_y_5_s.ALU_MODE=1;
  ALU w_listup_y_6_s (
    .SUM(w_listup_y[6]),
    .COUT(w_listup_y_6_3),
    .I0(ff_cur_y[6]),
    .I1(w_vram_data_Z[6]),
    .I3(GND),
    .CIN(w_listup_y_5_3) 
);
defparam w_listup_y_6_s.ALU_MODE=1;
  ALU w_listup_y_7_s (
    .SUM(w_listup_y[7]),
    .COUT(w_listup_y_7_0_COUT),
    .I0(ff_cur_y[7]),
    .I1(w_vram_data_Z[7]),
    .I3(GND),
    .CIN(w_listup_y_6_3) 
);
defparam w_listup_y_7_s.ALU_MODE=1;
  ALU n1759_s0 (
    .SUM(n1759_1_SUM),
    .COUT(n1759_3),
    .I0(w_line_buf_draw_data[4]),
    .I1(n1747_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n1759_s0.ALU_MODE=3;
  ALU n1760_s0 (
    .SUM(n1760_1_SUM),
    .COUT(n1760_3),
    .I0(w_line_buf_draw_data[5]),
    .I1(n1746_3),
    .I3(GND),
    .CIN(n1759_3) 
);
defparam n1760_s0.ALU_MODE=3;
  ALU n1761_s0 (
    .SUM(n1761_1_SUM),
    .COUT(n1761_3),
    .I0(w_line_buf_draw_data[6]),
    .I1(n1745_3),
    .I3(GND),
    .CIN(n1760_3) 
);
defparam n1761_s0.ALU_MODE=3;
  MUX2_LUT5 n1183_s11 (
    .O(n1183_15),
    .I0(w_read_pattern_address_3_2),
    .I1(n1183_17),
    .S0(n1170_15) 
);
  MUX2_LUT5 n1655_s14 (
    .O(n1655_15),
    .I0(n1655_10),
    .I1(n1655_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1655_s15 (
    .O(n1655_17),
    .I0(n1655_12),
    .I1(n1655_13),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1656_s14 (
    .O(n1656_15),
    .I0(n1656_10),
    .I1(n1656_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1656_s15 (
    .O(n1656_17),
    .I0(n1656_12),
    .I1(n1656_13),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1657_s14 (
    .O(n1657_15),
    .I0(n1657_10),
    .I1(n1657_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1657_s15 (
    .O(n1657_17),
    .I0(n1657_12),
    .I1(n1657_13),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1658_s14 (
    .O(n1658_15),
    .I0(n1658_10),
    .I1(n1658_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1658_s15 (
    .O(n1658_17),
    .I0(n1658_12),
    .I1(n1658_13),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1659_s14 (
    .O(n1659_15),
    .I0(n1659_10),
    .I1(n1659_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1659_s15 (
    .O(n1659_17),
    .I0(n1659_12),
    .I1(n1659_13),
    .S0(n1653_7) 
);
  MUX2_LUT6 n1655_s13 (
    .O(n1655_19),
    .I0(n1655_15),
    .I1(n1655_17),
    .S0(n1652_5) 
);
  MUX2_LUT6 n1656_s13 (
    .O(n1656_19),
    .I0(n1656_15),
    .I1(n1656_17),
    .S0(n1652_5) 
);
  MUX2_LUT6 n1657_s13 (
    .O(n1657_19),
    .I0(n1657_15),
    .I1(n1657_17),
    .S0(n1652_5) 
);
  MUX2_LUT6 n1658_s13 (
    .O(n1658_19),
    .I0(n1658_15),
    .I1(n1658_17),
    .S0(n1652_5) 
);
  MUX2_LUT6 n1659_s13 (
    .O(n1659_19),
    .I0(n1659_15),
    .I1(n1659_17),
    .S0(n1652_5) 
);
  MUX2_LUT5 n1177_s11 (
    .O(n1177_14),
    .I0(n1177_16),
    .I1(w_read_color_address[9]),
    .S0(n1177_18) 
);
  INV n286_s5 (
    .O(n286_11),
    .I(n1171_2) 
);
  INV n1904_s2 (
    .O(n1904_6),
    .I(ff_predraw_local_plane_num[0]) 
);
  vdp_spinforam u_sprite_info_ram (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .ff_info_ic(ff_info_ic),
    .ff_info_cc(ff_info_cc),
    .ff_info_ram_we(ff_info_ram_we),
    .w_info_address(w_info_address[2:0]),
    .ff_info_color(ff_info_color[3:0]),
    .ff_info_pattern(ff_info_pattern[15:0]),
    .ff_info_x(ff_info_x[8:0]),
    .w_info_rdata_Z(w_info_rdata_Z[0]),
    .w_info_rdata(w_info_rdata[30:1])
);
  vdp_ram_256byte_0 u_even_line_buf (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .w_ram_even_we(w_ram_even_we),
    .n13_5(n13_5),
    .w_line_buf_wdata_even_7_5(w_line_buf_wdata_even_7_5),
    .w_line_buf_address_even(w_line_buf_address_even[7:0]),
    .ff_line_buf_draw_color(ff_line_buf_draw_color[7:0]),
    .w_line_buf_rdata_even(w_line_buf_rdata_even[7:0])
);
  vdp_ram_256byte_1 u_odd_line_buf (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .w_ram_odd_we(w_ram_odd_we),
    .n13_5(n13_5),
    .w_line_buf_wdata_odd_7_4(w_line_buf_wdata_odd_7_4),
    .w_line_buf_address_odd(w_line_buf_address_odd[7:0]),
    .ff_line_buf_draw_color(ff_line_buf_draw_color[7:0]),
    .w_line_buf_rdata_odd(w_line_buf_rdata_odd[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite */
module vdp_ram_palette (
  w_video_clk,
  n36_6,
  w_vdp_enable,
  w_palette_we,
  w_palette_wdata_r,
  w_palette_wdata_g,
  w_palette_wdata_b,
  w_palette_wr_address,
  w_palette_rd_address,
  w_palette_rdata_r,
  w_palette_rdata_g,
  w_palette_rdata_b
)
;
input w_video_clk;
input n36_6;
input w_vdp_enable;
input w_palette_we;
input [4:2] w_palette_wdata_r;
input [4:2] w_palette_wdata_g;
input [4:2] w_palette_wdata_b;
input [3:0] w_palette_wr_address;
input [3:0] w_palette_rd_address;
output [4:0] w_palette_rdata_r;
output [4:0] w_palette_rdata_g;
output [4:0] w_palette_rdata_b;
wire n29_21;
wire n30_21;
wire n31_21;
wire n32_21;
wire n33_21;
wire n34_21;
wire n35_21;
wire n36_21;
wire n37_21;
wire n105_3;
wire n106_3;
wire n107_3;
wire n108_3;
wire n110_3;
wire n111_3;
wire n112_3;
wire n115_3;
wire n116_3;
wire n117_3;
wire n120_3;
wire n121_3;
wire n122_3;
wire ff_q_r_4_6;
wire n166_6;
wire n109_6;
wire n105_4;
wire n106_4;
wire n107_4;
wire n108_4;
wire n11_8;
wire ff_address_3_15;
wire n113_14;
wire n114_14;
wire n118_14;
wire n119_14;
wire n123_14;
wire n124_14;
wire ff_enable1;
wire ff_enable2;
wire ff_enable3;
wire ff_we;
wire n180_2;
wire n181_2;
wire n182_2;
wire n183_3;
wire n171_3;
wire n172_3;
wire n173_4;
wire n179_3;
wire n177_3;
wire n178_3;
wire n169_4;
wire n170_3;
wire n174_4;
wire n175_3;
wire n176_3;
wire n10_1;
wire n10_2;
wire n9_1;
wire n9_2;
wire n8_1;
wire n8_2;
wire n7_1;
wire n7_0_COUT;
wire n129_5;
wire ff_palette_initial_state_3_9;
wire [4:0] ff_palette_initial_state;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [4:0] ff_delay_state;
wire [4:0] ff_q_r;
wire [4:0] ff_q_g;
wire [4:0] ff_q_b;
wire [3:0] ff_address;
wire [4:0] ff_d_r;
wire [4:0] ff_d_g;
wire [4:0] ff_d_b;
wire [3:3] DO;
wire VCC;
wire GND;
  LUT4 n29_s16 (
    .F(n29_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n29_s16.INIT=16'hEF40;
  LUT4 n30_s16 (
    .F(n30_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n30_s16.INIT=16'hAFA8;
  LUT4 n31_s16 (
    .F(n31_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n31_s16.INIT=16'hD35C;
  LUT4 n32_s16 (
    .F(n32_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n32_s16.INIT=16'hDC8C;
  LUT4 n33_s16 (
    .F(n33_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n33_s16.INIT=16'hAEAC;
  LUT4 n34_s16 (
    .F(n34_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n34_s16.INIT=16'hC378;
  LUT4 n35_s16 (
    .F(n35_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n35_s16.INIT=16'hE8B0;
  LUT4 n36_s16 (
    .F(n36_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n36_s16.INIT=16'h82B8;
  LUT4 n37_s16 (
    .F(n37_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n37_s16.INIT=16'hF7FC;
  LUT3 n105_s0 (
    .F(n105_3),
    .I0(ff_delay_state[3]),
    .I1(n105_4),
    .I2(ff_delay_state[4]) 
);
defparam n105_s0.INIT=8'h3A;
  LUT3 n106_s0 (
    .F(n106_3),
    .I0(ff_delay_state[2]),
    .I1(n106_4),
    .I2(ff_delay_state[4]) 
);
defparam n106_s0.INIT=8'h3A;
  LUT3 n107_s0 (
    .F(n107_3),
    .I0(ff_delay_state[1]),
    .I1(n107_4),
    .I2(ff_delay_state[4]) 
);
defparam n107_s0.INIT=8'h3A;
  LUT3 n108_s0 (
    .F(n108_3),
    .I0(ff_delay_state[0]),
    .I1(n108_4),
    .I2(ff_delay_state[4]) 
);
defparam n108_s0.INIT=8'h3A;
  LUT3 n110_s0 (
    .F(n110_3),
    .I0(ff_palette_r[2]),
    .I1(w_palette_wdata_r[4]),
    .I2(ff_delay_state[4]) 
);
defparam n110_s0.INIT=8'hCA;
  LUT3 n111_s0 (
    .F(n111_3),
    .I0(ff_palette_r[1]),
    .I1(w_palette_wdata_r[3]),
    .I2(ff_delay_state[4]) 
);
defparam n111_s0.INIT=8'hCA;
  LUT3 n112_s0 (
    .F(n112_3),
    .I0(ff_palette_r[0]),
    .I1(w_palette_wdata_r[2]),
    .I2(ff_delay_state[4]) 
);
defparam n112_s0.INIT=8'hCA;
  LUT3 n115_s0 (
    .F(n115_3),
    .I0(ff_palette_g[2]),
    .I1(w_palette_wdata_g[4]),
    .I2(ff_delay_state[4]) 
);
defparam n115_s0.INIT=8'hCA;
  LUT3 n116_s0 (
    .F(n116_3),
    .I0(ff_palette_g[1]),
    .I1(w_palette_wdata_g[3]),
    .I2(ff_delay_state[4]) 
);
defparam n116_s0.INIT=8'hCA;
  LUT3 n117_s0 (
    .F(n117_3),
    .I0(ff_palette_g[0]),
    .I1(w_palette_wdata_g[2]),
    .I2(ff_delay_state[4]) 
);
defparam n117_s0.INIT=8'hCA;
  LUT3 n120_s0 (
    .F(n120_3),
    .I0(ff_palette_b[2]),
    .I1(w_palette_wdata_b[4]),
    .I2(ff_delay_state[4]) 
);
defparam n120_s0.INIT=8'hCA;
  LUT3 n121_s0 (
    .F(n121_3),
    .I0(ff_palette_b[1]),
    .I1(w_palette_wdata_b[3]),
    .I2(ff_delay_state[4]) 
);
defparam n121_s0.INIT=8'hCA;
  LUT3 n122_s0 (
    .F(n122_3),
    .I0(ff_palette_b[0]),
    .I1(w_palette_wdata_b[2]),
    .I2(ff_delay_state[4]) 
);
defparam n122_s0.INIT=8'hCA;
  LUT2 ff_q_r_4_s2 (
    .F(ff_q_r_4_6),
    .I0(ff_we),
    .I1(ff_enable1) 
);
defparam ff_q_r_4_s2.INIT=4'h4;
  LUT2 n166_s1 (
    .F(n166_6),
    .I0(ff_enable1),
    .I1(ff_we) 
);
defparam n166_s1.INIT=4'h8;
  LUT2 n109_s1 (
    .F(n109_6),
    .I0(w_vdp_enable),
    .I1(w_palette_we) 
);
defparam n109_s1.INIT=4'h8;
  LUT3 n105_s1 (
    .F(n105_4),
    .I0(w_palette_wr_address[3]),
    .I1(w_palette_rd_address[3]),
    .I2(w_palette_we) 
);
defparam n105_s1.INIT=8'h53;
  LUT3 n106_s1 (
    .F(n106_4),
    .I0(w_palette_rd_address[2]),
    .I1(w_palette_wr_address[2]),
    .I2(w_palette_we) 
);
defparam n106_s1.INIT=8'h35;
  LUT3 n107_s1 (
    .F(n107_4),
    .I0(w_palette_rd_address[1]),
    .I1(w_palette_wr_address[1]),
    .I2(w_palette_we) 
);
defparam n107_s1.INIT=8'h35;
  LUT3 n108_s1 (
    .F(n108_4),
    .I0(w_palette_rd_address[0]),
    .I1(w_palette_wr_address[0]),
    .I2(w_palette_we) 
);
defparam n108_s1.INIT=8'h35;
  LUT2 n11_s3 (
    .F(n11_8),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[4]) 
);
defparam n11_s3.INIT=4'h9;
  LUT2 ff_address_3_s4 (
    .F(ff_address_3_15),
    .I0(w_vdp_enable),
    .I1(ff_delay_state[4]) 
);
defparam ff_address_3_s4.INIT=4'hB;
  LUT4 n113_s6 (
    .F(n113_14),
    .I0(ff_address_3_15),
    .I1(ff_d_r[1]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_r[2]) 
);
defparam n113_s6.INIT=16'h4F44;
  LUT4 n114_s6 (
    .F(n114_14),
    .I0(ff_address_3_15),
    .I1(ff_d_r[0]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_r[1]) 
);
defparam n114_s6.INIT=16'h4F44;
  LUT4 n118_s6 (
    .F(n118_14),
    .I0(ff_address_3_15),
    .I1(ff_d_g[1]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_g[2]) 
);
defparam n118_s6.INIT=16'h4F44;
  LUT4 n119_s6 (
    .F(n119_14),
    .I0(ff_address_3_15),
    .I1(ff_d_g[0]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_g[1]) 
);
defparam n119_s6.INIT=16'h4F44;
  LUT4 n123_s6 (
    .F(n123_14),
    .I0(ff_address_3_15),
    .I1(ff_d_b[1]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_b[2]) 
);
defparam n123_s6.INIT=16'h4F44;
  LUT4 n124_s6 (
    .F(n124_14),
    .I0(ff_address_3_15),
    .I1(ff_d_b[0]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_b[1]) 
);
defparam n124_s6.INIT=16'h4F44;
  DFFRE ff_palette_initial_state_3_s0 (
    .Q(ff_palette_initial_state[3]),
    .D(n8_1),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_initial_state_2_s0 (
    .Q(ff_palette_initial_state[2]),
    .D(n9_1),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_initial_state_1_s0 (
    .Q(ff_palette_initial_state[1]),
    .D(n10_1),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n29_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n30_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n31_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n32_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n33_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n34_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n35_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n36_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n37_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_4_s0 (
    .Q(ff_delay_state[4]),
    .D(ff_palette_initial_state[4]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_3_s0 (
    .Q(ff_delay_state[3]),
    .D(ff_palette_initial_state[3]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_2_s0 (
    .Q(ff_delay_state[2]),
    .D(ff_palette_initial_state[2]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_1_s0 (
    .Q(ff_delay_state[1]),
    .D(ff_palette_initial_state[1]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_0_s0 (
    .Q(ff_delay_state[0]),
    .D(ff_palette_initial_state[0]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_enable1_s0 (
    .Q(ff_enable1),
    .D(ff_address_3_15),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_enable2_s0 (
    .Q(ff_enable2),
    .D(ff_enable1),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_enable3_s0 (
    .Q(ff_enable3),
    .D(ff_enable2),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFS ff_we_s0 (
    .Q(ff_we),
    .D(n109_6),
    .CLK(w_video_clk),
    .SET(n129_5) 
);
  DFFE ff_q_r_4_s0 (
    .Q(ff_q_r[4]),
    .D(n169_4),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_3_s0 (
    .Q(ff_q_r[3]),
    .D(n170_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_2_s0 (
    .Q(ff_q_r[2]),
    .D(n171_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_1_s0 (
    .Q(ff_q_r[1]),
    .D(n172_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_0_s0 (
    .Q(ff_q_r[0]),
    .D(n173_4),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_4_s0 (
    .Q(ff_q_g[4]),
    .D(n174_4),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_3_s0 (
    .Q(ff_q_g[3]),
    .D(n175_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_2_s0 (
    .Q(ff_q_g[2]),
    .D(n176_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_1_s0 (
    .Q(ff_q_g[1]),
    .D(n177_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_0_s0 (
    .Q(ff_q_g[0]),
    .D(n178_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_4_s0 (
    .Q(ff_q_b[4]),
    .D(n179_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_3_s0 (
    .Q(ff_q_b[3]),
    .D(n180_2),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_2_s0 (
    .Q(ff_q_b[2]),
    .D(n181_2),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_1_s0 (
    .Q(ff_q_b[1]),
    .D(n182_2),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_0_s0 (
    .Q(ff_q_b[0]),
    .D(n183_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_out_4_s0 (
    .Q(w_palette_rdata_r[4]),
    .D(ff_q_r[4]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_3_s0 (
    .Q(w_palette_rdata_r[3]),
    .D(ff_q_r[3]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_2_s0 (
    .Q(w_palette_rdata_r[2]),
    .D(ff_q_r[2]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_1_s0 (
    .Q(w_palette_rdata_r[1]),
    .D(ff_q_r[1]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_0_s0 (
    .Q(w_palette_rdata_r[0]),
    .D(ff_q_r[0]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_4_s0 (
    .Q(w_palette_rdata_g[4]),
    .D(ff_q_g[4]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_3_s0 (
    .Q(w_palette_rdata_g[3]),
    .D(ff_q_g[3]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_2_s0 (
    .Q(w_palette_rdata_g[2]),
    .D(ff_q_g[2]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_1_s0 (
    .Q(w_palette_rdata_g[1]),
    .D(ff_q_g[1]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_0_s0 (
    .Q(w_palette_rdata_g[0]),
    .D(ff_q_g[0]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_4_s0 (
    .Q(w_palette_rdata_b[4]),
    .D(ff_q_b[4]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_3_s0 (
    .Q(w_palette_rdata_b[3]),
    .D(ff_q_b[3]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_2_s0 (
    .Q(w_palette_rdata_b[2]),
    .D(ff_q_b[2]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_1_s0 (
    .Q(w_palette_rdata_b[1]),
    .D(ff_q_b[1]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_0_s0 (
    .Q(w_palette_rdata_b[0]),
    .D(ff_q_b[0]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_address_3_s1 (
    .Q(ff_address[3]),
    .D(n105_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_address_3_s1.INIT=1'b0;
  DFFE ff_address_2_s1 (
    .Q(ff_address[2]),
    .D(n106_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_address_2_s1.INIT=1'b0;
  DFFE ff_address_1_s1 (
    .Q(ff_address[1]),
    .D(n107_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_address_1_s1.INIT=1'b0;
  DFFE ff_address_0_s1 (
    .Q(ff_address[0]),
    .D(n108_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_address_0_s1.INIT=1'b0;
  DFFE ff_d_r_4_s1 (
    .Q(ff_d_r[4]),
    .D(n110_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_r_4_s1.INIT=1'b0;
  DFFE ff_d_r_3_s1 (
    .Q(ff_d_r[3]),
    .D(n111_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_r_3_s1.INIT=1'b0;
  DFFE ff_d_r_2_s1 (
    .Q(ff_d_r[2]),
    .D(n112_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_r_2_s1.INIT=1'b0;
  DFFE ff_d_g_4_s1 (
    .Q(ff_d_g[4]),
    .D(n115_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_g_4_s1.INIT=1'b0;
  DFFE ff_d_g_3_s1 (
    .Q(ff_d_g[3]),
    .D(n116_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_g_3_s1.INIT=1'b0;
  DFFE ff_d_g_2_s1 (
    .Q(ff_d_g[2]),
    .D(n117_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_g_2_s1.INIT=1'b0;
  DFFE ff_d_b_4_s1 (
    .Q(ff_d_b[4]),
    .D(n120_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_b_4_s1.INIT=1'b0;
  DFFE ff_d_b_3_s1 (
    .Q(ff_d_b[3]),
    .D(n121_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_b_3_s1.INIT=1'b0;
  DFFE ff_d_b_2_s1 (
    .Q(ff_d_b[2]),
    .D(n122_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_b_2_s1.INIT=1'b0;
  DFFRE ff_palette_initial_state_4_s1 (
    .Q(ff_palette_initial_state[4]),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(n7_1),
    .RESET(n36_6) 
);
defparam ff_palette_initial_state_4_s1.INIT=1'b0;
  DFFR ff_palette_initial_state_0_s2 (
    .Q(ff_palette_initial_state[0]),
    .D(n11_8),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_palette_initial_state_0_s2.INIT=1'b0;
  DFF ff_d_r_1_s3 (
    .Q(ff_d_r[1]),
    .D(n113_14),
    .CLK(w_video_clk) 
);
defparam ff_d_r_1_s3.INIT=1'b0;
  DFF ff_d_r_0_s3 (
    .Q(ff_d_r[0]),
    .D(n114_14),
    .CLK(w_video_clk) 
);
defparam ff_d_r_0_s3.INIT=1'b0;
  DFF ff_d_g_1_s3 (
    .Q(ff_d_g[1]),
    .D(n118_14),
    .CLK(w_video_clk) 
);
defparam ff_d_g_1_s3.INIT=1'b0;
  DFF ff_d_g_0_s3 (
    .Q(ff_d_g[0]),
    .D(n119_14),
    .CLK(w_video_clk) 
);
defparam ff_d_g_0_s3.INIT=1'b0;
  DFF ff_d_b_1_s3 (
    .Q(ff_d_b[1]),
    .D(n123_14),
    .CLK(w_video_clk) 
);
defparam ff_d_b_1_s3.INIT=1'b0;
  DFF ff_d_b_0_s3 (
    .Q(ff_d_b[0]),
    .D(n124_14),
    .CLK(w_video_clk) 
);
defparam ff_d_b_0_s3.INIT=1'b0;
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_0_s (
    .DO({n180_2,n181_2,n182_2,n183_3}),
    .DI(ff_d_b[3:0]),
    .AD(ff_address[3:0]),
    .WRE(n166_6),
    .CLK(w_video_clk) 
);
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_1_s (
    .DO({n171_3,n172_3,n173_4,n179_3}),
    .DI({ff_d_r[2:0],ff_d_b[4]}),
    .AD(ff_address[3:0]),
    .WRE(n166_6),
    .CLK(w_video_clk) 
);
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_2_s (
    .DO({n177_3,n178_3,n169_4,n170_3}),
    .DI({ff_d_g[1:0],ff_d_r[4:3]}),
    .AD(ff_address[3:0]),
    .WRE(n166_6),
    .CLK(w_video_clk) 
);
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_3_s (
    .DO({DO[3],n174_4,n175_3,n176_3}),
    .DI({GND,ff_d_g[4:2]}),
    .AD(ff_address[3:0]),
    .WRE(n166_6),
    .CLK(w_video_clk) 
);
  ALU n10_s (
    .SUM(n10_1),
    .COUT(n10_2),
    .I0(ff_palette_initial_state[1]),
    .I1(ff_palette_initial_state[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n10_s.ALU_MODE=0;
  ALU n9_s (
    .SUM(n9_1),
    .COUT(n9_2),
    .I0(ff_palette_initial_state[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n10_2) 
);
defparam n9_s.ALU_MODE=0;
  ALU n8_s (
    .SUM(n8_1),
    .COUT(n8_2),
    .I0(ff_palette_initial_state[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n9_2) 
);
defparam n8_s.ALU_MODE=0;
  ALU n7_s (
    .SUM(n7_1),
    .COUT(n7_0_COUT),
    .I0(ff_palette_initial_state[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n8_2) 
);
defparam n7_s.ALU_MODE=0;
  INV n129_s2 (
    .O(n129_5),
    .I(ff_delay_state[4]) 
);
  INV ff_palette_initial_state_3_s4 (
    .O(ff_palette_initial_state_3_9),
    .I(ff_palette_initial_state[4]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_palette */
module vdp_register (
  w_video_clk,
  n1607_8,
  n36_6,
  w_vdp_enable,
  w_write,
  w_read,
  n915_10,
  slot_reset_n_d,
  w_bus_write,
  w_write_4,
  n914_15,
  n3500_5,
  w_vdpcmd_tr_clr_ack,
  n756_11,
  w_vram_write_ack,
  w_vdpcmd_reg_write_ack,
  w_bus_wdata,
  w_bus_address,
  w_dot_state,
  w_bus_vdp_rdata_en,
  reg_r1_disp_on_Z,
  w_palette_we,
  w_vram_write_req,
  reg_r1_sp_size_Z,
  reg_r1_sp_zoom_Z,
  reg_r1_bl_clks_Z,
  reg_r8_sp_off_Z,
  reg_r8_col0_on_Z,
  reg_r9_pal_mode_Z,
  reg_r9_interlace_mode_Z,
  reg_r9_y_dots_Z,
  reg_r25_cmd_Z,
  reg_r25_yae_Z,
  reg_r25_yjk_Z,
  reg_r25_msk_Z,
  w_vdpcmd_reg_write_req,
  w_vdpcmd_tr_clr_req,
  w_vram_rd_req,
  w_vdp_mode_is_highres,
  n1208_4,
  n1211_4,
  w_vram_addr_set_req,
  n1167_7,
  n1234_12,
  n1371_11,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  reg_r26_h_scroll_Z,
  reg_r2_pattern_name_Z_0,
  reg_r2_pattern_name_Z_1,
  reg_r2_pattern_name_Z_2,
  reg_r2_pattern_name_Z_3,
  reg_r2_pattern_name_Z_6,
  w_vram_address_cpu,
  w_vram_wdata_cpu,
  reg_r4_pattern_generator_Z_0,
  reg_r4_pattern_generator_Z_1,
  reg_r4_pattern_generator_Z_2,
  reg_r4_pattern_generator_Z_5,
  reg_r12_blink_mode_Z,
  reg_r13_blink_period_Z,
  reg_r6_sp_gen_addr_Z_0,
  reg_r6_sp_gen_addr_Z_1,
  reg_r6_sp_gen_addr_Z_2,
  reg_r6_sp_gen_addr_Z_3,
  reg_r6_sp_gen_addr_Z_5,
  reg_r7_frame_col_Z,
  reg_r10r3_color_Z_0,
  reg_r10r3_color_Z_1,
  reg_r10r3_color_Z_2,
  reg_r10r3_color_Z_3,
  reg_r10r3_color_Z_4,
  reg_r10r3_color_Z_5,
  reg_r10r3_color_Z_6,
  reg_r10r3_color_Z_7,
  reg_r10r3_color_Z_10,
  reg_r11r5_sp_atr_addr_Z_0,
  reg_r11r5_sp_atr_addr_Z_1,
  reg_r11r5_sp_atr_addr_Z_2,
  reg_r11r5_sp_atr_addr_Z_3,
  reg_r11r5_sp_atr_addr_Z_4,
  reg_r11r5_sp_atr_addr_Z_5,
  reg_r11r5_sp_atr_addr_Z_6,
  reg_r11r5_sp_atr_addr_Z_7,
  reg_r11r5_sp_atr_addr_Z_9,
  reg_r18_adj,
  reg_r23_vstart_line_Z,
  reg_r27_h_scroll_Z,
  w_vdpcmd_reg_num,
  w_vdpcmd_reg_data,
  w_palette_wdata_r,
  w_palette_wdata_b,
  w_palette_wdata_g,
  w_palette_wr_address
)
;
input w_video_clk;
input n1607_8;
input n36_6;
input w_vdp_enable;
input w_write;
input w_read;
input n915_10;
input slot_reset_n_d;
input w_bus_write;
input w_write_4;
input n914_15;
input n3500_5;
input w_vdpcmd_tr_clr_ack;
input n756_11;
input w_vram_write_ack;
input w_vdpcmd_reg_write_ack;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [1:0] w_dot_state;
output w_bus_vdp_rdata_en;
output reg_r1_disp_on_Z;
output w_palette_we;
output w_vram_write_req;
output reg_r1_sp_size_Z;
output reg_r1_sp_zoom_Z;
output reg_r1_bl_clks_Z;
output reg_r8_sp_off_Z;
output reg_r8_col0_on_Z;
output reg_r9_pal_mode_Z;
output reg_r9_interlace_mode_Z;
output reg_r9_y_dots_Z;
output reg_r25_cmd_Z;
output reg_r25_yae_Z;
output reg_r25_yjk_Z;
output reg_r25_msk_Z;
output w_vdpcmd_reg_write_req;
output w_vdpcmd_tr_clr_req;
output w_vram_rd_req;
output w_vdp_mode_is_highres;
output n1208_4;
output n1211_4;
output w_vram_addr_set_req;
output n1167_7;
output n1234_12;
output n1371_11;
output [3:1] reg_r0_disp_mode;
output [1:0] reg_r1_disp_mode;
output [7:3] reg_r26_h_scroll_Z;
output reg_r2_pattern_name_Z_0;
output reg_r2_pattern_name_Z_1;
output reg_r2_pattern_name_Z_2;
output reg_r2_pattern_name_Z_3;
output reg_r2_pattern_name_Z_6;
output [16:0] w_vram_address_cpu;
output [7:0] w_vram_wdata_cpu;
output reg_r4_pattern_generator_Z_0;
output reg_r4_pattern_generator_Z_1;
output reg_r4_pattern_generator_Z_2;
output reg_r4_pattern_generator_Z_5;
output [7:0] reg_r12_blink_mode_Z;
output [7:0] reg_r13_blink_period_Z;
output reg_r6_sp_gen_addr_Z_0;
output reg_r6_sp_gen_addr_Z_1;
output reg_r6_sp_gen_addr_Z_2;
output reg_r6_sp_gen_addr_Z_3;
output reg_r6_sp_gen_addr_Z_5;
output [7:0] reg_r7_frame_col_Z;
output reg_r10r3_color_Z_0;
output reg_r10r3_color_Z_1;
output reg_r10r3_color_Z_2;
output reg_r10r3_color_Z_3;
output reg_r10r3_color_Z_4;
output reg_r10r3_color_Z_5;
output reg_r10r3_color_Z_6;
output reg_r10r3_color_Z_7;
output reg_r10r3_color_Z_10;
output reg_r11r5_sp_atr_addr_Z_0;
output reg_r11r5_sp_atr_addr_Z_1;
output reg_r11r5_sp_atr_addr_Z_2;
output reg_r11r5_sp_atr_addr_Z_3;
output reg_r11r5_sp_atr_addr_Z_4;
output reg_r11r5_sp_atr_addr_Z_5;
output reg_r11r5_sp_atr_addr_Z_6;
output reg_r11r5_sp_atr_addr_Z_7;
output reg_r11r5_sp_atr_addr_Z_9;
output [7:0] reg_r18_adj;
output [7:0] reg_r23_vstart_line_Z;
output [2:0] reg_r27_h_scroll_Z;
output [3:0] w_vdpcmd_reg_num;
output [7:0] w_vdpcmd_reg_data;
output [4:2] w_palette_wdata_r;
output [4:2] w_palette_wdata_b;
output [4:2] w_palette_wdata_g;
output [3:0] w_palette_wr_address;
wire n2034_4;
wire n972_3;
wire n973_3;
wire n974_3;
wire n975_3;
wire n976_3;
wire n993_3;
wire n994_3;
wire n995_3;
wire n2563_3;
wire n2921_4;
wire n438_8;
wire n439_8;
wire n440_8;
wire n441_8;
wire n442_8;
wire n443_8;
wire n1235_4;
wire n1238_4;
wire n1244_4;
wire n1249_4;
wire n1265_4;
wire n1273_5;
wire n1274_4;
wire n1278_4;
wire n1286_4;
wire n1294_4;
wire n1296_4;
wire n1304_4;
wire n1307_4;
wire n1315_4;
wire n1319_4;
wire n1321_4;
wire n1329_4;
wire n1335_4;
wire n1341_4;
wire n1348_4;
wire n1355_4;
wire n1189_4;
wire n1196_4;
wire ff_rdata_en1_8;
wire ff_palette_we_5;
wire vdp_p1_data_7_6;
wire vdpregwrpulse_8;
wire vdp_vram_rd_req_5;
wire vdp_r16_pal_num_3_8;
wire vdp_r17_reg_num_5_8;
wire vdp_p2_is_1st_byte_10;
wire n174_7;
wire n972_4;
wire n975_4;
wire n993_4;
wire n994_4;
wire n2563_4;
wire n1235_5;
wire n1249_5;
wire n1274_5;
wire n1296_5;
wire n1211_5;
wire vdpregwrpulse_9;
wire vdpregwrpulse_10;
wire vdp_r16_pal_num_3_9;
wire vdp_r17_reg_num_5_9;
wire n1235_6;
wire n1274_6;
wire vdpregwrpulse_11;
wire vdp_p1_is_1st_byte_10;
wire vdp_vram_rd_req_8;
wire n1164_10;
wire n974_6;
wire n973_6;
wire n70_6;
wire n984_13;
wire vdp_reg_ptr_5_8;
wire n1226_6;
wire n996_5;
wire n977_6;
wire n1203_8;
wire n2949_5;
wire vdp_p2_is_1st_byte;
wire vdpregwrpulse;
wire ff_r1_disp_on;
wire vdp_r17_inc_reg_num;
wire ff_palette_wr_req;
wire ff_rdata_en;
wire ff_rdata_en1;
wire vdp_p1_is_1st_byte;
wire ff_palette_wr_ack;
wire n1273_8;
wire n1234_13;
wire n1203_11;
wire n1371_12;
wire n1167_10;
wire [7:0] vdp_p1_data;
wire [5:0] vdp_reg_ptr;
wire [3:1] ff_r0_disp_mode;
wire [1:0] ff_r1_disp_mode;
wire [6:0] ff_r2_pt_nam_addr;
wire [3:0] vdp_r15_status_reg_num;
wire [3:0] vdp_r16_pal_num;
wire [5:0] vdp_r17_reg_num;
wire [7:3] ff_r26_h_scroll;
wire VCC;
wire GND;
  LUT4 w_vdp_mode_is_highres_s (
    .F(w_vdp_mode_is_highres),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam w_vdp_mode_is_highres_s.INIT=16'h0100;
  LUT2 n2034_s1 (
    .F(n2034_4),
    .I0(ff_rdata_en),
    .I1(slot_reset_n_d) 
);
defparam n2034_s1.INIT=4'hB;
  LUT4 n972_s0 (
    .F(n972_3),
    .I0(vdp_p1_data[5]),
    .I1(n972_4),
    .I2(vdp_r17_reg_num[5]),
    .I3(w_write) 
);
defparam n972_s0.INIT=16'h3CAA;
  LUT4 n973_s0 (
    .F(n973_3),
    .I0(vdp_p1_data[4]),
    .I1(n973_6),
    .I2(vdp_r17_reg_num[4]),
    .I3(w_write) 
);
defparam n973_s0.INIT=16'h3CAA;
  LUT4 n974_s0 (
    .F(n974_3),
    .I0(vdp_p1_data[3]),
    .I1(n974_6),
    .I2(vdp_r17_reg_num[3]),
    .I3(w_write) 
);
defparam n974_s0.INIT=16'h3CAA;
  LUT4 n975_s0 (
    .F(n975_3),
    .I0(vdp_p1_data[2]),
    .I1(vdp_r17_reg_num[2]),
    .I2(n975_4),
    .I3(w_write) 
);
defparam n975_s0.INIT=16'h3CAA;
  LUT4 n976_s0 (
    .F(n976_3),
    .I0(vdp_p1_data[1]),
    .I1(vdp_r17_reg_num[0]),
    .I2(vdp_r17_reg_num[1]),
    .I3(w_write) 
);
defparam n976_s0.INIT=16'h3CAA;
  LUT4 n993_s0 (
    .F(n993_3),
    .I0(vdp_p1_data[3]),
    .I1(n993_4),
    .I2(vdp_r16_pal_num[3]),
    .I3(w_write) 
);
defparam n993_s0.INIT=16'h3CAA;
  LUT4 n994_s0 (
    .F(n994_3),
    .I0(vdp_p1_data[2]),
    .I1(n994_4),
    .I2(vdp_r16_pal_num[2]),
    .I3(w_write) 
);
defparam n994_s0.INIT=16'h3CAA;
  LUT4 n995_s0 (
    .F(n995_3),
    .I0(vdp_p1_data[1]),
    .I1(vdp_r16_pal_num[0]),
    .I2(vdp_r16_pal_num[1]),
    .I3(w_write) 
);
defparam n995_s0.INIT=16'h3CAA;
  LUT4 n2563_s0 (
    .F(n2563_3),
    .I0(w_bus_write),
    .I1(n2563_4),
    .I2(vdp_r15_status_reg_num[0]),
    .I3(vdp_p1_is_1st_byte_10) 
);
defparam n2563_s0.INIT=16'h4000;
  LUT4 n2921_s1 (
    .F(n2921_4),
    .I0(vdp_reg_ptr[4]),
    .I1(w_write_4),
    .I2(vdpregwrpulse),
    .I3(vdp_reg_ptr[5]) 
);
defparam n2921_s1.INIT=16'h1000;
  LUT3 n438_s4 (
    .F(n438_8),
    .I0(w_bus_wdata[5]),
    .I1(vdp_r17_reg_num[5]),
    .I2(w_bus_address[1]) 
);
defparam n438_s4.INIT=8'hCA;
  LUT3 n439_s4 (
    .F(n439_8),
    .I0(w_bus_wdata[4]),
    .I1(vdp_r17_reg_num[4]),
    .I2(w_bus_address[1]) 
);
defparam n439_s4.INIT=8'hCA;
  LUT3 n440_s4 (
    .F(n440_8),
    .I0(w_bus_wdata[3]),
    .I1(vdp_r17_reg_num[3]),
    .I2(w_bus_address[1]) 
);
defparam n440_s4.INIT=8'hCA;
  LUT3 n441_s4 (
    .F(n441_8),
    .I0(w_bus_wdata[2]),
    .I1(vdp_r17_reg_num[2]),
    .I2(w_bus_address[1]) 
);
defparam n441_s4.INIT=8'hCA;
  LUT3 n442_s4 (
    .F(n442_8),
    .I0(w_bus_wdata[1]),
    .I1(vdp_r17_reg_num[1]),
    .I2(w_bus_address[1]) 
);
defparam n442_s4.INIT=8'hCA;
  LUT3 n443_s4 (
    .F(n443_8),
    .I0(w_bus_wdata[0]),
    .I1(vdp_r17_reg_num[0]),
    .I2(w_bus_address[1]) 
);
defparam n443_s4.INIT=8'hCA;
  LUT4 n1235_s1 (
    .F(n1235_4),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1235_5) 
);
defparam n1235_s1.INIT=16'h4000;
  LUT4 n1238_s1 (
    .F(n1238_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1235_5) 
);
defparam n1238_s1.INIT=16'h1000;
  LUT4 n1244_s1 (
    .F(n1244_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1235_5) 
);
defparam n1244_s1.INIT=16'h1000;
  LUT4 n1249_s1 (
    .F(n1249_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1249_5) 
);
defparam n1249_s1.INIT=16'h8000;
  LUT4 n1265_s1 (
    .F(n1265_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1249_5) 
);
defparam n1265_s1.INIT=16'h1000;
  LUT4 n1273_s2 (
    .F(n1273_5),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1249_5) 
);
defparam n1273_s2.INIT=16'h1000;
  LUT4 n1274_s1 (
    .F(n1274_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1274_5) 
);
defparam n1274_s1.INIT=16'h8000;
  LUT4 n1208_s1 (
    .F(n1208_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1274_5) 
);
defparam n1208_s1.INIT=16'h4000;
  LUT4 n1278_s1 (
    .F(n1278_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[0]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1274_5) 
);
defparam n1278_s1.INIT=16'h4000;
  LUT4 n1286_s1 (
    .F(n1286_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1274_5) 
);
defparam n1286_s1.INIT=16'h1000;
  LUT4 n1294_s1 (
    .F(n1294_4),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1274_5) 
);
defparam n1294_s1.INIT=16'h4000;
  LUT4 n1296_s1 (
    .F(n1296_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[0]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1296_s1.INIT=16'h4000;
  LUT4 n1304_s1 (
    .F(n1304_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1274_5) 
);
defparam n1304_s1.INIT=16'h1000;
  LUT4 n1307_s1 (
    .F(n1307_4),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1296_5) 
);
defparam n1307_s1.INIT=16'h4000;
  LUT4 n1315_s1 (
    .F(n1315_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1274_5) 
);
defparam n1315_s1.INIT=16'h1000;
  LUT4 n1319_s1 (
    .F(n1319_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1274_5) 
);
defparam n1319_s1.INIT=16'h0100;
  LUT4 n1321_s1 (
    .F(n1321_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1321_s1.INIT=16'h8000;
  LUT4 n1329_s1 (
    .F(n1329_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1329_s1.INIT=16'h4000;
  LUT4 n1335_s1 (
    .F(n1335_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1335_s1.INIT=16'h1000;
  LUT4 n1341_s1 (
    .F(n1341_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1296_5) 
);
defparam n1341_s1.INIT=16'h1000;
  LUT4 n1348_s1 (
    .F(n1348_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1296_5) 
);
defparam n1348_s1.INIT=16'h1000;
  LUT4 n1355_s1 (
    .F(n1355_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1355_s1.INIT=16'h0100;
  LUT4 n1189_s1 (
    .F(n1189_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(vdp_p2_is_1st_byte),
    .I3(w_write) 
);
defparam n1189_s1.INIT=16'h4000;
  LUT4 n1196_s1 (
    .F(n1196_4),
    .I0(w_bus_address[0]),
    .I1(vdp_p2_is_1st_byte),
    .I2(w_bus_address[1]),
    .I3(w_write) 
);
defparam n1196_s1.INIT=16'h1000;
  LUT4 n1211_s1 (
    .F(n1211_4),
    .I0(vdp_p1_is_1st_byte),
    .I1(w_bus_wdata[7]),
    .I2(n1211_5),
    .I3(w_write) 
);
defparam n1211_s1.INIT=16'h1000;
  LUT2 ff_rdata_en1_s3 (
    .F(ff_rdata_en1_8),
    .I0(w_vdp_enable),
    .I1(ff_rdata_en) 
);
defparam ff_rdata_en1_s3.INIT=4'hE;
  LUT4 ff_palette_we_s2 (
    .F(ff_palette_we_5),
    .I0(n174_7),
    .I1(ff_palette_wr_req),
    .I2(ff_palette_wr_ack),
    .I3(w_vdp_enable) 
);
defparam ff_palette_we_s2.INIT=16'h7D00;
  LUT4 vdp_p1_data_7_s2 (
    .F(vdp_p1_data_7_6),
    .I0(vdp_p1_is_1st_byte),
    .I1(w_bus_address[1]),
    .I2(w_bus_address[0]),
    .I3(w_write) 
);
defparam vdp_p1_data_7_s2.INIT=16'hE000;
  LUT4 vdpregwrpulse_s4 (
    .F(vdpregwrpulse_8),
    .I0(vdpregwrpulse_9),
    .I1(vdpregwrpulse_10),
    .I2(w_bus_write),
    .I3(w_write_4) 
);
defparam vdpregwrpulse_s4.INIT=16'h40FF;
  LUT3 vdp_vram_rd_req_s3 (
    .F(vdp_vram_rd_req_5),
    .I0(w_bus_wdata[6]),
    .I1(n1211_4),
    .I2(vdp_vram_rd_req_8) 
);
defparam vdp_vram_rd_req_s3.INIT=8'hF4;
  LUT2 vdp_r16_pal_num_3_s4 (
    .F(vdp_r16_pal_num_3_8),
    .I0(n1196_4),
    .I1(vdp_r16_pal_num_3_9) 
);
defparam vdp_r16_pal_num_3_s4.INIT=4'hE;
  LUT2 vdp_r17_reg_num_5_s4 (
    .F(vdp_r17_reg_num_5_8),
    .I0(vdp_r17_reg_num_5_9),
    .I1(n1273_5) 
);
defparam vdp_r17_reg_num_5_s4.INIT=4'hE;
  LUT4 vdp_p2_is_1st_byte_s5 (
    .F(vdp_p2_is_1st_byte_10),
    .I0(w_bus_address[0]),
    .I1(w_write),
    .I2(w_bus_address[1]),
    .I3(vdp_r16_pal_num_3_9) 
);
defparam vdp_p2_is_1st_byte_s5.INIT=16'hFF40;
  LUT2 n174_s2 (
    .F(n174_7),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]) 
);
defparam n174_s2.INIT=4'h6;
  LUT4 n972_s1 (
    .F(n972_4),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[3]),
    .I2(vdp_r17_reg_num[4]),
    .I3(n975_4) 
);
defparam n972_s1.INIT=16'h8000;
  LUT2 n975_s1 (
    .F(n975_4),
    .I0(vdp_r17_reg_num[0]),
    .I1(vdp_r17_reg_num[1]) 
);
defparam n975_s1.INIT=4'h8;
  LUT3 n993_s1 (
    .F(n993_4),
    .I0(vdp_r16_pal_num[0]),
    .I1(vdp_r16_pal_num[1]),
    .I2(vdp_r16_pal_num[2]) 
);
defparam n993_s1.INIT=8'h80;
  LUT2 n994_s1 (
    .F(n994_4),
    .I0(vdp_r16_pal_num[0]),
    .I1(vdp_r16_pal_num[1]) 
);
defparam n994_s1.INIT=4'h8;
  LUT3 n2563_s1 (
    .F(n2563_4),
    .I0(vdp_r15_status_reg_num[3]),
    .I1(vdp_r15_status_reg_num[2]),
    .I2(vdp_r15_status_reg_num[1]) 
);
defparam n2563_s1.INIT=8'h40;
  LUT3 n1235_s2 (
    .F(n1235_5),
    .I0(w_write_4),
    .I1(vdp_reg_ptr[3]),
    .I2(n1235_6) 
);
defparam n1235_s2.INIT=8'h40;
  LUT3 n1249_s2 (
    .F(n1249_5),
    .I0(vdp_reg_ptr[3]),
    .I1(w_write_4),
    .I2(n1235_6) 
);
defparam n1249_s2.INIT=8'h10;
  LUT3 n1274_s2 (
    .F(n1274_5),
    .I0(w_write_4),
    .I1(vdp_reg_ptr[3]),
    .I2(n1274_6) 
);
defparam n1274_s2.INIT=8'h40;
  LUT3 n1296_s2 (
    .F(n1296_5),
    .I0(vdp_reg_ptr[3]),
    .I1(w_write_4),
    .I2(n1274_6) 
);
defparam n1296_s2.INIT=8'h10;
  LUT2 n1211_s2 (
    .F(n1211_5),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n1211_s2.INIT=4'h4;
  LUT4 vdpregwrpulse_s5 (
    .F(vdpregwrpulse_9),
    .I0(vdp_r17_reg_num[1]),
    .I1(w_bus_address[1]),
    .I2(vdp_r17_reg_num[0]),
    .I3(vdpregwrpulse_11) 
);
defparam vdpregwrpulse_s5.INIT=16'h4000;
  LUT4 vdpregwrpulse_s6 (
    .F(vdpregwrpulse_10),
    .I0(vdp_p1_is_1st_byte),
    .I1(w_bus_wdata[7]),
    .I2(w_bus_address[1]),
    .I3(w_bus_address[0]) 
);
defparam vdpregwrpulse_s6.INIT=16'hF400;
  LUT4 vdp_r16_pal_num_3_s5 (
    .F(vdp_r16_pal_num_3_9),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1249_5) 
);
defparam vdp_r16_pal_num_3_s5.INIT=16'h0100;
  LUT4 vdp_r17_reg_num_5_s5 (
    .F(vdp_r17_reg_num_5_9),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(vdp_r17_inc_reg_num),
    .I3(w_write) 
);
defparam vdp_r17_reg_num_5_s5.INIT=16'h8000;
  LUT3 n1235_s3 (
    .F(n1235_6),
    .I0(vdp_reg_ptr[5]),
    .I1(vdp_reg_ptr[4]),
    .I2(vdpregwrpulse) 
);
defparam n1235_s3.INIT=8'h40;
  LUT3 n1274_s3 (
    .F(n1274_6),
    .I0(vdp_reg_ptr[5]),
    .I1(vdp_reg_ptr[4]),
    .I2(vdpregwrpulse) 
);
defparam n1274_s3.INIT=8'h10;
  LUT4 vdpregwrpulse_s7 (
    .F(vdpregwrpulse_11),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[3]),
    .I2(vdp_r17_reg_num[5]),
    .I3(vdp_r17_reg_num[4]) 
);
defparam vdpregwrpulse_s7.INIT=16'h0100;
  LUT3 vdp_p1_is_1st_byte_s4 (
    .F(vdp_p1_is_1st_byte_10),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(w_write_4) 
);
defparam vdp_p1_is_1st_byte_s4.INIT=8'h40;
  LUT4 vdp_vram_rd_req_s5 (
    .F(vdp_vram_rd_req_8),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(w_bus_write),
    .I3(w_write_4) 
);
defparam vdp_vram_rd_req_s5.INIT=16'h0100;
  LUT3 n1164_s4 (
    .F(n1164_10),
    .I0(w_bus_write),
    .I1(w_write_4),
    .I2(vdp_p1_is_1st_byte) 
);
defparam n1164_s4.INIT=8'h4F;
  LUT3 n974_s2 (
    .F(n974_6),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[0]),
    .I2(vdp_r17_reg_num[1]) 
);
defparam n974_s2.INIT=8'h80;
  LUT4 n973_s2 (
    .F(n973_6),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[3]),
    .I2(vdp_r17_reg_num[0]),
    .I3(vdp_r17_reg_num[1]) 
);
defparam n973_s2.INIT=16'h8000;
  LUT2 n70_s2 (
    .F(n70_6),
    .I0(slot_reset_n_d),
    .I1(w_vdp_enable) 
);
defparam n70_s2.INIT=4'h7;
  LUT3 n984_s7 (
    .F(n984_13),
    .I0(vdp_p2_is_1st_byte),
    .I1(w_bus_write),
    .I2(w_write_4) 
);
defparam n984_s7.INIT=8'h7F;
  LUT3 vdp_reg_ptr_5_s3 (
    .F(vdp_reg_ptr_5_8),
    .I0(w_bus_write),
    .I1(w_write_4),
    .I2(vdpregwrpulse_10) 
);
defparam vdp_reg_ptr_5_s3.INIT=8'h80;
  LUT4 n1226_s2 (
    .F(n1226_6),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(w_bus_write),
    .I3(w_write_4) 
);
defparam n1226_s2.INIT=16'h1000;
  LUT4 n996_s1 (
    .F(n996_5),
    .I0(vdp_r16_pal_num[0]),
    .I1(vdp_p1_data[0]),
    .I2(w_bus_write),
    .I3(w_write_4) 
);
defparam n996_s1.INIT=16'h5CCC;
  LUT4 n977_s2 (
    .F(n977_6),
    .I0(vdp_p1_data[0]),
    .I1(vdp_r17_reg_num[0]),
    .I2(w_bus_write),
    .I3(w_write_4) 
);
defparam n977_s2.INIT=16'h3AAA;
  LUT2 n1203_s4 (
    .F(n1203_8),
    .I0(n2949_5),
    .I1(ff_palette_wr_ack) 
);
defparam n1203_s4.INIT=4'h6;
  LUT4 n2949_s1 (
    .F(n2949_5),
    .I0(ff_palette_wr_ack),
    .I1(ff_palette_wr_req),
    .I2(w_vdp_enable),
    .I3(n174_7) 
);
defparam n2949_s1.INIT=16'h6000;
  LUT2 n1167_s3 (
    .F(n1167_7),
    .I0(n3500_5),
    .I1(w_vdpcmd_tr_clr_ack) 
);
defparam n1167_s3.INIT=4'h6;
  LUT3 n1234_s6 (
    .F(n1234_12),
    .I0(w_vdp_enable),
    .I1(n756_11),
    .I2(w_vram_write_ack) 
);
defparam n1234_s6.INIT=8'h78;
  LUT4 n1371_s5 (
    .F(n1371_11),
    .I0(w_vdpcmd_reg_write_ack),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdp_enable),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1371_s5.INIT=16'h9F60;
  DFFR ff_rdata_en2_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(ff_rdata_en1),
    .CLK(w_video_clk),
    .RESET(n70_6) 
);
  DFFRE reg_r1_disp_on_s0 (
    .Q(reg_r1_disp_on_Z),
    .D(ff_r1_disp_on),
    .CLK(w_video_clk),
    .CE(n1607_8),
    .RESET(n36_6) 
);
  DFFRE reg_r0_disp_mode_3_s0 (
    .Q(reg_r0_disp_mode[3]),
    .D(ff_r0_disp_mode[3]),
    .CLK(w_video_clk),
    .CE(n1607_8),
    .RESET(n36_6) 
);
  DFFRE reg_r0_disp_mode_2_s0 (
    .Q(reg_r0_disp_mode[2]),
    .D(ff_r0_disp_mode[2]),
    .CLK(w_video_clk),
    .CE(n1607_8),
    .RESET(n36_6) 
);
  DFFRE reg_r0_disp_mode_1_s0 (
    .Q(reg_r0_disp_mode[1]),
    .D(ff_r0_disp_mode[1]),
    .CLK(w_video_clk),
    .CE(n1607_8),
    .RESET(n36_6) 
);
  DFFRE reg_r1_disp_mode_1_s0 (
    .Q(reg_r1_disp_mode[1]),
    .D(ff_r1_disp_mode[1]),
    .CLK(w_video_clk),
    .CE(n1607_8),
    .RESET(n36_6) 
);
  DFFRE reg_r1_disp_mode_0_s0 (
    .Q(reg_r1_disp_mode[0]),
    .D(ff_r1_disp_mode[0]),
    .CLK(w_video_clk),
    .CE(n1607_8),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_7_s0 (
    .Q(reg_r26_h_scroll_Z[7]),
    .D(ff_r26_h_scroll[7]),
    .CLK(w_video_clk),
    .CE(n1607_8),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_6_s0 (
    .Q(reg_r26_h_scroll_Z[6]),
    .D(ff_r26_h_scroll[6]),
    .CLK(w_video_clk),
    .CE(n1607_8),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_5_s0 (
    .Q(reg_r26_h_scroll_Z[5]),
    .D(ff_r26_h_scroll[5]),
    .CLK(w_video_clk),
    .CE(n1607_8),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_4_s0 (
    .Q(reg_r26_h_scroll_Z[4]),
    .D(ff_r26_h_scroll[4]),
    .CLK(w_video_clk),
    .CE(n1607_8),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_3_s0 (
    .Q(reg_r26_h_scroll_Z[3]),
    .D(ff_r26_h_scroll[3]),
    .CLK(w_video_clk),
    .CE(n1607_8),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_6_s0 (
    .Q(reg_r2_pattern_name_Z_6),
    .D(ff_r2_pt_nam_addr[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_3_s0 (
    .Q(reg_r2_pattern_name_Z_3),
    .D(ff_r2_pt_nam_addr[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_2_s0 (
    .Q(reg_r2_pattern_name_Z_2),
    .D(ff_r2_pt_nam_addr[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_1_s0 (
    .Q(reg_r2_pattern_name_Z_1),
    .D(ff_r2_pt_nam_addr[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_0_s0 (
    .Q(reg_r2_pattern_name_Z_0),
    .D(ff_r2_pt_nam_addr[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_palette_we_s0 (
    .Q(w_palette_we),
    .D(n174_7),
    .CLK(w_video_clk),
    .CE(ff_palette_we_5),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_7_s0 (
    .Q(vdp_p1_data[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_6_s0 (
    .Q(vdp_p1_data[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_5_s0 (
    .Q(vdp_p1_data[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_4_s0 (
    .Q(vdp_p1_data[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_3_s0 (
    .Q(vdp_p1_data[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_2_s0 (
    .Q(vdp_p1_data[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_1_s0 (
    .Q(vdp_p1_data[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_0_s0 (
    .Q(vdp_p1_data[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFSE vdp_p2_is_1st_byte_s0 (
    .Q(vdp_p2_is_1st_byte),
    .D(n984_13),
    .CLK(w_video_clk),
    .CE(vdp_p2_is_1st_byte_10),
    .SET(n36_6) 
);
  DFFRE vdpregwrpulse_s0 (
    .Q(vdpregwrpulse),
    .D(w_write),
    .CLK(w_video_clk),
    .CE(vdpregwrpulse_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_5_s0 (
    .Q(vdp_reg_ptr[5]),
    .D(n438_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_4_s0 (
    .Q(vdp_reg_ptr[4]),
    .D(n439_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_3_s0 (
    .Q(vdp_reg_ptr[3]),
    .D(n440_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_2_s0 (
    .Q(vdp_reg_ptr[2]),
    .D(n441_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_1_s0 (
    .Q(vdp_reg_ptr[1]),
    .D(n442_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_0_s0 (
    .Q(vdp_reg_ptr[0]),
    .D(n443_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wr_req_s0 (
    .Q(w_vram_write_req),
    .D(n1234_13),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_16_s0 (
    .Q(w_vram_address_cpu[16]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1208_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_15_s0 (
    .Q(w_vram_address_cpu[15]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1208_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_14_s0 (
    .Q(w_vram_address_cpu[14]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1208_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_13_s0 (
    .Q(w_vram_address_cpu[13]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_12_s0 (
    .Q(w_vram_address_cpu[12]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_11_s0 (
    .Q(w_vram_address_cpu[11]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_10_s0 (
    .Q(w_vram_address_cpu[10]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_9_s0 (
    .Q(w_vram_address_cpu[9]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_8_s0 (
    .Q(w_vram_address_cpu[8]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_7_s0 (
    .Q(w_vram_address_cpu[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_6_s0 (
    .Q(w_vram_address_cpu[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_5_s0 (
    .Q(w_vram_address_cpu[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_4_s0 (
    .Q(w_vram_address_cpu[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_3_s0 (
    .Q(w_vram_address_cpu[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_2_s0 (
    .Q(w_vram_address_cpu[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_1_s0 (
    .Q(w_vram_address_cpu[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_0_s0 (
    .Q(w_vram_address_cpu[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_7_s0 (
    .Q(w_vram_wdata_cpu[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_6_s0 (
    .Q(w_vram_wdata_cpu[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_5_s0 (
    .Q(w_vram_wdata_cpu[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_4_s0 (
    .Q(w_vram_wdata_cpu[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_3_s0 (
    .Q(w_vram_wdata_cpu[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_2_s0 (
    .Q(w_vram_wdata_cpu[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_1_s0 (
    .Q(w_vram_wdata_cpu[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_0_s0 (
    .Q(w_vram_wdata_cpu[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE ff_r0_disp_mode_3_s0 (
    .Q(ff_r0_disp_mode[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1355_4),
    .RESET(n36_6) 
);
  DFFRE ff_r0_disp_mode_2_s0 (
    .Q(ff_r0_disp_mode[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1355_4),
    .RESET(n36_6) 
);
  DFFRE ff_r0_disp_mode_1_s0 (
    .Q(ff_r0_disp_mode[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1355_4),
    .RESET(n36_6) 
);
  DFFRE ff_r1_disp_mode_1_s0 (
    .Q(ff_r1_disp_mode[1]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1348_4),
    .RESET(n36_6) 
);
  DFFRE ff_r1_disp_mode_0_s0 (
    .Q(ff_r1_disp_mode[0]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1348_4),
    .RESET(n36_6) 
);
  DFFRE reg_r1_sp_size_s0 (
    .Q(reg_r1_sp_size_Z),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1348_4),
    .RESET(n36_6) 
);
  DFFRE reg_r1_sp_zoom_s0 (
    .Q(reg_r1_sp_zoom_Z),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1348_4),
    .RESET(n36_6) 
);
  DFFRE reg_r1_bl_clks_s0 (
    .Q(reg_r1_bl_clks_Z),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1348_4),
    .RESET(n36_6) 
);
  DFFRE ff_r1_disp_on_s0 (
    .Q(ff_r1_disp_on),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1348_4),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_6_s0 (
    .Q(ff_r2_pt_nam_addr[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1341_4),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_3_s0 (
    .Q(ff_r2_pt_nam_addr[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1341_4),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_2_s0 (
    .Q(ff_r2_pt_nam_addr[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1341_4),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_1_s0 (
    .Q(ff_r2_pt_nam_addr[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1341_4),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_0_s0 (
    .Q(ff_r2_pt_nam_addr[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1341_4),
    .RESET(n36_6) 
);
  DFFRE reg_r4_pattern_generator_5_s0 (
    .Q(reg_r4_pattern_generator_Z_5),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1335_4),
    .RESET(n36_6) 
);
  DFFRE reg_r4_pattern_generator_2_s0 (
    .Q(reg_r4_pattern_generator_Z_2),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1335_4),
    .RESET(n36_6) 
);
  DFFRE reg_r4_pattern_generator_1_s0 (
    .Q(reg_r4_pattern_generator_Z_1),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1335_4),
    .RESET(n36_6) 
);
  DFFRE reg_r4_pattern_generator_0_s0 (
    .Q(reg_r4_pattern_generator_Z_0),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1335_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_7_s0 (
    .Q(reg_r12_blink_mode_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_6_s0 (
    .Q(reg_r12_blink_mode_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_5_s0 (
    .Q(reg_r12_blink_mode_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_4_s0 (
    .Q(reg_r12_blink_mode_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_3_s0 (
    .Q(reg_r12_blink_mode_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_2_s0 (
    .Q(reg_r12_blink_mode_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_1_s0 (
    .Q(reg_r12_blink_mode_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_0_s0 (
    .Q(reg_r12_blink_mode_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_7_s0 (
    .Q(reg_r13_blink_period_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_6_s0 (
    .Q(reg_r13_blink_period_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_5_s0 (
    .Q(reg_r13_blink_period_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_4_s0 (
    .Q(reg_r13_blink_period_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_3_s0 (
    .Q(reg_r13_blink_period_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_2_s0 (
    .Q(reg_r13_blink_period_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_1_s0 (
    .Q(reg_r13_blink_period_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_0_s0 (
    .Q(reg_r13_blink_period_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_5_s0 (
    .Q(reg_r6_sp_gen_addr_Z_5),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1329_4),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_3_s0 (
    .Q(reg_r6_sp_gen_addr_Z_3),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1329_4),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_2_s0 (
    .Q(reg_r6_sp_gen_addr_Z_2),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1329_4),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_1_s0 (
    .Q(reg_r6_sp_gen_addr_Z_1),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1329_4),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_0_s0 (
    .Q(reg_r6_sp_gen_addr_Z_0),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1329_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_7_s0 (
    .Q(reg_r7_frame_col_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_6_s0 (
    .Q(reg_r7_frame_col_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_5_s0 (
    .Q(reg_r7_frame_col_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_4_s0 (
    .Q(reg_r7_frame_col_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_3_s0 (
    .Q(reg_r7_frame_col_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_2_s0 (
    .Q(reg_r7_frame_col_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_1_s0 (
    .Q(reg_r7_frame_col_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_0_s0 (
    .Q(reg_r7_frame_col_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r8_sp_off_s0 (
    .Q(reg_r8_sp_off_Z),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1319_4),
    .RESET(n36_6) 
);
  DFFRE reg_r8_col0_on_s0 (
    .Q(reg_r8_col0_on_Z),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1319_4),
    .RESET(n36_6) 
);
  DFFRE reg_r9_pal_mode_s0 (
    .Q(reg_r9_pal_mode_Z),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1315_4),
    .RESET(n36_6) 
);
  DFFRE reg_r9_interlace_mode_s0 (
    .Q(reg_r9_interlace_mode_Z),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1315_4),
    .RESET(n36_6) 
);
  DFFRE reg_r9_y_dots_s0 (
    .Q(reg_r9_y_dots_Z),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1315_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_10_s0 (
    .Q(reg_r10r3_color_Z_10),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1304_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_7_s0 (
    .Q(reg_r10r3_color_Z_7),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_6_s0 (
    .Q(reg_r10r3_color_Z_6),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_5_s0 (
    .Q(reg_r10r3_color_Z_5),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_4_s0 (
    .Q(reg_r10r3_color_Z_4),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_3_s0 (
    .Q(reg_r10r3_color_Z_3),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_2_s0 (
    .Q(reg_r10r3_color_Z_2),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_1_s0 (
    .Q(reg_r10r3_color_Z_1),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_0_s0 (
    .Q(reg_r10r3_color_Z_0),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_9_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_9),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1294_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_7_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_7),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_6_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_6),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_5_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_5),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_4_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_4),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_3_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_3),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_2_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_2),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_1_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_1),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_0_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_0),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE vdp_r15_status_reg_num_3_s0 (
    .Q(vdp_r15_status_reg_num[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1274_4),
    .RESET(n36_6) 
);
  DFFRE vdp_r15_status_reg_num_2_s0 (
    .Q(vdp_r15_status_reg_num[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1274_4),
    .RESET(n36_6) 
);
  DFFRE vdp_r15_status_reg_num_1_s0 (
    .Q(vdp_r15_status_reg_num[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1274_4),
    .RESET(n36_6) 
);
  DFFRE vdp_r15_status_reg_num_0_s0 (
    .Q(vdp_r15_status_reg_num[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1274_4),
    .RESET(n36_6) 
);
  DFFRE vdp_r16_pal_num_3_s0 (
    .Q(vdp_r16_pal_num[3]),
    .D(n993_3),
    .CLK(w_video_clk),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r16_pal_num_2_s0 (
    .Q(vdp_r16_pal_num[2]),
    .D(n994_3),
    .CLK(w_video_clk),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r16_pal_num_1_s0 (
    .Q(vdp_r16_pal_num[1]),
    .D(n995_3),
    .CLK(w_video_clk),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r16_pal_num_0_s0 (
    .Q(vdp_r16_pal_num[0]),
    .D(n996_5),
    .CLK(w_video_clk),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_5_s0 (
    .Q(vdp_r17_reg_num[5]),
    .D(n972_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_4_s0 (
    .Q(vdp_r17_reg_num[4]),
    .D(n973_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_3_s0 (
    .Q(vdp_r17_reg_num[3]),
    .D(n974_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_2_s0 (
    .Q(vdp_r17_reg_num[2]),
    .D(n975_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_1_s0 (
    .Q(vdp_r17_reg_num[1]),
    .D(n976_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_0_s0 (
    .Q(vdp_r17_reg_num[0]),
    .D(n977_6),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_inc_reg_num_s0 (
    .Q(vdp_r17_inc_reg_num),
    .D(n1273_8),
    .CLK(w_video_clk),
    .CE(n1273_5),
    .RESET(n36_6) 
);
  DFFRE reg_r18_vert_3_s0 (
    .Q(reg_r18_adj[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_vert_2_s0 (
    .Q(reg_r18_adj[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_vert_1_s0 (
    .Q(reg_r18_adj[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_vert_0_s0 (
    .Q(reg_r18_adj[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_horz_3_s0 (
    .Q(reg_r18_adj[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_horz_2_s0 (
    .Q(reg_r18_adj[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_horz_1_s0 (
    .Q(reg_r18_adj[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_horz_0_s0 (
    .Q(reg_r18_adj[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_7_s0 (
    .Q(reg_r23_vstart_line_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_6_s0 (
    .Q(reg_r23_vstart_line_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_5_s0 (
    .Q(reg_r23_vstart_line_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_4_s0 (
    .Q(reg_r23_vstart_line_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_3_s0 (
    .Q(reg_r23_vstart_line_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_2_s0 (
    .Q(reg_r23_vstart_line_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_1_s0 (
    .Q(reg_r23_vstart_line_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_0_s0 (
    .Q(reg_r23_vstart_line_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r25_cmd_s0 (
    .Q(reg_r25_cmd_Z),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1244_4),
    .RESET(n36_6) 
);
  DFFRE reg_r25_yae_s0 (
    .Q(reg_r25_yae_Z),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1244_4),
    .RESET(n36_6) 
);
  DFFRE reg_r25_yjk_s0 (
    .Q(reg_r25_yjk_Z),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1244_4),
    .RESET(n36_6) 
);
  DFFRE reg_r25_msk_s0 (
    .Q(reg_r25_msk_Z),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1244_4),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_7_s0 (
    .Q(ff_r26_h_scroll[7]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1238_4),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_6_s0 (
    .Q(ff_r26_h_scroll[6]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1238_4),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_5_s0 (
    .Q(ff_r26_h_scroll[5]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1238_4),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_4_s0 (
    .Q(ff_r26_h_scroll[4]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1238_4),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_3_s0 (
    .Q(ff_r26_h_scroll[3]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1238_4),
    .RESET(n36_6) 
);
  DFFRE reg_r27_h_scroll_2_s0 (
    .Q(reg_r27_h_scroll_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1235_4),
    .RESET(n36_6) 
);
  DFFRE reg_r27_h_scroll_1_s0 (
    .Q(reg_r27_h_scroll_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1235_4),
    .RESET(n36_6) 
);
  DFFRE reg_r27_h_scroll_0_s0 (
    .Q(reg_r27_h_scroll_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1235_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_num_3_s0 (
    .Q(w_vdpcmd_reg_num[3]),
    .D(vdp_reg_ptr[3]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_num_2_s0 (
    .Q(w_vdpcmd_reg_num[2]),
    .D(vdp_reg_ptr[2]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_num_1_s0 (
    .Q(w_vdpcmd_reg_num[1]),
    .D(vdp_reg_ptr[1]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_num_0_s0 (
    .Q(w_vdpcmd_reg_num[0]),
    .D(vdp_reg_ptr[0]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_7_s0 (
    .Q(w_vdpcmd_reg_data[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_6_s0 (
    .Q(w_vdpcmd_reg_data[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_5_s0 (
    .Q(w_vdpcmd_reg_data[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_4_s0 (
    .Q(w_vdpcmd_reg_data[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_3_s0 (
    .Q(w_vdpcmd_reg_data[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_2_s0 (
    .Q(w_vdpcmd_reg_data[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_1_s0 (
    .Q(w_vdpcmd_reg_data[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_0_s0 (
    .Q(w_vdpcmd_reg_data[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_wr_req_s0 (
    .Q(w_vdpcmd_reg_write_req),
    .D(n1371_12),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_tr_clr_req_s0 (
    .Q(w_vdpcmd_tr_clr_req),
    .D(n1167_10),
    .CLK(w_video_clk),
    .CE(n2563_3),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_r_2_s0 (
    .Q(w_palette_wdata_r[4]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n1189_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_r_1_s0 (
    .Q(w_palette_wdata_r[3]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n1189_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_r_0_s0 (
    .Q(w_palette_wdata_r[2]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n1189_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_b_2_s0 (
    .Q(w_palette_wdata_b[4]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n1189_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_b_1_s0 (
    .Q(w_palette_wdata_b[3]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n1189_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_b_0_s0 (
    .Q(w_palette_wdata_b[2]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n1189_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_g_2_s0 (
    .Q(w_palette_wdata_g[4]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_g_1_s0 (
    .Q(w_palette_wdata_g[3]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_g_0_s0 (
    .Q(w_palette_wdata_g[2]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_wr_req_s0 (
    .Q(ff_palette_wr_req),
    .D(n1203_11),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_3_s0 (
    .Q(w_palette_wr_address[3]),
    .D(vdp_r16_pal_num[3]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_2_s0 (
    .Q(w_palette_wr_address[2]),
    .D(vdp_r16_pal_num[2]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_1_s0 (
    .Q(w_palette_wr_address[1]),
    .D(vdp_r16_pal_num[1]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_0_s0 (
    .Q(w_palette_wr_address[0]),
    .D(vdp_r16_pal_num[0]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_en_s0 (
    .Q(ff_rdata_en),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(w_read),
    .RESET(n2034_4) 
);
  DFFRE ff_rdata_en1_s1 (
    .Q(ff_rdata_en1),
    .D(ff_rdata_en),
    .CLK(w_video_clk),
    .CE(ff_rdata_en1_8),
    .RESET(n36_6) 
);
defparam ff_rdata_en1_s1.INIT=1'b0;
  DFFRE vdp_vram_rd_req_s1 (
    .Q(w_vram_rd_req),
    .D(n915_10),
    .CLK(w_video_clk),
    .CE(vdp_vram_rd_req_5),
    .RESET(n36_6) 
);
defparam vdp_vram_rd_req_s1.INIT=1'b0;
  DFFSE vdp_p1_is_1st_byte_s1 (
    .Q(vdp_p1_is_1st_byte),
    .D(n1164_10),
    .CLK(w_video_clk),
    .CE(vdp_p1_is_1st_byte_10),
    .SET(n36_6) 
);
  DFFR vdp_vram_addr_set_req_s5 (
    .Q(w_vram_addr_set_req),
    .D(n914_15),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam vdp_vram_addr_set_req_s5.INIT=1'b0;
  DFFR ff_palette_wr_ack_s2 (
    .Q(ff_palette_wr_ack),
    .D(n1203_8),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_palette_wr_ack_s2.INIT=1'b0;
  INV n1273_s4 (
    .O(n1273_8),
    .I(vdp_p1_data[7]) 
);
  INV n1234_s7 (
    .O(n1234_13),
    .I(w_vram_write_ack) 
);
  INV n1203_s6 (
    .O(n1203_11),
    .I(ff_palette_wr_ack) 
);
  INV n1371_s6 (
    .O(n1371_12),
    .I(w_vdpcmd_reg_write_ack) 
);
  INV n1167_s5 (
    .O(n1167_10),
    .I(w_vdpcmd_tr_clr_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_register */
module vdp_command (
  w_video_clk,
  n36_6,
  n918_10,
  w_vdp_enable,
  w_vdp_mode_is_highres,
  n227_7,
  slot_reset_n_d,
  w_read_color_address_9_5,
  reg_r25_cmd_Z,
  n575_15,
  w_vdpcmd_tr_clr_req,
  w_vdpcmd_reg_write_req,
  w_vdpcmd_vram_write_ack,
  w_vdpcmd_vram_read_ack,
  n1371_11,
  n1167_7,
  n1411_7,
  w_vdpcmd_reg_data,
  w_vdpcmd_vram_rdata,
  w_vdpcmd_reg_num,
  ff_pre_x_cnt_start1,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  n313_6,
  n1967_4,
  n1786_7,
  ff_dx_tmp_9_12,
  ff_state_0_15,
  w_vdpcmd_reg_write_ack,
  w_vdpcmd_tr_clr_ack,
  n2386_8,
  n3500_5,
  w_vdpcmd_vram_wdata,
  w_vdpcmd_vram_address_0,
  w_vdpcmd_vram_address_1,
  w_vdpcmd_vram_address_2,
  w_vdpcmd_vram_address_3,
  w_vdpcmd_vram_address_4,
  w_vdpcmd_vram_address_5,
  w_vdpcmd_vram_address_6,
  w_vdpcmd_vram_address_7,
  w_vdpcmd_vram_address_8,
  w_vdpcmd_vram_address_9,
  w_vdpcmd_vram_address_10,
  w_vdpcmd_vram_address_11,
  w_vdpcmd_vram_address_12,
  w_vdpcmd_vram_address_13,
  w_vdpcmd_vram_address_14,
  w_vdpcmd_vram_address_16,
  w_current_vdp_command_c
)
;
input w_video_clk;
input n36_6;
input n918_10;
input w_vdp_enable;
input w_vdp_mode_is_highres;
input n227_7;
input slot_reset_n_d;
input w_read_color_address_9_5;
input reg_r25_cmd_Z;
input n575_15;
input w_vdpcmd_tr_clr_req;
input w_vdpcmd_reg_write_req;
input w_vdpcmd_vram_write_ack;
input w_vdpcmd_vram_read_ack;
input n1371_11;
input n1167_7;
input n1411_7;
input [7:0] w_vdpcmd_reg_data;
input [7:0] w_vdpcmd_vram_rdata;
input [3:0] w_vdpcmd_reg_num;
input [5:5] ff_pre_x_cnt_start1;
input [3:1] reg_r0_disp_mode;
input [1:0] reg_r1_disp_mode;
output n313_6;
output n1967_4;
output n1786_7;
output ff_dx_tmp_9_12;
output ff_state_0_15;
output w_vdpcmd_reg_write_ack;
output w_vdpcmd_tr_clr_ack;
output n2386_8;
output n3500_5;
output [7:0] w_vdpcmd_vram_wdata;
output w_vdpcmd_vram_address_0;
output w_vdpcmd_vram_address_1;
output w_vdpcmd_vram_address_2;
output w_vdpcmd_vram_address_3;
output w_vdpcmd_vram_address_4;
output w_vdpcmd_vram_address_5;
output w_vdpcmd_vram_address_6;
output w_vdpcmd_vram_address_7;
output w_vdpcmd_vram_address_8;
output w_vdpcmd_vram_address_9;
output w_vdpcmd_vram_address_10;
output w_vdpcmd_vram_address_11;
output w_vdpcmd_vram_address_12;
output w_vdpcmd_vram_address_13;
output w_vdpcmd_vram_address_14;
output w_vdpcmd_vram_address_16;
output [7:4] w_current_vdp_command_c;
wire n1331_21;
wire n305_6;
wire n305_7;
wire n306_6;
wire n306_7;
wire n172_3;
wire n173_3;
wire n174_3;
wire n175_3;
wire n176_3;
wire n177_3;
wire n178_3;
wire n179_3;
wire n180_3;
wire n190_3;
wire n215_3;
wire n216_3;
wire n217_3;
wire n218_3;
wire n246_3;
wire n311_3;
wire n312_3;
wire n313_3;
wire n314_3;
wire n1804_3;
wire n1805_3;
wire n1806_3;
wire n1807_3;
wire n1808_3;
wire n1809_3;
wire n1810_3;
wire n1811_3;
wire n1812_3;
wire n1967_3;
wire n1969_3;
wire n1970_3;
wire n1971_3;
wire n1972_3;
wire n1973_3;
wire n1974_3;
wire n1975_3;
wire n1976_3;
wire n1978_3;
wire n1979_3;
wire n1980_3;
wire n1981_3;
wire n1982_3;
wire n1983_3;
wire n1527_33;
wire n1528_28;
wire n1529_28;
wire n1530_28;
wire n1531_28;
wire n1532_28;
wire n1533_28;
wire n1534_28;
wire n1535_32;
wire n1536_30;
wire n1537_30;
wire n1538_30;
wire n1539_30;
wire n1540_30;
wire n1542_30;
wire n1543_32;
wire n1544_30;
wire n1545_30;
wire n1546_30;
wire n1547_30;
wire n1548_30;
wire n1549_30;
wire n1550_30;
wire n1551_30;
wire n1552_31;
wire n1553_40;
wire n1554_34;
wire n1555_30;
wire n1556_29;
wire n1557_29;
wire n1558_29;
wire n1559_29;
wire n1560_29;
wire n1561_29;
wire n1562_29;
wire n1563_30;
wire n1575_25;
wire n1576_25;
wire n1577_25;
wire n1578_25;
wire n1579_25;
wire n1580_25;
wire n1581_25;
wire n1582_25;
wire n1583_25;
wire n1584_23;
wire n1585_22;
wire n1586_22;
wire n1587_22;
wire n1588_22;
wire n1589_22;
wire n1590_22;
wire n1591_22;
wire n1592_22;
wire n1593_22;
wire n1594_22;
wire n1595_22;
wire n1596_22;
wire n1597_22;
wire n1598_22;
wire n1599_22;
wire n1600_22;
wire n1601_22;
wire n1602_22;
wire n2255_4;
wire n2278_4;
wire n2317_4;
wire n2318_4;
wire \vdp_command_processor.maxxmask_1_6 ;
wire ff_r34r35_sy_9_6;
wire ff_r34r35_sy_7_6;
wire ff_r42r43_ny_9_6;
wire ff_r42r43_ny_7_6;
wire ff_r46_cmr_7_5;
wire ff_vdpcmd_start_6;
wire ff_s2_ce_8;
wire ff_s2_tr_6;
wire ff_r38r39_dy_9_8;
wire ff_r38r39_dy_7_8;
wire ff_s8s9_sx_tmp_9_10;
wire ff_dx_tmp_9_10;
wire ff_nx_tmp_9_10;
wire ff_vram_wdata_7_8;
wire ff_state_3_10;
wire ff_state_0_12;
wire ff_state_2_12;
wire n1788_16;
wire n1574_29;
wire n1518_27;
wire n1790_12;
wire n1789_11;
wire n1787_11;
wire n1786_6;
wire n318_7;
wire n317_7;
wire n1646_8;
wire n191_6;
wire n225_6;
wire n189_6;
wire ff_r44_clr_7_10;
wire ff_r44_clr_3_10;
wire ff_r44_clr_1_10;
wire n3494_4;
wire n172_4;
wire n190_4;
wire n190_5;
wire n312_5;
wire n313_4;
wire n313_5;
wire n314_4;
wire n1804_4;
wire n1805_4;
wire n1808_4;
wire n1811_4;
wire n1967_5;
wire n1969_4;
wire n1969_5;
wire n1970_4;
wire n1971_4;
wire n1972_4;
wire n1973_4;
wire n1974_4;
wire n1975_4;
wire n1976_4;
wire n1976_5;
wire n1977_4;
wire n1977_5;
wire n1978_4;
wire n1978_5;
wire n1979_4;
wire n1979_5;
wire n1980_4;
wire n1980_5;
wire n1981_4;
wire n1981_5;
wire n1982_4;
wire n1982_5;
wire n1983_4;
wire n1983_5;
wire n1527_35;
wire n1531_29;
wire n1535_33;
wire n1535_34;
wire n1535_35;
wire n1536_31;
wire n1536_32;
wire n1536_33;
wire n1537_32;
wire n1537_33;
wire n1537_34;
wire n1538_31;
wire n1538_33;
wire n1538_34;
wire n1539_32;
wire n1539_34;
wire n1540_31;
wire n1540_33;
wire n1541_31;
wire n1541_32;
wire n1541_33;
wire n1542_31;
wire n1542_32;
wire n1542_33;
wire n1543_33;
wire n1543_34;
wire n1544_31;
wire n1544_32;
wire n1544_33;
wire n1545_31;
wire n1545_32;
wire n1546_31;
wire n1546_32;
wire n1546_33;
wire n1547_31;
wire n1547_32;
wire n1547_33;
wire n1548_31;
wire n1548_32;
wire n1549_31;
wire n1549_32;
wire n1550_31;
wire n1551_31;
wire n1551_32;
wire n1552_32;
wire n1554_35;
wire n1555_31;
wire n1555_32;
wire n1556_30;
wire n1556_31;
wire n1557_30;
wire n1557_31;
wire n1558_30;
wire n1558_31;
wire n1559_30;
wire n1559_31;
wire n1560_30;
wire n1560_31;
wire n1561_30;
wire n1561_31;
wire n1562_30;
wire n1562_31;
wire n1563_31;
wire n1563_32;
wire n1575_26;
wire n1576_26;
wire n1577_26;
wire n1578_26;
wire n1579_26;
wire n1580_26;
wire n1581_26;
wire n1582_26;
wire n1583_26;
wire n2255_5;
wire n2280_6;
wire n2298_5;
wire ff_vram_wr_req_7;
wire ff_vram_wr_req_8;
wire ff_r34r35_sy_9_7;
wire ff_r34r35_sy_9_8;
wire ff_r34r35_sy_9_9;
wire ff_r34r35_sy_7_7;
wire ff_r42r43_ny_9_7;
wire ff_r42r43_ny_7_7;
wire ff_r46_cmr_7_8;
wire ff_vram_rd_req_8;
wire \vdp_command_processor.ff_initializing_8 ;
wire ff_r38r39_dy_9_9;
wire ff_r38r39_dy_9_10;
wire ff_r38r39_dy_7_9;
wire ff_s8s9_sx_tmp_10_11;
wire ff_s8s9_sx_tmp_10_12;
wire ff_s8s9_sx_tmp_9_11;
wire ff_s8s9_sx_tmp_9_12;
wire ff_dx_tmp_9_11;
wire ff_nx_tmp_9_11;
wire ff_vram_wdata_7_10;
wire ff_state_1_12;
wire ff_state_1_13;
wire ff_state_1_14;
wire ff_state_0_13;
wire n1788_17;
wire n1788_18;
wire n1574_30;
wire n1790_13;
wire n1790_14;
wire n1790_15;
wire n1789_12;
wire n1789_13;
wire n1787_12;
wire n1787_13;
wire n1787_14;
wire n316_8;
wire n1646_9;
wire ff_r44_clr_7_12;
wire ff_r44_clr_7_13;
wire n311_5;
wire n1806_5;
wire n1969_6;
wire n1976_6;
wire n1982_6;
wire n1527_36;
wire n1535_36;
wire n1535_37;
wire n1535_38;
wire n1535_39;
wire n1535_40;
wire n1535_41;
wire n1535_42;
wire n1536_34;
wire n1536_35;
wire n1536_36;
wire n1536_37;
wire n1536_38;
wire n1536_39;
wire n1537_36;
wire n1537_37;
wire n1537_38;
wire n1538_35;
wire n1538_36;
wire n1538_37;
wire n1539_35;
wire n1539_36;
wire n1539_37;
wire n1540_34;
wire n1541_34;
wire n1542_34;
wire n1542_35;
wire n1542_36;
wire n1543_35;
wire n1543_36;
wire n1544_34;
wire n1546_34;
wire n1546_35;
wire n1547_35;
wire n1547_36;
wire n1555_33;
wire n1555_34;
wire n1556_32;
wire n1556_33;
wire n1557_32;
wire n1557_33;
wire n1558_32;
wire n1558_33;
wire n1559_32;
wire n1559_33;
wire n1560_32;
wire n1560_33;
wire n1561_32;
wire n1561_33;
wire n1562_32;
wire n1562_33;
wire n1563_33;
wire ff_r34r35_sy_9_11;
wire ff_r46_cmr_7_9;
wire ff_s2_tr_8;
wire ff_r38r39_dy_9_12;
wire ff_r38r39_dy_9_13;
wire ff_s8s9_sx_tmp_10_13;
wire ff_s8s9_sx_tmp_10_14;
wire ff_dx_tmp_9_13;
wire ff_nx_tmp_9_13;
wire ff_nx_tmp_9_14;
wire ff_vram_wdata_7_11;
wire ff_vram_wdata_7_12;
wire ff_vram_wdata_7_14;
wire ff_state_1_16;
wire ff_state_0_14;
wire n1788_19;
wire n1788_20;
wire n1788_21;
wire n1790_16;
wire n1790_17;
wire n1789_14;
wire n1789_15;
wire n1789_16;
wire n1789_17;
wire n1787_15;
wire n1787_16;
wire ff_r44_clr_7_14;
wire ff_r44_clr_7_16;
wire n1535_43;
wire n1535_44;
wire n1535_45;
wire n1535_46;
wire n1535_47;
wire n1535_48;
wire n1535_49;
wire n1536_40;
wire n1536_41;
wire n1536_42;
wire n1536_43;
wire n1536_44;
wire n1536_45;
wire n1537_39;
wire n1537_40;
wire n1538_38;
wire n1539_38;
wire n1539_39;
wire n1539_40;
wire n1540_36;
wire n1541_35;
wire n1545_34;
wire n1555_35;
wire ff_r34r35_sy_9_12;
wire ff_r34r35_sy_9_13;
wire ff_r34r35_sy_9_14;
wire ff_r34r35_sy_9_15;
wire ff_vram_wdata_7_15;
wire ff_vram_wdata_7_16;
wire ff_vram_wdata_7_18;
wire n1788_23;
wire n1790_18;
wire n1790_19;
wire n1789_19;
wire n1789_20;
wire n1787_17;
wire ff_r44_clr_7_17;
wire n1535_51;
wire n1535_52;
wire n1535_53;
wire n1535_54;
wire n1535_55;
wire n1535_56;
wire n1536_47;
wire n1536_48;
wire n1536_49;
wire n1537_41;
wire n1538_39;
wire ff_r34r35_sy_9_16;
wire ff_r34r35_sy_9_17;
wire ff_r34r35_sy_9_18;
wire ff_r34r35_sy_9_19;
wire ff_r34r35_sy_9_20;
wire ff_r34r35_sy_9_22;
wire ff_r34r35_sy_9_23;
wire ff_r34r35_sy_9_24;
wire ff_vram_wdata_7_19;
wire ff_vram_wdata_7_20;
wire ff_vram_wdata_7_21;
wire ff_vram_wdata_7_22;
wire n1790_20;
wire n1789_21;
wire n1535_57;
wire n1535_58;
wire n1535_59;
wire n1536_50;
wire n1537_42;
wire n1538_40;
wire ff_r34r35_sy_9_25;
wire ff_r34r35_sy_9_26;
wire ff_vram_wdata_7_23;
wire ff_vram_wdata_7_24;
wire ff_vram_wdata_7_25;
wire ff_vram_wdata_7_26;
wire ff_vram_wdata_7_27;
wire ff_vram_wdata_7_28;
wire ff_vram_wdata_7_29;
wire n1537_44;
wire n1545_36;
wire ff_r34r35_sy_9_28;
wire ff_r46_cmr_7_13;
wire n1788_25;
wire ff_s8s9_sx_tmp_10_17;
wire ff_vram_wr_req_10;
wire n1537_46;
wire n2299_6;
wire n2280_8;
wire n2298_7;
wire n192_9;
wire ff_vram_wdata_7_31;
wire ff_vram_wdata_7_35;
wire n1810_6;
wire n1809_6;
wire n1807_6;
wire n1806_7;
wire n1536_52;
wire n1535_61;
wire n1533_31;
wire ff_vram_wdata_7_37;
wire ff_state_1_20;
wire ff_s8s9_sx_tmp_10_19;
wire ff_r38r39_dy_9_16;
wire n1789_23;
wire ff_vdpcmd_start_9;
wire ff_vram_rd_req_10;
wire n1550_34;
wire n1548_35;
wire n2632_7;
wire n1540_38;
wire n1539_42;
wire n1538_42;
wire n1541_37;
wire n171_8;
wire n1539_44;
wire n312_7;
wire n311_7;
wire n315_9;
wire n316_10;
wire ff_r34r35_sy_9_32;
wire ff_state_2_15;
wire n196_9;
wire n1977_7;
wire n1547_38;
wire \vdp_command_processor.ff_current_y_9_9 ;
wire n1527_40;
wire ff_r44_clr_7_21;
wire ff_r44_clr_7_23;
wire ff_r38r39_dy_9_18;
wire ff_s2_tr_10;
wire ff_r46_cmr_7_15;
wire n2280_10;
wire n1778_8;
wire n1779_8;
wire n1780_8;
wire n1781_8;
wire n1782_8;
wire n1783_8;
wire n1784_8;
wire n1785_8;
wire n1852_5;
wire n1851_5;
wire n1850_5;
wire n1849_5;
wire n1848_5;
wire n1847_5;
wire n1846_5;
wire n1845_5;
wire n1844_5;
wire n1843_5;
wire n1833_6;
wire n1832_6;
wire n1831_6;
wire n1830_6;
wire n1829_6;
wire n1828_6;
wire n1827_6;
wire n1826_6;
wire n1825_6;
wire n1824_6;
wire n1813_6;
wire n650_10;
wire n3494_8;
wire n1540_40;
wire \vdp_command_processor.ff_initializing_14 ;
wire ff_nx_tmp_9_16;
wire ff_r45_mm;
wire ff_r45_eq;
wire ff_r45_dix;
wire ff_r45_diy;
wire ff_vdpcmd_start;
wire ff_vram_wr_req;
wire w_vdpcmd_vram_read_req;
wire ff_s2_tr;
wire ff_s2_ce;
wire \vdp_command_processor.ff_initializing ;
wire n725_1;
wire n725_2;
wire n724_1;
wire n724_2;
wire n723_1;
wire n723_2;
wire n722_1;
wire n722_2;
wire n721_1;
wire n721_2;
wire n720_1;
wire n720_2;
wire n719_1;
wire n719_2;
wire n718_1;
wire n718_2;
wire n717_1;
wire n717_2;
wire n716_1;
wire n716_2;
wire n715_1;
wire n715_0_COUT;
wire n966_1;
wire n966_2;
wire n965_1;
wire n965_2;
wire n964_1;
wire n964_2;
wire n963_1;
wire n963_2;
wire n962_1;
wire n962_2;
wire n961_1;
wire n961_2;
wire n960_1;
wire n960_2;
wire n959_1;
wire n959_2;
wire n958_1;
wire n958_2;
wire n957_1;
wire n957_0_COUT;
wire n977_1;
wire n977_2;
wire n976_1;
wire n976_2;
wire n975_1;
wire n975_2;
wire n974_1;
wire n974_2;
wire n973_1;
wire n973_2;
wire n972_1;
wire n972_2;
wire n971_1;
wire n971_2;
wire n970_1;
wire n970_2;
wire n969_1;
wire n969_2;
wire n968_1;
wire n968_0_COUT;
wire n1150_1;
wire n1150_2;
wire n1149_1;
wire n1149_2;
wire n1148_1;
wire n1148_2;
wire n1147_1;
wire n1147_2;
wire n1146_1;
wire n1146_2;
wire n1145_1;
wire n1145_2;
wire n1144_1;
wire n1144_2;
wire n1143_1;
wire n1143_2;
wire n1142_1;
wire n1142_2;
wire n1141_1;
wire n1141_0_COUT;
wire n1419_1;
wire n1419_2;
wire n1418_1;
wire n1418_2;
wire n1417_1;
wire n1417_2;
wire n1416_1;
wire n1416_2;
wire n1415_1;
wire n1415_2;
wire n1414_1;
wire n1414_2;
wire n1413_1;
wire n1413_2;
wire n1412_1;
wire n1412_2;
wire n1411_1;
wire n1411_2;
wire n1410_1;
wire n1410_0_COUT;
wire n954_2;
wire n954_3;
wire n953_2;
wire n953_3;
wire n952_2;
wire n952_3;
wire n951_2;
wire n951_3;
wire n950_2;
wire n950_3;
wire n949_2;
wire n949_3;
wire n948_2;
wire n948_3;
wire n947_2;
wire n947_3;
wire n946_2;
wire n946_3;
wire n945_2;
wire n945_3;
wire n944_2;
wire n944_0_COUT;
wire n702_1_SUM;
wire n702_3;
wire n703_1_SUM;
wire n703_3;
wire n704_1_SUM;
wire n704_3;
wire n705_1_SUM;
wire n705_3;
wire n706_1_SUM;
wire n706_3;
wire n707_1_SUM;
wire n707_3;
wire n708_1_SUM;
wire n708_3;
wire n709_1_SUM;
wire n709_3;
wire n1225_1_SUM;
wire n1225_3;
wire n1226_1_SUM;
wire n1226_3;
wire n1227_1_SUM;
wire n1227_3;
wire n1228_1_SUM;
wire n1228_3;
wire n1229_1_SUM;
wire n1229_3;
wire n1230_1_SUM;
wire n1230_3;
wire n1231_1_SUM;
wire n1231_3;
wire n1232_1_SUM;
wire n1232_3;
wire n1233_1_SUM;
wire n1233_3;
wire n1234_1_SUM;
wire n1234_3;
wire n305_9;
wire n306_9;
wire n2386_11;
wire [3:0] ff_state;
wire [8:0] ff_r32r33_sx;
wire [9:0] ff_r34r35_sy;
wire [8:0] ff_r36r37_dx;
wire [9:0] ff_r38r39_dy;
wire [9:0] ff_r40r41_nx;
wire [9:0] ff_r42r43_ny;
wire [7:0] ff_r44_clr;
wire [7:4] w_current_vdp_command;
wire [3:0] ff_r46_cmr;
wire [10:0] ff_s8s9_sx_tmp;
wire [9:0] ff_dx_tmp;
wire [9:0] ff_nx_tmp;
wire [9:0] \vdp_command_processor.ff_nx_count ;
wire [10:0] \vdp_command_processor.ff_x_count_delta ;
wire [9:9] \vdp_command_processor.ff_y_count_delta ;
wire [7:3] \vdp_command_processor.ff_col_mask ;
wire [1:0] \vdp_command_processor.ff_read_x_low ;
wire [9:0] \vdp_command_processor.ff_current_y ;
wire [8:0] \vdp_command_processor.ff_current_x ;
wire [1:0] \vdp_command_processor.maxxmask ;
wire VCC;
wire GND;
  LUT4 n1331_s16 (
    .F(n1331_21),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1331_s16.INIT=16'h040F;
  LUT3 n305_s6 (
    .F(n305_6),
    .I0(w_vdpcmd_vram_rdata[7]),
    .I1(w_vdpcmd_vram_rdata[5]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n305_s6.INIT=8'hCA;
  LUT3 n305_s7 (
    .F(n305_7),
    .I0(w_vdpcmd_vram_rdata[3]),
    .I1(w_vdpcmd_vram_rdata[1]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n305_s7.INIT=8'hCA;
  LUT3 n306_s6 (
    .F(n306_6),
    .I0(w_vdpcmd_vram_rdata[6]),
    .I1(w_vdpcmd_vram_rdata[4]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n306_s6.INIT=8'hCA;
  LUT3 n306_s7 (
    .F(n306_7),
    .I0(w_vdpcmd_vram_rdata[2]),
    .I1(w_vdpcmd_vram_rdata[0]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n306_s7.INIT=8'hCA;
  LUT4 n172_s0 (
    .F(n172_3),
    .I0(n191_6),
    .I1(ff_r40r41_nx[8]),
    .I2(ff_r40r41_nx[9]),
    .I3(n172_4) 
);
defparam n172_s0.INIT=16'hF888;
  LUT4 n173_s0 (
    .F(n173_3),
    .I0(n191_6),
    .I1(ff_r40r41_nx[7]),
    .I2(ff_r40r41_nx[8]),
    .I3(n172_4) 
);
defparam n173_s0.INIT=16'hF888;
  LUT4 n174_s0 (
    .F(n174_3),
    .I0(n191_6),
    .I1(ff_r40r41_nx[6]),
    .I2(ff_r40r41_nx[7]),
    .I3(n172_4) 
);
defparam n174_s0.INIT=16'hF888;
  LUT4 n175_s0 (
    .F(n175_3),
    .I0(n191_6),
    .I1(ff_r40r41_nx[5]),
    .I2(ff_r40r41_nx[6]),
    .I3(n172_4) 
);
defparam n175_s0.INIT=16'hF888;
  LUT4 n176_s0 (
    .F(n176_3),
    .I0(n191_6),
    .I1(ff_r40r41_nx[4]),
    .I2(ff_r40r41_nx[5]),
    .I3(n172_4) 
);
defparam n176_s0.INIT=16'hF888;
  LUT4 n177_s0 (
    .F(n177_3),
    .I0(n191_6),
    .I1(ff_r40r41_nx[3]),
    .I2(ff_r40r41_nx[4]),
    .I3(n172_4) 
);
defparam n177_s0.INIT=16'hF888;
  LUT4 n178_s0 (
    .F(n178_3),
    .I0(n191_6),
    .I1(ff_r40r41_nx[2]),
    .I2(ff_r40r41_nx[3]),
    .I3(n172_4) 
);
defparam n178_s0.INIT=16'hF888;
  LUT4 n179_s0 (
    .F(n179_3),
    .I0(n191_6),
    .I1(ff_r40r41_nx[1]),
    .I2(ff_r40r41_nx[2]),
    .I3(n172_4) 
);
defparam n179_s0.INIT=16'hF888;
  LUT4 n180_s0 (
    .F(n180_3),
    .I0(n191_6),
    .I1(ff_r40r41_nx[0]),
    .I2(ff_r40r41_nx[1]),
    .I3(n172_4) 
);
defparam n180_s0.INIT=16'hF888;
  LUT4 n190_s0 (
    .F(n190_3),
    .I0(n227_7),
    .I1(n190_4),
    .I2(ff_r45_dix),
    .I3(n190_5) 
);
defparam n190_s0.INIT=16'hF0DC;
  LUT3 n215_s0 (
    .F(n215_3),
    .I0(\vdp_command_processor.ff_x_count_delta [10]),
    .I1(ff_r45_dix),
    .I2(w_vdp_enable) 
);
defparam n215_s0.INIT=8'hCA;
  LUT3 n216_s0 (
    .F(n216_3),
    .I0(\vdp_command_processor.ff_x_count_delta [2]),
    .I1(n189_6),
    .I2(w_vdp_enable) 
);
defparam n216_s0.INIT=8'hCA;
  LUT3 n217_s0 (
    .F(n217_3),
    .I0(\vdp_command_processor.ff_x_count_delta [1]),
    .I1(n190_3),
    .I2(w_vdp_enable) 
);
defparam n217_s0.INIT=8'hCA;
  LUT3 n218_s0 (
    .F(n218_3),
    .I0(\vdp_command_processor.ff_x_count_delta [0]),
    .I1(n191_6),
    .I2(w_vdp_enable) 
);
defparam n218_s0.INIT=8'hCA;
  LUT3 n246_s0 (
    .F(n246_3),
    .I0(\vdp_command_processor.ff_y_count_delta [9]),
    .I1(ff_r45_diy),
    .I2(w_vdp_enable) 
);
defparam n246_s0.INIT=8'hCA;
  LUT4 n311_s0 (
    .F(n311_3),
    .I0(n227_7),
    .I1(w_vdpcmd_vram_rdata[3]),
    .I2(w_vdpcmd_vram_rdata[7]),
    .I3(n311_7) 
);
defparam n311_s0.INIT=16'hF044;
  LUT2 n312_s0 (
    .F(n312_3),
    .I0(n312_7),
    .I1(n312_5) 
);
defparam n312_s0.INIT=4'hE;
  LUT4 n313_s0 (
    .F(n313_3),
    .I0(n313_4),
    .I1(w_vdpcmd_vram_rdata[1]),
    .I2(n313_5),
    .I3(n313_6) 
);
defparam n313_s0.INIT=16'hC5CC;
  LUT4 n314_s0 (
    .F(n314_3),
    .I0(n314_4),
    .I1(w_vdpcmd_vram_rdata[0]),
    .I2(n313_5),
    .I3(n313_6) 
);
defparam n314_s0.INIT=16'hC5CC;
  LUT4 n1804_s0 (
    .F(n1804_3),
    .I0(w_vdpcmd_reg_data[1]),
    .I1(n1804_4),
    .I2(ff_r42r43_ny[9]),
    .I3(n3494_4) 
);
defparam n1804_s0.INIT=16'h3CAA;
  LUT4 n1805_s0 (
    .F(n1805_3),
    .I0(w_vdpcmd_reg_data[0]),
    .I1(n1805_4),
    .I2(ff_r42r43_ny[8]),
    .I3(n3494_4) 
);
defparam n1805_s0.INIT=16'h3CAA;
  LUT4 n1806_s0 (
    .F(n1806_3),
    .I0(w_vdpcmd_reg_data[7]),
    .I1(ff_r42r43_ny[7]),
    .I2(n1806_7),
    .I3(n3494_4) 
);
defparam n1806_s0.INIT=16'h3CAA;
  LUT4 n1807_s0 (
    .F(n1807_3),
    .I0(w_vdpcmd_reg_data[6]),
    .I1(n1807_6),
    .I2(ff_r42r43_ny[6]),
    .I3(n3494_4) 
);
defparam n1807_s0.INIT=16'h3CAA;
  LUT4 n1808_s0 (
    .F(n1808_3),
    .I0(w_vdpcmd_reg_data[5]),
    .I1(n1808_4),
    .I2(ff_r42r43_ny[5]),
    .I3(n3494_4) 
);
defparam n1808_s0.INIT=16'h3CAA;
  LUT4 n1809_s0 (
    .F(n1809_3),
    .I0(w_vdpcmd_reg_data[4]),
    .I1(n1809_6),
    .I2(ff_r42r43_ny[4]),
    .I3(n3494_4) 
);
defparam n1809_s0.INIT=16'h3CAA;
  LUT4 n1810_s0 (
    .F(n1810_3),
    .I0(w_vdpcmd_reg_data[3]),
    .I1(n1810_6),
    .I2(ff_r42r43_ny[3]),
    .I3(n3494_4) 
);
defparam n1810_s0.INIT=16'h3CAA;
  LUT4 n1811_s0 (
    .F(n1811_3),
    .I0(w_vdpcmd_reg_data[2]),
    .I1(ff_r42r43_ny[2]),
    .I2(n1811_4),
    .I3(n3494_4) 
);
defparam n1811_s0.INIT=16'h3CAA;
  LUT4 n1812_s0 (
    .F(n1812_3),
    .I0(w_vdpcmd_reg_data[1]),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_r42r43_ny[1]),
    .I3(n3494_4) 
);
defparam n1812_s0.INIT=16'hC3AA;
  LUT4 n1967_s0 (
    .F(n1967_3),
    .I0(n1584_23),
    .I1(\vdp_command_processor.ff_current_y [9]),
    .I2(n1967_4),
    .I3(n1967_5) 
);
defparam n1967_s0.INIT=16'hCFA0;
  LUT4 n1969_s0 (
    .F(n1969_3),
    .I0(n1587_22),
    .I1(n1586_22),
    .I2(n1969_4),
    .I3(n1969_5) 
);
defparam n1969_s0.INIT=16'hCFA0;
  LUT4 n1970_s0 (
    .F(n1970_3),
    .I0(n1588_22),
    .I1(n1587_22),
    .I2(n1969_4),
    .I3(n1970_4) 
);
defparam n1970_s0.INIT=16'hCFA0;
  LUT4 n1971_s0 (
    .F(n1971_3),
    .I0(n1589_22),
    .I1(n1588_22),
    .I2(n1969_4),
    .I3(n1971_4) 
);
defparam n1971_s0.INIT=16'hCFA0;
  LUT4 n1972_s0 (
    .F(n1972_3),
    .I0(n1590_22),
    .I1(n1589_22),
    .I2(n1969_4),
    .I3(n1972_4) 
);
defparam n1972_s0.INIT=16'hCFA0;
  LUT4 n1973_s0 (
    .F(n1973_3),
    .I0(n1591_22),
    .I1(n1590_22),
    .I2(n1969_4),
    .I3(n1973_4) 
);
defparam n1973_s0.INIT=16'hCFA0;
  LUT4 n1974_s0 (
    .F(n1974_3),
    .I0(n1592_22),
    .I1(n1591_22),
    .I2(n1969_4),
    .I3(n1974_4) 
);
defparam n1974_s0.INIT=16'hCFA0;
  LUT4 n1975_s0 (
    .F(n1975_3),
    .I0(n1593_22),
    .I1(n1592_22),
    .I2(n1969_4),
    .I3(n1975_4) 
);
defparam n1975_s0.INIT=16'hCFA0;
  LUT3 n1976_s0 (
    .F(n1976_3),
    .I0(n1976_4),
    .I1(n1976_5),
    .I2(n1967_4) 
);
defparam n1976_s0.INIT=8'hC5;
  LUT3 n1978_s0 (
    .F(n1978_3),
    .I0(n190_4),
    .I1(n1978_4),
    .I2(n1978_5) 
);
defparam n1978_s0.INIT=8'h2F;
  LUT3 n1979_s0 (
    .F(n1979_3),
    .I0(n190_4),
    .I1(n1979_4),
    .I2(n1979_5) 
);
defparam n1979_s0.INIT=8'h2F;
  LUT3 n1980_s0 (
    .F(n1980_3),
    .I0(n190_4),
    .I1(n1980_4),
    .I2(n1980_5) 
);
defparam n1980_s0.INIT=8'h2F;
  LUT3 n1981_s0 (
    .F(n1981_3),
    .I0(n190_4),
    .I1(n1981_4),
    .I2(n1981_5) 
);
defparam n1981_s0.INIT=8'h2F;
  LUT3 n1982_s0 (
    .F(n1982_3),
    .I0(n1982_4),
    .I1(n190_4),
    .I2(n1982_5) 
);
defparam n1982_s0.INIT=8'h4F;
  LUT4 n1983_s0 (
    .F(n1983_3),
    .I0(n1982_4),
    .I1(n227_7),
    .I2(n1983_4),
    .I3(n1983_5) 
);
defparam n1983_s0.INIT=16'hFFF4;
  LUT4 n1527_s29 (
    .F(n1527_33),
    .I0(n1527_40),
    .I1(n315_9),
    .I2(n1527_35),
    .I3(n1778_8) 
);
defparam n1527_s29.INIT=16'h8F88;
  LUT4 n1528_s24 (
    .F(n1528_28),
    .I0(n1527_40),
    .I1(n316_10),
    .I2(n1527_35),
    .I3(n1779_8) 
);
defparam n1528_s24.INIT=16'h8F88;
  LUT4 n1529_s24 (
    .F(n1529_28),
    .I0(n1527_40),
    .I1(n317_7),
    .I2(n1527_35),
    .I3(n1780_8) 
);
defparam n1529_s24.INIT=16'h8F88;
  LUT4 n1530_s24 (
    .F(n1530_28),
    .I0(n1527_40),
    .I1(n318_7),
    .I2(n1527_35),
    .I3(n1781_8) 
);
defparam n1530_s24.INIT=16'h8F88;
  LUT4 n1531_s24 (
    .F(n1531_28),
    .I0(n1531_29),
    .I1(n1782_8),
    .I2(n311_3),
    .I3(n1527_40) 
);
defparam n1531_s24.INIT=16'hF444;
  LUT4 n1532_s24 (
    .F(n1532_28),
    .I0(n1531_29),
    .I1(n1783_8),
    .I2(n312_3),
    .I3(n1527_40) 
);
defparam n1532_s24.INIT=16'hF444;
  LUT4 n1533_s24 (
    .F(n1533_28),
    .I0(n1533_31),
    .I1(n1784_8),
    .I2(n313_3),
    .I3(n1527_40) 
);
defparam n1533_s24.INIT=16'hF444;
  LUT4 n1534_s24 (
    .F(n1534_28),
    .I0(n1533_31),
    .I1(n1785_8),
    .I2(n314_3),
    .I3(n1527_40) 
);
defparam n1534_s24.INIT=16'hF444;
  LUT4 n1535_s28 (
    .F(n1535_32),
    .I0(n227_7),
    .I1(n1535_33),
    .I2(n1535_34),
    .I3(n1535_35) 
);
defparam n1535_s28.INIT=16'h70FF;
  LUT4 n1536_s26 (
    .F(n1536_30),
    .I0(n227_7),
    .I1(n1536_31),
    .I2(n1536_32),
    .I3(n1536_33) 
);
defparam n1536_s26.INIT=16'h70FF;
  LUT4 n1537_s26 (
    .F(n1537_30),
    .I0(n1537_46),
    .I1(n1537_32),
    .I2(n1537_33),
    .I3(n1537_34) 
);
defparam n1537_s26.INIT=16'hE0FF;
  LUT4 n1538_s26 (
    .F(n1538_30),
    .I0(n1538_31),
    .I1(n1538_42),
    .I2(n1538_33),
    .I3(n1538_34) 
);
defparam n1538_s26.INIT=16'h40FF;
  LUT4 n1539_s26 (
    .F(n1539_30),
    .I0(n1539_44),
    .I1(n1539_32),
    .I2(n1539_42),
    .I3(n1539_34) 
);
defparam n1539_s26.INIT=16'h70FF;
  LUT4 n1540_s26 (
    .F(n1540_30),
    .I0(n1539_44),
    .I1(n1540_31),
    .I2(n1540_38),
    .I3(n1540_33) 
);
defparam n1540_s26.INIT=16'h70FF;
  LUT4 n1542_s26 (
    .F(n1542_30),
    .I0(n1542_31),
    .I1(ff_r44_clr[0]),
    .I2(n1542_32),
    .I3(n1542_33) 
);
defparam n1542_s26.INIT=16'h000D;
  LUT4 n1543_s26 (
    .F(n1543_32),
    .I0(n1543_33),
    .I1(n1543_34),
    .I2(n1542_31),
    .I3(ff_state[3]) 
);
defparam n1543_s26.INIT=16'h33A3;
  LUT4 n1544_s24 (
    .F(n1544_30),
    .I0(n1544_31),
    .I1(n1544_32),
    .I2(ff_nx_tmp[8]),
    .I3(n1544_33) 
);
defparam n1544_s24.INIT=16'hAA3C;
  LUT4 n1545_s24 (
    .F(n1545_30),
    .I0(n1545_31),
    .I1(ff_nx_tmp[7]),
    .I2(n1545_32),
    .I3(n1544_33) 
);
defparam n1545_s24.INIT=16'hAAC3;
  LUT4 n1546_s24 (
    .F(n1546_30),
    .I0(n1546_31),
    .I1(n1544_33),
    .I2(n1546_32),
    .I3(n1546_33) 
);
defparam n1546_s24.INIT=16'hFF04;
  LUT4 n1547_s24 (
    .F(n1547_30),
    .I0(n1547_31),
    .I1(n1547_32),
    .I2(n1547_33),
    .I3(n1542_31) 
);
defparam n1547_s24.INIT=16'hEE0F;
  LUT4 n1548_s24 (
    .F(n1548_30),
    .I0(ff_state[3]),
    .I1(n1548_31),
    .I2(n1548_32),
    .I3(n1548_35) 
);
defparam n1548_s24.INIT=16'h00F4;
  LUT4 n1549_s24 (
    .F(n1549_30),
    .I0(n1549_31),
    .I1(ff_nx_tmp[3]),
    .I2(n1549_32),
    .I3(n1544_33) 
);
defparam n1549_s24.INIT=16'hAAC3;
  LUT4 n1550_s24 (
    .F(n1550_30),
    .I0(n1550_31),
    .I1(ff_nx_tmp[2]),
    .I2(n1550_34),
    .I3(n1544_33) 
);
defparam n1550_s24.INIT=16'hAAC3;
  LUT4 n1551_s24 (
    .F(n1551_30),
    .I0(n1551_31),
    .I1(n1551_32),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1551_s24.INIT=16'h3CCA;
  LUT4 n1552_s25 (
    .F(n1552_31),
    .I0(n1546_31),
    .I1(n1552_32),
    .I2(ff_nx_tmp[0]),
    .I3(n1544_33) 
);
defparam n1552_s25.INIT=16'h110F;
  LUT4 n1553_s30 (
    .F(n1553_40),
    .I0(n944_2),
    .I1(n715_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1553_s30.INIT=16'h0AC0;
  LUT4 n1554_s28 (
    .F(n1554_34),
    .I0(n716_1),
    .I1(n1554_35),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1554_s28.INIT=16'hCA30;
  LUT4 n1555_s26 (
    .F(n1555_30),
    .I0(n946_2),
    .I1(n1555_31),
    .I2(ff_state[2]),
    .I3(n1555_32) 
);
defparam n1555_s26.INIT=16'h0AF3;
  LUT4 n1556_s25 (
    .F(n1556_29),
    .I0(n947_2),
    .I1(n1556_30),
    .I2(ff_state[2]),
    .I3(n1556_31) 
);
defparam n1556_s25.INIT=16'h0AF3;
  LUT4 n1557_s25 (
    .F(n1557_29),
    .I0(n948_2),
    .I1(n1557_30),
    .I2(ff_state[2]),
    .I3(n1557_31) 
);
defparam n1557_s25.INIT=16'h0AF3;
  LUT4 n1558_s25 (
    .F(n1558_29),
    .I0(n949_2),
    .I1(n1558_30),
    .I2(ff_state[2]),
    .I3(n1558_31) 
);
defparam n1558_s25.INIT=16'h0AF3;
  LUT4 n1559_s25 (
    .F(n1559_29),
    .I0(n950_2),
    .I1(n1559_30),
    .I2(ff_state[2]),
    .I3(n1559_31) 
);
defparam n1559_s25.INIT=16'h0AF3;
  LUT4 n1560_s25 (
    .F(n1560_29),
    .I0(n951_2),
    .I1(n1560_30),
    .I2(ff_state[2]),
    .I3(n1560_31) 
);
defparam n1560_s25.INIT=16'h0AF3;
  LUT4 n1561_s25 (
    .F(n1561_29),
    .I0(n952_2),
    .I1(n1561_30),
    .I2(ff_state[2]),
    .I3(n1561_31) 
);
defparam n1561_s25.INIT=16'h0AF3;
  LUT4 n1562_s25 (
    .F(n1562_29),
    .I0(n953_2),
    .I1(n1562_30),
    .I2(ff_state[2]),
    .I3(n1562_31) 
);
defparam n1562_s25.INIT=16'h0AF3;
  LUT4 n1563_s26 (
    .F(n1563_30),
    .I0(n1563_31),
    .I1(n954_2),
    .I2(ff_state[2]),
    .I3(n1563_32) 
);
defparam n1563_s26.INIT=16'h05FC;
  LUT3 n1575_s21 (
    .F(n1575_25),
    .I0(ff_r36r37_dx[8]),
    .I1(n1575_26),
    .I2(ff_state[3]) 
);
defparam n1575_s21.INIT=8'h3A;
  LUT3 n1576_s21 (
    .F(n1576_25),
    .I0(ff_r36r37_dx[7]),
    .I1(n1576_26),
    .I2(ff_state[3]) 
);
defparam n1576_s21.INIT=8'h3A;
  LUT3 n1577_s21 (
    .F(n1577_25),
    .I0(ff_r36r37_dx[6]),
    .I1(n1577_26),
    .I2(ff_state[3]) 
);
defparam n1577_s21.INIT=8'h3A;
  LUT3 n1578_s21 (
    .F(n1578_25),
    .I0(ff_r36r37_dx[5]),
    .I1(n1578_26),
    .I2(ff_state[3]) 
);
defparam n1578_s21.INIT=8'h3A;
  LUT3 n1579_s21 (
    .F(n1579_25),
    .I0(ff_r36r37_dx[4]),
    .I1(n1579_26),
    .I2(ff_state[3]) 
);
defparam n1579_s21.INIT=8'h3A;
  LUT3 n1580_s21 (
    .F(n1580_25),
    .I0(ff_r36r37_dx[3]),
    .I1(n1580_26),
    .I2(ff_state[3]) 
);
defparam n1580_s21.INIT=8'h3A;
  LUT3 n1581_s21 (
    .F(n1581_25),
    .I0(ff_r36r37_dx[2]),
    .I1(n1581_26),
    .I2(ff_state[3]) 
);
defparam n1581_s21.INIT=8'h3A;
  LUT3 n1582_s21 (
    .F(n1582_25),
    .I0(ff_r36r37_dx[1]),
    .I1(n1582_26),
    .I2(ff_state[3]) 
);
defparam n1582_s21.INIT=8'h3A;
  LUT3 n1583_s21 (
    .F(n1583_25),
    .I0(ff_r36r37_dx[0]),
    .I1(n1583_26),
    .I2(ff_state[3]) 
);
defparam n1583_s21.INIT=8'h3A;
  LUT3 n1584_s19 (
    .F(n1584_23),
    .I0(ff_r34r35_sy[9]),
    .I1(ff_r38r39_dy[9]),
    .I2(ff_state[3]) 
);
defparam n1584_s19.INIT=8'hCA;
  LUT3 n1585_s18 (
    .F(n1585_22),
    .I0(ff_r34r35_sy[8]),
    .I1(ff_r38r39_dy[8]),
    .I2(ff_state[3]) 
);
defparam n1585_s18.INIT=8'hCA;
  LUT3 n1586_s18 (
    .F(n1586_22),
    .I0(ff_r34r35_sy[7]),
    .I1(ff_r38r39_dy[7]),
    .I2(ff_state[3]) 
);
defparam n1586_s18.INIT=8'hCA;
  LUT3 n1587_s18 (
    .F(n1587_22),
    .I0(ff_r34r35_sy[6]),
    .I1(ff_r38r39_dy[6]),
    .I2(ff_state[3]) 
);
defparam n1587_s18.INIT=8'hCA;
  LUT3 n1588_s18 (
    .F(n1588_22),
    .I0(ff_r34r35_sy[5]),
    .I1(ff_r38r39_dy[5]),
    .I2(ff_state[3]) 
);
defparam n1588_s18.INIT=8'hCA;
  LUT3 n1589_s18 (
    .F(n1589_22),
    .I0(ff_r34r35_sy[4]),
    .I1(ff_r38r39_dy[4]),
    .I2(ff_state[3]) 
);
defparam n1589_s18.INIT=8'hCA;
  LUT3 n1590_s18 (
    .F(n1590_22),
    .I0(ff_r34r35_sy[3]),
    .I1(ff_r38r39_dy[3]),
    .I2(ff_state[3]) 
);
defparam n1590_s18.INIT=8'hCA;
  LUT3 n1591_s18 (
    .F(n1591_22),
    .I0(ff_r34r35_sy[2]),
    .I1(ff_r38r39_dy[2]),
    .I2(ff_state[3]) 
);
defparam n1591_s18.INIT=8'hCA;
  LUT3 n1592_s18 (
    .F(n1592_22),
    .I0(ff_r34r35_sy[1]),
    .I1(ff_r38r39_dy[1]),
    .I2(ff_state[3]) 
);
defparam n1592_s18.INIT=8'hCA;
  LUT3 n1593_s18 (
    .F(n1593_22),
    .I0(ff_r34r35_sy[0]),
    .I1(ff_r38r39_dy[0]),
    .I2(ff_state[3]) 
);
defparam n1593_s18.INIT=8'hCA;
  LUT3 n1594_s18 (
    .F(n1594_22),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(ff_dx_tmp[8]),
    .I2(ff_state[3]) 
);
defparam n1594_s18.INIT=8'hCA;
  LUT3 n1595_s18 (
    .F(n1595_22),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(ff_dx_tmp[7]),
    .I2(ff_state[3]) 
);
defparam n1595_s18.INIT=8'hCA;
  LUT3 n1596_s18 (
    .F(n1596_22),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(ff_dx_tmp[6]),
    .I2(ff_state[3]) 
);
defparam n1596_s18.INIT=8'hCA;
  LUT3 n1597_s18 (
    .F(n1597_22),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(ff_dx_tmp[5]),
    .I2(ff_state[3]) 
);
defparam n1597_s18.INIT=8'hCA;
  LUT3 n1598_s18 (
    .F(n1598_22),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(ff_dx_tmp[4]),
    .I2(ff_state[3]) 
);
defparam n1598_s18.INIT=8'hCA;
  LUT3 n1599_s18 (
    .F(n1599_22),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(ff_dx_tmp[3]),
    .I2(ff_state[3]) 
);
defparam n1599_s18.INIT=8'hCA;
  LUT3 n1600_s18 (
    .F(n1600_22),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(ff_dx_tmp[2]),
    .I2(ff_state[3]) 
);
defparam n1600_s18.INIT=8'hCA;
  LUT3 n1601_s18 (
    .F(n1601_22),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(ff_dx_tmp[1]),
    .I2(ff_state[3]) 
);
defparam n1601_s18.INIT=8'hCA;
  LUT3 n1602_s18 (
    .F(n1602_22),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(ff_dx_tmp[0]),
    .I2(ff_state[3]) 
);
defparam n1602_s18.INIT=8'hCA;
  LUT3 n2255_s1 (
    .F(n2255_4),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n2255_5) 
);
defparam n2255_s1.INIT=8'h80;
  LUT3 n2278_s1 (
    .F(n2278_4),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n2255_5) 
);
defparam n2278_s1.INIT=8'h40;
  LUT3 n2317_s1 (
    .F(n2317_4),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n2255_5) 
);
defparam n2317_s1.INIT=8'h10;
  LUT4 n2318_s1 (
    .F(n2318_4),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n3494_8),
    .I3(n2280_6) 
);
defparam n2318_s1.INIT=16'h1000;
  LUT2 \vdp_command_processor.maxxmask_1_s2  (
    .F(\vdp_command_processor.maxxmask_1_6 ),
    .I0(slot_reset_n_d),
    .I1(w_vdp_enable) 
);
defparam \vdp_command_processor.maxxmask_1_s2 .INIT=4'h8;
  LUT4 ff_r34r35_sy_9_s2 (
    .F(ff_r34r35_sy_9_6),
    .I0(ff_r34r35_sy_9_7),
    .I1(ff_r34r35_sy_9_8),
    .I2(ff_r34r35_sy_9_9),
    .I3(w_vdp_enable) 
);
defparam ff_r34r35_sy_9_s2.INIT=16'hF400;
  LUT4 ff_r34r35_sy_7_s2 (
    .F(ff_r34r35_sy_7_6),
    .I0(ff_r34r35_sy_9_7),
    .I1(ff_r34r35_sy_9_8),
    .I2(ff_r34r35_sy_7_7),
    .I3(w_vdp_enable) 
);
defparam ff_r34r35_sy_7_s2.INIT=16'hF400;
  LUT4 ff_r42r43_ny_9_s2 (
    .F(ff_r42r43_ny_9_6),
    .I0(n2280_10),
    .I1(ff_r42r43_ny_9_7),
    .I2(ff_r34r35_sy_9_8),
    .I3(w_vdp_enable) 
);
defparam ff_r42r43_ny_9_s2.INIT=16'hF800;
  LUT4 ff_r42r43_ny_7_s2 (
    .F(ff_r42r43_ny_7_6),
    .I0(n2280_10),
    .I1(ff_r42r43_ny_7_7),
    .I2(ff_r34r35_sy_9_8),
    .I3(w_vdp_enable) 
);
defparam ff_r42r43_ny_7_s2.INIT=16'hF800;
  LUT4 ff_r46_cmr_7_s3 (
    .F(ff_r46_cmr_7_5),
    .I0(ff_r46_cmr_7_15),
    .I1(ff_r46_cmr_7_13),
    .I2(ff_r46_cmr_7_8),
    .I3(w_vdp_enable) 
);
defparam ff_r46_cmr_7_s3.INIT=16'hF800;
  LUT3 ff_vdpcmd_start_s2 (
    .F(ff_vdpcmd_start_6),
    .I0(ff_r46_cmr_7_8),
    .I1(ff_vdpcmd_start_9),
    .I2(w_vdp_enable) 
);
defparam ff_vdpcmd_start_s2.INIT=8'hE0;
  LUT4 ff_s2_ce_s4 (
    .F(ff_s2_ce_8),
    .I0(n1544_33),
    .I1(ff_vram_rd_req_8),
    .I2(ff_r46_cmr_7_13),
    .I3(ff_vram_wr_req_7) 
);
defparam ff_s2_ce_s4.INIT=16'hF800;
  LUT3 ff_s2_tr_s2 (
    .F(ff_s2_tr_6),
    .I0(n1646_8),
    .I1(ff_s2_tr_10),
    .I2(w_vdp_enable) 
);
defparam ff_s2_tr_s2.INIT=8'hD0;
  LUT4 ff_r38r39_dy_9_s3 (
    .F(ff_r38r39_dy_9_8),
    .I0(ff_vram_wr_req_7),
    .I1(ff_r38r39_dy_9_9),
    .I2(ff_r38r39_dy_9_10),
    .I3(ff_r38r39_dy_9_18) 
);
defparam ff_r38r39_dy_9_s3.INIT=16'h000E;
  LUT4 ff_r38r39_dy_7_s3 (
    .F(ff_r38r39_dy_7_8),
    .I0(ff_vram_wr_req_7),
    .I1(ff_r38r39_dy_7_9),
    .I2(ff_r38r39_dy_9_10),
    .I3(ff_r38r39_dy_9_18) 
);
defparam ff_r38r39_dy_7_s3.INIT=16'h000E;
  LUT4 ff_s8s9_sx_tmp_9_s5 (
    .F(ff_s8s9_sx_tmp_9_10),
    .I0(ff_state[3]),
    .I1(ff_s8s9_sx_tmp_9_11),
    .I2(ff_s8s9_sx_tmp_9_12),
    .I3(ff_s8s9_sx_tmp_10_12) 
);
defparam ff_s8s9_sx_tmp_9_s5.INIT=16'h1F00;
  LUT4 ff_dx_tmp_9_s5 (
    .F(ff_dx_tmp_9_10),
    .I0(ff_s8s9_sx_tmp_9_11),
    .I1(\vdp_command_processor.ff_initializing_8 ),
    .I2(ff_dx_tmp_9_11),
    .I3(ff_vram_wr_req_7) 
);
defparam ff_dx_tmp_9_s5.INIT=16'h4F00;
  LUT4 ff_nx_tmp_9_s5 (
    .F(ff_nx_tmp_9_10),
    .I0(ff_s8s9_sx_tmp_9_11),
    .I1(n1544_33),
    .I2(ff_nx_tmp_9_11),
    .I3(ff_nx_tmp_9_16) 
);
defparam ff_nx_tmp_9_s5.INIT=16'h0700;
  LUT4 ff_vram_wdata_7_s5 (
    .F(ff_vram_wdata_7_8),
    .I0(ff_s2_tr),
    .I1(ff_vram_wr_req_8),
    .I2(ff_vram_wdata_7_35),
    .I3(ff_vram_wdata_7_10) 
);
defparam ff_vram_wdata_7_s5.INIT=16'h4F00;
  LUT4 ff_state_1_s6 (
    .F(ff_state_3_10),
    .I0(n3494_4),
    .I1(ff_state_1_12),
    .I2(ff_state_1_13),
    .I3(ff_state_1_14) 
);
defparam ff_state_1_s6.INIT=16'h0D00;
  LUT3 ff_state_0_s7 (
    .F(ff_state_0_12),
    .I0(ff_state_1_13),
    .I1(ff_state_0_13),
    .I2(ff_state_1_14) 
);
defparam ff_state_0_s7.INIT=8'h10;
  LUT4 ff_state_2_s8 (
    .F(ff_state_2_12),
    .I0(n3494_4),
    .I1(ff_state[1]),
    .I2(ff_state_2_15),
    .I3(ff_state_0_12) 
);
defparam ff_state_2_s8.INIT=16'hDF00;
  LUT4 n1788_s11 (
    .F(n1788_16),
    .I0(ff_state[0]),
    .I1(n1788_17),
    .I2(n1788_18),
    .I3(n3494_4) 
);
defparam n1788_s11.INIT=16'h8F00;
  LUT4 n1574_s23 (
    .F(n1574_29),
    .I0(n957_1),
    .I1(ff_dx_tmp[9]),
    .I2(n1574_30),
    .I3(ff_state[3]) 
);
defparam n1574_s23.INIT=16'hCA00;
  LUT4 w_current_vdp_command_c_7_s0 (
    .F(w_current_vdp_command_c[7]),
    .I0(n1778_8),
    .I1(w_current_vdp_command[7]),
    .I2(ff_r46_cmr_7_5),
    .I3(slot_reset_n_d) 
);
defparam w_current_vdp_command_c_7_s0.INIT=16'hAC00;
  LUT4 w_current_vdp_command_c_6_s0 (
    .F(w_current_vdp_command_c[6]),
    .I0(n1779_8),
    .I1(w_current_vdp_command[6]),
    .I2(ff_r46_cmr_7_5),
    .I3(slot_reset_n_d) 
);
defparam w_current_vdp_command_c_6_s0.INIT=16'hAC00;
  LUT4 w_current_vdp_command_c_5_s0 (
    .F(w_current_vdp_command_c[5]),
    .I0(n1780_8),
    .I1(w_current_vdp_command[5]),
    .I2(ff_r46_cmr_7_5),
    .I3(slot_reset_n_d) 
);
defparam w_current_vdp_command_c_5_s0.INIT=16'hAC00;
  LUT4 w_current_vdp_command_c_4_s0 (
    .F(w_current_vdp_command_c[4]),
    .I0(n1781_8),
    .I1(w_current_vdp_command[4]),
    .I2(ff_r46_cmr_7_5),
    .I3(slot_reset_n_d) 
);
defparam w_current_vdp_command_c_4_s0.INIT=16'hAC00;
  LUT2 n1518_s21 (
    .F(n1518_27),
    .I0(ff_state[3]),
    .I1(ff_vdpcmd_start) 
);
defparam n1518_s21.INIT=4'h4;
  LUT4 n1790_s7 (
    .F(n1790_12),
    .I0(n1790_13),
    .I1(n1790_14),
    .I2(n1790_15),
    .I3(n3494_4) 
);
defparam n1790_s7.INIT=16'hEF00;
  LUT4 n1789_s6 (
    .F(n1789_11),
    .I0(n3494_4),
    .I1(n1789_12),
    .I2(ff_state[3]),
    .I3(n1789_13) 
);
defparam n1789_s6.INIT=16'hFF02;
  LUT4 n1787_s6 (
    .F(n1787_11),
    .I0(n1787_12),
    .I1(n1787_13),
    .I2(n3494_4),
    .I3(n1787_14) 
);
defparam n1787_s6.INIT=16'h00D0;
  LUT4 n1786_s1 (
    .F(n1786_6),
    .I0(n1786_7),
    .I1(w_read_color_address_9_5),
    .I2(reg_r25_cmd_Z),
    .I3(n3494_4) 
);
defparam n1786_s1.INIT=16'h00F4;
  LUT2 n318_s2 (
    .F(n318_7),
    .I0(n575_15),
    .I1(w_vdpcmd_vram_rdata[4]) 
);
defparam n318_s2.INIT=4'h4;
  LUT2 n317_s2 (
    .F(n317_7),
    .I0(n575_15),
    .I1(w_vdpcmd_vram_rdata[5]) 
);
defparam n317_s2.INIT=4'h4;
  LUT4 n1646_s3 (
    .F(n1646_8),
    .I0(n3494_4),
    .I1(w_vdpcmd_tr_clr_ack),
    .I2(w_vdpcmd_tr_clr_req),
    .I3(n1646_9) 
);
defparam n1646_s3.INIT=16'h00D7;
  LUT3 n191_s1 (
    .F(n191_6),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]),
    .I2(n575_15) 
);
defparam n191_s1.INIT=8'h7F;
  LUT2 n225_s1 (
    .F(n225_6),
    .I0(w_vdp_enable),
    .I1(ff_pre_x_cnt_start1[5]) 
);
defparam n225_s1.INIT=4'hE;
  LUT4 n189_s1 (
    .F(n189_6),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]),
    .I2(n227_7),
    .I3(ff_r45_dix) 
);
defparam n189_s1.INIT=16'hFF80;
  LUT4 ff_r44_clr_7_s5 (
    .F(ff_r44_clr_7_10),
    .I0(ff_r44_clr_7_21),
    .I1(n192_9),
    .I2(ff_r44_clr_7_12),
    .I3(ff_r44_clr_7_13) 
);
defparam ff_r44_clr_7_s5.INIT=16'h0700;
  LUT4 ff_r44_clr_3_s5 (
    .F(ff_r44_clr_3_10),
    .I0(ff_r44_clr_7_21),
    .I1(n196_9),
    .I2(ff_r44_clr_7_12),
    .I3(ff_r44_clr_7_13) 
);
defparam ff_r44_clr_3_s5.INIT=16'h0700;
  LUT3 ff_r44_clr_1_s5 (
    .F(ff_r44_clr_1_10),
    .I0(ff_r44_clr_7_21),
    .I1(ff_r44_clr_7_12),
    .I2(ff_r44_clr_7_13) 
);
defparam ff_r44_clr_1_s5.INIT=8'h10;
  LUT2 n3494_s1 (
    .F(n3494_4),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack) 
);
defparam n3494_s1.INIT=4'h9;
  LUT3 n172_s1 (
    .F(n172_4),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]),
    .I2(n190_4) 
);
defparam n172_s1.INIT=8'h80;
  LUT4 n190_s1 (
    .F(n190_4),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[1]),
    .I3(n313_6) 
);
defparam n190_s1.INIT=16'h6000;
  LUT4 n190_s2 (
    .F(n190_5),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[6]),
    .I2(reg_r1_disp_mode[1]),
    .I3(reg_r1_disp_mode[0]) 
);
defparam n190_s2.INIT=16'h0007;
  LUT4 n312_s2 (
    .F(n312_5),
    .I0(reg_r0_disp_mode[1]),
    .I1(w_vdpcmd_vram_rdata[6]),
    .I2(n313_6),
    .I3(n311_5) 
);
defparam n312_s2.INIT=16'h8000;
  LUT3 n313_s1 (
    .F(n313_4),
    .I0(n305_9),
    .I1(w_vdpcmd_vram_rdata[5]),
    .I2(reg_r0_disp_mode[1]) 
);
defparam n313_s1.INIT=8'h35;
  LUT4 n313_s2 (
    .F(n313_5),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(reg_r0_disp_mode[1]),
    .I2(reg_r0_disp_mode[3]),
    .I3(reg_r0_disp_mode[2]) 
);
defparam n313_s2.INIT=16'hFB8F;
  LUT2 n313_s3 (
    .F(n313_6),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]) 
);
defparam n313_s3.INIT=4'h1;
  LUT3 n314_s1 (
    .F(n314_4),
    .I0(n306_9),
    .I1(w_vdpcmd_vram_rdata[4]),
    .I2(reg_r0_disp_mode[1]) 
);
defparam n314_s1.INIT=8'h35;
  LUT3 n1804_s1 (
    .F(n1804_4),
    .I0(ff_r42r43_ny[7]),
    .I1(ff_r42r43_ny[8]),
    .I2(n1806_7) 
);
defparam n1804_s1.INIT=8'h10;
  LUT2 n1805_s1 (
    .F(n1805_4),
    .I0(ff_r42r43_ny[7]),
    .I1(n1806_7) 
);
defparam n1805_s1.INIT=4'h4;
  LUT4 n1808_s1 (
    .F(n1808_4),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[3]),
    .I2(ff_r42r43_ny[4]),
    .I3(n1811_4) 
);
defparam n1808_s1.INIT=16'h0100;
  LUT2 n1811_s1 (
    .F(n1811_4),
    .I0(ff_r42r43_ny[0]),
    .I1(ff_r42r43_ny[1]) 
);
defparam n1811_s1.INIT=4'h1;
  LUT4 n1967_s1 (
    .F(n1967_4),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(n313_6) 
);
defparam n1967_s1.INIT=16'h1800;
  LUT4 n1967_s2 (
    .F(n1967_5),
    .I0(\vdp_command_processor.ff_current_y [8]),
    .I1(n1585_22),
    .I2(n1967_4),
    .I3(n1969_4) 
);
defparam n1967_s2.INIT=16'h0CFA;
  LUT3 n1969_s1 (
    .F(n1969_4),
    .I0(n1969_6),
    .I1(ff_state[0]),
    .I2(ff_r46_cmr_7_15) 
);
defparam n1969_s1.INIT=8'h10;
  LUT4 n1969_s2 (
    .F(n1969_5),
    .I0(\vdp_command_processor.ff_current_y [7]),
    .I1(\vdp_command_processor.ff_current_y [6]),
    .I2(n1969_4),
    .I3(n1967_4) 
);
defparam n1969_s2.INIT=16'hFA0C;
  LUT4 n1970_s1 (
    .F(n1970_4),
    .I0(\vdp_command_processor.ff_current_y [6]),
    .I1(\vdp_command_processor.ff_current_y [5]),
    .I2(n1969_4),
    .I3(n1967_4) 
);
defparam n1970_s1.INIT=16'hFA0C;
  LUT4 n1971_s1 (
    .F(n1971_4),
    .I0(\vdp_command_processor.ff_current_y [5]),
    .I1(\vdp_command_processor.ff_current_y [4]),
    .I2(n1969_4),
    .I3(n1967_4) 
);
defparam n1971_s1.INIT=16'hFA0C;
  LUT4 n1972_s1 (
    .F(n1972_4),
    .I0(\vdp_command_processor.ff_current_y [4]),
    .I1(\vdp_command_processor.ff_current_y [3]),
    .I2(n1969_4),
    .I3(n1967_4) 
);
defparam n1972_s1.INIT=16'hFA0C;
  LUT4 n1973_s1 (
    .F(n1973_4),
    .I0(\vdp_command_processor.ff_current_y [3]),
    .I1(\vdp_command_processor.ff_current_y [2]),
    .I2(n1969_4),
    .I3(n1967_4) 
);
defparam n1973_s1.INIT=16'hFA0C;
  LUT4 n1974_s1 (
    .F(n1974_4),
    .I0(\vdp_command_processor.ff_current_y [2]),
    .I1(\vdp_command_processor.ff_current_y [1]),
    .I2(n1969_4),
    .I3(n1967_4) 
);
defparam n1974_s1.INIT=16'hFA0C;
  LUT4 n1975_s1 (
    .F(n1975_4),
    .I0(\vdp_command_processor.ff_current_y [1]),
    .I1(\vdp_command_processor.ff_current_y [0]),
    .I2(n1969_4),
    .I3(n1967_4) 
);
defparam n1975_s1.INIT=16'hFA0C;
  LUT3 n1976_s1 (
    .F(n1976_4),
    .I0(n1976_6),
    .I1(n1977_4),
    .I2(w_vdp_mode_is_highres) 
);
defparam n1976_s1.INIT=8'hCA;
  LUT3 n1976_s2 (
    .F(n1976_5),
    .I0(n1593_22),
    .I1(\vdp_command_processor.ff_current_y [0]),
    .I2(n1969_4) 
);
defparam n1976_s2.INIT=8'hAC;
  LUT3 n1977_s1 (
    .F(n1977_4),
    .I0(n1594_22),
    .I1(\vdp_command_processor.ff_current_x [8]),
    .I2(n1969_4) 
);
defparam n1977_s1.INIT=8'h53;
  LUT4 n1977_s2 (
    .F(n1977_5),
    .I0(n1976_6),
    .I1(n190_4),
    .I2(n575_15),
    .I3(n1978_4) 
);
defparam n1977_s2.INIT=16'hBBB0;
  LUT3 n1978_s1 (
    .F(n1978_4),
    .I0(n1596_22),
    .I1(\vdp_command_processor.ff_current_x [6]),
    .I2(n1969_4) 
);
defparam n1978_s1.INIT=8'h53;
  LUT4 n1978_s2 (
    .F(n1978_5),
    .I0(reg_r0_disp_mode[1]),
    .I1(n1976_6),
    .I2(n1979_4),
    .I3(n575_15) 
);
defparam n1978_s2.INIT=16'hEEF0;
  LUT3 n1979_s1 (
    .F(n1979_4),
    .I0(n1597_22),
    .I1(\vdp_command_processor.ff_current_x [5]),
    .I2(n1969_4) 
);
defparam n1979_s1.INIT=8'h53;
  LUT4 n1979_s2 (
    .F(n1979_5),
    .I0(n575_15),
    .I1(n1980_4),
    .I2(n227_7),
    .I3(n1978_4) 
);
defparam n1979_s2.INIT=16'hEE0E;
  LUT3 n1980_s1 (
    .F(n1980_4),
    .I0(n1598_22),
    .I1(\vdp_command_processor.ff_current_x [4]),
    .I2(n1969_4) 
);
defparam n1980_s1.INIT=8'h53;
  LUT4 n1980_s2 (
    .F(n1980_5),
    .I0(reg_r0_disp_mode[1]),
    .I1(n1979_4),
    .I2(n1981_4),
    .I3(n575_15) 
);
defparam n1980_s2.INIT=16'hEEF0;
  LUT3 n1981_s1 (
    .F(n1981_4),
    .I0(n1599_22),
    .I1(\vdp_command_processor.ff_current_x [3]),
    .I2(n1969_4) 
);
defparam n1981_s1.INIT=8'h53;
  LUT4 n1981_s2 (
    .F(n1981_5),
    .I0(n575_15),
    .I1(n1982_4),
    .I2(n227_7),
    .I3(n1980_4) 
);
defparam n1981_s2.INIT=16'hEE0E;
  LUT3 n1982_s1 (
    .F(n1982_4),
    .I0(n1600_22),
    .I1(\vdp_command_processor.ff_current_x [2]),
    .I2(n1969_4) 
);
defparam n1982_s1.INIT=8'h53;
  LUT4 n1982_s2 (
    .F(n1982_5),
    .I0(n227_7),
    .I1(n1981_4),
    .I2(n1982_6),
    .I3(n575_15) 
);
defparam n1982_s2.INIT=16'hDD0D;
  LUT4 n1983_s1 (
    .F(n1983_4),
    .I0(n1601_22),
    .I1(\vdp_command_processor.ff_current_x [1]),
    .I2(n1969_4),
    .I3(n190_4) 
);
defparam n1983_s1.INIT=16'hAC00;
  LUT4 n1983_s2 (
    .F(n1983_5),
    .I0(n1602_22),
    .I1(\vdp_command_processor.ff_current_x [0]),
    .I2(n575_15),
    .I3(n1969_4) 
);
defparam n1983_s2.INIT=16'h0A0C;
  LUT4 n1527_s31 (
    .F(n1527_35),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(n192_9),
    .I2(w_vdp_enable),
    .I3(ff_s2_ce) 
);
defparam n1527_s31.INIT=16'h3500;
  LUT4 n1531_s25 (
    .F(n1531_29),
    .I0(\vdp_command_processor.ff_col_mask [3]),
    .I1(n196_9),
    .I2(w_vdp_enable),
    .I3(ff_s2_ce) 
);
defparam n1531_s25.INIT=16'h3500;
  LUT4 n1535_s29 (
    .F(n1535_33),
    .I0(n1535_36),
    .I1(n1535_37),
    .I2(w_vdpcmd_vram_rdata[7]),
    .I3(n1535_38) 
);
defparam n1535_s29.INIT=16'hBB0F;
  LUT4 n1535_s30 (
    .F(n1535_34),
    .I0(n1535_39),
    .I1(n1535_40),
    .I2(n1535_41),
    .I3(n1541_31) 
);
defparam n1535_s30.INIT=16'h0100;
  LUT4 n1535_s31 (
    .F(n1535_35),
    .I0(n1535_42),
    .I1(ff_r44_clr[7]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1535_s31.INIT=16'h3AF3;
  LUT4 n1536_s27 (
    .F(n1536_31),
    .I0(n1536_34),
    .I1(n1536_35),
    .I2(w_vdpcmd_vram_rdata[6]),
    .I3(n1535_38) 
);
defparam n1536_s27.INIT=16'hBB0F;
  LUT4 n1536_s28 (
    .F(n1536_32),
    .I0(n1536_36),
    .I1(n1536_37),
    .I2(n1536_38),
    .I3(n1541_31) 
);
defparam n1536_s28.INIT=16'h0D00;
  LUT4 n1536_s29 (
    .F(n1536_33),
    .I0(n1536_39),
    .I1(ff_r44_clr[6]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1536_s29.INIT=16'h3AF3;
  LUT3 n1537_s28 (
    .F(n1537_32),
    .I0(n190_4),
    .I1(n1537_44),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n1537_s28.INIT=8'h35;
  LUT4 n1537_s29 (
    .F(n1537_33),
    .I0(n1537_36),
    .I1(w_vdpcmd_vram_rdata[5]),
    .I2(n1537_37),
    .I3(n1541_31) 
);
defparam n1537_s29.INIT=16'h0E00;
  LUT4 n1537_s30 (
    .F(n1537_34),
    .I0(n1537_38),
    .I1(ff_r44_clr[5]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1537_s30.INIT=16'h3AF3;
  LUT3 n1538_s27 (
    .F(n1538_31),
    .I0(w_vdpcmd_vram_rdata[4]),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(n190_4) 
);
defparam n1538_s27.INIT=8'h40;
  LUT4 n1538_s29 (
    .F(n1538_33),
    .I0(n1536_34),
    .I1(n1536_35),
    .I2(n1537_32),
    .I3(n1538_36) 
);
defparam n1538_s29.INIT=16'h00F4;
  LUT4 n1538_s30 (
    .F(n1538_34),
    .I0(n1538_37),
    .I1(ff_r44_clr[4]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1538_s30.INIT=16'h3AF3;
  LUT4 n1539_s28 (
    .F(n1539_32),
    .I0(n1535_36),
    .I1(n1535_37),
    .I2(w_vdpcmd_vram_rdata[3]),
    .I3(n1539_35) 
);
defparam n1539_s28.INIT=16'hBB0F;
  LUT4 n1539_s30 (
    .F(n1539_34),
    .I0(n1539_37),
    .I1(ff_r44_clr[3]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1539_s30.INIT=16'h3AF3;
  LUT4 n1540_s27 (
    .F(n1540_31),
    .I0(n1536_34),
    .I1(n1536_35),
    .I2(w_vdpcmd_vram_rdata[2]),
    .I3(n1539_35) 
);
defparam n1540_s27.INIT=16'hBB0F;
  LUT4 n1540_s29 (
    .F(n1540_33),
    .I0(n1540_40),
    .I1(ff_r44_clr[2]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1540_s29.INIT=16'h3AF3;
  LUT2 n1541_s27 (
    .F(n1541_31),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1541_s27.INIT=4'h4;
  LUT4 n1541_s28 (
    .F(n1541_32),
    .I0(n1535_36),
    .I1(n1535_37),
    .I2(w_vdpcmd_vram_rdata[1]),
    .I3(n1537_44) 
);
defparam n1541_s28.INIT=16'h0FBB;
  LUT4 n1541_s29 (
    .F(n1541_33),
    .I0(n1541_34),
    .I1(ff_r44_clr[1]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1541_s29.INIT=16'hC5FC;
  LUT2 n1542_s27 (
    .F(n1542_31),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1542_s27.INIT=4'h9;
  LUT4 n1542_s28 (
    .F(n1542_32),
    .I0(n1537_44),
    .I1(n1536_34),
    .I2(n1536_35),
    .I3(n1542_34) 
);
defparam n1542_s28.INIT=16'hEF00;
  LUT4 n1542_s29 (
    .F(n1542_33),
    .I0(n314_3),
    .I1(n1542_35),
    .I2(n1542_36),
    .I3(n1527_36) 
);
defparam n1542_s29.INIT=16'h5300;
  LUT4 n1543_s27 (
    .F(n1543_33),
    .I0(\vdp_command_processor.ff_nx_count [9]),
    .I1(n171_8),
    .I2(n1546_31),
    .I3(w_vdp_enable) 
);
defparam n1543_s27.INIT=16'h0C0A;
  LUT4 n1543_s28 (
    .F(n1543_34),
    .I0(n1543_35),
    .I1(n1543_36),
    .I2(n1542_31),
    .I3(ff_nx_tmp[9]) 
);
defparam n1543_s28.INIT=16'hCA35;
  LUT4 n1544_s25 (
    .F(n1544_31),
    .I0(\vdp_command_processor.ff_nx_count [8]),
    .I1(n172_3),
    .I2(n1546_31),
    .I3(w_vdp_enable) 
);
defparam n1544_s25.INIT=16'h0C0A;
  LUT3 n1544_s26 (
    .F(n1544_32),
    .I0(n1545_32),
    .I1(n1544_34),
    .I2(ff_nx_tmp[7]) 
);
defparam n1544_s26.INIT=8'h41;
  LUT2 n1544_s27 (
    .F(n1544_33),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1544_s27.INIT=4'h1;
  LUT4 n1545_s25 (
    .F(n1545_31),
    .I0(\vdp_command_processor.ff_nx_count [7]),
    .I1(n173_3),
    .I2(n1546_31),
    .I3(w_vdp_enable) 
);
defparam n1545_s25.INIT=16'h0C0A;
  LUT4 n1545_s26 (
    .F(n1545_32),
    .I0(n1545_36),
    .I1(n1544_34),
    .I2(ff_nx_tmp[6]),
    .I3(n1542_31) 
);
defparam n1545_s26.INIT=16'h3FF5;
  LUT3 n1546_s25 (
    .F(n1546_31),
    .I0(ff_state[0]),
    .I1(w_current_vdp_command[5]),
    .I2(n1546_34) 
);
defparam n1546_s25.INIT=8'h40;
  LUT3 n1546_s26 (
    .F(n1546_32),
    .I0(\vdp_command_processor.ff_nx_count [6]),
    .I1(n174_3),
    .I2(w_vdp_enable) 
);
defparam n1546_s26.INIT=8'h35;
  LUT4 n1546_s27 (
    .F(n1546_33),
    .I0(ff_state[2]),
    .I1(n1545_36),
    .I2(n1546_35),
    .I3(ff_nx_tmp[6]) 
);
defparam n1546_s27.INIT=16'h0BE0;
  LUT4 n1547_s25 (
    .F(n1547_31),
    .I0(\vdp_command_processor.ff_nx_count [5]),
    .I1(n175_3),
    .I2(w_vdp_enable),
    .I3(n1547_38) 
);
defparam n1547_s25.INIT=16'hCA00;
  LUT4 n1547_s26 (
    .F(n1547_32),
    .I0(ff_nx_tmp[4]),
    .I1(n1547_35),
    .I2(ff_nx_tmp[5]),
    .I3(ff_state[2]) 
);
defparam n1547_s26.INIT=16'h7800;
  LUT3 n1547_s27 (
    .F(n1547_33),
    .I0(ff_nx_tmp[4]),
    .I1(n1547_36),
    .I2(ff_nx_tmp[5]) 
);
defparam n1547_s27.INIT=8'h4B;
  LUT4 n1548_s25 (
    .F(n1548_31),
    .I0(\vdp_command_processor.ff_nx_count [4]),
    .I1(n176_3),
    .I2(n1546_31),
    .I3(w_vdp_enable) 
);
defparam n1548_s25.INIT=16'h0C0A;
  LUT4 n1548_s26 (
    .F(n1548_32),
    .I0(ff_nx_tmp[4]),
    .I1(n1547_35),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1548_s26.INIT=16'h6FF0;
  LUT4 n1549_s25 (
    .F(n1549_31),
    .I0(\vdp_command_processor.ff_nx_count [3]),
    .I1(n177_3),
    .I2(n1546_31),
    .I3(w_vdp_enable) 
);
defparam n1549_s25.INIT=16'h0C0A;
  LUT4 n1549_s26 (
    .F(n1549_32),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(n1542_31) 
);
defparam n1549_s26.INIT=16'h7FFE;
  LUT4 n1550_s25 (
    .F(n1550_31),
    .I0(\vdp_command_processor.ff_nx_count [2]),
    .I1(n178_3),
    .I2(n1546_31),
    .I3(w_vdp_enable) 
);
defparam n1550_s25.INIT=16'h0C0A;
  LUT4 n1551_s25 (
    .F(n1551_31),
    .I0(\vdp_command_processor.ff_nx_count [1]),
    .I1(n179_3),
    .I2(n1546_31),
    .I3(w_vdp_enable) 
);
defparam n1551_s25.INIT=16'h0C0A;
  LUT2 n1551_s26 (
    .F(n1551_32),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]) 
);
defparam n1551_s26.INIT=4'h9;
  LUT3 n1552_s26 (
    .F(n1552_32),
    .I0(\vdp_command_processor.ff_nx_count [0]),
    .I1(n180_3),
    .I2(w_vdp_enable) 
);
defparam n1552_s26.INIT=8'h35;
  LUT3 n1554_s29 (
    .F(n1554_35),
    .I0(n945_2),
    .I1(n1141_1),
    .I2(ff_state[2]) 
);
defparam n1554_s29.INIT=8'hC5;
  LUT3 n1555_s27 (
    .F(n1555_31),
    .I0(n1555_33),
    .I1(n1555_34),
    .I2(n1546_31) 
);
defparam n1555_s27.INIT=8'hAC;
  LUT4 n1555_s28 (
    .F(n1555_32),
    .I0(n1142_1),
    .I1(n717_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1555_s28.INIT=16'h5F30;
  LUT4 n1556_s26 (
    .F(n1556_30),
    .I0(n1556_32),
    .I1(n1556_33),
    .I2(ff_r40r41_nx[8]),
    .I3(n1546_31) 
);
defparam n1556_s26.INIT=16'hC3AA;
  LUT4 n1556_s27 (
    .F(n1556_31),
    .I0(n1143_1),
    .I1(n718_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1556_s27.INIT=16'h5F30;
  LUT4 n1557_s26 (
    .F(n1557_30),
    .I0(n1557_32),
    .I1(ff_r40r41_nx[7]),
    .I2(n1557_33),
    .I3(n1546_31) 
);
defparam n1557_s26.INIT=16'hC355;
  LUT4 n1557_s27 (
    .F(n1557_31),
    .I0(n1144_1),
    .I1(n719_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1557_s27.INIT=16'h5F30;
  LUT3 n1558_s26 (
    .F(n1558_30),
    .I0(n1558_32),
    .I1(n1558_33),
    .I2(n1546_31) 
);
defparam n1558_s26.INIT=8'hA3;
  LUT4 n1558_s27 (
    .F(n1558_31),
    .I0(n1145_1),
    .I1(n720_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1558_s27.INIT=16'h5F30;
  LUT4 n1559_s26 (
    .F(n1559_30),
    .I0(n1559_32),
    .I1(n1559_33),
    .I2(ff_r40r41_nx[5]),
    .I3(n1546_31) 
);
defparam n1559_s26.INIT=16'hC3AA;
  LUT4 n1559_s27 (
    .F(n1559_31),
    .I0(n1146_1),
    .I1(n721_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1559_s27.INIT=16'h5F30;
  LUT4 n1560_s26 (
    .F(n1560_30),
    .I0(n1560_32),
    .I1(ff_r40r41_nx[4]),
    .I2(n1560_33),
    .I3(n1546_31) 
);
defparam n1560_s26.INIT=16'hC355;
  LUT4 n1560_s27 (
    .F(n1560_31),
    .I0(n1147_1),
    .I1(n722_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1560_s27.INIT=16'h5F30;
  LUT3 n1561_s26 (
    .F(n1561_30),
    .I0(n1561_32),
    .I1(n1561_33),
    .I2(n1546_31) 
);
defparam n1561_s26.INIT=8'hA3;
  LUT4 n1561_s27 (
    .F(n1561_31),
    .I0(n1148_1),
    .I1(n723_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1561_s27.INIT=16'h5F30;
  LUT4 n1562_s26 (
    .F(n1562_30),
    .I0(n1562_32),
    .I1(n1562_33),
    .I2(ff_r40r41_nx[2]),
    .I3(n1546_31) 
);
defparam n1562_s26.INIT=16'hC3AA;
  LUT4 n1562_s27 (
    .F(n1562_31),
    .I0(n1149_1),
    .I1(n724_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1562_s27.INIT=16'h5F30;
  LUT4 n1563_s27 (
    .F(n1563_31),
    .I0(n1563_33),
    .I1(ff_r40r41_nx[1]),
    .I2(ff_r40r41_nx[0]),
    .I3(n1546_31) 
);
defparam n1563_s27.INIT=16'h3C55;
  LUT4 n1563_s28 (
    .F(n1563_32),
    .I0(n725_1),
    .I1(n1150_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1563_s28.INIT=16'h305F;
  LUT3 n1575_s22 (
    .F(n1575_26),
    .I0(n958_1),
    .I1(ff_dx_tmp[8]),
    .I2(n1574_30) 
);
defparam n1575_s22.INIT=8'h35;
  LUT3 n1576_s22 (
    .F(n1576_26),
    .I0(ff_dx_tmp[7]),
    .I1(n959_1),
    .I2(n1574_30) 
);
defparam n1576_s22.INIT=8'h53;
  LUT3 n1577_s22 (
    .F(n1577_26),
    .I0(ff_dx_tmp[6]),
    .I1(n960_1),
    .I2(n1574_30) 
);
defparam n1577_s22.INIT=8'h53;
  LUT3 n1578_s22 (
    .F(n1578_26),
    .I0(ff_dx_tmp[5]),
    .I1(n961_1),
    .I2(n1574_30) 
);
defparam n1578_s22.INIT=8'h53;
  LUT3 n1579_s22 (
    .F(n1579_26),
    .I0(ff_dx_tmp[4]),
    .I1(n962_1),
    .I2(n1574_30) 
);
defparam n1579_s22.INIT=8'h53;
  LUT3 n1580_s22 (
    .F(n1580_26),
    .I0(ff_dx_tmp[3]),
    .I1(n963_1),
    .I2(n1574_30) 
);
defparam n1580_s22.INIT=8'h53;
  LUT3 n1581_s22 (
    .F(n1581_26),
    .I0(ff_dx_tmp[2]),
    .I1(n964_1),
    .I2(n1574_30) 
);
defparam n1581_s22.INIT=8'h53;
  LUT3 n1582_s22 (
    .F(n1582_26),
    .I0(ff_dx_tmp[1]),
    .I1(n965_1),
    .I2(n1574_30) 
);
defparam n1582_s22.INIT=8'h53;
  LUT3 n1583_s22 (
    .F(n1583_26),
    .I0(ff_dx_tmp[0]),
    .I1(n966_1),
    .I2(n1574_30) 
);
defparam n1583_s22.INIT=8'h53;
  LUT3 n2255_s2 (
    .F(n2255_5),
    .I0(w_vdpcmd_reg_num[1]),
    .I1(w_vdpcmd_reg_num[0]),
    .I2(n3494_8) 
);
defparam n2255_s2.INIT=8'h40;
  LUT2 n2280_s3 (
    .F(n2280_6),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]) 
);
defparam n2280_s3.INIT=4'h1;
  LUT2 n2298_s2 (
    .F(n2298_5),
    .I0(w_vdpcmd_reg_num[3]),
    .I1(w_vdpcmd_reg_num[2]) 
);
defparam n2298_s2.INIT=4'h4;
  LUT2 ff_vram_wr_req_s3 (
    .F(ff_vram_wr_req_7),
    .I0(w_vdp_enable),
    .I1(ff_r46_cmr_7_15) 
);
defparam ff_vram_wr_req_s3.INIT=4'h8;
  LUT2 ff_vram_wr_req_s4 (
    .F(ff_vram_wr_req_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_vram_wr_req_s4.INIT=4'h4;
  LUT2 ff_r34r35_sy_9_s3 (
    .F(ff_r34r35_sy_9_7),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]) 
);
defparam ff_r34r35_sy_9_s3.INIT=4'h9;
  LUT4 ff_r34r35_sy_9_s4 (
    .F(ff_r34r35_sy_9_8),
    .I0(\vdp_command_processor.ff_initializing ),
    .I1(ff_r34r35_sy_9_32),
    .I2(ff_r46_cmr_7_15),
    .I3(ff_r34r35_sy_9_11) 
);
defparam ff_r34r35_sy_9_s4.INIT=16'h4000;
  LUT4 ff_r34r35_sy_9_s5 (
    .F(ff_r34r35_sy_9_9),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n3494_4),
    .I3(ff_r42r43_ny_9_7) 
);
defparam ff_r34r35_sy_9_s5.INIT=16'h0100;
  LUT4 ff_r34r35_sy_7_s3 (
    .F(ff_r34r35_sy_7_7),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n3494_4),
    .I3(ff_r42r43_ny_7_7) 
);
defparam ff_r34r35_sy_7_s3.INIT=16'h0100;
  LUT2 ff_r42r43_ny_9_s3 (
    .F(ff_r42r43_ny_9_7),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]) 
);
defparam ff_r42r43_ny_9_s3.INIT=4'h8;
  LUT2 ff_r42r43_ny_7_s3 (
    .F(ff_r42r43_ny_7_7),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]) 
);
defparam ff_r42r43_ny_7_s3.INIT=4'h4;
  LUT4 ff_r46_cmr_7_s6 (
    .F(ff_r46_cmr_7_8),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n3494_4),
    .I3(ff_r42r43_ny_7_7) 
);
defparam ff_r46_cmr_7_s6.INIT=16'h0800;
  LUT2 ff_vram_rd_req_s5 (
    .F(ff_vram_rd_req_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_vram_rd_req_s5.INIT=4'h1;
  LUT4 \vdp_command_processor.ff_initializing_s4  (
    .F(\vdp_command_processor.ff_initializing_8 ),
    .I0(ff_vdpcmd_start),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(n1544_33) 
);
defparam \vdp_command_processor.ff_initializing_s4 .INIT=16'h0E00;
  LUT4 ff_r38r39_dy_9_s4 (
    .F(ff_r38r39_dy_9_9),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(n3494_8),
    .I3(n2298_5) 
);
defparam ff_r38r39_dy_9_s4.INIT=16'h8000;
  LUT4 ff_r38r39_dy_9_s5 (
    .F(ff_r38r39_dy_9_10),
    .I0(ff_r38r39_dy_9_12),
    .I1(ff_r34r35_sy_9_11),
    .I2(ff_state[3]),
    .I3(n3494_4) 
);
defparam ff_r38r39_dy_9_s5.INIT=16'h0700;
  LUT4 ff_r38r39_dy_7_s4 (
    .F(ff_r38r39_dy_7_9),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(n3494_8),
    .I3(n2298_5) 
);
defparam ff_r38r39_dy_7_s4.INIT=16'h4000;
  LUT2 ff_s8s9_sx_tmp_10_s6 (
    .F(ff_s8s9_sx_tmp_10_11),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam ff_s8s9_sx_tmp_10_s6.INIT=4'h8;
  LUT4 ff_s8s9_sx_tmp_10_s7 (
    .F(ff_s8s9_sx_tmp_10_12),
    .I0(ff_s8s9_sx_tmp_10_13),
    .I1(ff_s8s9_sx_tmp_10_14),
    .I2(ff_state[3]),
    .I3(ff_nx_tmp_9_16) 
);
defparam ff_s8s9_sx_tmp_10_s7.INIT=16'hBC00;
  LUT3 ff_s8s9_sx_tmp_9_s6 (
    .F(ff_s8s9_sx_tmp_9_11),
    .I0(ff_r34r35_sy_9_11),
    .I1(\vdp_command_processor.ff_initializing ),
    .I2(ff_state[0]) 
);
defparam ff_s8s9_sx_tmp_9_s6.INIT=8'hD0;
  LUT4 ff_s8s9_sx_tmp_9_s7 (
    .F(ff_s8s9_sx_tmp_9_12),
    .I0(ff_vram_rd_req_8),
    .I1(ff_s8s9_sx_tmp[10]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_s8s9_sx_tmp_9_s7.INIT=16'h700F;
  LUT4 ff_dx_tmp_9_s6 (
    .F(ff_dx_tmp_9_11),
    .I0(ff_dx_tmp_9_12),
    .I1(n1541_31),
    .I2(ff_r46_cmr_7_9),
    .I3(ff_dx_tmp_9_13) 
);
defparam ff_dx_tmp_9_s6.INIT=16'h007F;
  LUT4 ff_nx_tmp_9_s6 (
    .F(ff_nx_tmp_9_11),
    .I0(ff_nx_tmp_9_13),
    .I1(ff_state[0]),
    .I2(ff_nx_tmp_9_14),
    .I3(ff_state[3]) 
);
defparam ff_nx_tmp_9_s6.INIT=16'hBBF0;
  LUT4 ff_vram_wdata_7_s7 (
    .F(ff_vram_wdata_7_10),
    .I0(ff_vram_wdata_7_37),
    .I1(n1542_31),
    .I2(ff_vram_wr_req_7),
    .I3(ff_vram_wdata_7_14) 
);
defparam ff_vram_wdata_7_s7.INIT=16'hE000;
  LUT4 ff_state_1_s7 (
    .F(ff_state_1_12),
    .I0(n1527_36),
    .I1(ff_state_1_20),
    .I2(ff_state[1]),
    .I3(ff_state_2_15) 
);
defparam ff_state_1_s7.INIT=16'h7077;
  LUT4 ff_state_1_s8 (
    .F(ff_state_1_13),
    .I0(n3494_4),
    .I1(ff_dx_tmp_9_12),
    .I2(n1541_31),
    .I3(ff_r46_cmr_7_9) 
);
defparam ff_state_1_s8.INIT=16'h2000;
  LUT4 ff_state_1_s9 (
    .F(ff_state_1_14),
    .I0(ff_r46_cmr_7_8),
    .I1(ff_r46_cmr_7_15),
    .I2(ff_state_1_16),
    .I3(w_vdp_enable) 
);
defparam ff_state_1_s9.INIT=16'h0E00;
  LUT4 ff_state_0_s8 (
    .F(ff_state_0_13),
    .I0(ff_state_0_14),
    .I1(n3494_4),
    .I2(ff_vram_rd_req_8),
    .I3(ff_state_0_15) 
);
defparam ff_state_0_s8.INIT=16'h0004;
  LUT4 n1788_s12 (
    .F(n1788_17),
    .I0(ff_state[1]),
    .I1(ff_vram_wdata_7_11),
    .I2(n1788_19),
    .I3(n1544_33) 
);
defparam n1788_s12.INIT=16'hEF00;
  LUT3 n1788_s13 (
    .F(n1788_18),
    .I0(n1788_20),
    .I1(n1788_21),
    .I2(n1788_25) 
);
defparam n1788_s13.INIT=8'h0D;
  LUT4 n1574_s24 (
    .F(n1574_30),
    .I0(w_current_vdp_command[5]),
    .I1(ff_r45_mm),
    .I2(ff_state[2]),
    .I3(n1546_34) 
);
defparam n1574_s24.INIT=16'h0D00;
  LUT3 n1790_s8 (
    .F(n1790_13),
    .I0(ff_r34r35_sy_9_11),
    .I1(ff_state[1]),
    .I2(n1788_25) 
);
defparam n1790_s8.INIT=8'hB0;
  LUT4 n1790_s9 (
    .F(n1790_14),
    .I0(n1331_21),
    .I1(ff_vram_wdata_7_11),
    .I2(ff_state[0]),
    .I3(\vdp_command_processor.ff_initializing_8 ) 
);
defparam n1790_s9.INIT=16'hEF00;
  LUT4 n1790_s10 (
    .F(n1790_15),
    .I0(n1790_16),
    .I1(n1790_17),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1790_s10.INIT=16'hFACF;
  LUT4 n1789_s7 (
    .F(n1789_12),
    .I0(ff_vram_wdata_7_11),
    .I1(n1789_14),
    .I2(n1789_15),
    .I3(n1789_16) 
);
defparam n1789_s7.INIT=16'h1F00;
  LUT4 n1789_s8 (
    .F(n1789_13),
    .I0(ff_r34r35_sy_9_11),
    .I1(n1789_17),
    .I2(ff_state[0]),
    .I3(n1789_23) 
);
defparam n1789_s8.INIT=16'h3E00;
  LUT2 n1787_s7 (
    .F(n1787_12),
    .I0(ff_state[1]),
    .I1(ff_state[3]) 
);
defparam n1787_s7.INIT=4'h8;
  LUT4 n1787_s8 (
    .F(n1787_13),
    .I0(ff_r34r35_sy_9_11),
    .I1(n1546_34),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1787_s8.INIT=16'h0ACF;
  LUT4 n1787_s9 (
    .F(n1787_14),
    .I0(ff_vram_wdata_7_11),
    .I1(n1787_15),
    .I2(n1789_15),
    .I3(n1787_16) 
);
defparam n1787_s9.INIT=16'h1F00;
  LUT2 n1786_s2 (
    .F(n1786_7),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[2]) 
);
defparam n1786_s2.INIT=4'h4;
  LUT3 n316_s3 (
    .F(n316_8),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[2]) 
);
defparam n316_s3.INIT=8'hD3;
  LUT4 n1646_s4 (
    .F(n1646_9),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n3494_4),
    .I3(n2280_6) 
);
defparam n1646_s4.INIT=16'h0800;
  LUT4 ff_r44_clr_7_s7 (
    .F(ff_r44_clr_7_12),
    .I0(ff_vram_wdata_7_11),
    .I1(ff_vram_wdata_7_12),
    .I2(n1544_33),
    .I3(ff_r44_clr_7_14) 
);
defparam ff_r44_clr_7_s7.INIT=16'hBF00;
  LUT4 ff_r44_clr_7_s8 (
    .F(ff_r44_clr_7_13),
    .I0(ff_r34r35_sy_9_11),
    .I1(ff_vram_wr_req_8),
    .I2(ff_r44_clr_7_23),
    .I3(ff_r44_clr_7_16) 
);
defparam ff_r44_clr_7_s8.INIT=16'h4F00;
  LUT3 n311_s2 (
    .F(n311_5),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]) 
);
defparam n311_s2.INIT=8'h14;
  LUT4 n1806_s2 (
    .F(n1806_5),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[3]),
    .I2(ff_r42r43_ny[4]),
    .I3(ff_r42r43_ny[5]) 
);
defparam n1806_s2.INIT=16'h0001;
  LUT3 n1969_s3 (
    .F(n1969_6),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[2]) 
);
defparam n1969_s3.INIT=8'hE3;
  LUT3 n1976_s3 (
    .F(n1976_6),
    .I0(n1595_22),
    .I1(\vdp_command_processor.ff_current_x [7]),
    .I2(n1969_4) 
);
defparam n1976_s3.INIT=8'h53;
  LUT3 n1982_s3 (
    .F(n1982_6),
    .I0(n1601_22),
    .I1(\vdp_command_processor.ff_current_x [1]),
    .I2(n1969_4) 
);
defparam n1982_s3.INIT=8'hAC;
  LUT2 n1527_s32 (
    .F(n1527_36),
    .I0(ff_state[3]),
    .I1(ff_state[2]) 
);
defparam n1527_s32.INIT=4'h4;
  LUT3 n1535_s32 (
    .F(n1535_36),
    .I0(n1535_43),
    .I1(ff_r46_cmr[2]),
    .I2(n1535_44) 
);
defparam n1535_s32.INIT=8'h02;
  LUT4 n1535_s33 (
    .F(n1535_37),
    .I0(n1535_44),
    .I1(n1535_45),
    .I2(ff_r46_cmr[2]),
    .I3(n313_3) 
);
defparam n1535_s33.INIT=16'h3F45;
  LUT2 n1535_s34 (
    .F(n1535_38),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(\vdp_command_processor.ff_read_x_low [1]) 
);
defparam n1535_s34.INIT=4'h1;
  LUT3 n1535_s35 (
    .F(n1535_39),
    .I0(w_vdpcmd_vram_rdata[7]),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(n190_4) 
);
defparam n1535_s35.INIT=8'h40;
  LUT4 n1535_s36 (
    .F(n1535_40),
    .I0(n1535_46),
    .I1(n1535_44),
    .I2(w_vdpcmd_vram_rdata[7]),
    .I3(n311_7) 
);
defparam n1535_s36.INIT=16'h1E00;
  LUT4 n1535_s37 (
    .F(n1535_41),
    .I0(n1535_47),
    .I1(w_vdpcmd_vram_rdata[7]),
    .I2(n575_15),
    .I3(n1535_44) 
);
defparam n1535_s37.INIT=16'h030A;
  LUT4 n1535_s38 (
    .F(n1535_42),
    .I0(w_vdpcmd_vram_rdata[7]),
    .I1(n1535_48),
    .I2(w_vdpcmd_vram_wdata[7]),
    .I3(n1535_49) 
);
defparam n1535_s38.INIT=16'h0777;
  LUT3 n1536_s30 (
    .F(n1536_34),
    .I0(ff_r46_cmr[2]),
    .I1(n1535_44),
    .I2(n1536_40) 
);
defparam n1536_s30.INIT=8'h01;
  LUT4 n1536_s31 (
    .F(n1536_35),
    .I0(n314_3),
    .I1(n1535_44),
    .I2(n1536_41),
    .I3(ff_r46_cmr[2]) 
);
defparam n1536_s31.INIT=16'h0BBB;
  LUT4 n1536_s32 (
    .F(n1536_36),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(n1535_44),
    .I2(w_vdpcmd_vram_rdata[6]),
    .I3(n190_4) 
);
defparam n1536_s32.INIT=16'h1F00;
  LUT4 n1536_s33 (
    .F(n1536_37),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(n1535_44),
    .I2(n1536_42),
    .I3(n1536_43) 
);
defparam n1536_s33.INIT=16'h0100;
  LUT4 n1536_s34 (
    .F(n1536_38),
    .I0(n1536_44),
    .I1(w_vdpcmd_vram_rdata[6]),
    .I2(n575_15),
    .I3(n1535_44) 
);
defparam n1536_s34.INIT=16'h030A;
  LUT4 n1536_s35 (
    .F(n1536_39),
    .I0(n575_15),
    .I1(n1536_45),
    .I2(n1542_36),
    .I3(w_vdpcmd_vram_rdata[6]) 
);
defparam n1536_s35.INIT=16'hACF3;
  LUT4 n1537_s32 (
    .F(n1537_36),
    .I0(\vdp_command_processor.ff_read_x_low [1]),
    .I1(n227_7),
    .I2(n190_4),
    .I3(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n1537_s32.INIT=16'h0733;
  LUT4 n1537_s33 (
    .F(n1537_37),
    .I0(n1537_40),
    .I1(w_vdpcmd_vram_rdata[5]),
    .I2(n575_15),
    .I3(n1535_44) 
);
defparam n1537_s33.INIT=16'h0305;
  LUT4 n1537_s34 (
    .F(n1537_38),
    .I0(n1535_49),
    .I1(w_vdpcmd_vram_wdata[5]),
    .I2(w_vdpcmd_vram_rdata[5]),
    .I3(n1535_48) 
);
defparam n1537_s34.INIT=16'h0777;
  LUT3 n1538_s31 (
    .F(n1538_35),
    .I0(w_vdpcmd_vram_rdata[4]),
    .I1(\vdp_command_processor.ff_read_x_low [1]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n1538_s31.INIT=8'h45;
  LUT4 n1538_s32 (
    .F(n1538_36),
    .I0(n1538_38),
    .I1(n1535_44),
    .I2(n575_15),
    .I3(w_vdpcmd_vram_rdata[4]) 
);
defparam n1538_s32.INIT=16'h010E;
  LUT4 n1538_s33 (
    .F(n1538_37),
    .I0(n1535_49),
    .I1(w_vdpcmd_vram_wdata[4]),
    .I2(w_vdpcmd_vram_rdata[4]),
    .I3(n1535_48) 
);
defparam n1538_s33.INIT=16'h0777;
  LUT3 n1539_s31 (
    .F(n1539_35),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(n190_4),
    .I2(\vdp_command_processor.ff_read_x_low [1]) 
);
defparam n1539_s31.INIT=8'h10;
  LUT4 n1539_s32 (
    .F(n1539_36),
    .I0(n1539_38),
    .I1(n311_3),
    .I2(n1535_44),
    .I3(n1539_39) 
);
defparam n1539_s32.INIT=16'h3730;
  LUT3 n1539_s33 (
    .F(n1539_37),
    .I0(n311_3),
    .I1(n1539_40),
    .I2(n1542_36) 
);
defparam n1539_s33.INIT=8'h53;
  LUT4 n1540_s30 (
    .F(n1540_34),
    .I0(n1536_42),
    .I1(n1536_43),
    .I2(n312_3),
    .I3(n1535_44) 
);
defparam n1540_s30.INIT=16'h0FBB;
  LUT3 n1541_s30 (
    .F(n1541_34),
    .I0(n313_3),
    .I1(n1541_35),
    .I2(n1542_36) 
);
defparam n1541_s30.INIT=8'h53;
  LUT4 n1542_s30 (
    .F(n1542_34),
    .I0(n1537_39),
    .I1(w_vdpcmd_vram_rdata[0]),
    .I2(n1539_44),
    .I3(n1541_31) 
);
defparam n1542_s30.INIT=16'hBF00;
  LUT3 n1542_s31 (
    .F(n1542_35),
    .I0(w_vdpcmd_vram_wdata[0]),
    .I1(w_vdpcmd_vram_rdata[0]),
    .I2(n1535_49) 
);
defparam n1542_s31.INIT=8'hAC;
  LUT4 n1542_s32 (
    .F(n1542_36),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1542_s32.INIT=16'h1000;
  LUT4 n1543_s29 (
    .F(n1543_35),
    .I0(ff_nx_tmp[6]),
    .I1(ff_nx_tmp[7]),
    .I2(ff_nx_tmp[8]),
    .I3(n1545_36) 
);
defparam n1543_s29.INIT=16'h0100;
  LUT4 n1543_s30 (
    .F(n1543_36),
    .I0(ff_nx_tmp[6]),
    .I1(ff_nx_tmp[7]),
    .I2(ff_nx_tmp[8]),
    .I3(n1544_34) 
);
defparam n1543_s30.INIT=16'h8000;
  LUT3 n1544_s28 (
    .F(n1544_34),
    .I0(ff_nx_tmp[4]),
    .I1(ff_nx_tmp[5]),
    .I2(n1547_35) 
);
defparam n1544_s28.INIT=8'h80;
  LUT3 n1546_s28 (
    .F(n1546_34),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]) 
);
defparam n1546_s28.INIT=8'h40;
  LUT4 n1546_s29 (
    .F(n1546_35),
    .I0(n1544_34),
    .I1(n1545_36),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1546_s29.INIT=16'hACC3;
  LUT4 n1547_s29 (
    .F(n1547_35),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(ff_nx_tmp[3]) 
);
defparam n1547_s29.INIT=16'h8000;
  LUT4 n1547_s30 (
    .F(n1547_36),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(ff_nx_tmp[3]) 
);
defparam n1547_s30.INIT=16'h0001;
  LUT4 n1555_s29 (
    .F(n1555_33),
    .I0(ff_r40r41_nx[8]),
    .I1(ff_r40r41_nx[7]),
    .I2(n1557_33),
    .I3(ff_r40r41_nx[9]) 
);
defparam n1555_s29.INIT=16'h10EF;
  LUT3 n1555_s30 (
    .F(n1555_34),
    .I0(ff_r36r37_dx[8]),
    .I1(ff_r32r33_sx[8]),
    .I2(n1555_35) 
);
defparam n1555_s30.INIT=8'h53;
  LUT3 n1556_s28 (
    .F(n1556_32),
    .I0(ff_r36r37_dx[7]),
    .I1(ff_r32r33_sx[7]),
    .I2(n1555_35) 
);
defparam n1556_s28.INIT=8'h53;
  LUT2 n1556_s29 (
    .F(n1556_33),
    .I0(ff_r40r41_nx[7]),
    .I1(n1557_33) 
);
defparam n1556_s29.INIT=4'h4;
  LUT3 n1557_s28 (
    .F(n1557_32),
    .I0(ff_r36r37_dx[6]),
    .I1(ff_r32r33_sx[6]),
    .I2(n1555_35) 
);
defparam n1557_s28.INIT=8'hAC;
  LUT4 n1557_s29 (
    .F(n1557_33),
    .I0(ff_r40r41_nx[6]),
    .I1(ff_r40r41_nx[5]),
    .I2(ff_r40r41_nx[4]),
    .I3(n1560_33) 
);
defparam n1557_s29.INIT=16'h0100;
  LUT4 n1558_s28 (
    .F(n1558_32),
    .I0(ff_r40r41_nx[5]),
    .I1(ff_r40r41_nx[4]),
    .I2(n1560_33),
    .I3(ff_r40r41_nx[6]) 
);
defparam n1558_s28.INIT=16'h10EF;
  LUT3 n1558_s29 (
    .F(n1558_33),
    .I0(ff_r36r37_dx[5]),
    .I1(ff_r32r33_sx[5]),
    .I2(n1555_35) 
);
defparam n1558_s29.INIT=8'hAC;
  LUT3 n1559_s28 (
    .F(n1559_32),
    .I0(ff_r36r37_dx[4]),
    .I1(ff_r32r33_sx[4]),
    .I2(n1555_35) 
);
defparam n1559_s28.INIT=8'h53;
  LUT2 n1559_s29 (
    .F(n1559_33),
    .I0(ff_r40r41_nx[4]),
    .I1(n1560_33) 
);
defparam n1559_s29.INIT=4'h4;
  LUT3 n1560_s28 (
    .F(n1560_32),
    .I0(ff_r36r37_dx[3]),
    .I1(ff_r32r33_sx[3]),
    .I2(n1555_35) 
);
defparam n1560_s28.INIT=8'hAC;
  LUT4 n1560_s29 (
    .F(n1560_33),
    .I0(ff_r40r41_nx[3]),
    .I1(ff_r40r41_nx[2]),
    .I2(ff_r40r41_nx[1]),
    .I3(ff_r40r41_nx[0]) 
);
defparam n1560_s29.INIT=16'h0001;
  LUT4 n1561_s28 (
    .F(n1561_32),
    .I0(ff_r40r41_nx[2]),
    .I1(ff_r40r41_nx[1]),
    .I2(ff_r40r41_nx[0]),
    .I3(ff_r40r41_nx[3]) 
);
defparam n1561_s28.INIT=16'h01FE;
  LUT3 n1561_s29 (
    .F(n1561_33),
    .I0(ff_r36r37_dx[2]),
    .I1(ff_r32r33_sx[2]),
    .I2(n1555_35) 
);
defparam n1561_s29.INIT=8'hAC;
  LUT3 n1562_s28 (
    .F(n1562_32),
    .I0(ff_r36r37_dx[1]),
    .I1(ff_r32r33_sx[1]),
    .I2(n1555_35) 
);
defparam n1562_s28.INIT=8'h53;
  LUT2 n1562_s29 (
    .F(n1562_33),
    .I0(ff_r40r41_nx[1]),
    .I1(ff_r40r41_nx[0]) 
);
defparam n1562_s29.INIT=4'h1;
  LUT3 n1563_s29 (
    .F(n1563_33),
    .I0(ff_r36r37_dx[0]),
    .I1(ff_r32r33_sx[0]),
    .I2(n1555_35) 
);
defparam n1563_s29.INIT=8'hAC;
  LUT4 ff_r34r35_sy_9_s7 (
    .F(ff_r34r35_sy_9_11),
    .I0(ff_r34r35_sy_9_12),
    .I1(ff_r34r35_sy_9_13),
    .I2(ff_r34r35_sy_9_14),
    .I3(ff_r34r35_sy_9_15) 
);
defparam ff_r34r35_sy_9_s7.INIT=16'hEEE0;
  LUT2 ff_r46_cmr_7_s7 (
    .F(ff_r46_cmr_7_9),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_r46_cmr_7_s7.INIT=4'h8;
  LUT4 ff_s2_tr_s4 (
    .F(ff_s2_tr_8),
    .I0(n1535_49),
    .I1(ff_vram_wdata_7_37),
    .I2(ff_vram_wr_req_8),
    .I3(ff_state[2]) 
);
defparam ff_s2_tr_s4.INIT=16'h770F;
  LUT3 ff_r38r39_dy_9_s7 (
    .F(ff_r38r39_dy_9_12),
    .I0(\vdp_command_processor.ff_initializing ),
    .I1(n1535_49),
    .I2(n1789_15) 
);
defparam ff_r38r39_dy_9_s7.INIT=8'h10;
  LUT4 ff_r38r39_dy_9_s8 (
    .F(ff_r38r39_dy_9_13),
    .I0(ff_s8s9_sx_tmp_10_13),
    .I1(ff_r38r39_dy_9_16),
    .I2(ff_state[2]),
    .I3(ff_r45_mm) 
);
defparam ff_r38r39_dy_9_s8.INIT=16'hF53F;
  LUT4 ff_s8s9_sx_tmp_10_s8 (
    .F(ff_s8s9_sx_tmp_10_13),
    .I0(ff_dx_tmp_9_12),
    .I1(w_current_vdp_command[5]),
    .I2(n1546_34),
    .I3(ff_r46_cmr_7_9) 
);
defparam ff_s8s9_sx_tmp_10_s8.INIT=16'h8000;
  LUT4 ff_s8s9_sx_tmp_10_s9 (
    .F(ff_s8s9_sx_tmp_10_14),
    .I0(ff_state[1]),
    .I1(ff_s8s9_sx_tmp_10_19),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam ff_s8s9_sx_tmp_10_s9.INIT=16'h0CF5;
  LUT2 ff_dx_tmp_9_s7 (
    .F(ff_dx_tmp_9_12),
    .I0(w_vdpcmd_vram_write_ack),
    .I1(ff_vram_wr_req) 
);
defparam ff_dx_tmp_9_s7.INIT=4'h9;
  LUT4 ff_dx_tmp_9_s8 (
    .F(ff_dx_tmp_9_13),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(ff_r45_mm),
    .I2(ff_s8s9_sx_tmp_10_11),
    .I3(ff_vram_rd_req_8) 
);
defparam ff_dx_tmp_9_s8.INIT=16'h8000;
  LUT4 ff_nx_tmp_9_s8 (
    .F(ff_nx_tmp_9_13),
    .I0(ff_dx_tmp_9_12),
    .I1(n1546_34),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam ff_nx_tmp_9_s8.INIT=16'hFD0F;
  LUT4 ff_nx_tmp_9_s9 (
    .F(ff_nx_tmp_9_14),
    .I0(n1535_49),
    .I1(ff_vram_wdata_7_37),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam ff_nx_tmp_9_s9.INIT=16'h77F0;
  LUT4 ff_vram_wdata_7_s8 (
    .F(ff_vram_wdata_7_11),
    .I0(ff_r34r35_sy_9_13),
    .I1(ff_r34r35_sy_9_12),
    .I2(ff_vram_wdata_7_15),
    .I3(ff_vram_wdata_7_16) 
);
defparam ff_vram_wdata_7_s8.INIT=16'h0E00;
  LUT2 ff_vram_wdata_7_s9 (
    .F(ff_vram_wdata_7_12),
    .I0(ff_state[1]),
    .I1(ff_state[0]) 
);
defparam ff_vram_wdata_7_s9.INIT=4'h4;
  LUT4 ff_vram_wdata_7_s11 (
    .F(ff_vram_wdata_7_14),
    .I0(ff_vram_wdata_7_31),
    .I1(ff_vram_wdata_7_18),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam ff_vram_wdata_7_s11.INIT=16'hAFF3;
  LUT4 ff_state_1_s11 (
    .F(ff_state_1_16),
    .I0(n3494_4),
    .I1(ff_s2_tr),
    .I2(ff_state[1]),
    .I3(n1544_33) 
);
defparam ff_state_1_s11.INIT=16'h8000;
  LUT3 ff_state_0_s9 (
    .F(ff_state_0_14),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam ff_state_0_s9.INIT=8'hE3;
  LUT2 ff_state_0_s10 (
    .F(ff_state_0_15),
    .I0(w_vdpcmd_vram_read_ack),
    .I1(w_vdpcmd_vram_read_req) 
);
defparam ff_state_0_s10.INIT=4'h9;
  LUT4 n1788_s14 (
    .F(n1788_19),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[4]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1788_s14.INIT=16'hD388;
  LUT4 n1788_s15 (
    .F(n1788_20),
    .I0(ff_state_0_15),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[1]) 
);
defparam n1788_s15.INIT=16'hCA03;
  LUT3 n1788_s16 (
    .F(n1788_21),
    .I0(n1546_34),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n1788_s16.INIT=8'hD3;
  LUT4 n1790_s11 (
    .F(n1790_16),
    .I0(n1535_49),
    .I1(ff_state[0]),
    .I2(n1790_18),
    .I3(n1790_19) 
);
defparam n1790_s11.INIT=16'h004F;
  LUT4 n1790_s12 (
    .F(n1790_17),
    .I0(w_current_vdp_command[5]),
    .I1(n1546_34),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1790_s12.INIT=16'h8F00;
  LUT4 n1789_s9 (
    .F(n1789_14),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1789_s9.INIT=16'hB433;
  LUT3 n1789_s10 (
    .F(n1789_15),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]) 
);
defparam n1789_s10.INIT=8'h10;
  LUT4 n1789_s11 (
    .F(n1789_16),
    .I0(w_current_vdp_command[6]),
    .I1(ff_state[2]),
    .I2(n1789_19),
    .I3(ff_state[1]) 
);
defparam n1789_s11.INIT=16'h31F3;
  LUT4 n1789_s12 (
    .F(n1789_17),
    .I0(n1789_20),
    .I1(n1788_23),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1789_s12.INIT=16'h3C5F;
  LUT4 n1787_s10 (
    .F(n1787_15),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1787_s10.INIT=16'h03F5;
  LUT4 n1787_s11 (
    .F(n1787_16),
    .I0(n1535_49),
    .I1(n1787_17),
    .I2(ff_state[3]),
    .I3(ff_state[1]) 
);
defparam n1787_s11.INIT=16'h030E;
  LUT4 ff_r44_clr_7_s9 (
    .F(ff_r44_clr_7_14),
    .I0(ff_r44_clr_7_17),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(n3494_4) 
);
defparam ff_r44_clr_7_s9.INIT=16'h1F00;
  LUT3 ff_r44_clr_7_s11 (
    .F(ff_r44_clr_7_16),
    .I0(n1646_9),
    .I1(ff_r46_cmr_7_15),
    .I2(w_vdp_enable) 
);
defparam ff_r44_clr_7_s11.INIT=8'hE0;
  LUT4 n1535_s39 (
    .F(n1535_43),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(n313_3),
    .I3(n1535_61) 
);
defparam n1535_s39.INIT=16'h823F;
  LUT4 n1535_s40 (
    .F(n1535_44),
    .I0(n1535_51),
    .I1(n1535_52),
    .I2(n1535_53),
    .I3(n1535_54) 
);
defparam n1535_s40.INIT=16'h0B00;
  LUT4 n1535_s41 (
    .F(n1535_45),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(n313_3),
    .I3(n1535_61) 
);
defparam n1535_s41.INIT=16'h1001;
  LUT4 n1535_s42 (
    .F(n1535_46),
    .I0(w_vdpcmd_vram_rdata[7]),
    .I1(ff_r46_cmr[1]),
    .I2(ff_r46_cmr[0]),
    .I3(n1535_55) 
);
defparam n1535_s42.INIT=16'h1DFA;
  LUT4 n1535_s43 (
    .F(n1535_47),
    .I0(n315_9),
    .I1(n1535_56),
    .I2(ff_r46_cmr[1]),
    .I3(ff_r46_cmr[0]) 
);
defparam n1535_s43.INIT=16'h9D43;
  LUT3 n1535_s44 (
    .F(n1535_48),
    .I0(n1542_36),
    .I1(n575_15),
    .I2(n1535_49) 
);
defparam n1535_s44.INIT=8'h07;
  LUT4 n1535_s45 (
    .F(n1535_49),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1535_s45.INIT=16'h1000;
  LUT4 n1536_s36 (
    .F(n1536_40),
    .I0(ff_r46_cmr[0]),
    .I1(n1536_52),
    .I2(ff_r46_cmr[1]),
    .I3(n314_3) 
);
defparam n1536_s36.INIT=16'h7CC4;
  LUT4 n1536_s37 (
    .F(n1536_41),
    .I0(n1536_52),
    .I1(n314_3),
    .I2(ff_r46_cmr[0]),
    .I3(ff_r46_cmr[1]) 
);
defparam n1536_s37.INIT=16'h333A;
  LUT4 n1536_s38 (
    .F(n1536_42),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(ff_r46_cmr[2]),
    .I3(n1536_47) 
);
defparam n1536_s38.INIT=16'h1003;
  LUT4 n1536_s39 (
    .F(n1536_43),
    .I0(n312_7),
    .I1(n312_5),
    .I2(n1536_48),
    .I3(ff_r46_cmr[0]) 
);
defparam n1536_s39.INIT=16'h1EEF;
  LUT4 n1536_s40 (
    .F(n1536_44),
    .I0(ff_r46_cmr[0]),
    .I1(n1536_49),
    .I2(n316_10),
    .I3(ff_r46_cmr[1]) 
);
defparam n1536_s40.INIT=16'h2C3B;
  LUT3 n1536_s41 (
    .F(n1536_45),
    .I0(w_vdpcmd_vram_rdata[6]),
    .I1(w_vdpcmd_vram_wdata[6]),
    .I2(n1535_49) 
);
defparam n1536_s41.INIT=8'h60;
  LUT2 n1537_s35 (
    .F(n1537_39),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(\vdp_command_processor.ff_read_x_low [1]) 
);
defparam n1537_s35.INIT=4'h8;
  LUT4 n1537_s36 (
    .F(n1537_40),
    .I0(ff_r46_cmr[1]),
    .I1(w_vdpcmd_vram_rdata[5]),
    .I2(ff_r46_cmr[0]),
    .I3(n1537_41) 
);
defparam n1537_s36.INIT=16'h28CF;
  LUT4 n1538_s34 (
    .F(n1538_38),
    .I0(w_vdpcmd_vram_rdata[4]),
    .I1(ff_r46_cmr[1]),
    .I2(ff_r46_cmr[0]),
    .I3(n1538_39) 
);
defparam n1538_s34.INIT=16'h3ADD;
  LUT2 n1539_s34 (
    .F(n1539_38),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]) 
);
defparam n1539_s34.INIT=4'h4;
  LUT4 n1539_s35 (
    .F(n1539_39),
    .I0(ff_r46_cmr[1]),
    .I1(w_vdpcmd_vram_rdata[3]),
    .I2(ff_r46_cmr[0]),
    .I3(n1535_55) 
);
defparam n1539_s35.INIT=16'hDF30;
  LUT3 n1539_s36 (
    .F(n1539_40),
    .I0(w_vdpcmd_vram_wdata[3]),
    .I1(w_vdpcmd_vram_rdata[3]),
    .I2(n1535_49) 
);
defparam n1539_s36.INIT=8'hAC;
  LUT3 n1540_s32 (
    .F(n1540_36),
    .I0(w_vdpcmd_vram_wdata[2]),
    .I1(w_vdpcmd_vram_rdata[2]),
    .I2(n1535_49) 
);
defparam n1540_s32.INIT=8'hAC;
  LUT3 n1541_s31 (
    .F(n1541_35),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(w_vdpcmd_vram_rdata[1]),
    .I2(n1535_49) 
);
defparam n1541_s31.INIT=8'hAC;
  LUT2 n1545_s28 (
    .F(n1545_34),
    .I0(ff_nx_tmp[4]),
    .I1(ff_nx_tmp[5]) 
);
defparam n1545_s28.INIT=4'h1;
  LUT4 n1555_s31 (
    .F(n1555_35),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1555_s31.INIT=16'h4000;
  LUT4 ff_r34r35_sy_9_s8 (
    .F(ff_r34r35_sy_9_12),
    .I0(ff_r34r35_sy_9_16),
    .I1(ff_r34r35_sy_9_17),
    .I2(w_vdp_mode_is_highres),
    .I3(w_vdp_enable) 
);
defparam ff_r34r35_sy_9_s8.INIT=16'h5322;
  LUT4 ff_r34r35_sy_9_s9 (
    .F(ff_r34r35_sy_9_13),
    .I0(ff_r34r35_sy_9_18),
    .I1(ff_r34r35_sy_9_19),
    .I2(ff_r34r35_sy_9_20),
    .I3(ff_r34r35_sy_9_28) 
);
defparam ff_r34r35_sy_9_s9.INIT=16'h004F;
  LUT2 ff_r34r35_sy_9_s10 (
    .F(ff_r34r35_sy_9_14),
    .I0(n1555_35),
    .I1(ff_r34r35_sy_9_22) 
);
defparam ff_r34r35_sy_9_s10.INIT=4'h1;
  LUT4 ff_r34r35_sy_9_s11 (
    .F(ff_r34r35_sy_9_15),
    .I0(ff_r34r35_sy_9_23),
    .I1(ff_r34r35_sy_9_24),
    .I2(w_vdp_mode_is_highres),
    .I3(w_vdp_enable) 
);
defparam ff_r34r35_sy_9_s11.INIT=16'h5322;
  LUT4 ff_vram_wdata_7_s12 (
    .F(ff_vram_wdata_7_15),
    .I0(ff_vram_wdata_7_19),
    .I1(ff_vram_wdata_7_20),
    .I2(ff_r45_diy),
    .I3(ff_vram_wdata_7_21) 
);
defparam ff_vram_wdata_7_s12.INIT=16'h001F;
  LUT4 ff_vram_wdata_7_s13 (
    .F(ff_vram_wdata_7_16),
    .I0(n1555_35),
    .I1(ff_r34r35_sy_9_22),
    .I2(ff_r34r35_sy_9_15),
    .I3(\vdp_command_processor.ff_initializing ) 
);
defparam ff_vram_wdata_7_s13.INIT=16'h00F1;
  LUT2 ff_vram_wdata_7_s15 (
    .F(ff_vram_wdata_7_18),
    .I0(ff_state[1]),
    .I1(ff_vram_wdata_7_22) 
);
defparam ff_vram_wdata_7_s15.INIT=4'h4;
  LUT3 n1788_s18 (
    .F(n1788_23),
    .I0(ff_r34r35_sy_9_15),
    .I1(n1234_3),
    .I2(ff_state[1]) 
);
defparam n1788_s18.INIT=8'h0B;
  LUT4 n1790_s13 (
    .F(n1790_18),
    .I0(w_current_vdp_command[5]),
    .I1(n1790_20),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1790_s13.INIT=16'h0FFB;
  LUT3 n1790_s14 (
    .F(n1790_19),
    .I0(ff_r45_eq),
    .I1(n709_3),
    .I2(ff_state[1]) 
);
defparam n1790_s14.INIT=8'h90;
  LUT4 n1789_s14 (
    .F(n1789_19),
    .I0(n1789_21),
    .I1(n1790_20),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1789_s14.INIT=16'hF503;
  LUT4 n1789_s15 (
    .F(n1789_20),
    .I0(w_current_vdp_command[5]),
    .I1(n1546_34),
    .I2(ff_state[1]),
    .I3(ff_state_1_20) 
);
defparam n1789_s15.INIT=16'h004F;
  LUT4 n1787_s12 (
    .F(n1787_17),
    .I0(ff_state_0_15),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1787_s12.INIT=16'hA33F;
  LUT4 ff_r44_clr_7_s12 (
    .F(ff_r44_clr_7_17),
    .I0(n1535_49),
    .I1(ff_state_0_15),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_r44_clr_7_s12.INIT=16'h08C0;
  LUT4 n1535_s47 (
    .F(n1535_51),
    .I0(w_vdpcmd_vram_wdata[4]),
    .I1(w_vdpcmd_vram_wdata[5]),
    .I2(w_vdpcmd_vram_wdata[6]),
    .I3(w_vdpcmd_vram_wdata[7]) 
);
defparam n1535_s47.INIT=16'h0001;
  LUT4 n1535_s48 (
    .F(n1535_52),
    .I0(n316_8),
    .I1(n190_5),
    .I2(\vdp_command_processor.ff_col_mask [7]),
    .I3(w_vdp_enable) 
);
defparam n1535_s48.INIT=16'hBBF0;
  LUT4 n1535_s49 (
    .F(n1535_53),
    .I0(n1535_57),
    .I1(n1536_47),
    .I2(n1535_58),
    .I3(w_vdp_mode_is_highres) 
);
defparam n1535_s49.INIT=16'h0EEE;
  LUT4 n1535_s50 (
    .F(n1535_54),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(w_vdpcmd_vram_wdata[0]),
    .I2(n225_6),
    .I3(ff_r46_cmr[3]) 
);
defparam n1535_s50.INIT=16'h1F00;
  LUT4 n1535_s51 (
    .F(n1535_55),
    .I0(ff_r46_cmr[2]),
    .I1(ff_r46_cmr[0]),
    .I2(ff_r46_cmr[1]),
    .I3(n1535_57) 
);
defparam n1535_s51.INIT=16'h6235;
  LUT4 n1535_s52 (
    .F(n1535_56),
    .I0(ff_r46_cmr[2]),
    .I1(ff_r46_cmr[1]),
    .I2(n1535_59),
    .I3(ff_r46_cmr[0]) 
);
defparam n1535_s52.INIT=16'h419E;
  LUT3 n1536_s43 (
    .F(n1536_47),
    .I0(\vdp_command_processor.ff_col_mask [3]),
    .I1(w_vdp_enable),
    .I2(w_vdpcmd_vram_wdata[2]) 
);
defparam n1536_s43.INIT=8'hE0;
  LUT4 n1536_s44 (
    .F(n1536_48),
    .I0(ff_r46_cmr[2]),
    .I1(n1536_47),
    .I2(ff_r46_cmr[0]),
    .I3(ff_r46_cmr[1]) 
);
defparam n1536_s44.INIT=16'h4B00;
  LUT4 n1536_s45 (
    .F(n1536_49),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(ff_r46_cmr[2]),
    .I3(n1536_50) 
);
defparam n1536_s45.INIT=16'hE3FC;
  LUT4 n1537_s37 (
    .F(n1537_41),
    .I0(ff_r46_cmr[2]),
    .I1(ff_r46_cmr[0]),
    .I2(ff_r46_cmr[1]),
    .I3(n1537_42) 
);
defparam n1537_s37.INIT=16'h6235;
  LUT4 n1538_s35 (
    .F(n1538_39),
    .I0(ff_r46_cmr[0]),
    .I1(n1538_40),
    .I2(ff_r46_cmr[1]),
    .I3(ff_r46_cmr[2]) 
);
defparam n1538_s35.INIT=16'h0BCC;
  LUT3 ff_r34r35_sy_9_s12 (
    .F(ff_r34r35_sy_9_16),
    .I0(\vdp_command_processor.maxxmask [1]),
    .I1(w_vdp_enable),
    .I2(ff_s8s9_sx_tmp[9]) 
);
defparam ff_r34r35_sy_9_s12.INIT=8'h3D;
  LUT3 ff_r34r35_sy_9_s13 (
    .F(ff_r34r35_sy_9_17),
    .I0(\vdp_command_processor.maxxmask [0]),
    .I1(w_vdp_enable),
    .I2(ff_s8s9_sx_tmp[8]) 
);
defparam ff_r34r35_sy_9_s13.INIT=8'h0E;
  LUT4 ff_r34r35_sy_9_s14 (
    .F(ff_r34r35_sy_9_18),
    .I0(\vdp_command_processor.maxxmask [1]),
    .I1(w_vdp_mode_is_highres),
    .I2(ff_dx_tmp[9]),
    .I3(w_vdp_enable) 
);
defparam ff_r34r35_sy_9_s14.INIT=16'h0C0A;
  LUT4 ff_r34r35_sy_9_s15 (
    .F(ff_r34r35_sy_9_19),
    .I0(w_vdp_mode_is_highres),
    .I1(w_vdp_enable),
    .I2(ff_r34r35_sy_9_24),
    .I3(n1535_49) 
);
defparam ff_r34r35_sy_9_s15.INIT=16'h008F;
  LUT4 ff_r34r35_sy_9_s16 (
    .F(ff_r34r35_sy_9_20),
    .I0(n1547_36),
    .I1(n1545_34),
    .I2(w_current_vdp_command[7]),
    .I3(ff_r34r35_sy_9_25) 
);
defparam ff_r34r35_sy_9_s16.INIT=16'h70F0;
  LUT4 ff_r34r35_sy_9_s18 (
    .F(ff_r34r35_sy_9_22),
    .I0(n1547_36),
    .I1(n1545_34),
    .I2(ff_r34r35_sy_9_25),
    .I3(ff_r34r35_sy_9_26) 
);
defparam ff_r34r35_sy_9_s18.INIT=16'h7F00;
  LUT3 ff_r34r35_sy_9_s19 (
    .F(ff_r34r35_sy_9_23),
    .I0(\vdp_command_processor.maxxmask [1]),
    .I1(w_vdp_enable),
    .I2(ff_dx_tmp[9]) 
);
defparam ff_r34r35_sy_9_s19.INIT=8'h3D;
  LUT3 ff_r34r35_sy_9_s20 (
    .F(ff_r34r35_sy_9_24),
    .I0(\vdp_command_processor.maxxmask [0]),
    .I1(w_vdp_enable),
    .I2(ff_dx_tmp[8]) 
);
defparam ff_r34r35_sy_9_s20.INIT=8'h0E;
  LUT4 ff_vram_wdata_7_s16 (
    .F(ff_vram_wdata_7_19),
    .I0(ff_r34r35_sy[0]),
    .I1(ff_vram_wdata_7_23),
    .I2(ff_vram_wdata_7_24),
    .I3(ff_vram_wdata_7_25) 
);
defparam ff_vram_wdata_7_s16.INIT=16'h4000;
  LUT4 ff_vram_wdata_7_s17 (
    .F(ff_vram_wdata_7_20),
    .I0(n1535_49),
    .I1(ff_vram_wdata_7_26),
    .I2(ff_vram_wdata_7_27),
    .I3(ff_vram_wdata_7_28) 
);
defparam ff_vram_wdata_7_s17.INIT=16'h4000;
  LUT4 ff_vram_wdata_7_s18 (
    .F(ff_vram_wdata_7_21),
    .I0(ff_r42r43_ny[1]),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_vram_wdata_7_29),
    .I3(n1806_5) 
);
defparam ff_vram_wdata_7_s18.INIT=16'h4000;
  LUT4 ff_vram_wdata_7_s19 (
    .F(ff_vram_wdata_7_22),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[7]) 
);
defparam ff_vram_wdata_7_s19.INIT=16'hFA3F;
  LUT3 n1790_s15 (
    .F(n1790_20),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[7]),
    .I2(w_current_vdp_command[6]) 
);
defparam n1790_s15.INIT=8'h10;
  LUT2 n1789_s16 (
    .F(n1789_21),
    .I0(n1542_36),
    .I1(n1535_49) 
);
defparam n1789_s16.INIT=4'h1;
  LUT3 n1535_s53 (
    .F(n1535_57),
    .I0(\vdp_command_processor.ff_col_mask [3]),
    .I1(w_vdp_enable),
    .I2(w_vdpcmd_vram_wdata[3]) 
);
defparam n1535_s53.INIT=8'hE0;
  LUT4 n1535_s54 (
    .F(n1535_58),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[6]),
    .I2(reg_r0_disp_mode[1]),
    .I3(w_vdp_enable) 
);
defparam n1535_s54.INIT=16'h0700;
  LUT3 n1535_s55 (
    .F(n1535_59),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(w_vdp_enable),
    .I2(w_vdpcmd_vram_wdata[7]) 
);
defparam n1535_s55.INIT=8'hE0;
  LUT3 n1536_s46 (
    .F(n1536_50),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(w_vdp_enable),
    .I2(w_vdpcmd_vram_wdata[6]) 
);
defparam n1536_s46.INIT=8'hE0;
  LUT3 n1537_s38 (
    .F(n1537_42),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(w_vdp_enable),
    .I2(w_vdpcmd_vram_wdata[5]) 
);
defparam n1537_s38.INIT=8'hE0;
  LUT3 n1538_s36 (
    .F(n1538_40),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(w_vdp_enable),
    .I2(w_vdpcmd_vram_wdata[4]) 
);
defparam n1538_s36.INIT=8'hE0;
  LUT4 ff_r34r35_sy_9_s21 (
    .F(ff_r34r35_sy_9_25),
    .I0(ff_nx_tmp[6]),
    .I1(ff_nx_tmp[7]),
    .I2(ff_nx_tmp[8]),
    .I3(ff_nx_tmp[9]) 
);
defparam ff_r34r35_sy_9_s21.INIT=16'h0001;
  LUT3 ff_r34r35_sy_9_s22 (
    .F(ff_r34r35_sy_9_26),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[7]) 
);
defparam ff_r34r35_sy_9_s22.INIT=8'h90;
  LUT3 ff_vram_wdata_7_s20 (
    .F(ff_vram_wdata_7_23),
    .I0(ff_r34r35_sy[1]),
    .I1(ff_r34r35_sy[6]),
    .I2(ff_r34r35_sy[7]) 
);
defparam ff_vram_wdata_7_s20.INIT=8'h01;
  LUT4 ff_vram_wdata_7_s21 (
    .F(ff_vram_wdata_7_24),
    .I0(ff_r34r35_sy[2]),
    .I1(ff_r34r35_sy[3]),
    .I2(ff_r34r35_sy[4]),
    .I3(ff_r34r35_sy[5]) 
);
defparam ff_vram_wdata_7_s21.INIT=16'h0001;
  LUT4 ff_vram_wdata_7_s22 (
    .F(ff_vram_wdata_7_25),
    .I0(ff_r34r35_sy[8]),
    .I1(ff_r34r35_sy[9]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[5]) 
);
defparam ff_vram_wdata_7_s22.INIT=16'h0110;
  LUT2 ff_vram_wdata_7_s23 (
    .F(ff_vram_wdata_7_26),
    .I0(ff_r38r39_dy[0]),
    .I1(ff_r38r39_dy[1]) 
);
defparam ff_vram_wdata_7_s23.INIT=4'h1;
  LUT4 ff_vram_wdata_7_s24 (
    .F(ff_vram_wdata_7_27),
    .I0(ff_r38r39_dy[6]),
    .I1(ff_r38r39_dy[7]),
    .I2(ff_r38r39_dy[8]),
    .I3(ff_r38r39_dy[9]) 
);
defparam ff_vram_wdata_7_s24.INIT=16'h0001;
  LUT4 ff_vram_wdata_7_s25 (
    .F(ff_vram_wdata_7_28),
    .I0(ff_r38r39_dy[2]),
    .I1(ff_r38r39_dy[3]),
    .I2(ff_r38r39_dy[4]),
    .I3(ff_r38r39_dy[5]) 
);
defparam ff_vram_wdata_7_s25.INIT=16'h0001;
  LUT4 ff_vram_wdata_7_s26 (
    .F(ff_vram_wdata_7_29),
    .I0(ff_r42r43_ny[6]),
    .I1(ff_r42r43_ny[7]),
    .I2(ff_r42r43_ny[8]),
    .I3(ff_r42r43_ny[9]) 
);
defparam ff_vram_wdata_7_s26.INIT=16'h0001;
  LUT3 n1537_s39 (
    .F(n1537_44),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(\vdp_command_processor.ff_read_x_low [1]),
    .I2(n1539_44) 
);
defparam n1537_s39.INIT=8'h70;
  LUT3 n1545_s29 (
    .F(n1545_36),
    .I0(n1547_36),
    .I1(ff_nx_tmp[4]),
    .I2(ff_nx_tmp[5]) 
);
defparam n1545_s29.INIT=8'h02;
  LUT4 ff_r34r35_sy_9_s23 (
    .F(ff_r34r35_sy_9_28),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[4]),
    .I2(w_current_vdp_command[7]),
    .I3(w_current_vdp_command[6]) 
);
defparam ff_r34r35_sy_9_s23.INIT=16'h0200;
  LUT4 ff_r46_cmr_7_s9 (
    .F(ff_r46_cmr_7_13),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_r46_cmr_7_s9.INIT=16'h8000;
  LUT4 n1788_s19 (
    .F(n1788_25),
    .I0(n1788_23),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1788_s19.INIT=16'hB000;
  LUT4 ff_s8s9_sx_tmp_10_s11 (
    .F(ff_s8s9_sx_tmp_10_17),
    .I0(ff_vram_rd_req_8),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_s8s9_sx_tmp_10_12) 
);
defparam ff_s8s9_sx_tmp_10_s11.INIT=16'hBF00;
  LUT4 ff_vram_wr_req_s5 (
    .F(ff_vram_wr_req_10),
    .I0(n1541_31),
    .I1(ff_vram_wr_req_7),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_vram_wr_req_s5.INIT=16'h0800;
  LUT4 n1537_s40 (
    .F(n1537_46),
    .I0(n1535_43),
    .I1(ff_r46_cmr[2]),
    .I2(n1535_44),
    .I3(n1535_37) 
);
defparam n1537_s40.INIT=16'hFD00;
  LUT4 n2299_s2 (
    .F(n2299_6),
    .I0(n3494_8),
    .I1(w_vdpcmd_reg_num[0]),
    .I2(w_vdpcmd_reg_num[1]),
    .I3(n2298_5) 
);
defparam n2299_s2.INIT=16'h0200;
  LUT4 n2280_s4 (
    .F(n2280_8),
    .I0(w_vdp_enable),
    .I1(n2280_10),
    .I2(w_vdpcmd_reg_num[0]),
    .I3(w_vdpcmd_reg_num[1]) 
);
defparam n2280_s4.INIT=16'h0008;
  LUT3 n2298_s3 (
    .F(n2298_7),
    .I0(n2255_5),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(w_vdpcmd_reg_num[2]) 
);
defparam n2298_s3.INIT=8'h20;
  LUT4 n192_s3 (
    .F(n192_9),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[2]),
    .I3(n190_5) 
);
defparam n192_s3.INIT=16'hD3FF;
  LUT4 ff_vram_wdata_7_s27 (
    .F(ff_vram_wdata_7_31),
    .I0(ff_r34r35_sy_9_15),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1234_3) 
);
defparam ff_vram_wdata_7_s27.INIT=16'h1000;
  LUT4 ff_vram_wdata_7_s29 (
    .F(ff_vram_wdata_7_35),
    .I0(ff_vram_wdata_7_11),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1544_33) 
);
defparam ff_vram_wdata_7_s29.INIT=16'hEF00;
  LUT3 n1810_s2 (
    .F(n1810_6),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_r42r43_ny[1]) 
);
defparam n1810_s2.INIT=8'h01;
  LUT4 n1809_s2 (
    .F(n1809_6),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[3]),
    .I2(ff_r42r43_ny[0]),
    .I3(ff_r42r43_ny[1]) 
);
defparam n1809_s2.INIT=16'h0001;
  LUT3 n1807_s2 (
    .F(n1807_6),
    .I0(ff_r42r43_ny[0]),
    .I1(ff_r42r43_ny[1]),
    .I2(n1806_5) 
);
defparam n1807_s2.INIT=8'h10;
  LUT4 n1806_s3 (
    .F(n1806_7),
    .I0(ff_r42r43_ny[6]),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_r42r43_ny[1]),
    .I3(n1806_5) 
);
defparam n1806_s3.INIT=16'h0100;
  LUT3 n1536_s47 (
    .F(n1536_52),
    .I0(w_vdpcmd_vram_wdata[0]),
    .I1(w_vdp_enable),
    .I2(ff_pre_x_cnt_start1[5]) 
);
defparam n1536_s47.INIT=8'hA8;
  LUT3 n1535_s56 (
    .F(n1535_61),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(w_vdp_enable),
    .I2(ff_pre_x_cnt_start1[5]) 
);
defparam n1535_s56.INIT=8'hA8;
  LUT3 n1533_s26 (
    .F(n1533_31),
    .I0(w_vdp_enable),
    .I1(ff_pre_x_cnt_start1[5]),
    .I2(ff_s2_ce) 
);
defparam n1533_s26.INIT=8'h10;
  LUT4 ff_vram_wdata_7_s30 (
    .F(ff_vram_wdata_7_37),
    .I0(w_vdpcmd_vram_read_ack),
    .I1(w_vdpcmd_vram_read_req),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_vram_wdata_7_s30.INIT=16'h0900;
  LUT4 ff_state_1_s13 (
    .F(ff_state_1_20),
    .I0(w_vdpcmd_vram_read_ack),
    .I1(w_vdpcmd_vram_read_req),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_state_1_s13.INIT=16'h0600;
  LUT4 ff_s8s9_sx_tmp_10_s12 (
    .F(ff_s8s9_sx_tmp_10_19),
    .I0(w_vdpcmd_vram_read_ack),
    .I1(w_vdpcmd_vram_read_req),
    .I2(n1790_19),
    .I3(ff_state[0]) 
);
defparam ff_s8s9_sx_tmp_10_s12.INIT=16'h0900;
  LUT3 ff_r38r39_dy_9_s10 (
    .F(ff_r38r39_dy_9_16),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam ff_r38r39_dy_9_s10.INIT=8'h02;
  LUT4 n1789_s17 (
    .F(n1789_23),
    .I0(n3494_4),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[3]) 
);
defparam n1789_s17.INIT=16'hA800;
  LUT4 ff_vdpcmd_start_s4 (
    .F(ff_vdpcmd_start_9),
    .I0(ff_r46_cmr_7_15),
    .I1(n1544_33),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_vdpcmd_start_s4.INIT=16'h0008;
  LUT4 ff_vram_rd_req_s6 (
    .F(ff_vram_rd_req_10),
    .I0(n1542_31),
    .I1(ff_vram_wr_req_7),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_vram_rd_req_s6.INIT=16'h0004;
  LUT4 n1550_s27 (
    .F(n1550_34),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1550_s27.INIT=16'h7EE7;
  LUT4 n1548_s28 (
    .F(n1548_35),
    .I0(ff_nx_tmp[4]),
    .I1(n1547_36),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1548_s28.INIT=16'h0990;
  LUT4 n2632_s3 (
    .F(n2632_7),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n2632_s3.INIT=16'hFEFF;
  LUT4 n1540_s33 (
    .F(n1540_38),
    .I0(n1539_44),
    .I1(n1540_34),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1540_s33.INIT=16'h0B00;
  LUT4 n1539_s37 (
    .F(n1539_42),
    .I0(n1539_44),
    .I1(n1539_36),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1539_s37.INIT=16'h0B00;
  LUT4 n1538_s37 (
    .F(n1538_42),
    .I0(n227_7),
    .I1(n1538_35),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1538_s37.INIT=16'h0700;
  LUT4 n1541_s32 (
    .F(n1541_37),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(n1541_32),
    .I3(n1541_33) 
);
defparam n1541_s32.INIT=16'hBF00;
  LUT4 n171_s2 (
    .F(n171_8),
    .I0(ff_r40r41_nx[9]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]),
    .I3(n575_15) 
);
defparam n171_s2.INIT=16'h2AAA;
  LUT3 n1539_s38 (
    .F(n1539_44),
    .I0(n313_5),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]) 
);
defparam n1539_s38.INIT=8'h01;
  LUT4 n312_s3 (
    .F(n312_7),
    .I0(n313_5),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]),
    .I3(w_vdpcmd_vram_rdata[2]) 
);
defparam n312_s3.INIT=16'hFE00;
  LUT4 n311_s3 (
    .F(n311_7),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]),
    .I3(n311_5) 
);
defparam n311_s3.INIT=16'h0200;
  LUT4 n315_s3 (
    .F(n315_9),
    .I0(n316_8),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]),
    .I3(w_vdpcmd_vram_rdata[7]) 
);
defparam n315_s3.INIT=16'hFE00;
  LUT4 n316_s4 (
    .F(n316_10),
    .I0(n316_8),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]),
    .I3(w_vdpcmd_vram_rdata[6]) 
);
defparam n316_s4.INIT=16'hFE00;
  LUT4 ff_r34r35_sy_9_s25 (
    .F(ff_r34r35_sy_9_32),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_r34r35_sy_9_s25.INIT=16'h0100;
  LUT4 ff_state_2_s10 (
    .F(ff_state_2_15),
    .I0(ff_state[0]),
    .I1(ff_vdpcmd_start),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_state_2_s10.INIT=16'h0001;
  LUT4 n196_s3 (
    .F(n196_9),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[6]),
    .I2(reg_r0_disp_mode[1]),
    .I3(w_vdp_mode_is_highres) 
);
defparam n196_s3.INIT=16'hF8FF;
  LUT4 n1977_s3 (
    .F(n1977_7),
    .I0(reg_r0_disp_mode[1]),
    .I1(w_vdp_mode_is_highres),
    .I2(n1977_4),
    .I3(n1977_5) 
);
defparam n1977_s3.INIT=16'h04FF;
  LUT4 n1547_s31 (
    .F(n1547_38),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(w_current_vdp_command[5]),
    .I3(n1546_34) 
);
defparam n1547_s31.INIT=16'h4555;
  LUT4 \vdp_command_processor.ff_current_y_9_s3  (
    .F(\vdp_command_processor.ff_current_y_9_9 ),
    .I0(w_vdp_enable),
    .I1(n1969_6),
    .I2(ff_state[0]),
    .I3(ff_r46_cmr_7_15) 
);
defparam \vdp_command_processor.ff_current_y_9_s3 .INIT=16'h0200;
  LUT4 n1527_s34 (
    .F(n1527_40),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1527_s34.INIT=16'h0900;
  LUT4 ff_r44_clr_7_s14 (
    .F(ff_r44_clr_7_21),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam ff_r44_clr_7_s14.INIT=16'h9099;
  LUT4 ff_r44_clr_7_s15 (
    .F(ff_r44_clr_7_23),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(ff_vram_wdata_7_31),
    .I3(ff_state[3]) 
);
defparam ff_r44_clr_7_s15.INIT=16'h0900;
  LUT4 ff_r38r39_dy_9_s11 (
    .F(ff_r38r39_dy_9_18),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(ff_state[3]),
    .I3(ff_r38r39_dy_9_13) 
);
defparam ff_r38r39_dy_9_s11.INIT=16'h9000;
  LUT4 ff_s2_tr_s5 (
    .F(ff_s2_tr_10),
    .I0(ff_state[3]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack),
    .I3(ff_s2_tr_8) 
);
defparam ff_s2_tr_s5.INIT=16'h0041;
  LUT4 ff_r46_cmr_7_s10 (
    .F(ff_r46_cmr_7_15),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_tr_clr_ack),
    .I3(w_vdpcmd_tr_clr_req) 
);
defparam ff_r46_cmr_7_s10.INIT=16'h9009;
  LUT4 n2280_s5 (
    .F(n2280_10),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n2280_s5.INIT=16'h0440;
  LUT3 n1778_s2 (
    .F(n1778_8),
    .I0(w_vdpcmd_reg_data[7]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1778_s2.INIT=8'h28;
  LUT3 n1779_s2 (
    .F(n1779_8),
    .I0(w_vdpcmd_reg_data[6]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1779_s2.INIT=8'h28;
  LUT3 n1780_s2 (
    .F(n1780_8),
    .I0(w_vdpcmd_reg_data[5]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1780_s2.INIT=8'h28;
  LUT3 n1781_s2 (
    .F(n1781_8),
    .I0(w_vdpcmd_reg_data[4]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1781_s2.INIT=8'h28;
  LUT3 n1782_s2 (
    .F(n1782_8),
    .I0(w_vdpcmd_reg_data[3]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1782_s2.INIT=8'h28;
  LUT3 n1783_s2 (
    .F(n1783_8),
    .I0(w_vdpcmd_reg_data[2]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1783_s2.INIT=8'h28;
  LUT3 n1784_s2 (
    .F(n1784_8),
    .I0(w_vdpcmd_reg_data[1]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1784_s2.INIT=8'h28;
  LUT3 n1785_s2 (
    .F(n1785_8),
    .I0(w_vdpcmd_reg_data[0]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1785_s2.INIT=8'h28;
  LUT4 n1852_s1 (
    .F(n1852_5),
    .I0(n1419_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1852_s1.INIT=16'hACCA;
  LUT4 n1851_s1 (
    .F(n1851_5),
    .I0(n1418_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1851_s1.INIT=16'hACCA;
  LUT4 n1850_s1 (
    .F(n1850_5),
    .I0(n1417_1),
    .I1(w_vdpcmd_reg_data[2]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1850_s1.INIT=16'hACCA;
  LUT4 n1849_s1 (
    .F(n1849_5),
    .I0(n1416_1),
    .I1(w_vdpcmd_reg_data[3]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1849_s1.INIT=16'hACCA;
  LUT4 n1848_s1 (
    .F(n1848_5),
    .I0(n1415_1),
    .I1(w_vdpcmd_reg_data[4]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1848_s1.INIT=16'hACCA;
  LUT4 n1847_s1 (
    .F(n1847_5),
    .I0(n1414_1),
    .I1(w_vdpcmd_reg_data[5]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1847_s1.INIT=16'hACCA;
  LUT4 n1846_s1 (
    .F(n1846_5),
    .I0(n1413_1),
    .I1(w_vdpcmd_reg_data[6]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1846_s1.INIT=16'hACCA;
  LUT4 n1845_s1 (
    .F(n1845_5),
    .I0(n1412_1),
    .I1(w_vdpcmd_reg_data[7]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1845_s1.INIT=16'hACCA;
  LUT4 n1844_s1 (
    .F(n1844_5),
    .I0(n1411_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1844_s1.INIT=16'hACCA;
  LUT4 n1843_s1 (
    .F(n1843_5),
    .I0(n1410_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1843_s1.INIT=16'hACCA;
  LUT4 n1833_s2 (
    .F(n1833_6),
    .I0(n977_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1833_s2.INIT=16'hACCA;
  LUT4 n1832_s2 (
    .F(n1832_6),
    .I0(n976_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1832_s2.INIT=16'hACCA;
  LUT4 n1831_s2 (
    .F(n1831_6),
    .I0(n975_1),
    .I1(w_vdpcmd_reg_data[2]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1831_s2.INIT=16'hACCA;
  LUT4 n1830_s2 (
    .F(n1830_6),
    .I0(n974_1),
    .I1(w_vdpcmd_reg_data[3]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1830_s2.INIT=16'hACCA;
  LUT4 n1829_s2 (
    .F(n1829_6),
    .I0(n973_1),
    .I1(w_vdpcmd_reg_data[4]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1829_s2.INIT=16'hACCA;
  LUT4 n1828_s2 (
    .F(n1828_6),
    .I0(n972_1),
    .I1(w_vdpcmd_reg_data[5]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1828_s2.INIT=16'hACCA;
  LUT4 n1827_s2 (
    .F(n1827_6),
    .I0(n971_1),
    .I1(w_vdpcmd_reg_data[6]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1827_s2.INIT=16'hACCA;
  LUT4 n1826_s2 (
    .F(n1826_6),
    .I0(n970_1),
    .I1(w_vdpcmd_reg_data[7]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1826_s2.INIT=16'hACCA;
  LUT4 n1825_s2 (
    .F(n1825_6),
    .I0(n969_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1825_s2.INIT=16'hACCA;
  LUT4 n1824_s2 (
    .F(n1824_6),
    .I0(n968_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1824_s2.INIT=16'hACCA;
  LUT4 n1813_s2 (
    .F(n1813_6),
    .I0(ff_r42r43_ny[0]),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1813_s2.INIT=16'h5CC5;
  LUT3 n650_s4 (
    .F(n650_10),
    .I0(\vdp_command_processor.ff_initializing ),
    .I1(ff_state[0]),
    .I2(\vdp_command_processor.ff_initializing_14 ) 
);
defparam n650_s4.INIT=8'h3A;
  LUT2 n2386_s4 (
    .F(n2386_8),
    .I0(n1411_7),
    .I1(w_vdpcmd_vram_write_ack) 
);
defparam n2386_s4.INIT=4'h6;
  LUT3 n3494_s3 (
    .F(n3494_8),
    .I0(w_vdpcmd_reg_write_ack),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdp_enable) 
);
defparam n3494_s3.INIT=8'h60;
  LUT4 n3500_s1 (
    .F(n3500_5),
    .I0(w_vdpcmd_tr_clr_ack),
    .I1(w_vdpcmd_tr_clr_req),
    .I2(n3494_4),
    .I3(w_vdp_enable) 
);
defparam n3500_s1.INIT=16'h6000;
  LUT4 n1540_s34 (
    .F(n1540_40),
    .I0(n312_7),
    .I1(n312_5),
    .I2(n1540_36),
    .I3(n1542_36) 
);
defparam n1540_s34.INIT=16'h110F;
  LUT3 \vdp_command_processor.ff_initializing_s7  (
    .F(\vdp_command_processor.ff_initializing_14 ),
    .I0(w_vdp_enable),
    .I1(ff_r46_cmr_7_15),
    .I2(\vdp_command_processor.ff_initializing_8 ) 
);
defparam \vdp_command_processor.ff_initializing_s7 .INIT=8'h80;
  LUT3 ff_nx_tmp_9_s10 (
    .F(ff_nx_tmp_9_16),
    .I0(ff_state_2_15),
    .I1(w_vdp_enable),
    .I2(ff_r46_cmr_7_15) 
);
defparam ff_nx_tmp_9_s10.INIT=8'h40;
  DFFRE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n1788_16),
    .CLK(w_video_clk),
    .CE(ff_state_2_12),
    .RESET(n36_6) 
);
  DFFRE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n1789_11),
    .CLK(w_video_clk),
    .CE(ff_state_3_10),
    .RESET(n36_6) 
);
  DFFRE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n1790_12),
    .CLK(w_video_clk),
    .CE(ff_state_0_12),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_8_s0 (
    .Q(ff_r32r33_sx[8]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2317_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_7_s0 (
    .Q(ff_r32r33_sx[7]),
    .D(w_vdpcmd_reg_data[7]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_6_s0 (
    .Q(ff_r32r33_sx[6]),
    .D(w_vdpcmd_reg_data[6]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_5_s0 (
    .Q(ff_r32r33_sx[5]),
    .D(w_vdpcmd_reg_data[5]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_4_s0 (
    .Q(ff_r32r33_sx[4]),
    .D(w_vdpcmd_reg_data[4]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_3_s0 (
    .Q(ff_r32r33_sx[3]),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_2_s0 (
    .Q(ff_r32r33_sx[2]),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_1_s0 (
    .Q(ff_r32r33_sx[1]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_0_s0 (
    .Q(ff_r32r33_sx[0]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_9_s0 (
    .Q(ff_r34r35_sy[9]),
    .D(n1843_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_9_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_8_s0 (
    .Q(ff_r34r35_sy[8]),
    .D(n1844_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_9_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_7_s0 (
    .Q(ff_r34r35_sy[7]),
    .D(n1845_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_6_s0 (
    .Q(ff_r34r35_sy[6]),
    .D(n1846_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_5_s0 (
    .Q(ff_r34r35_sy[5]),
    .D(n1847_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_4_s0 (
    .Q(ff_r34r35_sy[4]),
    .D(n1848_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_3_s0 (
    .Q(ff_r34r35_sy[3]),
    .D(n1849_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_2_s0 (
    .Q(ff_r34r35_sy[2]),
    .D(n1850_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_1_s0 (
    .Q(ff_r34r35_sy[1]),
    .D(n1851_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_0_s0 (
    .Q(ff_r34r35_sy[0]),
    .D(n1852_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_8_s0 (
    .Q(ff_r36r37_dx[8]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2298_7),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_7_s0 (
    .Q(ff_r36r37_dx[7]),
    .D(w_vdpcmd_reg_data[7]),
    .CLK(w_video_clk),
    .CE(n2299_6),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_6_s0 (
    .Q(ff_r36r37_dx[6]),
    .D(w_vdpcmd_reg_data[6]),
    .CLK(w_video_clk),
    .CE(n2299_6),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_5_s0 (
    .Q(ff_r36r37_dx[5]),
    .D(w_vdpcmd_reg_data[5]),
    .CLK(w_video_clk),
    .CE(n2299_6),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_4_s0 (
    .Q(ff_r36r37_dx[4]),
    .D(w_vdpcmd_reg_data[4]),
    .CLK(w_video_clk),
    .CE(n2299_6),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_3_s0 (
    .Q(ff_r36r37_dx[3]),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(w_video_clk),
    .CE(n2299_6),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_2_s0 (
    .Q(ff_r36r37_dx[2]),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(w_video_clk),
    .CE(n2299_6),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_1_s0 (
    .Q(ff_r36r37_dx[1]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2299_6),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_0_s0 (
    .Q(ff_r36r37_dx[0]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2299_6),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_9_s0 (
    .Q(ff_r38r39_dy[9]),
    .D(n1824_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_9_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_8_s0 (
    .Q(ff_r38r39_dy[8]),
    .D(n1825_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_9_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_7_s0 (
    .Q(ff_r38r39_dy[7]),
    .D(n1826_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_6_s0 (
    .Q(ff_r38r39_dy[6]),
    .D(n1827_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_5_s0 (
    .Q(ff_r38r39_dy[5]),
    .D(n1828_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_4_s0 (
    .Q(ff_r38r39_dy[4]),
    .D(n1829_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_3_s0 (
    .Q(ff_r38r39_dy[3]),
    .D(n1830_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_2_s0 (
    .Q(ff_r38r39_dy[2]),
    .D(n1831_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_1_s0 (
    .Q(ff_r38r39_dy[1]),
    .D(n1832_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_0_s0 (
    .Q(ff_r38r39_dy[0]),
    .D(n1833_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_9_s0 (
    .Q(ff_r40r41_nx[9]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2278_4),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_8_s0 (
    .Q(ff_r40r41_nx[8]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2278_4),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_7_s0 (
    .Q(ff_r40r41_nx[7]),
    .D(w_vdpcmd_reg_data[7]),
    .CLK(w_video_clk),
    .CE(n2280_8),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_6_s0 (
    .Q(ff_r40r41_nx[6]),
    .D(w_vdpcmd_reg_data[6]),
    .CLK(w_video_clk),
    .CE(n2280_8),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_5_s0 (
    .Q(ff_r40r41_nx[5]),
    .D(w_vdpcmd_reg_data[5]),
    .CLK(w_video_clk),
    .CE(n2280_8),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_4_s0 (
    .Q(ff_r40r41_nx[4]),
    .D(w_vdpcmd_reg_data[4]),
    .CLK(w_video_clk),
    .CE(n2280_8),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_3_s0 (
    .Q(ff_r40r41_nx[3]),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(w_video_clk),
    .CE(n2280_8),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_2_s0 (
    .Q(ff_r40r41_nx[2]),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(w_video_clk),
    .CE(n2280_8),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_1_s0 (
    .Q(ff_r40r41_nx[1]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2280_8),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_0_s0 (
    .Q(ff_r40r41_nx[0]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2280_8),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_9_s0 (
    .Q(ff_r42r43_ny[9]),
    .D(n1804_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_9_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_8_s0 (
    .Q(ff_r42r43_ny[8]),
    .D(n1805_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_9_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_7_s0 (
    .Q(ff_r42r43_ny[7]),
    .D(n1806_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_6_s0 (
    .Q(ff_r42r43_ny[6]),
    .D(n1807_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_5_s0 (
    .Q(ff_r42r43_ny[5]),
    .D(n1808_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_4_s0 (
    .Q(ff_r42r43_ny[4]),
    .D(n1809_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_3_s0 (
    .Q(ff_r42r43_ny[3]),
    .D(n1810_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_2_s0 (
    .Q(ff_r42r43_ny[2]),
    .D(n1811_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_1_s0 (
    .Q(ff_r42r43_ny[1]),
    .D(n1812_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_0_s0 (
    .Q(ff_r42r43_ny[0]),
    .D(n1813_6),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_7_s0 (
    .Q(ff_r44_clr[7]),
    .D(n1527_33),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_7_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_6_s0 (
    .Q(ff_r44_clr[6]),
    .D(n1528_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_7_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_5_s0 (
    .Q(ff_r44_clr[5]),
    .D(n1529_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_7_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_4_s0 (
    .Q(ff_r44_clr[4]),
    .D(n1530_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_7_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_3_s0 (
    .Q(ff_r44_clr[3]),
    .D(n1531_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_3_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_2_s0 (
    .Q(ff_r44_clr[2]),
    .D(n1532_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_3_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_1_s0 (
    .Q(ff_r44_clr[1]),
    .D(n1533_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_1_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_0_s0 (
    .Q(ff_r44_clr[0]),
    .D(n1534_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_1_10),
    .RESET(n36_6) 
);
  DFFRE ff_r45_mm_s0 (
    .Q(ff_r45_mm),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2255_4),
    .RESET(n36_6) 
);
  DFFRE ff_r45_eq_s0 (
    .Q(ff_r45_eq),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2255_4),
    .RESET(n36_6) 
);
  DFFRE ff_r45_dix_s0 (
    .Q(ff_r45_dix),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(w_video_clk),
    .CE(n2255_4),
    .RESET(n36_6) 
);
  DFFRE ff_r45_diy_s0 (
    .Q(ff_r45_diy),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(w_video_clk),
    .CE(n2255_4),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_7_s0 (
    .Q(w_current_vdp_command[7]),
    .D(n1778_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_6_s0 (
    .Q(w_current_vdp_command[6]),
    .D(n1779_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_5_s0 (
    .Q(w_current_vdp_command[5]),
    .D(n1780_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_4_s0 (
    .Q(w_current_vdp_command[4]),
    .D(n1781_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_3_s0 (
    .Q(ff_r46_cmr[3]),
    .D(n1782_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_2_s0 (
    .Q(ff_r46_cmr[2]),
    .D(n1783_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_1_s0 (
    .Q(ff_r46_cmr[1]),
    .D(n1784_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_0_s0 (
    .Q(ff_r46_cmr[0]),
    .D(n1785_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_10_s0 (
    .Q(ff_s8s9_sx_tmp[10]),
    .D(n1553_40),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_10_17),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_9_s0 (
    .Q(ff_s8s9_sx_tmp[9]),
    .D(n1554_34),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_8_s0 (
    .Q(ff_s8s9_sx_tmp[8]),
    .D(n1555_30),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_7_s0 (
    .Q(ff_s8s9_sx_tmp[7]),
    .D(n1556_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_6_s0 (
    .Q(ff_s8s9_sx_tmp[6]),
    .D(n1557_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_5_s0 (
    .Q(ff_s8s9_sx_tmp[5]),
    .D(n1558_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_4_s0 (
    .Q(ff_s8s9_sx_tmp[4]),
    .D(n1559_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_3_s0 (
    .Q(ff_s8s9_sx_tmp[3]),
    .D(n1560_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_2_s0 (
    .Q(ff_s8s9_sx_tmp[2]),
    .D(n1561_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_1_s0 (
    .Q(ff_s8s9_sx_tmp[1]),
    .D(n1562_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_0_s0 (
    .Q(ff_s8s9_sx_tmp[0]),
    .D(n1563_30),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_9_s0 (
    .Q(ff_dx_tmp[9]),
    .D(n1574_29),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_8_s0 (
    .Q(ff_dx_tmp[8]),
    .D(n1575_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_7_s0 (
    .Q(ff_dx_tmp[7]),
    .D(n1576_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_6_s0 (
    .Q(ff_dx_tmp[6]),
    .D(n1577_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_5_s0 (
    .Q(ff_dx_tmp[5]),
    .D(n1578_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_4_s0 (
    .Q(ff_dx_tmp[4]),
    .D(n1579_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_3_s0 (
    .Q(ff_dx_tmp[3]),
    .D(n1580_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_2_s0 (
    .Q(ff_dx_tmp[2]),
    .D(n1581_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_1_s0 (
    .Q(ff_dx_tmp[1]),
    .D(n1582_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_0_s0 (
    .Q(ff_dx_tmp[0]),
    .D(n1583_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_9_s0 (
    .Q(ff_nx_tmp[9]),
    .D(n1543_32),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_8_s0 (
    .Q(ff_nx_tmp[8]),
    .D(n1544_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_7_s0 (
    .Q(ff_nx_tmp[7]),
    .D(n1545_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_6_s0 (
    .Q(ff_nx_tmp[6]),
    .D(n1546_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_5_s0 (
    .Q(ff_nx_tmp[5]),
    .D(n1547_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_4_s0 (
    .Q(ff_nx_tmp[4]),
    .D(n1548_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_3_s0 (
    .Q(ff_nx_tmp[3]),
    .D(n1549_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_2_s0 (
    .Q(ff_nx_tmp[2]),
    .D(n1550_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_1_s0 (
    .Q(ff_nx_tmp[1]),
    .D(n1551_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_0_s0 (
    .Q(ff_nx_tmp[0]),
    .D(n1552_31),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_start_s0 (
    .Q(ff_vdpcmd_start),
    .D(n1786_6),
    .CLK(w_video_clk),
    .CE(ff_vdpcmd_start_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wr_req_s0 (
    .Q(ff_vram_wr_req),
    .D(n2386_11),
    .CLK(w_video_clk),
    .CE(ff_vram_wr_req_10),
    .RESET(n36_6) 
);
  DFFRE ff_vram_rd_req_s0 (
    .Q(w_vdpcmd_vram_read_req),
    .D(n918_10),
    .CLK(w_video_clk),
    .CE(ff_vram_rd_req_10),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_7_s0 (
    .Q(w_vdpcmd_vram_wdata[7]),
    .D(n1535_32),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_6_s0 (
    .Q(w_vdpcmd_vram_wdata[6]),
    .D(n1536_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_5_s0 (
    .Q(w_vdpcmd_vram_wdata[5]),
    .D(n1537_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_4_s0 (
    .Q(w_vdpcmd_vram_wdata[4]),
    .D(n1538_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_3_s0 (
    .Q(w_vdpcmd_vram_wdata[3]),
    .D(n1539_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_2_s0 (
    .Q(w_vdpcmd_vram_wdata[2]),
    .D(n1540_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_1_s0 (
    .Q(w_vdpcmd_vram_wdata[1]),
    .D(n1541_37),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_0_s0 (
    .Q(w_vdpcmd_vram_wdata[0]),
    .D(n1542_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFSE ff_s2_tr_s0 (
    .Q(ff_s2_tr),
    .D(n1646_8),
    .CLK(w_video_clk),
    .CE(ff_s2_tr_6),
    .SET(n36_6) 
);
  DFFRE ff_s2_ce_s0 (
    .Q(ff_s2_ce),
    .D(n1518_27),
    .CLK(w_video_clk),
    .CE(ff_s2_ce_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_16_s0 (
    .Q(w_vdpcmd_vram_address_16),
    .D(n1967_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_14_s0 (
    .Q(w_vdpcmd_vram_address_14),
    .D(n1969_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_13_s0 (
    .Q(w_vdpcmd_vram_address_13),
    .D(n1970_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_12_s0 (
    .Q(w_vdpcmd_vram_address_12),
    .D(n1971_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_11_s0 (
    .Q(w_vdpcmd_vram_address_11),
    .D(n1972_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_10_s0 (
    .Q(w_vdpcmd_vram_address_10),
    .D(n1973_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_9_s0 (
    .Q(w_vdpcmd_vram_address_9),
    .D(n1974_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_8_s0 (
    .Q(w_vdpcmd_vram_address_8),
    .D(n1975_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_7_s0 (
    .Q(w_vdpcmd_vram_address_7),
    .D(n1976_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_6_s0 (
    .Q(w_vdpcmd_vram_address_6),
    .D(n1977_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_5_s0 (
    .Q(w_vdpcmd_vram_address_5),
    .D(n1978_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_4_s0 (
    .Q(w_vdpcmd_vram_address_4),
    .D(n1979_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_3_s0 (
    .Q(w_vdpcmd_vram_address_3),
    .D(n1980_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_2_s0 (
    .Q(w_vdpcmd_vram_address_2),
    .D(n1981_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_1_s0 (
    .Q(w_vdpcmd_vram_address_1),
    .D(n1982_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_0_s0 (
    .Q(w_vdpcmd_vram_address_0),
    .D(n1983_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_9_s0  (
    .Q(\vdp_command_processor.ff_nx_count [9]),
    .D(n171_8),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_8_s0  (
    .Q(\vdp_command_processor.ff_nx_count [8]),
    .D(n172_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_7_s0  (
    .Q(\vdp_command_processor.ff_nx_count [7]),
    .D(n173_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_6_s0  (
    .Q(\vdp_command_processor.ff_nx_count [6]),
    .D(n174_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_5_s0  (
    .Q(\vdp_command_processor.ff_nx_count [5]),
    .D(n175_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_4_s0  (
    .Q(\vdp_command_processor.ff_nx_count [4]),
    .D(n176_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_3_s0  (
    .Q(\vdp_command_processor.ff_nx_count [3]),
    .D(n177_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_2_s0  (
    .Q(\vdp_command_processor.ff_nx_count [2]),
    .D(n178_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_1_s0  (
    .Q(\vdp_command_processor.ff_nx_count [1]),
    .D(n179_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_0_s0  (
    .Q(\vdp_command_processor.ff_nx_count [0]),
    .D(n180_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_10_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [10]),
    .D(ff_r45_dix),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_2_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [2]),
    .D(n189_6),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_1_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [1]),
    .D(n190_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_0_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [0]),
    .D(n191_6),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_y_count_delta_9_s0  (
    .Q(\vdp_command_processor.ff_y_count_delta [9]),
    .D(ff_r45_diy),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_col_mask_7_s0  (
    .Q(\vdp_command_processor.ff_col_mask [7]),
    .D(n192_9),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_col_mask_3_s0  (
    .Q(\vdp_command_processor.ff_col_mask [3]),
    .D(n196_9),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_read_x_low_1_s0  (
    .Q(\vdp_command_processor.ff_read_x_low [1]),
    .D(n1601_22),
    .CLK(w_video_clk),
    .CE(ff_vram_rd_req_10),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_read_x_low_0_s0  (
    .Q(\vdp_command_processor.ff_read_x_low [0]),
    .D(n1602_22),
    .CLK(w_video_clk),
    .CE(ff_vram_rd_req_10),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_9_s0  (
    .Q(\vdp_command_processor.ff_current_y [9]),
    .D(n1584_23),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_8_s0  (
    .Q(\vdp_command_processor.ff_current_y [8]),
    .D(n1585_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_7_s0  (
    .Q(\vdp_command_processor.ff_current_y [7]),
    .D(n1586_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_6_s0  (
    .Q(\vdp_command_processor.ff_current_y [6]),
    .D(n1587_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_5_s0  (
    .Q(\vdp_command_processor.ff_current_y [5]),
    .D(n1588_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_4_s0  (
    .Q(\vdp_command_processor.ff_current_y [4]),
    .D(n1589_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_3_s0  (
    .Q(\vdp_command_processor.ff_current_y [3]),
    .D(n1590_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_2_s0  (
    .Q(\vdp_command_processor.ff_current_y [2]),
    .D(n1591_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_1_s0  (
    .Q(\vdp_command_processor.ff_current_y [1]),
    .D(n1592_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_0_s0  (
    .Q(\vdp_command_processor.ff_current_y [0]),
    .D(n1593_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_8_s0  (
    .Q(\vdp_command_processor.ff_current_x [8]),
    .D(n1594_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_7_s0  (
    .Q(\vdp_command_processor.ff_current_x [7]),
    .D(n1595_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_6_s0  (
    .Q(\vdp_command_processor.ff_current_x [6]),
    .D(n1596_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_5_s0  (
    .Q(\vdp_command_processor.ff_current_x [5]),
    .D(n1597_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_4_s0  (
    .Q(\vdp_command_processor.ff_current_x [4]),
    .D(n1598_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_3_s0  (
    .Q(\vdp_command_processor.ff_current_x [3]),
    .D(n1599_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_2_s0  (
    .Q(\vdp_command_processor.ff_current_x [2]),
    .D(n1600_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_1_s0  (
    .Q(\vdp_command_processor.ff_current_x [1]),
    .D(n1601_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_0_s0  (
    .Q(\vdp_command_processor.ff_current_x [0]),
    .D(n1602_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFE \vdp_command_processor.maxxmask_1_s0  (
    .Q(\vdp_command_processor.maxxmask [1]),
    .D(w_vdp_mode_is_highres),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.maxxmask_1_6 ) 
);
  DFFE \vdp_command_processor.maxxmask_0_s0  (
    .Q(\vdp_command_processor.maxxmask [0]),
    .D(n2632_7),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.maxxmask_1_6 ) 
);
  DFFRE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n1787_11),
    .CLK(w_video_clk),
    .CE(ff_state_3_10),
    .RESET(n36_6) 
);
  DFFR \vdp_command_processor.ff_initializing_s5  (
    .Q(\vdp_command_processor.ff_initializing ),
    .D(n650_10),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam \vdp_command_processor.ff_initializing_s5 .INIT=1'b0;
  DFFR ff_reg_wr_ack_s2 (
    .Q(w_vdpcmd_reg_write_ack),
    .D(n1371_11),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_reg_wr_ack_s2.INIT=1'b0;
  DFFR ff_tr_clr_ack_s2 (
    .Q(w_vdpcmd_tr_clr_ack),
    .D(n1167_7),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_tr_clr_ack_s2.INIT=1'b0;
  ALU n725_s (
    .SUM(n725_1),
    .COUT(n725_2),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(n218_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n725_s.ALU_MODE=0;
  ALU n724_s (
    .SUM(n724_1),
    .COUT(n724_2),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(n217_3),
    .I3(GND),
    .CIN(n725_2) 
);
defparam n724_s.ALU_MODE=0;
  ALU n723_s (
    .SUM(n723_1),
    .COUT(n723_2),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(n216_3),
    .I3(GND),
    .CIN(n724_2) 
);
defparam n723_s.ALU_MODE=0;
  ALU n722_s (
    .SUM(n722_1),
    .COUT(n722_2),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n723_2) 
);
defparam n722_s.ALU_MODE=0;
  ALU n721_s (
    .SUM(n721_1),
    .COUT(n721_2),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n722_2) 
);
defparam n721_s.ALU_MODE=0;
  ALU n720_s (
    .SUM(n720_1),
    .COUT(n720_2),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n721_2) 
);
defparam n720_s.ALU_MODE=0;
  ALU n719_s (
    .SUM(n719_1),
    .COUT(n719_2),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n720_2) 
);
defparam n719_s.ALU_MODE=0;
  ALU n718_s (
    .SUM(n718_1),
    .COUT(n718_2),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n719_2) 
);
defparam n718_s.ALU_MODE=0;
  ALU n717_s (
    .SUM(n717_1),
    .COUT(n717_2),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n718_2) 
);
defparam n717_s.ALU_MODE=0;
  ALU n716_s (
    .SUM(n716_1),
    .COUT(n716_2),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n717_2) 
);
defparam n716_s.ALU_MODE=0;
  ALU n715_s (
    .SUM(n715_1),
    .COUT(n715_0_COUT),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n716_2) 
);
defparam n715_s.ALU_MODE=0;
  ALU n966_s (
    .SUM(n966_1),
    .COUT(n966_2),
    .I0(ff_dx_tmp[0]),
    .I1(n218_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n966_s.ALU_MODE=0;
  ALU n965_s (
    .SUM(n965_1),
    .COUT(n965_2),
    .I0(ff_dx_tmp[1]),
    .I1(n217_3),
    .I3(GND),
    .CIN(n966_2) 
);
defparam n965_s.ALU_MODE=0;
  ALU n964_s (
    .SUM(n964_1),
    .COUT(n964_2),
    .I0(ff_dx_tmp[2]),
    .I1(n216_3),
    .I3(GND),
    .CIN(n965_2) 
);
defparam n964_s.ALU_MODE=0;
  ALU n963_s (
    .SUM(n963_1),
    .COUT(n963_2),
    .I0(ff_dx_tmp[3]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n964_2) 
);
defparam n963_s.ALU_MODE=0;
  ALU n962_s (
    .SUM(n962_1),
    .COUT(n962_2),
    .I0(ff_dx_tmp[4]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n963_2) 
);
defparam n962_s.ALU_MODE=0;
  ALU n961_s (
    .SUM(n961_1),
    .COUT(n961_2),
    .I0(ff_dx_tmp[5]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n962_2) 
);
defparam n961_s.ALU_MODE=0;
  ALU n960_s (
    .SUM(n960_1),
    .COUT(n960_2),
    .I0(ff_dx_tmp[6]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n961_2) 
);
defparam n960_s.ALU_MODE=0;
  ALU n959_s (
    .SUM(n959_1),
    .COUT(n959_2),
    .I0(ff_dx_tmp[7]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n960_2) 
);
defparam n959_s.ALU_MODE=0;
  ALU n958_s (
    .SUM(n958_1),
    .COUT(n958_2),
    .I0(ff_dx_tmp[8]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n959_2) 
);
defparam n958_s.ALU_MODE=0;
  ALU n957_s (
    .SUM(n957_1),
    .COUT(n957_0_COUT),
    .I0(ff_dx_tmp[9]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n958_2) 
);
defparam n957_s.ALU_MODE=0;
  ALU n977_s (
    .SUM(n977_1),
    .COUT(n977_2),
    .I0(ff_r38r39_dy[0]),
    .I1(n225_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n977_s.ALU_MODE=0;
  ALU n976_s (
    .SUM(n976_1),
    .COUT(n976_2),
    .I0(ff_r38r39_dy[1]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n977_2) 
);
defparam n976_s.ALU_MODE=0;
  ALU n975_s (
    .SUM(n975_1),
    .COUT(n975_2),
    .I0(ff_r38r39_dy[2]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n976_2) 
);
defparam n975_s.ALU_MODE=0;
  ALU n974_s (
    .SUM(n974_1),
    .COUT(n974_2),
    .I0(ff_r38r39_dy[3]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n975_2) 
);
defparam n974_s.ALU_MODE=0;
  ALU n973_s (
    .SUM(n973_1),
    .COUT(n973_2),
    .I0(ff_r38r39_dy[4]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n974_2) 
);
defparam n973_s.ALU_MODE=0;
  ALU n972_s (
    .SUM(n972_1),
    .COUT(n972_2),
    .I0(ff_r38r39_dy[5]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n973_2) 
);
defparam n972_s.ALU_MODE=0;
  ALU n971_s (
    .SUM(n971_1),
    .COUT(n971_2),
    .I0(ff_r38r39_dy[6]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n972_2) 
);
defparam n971_s.ALU_MODE=0;
  ALU n970_s (
    .SUM(n970_1),
    .COUT(n970_2),
    .I0(ff_r38r39_dy[7]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n971_2) 
);
defparam n970_s.ALU_MODE=0;
  ALU n969_s (
    .SUM(n969_1),
    .COUT(n969_2),
    .I0(ff_r38r39_dy[8]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n970_2) 
);
defparam n969_s.ALU_MODE=0;
  ALU n968_s (
    .SUM(n968_1),
    .COUT(n968_0_COUT),
    .I0(ff_r38r39_dy[9]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n969_2) 
);
defparam n968_s.ALU_MODE=0;
  ALU n1150_s (
    .SUM(n1150_1),
    .COUT(n1150_2),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(ff_r40r41_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1150_s.ALU_MODE=0;
  ALU n1149_s (
    .SUM(n1149_1),
    .COUT(n1149_2),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(ff_r40r41_nx[1]),
    .I3(GND),
    .CIN(n1150_2) 
);
defparam n1149_s.ALU_MODE=0;
  ALU n1148_s (
    .SUM(n1148_1),
    .COUT(n1148_2),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(ff_r40r41_nx[2]),
    .I3(GND),
    .CIN(n1149_2) 
);
defparam n1148_s.ALU_MODE=0;
  ALU n1147_s (
    .SUM(n1147_1),
    .COUT(n1147_2),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(ff_r40r41_nx[3]),
    .I3(GND),
    .CIN(n1148_2) 
);
defparam n1147_s.ALU_MODE=0;
  ALU n1146_s (
    .SUM(n1146_1),
    .COUT(n1146_2),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(ff_r40r41_nx[4]),
    .I3(GND),
    .CIN(n1147_2) 
);
defparam n1146_s.ALU_MODE=0;
  ALU n1145_s (
    .SUM(n1145_1),
    .COUT(n1145_2),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(ff_r40r41_nx[5]),
    .I3(GND),
    .CIN(n1146_2) 
);
defparam n1145_s.ALU_MODE=0;
  ALU n1144_s (
    .SUM(n1144_1),
    .COUT(n1144_2),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(ff_r40r41_nx[6]),
    .I3(GND),
    .CIN(n1145_2) 
);
defparam n1144_s.ALU_MODE=0;
  ALU n1143_s (
    .SUM(n1143_1),
    .COUT(n1143_2),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(ff_r40r41_nx[7]),
    .I3(GND),
    .CIN(n1144_2) 
);
defparam n1143_s.ALU_MODE=0;
  ALU n1142_s (
    .SUM(n1142_1),
    .COUT(n1142_2),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(ff_r40r41_nx[8]),
    .I3(GND),
    .CIN(n1143_2) 
);
defparam n1142_s.ALU_MODE=0;
  ALU n1141_s (
    .SUM(n1141_1),
    .COUT(n1141_0_COUT),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(ff_r40r41_nx[9]),
    .I3(GND),
    .CIN(n1142_2) 
);
defparam n1141_s.ALU_MODE=0;
  ALU n1419_s (
    .SUM(n1419_1),
    .COUT(n1419_2),
    .I0(ff_r34r35_sy[0]),
    .I1(n225_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n1419_s.ALU_MODE=0;
  ALU n1418_s (
    .SUM(n1418_1),
    .COUT(n1418_2),
    .I0(ff_r34r35_sy[1]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1419_2) 
);
defparam n1418_s.ALU_MODE=0;
  ALU n1417_s (
    .SUM(n1417_1),
    .COUT(n1417_2),
    .I0(ff_r34r35_sy[2]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1418_2) 
);
defparam n1417_s.ALU_MODE=0;
  ALU n1416_s (
    .SUM(n1416_1),
    .COUT(n1416_2),
    .I0(ff_r34r35_sy[3]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1417_2) 
);
defparam n1416_s.ALU_MODE=0;
  ALU n1415_s (
    .SUM(n1415_1),
    .COUT(n1415_2),
    .I0(ff_r34r35_sy[4]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1416_2) 
);
defparam n1415_s.ALU_MODE=0;
  ALU n1414_s (
    .SUM(n1414_1),
    .COUT(n1414_2),
    .I0(ff_r34r35_sy[5]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1415_2) 
);
defparam n1414_s.ALU_MODE=0;
  ALU n1413_s (
    .SUM(n1413_1),
    .COUT(n1413_2),
    .I0(ff_r34r35_sy[6]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1414_2) 
);
defparam n1413_s.ALU_MODE=0;
  ALU n1412_s (
    .SUM(n1412_1),
    .COUT(n1412_2),
    .I0(ff_r34r35_sy[7]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1413_2) 
);
defparam n1412_s.ALU_MODE=0;
  ALU n1411_s (
    .SUM(n1411_1),
    .COUT(n1411_2),
    .I0(ff_r34r35_sy[8]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1412_2) 
);
defparam n1411_s.ALU_MODE=0;
  ALU n1410_s (
    .SUM(n1410_1),
    .COUT(n1410_0_COUT),
    .I0(ff_r34r35_sy[9]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1411_2) 
);
defparam n1410_s.ALU_MODE=0;
  ALU n954_s (
    .SUM(n954_2),
    .COUT(n954_3),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(ff_r42r43_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n954_s.ALU_MODE=1;
  ALU n953_s (
    .SUM(n953_2),
    .COUT(n953_3),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(ff_r42r43_ny[1]),
    .I3(GND),
    .CIN(n954_3) 
);
defparam n953_s.ALU_MODE=1;
  ALU n952_s (
    .SUM(n952_2),
    .COUT(n952_3),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(ff_r42r43_ny[2]),
    .I3(GND),
    .CIN(n953_3) 
);
defparam n952_s.ALU_MODE=1;
  ALU n951_s (
    .SUM(n951_2),
    .COUT(n951_3),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(ff_r42r43_ny[3]),
    .I3(GND),
    .CIN(n952_3) 
);
defparam n951_s.ALU_MODE=1;
  ALU n950_s (
    .SUM(n950_2),
    .COUT(n950_3),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(ff_r42r43_ny[4]),
    .I3(GND),
    .CIN(n951_3) 
);
defparam n950_s.ALU_MODE=1;
  ALU n949_s (
    .SUM(n949_2),
    .COUT(n949_3),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(ff_r42r43_ny[5]),
    .I3(GND),
    .CIN(n950_3) 
);
defparam n949_s.ALU_MODE=1;
  ALU n948_s (
    .SUM(n948_2),
    .COUT(n948_3),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(ff_r42r43_ny[6]),
    .I3(GND),
    .CIN(n949_3) 
);
defparam n948_s.ALU_MODE=1;
  ALU n947_s (
    .SUM(n947_2),
    .COUT(n947_3),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(ff_r42r43_ny[7]),
    .I3(GND),
    .CIN(n948_3) 
);
defparam n947_s.ALU_MODE=1;
  ALU n946_s (
    .SUM(n946_2),
    .COUT(n946_3),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(ff_r42r43_ny[8]),
    .I3(GND),
    .CIN(n947_3) 
);
defparam n946_s.ALU_MODE=1;
  ALU n945_s (
    .SUM(n945_2),
    .COUT(n945_3),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(ff_r42r43_ny[9]),
    .I3(GND),
    .CIN(n946_3) 
);
defparam n945_s.ALU_MODE=1;
  ALU n944_s (
    .SUM(n944_2),
    .COUT(n944_0_COUT),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n945_3) 
);
defparam n944_s.ALU_MODE=1;
  ALU n702_s0 (
    .SUM(n702_1_SUM),
    .COUT(n702_3),
    .I0(n314_3),
    .I1(ff_r44_clr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n702_s0.ALU_MODE=3;
  ALU n703_s0 (
    .SUM(n703_1_SUM),
    .COUT(n703_3),
    .I0(n313_3),
    .I1(ff_r44_clr[1]),
    .I3(GND),
    .CIN(n702_3) 
);
defparam n703_s0.ALU_MODE=3;
  ALU n704_s0 (
    .SUM(n704_1_SUM),
    .COUT(n704_3),
    .I0(n312_3),
    .I1(ff_r44_clr[2]),
    .I3(GND),
    .CIN(n703_3) 
);
defparam n704_s0.ALU_MODE=3;
  ALU n705_s0 (
    .SUM(n705_1_SUM),
    .COUT(n705_3),
    .I0(n311_3),
    .I1(ff_r44_clr[3]),
    .I3(GND),
    .CIN(n704_3) 
);
defparam n705_s0.ALU_MODE=3;
  ALU n706_s0 (
    .SUM(n706_1_SUM),
    .COUT(n706_3),
    .I0(n318_7),
    .I1(ff_r44_clr[4]),
    .I3(GND),
    .CIN(n705_3) 
);
defparam n706_s0.ALU_MODE=3;
  ALU n707_s0 (
    .SUM(n707_1_SUM),
    .COUT(n707_3),
    .I0(n317_7),
    .I1(ff_r44_clr[5]),
    .I3(GND),
    .CIN(n706_3) 
);
defparam n707_s0.ALU_MODE=3;
  ALU n708_s0 (
    .SUM(n708_1_SUM),
    .COUT(n708_3),
    .I0(n316_10),
    .I1(ff_r44_clr[6]),
    .I3(GND),
    .CIN(n707_3) 
);
defparam n708_s0.ALU_MODE=3;
  ALU n709_s0 (
    .SUM(n709_1_SUM),
    .COUT(n709_3),
    .I0(n315_9),
    .I1(ff_r44_clr[7]),
    .I3(GND),
    .CIN(n708_3) 
);
defparam n709_s0.ALU_MODE=3;
  ALU n1225_s0 (
    .SUM(n1225_1_SUM),
    .COUT(n1225_3),
    .I0(ff_nx_tmp[0]),
    .I1(ff_r40r41_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1225_s0.ALU_MODE=3;
  ALU n1226_s0 (
    .SUM(n1226_1_SUM),
    .COUT(n1226_3),
    .I0(ff_nx_tmp[1]),
    .I1(ff_r40r41_nx[1]),
    .I3(GND),
    .CIN(n1225_3) 
);
defparam n1226_s0.ALU_MODE=3;
  ALU n1227_s0 (
    .SUM(n1227_1_SUM),
    .COUT(n1227_3),
    .I0(ff_nx_tmp[2]),
    .I1(ff_r40r41_nx[2]),
    .I3(GND),
    .CIN(n1226_3) 
);
defparam n1227_s0.ALU_MODE=3;
  ALU n1228_s0 (
    .SUM(n1228_1_SUM),
    .COUT(n1228_3),
    .I0(ff_nx_tmp[3]),
    .I1(ff_r40r41_nx[3]),
    .I3(GND),
    .CIN(n1227_3) 
);
defparam n1228_s0.ALU_MODE=3;
  ALU n1229_s0 (
    .SUM(n1229_1_SUM),
    .COUT(n1229_3),
    .I0(ff_nx_tmp[4]),
    .I1(ff_r40r41_nx[4]),
    .I3(GND),
    .CIN(n1228_3) 
);
defparam n1229_s0.ALU_MODE=3;
  ALU n1230_s0 (
    .SUM(n1230_1_SUM),
    .COUT(n1230_3),
    .I0(ff_nx_tmp[5]),
    .I1(ff_r40r41_nx[5]),
    .I3(GND),
    .CIN(n1229_3) 
);
defparam n1230_s0.ALU_MODE=3;
  ALU n1231_s0 (
    .SUM(n1231_1_SUM),
    .COUT(n1231_3),
    .I0(ff_nx_tmp[6]),
    .I1(ff_r40r41_nx[6]),
    .I3(GND),
    .CIN(n1230_3) 
);
defparam n1231_s0.ALU_MODE=3;
  ALU n1232_s0 (
    .SUM(n1232_1_SUM),
    .COUT(n1232_3),
    .I0(ff_nx_tmp[7]),
    .I1(ff_r40r41_nx[7]),
    .I3(GND),
    .CIN(n1231_3) 
);
defparam n1232_s0.ALU_MODE=3;
  ALU n1233_s0 (
    .SUM(n1233_1_SUM),
    .COUT(n1233_3),
    .I0(ff_nx_tmp[8]),
    .I1(ff_r40r41_nx[8]),
    .I3(GND),
    .CIN(n1232_3) 
);
defparam n1233_s0.ALU_MODE=3;
  ALU n1234_s0 (
    .SUM(n1234_1_SUM),
    .COUT(n1234_3),
    .I0(ff_nx_tmp[9]),
    .I1(ff_r40r41_nx[9]),
    .I3(GND),
    .CIN(n1233_3) 
);
defparam n1234_s0.ALU_MODE=3;
  MUX2_LUT5 n305_s5 (
    .O(n305_9),
    .I0(n305_6),
    .I1(n305_7),
    .S0(\vdp_command_processor.ff_read_x_low [1]) 
);
  MUX2_LUT5 n306_s5 (
    .O(n306_9),
    .I0(n306_6),
    .I1(n306_7),
    .S0(\vdp_command_processor.ff_read_x_low [1]) 
);
  INV n2386_s6 (
    .O(n2386_11),
    .I(w_vdpcmd_vram_write_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_wait_control (
  w_video_clk,
  n36_6,
  reg_r9_y_dots_Z,
  reg_r8_sp_off_Z,
  w_vdp_enable,
  w_vdp_command_drive,
  reg_r1_disp_on_Z,
  reg_r9_pal_mode_Z,
  w_current_vdp_command_c,
  ff_wait_cnt
)
;
input w_video_clk;
input n36_6;
input reg_r9_y_dots_Z;
input reg_r8_sp_off_Z;
input w_vdp_enable;
input w_vdp_command_drive;
input reg_r1_disp_on_Z;
input reg_r9_pal_mode_Z;
input [7:4] w_current_vdp_command_c;
output [15:15] ff_wait_cnt;
wire n74_2;
wire n75_2;
wire n76_2;
wire n77_2;
wire n78_2;
wire n79_2;
wire n80_2;
wire n81_2;
wire n82_2;
wire n83_2;
wire n84_2;
wire n85_2;
wire n86_2;
wire n156_2;
wire n157_2;
wire n158_2;
wire n159_2;
wire n160_2;
wire n161_2;
wire n162_2;
wire n163_2;
wire n164_2;
wire n165_2;
wire n166_2;
wire n167_2;
wire n168_2;
wire n287_2;
wire n288_2;
wire n289_2;
wire n290_2;
wire n291_2;
wire n292_2;
wire n293_2;
wire n294_2;
wire n295_2;
wire n296_2;
wire n297_2;
wire n298_2;
wire n299_2;
wire n369_2;
wire n370_2;
wire n371_2;
wire n372_2;
wire n373_2;
wire n374_2;
wire n375_2;
wire n376_2;
wire n377_2;
wire n378_2;
wire n379_2;
wire n380_2;
wire n381_2;
wire n549_3;
wire n449_3;
wire n450_3;
wire n451_3;
wire n452_3;
wire n453_3;
wire n454_3;
wire n455_3;
wire n456_3;
wire n457_3;
wire n458_3;
wire n459_3;
wire n460_3;
wire n461_3;
wire n462_3;
wire n449_4;
wire n450_4;
wire n451_4;
wire n452_4;
wire n453_4;
wire n454_4;
wire n455_4;
wire n456_4;
wire n457_4;
wire n458_4;
wire n459_4;
wire n460_4;
wire n461_4;
wire n462_4;
wire n73_5;
wire n155_5;
wire n286_5;
wire n368_5;
wire n73_6;
wire n73_7;
wire n155_6;
wire n155_7;
wire n286_6;
wire n286_7;
wire n368_6;
wire n368_7;
wire n259_5;
wire n260_5;
wire n261_5;
wire n262_5;
wire n263_5;
wire n264_5;
wire n265_5;
wire n266_6;
wire n220_7;
wire n223_5;
wire n224_5;
wire n225_5;
wire n226_5;
wire n227_5;
wire n228_5;
wire n229_5;
wire n230_5;
wire n231_5;
wire n232_5;
wire n233_5;
wire n187_7;
wire n190_5;
wire n191_5;
wire n192_5;
wire n193_5;
wire n194_5;
wire n195_5;
wire n196_5;
wire n197_5;
wire n198_5;
wire n199_5;
wire n200_8;
wire n410_5;
wire n411_5;
wire n412_5;
wire n413_5;
wire n335_7;
wire n338_5;
wire n339_5;
wire n340_5;
wire n341_5;
wire n342_5;
wire n343_5;
wire n344_5;
wire n345_5;
wire n346_5;
wire n347_5;
wire n348_7;
wire n302_7;
wire n305_5;
wire n306_5;
wire n307_5;
wire n308_5;
wire n309_5;
wire n310_5;
wire n311_5;
wire n312_5;
wire n313_5;
wire n314_5;
wire n315_5;
wire n253_7;
wire n256_5;
wire n257_5;
wire n258_5;
wire n40_8;
wire n43_6;
wire n44_6;
wire n45_6;
wire n46_6;
wire n47_6;
wire n48_6;
wire n49_6;
wire n50_6;
wire n51_6;
wire n52_6;
wire n53_6;
wire n7_8;
wire n10_6;
wire n11_6;
wire n12_6;
wire n13_6;
wire n14_6;
wire n15_6;
wire n16_6;
wire n17_6;
wire n18_6;
wire n19_6;
wire n20_8;
wire n400_7;
wire n403_5;
wire n404_5;
wire n405_5;
wire n406_5;
wire n407_5;
wire n408_5;
wire n409_5;
wire n122_8;
wire n125_6;
wire n126_6;
wire n127_6;
wire n128_6;
wire n129_6;
wire n130_6;
wire n131_6;
wire n132_6;
wire n133_6;
wire n134_6;
wire n135_6;
wire n89_8;
wire n92_6;
wire n93_6;
wire n94_6;
wire n95_6;
wire n96_6;
wire n97_6;
wire n98_6;
wire n99_6;
wire n100_6;
wire n101_6;
wire n102_7;
wire n37_1;
wire n37_2;
wire n36_1;
wire n36_2;
wire n35_1;
wire n35_2;
wire n34_1;
wire n34_2;
wire n33_1;
wire n33_2;
wire n32_1;
wire n32_2;
wire n31_1;
wire n31_2;
wire n30_1;
wire n30_2;
wire n29_1;
wire n29_2;
wire n28_1;
wire n28_2;
wire n27_1;
wire n27_2;
wire n26_1;
wire n26_2;
wire n25_1;
wire n25_2;
wire n70_1;
wire n70_2;
wire n69_1;
wire n69_2;
wire n68_1;
wire n68_2;
wire n67_1;
wire n67_2;
wire n66_1;
wire n66_2;
wire n65_1;
wire n65_2;
wire n64_1;
wire n64_2;
wire n63_1;
wire n63_2;
wire n62_1;
wire n62_2;
wire n61_1;
wire n61_2;
wire n60_1;
wire n60_2;
wire n59_1;
wire n59_2;
wire n58_1;
wire n58_2;
wire n119_1;
wire n119_2;
wire n118_1;
wire n118_2;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n152_1;
wire n152_2;
wire n151_1;
wire n151_2;
wire n150_1;
wire n150_2;
wire n149_1;
wire n149_2;
wire n148_1;
wire n148_2;
wire n147_1;
wire n147_2;
wire n146_1;
wire n146_2;
wire n145_1;
wire n145_2;
wire n144_1;
wire n144_2;
wire n143_1;
wire n143_2;
wire n142_1;
wire n142_2;
wire n141_1;
wire n141_2;
wire n140_1;
wire n140_2;
wire n250_1;
wire n250_2;
wire n249_1;
wire n249_2;
wire n248_1;
wire n248_2;
wire n247_1;
wire n247_2;
wire n246_1;
wire n246_2;
wire n245_1;
wire n245_2;
wire n244_1;
wire n244_2;
wire n243_1;
wire n243_2;
wire n242_1;
wire n242_2;
wire n241_1;
wire n241_2;
wire n240_1;
wire n240_2;
wire n239_1;
wire n239_2;
wire n238_1;
wire n238_2;
wire n283_1;
wire n283_2;
wire n282_1;
wire n282_2;
wire n281_1;
wire n281_2;
wire n280_1;
wire n280_2;
wire n279_1;
wire n279_2;
wire n278_1;
wire n278_2;
wire n277_1;
wire n277_2;
wire n276_1;
wire n276_2;
wire n275_1;
wire n275_2;
wire n274_1;
wire n274_2;
wire n273_1;
wire n273_2;
wire n272_1;
wire n272_2;
wire n271_1;
wire n271_2;
wire n332_1;
wire n332_2;
wire n331_1;
wire n331_2;
wire n330_1;
wire n330_2;
wire n329_1;
wire n329_2;
wire n328_1;
wire n328_2;
wire n327_1;
wire n327_2;
wire n326_1;
wire n326_2;
wire n325_1;
wire n325_2;
wire n324_1;
wire n324_2;
wire n323_1;
wire n323_2;
wire n322_1;
wire n322_2;
wire n321_1;
wire n321_2;
wire n320_1;
wire n320_2;
wire n365_1;
wire n365_2;
wire n364_1;
wire n364_2;
wire n363_1;
wire n363_2;
wire n362_1;
wire n362_2;
wire n361_1;
wire n361_2;
wire n360_1;
wire n360_2;
wire n359_1;
wire n359_2;
wire n358_1;
wire n358_2;
wire n357_1;
wire n357_2;
wire n356_1;
wire n356_2;
wire n355_1;
wire n355_2;
wire n354_1;
wire n354_2;
wire n353_1;
wire n353_2;
wire n430_1;
wire n430_2;
wire n429_1;
wire n429_2;
wire n428_1;
wire n428_2;
wire n427_1;
wire n427_2;
wire n426_1;
wire n426_2;
wire n425_1;
wire n425_2;
wire n424_1;
wire n424_2;
wire n423_1;
wire n423_2;
wire n422_1;
wire n422_2;
wire n421_1;
wire n421_2;
wire n420_1;
wire n420_2;
wire n419_1;
wire n419_2;
wire n418_1;
wire n418_2;
wire n417_1;
wire n417_0_COUT;
wire n171_3;
wire n172_3;
wire n173_3;
wire n174_3;
wire n175_3;
wire n176_3;
wire n177_3;
wire n178_3;
wire n179_3;
wire n180_3;
wire n181_3;
wire n182_3;
wire n183_3;
wire n184_3;
wire n384_3;
wire n385_3;
wire n386_3;
wire n387_3;
wire n388_3;
wire n389_3;
wire n390_3;
wire n391_3;
wire n392_3;
wire n393_3;
wire n394_3;
wire n395_3;
wire n396_3;
wire n397_3;
wire [14:2] ff_wait_cnt_0;
wire [31:24] DO;
wire VCC;
wire GND;
  LUT3 n172_s1 (
    .F(n74_2),
    .I0(n58_1),
    .I1(n25_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n172_s1.INIT=8'hCA;
  LUT3 n173_s1 (
    .F(n75_2),
    .I0(n59_1),
    .I1(n26_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n173_s1.INIT=8'hCA;
  LUT3 n174_s1 (
    .F(n76_2),
    .I0(n60_1),
    .I1(n27_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n174_s1.INIT=8'hCA;
  LUT3 n175_s1 (
    .F(n77_2),
    .I0(n61_1),
    .I1(n28_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n175_s1.INIT=8'hCA;
  LUT3 n176_s1 (
    .F(n78_2),
    .I0(n62_1),
    .I1(n29_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n176_s1.INIT=8'hCA;
  LUT3 n177_s1 (
    .F(n79_2),
    .I0(n63_1),
    .I1(n30_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n177_s1.INIT=8'hCA;
  LUT3 n178_s1 (
    .F(n80_2),
    .I0(n64_1),
    .I1(n31_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n178_s1.INIT=8'hCA;
  LUT3 n179_s1 (
    .F(n81_2),
    .I0(n65_1),
    .I1(n32_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n179_s1.INIT=8'hCA;
  LUT3 n180_s1 (
    .F(n82_2),
    .I0(n66_1),
    .I1(n33_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n180_s1.INIT=8'hCA;
  LUT3 n181_s1 (
    .F(n83_2),
    .I0(n67_1),
    .I1(n34_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n181_s1.INIT=8'hCA;
  LUT3 n182_s1 (
    .F(n84_2),
    .I0(n68_1),
    .I1(n35_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n182_s1.INIT=8'hCA;
  LUT3 n183_s1 (
    .F(n85_2),
    .I0(n69_1),
    .I1(n36_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n183_s1.INIT=8'hCA;
  LUT3 n184_s1 (
    .F(n86_2),
    .I0(n70_1),
    .I1(n37_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n184_s1.INIT=8'hCA;
  LUT3 n172_s2 (
    .F(n156_2),
    .I0(n140_1),
    .I1(n107_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n172_s2.INIT=8'hCA;
  LUT3 n173_s2 (
    .F(n157_2),
    .I0(n141_1),
    .I1(n108_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n173_s2.INIT=8'hCA;
  LUT3 n174_s2 (
    .F(n158_2),
    .I0(n142_1),
    .I1(n109_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n174_s2.INIT=8'hCA;
  LUT3 n175_s2 (
    .F(n159_2),
    .I0(n143_1),
    .I1(n110_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n175_s2.INIT=8'hCA;
  LUT3 n176_s2 (
    .F(n160_2),
    .I0(n144_1),
    .I1(n111_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n176_s2.INIT=8'hCA;
  LUT3 n177_s2 (
    .F(n161_2),
    .I0(n145_1),
    .I1(n112_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n177_s2.INIT=8'hCA;
  LUT3 n178_s2 (
    .F(n162_2),
    .I0(n146_1),
    .I1(n113_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n178_s2.INIT=8'hCA;
  LUT3 n179_s2 (
    .F(n163_2),
    .I0(n147_1),
    .I1(n114_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n179_s2.INIT=8'hCA;
  LUT3 n180_s2 (
    .F(n164_2),
    .I0(n148_1),
    .I1(n115_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n180_s2.INIT=8'hCA;
  LUT3 n181_s2 (
    .F(n165_2),
    .I0(n149_1),
    .I1(n116_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n181_s2.INIT=8'hCA;
  LUT3 n182_s2 (
    .F(n166_2),
    .I0(n150_1),
    .I1(n117_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n182_s2.INIT=8'hCA;
  LUT3 n183_s2 (
    .F(n167_2),
    .I0(n151_1),
    .I1(n118_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n183_s2.INIT=8'hCA;
  LUT3 n184_s2 (
    .F(n168_2),
    .I0(n152_1),
    .I1(n119_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n184_s2.INIT=8'hCA;
  LUT3 n385_s1 (
    .F(n287_2),
    .I0(n271_1),
    .I1(n238_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n385_s1.INIT=8'hCA;
  LUT3 n386_s1 (
    .F(n288_2),
    .I0(n272_1),
    .I1(n239_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n386_s1.INIT=8'hCA;
  LUT3 n387_s1 (
    .F(n289_2),
    .I0(n273_1),
    .I1(n240_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n387_s1.INIT=8'hCA;
  LUT3 n388_s1 (
    .F(n290_2),
    .I0(n274_1),
    .I1(n241_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n388_s1.INIT=8'hCA;
  LUT3 n389_s1 (
    .F(n291_2),
    .I0(n275_1),
    .I1(n242_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n389_s1.INIT=8'hCA;
  LUT3 n390_s1 (
    .F(n292_2),
    .I0(n276_1),
    .I1(n243_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n390_s1.INIT=8'hCA;
  LUT3 n391_s1 (
    .F(n293_2),
    .I0(n277_1),
    .I1(n244_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n391_s1.INIT=8'hCA;
  LUT3 n392_s1 (
    .F(n294_2),
    .I0(n278_1),
    .I1(n245_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n392_s1.INIT=8'hCA;
  LUT3 n393_s1 (
    .F(n295_2),
    .I0(n279_1),
    .I1(n246_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n393_s1.INIT=8'hCA;
  LUT3 n394_s1 (
    .F(n296_2),
    .I0(n280_1),
    .I1(n247_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n394_s1.INIT=8'hCA;
  LUT3 n395_s1 (
    .F(n297_2),
    .I0(n281_1),
    .I1(n248_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n395_s1.INIT=8'hCA;
  LUT3 n396_s1 (
    .F(n298_2),
    .I0(n282_1),
    .I1(n249_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n396_s1.INIT=8'hCA;
  LUT3 n397_s1 (
    .F(n299_2),
    .I0(n283_1),
    .I1(n250_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n397_s1.INIT=8'hCA;
  LUT3 n385_s2 (
    .F(n369_2),
    .I0(n353_1),
    .I1(n320_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n385_s2.INIT=8'hCA;
  LUT3 n386_s2 (
    .F(n370_2),
    .I0(n354_1),
    .I1(n321_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n386_s2.INIT=8'hCA;
  LUT3 n387_s2 (
    .F(n371_2),
    .I0(n355_1),
    .I1(n322_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n387_s2.INIT=8'hCA;
  LUT3 n388_s2 (
    .F(n372_2),
    .I0(n356_1),
    .I1(n323_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n388_s2.INIT=8'hCA;
  LUT3 n389_s2 (
    .F(n373_2),
    .I0(n357_1),
    .I1(n324_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n389_s2.INIT=8'hCA;
  LUT3 n390_s2 (
    .F(n374_2),
    .I0(n358_1),
    .I1(n325_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n390_s2.INIT=8'hCA;
  LUT3 n391_s2 (
    .F(n375_2),
    .I0(n359_1),
    .I1(n326_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n391_s2.INIT=8'hCA;
  LUT3 n392_s2 (
    .F(n376_2),
    .I0(n360_1),
    .I1(n327_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n392_s2.INIT=8'hCA;
  LUT3 n393_s2 (
    .F(n377_2),
    .I0(n361_1),
    .I1(n328_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n393_s2.INIT=8'hCA;
  LUT3 n394_s2 (
    .F(n378_2),
    .I0(n362_1),
    .I1(n329_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n394_s2.INIT=8'hCA;
  LUT3 n395_s2 (
    .F(n379_2),
    .I0(n363_1),
    .I1(n330_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n395_s2.INIT=8'hCA;
  LUT3 n396_s2 (
    .F(n380_2),
    .I0(n364_1),
    .I1(n331_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n396_s2.INIT=8'hCA;
  LUT3 n397_s2 (
    .F(n381_2),
    .I0(n365_1),
    .I1(n332_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n397_s2.INIT=8'hCA;
  LUT2 n549_s0 (
    .F(n549_3),
    .I0(w_vdp_enable),
    .I1(w_vdp_command_drive) 
);
defparam n549_s0.INIT=4'h8;
  LUT4 n449_s0 (
    .F(n449_3),
    .I0(n384_3),
    .I1(n171_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n449_4) 
);
defparam n449_s0.INIT=16'hCFA0;
  LUT4 n450_s0 (
    .F(n450_3),
    .I0(reg_r1_disp_on_Z),
    .I1(n172_3),
    .I2(n450_4),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n450_s0.INIT=16'h88F0;
  LUT4 n451_s0 (
    .F(n451_3),
    .I0(reg_r1_disp_on_Z),
    .I1(n173_3),
    .I2(n451_4),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n451_s0.INIT=16'h88F0;
  LUT4 n452_s0 (
    .F(n452_3),
    .I0(n387_3),
    .I1(n174_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n452_4) 
);
defparam n452_s0.INIT=16'hA0CF;
  LUT4 n453_s0 (
    .F(n453_3),
    .I0(n388_3),
    .I1(n175_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n453_4) 
);
defparam n453_s0.INIT=16'hA0CF;
  LUT4 n454_s0 (
    .F(n454_3),
    .I0(n389_3),
    .I1(n176_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n454_4) 
);
defparam n454_s0.INIT=16'hA0CF;
  LUT4 n455_s0 (
    .F(n455_3),
    .I0(n390_3),
    .I1(n177_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n455_4) 
);
defparam n455_s0.INIT=16'hA0CF;
  LUT4 n456_s0 (
    .F(n456_3),
    .I0(n391_3),
    .I1(n178_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n456_4) 
);
defparam n456_s0.INIT=16'hA0CF;
  LUT4 n457_s0 (
    .F(n457_3),
    .I0(n392_3),
    .I1(n179_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n457_4) 
);
defparam n457_s0.INIT=16'hA0CF;
  LUT4 n458_s0 (
    .F(n458_3),
    .I0(n393_3),
    .I1(n180_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n458_4) 
);
defparam n458_s0.INIT=16'hA0CF;
  LUT4 n459_s0 (
    .F(n459_3),
    .I0(n394_3),
    .I1(n181_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n459_4) 
);
defparam n459_s0.INIT=16'hA0CF;
  LUT4 n460_s0 (
    .F(n460_3),
    .I0(n395_3),
    .I1(n182_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n460_4) 
);
defparam n460_s0.INIT=16'hA0CF;
  LUT4 n461_s0 (
    .F(n461_3),
    .I0(n396_3),
    .I1(n183_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n461_4) 
);
defparam n461_s0.INIT=16'hA0CF;
  LUT4 n462_s0 (
    .F(n462_3),
    .I0(n397_3),
    .I1(n184_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n462_4) 
);
defparam n462_s0.INIT=16'hA0CF;
  LUT4 n449_s1 (
    .F(n449_4),
    .I0(n187_7),
    .I1(n417_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n449_s1.INIT=16'hFA0C;
  LUT3 n450_s1 (
    .F(n450_4),
    .I0(n418_1),
    .I1(n385_3),
    .I2(reg_r1_disp_on_Z) 
);
defparam n450_s1.INIT=8'hCA;
  LUT3 n451_s1 (
    .F(n451_4),
    .I0(n419_1),
    .I1(n386_3),
    .I2(reg_r1_disp_on_Z) 
);
defparam n451_s1.INIT=8'hCA;
  LUT4 n452_s1 (
    .F(n452_4),
    .I0(n420_1),
    .I1(n190_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n452_s1.INIT=16'h03F5;
  LUT4 n453_s1 (
    .F(n453_4),
    .I0(n421_1),
    .I1(n191_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n453_s1.INIT=16'h03F5;
  LUT4 n454_s1 (
    .F(n454_4),
    .I0(n422_1),
    .I1(n192_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n454_s1.INIT=16'h03F5;
  LUT4 n455_s1 (
    .F(n455_4),
    .I0(n423_1),
    .I1(n193_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n455_s1.INIT=16'h03F5;
  LUT4 n456_s1 (
    .F(n456_4),
    .I0(n424_1),
    .I1(n194_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n456_s1.INIT=16'h03F5;
  LUT4 n457_s1 (
    .F(n457_4),
    .I0(n425_1),
    .I1(n195_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n457_s1.INIT=16'h03F5;
  LUT4 n458_s1 (
    .F(n458_4),
    .I0(n426_1),
    .I1(n196_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n458_s1.INIT=16'h03F5;
  LUT4 n459_s1 (
    .F(n459_4),
    .I0(n427_1),
    .I1(n197_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n459_s1.INIT=16'h03F5;
  LUT4 n460_s1 (
    .F(n460_4),
    .I0(n428_1),
    .I1(n198_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n460_s1.INIT=16'h03F5;
  LUT4 n461_s1 (
    .F(n461_4),
    .I0(n429_1),
    .I1(n199_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n461_s1.INIT=16'h03F5;
  LUT4 n462_s1 (
    .F(n462_4),
    .I0(n430_1),
    .I1(n200_8),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n462_s1.INIT=16'h03F5;
  LUT4 n171_s1 (
    .F(n73_5),
    .I0(n73_6),
    .I1(n73_7),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n171_s1.INIT=16'hAC53;
  LUT4 n171_s2 (
    .F(n155_5),
    .I0(n155_6),
    .I1(n155_7),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n171_s2.INIT=16'hAC53;
  LUT4 n384_s1 (
    .F(n286_5),
    .I0(n286_6),
    .I1(n286_7),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n384_s1.INIT=16'hAC53;
  LUT4 n384_s2 (
    .F(n368_5),
    .I0(n368_6),
    .I1(n368_7),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n384_s2.INIT=16'hAC53;
  LUT2 n73_s2 (
    .F(n73_6),
    .I0(n7_8),
    .I1(n25_2) 
);
defparam n73_s2.INIT=4'h9;
  LUT2 n73_s3 (
    .F(n73_7),
    .I0(n40_8),
    .I1(n58_2) 
);
defparam n73_s3.INIT=4'h9;
  LUT2 n155_s2 (
    .F(n155_6),
    .I0(n89_8),
    .I1(n107_2) 
);
defparam n155_s2.INIT=4'h9;
  LUT2 n155_s3 (
    .F(n155_7),
    .I0(n122_8),
    .I1(n140_2) 
);
defparam n155_s3.INIT=4'h9;
  LUT2 n286_s2 (
    .F(n286_6),
    .I0(n220_7),
    .I1(n238_2) 
);
defparam n286_s2.INIT=4'h9;
  LUT2 n286_s3 (
    .F(n286_7),
    .I0(n253_7),
    .I1(n271_2) 
);
defparam n286_s3.INIT=4'h9;
  LUT2 n368_s2 (
    .F(n368_6),
    .I0(n302_7),
    .I1(n320_2) 
);
defparam n368_s2.INIT=4'h9;
  LUT2 n368_s3 (
    .F(n368_7),
    .I0(n335_7),
    .I1(n353_2) 
);
defparam n368_s3.INIT=4'h9;
  DFFRE ff_wait_cnt_14_s0 (
    .Q(ff_wait_cnt_0[14]),
    .D(n450_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_13_s0 (
    .Q(ff_wait_cnt_0[13]),
    .D(n451_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_12_s0 (
    .Q(ff_wait_cnt_0[12]),
    .D(n452_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_11_s0 (
    .Q(ff_wait_cnt_0[11]),
    .D(n453_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_10_s0 (
    .Q(ff_wait_cnt_0[10]),
    .D(n454_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_9_s0 (
    .Q(ff_wait_cnt_0[9]),
    .D(n455_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_8_s0 (
    .Q(ff_wait_cnt_0[8]),
    .D(n456_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_7_s0 (
    .Q(ff_wait_cnt_0[7]),
    .D(n457_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_6_s0 (
    .Q(ff_wait_cnt_0[6]),
    .D(n458_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_5_s0 (
    .Q(ff_wait_cnt_0[5]),
    .D(n459_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_4_s0 (
    .Q(ff_wait_cnt_0[4]),
    .D(n460_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_3_s0 (
    .Q(ff_wait_cnt_0[3]),
    .D(n461_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_2_s0 (
    .Q(ff_wait_cnt_0[2]),
    .D(n462_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_15_s0 (
    .Q(ff_wait_cnt[15]),
    .D(n449_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  pROM c_wait_table_505_c_wait_table_505_0_0_s (
    .DO({n259_5,n260_5,n261_5,n262_5,n263_5,n264_5,n265_5,n266_6,n220_7,n223_5,n224_5,n225_5,n226_5,n227_5,n228_5,n229_5,n230_5,n231_5,n232_5,n233_5,n187_7,n190_5,n191_5,n192_5,n193_5,n194_5,n195_5,n196_5,n197_5,n198_5,n199_5,n200_8}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_0_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_0_s.INIT_RAM_00=256'hF043C235396B14F1008008000080080000800800008008000080080000800800;
defparam c_wait_table_505_c_wait_table_505_0_0_s.INIT_RAM_01=256'h00800800BF60B4B7196914E1C653332B00800800008008000956D39A9D4F7331;
defparam c_wait_table_505_c_wait_table_505_0_0_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_0_s.RESET_MODE="SYNC";
  pROM c_wait_table_505_c_wait_table_505_0_1_s (
    .DO({n410_5,n411_5,n412_5,n413_5,n335_7,n338_5,n339_5,n340_5,n341_5,n342_5,n343_5,n344_5,n345_5,n346_5,n347_5,n348_7,n302_7,n305_5,n306_5,n307_5,n308_5,n309_5,n310_5,n311_5,n312_5,n313_5,n314_5,n315_5,n253_7,n256_5,n257_5,n258_5}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_1_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_1_s.INIT_RAM_00=256'hC2902AC3E55959D6080080080800800808008008080080080800800808008008;
defparam c_wait_table_505_c_wait_table_505_0_1_s.INIT_RAM_01=256'h08008008559F5ED5E53957D6E35637F40800800808008008F46B4AD5635F3894;
defparam c_wait_table_505_c_wait_table_505_0_1_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_1_s.RESET_MODE="SYNC";
  pROM c_wait_table_505_c_wait_table_505_0_2_s (
    .DO({n40_8,n43_6,n44_6,n45_6,n46_6,n47_6,n48_6,n49_6,n50_6,n51_6,n52_6,n53_6,n7_8,n10_6,n11_6,n12_6,n13_6,n14_6,n15_6,n16_6,n17_6,n18_6,n19_6,n20_8,n400_7,n403_5,n404_5,n405_5,n406_5,n407_5,n408_5,n409_5}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_2_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_2_s.INIT_RAM_00=256'h3A03CC2363267949800800808008008080080080800800808008008080080080;
defparam c_wait_table_505_c_wait_table_505_0_2_s.INIT_RAM_01=256'h800800805455644F6126594742C46734800800808008008046D4A23B40643E35;
defparam c_wait_table_505_c_wait_table_505_0_2_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_2_s.RESET_MODE="SYNC";
  pROM c_wait_table_505_c_wait_table_505_0_3_s (
    .DO({DO[31:24],n122_8,n125_6,n126_6,n127_6,n128_6,n129_6,n130_6,n131_6,n132_6,n133_6,n134_6,n135_6,n89_8,n92_6,n93_6,n94_6,n95_6,n96_6,n97_6,n98_6,n99_6,n100_6,n101_6,n102_7}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_3_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_3_s.INIT_RAM_00=256'h002802840056E59E008008000080080000800800008008000080080000800800;
defparam c_wait_table_505_c_wait_table_505_0_3_s.INIT_RAM_01=256'h00800800005135480054E57E0031732A0080080000800800003FF42B0031E339;
defparam c_wait_table_505_c_wait_table_505_0_3_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_3_s.RESET_MODE="SYNC";
  ALU n37_s (
    .SUM(n37_1),
    .COUT(n37_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n20_8),
    .I3(GND),
    .CIN(GND) 
);
defparam n37_s.ALU_MODE=0;
  ALU n36_s (
    .SUM(n36_1),
    .COUT(n36_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n19_6),
    .I3(GND),
    .CIN(n37_2) 
);
defparam n36_s.ALU_MODE=0;
  ALU n35_s (
    .SUM(n35_1),
    .COUT(n35_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n18_6),
    .I3(GND),
    .CIN(n36_2) 
);
defparam n35_s.ALU_MODE=0;
  ALU n34_s (
    .SUM(n34_1),
    .COUT(n34_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n17_6),
    .I3(GND),
    .CIN(n35_2) 
);
defparam n34_s.ALU_MODE=0;
  ALU n33_s (
    .SUM(n33_1),
    .COUT(n33_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n16_6),
    .I3(GND),
    .CIN(n34_2) 
);
defparam n33_s.ALU_MODE=0;
  ALU n32_s (
    .SUM(n32_1),
    .COUT(n32_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n15_6),
    .I3(GND),
    .CIN(n33_2) 
);
defparam n32_s.ALU_MODE=0;
  ALU n31_s (
    .SUM(n31_1),
    .COUT(n31_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n14_6),
    .I3(GND),
    .CIN(n32_2) 
);
defparam n31_s.ALU_MODE=0;
  ALU n30_s (
    .SUM(n30_1),
    .COUT(n30_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n13_6),
    .I3(GND),
    .CIN(n31_2) 
);
defparam n30_s.ALU_MODE=0;
  ALU n29_s (
    .SUM(n29_1),
    .COUT(n29_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n12_6),
    .I3(GND),
    .CIN(n30_2) 
);
defparam n29_s.ALU_MODE=0;
  ALU n28_s (
    .SUM(n28_1),
    .COUT(n28_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n11_6),
    .I3(GND),
    .CIN(n29_2) 
);
defparam n28_s.ALU_MODE=0;
  ALU n27_s (
    .SUM(n27_1),
    .COUT(n27_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n10_6),
    .I3(GND),
    .CIN(n28_2) 
);
defparam n27_s.ALU_MODE=0;
  ALU n26_s (
    .SUM(n26_1),
    .COUT(n26_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n27_2) 
);
defparam n26_s.ALU_MODE=0;
  ALU n25_s (
    .SUM(n25_1),
    .COUT(n25_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n26_2) 
);
defparam n25_s.ALU_MODE=0;
  ALU n70_s (
    .SUM(n70_1),
    .COUT(n70_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n53_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n70_s.ALU_MODE=0;
  ALU n69_s (
    .SUM(n69_1),
    .COUT(n69_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n52_6),
    .I3(GND),
    .CIN(n70_2) 
);
defparam n69_s.ALU_MODE=0;
  ALU n68_s (
    .SUM(n68_1),
    .COUT(n68_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n51_6),
    .I3(GND),
    .CIN(n69_2) 
);
defparam n68_s.ALU_MODE=0;
  ALU n67_s (
    .SUM(n67_1),
    .COUT(n67_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n50_6),
    .I3(GND),
    .CIN(n68_2) 
);
defparam n67_s.ALU_MODE=0;
  ALU n66_s (
    .SUM(n66_1),
    .COUT(n66_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n49_6),
    .I3(GND),
    .CIN(n67_2) 
);
defparam n66_s.ALU_MODE=0;
  ALU n65_s (
    .SUM(n65_1),
    .COUT(n65_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n48_6),
    .I3(GND),
    .CIN(n66_2) 
);
defparam n65_s.ALU_MODE=0;
  ALU n64_s (
    .SUM(n64_1),
    .COUT(n64_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n47_6),
    .I3(GND),
    .CIN(n65_2) 
);
defparam n64_s.ALU_MODE=0;
  ALU n63_s (
    .SUM(n63_1),
    .COUT(n63_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n46_6),
    .I3(GND),
    .CIN(n64_2) 
);
defparam n63_s.ALU_MODE=0;
  ALU n62_s (
    .SUM(n62_1),
    .COUT(n62_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n45_6),
    .I3(GND),
    .CIN(n63_2) 
);
defparam n62_s.ALU_MODE=0;
  ALU n61_s (
    .SUM(n61_1),
    .COUT(n61_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n44_6),
    .I3(GND),
    .CIN(n62_2) 
);
defparam n61_s.ALU_MODE=0;
  ALU n60_s (
    .SUM(n60_1),
    .COUT(n60_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n43_6),
    .I3(GND),
    .CIN(n61_2) 
);
defparam n60_s.ALU_MODE=0;
  ALU n59_s (
    .SUM(n59_1),
    .COUT(n59_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n60_2) 
);
defparam n59_s.ALU_MODE=0;
  ALU n58_s (
    .SUM(n58_1),
    .COUT(n58_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n59_2) 
);
defparam n58_s.ALU_MODE=0;
  ALU n119_s (
    .SUM(n119_1),
    .COUT(n119_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n102_7),
    .I3(GND),
    .CIN(GND) 
);
defparam n119_s.ALU_MODE=0;
  ALU n118_s (
    .SUM(n118_1),
    .COUT(n118_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n101_6),
    .I3(GND),
    .CIN(n119_2) 
);
defparam n118_s.ALU_MODE=0;
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n100_6),
    .I3(GND),
    .CIN(n118_2) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n99_6),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n98_6),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n97_6),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n96_6),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n95_6),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n94_6),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n93_6),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n92_6),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n152_s (
    .SUM(n152_1),
    .COUT(n152_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n135_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n152_s.ALU_MODE=0;
  ALU n151_s (
    .SUM(n151_1),
    .COUT(n151_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n134_6),
    .I3(GND),
    .CIN(n152_2) 
);
defparam n151_s.ALU_MODE=0;
  ALU n150_s (
    .SUM(n150_1),
    .COUT(n150_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n133_6),
    .I3(GND),
    .CIN(n151_2) 
);
defparam n150_s.ALU_MODE=0;
  ALU n149_s (
    .SUM(n149_1),
    .COUT(n149_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n132_6),
    .I3(GND),
    .CIN(n150_2) 
);
defparam n149_s.ALU_MODE=0;
  ALU n148_s (
    .SUM(n148_1),
    .COUT(n148_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n131_6),
    .I3(GND),
    .CIN(n149_2) 
);
defparam n148_s.ALU_MODE=0;
  ALU n147_s (
    .SUM(n147_1),
    .COUT(n147_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n130_6),
    .I3(GND),
    .CIN(n148_2) 
);
defparam n147_s.ALU_MODE=0;
  ALU n146_s (
    .SUM(n146_1),
    .COUT(n146_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n129_6),
    .I3(GND),
    .CIN(n147_2) 
);
defparam n146_s.ALU_MODE=0;
  ALU n145_s (
    .SUM(n145_1),
    .COUT(n145_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n128_6),
    .I3(GND),
    .CIN(n146_2) 
);
defparam n145_s.ALU_MODE=0;
  ALU n144_s (
    .SUM(n144_1),
    .COUT(n144_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n127_6),
    .I3(GND),
    .CIN(n145_2) 
);
defparam n144_s.ALU_MODE=0;
  ALU n143_s (
    .SUM(n143_1),
    .COUT(n143_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n126_6),
    .I3(GND),
    .CIN(n144_2) 
);
defparam n143_s.ALU_MODE=0;
  ALU n142_s (
    .SUM(n142_1),
    .COUT(n142_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n125_6),
    .I3(GND),
    .CIN(n143_2) 
);
defparam n142_s.ALU_MODE=0;
  ALU n141_s (
    .SUM(n141_1),
    .COUT(n141_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n142_2) 
);
defparam n141_s.ALU_MODE=0;
  ALU n140_s (
    .SUM(n140_1),
    .COUT(n140_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n141_2) 
);
defparam n140_s.ALU_MODE=0;
  ALU n250_s (
    .SUM(n250_1),
    .COUT(n250_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n233_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n250_s.ALU_MODE=0;
  ALU n249_s (
    .SUM(n249_1),
    .COUT(n249_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n232_5),
    .I3(GND),
    .CIN(n250_2) 
);
defparam n249_s.ALU_MODE=0;
  ALU n248_s (
    .SUM(n248_1),
    .COUT(n248_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n231_5),
    .I3(GND),
    .CIN(n249_2) 
);
defparam n248_s.ALU_MODE=0;
  ALU n247_s (
    .SUM(n247_1),
    .COUT(n247_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n230_5),
    .I3(GND),
    .CIN(n248_2) 
);
defparam n247_s.ALU_MODE=0;
  ALU n246_s (
    .SUM(n246_1),
    .COUT(n246_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n229_5),
    .I3(GND),
    .CIN(n247_2) 
);
defparam n246_s.ALU_MODE=0;
  ALU n245_s (
    .SUM(n245_1),
    .COUT(n245_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n228_5),
    .I3(GND),
    .CIN(n246_2) 
);
defparam n245_s.ALU_MODE=0;
  ALU n244_s (
    .SUM(n244_1),
    .COUT(n244_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n227_5),
    .I3(GND),
    .CIN(n245_2) 
);
defparam n244_s.ALU_MODE=0;
  ALU n243_s (
    .SUM(n243_1),
    .COUT(n243_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n226_5),
    .I3(GND),
    .CIN(n244_2) 
);
defparam n243_s.ALU_MODE=0;
  ALU n242_s (
    .SUM(n242_1),
    .COUT(n242_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n225_5),
    .I3(GND),
    .CIN(n243_2) 
);
defparam n242_s.ALU_MODE=0;
  ALU n241_s (
    .SUM(n241_1),
    .COUT(n241_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n224_5),
    .I3(GND),
    .CIN(n242_2) 
);
defparam n241_s.ALU_MODE=0;
  ALU n240_s (
    .SUM(n240_1),
    .COUT(n240_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n223_5),
    .I3(GND),
    .CIN(n241_2) 
);
defparam n240_s.ALU_MODE=0;
  ALU n239_s (
    .SUM(n239_1),
    .COUT(n239_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n240_2) 
);
defparam n239_s.ALU_MODE=0;
  ALU n238_s (
    .SUM(n238_1),
    .COUT(n238_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n239_2) 
);
defparam n238_s.ALU_MODE=0;
  ALU n283_s (
    .SUM(n283_1),
    .COUT(n283_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n266_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n283_s.ALU_MODE=0;
  ALU n282_s (
    .SUM(n282_1),
    .COUT(n282_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n265_5),
    .I3(GND),
    .CIN(n283_2) 
);
defparam n282_s.ALU_MODE=0;
  ALU n281_s (
    .SUM(n281_1),
    .COUT(n281_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n264_5),
    .I3(GND),
    .CIN(n282_2) 
);
defparam n281_s.ALU_MODE=0;
  ALU n280_s (
    .SUM(n280_1),
    .COUT(n280_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n263_5),
    .I3(GND),
    .CIN(n281_2) 
);
defparam n280_s.ALU_MODE=0;
  ALU n279_s (
    .SUM(n279_1),
    .COUT(n279_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n262_5),
    .I3(GND),
    .CIN(n280_2) 
);
defparam n279_s.ALU_MODE=0;
  ALU n278_s (
    .SUM(n278_1),
    .COUT(n278_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n261_5),
    .I3(GND),
    .CIN(n279_2) 
);
defparam n278_s.ALU_MODE=0;
  ALU n277_s (
    .SUM(n277_1),
    .COUT(n277_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n260_5),
    .I3(GND),
    .CIN(n278_2) 
);
defparam n277_s.ALU_MODE=0;
  ALU n276_s (
    .SUM(n276_1),
    .COUT(n276_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n259_5),
    .I3(GND),
    .CIN(n277_2) 
);
defparam n276_s.ALU_MODE=0;
  ALU n275_s (
    .SUM(n275_1),
    .COUT(n275_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n258_5),
    .I3(GND),
    .CIN(n276_2) 
);
defparam n275_s.ALU_MODE=0;
  ALU n274_s (
    .SUM(n274_1),
    .COUT(n274_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n257_5),
    .I3(GND),
    .CIN(n275_2) 
);
defparam n274_s.ALU_MODE=0;
  ALU n273_s (
    .SUM(n273_1),
    .COUT(n273_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n256_5),
    .I3(GND),
    .CIN(n274_2) 
);
defparam n273_s.ALU_MODE=0;
  ALU n272_s (
    .SUM(n272_1),
    .COUT(n272_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n273_2) 
);
defparam n272_s.ALU_MODE=0;
  ALU n271_s (
    .SUM(n271_1),
    .COUT(n271_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n272_2) 
);
defparam n271_s.ALU_MODE=0;
  ALU n332_s (
    .SUM(n332_1),
    .COUT(n332_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n315_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n332_s.ALU_MODE=0;
  ALU n331_s (
    .SUM(n331_1),
    .COUT(n331_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n314_5),
    .I3(GND),
    .CIN(n332_2) 
);
defparam n331_s.ALU_MODE=0;
  ALU n330_s (
    .SUM(n330_1),
    .COUT(n330_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n313_5),
    .I3(GND),
    .CIN(n331_2) 
);
defparam n330_s.ALU_MODE=0;
  ALU n329_s (
    .SUM(n329_1),
    .COUT(n329_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n312_5),
    .I3(GND),
    .CIN(n330_2) 
);
defparam n329_s.ALU_MODE=0;
  ALU n328_s (
    .SUM(n328_1),
    .COUT(n328_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n311_5),
    .I3(GND),
    .CIN(n329_2) 
);
defparam n328_s.ALU_MODE=0;
  ALU n327_s (
    .SUM(n327_1),
    .COUT(n327_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n310_5),
    .I3(GND),
    .CIN(n328_2) 
);
defparam n327_s.ALU_MODE=0;
  ALU n326_s (
    .SUM(n326_1),
    .COUT(n326_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n309_5),
    .I3(GND),
    .CIN(n327_2) 
);
defparam n326_s.ALU_MODE=0;
  ALU n325_s (
    .SUM(n325_1),
    .COUT(n325_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n308_5),
    .I3(GND),
    .CIN(n326_2) 
);
defparam n325_s.ALU_MODE=0;
  ALU n324_s (
    .SUM(n324_1),
    .COUT(n324_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n307_5),
    .I3(GND),
    .CIN(n325_2) 
);
defparam n324_s.ALU_MODE=0;
  ALU n323_s (
    .SUM(n323_1),
    .COUT(n323_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n306_5),
    .I3(GND),
    .CIN(n324_2) 
);
defparam n323_s.ALU_MODE=0;
  ALU n322_s (
    .SUM(n322_1),
    .COUT(n322_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n305_5),
    .I3(GND),
    .CIN(n323_2) 
);
defparam n322_s.ALU_MODE=0;
  ALU n321_s (
    .SUM(n321_1),
    .COUT(n321_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n322_2) 
);
defparam n321_s.ALU_MODE=0;
  ALU n320_s (
    .SUM(n320_1),
    .COUT(n320_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n321_2) 
);
defparam n320_s.ALU_MODE=0;
  ALU n365_s (
    .SUM(n365_1),
    .COUT(n365_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n348_7),
    .I3(GND),
    .CIN(GND) 
);
defparam n365_s.ALU_MODE=0;
  ALU n364_s (
    .SUM(n364_1),
    .COUT(n364_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n347_5),
    .I3(GND),
    .CIN(n365_2) 
);
defparam n364_s.ALU_MODE=0;
  ALU n363_s (
    .SUM(n363_1),
    .COUT(n363_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n346_5),
    .I3(GND),
    .CIN(n364_2) 
);
defparam n363_s.ALU_MODE=0;
  ALU n362_s (
    .SUM(n362_1),
    .COUT(n362_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n345_5),
    .I3(GND),
    .CIN(n363_2) 
);
defparam n362_s.ALU_MODE=0;
  ALU n361_s (
    .SUM(n361_1),
    .COUT(n361_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n344_5),
    .I3(GND),
    .CIN(n362_2) 
);
defparam n361_s.ALU_MODE=0;
  ALU n360_s (
    .SUM(n360_1),
    .COUT(n360_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n343_5),
    .I3(GND),
    .CIN(n361_2) 
);
defparam n360_s.ALU_MODE=0;
  ALU n359_s (
    .SUM(n359_1),
    .COUT(n359_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n342_5),
    .I3(GND),
    .CIN(n360_2) 
);
defparam n359_s.ALU_MODE=0;
  ALU n358_s (
    .SUM(n358_1),
    .COUT(n358_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n341_5),
    .I3(GND),
    .CIN(n359_2) 
);
defparam n358_s.ALU_MODE=0;
  ALU n357_s (
    .SUM(n357_1),
    .COUT(n357_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n340_5),
    .I3(GND),
    .CIN(n358_2) 
);
defparam n357_s.ALU_MODE=0;
  ALU n356_s (
    .SUM(n356_1),
    .COUT(n356_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n339_5),
    .I3(GND),
    .CIN(n357_2) 
);
defparam n356_s.ALU_MODE=0;
  ALU n355_s (
    .SUM(n355_1),
    .COUT(n355_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n338_5),
    .I3(GND),
    .CIN(n356_2) 
);
defparam n355_s.ALU_MODE=0;
  ALU n354_s (
    .SUM(n354_1),
    .COUT(n354_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n355_2) 
);
defparam n354_s.ALU_MODE=0;
  ALU n353_s (
    .SUM(n353_1),
    .COUT(n353_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n354_2) 
);
defparam n353_s.ALU_MODE=0;
  ALU n430_s (
    .SUM(n430_1),
    .COUT(n430_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n413_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n430_s.ALU_MODE=0;
  ALU n429_s (
    .SUM(n429_1),
    .COUT(n429_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n412_5),
    .I3(GND),
    .CIN(n430_2) 
);
defparam n429_s.ALU_MODE=0;
  ALU n428_s (
    .SUM(n428_1),
    .COUT(n428_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n411_5),
    .I3(GND),
    .CIN(n429_2) 
);
defparam n428_s.ALU_MODE=0;
  ALU n427_s (
    .SUM(n427_1),
    .COUT(n427_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n410_5),
    .I3(GND),
    .CIN(n428_2) 
);
defparam n427_s.ALU_MODE=0;
  ALU n426_s (
    .SUM(n426_1),
    .COUT(n426_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n409_5),
    .I3(GND),
    .CIN(n427_2) 
);
defparam n426_s.ALU_MODE=0;
  ALU n425_s (
    .SUM(n425_1),
    .COUT(n425_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n408_5),
    .I3(GND),
    .CIN(n426_2) 
);
defparam n425_s.ALU_MODE=0;
  ALU n424_s (
    .SUM(n424_1),
    .COUT(n424_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n407_5),
    .I3(GND),
    .CIN(n425_2) 
);
defparam n424_s.ALU_MODE=0;
  ALU n423_s (
    .SUM(n423_1),
    .COUT(n423_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n406_5),
    .I3(GND),
    .CIN(n424_2) 
);
defparam n423_s.ALU_MODE=0;
  ALU n422_s (
    .SUM(n422_1),
    .COUT(n422_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n405_5),
    .I3(GND),
    .CIN(n423_2) 
);
defparam n422_s.ALU_MODE=0;
  ALU n421_s (
    .SUM(n421_1),
    .COUT(n421_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n404_5),
    .I3(GND),
    .CIN(n422_2) 
);
defparam n421_s.ALU_MODE=0;
  ALU n420_s (
    .SUM(n420_1),
    .COUT(n420_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n403_5),
    .I3(GND),
    .CIN(n421_2) 
);
defparam n420_s.ALU_MODE=0;
  ALU n419_s (
    .SUM(n419_1),
    .COUT(n419_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n420_2) 
);
defparam n419_s.ALU_MODE=0;
  ALU n418_s (
    .SUM(n418_1),
    .COUT(n418_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n419_2) 
);
defparam n418_s.ALU_MODE=0;
  ALU n417_s (
    .SUM(n417_1),
    .COUT(n417_0_COUT),
    .I0(GND),
    .I1(n400_7),
    .I3(GND),
    .CIN(n418_2) 
);
defparam n417_s.ALU_MODE=0;
  MUX2_LUT5 n171_s0 (
    .O(n171_3),
    .I0(n73_5),
    .I1(n155_5),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n172_s0 (
    .O(n172_3),
    .I0(n74_2),
    .I1(n156_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n173_s0 (
    .O(n173_3),
    .I0(n75_2),
    .I1(n157_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n174_s0 (
    .O(n174_3),
    .I0(n76_2),
    .I1(n158_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n175_s0 (
    .O(n175_3),
    .I0(n77_2),
    .I1(n159_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n176_s0 (
    .O(n176_3),
    .I0(n78_2),
    .I1(n160_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n177_s0 (
    .O(n177_3),
    .I0(n79_2),
    .I1(n161_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n178_s0 (
    .O(n178_3),
    .I0(n80_2),
    .I1(n162_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n179_s0 (
    .O(n179_3),
    .I0(n81_2),
    .I1(n163_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n180_s0 (
    .O(n180_3),
    .I0(n82_2),
    .I1(n164_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n181_s0 (
    .O(n181_3),
    .I0(n83_2),
    .I1(n165_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n182_s0 (
    .O(n182_3),
    .I0(n84_2),
    .I1(n166_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n183_s0 (
    .O(n183_3),
    .I0(n85_2),
    .I1(n167_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n184_s0 (
    .O(n184_3),
    .I0(n86_2),
    .I1(n168_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n384_s0 (
    .O(n384_3),
    .I0(n286_5),
    .I1(n368_5),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n385_s0 (
    .O(n385_3),
    .I0(n287_2),
    .I1(n369_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n386_s0 (
    .O(n386_3),
    .I0(n288_2),
    .I1(n370_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n387_s0 (
    .O(n387_3),
    .I0(n289_2),
    .I1(n371_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n388_s0 (
    .O(n388_3),
    .I0(n290_2),
    .I1(n372_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n389_s0 (
    .O(n389_3),
    .I0(n291_2),
    .I1(n373_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n390_s0 (
    .O(n390_3),
    .I0(n292_2),
    .I1(n374_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n391_s0 (
    .O(n391_3),
    .I0(n293_2),
    .I1(n375_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n392_s0 (
    .O(n392_3),
    .I0(n294_2),
    .I1(n376_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n393_s0 (
    .O(n393_3),
    .I0(n295_2),
    .I1(n377_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n394_s0 (
    .O(n394_3),
    .I0(n296_2),
    .I1(n378_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n395_s0 (
    .O(n395_3),
    .I0(n297_2),
    .I1(n379_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n396_s0 (
    .O(n396_3),
    .I0(n298_2),
    .I1(n380_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n397_s0 (
    .O(n397_3),
    .I0(n299_2),
    .I1(n381_2),
    .S0(reg_r8_sp_off_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_wait_control */
module vdp (
  w_video_clk,
  n36_6,
  w_vdp_enable,
  w_bus_write,
  w_bus_valid,
  slot_reset_n_d,
  w_bus_address_0,
  w_bus_address_1,
  w_bus_address_2,
  w_bus_address_3,
  w_bus_address_5,
  w_bus_address_6,
  w_bus_address_7,
  ff_rdata,
  w_bus_wdata,
  p_vdp_r_5_4,
  w_dram_oe_n,
  w_dram_we_n,
  w_bus_vdp_rdata_en,
  w_dram_address,
  w_dram_wdata,
  w_vdp_hcounter,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp
)
;
input w_video_clk;
input n36_6;
input w_vdp_enable;
input w_bus_write;
input w_bus_valid;
input slot_reset_n_d;
input w_bus_address_0;
input w_bus_address_1;
input w_bus_address_2;
input w_bus_address_3;
input w_bus_address_5;
input w_bus_address_6;
input w_bus_address_7;
input [15:0] ff_rdata;
input [7:0] w_bus_wdata;
output p_vdp_r_5_4;
output w_dram_oe_n;
output w_dram_we_n;
output w_bus_vdp_rdata_en;
output [13:0] w_dram_address;
output [7:0] w_dram_wdata;
output [10:1] w_vdp_hcounter;
output [1:0] w_vdp_vcounter;
output [5:0] w_video_r_vdp;
output [5:0] w_video_g_vdp;
output [5:0] w_video_b_vdp;
wire w_write;
wire w_read;
wire n76_6;
wire n168_3;
wire n175_3;
wire ff_bwindow_x_6;
wire ff_prewindow_x_6;
wire ff_bwindow_y_7;
wire w_write_4;
wire n76_7;
wire n76_8;
wire n76_9;
wire n168_4;
wire n168_5;
wire n261_13;
wire ff_bwindow_x_7;
wire ff_prewindow_x_7;
wire ff_bwindow_y_8;
wire ff_bwindow_y_9;
wire w_write_5;
wire n168_6;
wire n168_7;
wire n168_8;
wire n168_9;
wire n168_10;
wire n261_14;
wire ff_prewindow_x_8;
wire ff_bwindow_y_10;
wire n168_11;
wire n168_12;
wire n168_13;
wire ff_bwindow_y_11;
wire ff_bwindow_y_12;
wire n261_16;
wire ff_bwindow_x;
wire ff_bwindow_y;
wire ff_bwindow;
wire ff_prewindow_x;
wire w_vdp_command_drive;
wire n494_25;
wire n272_9;
wire n756_11;
wire n781_23;
wire w_vdpcmd_vram_read_ack;
wire w_vram_write_ack;
wire w_vdpcmd_vram_write_ack;
wire n914_15;
wire n1411_7;
wire n918_10;
wire n915_10;
wire w_window_x;
wire w_prewindow_y;
wire w_prewindow_y_sp;
wire n1171_2;
wire n1170_2;
wire n1169_2;
wire n1168_2;
wire n1167_2;
wire n1166_2;
wire n1165_2;
wire n1164_2;
wire n1470_5;
wire n554_4;
wire n556_4;
wire n969_5;
wire n973_5;
wire n1607_6;
wire n1607_8;
wire n227_7;
wire n73_7;
wire n225_9;
wire n226_13;
wire ff_tx_vram_read_en;
wire ff_tx_vram_read_en2;
wire n1017_4;
wire n1011_5;
wire n100_6;
wire n100_7;
wire n1018_6;
wire n520_4;
wire ff_pattern_generator_7_7;
wire ff_pattern_generator_7_9;
wire n586_6;
wire w_yjk_en;
wire ff_local_dot_counter_x_8_7;
wire n575_15;
wire n1514_4;
wire n13_5;
wire w_sp_vram_accessing;
wire w_sp_color_code_en;
wire n251_21;
wire w_read_color_address_9_5;
wire n1561_5;
wire ff_sp_predraw_end_8;
wire reg_r1_disp_on_Z;
wire w_palette_we;
wire w_vram_write_req;
wire reg_r1_sp_size_Z;
wire reg_r1_sp_zoom_Z;
wire reg_r1_bl_clks_Z;
wire reg_r8_sp_off_Z;
wire reg_r8_col0_on_Z;
wire reg_r9_pal_mode_Z;
wire reg_r9_interlace_mode_Z;
wire reg_r9_y_dots_Z;
wire reg_r25_cmd_Z;
wire reg_r25_yae_Z;
wire reg_r25_yjk_Z;
wire reg_r25_msk_Z;
wire w_vdpcmd_reg_write_req;
wire w_vdpcmd_tr_clr_req;
wire w_vram_rd_req;
wire w_vdp_mode_is_highres;
wire n1208_4;
wire n1211_4;
wire w_vram_addr_set_req;
wire n1167_7;
wire n1234_12;
wire n1371_11;
wire n313_6;
wire n1967_4;
wire n1786_7;
wire ff_dx_tmp_9_12;
wire ff_state_0_15;
wire w_vdpcmd_reg_write_ack;
wire w_vdpcmd_tr_clr_ack;
wire n2386_8;
wire n3500_5;
wire [7:0] w_vdpcmd_vram_rdata;
wire [16:16] ff_dram_address;
wire [7:0] w_vram_data_Z;
wire [0:0] w_hcounter;
wire [10:2] w_vcounter;
wire [1:0] w_dot_state;
wire [2:0] w_eight_dot_state;
wire [5:5] ff_pre_x_cnt_start1;
wire [8:0] w_pre_dot_counter_x;
wire [8:0] w_pre_dot_counter_yp;
wire [7:0] w_pre_dot_counter_y;
wire [3:0] w_palette_rd_address;
wire [16:0] w_vram_address_text12;
wire [3:0] w_color_code_text12;
wire [16:0] w_vram_address_graphic123m;
wire [3:0] w_color_code_graphic123m;
wire [7:0] w_color_code_graphic4567;
wire [5:0] w_yjk_r;
wire [5:0] w_yjk_g;
wire [5:0] w_yjk_b;
wire [16:0] w_vram_address_graphic4567;
wire [1:0] ff_main_state;
wire [16:2] ff_y_test_address;
wire [16:0] ff_preread_address;
wire [3:0] w_sp_color_code;
wire [4:0] w_palette_rdata_r;
wire [4:0] w_palette_rdata_g;
wire [4:0] w_palette_rdata_b;
wire [3:1] reg_r0_disp_mode;
wire [1:0] reg_r1_disp_mode;
wire [7:3] reg_r26_h_scroll_Z;
wire [6:0] reg_r2_pattern_name_Z;
wire [16:0] w_vram_address_cpu;
wire [7:0] w_vram_wdata_cpu;
wire [5:0] reg_r4_pattern_generator_Z;
wire [7:0] reg_r12_blink_mode_Z;
wire [7:0] reg_r13_blink_period_Z;
wire [5:0] reg_r6_sp_gen_addr_Z;
wire [7:0] reg_r7_frame_col_Z;
wire [10:0] reg_r10r3_color_Z;
wire [9:0] reg_r11r5_sp_atr_addr_Z;
wire [7:0] reg_r18_adj;
wire [7:0] reg_r23_vstart_line_Z;
wire [2:0] reg_r27_h_scroll_Z;
wire [3:0] w_vdpcmd_reg_num;
wire [7:0] w_vdpcmd_reg_data;
wire [4:2] w_palette_wdata_r;
wire [4:2] w_palette_wdata_b;
wire [4:2] w_palette_wdata_g;
wire [3:0] w_palette_wr_address;
wire [7:0] w_vdpcmd_vram_wdata;
wire [16:0] w_vdpcmd_vram_address;
wire [7:4] w_current_vdp_command_c;
wire [15:15] ff_wait_cnt;
wire VCC;
wire GND;
  LUT2 w_write_s0 (
    .F(w_write),
    .I0(w_bus_write),
    .I1(w_write_4) 
);
defparam w_write_s0.INIT=4'h8;
  LUT2 w_read_s0 (
    .F(w_read),
    .I0(w_bus_write),
    .I1(w_write_4) 
);
defparam w_read_s0.INIT=4'h4;
  LUT4 n76_s3 (
    .F(n76_6),
    .I0(w_hcounter[0]),
    .I1(n76_7),
    .I2(n76_8),
    .I3(n76_9) 
);
defparam n76_s3.INIT=16'h4000;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(n168_4),
    .I1(n168_5),
    .I2(w_vcounter[3]) 
);
defparam n168_s0.INIT=8'h3A;
  LUT2 n175_s0 (
    .F(n175_3),
    .I0(ff_bwindow_x),
    .I1(ff_bwindow_y) 
);
defparam n175_s0.INIT=4'h8;
  LUT4 ff_bwindow_x_s2 (
    .F(ff_bwindow_x_6),
    .I0(n1470_5),
    .I1(ff_bwindow_x_7),
    .I2(n76_6),
    .I3(w_vdp_enable) 
);
defparam ff_bwindow_x_s2.INIT=16'hF800;
  LUT4 ff_prewindow_x_s2 (
    .F(ff_prewindow_x_6),
    .I0(ff_prewindow_x_7),
    .I1(w_vdp_hcounter[2]),
    .I2(reg_r9_pal_mode_Z),
    .I3(n1607_6) 
);
defparam ff_prewindow_x_s2.INIT=16'h7D00;
  LUT4 ff_bwindow_y_s3 (
    .F(ff_bwindow_y_7),
    .I0(ff_bwindow_y_8),
    .I1(n168_3),
    .I2(ff_bwindow_y_9),
    .I3(w_vdp_enable) 
);
defparam ff_bwindow_y_s3.INIT=16'hFE00;
  LUT4 w_write_s1 (
    .F(w_write_4),
    .I0(w_bus_address_2),
    .I1(w_bus_valid),
    .I2(w_write_5),
    .I3(w_bus_address_3) 
);
defparam w_write_s1.INIT=16'h4000;
  LUT3 n76_s4 (
    .F(n76_7),
    .I0(w_vdp_hcounter[1]),
    .I1(w_vdp_hcounter[5]),
    .I2(w_vdp_hcounter[6]) 
);
defparam n76_s4.INIT=8'h10;
  LUT3 n76_s5 (
    .F(n76_8),
    .I0(w_vdp_hcounter[2]),
    .I1(w_vdp_hcounter[4]),
    .I2(w_vdp_hcounter[3]) 
);
defparam n76_s5.INIT=8'h10;
  LUT4 n76_s6 (
    .F(n76_9),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[9]),
    .I2(w_vdp_hcounter[10]),
    .I3(w_vdp_hcounter[7]) 
);
defparam n76_s6.INIT=16'h0100;
  LUT4 n168_s1 (
    .F(n168_4),
    .I0(w_vdp_vcounter[0]),
    .I1(n168_6),
    .I2(n168_7),
    .I3(n168_8) 
);
defparam n168_s1.INIT=16'h4000;
  LUT4 n168_s2 (
    .F(n168_5),
    .I0(n168_9),
    .I1(n168_10),
    .I2(w_vcounter[4]),
    .I3(w_vcounter[5]) 
);
defparam n168_s2.INIT=16'hF53F;
  LUT2 n261_s10 (
    .F(n261_13),
    .I0(n261_14),
    .I1(n554_4) 
);
defparam n261_s10.INIT=4'h8;
  LUT2 ff_bwindow_x_s3 (
    .F(ff_bwindow_x_7),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]) 
);
defparam ff_bwindow_x_s3.INIT=4'h4;
  LUT3 ff_prewindow_x_s3 (
    .F(ff_prewindow_x_7),
    .I0(ff_prewindow_x_8),
    .I1(w_vdp_hcounter[3]),
    .I2(n76_9) 
);
defparam ff_prewindow_x_s3.INIT=8'h40;
  LUT4 ff_bwindow_y_s4 (
    .F(ff_bwindow_y_8),
    .I0(w_vcounter[4]),
    .I1(w_vcounter[6]),
    .I2(reg_r9_pal_mode_Z),
    .I3(ff_bwindow_y_10) 
);
defparam ff_bwindow_y_s4.INIT=16'h8100;
  LUT4 ff_bwindow_y_s5 (
    .F(ff_bwindow_y_9),
    .I0(w_vcounter[3]),
    .I1(w_vcounter[4]),
    .I2(w_vcounter[5]),
    .I3(n168_9) 
);
defparam ff_bwindow_y_s5.INIT=16'h0100;
  LUT3 w_write_s2 (
    .F(w_write_5),
    .I0(w_bus_address_5),
    .I1(w_bus_address_6),
    .I2(w_bus_address_7) 
);
defparam w_write_s2.INIT=8'h10;
  LUT4 n168_s3 (
    .F(n168_6),
    .I0(w_vdp_vcounter[1]),
    .I1(reg_r9_interlace_mode_Z),
    .I2(w_vcounter[4]),
    .I3(w_vcounter[2]) 
);
defparam n168_s3.INIT=16'h9000;
  LUT3 n168_s4 (
    .F(n168_7),
    .I0(w_vcounter[8]),
    .I1(w_vcounter[10]),
    .I2(w_vcounter[9]) 
);
defparam n168_s4.INIT=8'h10;
  LUT4 n168_s5 (
    .F(n168_8),
    .I0(w_vcounter[6]),
    .I1(w_vcounter[7]),
    .I2(reg_r9_pal_mode_Z),
    .I3(w_vcounter[5]) 
);
defparam n168_s5.INIT=16'h0100;
  LUT4 n168_s6 (
    .F(n168_9),
    .I0(w_vcounter[2]),
    .I1(w_vcounter[6]),
    .I2(n168_11),
    .I3(n168_12) 
);
defparam n168_s6.INIT=16'h1000;
  LUT4 n168_s7 (
    .F(n168_10),
    .I0(w_vdp_vcounter[0]),
    .I1(n168_13),
    .I2(w_vdp_vcounter[1]),
    .I3(n168_7) 
);
defparam n168_s7.INIT=16'h4000;
  LUT4 n261_s11 (
    .F(n261_14),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[5]),
    .I2(w_pre_dot_counter_x[6]),
    .I3(w_pre_dot_counter_x[7]) 
);
defparam n261_s11.INIT=16'h8000;
  LUT4 ff_prewindow_x_s4 (
    .F(ff_prewindow_x_8),
    .I0(w_vdp_hcounter[4]),
    .I1(w_vdp_hcounter[5]),
    .I2(w_vdp_hcounter[6]),
    .I3(reg_r25_yjk_Z) 
);
defparam ff_prewindow_x_s4.INIT=16'hEFF7;
  LUT4 ff_bwindow_y_s6 (
    .F(ff_bwindow_y_10),
    .I0(ff_bwindow_y_11),
    .I1(w_vdp_vcounter[0]),
    .I2(n168_7),
    .I3(ff_bwindow_y_12) 
);
defparam ff_bwindow_y_s6.INIT=16'h4000;
  LUT2 n168_s8 (
    .F(n168_11),
    .I0(w_vcounter[7]),
    .I1(w_vcounter[9]) 
);
defparam n168_s8.INIT=4'h1;
  LUT4 n168_s9 (
    .F(n168_12),
    .I0(w_vdp_vcounter[0]),
    .I1(w_vdp_vcounter[1]),
    .I2(w_vcounter[8]),
    .I3(w_vcounter[10]) 
);
defparam n168_s9.INIT=16'h0001;
  LUT4 n168_s10 (
    .F(n168_13),
    .I0(w_vcounter[2]),
    .I1(w_vcounter[6]),
    .I2(w_vcounter[7]),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n168_s10.INIT=16'h1000;
  LUT4 ff_bwindow_y_s7 (
    .F(ff_bwindow_y_11),
    .I0(w_vcounter[2]),
    .I1(w_vcounter[3]),
    .I2(w_vcounter[4]),
    .I3(w_vcounter[5]) 
);
defparam ff_bwindow_y_s7.INIT=16'hEFF7;
  LUT3 ff_bwindow_y_s8 (
    .F(ff_bwindow_y_12),
    .I0(w_vdp_vcounter[1]),
    .I1(w_vcounter[7]),
    .I2(reg_r9_interlace_mode_Z) 
);
defparam ff_bwindow_y_s8.INIT=8'h10;
  LUT3 n261_s12 (
    .F(n261_16),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n261_14),
    .I2(n554_4) 
);
defparam n261_s12.INIT=8'h80;
  DFFRE ff_bwindow_x_s0 (
    .Q(ff_bwindow_x),
    .D(n76_6),
    .CLK(w_video_clk),
    .CE(ff_bwindow_x_6),
    .RESET(n36_6) 
);
  DFFRE ff_bwindow_y_s0 (
    .Q(ff_bwindow_y),
    .D(n168_3),
    .CLK(w_video_clk),
    .CE(ff_bwindow_y_7),
    .RESET(n36_6) 
);
  DFFRE ff_bwindow_s0 (
    .Q(ff_bwindow),
    .D(n175_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_prewindow_x_s0 (
    .Q(ff_prewindow_x),
    .D(n261_16),
    .CLK(w_video_clk),
    .CE(ff_prewindow_x_6),
    .RESET(n36_6) 
);
  INV p_vdp_r_5_s2 (
    .O(p_vdp_r_5_4),
    .I(ff_bwindow) 
);
  vdp_color_bus u_vdp_color_bus (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_vdp_enable(w_vdp_enable),
    .n520_4(n520_4),
    .n1018_6(n1018_6),
    .w_vram_addr_set_req(w_vram_addr_set_req),
    .n73_7(n73_7),
    .w_vram_rd_req(w_vram_rd_req),
    .w_vram_write_req(w_vram_write_req),
    .n225_9(n225_9),
    .n251_21(n251_21),
    .w_read_color_address_9_5(w_read_color_address_9_5),
    .reg_r25_cmd_Z(reg_r25_cmd_Z),
    .ff_dx_tmp_9_12(ff_dx_tmp_9_12),
    .n1786_7(n1786_7),
    .ff_state_0_15(ff_state_0_15),
    .ff_prewindow_x(ff_prewindow_x),
    .w_prewindow_y_sp(w_prewindow_y_sp),
    .w_sp_vram_accessing(w_sp_vram_accessing),
    .ff_local_dot_counter_x_8_7(ff_local_dot_counter_x_8_7),
    .w_prewindow_y(w_prewindow_y),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .ff_tx_vram_read_en2(ff_tx_vram_read_en2),
    .ff_tx_vram_read_en(ff_tx_vram_read_en),
    .n226_13(n226_13),
    .n1234_12(n1234_12),
    .n2386_8(n2386_8),
    .n1208_4(n1208_4),
    .n1211_4(n1211_4),
    .ff_rdata(ff_rdata[15:0]),
    .w_vram_address_cpu(w_vram_address_cpu[16:0]),
    .w_vdpcmd_vram_wdata(w_vdpcmd_vram_wdata[7:0]),
    .w_vram_wdata_cpu(w_vram_wdata_cpu[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .w_vdpcmd_vram_address_0(w_vdpcmd_vram_address[0]),
    .w_vdpcmd_vram_address_1(w_vdpcmd_vram_address[1]),
    .w_vdpcmd_vram_address_2(w_vdpcmd_vram_address[2]),
    .w_vdpcmd_vram_address_3(w_vdpcmd_vram_address[3]),
    .w_vdpcmd_vram_address_4(w_vdpcmd_vram_address[4]),
    .w_vdpcmd_vram_address_5(w_vdpcmd_vram_address[5]),
    .w_vdpcmd_vram_address_6(w_vdpcmd_vram_address[6]),
    .w_vdpcmd_vram_address_7(w_vdpcmd_vram_address[7]),
    .w_vdpcmd_vram_address_8(w_vdpcmd_vram_address[8]),
    .w_vdpcmd_vram_address_9(w_vdpcmd_vram_address[9]),
    .w_vdpcmd_vram_address_10(w_vdpcmd_vram_address[10]),
    .w_vdpcmd_vram_address_11(w_vdpcmd_vram_address[11]),
    .w_vdpcmd_vram_address_12(w_vdpcmd_vram_address[12]),
    .w_vdpcmd_vram_address_13(w_vdpcmd_vram_address[13]),
    .w_vdpcmd_vram_address_14(w_vdpcmd_vram_address[14]),
    .w_vdpcmd_vram_address_16(w_vdpcmd_vram_address[16]),
    .ff_wait_cnt(ff_wait_cnt[15]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .w_vram_address_text12_0(w_vram_address_text12[0]),
    .w_vram_address_text12_1(w_vram_address_text12[1]),
    .w_vram_address_text12_2(w_vram_address_text12[2]),
    .w_vram_address_text12_3(w_vram_address_text12[3]),
    .w_vram_address_text12_4(w_vram_address_text12[4]),
    .w_vram_address_text12_5(w_vram_address_text12[5]),
    .w_vram_address_text12_6(w_vram_address_text12[6]),
    .w_vram_address_text12_7(w_vram_address_text12[7]),
    .w_vram_address_text12_8(w_vram_address_text12[8]),
    .w_vram_address_text12_9(w_vram_address_text12[9]),
    .w_vram_address_text12_10(w_vram_address_text12[10]),
    .w_vram_address_text12_11(w_vram_address_text12[11]),
    .w_vram_address_text12_12(w_vram_address_text12[12]),
    .w_vram_address_text12_13(w_vram_address_text12[13]),
    .w_vram_address_text12_16(w_vram_address_text12[16]),
    .ff_preread_address_0(ff_preread_address[0]),
    .ff_preread_address_1(ff_preread_address[1]),
    .ff_preread_address_2(ff_preread_address[2]),
    .ff_preread_address_3(ff_preread_address[3]),
    .ff_preread_address_4(ff_preread_address[4]),
    .ff_preread_address_5(ff_preread_address[5]),
    .ff_preread_address_6(ff_preread_address[6]),
    .ff_preread_address_7(ff_preread_address[7]),
    .ff_preread_address_8(ff_preread_address[8]),
    .ff_preread_address_9(ff_preread_address[9]),
    .ff_preread_address_10(ff_preread_address[10]),
    .ff_preread_address_11(ff_preread_address[11]),
    .ff_preread_address_12(ff_preread_address[12]),
    .ff_preread_address_13(ff_preread_address[13]),
    .ff_preread_address_14(ff_preread_address[14]),
    .ff_preread_address_16(ff_preread_address[16]),
    .ff_y_test_address_2(ff_y_test_address[2]),
    .ff_y_test_address_3(ff_y_test_address[3]),
    .ff_y_test_address_4(ff_y_test_address[4]),
    .ff_y_test_address_5(ff_y_test_address[5]),
    .ff_y_test_address_6(ff_y_test_address[6]),
    .ff_y_test_address_7(ff_y_test_address[7]),
    .ff_y_test_address_8(ff_y_test_address[8]),
    .ff_y_test_address_9(ff_y_test_address[9]),
    .ff_y_test_address_10(ff_y_test_address[10]),
    .ff_y_test_address_11(ff_y_test_address[11]),
    .ff_y_test_address_12(ff_y_test_address[12]),
    .ff_y_test_address_13(ff_y_test_address[13]),
    .ff_y_test_address_14(ff_y_test_address[14]),
    .ff_y_test_address_16(ff_y_test_address[16]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .w_vram_address_graphic123m_0(w_vram_address_graphic123m[0]),
    .w_vram_address_graphic123m_1(w_vram_address_graphic123m[1]),
    .w_vram_address_graphic123m_2(w_vram_address_graphic123m[2]),
    .w_vram_address_graphic123m_3(w_vram_address_graphic123m[3]),
    .w_vram_address_graphic123m_4(w_vram_address_graphic123m[4]),
    .w_vram_address_graphic123m_5(w_vram_address_graphic123m[5]),
    .w_vram_address_graphic123m_6(w_vram_address_graphic123m[6]),
    .w_vram_address_graphic123m_7(w_vram_address_graphic123m[7]),
    .w_vram_address_graphic123m_8(w_vram_address_graphic123m[8]),
    .w_vram_address_graphic123m_9(w_vram_address_graphic123m[9]),
    .w_vram_address_graphic123m_10(w_vram_address_graphic123m[10]),
    .w_vram_address_graphic123m_11(w_vram_address_graphic123m[11]),
    .w_vram_address_graphic123m_12(w_vram_address_graphic123m[12]),
    .w_vram_address_graphic123m_13(w_vram_address_graphic123m[13]),
    .w_vram_address_graphic123m_16(w_vram_address_graphic123m[16]),
    .w_vram_address_graphic4567_0(w_vram_address_graphic4567[0]),
    .w_vram_address_graphic4567_1(w_vram_address_graphic4567[1]),
    .w_vram_address_graphic4567_2(w_vram_address_graphic4567[2]),
    .w_vram_address_graphic4567_3(w_vram_address_graphic4567[3]),
    .w_vram_address_graphic4567_4(w_vram_address_graphic4567[4]),
    .w_vram_address_graphic4567_5(w_vram_address_graphic4567[5]),
    .w_vram_address_graphic4567_6(w_vram_address_graphic4567[6]),
    .w_vram_address_graphic4567_7(w_vram_address_graphic4567[7]),
    .w_vram_address_graphic4567_8(w_vram_address_graphic4567[8]),
    .w_vram_address_graphic4567_9(w_vram_address_graphic4567[9]),
    .w_vram_address_graphic4567_10(w_vram_address_graphic4567[10]),
    .w_vram_address_graphic4567_11(w_vram_address_graphic4567[11]),
    .w_vram_address_graphic4567_12(w_vram_address_graphic4567[12]),
    .w_vram_address_graphic4567_13(w_vram_address_graphic4567[13]),
    .w_vram_address_graphic4567_16(w_vram_address_graphic4567[16]),
    .ff_main_state(ff_main_state[1:0]),
    .w_dram_oe_n(w_dram_oe_n),
    .w_dram_we_n(w_dram_we_n),
    .w_vdp_command_drive(w_vdp_command_drive),
    .n494_25(n494_25),
    .n272_9(n272_9),
    .n756_11(n756_11),
    .n781_23(n781_23),
    .w_vdpcmd_vram_read_ack(w_vdpcmd_vram_read_ack),
    .w_vram_write_ack(w_vram_write_ack),
    .w_vdpcmd_vram_write_ack(w_vdpcmd_vram_write_ack),
    .n914_15(n914_15),
    .n1411_7(n1411_7),
    .n918_10(n918_10),
    .n915_10(n915_10),
    .w_vdpcmd_vram_rdata(w_vdpcmd_vram_rdata[7:0]),
    .ff_dram_address(ff_dram_address[16]),
    .w_dram_address(w_dram_address[13:0]),
    .w_dram_wdata(w_dram_wdata[7:0]),
    .w_vram_data_Z(w_vram_data_Z[7:0])
);
  vdp_ssg u_vdp_ssg (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .n36_6(n36_6),
    .reg_r9_pal_mode_Z(reg_r9_pal_mode_Z),
    .reg_r9_interlace_mode_Z(reg_r9_interlace_mode_Z),
    .reg_r9_y_dots_Z(reg_r9_y_dots_Z),
    .n261_13(n261_13),
    .slot_reset_n_d(slot_reset_n_d),
    .n261_16(n261_16),
    .n1011_5(n1011_5),
    .n76_8(n76_8),
    .ff_bwindow_x_7(ff_bwindow_x_7),
    .ff_prewindow_x_7(ff_prewindow_x_7),
    .reg_r25_msk_Z(reg_r25_msk_Z),
    .n261_14(n261_14),
    .ff_sp_predraw_end_8(ff_sp_predraw_end_8),
    .n100_6(n100_6),
    .reg_r27_h_scroll_Z(reg_r27_h_scroll_Z[2:0]),
    .reg_r18_adj(reg_r18_adj[7:0]),
    .reg_r23_vstart_line_Z(reg_r23_vstart_line_Z[7:0]),
    .w_window_x(w_window_x),
    .w_prewindow_y(w_prewindow_y),
    .w_prewindow_y_sp(w_prewindow_y_sp),
    .n1171_2(n1171_2),
    .n1170_2(n1170_2),
    .n1169_2(n1169_2),
    .n1168_2(n1168_2),
    .n1167_2(n1167_2),
    .n1166_2(n1166_2),
    .n1165_2(n1165_2),
    .n1164_2(n1164_2),
    .n1470_5(n1470_5),
    .n554_4(n554_4),
    .n556_4(n556_4),
    .n969_5(n969_5),
    .n973_5(n973_5),
    .n1607_6(n1607_6),
    .n1607_8(n1607_8),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_hcounter(w_hcounter[0]),
    .w_vcounter(w_vcounter[10:2]),
    .w_vdp_vcounter(w_vdp_vcounter[1:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .ff_pre_x_cnt_start1(ff_pre_x_cnt_start1[5]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:0]),
    .w_pre_dot_counter_yp_0(w_pre_dot_counter_yp[0]),
    .w_pre_dot_counter_yp_6(w_pre_dot_counter_yp[6]),
    .w_pre_dot_counter_yp_7(w_pre_dot_counter_yp[7]),
    .w_pre_dot_counter_yp_8(w_pre_dot_counter_yp[8]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[7:0])
);
  vdp_color_decoder u_vdp_color_decoder (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_sp_color_code_en(w_sp_color_code_en),
    .w_yjk_en(w_yjk_en),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .n313_6(n313_6),
    .reg_r8_col0_on_Z(reg_r8_col0_on_Z),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .w_window_x(w_window_x),
    .w_prewindow_y(w_prewindow_y),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .n781_23(n781_23),
    .n272_9(n272_9),
    .w_vdp_enable(w_vdp_enable),
    .w_palette_rdata_r(w_palette_rdata_r[4:0]),
    .w_palette_rdata_g(w_palette_rdata_g[4:0]),
    .w_palette_rdata_b(w_palette_rdata_b[4:0]),
    .w_sp_color_code(w_sp_color_code[3:0]),
    .w_color_code_graphic4567(w_color_code_graphic4567[7:0]),
    .w_yjk_r(w_yjk_r[5:0]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .w_yjk_g(w_yjk_g[5:0]),
    .w_yjk_b(w_yjk_b[5:0]),
    .w_dot_state(w_dot_state[1:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .w_color_code_text12(w_color_code_text12[3:0]),
    .w_color_code_graphic123m(w_color_code_graphic123m[3:0]),
    .n227_7(n227_7),
    .n73_7(n73_7),
    .n225_9(n225_9),
    .n226_13(n226_13),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .w_palette_rd_address(w_palette_rd_address[3:0])
);
  vdp_text12 u_vdp_text12 (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .reg_r1_bl_clks_Z(reg_r1_bl_clks_Z),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .w_vdp_enable(w_vdp_enable),
    .n520_4(n520_4),
    .n973_5(n973_5),
    .ff_sp_predraw_end_8(ff_sp_predraw_end_8),
    .n261_14(n261_14),
    .n969_5(n969_5),
    .n556_4(n556_4),
    .n494_25(n494_25),
    .slot_reset_n_d(slot_reset_n_d),
    .w_vram_data_Z(w_vram_data_Z[7:0]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .reg_r12_blink_mode_Z(reg_r12_blink_mode_Z[7:0]),
    .reg_r2_pattern_name_Z_0(reg_r2_pattern_name_Z[0]),
    .reg_r2_pattern_name_Z_1(reg_r2_pattern_name_Z[1]),
    .reg_r2_pattern_name_Z_2(reg_r2_pattern_name_Z[2]),
    .reg_r2_pattern_name_Z_3(reg_r2_pattern_name_Z[3]),
    .reg_r2_pattern_name_Z_6(reg_r2_pattern_name_Z[6]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:0]),
    .w_dot_state(w_dot_state[1:0]),
    .reg_r4_pattern_generator_Z_0(reg_r4_pattern_generator_Z[0]),
    .reg_r4_pattern_generator_Z_1(reg_r4_pattern_generator_Z[1]),
    .reg_r4_pattern_generator_Z_2(reg_r4_pattern_generator_Z[2]),
    .reg_r4_pattern_generator_Z_5(reg_r4_pattern_generator_Z[5]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[2:0]),
    .reg_r10r3_color_Z_3(reg_r10r3_color_Z[3]),
    .reg_r10r3_color_Z_4(reg_r10r3_color_Z[4]),
    .reg_r10r3_color_Z_5(reg_r10r3_color_Z[5]),
    .reg_r10r3_color_Z_6(reg_r10r3_color_Z[6]),
    .reg_r10r3_color_Z_7(reg_r10r3_color_Z[7]),
    .reg_r10r3_color_Z_10(reg_r10r3_color_Z[10]),
    .w_pre_dot_counter_yp(w_pre_dot_counter_yp[8:6]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r13_blink_period_Z(reg_r13_blink_period_Z[7:0]),
    .ff_tx_vram_read_en(ff_tx_vram_read_en),
    .ff_tx_vram_read_en2(ff_tx_vram_read_en2),
    .n1017_4(n1017_4),
    .n1011_5(n1011_5),
    .n100_6(n100_6),
    .n100_7(n100_7),
    .n1018_6(n1018_6),
    .w_vram_address_text12_0(w_vram_address_text12[0]),
    .w_vram_address_text12_1(w_vram_address_text12[1]),
    .w_vram_address_text12_2(w_vram_address_text12[2]),
    .w_vram_address_text12_3(w_vram_address_text12[3]),
    .w_vram_address_text12_4(w_vram_address_text12[4]),
    .w_vram_address_text12_5(w_vram_address_text12[5]),
    .w_vram_address_text12_6(w_vram_address_text12[6]),
    .w_vram_address_text12_7(w_vram_address_text12[7]),
    .w_vram_address_text12_8(w_vram_address_text12[8]),
    .w_vram_address_text12_9(w_vram_address_text12[9]),
    .w_vram_address_text12_10(w_vram_address_text12[10]),
    .w_vram_address_text12_11(w_vram_address_text12[11]),
    .w_vram_address_text12_12(w_vram_address_text12[12]),
    .w_vram_address_text12_13(w_vram_address_text12[13]),
    .w_vram_address_text12_16(w_vram_address_text12[16]),
    .w_color_code_text12(w_color_code_text12[3:0])
);
  vdp_graphic123m u_vdp_graphic123m (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .n1017_4(n1017_4),
    .n1514_4(n1514_4),
    .w_vdp_enable(w_vdp_enable),
    .n1018_6(n1018_6),
    .n1561_5(n1561_5),
    .n313_6(n313_6),
    .w_vram_data_Z(w_vram_data_Z[7:0]),
    .reg_r26_h_scroll_Z(reg_r26_h_scroll_Z[7:3]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[7:3]),
    .w_dot_state(w_dot_state[1:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .reg_r4_pattern_generator_Z_0(reg_r4_pattern_generator_Z[0]),
    .reg_r4_pattern_generator_Z_1(reg_r4_pattern_generator_Z[1]),
    .reg_r4_pattern_generator_Z_2(reg_r4_pattern_generator_Z[2]),
    .reg_r4_pattern_generator_Z_5(reg_r4_pattern_generator_Z[5]),
    .reg_r10r3_color_Z_0(reg_r10r3_color_Z[0]),
    .reg_r10r3_color_Z_1(reg_r10r3_color_Z[1]),
    .reg_r10r3_color_Z_2(reg_r10r3_color_Z[2]),
    .reg_r10r3_color_Z_3(reg_r10r3_color_Z[3]),
    .reg_r10r3_color_Z_4(reg_r10r3_color_Z[4]),
    .reg_r10r3_color_Z_5(reg_r10r3_color_Z[5]),
    .reg_r10r3_color_Z_6(reg_r10r3_color_Z[6]),
    .reg_r10r3_color_Z_7(reg_r10r3_color_Z[7]),
    .reg_r10r3_color_Z_10(reg_r10r3_color_Z[10]),
    .reg_r2_pattern_name_Z_0(reg_r2_pattern_name_Z[0]),
    .reg_r2_pattern_name_Z_1(reg_r2_pattern_name_Z[1]),
    .reg_r2_pattern_name_Z_2(reg_r2_pattern_name_Z[2]),
    .reg_r2_pattern_name_Z_3(reg_r2_pattern_name_Z[3]),
    .reg_r2_pattern_name_Z_6(reg_r2_pattern_name_Z[6]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[7:0]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .n520_4(n520_4),
    .ff_pattern_generator_7_7(ff_pattern_generator_7_7),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .n586_6(n586_6),
    .w_vram_address_graphic123m_0(w_vram_address_graphic123m[0]),
    .w_vram_address_graphic123m_1(w_vram_address_graphic123m[1]),
    .w_vram_address_graphic123m_2(w_vram_address_graphic123m[2]),
    .w_vram_address_graphic123m_3(w_vram_address_graphic123m[3]),
    .w_vram_address_graphic123m_4(w_vram_address_graphic123m[4]),
    .w_vram_address_graphic123m_5(w_vram_address_graphic123m[5]),
    .w_vram_address_graphic123m_6(w_vram_address_graphic123m[6]),
    .w_vram_address_graphic123m_7(w_vram_address_graphic123m[7]),
    .w_vram_address_graphic123m_8(w_vram_address_graphic123m[8]),
    .w_vram_address_graphic123m_9(w_vram_address_graphic123m[9]),
    .w_vram_address_graphic123m_10(w_vram_address_graphic123m[10]),
    .w_vram_address_graphic123m_11(w_vram_address_graphic123m[11]),
    .w_vram_address_graphic123m_12(w_vram_address_graphic123m[12]),
    .w_vram_address_graphic123m_13(w_vram_address_graphic123m[13]),
    .w_vram_address_graphic123m_16(w_vram_address_graphic123m[16]),
    .w_color_code_graphic123m(w_color_code_graphic123m[3:0])
);
  vdp_graphic4567 u_vdp_graphic4567 (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .n1017_4(n1017_4),
    .w_vdp_enable(w_vdp_enable),
    .ff_pattern_generator_7_7(ff_pattern_generator_7_7),
    .n1011_5(n1011_5),
    .n1967_4(n1967_4),
    .n586_6(n586_6),
    .reg_r25_yae_Z(reg_r25_yae_Z),
    .n520_4(n520_4),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .n1018_6(n1018_6),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .n781_23(n781_23),
    .n100_6(n100_6),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .n313_6(n313_6),
    .slot_reset_n_d(slot_reset_n_d),
    .reg_r2_pattern_name_Z_0(reg_r2_pattern_name_Z[0]),
    .reg_r2_pattern_name_Z_1(reg_r2_pattern_name_Z[1]),
    .reg_r2_pattern_name_Z_2(reg_r2_pattern_name_Z[2]),
    .reg_r2_pattern_name_Z_3(reg_r2_pattern_name_Z[3]),
    .reg_r2_pattern_name_Z_6(reg_r2_pattern_name_Z[6]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:0]),
    .reg_r26_h_scroll_Z(reg_r26_h_scroll_Z[7:3]),
    .ff_rdata(ff_rdata[15:0]),
    .ff_dram_address(ff_dram_address[16]),
    .w_dot_state(w_dot_state[1:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[6:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .w_yjk_en(w_yjk_en),
    .ff_local_dot_counter_x_8_7(ff_local_dot_counter_x_8_7),
    .n575_15(n575_15),
    .n1514_4(n1514_4),
    .n13_5(n13_5),
    .w_color_code_graphic4567(w_color_code_graphic4567[7:0]),
    .w_yjk_r(w_yjk_r[5:0]),
    .w_yjk_g(w_yjk_g[5:0]),
    .w_yjk_b(w_yjk_b[5:0]),
    .w_vram_address_graphic4567_0(w_vram_address_graphic4567[0]),
    .w_vram_address_graphic4567_1(w_vram_address_graphic4567[1]),
    .w_vram_address_graphic4567_2(w_vram_address_graphic4567[2]),
    .w_vram_address_graphic4567_3(w_vram_address_graphic4567[3]),
    .w_vram_address_graphic4567_4(w_vram_address_graphic4567[4]),
    .w_vram_address_graphic4567_5(w_vram_address_graphic4567[5]),
    .w_vram_address_graphic4567_6(w_vram_address_graphic4567[6]),
    .w_vram_address_graphic4567_7(w_vram_address_graphic4567[7]),
    .w_vram_address_graphic4567_8(w_vram_address_graphic4567[8]),
    .w_vram_address_graphic4567_9(w_vram_address_graphic4567[9]),
    .w_vram_address_graphic4567_10(w_vram_address_graphic4567[10]),
    .w_vram_address_graphic4567_11(w_vram_address_graphic4567[11]),
    .w_vram_address_graphic4567_12(w_vram_address_graphic4567[12]),
    .w_vram_address_graphic4567_13(w_vram_address_graphic4567[13]),
    .w_vram_address_graphic4567_16(w_vram_address_graphic4567[16])
);
  vdp_sprite u_vdp_sprite (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .n520_4(n520_4),
    .n1018_6(n1018_6),
    .n494_25(n494_25),
    .n1017_4(n1017_4),
    .ff_bwindow_y(ff_bwindow_y),
    .reg_r1_sp_size_Z(reg_r1_sp_size_Z),
    .w_vdp_enable(w_vdp_enable),
    .reg_r1_sp_zoom_Z(reg_r1_sp_zoom_Z),
    .n100_6(n100_6),
    .n100_7(n100_7),
    .slot_reset_n_d(slot_reset_n_d),
    .n1011_5(n1011_5),
    .n1170_2(n1170_2),
    .n1171_2(n1171_2),
    .n1169_2(n1169_2),
    .n1168_2(n1168_2),
    .n1167_2(n1167_2),
    .n1166_2(n1166_2),
    .n1165_2(n1165_2),
    .n1164_2(n1164_2),
    .reg_r8_sp_off_Z(reg_r8_sp_off_Z),
    .reg_r8_col0_on_Z(reg_r8_col0_on_Z),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .n13_5(n13_5),
    .reg_r6_sp_gen_addr_Z_0(reg_r6_sp_gen_addr_Z[0]),
    .reg_r6_sp_gen_addr_Z_1(reg_r6_sp_gen_addr_Z[1]),
    .reg_r6_sp_gen_addr_Z_2(reg_r6_sp_gen_addr_Z[2]),
    .reg_r6_sp_gen_addr_Z_3(reg_r6_sp_gen_addr_Z[3]),
    .reg_r6_sp_gen_addr_Z_5(reg_r6_sp_gen_addr_Z[5]),
    .reg_r11r5_sp_atr_addr_Z_0(reg_r11r5_sp_atr_addr_Z[0]),
    .reg_r11r5_sp_atr_addr_Z_1(reg_r11r5_sp_atr_addr_Z[1]),
    .reg_r11r5_sp_atr_addr_Z_2(reg_r11r5_sp_atr_addr_Z[2]),
    .reg_r11r5_sp_atr_addr_Z_3(reg_r11r5_sp_atr_addr_Z[3]),
    .reg_r11r5_sp_atr_addr_Z_4(reg_r11r5_sp_atr_addr_Z[4]),
    .reg_r11r5_sp_atr_addr_Z_5(reg_r11r5_sp_atr_addr_Z[5]),
    .reg_r11r5_sp_atr_addr_Z_6(reg_r11r5_sp_atr_addr_Z[6]),
    .reg_r11r5_sp_atr_addr_Z_7(reg_r11r5_sp_atr_addr_Z[7]),
    .reg_r11r5_sp_atr_addr_Z_9(reg_r11r5_sp_atr_addr_Z[9]),
    .w_vram_data_Z(w_vram_data_Z[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_pre_dot_counter_yp(w_pre_dot_counter_yp[0]),
    .w_pre_dot_counter_x_0(w_pre_dot_counter_x[0]),
    .w_pre_dot_counter_x_1(w_pre_dot_counter_x[1]),
    .w_pre_dot_counter_x_2(w_pre_dot_counter_x[2]),
    .w_pre_dot_counter_x_3(w_pre_dot_counter_x[3]),
    .w_pre_dot_counter_x_4(w_pre_dot_counter_x[4]),
    .w_pre_dot_counter_x_8(w_pre_dot_counter_x[8]),
    .reg_r27_h_scroll_Z(reg_r27_h_scroll_Z[2:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:2]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .ff_rdata(ff_rdata[15:0]),
    .ff_dram_address(ff_dram_address[16]),
    .w_sp_vram_accessing(w_sp_vram_accessing),
    .w_sp_color_code_en(w_sp_color_code_en),
    .n251_21(n251_21),
    .w_read_color_address_9_5(w_read_color_address_9_5),
    .n1561_5(n1561_5),
    .ff_sp_predraw_end_8(ff_sp_predraw_end_8),
    .ff_main_state(ff_main_state[1:0]),
    .ff_y_test_address_2(ff_y_test_address[2]),
    .ff_y_test_address_3(ff_y_test_address[3]),
    .ff_y_test_address_4(ff_y_test_address[4]),
    .ff_y_test_address_5(ff_y_test_address[5]),
    .ff_y_test_address_6(ff_y_test_address[6]),
    .ff_y_test_address_7(ff_y_test_address[7]),
    .ff_y_test_address_8(ff_y_test_address[8]),
    .ff_y_test_address_9(ff_y_test_address[9]),
    .ff_y_test_address_10(ff_y_test_address[10]),
    .ff_y_test_address_11(ff_y_test_address[11]),
    .ff_y_test_address_12(ff_y_test_address[12]),
    .ff_y_test_address_13(ff_y_test_address[13]),
    .ff_y_test_address_14(ff_y_test_address[14]),
    .ff_y_test_address_16(ff_y_test_address[16]),
    .ff_preread_address_0(ff_preread_address[0]),
    .ff_preread_address_1(ff_preread_address[1]),
    .ff_preread_address_2(ff_preread_address[2]),
    .ff_preread_address_3(ff_preread_address[3]),
    .ff_preread_address_4(ff_preread_address[4]),
    .ff_preread_address_5(ff_preread_address[5]),
    .ff_preread_address_6(ff_preread_address[6]),
    .ff_preread_address_7(ff_preread_address[7]),
    .ff_preread_address_8(ff_preread_address[8]),
    .ff_preread_address_9(ff_preread_address[9]),
    .ff_preread_address_10(ff_preread_address[10]),
    .ff_preread_address_11(ff_preread_address[11]),
    .ff_preread_address_12(ff_preread_address[12]),
    .ff_preread_address_13(ff_preread_address[13]),
    .ff_preread_address_14(ff_preread_address[14]),
    .ff_preread_address_16(ff_preread_address[16]),
    .w_sp_color_code(w_sp_color_code[3:0])
);
  vdp_ram_palette u_vdp_palette_ram (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_vdp_enable(w_vdp_enable),
    .w_palette_we(w_palette_we),
    .w_palette_wdata_r(w_palette_wdata_r[4:2]),
    .w_palette_wdata_g(w_palette_wdata_g[4:2]),
    .w_palette_wdata_b(w_palette_wdata_b[4:2]),
    .w_palette_wr_address(w_palette_wr_address[3:0]),
    .w_palette_rd_address(w_palette_rd_address[3:0]),
    .w_palette_rdata_r(w_palette_rdata_r[4:0]),
    .w_palette_rdata_g(w_palette_rdata_g[4:0]),
    .w_palette_rdata_b(w_palette_rdata_b[4:0])
);
  vdp_register u_vdp_register (
    .w_video_clk(w_video_clk),
    .n1607_8(n1607_8),
    .n36_6(n36_6),
    .w_vdp_enable(w_vdp_enable),
    .w_write(w_write),
    .w_read(w_read),
    .n915_10(n915_10),
    .slot_reset_n_d(slot_reset_n_d),
    .w_bus_write(w_bus_write),
    .w_write_4(w_write_4),
    .n914_15(n914_15),
    .n3500_5(n3500_5),
    .w_vdpcmd_tr_clr_ack(w_vdpcmd_tr_clr_ack),
    .n756_11(n756_11),
    .w_vram_write_ack(w_vram_write_ack),
    .w_vdpcmd_reg_write_ack(w_vdpcmd_reg_write_ack),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address({w_bus_address_1,w_bus_address_0}),
    .w_dot_state(w_dot_state[1:0]),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .w_palette_we(w_palette_we),
    .w_vram_write_req(w_vram_write_req),
    .reg_r1_sp_size_Z(reg_r1_sp_size_Z),
    .reg_r1_sp_zoom_Z(reg_r1_sp_zoom_Z),
    .reg_r1_bl_clks_Z(reg_r1_bl_clks_Z),
    .reg_r8_sp_off_Z(reg_r8_sp_off_Z),
    .reg_r8_col0_on_Z(reg_r8_col0_on_Z),
    .reg_r9_pal_mode_Z(reg_r9_pal_mode_Z),
    .reg_r9_interlace_mode_Z(reg_r9_interlace_mode_Z),
    .reg_r9_y_dots_Z(reg_r9_y_dots_Z),
    .reg_r25_cmd_Z(reg_r25_cmd_Z),
    .reg_r25_yae_Z(reg_r25_yae_Z),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .reg_r25_msk_Z(reg_r25_msk_Z),
    .w_vdpcmd_reg_write_req(w_vdpcmd_reg_write_req),
    .w_vdpcmd_tr_clr_req(w_vdpcmd_tr_clr_req),
    .w_vram_rd_req(w_vram_rd_req),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .n1208_4(n1208_4),
    .n1211_4(n1211_4),
    .w_vram_addr_set_req(w_vram_addr_set_req),
    .n1167_7(n1167_7),
    .n1234_12(n1234_12),
    .n1371_11(n1371_11),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .reg_r26_h_scroll_Z(reg_r26_h_scroll_Z[7:3]),
    .reg_r2_pattern_name_Z_0(reg_r2_pattern_name_Z[0]),
    .reg_r2_pattern_name_Z_1(reg_r2_pattern_name_Z[1]),
    .reg_r2_pattern_name_Z_2(reg_r2_pattern_name_Z[2]),
    .reg_r2_pattern_name_Z_3(reg_r2_pattern_name_Z[3]),
    .reg_r2_pattern_name_Z_6(reg_r2_pattern_name_Z[6]),
    .w_vram_address_cpu(w_vram_address_cpu[16:0]),
    .w_vram_wdata_cpu(w_vram_wdata_cpu[7:0]),
    .reg_r4_pattern_generator_Z_0(reg_r4_pattern_generator_Z[0]),
    .reg_r4_pattern_generator_Z_1(reg_r4_pattern_generator_Z[1]),
    .reg_r4_pattern_generator_Z_2(reg_r4_pattern_generator_Z[2]),
    .reg_r4_pattern_generator_Z_5(reg_r4_pattern_generator_Z[5]),
    .reg_r12_blink_mode_Z(reg_r12_blink_mode_Z[7:0]),
    .reg_r13_blink_period_Z(reg_r13_blink_period_Z[7:0]),
    .reg_r6_sp_gen_addr_Z_0(reg_r6_sp_gen_addr_Z[0]),
    .reg_r6_sp_gen_addr_Z_1(reg_r6_sp_gen_addr_Z[1]),
    .reg_r6_sp_gen_addr_Z_2(reg_r6_sp_gen_addr_Z[2]),
    .reg_r6_sp_gen_addr_Z_3(reg_r6_sp_gen_addr_Z[3]),
    .reg_r6_sp_gen_addr_Z_5(reg_r6_sp_gen_addr_Z[5]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .reg_r10r3_color_Z_0(reg_r10r3_color_Z[0]),
    .reg_r10r3_color_Z_1(reg_r10r3_color_Z[1]),
    .reg_r10r3_color_Z_2(reg_r10r3_color_Z[2]),
    .reg_r10r3_color_Z_3(reg_r10r3_color_Z[3]),
    .reg_r10r3_color_Z_4(reg_r10r3_color_Z[4]),
    .reg_r10r3_color_Z_5(reg_r10r3_color_Z[5]),
    .reg_r10r3_color_Z_6(reg_r10r3_color_Z[6]),
    .reg_r10r3_color_Z_7(reg_r10r3_color_Z[7]),
    .reg_r10r3_color_Z_10(reg_r10r3_color_Z[10]),
    .reg_r11r5_sp_atr_addr_Z_0(reg_r11r5_sp_atr_addr_Z[0]),
    .reg_r11r5_sp_atr_addr_Z_1(reg_r11r5_sp_atr_addr_Z[1]),
    .reg_r11r5_sp_atr_addr_Z_2(reg_r11r5_sp_atr_addr_Z[2]),
    .reg_r11r5_sp_atr_addr_Z_3(reg_r11r5_sp_atr_addr_Z[3]),
    .reg_r11r5_sp_atr_addr_Z_4(reg_r11r5_sp_atr_addr_Z[4]),
    .reg_r11r5_sp_atr_addr_Z_5(reg_r11r5_sp_atr_addr_Z[5]),
    .reg_r11r5_sp_atr_addr_Z_6(reg_r11r5_sp_atr_addr_Z[6]),
    .reg_r11r5_sp_atr_addr_Z_7(reg_r11r5_sp_atr_addr_Z[7]),
    .reg_r11r5_sp_atr_addr_Z_9(reg_r11r5_sp_atr_addr_Z[9]),
    .reg_r18_adj(reg_r18_adj[7:0]),
    .reg_r23_vstart_line_Z(reg_r23_vstart_line_Z[7:0]),
    .reg_r27_h_scroll_Z(reg_r27_h_scroll_Z[2:0]),
    .w_vdpcmd_reg_num(w_vdpcmd_reg_num[3:0]),
    .w_vdpcmd_reg_data(w_vdpcmd_reg_data[7:0]),
    .w_palette_wdata_r(w_palette_wdata_r[4:2]),
    .w_palette_wdata_b(w_palette_wdata_b[4:2]),
    .w_palette_wdata_g(w_palette_wdata_g[4:2]),
    .w_palette_wr_address(w_palette_wr_address[3:0])
);
  vdp_command u_vdp_command (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .n918_10(n918_10),
    .w_vdp_enable(w_vdp_enable),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .n227_7(n227_7),
    .slot_reset_n_d(slot_reset_n_d),
    .w_read_color_address_9_5(w_read_color_address_9_5),
    .reg_r25_cmd_Z(reg_r25_cmd_Z),
    .n575_15(n575_15),
    .w_vdpcmd_tr_clr_req(w_vdpcmd_tr_clr_req),
    .w_vdpcmd_reg_write_req(w_vdpcmd_reg_write_req),
    .w_vdpcmd_vram_write_ack(w_vdpcmd_vram_write_ack),
    .w_vdpcmd_vram_read_ack(w_vdpcmd_vram_read_ack),
    .n1371_11(n1371_11),
    .n1167_7(n1167_7),
    .n1411_7(n1411_7),
    .w_vdpcmd_reg_data(w_vdpcmd_reg_data[7:0]),
    .w_vdpcmd_vram_rdata(w_vdpcmd_vram_rdata[7:0]),
    .w_vdpcmd_reg_num(w_vdpcmd_reg_num[3:0]),
    .ff_pre_x_cnt_start1(ff_pre_x_cnt_start1[5]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .n313_6(n313_6),
    .n1967_4(n1967_4),
    .n1786_7(n1786_7),
    .ff_dx_tmp_9_12(ff_dx_tmp_9_12),
    .ff_state_0_15(ff_state_0_15),
    .w_vdpcmd_reg_write_ack(w_vdpcmd_reg_write_ack),
    .w_vdpcmd_tr_clr_ack(w_vdpcmd_tr_clr_ack),
    .n2386_8(n2386_8),
    .n3500_5(n3500_5),
    .w_vdpcmd_vram_wdata(w_vdpcmd_vram_wdata[7:0]),
    .w_vdpcmd_vram_address_0(w_vdpcmd_vram_address[0]),
    .w_vdpcmd_vram_address_1(w_vdpcmd_vram_address[1]),
    .w_vdpcmd_vram_address_2(w_vdpcmd_vram_address[2]),
    .w_vdpcmd_vram_address_3(w_vdpcmd_vram_address[3]),
    .w_vdpcmd_vram_address_4(w_vdpcmd_vram_address[4]),
    .w_vdpcmd_vram_address_5(w_vdpcmd_vram_address[5]),
    .w_vdpcmd_vram_address_6(w_vdpcmd_vram_address[6]),
    .w_vdpcmd_vram_address_7(w_vdpcmd_vram_address[7]),
    .w_vdpcmd_vram_address_8(w_vdpcmd_vram_address[8]),
    .w_vdpcmd_vram_address_9(w_vdpcmd_vram_address[9]),
    .w_vdpcmd_vram_address_10(w_vdpcmd_vram_address[10]),
    .w_vdpcmd_vram_address_11(w_vdpcmd_vram_address[11]),
    .w_vdpcmd_vram_address_12(w_vdpcmd_vram_address[12]),
    .w_vdpcmd_vram_address_13(w_vdpcmd_vram_address[13]),
    .w_vdpcmd_vram_address_14(w_vdpcmd_vram_address[14]),
    .w_vdpcmd_vram_address_16(w_vdpcmd_vram_address[16]),
    .w_current_vdp_command_c(w_current_vdp_command_c[7:4])
);
  vdp_wait_control u_vdp_wait_control (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .reg_r9_y_dots_Z(reg_r9_y_dots_Z),
    .reg_r8_sp_off_Z(reg_r8_sp_off_Z),
    .w_vdp_enable(w_vdp_enable),
    .w_vdp_command_drive(w_vdp_command_drive),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .reg_r9_pal_mode_Z(reg_r9_pal_mode_Z),
    .w_current_vdp_command_c(w_current_vdp_command_c[7:4]),
    .ff_wait_cnt(ff_wait_cnt[15])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
module vdp_inst (
  w_video_clk,
  n36_6,
  w_sdram_rdata_en,
  ff_sdr_ready,
  slot_reset_n_d,
  w_bus_write,
  w_bus_valid,
  w_sdram_rdata,
  w_bus_address_0,
  w_bus_address_1,
  w_bus_address_2,
  w_bus_address_3,
  w_bus_address_5,
  w_bus_address_6,
  w_bus_address_7,
  w_bus_wdata,
  w_sdram_write,
  w_sdram_valid,
  w_vdp_enable,
  p_vdp_r_5_4,
  w_bus_vdp_rdata_en,
  w_sdram_address,
  w_sdram_wdata,
  w_vdp_hcounter,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp
)
;
input w_video_clk;
input n36_6;
input w_sdram_rdata_en;
input ff_sdr_ready;
input slot_reset_n_d;
input w_bus_write;
input w_bus_valid;
input [31:0] w_sdram_rdata;
input w_bus_address_0;
input w_bus_address_1;
input w_bus_address_2;
input w_bus_address_3;
input w_bus_address_5;
input w_bus_address_6;
input w_bus_address_7;
input [7:0] w_bus_wdata;
output w_sdram_write;
output w_sdram_valid;
output w_vdp_enable;
output p_vdp_r_5_4;
output w_bus_vdp_rdata_en;
output [13:0] w_sdram_address;
output [7:0] w_sdram_wdata;
output [10:1] w_vdp_hcounter;
output [1:0] w_vdp_vcounter;
output [5:0] w_video_r_vdp;
output [5:0] w_video_g_vdp;
output [5:0] w_video_b_vdp;
wire n205_8;
wire n213_7;
wire n206_7;
wire n214_7;
wire n207_7;
wire n215_7;
wire n208_7;
wire n216_7;
wire n209_7;
wire n217_7;
wire n210_7;
wire n218_7;
wire n211_7;
wire n219_7;
wire n212_7;
wire n220_7;
wire n205_9;
wire n213_8;
wire n206_8;
wire n214_8;
wire n207_8;
wire n215_8;
wire n208_8;
wire n216_8;
wire n209_8;
wire n217_8;
wire n210_8;
wire n218_8;
wire n211_8;
wire n219_8;
wire n212_8;
wire n220_8;
wire n401_5;
wire n484_4;
wire n167_4;
wire n469_4;
wire n22_9;
wire ff_write_8;
wire ff_initial_busy;
wire w_dram_oe_n;
wire w_dram_we_n;
wire [1:0] ff_data_sel1;
wire [1:0] ff_data_sel2;
wire [1:0] ff_data_sel3;
wire [15:0] ff_rdata;
wire [13:0] w_dram_address;
wire [7:0] w_dram_wdata;
wire VCC;
wire GND;
  LUT4 n205_s3 (
    .F(n205_8),
    .I0(w_sdram_rdata[31]),
    .I1(w_sdram_rdata[23]),
    .I2(ff_data_sel3[1]),
    .I3(n205_9) 
);
defparam n205_s3.INIT=16'hCFA0;
  LUT4 n213_s3 (
    .F(n213_7),
    .I0(w_sdram_rdata[31]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_data_sel3[0]),
    .I3(n213_8) 
);
defparam n213_s3.INIT=16'hCFA0;
  LUT4 n206_s3 (
    .F(n206_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[6]),
    .I2(ff_data_sel3[0]),
    .I3(n206_8) 
);
defparam n206_s3.INIT=16'hCFA0;
  LUT4 n214_s3 (
    .F(n214_7),
    .I0(w_sdram_rdata[30]),
    .I1(w_sdram_rdata[22]),
    .I2(ff_data_sel3[1]),
    .I3(n214_8) 
);
defparam n214_s3.INIT=16'hCFA0;
  LUT4 n207_s3 (
    .F(n207_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[5]),
    .I2(ff_data_sel3[0]),
    .I3(n207_8) 
);
defparam n207_s3.INIT=16'hCFA0;
  LUT4 n215_s3 (
    .F(n215_7),
    .I0(w_sdram_rdata[29]),
    .I1(w_sdram_rdata[21]),
    .I2(ff_data_sel3[1]),
    .I3(n215_8) 
);
defparam n215_s3.INIT=16'hCFA0;
  LUT4 n208_s3 (
    .F(n208_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[4]),
    .I2(ff_data_sel3[0]),
    .I3(n208_8) 
);
defparam n208_s3.INIT=16'hCFA0;
  LUT4 n216_s3 (
    .F(n216_7),
    .I0(w_sdram_rdata[28]),
    .I1(w_sdram_rdata[20]),
    .I2(ff_data_sel3[1]),
    .I3(n216_8) 
);
defparam n216_s3.INIT=16'hA0CF;
  LUT4 n209_s3 (
    .F(n209_7),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[19]),
    .I2(ff_data_sel3[0]),
    .I3(n209_8) 
);
defparam n209_s3.INIT=16'hCFA0;
  LUT4 n217_s3 (
    .F(n217_7),
    .I0(w_sdram_rdata[27]),
    .I1(w_sdram_rdata[19]),
    .I2(ff_data_sel3[1]),
    .I3(n217_8) 
);
defparam n217_s3.INIT=16'hA0CF;
  LUT4 n210_s3 (
    .F(n210_7),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[18]),
    .I2(ff_data_sel3[0]),
    .I3(n210_8) 
);
defparam n210_s3.INIT=16'hCFA0;
  LUT4 n218_s3 (
    .F(n218_7),
    .I0(w_sdram_rdata[26]),
    .I1(w_sdram_rdata[18]),
    .I2(ff_data_sel3[1]),
    .I3(n218_8) 
);
defparam n218_s3.INIT=16'hA0CF;
  LUT4 n211_s3 (
    .F(n211_7),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[17]),
    .I2(ff_data_sel3[0]),
    .I3(n211_8) 
);
defparam n211_s3.INIT=16'hCFA0;
  LUT4 n219_s3 (
    .F(n219_7),
    .I0(w_sdram_rdata[25]),
    .I1(w_sdram_rdata[17]),
    .I2(ff_data_sel3[1]),
    .I3(n219_8) 
);
defparam n219_s3.INIT=16'hA0CF;
  LUT4 n212_s3 (
    .F(n212_7),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[16]),
    .I2(ff_data_sel3[0]),
    .I3(n212_8) 
);
defparam n212_s3.INIT=16'hCFA0;
  LUT4 n220_s3 (
    .F(n220_7),
    .I0(w_sdram_rdata[24]),
    .I1(w_sdram_rdata[16]),
    .I2(ff_data_sel3[1]),
    .I3(n220_8) 
);
defparam n220_s3.INIT=16'hA0CF;
  LUT4 n205_s4 (
    .F(n205_9),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_data_sel3[1]),
    .I3(ff_data_sel3[0]) 
);
defparam n205_s4.INIT=16'hFA0C;
  LUT4 n213_s4 (
    .F(n213_8),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[23]),
    .I2(ff_data_sel3[0]),
    .I3(ff_data_sel3[1]) 
);
defparam n213_s4.INIT=16'h0CFA;
  LUT4 n206_s4 (
    .F(n206_8),
    .I0(w_sdram_rdata[14]),
    .I1(w_sdram_rdata[30]),
    .I2(ff_data_sel3[0]),
    .I3(ff_data_sel3[1]) 
);
defparam n206_s4.INIT=16'h0CFA;
  LUT4 n214_s4 (
    .F(n214_8),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(ff_data_sel3[1]),
    .I3(ff_data_sel3[0]) 
);
defparam n214_s4.INIT=16'h0CFA;
  LUT4 n207_s4 (
    .F(n207_8),
    .I0(w_sdram_rdata[13]),
    .I1(w_sdram_rdata[29]),
    .I2(ff_data_sel3[0]),
    .I3(ff_data_sel3[1]) 
);
defparam n207_s4.INIT=16'h0CFA;
  LUT4 n215_s4 (
    .F(n215_8),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(ff_data_sel3[1]),
    .I3(ff_data_sel3[0]) 
);
defparam n215_s4.INIT=16'h0CFA;
  LUT4 n208_s4 (
    .F(n208_8),
    .I0(w_sdram_rdata[12]),
    .I1(w_sdram_rdata[28]),
    .I2(ff_data_sel3[0]),
    .I3(ff_data_sel3[1]) 
);
defparam n208_s4.INIT=16'h0CFA;
  LUT4 n216_s4 (
    .F(n216_8),
    .I0(w_sdram_rdata[12]),
    .I1(w_sdram_rdata[4]),
    .I2(ff_data_sel3[1]),
    .I3(ff_data_sel3[0]) 
);
defparam n216_s4.INIT=16'hF503;
  LUT4 n209_s4 (
    .F(n209_8),
    .I0(w_sdram_rdata[27]),
    .I1(w_sdram_rdata[11]),
    .I2(ff_data_sel3[0]),
    .I3(ff_data_sel3[1]) 
);
defparam n209_s4.INIT=16'hFA0C;
  LUT4 n217_s4 (
    .F(n217_8),
    .I0(w_sdram_rdata[11]),
    .I1(w_sdram_rdata[3]),
    .I2(ff_data_sel3[1]),
    .I3(ff_data_sel3[0]) 
);
defparam n217_s4.INIT=16'hF503;
  LUT4 n210_s4 (
    .F(n210_8),
    .I0(w_sdram_rdata[26]),
    .I1(w_sdram_rdata[10]),
    .I2(ff_data_sel3[0]),
    .I3(ff_data_sel3[1]) 
);
defparam n210_s4.INIT=16'hFA0C;
  LUT4 n218_s4 (
    .F(n218_8),
    .I0(w_sdram_rdata[10]),
    .I1(w_sdram_rdata[2]),
    .I2(ff_data_sel3[1]),
    .I3(ff_data_sel3[0]) 
);
defparam n218_s4.INIT=16'hF503;
  LUT4 n211_s4 (
    .F(n211_8),
    .I0(w_sdram_rdata[25]),
    .I1(w_sdram_rdata[9]),
    .I2(ff_data_sel3[0]),
    .I3(ff_data_sel3[1]) 
);
defparam n211_s4.INIT=16'hFA0C;
  LUT4 n219_s4 (
    .F(n219_8),
    .I0(w_sdram_rdata[9]),
    .I1(w_sdram_rdata[1]),
    .I2(ff_data_sel3[1]),
    .I3(ff_data_sel3[0]) 
);
defparam n219_s4.INIT=16'hF503;
  LUT4 n212_s4 (
    .F(n212_8),
    .I0(w_sdram_rdata[24]),
    .I1(w_sdram_rdata[8]),
    .I2(ff_data_sel3[0]),
    .I3(ff_data_sel3[1]) 
);
defparam n212_s4.INIT=16'hFA0C;
  LUT4 n220_s4 (
    .F(n220_8),
    .I0(w_sdram_rdata[8]),
    .I1(w_sdram_rdata[0]),
    .I2(ff_data_sel3[1]),
    .I3(ff_data_sel3[0]) 
);
defparam n220_s4.INIT=16'hF503;
  LUT2 n401_s2 (
    .F(n401_5),
    .I0(w_dram_oe_n),
    .I1(w_dram_we_n) 
);
defparam n401_s2.INIT=4'h7;
  LUT2 n484_s1 (
    .F(n484_4),
    .I0(w_sdram_valid),
    .I1(slot_reset_n_d) 
);
defparam n484_s1.INIT=4'hB;
  LUT2 n167_s1 (
    .F(n167_4),
    .I0(w_dram_oe_n),
    .I1(w_vdp_enable) 
);
defparam n167_s1.INIT=4'h4;
  LUT3 n469_s1 (
    .F(n469_4),
    .I0(w_dram_we_n),
    .I1(w_sdram_valid),
    .I2(w_dram_oe_n) 
);
defparam n469_s1.INIT=8'h10;
  LUT2 n22_s4 (
    .F(n22_9),
    .I0(ff_initial_busy),
    .I1(slot_reset_n_d) 
);
defparam n22_s4.INIT=4'h4;
  LUT3 ff_write_s4 (
    .F(ff_write_8),
    .I0(w_sdram_valid),
    .I1(w_dram_oe_n),
    .I2(w_dram_we_n) 
);
defparam ff_write_s4.INIT=8'h15;
  DFFRE ff_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(w_dram_address[13]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(w_dram_address[12]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(w_dram_address[11]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(w_dram_address[10]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(w_dram_address[9]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(w_dram_address[8]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(w_dram_address[7]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(w_dram_address[6]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(w_dram_address[5]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(w_dram_address[4]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(w_dram_address[3]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(w_dram_address[2]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_1_s0 (
    .Q(w_sdram_address[1]),
    .D(w_dram_address[1]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_0_s0 (
    .Q(w_sdram_address[0]),
    .D(w_dram_address[0]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_write_s0 (
    .Q(w_sdram_write),
    .D(w_dram_oe_n),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_valid_s0 (
    .Q(w_sdram_valid),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(n401_5),
    .RESET(n484_4) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(w_dram_wdata[7]),
    .CLK(w_video_clk),
    .CE(n469_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(w_dram_wdata[6]),
    .CLK(w_video_clk),
    .CE(n469_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(w_dram_wdata[5]),
    .CLK(w_video_clk),
    .CE(n469_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(w_dram_wdata[4]),
    .CLK(w_video_clk),
    .CE(n469_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(w_dram_wdata[3]),
    .CLK(w_video_clk),
    .CE(n469_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(w_dram_wdata[2]),
    .CLK(w_video_clk),
    .CE(n469_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(w_dram_wdata[1]),
    .CLK(w_video_clk),
    .CE(n469_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(w_dram_wdata[0]),
    .CLK(w_video_clk),
    .CE(n469_4),
    .RESET(n36_6) 
);
  DFFRE ff_data_sel1_1_s0 (
    .Q(ff_data_sel1[1]),
    .D(w_sdram_address[1]),
    .CLK(w_video_clk),
    .CE(n167_4),
    .RESET(n36_6) 
);
  DFFRE ff_data_sel1_0_s0 (
    .Q(ff_data_sel1[0]),
    .D(w_sdram_address[0]),
    .CLK(w_video_clk),
    .CE(n167_4),
    .RESET(n36_6) 
);
  DFF ff_data_sel2_1_s0 (
    .Q(ff_data_sel2[1]),
    .D(ff_data_sel1[1]),
    .CLK(w_video_clk) 
);
  DFF ff_data_sel2_0_s0 (
    .Q(ff_data_sel2[0]),
    .D(ff_data_sel1[0]),
    .CLK(w_video_clk) 
);
  DFF ff_data_sel3_1_s0 (
    .Q(ff_data_sel3[1]),
    .D(ff_data_sel2[1]),
    .CLK(w_video_clk) 
);
  DFF ff_data_sel3_0_s0 (
    .Q(ff_data_sel3[0]),
    .D(ff_data_sel2[0]),
    .CLK(w_video_clk) 
);
  DFFRE ff_rdata_15_s0 (
    .Q(ff_rdata[15]),
    .D(n205_8),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_14_s0 (
    .Q(ff_rdata[14]),
    .D(n206_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_13_s0 (
    .Q(ff_rdata[13]),
    .D(n207_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_12_s0 (
    .Q(ff_rdata[12]),
    .D(n208_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_11_s0 (
    .Q(ff_rdata[11]),
    .D(n209_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_10_s0 (
    .Q(ff_rdata[10]),
    .D(n210_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_9_s0 (
    .Q(ff_rdata[9]),
    .D(n211_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_8_s0 (
    .Q(ff_rdata[8]),
    .D(n212_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(n213_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(n214_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(n215_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(n216_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(n217_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(n218_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(n219_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(n220_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFSE ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(GND),
    .CLK(w_video_clk),
    .CE(ff_sdr_ready),
    .SET(n36_6) 
);
  DFFR ff_enable_s1 (
    .Q(w_vdp_enable),
    .D(n22_9),
    .CLK(w_video_clk),
    .RESET(w_vdp_enable) 
);
  vdp u_v9958_core (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_vdp_enable(w_vdp_enable),
    .w_bus_write(w_bus_write),
    .w_bus_valid(w_bus_valid),
    .slot_reset_n_d(slot_reset_n_d),
    .w_bus_address_0(w_bus_address_0),
    .w_bus_address_1(w_bus_address_1),
    .w_bus_address_2(w_bus_address_2),
    .w_bus_address_3(w_bus_address_3),
    .w_bus_address_5(w_bus_address_5),
    .w_bus_address_6(w_bus_address_6),
    .w_bus_address_7(w_bus_address_7),
    .ff_rdata(ff_rdata[15:0]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .p_vdp_r_5_4(p_vdp_r_5_4),
    .w_dram_oe_n(w_dram_oe_n),
    .w_dram_we_n(w_dram_we_n),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .w_dram_address(w_dram_address[13:0]),
    .w_dram_wdata(w_dram_wdata[7:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_vdp_vcounter(w_vdp_vcounter[1:0]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_inst */
module video_ram_line_buffer (
  w_video_clk,
  w_even_enable,
  ff_we_e,
  ff_re,
  w_vdp_enable,
  ff_addr_e,
  ff_d,
  w_vdp_vcounter,
  ff_re_0,
  out_e
)
;
input w_video_clk;
input w_even_enable;
input ff_we_e;
input ff_re;
input w_vdp_enable;
input [9:0] ff_addr_e;
input [17:0] ff_d;
input [1:1] w_vdp_vcounter;
output ff_re_0;
output [17:0] out_e;
wire n15_4;
wire n85_9;
wire ff_we;
wire ff_q_0_77;
wire [17:0] ff_q;
wire [9:0] ff_address;
wire [17:0] ff_d_0;
wire [17:0] ff_q_b;
wire [35:18] DO;
wire VCC;
wire GND;
  LUT2 n15_s1 (
    .F(n15_4),
    .I0(w_vdp_enable),
    .I1(w_vdp_vcounter[1]) 
);
defparam n15_s1.INIT=4'h1;
  LUT2 ff_q_17_s2 (
    .F(ff_q[17]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[17]) 
);
defparam ff_q_17_s2.INIT=4'h4;
  LUT2 ff_q_16_s2 (
    .F(ff_q[16]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[16]) 
);
defparam ff_q_16_s2.INIT=4'h4;
  LUT2 ff_q_15_s2 (
    .F(ff_q[15]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[15]) 
);
defparam ff_q_15_s2.INIT=4'h4;
  LUT2 ff_q_14_s2 (
    .F(ff_q[14]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[14]) 
);
defparam ff_q_14_s2.INIT=4'h4;
  LUT2 ff_q_13_s2 (
    .F(ff_q[13]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[13]) 
);
defparam ff_q_13_s2.INIT=4'h4;
  LUT2 ff_q_12_s2 (
    .F(ff_q[12]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[12]) 
);
defparam ff_q_12_s2.INIT=4'h4;
  LUT2 ff_q_11_s2 (
    .F(ff_q[11]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[11]) 
);
defparam ff_q_11_s2.INIT=4'h4;
  LUT2 ff_q_10_s2 (
    .F(ff_q[10]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[10]) 
);
defparam ff_q_10_s2.INIT=4'h4;
  LUT2 ff_q_9_s2 (
    .F(ff_q[9]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[9]) 
);
defparam ff_q_9_s2.INIT=4'h4;
  LUT2 ff_q_8_s2 (
    .F(ff_q[8]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[8]) 
);
defparam ff_q_8_s2.INIT=4'h4;
  LUT2 ff_q_7_s2 (
    .F(ff_q[7]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[7]) 
);
defparam ff_q_7_s2.INIT=4'h4;
  LUT2 ff_q_6_s2 (
    .F(ff_q[6]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[6]) 
);
defparam ff_q_6_s2.INIT=4'h4;
  LUT2 ff_q_5_s2 (
    .F(ff_q[5]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[5]) 
);
defparam ff_q_5_s2.INIT=4'h4;
  LUT2 ff_q_4_s2 (
    .F(ff_q[4]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[4]) 
);
defparam ff_q_4_s2.INIT=4'h4;
  LUT2 ff_q_3_s2 (
    .F(ff_q[3]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[3]) 
);
defparam ff_q_3_s2.INIT=4'h4;
  LUT2 ff_q_2_s2 (
    .F(ff_q[2]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[2]) 
);
defparam ff_q_2_s2.INIT=4'h4;
  LUT2 ff_q_1_s2 (
    .F(ff_q[1]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[1]) 
);
defparam ff_q_1_s2.INIT=4'h4;
  LUT2 ff_q_0_s65 (
    .F(ff_q[0]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[0]) 
);
defparam ff_q_0_s65.INIT=4'h4;
  LUT3 n85_s5 (
    .F(n85_9),
    .I0(ff_re_0),
    .I1(ff_q_0_77),
    .I2(ff_we) 
);
defparam n85_s5.INIT=8'hC5;
  DFFE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(ff_addr_e[8]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(ff_addr_e[7]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(ff_addr_e[6]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(ff_addr_e[5]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(ff_addr_e[4]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(ff_addr_e[3]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(ff_addr_e[2]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(ff_addr_e[1]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(ff_addr_e[0]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(ff_we_e),
    .CLK(w_video_clk),
    .RESET(n15_4) 
);
  DFFE ff_d_17_s0 (
    .Q(ff_d_0[17]),
    .D(ff_d[17]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_16_s0 (
    .Q(ff_d_0[16]),
    .D(ff_d[16]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_15_s0 (
    .Q(ff_d_0[15]),
    .D(ff_d[15]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_14_s0 (
    .Q(ff_d_0[14]),
    .D(ff_d[14]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_13_s0 (
    .Q(ff_d_0[13]),
    .D(ff_d[13]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_12_s0 (
    .Q(ff_d_0[12]),
    .D(ff_d[12]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_11_s0 (
    .Q(ff_d_0[11]),
    .D(ff_d[11]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_10_s0 (
    .Q(ff_d_0[10]),
    .D(ff_d[10]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_9_s0 (
    .Q(ff_d_0[9]),
    .D(ff_d[9]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_8_s0 (
    .Q(ff_d_0[8]),
    .D(ff_d[8]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_7_s0 (
    .Q(ff_d_0[7]),
    .D(ff_d[7]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_6_s0 (
    .Q(ff_d_0[6]),
    .D(ff_d[6]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_5_s0 (
    .Q(ff_d_0[5]),
    .D(ff_d[5]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_4_s0 (
    .Q(ff_d_0[4]),
    .D(ff_d[4]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_3_s0 (
    .Q(ff_d_0[3]),
    .D(ff_d[3]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_2_s0 (
    .Q(ff_d_0[2]),
    .D(ff_d[2]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_1_s0 (
    .Q(ff_d_0[1]),
    .D(ff_d[1]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_0_s0 (
    .Q(ff_d_0[0]),
    .D(ff_d[0]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFF ff_re_s0 (
    .Q(ff_re_0),
    .D(ff_re),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(w_video_clk) 
);
  DFFE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(ff_addr_e[9]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFF ff_q_0_s66 (
    .Q(ff_q_0_77),
    .D(n85_9),
    .CLK(w_video_clk) 
);
defparam ff_q_0_s66.INIT=1'b0;
  SPX9 ff_imem_ff_imem_0_0_s (
    .DO({DO[35:18],ff_q_b[17:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d_0[17:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({ff_address[9:0],GND,GND,VCC,VCC}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=18;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_ram_line_buffer */
module video_ram_line_buffer_0 (
  w_video_clk,
  w_odd_enable,
  ff_we_o,
  w_vdp_enable,
  ff_re,
  ff_addr_o,
  ff_d,
  w_vdp_vcounter,
  out_o
)
;
input w_video_clk;
input w_odd_enable;
input ff_we_o;
input w_vdp_enable;
input ff_re;
input [9:0] ff_addr_o;
input [17:0] ff_d;
input [1:1] w_vdp_vcounter;
output [17:0] out_o;
wire n15_4;
wire n85_9;
wire ff_we;
wire ff_q_0_77;
wire [17:0] ff_q;
wire [9:0] ff_address;
wire [17:0] ff_d_0;
wire [17:0] ff_q_b;
wire [35:18] DO;
wire VCC;
wire GND;
  LUT2 n15_s1 (
    .F(n15_4),
    .I0(w_vdp_enable),
    .I1(w_vdp_vcounter[1]) 
);
defparam n15_s1.INIT=4'h4;
  LUT2 ff_q_17_s2 (
    .F(ff_q[17]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[17]) 
);
defparam ff_q_17_s2.INIT=4'h4;
  LUT2 ff_q_16_s2 (
    .F(ff_q[16]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[16]) 
);
defparam ff_q_16_s2.INIT=4'h4;
  LUT2 ff_q_15_s2 (
    .F(ff_q[15]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[15]) 
);
defparam ff_q_15_s2.INIT=4'h4;
  LUT2 ff_q_14_s2 (
    .F(ff_q[14]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[14]) 
);
defparam ff_q_14_s2.INIT=4'h4;
  LUT2 ff_q_13_s2 (
    .F(ff_q[13]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[13]) 
);
defparam ff_q_13_s2.INIT=4'h4;
  LUT2 ff_q_12_s2 (
    .F(ff_q[12]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[12]) 
);
defparam ff_q_12_s2.INIT=4'h4;
  LUT2 ff_q_11_s2 (
    .F(ff_q[11]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[11]) 
);
defparam ff_q_11_s2.INIT=4'h4;
  LUT2 ff_q_10_s2 (
    .F(ff_q[10]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[10]) 
);
defparam ff_q_10_s2.INIT=4'h4;
  LUT2 ff_q_9_s2 (
    .F(ff_q[9]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[9]) 
);
defparam ff_q_9_s2.INIT=4'h4;
  LUT2 ff_q_8_s2 (
    .F(ff_q[8]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[8]) 
);
defparam ff_q_8_s2.INIT=4'h4;
  LUT2 ff_q_7_s2 (
    .F(ff_q[7]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[7]) 
);
defparam ff_q_7_s2.INIT=4'h4;
  LUT2 ff_q_6_s2 (
    .F(ff_q[6]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[6]) 
);
defparam ff_q_6_s2.INIT=4'h4;
  LUT2 ff_q_5_s2 (
    .F(ff_q[5]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[5]) 
);
defparam ff_q_5_s2.INIT=4'h4;
  LUT2 ff_q_4_s2 (
    .F(ff_q[4]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[4]) 
);
defparam ff_q_4_s2.INIT=4'h4;
  LUT2 ff_q_3_s2 (
    .F(ff_q[3]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[3]) 
);
defparam ff_q_3_s2.INIT=4'h4;
  LUT2 ff_q_2_s2 (
    .F(ff_q[2]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[2]) 
);
defparam ff_q_2_s2.INIT=4'h4;
  LUT2 ff_q_1_s2 (
    .F(ff_q[1]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[1]) 
);
defparam ff_q_1_s2.INIT=4'h4;
  LUT2 ff_q_0_s65 (
    .F(ff_q[0]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[0]) 
);
defparam ff_q_0_s65.INIT=4'h4;
  LUT3 n85_s5 (
    .F(n85_9),
    .I0(ff_q_0_77),
    .I1(ff_re),
    .I2(ff_we) 
);
defparam n85_s5.INIT=8'hA3;
  DFFE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(ff_addr_o[8]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(ff_addr_o[7]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(ff_addr_o[6]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(ff_addr_o[5]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(ff_addr_o[4]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(ff_addr_o[3]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(ff_addr_o[2]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(ff_addr_o[1]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(ff_addr_o[0]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(ff_we_o),
    .CLK(w_video_clk),
    .RESET(n15_4) 
);
  DFFE ff_d_17_s0 (
    .Q(ff_d_0[17]),
    .D(ff_d[17]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_16_s0 (
    .Q(ff_d_0[16]),
    .D(ff_d[16]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_15_s0 (
    .Q(ff_d_0[15]),
    .D(ff_d[15]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_14_s0 (
    .Q(ff_d_0[14]),
    .D(ff_d[14]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_13_s0 (
    .Q(ff_d_0[13]),
    .D(ff_d[13]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_12_s0 (
    .Q(ff_d_0[12]),
    .D(ff_d[12]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_11_s0 (
    .Q(ff_d_0[11]),
    .D(ff_d[11]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_10_s0 (
    .Q(ff_d_0[10]),
    .D(ff_d[10]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_9_s0 (
    .Q(ff_d_0[9]),
    .D(ff_d[9]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_8_s0 (
    .Q(ff_d_0[8]),
    .D(ff_d[8]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_7_s0 (
    .Q(ff_d_0[7]),
    .D(ff_d[7]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_6_s0 (
    .Q(ff_d_0[6]),
    .D(ff_d[6]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_5_s0 (
    .Q(ff_d_0[5]),
    .D(ff_d[5]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_4_s0 (
    .Q(ff_d_0[4]),
    .D(ff_d[4]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_3_s0 (
    .Q(ff_d_0[3]),
    .D(ff_d[3]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_2_s0 (
    .Q(ff_d_0[2]),
    .D(ff_d[2]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_1_s0 (
    .Q(ff_d_0[1]),
    .D(ff_d[1]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_0_s0 (
    .Q(ff_d_0[0]),
    .D(ff_d[0]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(w_video_clk) 
);
  DFFE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(ff_addr_o[9]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFF ff_q_0_s66 (
    .Q(ff_q_0_77),
    .D(n85_9),
    .CLK(w_video_clk) 
);
defparam ff_q_0_s66.INIT=1'b0;
  SPX9 ff_imem_ff_imem_0_0_s (
    .DO({DO[35:18],ff_q_b[17:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d_0[17:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({ff_address[9:0],GND,GND,VCC,VCC}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=18;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_ram_line_buffer_0 */
module video_double_buffer (
  w_we_buf,
  w_video_clk,
  p_vdp_r_5_4,
  ff_active,
  w_vdp_enable,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  ff_x_position_r,
  w_vdp_hcounter,
  n93_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input w_we_buf;
input w_video_clk;
input p_vdp_r_5_4;
input ff_active;
input w_vdp_enable;
input [1:1] w_vdp_vcounter;
input [5:0] w_video_r_vdp;
input [5:0] w_video_g_vdp;
input [5:0] w_video_b_vdp;
input [9:0] ff_x_position_r;
input [10:1] w_vdp_hcounter;
output n93_6;
output [5:0] w_pixel_r;
output [5:0] w_pixel_g;
output [5:0] w_pixel_b;
wire n89_3;
wire n90_3;
wire n91_3;
wire n92_3;
wire n93_3;
wire n94_3;
wire n95_3;
wire n96_3;
wire n97_4;
wire n98_3;
wire n99_3;
wire n100_3;
wire n101_3;
wire n102_3;
wire n103_3;
wire n104_3;
wire n105_3;
wire n106_3;
wire n107_4;
wire n108_3;
wire n109_3;
wire n110_3;
wire n111_3;
wire n112_3;
wire n113_3;
wire n114_3;
wire n115_3;
wire n116_3;
wire n117_3;
wire n118_3;
wire n119_3;
wire n120_3;
wire n121_3;
wire n122_3;
wire n123_3;
wire n124_3;
wire n125_3;
wire n126_3;
wire n89_4;
wire n90_4;
wire n92_4;
wire n95_4;
wire w_even_enable;
wire w_odd_enable;
wire n94_6;
wire n91_6;
wire ff_we_e;
wire ff_we_o;
wire ff_re;
wire n67_5;
wire ff_re_1;
wire [17:0] ff_d;
wire [9:0] ff_addr_e;
wire [9:0] ff_addr_o;
wire [17:0] out_e;
wire [17:0] out_o;
wire VCC;
wire GND;
  LUT4 n89_s0 (
    .F(n89_3),
    .I0(ff_x_position_r[9]),
    .I1(w_vdp_hcounter[10]),
    .I2(n89_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n89_s0.INIT=16'hAA3C;
  LUT4 n90_s0 (
    .F(n90_3),
    .I0(ff_x_position_r[8]),
    .I1(w_vdp_hcounter[9]),
    .I2(n90_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n90_s0.INIT=16'hAA3C;
  LUT4 n91_s0 (
    .F(n91_3),
    .I0(ff_x_position_r[7]),
    .I1(w_vdp_hcounter[8]),
    .I2(n91_6),
    .I3(w_vdp_vcounter[1]) 
);
defparam n91_s0.INIT=16'hAAC3;
  LUT4 n92_s0 (
    .F(n92_3),
    .I0(ff_x_position_r[6]),
    .I1(w_vdp_hcounter[7]),
    .I2(n92_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n92_s0.INIT=16'hAA3C;
  LUT4 n93_s0 (
    .F(n93_3),
    .I0(ff_x_position_r[5]),
    .I1(w_vdp_hcounter[6]),
    .I2(n93_6),
    .I3(w_vdp_vcounter[1]) 
);
defparam n93_s0.INIT=16'hAAC3;
  LUT3 n94_s0 (
    .F(n94_3),
    .I0(n94_6),
    .I1(ff_x_position_r[4]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n94_s0.INIT=8'hC5;
  LUT4 n95_s0 (
    .F(n95_3),
    .I0(ff_x_position_r[3]),
    .I1(w_vdp_hcounter[4]),
    .I2(n95_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n95_s0.INIT=16'hAA3C;
  LUT4 n96_s0 (
    .F(n96_3),
    .I0(ff_x_position_r[2]),
    .I1(w_vdp_hcounter[3]),
    .I2(w_vdp_hcounter[2]),
    .I3(w_vdp_vcounter[1]) 
);
defparam n96_s0.INIT=16'hAAC3;
  LUT3 n97_s1 (
    .F(n97_4),
    .I0(ff_x_position_r[1]),
    .I1(w_vdp_hcounter[2]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n97_s1.INIT=8'hA3;
  LUT3 n98_s0 (
    .F(n98_3),
    .I0(ff_x_position_r[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n98_s0.INIT=8'hAC;
  LUT4 n99_s0 (
    .F(n99_3),
    .I0(ff_x_position_r[9]),
    .I1(w_vdp_hcounter[10]),
    .I2(n89_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n99_s0.INIT=16'h3CAA;
  LUT4 n100_s0 (
    .F(n100_3),
    .I0(ff_x_position_r[8]),
    .I1(w_vdp_hcounter[9]),
    .I2(n90_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n100_s0.INIT=16'h3CAA;
  LUT4 n101_s0 (
    .F(n101_3),
    .I0(ff_x_position_r[7]),
    .I1(w_vdp_hcounter[8]),
    .I2(n91_6),
    .I3(w_vdp_vcounter[1]) 
);
defparam n101_s0.INIT=16'hC3AA;
  LUT4 n102_s0 (
    .F(n102_3),
    .I0(ff_x_position_r[6]),
    .I1(w_vdp_hcounter[7]),
    .I2(n92_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n102_s0.INIT=16'h3CAA;
  LUT4 n103_s0 (
    .F(n103_3),
    .I0(ff_x_position_r[5]),
    .I1(w_vdp_hcounter[6]),
    .I2(n93_6),
    .I3(w_vdp_vcounter[1]) 
);
defparam n103_s0.INIT=16'hC3AA;
  LUT3 n104_s0 (
    .F(n104_3),
    .I0(ff_x_position_r[4]),
    .I1(n94_6),
    .I2(w_vdp_vcounter[1]) 
);
defparam n104_s0.INIT=8'h3A;
  LUT4 n105_s0 (
    .F(n105_3),
    .I0(ff_x_position_r[3]),
    .I1(w_vdp_hcounter[4]),
    .I2(n95_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n105_s0.INIT=16'h3CAA;
  LUT4 n106_s0 (
    .F(n106_3),
    .I0(ff_x_position_r[2]),
    .I1(w_vdp_hcounter[3]),
    .I2(w_vdp_hcounter[2]),
    .I3(w_vdp_vcounter[1]) 
);
defparam n106_s0.INIT=16'hC3AA;
  LUT3 n107_s1 (
    .F(n107_4),
    .I0(ff_x_position_r[1]),
    .I1(w_vdp_hcounter[2]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n107_s1.INIT=8'h3A;
  LUT3 n108_s0 (
    .F(n108_3),
    .I0(ff_x_position_r[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n108_s0.INIT=8'hCA;
  LUT3 n109_s0 (
    .F(n109_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n109_s0.INIT=8'hCA;
  LUT3 n110_s0 (
    .F(n110_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n110_s0.INIT=8'hCA;
  LUT3 n111_s0 (
    .F(n111_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n111_s0.INIT=8'hCA;
  LUT3 n112_s0 (
    .F(n112_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n112_s0.INIT=8'hCA;
  LUT3 n113_s0 (
    .F(n113_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n113_s0.INIT=8'hCA;
  LUT3 n114_s0 (
    .F(n114_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n114_s0.INIT=8'hCA;
  LUT3 n115_s0 (
    .F(n115_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n115_s0.INIT=8'hCA;
  LUT3 n116_s0 (
    .F(n116_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n116_s0.INIT=8'hCA;
  LUT3 n117_s0 (
    .F(n117_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n117_s0.INIT=8'hCA;
  LUT3 n118_s0 (
    .F(n118_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n118_s0.INIT=8'hCA;
  LUT3 n119_s0 (
    .F(n119_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n119_s0.INIT=8'hCA;
  LUT3 n120_s0 (
    .F(n120_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n120_s0.INIT=8'hCA;
  LUT3 n121_s0 (
    .F(n121_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n121_s0.INIT=8'hCA;
  LUT3 n122_s0 (
    .F(n122_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n122_s0.INIT=8'hCA;
  LUT3 n123_s0 (
    .F(n123_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n123_s0.INIT=8'hCA;
  LUT3 n124_s0 (
    .F(n124_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n124_s0.INIT=8'hCA;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n125_s0.INIT=8'hCA;
  LUT3 n126_s0 (
    .F(n126_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n126_s0.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89_4),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[9]),
    .I2(n91_6) 
);
defparam n89_s1.INIT=8'h01;
  LUT2 n90_s1 (
    .F(n90_4),
    .I0(w_vdp_hcounter[8]),
    .I1(n91_6) 
);
defparam n90_s1.INIT=4'h1;
  LUT2 n92_s1 (
    .F(n92_4),
    .I0(n93_6),
    .I1(w_vdp_hcounter[6]) 
);
defparam n92_s1.INIT=4'h4;
  LUT2 n95_s1 (
    .F(n95_4),
    .I0(w_vdp_hcounter[2]),
    .I1(w_vdp_hcounter[3]) 
);
defparam n95_s1.INIT=4'h1;
  LUT2 w_even_enable_s2 (
    .F(w_even_enable),
    .I0(w_vdp_enable),
    .I1(w_vdp_vcounter[1]) 
);
defparam w_even_enable_s2.INIT=4'hE;
  LUT2 w_odd_enable_s3 (
    .F(w_odd_enable),
    .I0(w_vdp_enable),
    .I1(w_vdp_vcounter[1]) 
);
defparam w_odd_enable_s3.INIT=4'hB;
  LUT4 n94_s2 (
    .F(n94_6),
    .I0(w_vdp_hcounter[4]),
    .I1(w_vdp_hcounter[2]),
    .I2(w_vdp_hcounter[3]),
    .I3(w_vdp_hcounter[5]) 
);
defparam n94_s2.INIT=16'h01FE;
  LUT4 n93_s2 (
    .F(n93_6),
    .I0(w_vdp_hcounter[4]),
    .I1(w_vdp_hcounter[5]),
    .I2(w_vdp_hcounter[2]),
    .I3(w_vdp_hcounter[3]) 
);
defparam n93_s2.INIT=16'h0001;
  LUT3 n91_s2 (
    .F(n91_6),
    .I0(w_vdp_hcounter[7]),
    .I1(n93_6),
    .I2(w_vdp_hcounter[6]) 
);
defparam n91_s2.INIT=8'h20;
  DFFR ff_we_e_s0 (
    .Q(ff_we_e),
    .D(w_we_buf),
    .CLK(w_video_clk),
    .RESET(w_vdp_vcounter[1]) 
);
  DFFR ff_we_o_s0 (
    .Q(ff_we_o),
    .D(w_we_buf),
    .CLK(w_video_clk),
    .RESET(n67_5) 
);
  DFFR ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_video_r_vdp[5]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_video_r_vdp[4]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_video_r_vdp[3]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_video_r_vdp[2]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_video_r_vdp[1]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_video_r_vdp[0]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_video_g_vdp[5]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_video_g_vdp[4]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_video_g_vdp[3]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_video_g_vdp[2]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_video_g_vdp[1]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_video_g_vdp[0]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_video_b_vdp[5]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_video_b_vdp[4]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_video_b_vdp[3]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_video_b_vdp[2]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_video_b_vdp[1]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_video_b_vdp[0]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_9_s0 (
    .Q(ff_addr_e[9]),
    .D(n89_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_8_s0 (
    .Q(ff_addr_e[8]),
    .D(n90_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_7_s0 (
    .Q(ff_addr_e[7]),
    .D(n91_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_6_s0 (
    .Q(ff_addr_e[6]),
    .D(n92_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_5_s0 (
    .Q(ff_addr_e[5]),
    .D(n93_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_4_s0 (
    .Q(ff_addr_e[4]),
    .D(n94_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_3_s0 (
    .Q(ff_addr_e[3]),
    .D(n95_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_2_s0 (
    .Q(ff_addr_e[2]),
    .D(n96_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_1_s0 (
    .Q(ff_addr_e[1]),
    .D(n97_4),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_0_s0 (
    .Q(ff_addr_e[0]),
    .D(n98_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_9_s0 (
    .Q(ff_addr_o[9]),
    .D(n99_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_8_s0 (
    .Q(ff_addr_o[8]),
    .D(n100_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_7_s0 (
    .Q(ff_addr_o[7]),
    .D(n101_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_6_s0 (
    .Q(ff_addr_o[6]),
    .D(n102_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_5_s0 (
    .Q(ff_addr_o[5]),
    .D(n103_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_4_s0 (
    .Q(ff_addr_o[4]),
    .D(n104_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_3_s0 (
    .Q(ff_addr_o[3]),
    .D(n105_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_2_s0 (
    .Q(ff_addr_o[2]),
    .D(n106_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_1_s0 (
    .Q(ff_addr_o[1]),
    .D(n107_4),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_0_s0 (
    .Q(ff_addr_o[0]),
    .D(n108_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n109_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n110_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n111_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n112_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n113_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n114_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n115_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n116_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n117_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n118_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n119_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n120_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n121_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n122_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n123_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n124_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n125_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n126_3),
    .CLK(w_video_clk) 
);
  INV n67_s2 (
    .O(n67_5),
    .I(w_vdp_vcounter[1]) 
);
  video_ram_line_buffer u_buf_even (
    .w_video_clk(w_video_clk),
    .w_even_enable(w_even_enable),
    .ff_we_e(ff_we_e),
    .ff_re(ff_re),
    .w_vdp_enable(w_vdp_enable),
    .ff_addr_e(ff_addr_e[9:0]),
    .ff_d(ff_d[17:0]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .ff_re_0(ff_re_1),
    .out_e(out_e[17:0])
);
  video_ram_line_buffer_0 u_buf_odd (
    .w_video_clk(w_video_clk),
    .w_odd_enable(w_odd_enable),
    .ff_we_o(ff_we_o),
    .w_vdp_enable(w_vdp_enable),
    .ff_re(ff_re_1),
    .ff_addr_o(ff_addr_o[9:0]),
    .ff_d(ff_d[17:0]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .out_o(out_o[17:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_double_buffer */
module video_out_bilinear (
  w_video_clk,
  ff_tap1_r,
  ff_coeff3,
  ff_tap0_r,
  w_video_r
)
;
input w_video_clk;
input [5:0] ff_tap1_r;
input [4:0] ff_coeff3;
input [5:0] ff_tap0_r;
output [7:0] w_video_r;
wire n27_8;
wire n27_7;
wire w_add_2_3;
wire w_add_3_3;
wire w_add_4_3;
wire w_add_5_3;
wire w_add_6_3;
wire w_add_7_0_COUT;
wire [5:0] ff_tap1_delay;
wire [7:0] ff_mul;
wire [8:8] n273_Z_Z;
wire [5:0] w_sub;
wire [7:2] w_add;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  DFF ff_tap1_delay_4_s0 (
    .Q(ff_tap1_delay[4]),
    .D(ff_tap1_r[4]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_3_s0 (
    .Q(ff_tap1_delay[3]),
    .D(ff_tap1_r[3]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_2_s0 (
    .Q(ff_tap1_delay[2]),
    .D(ff_tap1_r[2]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_1_s0 (
    .Q(ff_tap1_delay[1]),
    .D(ff_tap1_r[1]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_0_s0 (
    .Q(ff_tap1_delay[0]),
    .D(ff_tap1_r[0]),
    .CLK(w_video_clk) 
);
  DFF ff_out_7_s0 (
    .Q(w_video_r[7]),
    .D(w_add[7]),
    .CLK(w_video_clk) 
);
  DFF ff_out_6_s0 (
    .Q(w_video_r[6]),
    .D(w_add[6]),
    .CLK(w_video_clk) 
);
  DFF ff_out_5_s0 (
    .Q(w_video_r[5]),
    .D(w_add[5]),
    .CLK(w_video_clk) 
);
  DFF ff_out_4_s0 (
    .Q(w_video_r[4]),
    .D(w_add[4]),
    .CLK(w_video_clk) 
);
  DFF ff_out_3_s0 (
    .Q(w_video_r[3]),
    .D(w_add[3]),
    .CLK(w_video_clk) 
);
  DFF ff_out_2_s0 (
    .Q(w_video_r[2]),
    .D(w_add[2]),
    .CLK(w_video_clk) 
);
  DFF ff_out_1_s0 (
    .Q(w_video_r[1]),
    .D(ff_mul[1]),
    .CLK(w_video_clk) 
);
  DFF ff_out_0_s0 (
    .Q(w_video_r[0]),
    .D(ff_mul[0]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_5_s0 (
    .Q(ff_tap1_delay[5]),
    .D(ff_tap1_r[5]),
    .CLK(w_video_clk) 
);
  MULT9X9 w_mul_13_s2 (
    .DOUT({DOUT[17:12],ff_mul[7:0],DOUT[3:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .B({GND,GND,GND,GND,ff_coeff3[4:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_13_s2.AREG=1'b0;
defparam w_mul_13_s2.ASIGN_REG=1'b0;
defparam w_mul_13_s2.BREG=1'b1;
defparam w_mul_13_s2.BSIGN_REG=1'b0;
defparam w_mul_13_s2.MULT_RESET_MODE="SYNC";
defparam w_mul_13_s2.OUT_REG=1'b1;
defparam w_mul_13_s2.PIPE_REG=1'b0;
defparam w_mul_13_s2.SOA_REG=1'b0;
  PADD9 n27_s3 (
    .DOUT({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,GND,GND,ff_tap0_r[5:0]}),
    .B({GND,GND,GND,ff_tap1_r[5:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam n27_s3.ADD_SUB=1'b1;
defparam n27_s3.AREG=1'b0;
defparam n27_s3.BREG=1'b0;
defparam n27_s3.BSEL_MODE=1'b0;
defparam n27_s3.PADD_RESET_MODE="SYNC";
defparam n27_s3.SOREG=1'b0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_3),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_3),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_2_3) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_3),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_3_3) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_3),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_4_3) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_3),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_5_3) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_0_COUT),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_6_3) 
);
defparam w_add_7_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_bilinear */
module video_out_bilinear_0 (
  w_video_clk,
  ff_tap1_g,
  ff_coeff3,
  ff_tap0_g,
  w_video_g
)
;
input w_video_clk;
input [5:0] ff_tap1_g;
input [4:0] ff_coeff3;
input [5:0] ff_tap0_g;
output [7:0] w_video_g;
wire n27_8;
wire n27_7;
wire w_add_2_3;
wire w_add_3_3;
wire w_add_4_3;
wire w_add_5_3;
wire w_add_6_3;
wire w_add_7_0_COUT;
wire [5:0] ff_tap1_delay;
wire [7:0] ff_mul;
wire [8:8] n273_Z_Z;
wire [5:0] w_sub;
wire [7:2] w_add;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  DFF ff_tap1_delay_4_s0 (
    .Q(ff_tap1_delay[4]),
    .D(ff_tap1_g[4]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_3_s0 (
    .Q(ff_tap1_delay[3]),
    .D(ff_tap1_g[3]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_2_s0 (
    .Q(ff_tap1_delay[2]),
    .D(ff_tap1_g[2]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_1_s0 (
    .Q(ff_tap1_delay[1]),
    .D(ff_tap1_g[1]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_0_s0 (
    .Q(ff_tap1_delay[0]),
    .D(ff_tap1_g[0]),
    .CLK(w_video_clk) 
);
  DFF ff_out_7_s0 (
    .Q(w_video_g[7]),
    .D(w_add[7]),
    .CLK(w_video_clk) 
);
  DFF ff_out_6_s0 (
    .Q(w_video_g[6]),
    .D(w_add[6]),
    .CLK(w_video_clk) 
);
  DFF ff_out_5_s0 (
    .Q(w_video_g[5]),
    .D(w_add[5]),
    .CLK(w_video_clk) 
);
  DFF ff_out_4_s0 (
    .Q(w_video_g[4]),
    .D(w_add[4]),
    .CLK(w_video_clk) 
);
  DFF ff_out_3_s0 (
    .Q(w_video_g[3]),
    .D(w_add[3]),
    .CLK(w_video_clk) 
);
  DFF ff_out_2_s0 (
    .Q(w_video_g[2]),
    .D(w_add[2]),
    .CLK(w_video_clk) 
);
  DFF ff_out_1_s0 (
    .Q(w_video_g[1]),
    .D(ff_mul[1]),
    .CLK(w_video_clk) 
);
  DFF ff_out_0_s0 (
    .Q(w_video_g[0]),
    .D(ff_mul[0]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_5_s0 (
    .Q(ff_tap1_delay[5]),
    .D(ff_tap1_g[5]),
    .CLK(w_video_clk) 
);
  MULT9X9 w_mul_13_s2 (
    .DOUT({DOUT[17:12],ff_mul[7:0],DOUT[3:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .B({GND,GND,GND,GND,ff_coeff3[4:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_13_s2.AREG=1'b0;
defparam w_mul_13_s2.ASIGN_REG=1'b0;
defparam w_mul_13_s2.BREG=1'b1;
defparam w_mul_13_s2.BSIGN_REG=1'b0;
defparam w_mul_13_s2.MULT_RESET_MODE="SYNC";
defparam w_mul_13_s2.OUT_REG=1'b1;
defparam w_mul_13_s2.PIPE_REG=1'b0;
defparam w_mul_13_s2.SOA_REG=1'b0;
  PADD9 n27_s3 (
    .DOUT({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,GND,GND,ff_tap0_g[5:0]}),
    .B({GND,GND,GND,ff_tap1_g[5:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam n27_s3.ADD_SUB=1'b1;
defparam n27_s3.AREG=1'b0;
defparam n27_s3.BREG=1'b0;
defparam n27_s3.BSEL_MODE=1'b0;
defparam n27_s3.PADD_RESET_MODE="SYNC";
defparam n27_s3.SOREG=1'b0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_3),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_3),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_2_3) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_3),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_3_3) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_3),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_4_3) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_3),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_5_3) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_0_COUT),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_6_3) 
);
defparam w_add_7_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_bilinear_0 */
module video_out_bilinear_1 (
  w_video_clk,
  ff_tap1_b,
  ff_coeff3,
  ff_tap0_b,
  w_video_b
)
;
input w_video_clk;
input [5:0] ff_tap1_b;
input [4:0] ff_coeff3;
input [5:0] ff_tap0_b;
output [7:0] w_video_b;
wire n27_8;
wire n27_7;
wire w_add_2_3;
wire w_add_3_3;
wire w_add_4_3;
wire w_add_5_3;
wire w_add_6_3;
wire w_add_7_0_COUT;
wire [5:0] ff_tap1_delay;
wire [7:0] ff_mul;
wire [8:8] n273_Z_Z;
wire [5:0] w_sub;
wire [7:2] w_add;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  DFF ff_tap1_delay_4_s0 (
    .Q(ff_tap1_delay[4]),
    .D(ff_tap1_b[4]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_3_s0 (
    .Q(ff_tap1_delay[3]),
    .D(ff_tap1_b[3]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_2_s0 (
    .Q(ff_tap1_delay[2]),
    .D(ff_tap1_b[2]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_1_s0 (
    .Q(ff_tap1_delay[1]),
    .D(ff_tap1_b[1]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_0_s0 (
    .Q(ff_tap1_delay[0]),
    .D(ff_tap1_b[0]),
    .CLK(w_video_clk) 
);
  DFF ff_out_7_s0 (
    .Q(w_video_b[7]),
    .D(w_add[7]),
    .CLK(w_video_clk) 
);
  DFF ff_out_6_s0 (
    .Q(w_video_b[6]),
    .D(w_add[6]),
    .CLK(w_video_clk) 
);
  DFF ff_out_5_s0 (
    .Q(w_video_b[5]),
    .D(w_add[5]),
    .CLK(w_video_clk) 
);
  DFF ff_out_4_s0 (
    .Q(w_video_b[4]),
    .D(w_add[4]),
    .CLK(w_video_clk) 
);
  DFF ff_out_3_s0 (
    .Q(w_video_b[3]),
    .D(w_add[3]),
    .CLK(w_video_clk) 
);
  DFF ff_out_2_s0 (
    .Q(w_video_b[2]),
    .D(w_add[2]),
    .CLK(w_video_clk) 
);
  DFF ff_out_1_s0 (
    .Q(w_video_b[1]),
    .D(ff_mul[1]),
    .CLK(w_video_clk) 
);
  DFF ff_out_0_s0 (
    .Q(w_video_b[0]),
    .D(ff_mul[0]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_5_s0 (
    .Q(ff_tap1_delay[5]),
    .D(ff_tap1_b[5]),
    .CLK(w_video_clk) 
);
  MULT9X9 w_mul_13_s2 (
    .DOUT({DOUT[17:12],ff_mul[7:0],DOUT[3:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .B({GND,GND,GND,GND,ff_coeff3[4:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_13_s2.AREG=1'b0;
defparam w_mul_13_s2.ASIGN_REG=1'b0;
defparam w_mul_13_s2.BREG=1'b1;
defparam w_mul_13_s2.BSIGN_REG=1'b0;
defparam w_mul_13_s2.MULT_RESET_MODE="SYNC";
defparam w_mul_13_s2.OUT_REG=1'b1;
defparam w_mul_13_s2.PIPE_REG=1'b0;
defparam w_mul_13_s2.SOA_REG=1'b0;
  PADD9 n27_s3 (
    .DOUT({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,GND,GND,ff_tap0_b[5:0]}),
    .B({GND,GND,GND,ff_tap1_b[5:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam n27_s3.ADD_SUB=1'b1;
defparam n27_s3.AREG=1'b0;
defparam n27_s3.BREG=1'b0;
defparam n27_s3.BSEL_MODE=1'b0;
defparam n27_s3.PADD_RESET_MODE="SYNC";
defparam n27_s3.SOREG=1'b0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_3),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_3),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_2_3) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_3),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_3_3) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_3),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_4_3) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_3),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_5_3) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_0_COUT),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_6_3) 
);
defparam w_add_7_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_bilinear_1 */
module video_out_hmag (
  w_video_clk,
  n723_3,
  n36_6,
  slot_reset_n_d,
  w_h_back_porch_end_10,
  p_vdp_r_5_4,
  w_vdp_enable,
  ff_h_cnt,
  w_vdp_hcounter,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  w_data_r_out,
  w_data_g_out,
  w_data_b_out
)
;
input w_video_clk;
input n723_3;
input n36_6;
input slot_reset_n_d;
input w_h_back_porch_end_10;
input p_vdp_r_5_4;
input w_vdp_enable;
input [4:0] ff_h_cnt;
input [10:1] w_vdp_hcounter;
input [1:0] w_vdp_vcounter;
input [5:0] w_video_r_vdp;
input [5:0] w_video_g_vdp;
input [5:0] w_video_b_vdp;
output [7:0] w_data_r_out;
output [7:0] w_data_g_out;
output [7:0] w_data_b_out;
wire n733_4;
wire n102_3;
wire n103_3;
wire n104_3;
wire n105_4;
wire n749_4;
wire w_active_start;
wire w_we_buf;
wire ff_coeff1_addr_tmp_18;
wire n102_4;
wire n103_4;
wire n749_5;
wire w_active_start_8;
wire n749_6;
wire n749_7;
wire ff_coeff1_0_25;
wire ff_x_position_r_8_7;
wire w_we_buf_39;
wire ff_hold0;
wire ff_hold1;
wire ff_hold2;
wire ff_hold3;
wire ff_hold4;
wire ff_active;
wire ff_coeff1_0_5;
wire ff_coeff1_0_9;
wire n48_1;
wire n48_2;
wire n47_1;
wire n47_2;
wire n46_1;
wire n46_2;
wire n45_1;
wire n45_2;
wire n44_1;
wire n44_2;
wire n43_1;
wire n43_2;
wire n42_1;
wire n42_2;
wire n41_1;
wire n41_2;
wire n40_1;
wire n40_0_COUT;
wire w_odd_gain_0_2;
wire w_odd_gain_0_3;
wire w_odd_gain_1_2;
wire w_odd_gain_1_3;
wire w_odd_gain_2_2;
wire w_odd_gain_2_3;
wire w_odd_gain_3_2;
wire w_odd_gain_3_3;
wire w_odd_gain_4_2;
wire w_odd_gain_4_3;
wire w_odd_gain_5_2;
wire w_odd_gain_5_3;
wire w_odd_gain_6_2;
wire w_odd_gain_6_3;
wire w_odd_gain_7_2;
wire w_odd_gain_8_6;
wire w_odd_gain_0_5;
wire w_odd_gain_1_5;
wire w_odd_gain_2_5;
wire w_odd_gain_3_5;
wire w_odd_gain_4_5;
wire w_odd_gain_5_5;
wire w_odd_gain_6_5;
wire w_odd_gain_7_5;
wire w_normalized_numerator_8_5;
wire w_normalized_numerator_9_5;
wire w_normalized_numerator_10_5;
wire w_normalized_numerator_11_5;
wire w_gain2_7_7;
wire ff_hold0_7;
wire ff_tap0_r_5_7;
wire w_sub_numerator_3_12;
wire ff_coeff1_0_26;
wire n49_6;
wire n93_6;
wire [8:8] w_sub_numerator;
wire [9:0] ff_x_position_r;
wire [7:3] ff_numerator;
wire [4:0] ff_coeff;
wire [5:0] ff_tap0_r;
wire [5:0] ff_tap0_g;
wire [5:0] ff_tap0_b;
wire [5:0] ff_tap1_r;
wire [5:0] ff_tap1_g;
wire [5:0] ff_tap1_b;
wire [7:0] ff_gain;
wire [4:0] ff_coeff3;
wire [9:0] w_odd_gain;
wire [13:8] w_normalized_numerator;
wire [5:0] w_pixel_r;
wire [5:0] w_pixel_g;
wire [5:0] w_pixel_b;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:1] DO;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire VCC;
wire GND;
  LUT2 n733_s1 (
    .F(n733_4),
    .I0(w_active_start),
    .I1(slot_reset_n_d) 
);
defparam n733_s1.INIT=4'hB;
  LUT3 n102_s0 (
    .F(n102_3),
    .I0(ff_numerator[6]),
    .I1(n102_4),
    .I2(ff_numerator[7]) 
);
defparam n102_s0.INIT=8'hE1;
  LUT4 n103_s0 (
    .F(n103_3),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[3]),
    .I2(ff_numerator[6]),
    .I3(n103_4) 
);
defparam n103_s0.INIT=16'hC30A;
  LUT4 n104_s0 (
    .F(n104_3),
    .I0(ff_numerator[3]),
    .I1(w_sub_numerator[8]),
    .I2(ff_numerator[4]),
    .I3(ff_numerator[5]) 
);
defparam n104_s0.INIT=16'h1FE0;
  LUT3 n105_s1 (
    .F(n105_4),
    .I0(ff_numerator[3]),
    .I1(w_sub_numerator[8]),
    .I2(ff_numerator[4]) 
);
defparam n105_s1.INIT=8'h1E;
  LUT4 n749_s1 (
    .F(n749_4),
    .I0(ff_x_position_r[2]),
    .I1(ff_x_position_r[3]),
    .I2(n749_5),
    .I3(n723_3) 
);
defparam n749_s1.INIT=16'hFF80;
  LUT4 w_active_start_s4 (
    .F(w_active_start),
    .I0(ff_h_cnt[0]),
    .I1(ff_h_cnt[1]),
    .I2(w_active_start_8),
    .I3(w_h_back_porch_end_10) 
);
defparam w_active_start_s4.INIT=16'h1000;
  LUT4 w_we_buf_s24 (
    .F(w_we_buf),
    .I0(w_vdp_hcounter[9]),
    .I1(w_vdp_hcounter[8]),
    .I2(w_we_buf_39),
    .I3(w_vdp_hcounter[10]) 
);
defparam w_we_buf_s24.INIT=16'h51EF;
  LUT3 w_sub_numerator_8_s4 (
    .F(w_sub_numerator[8]),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(n102_4) 
);
defparam w_sub_numerator_8_s4.INIT=8'h01;
  LUT2 ff_coeff1_addr_tmp_s9 (
    .F(ff_coeff1_addr_tmp_18),
    .I0(ff_coeff1_0_5),
    .I1(ff_coeff1_0_9) 
);
defparam ff_coeff1_addr_tmp_s9.INIT=4'h9;
  LUT3 n102_s1 (
    .F(n102_4),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]),
    .I2(ff_numerator[3]) 
);
defparam n102_s1.INIT=8'h80;
  LUT2 n103_s1 (
    .F(n103_4),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam n103_s1.INIT=4'h8;
  LUT3 n749_s2 (
    .F(n749_5),
    .I0(ff_x_position_r[4]),
    .I1(ff_x_position_r[5]),
    .I2(n749_6) 
);
defparam n749_s2.INIT=8'h80;
  LUT3 w_active_start_s5 (
    .F(w_active_start_8),
    .I0(ff_h_cnt[2]),
    .I1(ff_h_cnt[4]),
    .I2(ff_h_cnt[3]) 
);
defparam w_active_start_s5.INIT=8'h10;
  LUT4 n749_s3 (
    .F(n749_6),
    .I0(ff_x_position_r[6]),
    .I1(ff_x_position_r[0]),
    .I2(ff_x_position_r[1]),
    .I3(n749_7) 
);
defparam n749_s3.INIT=16'h4000;
  LUT3 n749_s4 (
    .F(n749_7),
    .I0(ff_x_position_r[7]),
    .I1(ff_x_position_r[8]),
    .I2(ff_x_position_r[9]) 
);
defparam n749_s4.INIT=8'h10;
  LUT2 ff_coeff1_0_s13 (
    .F(ff_coeff1_0_25),
    .I0(ff_coeff1_0_5),
    .I1(ff_coeff1_0_9) 
);
defparam ff_coeff1_0_s13.INIT=4'h6;
  LUT4 ff_x_position_r_8_s2 (
    .F(ff_x_position_r_8_7),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(n102_4),
    .I3(ff_active) 
);
defparam ff_x_position_r_8_s2.INIT=16'hFE00;
  LUT4 w_we_buf_s26 (
    .F(w_we_buf_39),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[7]),
    .I2(n93_6),
    .I3(w_vdp_hcounter[6]) 
);
defparam w_we_buf_s26.INIT=16'h7177;
  DFFRE ff_x_position_r_8_s0 (
    .Q(ff_x_position_r[8]),
    .D(n41_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_7_s0 (
    .Q(ff_x_position_r[7]),
    .D(n42_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_6_s0 (
    .Q(ff_x_position_r[6]),
    .D(n43_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_5_s0 (
    .Q(ff_x_position_r[5]),
    .D(n44_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_4_s0 (
    .Q(ff_x_position_r[4]),
    .D(n45_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_3_s0 (
    .Q(ff_x_position_r[3]),
    .D(n46_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_2_s0 (
    .Q(ff_x_position_r[2]),
    .D(n47_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_1_s0 (
    .Q(ff_x_position_r[1]),
    .D(n48_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_0_s0 (
    .Q(ff_x_position_r[0]),
    .D(n49_6),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_numerator_7_s0 (
    .Q(ff_numerator[7]),
    .D(n102_3),
    .CLK(w_video_clk),
    .CE(ff_active),
    .RESET(n733_4) 
);
  DFFRE ff_numerator_6_s0 (
    .Q(ff_numerator[6]),
    .D(n103_3),
    .CLK(w_video_clk),
    .CE(ff_active),
    .RESET(n733_4) 
);
  DFFRE ff_numerator_5_s0 (
    .Q(ff_numerator[5]),
    .D(n104_3),
    .CLK(w_video_clk),
    .CE(ff_active),
    .RESET(n733_4) 
);
  DFFRE ff_numerator_4_s0 (
    .Q(ff_numerator[4]),
    .D(n105_4),
    .CLK(w_video_clk),
    .CE(ff_active),
    .RESET(n733_4) 
);
  DFFRE ff_numerator_3_s0 (
    .Q(ff_numerator[3]),
    .D(w_sub_numerator_3_12),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n733_4) 
);
  DFFR ff_hold0_s0 (
    .Q(ff_hold0),
    .D(w_sub_numerator[8]),
    .CLK(w_video_clk),
    .RESET(ff_hold0_7) 
);
  DFF ff_hold1_s0 (
    .Q(ff_hold1),
    .D(ff_hold0),
    .CLK(w_video_clk) 
);
  DFF ff_hold2_s0 (
    .Q(ff_hold2),
    .D(ff_hold1),
    .CLK(w_video_clk) 
);
  DFF ff_hold3_s0 (
    .Q(ff_hold3),
    .D(ff_hold2),
    .CLK(w_video_clk) 
);
  DFF ff_hold4_s0 (
    .Q(ff_hold4),
    .D(ff_hold3),
    .CLK(w_video_clk) 
);
  DFFR ff_coeff_4_s0 (
    .Q(ff_coeff[4]),
    .D(w_normalized_numerator[13]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_coeff_3_s0 (
    .Q(ff_coeff[3]),
    .D(w_normalized_numerator[12]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_coeff_2_s0 (
    .Q(ff_coeff[2]),
    .D(w_normalized_numerator[11]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_coeff_1_s0 (
    .Q(ff_coeff[1]),
    .D(w_normalized_numerator[10]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_coeff_0_s0 (
    .Q(ff_coeff[0]),
    .D(w_normalized_numerator[9]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFRE ff_active_s0 (
    .Q(ff_active),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(w_active_start),
    .RESET(n749_4) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_5_s0 (
    .Q(ff_tap1_r[5]),
    .D(ff_tap0_r[5]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_4_s0 (
    .Q(ff_tap1_r[4]),
    .D(ff_tap0_r[4]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_3_s0 (
    .Q(ff_tap1_r[3]),
    .D(ff_tap0_r[3]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_2_s0 (
    .Q(ff_tap1_r[2]),
    .D(ff_tap0_r[2]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_1_s0 (
    .Q(ff_tap1_r[1]),
    .D(ff_tap0_r[1]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_0_s0 (
    .Q(ff_tap1_r[0]),
    .D(ff_tap0_r[0]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_5_s0 (
    .Q(ff_tap1_g[5]),
    .D(ff_tap0_g[5]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_4_s0 (
    .Q(ff_tap1_g[4]),
    .D(ff_tap0_g[4]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_3_s0 (
    .Q(ff_tap1_g[3]),
    .D(ff_tap0_g[3]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_2_s0 (
    .Q(ff_tap1_g[2]),
    .D(ff_tap0_g[2]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_1_s0 (
    .Q(ff_tap1_g[1]),
    .D(ff_tap0_g[1]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_0_s0 (
    .Q(ff_tap1_g[0]),
    .D(ff_tap0_g[0]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_5_s0 (
    .Q(ff_tap1_b[5]),
    .D(ff_tap0_b[5]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_4_s0 (
    .Q(ff_tap1_b[4]),
    .D(ff_tap0_b[4]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_3_s0 (
    .Q(ff_tap1_b[3]),
    .D(ff_tap0_b[3]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_2_s0 (
    .Q(ff_tap1_b[2]),
    .D(ff_tap0_b[2]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_1_s0 (
    .Q(ff_tap1_b[1]),
    .D(ff_tap0_b[1]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_0_s0 (
    .Q(ff_tap1_b[0]),
    .D(ff_tap0_b[0]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFF ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(w_gain2_7_7),
    .CLK(w_video_clk) 
);
  DFFR ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_odd_gain[9]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFR ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_odd_gain[8]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFR ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_odd_gain[7]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFR ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_odd_gain[6]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFR ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_odd_gain[5]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFR ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_odd_gain[4]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFR ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_odd_gain[3]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFRE ff_x_position_r_9_s0 (
    .Q(ff_x_position_r[9]),
    .D(n40_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFF ff_coeff1_0_s2 (
    .Q(ff_coeff1_0_5),
    .D(ff_coeff1_0_26),
    .CLK(w_video_clk) 
);
  DFF ff_coeff1_0_s4 (
    .Q(ff_coeff1_0_9),
    .D(ff_coeff1_0_25),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_coeff1_0_s5 (
    .DO(ff_coeff3[3:0]),
    .DI(ff_coeff[3:0]),
    .WAD({GND,GND,ff_coeff1_addr_tmp_18,ff_coeff1_0_26}),
    .RAD({GND,GND,ff_coeff1_0_9,ff_coeff1_0_5}),
    .WRE(VCC),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_coeff1_0_s6 (
    .DO({DO[3:1],ff_coeff3[4]}),
    .DI({GND,GND,GND,ff_coeff[4]}),
    .WAD({GND,GND,ff_coeff1_addr_tmp_18,ff_coeff1_0_26}),
    .RAD({GND,GND,ff_coeff1_0_9,ff_coeff1_0_5}),
    .WRE(VCC),
    .CLK(w_video_clk) 
);
  MULT9X9 w_gain_r_15_s2 (
    .DOUT({DOUT[17:15],w_data_r_out[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_video_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_gain_r_15_s2.AREG=1'b1;
defparam w_gain_r_15_s2.ASIGN_REG=1'b0;
defparam w_gain_r_15_s2.BREG=1'b0;
defparam w_gain_r_15_s2.BSIGN_REG=1'b0;
defparam w_gain_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_gain_r_15_s2.OUT_REG=1'b1;
defparam w_gain_r_15_s2.PIPE_REG=1'b0;
defparam w_gain_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_gain_g_15_s2 (
    .DOUT({DOUT_0[17:15],w_data_g_out[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_video_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_gain_g_15_s2.AREG=1'b1;
defparam w_gain_g_15_s2.ASIGN_REG=1'b0;
defparam w_gain_g_15_s2.BREG=1'b0;
defparam w_gain_g_15_s2.BSIGN_REG=1'b0;
defparam w_gain_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_gain_g_15_s2.OUT_REG=1'b1;
defparam w_gain_g_15_s2.PIPE_REG=1'b0;
defparam w_gain_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_gain_b_15_s2 (
    .DOUT({DOUT_1[17:15],w_data_b_out[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_video_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_gain_b_15_s2.AREG=1'b1;
defparam w_gain_b_15_s2.ASIGN_REG=1'b0;
defparam w_gain_b_15_s2.BREG=1'b0;
defparam w_gain_b_15_s2.BSIGN_REG=1'b0;
defparam w_gain_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_gain_b_15_s2.OUT_REG=1'b1;
defparam w_gain_b_15_s2.PIPE_REG=1'b0;
defparam w_gain_b_15_s2.SOA_REG=1'b0;
  ALU n48_s (
    .SUM(n48_1),
    .COUT(n48_2),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n48_s.ALU_MODE=0;
  ALU n47_s (
    .SUM(n47_1),
    .COUT(n47_2),
    .I0(ff_x_position_r[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n48_2) 
);
defparam n47_s.ALU_MODE=0;
  ALU n46_s (
    .SUM(n46_1),
    .COUT(n46_2),
    .I0(ff_x_position_r[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n47_2) 
);
defparam n46_s.ALU_MODE=0;
  ALU n45_s (
    .SUM(n45_1),
    .COUT(n45_2),
    .I0(ff_x_position_r[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n46_2) 
);
defparam n45_s.ALU_MODE=0;
  ALU n44_s (
    .SUM(n44_1),
    .COUT(n44_2),
    .I0(ff_x_position_r[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n45_2) 
);
defparam n44_s.ALU_MODE=0;
  ALU n43_s (
    .SUM(n43_1),
    .COUT(n43_2),
    .I0(ff_x_position_r[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n44_2) 
);
defparam n43_s.ALU_MODE=0;
  ALU n42_s (
    .SUM(n42_1),
    .COUT(n42_2),
    .I0(ff_x_position_r[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n43_2) 
);
defparam n42_s.ALU_MODE=0;
  ALU n41_s (
    .SUM(n41_1),
    .COUT(n41_2),
    .I0(ff_x_position_r[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n42_2) 
);
defparam n41_s.ALU_MODE=0;
  ALU n40_s (
    .SUM(n40_1),
    .COUT(n40_0_COUT),
    .I0(ff_x_position_r[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n41_2) 
);
defparam n40_s.ALU_MODE=0;
  ALU w_odd_gain_0_s (
    .SUM(w_odd_gain_0_2),
    .COUT(w_odd_gain_0_3),
    .I0(w_video_r[0]),
    .I1(w_video_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_odd_gain_0_s.ALU_MODE=0;
  ALU w_odd_gain_1_s (
    .SUM(w_odd_gain_1_2),
    .COUT(w_odd_gain_1_3),
    .I0(w_video_r[1]),
    .I1(w_video_g[1]),
    .I3(GND),
    .CIN(w_odd_gain_0_3) 
);
defparam w_odd_gain_1_s.ALU_MODE=0;
  ALU w_odd_gain_2_s (
    .SUM(w_odd_gain_2_2),
    .COUT(w_odd_gain_2_3),
    .I0(w_video_r[2]),
    .I1(w_video_g[2]),
    .I3(GND),
    .CIN(w_odd_gain_1_3) 
);
defparam w_odd_gain_2_s.ALU_MODE=0;
  ALU w_odd_gain_3_s (
    .SUM(w_odd_gain_3_2),
    .COUT(w_odd_gain_3_3),
    .I0(w_video_r[3]),
    .I1(w_video_g[3]),
    .I3(GND),
    .CIN(w_odd_gain_2_3) 
);
defparam w_odd_gain_3_s.ALU_MODE=0;
  ALU w_odd_gain_4_s (
    .SUM(w_odd_gain_4_2),
    .COUT(w_odd_gain_4_3),
    .I0(w_video_r[4]),
    .I1(w_video_g[4]),
    .I3(GND),
    .CIN(w_odd_gain_3_3) 
);
defparam w_odd_gain_4_s.ALU_MODE=0;
  ALU w_odd_gain_5_s (
    .SUM(w_odd_gain_5_2),
    .COUT(w_odd_gain_5_3),
    .I0(w_video_r[5]),
    .I1(w_video_g[5]),
    .I3(GND),
    .CIN(w_odd_gain_4_3) 
);
defparam w_odd_gain_5_s.ALU_MODE=0;
  ALU w_odd_gain_6_s (
    .SUM(w_odd_gain_6_2),
    .COUT(w_odd_gain_6_3),
    .I0(w_video_r[6]),
    .I1(w_video_g[6]),
    .I3(GND),
    .CIN(w_odd_gain_5_3) 
);
defparam w_odd_gain_6_s.ALU_MODE=0;
  ALU w_odd_gain_7_s (
    .SUM(w_odd_gain_7_2),
    .COUT(w_odd_gain_8_6),
    .I0(w_video_r[7]),
    .I1(w_video_g[7]),
    .I3(GND),
    .CIN(w_odd_gain_6_3) 
);
defparam w_odd_gain_7_s.ALU_MODE=0;
  ALU w_odd_gain_0_s0 (
    .SUM(w_odd_gain[0]),
    .COUT(w_odd_gain_0_5),
    .I0(w_odd_gain_0_2),
    .I1(w_video_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_odd_gain_0_s0.ALU_MODE=0;
  ALU w_odd_gain_1_s0 (
    .SUM(w_odd_gain[1]),
    .COUT(w_odd_gain_1_5),
    .I0(w_odd_gain_1_2),
    .I1(w_video_b[1]),
    .I3(GND),
    .CIN(w_odd_gain_0_5) 
);
defparam w_odd_gain_1_s0.ALU_MODE=0;
  ALU w_odd_gain_2_s0 (
    .SUM(w_odd_gain[2]),
    .COUT(w_odd_gain_2_5),
    .I0(w_odd_gain_2_2),
    .I1(w_video_b[2]),
    .I3(GND),
    .CIN(w_odd_gain_1_5) 
);
defparam w_odd_gain_2_s0.ALU_MODE=0;
  ALU w_odd_gain_3_s0 (
    .SUM(w_odd_gain[3]),
    .COUT(w_odd_gain_3_5),
    .I0(w_odd_gain_3_2),
    .I1(w_video_b[3]),
    .I3(GND),
    .CIN(w_odd_gain_2_5) 
);
defparam w_odd_gain_3_s0.ALU_MODE=0;
  ALU w_odd_gain_4_s0 (
    .SUM(w_odd_gain[4]),
    .COUT(w_odd_gain_4_5),
    .I0(w_odd_gain_4_2),
    .I1(w_video_b[4]),
    .I3(GND),
    .CIN(w_odd_gain_3_5) 
);
defparam w_odd_gain_4_s0.ALU_MODE=0;
  ALU w_odd_gain_5_s0 (
    .SUM(w_odd_gain[5]),
    .COUT(w_odd_gain_5_5),
    .I0(w_odd_gain_5_2),
    .I1(w_video_b[5]),
    .I3(GND),
    .CIN(w_odd_gain_4_5) 
);
defparam w_odd_gain_5_s0.ALU_MODE=0;
  ALU w_odd_gain_6_s0 (
    .SUM(w_odd_gain[6]),
    .COUT(w_odd_gain_6_5),
    .I0(w_odd_gain_6_2),
    .I1(w_video_b[6]),
    .I3(GND),
    .CIN(w_odd_gain_5_5) 
);
defparam w_odd_gain_6_s0.ALU_MODE=0;
  ALU w_odd_gain_7_s0 (
    .SUM(w_odd_gain[7]),
    .COUT(w_odd_gain_7_5),
    .I0(w_odd_gain_7_2),
    .I1(w_video_b[7]),
    .I3(GND),
    .CIN(w_odd_gain_6_5) 
);
defparam w_odd_gain_7_s0.ALU_MODE=0;
  ALU w_odd_gain_8_s0 (
    .SUM(w_odd_gain[8]),
    .COUT(w_odd_gain[9]),
    .I0(w_odd_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_odd_gain_7_5) 
);
defparam w_odd_gain_8_s0.ALU_MODE=0;
  ALU w_normalized_numerator_8_s (
    .SUM(w_normalized_numerator[8]),
    .COUT(w_normalized_numerator_8_5),
    .I0(ff_numerator[5]),
    .I1(ff_numerator[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_normalized_numerator_8_s.ALU_MODE=0;
  ALU w_normalized_numerator_9_s (
    .SUM(w_normalized_numerator[9]),
    .COUT(w_normalized_numerator_9_5),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[4]),
    .I3(GND),
    .CIN(w_normalized_numerator_8_5) 
);
defparam w_normalized_numerator_9_s.ALU_MODE=0;
  ALU w_normalized_numerator_10_s (
    .SUM(w_normalized_numerator[10]),
    .COUT(w_normalized_numerator_10_5),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[5]),
    .I3(GND),
    .CIN(w_normalized_numerator_9_5) 
);
defparam w_normalized_numerator_10_s.ALU_MODE=0;
  ALU w_normalized_numerator_11_s (
    .SUM(w_normalized_numerator[11]),
    .COUT(w_normalized_numerator_11_5),
    .I0(GND),
    .I1(ff_numerator[6]),
    .I3(GND),
    .CIN(w_normalized_numerator_10_5) 
);
defparam w_normalized_numerator_11_s.ALU_MODE=0;
  ALU w_normalized_numerator_12_s (
    .SUM(w_normalized_numerator[12]),
    .COUT(w_normalized_numerator[13]),
    .I0(GND),
    .I1(ff_numerator[7]),
    .I3(GND),
    .CIN(w_normalized_numerator_11_5) 
);
defparam w_normalized_numerator_12_s.ALU_MODE=0;
  INV w_gain2_7_s3 (
    .O(w_gain2_7_7),
    .I(w_vdp_vcounter[0]) 
);
  INV ff_hold0_s3 (
    .O(ff_hold0_7),
    .I(ff_active) 
);
  INV ff_tap0_r_5_s3 (
    .O(ff_tap0_r_5_7),
    .I(ff_hold4) 
);
  INV w_sub_numerator_3_s6 (
    .O(w_sub_numerator_3_12),
    .I(ff_numerator[3]) 
);
  INV ff_coeff1_0_s14 (
    .O(ff_coeff1_0_26),
    .I(ff_coeff1_0_5) 
);
  INV n49_s2 (
    .O(n49_6),
    .I(ff_x_position_r[0]) 
);
  video_double_buffer u_double_buffer (
    .w_we_buf(w_we_buf),
    .w_video_clk(w_video_clk),
    .p_vdp_r_5_4(p_vdp_r_5_4),
    .ff_active(ff_active),
    .w_vdp_enable(w_vdp_enable),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .n93_6(n93_6),
    .w_pixel_r(w_pixel_r[5:0]),
    .w_pixel_g(w_pixel_g[5:0]),
    .w_pixel_b(w_pixel_b[5:0])
);
  video_out_bilinear u_bilinear_r (
    .w_video_clk(w_video_clk),
    .ff_tap1_r(ff_tap1_r[5:0]),
    .ff_coeff3(ff_coeff3[4:0]),
    .ff_tap0_r(ff_tap0_r[5:0]),
    .w_video_r(w_video_r[7:0])
);
  video_out_bilinear_0 u_bilinear_g (
    .w_video_clk(w_video_clk),
    .ff_tap1_g(ff_tap1_g[5:0]),
    .ff_coeff3(ff_coeff3[4:0]),
    .ff_tap0_g(ff_tap0_g[5:0]),
    .w_video_g(w_video_g[7:0])
);
  video_out_bilinear_1 u_bilinear_b (
    .w_video_clk(w_video_clk),
    .ff_tap1_b(ff_tap1_b[5:0]),
    .ff_coeff3(ff_coeff3[4:0]),
    .ff_tap0_b(ff_tap0_b[5:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_hmag */
module video_out (
  w_video_clk,
  n36_6,
  slot_reset_n_d,
  p_vdp_r_5_4,
  w_vdp_enable,
  w_vdp_hcounter,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  w_video_hs,
  w_video_de,
  w_video_vs,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input w_video_clk;
input n36_6;
input slot_reset_n_d;
input p_vdp_r_5_4;
input w_vdp_enable;
input [10:1] w_vdp_hcounter;
input [1:0] w_vdp_vcounter;
input [5:0] w_video_r_vdp;
input [5:0] w_video_g_vdp;
input [5:0] w_video_b_vdp;
output w_video_hs;
output w_video_de;
output w_video_vs;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_h_back_porch_end;
wire w_h_line_end;
wire w_v_back_porch_end;
wire n723_3;
wire n274_4;
wire ff_h_sync_6;
wire ff_v_active_6;
wire n138_7;
wire n137_7;
wire n136_7;
wire n135_7;
wire n134_7;
wire n133_7;
wire n132_7;
wire n131_7;
wire n130_7;
wire w_h_back_porch_end_10;
wire w_h_back_porch_end_11;
wire w_h_line_end_11;
wire w_h_line_end_12;
wire w_v_back_porch_end_5;
wire n274_5;
wire n274_6;
wire ff_h_sync_7;
wire ff_v_sync_6;
wire n137_8;
wire n136_8;
wire n135_8;
wire n132_8;
wire n130_8;
wire w_h_back_porch_end_12;
wire w_v_back_porch_end_6;
wire ff_h_sync_8;
wire ff_v_sync_7;
wire ff_v_sync_8;
wire n137_9;
wire w_v_back_porch_end_7;
wire n107_9;
wire n203_14;
wire ff_h_active;
wire ff_v_active;
wire n70_1;
wire n70_2;
wire n69_1;
wire n69_2;
wire n68_1;
wire n68_2;
wire n67_1;
wire n67_2;
wire n66_1;
wire n66_2;
wire n65_1;
wire n65_2;
wire n64_1;
wire n64_2;
wire n63_1;
wire n63_2;
wire n62_1;
wire n62_2;
wire n61_1;
wire n61_0_COUT;
wire n139_9;
wire n71_6;
wire [10:0] ff_h_cnt;
wire [9:0] ff_v_cnt;
wire [7:0] w_data_r_out;
wire [7:0] w_data_g_out;
wire [7:0] w_data_b_out;
wire VCC;
wire GND;
  LUT4 w_h_back_porch_end_s6 (
    .F(w_h_back_porch_end),
    .I0(ff_h_cnt[0]),
    .I1(ff_h_cnt[1]),
    .I2(w_h_back_porch_end_10),
    .I3(w_h_back_porch_end_11) 
);
defparam w_h_back_porch_end_s6.INIT=16'h4000;
  LUT4 w_h_line_end_s7 (
    .F(w_h_line_end),
    .I0(w_h_line_end_11),
    .I1(ff_h_cnt[0]),
    .I2(w_h_back_porch_end_11),
    .I3(w_h_line_end_12) 
);
defparam w_h_line_end_s7.INIT=16'h8000;
  LUT3 w_v_back_porch_end_s1 (
    .F(w_v_back_porch_end),
    .I0(ff_v_cnt[9]),
    .I1(ff_v_cnt[5]),
    .I2(w_v_back_porch_end_5) 
);
defparam w_v_back_porch_end_s1.INIT=8'h40;
  LUT2 n263_s1 (
    .F(n723_3),
    .I0(w_h_line_end),
    .I1(slot_reset_n_d) 
);
defparam n263_s1.INIT=4'hB;
  LUT4 n274_s1 (
    .F(n274_4),
    .I0(n274_5),
    .I1(w_h_back_porch_end_11),
    .I2(n274_6),
    .I3(slot_reset_n_d) 
);
defparam n274_s1.INIT=16'h80FF;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_active),
    .I1(ff_v_active) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT4 ff_h_sync_s3 (
    .F(ff_h_sync_6),
    .I0(ff_h_cnt[0]),
    .I1(ff_h_cnt[1]),
    .I2(ff_h_sync_7),
    .I3(w_h_line_end) 
);
defparam ff_h_sync_s3.INIT=16'hFF80;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_6),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[9]),
    .I2(w_h_line_end),
    .I3(w_v_back_porch_end_5) 
);
defparam ff_v_active_s2.INIT=16'h6000;
  LUT2 n138_s2 (
    .F(n138_7),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]) 
);
defparam n138_s2.INIT=4'h6;
  LUT4 n137_s2 (
    .F(n137_7),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]),
    .I2(n137_8),
    .I3(ff_v_cnt[2]) 
);
defparam n137_s2.INIT=16'h0708;
  LUT3 n136_s2 (
    .F(n136_7),
    .I0(n137_8),
    .I1(n136_8),
    .I2(ff_v_cnt[3]) 
);
defparam n136_s2.INIT=8'h14;
  LUT2 n135_s2 (
    .F(n135_7),
    .I0(ff_v_cnt[4]),
    .I1(n135_8) 
);
defparam n135_s2.INIT=4'h6;
  LUT3 n134_s2 (
    .F(n134_7),
    .I0(ff_v_cnt[4]),
    .I1(n135_8),
    .I2(ff_v_cnt[5]) 
);
defparam n134_s2.INIT=8'h78;
  LUT4 n133_s2 (
    .F(n133_7),
    .I0(ff_v_cnt[4]),
    .I1(ff_v_cnt[5]),
    .I2(n135_8),
    .I3(ff_v_cnt[6]) 
);
defparam n133_s2.INIT=16'h7F80;
  LUT2 n132_s2 (
    .F(n132_7),
    .I0(ff_v_cnt[7]),
    .I1(n132_8) 
);
defparam n132_s2.INIT=4'h6;
  LUT3 n131_s2 (
    .F(n131_7),
    .I0(ff_v_cnt[7]),
    .I1(n132_8),
    .I2(ff_v_cnt[8]) 
);
defparam n131_s2.INIT=8'h78;
  LUT3 n130_s2 (
    .F(n130_7),
    .I0(n137_8),
    .I1(n130_8),
    .I2(ff_v_cnt[9]) 
);
defparam n130_s2.INIT=8'h14;
  LUT3 w_h_back_porch_end_s7 (
    .F(w_h_back_porch_end_10),
    .I0(ff_h_cnt[5]),
    .I1(ff_h_cnt[6]),
    .I2(w_h_back_porch_end_12) 
);
defparam w_h_back_porch_end_s7.INIT=8'h80;
  LUT3 w_h_back_porch_end_s8 (
    .F(w_h_back_porch_end_11),
    .I0(ff_h_cnt[3]),
    .I1(ff_h_cnt[2]),
    .I2(ff_h_cnt[4]) 
);
defparam w_h_back_porch_end_s8.INIT=8'h40;
  LUT3 w_h_line_end_s8 (
    .F(w_h_line_end_11),
    .I0(ff_h_cnt[9]),
    .I1(ff_h_cnt[1]),
    .I2(ff_h_cnt[10]) 
);
defparam w_h_line_end_s8.INIT=8'h40;
  LUT4 w_h_line_end_s9 (
    .F(w_h_line_end_12),
    .I0(ff_h_cnt[5]),
    .I1(ff_h_cnt[7]),
    .I2(ff_h_cnt[6]),
    .I3(ff_h_cnt[8]) 
);
defparam w_h_line_end_s9.INIT=16'h1000;
  LUT4 w_v_back_porch_end_s2 (
    .F(w_v_back_porch_end_5),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]),
    .I2(ff_v_cnt[2]),
    .I3(w_v_back_porch_end_6) 
);
defparam w_v_back_porch_end_s2.INIT=16'h0100;
  LUT4 n274_s2 (
    .F(n274_5),
    .I0(ff_h_cnt[0]),
    .I1(ff_h_cnt[5]),
    .I2(ff_h_cnt[6]),
    .I3(ff_h_cnt[1]) 
);
defparam n274_s2.INIT=16'h0100;
  LUT4 n274_s3 (
    .F(n274_6),
    .I0(ff_h_cnt[8]),
    .I1(ff_h_cnt[9]),
    .I2(ff_h_cnt[7]),
    .I3(ff_h_cnt[10]) 
);
defparam n274_s3.INIT=16'h1000;
  LUT3 ff_h_sync_s4 (
    .F(ff_h_sync_7),
    .I0(ff_h_cnt[2]),
    .I1(w_h_back_porch_end_12),
    .I2(ff_h_sync_8) 
);
defparam ff_h_sync_s4.INIT=8'h40;
  LUT4 ff_v_sync_s3 (
    .F(ff_v_sync_6),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_sync_7),
    .I2(ff_v_sync_8),
    .I3(ff_v_cnt[0]) 
);
defparam ff_v_sync_s3.INIT=16'h1000;
  LUT4 n137_s3 (
    .F(n137_8),
    .I0(n137_9),
    .I1(ff_v_cnt[0]),
    .I2(ff_v_cnt[1]),
    .I3(w_v_back_porch_end_6) 
);
defparam n137_s3.INIT=16'h8000;
  LUT3 n136_s3 (
    .F(n136_8),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]),
    .I2(ff_v_cnt[2]) 
);
defparam n136_s3.INIT=8'h80;
  LUT4 n135_s3 (
    .F(n135_8),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]),
    .I2(ff_v_cnt[2]),
    .I3(ff_v_cnt[3]) 
);
defparam n135_s3.INIT=16'h8000;
  LUT4 n132_s3 (
    .F(n132_8),
    .I0(ff_v_cnt[4]),
    .I1(ff_v_cnt[5]),
    .I2(ff_v_cnt[6]),
    .I3(n135_8) 
);
defparam n132_s3.INIT=16'h8000;
  LUT3 n130_s3 (
    .F(n130_8),
    .I0(ff_v_cnt[7]),
    .I1(ff_v_cnt[8]),
    .I2(n132_8) 
);
defparam n130_s3.INIT=8'h80;
  LUT4 w_h_back_porch_end_s9 (
    .F(w_h_back_porch_end_12),
    .I0(ff_h_cnt[7]),
    .I1(ff_h_cnt[9]),
    .I2(ff_h_cnt[10]),
    .I3(ff_h_cnt[8]) 
);
defparam w_h_back_porch_end_s9.INIT=16'h0100;
  LUT4 w_v_back_porch_end_s3 (
    .F(w_v_back_porch_end_6),
    .I0(ff_v_cnt[4]),
    .I1(ff_v_cnt[6]),
    .I2(w_v_back_porch_end_7),
    .I3(ff_v_cnt[3]) 
);
defparam w_v_back_porch_end_s3.INIT=16'h1000;
  LUT4 ff_h_sync_s5 (
    .F(ff_h_sync_8),
    .I0(ff_h_cnt[5]),
    .I1(ff_h_cnt[6]),
    .I2(ff_h_cnt[3]),
    .I3(ff_h_cnt[4]) 
);
defparam ff_h_sync_s5.INIT=16'h1000;
  LUT4 ff_v_sync_s4 (
    .F(ff_v_sync_7),
    .I0(ff_v_cnt[1]),
    .I1(ff_v_cnt[4]),
    .I2(ff_v_cnt[3]),
    .I3(ff_v_cnt[2]) 
);
defparam ff_v_sync_s4.INIT=16'hEFF7;
  LUT4 ff_v_sync_s5 (
    .F(ff_v_sync_8),
    .I0(ff_v_cnt[6]),
    .I1(ff_v_cnt[7]),
    .I2(ff_v_cnt[8]),
    .I3(ff_v_cnt[9]) 
);
defparam ff_v_sync_s5.INIT=16'h0001;
  LUT3 n137_s4 (
    .F(n137_9),
    .I0(ff_v_cnt[2]),
    .I1(ff_v_cnt[5]),
    .I2(ff_v_cnt[9]) 
);
defparam n137_s4.INIT=8'h10;
  LUT2 w_v_back_porch_end_s4 (
    .F(w_v_back_porch_end_7),
    .I0(ff_v_cnt[7]),
    .I1(ff_v_cnt[8]) 
);
defparam w_v_back_porch_end_s4.INIT=4'h1;
  LUT4 n107_s3 (
    .F(n107_9),
    .I0(w_h_line_end_11),
    .I1(ff_h_cnt[0]),
    .I2(w_h_back_porch_end_11),
    .I3(w_h_line_end_12) 
);
defparam n107_s3.INIT=16'h7FFF;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(w_data_r_out[7]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(w_data_r_out[6]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(w_data_r_out[5]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(w_data_r_out[4]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(w_data_r_out[3]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(w_data_r_out[2]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(w_data_r_out[1]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(w_data_r_out[0]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(w_data_g_out[7]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(w_data_g_out[6]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(w_data_g_out[5]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(w_data_g_out[4]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(w_data_g_out[3]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(w_data_g_out[2]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(w_data_g_out[1]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(w_data_g_out[0]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(w_data_b_out[7]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(w_data_b_out[6]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(w_data_b_out[5]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(w_data_b_out[4]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(w_data_b_out[3]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(w_data_b_out[2]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(w_data_b_out[1]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(w_data_b_out[0]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  LUT4 n203_s6 (
    .F(n203_14),
    .I0(w_video_vs),
    .I1(ff_v_cnt[1]),
    .I2(ff_v_sync_6),
    .I3(w_h_line_end) 
);
defparam n203_s6.INIT=16'hCAAA;
  DFFR ff_h_cnt_9_s0 (
    .Q(ff_h_cnt[9]),
    .D(n62_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_8_s0 (
    .Q(ff_h_cnt[8]),
    .D(n63_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_7_s0 (
    .Q(ff_h_cnt[7]),
    .D(n64_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_6_s0 (
    .Q(ff_h_cnt[6]),
    .D(n65_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_5_s0 (
    .Q(ff_h_cnt[5]),
    .D(n66_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_4_s0 (
    .Q(ff_h_cnt[4]),
    .D(n67_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_3_s0 (
    .Q(ff_h_cnt[3]),
    .D(n68_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_2_s0 (
    .Q(ff_h_cnt[2]),
    .D(n69_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_1_s0 (
    .Q(ff_h_cnt[1]),
    .D(n70_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_0_s0 (
    .Q(ff_h_cnt[0]),
    .D(n71_6),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFRE ff_h_active_s0 (
    .Q(ff_h_active),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(w_h_back_porch_end),
    .RESET(n274_4) 
);
  DFFRE ff_v_cnt_9_s0 (
    .Q(ff_v_cnt[9]),
    .D(n130_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_8_s0 (
    .Q(ff_v_cnt[8]),
    .D(n131_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_7_s0 (
    .Q(ff_v_cnt[7]),
    .D(n132_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_6_s0 (
    .Q(ff_v_cnt[6]),
    .D(n133_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_5_s0 (
    .Q(ff_v_cnt[5]),
    .D(n134_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_4_s0 (
    .Q(ff_v_cnt[4]),
    .D(n135_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_3_s0 (
    .Q(ff_v_cnt[3]),
    .D(n136_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_2_s0 (
    .Q(ff_v_cnt[2]),
    .D(n137_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_1_s0 (
    .Q(ff_v_cnt[1]),
    .D(n138_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_0_s0 (
    .Q(ff_v_cnt[0]),
    .D(n139_9),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_active_s0 (
    .Q(ff_v_active),
    .D(w_v_back_porch_end),
    .CLK(w_video_clk),
    .CE(ff_v_active_6),
    .RESET(n36_6) 
);
  DFFR ff_h_cnt_10_s0 (
    .Q(ff_h_cnt[10]),
    .D(n61_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFSE ff_h_sync_s1 (
    .Q(w_video_hs),
    .D(n107_9),
    .CLK(w_video_clk),
    .CE(ff_h_sync_6),
    .SET(n36_6) 
);
defparam ff_h_sync_s1.INIT=1'b1;
  DFFR ff_v_sync_s6 (
    .Q(w_video_vs),
    .D(n203_14),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_v_sync_s6.INIT=1'b0;
  ALU n70_s (
    .SUM(n70_1),
    .COUT(n70_2),
    .I0(ff_h_cnt[1]),
    .I1(ff_h_cnt[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n70_s.ALU_MODE=0;
  ALU n69_s (
    .SUM(n69_1),
    .COUT(n69_2),
    .I0(ff_h_cnt[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n70_2) 
);
defparam n69_s.ALU_MODE=0;
  ALU n68_s (
    .SUM(n68_1),
    .COUT(n68_2),
    .I0(ff_h_cnt[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n69_2) 
);
defparam n68_s.ALU_MODE=0;
  ALU n67_s (
    .SUM(n67_1),
    .COUT(n67_2),
    .I0(ff_h_cnt[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n68_2) 
);
defparam n67_s.ALU_MODE=0;
  ALU n66_s (
    .SUM(n66_1),
    .COUT(n66_2),
    .I0(ff_h_cnt[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n67_2) 
);
defparam n66_s.ALU_MODE=0;
  ALU n65_s (
    .SUM(n65_1),
    .COUT(n65_2),
    .I0(ff_h_cnt[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n66_2) 
);
defparam n65_s.ALU_MODE=0;
  ALU n64_s (
    .SUM(n64_1),
    .COUT(n64_2),
    .I0(ff_h_cnt[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n65_2) 
);
defparam n64_s.ALU_MODE=0;
  ALU n63_s (
    .SUM(n63_1),
    .COUT(n63_2),
    .I0(ff_h_cnt[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n64_2) 
);
defparam n63_s.ALU_MODE=0;
  ALU n62_s (
    .SUM(n62_1),
    .COUT(n62_2),
    .I0(ff_h_cnt[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n63_2) 
);
defparam n62_s.ALU_MODE=0;
  ALU n61_s (
    .SUM(n61_1),
    .COUT(n61_0_COUT),
    .I0(ff_h_cnt[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n62_2) 
);
defparam n61_s.ALU_MODE=0;
  INV n139_s4 (
    .O(n139_9),
    .I(ff_v_cnt[0]) 
);
  INV n71_s2 (
    .O(n71_6),
    .I(ff_h_cnt[0]) 
);
  video_out_hmag u_hmag (
    .w_video_clk(w_video_clk),
    .n723_3(n723_3),
    .n36_6(n36_6),
    .slot_reset_n_d(slot_reset_n_d),
    .w_h_back_porch_end_10(w_h_back_porch_end_10),
    .p_vdp_r_5_4(p_vdp_r_5_4),
    .w_vdp_enable(w_vdp_enable),
    .ff_h_cnt(ff_h_cnt[4:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_vdp_vcounter(w_vdp_vcounter[1:0]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .w_data_r_out(w_data_r_out[7:0]),
    .w_data_g_out(w_data_g_out[7:0]),
    .w_data_b_out(w_data_b_out[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
eGhTOO3U6pkg1UPhPGMbZUDE4ztE8SmEodAAffyoWEWknFQVN7X5hm2v/BRvOWjdLpGnyxBQTmlS
c6qLcrMH9sC5Tpwye0thrqioY/KBRxsNvz3OAJmxrx2DJLQk68kGBDzIIp3rwcj4ZfOK8yNEsm+c
p7auC2Di6UKLEoHRxrENsXFOpLlnuxPDlUFzxYJXUR3wtEYaqtZ/qhxg6fbc5MtKmPsBZkLgE62B
dyQbAJgxlmW/ZZIr5rHZXmgwYutQuyiDBvK9fHGeWunagPAqWPBAcWtU5QyVWqEjh5+i1CkAiXJM
SHE6Uo6xJ7M2r2wtHKhHfgD1If59kXzyT3ESDg==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59648)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
+H6bZB1jLSqU6hofxWW+Omyhxr0TJxi3QBwhi/k5myFeR5zlLDmuG5fe4EQBm/GP+MpvSDLly3ie
9vu/o9QnPc+12Jj8K2OLDsDcEwSIeybxpbwZN7fdqJRurx9lRgSxqBb1GdzkmXXUbae6Q55vMfyT
UY1qSAFDekQmUjbaPF+xwVzmnf7mAYJoLh7+CiPKl0oWj24Z8ODO2ijMhODKblbnhFxEpplfs4hV
oQjBml9+Ka97RITNCIqYvJ/GOFZ4C5iDq3igzR4iSaqTsOZ8Hu5mk+twscll8wlXL1mE38buR/WS
0CLfJdSkYH0BBDt5MGDMctZrT0hSk1FLl4T6sdGNTK6FAY5u/WbDxWxeMOcUIh8P+nZNK+HY2p4H
TcF1W3AVztOxuU3Ln1+hi7cVKqX2X9rybWUhJ79SFSe8By0ge6u16BNiWi2Vp2OyGXACSJgSzFYu
gxTJEj9YGnpqMkCPjrLkmIi+MZwc/CNsno8evEPPP5fU68ebOZYTVJUIabAgLvfLge0J8Je/v1hH
Qcjlc1MSrJhy9xbINWsaoaIzKR83SWKLCMBvvcLapqOOnTSwnMcF2n+9b4nkdES0cKklHJjv11SW
OhfgOejpRHmXBbovzlQo7o3jo8KIQfPlHi8guCpkl2yMmwUSbYGxgc+uTy04hYFuaQ9v8j+t/cku
Z1hzhMxEBJuzT7KVtHytvH18Pzmh7h8f2XaTo2BWNLyGMbnZ5+Fqxa4oQvhiwih3FFzV2iIRGNCZ
/cNE+jklZ5obyiQDsBnRnC0IiC1TuucU5J3y+p83oX8Pa0OfuhyzFlKoKFIXICCkT9apqX02K9PD
jPLpjxMsLEUTKSL8AAtw1hR9Vf5064xm32DV9lTveV3BemvSoF1biqVqZovYDdi5bY4iLgy8H/HS
HF/JVq6IO5ChiaMuWKz7iX3QnuBgg1/aIxr718ViD8CCDVmRHOxbJ602AGK579PSoxafvp9mn4ZC
0OBlPXw1FcrfV+AaaFASDcQ8XoFpO58za5FfQLu17geEVU5BQdvxBpqu/PH2D5xeJXbmmmu9HvoN
oGyLCi54YruaRLMvvdhr33K5YW9sBE0iBspdhUqan+Gd6pxj4tTy429qW5Rk5Lu5H9JL4rFJNaPD
LE2SVYjS+RbXeYUBC4pnPNeL4BP6mPCY3Z316A96E1YfZnyuhdDG/R2AnQcfWLhiL3vm+PV+BYmu
BaniWv+k8zklFm/x3Ky+7lf9TeTMnlcFp6nrxDkftP1nthjeSMpsXzzrHh2InNxdrH3ejdJw2Tze
ykhbESMKXjB2hkh0f03H5Zr+SjJtovwXjiesXTYPXK9/YpWkExwzGzyUb/sBHvugcuBfIdhy5UzB
NZO+7U1c/Ot8h0tD+DcDtMzyqKtefiByj691CTpElGtX3B8elPG+OvxoJtUxxK7j6I9cshwU2NL/
47d6WBJ8ENfl1QXsecDIlrJF1PcItDRTvS199gTXSbd5A0m94r80xcPGd/gePjEw4O0JWeqUzRbA
amR7DebvLwrgA2E/Gk0Mo81FRfROvcWHsb2j2XY8aq8ag2N3IpTsyKLLnLle8PPH4BMVkOEoHCyr
ZKjAuwArxY1z+934PAoAJqoS559dIUygbtynUeFvGlF6CqRKBJrZr3xdfBJyWyfqARtoZ9tLJJjA
6utVH+ARS30C5oh8nq45BusNAVPwJnfKg55dq6rW6FxMmIYF8gNla37CiF8uSVfzJwp/lojm3k7m
nmMLVj4EdJP/vgaCXeeTel6FQql1++QTP0pad6XlbyS9P9rxgfroiJNE/+ecgGF1eOlBf4y8ciDQ
KnAHm5riDUmh8LvAnRF59RmclfXeFMQSH62dS0qlcF10FAFtYZhGDH05ghBEWyFmsJSMKfShRZNu
n2BEJXICTAavS4JgSh7ZhX1HyJyRVyQHYLQ+Ef1b9a7OHSpLuraYv9oLLDJlcYin+GUlMeE1gDy1
fdgkxuV1e1My/a5pXif7kheq8MOeDFWQwBCdrbFJSYz04sgh/VeYUB8D/pfppsDY/PQSmEvNMdEc
yIPBwBnpZrs9/P00vwssK65x3LvPTUXFpR1IwAqAgvQrG+epi5PWps0tzyIK1IxZDYTypazAlrqm
n8Cc7JfjMJuhFx3VuYSUUZEoKSl9smxDZpSglizvzQg279ZzBDbkl4KX/NDN/qqIoifOvxqJWe/r
5uRl4hKZJoG3xj+6SiQ1MzonBjPLCS2NhluyeSy8Z/o7dBzSBxTw9lutAPTUID2nvIh/BnUqyLLy
NTTz64UOFjJOK2b21qitg1KQo+AxdGnQRUj//xwJIof/XKThK9JvTNUDPZIifR+xT3cZ4ADDqQXR
f/nqrdius54+0n3sc8A+CDbjaRcDlikUn83g0/Dto28jbPsTulBbcpMa92aT2herdsZHZPHEnOfI
hurYjCYBlEYwyyeCMINaurntpeH4iviO3vaePe+Edelp/WQh9/NK/c+gL7f3IwcJ6azyxcdLvhql
Csdwr5nFTKpdmXuXwXOrQ9acvaCnyc6dxsVaL0k058uFhL3sPbPdpl8GtGFOU/9oziHgDUks96ZP
gbtYzZ5D5bidliRjbFYLjdvLoo1SCstaY9rAQINwrwvUDnW6ow+kdB2bYSP/OELN8GdRBvCRxLE0
bjv2WlXueqwbBhvH+0cf07z6tfHTUmlbeTho+cxzCvlMq/gpKHidPpzUua1g49/7AJhH9cWApO2+
69Dy0wSQkZKRZeGnFb0DwZSndL6oHuknuKiuI9xpsdlZ8p0rd8lK75T2I7pyh6/2P7kF04ETuVhG
P0/W/kQV+3LDrzV7Eblivb4FkuGjnycIkn9V8IUpvtUW97tujT+vX1Ir5aek3X3lwrxmMFTGgukR
Y+AVzuZygHAAwkFpFKZblY0daC5HfGzfj3UCX2dN21Gfmg8tciQ+kvl0rS4Dz289g1UuqjfRb3sJ
QY0altLnzAf6wCpaVgB0Ie+fy2XUaHuXqXgtET9SmgAIduYiA1/K6T8rbIYVuRykHTsRPOkFGrAG
8+rNHkq3FZAcl2vgTthlTnYLhNw1EC1C6b2G2f97/q3X7BYOY9IbU/uvJsyNrvGYNyX1iHl2k60J
nLy2F3hRiuQ9PB2NjyxSZnuO44mmQUFnnwZkbUoOdYDa1kRREXx1obTxgM96Y7lSrKv+2zd8RrEz
fpPVzDmr/rsSXQQRGp6aFgYH3EdBsbsJfoZPeBRBwXVu/PSEdop1Yi2vQT05T3jb+yJ1S1OqYEg5
H6T36w0kT72IQcGsFyuEifiPh24XK/Edy1wvwmruDRuRkY99mrv/9mYFoe+qeCRTSEmb0E6sQeb4
mSNkCC+xydLg/ec/ri9dJdDYAm/hbYMCaHVnWj8hi6Uuk0rO1kDKAas2OhL24EZB/WN3ebtv42iq
02fD7+V/So8ZDWJrCQeNAW1dHmLi/V5X3jCbpUmxWcMhucnHtDHTTiqoptW2t3yQhTJfax9jA3X7
ybKXZBf06D/fS3RaSMjiKfbWm4v4RIxkP9jHPY+4RJa78vmhUsaIrDciJHxb+RFDhG41Xp0BhtSA
IFU/j+L20RDLa/tWEsuk8UfBirRl2w8Vu3uJnL2sgJaOc/9SzMkpSmW5YL5VCr2dcRoNORaVmDl3
hWRwSLrhCmiIzx3VUrwB3N7td66FOHz/3kMTiaAHudTb8a5hGYbj2T+NJ1xHDV4UAgmth86hYywS
ER6KEROvtcZVOGIL2sxYqVuFVS6ZiNymGkuCA0rxJ8pL1wN8HruszAazaQOSbgjSsfxyZsktuoYR
tDNIekpmWdTLx0Nxg7VmpgnI8i4YKvAsesVBA+xWp3Cxf1qYr7sNjIJlVjoIwCpjTdoHg4UHjrtI
zSVirU+e8y/oNE2OjJz7g3WAg4up3pjBlgtjuB9oXqIrFIiTBoJDO+6M7tELU1/kUdhV+MpI1tfl
GZg0dCg1eBX08AMgxdX5LXZRjyit1k0vY2ZHvWzVs4tpuS4hf1f0pmPk43x7nP/lXOMWZBUK4M+s
E7hzNY+E+pp7GH0blkdgzo22DQ6sYw23Fl3YFStquIcZEKt2qGwLPSteOV+FQuFA0CJf+be+vPDJ
/ByrEpZrFYTphzRLhoWqMAZ3dmeFgCYmrmyvDPE0pABv5We0FZySf5sAks7eA0UvopnQ3ZZCytKx
ey9h44+YFiZrbVY6HVifV0UQGLUqUe+DfHlBxbq31qX2+tm3G8VhY9/PvzqTw5xgLjFVojXsFl0m
6m2S6321Lp4mkMxWFlQjtOkmLE4kUwJYbPRJS7r+ShStF0yPERH1d684LIutQEcjOkNF2dfjgwuR
qOKosaxeMEUpLeIbRfbPGufm5Ua8oNHo3xCTRzmCGu4o4rpZ2qTTNqkAcLpCbclczOBYRMfpYykV
w9+39oCZP7oOGXax3OeQ4GERachr7fIWjJfpLBalh+d9sQleJuhD1T2soTFLOf8Wpgq5iCvwmDR3
BHOd2gA96lB5lhz3+XY9bvBz/p5njrOnmIgRRAGFPus8dayLs3T6RwenIHE2Y/2v/a/NK+p3+BRV
8/7378nn8tyKTPRPtyRuAlI7ERoZU1G/MuP6oDBg9uUMXZKu8FOouitmBQxqsWsTi4mBr81sbikA
pZna1E9c4bnVQCFmbImsVZCi2UI/nzEA7/ebNWECrlVBB16JKXMjqTJrZT1M4pbWcFvNm8HVu+xv
xq9leBcGxk7bSYEV5YlLJMpqqh7BqM5sMdg0h9l0g9LrhHUOZJGQFrSTLC12lAlfKkttW+IydvSq
V/2cVapEgxHsxYOkdcrtHhDkVIMEEv8UJswu3skl/6I0j3NADaVkuLdh+5nxBLZY5F89ucW19I6B
VT/2ohwcRX3ZlZQH2WOX4+aHHsIsw0CIT2s0B8aXD3q9yJLOiUFF0Qydaii/dD8HGcumR3aFcDuu
1lQ3quszxyDVtO5zgXs3XPvCz29DJ301o+mxZRR6H0A5Q/AkzFiqKZXx9fs2A/Hkx0/DYedfI5Uu
SJGE6hGPdrmz8kgE+7wu9q5vJvGLwXbCLwTZGCUHb30gNv68FFP5XkOPCh+hcmy6GRlv12JK1foz
LjBhiTbGsAXFMb56znuNT+mUKYfFXklQqkd6WBS9rn1Z6njlAdb42ExQF84GyKyKimq0ZAW3hMeT
ppawQa72g4pLnhGhhMC9yJdftVtpKibCEU6JfTKkCKjGlI7fLq+Y74Y4oMN5qrgb0CjuOuj76iuh
E5mRM81eMhqbEBzoC6TQijDMbow5sULVKMi4ikqKx75c+gQnHqTNub0q0Q3DJEU3FLc51+cwquUq
NIn+aku40TGmGue7jkzftA+0uNhEcT2FnaGrhAk8DHxx9TVggu6n3lJzoXZKxWzhiM4sPodkzYAN
hla+cdsGR2vgnwKoVaMom2vAXhhiA98f7KMpbXhfkpWf0GSDsafP66iwqILr0B5PrSjsR5YhsvtL
gT+q6dLpuYSmQqWdSicfCSM3phh1MXGcuAgnbhfk1Z9IiHAksSy5kWwMIjshqu3/pqBw1LI9iLV0
aJMrC4urW3KOEBveBzdmLeKsGF8wK0ekOHrYFrqEgHjE3CxphnJoyJ36Ik/MnT9qhujESHS2vm+T
gMbT2mGXrl8PBOMt6RQwXs6XVsJrpJPETei41+enrJbBfvoY5K2uIq0uYMOSjhZccym6dmx/v/Qo
B/ZjmRfkj1nPbC+lA6hi4S8hwXzU51gCkZtOp3QdAgPo3m3sZhBNWqirYkmfrtnCa+M0aK+DreHF
esQEGQwXWrnke8UVwo9Q7dsZm/PNWsSkAEFVmf5XbWZJ1HkMItmRfuv7+VWcBlgxivBLtNxPoBX0
oGWspjqzvWLOhsHgX3Ym6MoyKxLcsu7/QiuOjAjgzuiQEm8NuhZAwisQjx5ddZ7ZQWmjqS2eCcJ5
BcpohIujjmpD4/0uBG1eKo7MNHdJd0NdatgmLA2BFwGb1MfIAkd/BEb8smqiyoMDVL0ZO3JibkGd
Cgl63siCrXvCigvCatTrPEmLu0rNt/SScHU0KhafzoqjpKMt5TepX/cgxQjMOnAl1GqP8Zz/24w3
d1DVIU1odUcVuk2WGgVZhBgvru9RtqrE7C32T8Y6EMJRsKohUVF/CCg/b5fSgbwzvDAYzWPPorQV
PPBMAb+shbuYN8hr9K2YYNvfuGN3pQq59pGqGaIi8B1MH3a62Izfilek4BGtKKyvXa95KKrW4UpB
ohRT+mbgIYnUG69T3AksiEJ5LtxHtLsNN2XmTJN30GiWDirCdvw3YALjDrkQBSds7BoJpzDWhmu9
icwEBWqWh6EobvXwzt7rKcY0+UG/0JZdRQMWgkMM07XRECq06bmiMUJ7RX073mujmZNwFLfOvwE8
vMKRApO2WJjrHX6SLkS6+4crUHXn86yS4xyDG45PNqrpoXaykPSZqx7AmGCcoAmCOmlVUTcXHtWO
NN0Nd1nOUptUuj3MJIExDg1siz9/aZCiYWZmR6ddclc2wXgQXVP4biSkfFwGgmeuyrxTqZBh11n7
hkq4Akz223eN/xwoNIGbpzxpfxuAGuicMXLq11fKg69A6maDWnEr3W2tJZHLJEelkBSq4bZN7Xmp
0eXPvDPvDI7wQnKcJwNFJ4xSTRCLUvQBN/fHWiub2AuK9SqWzdbtJzqODpgaIsjO8e4Zz1eKd3Ff
S7NsUs3RWbg3tPuAVqu2magP+OGiJdMiaGpuMHSRhytVC6dsbCuYTPuwLtyIODxytBRUZIRtVkqc
TPMAveaqd2z5OHqQ82Br4yLOp/2o01iFwdSD8AKWlGqE0lEu89mG9YMJmqdS3K2F/AmFJ0Th0MG3
ZNn59dXJz3IL/TdNglj3uWkxg1d3YKXPDk23oJzr2Vwi4e+0kj3BClKnG4jtE0mTpwuKYnirdAk+
O0itpNIMmEJNtvNdYx6eqJcfnqS2YFVJwPBKES90tGLyAD6Rb23DkicnIWt0yUtJ+2HQ0DR+Qh5h
ArzzWpX/e9Q4USbwzR8ePj9MV4UplDe8ZBj8Rm2QzjYqieh/UK75hMI/CNC9l8L4sUGVWaMl6Muf
j+DRmadWo8JxSzDU+47VIdO3atmd3Cu/X2iZJ7Lq9qe0buFeSJJ9FSEY/V+zwawpQeR59PRe1C8N
Lsa8psYIlg8k0+AhmaBnLMEOuWqKTFa2rAPd9mzkv5sbFCEUnzbGHhZE59TLkJQyjv+oXzK+YTkv
FDpJPtH5WjRDeWUWw6d+tGIB9UwOcnNympU9A40VhTFm0xnYUSyNiZOP7OgVm1yzUXRswa0Ptqz6
lGy82L5liaXJwJSTE3yMiKIofp2d5U7I/jBoeuFfxR4R8i0Qcdn0o8+NbgFGga12bQc++i3FnYEE
qekBwkcdlf1NitgFtVm2ylDOfm26iZJ+IIYCdyxoK+4FltToNzQfajJQPwDEv6dPvi6FGHZn7kOe
r6OIJw/6dHwBCwVjgz6QjR97JnBYCMOdtbI8n1ispy2yvYvTymH3Z6037qmPPvoVNDe7jfjVs8Nl
ZngkxDMn2KDdwYgJx79hJt/HoXQ39gap+fY8f+KU3bbZFnnoT6oM9hoLbDbrk457vR+AkGOMn6nD
iW/v6tiF4wCAUHafa31zw6tweIyQE8Fh9XZ8v/Q8rWza8cTRP6+wtUxWdUtp+jKKJT88kRrRP4mQ
VL20etpor74XsuMzUH/6xo9hWpGCkM3PQuJ+ZtCQIY9K8prv8XEY4X62e3i6Y1HOIH4PGNJ/dAB0
cQDkKbNdrhM0Aza/UOAcwqOmp7iEZyg8T5maio29KqbDPxg5kvA+iQtb0yD5MHxpCd3lBAA6BH7h
u/YrynlZcMac8b2U1y/Hq9YYYK4gVbvU2osq3tHifWdw84ljjRH2mEBcnnKkhdLiSM7eqQgkNlZe
BzXP7uPAS0nGc1Mp+M0OLfZbyoYao/rCYosIkxnsXqzjOMvVNWSHWARcWNQYkgQ6L1+CN0R/vr+V
Z+pwv5Bcn3Abk7OEi9H5Ice4DZyzOfhoRWy/vyepDR+ISNUvEnVjnTt+tdRVYLpsXOOuI26tIhkF
p/gN9/OKBnsZoPu4gO9lHyRPUwvYItf7ru2QW54cJ5llsSx3dVKiW2NTyZW+QE8yDS0RaQ9pgpu1
SCdM23uqp7uCo0gD1uvEoPKZwzgtX9O0t5plplSPajCSP9CXa/6AUb1f82BZXGSHhPVxuBoax3oi
clRoHe1Viga/XM6J55B96WfpueyOboR+xNe+dG0CLaB9sCGD0En0/8wIF0BoPoKz03kHjIgXptkM
1Y1GoJPhGJgTOxKq7syZXINZgeAlrf+DIzq9gfTOz2WjrE/AK7aCJhMyR7QTQ+bwKXCP8sRwOVBG
TsThHoM2Uh+17JQTJBcAiu61LDT7/y8TrVbKjttcukuh5vtc6XtLx+UJNTe/sUIRezkvVMyonKGv
QMbk/1vuHLesbrdX9MuX6Jjz81n5dNoutBRem3dov9aMeiDAI0NsJ6AsVapzpNDymZA2jJnvWau8
Rwgwhal8+/h5VXNGIEEcPIGuBeoASpKSBnsfgfa1dqi2iAFHDXdTA0keVlrtNZGi1G8Tze7aaL9V
91Y6SGmsOuB3tzvCiREnjpuiJrZ9wfVIUrOkCNoDQM07yr8zWy8IVBezcZXdXKCfTsEkP5p+zhDG
9SQ1EPOry0yZ7+Ob2XlUvf7hHJsXIedZ7G4om10CRjqh9jHN72gN4CUL7BVAlUsg0XbphP4QJR25
tB8CNqDl4nuM1jhnnb5jy8E5gftbvfisKboB614bvO2LO7xh4um6CPp4VbI6dBC8kWjRiJ2cEiEf
96mC/xNvGpJPqKxqG53OBRd05QVtF03O6hOpVP4q0msQeDgd5VAmvzeS10qdfwFVa7muYGNmgK3i
5urUocTxU+29dKP1DnMwixpjyBzD5EU0FO+iW6ERe3F9BIU9FTQTyepHNwqY6JgcMDpmdv9L/0mP
HJg7zbYWJeMVUXemv+hOETNyf2w1PRn5vCB/2N6+wn/zAMCRtr4RbcFeIhEPe04lmyGMa/koPbYs
pHbu382lBLeWolfOU2v/7cIrKJzN9g49Nq1Ktip4Lwfxu1yN/h0sFOItx3xK+isXLee1JbMHjo0O
gxJKQJLDoRXI1jXqb02wVQxjabczDJEmyHCov3xfUWzykS35kYl1/bkscPcmYUf9j4GGGLruPsOz
KiBkeyxBr6HKLzGAM9LxCanjvZs1cvl9WqlB2KzRCQ7OuMGc3nF59nF9Zbop/ntDOj4stEpoghKb
7FOcRsQvb2ga1n83vlU0FLfY9sgYlk+xDOjuwxwLzxsCWtgTINSCNh0ipROKpFMZS4GQ95xfuTWw
Swc4A0Mvtuvevhxhl+KjGYsdGjCXRd4xoiqMDKC3umptY390MTf17nFSLYs3tGduuc51gEgyWBW7
kezAZZtmc7MV8B9iAjlK2wEasp1OM9n//KIycMUcOGh/OQxiofLlWNMlx02JQPOuDcHd1sfcoGRQ
eVtYckgK4u6MuQ7VF3ku2x/t342EcCGbAWgFPGRRpHOIeJ71EQn2Lx7cO2Yovf2AG0FEJaDIHkWp
qlvlTtVrVHm72Vs8ngC0LrU+oVIXfWEu0olmxIzk8s3xNnd7xmaENIHxLWR0H/ShYhNcdje+DiRE
nzpzRRCfn9PLJEJ6O7WfoWJPWXXr9PaECIyh+KulprFKFjZoXmO/1PkHVAAuYku9ddJDJm0Mmn9m
NhTRMO3mKH4hFLfwCe+R5eV7dzQwAYe9MbKMGyoJJwtZckzu67TZxm/CM0nEqjlt8ZdQ9/nR+nk+
DM5ZTps4HxpdGZSXMlsVBYGCG0v7DPkTROoqlLtFMLB8URLLZ7TsCGV1Q9WirJbCJqTpdQ5T1kfp
IzkRrN7+8U3thLWQ+v0rZopXf2I3Es8oJZCbnvTgPHhi23YsXKCO/7v49RLnqnVaKedf5sLFC4MX
xluXyVJjV1C63HZROaW4hRODnztfgVOZgvzpPL1eer1k28Qvx6F7j6cpihL6KjZwafoIRatjRgsy
PPGDkFI/vKFtl0J+CbKMY9HcKl3xJdH9E6qjOqawpCqctMPLtOal38m2NjQAoW1hZk+SiwW2x/XX
5z3WMZVgVP5m0YoRZfYuM8piBjc7z2TiTySyDMNmufUmvrhuoVcjzSdKcu2N+39ekMfAFqW9jAAX
z91GLXKrqH41370cNgXqdMeijxhU/K83HuQU4lqX8Z8IBy/lnf8pjZ+cwseCdsHBmUFsgoIGIzwG
aeqZ+kDTUn5c0UT6fqE05R7w5IfXKhoLdwyjHPOAXyLiyOC0RCf02jOfjEijbFKpz1EemDeRzvvr
DYXUeKGHUQmWUMhxEt2QrnrVMDU/4v9ZYTCcHmT8U3VwbhjrcXvVmJ/YLdw+4Xksy7G2R0RcbDa1
c8wF/GhaEGMcqHtuW8nkc6hgLpzrEy55ARushxEOepGXvTYzGrN3hM8PUUmqhA07Ehw5Ub/1s6rv
6KZ1EKwyb9ouXx3wnp5XrlvhTWpX9oDoSY/EtbUJ+4riak2EGcLRZ86FEKcvuDXab6Jff8zQLUHS
lzxO55RZCZW4c2ZwCRRiTTOi8OH+Sh+EhN+HGvBHi7/0ODcWqOkzAMmcVft0sStgQ4eqdhqc3sEK
NrfeUlnRK+jc2uXPNX8aXt6+unEFTiYgsaxL9wtdXkJS1FhXrdYj433gwCCk4ZVsGE5LErin6Dkd
9BMWDwknVy4rSjxf0Be/2DSfFVPG+T6mCUG4UC0+0B30gCzTD/ysy3VLeuyc5b+gC7covf6ZFq0Z
x6PhACrb0T893dGMTOjgLKXyKk/GgrSWKOePh9PuqrPCdF/wLMknPmybalfVZj5VRrBuGj1VwW+R
f0DQ0kxSkvsXjy6095/esvzZ7PadBFtYi2s4mHgBDzHvrZKHjvZ5NrT7KIMUbVwZS9oVu8xq/pd6
aBAVLzY7xFFJe8W8Y8KTsnXnrM8GM6k5QWklVCNX+WcmT61sEkuzYOP9/QTLscYBjvJBReM+aPkF
SgJwyMhVybgE9VqjIqHPDB3KcEO11MRiJBtYXL7pMQN3UXVnd89evhCqdLREWra5U7bFteXZ10BI
af/W1RYAHoQhyWBB8LabgFsMs1kNtudnlxLKUxg0sT/HdG8uxffBpt12cy9GFRMZTQiNcf0w7Py8
SmhMbd5l36tokA53gWOloiNWzE/Bv9YYDkB+wLNHqY0iesaE8/0tOO+aF5NRCPCcoClUnW8w9I4O
DNVIzxrUNIq7Me0uBUSkbIYR9+BCbYeo6RDNq6K/7WDVyWfmSmZ6TSxCWH+bsk1SUHEZxvL2wAnP
/FuDsqrK1wFbmhd4KFYGGRN14rmo9sRdtWSpgEZp1L24QN338nv/zj7IMiTTGpPn7FWd6QEjRqJU
Za+NHZ6GFOd7hGSzq2HC0d8p3bye282NZIwZZGNrWYEJ2hzs+reUvH2R3X+pMF9SmSZ+kKSOEng6
3//DcIrNpz/u16JZWNG3hfzj9FUhuKSeK+TKEb/lpzx9817CsyLXwjYdBBtXUMMPVnHY3DBtxuSU
pvO9KhEKaVQEvsd1IuSfo3aSVaS4r4NRk4GcdXh8p7XrX1dml2gS/G3OJ9WLOFBLCnrrLjddR7VY
mw3/E2DfPcX+hyeiorsQ2fkTF43Ab033z3g1AlUmtMqVXQK0xl25+0TrcyXES+76++CaEMB4M9HM
xO3GQJJAylw03PsiUPdD2ivSrSY05brgVOoGzZnOtSqammrWflCUuywpC9X6i6GQ8sjoD4iZoPYi
4bBucCV9lhPNJ4IsN1vpx+t9l9plkUSB+6c1bAPeMbU0aAFZQj5c1Sh7tij3rPR/TRqQT7cloQib
ZB0YX1rhh65YaPQFygj5EqNg6AZ07XLEQcJrxKDA1MKtdHX+OyjxxLij9IFGEKaK84PWBeZNnEMU
DuCtVmrkZXyqoaaPNXZsvv8yGX8reGlcmri4+L71FTHdzofs122BS/gvP10HJLlHypzY15OLTNm9
KyNPRdX8AaQVMW4apoSjkN6d0f0jtRZ6OkzXPp9GxIeY40m8ISzgmFPECd1No+brm5ER1Bkd7OmZ
IgjtUXI0B3GP8PZ3482bYva3YYLLeBy77ce514WMA12ENXG+b/41V2q0+37Z5P6yMD0dHzMR8GF/
2TC6gedkbB3G9NiGTUxwKJm2H/F7+SESCZQEGAsH+gdyjL3k+Wjz41FP1x9y8YqlzGue2iKVdwzn
K1BAWl5sNqoBsd+djjrNQa9sRBbOJjsYcpEJHk7qSCwaBz0Xyx7xdE8OYa1gf6jPZ1Bk6mbZXrQn
AxYYChgZymFVfvN07GZf/uclRACVSWWB7m8zXIkEJdNnvkOn7qNDpLdCYPiAlFI1zTfezH4Kmdm3
VHPH6vSjVJLLnWQ8D4hk5Oc3K2A9xCzLG/ZSWW3YKyZsKOPrnXO+fmBFWhj8m5LeAvB0e5HGJ+bi
SEQw05MH/nagptSev3ToxJOyPgZJRHrLk689Em7SbdKJlHCtxGIkwtmVmwThbN5NPTTJ1Lsgx7s7
c+Ma3KXb3IQKW3lJFTilNdoCvoilIpyX1jDeaB2M1UT+msu2KyshUGL27/yAX8pmXH/u60umvnzK
mgj43mIl3fZLybxzsGIR45gYZvXzpzsSWrh4hwdvLjsT0wPj1PiHHxV7MUnDZwccCToYCwegDMJa
raHoX7AD17MDQzSumsJonQRxy7seNvoTGukVqSAur6iwqsJ11gKMLOVlmap+BQpNyW+0RGyyuaH0
gGlKKrAOBl7wUT7Lwod04NSywCLQ/l2prBbuJFKAaf/rb7kVyx8FLxgYtJmM60yAaRNVRRZGwFQo
x1MhJi5C4kILhvYKzCu3XkKqKbwguC425FphJkgyYY+LQ8XgXe+bYxAGH6lTNQv5SDPZHkOIbsE5
513S/VLYBWb8nc7ukpuP8aaDmNFZJac+g9V80eBu4HVlANK6B0yighUs6jbhkAWLjMFXDi8TZOfU
FSEtSkn7XmcagxW5YFsygJQYS8M2mJanfc9hu3wCsra4DB9HrVTyfvcIXZIYCsubdiIBuefMfDNv
xVrQSRYLVZ8nEIbg8TZII205HiOiFtYlEXkxUWAXuN3bVEKk6JxS2J9VZykOslvnqqOlafzDdaf4
PF2nZxYhwZJMMMOwpKn1popfSnlebm3ayMVLX+NdjfQjVl8sUJAxqylLz26R9xwHvLop8seMBWXW
Tf7YQEa8H+p3kCcZKXNFHzRFqGHXKy641lZk5OMSG33MYis+Up0gtGI7iKFN5RQ5o7lRIYb+OISb
aU+ZzDPEbQjCI1ITtZT1ZfozeXwaPzu/DaL5yi4O7+c2ZbUo0gE5SstjP3CHQGhEDNWHKnOfUI4Z
Y2FzptYOfbRaDGncq6uMhLmBJ2ae3eIxdjlF+1mj2KlPuv1bkPSKJAZ0N3utAdwQ8deVm/p7FYc8
PrLpBe6FN1qzTm9dr9TYkCqbTYtT75LQ7NUJ0BekyxjsIraLnBJjxHjb9otrkEKt3MyK2WJp2BhJ
qBMfDzVOEbtL/G+rh68vEqaQV0PUT/ZmGhFFtXDDnHly4TN1dgQpe4r/Ev5ShA8MHjbnhEg7i5MW
Vjixn7R5Cluguu9kFYo9IYPY8KFEOT+FSyrRZzUmD0GV4c8NCEyjjIl9l/aCIw065W6Jk18ShcOx
lxxRYSrYHdQQdcELtKZiSNZq9hsxaExRkzzQL1Z5p0bfqT2ZM4fN2/vRhDIEG84KGJxFCDjtv5xJ
Zp6Uy3UnKh3hFAZMOiSbDL35PSAoBpiWb4+uzg1BKwxYaiGy4IAGZTppayBdpyph3xsdS5e+n0Pc
lav6Kamp4Kvf+05ahPNMYs2ZQvHi0INxenYn2g4nofOuDwleRhA66VOJbicrrvIfEJibJyDdU5ga
vUzYyzfo/kN2OtxaC5JXf0xTDXY8DavbYK7atpdEfiH+xg08xTxQRF/sG4x1+MpAAB6bVCs4Z+q3
X1tYKALeaYsFa/JKBvEtayOL0RAzbjqcRRP58UO4DMRNGHkT7xY1SQAlp7VosnAKglwikgoTvMXs
WArasfAE8boo5hVDuL9S3Mv4xNNXop7NLFY/2Z59dyBUNkqGUG8u7J0Ue251ktZHmYdTenKg/VYp
k3pmIoGfVdniqdYGNVAjO6AIrCsC1jeYhT2SZGfanuTeSaeVedrC2QtxJVyfZBHzntighbO3v6so
S5beqVxoQffnBrKgkm8MWcVGgZsDpP1+I5MHdlgG5w63TbQQYsX5FOFOqeBDYCtCzmDiJ7PKGWNK
OKnMF2gtr/Nczfjp/26+ea4tAXBUqP5nMFrK7wSUTuuLvqR4qceMvnCtuLYg1/hh6XD76VnMrBj3
SqOroulcMJEZOqjv2gTiz4ESO8SUAdmRvIMj8G7jDwSyxC+Tiu8vXEHURBQ1R9UumEjye7ML0Atf
WJV3Lw725owSPHOz/38+JQO2HHDuscbqeMCDrPVr87EMn/eBT9DgWyBUMvYuPPw/HOcZW0fWoCYH
GdTOYJqkIMuxQzLV6yEBvYWGfCGoJo+/x/ae6DothVzpTwlQQAq8PMlvFvZXXWumzAzxNNHnnpCn
phsnPDVMAuZ2ZrihKjogu5osdYHHKMuxjagMLt9M2fsqKfOfk5tW8Gg1BZJdgDgTdd8RHXVgo4L/
s4Ozj9nn9GJV2MfgZOUp71NvOWM4xJxbpz6srtK052PDaerjdDUDV1NpeLVHU6jLf6sv00HM3OXt
P7YG8UNQEaSeWDsIsHw+TPCaQbKwShHwRB7RFvfvkXbXEl/JwSMNmNOy9nc2wp9Sftj4f8E7F7sF
AbPl6oqUzRtnIYT9UwDKrkOisgahiZWR8RPhpeJD1btp1GQ3XD1mcrsXbVY+Q6cxDaCWzm98Fsze
eMBp8yKHoQ8Dsab+4XjqCJsuYEoX6RrfD6k35o4H+vYit0ChrxaUkcpFy1bnMaBip/nxfE0rKz5v
vNzn6gwjl4pVnxkKAHZqQlBbUnsjjc8LDOQfFcpUgRLqd8Ucrf3AlneaD1+AGuRXbr0jgxwMqIvf
SqnjPkmUH5fat7pzjvO8D7ilaWgIepDq1RIwjbQV6emyb72O5pIfDw6smjy84gw+H9CAvX4H59QW
n/ahIMNohvg70GaY5JokfyTzVf1vv9hk43ALjYzEvmj7xID4TN6lCdrUnYUz1FXkSMYOPOqAexOD
7ZbX51I1Fl+ilpNtM+uYkZ3xo/G9MRs3Mr8Ew6orUfulU92knQJlxchjSJLfCiAjby87cU9HRoic
W/bprmr2985Ui9DUGZ29+MNX4MAhBfFdKrkx4LlqXyLOThFH+AEe9UAcVloBAWXlcQHOUb7Ll8Gf
N1Dsc0yrt+MzjaBeohPgItOq+EIPxgK5+lph0vCSINcOxmYOwitJk6WXRtp9a7JAFL0NKjpxEVtl
P85/wl8Z2vQzCTUitWSrpW/N3iPtPZP2A6DM8VXEnqwQuC9hpFajbJTINZMz3+kzwX9ATE5yPGnl
A5GO4XU3dp78G0UsLmOZ6Ck5SNsOOcMJSLWbl6pfr2csi/vi0WPMWdu6NiEaZinM4DCufbK0SJXn
r/GiOjineg3/g9fCIRrl6MNZyzgGot2ri+poHgcxF6EWXgwvgOnyvbLQkBmWHgdO+DtxeRwE5Rje
0oGVsIK8bpBoPK8SW/e//uCK4M3qxZZSCQo6JI+V+0hC+J09HmGalvTTJA2yqPghRTELjaJa5/Or
9Mi+Pc6LVmUO0wNOMogJNawq2Mi+Uvku1tnku6Z/wCugAwJU6IehuxoBFjt/GTwcAdM/RM6riFjM
FAvPQnvMlRhdlgh7IYQYnjpkSV/rjTtfFEUVqrNYEcUsbciUj04LJNkkOcZpHhiyt6FCadCR7P7Y
ovpjYz75Vo2I+Ps7OsAn/BFeze7pNFfLbAWBmvUIgDArzqZ+DJdCYoqzkojAXKVRwGnYXxhgL13n
qdgVoQNP5Ld8e8KW7ZM/ItFpgmNwHstLs9nH+MwHJBeqyKksMM3ov1i8D7BaJavonD79qyoFrAua
67wOipfvd2dBZU6xIrSmGtpHRihUJNJoT+FUVx3wYrDX4UKSBR7e19wFohhrziPSfR+++Paz3d2u
TBzAAOBWpGoEVx/ShgyDkP+vDzAyTSAP966wCND956hYnbLaoIXyzEMvIUb27DFLiSJr8o1zRgEo
7ACMRkKaxYWDZm84Nmu0il3/b13JHPcBvQcF/Sd0r8a6itj6+QV8LSAw7yX0bvlsCnP186GHtAUV
taqP8ucbB3ittTKAXMjmZAYlFVhYqM/xOHS3Q+7mWaw00RJSlnb3YOSTPQMF7FWc2HPxj0e2e1mG
907QTD/jx1Rgi6PUjwB/NUweVTnLXb1FqN8Kex9XikgIdmrBr1q6zswG46phDcGWQCi2imScO1fL
J4KuMBAAXuYXVZRpscJbussPqAgCydLtVcZzSOU1sv1C3uCLXkwYm+iufnINmcax7AQaDJkpC6XL
7+6cQmIIQreuMGGtZDFPSfnDvpqEh6Cnu/Zq3lxgosLmaQ2BrabTN5Ct+2MCiHe27gKBi9WsrAp+
faRst1T20jN7yF+FMozK5qkEN5ll87GQuZFgFMZRP0jIdjoAChld8/smHXcYy6UqPdroSTjezKUi
z1OjDs9OZY0ycIoQNuzTwcVc3UFAOsHajB3x2Uee/nppA2ZmLzDQ+08Y8KPLkkIM8duvSg40NV6a
kNG0WHlz7QZMVgsSCmjkATV2wCnrrkSQJv3N8Ei8p4xBmVQfd+HlJv9rucwoJlnKtnuJmNyAAipx
KwIS10zvA+gRytJmnbNTx8VRHQeDpXK8OZGUpRG/Qyo1G2tvzEbx8CkBS/5QwYBJMyVlvs/rawM9
/DU+9b2TRDwo5BzdpO5upXDaz+H010VbMTmyb9asEBmdBIDohGOu8pUMn8NjvBoXzpLiFAvuodMI
UPPwaMMpZ1EM9yD3rLs18kg1fPWGGY7eZ0Ri0QAevYjJ5iB9ilbDSmiYuQlDwhpH5VGg1rYznYVB
u6eXNVmoSB2djt0igTnFOFmE3PooHpTPTip59XChgx9tPl4v1rz0ZRvgDhGVH9gjxRTo8PwOMFXZ
KMoJ2wJXDx9Ush6JS3rPmAlAIn+RZmBoaHKSRe6maRKTYp8w/hF21Q4ULSNNiiuyJdYa2XmSJtqC
wuIT/E8vup2yR6A+nCsQSzeMum9A6u07rmq9GvoD312txMVX6CVXw6crxAFIsCpDfVQd//zcu8nR
f2BHZHHpSEGfQyD/tcVy3/9ezJ6OuOK23QGw6y+5OK/62ubGUTPE5Z1g5MNxJisE0DArvSe8RxYd
IwSf8xOkykShaHE1CPiqYEYjGuvsadZYONC3291YSNxYQRFtVBjb8miHRh11lb8oLUueVcJVNSO9
HNYONL7I4j9FBBRdKTVhoPrUaDuBI50tNY+4W45uuUh7qT4dydlQn4y6MlcrZR1ByKkdkCqwSlgM
rGF1ZAS9bjLthbZkNDToFFIQDWS9gBip7lENTKn6WjaAX5NjgPco0hpHN61rEjdMmLqOPSPS7fbw
EMEykL3cU0YPAeMCe4Qd4YePBOX8oUqUt6AB/2XGbT8okBo0KGls/8Blr7AE1r9ZfqYVHHin6orS
hd7a2ztq2qdtP0SRqJHG7V8qFhsBJpgnDRQQEa5/IVVw5WFFuXKwbMEl5Z96O7JTlARGYUQABZsJ
c3KNxtC0VgaeWXpycUfWvTXKIEc3blsKHAAJPYJfp/5mTlD8l309VnVUWh/g5quHlwjIWK6u3arZ
Vc8dBs/h2dEZ+Oqfc+ZDtAAHZ7iX3PAMgRu8w57UvBQS2oEMRdTrBx/8c9FgPqzenVqZa7m53ZKp
BmwsSIQPuIFUj0vzjlOmnbtPtiJ7g55Cg3Q/sonUSB7NfLcAV7hfpghAXZ/mAFHsLbok/V9d4RKQ
efq8XFWOrEHkJF6dWb9ovAQP7h8lJbj1OUKLJpQ6BIFGik8AF7TiCcSl1hrRsWafDnTEdFHuL2zX
TOQM2ifg0g9D8CMGSCzHirP4gKdtesRZju79MMd/p3uZctzX86TqoPDkxipFpYNg8G6Vd4PiGJKH
B+KtkyuPJtMhLRh8/zTBQRmvOCIPcqtpV13j3HlrMnCo31eKpkKLLAkJX2zZKG06F77msytTK/L7
yc2HAnW5xcs+0HhEQKxnPSfgC/n6DcIKZc0r6idxcyesylJDIPQe1Y23TWQ8WyKRFOKTf+/5hllN
hiTppFt9rOBLTqKsqeOCCtKxLzLIouB6SK8TfaYKJd9Ij0xP60w5P+7i8eL5NHvQIlAsraEmP8YQ
tr+NrkST13Eh1YhvZnTRRGgpEfJIsNY1d5HYyhD25YOrf28e1zJFlD2EaPjBvHRIkZOmI6cerc7V
UiKMurLT4+5brV27iaYbdH3Ww+NtNCdrPT4/kUMagvFo5KQ3uQ+uQPZPG0cr5X3pXfB0AbJSNhwc
elJYahClANtk256yMU1GnYT1y3I4kHQ2WO1bwERjm99y8FaWsLp3Dav8GZuEXgTcrn1pr6TBZsBF
XYm+wsASrBHWOTzDJuVuubO6SpqGCVg1x3tCOzW7lrgopeobHc7nTQGAXnLKzUJxDJcxAPcQL+h0
rHt+5AdIsdSD+Zi8rUdbsD5dYxbYCBg6GNGazsH8VsF8ha2kAUWbsmNWmlPuiRy767brkOR8dvl+
eaETIEXi/2kIZnPj8KKuCC7fToKjsKLGIJ7BDBxUQ/Mkmfj6n1OgMER45M2qgp2HXCQLd19w8xLL
6z3WCfUqoQFopc1+QAFWqjgp7d0XtbT3F6ZSGs2Z3T3FtuY6+gWX0dPMXbCChlw3GS1KH8lamsdm
krQsSndt/z2v6/qr6bRKN8MYzlgewfOTA4Rk1RyaTS9EkUI9kfKQYHEXj/S9x/8Kj2adLCrDsqS/
X20gc+Dhx9KeJBC7774B1toL++f+KoroC1E9KugSiRc6GcXlAFy5eC6+5ioTMRnL5XRymIRJcL7y
cvYWsFrm9d0V3qi709JsTaGV8JDdHqypm+PKT13xyAzWVbmpOaLTWwJWq1gUMZjMogOQLeAV25Si
mJKEvmv/TZlXYv5PavJqjbTZiIWfdT0+CL22TpjcZWHRH5x4H/IvcbzXUA3TK/Xho7PLcf1DCjsi
ATaOJSsMc0xexWKiAEO7iMbfF+TFp+KIb+sl5qPbcCxdi0iR4GYxUFjd2Wh2yREtNifQRFr9GD54
uNetyTXMiOrLqDOoWljQtgtc74y1nm2Pb5DLPFjLlM1ylMql7HVa5sdErmLRU4Xs2xp/3AIBtS0n
l64lpLCdnLLY+LBX/T2uwd2/CBVnF0lzBRRbeg5bU+OFc+iFB+sFihdq3oSFLVUgOaghIVxqmHmi
hVNOX50OqoLLXJwlxW8EzznDLWtmSlesszhs7vuapqKQcAY1zVciTqOYusrEfHVD0RlVQYMKK1+w
Mfmtx2X1O4FBwqaBBgolN6LfLPJhY3TFu4270dRlntlflZitkW+87ZV8Yv+vNIXTDc8K6GvAC3Pn
UqRZNkYrGigEwkDbtyZ0D2nS9yZ7kvaY39zYj8pvRjOS5nSRA29+T5nDetK1sjlpMq6aFjJ3y0gj
Aqs/bCuJxRbRjcS3LvYXb7K2MzTe2PJSSyVv6wziMJve0lZQXJlk7m+ygR6H85fpHJDDV0y5fRBD
Ch87b8OTzbW14WIYJMiHLvyKEef/uCRynR8YFNX3j1bmmp2RVyj3YH8Xuh6ff3WCs5ERmxbsIQ0k
5hgqOTxMS+FAQM9cRNe7+1lgcwI+iD87l1mzi+/6wWhMLKK7elRNPCZpdgmjbvlj9h9C/ujJWCiv
aNiM9ElWpxOwxAqcJPxT5Btk58gPqlJJBDxkbzsjQGgUC016VOSxhVXsYdBxB8IsJrbDVNJbqJOY
Uqlzwrk0raZ/OX6YERbOjyxFBet3BK47L29tkzktDvT5Gyp6whBCy2yjshOC4rBwFMLuWecvmq6+
Pa+EZ3lJM5KzSyS5J7jVB+Kr8/VONj676kXxKFfH8CR99BTXR8/iSQEO2JsWpEFH8VAOwJ+38RL3
qjAlJQVIlmG/aAkz1RaVuN4FnQccjteWLzWP+Jt5j638afVpPHsEDw0dHZxT25Zslk0N/XkXiNst
wpB0/Dnuuru9atf0R84zXHaEaCSywAFpriqi8cKYOB/EDYHFzU1mzCb4UzekHYANu0CC9ik31tF7
l5w3Rwxfs9mYUSwTzi7Se6y2aFk7JPLohX4lHSu/tVcFHWMEzWw3Od77eX/yUXAB+fhmPHC/01nN
JWGtLFxJ/Z9QkOrqS/1SdHEiDf4CXOeWaTXVbAW+XmPXDVms5IZuWOjhV3hVI2T8uX183Xen8iuX
AFNdKng5YTwlD74cMaN+kvv3OWGShrhMAKugy97b9emeCnF17zaVOosF0633ljZZjYxA9JYr7bRz
eRVjxZpcULLtYxJBpN8+b7bHOQbtHXKfWdfLmAJAwt8/p3t29eQ6fMQFBzqGgAA8F8b4hXot3yxZ
9ubAGJsg1OgdAaPdXcDIwyH9K4D7KcBrjS7r0K8BkoQXD4UZ+C6jGXSOGgxSTe54V90XGfJkR4sE
KLhcp78TZX/t6ZV+FBs8xrbam6jqk7hplL9K5AV2PSqNNzGSa79ACziKQE/rbDIQ6tqAoGNjW0Ve
ZvdsR0icP+t5XUe/EksZvqL6A/aAiJnXjg975Qy3VKj4CyiUXtdT9xQWVY8R6T39NF0ei+Wjgb1Z
SI4Of9D9VE/dIWs8nULa52BWtk2BbAAikNZwE0AZSBqFC/7mTXPdRUchbAOrNC6t8k07CZEDq5Rs
vnb+bL9wWKjjnzjVcx0umCctAIO44e661A/jXxbi2JamwT2kTa2+Fe/R+5yJfDR/H6OK7U1kkjQW
oEQe/MY5ILbpormuyk0MDE3owOWADBxup+4ltFIxlnJhoQ3xz518zQRthr6RrVunq/tK+QCgmgu1
MN2dGJLAuskqhyUkeblIFEByD/6g4RMnQDGmZWtvh8hngf9uHdUSX6vek0oZyqThzjoBCNe3AnIR
YZY9KecwGeUxz4LVnTwg2p6b8qFVvqRM/dMiDyAWyiVq4yxnL8g5E0m1d0TaPyEsEfFErfRaxijE
YhMS+4q/N0YmOuIxclyVZQZRA9g+vm2Er9vY9a/idHaKrhGYQI2B5flIS/H5HJICR6CJBSfNv2+w
XDjLJo+zMXBAfQBZFlEhNSPxKF1evglYmjWA4iFrJUq8iorXfroDUAvXLTIHVBXSBEAe3kBt/vLa
gjByexbVs7RYErDLk1aV0os3d0nE7UKQq6+qXJXwB+vxB6sMxburDf/jhnJAzAhjx/43WnRE6F0c
UUlnqoSWhmCEcZLqP1xrtdV14n+mbtSCdSuW+s2RY5h4IaUDnWcKDV7zgDBdY1E0+HXG5YxnXGyi
rePYKCxrd+xPCtnxY9PAnKGVyk5ADUbZ/rEZNtth1sGn75QSXPgg/iDJdJpO02wQKTUX+ouFcVdo
GinjGsik/t9FsjM+4WX2EfKYdAhxntF4QQ1IZ2qVHfWbFTd77VHELSCEAcApuith1FIKywlS5iWz
XdjByGfxpvwJH54xkrweOG8R8xje5aHGFA6yz3lPf79l69apdanmItc3lx2r4ATr4wvEapmqxOTc
k1GDAhKq6bbtwWunvf6EDuO5VLd4mNdvn/WFP5Lku9g0ryHH5MjQKw51XvD0nWLWNJFLz4pGpyWx
Co8RIGkmuuNR1fLerSZXJYAtC+FkqpJAlM2t8UBJVR1/RRpvAuRZQxZvp7wFYDOChb/jADesgcgi
goim6MV8vkpYcatSrHkln8mLywMaVjjxSgW2QqbawDKWz0vFqsVU71bUr3xzKwTZOhzq90++12/Y
4pw0tdy2R9sqfNT5CubxNkjFKJ+iW7jFAfC4PruzlPZMgbi+f7R+sx4H9KNMCtvAVFDb8apGgyT4
GgDvL90s5JVfeTr0E4MyBT3gvGJLbgIRM2OpxRvg4Co710rhQWyA3U3tAVdIrf+YtBXXV2mjAWlf
U0iGOYauM1wA65+V4zYryBGWjcqsZjZx/eyscshaAxOcXCY/1E1+fE2LKAepMCQ0NOjHgfl4Ykui
8g6WEo39b6mk56vQgXCtultkPNnWtoeECxP17xexl3J3g6vdVC1Z8/07M0V5OdgK04o9NeBGY9XB
kx3I89O8YgHZCGzWUYAy3DfI3uy9hLZVy0R9dcwXn9Qvj3EoUmzHK/z+81pRcC895CSROSkLuDvn
AX5US9ltaVwERHI+9a1Bb3zyRc7v4Hz0C8LJPT0fSJaKMOFEe3HhInBdmwQSXcDTif058Z//Br2Z
gdMWzYq42tSo+y5R18jht83sAUMudYgjuQvNRkypTL8ArGSOMe3lYdk3Z2JEncifFr8OK87e7tA5
Q+eNgiAmuB+jH8d8tw6RN1fP4L7rnPBgnHIHzdyPqU31D/ruuPSx4Gt49lnDxLNjlhCDp0US1ZUo
l/yL9tJ2/TF1PzBBJ5umQzieEi/aXqcISrSk4WvQBu0LX++BGy5iQEacRTQlAou+UcX/psZHpOy4
aG9jQLFHHBRmNXviHxy9V4KO2gkBFlFkspklwF0l7ETb9L1BJ9hR7Jz342CRtk/1N1huyKJtOkmD
3ideVZT8fCuJE0To2yLebrwJRdZIEzgUZnCUJHy2NikvGLnLgiSdnXYSsWCzYfINQlimlBtrIRTb
126U9X3B0fYYGpOubeYMfL+PVlyCjV3t/srC/L7DXN0B1zI365RGTvMBbBTxFkmt3cneOMH3Gm2I
I7IrDiufjjtLsdwn/UxgdEIbRi09yLrFCIP/kD3XQwVWtUvc4ZVYcTRnWULo9N/nl9aUHzfm0hlm
Ux3YUs665S1dhhnIZNe5cgUsQcUsRGd6ZH3bn30p3Q+Se5rfLovxiSJ1fQNkQ5Fh9Y6Ukc0FJC4t
GTisC1phEA7eNqPird3cRKEGDSp7puv6rWH1fUzd7dGZEWG/rBRK5asSU/6NsIE7JuB+YZrpAYRR
ATi3l3RxMR3mc1xoYkgN5e4EmyCzhG5w4ms5K6Gp0+uS2i8Dm/QcHh56VeItP5YDg8ePyhI0RJdV
+FMurdqrYzYxGhE7CsMpfUSpVYqGcuanvFRGmAQ7xQ27RZ3DxhM/MHOT+Pxy7WEYKRsBT0qZb6jn
C0lbug3q4nNnJ2M/07B1K2CO2VFiB67NxbejXJ9LAwHUBq2yaZTD8WZdSs191uSPhoFkxtdGoHHv
8atiMLZu8VphE2pQBfDUcSYx/UT3cN8XtiaAaOsJ9y5dcTcIO1etDiLkoYwY8Q9GG4WMUMyhrfGg
EdCUk6oMA+zmz2FCI6cZCZUWVP/X2hGZSUCbOUhLfNCHrx2cIxLOhTgYK7PzX1jjQIAZ3kwL2zt+
AIvcU6dPERdU5KOPpa8qsrlToQUknDp/1pE6MU+ipXIS8iVHH7J5dXzg1XECy7ZL5RQGcU2UfLUQ
ZXoxaVc48GSpf+8wFlfNK6uiv0j3p13s8lXuGgznzZFtWMLZXGRZkNmPx0WtOhgvpG+Eq5dTBjKZ
Qc40BtDGFjeGVURuNogqXKFfeIlfmqvm5CDGGa1XGlUkR3jTKBYlAoJTAl6ZiFkgJ0bGGOn2n52E
At7xSo4orafuTpqNtYLFLhEicNjzjXqb2HrM79I4VbGKIT64PYlqOy478I24xLWe/oEBNTfjrRW/
GHq9ecQdc1UQmfR1n9MbIwpyNGXjf3xaVFtTPMRo6b2ufwsV2QG8Jgb11fxVFN/oHjchLE0Y1dgJ
mmuH6TnFPynkPGcGzRNo5Oaab5NMkn7OLBUKmUQh0d3n4QuGHOlPrR9vBLBjqDIKvGCZMmhYD+fm
QAflYKz3husi5KP/HmdSXX86q4qhdTbM7hMEesf2B5l+YyCjXuWlVsu80sKiu6j+sGHg2c8NqfaP
pEiBNU4Bs6d9I99ZGPBUHWMmRsMyd5V9Yt5R5+4d9D5Q3YhH+EMCuzVz6vHamL2zLZZQvD6oocLf
by4IZVYgO0ZWX8B31ukKqslc+CsEi2zYjpZBry41KzP3pC9BwcCBI0pxyQo39o1LOwSEq3iO6tx2
ETkEZ0GWw3ftj3QSUJ1/lqEuqSY1usZJsXVPHEqdFvz0Yoq988LSPH3SYGvsWxbxWTdTb5TvSDJz
/qhkxzzoqTG5TXSMBIJ/bWSw8AwmQxqb9kKdIv2GeUDybSZ6GEGQvYjPuNrVSTbHpnL2K868ceql
aWzR6Q9F5rcPZBaMfwzCQx4bvPzkPYmI5P0U3Z9MRFKIwQKc4tNXTnEce5uWnkvL9MAZfaj58WgK
hB6ukWsNwlDA6UyjFNMuE0qaEMOLAW0uRaGpndQzfvoE6V6daGS04rDMPlJfN84WJHeW9nMpoSm/
uYp4Ey9KwD+XkyDYmree1t3lgxJ4jeHfIp/1lz/eydK7jAcnTsqm0vTOFjbWdNvcVXQ6clQ5xFle
NEtPpqQt0aJ5xd165or54z7HCxo0oWf0EN7Dsq9LCM+YKoBmTl9Pv64dt2L9+KAXf17nisfK+S+W
6cDv4wXkT7m2XjMpp9SU5DJdqfQ0FY6RNIf5SD0lh3hF7/45nV0SmsbRYh+EIt9iarSjev182awo
9/bYRZehJGuHL1boYw8UtYs40197t4x53u7EL07E9CDzFRKmT/bNIs727WWn1yrQb5MG0dYRo/3e
FvvLORZDsCQT7yTkJpQew0Ej9FPLX57TMRWTxOXx18QmCOVZPpHk6SwQsazc0uFHxChTprAyJfCQ
GhxUEmvbYt27ThfDDgmwmdm28wfak9JUA/KP4A5uBeQyuKglMkLAdHRF5pDsDiWNvRMN46DQq6pL
zV/dOzWdJLdMeTi4K97QqO2WqaggV2s1+JuFZ5WCva71UfgN5JHYZW34HmWzR7r4qM6T0bMUGvFz
6blh6FF36mMSN5BrdnwIKFbBrZ12qy79+X23YiIzsY38N14oNfSwMRil25ip2VsDYUknC6wCybHx
DAXIIFgNS7fPT34yDOVtgMO/bFDiP6k0Ojs6nLIjMJy25IHAkEl7vd/kgcc87CDCt46mGJpE1V/L
dqF2tcV3XFP3JOqk4QhPugrqlsd8hUXDaPCzvY7qO43zcZ7LDQFySoapCtXbYDd+kzEPsBP/YC2e
zL52Z8h6Cq+wMvQcBXMVZ6uSD9ZoKliQ7SiwcfBf5kMzU3wrNoheHGV9NYF8RkO/7WgQjXJ1RutS
nzDeetq3Hahd3UW4EMg3KL5+du13Rc7CbOEwS3g2BTn6MC11XEdFDF6t9XfinwDNEPePUQHbI+Ch
WjGqIitvzzdMcrsdnTEYfurzpk3feTRglDC9uZ6P7hjT5R35NOarSn/w7+LaeF+kYymrNtNRi8CX
nXcgKEL2iid17v2fYRCL5rnpC3RU0SYkj1L8LWmMJ4f3p23wxtT/7HNzOaHbbQi+v/Par+LFIBsJ
aaune5Gg0uvCxDHuO/ynq/wHITjhynd9YvumWKBEWjsKyxaMfcHJC/rI7D+Tz82yupiNsfi6Lxds
xK8DFfj1oo+7XUmvVERiRtZhbxJ7v7/E3QMvKCUP8SojgWU+pw6Zk0wuhIzFjldD2Ue6gyNw92aM
XY+d4JX1TO4imS/cBvOrTjfjMAylNvDc31C+ZlKVHoAVs+/kJuNxLIJVbqCl81biwuNSvsqDZYNq
P16mVX28cMM2j9d43NBYdQGIBwYg8PN4FiU7rDk4ZKO7hChmDvpcVZx2o6o9jK3WnmMWOkjNHvkK
BaJU4vdmjOBxSnyi74BuQi3uDdEuHdjwRDHsc+0YH8T3jfXllyxdREYP1XdbtT/RDPJtCdOtltSB
g6QtHX+BsYomDBf8hrOVgll9dPyyuhLq1QE2zA3IU2Q+kLbsl0/Z4O2z3PVeb706aaStA/fOYUKN
FJXmNDfd0CJdInPtcG8z1cYAHsiaBFBULNUMGuWG2th9zLu+kxbA1ItyZ73U/i6iDgoN89HrEisE
jZZ1pkwCedKq4Zmy8jIxcWLjNw7XHPBgdFQ6wRwnm5xn0gpDvnSx1XrK5YZJMke36aK/7enBnmKg
uJmK+bh4Mu2SMTDbdJ4CW2e+m36K/FxJ0yX8Sjv7d5aIk33gnr1WfYDtYIl5Xcts1LS8xQG7BnEZ
Jg3fpP+pOnPwDgUhGffjIbl+QD2oCD0wqaq8Ea/hhXVla3mcJwpoYVWMx3rqStH+ckj3rRmuNFe8
rFzpNeHYNoLDbI2QX3/m4OR553TEVO+KgAvIGd8Wk05CilCn1b3mWBHo+/aT9TpRUks/P7twDRR8
M9B8Vi1rOsvctL8C0hNFiUTld6F5E85mHuxupdsUMWdqhGY2GYg9e9+Kn+QKPiCpb6wpe6fXmqPx
dMjoB5wr/gehdJLRb694B6fCyGtcoEyU+XMU0qs6NZ4WKOhEZb/v4GWsxre31Lb6/o+00FQQ+niE
+T5Pc8REF8P8Kus8nSstmChc76nX1CFsDKDB0ZfgO4+QspgK0a2a/QfePNCi5AUWNNh+E7Im7aja
7XphQxEvPMV4jdVoDWfgCirf5vKe1JEGWjevosRsOd4Y9jIyIHWVFQ9Y8Fc9HFLkDWp3kpSa4UP8
AebCqF179V0kfJpbhuRM/vgYZPUDcySjdak/8qfvowHncc9TEzH3dzAm26FbG6t/O32rpTh7jV2r
0DdPCba265gjz0X/N4e5Dk3/xeFUVfvh8LjpqtNFVkedYfskUIrB/pyvGXRyDVn8Q9MQ15e4daCE
wpVHRwoQKGtrBFk2Ak9BinolGDEvoqcYsamX9h6r1x1rLB9LMRx8u0q6+pPjNXjdYym7qWO1318M
Bl9zxB7Kj9l7IBMYoNkNru4JLhoP5pSamELVX7g5y2Or26l/IEI3MgbARc3544eNHlOwzwbbp3ac
lMO4tEMRqtNI3bFRYz8/AeadF4McI/SXfYngMG5NeezuhZzY1FKkRMjYoVT9hOTMB3AAfzAHVOvP
9PRDNSOwR8eP2j0hqDfmB52al2bwW17q6Ag0Ws/1z4HL3TqeNwTPdmUfoAGuVQWTiGzG5dUquTCG
aZxxuKGnOIpFoxK0N8ZsMShy7tHl4jrmH9ouyPt3Dp4PKELyChJP4VPmHDfjbVxsudp9cdMt4XKj
xPCsM9uZ6pUCA9vKBV4ycqKCWikOLE5x59HKKonY8KtBlovB1hhL/PNfafVS4VDh8exjw8HfOURb
fuP8cFy8RK5B3q/w0IaLGXMc8oH4BTxQm5FwIJJLBz4B3lyfuPLBJjBoOUUuy0voo6ES04dwVwjs
8R56uDIvfAtb6iGsO/bGov+VeI+a0zTlkuxRC6OTkW+X2xa4MuQkRlQ84jAzWHPG+8VRw9m8jwhX
OKw+DhgKAZfKtyD/WEreu49BpkEz08BkWLFIQ19Lwy9MSaXJGggAW1ok4J/T6zDYMImufWUn/aKq
arHhN7SL86f3Ceq4dxDJjx+BS19j3P08iAzfnCVdjBqGfDkw01W5Q2JwRRVBEuH8W8uQ2JJ1WnTF
TZZZaSJUpCyEv4WgJg1tB9vqOouNB70gFL20XET+m0nV0T9xxbLGotrixoKJT6l+c7EU+eJvn9ic
VSGo7sfqNjDoovhMAFQpV5DKJLiP/DrsooffKtzqJ6lBYRCB4YhXY7hhsyffw3wueDAgZ+4gNxSa
soTfSyVSLaF+4sTPFOT7dk87m+SGFR8La9NU1+DlCkaUdSK7hO6k3UVhUx5Ynr6nqMseYqbkkiG6
6dvvLVU2zk7uMVZgJ+f+LKXcSPrBPjI9P5TU4n5K/madgH3tkajSGz0gzrb2MYDHRasjbaJrGhIB
nrTRPjShuAiTZBxEbgz1LgC8jaUhIp4JWj37xqGvMNJ1tUzVGLtz/pMF4XBy/7+KEph+xKM/xm4u
f9PApfhNZjqOidOVprIFJZJMfqCnEm7O6zo67bMGDm3QWmrb+xaybchf/Co+d8uBta9RtV2EAqGF
M2LkGDZJJOvbAXsOeZ0mVdsI9AuevIESgJCWsEuuBQuFpsOz6iwmF+/xCHu/xNzvDZkIOzt47utz
uuilrB2E3vLVcqdiAaxKS4BIuxe7ubj4+PkqD4OHjfIbeLB9rQdxaZ7TZEenlsDv4lw53zqqAO3x
J9Dt5zHKxyNUDY+OIXlEmmLrba5gkvjU9pVMerL0hIelSC+d8/WGbiYrWoS7F7/e3txepakZyNy9
qWQpR9QbkrSt5tptIRSOU/nxfzZLBIR2hLEaILvQxD8MTF5M57MAKTF44SXXWxVkfGgcrVYr218r
PuieaXSi1f88dEVb+ogNu3JLmIH1+0937UBTf00KcjjdZbZ5yd0YEOf6RKWoFESGDwkaakAtFSfZ
M4sCAJI8KZ0ZSefby7UO6ooATPyr5lMLWFjxLiwfOZkp6jmYc/TvYN5/ES1NdKCYOvt2OvsuKoPw
JsDDZvVbqe4VDN/YFHW+eg/XHEpXRszpKFnWLudX3FjfNMqHuMprpa3u+Alpw7GfAaKUzw3u5frn
axdxsrP7/gJcGxD4nLLNH7IuMgfCxwFsdnLbi1W0qeBSMI7N8dZpWgaPXLK6fVsDG4wbe2wi4wTu
noA2LKBpQJdK3SApUy0CDWpqKlL5ollIxB+3iBPUt0+1fq1tpCfDk+JygAk2L0EoeFiZWizax2t+
C7lKRMq5KszeNG0S53taKMMa5rzRTpJ9wWRATH+nVrdppAPC+Y9HWnKeJyM+oXPDSf6tyA1OJ8ZA
RPZgYZj4mmwAgAgkSGBbINeDPgJWsKEuUqYP4iPJdxqzE5n3FvbTW17ZPYkDJMAKL0LZaM16Ebel
40ggXP+KzjU/gghS8vt6H4oqQJbgH/c3yQkHsuMilLAQ0uId4ydOhX/ud8s/D/N7wKy+FA0fGxjg
DMAuwaiwx3rLukceOoUohfudCtN3VPJ6BprOQiCs/MR4wToyUnBW+r6NG/SC++aJ4/Ze/lkF2tR8
aj5KNVjE9tFTv36A6UPpLpMzcvEKdW6h4uoFCbbfuZZH5WVgMK67lUvS/+HJNz2RTyDrKldXgO8K
6IkC6BXQsxxUJi8xJ/U3Nvhkb/ygp47zE2Wunt1mHZeNkyAWdWEgb5WURYsbNp79oGy06THvpId9
IEJGo2sEQVOlG7Mc9hlMyTFaBXSltECpZ24VEhzFSRwlhf9m+Z92FRHR9IrdOqtEMuPIV5YYJV5O
bQOyoZNa/V3FkSYzRkhT/ZdrXqor6sJoliw/yG26yrw4ndxXDGUQu+5fOwS56RA1ET1xBB74ypFc
ZOSSVpf54NbdyiJ1miPZCjWjFf5qgw/6gcQeDqezDU5sTPQbFynCqLhvVwdCNl5QtirXYGfk78C7
e5FEnRqIhOYF0Iy4C26J4k07eiAYHKh4g3GqrAv0MX4T5U33myE7M5U0483480vUxHJv6SnPfP+/
dZhXnM2heOTg8HEyy/9z6jGxMV6jgE+8621x/UqGWTFn4JIhnmNpuFU46B5E+GMbJD+dPWsvhIeS
PZ5M1UEUylKHIDt+7fZs0zoYW3NfLGnKNmJFIcKXO9nEw0xg3ldBFHHGD+aMNmxreabASa7WYBDx
aUm2+H5VQZs4gLGql3OfbStBdd8E6U9H25zkeBYIhNSDYmwQ7P5cjHX7IN8qaPwbp3KuFa+0bGVT
qzo7+yDx5DUGnp2RRfKVn+7ud0k3OMmIRYyzGDj0np88qbZV8MdjhrRtI4NgX8JubdNlsuWDkFQV
tjANaRE9fONfE2bVw7WTpeuYITYxKUdT/Do4VgPmB3gjcQAbRxVJF+gHDRnIUtsgAdtEABdtL3bZ
JUTjoRFTTmB775a81GSdyxh5GCb+otpamTSgwIhDORgRxH04F3VAlCrDUOw33UJepmH9mMM5B1jB
erwGgzppYtRCzajYcr0LxlR+XL9w+hjQjWKbMV8xxnDW92DbkGYsrL1f5cR9LHy3Z60ynpHtZk8P
vmcJcbDWOvP3CY3Il3FE4DQzPo4rA5f1VayrPnDHmdaMkALIwwkFBMI13ta5/IcZjzmo1rC+tiYB
6uw9FB/vdgqyo7pMLGOgsSxlOdS+D/pPVhTzI9fmmeq72iA1N6jQfbpqFTb4nZ03puXZx12eTr2o
6JHyMMmKstCfhnf8zMlKCJp+y+R06EEbvmA6Eu7f+9HCcwO86/MeHQSPHL6SZWj6xAmBq4kOLHvC
3coeU4yCQ3KaBBPIoSYjLodnjrYoyPTUgCRSLAMgnbQfNQRq4pRFdtLYjky732mKLx3/8iQuRVvw
rkEdATGlEbyUww1TYGrmtIlZnU0OdZp/lRWnZyJYnqbf3aX5iEQGLE/td1nNeaA+gDBJzCALLUio
JriFeTzb5ZlFeF8OBn6Hh5AQrut5bPEOtfH8ijdIOMAJJyvnqpFzJO7kjaH/j/h4Bgj1Sg33Iuv+
qv50vdWL69nJqRy9kKBOrQ5vSoS17OdfGZfz2tu92t+tGX09IzzQe70FqkAvr8jDRthGi/Vxr15u
WWBq+yztKiOfSFyTVFCG/puHoduumMHqXVRKwQpEEr+kC2y4bQBqqYy253b3BlNBisK2YwAFQj41
z/sF/a3J3jhquA3P2yLZKfUs6LiTYH56UQ/FVSCWXbGLPTUWJNjuBG1oH2escAWa2zCI+RSbrdDZ
zA2sZNYWHhAt/iFN3gLdjrpkExu0zDjy+bfhvHMgeuZJcCiDI6fmNGlmCu8KL3Y2YXfng7yy3VQS
1IP5gOcDjVzig2VciO/IjCoDjuoJMAWf7g6a1qwXVUHCSV4O+2scDjFqqsZlHxI3zU59qzxWnf4a
PUaVUfI0SXUzQETY133K4Bs7KYPmsuH2ERunppv+xd0Nv8vOte8+XRRJj7GWdrYpcKEpjbi+sr5y
7RO20E7cLOQ4uZVAdKJa3HKHJzqSG6LjOGEcFzCTkJGV0z4SdI9pM/DP7tQXiflTosxo0/5+Mj2O
fQVuRLXCWrklOvnEglOh/l9mPQdCxpJGh8BJ0o689admg1h4gcQhZSCAeA1mzFM5bPAwIXi88Cov
+HwE/sAs2E+n4HmXKbMTiWqe18GzrSDEFzhhB9kkxyiyvbGIz/PW6E5lfLoRx0x7ibq+D7sXXWfR
5mNptOeUK49Njog+nwYNRF8vETOIhLGTAuWVUcaXATHPPWZ/NTiWWSoZYHU0NxQewwzBxub+tr4T
86ermRXx8/Jacjtm9inMcW6yJghB49LKOUDVRz4JMinIqqbtmDrBZ09i+s/sPRkeGA8TlZgco8X7
MYPL2ne5jJkwFogpHvZ1O8lnKvqhX/ezVFVzo1phqXKru0eha+vOBnfOOZBXATQ2WXaX2j7wtTwu
X3cLYUdciJ0CwoulXHlHhUD3Hsovz7ClAsc+cFQnhT3/A461jo11n5CgrajWj+bkruQrUJF2wNId
IPy/pQjKx1r01d1bXdQ/8mYLlbekqq1XA2dmFl67iBr9S5OkJZ49c6fp4tKTa/oS0s/U7q2vxmlM
AhaBfMnOTRtXhkXGlwOXKUF7svsdL1WuyRFrQs6XFn4hn52+eEUcLSs8wkedzjI7rM1BWJY99uXg
ZflAMnA3WB7WrwDorsalXns77zDJGzSw9CH52HslgimxKsuoFhcPBcXKGXXb2+s6FxhUCfMLlbgi
TTPexgVnXlMLUv2qNReP2Yd/1bTUc1LdzN36I7r3mv8YCxNA8V0CDxeaHgavcnpnAZAdXZlYA1Gv
DeIT3l2WHalBhNX0jvwwQbITYtv2R2WhXUBTYGQ3gxFsW4Sz5AJ8rQ/b+zyn+hGegy6JQgDbZfjJ
KNIRihoJ8ncodRQ8wjIS9xstRYzsNDkhJ45oMrh679G6/yiJ+nzobOkX2VhQtmfKYwUnbPVs3Cin
fn6KYOttKnLjc9sPdHrjxdWERWyoao+s+x2KJSj9yStLxg4/Hoc/wzLCgpVi5ySc99Alzk0KiutW
y04akRnYvHlz/yx6DdlsfT3CcIswfUNq8seHResO1pKlpbKyJKFoYoo9+Wg2R1fqtxvVRYDcLeVk
fjeT4qJcrLrpTfVvHor0sE9Ylbsq9ifrGE7prSKSOSnxun0kkHBeAUHQuNn0O7SR+uYyylvPzfcA
tLqwH9RHhRGb1bLR3orUhIknLiWwNIHcUXbPDBylleGXKHWMF9EKPQ02XPmurwb40HTWP7ApP9GB
7W2dNRPj99A7+gDjZbqj4TlPyxtiEcY2ndWnDepjZkCTtE2CmpZx9J1d+bfqH7nFCP+8FRBWVvRG
2OAoSp3vJ7JpifbPuva0iy/SPgt80Ikgh0scxkhdbQYMdxsMiIf7qqAdHEwT2yCfv1quRU0uxvFv
hTYIp93VpBgdbguNiVAGzJyCyx4fVs8v/E5kgcsgY4O8GwoiLBjCXBxrmrVCersrEqxQTQRQERKI
VPlxRGv8d2/9YkZGBNSqMvsOhFqYYv7FE10h/RdSfZhQ0LUQAPO1p93ygseLI1BPApS8cb7qsQhs
tNguZnnhTEeD95VaBDpP1L3TSakMvSyERGXF/uZtV4mYa4G094y6JqWOXXnmGh34Gy1GtA0kCEZ9
nU4Ew5NqMDRAPts9+fjxqvTy4UY5sbdqYnWsfHLIDinzfZ8bgtJuXc21OLvr0ggHlfNyVbBAjnb7
O9wvzYpk0XXIJdyWU/1TZTBkn+Lb6Sl/VPnHGu+Oz67F+WZNIR35WL+r2PSjclCO3fnZjLBIW6tG
3CFXn+nc/uNIiVEjnzbMRyvfIfPb6l7RCadi5DSBtOhT0GU43s+2aZss4q9U1vOpIYtos83MSc3z
M6vyUkKWI9MIbSkN9Ea8B9GwjJoottGjWZAPtfgC8fywk1w0BCGsnGJu7haPUY6bHosPd3N+zZKj
GVJapVaJyJKRCVlgpe/r06u6RFs+XbOxyqefBe7S9HSnNPuzLacWB5WSro2d5t7vewSmGrKGC+N6
qBpomdLDjZAjzT+ey3/yFdhva229cyiz1tHvPoLyberx6kF7UwtLyqpJ3zyw0E6Cuk5PLIoITwKp
WUNQDR4mi3Q+Vw0DZuG0LIfixLDfrxTcLgjhXw6pG6zxxA7IAMRuM6heVcJT3ODVVh/2GGFuZ9+Z
QnPWjA2wdigmUI6Kph7zU1k+ZmdN4i5Z3SfCIshDuJxvngZJwnZkfR0PiYJbW5WrbPKpu7BKHsso
IusubeOA++l4S+bmmayiWE29FYRckEoEi74IbmATa8YG8X8nlUZ+fCDFRrzdhGueszJCc+tG3cZi
YoB/hJHfwjXgVP/b+ZScdAYHwTnkuAVKcwSUp3duNPZxWUifWNCVILxfFlgorruJV9TK6UMUPS3/
BP0OOdxQN6X8ngw/jbvfZDQ0GerWlg+SVqlFQhssjhcWxVbeYN157uK+FO385m16AG5Luq9YDKf7
ncZTFn+vWGSi3V2UhCBrZrhmxyZHFwRir69QFu5oD8m5TdkaZr64SA77SkDNB/R9VlMl2iha1wqM
bMx4uBc6SjvTAwNXN2sbmayfW86LD03uBQEc+RKQWOU8DcK2d+OeUgkIzFCxWdwo4GYVlo/893jl
xGu6Hxzyka6hh1U+EwLogvP/UVSBte7gx8BRYWhxzFdrJ0wLy74sRdeQE1SYsHvDAtQNKvSdC0oI
34KyNlwjX29tmtRetuQuK+fHlKVUbss4n4mX88HCjfA6kkQ8NeXeHWCPC0uknRmJX8TK2LOW4SkB
3vwqogL3Gaw3Er4dvxng6FPjnTr0/ZTfCpCW8h1Nh7yevgTKQGDcAAq2z8LSZJcCLg758p0GSuaY
XB+fkzGegGbPWjW2CDHHy7fiml/0GjnUte55e89NNTjBdrvzEoCYyuz74FK+mwvqhyt44qOeNZXu
NcwTElPEwBtfVQTvYpQKQfJQzj0/L+r+Oc67LCO1/aDLS3ytV5oHDGNUOGcgCmu8xao+T9b8xUGJ
7Egy+DYFugmhwOZfwSF+jR9UPvvgGwma0Cka9DmzbuhzgLd/Yw7U6zEwDN0Olt8NkGq4K7/30LVK
B+MSiGEF5kz+TJpWvKuuJqOAtBKuAHtrWP4aGxCJmoF4vdDXyZ6BjGDhsgfVs9aw5eRl52jKQfBX
y/deUGCnAJuc4IsYzX/s+fdhe92Ip6wpOP15i4juY1pEcrXhHQmDzsBTqgPtAv4S2hp2aIDvtf+U
N+1u59+ReQqeIDcwWio9GHEajLkgoa63OJbitlhpWdjWz0SO5/Ql2aTUWr9oKz/E1zsZXTLP7HqG
0oL1k3MCV+LxqTbU4cRo/ZLT47DHXrDfjFlrKz9RAV9lnRIaeeJk5+9kM5VDypNZZJ7b4mhlU7Wm
n7i5KQYUasFZrsFxoPVj8nIzkkQEewz54UgV41BdQNx0SN+tc0UE2jPMvRvIbuXhsV5f0otLPUog
n9UkbVZgyB5t1Wd1P3GfWu+sEv7xvUMRQzdBhoPKn6iHXjbqfCgnd+z+4Hpliv76WBdFYZeizAE2
iW1sW1MsXQpxntvzyT77zkbwEaapWdjH6ST4p3APbnApzNWxxARhlN9eK/F8oCA6eMkbcZq5Snt8
5bqsV5U7MQb/IZp5NBOE2lwrTIhDcV8kshVdgbGYQmbh4krZ5PDKSn4qA2nXh1AL+SzN8IkDn15l
mQzg31RckAdVEAPLHvNNgjVOJpZ60eglvOJRRX2tssAI2DMy5zXopuW2XKXtsLPQrxdjqhuqXaSj
idHS7541/O+pHZbZzLXaCH+5dl4Vax02xD6fojiFvgpocjUmTAdWhzwnkS706UzqumsIe3ktrlBn
LM1hg+tNf2zqVVTvIcrjupmjZL4lxF38heorhbNcEZBaWtnkWfnZm1qQ3Iwc9JRdV+VU+1NVyaBZ
RQBCcHDvIcnJOWfmHso2E4mDTyFRqbrPrwB2teuGCFXUBRQOMo+c52MfhjUx5frbLCJptw5sRIUE
7RjGVenPWpGYy0bSRn1uT3RrZpRqXgYaDcSN8tgjJHjKPW9zeDB7yRx6ihZXDAVY3BY0hzoMP+PB
S9D9HVmA0RdnvKzISPUMkUy0hUyNvvwAGl/4zIykynj/4FfQ0CVZ3wV1GA77mcAXEDcuyCDA0P2D
580dqYYvd7tsb4kZlyfwetMqwRGPHa6MlJTR1jzivQrvJPmIp3DATCyzvKwuPhU3IVM1ZXMAG5qN
hkMOmKWMeDKQ1Sd2ZkAaSdiCL2QgDcOvfN1nXd6yctAxavJIHdBVgv0zHtbD8ZHNRKk/GSQ/a3Nn
XQgAA5vb956Kvn8qmwuuIeSdmZwiUPrvh3jQbGdQ7TuZ+HK+XgHGvNP91/86LDu3/dRNNPtwarc0
nkkWvh3rFETNzDDEBguaLb0IhyNSjEt7DJfBT5f+6qDcXr4mtN2M59qYYpdSxauI5ZjNZSDG+ieH
edANIGyLZoxudy05rSIeVUORe1ZsecVWUy3T/lG3RqhwZDzbhWKCWF4el8S5BwE+RNnU54D+nxIi
YdC7ZnmwNA6IfulUIsws+IHrB9IGKwku4mpo66EzveeGx8VKwjIo4VOXodeY3gIBeQfexNt/r7xm
2KM0aED+8yDvGfEKz3JxizkK5lFQx0ctRbLpAbwfHjPhAhyLmv5gLbBALB+3tQfvQasz7yA6FzZa
6SXKleCDMDkrqoy7yJ3RYwmvLnPc4cCDI8fP0oVH+mh/BIWst5dz2QCTBTNrWwYHGlr/QOmh1Pbl
J/Wh0rizeO3KfLyAObB7t/SLlPQTv/WOjrKBAlPE+VVwBIpYkiEb77RdzZ1o8UPO0u8i4zmCYedh
DW/XTS3YIKkyOxcixGoOJULcsjhnDZ/gvBXDWp9Vbp+gOxMPP9F6kt8jfJ2ubtj18J+IyTEjh1l8
8GWrb9KFOgqIIrxNasV7+jZxfQYWh4AOjg2yVnFKERbvjWZh2ArEXrzSndz2s84IFsk8fPqynYyT
byFaGwYmgXN1wu6BaJ0ae5eUKaS8/xlUwdoYV61G/Le3dolOk5H2zlWTcgtPXj0YxUHZunU9iCaT
qmaTZifFlCPhguf1fjvdw9FLNoUzWlB8FbIfOVOyvFPGuD64imDkt2Iq+wDhHGmNYp8vhk7NE7WA
br1b1OXEPsdg6bnGSOwreQ7emwF0Bq7GPLUO1HsFXiJGbM7yV04x706p2Urh4qbnds8APYQ9bbQv
e82IbkYGdhGmDFRsDlxPzZ4OgdrW9TFeybwFmW+8BZO/Tt8MeKJ6wfBKX2bG4gzbBS87Z6J61nRO
nwjfUB0PlNNEwCWm9kLarCM8Imp0DYD53DNqAdB2FjA89Px4vJx1nCpNpmY8Qiz8z3kaBWg8CK04
d33AblnhYNmEXG+zw3zDAdcTxe7/jwd4gO6RWCyWtbrsoYYUIzOlv+mzm4uA+B7U1ldr4djoegvp
8bz6vJPoV1QXex45AZIjhzIIZhsElNPF9zIJKiqHZwdxiGaWfbQg3hKRXuxhZ/hlSgTSO0GcqopG
RFsTzO7AIJEYNMsZD/p3prGP1r+BOCt4kbCgRGyPJKdOGQiJ/HiYBY2erqN0W5IG7enyfgrgJGGl
gLxDeBst+XWg5SEInHaw2LpANxAK5sgZKnGoTjofKFqR2iKDglE0vJ0o1NVjtTMsZAnYSycKVrot
b+5iTl0XbTKvalZJTHzZyw7LWXnC888ZUtA1071Fv44Jce3laHNy+3BCSr88ch3D5aDMLGHhNLTb
9klB0fqwbyAnBZCH3br4CGPMLEUrJwQSOoFDyAKZ80YqpxIYBm0DIkmIFVNFNhYpS9uhudqJl9Y9
RDva+h1grmEU5DkJwBbllvfKk+GudbO8gDYCrfy9+Hw+WtntMBd09Q++vfPSjC2LUdQEFmBXALiz
z28g2QJYoxcPltBul7LAzsk17z8GdP3Y9azSRf9NcDoRDx+PmMkrSHXyeLbdhBAorHNRlpIuZr7R
dzKzTVcy/R4VhB2kDHzl39EbbMSKmfoshsW0K1FbD4gsRet+Tt6X3prZ+fFuBRGbF3O7iwVdhQjy
EaMAIJyqbHD8I09+ocGL9XdY38EQtePEgjnxV/VeM2yQUTpA1+RlnSkfiZEz1fDDRKnTOGJXfbNS
LNDBQj5czqqXUwVDoYWjhWpO/ln4YUYbjLFgYSaXV0ezkj+8XksRT7jTBhWvYi0aw6lto/nmx6Zy
XQk4ZGKlwKqSltNblrskW/pPAXeey13Di59yGa30+5Gf6NzF0Wp0BCRcSPdGPKlxJU8COIyE7nFX
FoulIJuG3eVVZbb+0LIk+ao0YF8d28RVsOlnIo7LnGds8w7bschp33BZxWKbC5fWKZEJDUejnIaj
yQ1RfNWa2Dx81Qupt/RC5fOLte1RSvzq2TgZ5sKWDNqGjytKQGLY1sHN864AjCWKPNSup36SUYCw
YrOo19YFyMrSIH925wjCLmJkqqHuCtCfCjMiGtOz5CF5p5s5WebIQzJcPM++7IAJM0FNA23tOeV7
wGwXkiyd0OQD18qOdS5K1HGEMRpwnz8932Ag7j3VF/NOhetGipQKXEKpyPX5nZPgRw6UFnKmkJR7
Y9SifrwTLj4+qTUn1VMeR5AqK2Ts4KQtasm1gi9eApQh9sPpHDg8wElRiMbwb86CHL8Ya/ayRoJK
lx80HOoTjDKnUuVyVDOF9ifX5Yw3PAm8SvCKhWn/RDKx8O3HXEG/kLaP4ztpuduBpmbntmLNGAl/
Ihiaaa0pWB/F/PjTXkFQVPefivsx4dklMW1nGuNTJf5UBZp69gl3hipsiaMWqko4OL9W9uf6KL7Q
obez7H/3Ws0IDeSQzbVN6kPR98S27ziZcGqIx1wbCIWTVDepP4E4cEGFbjAnz69CDacyjpHkfhgk
f5KoQftLDQicTT4JZpZYaeh2iknjNssX26VBn56s5Yegu1nlDkKpBUoH+bo72HZA1W84z3GbJQi5
kkI5ka88BhQlL224cVC3VJkVTEgJIO4FN31d5esGBogaL27SWRKwsIDvhs0163Dhw7rr4THhg+Uw
vwOkB0W1pUIM5GXn4JMIL6K7Hzdq12m9p1i+rjMM4uUOwIgzvghzvY3P2cB4/PClrKFAftXRgBlD
wtunstGsf5uK9uS7PKZlDjZkhR0/1Fg6ukl5hfoJa8ozw0oNA2oHZW+Dx7ZDOPexC2SIhsFMoTPe
eMnltwuurYew28PC5f2HiOyyxlWbXfxde+3oS4KhlE7J7zYXyrnJpNuYAqgz86E1g/lQaWuXRPYs
lJ5jUh6/tyYPBbU6oOdcYHpXCA5DEYG36KxBkJhONw9Yrf0dsMlmJo3GvfJ6aUxSnWPAsamxMxzo
yPSJuL5g+ezvChuIHpOby60zGH8R/Eh3qSOSmGdf22g0aXVuryF4Cd8K4rHoyPk9TY3k6j1TlzW5
CQdJ6QCYwk4G0VjXGo/tDngpUtnGxRV1mIBoHllRRowPHOQfPhhjNOqaMwqiXMtfF67lR/Vce88w
sQElkKREUOEZn8qEPDmBSemmpngdEZwSj8fgwb4alaf4zDLp1vpH4/SJNu5JDBiz+I7C8s/FNea5
gXq49iN5u+XjmWrAmO1FWK+C7p5qTILBiy3XV7oA1AYoWsPRXbz4PtnwovKnQTX7fx12sk+KixkQ
f2OOaN3UvwmyhEGv5PV3IhNTwsKpp4rJvjBsGUM+PTs1EOe38PUPvBvZpKno5XgecRw+rebCWlz2
gOrPgCH4KmRuQWhYqd7AjOhpe1I5oyKnuZRrIz2i81em3B8RIKL7INTlN/lsbLLIyem+UV+F4fsD
gLxgZ6UTZBB4GcjTS1p7cpKZi+OW4emtf9mIS4JeFbIsMuYFVG2Po+bc6/W8K30HTUvt3NpgQbYl
/dD5egz5ScgMS0iwmedW8ZI3jOhw6idBVCMkgHTIpbbJPdU5kko9Gik/Z7cEdol9Rr45bVNULR9t
o28rboEpJPCFNsYMR9qrXoZWdlsKgoRR2KTC0OYY/exciGxw9BPnQ0YZaEc02KWdfTBZiKb362H3
ZWiSeRIQ5iGLXhHAvvcxyK8rDh8OZQz5Q37dUIsEtCgAE+ZDoQwx8/VVY0eOduanqZX6TSoEHXJP
ao9/Hy5rkT20bLK5kQrDZZ4PLGub9yYUvyWC+VgOPCZz5pRnipkKkRrpuJiO4q2hsoy9sBNCB7FT
74UQYljAskl1BcwUDilF61fW4hJtH2oWJ2yWteR1AAfRHpebW17LvCdG3cyPreggtX1Bt8AmNiLq
5+iNq9gR0dYyLfojyYZUH2vzWfftObRWeucE7wDeqYQO7ycHWmy+UKImzBxMrSvKfoRsZd7+kjWW
ItX70GAvTLCcpkbDJgTM8++Mg57AqIMI4+l5627Vgrf4kiksnpuLhMw54SlefI6k53/aNsIVxPKJ
bAQFzB0H4uqEif9sZcwyxamw+kjo9b8aJEj3oLSsyfQgIL4EjbtA3ncnW1386pe6WMdYA3VEDgrq
pedJ5glysAkmpb2ISrHFD3mZcOKNQBtKw4u6xPqUX0UO3tRUkpUxnu+UjuMbihSYqLeO29aBtzZt
snnZJy9NZAJlVlcXjoTOtmaGCZHyWUa5F9Ndeg9zY7Ez+vqVvyU/wcgDCjitNp7fsTBVoLEV8NFj
P8XsvKJl3Rh6qEnFm1O6m5Lu9gxiGOiTrjeTfgJBZ8XvDqL/bNpdml0OwwH7VGZ9/jmgtGWU/LNt
7YLzAF01TlIRxbIJKj+Al2xbsRT/HN2+FUcI4JhBnHIqX3JZp++2nmrNpz49Sfqxxl15ZKo9B0PW
Qx1gZsL35PYr4NuDrwAlMENYJu4Z8hGBgSTXg/dJa6LatibyC/lnQpLX2pV9md4dlsfHZdTo9Xla
ZTe8TNXm5BJ/+JalPT+bf0DTMO+8VS+LxPtS/HGlhkRHjRYkUTGwiz/5MxrB7R5BsWXfpLYso8xt
z0dftnRKGPAQMDRhiNAK2phBADZzL+YOCa6QYhJTWjXzWipaZ1ltRKycK4dXEbn+Sud7xJW03Xcz
Ghm62len72hh+qGTuikJQ6YOdPyENRnaC8NtDluH8IElyed2PwMrMu37RPb2LyP9jKV0GfYHgiaI
QFKZksx7yR82IxNksblkQQbK4VU548c/AkYLcHWsCjodKov4oGernQsPI+Gq30u+RvIw0Jnn6jyC
vLBp1swkikluxUxRYMLXVB2XvU6ofbmDIQ5va1gEH2QOGd9LY4zVhsRCfrdiJBjQUOxuOJGXJnu/
P6/KfyZ3RBNtzGympYXlECgh2LwIf4fXwxNE3mnRHLM0vlGV4bIZbEhiQH4xRBp/fMppiVcZGo3e
KWWFvhIz58MBlQn5HETN4l/5vj1743e5+BvivZSdN9zWLiFbiInDjLgK019+KJyptqHAUEbnFVU9
E81tVhdAxl00Bs9nSMpLeFj1+cLnXFF2a3I6rUY/2eZ6br9+pigxO661WYweNG+q//XIjmlng0t0
SGYogBSix3MxUZVzIXH3l1K8x+OLwzoDYmtV1tUqpAiNwa1AtrciOQLJ3eIPlKCxr8zoJUPkK+01
7Nud4ntMDZ17UUhr91IPyyOfOhJR/YZ3LhEJLDzpUHcb1rxmcRyTQ0I9b+tq1npn+StxHPIs3zY2
FQh+pt+M13UJXN1SOoypseBEMXVrj0iY9Ta6HZEMCC3vdi5dzMyMQIKxgKjLUK/TZbaPsQOVgWr0
P+xYTCzK1Dwc/iekP8mTOYcFH3Ppbn9KuABhQkBW2+66sVaLa5L1PCpyerNQv9qBGFIHljiDeS0L
QSX6xliMcff8kNDS4+VUlEcLLoeg6XozSY0E0IXNmLcn16YekkBuyBatUB45UpbWEAjHZwcGX3PC
XAIafbvAoSsJd9B7S0C+8qSkquh9nWOMEwTNfcgTOl/fGPKiIrfKCz0vej+x9HhPZ1mJalCUqtHf
KgZx2QkeGbJbOjVYNg8cgrmJ2yWDJtyP80yefEKl6ln/u9xXUuZbn3VCTwz9amWKkToqXMUK0kms
gudpWJckWwr9oEZAX88coz6xMlFmSPMQm27B7F5azH9rMlh3omLrNBwWj58uCj+ydTJ+dLZvoTIV
Km2nyjre6bl37RsaRsMg8V/CDVwe4hoDoLLngbJ3XlvKpHQKl5E935V74ufddhVVED8LG7POkAJ6
mMxzGUjYdhvjNrsdLXRhTAlb+qHLXWaCJxPtHZq31oTJvOD/gwahNeGpxcQC2lZAmcb13ApVgSFt
P4y2kkhysngzVol/m3BTJEPzfJfrJ7xRai8k95kntarEe/ppeqWsH6tSCzFptOLsob/OzsvrWEiZ
myRExpxUfJH6FESArpfD2c/SLU2KZKqams7CsbIXUTSW3tkEbcKeYaVaHkZeoaPYGZHl9tBBpjre
mQ6TrV/2yUK0n/h761/GYFW23/go5LhOl4+CEqEN3xefI7jKFjoghqVDyovQqWp3aGG2rTn/GuFz
vtdG2JSUNyirJGQL4aqtKuu5uMtVPhsCOyBYU/whyOzYk6S+ydZzLGF7jfJuOO0MvJCYFoZ4bo/P
dgc8hTidhojslTTbF03O6AEgWqICQEcIbICkH4V2MuLUDxx4uon9PsSSVjiaIxYRyLOMQbafuZLO
KA/2jpvSHP3ORJRrVyQn4KYYBwKFxPT4QdbSZh5epbLHmDiw/ka+UIvV3NjIGZKnafMmzo49r7zZ
SjWo1xjknu9NAS1pYmdhKi1DRcWp91BGTi+6WLN4fTuJESPePOl3KDmNQHWoNxIkc1CVFdLc7iVt
o3nNU4mZZTPq816fi4axfecXdys2i7saRy8G5PkQ8g2D3eavO1ef3E54qIcTXDRfc022l8XDHaIv
ghH6TbRZchT7muaf4zz/0bM2KFqD53G6l5AQ8OS8Bzg7HjKLFpNDNtWCoDHl95aqo9XHSvuvrNql
nYcagC7BeYy9Wpm7V2vFjin0q/weVfQmiHgh8TnSFoFq0gXX7J4yKiGnoeWc6/YbgFolVaW8WKLd
MLI/EEAS05+I2GyWbqfk6iedXO+E4HGd/12ivcEAC038/nIzUEdrE+aPMcsOHXD/LJyl00fCAfJe
EmMBx8MQbDmlB26dkMwFYVYe95z6UNSMZIl9qAK/BNtk8QYGH2vutLzyEg7dPynE1J+rAqnXimaD
46b9NDKf//ommAxOUI43r7tzZWp0ktumH+2ThSO54HE+zIC/g0NdynFp5LF1U36isqQF6Q4+uG83
J1rH9VH7yFONst7qYbOVG1kA1VvUxpXuLMXC9Ae3LHc6Cc/Bzmt11kbbXKZu/dGpXMEDgsuf3Xfn
O+fFe+mMfKe8k7c4P8/vnaCo9p4Tqp9EZ5Y7ltp/sU8SwmaBChJ/XFoJqq26T79PJEXNq4omWP7p
c9ShQunPTUBscOq2F1bBbgoHa9TVV/IJAQh0jBBt2swLdQVo5COdZKwRSdU5Zv5PeQWlidH0Kv7K
EDYBJTCFX4W8wZf4tyvQRObK2MAtUAi9OHUWqR4Iv0R1tV01WX1J4jta57Q9x9apmRF3YQRVSItF
bKkAAAbgtJBC83qnT9H5+knHskOy7Im4csckOGR50T9YJxG2J0Z35Obd6KgVOIGbQmVOHwoyXeUP
imCg54lIFqxl8llfssLET2U5HUEnF29oN7npd5mFvPItJPWBcnbg2unwXNfjRNq2vv4pRMopbjf3
OX0Fy1MAODAaOifNciAR/2F6vLfacvYjUy4jsgt16vlaL0c1SAnunemxf4+foAer9AJf0/Pygha4
j+/qor8jhryi5Wk/Ok8b+4BqxhJSb4LsTyc/2ZaBZAlWanT04SqsPzuwoZ3DGiSn/OzA0Ipj81p2
7PDxQ3+eVU1wUGik0U2WlxH26KLxHqeq6uR4nDAUY/1V/TBkiba7S1cfi5LiIZ5VQnhIWnZtQJC5
FY1iJjafBKJEnowZDfXeKogPYpP8G9wcbqfrj4cJQKrYwkfgsmURrjb/ARUPM3c92tSXJ/iHxHba
/fWQCNw2ygRYtcT1DIGgPmSVzfBkGwoUZ7QGGlbAkD5pJH4x1qeZ+8tufy3KxBFIxClunq8Rqv4M
kPK8UY8P6/rILt4YH9hjvAyu3rf5fgINa7yI+ngzNsXO1VmJ7YecsHUR+AiypHtsQmCTuJt4G+DS
GjF+w4XwRVvnjbvtyql4IoFv3gm1/znHAL7T6tLvVMI6YxF+T8WOgG2hMxNYXrWng7ZIJI8C7phi
QSusKctcA1nZhRewJOfbwnNO4IvaBeERVORf1Po13i3l61dg47QqwWdFs/sI1l4VcRmHFCb7ENTG
UUxebFsi4kwTyqqAaPq/Ggad394el+RqeSq3AtFWQEcVIibQEOY4UwRieKqfelD1HZJcKZdg61cb
x1hJsg8EnCBBJuZOwrQV1VuWGzD8wl1eBUI7/ydv58XVzYRWg6kNjMGQ9A/bhX1f0My5PuSVMV2c
qPYp8472HA6ofHGj1WgfJF1F5dQ097csrvBR+RyFdXMhsKwMU8DziFmXxNE4RXDel2ix0emzYD50
os6AnNDNEC0ox3vUi5nwxx9NFUz0FGawyz1gbXPBaYL2YfVGobM/mU2J6UyH7g1SHLW6tyY5hnD0
CVMboCu2YL4ugAkqKGECkOFnfgCVMjHTwnWsRHI09Sg9GjCGsrrywIH/a/VIx4HMcpELkhBh+som
WA4Q5+0zCWvwqBp8d+S47s7BO8LzsiA0HHuolXcanzc8BATosX8Gg6soIq1yyulklaPnE/rqQJsf
xOI7ZUfy/RKWdQ3IpAjcvCbR3kKFeXIMvAy5HxQZg++azJTuSdHMZ351xnl9cUo9GIiPqCD2JeVx
mm5KTheozE5Zt5l7PahPQqRUUapva0HfmrbUCljW9INHhBns6g736eh3l5iTHUpe1dJ51K/KfOoH
GP8acbIHOCqjDIykg92RxrwNYLz7EpenrDtq1kgNJTqG+rsMVVxGOSVhrMQwY7JJbt2tNwzgSJ93
XKHO+Q8RaFeko6/VNkLTT8lW1cwhL9t4G4CoE0urxPBnOeQlQRI7idHmuMI1MS5LyczEiotTIZeX
+pcvl3JUBjbZUwqFsDZPOxrBr9h7wfLseEmZa2uvayyBfprGmmkMtFtox4CsEn1cR1qN0EOVngeN
tD7ap4VZKcS5QhnRbzIsy0R6xTtbvVfTK86Hy6fC39Uko7RMt1OQd1w2WYMVedCeEaP4FLmPwC+X
mCadpx2FDP3j6i+I2u1xpMNeS5NUuYsjltCigrLwjuy0SP2SOvHRsPBxi6+wduLicluAtZZ8+y/P
jPKafN/YcRtxpCHnXZLLb5ceQJ4YM+qHiinbcVnK7OeUpdY8sIftGGJdVd7Bc71E8eKCMXuvhM6B
DmNRVmDFEO0nzFw5TZHY8OmWNnMBq7cUm+tYDanaPLRbTCrcq3DTUmG/ZfYVGaRuESnpzPRiZ3SD
4j5Io70FxhYmpXicJJXWT1rVkeaHzFvml/4j4ItGjb0f8fdlIRBMi8pe0+Pj1Tpnx9s0otsoszd2
z4edvFmo5LBmeoqB4SIXhL7gw3NMGRx/W9O1jndGp4igxomiMY8Ee78TEz2XqixC8P/clApfjnpD
LPngw9fjVY7Xmvha3eNKew1rQqO76+NlL2hxsGshmzGLvTQWATc1ya9tm+5HnymordjzsbpMjdZ9
l6vrIJAfL+eqAu7brkoibRuzX9HMR8toasKe2RZu2j2PljYu4hkPUg1axLCSqrhkLxQMCnSXt41Y
J6zuFomW9snbABc8FY1sjV79Et3V+v49RTrDuPS8w4HUpFcBS5r5nJMCheSEn7Pb+xMdEjTRyuDa
YlciMv0nK7KLuEGF/5IBCo10ESAo2dIBHvRFROBItPDwIgCpXxnqCuc07uA0C79RTbFVSy00SMLd
IzrZ5ZY+jCnYrayu/6o92ya9graE3qn2eqSBqyCjxuMxr3iNYUQSaaD+7NyohRdJvk7TAZ1peGYT
PjkPxdKuCKS0UV4YhlrYPijs1Nvb/9loUGppgIibLKGAO8VumAw++FFr5IRdP46vqSptNtGVpa0W
RtTR2wQg96EBbw6KF5Gq4nCsb73HxGay1u1ix0TBW/dA5G54P/yLXkUvX4+Qm/5I+jwJc7CP0Ocn
7vE+5NPsE+FycuSsJET+zBoKRtIhLX9SA/WmFSWBJ4DAdGacdh5qcZ08NtkjD0ijc50TqG0awcnM
NNrv/7vsoPBrI6kJHNKLCI0UUdZ3clSqv6O8HyLNQrFXYVks4uwFytJUdqaEMvzlFG5Tqnr/4C0B
1slmxQcWyxN5jMRACcYgcW1KRAWVdvPkGoM4Hf8V9+5j8MGIA7zpfXBPLMc08FTavYbBo2fmfU5U
e6cdpwi/kNujIoY0k0vRT3glrINokQhPtS2Jp93zvurcAz9IRlFJteD8qU4D8jCfhKGYG/qXEEG3
vLg93wWQdR+EIRgEMQiD13K7IEcCml6lwfnQhGkn9No74mq2uZsknre9TUHdiq936YgE5/c0fNOi
dNuUj3HjcSO3H6jpalmi3rAygCupUQkzHFIsdmv4RFS19y7iJFAAhHOnYSYZNtJ2PjTtKif3cabG
S6sCciKXoqFemZ4Y7NdVN1IjScaOtTGd9at8DYFxgjkx/AOozHv1soxXi6mk3eWvuTjTFZAXpHXb
INcXgQni5ejj787K+kMgLC0Qt6KD0rWrPXAeciLlc/S1IMq76JaueSC5flON3J2c2BAnjmyjG7ha
nEfzOfHBelZLVyk5CX5d2Dr9wbH4KEHPyDLBgBKhlR/YSRzduDo542HzYUHu+ZZZdp+PXfbctAGg
812aTDL2w8TpghecogVbOSzdUzY9deYTIlbIdbF/p3eTZp/iori9hlK5tubuFnoUXX8jzLtpdDGk
SP5z4fTUaClndhJ6IdfsFU7Mbi1i6Ya6u5K4iJoAYCicWynGg433T/j0suUYYTVajy9INj2WQIbl
475hU4rqawr8kk73ZDdr1Q69vW4L5OTPxGXa07y43UJ0Wly4JOXnbtA+izN8o0zLP1AtwcNRUkcm
j+VzEQ2V8tEok/6dx0ugDw9Ho0gdg/lFfHAPt6ovH8ZTK/S7qdxGfTDI+zwlCI3/YpZkPh4YFMBU
uoWkbUhQqacKfEt/gG4JEOwRPzptqPpUbXUF+TUWbzR+CgWqB8diTlXDs/RB8wduL4YkSyrBwRlR
Q88xEpRNyw3AqgBzvwXnPIoxk2mKCZxi9iWOywUgbxZw6PC7W7lHpy+8ccZfjM3aE3ItkIZi5Pvu
ioDiH+8IqgdM3gp6NjOdb6zSGCOsD5AbF2Otx6cV1mZTUriR5KOLbnTwk4rHu5x+5gJnRJr5z4U8
vdy4cQag+FsnPLno4NQ8m72f4u8vTfTm/B7ukhNjseQl67s6C6SBpyxvvCt+1RA6HFpE5ISUJGsu
A6KR+X/PSeX5O16o+dvyxwGFuGlMgA/tHrmwwwTrjcj/1D5t7ZDueKkNv0DlhEKc80WqLYYumpI2
GKMKzAxxSJBzXTlT9jpKF2yIB1Hi7e59uLz75LM1hTM1kwqyPI8we+G/7IigabBtFjkoBdwXTpzJ
3Pu3zMcFDOualLj3shE6oihXq8N+z70lpX1Q0HQ4a+elo4MsGuDnUHeGZrtUOUGrRH+I/moItEp4
xhow6lKn93cCaLITDEjRs5dE59oas8lFJmVTA37uuOXXH51HT61EEjjuojSmOPrYOiPZy0RBKbVI
APe9FYbp6K15SM/acEMMgjCLSMPKqJiJ2zVi8fGcvTA8oBZsKvbz1I2onXHd+ZDzPurICF1j4O52
/Y9wpIm1p8XH21mCCn5YLW/8u9pjux67yLocszuQAo88qmf8VHqGQX1WGXUOJot5RbU57Zq4gHpb
pt7ZRbrvCRK3xaRJEikjWZULxQjaVcsMMtKpcImxkNjWesMeF/wHAFd4PyZ4Fa6KIXWFWHzovkd6
sDKSsqhCZP9tekUgbLPPtt9RxMr0/8A0ZpHvpgrl6YV1YX7sygspKVtlQ4W23HsTSqHPUzh5tUve
p4hv8mj1GJ6HWJEm9NSnyoObsuqj2LoasLEftB9Ux62Ecs9h9+yvK1zhlDUShN17uWCjDVp+OLye
YoeWraG1VgtzrhcPbRGPn184lSaewZ/mnwgSWXe55XxN/h0F2sY1udti6lZ653LtDGAWpjhaZglk
RQCT1dE8gBlewEsKcZWqyJkklZiMAsnEMQFdT0upjXmn/5xPehkwGHitpKbPcRW9/werpaUDz2e8
ROfQCNIA+ItTEhLd2Myij0LDITmUyRPUFFrFpsS+XhNbkO7Oo+Jm8UfqVfuD47LUi99ZGJi8Y9+W
2npRIXn8OHbxVoju3L+vVG2S/F+jDZnltvrlakDONZh6lAJGX2LShA6CvtI9OdoUEV60qA9c5RM9
MAmWqJhBs55+R29P+qaOj/eFi7fqFGLp4O58BhdZ/OFglQoxHHx2DG7kbOgtWz5tb2zOu3xkNe1/
INXsBSCvE8yncv0GXhYjq36LmpBQ5Rn1VI6HGFZQVHZZsEq34NzeqhE4t4VkgIy6MLHl0D3s0QnG
QT7hBhLzLEF0QRsthwdtFNUfziD0z62u7RPb2lJgpMHhG6rt9KkUsbyo94r2kaz2bPtLC+rkQ7S8
Uk87n59s2XxTfg8J0Xtvm435yYsk8Fr4bi1Gkv2WghAHDdkxdFDpfh21AGE/r80QXGlA/MSbbd3N
sUNScFaCAZIHF+M4y7m1kyCkS//QKIwyl3KuelG99fKLs+tkTonCj51ROUxB9fHUscbiIuk7EOwT
l1TVGrgDwq8kznCgQ8ptdUn6e+kUAHmnN/gOW70gnqwQzvN5QzSTuhC9eJ7M+47dyValynfLYuAi
1F9xWpnEu++LIDLZQceSysFGaTzLYbWzK8vrhEe/xhwmyg6z7KuJAqvOuRr2d1gAqsWo2zzLbESV
S2Dnhp3D4pitxEw79ZEt//mePR4e67vY5ioUDiJjDuU507TDYyzQ0uNDOGYQwkvZpwFziG4gCbc/
XiNqPdqNGg7f59GcOXYx13FZMmHtHl1nN//sNRhKVkiz/GxhG5FVLcDMTsRXXk5UszxsGBr63uGa
kWTcyP+kZY/2OtU7CA+DpimhwSYk0dbUSsfu/6tvmQxmGVRwEcx3MhocHKg2QxejdRorkDljm42t
KPTomSv+VkQWhWLLIHaYh7HPUi+M5GjC3PrbEzIkfegoBPdkkWzMPoQBZXdq9dfwTa98fZ8AnN07
EOOd774610fwDj0zbnPRorupARLwCarovmZfh6pcp2ndIU8kY2tQm7C8esBhQc3uJ/l1FPPHx7KD
9LmSkm+mUIezQgGYMr27+PsrY/bUvrzRtuiZSK4E3U9Ztt5ZX71bA8UWvT57fl+CmzpFbgs5OhTb
j5/lL7ckvdTT/QqP+Ej68hmeMSpW4HGp6qcLu/Ngud6Mbu94BLYCMZA4lwQiDzeKkJDUBNfP12Yx
IpYjVU7mPKTLdHyJGN+izG8TbZY2eupKTSanHQxeRS9zxN4XP/QWqNT5HKQx8dzf1hSP4NZEfuf9
0kWPM27uJxci3GPYkkCcGVyE1t5hhon1yXstjKv5auEdaIvBB+AXuAZJHnnu4jIeV9aiLULRkbWQ
D0IeLJKPbkYBRLoVfzeJTPHJIdIjZ8+AIoujrfH8sxmQXRAvBI86SDdZHFZ9Lb9Xk+GvLwteyuJG
ZBBN/CbOWqAyw3gDMGFzPwZaIxFJv0bgIvkxTUnz1xjU5kecxVXXlr/Oq3gL3Zsxohm4KPiIHzSt
5ZbeyBvgZ/CtWi/SV9aYg74bZ4VhxJb5v8j0cL4LTN4pPde07t7G/T+k/7j4Bigjb0rg+zaMfYZ5
rugg1hAQmcmQh0Hk0kn6+692w5+mMNAnI61CgYglj7k0S039q28emY+adMkHc7eRh04iNe5sucOc
vT4a8R+yD3nVhIBlEJSK3k4NxBFplF5L0BkBjoC600NBM0WZvaXquYizR7EM+TMqkAheoNwJWCxO
NhVaC38mnyPKLsmZFOdzKw+srnWBjIpfCItZlzeJQCPrcQItwIeVg2SsnHg6+halkTs+1ViWNoW3
D+IXfEn8JrMkUR7FnUr8wFtkdiVT4Tz9JzhbJdit8AQAT5D3eLCJTQpMu5kxHo/G2M8zkSspDT3C
CcvAGVaH2cM3oKiFru8ZwtRjke2XOdMSF0ZHZ7L/p2IsGPcjE8K23msNOLlARkEZqvuFV5+Q2OZu
hWWIUJoDUOjGNuhcg2/PXvyLIuQXt0HqvmVo5/5HHfLEnPEgfCDjSrtUe8EwhDVeGApR08Lzz8ir
1YbjcT38LlkiePrzxAz5hoJtJBwwi9UMcLXvh4K0G41hKvTkRaigQYAHEdc0hVjaOPXzrRuQB40z
23E4k0+fkDJP1kYcl5W9KPkekPnWajBO+zJyvl8fYsBDhjxXAXb7m0T7hwUAf78og0AMUyqnOUyB
/ON0lfUJ5cakcEPZE03N1qStG95AmrlukPSa1IRkxnvSmixSZqNI6XtimK9aKQe8ppEg2DD4Aa8q
cMhTNjbhinVf5RKPHOJ2kJhI1zQXSJV315dQrMS0EsKfqdunPaPpfdsmtI4YT7qR2Jj62IoZzkcc
zj3Nd7mYHWRMwKjqGKbcPB+SW+OMiv81FLjoPCQ2KLhcWg3T6IvnOs57gMU2uoSbpAVKEX0EX73B
R0dmE1EB7urLKMIyuPC169P5o0ZsunDo5FUOu/zs6XuDfOqpA4lQxtqo2AF864G18aK7KvwAd35J
njUVvjXE/YWb39nuJFWFGZFJbUCqFl8RDeKeBiyjbh6gMf7In+GyAGTKHTPgX5/bgEj/XkQSOU0z
QK9esrtXc9V70zFCsS1TgNntC6b0cVIS5dzwbzQSZAOB1n+brEdyaGIp7bfbenFDXH/9v3V5ow2B
csvyrz3N/LdNnzciH/4qcClhNQ6zKylJhNEmdbJ9OSBgb+S4b+Gb/N7PGuU1jZU2V4dMXTSwqan3
X0a0SWUVS2R2TPvfdZ9kxC+vPCaSJL/PEMpkvZn0U4uw2VxNCzJjIoZsz6ccCEN7o5eOLUCBQX83
ryZaUnqZXj3KqgVFfo3YsaEeijSyNRqDuBgP6UXg1URBG5CTpjaCz9WtIodGLaOfw7KbaY6+kNot
1OIThm+kDzchrdLqLfzZRqU1eAre6u1avBTnbRsRZzPiHcgX4nIbSarjCIgUDcPLcrML9i7bM0zP
88aPQQsZBfWmWcDwV6bW1GeH/VvfHmnBxv//fLjsA5mMyu4Fza6dya6GG8X+9v4cFmfuNH6JWHOr
d5ALwteq+rtAe8XR1gQzpKFcLrBUoMQNJ1eNhOz3vQAkZiSgfvIZ1pB+ovLRkZwTkwQqJeyrSf3Y
wx9xNxAjbiVlowkQrTSvdGSTNCTzj8//N0+E9q1OCxLIWYdrWwG4yWgaQZLqDgOSE83gd64BkWDQ
iE3RHuEPUOYsgYEMlukAeqMIMJhhSIZltHnpzrKRHNY64xyww130TEGV7kaBsn0PnVtu5jDK+YmH
2VvYwm+HZdRRG3EZpl7IIyef7m5jZ6GnS6axBgy6DL2kzAiBKD8J1Tfl6wQuuRxeVA/FelXRYb04
Pp5IhIH4q8ZvDKF7FZetOt8DPi+andQpjSKZ/aEuhtuG6cJ5w/XAkrF+qQ+vekdOmBNwAiEJDfuy
2Lj7tJwW+sQ87Alb0McEkjfQo8uxcKKZ76qjpAsmV3vqk8z7f+zeJ8rfNsDjM5kQp5ifHkaFmjmJ
ooxhB8yBA2mVZmNMxwL5qURavbVT5mngnYXKoYuwhvOderLDYJ61y0d12yvCaAMZ4UY+PkzZVQP3
zYUxgETv9fRCv+VuDQX1x7q71X6mcuRGCssIROSFbW6kIoEsF1YdoOjpdOMADNoB/16XLVsjrrHV
HoWOyaK1yx7MvqEiK6SLG4g6oV0MD2P44DBIJsmAXrKooCphD4yWEBzODyjb0aeiyns6LPmt1rrC
sea3LcR0VeR37GL+IBeFQxhN/RJcwvC3H5lRr0EuaMx9WRJPAsosiqT5/AYdTR6NTWS43q4s6PMt
wxspeW9WjIUTH4p59xVioJs0pJfZ1tVo9xpiWhe5MsfEB0otjVNVZ7rubArjuxEkdyrT9/MxcJCl
5to1pqIGOz2BYeRRpOupd3Atl6NQIBNwAnIbUsUmpfHqFbxlQhk54kolFKsXftGBo9pxTU5cy8u0
wOQWW4JcfIpTNQa3NY0EU1LTWaUAXvEm2m4POkogSJl+U5Ute3fc/Yt1EWLzjANIRg4YoJU9nQEB
41M7s/oH2I/Ex08caWkQrB7ZMnTYo9CwSuY3L6E7Yv6MXJy+AsHS3aPqEB06W2QKVHVs+asKMe9E
DDBI86bMVX7KTb3e1qSnpARnMDkJcOsUDK2L+Llvi7c1cq9hsiwumZi4C4Wo8H+geBy+UfDZ/nYD
mDjDNFB4262rT68rRsZG0Hb72u7y5okGpXM1ksOUl5h3pxQ2PU2NXpVWSJffDmAZYkoCif4Sfgux
4KIsumBwdTXi4yHgOWAyUoej6Tds2CvxXFbhinz17IKkQ3OwqDSMGa77a+bqhoFTVM0a44o31px2
l112iF4CCek7u5cHViSy3EnMrCx3ub0JWJYKpKWTdaksHSBhKyBjtK/GBNF5jSwqgGCdna/4CViz
oVRgH6ITqtN4i8VEBO1JmsZYvsTIM5nwRLSu/omeskP5ynUjI1llk7ijPaZ0sP0ZDi+dQamMMumC
hSNIUrSzF4eajnU200h4WVp5R//1kRWyAtO0KJTgRoPwICA+mVc/BytWE89A46yvpAaHJVQSFxD4
MesaHPJ5lEUZzJsj8kopih/Fo9yOIMxJujWzUv8oxzHzqCG7EIKOvBXMBKyBP1GjxLguW81h+QVy
YbASPvSby/+5lq+Nwsd5/BCi4RYIzczan0D9V+gCg5A9dEQQxATdFIZgcdp0kh8kN3pk8tJQdOpH
zIBE7ffvra3gCzdjidQuQFcGYg36a+6O1tDS+1YYMOjprQuj4di7splVePTsBLtkQnNSU/x6qE9t
WbxlXx1GbzsMYUYva5JCOay/Wju/xYmeA/F+EaLL9zbujoirTK0aSQ3sCayBltTnCqnfDM6pYly4
pxAtoRcKA57O6kF++omfJkDD+O2oxNS0eOi3v+RP4WbtZyrltgxfagx8NgWMWZ6UH8tH0B5b3gSJ
R9Sdva5X/fximr7iJ5IRP8K607ofwlN4p8qEN/J20QD/ctcXCV/SACRd8Jyw/x+4s1bR3ICiyUtI
rCdiOn5qDp4F+wxz3/131vBlipQZBM8rrN0yrDmGTAP1/Td6YheLtu5/qa1f7DNKtN3dFPc71l9e
z+xMD+LlnaOzYs2lyiYG/Dd7/GzrwNwl/JMaowGt3uEZZg8B4QnDYqpgpWgRn+5emBLylAG5WSOJ
nq4J4tSiORfwcsWwcowi4l+JxWH03ycWYVdMvmMe9qkFMOV2MHmZuwhkpGZKy7HgYFxHFfRT2zlc
4B78as0EtPj+GsypEoGLOdmvCYHNwH+dLpRWDE7hbhzHq/W8oLYLeV9Ral6+Zi4Iq1AFpABj/37Q
PzDCnmKtqvKvPqqADXG47Ntk7H/WSGL5T4D770vcHLoQnWzryIdLieeMZT6aDedsxl3VKH43WTRC
ub5NbEoVqI/iNcm5j92S+BCkl2jxAL7d4jYEWlsvi7I6BBEk818FfakTAUkHzzPfj46aeRjRpIgS
2T7qgCt0nHQsQSHlXML+BMivT28d1mP4kbAPR1Qtbj2IXHXVzLWfgPHCI4nj5Bbb7bYXStmTd0/2
tTUiOlyToQDqUvwrt1Mw49znyRYtlVwlJh4PTB/4BuXggI7ob18KOl//c09o++yrX+zzL/qeOV8D
AeQrsFkYa4o6xBjUYZLOMmGXgeP8I4rD08l2vJGB0hQRGG+u0P8LSxyV3TZ8l7mXuZhPSI6ps/84
VfBivr+lbR0uBzuWPawuG0qp8JvZyr9bKg9SLGc2Q7dh63GwLEQY3TEyBUR5nBMoFZdwbTS4Wghp
LrdEqhTQWJubt4WQytLc0dX0B+Pjl6dKj8QBXvb+6MAwb/rwMikTesjT7P359Cz8a6XE5ftpJM/W
Nu2M3E8I9kZvyILQvU6TuwuRQQmCy+mYonk0nUWfMZEQzmkp5kqQC/rxz4jlQRSPKpOPA2x3lN3m
DaXtj3aDI42r3KZWyOUSC0G7XC7a5UQhabI3PQMAvreMZDvVjt2OvTAmwycbtfZLMLVgkE/ieaHg
EJWKq2CoeVscqLBu6TDZ5oCMEp8B0yNKaVDYWAhO66gU7HPn5RMjaPfkxmT4ncaWVk3EVYjjSSMw
2IyzDWMQSyuAglu+Tejr+gP/oybVi+cVKM7rS7MMLdZzDiyBT52uSESAbnKRj2RWsY4qVdUlp0nk
4nSN75D/i8Zz5vo14UVPGTUueMYs1OH5PmV6qA3o3lBtSzvLxRaAaYzSEOrf8QUbtARqYPEDTcZ6
fk45m2zN3MGrKs5b8zwarNMKxcQvrIHyMMixdp/bomkd3quo8BTiIOx3HtzQvweQwXsgN8o64Qh0
TJxUBa3SQCYB/Ga0C7dX6M3tp1hmlJEOZPZiDYHcn+hE3SUtl8LykRbfizce5Pm6xDG9fv0fdZ+W
LMYSUzZi//MrN1U8itmgZi5szbS7wOQMGextr5edB2g/wr5WpmisyhV7jDyXagd8tzgs9dfGh/dD
dN4ho0zyi1IfKVhcZw34D5I/xtZ0bEqex+qsAnSASgRq+dTynJpX3mqjePgTw7qEcVfbdVxPr9RC
fwovds58+WOqBIRgpDY1BBseqUU+wefUL5IUW30YSDNKZ2zCAyuCM2cPdK+K+dgQQDib3pqlE18V
7EFRx/c1tv2r/nnJW9A0uytE4FMg/WWvrUiPDsmerj5CgebHrNZ+7YZWKkqLdmwsNCqscffXUINX
J5tEeNbeLi7a1PrU/C7Xza+G0uWXxKWHIYLafMcNNPrr5+ITDfb6Jrwk7Uqn4T9xPmyghn3Suowr
IkjMAtOSccJLTvWRt0l5VqTbkvPxPg2NnIfgoQcf0Gn/A6OhOBrTcDCfzcYcz9or0S8JaiwMElfi
AKRxNMYh54WgoCTzvpyN79TZ8s8XafXYWardpUHh40MpdUpbhBD4R1T9mFGS4/o4afd/2I1uEmYN
aZc+PPcfU2knabfQDVkN8zcV49V9+RuoHNPzdDA0eRhJxarPxC38NCPnW+KXW5Z9oHM8fZVdqhtM
bgqDFm1fYT6S6wC9EZu7wRODao9JdQxIP0uRbx87qhfAYRnI3B3P4/oEh/BDSssHudFRr7T4SVzA
6bxf9m+ru/KFpLiwG/qVINt2TAtpU5lJYvhUyhfthbKZSIAZ1UO5TAHwKHCkWvFYVZ/GCiuy+D0R
dcE5FDVajzUFltlTddyf3qETQg7TASCbAPTFgYpFDN7YAa+8WZFKIa8ycVc/SEa6Wr+kBS6Xkmuj
rONpBx5vbg1MW6/YpGsPQC8Rqc2YI1fpFq9cS57HMpc97IoJIm3wm9SFG4gOuO2h8K6xhHiwTerA
jIV82y7LzmnzxcU0LKvinVAEb934ftF3zmt+rci2w0xt7NMzb7Ll3OSSoYsVxXcz4AFW00NgUb+t
YFBRmKiOUtkwJDxGoJwbkTVnN+WRJr5lss2qo3T83fRCTEmR0eno6F9VZorMasiOz18rxsnbV65/
s7AChnR73D/kkch2lBKzmOy+4FZmyyKnBRDFtUONMhVSPPR8me4OvTvFNnaRC7eKfmB+6eqYIbDu
F8aj4KnafmMsvSfJAI3DH2l82YN98Q9zQ0H1DZliEIhS/e5DDwVMcnZVArYLatC1Jid2U7a0DTin
yhCGcTPanDtZdvC8MZ3eQSBQ2C/Gy7I3UL70fJqF+AGRskzWXFQgFkyTAe1ve8y8QEXQh1+n1VHv
M2uzw7nQ2LJEbpkDZ8kQId7BKgTSNgGprzNX/jov7b/OCOK7nnQj0HMSuMP32hxubCzjTfJh1oUu
bc0l8f+0+KZYD+cRukP52R7y5yicQfIg5IGzQTE50zbheztVCfXKuYl4AFoBK1IV2uq9zMBTNwKj
vI1PGaG3sowCC4fnRvAEJy/Qo7X5CXmtyHI+NI76dNXaRKq1zdUiRtWEiiv1gxVb75Gy6lCLdDIn
qguGUg1SpheRVqMNTo3wbNW8qkeqm13UppLSuvNhMOAu8gMVXBhMxfFnfXl3VTCSGW22UaXiqxaS
ffrk0+IFKLnsV5Bm7Q/jas6oa/xtYWFUS1WoQbmjMbhtFfyEonxYE5cw9VH7El0N96oGqCH4atLu
j0OX52weoa+JMmPAesJFSxNS6gWUxJ0TxWxrbPQ2eRNQI/nsRFzU+Ojh90Liqsi90OA7KzIWLLO8
WB3sOX5l5flC+ycsGZB5ajOKx7/NseHpZ3zNXKBw0A+hRWSJyXSGi+HD6ecR4b+Yr+RgigmQf+9A
4x3yhInKWmSAOlDF1bsEcsuakYnT5NPRFOwV+J1BL7S4C0bBBH+/pFipFlqfx/mFLqjY8KTUacs2
Q2yT+E1R7502CoP9752l/azFv+svWjrCma3Hz+03RqTNxh0xAmqPYaUtmUsDlKzgGrqyM2qnz0Tt
F/uhHFNoo8amdBGji88xJdmlWzXgLGtk7fOBIC4Zv0gEhfKNaR8+em0hSyHUnQHvTNn20GPbrLrF
Tqk8QNMm1UuXZahrfxbHqoHZMzgl4QGc2qTwJr//aWavelCJFObnJk7K9xUucywzBsBHWHNumbiJ
v58DhWOhTRpJtSR37LK+tmAFtDdF4JO9jGwEaUnshosZTKVFy7xt2Indo6CbnWw0sgX+a5pUUImr
20jRzq9oG7EDYAxZVKDv3CUN3rrogCSlFkyfOkB8UySUMyZ1zuI4+KGksLWt0stAsPCCZlnXaOOs
cHJ22N1GhlP7PgNLyOuvFtIuYDHSTMwFGuLNnzj0tVb1CEqB+xQMk1GFSoP/8DYUIV0GZ7SEwbMv
zCld0sLSWhxHNYrYuNLOC7NipcdESVJDlEyKJOPWqXiKBMpQqdl87vCXmrvXRp+2DpuQpe9tt6uW
UQbuxRs0awzLbcECD70Pw/14etZYwX3oeP7nOpzYDuZhISMPzzhpGSpp7ECluOiskkCpxZ4dpbgF
lrN2mg+eN4TPtbycUgXLT8NNkIMJWslDgd/h7hAmzm1LvaMxdHaU0G8bn614mxfoQgVXMVIGBqJP
IiS4oEqLWfc4a0dEXYyysKsA2R5hFzbdad3aEI5mKkSZUA8POLgf1bCdG+GymGyh2hUkLOBcJuYi
aiHpWo6Nqg8yRZXAhrmH7ANNBHhZtWRIV50B5GOT9UnuchRRGHZZDPHSC3ExOPMa/tDdXYLSv7uR
8T5MSIuu50QuMm9pBXr1OkD7fvvUoRish8w/zW4HGzhExPG0ru4JMcftgWsDbydPpgqvo62zzWsz
0siu/DcKVUgOkA7EguI5Myz4/R6RM5Ut28t9C2bOBfoDKpA7fkB0b0KnR1phGNifXGJzkpE3pySr
sI8vc7qABvken+G80eC0ZsEJQwwH+tmYkSMoSjSJiJwyeg6ttqTPgZi0vCPixGduUGzeSsyCSUrt
PtHvoU+6Ijrycxdr+tcN0LCr2reZZi640x9a8kgMUibRp35tF7+gkg+xzmGxQ98myWkSHjWtbG71
KhXIsUjuC8URXDeoGXLDL0cIPMWRv8TYEYjIoRNHonSiIfbwxj7GmE2zR4UJd5MzfCJlSmOm2pNg
WdXXILvq9eYViSPmZhDcFVVB7xfJVeHfg3WeosJ+aNtW3CbVhM/y0G0Njbe6SA4gosJ6undJtNf0
AwuBfsHG2Zo7x25r5Wrztl+i/6EnPrDaCOP75h9buCOUPnD75gkydi3h/6Dje7R7CeWHrmV//5+x
FPKgdGLm/6Td2NU6GJgkhKn6/iYZXKL7+qoNT79pqIHjaohKCd/3XS9IVbIoEziUxjATVTk7b6kl
2UGDbGQwFAD8+WpNlwjQXuOaAt3BBybZE+ZeXdUjayFfw0BwflSvahU2fE512klrIyCFwCV4bBog
idTisnCvAHP2TuIqxbYQnKJRyW9p5p+n7PqtpAGD+O0JEOCaSE+uHk3oyIKOF7vhawzrV2M9eIFW
9rcL6rcHKeG5N492OFsUOzPxUF6FsDoIR2nS0qD1dU4Bd3eF0Qi5UEfBL9Rzyo/WC56YvaPQ6JnG
iGR0U+VYczWDhkgDA15fXvp2jggMPCPu8rkuQWDuZtL37N18BKAwok3KDhv0MyU7iI5dV355uqrk
xICQI/ekVi52hcCXbz52FrPhwYKLmF8McUd/rDTuWS+WP+J3OIZZWvc0hIG3rbZrhKmAlhPs7Bbt
P3AfY9zUgeJZmm/WX728oaHVHC0wCV1xN3RkurtfYFWkZJ84uf5SJhdyePCQVeeS3kTzTLwMUxYt
Y18Q2u5rouAh5Mmn3WHP6TCHvKELEq25w0o0CuKm6lnMEbW5K9CfP3pMbzCQsqmuvUfu7splsF2W
ES8wGCHlsaPD/NwkiakUsSKQjOEiqpa5xcGEyqMnuzZCQOnmKx7TzO9NeTSlu3HSs1nY+8mw7N4V
MhB+eLP6FyUfJScKHuZYCtgZ1+aGLT8agRw+eemDbCWGnBul0OqkcIadq0CAyKrBieF8iE3VRgWK
9q9cib9jnKe98F4/2Dt3e+dJz/0nD7seZIznjFYuL8Qg2g4VUxu/mkemo9Ui2RHt2/O+AddoBH5J
vg9WrM85YUVxjnw4zCRoZ/ktysdn3S3SEGqJXl0bceuXQUSak3p+8VwCAgkDrYbdPwq0jSbLrBrn
51PtOCmhtgapLSioe6Ey1IlrEDamUfQpeIW45sZSuVJVItxm0WSjb4luheOJnNnZcXJogbMf6VNm
0wQG36s0Ob7etnXfaqTcFn2FXT5h6qFa5legPsjrNPjJ2Xs5pou1hrMPSaTe1ruzbLa++7lb5uJS
l89F/elljrASdQ+cS2/bSzhOwMlyeSG+MEYyFHaLYcXwq5TbZLS+qO4myxFyhAcKspADfZ0f18e6
yhOl5ogsiLsC7UgM40GQS9jRlXlYcBDiGMEQfumT1EItfoBey97ymr84vfSuNPBv6u7diZ3vG60K
Wq6krNxDAhi5PPrJuDw3qK9GtPdcN9hwyctJtdHqoL+mXSDCxUnJCYBqM094+srFfbJym+KyqWPU
fkcCcRvUDu+Vk5LokkdA4+BMK2aCFG0scQ0RzGgXUYkEeux34pe6l0FGon9mmTLUR74mZkK7I8wC
WsEl1mB5vpmnQF4iEYtaigfAMyKjxpB5CMOSNjz1fvoxHp+XHIRxP81RTv21W8QpHctGjroHJycd
PLAmri2kUyLP26zo58dq+qb/SB3I2/SVtzULwvVVtUk5bLMvdyqmzZwUqauWUqOVIT7tz8jn+Tts
zddNurhIHYFFAQyVra8wShVUXK6i/hNBEnqqLC3X6gZGoIJua8wOauX/3FB0CLPYlAGH/tXHwa+h
wzZURlrWlEEbhi419VEFcS4iLuDYAyM4NRe3M5zuPdi14oPgGfJuGgt5mb4FQYhhJrVawv2Dg15T
kc8KjU0xGMyiKfCr9HGsQ0JX65j1Q5yuBNibqrXeFi2HA4CG2IH0ZKECt/0KRgyBrP+WqLzOx3mB
tF4G2u6c+x5RRArzPrt+cTdjU0JZR/Wl3xlVRusoJYqXJbNRb91yvzlwZ07rlOn/BmPGXt7buMc5
ZeyrhGa9CJpFeDPVOrIj8CYrCjh99vMpZcuedBxwvX/Fvt5CcVWn2TmfnW/iMtP1DHPPamnhNZHs
cMD43nlo88+a2CiV1izK6Y9cV7V/PVP74viNn0BwwxYU3NZflTCVEh6ZJzzD/FEp/4rTGIZkAAWI
RQvD2H8ANKQ17WpoS066xGDogZKczUJsZyi6H1osMw7mFjFO6BiCAoRZZuHazKt2ABb7ANvZpgfn
QHp8OLNaNzQ2PrSiD8Iq35MArfTr6WHtFyNCjT0d6fqpjX7ACdlAuVw8F9l3scGiP2/KVnBfGAn0
2Drc/LFYOhOgQ+gsL0iJNWyJ01Ar1N6R+ta//qehCoQ+Ev4d3uhBFrR0GzE6JmiCNyuMmKkN0EC4
k0ovcD1ANhL+3m9LBhz2fT2bRIMBw2JixS8vXJrAURpALBI20D15kgCWXJe5uda7MfFz1MTUlriP
LSxaOpUjk2DRfINZKZgCMWPzzYbO79ZHX1ZOUcVyrobir2wblVR/oL9hThv9O9FMZMbPGB9RybVE
A3ZPk5h+SwteMacDiHmQEXJqKrlsqyIFGx5KVjOHW6h1SoTSuwbdfrzsabUJ9uHtcTu7/00F9sKF
U9FaOwjIoPPqCqwCSj9mB6uIIKCivZUkGntAMRypFdDKrgevO9xrSZEL8Bo4Vxx3yeB0FJPQUfsN
tXxj60z/B9wxGXp/EHVpHRcsWcHWLt27+N+xCUKjkis18tQ5cHAP5mvBAG0JJ5HpiLLQvgqR3uuK
2OHU+xUkyutp5mlRWhf2UXKBSIakjkFYSHPbHlAUIsKxEJLXk1KbwFL0OmbPw3OQ9KuEK3jMyWWR
8Kj2bjYeWcyoayYutRlxYFu1qWWnTC/vRr45bQlsVlslL99B810b850aKtiaU5QCwgl1uaiSeMdw
VgZxTwlzuiDFBLOUyQ8RQ4P7v+fcHvVE+UD7wfvqEbBQ9lXbv4R4yJicLmk5jXm9fQx9r/wE13se
0AZFEcmN5nu++mgwccjqyimxEWZZd6QInUHiOnOzkN+yfb2nET767DuX7NyX3lT4FFdFbj6jkV+Y
8nZKTTxyeERM2amSe5w1/rOufD5vq6pxCVdUrDAaJw8pp1sx5N34hqSpFzzihk1pxUP7QLd7zHnq
x5e35fStDWU3k7rCxb1lc7FBVwL3hZ0X3/4ziyEPwI3fbsxcMtcrKjqz4dnPBZIIETPhFB6Cllnw
FitaCMvxg79zjBOiIpOCRva32Nxt9hKpe9r+ad1IEx66/q1q4uBG0SSFrUlK5nRM24KMuQPnQQ44
l8cFzuH79yO+LHvUokLe8S5WFnCpPYHzs5AXnvrotnkebnLItm32YRbGWKNvV6m94xlphY7SlL1d
4wqtRr1IujRCYhmw5rAJItoIDde9/rO+AKg58UgxGdGgSDzClqxnl4a4tvB0EpbmQTicieZKHTc3
Yf9LM6yjzq8X2srYBOwjLTFLQTwTc263bpEs5djcnKA7OddgbWmbIBtIkw5+jjSXqIv0M2Au18bv
aCHlCUhWG84edMPp4GGyrMYtYgXyZ/RXHJOfdKVYZyJxesoEMGqfeRbqh5bgiftD80nWNe67lyMB
LlDbCTJJ4RROZj4cZjtnVjh7qCxLp0TxTuV3pGxrWBzidTx+ES5YhXRKf9iZNvm0oOjXS08HgMkI
M4B8S6zppkg5K9xVlMkzM9bgahj8DSjAKu5pGv8Q60sQfgg8OO2QsUXQT8TUcFu5wcuSq8PJurk1
kMMjKxuE9ZwPst9eCAZVrjQ+aFIx3Bgil3ddF6+IQVQyQrtTJDlYeaIcDPc0cc/2Ff/liIy00ldq
w9cE3lRh5WFOYpWJDN7UxNmY+dTwsYmagEtQ9RruiSpWMyECv1I4TUQ5LJBRJpAvTGAXW0D+rTPI
H1mKOEx4t/NhruMyuh4iI6xkC/39zgEvC5reCXcezP9AuCr6c9TMRgJGWAbu5eOab5uw6fBRzN9f
UyOcRECQrAl+lX9efK6qY5yqMcZx9JgeMQIdDaN3NEUaidl/rxfuOeJzT1m+eeJA89FhrTr/yXdf
7p/DfxLDXpQOtDd9DaQABtIYQL6wq5u2qtu6Z4LRv03zvozg99eed+3FbJ4MWl2+wT4eU/2dcdD2
Bi9qXcTpecmis1uumzoPeUfLR5Dj+k4lJT8X+Y3vtAmfYgPPGIxCihyX6mWGC74XB0HGQrWJ5D1y
fRwSy0W7z1v1gPgghWtx2vRwrhKPqzzOgRvMV6JOyEkip65hVCyztLLXr1ZFWanxyB0qdfJ7fVBg
sHP2z9id5Nst191Fyn3o1nKSS9tCF89fZKNJy/R97tTnkn/xvBCvufvANE5CnWqgoFgMjypOHg8e
RL/C7qyC/t8C7y7V2T6+ffA+zwFd2jhqTjDyaj0dJrPJN8+89xSKp9tKfVMMZK4Ebqc8rmHiK2h/
wNbhpr2etdX5pGkQrGrIs2A9dENpUIDVJDkRX56YRuJePaGCRMhT2OXJfAoNJAlNycTonEbi/2gw
BP3bpjPLxEAhER0Sp9wb25nU7bFVQhHp6iAgTDpKzL50os9PJ2BYGPwgzf1bYR9bCLr62gEJW+VE
Z4cbGswgqGoFZat18oW0G/MKvFZ9gE/TRVPfg5EEq9WqGg6ZbOM57DWoNzKPg1D5g/9cpTuIcXXk
ZlGu9BD7sL+InmaccJMlYaF7j8NBvxhbmzuYJWH9EdZJjSZnghM0j2vs3VYy5nbok3cz870jmWZY
b75V6CfJ5+UFWPbWKcHQULL5rXcU0mT3VNarGapK1VFRnF1dlX29/A8usQIy58d3pAp45T4oXgjN
V6Vzsy4yX5cj7D1jZXqVcsDmZmT0Gr4g2mbNbbLi6yspmdlH+dcaefGLY/IjClXJYZyEpX33awPb
qlwAeTEZoZXLWbszOSv0bHCKxFO0ciktSd2k3XYbFdbQp4OqDj5t4CCsSqWtQFK63Cb1tvSwW+R4
wT2TOpSmYnOl1lKn5TfzrPBwDXAZJ6svhpoM9X9tmpnd6GOpyRiZ9oXdhrXebiIWFzm924ouxJ0/
9GTBo0RdfNRTDMO91vkd7uoB2hMMzyve7TM8NOOTJvlDvKS8t1Kc677GpQOpE4yefBgvnyprmxMo
2yYwgAgJfE5G7y/Iml2sIIz0zw8ZCXuYaR0RrUgxVkXIgJ3hgQeBVFieSr1wfvU2w3QOBsT154lK
AFlea5fmvbFuJmdwQYPrfL/NkZND5lqrjhhTIoAbOR6o0wxmlQm5NUoB18mTxdV8+qDtjNDm1EgW
2dO/D0+jZrV1GXK1BbbAQfzoWaJz2QqfzGSMSXQf0RE6RkUBH+2TH9huR9QanC39UwhSYsX1+00K
RK/nNww4QGghZHaQysVeP6hU6glfqCu9hDV4W6BFfRBiFmBeIJ0gM51HZplfozOGOMy/6xdfWnJp
iiELtAFd6NFfPY3AK/fPd7t2h5Bf1fu0aUGYqXC3ZrqQd4fD9RVj+s63uPM4KTHgpdblmZ5YIVLu
estY3VxpAR0MDj6ndfYB4a04fBGM4wrL2+FlJL9NY2bjNzTOX7CCEUm8l4LywH1WLeDjjA6iXwyA
FxI0MGWioExiLzeq0TfxuD0qTJibQg9lKrfiADqYvCsL48QMecEbhB/8rWbxLEtj/g0sK1xhU0Kr
BOUl1HhC+PN7qsocROjRY/LM5wLeXqZXIaClh5iv8T04mn0mmo4Tl+JQb5XebqEd3z4h1Ad91KZE
EDew6FMUA3VjS07+H/JfO/WXbBMrMFVMoAiswFUu/RcFz707fEAVKmE8+aBLYyfLOEYXeLGF5JqK
pmUxE2yiLeV2/RRCXIS4SSULw4nXj4zQ1rJG3tu5AcGvnwoXzCbQhEtouo/ZKeWnVIzL3+noIrm5
RKDqYX2vaPOcO7tx+ults1uQqLcBYhNJIPnZ/iYjhqqW4Jy7399OPRuB+uYJjnKUfT9gX0Oro5Hp
QRSSbAdpxrlxc3+sBCtBRuIY+8TnP9vBhcNuMIv3BMKKVcUs8ycseC9BiCTZD2Bp4xIJh8JUfFK3
pqCg/dhwjN35SjcoOg0a8qx241rNsIO4H8GjBSSDyLnL7MiynatOkUeZRK4UGeitZANs9WbRfXrr
vPgFAWEu5126R+VQVwRYtKdwZ2easDB0vwJZ01bC3q52xMW5nDYBcOx6xTA7tu8jMnackaSw8moW
q6J9ag34SUd8yCadhLd9lBH4PpvtKQ79CjWyiXVkZUqwtyRXzLP+mdOS6Ysp2yeo/xZmL5+6eYi0
oPoL+k3i5zceb4NFQPjHuQKc2S0Z4HE4kgms0l72zd3vAfkJP9BuAZEOJ7zcMcOire7wnU4rwF8J
Uh+12BaTI7LK1EFQWf6e2ZhOhQS89K4CCTZQB2XuPzBelJtpxg5hSGHTlFIbfW2wyBtkXLhjJFFL
fTCkmlV8TJQqkdNDacDuzk7eGNyPbCsAF1PCCKXhwdZ18bU94jDlYCz5ugQ9RurdXy/20eE2o0YL
GB6PPe+5IAZF/7OfAoC3XS0ng9DFW5qrXRKWRMRIuyIYQr/pndCH43bUoh5ssnJcGOk8F9BDn5CW
OXWnhCwVLogHKJlUjyMX6xmKpeTu4AOJQCd5NCtScT+BiTHKDx10T2oKryTXNsyeVnhBZp5uRd3r
3RQetNulR0F8bcNG9vNlrStSmMmB+pEYoU+4nh1+UJt21ppiJ2ngX1eNRzBb9TCKjop8972HxB3u
6zuKIwAGgI1heo1Y/M5/pqmCzGevL76v453riwFtqk3WB7C1U1Q58qyvy4rxT9nSypMKtjEJUSZ/
om9LqfWBxwaXkuhv3iITNrdtniUaXRezLjJzqzFLzkl/FVCTiVm8qUgFCfHwAatCYEchSZRjFHqd
XMj7TvL8RqPAh8tyHxGzMbQEVFZQ/qIvPTyxzfvxOuDE1Ks5wnCIczG4I9sJTwzKQqG3txQkufdM
1sWFti6JeKQuFqhB9vd2S8P1wLZtx+UZuPo8QCPV3Qj3vK60QyAbWTpoQJoEHP7YSDNihSP08gRl
vexOfKe/LD/Va+C+RfIvH30oNB34mz2KNUuSNYW3bhs8390JrlDjFTdDAOirO7eviysyLC3L4Myz
geWcjAhO9Edl9UrnFAF8PqfTwjAU/aqwZVXfzgnim+UBJvwwrml/cS21nfLSvSluzCCRnU3eliOX
K6n9jxPTBVLtebjoXcVyzwJn37lfbc/U/4Yx5hcmVRi3Faez4mz9Y+NPfLNiciIEXmnNpD7Uxi+b
kBCShKJJ0oGnrZDHTQRHFvxoB7AMWDRdH9EgddTfqF3MDLwunUkbXHDzwn6LHm3bZvg17F5E3Z2c
czkXn6w3lOw/YIVRMkiYa4JX9ij7oiMT0tSWVclpA/XoN0oaxdd6vhPRUEk62Hv0534RT5qoDLzX
qXXlZsSz9HUO2Wzztu4Awr8wRWe55RPfgGXyae6e2IMtpRoiw5PDWyAkQuT/4GiLXy3RrBpuKVlA
xjTr1yOGIXjf79g1YQz/LZQuQFgrWdP6JLA0FKL/I4kR0QDYDZEpooQ5icNMsR7PHivMi0BYYSt9
T6/OoGKYjMPhyds5RS4EDU7SC6eE1yL3pfvPP4b3JqinuOoNWGnVohcb9PcvOFEXQY5uaaBd6JoT
OqGVMHqgIUUojzYHIjpiH5iTzzjOIY97wfFmxw6lORlfiUHml3BG13VoSGf57DM5Co4aScDeCWjn
hwdMisstRjarSPk5IBF8eFZHlRLYxoL102lpifDwaJGlRW2iJE7Y0WwNOXk99iTHuJo5xdBKDnVv
Op9j6x6tuIIF420W7ozfi3p0bLD1KkXPSlT+eceE4XywK6SN3iaV+Z7+4xalgGSSMsPvKfW226vo
vsltHlfvTyVPcmSbcRgYUloc/5vI95c9YmlMB1fzvOWbp8NJ42iTpH8Ib8yQbbjgHkwy5b3lE6bt
PipLr5X8g8VtNxKci3cvNM/87t1bLrJxfCZMx/7QrTmsRSuDjulutDf04mjuxup/sZPwoFHe0I/s
uhBiomL54WaR9f60r+EJmruafn0MT+wUanvGcaDIVsln6D81pxJqN8IGQUdVOi7R3WtyvuzAb77d
a9tTWrbyNYUfDSWvVagm3dA6tQcVsz8vRgTjqk8HMoswUJ9WNH6zJlJp7GioqMEZsGTKJzwMXKyq
Edjn23EG9pxfnAlp72wt9pEEyP4AhhMAT84svKkSjgfZY61VlOcZZYl2kpUScH4q+kvjpXw7D9xo
OWwnFbX366vaupbbrmz5+dUyTJoGT2LPcubg6fDiCKxRuvYCXkBrxdFliiK57C9DFFIg0SpWrEbv
jSZPYdVWsgTzB3KU7kJyfQdGR9qUUwvVLeieZTMMUmks5wLhduMNdurAxnf5Dkc97W90ue3nU4W6
N/jU+l9QmdhGaZ0cRLeJQxzLob6Nmg+jJBYKwuFgR7veCIy0i5f1uVVoubgUPiK35XsM+eAD778q
2H7bxAOePqcaa/SmN0Zo6D6sA241JCITbG2lqtCeRNOYEi3S11yQkVAkeLI7UMSTZi/GZHFxVACy
SUMyOnyfrueKJbDAT9QBNBu7pXGlXP0uAsjnJJFXHFWrUUEYLsLrtc2jTJRVS2fh4e09nwL5EYGV
fBnLfHl5wRFXl+VGMcoTSW6iyhu40D8dUv0EVVRzeGDAYhdTsdzhwOafow3wX+nIttwzYuS4V3GE
+COlDPfNcP1Rd14SBLPrH8z0qKqYtOi5I3Um8cfGMxlCpWyuaO2VpgydacIiPD6cvbgyQssylRPY
sy4fH0H6m2NXltovWNeWKw6Wcd6F1LeCgTAqNk7f8vWROSvdeq7OhEzjdL4/ZNTFO8V9HyLpKYEl
yloFesj0MPzRUnkTLgXwb7R+m4s0eec0bUtj0ZG9msgJDpu/QDJb9L+okWbwht3cA5JWd6bZTlDh
DsI6/Ays0nunMzL+oMPaJi39G3kzBBZNtkrAuZfjJOuqCSTKOrhKnJFGaBYkNKT1CL/Ij2j/OPGU
O5zp80HV2HIwsbIVPX0M01F1x5MJKMg0MDhWiNRxOGBPWrSaoRKQLI2oCVU+ttcM+QEol5fA0hhD
HxgOdoAIeqgFaRxhe26Sjh/MpLbayxY+6+jC7kHVPRHXt0dqExsWsSNaQfk9ykijSiGcXWAdoJIO
rwpOqY5JVppIAVDfXfWE7Fd1H4qipZFTccHRzlqm848nVOKd7bfensBYfoHrMDLtpksUWlgNltvw
EM74heRVIeOaA35BhviA8shiK12LfCIXDWMzYmwkhA9kXEzhMrVT8hh3VVv3aP6SwQ5wo0PCzXs3
eES8AoBqct0DMB7+zw7nKwKZPeYW0SJdhKPcdjq1kgsvY5YaE3+SVjs2bhm6QpVXOXobAbnttYFU
sE6W4juzf4M72rO67Wwbuc32T6BMSJ5hfuFJxnbY2LGCIVRn2ogNkm9gpoisk23ahiegFvuaGxLn
6xAjPRexWSDBnT8iFbQQ0SxFwJm9z/FQKRP7KtFZ5o5lzwI/lHRiH0wwCVFj7dVO5j2IKRVC/GeD
BQZr4NdPh1o4poRbrxkkT32nq4gnlM3v0owmSzO/hSm3N1mZipPcyp7d8dMOwBfn/Wf8v9Ixlbl0
YTIsw0WtNSPrTmBuiH6Bj+tyfhk0bxHYzBrQtVySe6Qiz9Ygre/xcsPfuFIdFVFtpC6D/lwSh8tH
7vNEFppTTD7RIWQqSAYmeXPsq/PSzVtfDwKzp7wU3XbxlwQhhxYg9uAPwkU0ihdN3SeFJE4UCXbr
30jOv6YPInXsF9BUarvcIKb3AwfPqDlM7JdUo2hOiJjwh9MIEyvxf2KcuwC/5eZJNZb6R0l8MHnX
9rrFCIG3HFkYXjgUhD4W/ktgqQDoaKoi4SdNyhc5p0fAJvehpHfvdmyYmqEFiBRits69xZOe0Z8f
grsd3l2KsP7uHaO1gGwutJhIs5ixtrBA2HaqaihJCIB8xRnjNkhxQPK0en/sK7f/6tkPw3WLMvfK
AGHhp9jK/db/8HmTjRQpfAyTyYVeZMFcl62JwEjwTtK6lbRnu/oZrmIoqFTCCJimYcrdXaMAlIna
1AG3cGVdq4aAcTUFCccCfuEv+zEKsFqXQvRVRc7V+EOTTpftmaugRZOH1LYS6r1eUFK0rFQbq1Px
xrNA9vcnIznqeYMoaywLVuhx+Y0ry2digQWCwSz7aK1y4r2IOqHuxucJHYwP+72Os+0LqXOc+AGw
GyVFj5a/ZPpuYUm2RYTP6D7YkWYgzqI2BTdrebgcNANIh9kd4IZDv/Bw7apL0FtRrJkWtWkxYgAa
bzkea1CER4vLJfrWI3oP5nVoN/YxzkfYMRRoGLwfudZab+TBuraHLbWYKkvzBWpEMfEg3v/DVmVS
rK2bsdMSvHtELUG0oTSU5ISbdBRRXY68PIrUkxNlYZ/Va4qFR7RI9QpI0HymtqrlE9xI/5jT7Xdk
iko1zD1N7gQU9dHEcYy6e/loSNGmeBcumg/O9XUqBFBZh+luCqlX0/O5Pl2++NYxy/NfUKakKiZD
2gU5X25n0tHJr/RIoDyLm0jnQFzpnvpt9frRyP5D/AZ4dCnfhAl/AP8lpNkYLphAYv5rlPJldRX5
iWRM7ZH5BkgLvTrsQJC0td2G9CP/Fd6F/sDXiFEwsDp5QvuXHaKm1I4UJmt+5NRL2MtOIPQ4mgqY
WVnmfaz5b1SpmPbOq8qCqXCX6a8Rlntl55jXkGiitVtl2+3jnXnTbWaSIWzgyN/KxoTdXOTnq9Gi
tFnaT+KRiSShFJZaQwUN+Q65mFi1wVkSaLzqE9RUo5hJ087IRE4Zc9RWfDXz/ORpjUmqXjrIkJto
TmadE7hQs2635Nsfxnv75lc1uk5If6QNBioe5V0VmmPn7vAKoWJFCA61xezrR9VIRNQR4Z7m1cDl
0LZWkEEvO3rWHsCSTTGhMKR00qfi8nijyYkZ0Tnphqlgfb8a7/+nAhgQM4vrN0RvaefqvT8RU5rA
rqo+Ep9ouVr1jrXzPV0/fNYoRxSJCzdx75N+11tN2XanmJGTcKfce3SgH323Yu3GbYUhcCXgrlTq
YrW/RW0ckP/Pq9mYlLE59bKkjy2N6iiqyh4QUuDf2S49ccLj/mxo1bUyEXBBtGtG7XGofmRoYvrL
YffnZNpEKQxQzBHZpR7yq/V1stzIWsoVllcckGis5T7d/Zbe3yimzHQLa4GFKdU5hhrjWKUM7dtv
6VibAJXoHIOk1RicDRLXEUgsJQZ4X4bTp2W4X17zguUnB0IP22dF3Db9kgYynU876PhEEdPKnfBQ
cRbEMmA9fyXi6nls/RAfqdCBLRdsgknaKn27vcKAkPH4kTpfthBIUOWUu/+j459bKHD2+409up5c
Tb25/YejgnCdTTsS/09mDVtlxgVAhaZS5i5z2AkQjHPzi9oDGvCZbIO6nNOV2thnTN62OI/3fwxp
w0xEUf6Gc685yFNz4mB15QGU1yYfz/3c/tLsCUGzxoJR1cMW6JwkvZMVpa/1VBn6jl75DwJtDy/H
IocYTp6cZ6k+6aTZ6uB5T+WC9Ds/366qcG5XVCEOb39gL49ziZtFYnANNRjR+CAq+myy4UVKr7b+
M6nCj3XRYteNqKBCC4LcVZQa8XGv0E8Ljfts3pfEkkGRnZrUutdwisRBBVyiKiMM3ZDYDxFr9fz5
hgERZ9wIkN3ckUz+LWE21VFUpp61P3yq3rU0ouEBKd22LErDHPX+X6Fr7iGRfPXDIOjEsVwu3+Ha
VtkceK2/7SsUhuVXXMbo5V6y1MXvfnALl3uVl5BHn+Ty2ZKFNV3OH4qBLksQDPUyfUMMhc5vxZzX
c42eLT/7+wauLu84gz4NO+YZ+H1rhb130EZ/dVAb7159+PC6vpcWV8+v4He9fFeQkaYs5ua0taOy
XxrCJ5N8qmz6QWBSR5U0OE38PhH54Bxbb8mSt5qQ9cCkg8gpz/1QefTZA1ONoCRf0K6eZlUeSCgA
24dlKwC6HdHW0tGWWexjTTUmslgNNMnkTAJMbXg4f+w3Qnuti1v9rZpY4dF7B8qMNVfwEeNGQDuL
23dJKYFEkA99bJALnboshtQ2rk5ruEXBrnZgHKWVERvRHJsO2vA1//UKNcpyZ8idMzuOnzwHsJGH
kmz+iq4dwKs38s2mtsND8t3sFSi5w0wyP62W9SEaNFDDxhbj7jE2s5dLTodukPNye4q6GSAeS54D
Z4EM/NWJPzvf7BMjYuEAqn3yUzfhWkn1qA5/WYDPPFQzI3a/R++dv/Vk7XwvKbjfCUvQprMGWI7R
CjO2CHYT1G3l8YSxW3zFK0cWflzzZnCw2Svk1aFVL1UeXcB6Dc65SaHaaR+ykJ2cOBZZifZ14yUL
hGWcObk/FpkKDrhrlsZw2Z7f5wDuU1Dep9EMjl/UNZnopg/TVYLljuSi/3IbzS6Ttttr2QWRtXmv
ltH9FHIR92lly9rrbu5X/bCmAN43zhNQKoOonJoxpo60VfC8LxgMWM6QNLGZu9v9CstL4ozlF3sC
gCqcQuj+pt+QV1dTxtZTdK8ogn0mok1SeUM5yd4aqlI2C+o0clAtWGm+wC8F3F6l6mOBu2c5Bo1f
wPzuhg+U5QmTDK4vOp7Hxya+6WjW6QXHvxA8jG8l2NFAW+Dy8CEbVUjPI5GhyD0dBnSDtKdmIKxP
o6NcTect7t480XEiULmEskrBHgJwef/OijKHQEeWqbuYfIMAK1it2KNQ0M8EX/QEY3LHi7Aqkb0O
ZXrlkKoCazlhfp3LIG9kQxF5NUF5AkS1f0XBD3f278b2Vt97zinNP93lFnXFqFP4bfPzyIEYeq5l
tVS7mDy3V8gMQuKqZv6RuwVcdFYkF3XHYh2RyQKOij7eLkIrINGQl56i19GB3AKVWjINxMv428Ho
/qBtSpzNhPo8fYyC3KqAmpHs3UVgfYGwYbwNRTr6t1jkckEXiTKom5qAaJHxNNFk7zqVIpxpLgqc
EwCtZUNPYsnlLWtR+CYy6RNa1MAOCMPtCO0EquI5SMSTwjwwWLfjXMePUDdfrJxgROSjxmrGz+IV
5/fiHDDaBVh5j4qT4BAbKDn1mUy0l1iwDqYoEN/1fq2zGDClzumPyONnQxJzLg/GhyXb3L0dHzEm
dJTeNNQFEH8boPiYIZ9dG4gqvb7kpcWdAZjlrmn3x15idmd5EyOzOhq9FXwwlz/l2ve0I+t1/rNu
Ldu4FQ8B4Y57OAyGM8wQOhag/staZBv4S+jbHigAgsyMV6VIXXM42HLBhJtA+HcZf4vAbpcsXLTt
rGTwEl3Cd2kbDScIFIvEYj6r87+VjVjp1M5018pj3B696eiCMDvXz4ahT+6QCc01FMTdFOfvIHUg
UgHAHyiUWT/L4kYBOAYal8oKavvc5rXFMn8H1Ei239LznqFGsoDME3DWmt4u7SjrSl2pRBfClmRD
DzPpMfG4GcGLbcd/R052LTXN0FfCLTXTXAozes1qr6zA0zUqtFPyql8zYGM6m41e+qCkCx2xCmQl
bHWItl3i6GBWMdbPjh+HQS179NUvaOli3wMtzJ4Y/nKZLO40HdkPsHCkW7RdP1W+6i5UdrLpYcr7
y+cTNdzEtr+py4/7//Nb0W8hmGPQW2F9Gh67ikBNCRUCmw4FWkeM0rq/3KoV4h8h8aDIoZyfPKzY
Nij1F18ngQ1WjUXAcwxQK19oAZAtZrY8USQltpGCKCVgcJJaAALtnDQFE8DhOU3yGKI67JAASzMa
6mKjzwz4klVF7NbuN3bb62MUv4n/GRap68y1tsyZfm+QUN4v267YEfeFtJONedRtmyzVtXT5mNS9
ecQaaGjWDimRdBXVPPIAkDHOet26Ehk5p84HKRhAXr+0VcTFiNA6TBvlQNHK32GRyG0lYkdep6gQ
0lELVlNkVwM1M94MpbNEpB7y728ImURYM7+Id4ohUWPtSYg89WshLBw2S4/7naBoz2KbGDVBWr60
TASH4nOTs6MoyeWESYF+2OdPshDjSBXzJDzlB7TqFLU594gCZ4qV05Fn0yBQJC0YIO1EhnlXPNm2
9zV6IB/hJ/uAMmbY6dIq2ibGU+QtAc97oSSPBBiiB4LVLs/nNeUFkvCVPuZwg/BQYTnq6cwimm3O
BHNtaoHKkKcCJbBZJ7hzxLvnlfRKdjo/q68f44l+O91pxcbzYTmvWXaJocuM+BSfad5ElxQ8qkP3
Hl73kPtSvfPg5rivFQhxzJgWV1Sq8UJOaGgIoIo7qJpSjCqtu/JP8jry1ofjpPHg3jBcKpLefsTS
DOJ0b8et0W1xQRmsgNEB+s4cB0vNd21w8IQVbkbmwToj37Ky5JTEeIAvFvUaUQx2x1N2a5JjHxtl
evEAPPntDz4VsJiunEBM9OfcXaDsAukDpsEkg6bOHDzQYEhz0N+IHEP9R0tS31fkfeHH88O6OmTw
Rvt7odrvrN1uStjI2cSMHFqzYI53wsR58+Kobh37PQSV+EQ2RCNkj0M6o+WO51wOBGkv7OsKZOTJ
qzusFezDptFCfMxIzOe9n6UCTXkwBpgBVlhGQU3bo4cHZZq/1qo76PfhPYYLjXH0d9Ko4gk7aR6p
6FmWItg+M3hSh9fesqDkgNCSz4M0Vq2Gz/QIy5ebCqBXKRbYoxbHQtz78yT0RP7BWyADLAGWyhXY
Mr3Sj6xXFYUPOQ7UStBT7a7v5zeStweGqJPvoA3M1bxnc3yb2leKv0rzy/OVxWhdy/vDfXo+Tu3Z
sen2hUkV/nlXcCJSAi4W6rq5CeG9SWAKws/oGcdA9K8kN1f9geR4W+9mTQeH8pLbx5MwxfhQH6xN
YA5T4KVF6Trfzqe9SjhEKeuAO6/dQH34up1t+vTTqgNQS3GDwOYvdbxYeiUZtdYLgjXldIn4tH0Z
xjokw6j3fQQuZtetj2aTVn5bE39mH7N/d5HsywpNQryisbgnv4XW9S6ynxEHwfytpP+rBN1SNBtQ
UZR0GdMFQoUkgpu3eFr+bAy95Ps593ooMfCjKujwBWOIz8q8JCn1sYJpuzYU+0SYxdLS6XjPXm7N
M900zxFphqHzC4zpuLEDN8bYTDBeaLeZjTiAMWKA9IGWp/osE1BKdW3g75P/HDCNPVuiszHaBh62
OO7nJn0WeRuf1lvk4MPq+s1g67xotyyCnSdYBGj3myULMmbjFlkbyK3xLcMtLyQCSLn2bAbtk/HA
uSOqE6rXgO+cTUsHGxDSAz21eR4Fl9hty489uGa1qVw//WYBc+FHeN0M+4NT1t/VJZnWJfGaVvMd
ePvTGpb1ePbgBkVoWz9tjgt7Oxp+hIjgiyTnN3rYHD61KNzntJaMwFTA0iyrrR+CBZj55GX90zSw
FX6+6mLddQx52ar14aozZrhNUOe+PRCwGufpFln7fQzVJPPedieddgjo2oCQVL7Q+frRELjM3vLB
CBAnwkIuovIk0TwRld5Tq/0KT2WL18n14EirEdj5uVQgkv9vIqPSg5rwiHR7INhZS5AHV2Rjga4e
fTNnJA5Nj5mqD0fQg0TBiH9t8Hl46RZVw/yP+Uf5093ZYodfB8CMUXupWlHC23Qog64L4gudYZju
4IMH0CI6Lwqe+K7oyDbyzC9TzfmzsfeVpSpVxcH7UH49UIFQePo085yaeAFgLyYB7Is0RGrCsj3c
wkII1GVPzg01FvlKDx+Iu5mwfv2mBVa6D1G7z3Iop05y5yco/S6hUIrI8AvwI9B6dr2I0giGpr4V
N09kVTQMaC8mEO++13lMYik5eKRqUH4gJbmkwi3q6tTf4jR8+uhsza60EhZh/1NXez1z8boaGslO
ktFRtkPq6rR9bXy3da0X1ZQvU4w7mz0k8c52o9vef8L7Xbx7DIkwwAN6xS8AfMkMUFGZXD6TJb8p
oXUP5AqaUdswa7CuvyZqk+j1LKOVfkQ6gi8l8j98nomNHMjWQOuAtzMD8ey7GnxbNXN23R1BH3FA
G769ospANHE18QFfuTkk4G+RB6MftAOvJbI7yNJLKEeB/T+oBoxqK50NXaD6rehwvYvxmtUP04Uo
pG6qsv8REkNr0cZfPaOng0YJKXf1Y23gX4HqSn9z/3M6MI03XOunGRQvWXjQyYjvKWKXmI+wJ5tm
LPeMoExgJyiTyRZaBSDQn5z31kYaufrjHZ7Z5PTF/6kWLBnDEpiEZeBfT+WSq6wvb8dxDY29ZE14
B2rLfKt9KD9655EAPO+2svTD0Qc/lkywLd7Ro5qAPNnCuumg74E3BvNvaY1UInEbrboxWGAsSlGK
y/C4Jw69rQzipNf5P+YSDB5zaRcrdQMC5fnF4PlZ9f2vOqBYDVabxzu0l/mPAHJGIGx+K9Ixe1xp
JALVINoNQrwZiQHW9KNG7n5gQkk4+wJuyda8YozJP7f/sNO7cjlCYuFUSIMoaV4RxPA6W2nA0O5J
8HBep1ejS704H37iFGl/DRBxkyE9f46ca6yi1vkWUrU10HOwKDFnm8azaQkJHfsrtA5uahvdwxEP
POtPPoJxk3i73G58rVoyZVPtUUfSSYls7qxIgTbbWWk6r0JFCUrow1UMqiMPj9RHAGowsV3VRbkt
/F8+sV0jCELn7IGi5ZMJXhdZP/+EKWZUUOSeFRI6B2bbwdz+vrS25LhyKMG64m5G8k9k/aivftaZ
x8pk8mBYuRPYAAizsI6blZREFPpeB1q2BxzcyJfykIO3y2eiB0xtB9na4+1Maj638ghQg5v5jPKu
V8s1Ew3QE4Nrm+dgTVSx0twI4o+kXAYMlWH6lMnfMHim0daXl9GlS6kG6vGl+Zdxh5V5O75c/Nua
I/VNbcwV9OMAIpsfJ9wtbeXcKu1d0o2mIArE6D4WnZylwj+8TMZvIcey5RCh9L5HtCRAqZW9aOwT
dc4S1BWI0PcSuUbrFWN8ZpgOkb6puk4S4xng8Jn+taf7niHwum3Ntp7ukBIsaIAlHaJVFasvJL2E
hviUsbphKkDMSOjwW3243OEgpyc5RzOhpwJG4C7AneQMg8HnCnD0ox6S5vcsPve9XuCCv+av2kpA
z+t/C7sOY7LoVoweg4Lzca3Jtu5kASo+zxF1RJKV0wyN51rv5gWcqYPlfMw89QNulX8U/JjZniMN
5ug2+qkl+NQv3clX5zme67AooqH30kbJQoL+9iJsxSc9K29noGIVz0kqoGxAoySAx/Lluxl2SRWt
FactJVhHNIWQjCXYjOS7DFj3bIDxDQetEww1w3pB1BZbpJ4PQLBRzyUmt0TyhgYAphTY5HVgDsWt
fBg4Lz71PVLKAYMQjyO7HB2Rv4zziXI3Kx1G+PhNRu/ipTwht9oAd++Z9Fc/NtOtBD59KZf86tBi
CgHgakPPs1Pe8gJRA7Auef3PzJiGHa2zhqE91ea/KpBRC0E6gtS+hXU/jVlnDQR9HnwXDkbf+wlm
hkIChDpdt3hezC2K3NleI4SDPU/qO1P+aNoNUExhcDn6lCHqhkEcTkfPqtpitJm5DAjYxxAD94sb
Pb53K6SDIBASWjQdCpZ0jpT2vzw64DSAXlcGemAHIsjQE8lQzMVCPypp8QeWJXoCOevSLaCdn8Z3
FMo7TqhnHQGoxzrTzYTc4J4pdl5W1Hu2Rbrim1VI10N3xFzf3s2M5/DW7dx6t6Yr9+5XMo0VsB1m
DJJZ8L6XpVgBjIXKl4s0ThhWzGHkl/qhnZO5Vvq/vDJCsLtNfJtSnKDR1kuSHva0S77wXhdOZZ8x
jtT0zx649j/nqDH+t77FedmDT9ueAFDmaTDLmVHBofYM471t/kGoHXagEwcIVdnOUt2WMt8bTH31
UMIAa4jJjJoS8HB5BXyTSmKgADBdXi0yofj8zyOop5jKGjm1SnyIySpcbVBJS355FpzD1u/K+qmP
iXImKBWSKbhPOhqtWh6mT12qdhXaMmBaP82b6xB5H9UzT/PZXW7Ry312qSjo/UDlan0lgQMc7vLW
zYjqAwnyfslyl7IcxAY4zSt6RFhcQPFEulUjR26Aoggqfu0Xq7SEYU226oGMNeM2TQxMbcQGLEqt
fnPs8Di4Bot3U4C7sDXqZLxuGa25kVO1ZlGGJT2VVcW/8SZ2o97GtgxZ/XKBAoEoBGCzTnTZZIoO
CI2HnNN0o0C5CgIxZ8uPyRuqL3PkUdWeH9T1bVX16Qyr08pyOknp+EcdeCgjHBlEm3RTYkz+jjpk
NeeBcxep9iqAnyyVym39kEcwos07aCz6Gx6pJC0Od5SBn2gykxX77L1ZMHTPoP2+ZFsXNX8sZzO5
U+1SZJLSTdgvxVvbF2pcRI03w7ZmG7v7WSNOPm1mlByJsZTieMUobnxMTi/rqWrdMvZvSUA5FF3O
g0/rx07l52F5KV50WpynKFjKO8bKSr/OUOyDsoxTdGR4K/Zg4jctew/hKzReiZfjrrJeWNY8kva8
Iu+xZngwrRYJgt4yTWC3BtPu1E4Oa18kpdjaic/qWOGGHYFd9RMXkIRXMcK+inEeiQed6TRp65Ab
aoepbCO1KJC+HxV5MrjF6c1TTNUdbAWoPQ7DxfrcmnBVeIbTDBGb3K+TdSVB4AaSRITn52fRFOLF
bIYxYRioWaNMJ/hGkN5hV4PwILsS2dKGm41WowxKjsciu+4A79XtsdJ22/mUQTZ6MdbS68l+7fWN
NKhixQXuZIyanvOEPKwW0xE8CCoi/e0rrJ07fhYLAQId6ItyKIZTVgkp1f78JpLZSLcY3XaI349X
3gtcSdT9WKnzHBivbqdJuwxqWBd942ddxWiRYp0CF9ulD+rqMgAoClW7kgnQz5suXftuEm9pivQ1
TYTuFAl2HB+IfQmRPjEZlxH5UWIg6Vlfv9SmPF1EPv3Vp07NoHBQ/gd04qL5yhAN7M4Y5VfRUjsw
2cw9UyBHQOemO6hTSg2B+U3UFAteb4vKsVV5r8CmO8TPYK+nCz4uhV4R1VziIC9skGiZFUQfnnF+
t5mBWv8TmlkHaQ/FaXgKpUZ5cHE+6kcRS/Y3srpq5nPw1KkaJ/E6Iqdj9H4MxTyGhDIhwcwMIw40
GpoLX8tyBb3emgl/7eIP15mKgSKwWQmj+LqkoN5UKI9qswIkTigqcP3JBeh6wflmibLpW0aHioEZ
Nhj0Xrbcq0q0LArl+aAwgoh/uS4kgizNToIoMlCC83JTFt55d7YinG92humnSV8YMVi4pShi0uNr
sqvuhKlw7uLwFD9UajsWMT9Re3/X9LQTgrngG5QeeRUr1QGxl6lTxy5e5TQw5DvrHszs9jA1RBKe
yjTUsYvKr7g5PnFj7svTSJzdynJSbNQpRF4MFUBbbdnYsnwzsqh5fLjkSdzJTR7BCjSyitFXj/0o
GNFdEg5JyT5LVcp58CCNiYQbf1D9DmWDSgz33tOqYXAnDvTJmNGutVncXiHsiuAvohLFpvlbSRJz
W3/+Np60HYwcsLKj3GLAIBd5RVnEtWH0pnmrZX9LzaKnLu7VDZzYRkRhTa1LFDjNt08ay4e1f4W9
xYRypEHlmz2yc9hW0lDTdwfTeEIdciL/ir2N9o2Tku+P6dOVtpwZFgpkcdZ9dPUeZYScaEAp7W93
/EONd1xbkNExE+vb4h2DnC51izdr4vVquYqBkGsC+MahPbcgZ5cUFsB7HBVuV8oxPzcP19XXYygd
ZRPE2qdUsyeO+jI2LaaoNml6lJydp7lAt1prIAwJ+lDOL6dMGEaY2QDftOjGNT0T/XEycErb0QYV
9xUKKbTnNuvzCfifk6gGU0xUfjWb+2NCFxnvRMvHAPMsTxtmUjwz2Ijv1yiLInPAA19LcXMmb4BX
SEKlmiSeByE2VhHbaHYUqpPMH2iTDBovl2xLq182IGSyO/WnXOAhvSYLmhTZKXa6JaZMGUagp8aP
7gZQ6mN9VSgXt1gdiB9mj29LZEPshDEiV9q9wGcCi4sR8n7e7rL7CF4y7xWm9BKfyMCTuKewMGgZ
w0XvX6tBBU9WwsRmo25lVSBhpWQWYBcf9f41Ye9uMelAXfIi70YLbdvJ1ahrXEgmI1bV9ZWCfmLa
sQ1St8rcDq4EmBqn9rH8pnCIjtYYgLqpdygogrDTAZI7aZa0wIjzUpxpPxnp5dHuPXWGSefajOuy
y9EStPna+MbuGruaW2GBTmllPPfZfLWqfdSzWufqypYViGFTktY1ARo6zYM5fkvwOdJViRAZMTiX
InEugyt27aJq/3BxcbvtJDe/ZPXleNWHVCnmbTwa71BbeU6ufvWjwLAyGXWXBLbxOwnN/b6fL+WT
+srhJ0bSel11FA16ZcvVY3pT+tXuLqKV+RCWEhltJffZwmb/mQm+8SM/v9jep4BsGF4zJmYysD+B
ULkBVcE9gLeyDa6RZQpy1rA86QcrSXBfssBeLHVLuejCvTYUzP7FnS/5P4vnEAcZioNPun3ZvT7x
KtEtwttfn8Ty77E47fvo4TsppLBgc69oFZn0repCTXqAm3hHg+NbVY202IVQw+hzBq2UeIbzkwem
nqDnjFfsW09uCwI6TwtwJcZEmcrD4B4kVyughgPig/L7xJvfde7TRqQ8dWS+82FVkYHa7Wp+EMHi
I34llYB942k6Xsr8mGbvXRs/eJ2RzL3LPiUPzNVkNSQUvx03l7qb7G19myZrqFsxNIojA8x2VK5Z
Fn5bhpQ1t2JqP2/WO/RuzwPCt+I9WWai/pWFrotFQs8l5Ex7TEhKVANvYlekDU3AwIxQSEKwAidc
ePZoSHz5qz26oGT+TvYmZIDW9izqGMT9fgX2eJKVtoJ3z4moobf4HCC9hXwMPc5lxHe3h4/y2AQe
wjyRVSBjCKcIy5snUx7K8RQUy4nGmc8S6UTAkQ7/LZJlZjKiDVnaujF4Iiakrj0odVpC08hq52No
f1F1SpyaIEQjcFrPIN6rdz7t89at9t0dONYurvkIpcf07SR3KQxjw5+3gNSJPrRvGWpr3vK5+j/3
jcER4grQGTPONj3qpe3Bl+4O4xjJSx3Z88ZclQceKt8Z89Q+eDOEpE6Ml3MZ570srdQtspnfoA4x
fdKhpM/jMqFW9OZNPfHCaBB5QEQ01jAMeBHR9hV9UdyCKJqwmveOXn5WoPhCdNMdMIR6V3yETebz
KC2JoUzbYOxOBQO1Bm4EI/HehbmPtYFeF5dtMtxKbIuJD7Zq4GCsNyiRw26rE94zU/NnjeMDbYHf
6M6V1edcN3SVLbjSYVXiC0Ph3OTFyQKOMtJGgjVt6Aa7n+LCHxkuEJnbeJIX8D5VQT7ZB3xooyP2
CByTciuRGESAl5gTSue4cpHQWMAtUYcdeJkBmBMG6t7SXU0iy9sDvrdsSzJASNQggaF16Wu6rjrN
kjIIs5zrUcqS86HC4GjTUot9I5I9hQLL1ocuyqlRDKg6NsxZxofMpDrUEXxMGBlsKL58vRr48bYw
i5kw7en0tSsh/QDVUeeSEpi2KZ4OZ0Zv2qUrTZcT+1dfYPHrEznEunqkaZ3EFPLO2l4KVoeAipTP
9zZ8DpxMLLbDYasASi4WODj3gryED1/Y7Crq4qT2EI3m8imNnuj+3LCUWw2dJxI0s01PplxVSMho
sqpgU2SRNeMPY9RS9VXNZ4H+s8Gdzd7GmWR3Kf7cyiaz4dn6n54Q5MKhU2ClrD8qbgtCcdw+GmMW
0gorUSsIgz0fYpicRIHIrN1HXj3AE5mqGc2elJatuZA07NHgvD7hVN6dMcrEWJiX35aFFeILfeG4
pjTJf5XwDsHpJ0EnAlWvtI7lTfgS/D3SQ6d4pyqtEhqJeFY29ldLoQgpi8p7CsKxFbEixkJXMC+a
a2ROvm08QNIaEJOeYAKAfEI8yHygmuBzs+jMlYouxfJ5YxEiVroV1XZOpqywDcHW2BgDQPf450D+
S2/4y5QLxuqRzJWaEXPEZNu/RGKYygukY+xaX4OwyBRr5IbTbF+lTyCTWl0txXTW3GlC7kjrhhRK
dWp71KR4igVbE0PGwNt/EAcfnFYCBOJBOdi7sbzSLuWin+P+k2H5Ybqs4Cro4dQu7F6k6KBmYYhw
ytNuCAOn/WKGDD8Fut5fL93VrCTP/VH9WCezQOOshKCeRc6+Fqj/9O6wGj0f7Y7X7Nz0oKDCGO1J
HVzRUnxySw4VRj6/1G7jri7sIeUP0IW7c1gtEtLPxXSf7ONlP6z+1jILILABPKOGKGahagfsjbbH
/UleDuxHULENr6d3vNiou3f3CSEMHHJFtDxM07EH2FIhXvSINh8uMbnWPnYAYsEjdqdef+ZkMnlB
TUAyKJmJ6LmRyHKDAkXnjgt2r0jA6rKRiAl0usgRU6vrhhCSpVP7gujLWvYe6y9TQNgnOyYsFl1C
EaOeNfrT0eyCBBSuZdl4aprASweejyiX3UE+1z8LRouDG7Or7J15tzgxotRaqBJ77V8WRSFr2tUH
vaR8/L/jRLVPJ4A2I2OXc81E42VudGfne2Kbjy3uW/Fr6v59oN+AmQ9MG0HVIbH4UIh3W1dLtr3I
VXHrkSLWwTvxmW0hNZ4DVKdNxBOEOzDeFkyKyAZzNlZeWU9SaEUTe/FbqAX02tZyGVoFerj8BAFx
7H1HRcL/32+jM7eX7SjWj3uiGWtKXOS8CzwvmcrS+3jg2FX1MTnSlOFjDfE/3OSe/TfZtZT36MGq
EpB9qrvClwthFZ32jnp6b3Mnf0/HlikndDiVjshvOTZE6QPZItIuXIZHwkPVKRursgdfxiCQFeqO
etOECmdpj8T89poiynnarvOTAZCyKAUBC/YzyE5xrp78R8W8Ai5jEz3rNpBC+9ZXXCMN9AIieb2G
KOOjrL8wa0OeqtG7rqsvB8YQRkFlUbX4WNPW8Vwgk6j3Mhlp03npSoxUiMP7D4XwOK77ONZOCqEC
njQx/1GxtUu2nAlOzjWKvHBrJIb7qtrpqmJtTBEIzx0h9zdMKiQsC51N+EgiuhnrFTQl5haKGZ0k
7THXz9OePzqpUXOavmMM/URDl7QRRjXdyHVhbTe3qyqsWZqbva76M0TEFpLdGVYH24ph6nDsgLJu
RzcJCQkJxBKp33hGK5F9/xuuqifP8WKz6Q8=
`pragma protect end_protected
module DVI_TX_Top (
  w_video_clk,
  clk215m,
  slot_reset_n_d,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input w_video_clk;
input clk215m;
input slot_reset_n_d;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .w_video_clk(w_video_clk),
    .clk215m(clk215m),
    .slot_reset_n_d(slot_reset_n_d),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  O_sdram_clk_d,
  n36_6,
  slot_reset_n_d,
  w_sdram_valid,
  w_sdram_write,
  w_sdram_wdata,
  w_sdram_address,
  IO_sdram_dq_in,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n683_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  w_sdram_rdata,
  O_sdram_dqm_d,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10
)
;
input O_sdram_clk_d;
input n36_6;
input slot_reset_n_d;
input w_sdram_valid;
input w_sdram_write;
input [7:0] w_sdram_wdata;
input [13:0] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n683_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output [31:0] w_sdram_rdata;
output [3:0] O_sdram_dqm_d;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
wire n10_3;
wire n813_5;
wire n302_3;
wire n200_6;
wire n215_3;
wire n249_3;
wire n334_3;
wire n1283_5;
wire n552_3;
wire n493_24;
wire n315_4;
wire ff_write_8;
wire ff_sdr_read_data_en_6;
wire n229_9;
wire n217_12;
wire n220_12;
wire n223_11;
wire n226_12;
wire n337_11;
wire n499_9;
wire n500_9;
wire n502_9;
wire n214_13;
wire n411_10;
wire n414_10;
wire n417_10;
wire n420_10;
wire n423_10;
wire n426_10;
wire n503_11;
wire n504_11;
wire n505_11;
wire n506_11;
wire n54_6;
wire n409_6;
wire n265_10;
wire n264_10;
wire n262_10;
wire n258_10;
wire n496_17;
wire ff_sdr_address_5_5;
wire n501_17;
wire n299_6;
wire n290_6;
wire n813_6;
wire n552_4;
wire n552_5;
wire ff_main_timer_12_7;
wire ff_main_timer_12_8;
wire ff_write_9;
wire n217_13;
wire n217_14;
wire n220_13;
wire n226_13;
wire n414_11;
wire n414_12;
wire n417_11;
wire n420_11;
wire n423_11;
wire n426_11;
wire n265_11;
wire n262_11;
wire n298_7;
wire n292_7;
wire n288_7;
wire n813_7;
wire n220_14;
wire n226_14;
wire n214_16;
wire n10_6;
wire n497_15;
wire n328_6;
wire n328_8;
wire n820_9;
wire ff_wait_10;
wire ff_main_timer_12_10;
wire n288_10;
wire ff_main_timer_13_20;
wire n292_10;
wire n294_9;
wire n297_9;
wire n298_10;
wire n300_9;
wire n260_17;
wire n503_14;
wire ff_write;
wire ff_wait;
wire ff_do_main_state;
wire [7:0] ff_wdata;
wire [13:0] ff_address;
wire [4:0] ff_main_state;
wire [13:0] ff_main_timer;
wire VCC;
wire GND;
  LUT4 n10_s0 (
    .F(n10_3),
    .I0(ff_main_state[0]),
    .I1(w_sdram_valid),
    .I2(ff_main_state[1]),
    .I3(n10_6) 
);
defparam n10_s0.INIT=16'h4000;
  LUT3 n813_s2 (
    .F(n813_5),
    .I0(ff_main_state[1]),
    .I1(n813_6),
    .I2(ff_main_state[0]) 
);
defparam n813_s2.INIT=8'h10;
  LUT3 n302_s0 (
    .F(n302_3),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n215_3) 
);
defparam n302_s0.INIT=8'h10;
  LUT3 n200_s3 (
    .F(n200_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(n10_6) 
);
defparam n200_s3.INIT=8'h80;
  LUT3 n215_s0 (
    .F(n215_3),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n215_s0.INIT=8'h01;
  LUT4 n249_s0 (
    .F(n249_3),
    .I0(ff_main_state[1]),
    .I1(ff_main_timer_12_10),
    .I2(n10_6),
    .I3(ff_main_state[0]) 
);
defparam n249_s0.INIT=16'h1000;
  LUT4 n334_s0 (
    .F(n334_3),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n10_6),
    .I3(n328_6) 
);
defparam n334_s0.INIT=16'hFF10;
  LUT2 n1283_s2 (
    .F(n1283_5),
    .I0(slot_reset_n_d),
    .I1(ff_sdr_ready) 
);
defparam n1283_s2.INIT=4'h7;
  LUT4 n552_s0 (
    .F(n552_3),
    .I0(ff_main_state[0]),
    .I1(n552_4),
    .I2(ff_main_state[1]),
    .I3(n552_5) 
);
defparam n552_s0.INIT=16'h4000;
  LUT4 n493_s20 (
    .F(n493_24),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n552_5) 
);
defparam n493_s20.INIT=16'h6000;
  LUT4 n315_s1 (
    .F(n315_4),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n10_6),
    .I3(n215_3) 
);
defparam n315_s1.INIT=16'hFF10;
  LUT4 ff_write_s3 (
    .F(ff_write_8),
    .I0(w_sdram_valid),
    .I1(ff_main_state[4]),
    .I2(ff_write_9),
    .I3(ff_main_state[3]) 
);
defparam ff_write_s3.INIT=16'h200C;
  LUT3 ff_sdr_read_data_en_s3 (
    .F(ff_sdr_read_data_en_6),
    .I0(ff_wait),
    .I1(w_sdram_rdata_en),
    .I2(n813_5) 
);
defparam ff_sdr_read_data_en_s3.INIT=8'hF4;
  LUT3 n229_s5 (
    .F(n229_9),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[0]),
    .I2(n813_6) 
);
defparam n229_s5.INIT=8'h0D;
  LUT4 n217_s8 (
    .F(n217_12),
    .I0(n217_13),
    .I1(n217_14),
    .I2(ff_main_state[3]),
    .I3(n813_6) 
);
defparam n217_s8.INIT=16'hB4FF;
  LUT4 n220_s8 (
    .F(n220_12),
    .I0(n813_6),
    .I1(n493_24),
    .I2(n220_13),
    .I3(ff_main_state[2]) 
);
defparam n220_s8.INIT=16'hCEFC;
  LUT4 n223_s7 (
    .F(n223_11),
    .I0(n217_13),
    .I1(n813_6),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n223_s7.INIT=16'h8F70;
  LUT4 n226_s8 (
    .F(n226_12),
    .I0(n226_13),
    .I1(ff_main_state[0]),
    .I2(n217_13),
    .I3(n813_6) 
);
defparam n226_s8.INIT=16'hEBAA;
  LUT3 n337_s6 (
    .F(n337_11),
    .I0(ff_main_timer[0]),
    .I1(n315_4),
    .I2(ff_main_timer_12_10) 
);
defparam n337_s6.INIT=8'h10;
  LUT2 n499_s5 (
    .F(n499_9),
    .I0(ff_address[9]),
    .I1(n552_3) 
);
defparam n499_s5.INIT=4'h8;
  LUT2 n500_s5 (
    .F(n500_9),
    .I0(ff_address[8]),
    .I1(n552_3) 
);
defparam n500_s5.INIT=4'h8;
  LUT2 n502_s5 (
    .F(n502_9),
    .I0(ff_address[6]),
    .I1(n552_3) 
);
defparam n502_s5.INIT=4'h8;
  LUT4 n214_s8 (
    .F(n214_13),
    .I0(n217_13),
    .I1(n214_16),
    .I2(ff_main_state[4]),
    .I3(n813_6) 
);
defparam n214_s8.INIT=16'hB400;
  LUT2 n411_s5 (
    .F(n411_10),
    .I0(n334_3),
    .I1(n552_3) 
);
defparam n411_s5.INIT=4'h1;
  LUT4 n414_s5 (
    .F(n414_10),
    .I0(n552_3),
    .I1(ff_write),
    .I2(n414_11),
    .I3(n414_12) 
);
defparam n414_s5.INIT=16'h0007;
  LUT4 n417_s5 (
    .F(n417_10),
    .I0(n417_11),
    .I1(ff_write),
    .I2(n552_3),
    .I3(n328_6) 
);
defparam n417_s5.INIT=16'h004F;
  LUT4 n420_s5 (
    .F(n420_10),
    .I0(n420_11),
    .I1(ff_write),
    .I2(n552_3),
    .I3(n328_6) 
);
defparam n420_s5.INIT=16'h004F;
  LUT4 n423_s5 (
    .F(n423_10),
    .I0(n423_11),
    .I1(ff_write),
    .I2(n552_3),
    .I3(n328_6) 
);
defparam n423_s5.INIT=16'h004F;
  LUT4 n426_s5 (
    .F(n426_10),
    .I0(n426_11),
    .I1(ff_write),
    .I2(n552_3),
    .I3(n328_6) 
);
defparam n426_s5.INIT=16'h004F;
  LUT4 n503_s6 (
    .F(n503_11),
    .I0(ff_address[13]),
    .I1(n503_14),
    .I2(ff_address[5]),
    .I3(n552_3) 
);
defparam n503_s6.INIT=16'hF888;
  LUT4 n504_s6 (
    .F(n504_11),
    .I0(ff_address[12]),
    .I1(n503_14),
    .I2(ff_address[4]),
    .I3(n552_3) 
);
defparam n504_s6.INIT=16'hF888;
  LUT4 n505_s6 (
    .F(n505_11),
    .I0(ff_address[11]),
    .I1(n503_14),
    .I2(ff_address[3]),
    .I3(n552_3) 
);
defparam n505_s6.INIT=16'hF888;
  LUT4 n506_s6 (
    .F(n506_11),
    .I0(ff_address[10]),
    .I1(n503_14),
    .I2(ff_address[2]),
    .I3(n552_3) 
);
defparam n506_s6.INIT=16'hF888;
  LUT2 n54_s1 (
    .F(n54_6),
    .I0(w_sdram_write),
    .I1(n10_3) 
);
defparam n54_s1.INIT=4'h8;
  LUT3 n409_s1 (
    .F(n409_6),
    .I0(n334_3),
    .I1(n414_12),
    .I2(n503_14) 
);
defparam n409_s1.INIT=8'h01;
  LUT3 n265_s4 (
    .F(n265_10),
    .I0(ff_main_timer[4]),
    .I1(n265_11),
    .I2(ff_main_timer[5]) 
);
defparam n265_s4.INIT=8'hB4;
  LUT4 n264_s4 (
    .F(n264_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(n265_11),
    .I3(ff_main_timer[6]) 
);
defparam n264_s4.INIT=16'hEF10;
  LUT3 n262_s4 (
    .F(n262_10),
    .I0(ff_main_timer[7]),
    .I1(n262_11),
    .I2(ff_main_timer[8]) 
);
defparam n262_s4.INIT=8'hB4;
  LUT4 n258_s4 (
    .F(n258_10),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[11]),
    .I2(ff_main_timer_12_8),
    .I3(ff_main_timer[12]) 
);
defparam n258_s4.INIT=16'hEF10;
  LUT3 n496_s10 (
    .F(n496_17),
    .I0(ff_sdr_ready),
    .I1(n414_12),
    .I2(n552_3) 
);
defparam n496_s10.INIT=8'hF4;
  LUT2 ff_sdr_address_10_s3 (
    .F(ff_sdr_address_5_5),
    .I0(n493_24),
    .I1(ff_sdr_ready) 
);
defparam ff_sdr_address_10_s3.INIT=4'hB;
  LUT3 n501_s10 (
    .F(n501_17),
    .I0(n552_3),
    .I1(ff_address[7]),
    .I2(n497_15) 
);
defparam n501_s10.INIT=8'hF8;
  LUT4 n299_s1 (
    .F(n299_6),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(n315_4),
    .I3(ff_main_timer[2]) 
);
defparam n299_s1.INIT=16'h0E01;
  LUT4 n290_s1 (
    .F(n290_6),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer_12_8),
    .I2(n315_4),
    .I3(ff_main_timer[11]) 
);
defparam n290_s1.INIT=16'h0B04;
  LUT4 n813_s3 (
    .F(n813_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[4]),
    .I2(n813_7),
    .I3(ff_main_state[3]) 
);
defparam n813_s3.INIT=16'hEDF3;
  LUT2 n552_s1 (
    .F(n552_4),
    .I0(ff_main_state[2]),
    .I1(ff_sdr_ready) 
);
defparam n552_s1.INIT=4'h8;
  LUT2 n552_s2 (
    .F(n552_5),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]) 
);
defparam n552_s2.INIT=4'h4;
  LUT2 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(ff_main_timer[12]),
    .I1(ff_main_timer[13]) 
);
defparam ff_main_timer_12_s3.INIT=4'h1;
  LUT4 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]),
    .I3(n262_11) 
);
defparam ff_main_timer_12_s4.INIT=16'h0100;
  LUT4 ff_write_s4 (
    .F(ff_write_9),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam ff_write_s4.INIT=16'h5345;
  LUT3 n217_s9 (
    .F(n217_13),
    .I0(ff_main_timer_12_10),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready) 
);
defparam n217_s9.INIT=8'h3A;
  LUT3 n217_s10 (
    .F(n217_14),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]) 
);
defparam n217_s10.INIT=8'h80;
  LUT4 n220_s9 (
    .F(n220_13),
    .I0(ff_main_timer_12_10),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(n220_14) 
);
defparam n220_s9.INIT=16'hC500;
  LUT4 n226_s9 (
    .F(n226_13),
    .I0(ff_main_state[3]),
    .I1(n226_14),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[4]) 
);
defparam n226_s9.INIT=16'h000D;
  LUT3 n414_s6 (
    .F(n414_11),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(n10_6) 
);
defparam n414_s6.INIT=8'h10;
  LUT3 n414_s7 (
    .F(n414_12),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n215_3) 
);
defparam n414_s7.INIT=8'h40;
  LUT2 n417_s6 (
    .F(n417_11),
    .I0(ff_address[1]),
    .I1(ff_address[0]) 
);
defparam n417_s6.INIT=4'h8;
  LUT2 n420_s6 (
    .F(n420_11),
    .I0(ff_address[0]),
    .I1(ff_address[1]) 
);
defparam n420_s6.INIT=4'h4;
  LUT2 n423_s6 (
    .F(n423_11),
    .I0(ff_address[1]),
    .I1(ff_address[0]) 
);
defparam n423_s6.INIT=4'h4;
  LUT2 n426_s6 (
    .F(n426_11),
    .I0(ff_address[1]),
    .I1(ff_address[0]) 
);
defparam n426_s6.INIT=4'h1;
  LUT4 n265_s5 (
    .F(n265_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n265_s5.INIT=16'h0001;
  LUT4 n262_s5 (
    .F(n262_11),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]),
    .I3(n265_11) 
);
defparam n262_s5.INIT=16'h0100;
  LUT3 n298_s2 (
    .F(n298_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]) 
);
defparam n298_s2.INIT=8'h01;
  LUT3 n292_s2 (
    .F(n292_7),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(n262_11) 
);
defparam n292_s2.INIT=8'h10;
  LUT4 n288_s2 (
    .F(n288_7),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[11]),
    .I2(ff_main_timer[12]),
    .I3(ff_main_timer_12_8) 
);
defparam n288_s2.INIT=16'h0100;
  LUT3 n813_s4 (
    .F(n813_7),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]) 
);
defparam n813_s4.INIT=8'hE7;
  LUT2 n220_s10 (
    .F(n220_14),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n220_s10.INIT=4'h8;
  LUT3 n226_s10 (
    .F(n226_14),
    .I0(w_sdram_valid),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]) 
);
defparam n226_s10.INIT=8'hE3;
  LUT4 n214_s10 (
    .F(n214_16),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[2]) 
);
defparam n214_s10.INIT=16'h8000;
  LUT3 n10_s2 (
    .F(n10_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]) 
);
defparam n10_s2.INIT=8'h10;
  LUT4 n497_s8 (
    .F(n497_15),
    .I0(ff_sdr_ready),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n215_3) 
);
defparam n497_s8.INIT=16'h4555;
  LUT4 n328_s2 (
    .F(n328_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n328_s2.INIT=16'h0002;
  LUT4 n328_s3 (
    .F(n328_8),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n215_3),
    .I3(n328_6) 
);
defparam n328_s3.INIT=16'hFF10;
  LUT4 n820_s3 (
    .F(n820_9),
    .I0(ff_write),
    .I1(ff_main_state[1]),
    .I2(n813_6),
    .I3(ff_main_state[0]) 
);
defparam n820_s3.INIT=16'h0100;
  LUT4 ff_wait_s4 (
    .F(ff_wait_10),
    .I0(w_sdram_rdata_en),
    .I1(ff_main_state[1]),
    .I2(n813_6),
    .I3(ff_main_state[0]) 
);
defparam ff_wait_s4.INIT=16'hABAA;
  LUT4 ff_main_timer_12_s5 (
    .F(ff_main_timer_12_10),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[11]),
    .I2(ff_main_timer_12_8),
    .I3(ff_main_timer_12_7) 
);
defparam ff_main_timer_12_s5.INIT=16'hEFFF;
  LUT4 n288_s4 (
    .F(n288_10),
    .I0(ff_main_timer_12_10),
    .I1(n288_7),
    .I2(n315_4),
    .I3(ff_main_timer[13]) 
);
defparam n288_s4.INIT=16'h0708;
  LUT2 ff_main_timer_13_s7 (
    .F(ff_main_timer_13_20),
    .I0(ff_main_timer_12_10),
    .I1(n315_4) 
);
defparam ff_main_timer_13_s7.INIT=4'hE;
  LUT4 n292_s4 (
    .F(n292_10),
    .I0(ff_main_timer_12_10),
    .I1(n292_7),
    .I2(n315_4),
    .I3(ff_main_timer[9]) 
);
defparam n292_s4.INIT=16'h0708;
  LUT4 n294_s3 (
    .F(n294_9),
    .I0(ff_main_timer_12_10),
    .I1(n262_11),
    .I2(n315_4),
    .I3(ff_main_timer[7]) 
);
defparam n294_s3.INIT=16'h0708;
  LUT4 n297_s3 (
    .F(n297_9),
    .I0(ff_main_timer_12_10),
    .I1(n265_11),
    .I2(n315_4),
    .I3(ff_main_timer[4]) 
);
defparam n297_s3.INIT=16'h0708;
  LUT4 n298_s4 (
    .F(n298_10),
    .I0(ff_main_timer_12_10),
    .I1(n298_7),
    .I2(n315_4),
    .I3(ff_main_timer[3]) 
);
defparam n298_s4.INIT=16'h0708;
  LUT4 n300_s3 (
    .F(n300_9),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer_12_10),
    .I2(n315_4),
    .I3(ff_main_timer[1]) 
);
defparam n300_s3.INIT=16'h0B04;
  LUT3 n260_s8 (
    .F(n260_17),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer_12_8),
    .I2(ff_main_timer_12_10) 
);
defparam n260_s8.INIT=8'h60;
  LUT4 n503_s8 (
    .F(n503_14),
    .I0(ff_sdr_ready),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(n10_6) 
);
defparam n503_s8.INIT=16'h8000;
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_13_s0 (
    .Q(ff_address[13]),
    .D(w_sdram_address[13]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_12_s0 (
    .Q(ff_address[12]),
    .D(w_sdram_address[12]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_11_s0 (
    .Q(ff_address[11]),
    .D(w_sdram_address[11]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_10_s0 (
    .Q(ff_address[10]),
    .D(w_sdram_address[10]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(w_sdram_address[9]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(w_sdram_address[8]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_sdram_address[7]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_sdram_address[6]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_sdram_address[5]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_sdram_address[4]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_sdram_address[3]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_sdram_address[2]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_sdram_address[1]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_sdram_address[0]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n214_13),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n217_12),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n220_12),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n223_11),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n226_12),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(O_sdram_clk_d),
    .CE(n249_3),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n258_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_10),
    .RESET(n315_4) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n262_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_10),
    .RESET(n315_4) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n264_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_10),
    .RESET(n315_4) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n265_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_10),
    .RESET(n315_4) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n409_6),
    .CLK(O_sdram_clk_d),
    .SET(n36_6) 
);
defparam ff_sdr_command_2_s0.INIT=1'b1;
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n411_10),
    .CLK(O_sdram_clk_d),
    .SET(n36_6) 
);
defparam ff_sdr_command_1_s0.INIT=1'b1;
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n414_10),
    .CLK(O_sdram_clk_d),
    .SET(n36_6) 
);
defparam ff_sdr_command_0_s0.INIT=1'b1;
  DFFR n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[7]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[6]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[5]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[4]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[3]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[2]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[1]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[0]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n683_s0 (
    .Q(n683_4),
    .D(n552_3),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFSE ff_sdr_dq_mask_0_s1 (
    .Q(O_sdram_dqm_d[0]),
    .D(n426_10),
    .CLK(O_sdram_clk_d),
    .CE(slot_reset_n_d),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_0_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_1_s1 (
    .Q(O_sdram_dqm_d[1]),
    .D(n423_10),
    .CLK(O_sdram_clk_d),
    .CE(slot_reset_n_d),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_1_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_2_s1 (
    .Q(O_sdram_dqm_d[2]),
    .D(n420_10),
    .CLK(O_sdram_clk_d),
    .CE(slot_reset_n_d),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_2_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_3_s1 (
    .Q(O_sdram_dqm_d[3]),
    .D(n417_10),
    .CLK(O_sdram_clk_d),
    .CE(slot_reset_n_d),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_3_s1.INIT=1'b1;
  DFFRE ff_write_s1 (
    .Q(ff_write),
    .D(n54_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
defparam ff_write_s1.INIT=1'b0;
  DFFRE ff_sdr_read_data_en_s1 (
    .Q(w_sdram_rdata_en),
    .D(n820_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_read_data_en_6),
    .RESET(n36_6) 
);
defparam ff_sdr_read_data_en_s1.INIT=1'b0;
  DFFRE ff_wait_s1 (
    .Q(ff_wait),
    .D(n813_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_wait_10),
    .RESET(n36_6) 
);
defparam ff_wait_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s1 (
    .Q(ff_do_main_state),
    .D(n200_6),
    .CLK(O_sdram_clk_d),
    .CE(n229_9),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n499_9),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n500_9),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n502_9),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n503_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n504_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n505_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n506_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n337_11),
    .CLK(O_sdram_clk_d),
    .SET(n215_3) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n496_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_5_5),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFRE ff_sdr_address_9_s1 (
    .Q(O_sdram_addr_d_9),
    .D(n497_15),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_5_5),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s1.INIT=1'b0;
  DFFRE ff_sdr_address_5_s1 (
    .Q(O_sdram_addr_d_5),
    .D(n501_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_5_5),
    .RESET(n36_6) 
);
defparam ff_sdr_address_5_s1.INIT=1'b0;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n290_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_20),
    .SET(n302_3) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n299_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_20),
    .SET(n215_3) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFR ff_main_timer_10_s2 (
    .Q(ff_main_timer[10]),
    .D(n260_17),
    .CLK(O_sdram_clk_d),
    .RESET(n315_4) 
);
defparam ff_main_timer_10_s2.INIT=1'b0;
  DFFS ff_main_timer_13_s6 (
    .Q(ff_main_timer[13]),
    .D(n288_10),
    .CLK(O_sdram_clk_d),
    .SET(n302_3) 
);
defparam ff_main_timer_13_s6.INIT=1'b1;
  DFFS ff_main_timer_9_s5 (
    .Q(ff_main_timer[9]),
    .D(n292_10),
    .CLK(O_sdram_clk_d),
    .SET(n302_3) 
);
defparam ff_main_timer_9_s5.INIT=1'b1;
  DFFS ff_main_timer_7_s5 (
    .Q(ff_main_timer[7]),
    .D(n294_9),
    .CLK(O_sdram_clk_d),
    .SET(n302_3) 
);
defparam ff_main_timer_7_s5.INIT=1'b1;
  DFFS ff_main_timer_4_s5 (
    .Q(ff_main_timer[4]),
    .D(n297_9),
    .CLK(O_sdram_clk_d),
    .SET(n302_3) 
);
defparam ff_main_timer_4_s5.INIT=1'b1;
  DFFS ff_main_timer_3_s5 (
    .Q(ff_main_timer[3]),
    .D(n298_10),
    .CLK(O_sdram_clk_d),
    .SET(n328_8) 
);
defparam ff_main_timer_3_s5.INIT=1'b1;
  DFFS ff_main_timer_1_s5 (
    .Q(ff_main_timer[1]),
    .D(n300_9),
    .CLK(O_sdram_clk_d),
    .SET(n334_3) 
);
defparam ff_main_timer_1_s5.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire busdir_d;
wire busdir_d_5;
wire IO_sdram_dq_31_101;
wire clk215m;
wire pll_lock;
wire O_sdram_clk_d;
wire w_video_clk;
wire w_bus_valid;
wire w_iorq_rd;
wire w_bus_ioreq;
wire w_bus_write;
wire slot_data_dir_d_4;
wire w_bus_gpio_rdata_en;
wire w_led_wr;
wire ws2812_led_d;
wire w_sdram_write;
wire w_sdram_valid;
wire w_vdp_enable;
wire p_vdp_r_5_4;
wire w_bus_vdp_rdata_en;
wire w_video_hs;
wire w_video_de;
wire w_video_vs;
wire n36_6;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n683_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [7:0] w_bus_rdata;
wire [7:0] w_bus_address;
wire [7:0] w_bus_wdata;
wire [7:0] ff_rdata;
wire [7:0] w_led_red;
wire [7:0] w_led_green;
wire [7:0] w_led_blue;
wire [7:0] w_bus_gpio_rdata;
wire [13:0] w_sdram_address;
wire [7:0] w_sdram_wdata;
wire [10:1] w_vdp_hcounter;
wire [1:0] w_vdp_vcounter;
wire [5:0] w_video_r_vdp;
wire [5:0] w_video_g_vdp;
wire [5:0] w_video_b_vdp;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [31:0] w_sdram_rdata;
wire [3:0] O_sdram_dqm_d;
wire [10:0] O_sdram_addr_d;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(w_bus_write) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d_4) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(busdir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(VCC) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  LUT4 busdir_d_s (
    .F(busdir_d),
    .I0(slot_a_d[2]),
    .I1(slot_a_d[3]),
    .I2(busdir_d_5),
    .I3(w_iorq_rd) 
);
defparam busdir_d_s.INIT=16'h1000;
  LUT3 w_bus_rdata_0_s3 (
    .F(w_bus_rdata[0]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[0]) 
);
defparam w_bus_rdata_0_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_1_s3 (
    .F(w_bus_rdata[1]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[1]) 
);
defparam w_bus_rdata_1_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_2_s3 (
    .F(w_bus_rdata[2]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[2]) 
);
defparam w_bus_rdata_2_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_3_s3 (
    .F(w_bus_rdata[3]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[3]) 
);
defparam w_bus_rdata_3_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_4_s3 (
    .F(w_bus_rdata[4]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[4]) 
);
defparam w_bus_rdata_4_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_5_s3 (
    .F(w_bus_rdata[5]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[5]) 
);
defparam w_bus_rdata_5_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_6_s3 (
    .F(w_bus_rdata[6]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[6]) 
);
defparam w_bus_rdata_6_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_7_s3 (
    .F(w_bus_rdata[7]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[7]) 
);
defparam w_bus_rdata_7_s3.INIT=8'hF1;
  LUT4 busdir_d_s0 (
    .F(busdir_d_5),
    .I0(slot_a_d[5]),
    .I1(slot_a_d[6]),
    .I2(slot_a_d[7]),
    .I3(slot_a_d[4]) 
);
defparam busdir_d_s0.INIT=16'h0100;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n683_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m),
    .pll_lock(pll_lock)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .O_sdram_clk_d(O_sdram_clk_d)
);
  Gowin_CLKDIV u_clkdiv (
    .clk215m(clk215m),
    .pll_lock(pll_lock),
    .w_video_clk(w_video_clk)
);
  msx_slot u_msx_slot (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_bus_gpio_rdata_en(w_bus_gpio_rdata_en),
    .slot_iorq_n_d(slot_iorq_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_rdata(w_bus_rdata[7:0]),
    .w_bus_valid(w_bus_valid),
    .w_iorq_rd(w_iorq_rd),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .slot_data_dir_d_4(slot_data_dir_d_4),
    .w_bus_address(w_bus_address[7:0]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .ff_rdata(ff_rdata[7:0])
);
  ip_gpio u_gpio (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .w_bus_valid(w_bus_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[7:0]),
    .w_bus_gpio_rdata_en(w_bus_gpio_rdata_en),
    .w_led_wr(w_led_wr),
    .w_led_red(w_led_red[7:0]),
    .w_led_green(w_led_green[7:0]),
    .w_led_blue(w_led_blue[7:0]),
    .w_bus_gpio_rdata(w_bus_gpio_rdata[7:0])
);
  ip_ws2812_led u_fullcolor_led (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_led_wr(w_led_wr),
    .w_led_blue(w_led_blue[7:0]),
    .w_led_red(w_led_red[7:0]),
    .w_led_green(w_led_green[7:0]),
    .ws2812_led_d(ws2812_led_d)
);
  vdp_inst u_v9958 (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .slot_reset_n_d(slot_reset_n_d),
    .w_bus_write(w_bus_write),
    .w_bus_valid(w_bus_valid),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_bus_address_0(w_bus_address[0]),
    .w_bus_address_1(w_bus_address[1]),
    .w_bus_address_2(w_bus_address[2]),
    .w_bus_address_3(w_bus_address[3]),
    .w_bus_address_5(w_bus_address[5]),
    .w_bus_address_6(w_bus_address[6]),
    .w_bus_address_7(w_bus_address[7]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_vdp_enable(w_vdp_enable),
    .p_vdp_r_5_4(p_vdp_r_5_4),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .w_sdram_address(w_sdram_address[13:0]),
    .w_sdram_wdata(w_sdram_wdata[7:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_vdp_vcounter(w_vdp_vcounter[1:0]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0])
);
  video_out u_video_out (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .slot_reset_n_d(slot_reset_n_d),
    .p_vdp_r_5_4(p_vdp_r_5_4),
    .w_vdp_enable(w_vdp_enable),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_vdp_vcounter(w_vdp_vcounter[1:0]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .w_video_clk(w_video_clk),
    .clk215m(clk215m),
    .slot_reset_n_d(slot_reset_n_d),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n36_6(n36_6),
    .slot_reset_n_d(slot_reset_n_d),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_write(w_sdram_write),
    .w_sdram_wdata(w_sdram_wdata[7:0]),
    .w_sdram_address(w_sdram_address[13:0]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n683_4(n683_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
