==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20795 ; free virtual = 30454
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20795 ; free virtual = 30454
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20793 ; free virtual = 30452
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'feistel' into 'Encrypt_SetKey' (blowfish.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20790 ; free virtual = 30450
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:118) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:124) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'initial_sbox' in dimension 1 automatically.
INFO: [XFORM 203-131] Reshaping array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:108) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'feistel' into 'Encrypt_SetKey' (blowfish.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20769 ; free virtual = 30429
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20760 ; free virtual = 30420
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.67 seconds; current allocated memory: 138.896 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 139.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 140.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 143.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 143.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Blowfish_SetKey' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_initial_sbox_0' to 'Blowfish_SetKey_ibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_initial_sbox_1' to 'Blowfish_SetKey_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_initial_sbox_2' to 'Blowfish_SetKey_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_initial_sbox_3' to 'Blowfish_SetKey_ieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_urem_64ns_64ns_64_68_seq_1' to 'Blowfish_SetKey_ufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_mux_185_32_1_1' to 'Blowfish_SetKey_mg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Blowfish_SetKey_mg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Blowfish_SetKey_ufYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Blowfish_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 147.728 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.40 MHz
INFO: [RTMG 210-282]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20676 ; free virtual = 30390
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20676 ; free virtual = 30390
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20676 ; free virtual = 30394
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'feistel' into 'Encrypt_SetKey' (blowfish.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20674 ; free virtual = 30391
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:119) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:125) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'initial_sbox' in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:108) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'feistel' into 'Encrypt_SetKey' (blowfish.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20653 ; free virtual = 30371
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20644 ; free virtual = 30362
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.16 seconds; current allocated memory: 138.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 139.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 140.741 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 143.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 143.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Blowfish_SetKey' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_initial_sbox_0' to 'Blowfish_SetKey_ibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_initial_sbox_1' to 'Blowfish_SetKey_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_initial_sbox_2' to 'Blowfish_SetKey_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_initial_sbox_3' to 'Blowfish_SetKey_ieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_urem_64ns_64ns_64_68_seq_1' to 'Blowfish_SetKey_ufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_mux_185_32_1_1' to 'Blowfish_SetKey_mg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Blowfish_SetKey_mg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Blowfish_SetKey_ufYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Blowfish_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 147.705 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.40 MHz
INFO: [RTMG 210-282]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20695 ; free virtual = 30383
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20696 ; free virtual = 30383
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20685 ; free virtual = 30374
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'feistel' into 'Encrypt_SetKey' (blowfish.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20683 ; free virtual = 30371
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'XOR_PARRAY_1' (blowfish.cpp:136) in function 'Blowfish_SetKey' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:119) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:125) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'XOR_PARRAY_2' (blowfish.cpp:139) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'initial_sbox' in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:108) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'feistel' into 'Encrypt_SetKey' (blowfish.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20662 ; free virtual = 30351
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20654 ; free virtual = 30343
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.31 seconds; current allocated memory: 138.892 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 139.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_1'.
WARNING: [SCHED 204-68] The II Violation in module 'Blowfish_SetKey' (Loop: XOR_PARRAY_1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'urem' operation ('urem_ln141_3', blowfish.cpp:141) and 'add' operation ('add_ln141', blowfish.cpp:141).
WARNING: [SCHED 204-68] The II Violation in module 'Blowfish_SetKey' (Loop: XOR_PARRAY_1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'urem' operation ('urem_ln141_3', blowfish.cpp:141) and 'add' operation ('add_ln141', blowfish.cpp:141).
WARNING: [SCHED 204-68] The II Violation in module 'Blowfish_SetKey' (Loop: XOR_PARRAY_1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'urem' operation ('urem_ln141_3', blowfish.cpp:141) and 'add' operation ('add_ln141', blowfish.cpp:141).
WARNING: [SCHED 204-68] The II Violation in module 'Blowfish_SetKey' (Loop: XOR_PARRAY_1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'urem' operation ('urem_ln141_3', blowfish.cpp:141) and 'add' operation ('add_ln141', blowfish.cpp:141).
WARNING: [SCHED 204-68] The II Violation in module 'Blowfish_SetKey' (Loop: XOR_PARRAY_1): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'urem' operation ('urem_ln141_3', blowfish.cpp:141) and 'add' operation ('add_ln141', blowfish.cpp:141).
WARNING: [SCHED 204-68] The II Violation in module 'Blowfish_SetKey' (Loop: XOR_PARRAY_1): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'urem' operation ('urem_ln141_3', blowfish.cpp:141) and 'add' operation ('add_ln141', blowfish.cpp:141).
WARNING: [SCHED 204-68] The II Violation in module 'Blowfish_SetKey' (Loop: XOR_PARRAY_1): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'urem' operation ('urem_ln141_3', blowfish.cpp:141) and 'add' operation ('add_ln141', blowfish.cpp:141).
WARNING: [SCHED 204-68] The II Violation in module 'Blowfish_SetKey' (Loop: XOR_PARRAY_1): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'urem' operation ('urem_ln141_3', blowfish.cpp:141) and 'add' operation ('add_ln141', blowfish.cpp:141).
WARNING: [SCHED 204-68] The II Violation in module 'Blowfish_SetKey' (Loop: XOR_PARRAY_1): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'urem' operation ('urem_ln141_3', blowfish.cpp:141) and 'add' operation ('add_ln141', blowfish.cpp:141).
WARNING: [SCHED 204-68] The II Violation in module 'Blowfish_SetKey' (Loop: XOR_PARRAY_1): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'urem' operation ('urem_ln141_3', blowfish.cpp:141) and 'add' operation ('add_ln141', blowfish.cpp:141).
WARNING: [SCHED 204-68] The II Violation in module 'Blowfish_SetKey' (Loop: XOR_PARRAY_1): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'urem' operation ('urem_ln141_3', blowfish.cpp:141) and 'add' operation ('add_ln141', blowfish.cpp:141).
WARNING: [SCHED 204-68] The II Violation in module 'Blowfish_SetKey' (Loop: XOR_PARRAY_1): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'urem' operation ('urem_ln141_3', blowfish.cpp:141) and 'add' operation ('add_ln141', blowfish.cpp:141).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 141.269 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20615 ; free virtual = 30442
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20615 ; free virtual = 30442
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20611 ; free virtual = 30439
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'feistel' into 'Encrypt_SetKey' (blowfish.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20609 ; free virtual = 30436
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Encrypt_SetKey' (blowfish.cpp:47).
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:115) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'FESITEL_1' (blowfish.cpp:50) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:107) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20587 ; free virtual = 30415
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20569 ; free virtual = 30398
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('S_load_2', blowfish.cpp:102) on array 'S' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'S'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.35 seconds; current allocated memory: 147.729 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 147.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Encrypt_SetKey'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('tmp_s', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 36, distance = 1, offset = 1)
   between 'call' operation ('tmp_11', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 44, distance = 1, offset = 1)
   between 'call' operation ('tmp_13', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 46, distance = 1, offset = 1)
   between 'call' operation ('tmp_14', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'call' operation ('tmp_14', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 48.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 148.178 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 148.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 149.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 153.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19689 ; free virtual = 31203
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19689 ; free virtual = 31203
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19685 ; free virtual = 31201
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'feistel' into 'Encrypt_SetKey' (blowfish.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19683 ; free virtual = 31199
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Encrypt_SetKey' (blowfish.cpp:47).
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:122) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'FESITEL_1' (blowfish.cpp:50) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19663 ; free virtual = 31179
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19646 ; free virtual = 31163
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.88 seconds; current allocated memory: 148.255 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 148.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Encrypt_SetKey'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('tmp_1', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_1', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_1', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp_2', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'call' operation ('tmp_9', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between 'call' operation ('tmp_14', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 148.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 149.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 150.499 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 153.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 154.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19502 ; free virtual = 31045
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19502 ; free virtual = 31045
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19499 ; free virtual = 31042
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19496 ; free virtual = 31040
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Encrypt_SetKey' (blowfish.cpp:47).
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:122) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'FESITEL_1' (blowfish.cpp:50) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19474 ; free virtual = 31018
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19458 ; free virtual = 31003
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.85 seconds; current allocated memory: 148.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 148.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Encrypt_SetKey'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('tmp_1', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_1', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_1', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp_2', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'call' operation ('tmp_9', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between 'call' operation ('tmp_14', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 148.686 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 149.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 150.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 153.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 154.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 156.441 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19455 ; free virtual = 30998
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19455 ; free virtual = 30998
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19451 ; free virtual = 30995
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19449 ; free virtual = 30993
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Encrypt_SetKey' (blowfish.cpp:47).
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:122) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'FESITEL_1' (blowfish.cpp:50) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19427 ; free virtual = 30972
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19410 ; free virtual = 30955
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.63 seconds; current allocated memory: 148.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 148.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Encrypt_SetKey'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('tmp_1', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_1', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_1', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp_2', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'call' operation ('tmp_9', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between 'call' operation ('tmp_14', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 148.692 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 149.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 150.517 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 153.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 154.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 156.448 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19498 ; free virtual = 31041
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19498 ; free virtual = 31041
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19494 ; free virtual = 31038
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'feistel' into 'Encrypt_SetKey' (blowfish.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19492 ; free virtual = 31036
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Encrypt_SetKey' (blowfish.cpp:47).
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:122) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'FESITEL_1' (blowfish.cpp:50) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19470 ; free virtual = 31015
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19453 ; free virtual = 30998
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.72 seconds; current allocated memory: 148.220 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 148.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Encrypt_SetKey'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('tmp_1', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_1', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_1', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp_2', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'call' operation ('tmp_9', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between 'call' operation ('tmp_14', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 148.643 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 149.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 150.485 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 153.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 154.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19488 ; free virtual = 31031
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19488 ; free virtual = 31031
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19486 ; free virtual = 31030
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'feistel' into 'Encrypt_SetKey' (blowfish.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19484 ; free virtual = 31028
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:122) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'feistel' into 'Encrypt_SetKey' (blowfish.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19462 ; free virtual = 31007
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19454 ; free virtual = 30999
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.82 seconds; current allocated memory: 139.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 139.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 140.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 143.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 144.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Blowfish_SetKey' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_initial_sbox' to 'Blowfish_SetKey_ibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_urem_64ns_64ns_64_68_seq_1' to 'Blowfish_SetKey_ucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_mux_185_32_1_1' to 'Blowfish_SetKey_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Blowfish_SetKey_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Blowfish_SetKey_ucud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Blowfish_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 148.046 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.40 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'Blowfish_SetKey_ucud_div'
INFO: [RTMG 210-279] Implementing memory 'Blowfish_SetKey_ibkb_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19418 ; free virtual = 30972
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18484 ; free virtual = 30725
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18484 ; free virtual = 30725
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18481 ; free virtual = 30723
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'feistel' into 'Encrypt_SetKey' (blowfish.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18478 ; free virtual = 30720
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Encrypt_SetKey' (blowfish.cpp:47).
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:122) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'FESITEL_1' (blowfish.cpp:50) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18457 ; free virtual = 30700
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18441 ; free virtual = 30684
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.9 seconds; current allocated memory: 148.248 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 148.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Encrypt_SetKey'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('tmp_1', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_1', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_1', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp_2', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'call' operation ('tmp_9', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between 'call' operation ('tmp_14', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 148.669 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 149.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 150.497 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 153.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 154.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18484 ; free virtual = 30726
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18484 ; free virtual = 30726
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18481 ; free virtual = 30723
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'feistel' into 'Encrypt_SetKey' (blowfish.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18479 ; free virtual = 30722
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Encrypt_SetKey' (blowfish.cpp:47).
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:122) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'FESITEL_1' (blowfish.cpp:50) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18457 ; free virtual = 30701
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18440 ; free virtual = 30684
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.62 seconds; current allocated memory: 148.263 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 148.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Encrypt_SetKey'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('tmp_1', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_1', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_1', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp_2', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'call' operation ('tmp_9', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between 'call' operation ('tmp_14', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 148.667 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 149.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 150.491 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 153.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 154.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18512 ; free virtual = 30982
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18512 ; free virtual = 30982
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18508 ; free virtual = 30979
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18506 ; free virtual = 30977
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:122) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'ENCRYPT_FEISTEL' (blowfish.cpp:50) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18485 ; free virtual = 30956
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18469 ; free virtual = 30940
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.35 seconds; current allocated memory: 148.271 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 148.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 148.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 149.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 150.361 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 153.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 153.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 154.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_3' to 'ap_memory'.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18552 ; free virtual = 30993
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18552 ; free virtual = 30993
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18549 ; free virtual = 30990
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18547 ; free virtual = 30989
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Encrypt_SetKey' (blowfish.cpp:47).
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:122) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'ENCRYPT_FEISTEL' (blowfish.cpp:50) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18525 ; free virtual = 30968
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18509 ; free virtual = 30951
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.99 seconds; current allocated memory: 148.314 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 148.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Encrypt_SetKey'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('tmp_1', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_1', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_1', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp_2', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'call' operation ('tmp_9', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between 'call' operation ('tmp_14', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 148.724 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 149.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 150.548 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 154.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 154.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 156.461 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18545 ; free virtual = 30985
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18545 ; free virtual = 30985
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18542 ; free virtual = 30983
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18539 ; free virtual = 30981
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:122) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:128) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ENCRYPT_FEISTEL' (blowfish.cpp:50) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'initial_sbox' in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18517 ; free virtual = 30960
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18501 ; free virtual = 30943
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.98 seconds; current allocated memory: 148.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 148.517 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 148.783 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 149.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 150.537 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 153.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 153.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 155.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_1' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18515 ; free virtual = 30956
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18514 ; free virtual = 30955
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18512 ; free virtual = 30953
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18509 ; free virtual = 30950
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:123) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:129) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ENCRYPT_FEISTEL' (blowfish.cpp:50) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18490 ; free virtual = 30933
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18473 ; free virtual = 30916
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.27 seconds; current allocated memory: 148.400 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 148.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 148.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 149.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 150.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 153.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 153.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 155.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_1' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18208 ; free virtual = 30680
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18208 ; free virtual = 30680
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18209 ; free virtual = 30682
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18207 ; free virtual = 30680
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:124) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:130) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'SBOX_INIT_2' (blowfish.cpp:132) in function 'Blowfish_SetKey' partially with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ENCRYPT_FEISTEL' (blowfish.cpp:50) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 2 with a cyclic factor 16.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18183 ; free virtual = 30657
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18164 ; free virtual = 30638
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.07 seconds; current allocated memory: 159.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 160.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 160.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 161.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 164.563 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 170.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_mux_1632_32_1_1' to 'Blowfish_SetKey_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Blowfish_SetKey_mbkb': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 171.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 176.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_0_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_0_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_0_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_0_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_0_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_0_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_0_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_0_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_0_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_0_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_0_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_0_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_0_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_0_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_1_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_1_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_1_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_1_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_2_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_2_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_2_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_2_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_2_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_2_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_2_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_2_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_3_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_3_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_3_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_3_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_3_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_3_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_3_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_3_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_3_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_3_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_3_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_3_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_3_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_3_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_3_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_3_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Blowfish_SetKey' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_initial_sbox_0' to 'Blowfish_SetKey_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_initial_sbox_1' to 'Blowfish_SetKey_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_initial_sbox_2' to 'Blowfish_SetKey_ieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_initial_sbox_3' to 'Blowfish_SetKey_ifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_urem_64ns_64ns_64_68_seq_1' to 'Blowfish_SetKey_ug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_mux_185_32_1_1' to 'Blowfish_SetKey_mhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Blowfish_SetKey_mhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Blowfish_SetKey_ug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Blowfish_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 184.803 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'Blowfish_SetKey_ug8j_div'
INFO: [RTMG 210-279] Implementing memory 'Blowfish_SetKey_icud_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'Blowfish_SetKey_idEe_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'Blowfish_SetKey_ieOg_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'Blowfish_SetKey_ifYi_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1233.188 ; gain = 595.164 ; free physical = 18048 ; free virtual = 30548
INFO: [VHDL 208-304]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18196 ; free virtual = 30685
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18196 ; free virtual = 30685
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18192 ; free virtual = 30682
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18189 ; free virtual = 30680
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:124) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:130) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'SBOX_INIT_2' (blowfish.cpp:132) in function 'Blowfish_SetKey' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ENCRYPT_FEISTEL' (blowfish.cpp:50) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18160 ; free virtual = 30650
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18141 ; free virtual = 30633
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.28 seconds; current allocated memory: 150.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 151.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 151.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 152.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 153.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 157.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_mux_432_32_1_1' to 'Blowfish_SetKey_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Blowfish_SetKey_mbkb': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 158.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 160.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_14' to 'ap_vld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18405 ; free virtual = 30898
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18405 ; free virtual = 30898
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18402 ; free virtual = 30894
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18399 ; free virtual = 30892
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Encrypt_SetKey' (blowfish.cpp:47).
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:124) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'ENCRYPT_FEISTEL' (blowfish.cpp:50) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[256 x i32]P.i2.i64' into 'Blowfish_SetKey' (blowfish.cpp:133).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18377 ; free virtual = 30871
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18359 ; free virtual = 30854
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.81 seconds; current allocated memory: 150.825 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 151.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Encrypt_SetKey'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('tmp_4', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_4', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_4', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp_4', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'call' operation ('tmp_10', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1)
   between 'call' operation ('tmp_13', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'call' operation ('tmp_14', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 49.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 151.489 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 152.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'GENERATE_PARRAY_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 50.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 154.229 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 159.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_mux_432_32_1_1' to 'Blowfish_SetKey_mbkb' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18434 ; free virtual = 30895
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18434 ; free virtual = 30895
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18430 ; free virtual = 30892
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18428 ; free virtual = 30890
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Encrypt_SetKey' (blowfish.cpp:47).
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:124) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:130) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ENCRYPT_FEISTEL' (blowfish.cpp:50) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18407 ; free virtual = 30869
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18389 ; free virtual = 30852
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.97 seconds; current allocated memory: 151.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 151.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Encrypt_SetKey'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('tmp_4', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_4', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_4', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp_4', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'call' operation ('tmp_10', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1)
   between 'call' operation ('tmp_13', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'call' operation ('tmp_14', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 49.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 151.767 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 152.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'GENERATE_PARRAY_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 50.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 154.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 160.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_mux_432_32_1_1' to 'Blowfish_SetKey_mbkb' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18472 ; free virtual = 30962
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18472 ; free virtual = 30962
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18461 ; free virtual = 30952
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18459 ; free virtual = 30950
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:124) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:130) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ENCRYPT_FEISTEL' (blowfish.cpp:50) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18437 ; free virtual = 30929
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18420 ; free virtual = 30911
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.31 seconds; current allocated memory: 151.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 151.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 151.620 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 152.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 153.932 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 157.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_mux_432_32_1_1' to 'Blowfish_SetKey_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Blowfish_SetKey_mbkb': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 158.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 160.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_15' to 'ap_vld'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18500 ; free virtual = 30961
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18500 ; free virtual = 30961
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18496 ; free virtual = 30958
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18494 ; free virtual = 30956
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:124) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'ENCRYPT_FEISTEL' (blowfish.cpp:50) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[256 x i32]P.i2.i64' into 'Blowfish_SetKey' (blowfish.cpp:133).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18472 ; free virtual = 30934
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18454 ; free virtual = 30917
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.07 seconds; current allocated memory: 150.776 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 151.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 151.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 152.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 153.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 157.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_mux_432_32_1_1' to 'Blowfish_SetKey_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Blowfish_SetKey_mbkb': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 158.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 160.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_16' to 'ap_vld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18167 ; free virtual = 30737
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18167 ; free virtual = 30737
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18163 ; free virtual = 30734
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18161 ; free virtual = 30732
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Encrypt_SetKey' (blowfish.cpp:47).
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:124) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'ENCRYPT_FEISTEL' (blowfish.cpp:50) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[256 x i32]P.i2.i64' into 'Blowfish_SetKey' (blowfish.cpp:133).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18138 ; free virtual = 30710
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18113 ; free virtual = 30685
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.54 seconds; current allocated memory: 150.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 151.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Encrypt_SetKey'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('tmp_4', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_4', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_4', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp_4', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'call' operation ('tmp_10', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1)
   between 'call' operation ('tmp_13', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'call' operation ('tmp_14', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 49.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 151.471 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 152.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 153.923 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 159.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_mux_432_32_1_1' to 'Blowfish_SetKey_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Blowfish_SetKey_mbkb': 4 instance(s).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18155 ; free virtual = 30725
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18155 ; free virtual = 30725
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18152 ; free virtual = 30722
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18150 ; free virtual = 30720
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Encrypt_SetKey' (blowfish.cpp:47).
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:124) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:130) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ENCRYPT_FEISTEL' (blowfish.cpp:50) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18127 ; free virtual = 30698
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18221 ; free virtual = 30684
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.05 seconds; current allocated memory: 151.022 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 151.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Encrypt_SetKey'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('tmp_4', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_4', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_4', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp_4', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'call' operation ('tmp_10', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1)
   between 'call' operation ('tmp_13', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'call' operation ('tmp_14', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 49.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 151.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 152.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 154.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 159.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_mux_432_32_1_1' to 'Blowfish_SetKey_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Blowfish_SetKey_mbkb': 4 instance(s).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18048 ; free virtual = 30509
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18048 ; free virtual = 30509
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18045 ; free virtual = 30506
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18042 ; free virtual = 30504
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Encrypt_SetKey' (blowfish.cpp:47).
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:124) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:130) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ENCRYPT_FEISTEL' (blowfish.cpp:50) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18021 ; free virtual = 30484
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18005 ; free virtual = 30468
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.08 seconds; current allocated memory: 148.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 148.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Encrypt_SetKey'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('tmp_1', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_1', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_1', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp_2', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'call' operation ('tmp_9', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between 'call' operation ('tmp_14', blowfish.cpp:52) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:52) to 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 148.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 149.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 150.720 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 154.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 154.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18487 ; free virtual = 30948
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18487 ; free virtual = 30948
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18483 ; free virtual = 30945
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18481 ; free virtual = 30943
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:126) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:132) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ENCRYPT_FEISTEL' (blowfish.cpp:50) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18459 ; free virtual = 30922
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18443 ; free virtual = 30906
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.94 seconds; current allocated memory: 148.403 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 148.517 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 148.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 149.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 150.537 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 153.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 153.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 155.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_1' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18399 ; free virtual = 30861
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18399 ; free virtual = 30861
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18396 ; free virtual = 30858
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18393 ; free virtual = 30856
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:125) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:131) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'SBOX_INIT_2' (blowfish.cpp:133) in function 'Blowfish_SetKey' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ENCRYPT_FEISTEL' (blowfish.cpp:50) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18370 ; free virtual = 30833
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18353 ; free virtual = 30817
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.58 seconds; current allocated memory: 150.932 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 151.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 151.538 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 152.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 153.764 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 157.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_mux_432_32_1_1' to 'Blowfish_SetKey_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Blowfish_SetKey_mbkb': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 158.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 160.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_13' to 'ap_vld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18325 ; free virtual = 30815
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18325 ; free virtual = 30815
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18322 ; free virtual = 30812
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18320 ; free virtual = 30811
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:127) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:133) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'SBOX_INIT_2' (blowfish.cpp:135) in function 'Blowfish_SetKey' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ENCRYPT_FEISTEL' (blowfish.cpp:50) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 2 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 2 with a block factor 4.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18296 ; free virtual = 30788
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18277 ; free virtual = 30769
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.52 seconds; current allocated memory: 154.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 154.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 154.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 155.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 157.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 164.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_mux_432_32_1_1' to 'Blowfish_SetKey_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Blowfish_SetKey_mbkb': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 164.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 167.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_13' to 'ap_vld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18209 ; free virtual = 30701
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18209 ; free virtual = 30701
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18205 ; free virtual = 30697
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18191 ; free virtual = 30684
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:129) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:135) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'SBOX_INIT_2' (blowfish.cpp:137) in function 'Blowfish_SetKey' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ENCRYPT_FEISTEL' (blowfish.cpp:50) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18171 ; free virtual = 30676
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 17997 ; free virtual = 30649
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.96 seconds; current allocated memory: 149.073 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 149.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 149.437 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 149.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 151.364 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 154.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 154.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 156.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_0' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18047 ; free virtual = 30697
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18047 ; free virtual = 30697
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18044 ; free virtual = 30695
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18041 ; free virtual = 30692
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:129) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:135) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ENCRYPT_FEISTEL' (blowfish.cpp:50) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18020 ; free virtual = 30672
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18003 ; free virtual = 30655
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.98 seconds; current allocated memory: 148.396 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 148.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 148.776 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 149.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 150.532 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 153.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 153.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 155.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_1' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18028 ; free virtual = 30541
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18028 ; free virtual = 30541
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18024 ; free virtual = 30538
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18021 ; free virtual = 30536
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:129) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:135) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'SBOX_INIT_2' (blowfish.cpp:137) in function 'Blowfish_SetKey' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ENCRYPT_FEISTEL' (blowfish.cpp:50) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18000 ; free virtual = 30515
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 17982 ; free virtual = 30497
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.83 seconds; current allocated memory: 149.072 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 149.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 149.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 149.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 151.365 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 154.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 154.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 156.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_0' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18051 ; free virtual = 30564
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18051 ; free virtual = 30564
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18047 ; free virtual = 30561
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18045 ; free virtual = 30559
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:129) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:135) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'SBOX_INIT_2' (blowfish.cpp:137) in function 'Blowfish_SetKey' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ENCRYPT_FEISTEL' (blowfish.cpp:50) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18024 ; free virtual = 30539
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18007 ; free virtual = 30523
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.94 seconds; current allocated memory: 148.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 148.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 148.975 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 149.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 150.790 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 153.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 153.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 155.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_0' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18046 ; free virtual = 30560
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18046 ; free virtual = 30560
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18044 ; free virtual = 30558
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18041 ; free virtual = 30556
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:129) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:135) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'SBOX_INIT_2' (blowfish.cpp:137) in function 'Blowfish_SetKey' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ENCRYPT_FEISTEL' (blowfish.cpp:50) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18019 ; free virtual = 30534
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18002 ; free virtual = 30517
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.76 seconds; current allocated memory: 149.728 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 149.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 150.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 150.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 152.236 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 155.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 155.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 157.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_0' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18041 ; free virtual = 30554
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18041 ; free virtual = 30554
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18038 ; free virtual = 30552
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18036 ; free virtual = 30551
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:129) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:135) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'SBOX_INIT_2' (blowfish.cpp:137) in function 'Blowfish_SetKey' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ENCRYPT_FEISTEL' (blowfish.cpp:50) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18015 ; free virtual = 30530
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 17997 ; free virtual = 30512
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.79 seconds; current allocated memory: 149.073 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 149.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 149.440 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 149.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 151.365 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 154.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 154.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 156.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_0' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18068 ; free virtual = 30581
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18068 ; free virtual = 30581
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18065 ; free virtual = 30579
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18063 ; free virtual = 30577
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:129) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:135) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'SBOX_INIT_2' (blowfish.cpp:137) in function 'Blowfish_SetKey' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ENCRYPT_FEISTEL' (blowfish.cpp:50) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18040 ; free virtual = 30555
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18014 ; free virtual = 30529
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.93 seconds; current allocated memory: 149.072 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 149.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 149.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 149.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 151.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 154.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 154.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 156.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_0' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18058 ; free virtual = 30571
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18058 ; free virtual = 30571
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18055 ; free virtual = 30569
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18053 ; free virtual = 30567
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:129) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:135) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'SBOX_INIT_2' (blowfish.cpp:137) in function 'Blowfish_SetKey' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ENCRYPT_FEISTEL' (blowfish.cpp:50) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18031 ; free virtual = 30546
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18014 ; free virtual = 30529
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.75 seconds; current allocated memory: 149.073 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 149.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 149.436 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 149.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 151.362 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 154.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 154.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 156.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S_0' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18484 ; free virtual = 30998
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18484 ; free virtual = 30998
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18481 ; free virtual = 30995
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18477 ; free virtual = 30992
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:129) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:135) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'SBOX_INIT_2' (blowfish.cpp:137) in function 'Blowfish_SetKey' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ENCRYPT_FEISTEL' (blowfish.cpp:50) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18448 ; free virtual = 30964
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'XOR_PARRAY_1' (blowfish.cpp:146:35) in function 'Blowfish_SetKey' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18431 ; free virtual = 30946
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.96 seconds; current allocated memory: 149.134 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 149.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 149.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 149.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
WARNING: [SCHED 204-68] The II Violation in module 'Blowfish_SetKey' (Loop: XOR_PARRAY_2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'store' operation ('keyIndex_1_write_ln149', blowfish.cpp:149) of variable 'keyIndex', blowfish.cpp:151 on local variable 'keyIndex' and 'load' operation ('keyIndex_1_load', blowfish.cpp:151) on local variable 'keyIndex'.
WARNING: [SCHED 204-68] The II Violation in module 'Blowfish_SetKey' (Loop: XOR_PARRAY_2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'store' operation ('keyIndex_1_write_ln149', blowfish.cpp:149) of variable 'keyIndex', blowfish.cpp:151 on local variable 'keyIndex' and 'load' operation ('keyIndex_1_load', blowfish.cpp:151) on local variable 'keyIndex'.
WARNING: [SCHED 204-68] The II Violation in module 'Blowfish_SetKey' (Loop: XOR_PARRAY_2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'store' operation ('keyIndex_1_write_ln149', blowfish.cpp:149) of variable 'keyIndex', blowfish.cpp:151 on local variable 'keyIndex' and 'load' operation ('keyIndex_1_load', blowfish.cpp:151) on local variable 'keyIndex'.
WARNING: [SCHED 204-68] The II Violation in module 'Blowfish_SetKey' (Loop: XOR_PARRAY_2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'store' operation ('keyIndex_1_write_ln149', blowfish.cpp:149) of variable 'keyIndex', blowfish.cpp:151 on local variable 'keyIndex' and 'load' operation ('keyIndex_1_load', blowfish.cpp:151) on local variable 'keyIndex'.
WARNING: [SCHED 204-68] The II Violation in module 'Blowfish_SetKey' (Loop: XOR_PARRAY_2): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'store' operation ('keyIndex_1_write_ln149', blowfish.cpp:149) of variable 'keyIndex', blowfish.cpp:151 on local variable 'keyIndex' and 'load' operation ('keyIndex_1_load', blowfish.cpp:151) on local variable 'keyIndex'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 68, Depth = 69.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 151.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 154.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 155.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18468 ; free virtual = 30982
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18468 ; free virtual = 30982
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18466 ; free virtual = 30980
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18464 ; free virtual = 30978
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:129) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:135) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'SBOX_INIT_2' (blowfish.cpp:137) in function 'Blowfish_SetKey' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ENCRYPT_FEISTEL' (blowfish.cpp:50) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18443 ; free virtual = 30958
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'XOR_PARRAY_1' (blowfish.cpp:156:35) in function 'Blowfish_SetKey' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18426 ; free virtual = 30942
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.61 seconds; current allocated memory: 149.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 149.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 149.506 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 149.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 151.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 154.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 154.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 156.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_13' to 'ap_vld'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18179 ; free virtual = 30721
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18179 ; free virtual = 30721
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18175 ; free virtual = 30719
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18173 ; free virtual = 30717
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:129) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:135) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'SBOX_INIT_2' (blowfish.cpp:137) in function 'Blowfish_SetKey' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'XOR_PARRAY_1' (blowfish.cpp:156) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'ENCRYPT_FEISTEL' (blowfish.cpp:50) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18150 ; free virtual = 30694
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18133 ; free virtual = 30677
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.6 seconds; current allocated memory: 151.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 151.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 151.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 152.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 154.677 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 159.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18150 ; free virtual = 30673
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18150 ; free virtual = 30673
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18147 ; free virtual = 30671
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18144 ; free virtual = 30669
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:129) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:135) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'SBOX_INIT_2' (blowfish.cpp:137) in function 'Blowfish_SetKey' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ENCRYPT_FEISTEL' (blowfish.cpp:50) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18122 ; free virtual = 30648
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'XOR_PARRAY_1' (blowfish.cpp:156:35) in function 'Blowfish_SetKey' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18105 ; free virtual = 30631
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.95 seconds; current allocated memory: 149.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 149.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 149.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 149.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 151.400 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 154.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 154.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 156.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_13' to 'ap_vld'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18215 ; free virtual = 30710
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18215 ; free virtual = 30710
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18212 ; free virtual = 30707
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18209 ; free virtual = 30705
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:129) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:135) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'SBOX_INIT_2' (blowfish.cpp:137) in function 'Blowfish_SetKey' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ENCRYPT_FEISTEL' (blowfish.cpp:50) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18188 ; free virtual = 30684
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'XOR_PARRAY_1' (blowfish.cpp:156:35) in function 'Blowfish_SetKey' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18170 ; free virtual = 30667
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.16 seconds; current allocated memory: 149.130 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 149.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 149.511 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 149.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 151.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 154.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 154.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 156.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_13' to 'ap_vld'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18293 ; free virtual = 30816
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18293 ; free virtual = 30816
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18290 ; free virtual = 30814
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18288 ; free virtual = 30812
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:129) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:135) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'SBOX_INIT_2' (blowfish.cpp:137) in function 'Blowfish_SetKey' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18266 ; free virtual = 30791
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'XOR_PARRAY_1' (blowfish.cpp:156:35) in function 'Blowfish_SetKey' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18248 ; free virtual = 30773
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.67 seconds; current allocated memory: 149.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 149.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ENCRYPT_FEISTEL'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Loop: ENCRYPT_FEISTEL): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'xor' operation ('__b', blowfish.cpp:52) and 'xor' operation ('__a', blowfish.cpp:51).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 149.553 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 149.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 151.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 154.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 154.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 155.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_10' to 'ap_vld'.
INFO: ==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18516 ; free virtual = 31040
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18516 ; free virtual = 31040
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18503 ; free virtual = 31028
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:68) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18501 ; free virtual = 31026
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Encrypt_SetKey' (blowfish.cpp:59).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ENCRYPT_FEISTEL' (blowfish.cpp:65) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:149) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:155) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'SBOX_INIT_2' (blowfish.cpp:157) in function 'Blowfish_SetKey' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ENCRYPT_FEISTEL' (blowfish.cpp:65) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:133) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:133) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:68) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18479 ; free virtual = 31004
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'XOR_PARRAY_1' (blowfish.cpp:176:35) in function 'Blowfish_SetKey' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18461 ; free virtual = 30987
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.01 seconds; current allocated memory: 149.149 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 149.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Encrypt_SetKey'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('tmp_1', blowfish.cpp:67) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:67) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_1', blowfish.cpp:67) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:67) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_1', blowfish.cpp:67) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:67) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp_2', blowfish.cpp:67) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:67) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'call' operation ('tmp_9', blowfish.cpp:67) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:67) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', blowfish.cpp:67) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:67) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between 'call' operation ('tmp_14', blowfish.cpp:67) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:67) to 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 149.576 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 149.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 151.534 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18511 ; free virtual = 31035
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18511 ; free virtual = 31035
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18508 ; free virtual = 31032
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:68) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18505 ; free virtual = 31030
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Encrypt_SetKey' (blowfish.cpp:59).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ENCRYPT_FEISTEL' (blowfish.cpp:65) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:149) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:155) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'SBOX_INIT_2' (blowfish.cpp:157) in function 'Blowfish_SetKey' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ENCRYPT_FEISTEL' (blowfish.cpp:65) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:133) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:133) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:68) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18483 ; free virtual = 31008
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'XOR_PARRAY_1' (blowfish.cpp:176:35) in function 'Blowfish_SetKey' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18466 ; free virtual = 30991
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.84 seconds; current allocated memory: 149.155 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 149.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Encrypt_SetKey'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('tmp_1', blowfish.cpp:67) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:67) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_1', blowfish.cpp:67) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:67) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_1', blowfish.cpp:67) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:67) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp_2', blowfish.cpp:67) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:67) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'call' operation ('tmp_9', blowfish.cpp:67) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:67) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', blowfish.cpp:67) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:67) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between 'call' operation ('tmp_14', blowfish.cpp:67) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:67) to 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 149.580 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 149.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 151.538 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18510 ; free virtual = 31033
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18510 ; free virtual = 31033
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18507 ; free virtual = 31031
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:68) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18505 ; free virtual = 31030
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Encrypt_SetKey' (blowfish.cpp:59).
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:149) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:155) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'SBOX_INIT_2' (blowfish.cpp:157) in function 'Blowfish_SetKey' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ENCRYPT_FEISTEL' (blowfish.cpp:65) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:133) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:133) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:68) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18483 ; free virtual = 31008
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'XOR_PARRAY_1' (blowfish.cpp:176:35) in function 'Blowfish_SetKey' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18466 ; free virtual = 30991
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.62 seconds; current allocated memory: 149.150 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 149.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Encrypt_SetKey'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('tmp_1', blowfish.cpp:67) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:67) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_1', blowfish.cpp:67) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:67) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_1', blowfish.cpp:67) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:67) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp_2', blowfish.cpp:67) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:67) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'call' operation ('tmp_9', blowfish.cpp:67) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:67) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', blowfish.cpp:67) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:67) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between 'call' operation ('tmp_14', blowfish.cpp:67) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:67) to 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 149.575 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 149.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 151.534 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 155.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18462 ; free virtual = 30990
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18462 ; free virtual = 30990
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18459 ; free virtual = 30988
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18457 ; free virtual = 30985
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:150) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:156) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'SBOX_INIT_2' (blowfish.cpp:158) in function 'Blowfish_SetKey' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ENCRYPT_FEISTEL' (blowfish.cpp:50) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:134) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:134) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18435 ; free virtual = 30965
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'XOR_PARRAY_1' (blowfish.cpp:177:35) in function 'Blowfish_SetKey' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18418 ; free virtual = 30948
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.55 seconds; current allocated memory: 149.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 149.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 149.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 149.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 151.378 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 154.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 154.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 155.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_13' to 'ap_vld'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18476 ; free virtual = 31003
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18476 ; free virtual = 31003
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18472 ; free virtual = 31001
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:69) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18470 ; free virtual = 30999
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Encrypt_SetKey' (blowfish.cpp:60).
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:150) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:156) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'SBOX_INIT_2' (blowfish.cpp:158) in function 'Blowfish_SetKey' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ENCRYPT_FEISTEL' (blowfish.cpp:66) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:134) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:134) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:69) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18448 ; free virtual = 30978
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'XOR_PARRAY_1' (blowfish.cpp:177:35) in function 'Blowfish_SetKey' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18431 ; free virtual = 30961
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.63 seconds; current allocated memory: 149.151 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 149.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Encrypt_SetKey'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('tmp_1', blowfish.cpp:68) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:68) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_1', blowfish.cpp:68) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:68) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_1', blowfish.cpp:68) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:68) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp_2', blowfish.cpp:68) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:68) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'call' operation ('tmp_9', blowfish.cpp:68) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:68) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'call' operation ('tmp_12', blowfish.cpp:68) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:68) to 'feistel'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Function: Encrypt_SetKey): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between 'call' operation ('tmp_14', blowfish.cpp:68) to 'feistel' and 'call' operation ('tmp', blowfish.cpp:68) to 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 149.584 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 149.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 151.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 155.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18526 ; free virtual = 31021
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18526 ; free virtual = 31021
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18522 ; free virtual = 31018
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:68) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18520 ; free virtual = 31016
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:149) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:155) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'SBOX_INIT_2' (blowfish.cpp:157) in function 'Blowfish_SetKey' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ENCRYPT_FEISTEL' (blowfish.cpp:65) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:133) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:133) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:68) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18499 ; free virtual = 30995
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'XOR_PARRAY_1' (blowfish.cpp:176:35) in function 'Blowfish_SetKey' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18481 ; free virtual = 30978
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9 seconds; current allocated memory: 149.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 149.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 149.525 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 149.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 151.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 154.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 154.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 156.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_14' to 'ap_vld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18438 ; free virtual = 30964
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18438 ; free virtual = 30964
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18434 ; free virtual = 30961
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:68) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18431 ; free virtual = 30959
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:149) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:155) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'SBOX_INIT_2' (blowfish.cpp:157) in function 'Blowfish_SetKey' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:133) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:133) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:68) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18410 ; free virtual = 30939
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'XOR_PARRAY_1' (blowfish.cpp:176:35) in function 'Blowfish_SetKey' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18392 ; free virtual = 30921
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.69 seconds; current allocated memory: 149.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 149.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ENCRYPT_FEISTEL'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Loop: ENCRYPT_FEISTEL): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'xor' operation ('localRight', blowfish.cpp:67) and 'xor' operation ('localLeft', blowfish.cpp:66).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 149.568 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 150.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 151.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 154.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 154.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 155.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_10' to 'ap_vld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18059 ; free virtual = 30554
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18059 ; free virtual = 30554
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18057 ; free virtual = 30553
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:91) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18054 ; free virtual = 30551
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:170) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:176) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'SBOX_INIT_2' (blowfish.cpp:178) in function 'Blowfish_SetKey' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:154) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:154) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:91) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18033 ; free virtual = 30530
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'XOR_PARRAY_1' (blowfish.cpp:197:35) in function 'Blowfish_SetKey' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18015 ; free virtual = 30512
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.91 seconds; current allocated memory: 149.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 149.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ENCRYPT_FEISTEL'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Loop: ENCRYPT_FEISTEL): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'xor' operation ('tempRight', blowfish.cpp:86) and 'xor' operation ('tempLeft', blowfish.cpp:85).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 149.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 150.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 151.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 154.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 154.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 155.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_10' to 'ap_vld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18193 ; free virtual = 30719
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18193 ; free virtual = 30719
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18190 ; free virtual = 30717
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:70) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18188 ; free virtual = 30714
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:153) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:159) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'SBOX_INIT_2' (blowfish.cpp:161) in function 'Blowfish_SetKey' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:137) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:137) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:70) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18158 ; free virtual = 30686
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'XOR_PARRAY_1' (blowfish.cpp:180:35) in function 'Blowfish_SetKey' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'left' (blowfish.cpp:60).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'right' (blowfish.cpp:60).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18142 ; free virtual = 30669
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.23 seconds; current allocated memory: 148.677 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 148.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ENCRYPT_FEISTEL'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Loop: ENCRYPT_FEISTEL): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'xor' operation ('localRight', blowfish.cpp:69) and 'xor' operation ('localLeft', blowfish.cpp:68).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 149.053 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 149.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 150.736 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 153.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 153.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 154.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18330 ; free virtual = 30855
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18330 ; free virtual = 30855
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18327 ; free virtual = 30852
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18325 ; free virtual = 30850
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:151) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:157) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'SBOX_INIT_2' (blowfish.cpp:159) in function 'Blowfish_SetKey' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:135) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:135) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18303 ; free virtual = 30830
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'XOR_PARRAY_1' (blowfish.cpp:178:35) in function 'Blowfish_SetKey' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18286 ; free virtual = 30813
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.85 seconds; current allocated memory: 149.178 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 149.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ENCRYPT_FEISTEL'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Loop: ENCRYPT_FEISTEL): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'xor' operation ('__b', blowfish.cpp:52) and 'xor' operation ('__a', blowfish.cpp:51).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 149.557 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 149.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 151.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 154.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 154.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 155.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_10' to 'ap_vld'.
INFO: ==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18087 ; free virtual = 30581
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18087 ; free virtual = 30581
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18083 ; free virtual = 30579
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18081 ; free virtual = 30576
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:156) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:162) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'SBOX_INIT_2' (blowfish.cpp:164) in function 'Blowfish_SetKey' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:140) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:140) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:56) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18060 ; free virtual = 30556
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'XOR_PARRAY_1' (blowfish.cpp:183:35) in function 'Blowfish_SetKey' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18042 ; free virtual = 30538
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.17 seconds; current allocated memory: 149.183 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 149.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ENCRYPT_FEISTEL'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Loop: ENCRYPT_FEISTEL): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'xor' operation ('localRight', blowfish.cpp:55) and 'xor' operation ('localLeft', blowfish.cpp:54).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 149.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 150.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 151.503 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 154.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 154.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 155.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_10' to 'ap_vld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18260 ; free virtual = 30755
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18260 ; free virtual = 30755
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18251 ; free virtual = 30748
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18248 ; free virtual = 30745
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:160) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:166) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'SBOX_INIT_2' (blowfish.cpp:168) in function 'Blowfish_SetKey' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:144) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:60) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18227 ; free virtual = 30724
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'XOR_PARRAY_1' (blowfish.cpp:187:35) in function 'Blowfish_SetKey' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18209 ; free virtual = 30707
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.89 seconds; current allocated memory: 149.185 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 149.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ENCRYPT_FEISTEL'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Loop: ENCRYPT_FEISTEL): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'xor' operation ('localRight', blowfish.cpp:59) and 'xor' operation ('localLeft', blowfish.cpp:57).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 149.565 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 150.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 151.507 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 154.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 154.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 155.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_10' to 'ap_vld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18405 ; free virtual = 30903
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18405 ; free virtual = 30903
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18401 ; free virtual = 30900
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18399 ; free virtual = 30898
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:137) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:143) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'SBOX_INIT_2' (blowfish.cpp:145) in function 'Blowfish_SetKey' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:121) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:121) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18378 ; free virtual = 30878
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'XOR_PARRAY_1' (blowfish.cpp:164:35) in function 'Blowfish_SetKey' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18360 ; free virtual = 30861
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.54 seconds; current allocated memory: 149.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 149.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ENCRYPT_FEISTEL'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Loop: ENCRYPT_FEISTEL): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'xor' operation ('__b', blowfish.cpp:56) and 'xor' operation ('__a', blowfish.cpp:55).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 149.552 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 149.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 151.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 154.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 154.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 155.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_10' to 'ap_vld'.
INFO: ==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18329 ; free virtual = 30852
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18329 ; free virtual = 30852
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18326 ; free virtual = 30849
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18324 ; free virtual = 30848
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:136) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:142) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'SBOX_INIT_2' (blowfish.cpp:144) in function 'Blowfish_SetKey' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:120) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:120) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18303 ; free virtual = 30828
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'XOR_PARRAY_1' (blowfish.cpp:153:35) in function 'Blowfish_SetKey' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18285 ; free virtual = 30810
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.15 seconds; current allocated memory: 149.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 149.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ENCRYPT_FEISTEL'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Loop: ENCRYPT_FEISTEL): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'xor' operation ('__b', blowfish.cpp:56) and 'xor' operation ('__a', blowfish.cpp:55).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 149.552 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 149.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 151.491 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 154.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 154.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 155.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_10' to 'ap_vld'.
INFO: ==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18216 ; free virtual = 30743
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18216 ; free virtual = 30743
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18212 ; free virtual = 30740
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:61) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18210 ; free virtual = 30738
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:154) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:160) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'SBOX_INIT_2' (blowfish.cpp:162) in function 'Blowfish_SetKey' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:138) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:138) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:61) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18188 ; free virtual = 30717
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'XOR_PARRAY_1' (blowfish.cpp:171:35) in function 'Blowfish_SetKey' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 18172 ; free virtual = 30701
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.72 seconds; current allocated memory: 149.167 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 149.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ENCRYPT_FEISTEL'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Loop: ENCRYPT_FEISTEL): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'xor' operation ('localRight', blowfish.cpp:56) and 'xor' operation ('localLeft', blowfish.cpp:55).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 149.548 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 149.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 151.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 154.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 154.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 155.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_10' to 'ap_vld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20116 ; free virtual = 32578
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20116 ; free virtual = 32578
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20112 ; free virtual = 32575
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20110 ; free virtual = 32573
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:156) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:162) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'SBOX_INIT_2' (blowfish.cpp:164) in function 'Blowfish_SetKey' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:140) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:140) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:63) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20089 ; free virtual = 32552
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'XOR_PARRAY_1' (blowfish.cpp:173:35) in function 'Blowfish_SetKey' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'localLeft' (blowfish.cpp:55:9).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'localRight' (blowfish.cpp:56:30).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20071 ; free virtual = 32535
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.25 seconds; current allocated memory: 149.182 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 149.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ENCRYPT_FEISTEL'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Loop: ENCRYPT_FEISTEL): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'xor' operation ('localRight', blowfish.cpp:56) and 'xor' operation ('localLeft', blowfish.cpp:55).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 149.563 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 150.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 151.503 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 154.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 154.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 155.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_vld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20116 ; free virtual = 32579
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20116 ; free virtual = 32579
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20112 ; free virtual = 32575
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20110 ; free virtual = 32574
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:156) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:162) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'SBOX_INIT_2' (blowfish.cpp:164) in function 'Blowfish_SetKey' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:140) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:140) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:63) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20088 ; free virtual = 32552
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'XOR_PARRAY_1' (blowfish.cpp:173:35) in function 'Blowfish_SetKey' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'localLeft' (blowfish.cpp:49).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'localRight' (blowfish.cpp:50).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20069 ; free virtual = 32534
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.34 seconds; current allocated memory: 149.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 149.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ENCRYPT_FEISTEL'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Loop: ENCRYPT_FEISTEL): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'xor' operation ('localRight', blowfish.cpp:58) and 'xor' operation ('localLeft', blowfish.cpp:57).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 149.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 150.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 151.611 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 154.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 154.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 155.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_vld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20109 ; free virtual = 32571
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20108 ; free virtual = 32571
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20105 ; free virtual = 32569
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:61) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20103 ; free virtual = 32567
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:154) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:160) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'SBOX_INIT_2' (blowfish.cpp:162) in function 'Blowfish_SetKey' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'initial_parray'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'P' (blowfish.cpp:138) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'initial_sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (blowfish.cpp:138) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:61) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20081 ; free virtual = 32546
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'XOR_PARRAY_1' (blowfish.cpp:171:35) in function 'Blowfish_SetKey' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 20063 ; free virtual = 32528
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.74 seconds; current allocated memory: 149.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 149.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ENCRYPT_FEISTEL'.
WARNING: [SCHED 204-68] The II Violation in module 'Encrypt_SetKey' (Loop: ENCRYPT_FEISTEL): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'xor' operation ('localRight', blowfish.cpp:56) and 'xor' operation ('localLeft', blowfish.cpp:55).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 149.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 149.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XOR_PARRAY_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 151.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 154.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 154.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 155.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P_10' to 'ap_vld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 23673 ; free virtual = 32869
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 23673 ; free virtual = 32869
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 23671 ; free virtual = 32866
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 23657 ; free virtual = 32854
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:153) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:159) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'SBOX_INIT_2' (blowfish.cpp:161) in function 'Blowfish_SetKey' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'XOR_PARRAY_2' (blowfish.cpp:173) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'GENERATE_PARRAY_1' (blowfish.cpp:184) in function 'Blowfish_SetKey' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'GENERATE_SBOX_1' (blowfish.cpp:192) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ENCRYPT_FEISTEL' (blowfish.cpp:56) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'initial_sbox' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:63) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 23544 ; free virtual = 32742
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 23527 ; free virtual = 32725
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('S_load_2', blowfish.cpp:134) on array 'S' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'S'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.22 seconds; current allocated memory: 146.506 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 146.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 146.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 147.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 148.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 149.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 150.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 151.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Blowfish_SetKey' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_initial_sbox_0' to 'Blowfish_SetKey_ibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_initial_sbox_1' to 'Blowfish_SetKey_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_initial_sbox_2' to 'Blowfish_SetKey_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_initial_sbox_3' to 'Blowfish_SetKey_ieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_urem_7ns_64ns_32_11_seq_1' to 'Blowfish_SetKey_ufYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Blowfish_SetKey_ufYi': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Blowfish_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 155.503 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 102.94 MHz
