#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Dec  9 08:36:21 2024
# Process ID: 13584
# Current directory: C:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent42248 C:\Git\GitHub\MCS\MC\MC_state_machine_all_functions\V2\Vivado\Vivado.xpr
# Log file: C:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/vivado.log
# Journal file: C:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado\vivado.jou
# Running On        :Soeren-Laptop
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :11th Gen Intel(R) Core(TM) i7-1165G7 @ 2.80GHz
# CPU Frequency     :2803 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16969 MB
# Swap memory       :16106 MB
# Total Virtual     :33075 MB
# Available Virtual :5989 MB
#-----------------------------------------------------------
start_gui
open_project C:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.xpr
INFO: [Project 1-313] Project file moved from 'C:/Git/GitHub/MCS/MC/MC_state_machine_SDC/V1/Vivado' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project: Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1641.500 ; gain = 468.141
update_compile_order -fileset sources_1
open_bd_design {C:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd}
Reading block design file <C:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:module_ref:SDC_Monitor_CAR:1.0 - SDC_Monitor_CAR_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant
Successfully read diagram <MC> from block design file <C:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1794.777 ; gain = 121.926
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xadc_wiz:3.3 xadc_wiz_0
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
create_bd_cell: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2253.137 ; gain = 414.941
endgroup
set_property location {1 251 118} [get_bd_cells xadc_wiz_0]
set_property -dict [list \
  CONFIG.CHANNEL_ENABLE_VAUXP0_VAUXN0 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP10_VAUXN10 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP11_VAUXN11 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP12_VAUXN12 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP13_VAUXN13 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP1_VAUXN1 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP2_VAUXN2 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP3_VAUXN3 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP4_VAUXN4 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP5_VAUXN5 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP6_VAUXN6 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP7_VAUXN7 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP8_VAUXN8 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP9_VAUXN9 {true} \
  CONFIG.CHANNEL_ENABLE_VP_VN {false} \
  CONFIG.EXTERNAL_MUX_CHANNEL {VP_VN} \
  CONFIG.SEQUENCER_MODE {Continuous} \
  CONFIG.SINGLE_CHANNEL_SELECTION {TEMPERATURE} \
  CONFIG.XADC_STARUP_SELECTION {channel_sequencer} \
] [get_bd_cells xadc_wiz_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/xadc_wiz_0/s_axi_lite} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins xadc_wiz_0/s_axi_lite]
Slave segment '/xadc_wiz_0/s_axi_lite/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vp_Vn]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux0]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux1]
endgroup
delete_bd_objs [get_bd_intf_nets Vp_Vn_0_1] [get_bd_intf_ports Vp_Vn_0]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux2]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux3]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux4]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux5]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux6]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux7]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux8]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux9]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux10]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux11]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux12]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux13]
endgroup
set_property name Vaux0_BP1 [get_bd_intf_ports Vaux0_0]
set_property name Vaux1_TP0 [get_bd_intf_ports Vaux1_0]
set_property name Vaux2_NetINV34C [get_bd_intf_ports Vaux2_0]
set_property name Vaux3_SW [get_bd_intf_ports Vaux3_0]
set_property name Vaux4_DASHAMSC [get_bd_intf_ports Vaux4_0]
set_property name Vaux5_LVSV [get_bd_intf_ports Vaux5_0]
set_property name Vaux6_BrakeC [get_bd_intf_ports Vaux6_0]
set_property name Vaux7_PoEC [get_bd_intf_ports Vaux7_0]
set_property name Vaux8_BP0 [get_bd_intf_ports Vaux8_0]
set_property name Vaux9_TP1 [get_bd_intf_ports Vaux9_0]
set_property name Vaux10_TSCINV12C [get_bd_intf_ports Vaux10_0]
set_property name Vaux11_RTDSC [get_bd_intf_ports Vaux11_0]
set_property name Vaux12_CoolC [get_bd_intf_ports Vaux12_0]
set_property name Vaux13_LVSC [get_bd_intf_ports Vaux13_0]
save_bd_design
Wrote  : <C:\Git\GitHub\MCS\MC\MC_state_machine_all_functions\V2\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
Wrote  : <C:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.srcs/sources_1/bd/MC/ui/bd_1fb9e3f6.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.srcs/utils_1/imports/synth_1/MC_wrapper.dcp with file C:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.runs/synth_1/MC_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /ps7_0_axi_periph/xbar/M02_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Wrote  : <C:\Git\GitHub\MCS\MC\MC_state_machine_all_functions\V2\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
Wrote  : <C:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.srcs/sources_1/bd/MC/ui/bd_1fb9e3f6.ui> 
VHDL Output written to : c:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.vhd
VHDL Output written to : c:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.gen/sources_1/bd/MC/sim/MC.vhd
VHDL Output written to : c:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.gen/sources_1/bd/MC/hdl/MC_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.gen/sources_1/bd/MC/hw_handoff/MC.hwh
Generated Hardware Definition File c:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP MC_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP MC_xadc_wiz_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP MC_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MC_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry cc2c65d4154d723c to dir: c:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0.dcp to c:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_sim_netlist.v to c:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_sim_netlist.vhdl to c:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_stub.v to c:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_stub.vhdl to c:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MC_auto_pc_0, cache-ID = cc2c65d4154d723c; cache size = 19.232 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MC_xadc_wiz_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 925559046e6a7d54 to dir: c:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_xadc_wiz_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.cache/ip/2024.1/9/2/925559046e6a7d54/MC_xadc_wiz_0_0.dcp to c:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_xadc_wiz_0_0/MC_xadc_wiz_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_xadc_wiz_0_0/MC_xadc_wiz_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.cache/ip/2024.1/9/2/925559046e6a7d54/MC_xadc_wiz_0_0_sim_netlist.v to c:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_xadc_wiz_0_0/MC_xadc_wiz_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_xadc_wiz_0_0/MC_xadc_wiz_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.cache/ip/2024.1/9/2/925559046e6a7d54/MC_xadc_wiz_0_0_sim_netlist.vhdl to c:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_xadc_wiz_0_0/MC_xadc_wiz_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_xadc_wiz_0_0/MC_xadc_wiz_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.cache/ip/2024.1/9/2/925559046e6a7d54/MC_xadc_wiz_0_0_stub.v to c:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_xadc_wiz_0_0/MC_xadc_wiz_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_xadc_wiz_0_0/MC_xadc_wiz_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.cache/ip/2024.1/9/2/925559046e6a7d54/MC_xadc_wiz_0_0_stub.vhdl to c:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_xadc_wiz_0_0/MC_xadc_wiz_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_xadc_wiz_0_0/MC_xadc_wiz_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MC_xadc_wiz_0_0, cache-ID = 925559046e6a7d54; cache size = 19.232 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MC_xbar_0
[Mon Dec  9 08:50:10 2024] Launched MC_xbar_0_synth_1, synth_1...
Run output will be captured here:
MC_xbar_0_synth_1: C:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.runs/MC_xbar_0_synth_1/runme.log
synth_1: C:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.runs/synth_1/runme.log
[Mon Dec  9 08:50:10 2024] Launched impl_1...
Run output will be captured here: C:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2813.316 ; gain = 0.000
regenerate_bd_layout
