
LiteOS_0.000.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000215c  0800018c  0800018c  0001018c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080022e8  080022e8  000122e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002328  08002328  00012328  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800232c  0800232c  0001232c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000036c  20000000  08002330  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00001110  2000036c  0800269c  0002036c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  2000147c  0800269c  0002147c  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  0002036c  2**0
                  CONTENTS, READONLY
  9 .debug_info   000108d7  00000000  00000000  0002039c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000231a  00000000  00000000  00030c73  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001a58  00000000  00000000  00032f8d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000648  00000000  00000000  000349e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000006a8  00000000  00000000  00035030  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00003668  00000000  00000000  000356d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000023f8  00000000  00000000  00038d40  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0003b138  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000e04  00000000  00000000  0003b1b4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	; (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	2000036c 	.word	0x2000036c
 80001a8:	00000000 	.word	0x00000000
 80001ac:	080022d0 	.word	0x080022d0

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	; (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000370 	.word	0x20000370
 80001c8:	080022d0 	.word	0x080022d0

080001cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80001cc:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 80001ce:	4b08      	ldr	r3, [pc, #32]	; (80001f0 <HAL_InitTick+0x24>)
{
 80001d0:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 80001d2:	6818      	ldr	r0, [r3, #0]
 80001d4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80001d8:	fbb0 f0f3 	udiv	r0, r0, r3
 80001dc:	f000 f86a 	bl	80002b4 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 80001e0:	2200      	movs	r2, #0
 80001e2:	4621      	mov	r1, r4
 80001e4:	f04f 30ff 	mov.w	r0, #4294967295
 80001e8:	f000 f830 	bl	800024c <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 80001ec:	2000      	movs	r0, #0
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000368 	.word	0x20000368

080001f4 <HAL_Init>:
{
 80001f4:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001f6:	2003      	movs	r0, #3
 80001f8:	f000 f816 	bl	8000228 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80001fc:	2000      	movs	r0, #0
 80001fe:	f7ff ffe5 	bl	80001cc <HAL_InitTick>
  HAL_MspInit();
 8000202:	f000 fe4b 	bl	8000e9c <HAL_MspInit>
}
 8000206:	2000      	movs	r0, #0
 8000208:	bd08      	pop	{r3, pc}
	...

0800020c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 800020c:	4a02      	ldr	r2, [pc, #8]	; (8000218 <HAL_IncTick+0xc>)
 800020e:	6813      	ldr	r3, [r2, #0]
 8000210:	3301      	adds	r3, #1
 8000212:	6013      	str	r3, [r2, #0]
 8000214:	4770      	bx	lr
 8000216:	bf00      	nop
 8000218:	20000388 	.word	0x20000388

0800021c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800021c:	4b01      	ldr	r3, [pc, #4]	; (8000224 <HAL_GetTick+0x8>)
 800021e:	6818      	ldr	r0, [r3, #0]
}
 8000220:	4770      	bx	lr
 8000222:	bf00      	nop
 8000224:	20000388 	.word	0x20000388

08000228 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000228:	4a07      	ldr	r2, [pc, #28]	; (8000248 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800022a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800022c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000230:	041b      	lsls	r3, r3, #16
 8000232:	0c1b      	lsrs	r3, r3, #16
 8000234:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000238:	0200      	lsls	r0, r0, #8
 800023a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800023e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000242:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000244:	60d3      	str	r3, [r2, #12]
 8000246:	4770      	bx	lr
 8000248:	e000ed00 	.word	0xe000ed00

0800024c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800024c:	4b17      	ldr	r3, [pc, #92]	; (80002ac <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800024e:	b530      	push	{r4, r5, lr}
 8000250:	68dc      	ldr	r4, [r3, #12]
 8000252:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000256:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800025a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800025c:	2b04      	cmp	r3, #4
 800025e:	bf28      	it	cs
 8000260:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000262:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000264:	f04f 0501 	mov.w	r5, #1
 8000268:	fa05 f303 	lsl.w	r3, r5, r3
 800026c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000270:	bf8c      	ite	hi
 8000272:	3c03      	subhi	r4, #3
 8000274:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000276:	4019      	ands	r1, r3
 8000278:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800027a:	fa05 f404 	lsl.w	r4, r5, r4
 800027e:	3c01      	subs	r4, #1
 8000280:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000282:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000284:	ea42 0201 	orr.w	r2, r2, r1
 8000288:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800028c:	bfaf      	iteee	ge
 800028e:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000292:	f000 000f 	andlt.w	r0, r0, #15
 8000296:	4b06      	ldrlt	r3, [pc, #24]	; (80002b0 <HAL_NVIC_SetPriority+0x64>)
 8000298:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800029a:	bfa5      	ittet	ge
 800029c:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 80002a0:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002a2:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002a4:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80002a8:	bd30      	pop	{r4, r5, pc}
 80002aa:	bf00      	nop
 80002ac:	e000ed00 	.word	0xe000ed00
 80002b0:	e000ed14 	.word	0xe000ed14

080002b4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80002b4:	3801      	subs	r0, #1
 80002b6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80002ba:	d20a      	bcs.n	80002d2 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80002bc:	4b06      	ldr	r3, [pc, #24]	; (80002d8 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002be:	4a07      	ldr	r2, [pc, #28]	; (80002dc <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80002c0:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002c2:	21f0      	movs	r1, #240	; 0xf0
 80002c4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80002c8:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80002ca:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80002cc:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80002ce:	601a      	str	r2, [r3, #0]
 80002d0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80002d2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80002d4:	4770      	bx	lr
 80002d6:	bf00      	nop
 80002d8:	e000e010 	.word	0xe000e010
 80002dc:	e000ed00 	.word	0xe000ed00

080002e0 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80002e0:	4b04      	ldr	r3, [pc, #16]	; (80002f4 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80002e2:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80002e4:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80002e6:	bf0c      	ite	eq
 80002e8:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80002ec:	f022 0204 	bicne.w	r2, r2, #4
 80002f0:	601a      	str	r2, [r3, #0]
 80002f2:	4770      	bx	lr
 80002f4:	e000e010 	.word	0xe000e010

080002f8 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80002f8:	4770      	bx	lr

080002fa <HAL_SYSTICK_IRQHandler>:
{
 80002fa:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80002fc:	f7ff fffc 	bl	80002f8 <HAL_SYSTICK_Callback>
 8000300:	bd08      	pop	{r3, pc}
	...

08000304 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000304:	4b02      	ldr	r3, [pc, #8]	; (8000310 <HAL_PWREx_GetVoltageRange+0xc>)
 8000306:	6818      	ldr	r0, [r3, #0]
#endif  
}
 8000308:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop
 8000310:	40007000 	.word	0x40007000

08000314 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.                    
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000314:	4b16      	ldr	r3, [pc, #88]	; (8000370 <HAL_PWREx_ControlVoltageScaling+0x5c>)
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000316:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000318:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800031c:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000320:	d11a      	bne.n	8000358 <HAL_PWREx_ControlVoltageScaling+0x44>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000322:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8000326:	d013      	beq.n	8000350 <HAL_PWREx_ControlVoltageScaling+0x3c>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000328:	681a      	ldr	r2, [r3, #0]
      
      /* Wait until VOSF is cleared */      
      wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000));
 800032a:	4912      	ldr	r1, [pc, #72]	; (8000374 <HAL_PWREx_ControlVoltageScaling+0x60>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800032c:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8000330:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000334:	601a      	str	r2, [r3, #0]
      wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000));
 8000336:	4a10      	ldr	r2, [pc, #64]	; (8000378 <HAL_PWREx_ControlVoltageScaling+0x64>)
 8000338:	6812      	ldr	r2, [r2, #0]
 800033a:	fbb2 f1f1 	udiv	r1, r2, r1
 800033e:	2232      	movs	r2, #50	; 0x32
 8000340:	434a      	muls	r2, r1
      while ((wait_loop_index != 0) && (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)))
 8000342:	b112      	cbz	r2, 800034a <HAL_PWREx_ControlVoltageScaling+0x36>
 8000344:	6959      	ldr	r1, [r3, #20]
 8000346:	0549      	lsls	r1, r1, #21
 8000348:	d404      	bmi.n	8000354 <HAL_PWREx_ControlVoltageScaling+0x40>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800034a:	695b      	ldr	r3, [r3, #20]
 800034c:	055b      	lsls	r3, r3, #21
 800034e:	d40d      	bmi.n	800036c <HAL_PWREx_ControlVoltageScaling+0x58>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif  
  
  return HAL_OK;
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
        wait_loop_index--;
 8000354:	3a01      	subs	r2, #1
 8000356:	e7f4      	b.n	8000342 <HAL_PWREx_ControlVoltageScaling+0x2e>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000358:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800035c:	bf1f      	itttt	ne
 800035e:	681a      	ldrne	r2, [r3, #0]
 8000360:	f422 62c0 	bicne.w	r2, r2, #1536	; 0x600
 8000364:	f442 6280 	orrne.w	r2, r2, #1024	; 0x400
 8000368:	601a      	strne	r2, [r3, #0]
 800036a:	e7f1      	b.n	8000350 <HAL_PWREx_ControlVoltageScaling+0x3c>
        return HAL_TIMEOUT;
 800036c:	2003      	movs	r0, #3
}  
 800036e:	4770      	bx	lr
 8000370:	40007000 	.word	0x40007000
 8000374:	000f4240 	.word	0x000f4240
 8000378:	20000368 	.word	0x20000368

0800037c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800037c:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos = 0;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800037e:	4d1e      	ldr	r5, [pc, #120]	; (80003f8 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8000380:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000382:	00da      	lsls	r2, r3, #3
{
 8000384:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8000386:	d518      	bpl.n	80003ba <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8000388:	f7ff ffbc 	bl	8000304 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800038c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8000390:	d123      	bne.n	80003da <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 8000392:	2c80      	cmp	r4, #128	; 0x80
 8000394:	d929      	bls.n	80003ea <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8000396:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8000398:	bf8c      	ite	hi
 800039a:	2002      	movhi	r0, #2
 800039c:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800039e:	4a17      	ldr	r2, [pc, #92]	; (80003fc <RCC_SetFlashLatencyFromMSIRange+0x80>)
 80003a0:	6813      	ldr	r3, [r2, #0]
 80003a2:	f023 0307 	bic.w	r3, r3, #7
 80003a6:	4303      	orrs	r3, r0
 80003a8:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != latency)
 80003aa:	6813      	ldr	r3, [r2, #0]
 80003ac:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 80003b0:	1a18      	subs	r0, r3, r0
 80003b2:	bf18      	it	ne
 80003b4:	2001      	movne	r0, #1
 80003b6:	b003      	add	sp, #12
 80003b8:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 80003ba:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80003bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003c0:	65ab      	str	r3, [r5, #88]	; 0x58
 80003c2:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80003c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003c8:	9301      	str	r3, [sp, #4]
 80003ca:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 80003cc:	f7ff ff9a 	bl	8000304 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 80003d0:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80003d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80003d6:	65ab      	str	r3, [r5, #88]	; 0x58
 80003d8:	e7d8      	b.n	800038c <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 80003da:	2c80      	cmp	r4, #128	; 0x80
 80003dc:	d807      	bhi.n	80003ee <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 80003de:	d008      	beq.n	80003f2 <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 80003e0:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 80003e4:	4258      	negs	r0, r3
 80003e6:	4158      	adcs	r0, r3
 80003e8:	e7d9      	b.n	800039e <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80003ea:	2000      	movs	r0, #0
 80003ec:	e7d7      	b.n	800039e <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 80003ee:	2003      	movs	r0, #3
 80003f0:	e7d5      	b.n	800039e <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 80003f2:	2002      	movs	r0, #2
 80003f4:	e7d3      	b.n	800039e <RCC_SetFlashLatencyFromMSIRange+0x22>
 80003f6:	bf00      	nop
 80003f8:	40021000 	.word	0x40021000
 80003fc:	40022000 	.word	0x40022000

08000400 <HAL_RCC_GetSysClockFreq>:
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 8000400:	4b2f      	ldr	r3, [pc, #188]	; (80004c0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8000402:	689a      	ldr	r2, [r3, #8]
 8000404:	f012 0f0c 	tst.w	r2, #12
{
 8000408:	b510      	push	{r4, lr}
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 800040a:	d009      	beq.n	8000420 <HAL_RCC_GetSysClockFreq+0x20>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 800040c:	689a      	ldr	r2, [r3, #8]
 800040e:	f002 020c 	and.w	r2, r2, #12
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 8000412:	2a0c      	cmp	r2, #12
 8000414:	d12d      	bne.n	8000472 <HAL_RCC_GetSysClockFreq+0x72>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 8000416:	68da      	ldr	r2, [r3, #12]
 8000418:	f002 0203 	and.w	r2, r2, #3
 800041c:	2a01      	cmp	r2, #1
 800041e:	d128      	bne.n	8000472 <HAL_RCC_GetSysClockFreq+0x72>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RESET)
 8000420:	681a      	ldr	r2, [r3, #0]
    msirange = MSIRangeTable[msirange];
 8000422:	4928      	ldr	r1, [pc, #160]	; (80004c4 <HAL_RCC_GetSysClockFreq+0xc4>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RESET)
 8000424:	0712      	lsls	r2, r2, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8000426:	bf55      	itete	pl
 8000428:	f8d3 2094 	ldrpl.w	r2, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800042c:	681a      	ldrmi	r2, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800042e:	f3c2 2203 	ubfxpl	r2, r2, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8000432:	f3c2 1203 	ubfxmi	r2, r2, #4, #4
    msirange = MSIRangeTable[msirange];
 8000436:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 800043a:	6899      	ldr	r1, [r3, #8]
      sysclockfreq = msirange;
 800043c:	f011 0f0c 	tst.w	r1, #12
 8000440:	bf0c      	ite	eq
 8000442:	4610      	moveq	r0, r2
 8000444:	2000      	movne	r0, #0
  if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8000446:	6899      	ldr	r1, [r3, #8]
 8000448:	f001 010c 	and.w	r1, r1, #12
 800044c:	290c      	cmp	r1, #12
 800044e:	d130      	bne.n	80004b2 <HAL_RCC_GetSysClockFreq+0xb2>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8000450:	68dc      	ldr	r4, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8000452:	68d8      	ldr	r0, [r3, #12]
 8000454:	f3c0 1002 	ubfx	r0, r0, #4, #3
 8000458:	1c41      	adds	r1, r0, #1
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800045a:	f004 0003 	and.w	r0, r4, #3
    switch (pllsource)
 800045e:	2802      	cmp	r0, #2
 8000460:	d019      	beq.n	8000496 <HAL_RCC_GetSysClockFreq+0x96>
 8000462:	2803      	cmp	r0, #3
 8000464:	d026      	beq.n	80004b4 <HAL_RCC_GetSysClockFreq+0xb4>
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8000466:	fbb2 f2f1 	udiv	r2, r2, r1
 800046a:	68d8      	ldr	r0, [r3, #12]
 800046c:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8000470:	e017      	b.n	80004a2 <HAL_RCC_GetSysClockFreq+0xa2>
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8000472:	689a      	ldr	r2, [r3, #8]
 8000474:	f002 020c 	and.w	r2, r2, #12
 8000478:	2a04      	cmp	r2, #4
 800047a:	d007      	beq.n	800048c <HAL_RCC_GetSysClockFreq+0x8c>
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800047c:	689a      	ldr	r2, [r3, #8]
 800047e:	f002 020c 	and.w	r2, r2, #12
 8000482:	2a08      	cmp	r2, #8
 8000484:	d104      	bne.n	8000490 <HAL_RCC_GetSysClockFreq+0x90>
    sysclockfreq = HSE_VALUE;
 8000486:	4810      	ldr	r0, [pc, #64]	; (80004c8 <HAL_RCC_GetSysClockFreq+0xc8>)
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 8000488:	2200      	movs	r2, #0
 800048a:	e7dc      	b.n	8000446 <HAL_RCC_GetSysClockFreq+0x46>
    sysclockfreq = HSI_VALUE;
 800048c:	480f      	ldr	r0, [pc, #60]	; (80004cc <HAL_RCC_GetSysClockFreq+0xcc>)
 800048e:	e7fb      	b.n	8000488 <HAL_RCC_GetSysClockFreq+0x88>
  uint32_t sysclockfreq = 0U;
 8000490:	2000      	movs	r0, #0
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 8000492:	4602      	mov	r2, r0
 8000494:	e7d7      	b.n	8000446 <HAL_RCC_GetSysClockFreq+0x46>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8000496:	68da      	ldr	r2, [r3, #12]
 8000498:	480c      	ldr	r0, [pc, #48]	; (80004cc <HAL_RCC_GetSysClockFreq+0xcc>)
 800049a:	f3c2 2206 	ubfx	r2, r2, #8, #7
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800049e:	fbb0 f0f1 	udiv	r0, r0, r1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80004a2:	68db      	ldr	r3, [r3, #12]
 80004a4:	f3c3 6341 	ubfx	r3, r3, #25, #2
 80004a8:	3301      	adds	r3, #1
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80004aa:	4350      	muls	r0, r2
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80004ac:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 80004ae:	fbb0 f0f3 	udiv	r0, r0, r3
}
 80004b2:	bd10      	pop	{r4, pc}
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80004b4:	68da      	ldr	r2, [r3, #12]
 80004b6:	4804      	ldr	r0, [pc, #16]	; (80004c8 <HAL_RCC_GetSysClockFreq+0xc8>)
 80004b8:	f3c2 2206 	ubfx	r2, r2, #8, #7
 80004bc:	e7ef      	b.n	800049e <HAL_RCC_GetSysClockFreq+0x9e>
 80004be:	bf00      	nop
 80004c0:	40021000 	.word	0x40021000
 80004c4:	080022f8 	.word	0x080022f8
 80004c8:	007a1200 	.word	0x007a1200
 80004cc:	00f42400 	.word	0x00f42400

080004d0 <HAL_RCC_OscConfig>:
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80004d0:	6803      	ldr	r3, [r0, #0]
{
 80004d2:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80004d6:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80004d8:	06d8      	lsls	r0, r3, #27
 80004da:	d539      	bpl.n	8000550 <HAL_RCC_OscConfig+0x80>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 80004dc:	4cab      	ldr	r4, [pc, #684]	; (800078c <HAL_RCC_OscConfig+0x2bc>)
 80004de:	68a3      	ldr	r3, [r4, #8]
 80004e0:	f013 0f0c 	tst.w	r3, #12
 80004e4:	d162      	bne.n	80005ac <HAL_RCC_OscConfig+0xdc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80004e6:	6823      	ldr	r3, [r4, #0]
 80004e8:	0799      	lsls	r1, r3, #30
 80004ea:	d503      	bpl.n	80004f4 <HAL_RCC_OscConfig+0x24>
 80004ec:	69ab      	ldr	r3, [r5, #24]
 80004ee:	b90b      	cbnz	r3, 80004f4 <HAL_RCC_OscConfig+0x24>
      return HAL_ERROR;
 80004f0:	2001      	movs	r0, #1
 80004f2:	e07f      	b.n	80005f4 <HAL_RCC_OscConfig+0x124>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80004f4:	6823      	ldr	r3, [r4, #0]
 80004f6:	6a28      	ldr	r0, [r5, #32]
 80004f8:	071a      	lsls	r2, r3, #28
 80004fa:	bf56      	itet	pl
 80004fc:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 8000500:	6823      	ldrmi	r3, [r4, #0]
 8000502:	091b      	lsrpl	r3, r3, #4
 8000504:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000508:	4283      	cmp	r3, r0
 800050a:	d23a      	bcs.n	8000582 <HAL_RCC_OscConfig+0xb2>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800050c:	f7ff ff36 	bl	800037c <RCC_SetFlashLatencyFromMSIRange>
 8000510:	2800      	cmp	r0, #0
 8000512:	d1ed      	bne.n	80004f0 <HAL_RCC_OscConfig+0x20>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000514:	6823      	ldr	r3, [r4, #0]
 8000516:	f043 0308 	orr.w	r3, r3, #8
 800051a:	6023      	str	r3, [r4, #0]
 800051c:	6823      	ldr	r3, [r4, #0]
 800051e:	6a2a      	ldr	r2, [r5, #32]
 8000520:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000524:	4313      	orrs	r3, r2
 8000526:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000528:	6863      	ldr	r3, [r4, #4]
 800052a:	69ea      	ldr	r2, [r5, #28]
 800052c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000530:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000534:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000536:	f7ff ff63 	bl	8000400 <HAL_RCC_GetSysClockFreq>
 800053a:	68a3      	ldr	r3, [r4, #8]
 800053c:	4a94      	ldr	r2, [pc, #592]	; (8000790 <HAL_RCC_OscConfig+0x2c0>)
 800053e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000542:	5cd3      	ldrb	r3, [r2, r3]
 8000544:	40d8      	lsrs	r0, r3
 8000546:	4b93      	ldr	r3, [pc, #588]	; (8000794 <HAL_RCC_OscConfig+0x2c4>)
 8000548:	6018      	str	r0, [r3, #0]
        HAL_InitTick (TICK_INT_PRIORITY);
 800054a:	2000      	movs	r0, #0
 800054c:	f7ff fe3e 	bl	80001cc <HAL_InitTick>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000550:	682b      	ldr	r3, [r5, #0]
 8000552:	07d8      	lsls	r0, r3, #31
 8000554:	d461      	bmi.n	800061a <HAL_RCC_OscConfig+0x14a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000556:	682b      	ldr	r3, [r5, #0]
 8000558:	0799      	lsls	r1, r3, #30
 800055a:	f100 80a9 	bmi.w	80006b0 <HAL_RCC_OscConfig+0x1e0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800055e:	682b      	ldr	r3, [r5, #0]
 8000560:	071a      	lsls	r2, r3, #28
 8000562:	f100 80e7 	bmi.w	8000734 <HAL_RCC_OscConfig+0x264>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000566:	682b      	ldr	r3, [r5, #0]
 8000568:	075b      	lsls	r3, r3, #29
 800056a:	f100 8115 	bmi.w	8000798 <HAL_RCC_OscConfig+0x2c8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800056e:	682b      	ldr	r3, [r5, #0]
 8000570:	069a      	lsls	r2, r3, #26
 8000572:	f100 817c 	bmi.w	800086e <HAL_RCC_OscConfig+0x39e>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8000576:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8000578:	2a00      	cmp	r2, #0
 800057a:	f040 81a3 	bne.w	80008c4 <HAL_RCC_OscConfig+0x3f4>
  return HAL_OK;
 800057e:	2000      	movs	r0, #0
 8000580:	e038      	b.n	80005f4 <HAL_RCC_OscConfig+0x124>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000582:	6823      	ldr	r3, [r4, #0]
 8000584:	f043 0308 	orr.w	r3, r3, #8
 8000588:	6023      	str	r3, [r4, #0]
 800058a:	6823      	ldr	r3, [r4, #0]
 800058c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000590:	4303      	orrs	r3, r0
 8000592:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000594:	6863      	ldr	r3, [r4, #4]
 8000596:	69ea      	ldr	r2, [r5, #28]
 8000598:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800059c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80005a0:	6063      	str	r3, [r4, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80005a2:	f7ff feeb 	bl	800037c <RCC_SetFlashLatencyFromMSIRange>
 80005a6:	2800      	cmp	r0, #0
 80005a8:	d0c5      	beq.n	8000536 <HAL_RCC_OscConfig+0x66>
 80005aa:	e7a1      	b.n	80004f0 <HAL_RCC_OscConfig+0x20>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80005ac:	69ab      	ldr	r3, [r5, #24]
 80005ae:	b323      	cbz	r3, 80005fa <HAL_RCC_OscConfig+0x12a>
        __HAL_RCC_MSI_ENABLE();
 80005b0:	6823      	ldr	r3, [r4, #0]
 80005b2:	f043 0301 	orr.w	r3, r3, #1
 80005b6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80005b8:	f7ff fe30 	bl	800021c <HAL_GetTick>
 80005bc:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 80005be:	6823      	ldr	r3, [r4, #0]
 80005c0:	079b      	lsls	r3, r3, #30
 80005c2:	d511      	bpl.n	80005e8 <HAL_RCC_OscConfig+0x118>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80005c4:	6823      	ldr	r3, [r4, #0]
 80005c6:	f043 0308 	orr.w	r3, r3, #8
 80005ca:	6023      	str	r3, [r4, #0]
 80005cc:	6823      	ldr	r3, [r4, #0]
 80005ce:	6a2a      	ldr	r2, [r5, #32]
 80005d0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80005d4:	4313      	orrs	r3, r2
 80005d6:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80005d8:	6863      	ldr	r3, [r4, #4]
 80005da:	69ea      	ldr	r2, [r5, #28]
 80005dc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80005e0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80005e4:	6063      	str	r3, [r4, #4]
 80005e6:	e7b3      	b.n	8000550 <HAL_RCC_OscConfig+0x80>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80005e8:	f7ff fe18 	bl	800021c <HAL_GetTick>
 80005ec:	1b80      	subs	r0, r0, r6
 80005ee:	2802      	cmp	r0, #2
 80005f0:	d9e5      	bls.n	80005be <HAL_RCC_OscConfig+0xee>
            return HAL_TIMEOUT;
 80005f2:	2003      	movs	r0, #3
}
 80005f4:	b002      	add	sp, #8
 80005f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_RCC_MSI_DISABLE();
 80005fa:	6823      	ldr	r3, [r4, #0]
 80005fc:	f023 0301 	bic.w	r3, r3, #1
 8000600:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000602:	f7ff fe0b 	bl	800021c <HAL_GetTick>
 8000606:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 8000608:	6823      	ldr	r3, [r4, #0]
 800060a:	079f      	lsls	r7, r3, #30
 800060c:	d5a0      	bpl.n	8000550 <HAL_RCC_OscConfig+0x80>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800060e:	f7ff fe05 	bl	800021c <HAL_GetTick>
 8000612:	1b80      	subs	r0, r0, r6
 8000614:	2802      	cmp	r0, #2
 8000616:	d9f7      	bls.n	8000608 <HAL_RCC_OscConfig+0x138>
 8000618:	e7eb      	b.n	80005f2 <HAL_RCC_OscConfig+0x122>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||
 800061a:	4c5c      	ldr	r4, [pc, #368]	; (800078c <HAL_RCC_OscConfig+0x2bc>)
 800061c:	68a3      	ldr	r3, [r4, #8]
 800061e:	f003 030c 	and.w	r3, r3, #12
 8000622:	2b08      	cmp	r3, #8
 8000624:	d009      	beq.n	800063a <HAL_RCC_OscConfig+0x16a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000626:	68a3      	ldr	r3, [r4, #8]
 8000628:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||
 800062c:	2b0c      	cmp	r3, #12
 800062e:	d10b      	bne.n	8000648 <HAL_RCC_OscConfig+0x178>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000630:	68e3      	ldr	r3, [r4, #12]
 8000632:	f003 0303 	and.w	r3, r3, #3
 8000636:	2b03      	cmp	r3, #3
 8000638:	d106      	bne.n	8000648 <HAL_RCC_OscConfig+0x178>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800063a:	6823      	ldr	r3, [r4, #0]
 800063c:	039a      	lsls	r2, r3, #14
 800063e:	d58a      	bpl.n	8000556 <HAL_RCC_OscConfig+0x86>
 8000640:	686b      	ldr	r3, [r5, #4]
 8000642:	2b00      	cmp	r3, #0
 8000644:	d187      	bne.n	8000556 <HAL_RCC_OscConfig+0x86>
 8000646:	e753      	b.n	80004f0 <HAL_RCC_OscConfig+0x20>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000648:	686b      	ldr	r3, [r5, #4]
 800064a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800064e:	d110      	bne.n	8000672 <HAL_RCC_OscConfig+0x1a2>
 8000650:	6823      	ldr	r3, [r4, #0]
 8000652:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000656:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000658:	f7ff fde0 	bl	800021c <HAL_GetTick>
 800065c:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 800065e:	6823      	ldr	r3, [r4, #0]
 8000660:	039b      	lsls	r3, r3, #14
 8000662:	f53f af78 	bmi.w	8000556 <HAL_RCC_OscConfig+0x86>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000666:	f7ff fdd9 	bl	800021c <HAL_GetTick>
 800066a:	1b80      	subs	r0, r0, r6
 800066c:	2864      	cmp	r0, #100	; 0x64
 800066e:	d9f6      	bls.n	800065e <HAL_RCC_OscConfig+0x18e>
 8000670:	e7bf      	b.n	80005f2 <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000672:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000676:	d104      	bne.n	8000682 <HAL_RCC_OscConfig+0x1b2>
 8000678:	6823      	ldr	r3, [r4, #0]
 800067a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800067e:	6023      	str	r3, [r4, #0]
 8000680:	e7e6      	b.n	8000650 <HAL_RCC_OscConfig+0x180>
 8000682:	6822      	ldr	r2, [r4, #0]
 8000684:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000688:	6022      	str	r2, [r4, #0]
 800068a:	6822      	ldr	r2, [r4, #0]
 800068c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000690:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000692:	2b00      	cmp	r3, #0
 8000694:	d1e0      	bne.n	8000658 <HAL_RCC_OscConfig+0x188>
        tickstart = HAL_GetTick();
 8000696:	f7ff fdc1 	bl	800021c <HAL_GetTick>
 800069a:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 800069c:	6823      	ldr	r3, [r4, #0]
 800069e:	039f      	lsls	r7, r3, #14
 80006a0:	f57f af59 	bpl.w	8000556 <HAL_RCC_OscConfig+0x86>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80006a4:	f7ff fdba 	bl	800021c <HAL_GetTick>
 80006a8:	1b80      	subs	r0, r0, r6
 80006aa:	2864      	cmp	r0, #100	; 0x64
 80006ac:	d9f6      	bls.n	800069c <HAL_RCC_OscConfig+0x1cc>
 80006ae:	e7a0      	b.n	80005f2 <HAL_RCC_OscConfig+0x122>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 80006b0:	4c36      	ldr	r4, [pc, #216]	; (800078c <HAL_RCC_OscConfig+0x2bc>)
 80006b2:	68a3      	ldr	r3, [r4, #8]
 80006b4:	f003 030c 	and.w	r3, r3, #12
 80006b8:	2b04      	cmp	r3, #4
 80006ba:	d009      	beq.n	80006d0 <HAL_RCC_OscConfig+0x200>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80006bc:	68a3      	ldr	r3, [r4, #8]
 80006be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 80006c2:	2b0c      	cmp	r3, #12
 80006c4:	d113      	bne.n	80006ee <HAL_RCC_OscConfig+0x21e>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80006c6:	68e3      	ldr	r3, [r4, #12]
 80006c8:	f003 0303 	and.w	r3, r3, #3
 80006cc:	2b02      	cmp	r3, #2
 80006ce:	d10e      	bne.n	80006ee <HAL_RCC_OscConfig+0x21e>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80006d0:	6823      	ldr	r3, [r4, #0]
 80006d2:	055e      	lsls	r6, r3, #21
 80006d4:	d503      	bpl.n	80006de <HAL_RCC_OscConfig+0x20e>
 80006d6:	68eb      	ldr	r3, [r5, #12]
 80006d8:	2b00      	cmp	r3, #0
 80006da:	f43f af09 	beq.w	80004f0 <HAL_RCC_OscConfig+0x20>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80006de:	6863      	ldr	r3, [r4, #4]
 80006e0:	692a      	ldr	r2, [r5, #16]
 80006e2:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 80006e6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80006ea:	6063      	str	r3, [r4, #4]
 80006ec:	e737      	b.n	800055e <HAL_RCC_OscConfig+0x8e>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80006ee:	68eb      	ldr	r3, [r5, #12]
 80006f0:	b17b      	cbz	r3, 8000712 <HAL_RCC_OscConfig+0x242>
        __HAL_RCC_HSI_ENABLE();
 80006f2:	6823      	ldr	r3, [r4, #0]
 80006f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80006f8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80006fa:	f7ff fd8f 	bl	800021c <HAL_GetTick>
 80006fe:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8000700:	6823      	ldr	r3, [r4, #0]
 8000702:	0558      	lsls	r0, r3, #21
 8000704:	d4eb      	bmi.n	80006de <HAL_RCC_OscConfig+0x20e>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000706:	f7ff fd89 	bl	800021c <HAL_GetTick>
 800070a:	1b80      	subs	r0, r0, r6
 800070c:	2802      	cmp	r0, #2
 800070e:	d9f7      	bls.n	8000700 <HAL_RCC_OscConfig+0x230>
 8000710:	e76f      	b.n	80005f2 <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_HSI_DISABLE();
 8000712:	6823      	ldr	r3, [r4, #0]
 8000714:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000718:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800071a:	f7ff fd7f 	bl	800021c <HAL_GetTick>
 800071e:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 8000720:	6823      	ldr	r3, [r4, #0]
 8000722:	0559      	lsls	r1, r3, #21
 8000724:	f57f af1b 	bpl.w	800055e <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000728:	f7ff fd78 	bl	800021c <HAL_GetTick>
 800072c:	1b80      	subs	r0, r0, r6
 800072e:	2802      	cmp	r0, #2
 8000730:	d9f6      	bls.n	8000720 <HAL_RCC_OscConfig+0x250>
 8000732:	e75e      	b.n	80005f2 <HAL_RCC_OscConfig+0x122>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000734:	696b      	ldr	r3, [r5, #20]
 8000736:	4c15      	ldr	r4, [pc, #84]	; (800078c <HAL_RCC_OscConfig+0x2bc>)
 8000738:	b19b      	cbz	r3, 8000762 <HAL_RCC_OscConfig+0x292>
      __HAL_RCC_LSI_ENABLE();
 800073a:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 800073e:	f043 0301 	orr.w	r3, r3, #1
 8000742:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8000746:	f7ff fd69 	bl	800021c <HAL_GetTick>
 800074a:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 800074c:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8000750:	079f      	lsls	r7, r3, #30
 8000752:	f53f af08 	bmi.w	8000566 <HAL_RCC_OscConfig+0x96>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000756:	f7ff fd61 	bl	800021c <HAL_GetTick>
 800075a:	1b80      	subs	r0, r0, r6
 800075c:	2802      	cmp	r0, #2
 800075e:	d9f5      	bls.n	800074c <HAL_RCC_OscConfig+0x27c>
 8000760:	e747      	b.n	80005f2 <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_LSI_DISABLE();
 8000762:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8000766:	f023 0301 	bic.w	r3, r3, #1
 800076a:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 800076e:	f7ff fd55 	bl	800021c <HAL_GetTick>
 8000772:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 8000774:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8000778:	0798      	lsls	r0, r3, #30
 800077a:	f57f aef4 	bpl.w	8000566 <HAL_RCC_OscConfig+0x96>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800077e:	f7ff fd4d 	bl	800021c <HAL_GetTick>
 8000782:	1b80      	subs	r0, r0, r6
 8000784:	2802      	cmp	r0, #2
 8000786:	d9f5      	bls.n	8000774 <HAL_RCC_OscConfig+0x2a4>
 8000788:	e733      	b.n	80005f2 <HAL_RCC_OscConfig+0x122>
 800078a:	bf00      	nop
 800078c:	40021000 	.word	0x40021000
 8000790:	080022e8 	.word	0x080022e8
 8000794:	20000368 	.word	0x20000368
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8000798:	4c79      	ldr	r4, [pc, #484]	; (8000980 <HAL_RCC_OscConfig+0x4b0>)
 800079a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800079c:	00d9      	lsls	r1, r3, #3
 800079e:	d427      	bmi.n	80007f0 <HAL_RCC_OscConfig+0x320>
      __HAL_RCC_PWR_CLK_ENABLE();
 80007a0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80007a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007a6:	65a3      	str	r3, [r4, #88]	; 0x58
 80007a8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80007aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007ae:	9301      	str	r3, [sp, #4]
 80007b0:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80007b2:	2701      	movs	r7, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80007b4:	4e73      	ldr	r6, [pc, #460]	; (8000984 <HAL_RCC_OscConfig+0x4b4>)
 80007b6:	6833      	ldr	r3, [r6, #0]
 80007b8:	05da      	lsls	r2, r3, #23
 80007ba:	d51b      	bpl.n	80007f4 <HAL_RCC_OscConfig+0x324>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80007bc:	68ab      	ldr	r3, [r5, #8]
 80007be:	2b01      	cmp	r3, #1
 80007c0:	d129      	bne.n	8000816 <HAL_RCC_OscConfig+0x346>
 80007c2:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80007c6:	f043 0301 	orr.w	r3, r3, #1
 80007ca:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 80007ce:	f7ff fd25 	bl	800021c <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80007d2:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80007d6:	4606      	mov	r6, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 80007d8:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80007dc:	0798      	lsls	r0, r3, #30
 80007de:	d540      	bpl.n	8000862 <HAL_RCC_OscConfig+0x392>
    if(pwrclkchanged == SET)
 80007e0:	2f00      	cmp	r7, #0
 80007e2:	f43f aec4 	beq.w	800056e <HAL_RCC_OscConfig+0x9e>
      __HAL_RCC_PWR_CLK_DISABLE();
 80007e6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80007e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80007ec:	65a3      	str	r3, [r4, #88]	; 0x58
 80007ee:	e6be      	b.n	800056e <HAL_RCC_OscConfig+0x9e>
    FlagStatus       pwrclkchanged = RESET;
 80007f0:	2700      	movs	r7, #0
 80007f2:	e7df      	b.n	80007b4 <HAL_RCC_OscConfig+0x2e4>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80007f4:	6833      	ldr	r3, [r6, #0]
 80007f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80007fa:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80007fc:	f7ff fd0e 	bl	800021c <HAL_GetTick>
 8000800:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000802:	6833      	ldr	r3, [r6, #0]
 8000804:	05db      	lsls	r3, r3, #23
 8000806:	d4d9      	bmi.n	80007bc <HAL_RCC_OscConfig+0x2ec>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000808:	f7ff fd08 	bl	800021c <HAL_GetTick>
 800080c:	eba0 0008 	sub.w	r0, r0, r8
 8000810:	2802      	cmp	r0, #2
 8000812:	d9f6      	bls.n	8000802 <HAL_RCC_OscConfig+0x332>
 8000814:	e6ed      	b.n	80005f2 <HAL_RCC_OscConfig+0x122>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000816:	2b05      	cmp	r3, #5
 8000818:	d106      	bne.n	8000828 <HAL_RCC_OscConfig+0x358>
 800081a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800081e:	f043 0304 	orr.w	r3, r3, #4
 8000822:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8000826:	e7cc      	b.n	80007c2 <HAL_RCC_OscConfig+0x2f2>
 8000828:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 800082c:	f022 0201 	bic.w	r2, r2, #1
 8000830:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 8000834:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8000838:	f022 0204 	bic.w	r2, r2, #4
 800083c:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000840:	2b00      	cmp	r3, #0
 8000842:	d1c4      	bne.n	80007ce <HAL_RCC_OscConfig+0x2fe>
      tickstart = HAL_GetTick();
 8000844:	f7ff fcea 	bl	800021c <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000848:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800084c:	4606      	mov	r6, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 800084e:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8000852:	0799      	lsls	r1, r3, #30
 8000854:	d5c4      	bpl.n	80007e0 <HAL_RCC_OscConfig+0x310>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000856:	f7ff fce1 	bl	800021c <HAL_GetTick>
 800085a:	1b80      	subs	r0, r0, r6
 800085c:	4540      	cmp	r0, r8
 800085e:	d9f6      	bls.n	800084e <HAL_RCC_OscConfig+0x37e>
 8000860:	e6c7      	b.n	80005f2 <HAL_RCC_OscConfig+0x122>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000862:	f7ff fcdb 	bl	800021c <HAL_GetTick>
 8000866:	1b80      	subs	r0, r0, r6
 8000868:	4540      	cmp	r0, r8
 800086a:	d9b5      	bls.n	80007d8 <HAL_RCC_OscConfig+0x308>
 800086c:	e6c1      	b.n	80005f2 <HAL_RCC_OscConfig+0x122>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800086e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8000870:	4c43      	ldr	r4, [pc, #268]	; (8000980 <HAL_RCC_OscConfig+0x4b0>)
 8000872:	b19b      	cbz	r3, 800089c <HAL_RCC_OscConfig+0x3cc>
      __HAL_RCC_HSI48_ENABLE();
 8000874:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8000878:	f043 0301 	orr.w	r3, r3, #1
 800087c:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
      tickstart = HAL_GetTick();
 8000880:	f7ff fccc 	bl	800021c <HAL_GetTick>
 8000884:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == RESET)
 8000886:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 800088a:	079b      	lsls	r3, r3, #30
 800088c:	f53f ae73 	bmi.w	8000576 <HAL_RCC_OscConfig+0xa6>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000890:	f7ff fcc4 	bl	800021c <HAL_GetTick>
 8000894:	1b80      	subs	r0, r0, r6
 8000896:	2802      	cmp	r0, #2
 8000898:	d9f5      	bls.n	8000886 <HAL_RCC_OscConfig+0x3b6>
 800089a:	e6aa      	b.n	80005f2 <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_HSI48_DISABLE();
 800089c:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 80008a0:	f023 0301 	bic.w	r3, r3, #1
 80008a4:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
      tickstart = HAL_GetTick();
 80008a8:	f7ff fcb8 	bl	800021c <HAL_GetTick>
 80008ac:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != RESET)
 80008ae:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 80008b2:	079f      	lsls	r7, r3, #30
 80008b4:	f57f ae5f 	bpl.w	8000576 <HAL_RCC_OscConfig+0xa6>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80008b8:	f7ff fcb0 	bl	800021c <HAL_GetTick>
 80008bc:	1b80      	subs	r0, r0, r6
 80008be:	2802      	cmp	r0, #2
 80008c0:	d9f5      	bls.n	80008ae <HAL_RCC_OscConfig+0x3de>
 80008c2:	e696      	b.n	80005f2 <HAL_RCC_OscConfig+0x122>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80008c4:	4c2e      	ldr	r4, [pc, #184]	; (8000980 <HAL_RCC_OscConfig+0x4b0>)
 80008c6:	68a3      	ldr	r3, [r4, #8]
 80008c8:	f003 030c 	and.w	r3, r3, #12
 80008cc:	2b0c      	cmp	r3, #12
 80008ce:	f43f ae0f 	beq.w	80004f0 <HAL_RCC_OscConfig+0x20>
        __HAL_RCC_PLL_DISABLE();
 80008d2:	6823      	ldr	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80008d4:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 80008d6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80008da:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80008dc:	d136      	bne.n	800094c <HAL_RCC_OscConfig+0x47c>
        tickstart = HAL_GetTick();
 80008de:	f7ff fc9d 	bl	800021c <HAL_GetTick>
 80008e2:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 80008e4:	6823      	ldr	r3, [r4, #0]
 80008e6:	0198      	lsls	r0, r3, #6
 80008e8:	d42a      	bmi.n	8000940 <HAL_RCC_OscConfig+0x470>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80008ea:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80008ec:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80008ee:	06db      	lsls	r3, r3, #27
 80008f0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80008f4:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 80008f6:	4313      	orrs	r3, r2
 80008f8:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80008fa:	3a01      	subs	r2, #1
 80008fc:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8000900:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8000902:	0852      	lsrs	r2, r2, #1
 8000904:	3a01      	subs	r2, #1
 8000906:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 800090a:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 800090c:	0852      	lsrs	r2, r2, #1
 800090e:	3a01      	subs	r2, #1
 8000910:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8000914:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8000916:	6823      	ldr	r3, [r4, #0]
 8000918:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800091c:	6023      	str	r3, [r4, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800091e:	68e3      	ldr	r3, [r4, #12]
 8000920:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000924:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8000926:	f7ff fc79 	bl	800021c <HAL_GetTick>
 800092a:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 800092c:	6823      	ldr	r3, [r4, #0]
 800092e:	0199      	lsls	r1, r3, #6
 8000930:	f53f ae25 	bmi.w	800057e <HAL_RCC_OscConfig+0xae>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000934:	f7ff fc72 	bl	800021c <HAL_GetTick>
 8000938:	1b40      	subs	r0, r0, r5
 800093a:	2802      	cmp	r0, #2
 800093c:	d9f6      	bls.n	800092c <HAL_RCC_OscConfig+0x45c>
 800093e:	e658      	b.n	80005f2 <HAL_RCC_OscConfig+0x122>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000940:	f7ff fc6c 	bl	800021c <HAL_GetTick>
 8000944:	1b80      	subs	r0, r0, r6
 8000946:	2802      	cmp	r0, #2
 8000948:	d9cc      	bls.n	80008e4 <HAL_RCC_OscConfig+0x414>
 800094a:	e652      	b.n	80005f2 <HAL_RCC_OscConfig+0x122>
        if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 800094c:	6823      	ldr	r3, [r4, #0]
 800094e:	011a      	lsls	r2, r3, #4
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8000950:	bf5e      	ittt	pl
 8000952:	68e3      	ldrpl	r3, [r4, #12]
 8000954:	f023 0303 	bicpl.w	r3, r3, #3
 8000958:	60e3      	strpl	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800095a:	68e3      	ldr	r3, [r4, #12]
 800095c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8000960:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000964:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8000966:	f7ff fc59 	bl	800021c <HAL_GetTick>
 800096a:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 800096c:	6823      	ldr	r3, [r4, #0]
 800096e:	019b      	lsls	r3, r3, #6
 8000970:	f57f ae05 	bpl.w	800057e <HAL_RCC_OscConfig+0xae>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000974:	f7ff fc52 	bl	800021c <HAL_GetTick>
 8000978:	1b40      	subs	r0, r0, r5
 800097a:	2802      	cmp	r0, #2
 800097c:	d9f6      	bls.n	800096c <HAL_RCC_OscConfig+0x49c>
 800097e:	e638      	b.n	80005f2 <HAL_RCC_OscConfig+0x122>
 8000980:	40021000 	.word	0x40021000
 8000984:	40007000 	.word	0x40007000

08000988 <HAL_RCC_ClockConfig>:
  if(FLatency > READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY))
 8000988:	4a56      	ldr	r2, [pc, #344]	; (8000ae4 <HAL_RCC_ClockConfig+0x15c>)
 800098a:	6813      	ldr	r3, [r2, #0]
 800098c:	f003 0307 	and.w	r3, r3, #7
 8000990:	428b      	cmp	r3, r1
{
 8000992:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000996:	4605      	mov	r5, r0
 8000998:	460e      	mov	r6, r1
  if(FLatency > READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY))
 800099a:	d32b      	bcc.n	80009f4 <HAL_RCC_ClockConfig+0x6c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800099c:	682b      	ldr	r3, [r5, #0]
 800099e:	07d9      	lsls	r1, r3, #31
 80009a0:	d435      	bmi.n	8000a0e <HAL_RCC_ClockConfig+0x86>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80009a2:	6829      	ldr	r1, [r5, #0]
 80009a4:	078a      	lsls	r2, r1, #30
 80009a6:	f100 8083 	bmi.w	8000ab0 <HAL_RCC_ClockConfig+0x128>
  if(FLatency < READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY))
 80009aa:	4a4e      	ldr	r2, [pc, #312]	; (8000ae4 <HAL_RCC_ClockConfig+0x15c>)
 80009ac:	6813      	ldr	r3, [r2, #0]
 80009ae:	f003 0307 	and.w	r3, r3, #7
 80009b2:	429e      	cmp	r6, r3
 80009b4:	f0c0 8084 	bcc.w	8000ac0 <HAL_RCC_ClockConfig+0x138>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80009b8:	f011 0f04 	tst.w	r1, #4
 80009bc:	4c4a      	ldr	r4, [pc, #296]	; (8000ae8 <HAL_RCC_ClockConfig+0x160>)
 80009be:	f040 808a 	bne.w	8000ad6 <HAL_RCC_ClockConfig+0x14e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80009c2:	070b      	lsls	r3, r1, #28
 80009c4:	d506      	bpl.n	80009d4 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80009c6:	68a3      	ldr	r3, [r4, #8]
 80009c8:	692a      	ldr	r2, [r5, #16]
 80009ca:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80009ce:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80009d2:	60a3      	str	r3, [r4, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80009d4:	f7ff fd14 	bl	8000400 <HAL_RCC_GetSysClockFreq>
 80009d8:	68a3      	ldr	r3, [r4, #8]
 80009da:	4a44      	ldr	r2, [pc, #272]	; (8000aec <HAL_RCC_ClockConfig+0x164>)
 80009dc:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80009e0:	5cd3      	ldrb	r3, [r2, r3]
 80009e2:	40d8      	lsrs	r0, r3
 80009e4:	4b42      	ldr	r3, [pc, #264]	; (8000af0 <HAL_RCC_ClockConfig+0x168>)
 80009e6:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80009e8:	2000      	movs	r0, #0
 80009ea:	f7ff fbef 	bl	80001cc <HAL_InitTick>
  return HAL_OK;
 80009ee:	2000      	movs	r0, #0
}
 80009f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80009f4:	6813      	ldr	r3, [r2, #0]
 80009f6:	f023 0307 	bic.w	r3, r3, #7
 80009fa:	430b      	orrs	r3, r1
 80009fc:	6013      	str	r3, [r2, #0]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != FLatency)
 80009fe:	6813      	ldr	r3, [r2, #0]
 8000a00:	f003 0307 	and.w	r3, r3, #7
 8000a04:	4299      	cmp	r1, r3
 8000a06:	d0c9      	beq.n	800099c <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8000a08:	2001      	movs	r0, #1
 8000a0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000a0e:	686a      	ldr	r2, [r5, #4]
 8000a10:	4c35      	ldr	r4, [pc, #212]	; (8000ae8 <HAL_RCC_ClockConfig+0x160>)
 8000a12:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8000a14:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000a16:	d11c      	bne.n	8000a52 <HAL_RCC_ClockConfig+0xca>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8000a18:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8000a1c:	d0f4      	beq.n	8000a08 <HAL_RCC_ClockConfig+0x80>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8000a1e:	68a3      	ldr	r3, [r4, #8]
 8000a20:	f023 0303 	bic.w	r3, r3, #3
 8000a24:	4313      	orrs	r3, r2
 8000a26:	60a3      	str	r3, [r4, #8]
    tickstart = HAL_GetTick();
 8000a28:	f7ff fbf8 	bl	800021c <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000a2c:	686b      	ldr	r3, [r5, #4]
 8000a2e:	2b03      	cmp	r3, #3
    tickstart = HAL_GetTick();
 8000a30:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000a32:	f241 3888 	movw	r8, #5000	; 0x1388
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000a36:	d118      	bne.n	8000a6a <HAL_RCC_ClockConfig+0xe2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000a38:	68a3      	ldr	r3, [r4, #8]
 8000a3a:	f003 030c 	and.w	r3, r3, #12
 8000a3e:	2b0c      	cmp	r3, #12
 8000a40:	d0af      	beq.n	80009a2 <HAL_RCC_ClockConfig+0x1a>
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000a42:	f7ff fbeb 	bl	800021c <HAL_GetTick>
 8000a46:	1bc0      	subs	r0, r0, r7
 8000a48:	4540      	cmp	r0, r8
 8000a4a:	d9f5      	bls.n	8000a38 <HAL_RCC_ClockConfig+0xb0>
          return HAL_TIMEOUT;
 8000a4c:	2003      	movs	r0, #3
 8000a4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000a52:	2a02      	cmp	r2, #2
 8000a54:	d102      	bne.n	8000a5c <HAL_RCC_ClockConfig+0xd4>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8000a56:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000a5a:	e7df      	b.n	8000a1c <HAL_RCC_ClockConfig+0x94>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8000a5c:	b912      	cbnz	r2, 8000a64 <HAL_RCC_ClockConfig+0xdc>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8000a5e:	f013 0f02 	tst.w	r3, #2
 8000a62:	e7db      	b.n	8000a1c <HAL_RCC_ClockConfig+0x94>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8000a64:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8000a68:	e7d8      	b.n	8000a1c <HAL_RCC_ClockConfig+0x94>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000a6a:	2b02      	cmp	r3, #2
 8000a6c:	d10a      	bne.n	8000a84 <HAL_RCC_ClockConfig+0xfc>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 8000a6e:	68a3      	ldr	r3, [r4, #8]
 8000a70:	f003 030c 	and.w	r3, r3, #12
 8000a74:	2b08      	cmp	r3, #8
 8000a76:	d094      	beq.n	80009a2 <HAL_RCC_ClockConfig+0x1a>
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000a78:	f7ff fbd0 	bl	800021c <HAL_GetTick>
 8000a7c:	1bc0      	subs	r0, r0, r7
 8000a7e:	4540      	cmp	r0, r8
 8000a80:	d9f5      	bls.n	8000a6e <HAL_RCC_ClockConfig+0xe6>
 8000a82:	e7e3      	b.n	8000a4c <HAL_RCC_ClockConfig+0xc4>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8000a84:	b973      	cbnz	r3, 8000aa4 <HAL_RCC_ClockConfig+0x11c>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 8000a86:	68a3      	ldr	r3, [r4, #8]
 8000a88:	f013 0f0c 	tst.w	r3, #12
 8000a8c:	d089      	beq.n	80009a2 <HAL_RCC_ClockConfig+0x1a>
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000a8e:	f7ff fbc5 	bl	800021c <HAL_GetTick>
 8000a92:	1bc0      	subs	r0, r0, r7
 8000a94:	4540      	cmp	r0, r8
 8000a96:	d9f6      	bls.n	8000a86 <HAL_RCC_ClockConfig+0xfe>
 8000a98:	e7d8      	b.n	8000a4c <HAL_RCC_ClockConfig+0xc4>
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000a9a:	f7ff fbbf 	bl	800021c <HAL_GetTick>
 8000a9e:	1bc0      	subs	r0, r0, r7
 8000aa0:	4540      	cmp	r0, r8
 8000aa2:	d8d3      	bhi.n	8000a4c <HAL_RCC_ClockConfig+0xc4>
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
 8000aa4:	68a3      	ldr	r3, [r4, #8]
 8000aa6:	f003 030c 	and.w	r3, r3, #12
 8000aaa:	2b04      	cmp	r3, #4
 8000aac:	d1f5      	bne.n	8000a9a <HAL_RCC_ClockConfig+0x112>
 8000aae:	e778      	b.n	80009a2 <HAL_RCC_ClockConfig+0x1a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000ab0:	4a0d      	ldr	r2, [pc, #52]	; (8000ae8 <HAL_RCC_ClockConfig+0x160>)
 8000ab2:	68a8      	ldr	r0, [r5, #8]
 8000ab4:	6893      	ldr	r3, [r2, #8]
 8000ab6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000aba:	4303      	orrs	r3, r0
 8000abc:	6093      	str	r3, [r2, #8]
 8000abe:	e774      	b.n	80009aa <HAL_RCC_ClockConfig+0x22>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000ac0:	6813      	ldr	r3, [r2, #0]
 8000ac2:	f023 0307 	bic.w	r3, r3, #7
 8000ac6:	4333      	orrs	r3, r6
 8000ac8:	6013      	str	r3, [r2, #0]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != FLatency)
 8000aca:	6813      	ldr	r3, [r2, #0]
 8000acc:	f003 0307 	and.w	r3, r3, #7
 8000ad0:	429e      	cmp	r6, r3
 8000ad2:	d199      	bne.n	8000a08 <HAL_RCC_ClockConfig+0x80>
 8000ad4:	e770      	b.n	80009b8 <HAL_RCC_ClockConfig+0x30>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000ad6:	68a3      	ldr	r3, [r4, #8]
 8000ad8:	68ea      	ldr	r2, [r5, #12]
 8000ada:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000ade:	4313      	orrs	r3, r2
 8000ae0:	60a3      	str	r3, [r4, #8]
 8000ae2:	e76e      	b.n	80009c2 <HAL_RCC_ClockConfig+0x3a>
 8000ae4:	40022000 	.word	0x40022000
 8000ae8:	40021000 	.word	0x40021000
 8000aec:	080022e8 	.word	0x080022e8
 8000af0:	20000368 	.word	0x20000368

08000af4 <HAL_RCC_GetHCLKFreq>:
}
 8000af4:	4b01      	ldr	r3, [pc, #4]	; (8000afc <HAL_RCC_GetHCLKFreq+0x8>)
 8000af6:	6818      	ldr	r0, [r3, #0]
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop
 8000afc:	20000368 	.word	0x20000368

08000b00 <adc1_enable>:

void adc1_enable(void)
{

/*Enable ADC1 CLK in RCC*/
((RCC)->AHB2ENR) |= RCC_ADC1_ENABLE;
 8000b00:	4b47      	ldr	r3, [pc, #284]	; (8000c20 <adc1_enable+0x120>)
 8000b02:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000b04:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000b08:	64da      	str	r2, [r3, #76]	; 0x4c

/*Enable the GPIOA CLK in RCC*/
((RCC)->AHB2ENR) |= (RCC_GPIOA_ENABLE|RCC_GPIOB_ENABLE);
 8000b0a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000b0c:	f042 0203 	orr.w	r2, r2, #3
 8000b10:	64da      	str	r2, [r3, #76]	; 0x4c

((GPIOB)->MODER) |= ((AN_MODE) << (GPIO_0_DSHIFT));
 8000b12:	4b44      	ldr	r3, [pc, #272]	; (8000c24 <adc1_enable+0x124>)
 8000b14:	681a      	ldr	r2, [r3, #0]
 8000b16:	f042 0203 	orr.w	r2, r2, #3
 8000b1a:	601a      	str	r2, [r3, #0]
((GPIOB)->MODER) |= ((AN_MODE) << (GPIO_1_DSHIFT));
 8000b1c:	681a      	ldr	r2, [r3, #0]
 8000b1e:	f042 020c 	orr.w	r2, r2, #12
 8000b22:	601a      	str	r2, [r3, #0]

((GPIOA)->MODER) |= ((AN_MODE) << (GPIO_6_DSHIFT));
 8000b24:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000b28:	6813      	ldr	r3, [r2, #0]
 8000b2a:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8000b2e:	6013      	str	r3, [r2, #0]


/*Disable Deep Power Down*/
while(((ADC1)->CR) & DPD)
 8000b30:	4b3d      	ldr	r3, [pc, #244]	; (8000c28 <adc1_enable+0x128>)
 8000b32:	689a      	ldr	r2, [r3, #8]
 8000b34:	0090      	lsls	r0, r2, #2
 8000b36:	d464      	bmi.n	8000c02 <adc1_enable+0x102>

/*Enable the internal Temperature Sensor*/
//((ADC1_COMMON)->CCR) |= (TEMP_CHANNEL_ENABLE);

/*Adjust the CLK*/
((ADC1_COMMON)->CCR) |= ((HCLK_1)<<(ADC_CLK_SHIFT));
 8000b38:	4a3c      	ldr	r2, [pc, #240]	; (8000c2c <adc1_enable+0x12c>)
 8000b3a:	6893      	ldr	r3, [r2, #8]
 8000b3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b40:	6093      	str	r3, [r2, #8]



/*Enable the VoltageRegulator*/
while((((ADC1)->CR) & ADC_REG_GEN) == 0U)
 8000b42:	4b39      	ldr	r3, [pc, #228]	; (8000c28 <adc1_enable+0x128>)
 8000b44:	689a      	ldr	r2, [r3, #8]
 8000b46:	00d1      	lsls	r1, r2, #3
 8000b48:	d560      	bpl.n	8000c0c <adc1_enable+0x10c>
{((ADC1)->CR) |= ADC_REG_GEN;}
/*Prep for calibration*/

while(((ADC1)->CR) & ((ADC_JSTP)|(ADC_STP)|(ADC_JSTART)|(ADC_START)|(ADC_DIS)|(ADC_EN)))
 8000b4a:	4b37      	ldr	r3, [pc, #220]	; (8000c28 <adc1_enable+0x128>)
 8000b4c:	461a      	mov	r2, r3
 8000b4e:	6899      	ldr	r1, [r3, #8]
 8000b50:	f011 0f3f 	tst.w	r1, #63	; 0x3f
{((ADC1)->CR) |= ((ADC_JSTP)|(ADC_STP));}
 8000b54:	6899      	ldr	r1, [r3, #8]
while(((ADC1)->CR) & ((ADC_JSTP)|(ADC_STP)|(ADC_JSTART)|(ADC_START)|(ADC_DIS)|(ADC_EN)))
 8000b56:	d15e      	bne.n	8000c16 <adc1_enable+0x116>
while(adci < 100U)
{adci++;}
adci=0U;

/*Calibrate*/
((ADC1)->CR) |= ADC_CALIBRATE;
 8000b58:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8000b5c:	6099      	str	r1, [r3, #8]
while(((ADC1)->CR) & ADC_CALIBRATE){;}
 8000b5e:	6893      	ldr	r3, [r2, #8]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	dbfc      	blt.n	8000b5e <adc1_enable+0x5e>

while(adci < 100U)
{adci++;}
adci=0U;
 8000b64:	4b32      	ldr	r3, [pc, #200]	; (8000c30 <adc1_enable+0x130>)
 8000b66:	2100      	movs	r1, #0
 8000b68:	6019      	str	r1, [r3, #0]
/*Enable the ADC*/
((ADC1)->CR) |= ADC_EN;
 8000b6a:	6893      	ldr	r3, [r2, #8]
 8000b6c:	f043 0301 	orr.w	r3, r3, #1
 8000b70:	6093      	str	r3, [r2, #8]
while((((ADC1)->ISR) & ADC_READY) == 0U){;}
 8000b72:	4b2d      	ldr	r3, [pc, #180]	; (8000c28 <adc1_enable+0x128>)
 8000b74:	681a      	ldr	r2, [r3, #0]
 8000b76:	07d2      	lsls	r2, r2, #31
 8000b78:	d5fc      	bpl.n	8000b74 <adc1_enable+0x74>



/*Clear Flag*/
((ADC1)->ISR) |= (ADC_READY);
 8000b7a:	681a      	ldr	r2, [r3, #0]
 8000b7c:	f042 0201 	orr.w	r2, r2, #1
 8000b80:	601a      	str	r2, [r3, #0]
/*Enable Interrupts*/
((ADC1)->IER) |= ((EOSI)|(EOCI));
 8000b82:	685a      	ldr	r2, [r3, #4]
 8000b84:	f042 020c 	orr.w	r2, r2, #12
 8000b88:	605a      	str	r2, [r3, #4]


/*Set Channels*/
((ADC1)->SQR1) &= 0U;
 8000b8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	631a      	str	r2, [r3, #48]	; 0x30
((ADC1)->SQR1) |= ((CURRENT_SENSE_CHANNEL)<<(SQ1_SHIFT));
 8000b90:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000b92:	f441 7170 	orr.w	r1, r1, #960	; 0x3c0
 8000b96:	6319      	str	r1, [r3, #48]	; 0x30
((ADC1)->SQR1) |= ((OUTPUT_VOLTAGE_CHANNEL)<<(SQ3_SHIFT));
 8000b98:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000b9a:	f441 0180 	orr.w	r1, r1, #4194304	; 0x400000
 8000b9e:	6319      	str	r1, [r3, #48]	; 0x30
((ADC1)->SQR2) |= ((INPUT_VOLTAGE_CHANNEL));
 8000ba0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000ba2:	f041 0107 	orr.w	r1, r1, #7
 8000ba6:	6359      	str	r1, [r3, #52]	; 0x34
((ADC1)->SQR1) |= REG_CONV_CNT;
 8000ba8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000baa:	f041 0104 	orr.w	r1, r1, #4
 8000bae:	6319      	str	r1, [r3, #48]	; 0x30

((ADC1)->JSQR) &= 0U;
 8000bb0:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8000bb2:	64da      	str	r2, [r3, #76]	; 0x4c
((ADC1)->JSQR) |= ((INT_TEMP_CHANNEL)<<(JSQ2_SHIFT));
 8000bb4:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8000bb6:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8000bba:	64d9      	str	r1, [r3, #76]	; 0x4c
((ADC1)->JSQR) |= ((EXT_TEMP_CHANNEL)<<(JSQ1_SHIFT));
 8000bbc:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8000bbe:	f441 6130 	orr.w	r1, r1, #2816	; 0xb00
 8000bc2:	64d9      	str	r1, [r3, #76]	; 0x4c
((ADC1)->JSQR) |= (INJ_CONV_CNT);
 8000bc4:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8000bc6:	f041 0101 	orr.w	r1, r1, #1
 8000bca:	64d9      	str	r1, [r3, #76]	; 0x4c



/*Set Sampling Time on all channels*/
((ADC1)->SMPR1) |= (SMPR1_CONF);
 8000bcc:	6959      	ldr	r1, [r3, #20]
 8000bce:	f041 6112 	orr.w	r1, r1, #153092096	; 0x9200000
 8000bd2:	f441 2192 	orr.w	r1, r1, #299008	; 0x49000
 8000bd6:	f441 7112 	orr.w	r1, r1, #584	; 0x248
 8000bda:	f041 0101 	orr.w	r1, r1, #1
 8000bde:	6159      	str	r1, [r3, #20]
((ADC1)->SMPR2) |= (SMPR2_CONF);
 8000be0:	6998      	ldr	r0, [r3, #24]
 8000be2:	4914      	ldr	r1, [pc, #80]	; (8000c34 <adc1_enable+0x134>)
 8000be4:	4301      	orrs	r1, r0
 8000be6:	6199      	str	r1, [r3, #24]

/*Configure the Setup*/
((ADC1)->CFGR) |= (AUTO_DELAY);
 8000be8:	68d9      	ldr	r1, [r3, #12]
 8000bea:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8000bee:	60d9      	str	r1, [r3, #12]
  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000bf0:	4b11      	ldr	r3, [pc, #68]	; (8000c38 <adc1_enable+0x138>)
 8000bf2:	f44f 2180 	mov.w	r1, #262144	; 0x40000
 8000bf6:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bfa:	f883 2312 	strb.w	r2, [r3, #786]	; 0x312
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000bfe:	6019      	str	r1, [r3, #0]
 8000c00:	4770      	bx	lr
{((ADC1)->CR) &= ~(DPD);}
 8000c02:	689a      	ldr	r2, [r3, #8]
 8000c04:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8000c08:	609a      	str	r2, [r3, #8]
 8000c0a:	e792      	b.n	8000b32 <adc1_enable+0x32>
{((ADC1)->CR) |= ADC_REG_GEN;}
 8000c0c:	689a      	ldr	r2, [r3, #8]
 8000c0e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000c12:	609a      	str	r2, [r3, #8]
 8000c14:	e796      	b.n	8000b44 <adc1_enable+0x44>
{((ADC1)->CR) |= ((ADC_JSTP)|(ADC_STP));}
 8000c16:	f041 0130 	orr.w	r1, r1, #48	; 0x30
 8000c1a:	6099      	str	r1, [r3, #8]
 8000c1c:	e797      	b.n	8000b4e <adc1_enable+0x4e>
 8000c1e:	bf00      	nop
 8000c20:	40021000 	.word	0x40021000
 8000c24:	48000400 	.word	0x48000400
 8000c28:	50040000 	.word	0x50040000
 8000c2c:	50040300 	.word	0x50040300
 8000c30:	2000038c 	.word	0x2000038c
 8000c34:	01249249 	.word	0x01249249
 8000c38:	e000e100 	.word	0xe000e100

08000c3c <adc1_regular_conversions>:
}


void adc1_regular_conversions(void)
{
((ADC1)->ISR) |= ((EOSI)|(EOCI));
 8000c3c:	4b06      	ldr	r3, [pc, #24]	; (8000c58 <adc1_regular_conversions+0x1c>)
 8000c3e:	681a      	ldr	r2, [r3, #0]
 8000c40:	f042 020c 	orr.w	r2, r2, #12
 8000c44:	601a      	str	r2, [r3, #0]
((ADC1)->IER) |= ((EOSI)|(EOCI));
 8000c46:	685a      	ldr	r2, [r3, #4]
 8000c48:	f042 020c 	orr.w	r2, r2, #12
 8000c4c:	605a      	str	r2, [r3, #4]
((ADC1)->CR) |= ADC_START;
 8000c4e:	689a      	ldr	r2, [r3, #8]
 8000c50:	f042 0204 	orr.w	r2, r2, #4
 8000c54:	609a      	str	r2, [r3, #8]
 8000c56:	4770      	bx	lr
 8000c58:	50040000 	.word	0x50040000

08000c5c <adc1_inject_conversions>:
}

void adc1_inject_conversions(void)
{

	((ADC1)->ISR) |= ((JEOSI));
 8000c5c:	4b06      	ldr	r3, [pc, #24]	; (8000c78 <adc1_inject_conversions+0x1c>)
 8000c5e:	681a      	ldr	r2, [r3, #0]
 8000c60:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000c64:	601a      	str	r2, [r3, #0]
	((ADC1)->IER) |= ((JEOSI));
 8000c66:	685a      	ldr	r2, [r3, #4]
 8000c68:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000c6c:	605a      	str	r2, [r3, #4]
	((ADC1)->CR) |= ADC_JSTART;
 8000c6e:	689a      	ldr	r2, [r3, #8]
 8000c70:	f042 0208 	orr.w	r2, r2, #8
 8000c74:	609a      	str	r2, [r3, #8]
 8000c76:	4770      	bx	lr
 8000c78:	50040000 	.word	0x50040000

08000c7c <dac_enable>:

uint32_t dac_out;


void dac_enable(void)
{
 8000c7c:	b538      	push	{r3, r4, r5, lr}
dac_out = 1000U;
 8000c7e:	4c17      	ldr	r4, [pc, #92]	; (8000cdc <dac_enable+0x60>)
 8000c80:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
driveB(4U,1U);
 8000c84:	2101      	movs	r1, #1
 8000c86:	2004      	movs	r0, #4
dac_out = 1000U;
 8000c88:	6023      	str	r3, [r4, #0]
driveB(4U,1U);
 8000c8a:	f000 fc65 	bl	8001558 <driveB>
/*Enable RCC Clock*/
((RCC)->APB1ENR1) |= RCC_DAC_ENABLE;
 8000c8e:	4a14      	ldr	r2, [pc, #80]	; (8000ce0 <dac_enable+0x64>)
 8000c90:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8000c92:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000c96:	6593      	str	r3, [r2, #88]	; 0x58
/*Set GPIO PA5 to Analog Mode */
((GPIOA)->MODER) |= ((AN_MODE)<<(GPIO_5_DSHIFT));
 8000c98:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000

/*Enable to the DAC*/
((DAC)->CR) |= CH2_ENABLE;


((DAC)->DHR12RD) &= 0U;
 8000c9c:	2500      	movs	r5, #0
((GPIOA)->MODER) |= ((AN_MODE)<<(GPIO_5_DSHIFT));
 8000c9e:	6813      	ldr	r3, [r2, #0]
 8000ca0:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8000ca4:	6013      	str	r3, [r2, #0]
((DAC)->MCR) |= ((MODE_1) <<(CH2_SHIFT));
 8000ca6:	4b0f      	ldr	r3, [pc, #60]	; (8000ce4 <dac_enable+0x68>)
 8000ca8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000caa:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000cae:	63da      	str	r2, [r3, #60]	; 0x3c
((DAC)->CR) |= CH2_ENABLE;
 8000cb0:	681a      	ldr	r2, [r3, #0]
 8000cb2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000cb6:	601a      	str	r2, [r3, #0]
((DAC)->DHR12RD) &= 0U;
 8000cb8:	6a1a      	ldr	r2, [r3, #32]
 8000cba:	621d      	str	r5, [r3, #32]
((DAC)->DHR12RD) |= ((dac_out) << (CH2_SHIFT));
 8000cbc:	6821      	ldr	r1, [r4, #0]
 8000cbe:	6a1a      	ldr	r2, [r3, #32]
 8000cc0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000cc4:	621a      	str	r2, [r3, #32]

driveB(3U,1U);
 8000cc6:	2101      	movs	r1, #1
 8000cc8:	2003      	movs	r0, #3
 8000cca:	f000 fc45 	bl	8001558 <driveB>
driveB(4U,0U);
 8000cce:	4629      	mov	r1, r5
 8000cd0:	2004      	movs	r0, #4

}
 8000cd2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
driveB(4U,0U);
 8000cd6:	f000 bc3f 	b.w	8001558 <driveB>
 8000cda:	bf00      	nop
 8000cdc:	20000390 	.word	0x20000390
 8000ce0:	40021000 	.word	0x40021000
 8000ce4:	40007400 	.word	0x40007400

08000ce8 <dac_up>:


void dac_up(uint32_t increment)
{
dac_out += increment;
 8000ce8:	4a06      	ldr	r2, [pc, #24]	; (8000d04 <dac_up+0x1c>)
 8000cea:	6813      	ldr	r3, [r2, #0]
 8000cec:	4418      	add	r0, r3
((DAC)->DHR12RD) &= 0U;
 8000cee:	4b06      	ldr	r3, [pc, #24]	; (8000d08 <dac_up+0x20>)
dac_out += increment;
 8000cf0:	6010      	str	r0, [r2, #0]
((DAC)->DHR12RD) &= 0U;
 8000cf2:	6a1a      	ldr	r2, [r3, #32]
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	621a      	str	r2, [r3, #32]
((DAC)->DHR12RD) |= ((dac_out) << (CH2_SHIFT));
 8000cf8:	6a1a      	ldr	r2, [r3, #32]
 8000cfa:	ea42 4000 	orr.w	r0, r2, r0, lsl #16
 8000cfe:	6218      	str	r0, [r3, #32]
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop
 8000d04:	20000390 	.word	0x20000390
 8000d08:	40007400 	.word	0x40007400

08000d0c <dac_down>:
}
void dac_down(uint32_t decrement)
{
	 dac_out -= decrement;
 8000d0c:	4b08      	ldr	r3, [pc, #32]	; (8000d30 <dac_down+0x24>)
 8000d0e:	681a      	ldr	r2, [r3, #0]
	 if(dac_out <= 0U)
 8000d10:	1a10      	subs	r0, r2, r0
	 {dac_out = 1U;}
 8000d12:	bf04      	itt	eq
 8000d14:	2201      	moveq	r2, #1
 8000d16:	601a      	streq	r2, [r3, #0]


	((DAC)->DHR12RD) &= 0U;
 8000d18:	4a06      	ldr	r2, [pc, #24]	; (8000d34 <dac_down+0x28>)
	 dac_out -= decrement;
 8000d1a:	bf18      	it	ne
 8000d1c:	6018      	strne	r0, [r3, #0]
	((DAC)->DHR12RD) &= 0U;
 8000d1e:	6a11      	ldr	r1, [r2, #32]
 8000d20:	2100      	movs	r1, #0
 8000d22:	6211      	str	r1, [r2, #32]
	((DAC)->DHR12RD) |= ((dac_out) << (CH2_SHIFT));
 8000d24:	6a11      	ldr	r1, [r2, #32]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d2c:	6213      	str	r3, [r2, #32]
 8000d2e:	4770      	bx	lr
 8000d30:	20000390 	.word	0x20000390
 8000d34:	40007400 	.word	0x40007400

08000d38 <lptim1_enable>:
void lptim1_enable(void)
{
uint8_t i =0U;


((RCC)->APB1ENR1) |= RCC_LPTIM1_ENABLE;
 8000d38:	4a11      	ldr	r2, [pc, #68]	; (8000d80 <lptim1_enable+0x48>)
 8000d3a:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8000d3c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000d40:	6593      	str	r3, [r2, #88]	; 0x58
((LPTIM1)->CR) |= LPTIM1_ENABLE;
 8000d42:	4b10      	ldr	r3, [pc, #64]	; (8000d84 <lptim1_enable+0x4c>)
 8000d44:	691a      	ldr	r2, [r3, #16]
 8000d46:	f042 0201 	orr.w	r2, r2, #1
 8000d4a:	611a      	str	r2, [r3, #16]


((LPTIM1)->IER) |= ARRM;
 8000d4c:	689a      	ldr	r2, [r3, #8]
 8000d4e:	f042 0202 	orr.w	r2, r2, #2
 8000d52:	609a      	str	r2, [r3, #8]

((LPTIM1)->ARR) = QTR_MEG_OFF;
 8000d54:	22c0      	movs	r2, #192	; 0xc0
 8000d56:	619a      	str	r2, [r3, #24]
  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000d58:	4a0b      	ldr	r2, [pc, #44]	; (8000d88 <lptim1_enable+0x50>)
 8000d5a:	2102      	movs	r1, #2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d5c:	2020      	movs	r0, #32
  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000d5e:	f8c2 1188 	str.w	r1, [r2, #392]	; 0x188
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d62:	f882 0341 	strb.w	r0, [r2, #833]	; 0x341
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000d66:	6091      	str	r1, [r2, #8]
NVIC_ClearPendingIRQ(LPTIM1_IRQn);
NVIC_SetPriority(LPTIM1_IRQn, 2U);
NVIC_EnableIRQ(LPTIM1_IRQn);

for(i=0U; i<5U; i++)
{((&sys_time)->time_nums)[i] = 0U;}
 8000d68:	4a08      	ldr	r2, [pc, #32]	; (8000d8c <lptim1_enable+0x54>)
 8000d6a:	2100      	movs	r1, #0
 8000d6c:	6011      	str	r1, [r2, #0]
 8000d6e:	6051      	str	r1, [r2, #4]
 8000d70:	6091      	str	r1, [r2, #8]
 8000d72:	60d1      	str	r1, [r2, #12]
 8000d74:	6111      	str	r1, [r2, #16]


((LPTIM1)->CR) |= CNT_START;
 8000d76:	691a      	ldr	r2, [r3, #16]
 8000d78:	f042 0204 	orr.w	r2, r2, #4
 8000d7c:	611a      	str	r2, [r3, #16]
 8000d7e:	4770      	bx	lr
 8000d80:	40021000 	.word	0x40021000
 8000d84:	40007c00 	.word	0x40007c00
 8000d88:	e000e100 	.word	0xe000e100
 8000d8c:	20000394 	.word	0x20000394

08000d90 <time_increment>:
}

void time_increment(void)
{
(((&sys_time)->time_nums)[ticks])++;
 8000d90:	4b16      	ldr	r3, [pc, #88]	; (8000dec <time_increment+0x5c>)
 8000d92:	681a      	ldr	r2, [r3, #0]
 8000d94:	3201      	adds	r2, #1

if((((&sys_time)->time_nums)[ticks]) >= ticks_ovf)
 8000d96:	2af9      	cmp	r2, #249	; 0xf9
(((&sys_time)->time_nums)[ticks])++;
 8000d98:	601a      	str	r2, [r3, #0]
if((((&sys_time)->time_nums)[ticks]) >= ticks_ovf)
 8000d9a:	d904      	bls.n	8000da6 <time_increment+0x16>
{
(((&sys_time)->time_nums)[millis])++;
 8000d9c:	685a      	ldr	r2, [r3, #4]
 8000d9e:	3201      	adds	r2, #1
 8000da0:	605a      	str	r2, [r3, #4]
(((&sys_time)->time_nums)[ticks]) = 0U;
 8000da2:	2200      	movs	r2, #0
 8000da4:	601a      	str	r2, [r3, #0]
}

if((((&sys_time)->time_nums)[millis]) >= millis_ovf)
 8000da6:	685a      	ldr	r2, [r3, #4]
 8000da8:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
 8000dac:	d304      	bcc.n	8000db8 <time_increment+0x28>
{
(((&sys_time)->time_nums)[seconds])++;
 8000dae:	689a      	ldr	r2, [r3, #8]
 8000db0:	3201      	adds	r2, #1
 8000db2:	609a      	str	r2, [r3, #8]
(((&sys_time)->time_nums)[millis]) = 0U;
 8000db4:	2200      	movs	r2, #0
 8000db6:	605a      	str	r2, [r3, #4]
}

if((((&sys_time)->time_nums)[seconds]) >= seconds_ovf)
 8000db8:	689a      	ldr	r2, [r3, #8]
 8000dba:	2a3b      	cmp	r2, #59	; 0x3b
 8000dbc:	d904      	bls.n	8000dc8 <time_increment+0x38>
{
(((&sys_time)->time_nums)[minutes])++;
 8000dbe:	68da      	ldr	r2, [r3, #12]
 8000dc0:	3201      	adds	r2, #1
 8000dc2:	60da      	str	r2, [r3, #12]
(((&sys_time)->time_nums)[seconds]) = 0U;
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	609a      	str	r2, [r3, #8]
}

if((((&sys_time)->time_nums)[minutes]) >= minutes_ovf)
 8000dc8:	68da      	ldr	r2, [r3, #12]
 8000dca:	2a3b      	cmp	r2, #59	; 0x3b
 8000dcc:	d904      	bls.n	8000dd8 <time_increment+0x48>
{
(((&sys_time)->time_nums)[hours])++;
 8000dce:	691a      	ldr	r2, [r3, #16]
 8000dd0:	3201      	adds	r2, #1
 8000dd2:	611a      	str	r2, [r3, #16]
(((&sys_time)->time_nums)[minutes]) = 0U;
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	60da      	str	r2, [r3, #12]
}

if((((&sys_time)->time_nums)[hours]) >= hours_ovf)
 8000dd8:	691a      	ldr	r2, [r3, #16]
 8000dda:	2a17      	cmp	r2, #23
 8000ddc:	d904      	bls.n	8000de8 <time_increment+0x58>
{
(((&sys_time)->time_nums)[days])++;
 8000dde:	695a      	ldr	r2, [r3, #20]
 8000de0:	3201      	adds	r2, #1
 8000de2:	615a      	str	r2, [r3, #20]
(((&sys_time)->time_nums)[hours]) = 0U;
 8000de4:	2200      	movs	r2, #0
 8000de6:	611a      	str	r2, [r3, #16]
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop
 8000dec:	20000394 	.word	0x20000394

08000df0 <read_time>:


}

TIME* read_time(void)
{return &sys_time;}
 8000df0:	4800      	ldr	r0, [pc, #0]	; (8000df4 <read_time+0x4>)
 8000df2:	4770      	bx	lr
 8000df4:	20000394 	.word	0x20000394

08000df8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000df8:	b510      	push	{r4, lr}
 8000dfa:	b096      	sub	sp, #88	; 0x58
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000dfc:	2310      	movs	r3, #16
 8000dfe:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000e00:	2301      	movs	r3, #1
 8000e02:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8000e04:	22b0      	movs	r2, #176	; 0xb0
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000e06:	2300      	movs	r3, #0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e08:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000e0a:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8000e0c:	920d      	str	r2, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000e0e:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e10:	f7ff fb5e 	bl	80004d0 <HAL_RCC_OscConfig>
 8000e14:	b100      	cbz	r0, 8000e18 <SystemClock_Config+0x20>
 8000e16:	e7fe      	b.n	8000e16 <SystemClock_Config+0x1e>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e18:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000e1a:	9001      	str	r0, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e1c:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e1e:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e20:	9004      	str	r0, [sp, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e22:	2102      	movs	r1, #2
 8000e24:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e26:	9300      	str	r3, [sp, #0]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e28:	f7ff fdae 	bl	8000988 <HAL_RCC_ClockConfig>
 8000e2c:	b100      	cbz	r0, 8000e30 <SystemClock_Config+0x38>
 8000e2e:	e7fe      	b.n	8000e2e <SystemClock_Config+0x36>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the main internal regulator output voltage 
    */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000e30:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000e34:	f7ff fa6e 	bl	8000314 <HAL_PWREx_ControlVoltageScaling>
 8000e38:	4604      	mov	r4, r0
 8000e3a:	b100      	cbz	r0, 8000e3e <SystemClock_Config+0x46>
 8000e3c:	e7fe      	b.n	8000e3c <SystemClock_Config+0x44>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8000e3e:	f7ff fe59 	bl	8000af4 <HAL_RCC_GetHCLKFreq>
 8000e42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e46:	fbb0 f0f3 	udiv	r0, r0, r3
 8000e4a:	f7ff fa33 	bl	80002b4 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000e4e:	2004      	movs	r0, #4
 8000e50:	f7ff fa46 	bl	80002e0 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000e54:	4622      	mov	r2, r4
 8000e56:	4621      	mov	r1, r4
 8000e58:	f04f 30ff 	mov.w	r0, #4294967295
 8000e5c:	f7ff f9f6 	bl	800024c <HAL_NVIC_SetPriority>
}
 8000e60:	b016      	add	sp, #88	; 0x58
 8000e62:	bd10      	pop	{r4, pc}

08000e64 <main>:
{
 8000e64:	b508      	push	{r3, lr}
  HAL_Init();
 8000e66:	f7ff f9c5 	bl	80001f4 <HAL_Init>
  SystemClock_Config();
 8000e6a:	f7ff ffc5 	bl	8000df8 <SystemClock_Config>
  system_io_config();
 8000e6e:	f000 f8d3 	bl	8001018 <system_io_config>
  uart1_enable();
 8000e72:	f001 f91d 	bl	80020b0 <uart1_enable>
  lptim1_enable();
 8000e76:	f7ff ff5f 	bl	8000d38 <lptim1_enable>
  adc1_enable();
 8000e7a:	f7ff fe41 	bl	8000b00 <adc1_enable>
  tim1_enable(60U);
 8000e7e:	203c      	movs	r0, #60	; 0x3c
 8000e80:	f000 ffba 	bl	8001df8 <tim1_enable>
  dac_enable();
 8000e84:	f7ff fefa 	bl	8000c7c <dac_enable>
  system_ptr_config();
 8000e88:	f000 f8f8 	bl	800107c <system_ptr_config>
	system_management();
 8000e8c:	f000 fee2 	bl	8001c54 <system_management>
	adc_management();
 8000e90:	f000 fa6a 	bl	8001368 <adc_management>
	pmic_management();
 8000e94:	f000 f960 	bl	8001158 <pmic_management>
 8000e98:	e7f8      	b.n	8000e8c <main+0x28>
	...

08000e9c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e9c:	4b21      	ldr	r3, [pc, #132]	; (8000f24 <HAL_MspInit+0x88>)
{
 8000e9e:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ea0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000ea2:	f042 0201 	orr.w	r2, r2, #1
 8000ea6:	661a      	str	r2, [r3, #96]	; 0x60
 8000ea8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000eaa:	f002 0201 	and.w	r2, r2, #1
 8000eae:	9200      	str	r2, [sp, #0]
 8000eb0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eb2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000eb4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000eb8:	659a      	str	r2, [r3, #88]	; 0x58
 8000eba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ebc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ec0:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ec2:	2003      	movs	r0, #3
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ec4:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ec6:	f7ff f9af 	bl	8000228 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8000eca:	2200      	movs	r2, #0
 8000ecc:	4611      	mov	r1, r2
 8000ece:	f06f 000b 	mvn.w	r0, #11
 8000ed2:	f7ff f9bb 	bl	800024c <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	4611      	mov	r1, r2
 8000eda:	f06f 000a 	mvn.w	r0, #10
 8000ede:	f7ff f9b5 	bl	800024c <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	4611      	mov	r1, r2
 8000ee6:	f06f 0009 	mvn.w	r0, #9
 8000eea:	f7ff f9af 	bl	800024c <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8000eee:	2200      	movs	r2, #0
 8000ef0:	4611      	mov	r1, r2
 8000ef2:	f06f 0004 	mvn.w	r0, #4
 8000ef6:	f7ff f9a9 	bl	800024c <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8000efa:	2200      	movs	r2, #0
 8000efc:	4611      	mov	r1, r2
 8000efe:	f06f 0003 	mvn.w	r0, #3
 8000f02:	f7ff f9a3 	bl	800024c <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8000f06:	2200      	movs	r2, #0
 8000f08:	4611      	mov	r1, r2
 8000f0a:	f06f 0001 	mvn.w	r0, #1
 8000f0e:	f7ff f99d 	bl	800024c <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000f12:	2200      	movs	r2, #0
 8000f14:	4611      	mov	r1, r2
 8000f16:	f04f 30ff 	mov.w	r0, #4294967295
 8000f1a:	f7ff f997 	bl	800024c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f1e:	b003      	add	sp, #12
 8000f20:	f85d fb04 	ldr.w	pc, [sp], #4
 8000f24:	40021000 	.word	0x40021000

08000f28 <USART1_IRQHandler>:

/******************************************************************************/
/*            Cortex-M4 Processor Interruption and Exception Handlers         */ 
/******************************************************************************/
void USART1_IRQHandler(void)
{
 8000f28:	b510      	push	{r4, lr}
	fc = ((USART1)->ISR);
 8000f2a:	4c06      	ldr	r4, [pc, #24]	; (8000f44 <USART1_IRQHandler+0x1c>)
 8000f2c:	4a06      	ldr	r2, [pc, #24]	; (8000f48 <USART1_IRQHandler+0x20>)
 8000f2e:	69e3      	ldr	r3, [r4, #28]
 8000f30:	6013      	str	r3, [r2, #0]

	if(fc & RXNE)
 8000f32:	069b      	lsls	r3, r3, #26
 8000f34:	d501      	bpl.n	8000f3a <USART1_IRQHandler+0x12>
	{uart1_buffer_char();}
 8000f36:	f001 f92d 	bl	8002194 <uart1_buffer_char>
	((USART1)->ICR) |= ONES;
 8000f3a:	6a23      	ldr	r3, [r4, #32]
 8000f3c:	f04f 33ff 	mov.w	r3, #4294967295
 8000f40:	6223      	str	r3, [r4, #32]
 8000f42:	bd10      	pop	{r4, pc}
 8000f44:	40013800 	.word	0x40013800
 8000f48:	200003b0 	.word	0x200003b0

08000f4c <LPTIM1_IRQHandler>:
}

void LPTIM1_IRQHandler(void)
{
 8000f4c:	b508      	push	{r3, lr}
time_increment();
 8000f4e:	f7ff ff1f 	bl	8000d90 <time_increment>
((LPTIM1)->ICR) |= LPTIM1_FLAG_CLEAR;
 8000f52:	4a04      	ldr	r2, [pc, #16]	; (8000f64 <LPTIM1_IRQHandler+0x18>)
 8000f54:	6853      	ldr	r3, [r2, #4]
 8000f56:	ea6f 2353 	mvn.w	r3, r3, lsr #9
 8000f5a:	ea6f 2343 	mvn.w	r3, r3, lsl #9
 8000f5e:	6053      	str	r3, [r2, #4]
 8000f60:	bd08      	pop	{r3, pc}
 8000f62:	bf00      	nop
 8000f64:	40007c00 	.word	0x40007c00

08000f68 <ADC1_IRQHandler>:
}

void ADC1_IRQHandler(void)
{
 8000f68:	b538      	push	{r3, r4, r5, lr}
fc = ((ADC1)->ISR);
 8000f6a:	4d20      	ldr	r5, [pc, #128]	; (8000fec <ADC1_IRQHandler+0x84>)
 8000f6c:	4c20      	ldr	r4, [pc, #128]	; (8000ff0 <ADC1_IRQHandler+0x88>)
 8000f6e:	682b      	ldr	r3, [r5, #0]
 8000f70:	6023      	str	r3, [r4, #0]

if(fc & EOCI)
 8000f72:	0759      	lsls	r1, r3, #29
 8000f74:	d50a      	bpl.n	8000f8c <ADC1_IRQHandler+0x24>
{
data = ((ADC1)->DR);
 8000f76:	6c28      	ldr	r0, [r5, #64]	; 0x40
 8000f78:	4b1e      	ldr	r3, [pc, #120]	; (8000ff4 <ADC1_IRQHandler+0x8c>)
add_sample(data,0U);
 8000f7a:	2100      	movs	r1, #0
data = ((ADC1)->DR);
 8000f7c:	8018      	strh	r0, [r3, #0]
add_sample(data,0U);
 8000f7e:	b280      	uxth	r0, r0
 8000f80:	f000 fa74 	bl	800146c <add_sample>
((ADC1)->ISR) |= EOCI;
 8000f84:	682b      	ldr	r3, [r5, #0]
 8000f86:	f043 0304 	orr.w	r3, r3, #4
 8000f8a:	602b      	str	r3, [r5, #0]
}

if(fc & EOSI)
 8000f8c:	6823      	ldr	r3, [r4, #0]
 8000f8e:	071a      	lsls	r2, r3, #28
 8000f90:	d506      	bpl.n	8000fa0 <ADC1_IRQHandler+0x38>
{
((ADC1)->ISR) |= EOSI;
 8000f92:	4a16      	ldr	r2, [pc, #88]	; (8000fec <ADC1_IRQHandler+0x84>)
 8000f94:	6813      	ldr	r3, [r2, #0]
 8000f96:	f043 0308 	orr.w	r3, r3, #8
 8000f9a:	6013      	str	r3, [r2, #0]
raise_avg_flag();
 8000f9c:	f000 fa3a 	bl	8001414 <raise_avg_flag>
}

if(fc & JEOSI)
 8000fa0:	6823      	ldr	r3, [r4, #0]
 8000fa2:	065b      	lsls	r3, r3, #25
 8000fa4:	d519      	bpl.n	8000fda <ADC1_IRQHandler+0x72>
{
data = ((ADC1)->JDR1);
 8000fa6:	4c11      	ldr	r4, [pc, #68]	; (8000fec <ADC1_IRQHandler+0x84>)
 8000fa8:	4d12      	ldr	r5, [pc, #72]	; (8000ff4 <ADC1_IRQHandler+0x8c>)
 8000faa:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8000fae:	8028      	strh	r0, [r5, #0]
add_sample(data,1U);
 8000fb0:	2101      	movs	r1, #1
 8000fb2:	b280      	uxth	r0, r0
 8000fb4:	f000 fa5a 	bl	800146c <add_sample>
data = ((ADC1)->JDR2);
 8000fb8:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8000fbc:	8028      	strh	r0, [r5, #0]
add_sample(data,1U);
 8000fbe:	2101      	movs	r1, #1
 8000fc0:	b280      	uxth	r0, r0
 8000fc2:	f000 fa53 	bl	800146c <add_sample>
raise_temp_flag();
 8000fc6:	f000 fa3b 	bl	8001440 <raise_temp_flag>
((ADC1)->ISR) |= JEOSI;
 8000fca:	6823      	ldr	r3, [r4, #0]
 8000fcc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000fd0:	6023      	str	r3, [r4, #0]
driveB(3U,0U);
 8000fd2:	2100      	movs	r1, #0
 8000fd4:	2003      	movs	r0, #3
 8000fd6:	f000 fabf 	bl	8001558 <driveB>
}

((ADC1)->ISR) |= ADC1_FLAG_CLEAR;
 8000fda:	4a04      	ldr	r2, [pc, #16]	; (8000fec <ADC1_IRQHandler+0x84>)
 8000fdc:	6813      	ldr	r3, [r2, #0]
 8000fde:	ea6f 23d3 	mvn.w	r3, r3, lsr #11
 8000fe2:	ea6f 23c3 	mvn.w	r3, r3, lsl #11
 8000fe6:	6013      	str	r3, [r2, #0]
 8000fe8:	bd38      	pop	{r3, r4, r5, pc}
 8000fea:	bf00      	nop
 8000fec:	50040000 	.word	0x50040000
 8000ff0:	200003b0 	.word	0x200003b0
 8000ff4:	200003ae 	.word	0x200003ae

08000ff8 <NMI_Handler>:
 8000ff8:	4770      	bx	lr

08000ffa <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8000ffa:	e7fe      	b.n	8000ffa <HardFault_Handler>

08000ffc <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8000ffc:	e7fe      	b.n	8000ffc <MemManage_Handler>

08000ffe <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8000ffe:	e7fe      	b.n	8000ffe <BusFault_Handler>

08001000 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8001000:	e7fe      	b.n	8001000 <UsageFault_Handler>

08001002 <SVC_Handler>:
 8001002:	4770      	bx	lr

08001004 <DebugMon_Handler>:
 8001004:	4770      	bx	lr

08001006 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8001006:	4770      	bx	lr

08001008 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8001008:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800100a:	f7ff f8ff 	bl	800020c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800100e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8001012:	f7ff b972 	b.w	80002fa <HAL_SYSTICK_IRQHandler>
	...

08001018 <system_io_config>:
uint32_t dbg2;

void system_io_config(void)
{
/*Enable GPIO Clock*/
((RCC)->AHB2ENR) |= (RCC_GPIOB_ENABLE|RCC_GPIOA_ENABLE);
 8001018:	4a16      	ldr	r2, [pc, #88]	; (8001074 <system_io_config+0x5c>)
 800101a:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800101c:	f043 0303 	orr.w	r3, r3, #3
 8001020:	64d3      	str	r3, [r2, #76]	; 0x4c

((GPIOB)->MODER) &= (~((IN_MODE)<<(GPIO_3_DSHIFT)));
 8001022:	4b15      	ldr	r3, [pc, #84]	; (8001078 <system_io_config+0x60>)
 8001024:	681a      	ldr	r2, [r3, #0]
 8001026:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800102a:	601a      	str	r2, [r3, #0]
((GPIOB)->MODER) |= (((OUT_MODE)<<(GPIO_3_DSHIFT)));
 800102c:	681a      	ldr	r2, [r3, #0]
 800102e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001032:	601a      	str	r2, [r3, #0]

((GPIOB)->MODER) &= (~((IN_MODE)<<(GPIO_4_DSHIFT)));
 8001034:	681a      	ldr	r2, [r3, #0]
 8001036:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800103a:	601a      	str	r2, [r3, #0]
((GPIOB)->MODER) |= (((OUT_MODE)<<(GPIO_4_DSHIFT)));
 800103c:	681a      	ldr	r2, [r3, #0]
 800103e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001042:	601a      	str	r2, [r3, #0]

((GPIOA)->MODER) &= (~((IN_MODE)<<(GPIO_15_DSHIFT)));
 8001044:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001048:	6811      	ldr	r1, [r2, #0]
 800104a:	f021 4140 	bic.w	r1, r1, #3221225472	; 0xc0000000
 800104e:	6011      	str	r1, [r2, #0]
((GPIOA)->MODER) |= (((OUT_MODE)<<(GPIO_15_DSHIFT)));
 8001050:	6811      	ldr	r1, [r2, #0]
 8001052:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 8001056:	6011      	str	r1, [r2, #0]


((GPIOB)->ODR) &= (~((1U)<<(GPIO_3_SHIFT)));
 8001058:	6959      	ldr	r1, [r3, #20]
 800105a:	f021 0108 	bic.w	r1, r1, #8
 800105e:	6159      	str	r1, [r3, #20]
((GPIOB)->ODR) &= (~((1U)<<(GPIO_4_SHIFT)));
 8001060:	6959      	ldr	r1, [r3, #20]
 8001062:	f021 0110 	bic.w	r1, r1, #16
 8001066:	6159      	str	r1, [r3, #20]
((GPIOA)->ODR) &= (~((1U)<<(GPIO_15_SHIFT)));
 8001068:	6953      	ldr	r3, [r2, #20]
 800106a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800106e:	6153      	str	r3, [r2, #20]
 8001070:	4770      	bx	lr
 8001072:	bf00      	nop
 8001074:	40021000 	.word	0x40021000
 8001078:	48000400 	.word	0x48000400

0800107c <system_ptr_config>:

}

void system_ptr_config(void)
{
	dbg1=0U;
 800107c:	4a23      	ldr	r2, [pc, #140]	; (800110c <system_ptr_config+0x90>)
 800107e:	4824      	ldr	r0, [pc, #144]	; (8001110 <system_ptr_config+0x94>)
 8001080:	4924      	ldr	r1, [pc, #144]	; (8001114 <system_ptr_config+0x98>)
{
 8001082:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	dbg1=0U;
 8001084:	2300      	movs	r3, #0
 8001086:	6013      	str	r3, [r2, #0]
	dbg2=0U;
 8001088:	4a23      	ldr	r2, [pc, #140]	; (8001118 <system_ptr_config+0x9c>)
 800108a:	4d24      	ldr	r5, [pc, #144]	; (800111c <system_ptr_config+0xa0>)
 800108c:	6013      	str	r3, [r2, #0]

	for(sysi = 0U; sysi < 100U; sysi++)
 800108e:	4a24      	ldr	r2, [pc, #144]	; (8001120 <system_ptr_config+0xa4>)
 8001090:	461f      	mov	r7, r3
 8001092:	7013      	strb	r3, [r2, #0]
 8001094:	461c      	mov	r4, r3
 8001096:	b2de      	uxtb	r6, r3
 8001098:	2e64      	cmp	r6, #100	; 0x64
 800109a:	d12d      	bne.n	80010f8 <system_ptr_config+0x7c>
 800109c:	b107      	cbz	r7, 80010a0 <system_ptr_config+0x24>
 800109e:	7016      	strb	r6, [r2, #0]
	{
	cs_channel.samples[sysi] = 0U;
	iv_channel.samples[sysi] = 0U;
	ov_channel.samples[sysi] = 0U;
	}
	cs_channel.avg = 0U;
 80010a0:	f8c5 4320 	str.w	r4, [r5, #800]	; 0x320
	iv_channel.avg = 0U;
 80010a4:	f8c0 4320 	str.w	r4, [r0, #800]	; 0x320
	ov_channel.avg = 0U;
 80010a8:	f8c1 4320 	str.w	r4, [r1, #800]	; 0x320

	system_time = read_time();
 80010ac:	f7ff fea0 	bl	8000df0 <read_time>
 80010b0:	4b1c      	ldr	r3, [pc, #112]	; (8001124 <system_ptr_config+0xa8>)
 80010b2:	6018      	str	r0, [r3, #0]
	last_vsamp = 0U;
 80010b4:	4b1c      	ldr	r3, [pc, #112]	; (8001128 <system_ptr_config+0xac>)
 80010b6:	601c      	str	r4, [r3, #0]
	last_tsamp = 0U;
 80010b8:	4b1c      	ldr	r3, [pc, #112]	; (800112c <system_ptr_config+0xb0>)
 80010ba:	601c      	str	r4, [r3, #0]

	system_flags = 0U;
	system_flags |= (ADC_INIT_FLAG|TEMP_INIT_FLAG|PMIC_INIT_FLAG);
 80010bc:	4b1c      	ldr	r3, [pc, #112]	; (8001130 <system_ptr_config+0xb4>)
 80010be:	2231      	movs	r2, #49	; 0x31
 80010c0:	601a      	str	r2, [r3, #0]
	adc_conversion_channel = 1U;
 80010c2:	4b1c      	ldr	r3, [pc, #112]	; (8001134 <system_ptr_config+0xb8>)
 80010c4:	2201      	movs	r2, #1
 80010c6:	601a      	str	r2, [r3, #0]
	cs_offset = 0U;
 80010c8:	4b1b      	ldr	r3, [pc, #108]	; (8001138 <system_ptr_config+0xbc>)
 80010ca:	801c      	strh	r4, [r3, #0]
	v_ovp = DEFAULT_OVP;
 80010cc:	4b1b      	ldr	r3, [pc, #108]	; (800113c <system_ptr_config+0xc0>)
 80010ce:	f240 520a 	movw	r2, #1290	; 0x50a
 80010d2:	801a      	strh	r2, [r3, #0]
	i_target = DEFAULT_I_TARGET;
 80010d4:	4b1a      	ldr	r3, [pc, #104]	; (8001140 <system_ptr_config+0xc4>)
 80010d6:	2228      	movs	r2, #40	; 0x28
 80010d8:	801a      	strh	r2, [r3, #0]
	v_uvp = DEFAULT_UVP;
 80010da:	4b1a      	ldr	r3, [pc, #104]	; (8001144 <system_ptr_config+0xc8>)
 80010dc:	f44f 7234 	mov.w	r2, #720	; 0x2d0
 80010e0:	801a      	strh	r2, [r3, #0]


	ts_cal1 = *((int16_t*)TS_CAL1_PTR);
 80010e2:	4b19      	ldr	r3, [pc, #100]	; (8001148 <system_ptr_config+0xcc>)
 80010e4:	f9b3 2000 	ldrsh.w	r2, [r3]
 80010e8:	4b18      	ldr	r3, [pc, #96]	; (800114c <system_ptr_config+0xd0>)
 80010ea:	801a      	strh	r2, [r3, #0]
	ts_cal2 = *((int16_t*)TS_CAL2_PTR);
 80010ec:	4b18      	ldr	r3, [pc, #96]	; (8001150 <system_ptr_config+0xd4>)
 80010ee:	f9b3 2000 	ldrsh.w	r2, [r3]
 80010f2:	4b18      	ldr	r3, [pc, #96]	; (8001154 <system_ptr_config+0xd8>)
 80010f4:	801a      	strh	r2, [r3, #0]
 80010f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	cs_channel.samples[sysi] = 0U;
 80010f8:	f845 4023 	str.w	r4, [r5, r3, lsl #2]
	iv_channel.samples[sysi] = 0U;
 80010fc:	f840 4023 	str.w	r4, [r0, r3, lsl #2]
	ov_channel.samples[sysi] = 0U;
 8001100:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
 8001104:	2701      	movs	r7, #1
 8001106:	3301      	adds	r3, #1
 8001108:	e7c5      	b.n	8001096 <system_ptr_config+0x1a>
 800110a:	bf00      	nop
 800110c:	200013ac 	.word	0x200013ac
 8001110:	20001084 	.word	0x20001084
 8001114:	200003b4 	.word	0x200003b4
 8001118:	20000d30 	.word	0x20000d30
 800111c:	20000a08 	.word	0x20000a08
 8001120:	20000d3c 	.word	0x20000d3c
 8001124:	200013b4 	.word	0x200013b4
 8001128:	200013d0 	.word	0x200013d0
 800112c:	20000a04 	.word	0x20000a04
 8001130:	20000d40 	.word	0x20000d40
 8001134:	20000d34 	.word	0x20000d34
 8001138:	200013c8 	.word	0x200013c8
 800113c:	20000d48 	.word	0x20000d48
 8001140:	20001080 	.word	0x20001080
 8001144:	20001074 	.word	0x20001074
 8001148:	1fff75a8 	.word	0x1fff75a8
 800114c:	200013d4 	.word	0x200013d4
 8001150:	1fff75ca 	.word	0x1fff75ca
 8001154:	200013ca 	.word	0x200013ca

08001158 <pmic_management>:

}


void pmic_management(void)
{
 8001158:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
uint8_t mc = mode_check();
 800115c:	f000 feec 	bl	8001f38 <mode_check>

if(system_flags & ADC_INIT_FLAG)
 8001160:	4a3a      	ldr	r2, [pc, #232]	; (800124c <pmic_management+0xf4>)
 8001162:	6813      	ldr	r3, [r2, #0]
{return;}

if(system_flags & TEMP_INIT_FLAG)
 8001164:	f013 0f11 	tst.w	r3, #17
 8001168:	4614      	mov	r4, r2
 800116a:	d16d      	bne.n	8001248 <pmic_management+0xf0>
{return;}



if(system_flags & PMIC_ENABLE_FLAG)
 800116c:	0659      	lsls	r1, r3, #25
 800116e:	d562      	bpl.n	8001236 <pmic_management+0xde>
{

if(system_flags & PMIC_INIT_FLAG)
 8001170:	069a      	lsls	r2, r3, #26
 8001172:	d508      	bpl.n	8001186 <pmic_management+0x2e>
{
cs_offset = ((&cs_channel)->avg) - 10U;
 8001174:	4a36      	ldr	r2, [pc, #216]	; (8001250 <pmic_management+0xf8>)
 8001176:	4937      	ldr	r1, [pc, #220]	; (8001254 <pmic_management+0xfc>)
 8001178:	f8d2 2320 	ldr.w	r2, [r2, #800]	; 0x320
system_flags &= ~(PMIC_INIT_FLAG);
 800117c:	f023 0320 	bic.w	r3, r3, #32
cs_offset = ((&cs_channel)->avg) - 10U;
 8001180:	3a0a      	subs	r2, #10
 8001182:	800a      	strh	r2, [r1, #0]
system_flags &= ~(PMIC_INIT_FLAG);
 8001184:	6023      	str	r3, [r4, #0]
}


if(mc == LOCKOUT_MODE)
 8001186:	2801      	cmp	r0, #1
 8001188:	d104      	bne.n	8001194 <pmic_management+0x3c>
{buck_mode(); set_duty_cycle(3U);}
 800118a:	f000 fd9b 	bl	8001cc4 <buck_mode>
 800118e:	2003      	movs	r0, #3
 8001190:	f000 ff50 	bl	8002034 <set_duty_cycle>

if((system_flags & PMIC_ACTION_FLAG) == 0U)
 8001194:	6823      	ldr	r3, [r4, #0]
 8001196:	4f30      	ldr	r7, [pc, #192]	; (8001258 <pmic_management+0x100>)
 8001198:	4e30      	ldr	r6, [pc, #192]	; (800125c <pmic_management+0x104>)
 800119a:	f013 0f80 	tst.w	r3, #128	; 0x80
 800119e:	d140      	bne.n	8001222 <pmic_management+0xca>
{
if(((&ov_channel)->avg) < (v_ovp - VOLTAGE_HYS))
 80011a0:	4a2f      	ldr	r2, [pc, #188]	; (8001260 <pmic_management+0x108>)
 80011a2:	4d30      	ldr	r5, [pc, #192]	; (8001264 <pmic_management+0x10c>)
 80011a4:	8813      	ldrh	r3, [r2, #0]
 80011a6:	f8d5 1320 	ldr.w	r1, [r5, #800]	; 0x320
 80011aa:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 8001254 <pmic_management+0xfc>
 80011ae:	f8df a0a0 	ldr.w	sl, [pc, #160]	; 8001250 <pmic_management+0xf8>
 80011b2:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 8001268 <pmic_management+0x110>
 80011b6:	3b0a      	subs	r3, #10
 80011b8:	4299      	cmp	r1, r3
 80011ba:	4693      	mov	fp, r2
 80011bc:	d20b      	bcs.n	80011d6 <pmic_management+0x7e>
{
if((((&cs_channel)->avg)-cs_offset) < (i_target- CURRENT_HYS))
 80011be:	f8b9 3000 	ldrh.w	r3, [r9]
 80011c2:	f8da 2320 	ldr.w	r2, [sl, #800]	; 0x320
 80011c6:	1ad2      	subs	r2, r2, r3
 80011c8:	f8b8 3000 	ldrh.w	r3, [r8]
 80011cc:	3b02      	subs	r3, #2
 80011ce:	429a      	cmp	r2, r3
 80011d0:	d201      	bcs.n	80011d6 <pmic_management+0x7e>
{duty_cycle_increment();}
 80011d2:	f000 feb7 	bl	8001f44 <duty_cycle_increment>
}

if(((&ov_channel)->avg) > (v_ovp+VOLTAGE_HYS))
 80011d6:	f8bb 3000 	ldrh.w	r3, [fp]
 80011da:	f8d5 2320 	ldr.w	r2, [r5, #800]	; 0x320
 80011de:	330a      	adds	r3, #10
 80011e0:	429a      	cmp	r2, r3
 80011e2:	d901      	bls.n	80011e8 <pmic_management+0x90>
{duty_cycle_decrement();}
 80011e4:	f000 feea 	bl	8001fbc <duty_cycle_decrement>
if((((&cs_channel)->avg)-cs_offset) > (i_target+CURRENT_HYS))
 80011e8:	f8b9 3000 	ldrh.w	r3, [r9]
 80011ec:	f8da 2320 	ldr.w	r2, [sl, #800]	; 0x320
 80011f0:	1ad2      	subs	r2, r2, r3
 80011f2:	f8b8 3000 	ldrh.w	r3, [r8]
 80011f6:	3302      	adds	r3, #2
 80011f8:	429a      	cmp	r2, r3
 80011fa:	d901      	bls.n	8001200 <pmic_management+0xa8>
{duty_cycle_decrement();}
 80011fc:	f000 fede 	bl	8001fbc <duty_cycle_decrement>



system_flags |= PMIC_ACTION_FLAG;
 8001200:	6823      	ldr	r3, [r4, #0]
 8001202:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001206:	6023      	str	r3, [r4, #0]
last_pmic_action = (((system_time)->time_nums)[millis])+10U;
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	685b      	ldr	r3, [r3, #4]
 800120c:	f103 020a 	add.w	r2, r3, #10

if(last_pmic_action >= 1000U)
 8001210:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
{last_pmic_action -= 1000U;}
 8001214:	bf2a      	itet	cs
 8001216:	f2a3 33de 	subwcs	r3, r3, #990	; 0x3de
last_pmic_action = (((system_time)->time_nums)[millis])+10U;
 800121a:	6032      	strcc	r2, [r6, #0]
{last_pmic_action -= 1000U;}
 800121c:	6033      	strcs	r3, [r6, #0]
 800121e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

}
else
{
if((((system_time)->time_nums)[millis]) == last_pmic_action)
 8001222:	683a      	ldr	r2, [r7, #0]
 8001224:	6851      	ldr	r1, [r2, #4]
 8001226:	6832      	ldr	r2, [r6, #0]
 8001228:	4291      	cmp	r1, r2
 800122a:	d10d      	bne.n	8001248 <pmic_management+0xf0>
{system_flags &= ~(PMIC_ACTION_FLAG);}
 800122c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001230:	6023      	str	r3, [r4, #0]
 8001232:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
}
}
else
{
system_flags &= ~(PMIC_ACTION_FLAG);
 8001236:	f023 0380 	bic.w	r3, r3, #128	; 0x80
if(mc == LOCKOUT_MODE)
 800123a:	2801      	cmp	r0, #1
system_flags &= ~(PMIC_ACTION_FLAG);
 800123c:	6013      	str	r3, [r2, #0]
if(mc == LOCKOUT_MODE)
 800123e:	d003      	beq.n	8001248 <pmic_management+0xf0>





}
 8001240:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
{lockout_mode();}
 8001244:	f000 bdba 	b.w	8001dbc <lockout_mode>
 8001248:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800124c:	20000d40 	.word	0x20000d40
 8001250:	20000a08 	.word	0x20000a08
 8001254:	200013c8 	.word	0x200013c8
 8001258:	200013b4 	.word	0x200013b4
 800125c:	20001078 	.word	0x20001078
 8001260:	20000d48 	.word	0x20000d48
 8001264:	200003b4 	.word	0x200003b4
 8001268:	20001080 	.word	0x20001080

0800126c <convert_to_ascii>:
for(sysi=0U; sysi < 7U; sysi++)
{(((&num_hold)->string)[sysi]) = (((num)->ascii)[sysi]);}
}

void convert_to_ascii(uint32_t num)
{
 800126c:	b5f0      	push	{r4, r5, r6, r7, lr}
uint8_t temp;
uint32_t copy = num;
uint32_t div = 1000000U;
 800126e:	4a19      	ldr	r2, [pc, #100]	; (80012d4 <convert_to_ascii+0x68>)
 8001270:	4c19      	ldr	r4, [pc, #100]	; (80012d8 <convert_to_ascii+0x6c>)
 8001272:	4e1a      	ldr	r6, [pc, #104]	; (80012dc <convert_to_ascii+0x70>)
uint32_t copy = num;
 8001274:	4601      	mov	r1, r0

for(sysi=0U; sysi < 7U; sysi++)
 8001276:	2300      	movs	r3, #0
temp = copy / div;
temp += 48U;
((&num_1)->ascii)[sysi] = temp;
}
else
{((&num_1)->ascii)[sysi] = 48U;}
 8001278:	2730      	movs	r7, #48	; 0x30

temp = copy / div;
copy -= (temp*div);
div /= 10U;
 800127a:	f04f 0e0a 	mov.w	lr, #10
for(sysi=0U; sysi < 7U; sysi++)
 800127e:	2b07      	cmp	r3, #7
 8001280:	d10c      	bne.n	800129c <convert_to_ascii+0x30>
}

(&num_1)-> bin = num;

(&num_hold)->length = 7U;
 8001282:	4917      	ldr	r1, [pc, #92]	; (80012e0 <convert_to_ascii+0x74>)
(&num_1)-> bin = num;
 8001284:	4a17      	ldr	r2, [pc, #92]	; (80012e4 <convert_to_ascii+0x78>)
(&num_hold)->length = 7U;
 8001286:	700b      	strb	r3, [r1, #0]

for(sysi=0U; sysi < 7U; sysi++)
 8001288:	2300      	movs	r3, #0
(&num_1)-> bin = num;
 800128a:	6010      	str	r0, [r2, #0]
for(sysi=0U; sysi < 7U; sysi++)
 800128c:	7033      	strb	r3, [r6, #0]
 800128e:	461c      	mov	r4, r3
 8001290:	b2d8      	uxtb	r0, r3
 8001292:	2807      	cmp	r0, #7
 8001294:	d116      	bne.n	80012c4 <convert_to_ascii+0x58>
 8001296:	b104      	cbz	r4, 800129a <convert_to_ascii+0x2e>
 8001298:	7030      	strb	r0, [r6, #0]
 800129a:	bdf0      	pop	{r4, r5, r6, r7, pc}
if(copy > div)
 800129c:	4291      	cmp	r1, r2
 800129e:	fbb1 f5f2 	udiv	r5, r1, r2
 80012a2:	f103 0301 	add.w	r3, r3, #1
temp += 48U;
 80012a6:	bf88      	it	hi
 80012a8:	f105 0c30 	addhi.w	ip, r5, #48	; 0x30
copy -= (temp*div);
 80012ac:	b2ed      	uxtb	r5, r5
((&num_1)->ascii)[sysi] = temp;
 80012ae:	bf8c      	ite	hi
 80012b0:	f884 c000 	strbhi.w	ip, [r4]
{((&num_1)->ascii)[sysi] = 48U;}
 80012b4:	7027      	strbls	r7, [r4, #0]
copy -= (temp*div);
 80012b6:	fb02 1115 	mls	r1, r2, r5, r1
 80012ba:	b2db      	uxtb	r3, r3
div /= 10U;
 80012bc:	fbb2 f2fe 	udiv	r2, r2, lr
 80012c0:	3401      	adds	r4, #1
 80012c2:	e7dc      	b.n	800127e <convert_to_ascii+0x12>
{(((&num_hold)->string)[sysi]) = (((&num_1)->ascii)[sysi]);}
 80012c4:	18d4      	adds	r4, r2, r3
 80012c6:	18c8      	adds	r0, r1, r3
 80012c8:	7924      	ldrb	r4, [r4, #4]
 80012ca:	7044      	strb	r4, [r0, #1]
 80012cc:	3301      	adds	r3, #1
 80012ce:	2401      	movs	r4, #1
 80012d0:	e7de      	b.n	8001290 <convert_to_ascii+0x24>
 80012d2:	bf00      	nop
 80012d4:	000f4240 	.word	0x000f4240
 80012d8:	20000278 	.word	0x20000278
 80012dc:	20000d3c 	.word	0x20000d3c
 80012e0:	200013dc 	.word	0x200013dc
 80012e4:	20000274 	.word	0x20000274

080012e8 <string_compare>:

}


uint8_t string_compare(STRING* in1, STRING* in2)
{
 80012e8:	b5f0      	push	{r4, r5, r6, r7, lr}
uint8_t match = 1U;
if(((in1)->length) == ((in2)->length))
 80012ea:	780b      	ldrb	r3, [r1, #0]
 80012ec:	7807      	ldrb	r7, [r0, #0]
 80012ee:	42bb      	cmp	r3, r7
 80012f0:	f04f 0300 	mov.w	r3, #0
 80012f4:	d109      	bne.n	800130a <string_compare+0x22>
{
for(sysi=0U; sysi < ((in1)->length); sysi++)
 80012f6:	4c0b      	ldr	r4, [pc, #44]	; (8001324 <string_compare+0x3c>)
 80012f8:	461a      	mov	r2, r3
 80012fa:	7023      	strb	r3, [r4, #0]
 80012fc:	461e      	mov	r6, r3
uint8_t match = 1U;
 80012fe:	2301      	movs	r3, #1
 8001300:	b2d5      	uxtb	r5, r2
for(sysi=0U; sysi < ((in1)->length); sysi++)
 8001302:	42af      	cmp	r7, r5
 8001304:	d803      	bhi.n	800130e <string_compare+0x26>
 8001306:	b106      	cbz	r6, 800130a <string_compare+0x22>
 8001308:	7025      	strb	r5, [r4, #0]
else
{return 0U;}



}
 800130a:	4618      	mov	r0, r3
 800130c:	bdf0      	pop	{r4, r5, r6, r7, pc}
if((((in1)->string)[sysi]) != (((in2)->string)[sysi]))
 800130e:	1886      	adds	r6, r0, r2
 8001310:	188d      	adds	r5, r1, r2
 8001312:	7876      	ldrb	r6, [r6, #1]
 8001314:	786d      	ldrb	r5, [r5, #1]
 8001316:	3201      	adds	r2, #1
{match = 0U;}
 8001318:	42ae      	cmp	r6, r5
 800131a:	bf18      	it	ne
 800131c:	2300      	movne	r3, #0
 800131e:	2601      	movs	r6, #1
 8001320:	e7ee      	b.n	8001300 <string_compare+0x18>
 8001322:	bf00      	nop
 8001324:	20000d3c 	.word	0x20000d3c

08001328 <avg_samp_bank>:

void avg_samp_bank(SAMP_BANK* in)
{
	avg_dummy = 0U;
 8001328:	490d      	ldr	r1, [pc, #52]	; (8001360 <avg_samp_bank+0x38>)
 800132a:	2300      	movs	r3, #0
{
 800132c:	b530      	push	{r4, r5, lr}
	avg_dummy = 0U;
 800132e:	461a      	mov	r2, r3
 8001330:	600b      	str	r3, [r1, #0]
 8001332:	4604      	mov	r4, r0
	for(sysi=0U; sysi<199U; sysi++)
 8001334:	3201      	adds	r2, #1
	{
	((in)->samples)[sysi] = ((in)->samples)[sysi+1U];
 8001336:	6865      	ldr	r5, [r4, #4]
 8001338:	f844 5b04 	str.w	r5, [r4], #4
	for(sysi=0U; sysi<199U; sysi++)
 800133c:	b2d2      	uxtb	r2, r2
 800133e:	2ac7      	cmp	r2, #199	; 0xc7
	avg_dummy += ((in)->samples)[sysi];
 8001340:	442b      	add	r3, r5
	for(sysi=0U; sysi<199U; sysi++)
 8001342:	d1f7      	bne.n	8001334 <avg_samp_bank+0xc>
 8001344:	4c07      	ldr	r4, [pc, #28]	; (8001364 <avg_samp_bank+0x3c>)
 8001346:	7022      	strb	r2, [r4, #0]
	}
	avg_dummy += ((in)->new_samp);
 8001348:	f8d0 2324 	ldr.w	r2, [r0, #804]	; 0x324
	((in)->samples)[199U] = ((in)->new_samp);
 800134c:	f8c0 231c 	str.w	r2, [r0, #796]	; 0x31c
	avg_dummy += ((in)->new_samp);
 8001350:	4413      	add	r3, r2
 8001352:	600b      	str	r3, [r1, #0]
	((in)->avg) = (avg_dummy/200U);
 8001354:	22c8      	movs	r2, #200	; 0xc8
 8001356:	fbb3 f3f2 	udiv	r3, r3, r2
 800135a:	f8c0 3320 	str.w	r3, [r0, #800]	; 0x320
 800135e:	bd30      	pop	{r4, r5, pc}
 8001360:	200013bc 	.word	0x200013bc
 8001364:	20000d3c 	.word	0x20000d3c

08001368 <adc_management>:
{
 8001368:	b538      	push	{r3, r4, r5, lr}
if(system_flags & AVG_BANKS_FLAG)
 800136a:	4c20      	ldr	r4, [pc, #128]	; (80013ec <adc_management+0x84>)
 800136c:	6823      	ldr	r3, [r4, #0]
 800136e:	079a      	lsls	r2, r3, #30
 8001370:	d51a      	bpl.n	80013a8 <adc_management+0x40>
	avg_samp_bank(&cs_channel);
 8001372:	481f      	ldr	r0, [pc, #124]	; (80013f0 <adc_management+0x88>)
 8001374:	f7ff ffd8 	bl	8001328 <avg_samp_bank>
	avg_samp_bank(&iv_channel);
 8001378:	481e      	ldr	r0, [pc, #120]	; (80013f4 <adc_management+0x8c>)
 800137a:	f7ff ffd5 	bl	8001328 <avg_samp_bank>
	avg_samp_bank(&ov_channel);
 800137e:	481e      	ldr	r0, [pc, #120]	; (80013f8 <adc_management+0x90>)
 8001380:	f7ff ffd2 	bl	8001328 <avg_samp_bank>
	system_flags &= ~(ADC_CONV_FLAG);
 8001384:	6823      	ldr	r3, [r4, #0]
 8001386:	f023 0306 	bic.w	r3, r3, #6
	{system_flags &= ~(ADC_CONV_FLAG);}
 800138a:	6023      	str	r3, [r4, #0]
if(system_flags & AVG_TEMP_FLAG)
 800138c:	6823      	ldr	r3, [r4, #0]
 800138e:	071b      	lsls	r3, r3, #28
 8001390:	d51c      	bpl.n	80013cc <adc_management+0x64>
avg_samp_bank(&ex_temp);
 8001392:	481a      	ldr	r0, [pc, #104]	; (80013fc <adc_management+0x94>)
 8001394:	f7ff ffc8 	bl	8001328 <avg_samp_bank>
avg_samp_bank(&in_temp);
 8001398:	4819      	ldr	r0, [pc, #100]	; (8001400 <adc_management+0x98>)
 800139a:	f7ff ffc5 	bl	8001328 <avg_samp_bank>
system_flags &= ~(AVG_TEMP_FLAG);
 800139e:	6823      	ldr	r3, [r4, #0]
 80013a0:	f023 0308 	bic.w	r3, r3, #8
last_tsamp = (((system_time)->time_nums)[millis]);
 80013a4:	6023      	str	r3, [r4, #0]
 80013a6:	bd38      	pop	{r3, r4, r5, pc}
	if((system_flags & ADC_CONV_FLAG) == 0U)
 80013a8:	f013 0f04 	tst.w	r3, #4
 80013ac:	4a15      	ldr	r2, [pc, #84]	; (8001404 <adc_management+0x9c>)
 80013ae:	d107      	bne.n	80013c0 <adc_management+0x58>
	adc_conversion_channel = 1U;
 80013b0:	2301      	movs	r3, #1
 80013b2:	6013      	str	r3, [r2, #0]
	adc1_regular_conversions();
 80013b4:	f7ff fc42 	bl	8000c3c <adc1_regular_conversions>
	system_flags |= ADC_CONV_FLAG;
 80013b8:	6823      	ldr	r3, [r4, #0]
 80013ba:	f043 0304 	orr.w	r3, r3, #4
 80013be:	e7e4      	b.n	800138a <adc_management+0x22>
	if(adc_conversion_channel == 4U)
 80013c0:	6812      	ldr	r2, [r2, #0]
 80013c2:	2a04      	cmp	r2, #4
 80013c4:	d1e2      	bne.n	800138c <adc_management+0x24>
	{system_flags &= ~(ADC_CONV_FLAG);}
 80013c6:	f023 0304 	bic.w	r3, r3, #4
 80013ca:	e7de      	b.n	800138a <adc_management+0x22>
if((((system_time)->time_nums)[millis]) != last_tsamp)
 80013cc:	4d0e      	ldr	r5, [pc, #56]	; (8001408 <adc_management+0xa0>)
 80013ce:	4c0f      	ldr	r4, [pc, #60]	; (800140c <adc_management+0xa4>)
 80013d0:	682b      	ldr	r3, [r5, #0]
 80013d2:	685a      	ldr	r2, [r3, #4]
 80013d4:	6823      	ldr	r3, [r4, #0]
 80013d6:	429a      	cmp	r2, r3
 80013d8:	d0e5      	beq.n	80013a6 <adc_management+0x3e>
inj_conversion_channel = 1U;
 80013da:	4b0d      	ldr	r3, [pc, #52]	; (8001410 <adc_management+0xa8>)
 80013dc:	2201      	movs	r2, #1
 80013de:	601a      	str	r2, [r3, #0]
adc1_inject_conversions();
 80013e0:	f7ff fc3c 	bl	8000c5c <adc1_inject_conversions>
last_tsamp = (((system_time)->time_nums)[millis]);
 80013e4:	682b      	ldr	r3, [r5, #0]
 80013e6:	685b      	ldr	r3, [r3, #4]
 80013e8:	e7dc      	b.n	80013a4 <adc_management+0x3c>
 80013ea:	bf00      	nop
 80013ec:	20000d40 	.word	0x20000d40
 80013f0:	20000a08 	.word	0x20000a08
 80013f4:	20001084 	.word	0x20001084
 80013f8:	200003b4 	.word	0x200003b4
 80013fc:	20000d4c 	.word	0x20000d4c
 8001400:	200006dc 	.word	0x200006dc
 8001404:	20000d34 	.word	0x20000d34
 8001408:	200013b4 	.word	0x200013b4
 800140c:	20000a04 	.word	0x20000a04
 8001410:	200013b0 	.word	0x200013b0

08001414 <raise_avg_flag>:
}


void raise_avg_flag(void)
{
system_flags |= AVG_BANKS_FLAG;
 8001414:	4a07      	ldr	r2, [pc, #28]	; (8001434 <raise_avg_flag+0x20>)
 8001416:	6813      	ldr	r3, [r2, #0]
 8001418:	f043 0302 	orr.w	r3, r3, #2
 800141c:	6013      	str	r3, [r2, #0]
avg_count++;
 800141e:	4a06      	ldr	r2, [pc, #24]	; (8001438 <raise_avg_flag+0x24>)
 8001420:	6813      	ldr	r3, [r2, #0]
 8001422:	3301      	adds	r3, #1
 8001424:	6013      	str	r3, [r2, #0]
((ADC1)->IER) &= ~(EOCI|EOSI);
 8001426:	4a05      	ldr	r2, [pc, #20]	; (800143c <raise_avg_flag+0x28>)
 8001428:	6853      	ldr	r3, [r2, #4]
 800142a:	f023 030c 	bic.w	r3, r3, #12
 800142e:	6053      	str	r3, [r2, #4]
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	20000d40 	.word	0x20000d40
 8001438:	200013d8 	.word	0x200013d8
 800143c:	50040000 	.word	0x50040000

08001440 <raise_temp_flag>:
}

void raise_temp_flag(void)
{
system_flags |= AVG_TEMP_FLAG;
 8001440:	4a07      	ldr	r2, [pc, #28]	; (8001460 <raise_temp_flag+0x20>)
 8001442:	6813      	ldr	r3, [r2, #0]
 8001444:	f043 0308 	orr.w	r3, r3, #8
 8001448:	6013      	str	r3, [r2, #0]
avg_count++;
 800144a:	4a06      	ldr	r2, [pc, #24]	; (8001464 <raise_temp_flag+0x24>)
 800144c:	6813      	ldr	r3, [r2, #0]
 800144e:	3301      	adds	r3, #1
 8001450:	6013      	str	r3, [r2, #0]
((ADC1)->IER) &= ~(JEOCI|JEOSI);
 8001452:	4a05      	ldr	r2, [pc, #20]	; (8001468 <raise_temp_flag+0x28>)
 8001454:	6853      	ldr	r3, [r2, #4]
 8001456:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800145a:	6053      	str	r3, [r2, #4]
 800145c:	4770      	bx	lr
 800145e:	bf00      	nop
 8001460:	20000d40 	.word	0x20000d40
 8001464:	200013d8 	.word	0x200013d8
 8001468:	50040000 	.word	0x50040000

0800146c <add_sample>:
}


void add_sample(uint32_t num, uint8_t inj)
{
conversion_count++;
 800146c:	4a2c      	ldr	r2, [pc, #176]	; (8001520 <add_sample+0xb4>)
 800146e:	6813      	ldr	r3, [r2, #0]
 8001470:	3301      	adds	r3, #1
{
 8001472:	b510      	push	{r4, lr}
conversion_count++;
 8001474:	6013      	str	r3, [r2, #0]


if(inj == 0U)
 8001476:	2900      	cmp	r1, #0
 8001478:	d13b      	bne.n	80014f2 <add_sample+0x86>
{
switch(adc_conversion_channel)
 800147a:	4c2a      	ldr	r4, [pc, #168]	; (8001524 <add_sample+0xb8>)
 800147c:	6823      	ldr	r3, [r4, #0]
 800147e:	2b02      	cmp	r3, #2
 8001480:	d02b      	beq.n	80014da <add_sample+0x6e>
 8001482:	2b03      	cmp	r3, #3
 8001484:	d02f      	beq.n	80014e6 <add_sample+0x7a>
 8001486:	2b01      	cmp	r3, #1
 8001488:	d126      	bne.n	80014d8 <add_sample+0x6c>
{
case 1U:
cs_sample_count++;
 800148a:	4927      	ldr	r1, [pc, #156]	; (8001528 <add_sample+0xbc>)
 800148c:	680a      	ldr	r2, [r1, #0]
 800148e:	3201      	adds	r2, #1
 8001490:	600a      	str	r2, [r1, #0]
((&cs_channel)->new_samp) = num;
 8001492:	4a26      	ldr	r2, [pc, #152]	; (800152c <add_sample+0xc0>)
ov_sample_count++;
((&ov_channel)->new_samp) = num;
break;
case 3U:
iv_sample_count++;
((&iv_channel)->new_samp) = num;
 8001494:	f8c2 0324 	str.w	r0, [r2, #804]	; 0x324
break;
default: return;
}
adc_conversion_channel++;
 8001498:	3301      	adds	r3, #1
 800149a:	6023      	str	r3, [r4, #0]
}

inj_conversion_channel++;
}

if((ex_sample_count > 100U) && (in_sample_count > 100U))
 800149c:	4b24      	ldr	r3, [pc, #144]	; (8001530 <add_sample+0xc4>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	2b64      	cmp	r3, #100	; 0x64
 80014a2:	d908      	bls.n	80014b6 <add_sample+0x4a>
 80014a4:	4b23      	ldr	r3, [pc, #140]	; (8001534 <add_sample+0xc8>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	2b64      	cmp	r3, #100	; 0x64
{system_flags &= ~(TEMP_INIT_FLAG);}
 80014aa:	bf81      	itttt	hi
 80014ac:	4a22      	ldrhi	r2, [pc, #136]	; (8001538 <add_sample+0xcc>)
 80014ae:	6813      	ldrhi	r3, [r2, #0]
 80014b0:	f023 0310 	bichi.w	r3, r3, #16
 80014b4:	6013      	strhi	r3, [r2, #0]


if((cs_sample_count > 100U) && (ov_sample_count > 100U) && (iv_sample_count > 100U))
 80014b6:	4b1c      	ldr	r3, [pc, #112]	; (8001528 <add_sample+0xbc>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	2b64      	cmp	r3, #100	; 0x64
 80014bc:	d90c      	bls.n	80014d8 <add_sample+0x6c>
 80014be:	4b1f      	ldr	r3, [pc, #124]	; (800153c <add_sample+0xd0>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	2b64      	cmp	r3, #100	; 0x64
 80014c4:	d908      	bls.n	80014d8 <add_sample+0x6c>
 80014c6:	4b1e      	ldr	r3, [pc, #120]	; (8001540 <add_sample+0xd4>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	2b64      	cmp	r3, #100	; 0x64
{system_flags &= ~(ADC_INIT_FLAG);}
 80014cc:	bf81      	itttt	hi
 80014ce:	4a1a      	ldrhi	r2, [pc, #104]	; (8001538 <add_sample+0xcc>)
 80014d0:	6813      	ldrhi	r3, [r2, #0]
 80014d2:	f023 0301 	bichi.w	r3, r3, #1
 80014d6:	6013      	strhi	r3, [r2, #0]
 80014d8:	bd10      	pop	{r4, pc}
ov_sample_count++;
 80014da:	4918      	ldr	r1, [pc, #96]	; (800153c <add_sample+0xd0>)
 80014dc:	680a      	ldr	r2, [r1, #0]
 80014de:	3201      	adds	r2, #1
 80014e0:	600a      	str	r2, [r1, #0]
((&ov_channel)->new_samp) = num;
 80014e2:	4a18      	ldr	r2, [pc, #96]	; (8001544 <add_sample+0xd8>)
 80014e4:	e7d6      	b.n	8001494 <add_sample+0x28>
iv_sample_count++;
 80014e6:	4916      	ldr	r1, [pc, #88]	; (8001540 <add_sample+0xd4>)
 80014e8:	680a      	ldr	r2, [r1, #0]
 80014ea:	3201      	adds	r2, #1
 80014ec:	600a      	str	r2, [r1, #0]
((&iv_channel)->new_samp) = num;
 80014ee:	4a16      	ldr	r2, [pc, #88]	; (8001548 <add_sample+0xdc>)
 80014f0:	e7d0      	b.n	8001494 <add_sample+0x28>
switch(inj_conversion_channel)
 80014f2:	4a16      	ldr	r2, [pc, #88]	; (800154c <add_sample+0xe0>)
 80014f4:	6813      	ldr	r3, [r2, #0]
 80014f6:	2b01      	cmp	r3, #1
 80014f8:	d002      	beq.n	8001500 <add_sample+0x94>
 80014fa:	2b02      	cmp	r3, #2
 80014fc:	d00a      	beq.n	8001514 <add_sample+0xa8>
 80014fe:	bd10      	pop	{r4, pc}
ex_sample_count++;
 8001500:	4c0b      	ldr	r4, [pc, #44]	; (8001530 <add_sample+0xc4>)
 8001502:	6821      	ldr	r1, [r4, #0]
 8001504:	3101      	adds	r1, #1
 8001506:	6021      	str	r1, [r4, #0]
((&ex_temp)->new_samp) = num;
 8001508:	4911      	ldr	r1, [pc, #68]	; (8001550 <add_sample+0xe4>)
((&in_temp)->new_samp) = num;
 800150a:	f8c1 0324 	str.w	r0, [r1, #804]	; 0x324
inj_conversion_channel++;
 800150e:	3301      	adds	r3, #1
 8001510:	6013      	str	r3, [r2, #0]
 8001512:	e7c3      	b.n	800149c <add_sample+0x30>
in_sample_count++;
 8001514:	4c07      	ldr	r4, [pc, #28]	; (8001534 <add_sample+0xc8>)
 8001516:	6821      	ldr	r1, [r4, #0]
 8001518:	3101      	adds	r1, #1
 800151a:	6021      	str	r1, [r4, #0]
((&in_temp)->new_samp) = num;
 800151c:	490d      	ldr	r1, [pc, #52]	; (8001554 <add_sample+0xe8>)
 800151e:	e7f4      	b.n	800150a <add_sample+0x9e>
 8001520:	200013b8 	.word	0x200013b8
 8001524:	20000d34 	.word	0x20000d34
 8001528:	20001400 	.word	0x20001400
 800152c:	20000a08 	.word	0x20000a08
 8001530:	2000107c 	.word	0x2000107c
 8001534:	20000d44 	.word	0x20000d44
 8001538:	20000d40 	.word	0x20000d40
 800153c:	200013c0 	.word	0x200013c0
 8001540:	20000d38 	.word	0x20000d38
 8001544:	200003b4 	.word	0x200003b4
 8001548:	20001084 	.word	0x20001084
 800154c:	200013b0 	.word	0x200013b0
 8001550:	20000d4c 	.word	0x20000d4c
 8001554:	200006dc 	.word	0x200006dc

08001558 <driveB>:

}

void driveB(uint8_t pin, uint8_t on_off)
{
 8001558:	4a06      	ldr	r2, [pc, #24]	; (8001574 <driveB+0x1c>)
 800155a:	2301      	movs	r3, #1

if(on_off)
 800155c:	b121      	cbz	r1, 8001568 <driveB+0x10>
{((GPIOB)->ODR) |= ((1U)<<(pin));}
 800155e:	6951      	ldr	r1, [r2, #20]
 8001560:	4083      	lsls	r3, r0
 8001562:	430b      	orrs	r3, r1
else
{((GPIOB)->ODR) &= (~((1U)<<(pin)));}
 8001564:	6153      	str	r3, [r2, #20]
 8001566:	4770      	bx	lr
 8001568:	6951      	ldr	r1, [r2, #20]
 800156a:	4083      	lsls	r3, r0
 800156c:	ea21 0303 	bic.w	r3, r1, r3
 8001570:	e7f8      	b.n	8001564 <driveB+0xc>
 8001572:	bf00      	nop
 8001574:	48000400 	.word	0x48000400

08001578 <dc_search>:
uart1_transmit(&prompt);

}

uint8_t dc_search(STRING* cmd)
{
 8001578:	b508      	push	{r3, lr}
uint8_t ones;
uint8_t tens;
uint8_t new_duty;

if(((cmd)->length) != 4U)
 800157a:	7803      	ldrb	r3, [r0, #0]
 800157c:	2b04      	cmp	r3, #4
 800157e:	d118      	bne.n	80015b2 <dc_search+0x3a>
{return 0U;}


if( (((cmd)->string)[0U]) != 'd' )
 8001580:	7843      	ldrb	r3, [r0, #1]
 8001582:	2b64      	cmp	r3, #100	; 0x64
 8001584:	d115      	bne.n	80015b2 <dc_search+0x3a>
{return 0U;}
if( (((cmd)->string)[1U]) != 'c' )
 8001586:	7883      	ldrb	r3, [r0, #2]
 8001588:	2b63      	cmp	r3, #99	; 0x63
 800158a:	d112      	bne.n	80015b2 <dc_search+0x3a>
{return 0U;}

if( ((((cmd)->string)[2U]) > 47U) && ((((cmd)->string)[2U]) < 58U ) )
 800158c:	78c3      	ldrb	r3, [r0, #3]
 800158e:	3b30      	subs	r3, #48	; 0x30
 8001590:	b2db      	uxtb	r3, r3
 8001592:	2b09      	cmp	r3, #9
 8001594:	d80d      	bhi.n	80015b2 <dc_search+0x3a>
{tens = (((cmd)->string)[2U]) - 48U; }
else
{return 0U;}

if( ((((cmd)->string)[3U]) > 47U) && ((((cmd)->string)[3U]) < 58U ) )
 8001596:	7900      	ldrb	r0, [r0, #4]
 8001598:	3830      	subs	r0, #48	; 0x30
 800159a:	b2c0      	uxtb	r0, r0
 800159c:	2809      	cmp	r0, #9
 800159e:	d808      	bhi.n	80015b2 <dc_search+0x3a>
{ones = (((cmd)->string)[3U]) - 48U;}
else
{return 0U;}

new_duty = (tens*10) + ones;
 80015a0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80015a4:	eb00 0043 	add.w	r0, r0, r3, lsl #1

set_duty_cycle(new_duty);
 80015a8:	b2c0      	uxtb	r0, r0
 80015aa:	f000 fd43 	bl	8002034 <set_duty_cycle>

return 1U;
 80015ae:	2001      	movs	r0, #1
 80015b0:	bd08      	pop	{r3, pc}
{return 0U;}
 80015b2:	2000      	movs	r0, #0

}
 80015b4:	bd08      	pop	{r3, pc}
	...

080015b8 <current_decode>:


uint8_t current_decode(STRING* cmd)
{
 80015b8:	b510      	push	{r4, lr}
uint8_t tens;
uint32_t hundreds;
uint32_t thousands;
uint32_t new_current;

if(((cmd)->length) != 6U)
 80015ba:	7803      	ldrb	r3, [r0, #0]
 80015bc:	2b06      	cmp	r3, #6
 80015be:	d12c      	bne.n	800161a <current_decode+0x62>
{return 0U;}


if( (((cmd)->string)[0U]) != 'i' )
 80015c0:	7843      	ldrb	r3, [r0, #1]
 80015c2:	2b69      	cmp	r3, #105	; 0x69
 80015c4:	d129      	bne.n	800161a <current_decode+0x62>
{return 0U;}
if( (((cmd)->string)[1U]) != 's' )
 80015c6:	7883      	ldrb	r3, [r0, #2]
 80015c8:	2b73      	cmp	r3, #115	; 0x73
 80015ca:	d126      	bne.n	800161a <current_decode+0x62>
{return 0U;}

if( ((((cmd)->string)[2U]) > 47U) && ((((cmd)->string)[2U]) < 58U ) )
 80015cc:	78c3      	ldrb	r3, [r0, #3]
 80015ce:	3b30      	subs	r3, #48	; 0x30
 80015d0:	b2da      	uxtb	r2, r3
 80015d2:	2a09      	cmp	r2, #9
 80015d4:	d821      	bhi.n	800161a <current_decode+0x62>
{thousands = (((cmd)->string)[2U]) - 48U; }
else
{return 0U;}

if( ((((cmd)->string)[3U]) > 47U) && ((((cmd)->string)[3U]) < 58U ) )
 80015d6:	7904      	ldrb	r4, [r0, #4]
 80015d8:	3c30      	subs	r4, #48	; 0x30
 80015da:	b2e2      	uxtb	r2, r4
 80015dc:	2a09      	cmp	r2, #9
 80015de:	d81c      	bhi.n	800161a <current_decode+0x62>
{hundreds = (((cmd)->string)[3U]) - 48U;}
else
{return 0U;}

if( ((((cmd)->string)[4U]) > 47U) && ((((cmd)->string)[4U]) < 58U ) )
 80015e0:	7942      	ldrb	r2, [r0, #5]
 80015e2:	3a30      	subs	r2, #48	; 0x30
 80015e4:	b2d2      	uxtb	r2, r2
 80015e6:	2a09      	cmp	r2, #9
 80015e8:	d817      	bhi.n	800161a <current_decode+0x62>
{tens = (((cmd)->string)[4U]) - 48U;}
else
{return 0U;}

if( ((((cmd)->string)[5U]) > 47U) && ((((cmd)->string)[5U]) < 58U ) )
 80015ea:	7981      	ldrb	r1, [r0, #6]
 80015ec:	3930      	subs	r1, #48	; 0x30
 80015ee:	b2c9      	uxtb	r1, r1
 80015f0:	2909      	cmp	r1, #9
 80015f2:	d812      	bhi.n	800161a <current_decode+0x62>
else
{return 0U;}



new_current = (thousands*1000)+(hundreds * 100) + (tens*10) + ones;
 80015f4:	2064      	movs	r0, #100	; 0x64
 80015f6:	4344      	muls	r4, r0
 80015f8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80015fc:	fb00 4303 	mla	r3, r0, r3, r4
 8001600:	440b      	add	r3, r1
 8001602:	210a      	movs	r1, #10
 8001604:	fb11 3302 	smlabb	r3, r1, r2, r3

if(new_current > DEFAULT_MAX_CURRENT)
 8001608:	f640 01f7 	movw	r1, #2295	; 0x8f7
 800160c:	4a04      	ldr	r2, [pc, #16]	; (8001620 <current_decode+0x68>)
 800160e:	428b      	cmp	r3, r1
{i_target = DEFAULT_MAX_CURRENT;}
 8001610:	bf8c      	ite	hi
 8001612:	8011      	strhhi	r1, [r2, #0]
else
{i_target = new_current;}
 8001614:	8013      	strhls	r3, [r2, #0]


return 1U;
 8001616:	2001      	movs	r0, #1
 8001618:	bd10      	pop	{r4, pc}
{return 0U;}
 800161a:	2000      	movs	r0, #0

}
 800161c:	bd10      	pop	{r4, pc}
 800161e:	bf00      	nop
 8001620:	20001080 	.word	0x20001080

08001624 <voltage_decode>:


uint8_t voltage_decode(STRING* cmd)
{
 8001624:	b510      	push	{r4, lr}
uint8_t tens;
uint32_t hundreds;
uint32_t thousands;
uint32_t new_voltage;

if(((cmd)->length) != 6U)
 8001626:	7803      	ldrb	r3, [r0, #0]
 8001628:	2b06      	cmp	r3, #6
 800162a:	d12c      	bne.n	8001686 <voltage_decode+0x62>
{return 0U;}


if( (((cmd)->string)[0U]) != 'v' )
 800162c:	7843      	ldrb	r3, [r0, #1]
 800162e:	2b76      	cmp	r3, #118	; 0x76
 8001630:	d129      	bne.n	8001686 <voltage_decode+0x62>
{return 0U;}
if( (((cmd)->string)[1U]) != 's' )
 8001632:	7883      	ldrb	r3, [r0, #2]
 8001634:	2b73      	cmp	r3, #115	; 0x73
 8001636:	d126      	bne.n	8001686 <voltage_decode+0x62>
{return 0U;}

if( ((((cmd)->string)[2U]) > 47U) && ((((cmd)->string)[2U]) < 58U ) )
 8001638:	78c3      	ldrb	r3, [r0, #3]
 800163a:	3b30      	subs	r3, #48	; 0x30
 800163c:	b2da      	uxtb	r2, r3
 800163e:	2a09      	cmp	r2, #9
 8001640:	d821      	bhi.n	8001686 <voltage_decode+0x62>
{thousands = (((cmd)->string)[2U]) - 48U; }
else
{return 0U;}

if( ((((cmd)->string)[3U]) > 47U) && ((((cmd)->string)[3U]) < 58U ) )
 8001642:	7904      	ldrb	r4, [r0, #4]
 8001644:	3c30      	subs	r4, #48	; 0x30
 8001646:	b2e2      	uxtb	r2, r4
 8001648:	2a09      	cmp	r2, #9
 800164a:	d81c      	bhi.n	8001686 <voltage_decode+0x62>
{hundreds = (((cmd)->string)[3U]) - 48U;}
else
{return 0U;}

if( ((((cmd)->string)[4U]) > 47U) && ((((cmd)->string)[4U]) < 58U ) )
 800164c:	7942      	ldrb	r2, [r0, #5]
 800164e:	3a30      	subs	r2, #48	; 0x30
 8001650:	b2d2      	uxtb	r2, r2
 8001652:	2a09      	cmp	r2, #9
 8001654:	d817      	bhi.n	8001686 <voltage_decode+0x62>
{tens = (((cmd)->string)[4U]) - 48U;}
else
{return 0U;}

if( ((((cmd)->string)[5U]) > 47U) && ((((cmd)->string)[5U]) < 58U ) )
 8001656:	7981      	ldrb	r1, [r0, #6]
 8001658:	3930      	subs	r1, #48	; 0x30
 800165a:	b2c9      	uxtb	r1, r1
 800165c:	2909      	cmp	r1, #9
 800165e:	d812      	bhi.n	8001686 <voltage_decode+0x62>
else
{return 0U;}



new_voltage = (thousands*1000)+(hundreds * 100) + (tens*10) + ones;
 8001660:	2064      	movs	r0, #100	; 0x64
 8001662:	4344      	muls	r4, r0
 8001664:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001668:	fb00 4303 	mla	r3, r0, r3, r4
 800166c:	440b      	add	r3, r1
 800166e:	210a      	movs	r1, #10
 8001670:	fb11 3302 	smlabb	r3, r1, r2, r3

if(new_voltage > DEFAULT_MAX_VOLTAGE)
 8001674:	f640 4199 	movw	r1, #3225	; 0xc99
 8001678:	4a04      	ldr	r2, [pc, #16]	; (800168c <voltage_decode+0x68>)
 800167a:	428b      	cmp	r3, r1
{v_ovp = DEFAULT_MAX_VOLTAGE;}
 800167c:	bf8c      	ite	hi
 800167e:	8011      	strhhi	r1, [r2, #0]
else
{v_ovp = new_voltage;}
 8001680:	8013      	strhls	r3, [r2, #0]


return 1U;
 8001682:	2001      	movs	r0, #1
 8001684:	bd10      	pop	{r4, pc}
{return 0U;}
 8001686:	2000      	movs	r0, #0

}
 8001688:	bd10      	pop	{r4, pc}
 800168a:	bf00      	nop
 800168c:	20000d48 	.word	0x20000d48

08001690 <flagclear>:

void flagclear(void)
{
system_flags &= ~(ADC_CONV_FLAG);
 8001690:	4a03      	ldr	r2, [pc, #12]	; (80016a0 <flagclear+0x10>)
uart1_transmit(&money);
 8001692:	4804      	ldr	r0, [pc, #16]	; (80016a4 <flagclear+0x14>)
system_flags &= ~(ADC_CONV_FLAG);
 8001694:	6813      	ldr	r3, [r2, #0]
 8001696:	f023 0304 	bic.w	r3, r3, #4
 800169a:	6013      	str	r3, [r2, #0]
uart1_transmit(&money);
 800169c:	f000 bd60 	b.w	8002160 <uart1_transmit>
 80016a0:	20000d40 	.word	0x20000d40
 80016a4:	20000252 	.word	0x20000252

080016a8 <tempreport>:
}


void tempreport(void)
{
 80016a8:	b538      	push	{r3, r4, r5, lr}
	int32_t temp;
	uart1_transmit(&capE);
 80016aa:	4810      	ldr	r0, [pc, #64]	; (80016ec <tempreport+0x44>)
	temp = (&ex_temp)->avg;
	convert_to_ascii(temp);
	uart1_transmit(&num_hold);
 80016ac:	4d10      	ldr	r5, [pc, #64]	; (80016f0 <tempreport+0x48>)
	uart1_transmit(&cli_return);
 80016ae:	4c11      	ldr	r4, [pc, #68]	; (80016f4 <tempreport+0x4c>)
	uart1_transmit(&capE);
 80016b0:	f000 fd56 	bl	8002160 <uart1_transmit>
	temp = (&ex_temp)->avg;
 80016b4:	4b10      	ldr	r3, [pc, #64]	; (80016f8 <tempreport+0x50>)
	convert_to_ascii(temp);
 80016b6:	f8d3 0320 	ldr.w	r0, [r3, #800]	; 0x320
 80016ba:	f7ff fdd7 	bl	800126c <convert_to_ascii>
	uart1_transmit(&num_hold);
 80016be:	4628      	mov	r0, r5
 80016c0:	f000 fd4e 	bl	8002160 <uart1_transmit>
	uart1_transmit(&cli_return);
 80016c4:	4620      	mov	r0, r4
 80016c6:	f000 fd4b 	bl	8002160 <uart1_transmit>

	uart1_transmit(&capI);
 80016ca:	480c      	ldr	r0, [pc, #48]	; (80016fc <tempreport+0x54>)
 80016cc:	f000 fd48 	bl	8002160 <uart1_transmit>
	temp = (&in_temp)->avg;
 80016d0:	4b0b      	ldr	r3, [pc, #44]	; (8001700 <tempreport+0x58>)
	convert_to_ascii(temp);
 80016d2:	f8d3 0320 	ldr.w	r0, [r3, #800]	; 0x320
 80016d6:	f7ff fdc9 	bl	800126c <convert_to_ascii>
	uart1_transmit(&num_hold);
 80016da:	4628      	mov	r0, r5
 80016dc:	f000 fd40 	bl	8002160 <uart1_transmit>
	uart1_transmit(&cli_return);
 80016e0:	4620      	mov	r0, r4

}
 80016e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	uart1_transmit(&cli_return);
 80016e6:	f000 bd3b 	b.w	8002160 <uart1_transmit>
 80016ea:	bf00      	nop
 80016ec:	20000084 	.word	0x20000084
 80016f0:	200013dc 	.word	0x200013dc
 80016f4:	200000e7 	.word	0x200000e7
 80016f8:	20000d4c 	.word	0x20000d4c
 80016fc:	200000a5 	.word	0x200000a5
 8001700:	200006dc 	.word	0x200006dc

08001704 <tim1report>:

void tim1report(void)
{
 8001704:	b570      	push	{r4, r5, r6, lr}
	uint32_t temp;

	temp = ((TIM1)->ARR);
 8001706:	4e26      	ldr	r6, [pc, #152]	; (80017a0 <tim1report+0x9c>)
	convert_to_ascii(temp);
	uart1_transmit(&num_hold);
 8001708:	4d26      	ldr	r5, [pc, #152]	; (80017a4 <tim1report+0xa0>)
	uart1_transmit(&cli_return);
 800170a:	4c27      	ldr	r4, [pc, #156]	; (80017a8 <tim1report+0xa4>)
	temp = ((TIM1)->ARR);
 800170c:	6af0      	ldr	r0, [r6, #44]	; 0x2c
	convert_to_ascii(temp);
 800170e:	f7ff fdad 	bl	800126c <convert_to_ascii>
	uart1_transmit(&num_hold);
 8001712:	4628      	mov	r0, r5
 8001714:	f000 fd24 	bl	8002160 <uart1_transmit>
	uart1_transmit(&cli_return);
 8001718:	4620      	mov	r0, r4
 800171a:	f000 fd21 	bl	8002160 <uart1_transmit>


	temp = ((TIM1)->CCR1);
 800171e:	6b70      	ldr	r0, [r6, #52]	; 0x34
	convert_to_ascii(temp);
 8001720:	f7ff fda4 	bl	800126c <convert_to_ascii>
	uart1_transmit(&num_hold);
 8001724:	4628      	mov	r0, r5
 8001726:	f000 fd1b 	bl	8002160 <uart1_transmit>
	uart1_transmit(&cli_return);
 800172a:	4620      	mov	r0, r4
 800172c:	f000 fd18 	bl	8002160 <uart1_transmit>

	temp = ((TIM1)->CCR2);
 8001730:	6bb0      	ldr	r0, [r6, #56]	; 0x38
	convert_to_ascii(temp);
 8001732:	f7ff fd9b 	bl	800126c <convert_to_ascii>
	uart1_transmit(&num_hold);
 8001736:	4628      	mov	r0, r5
 8001738:	f000 fd12 	bl	8002160 <uart1_transmit>
	uart1_transmit(&cli_return);
 800173c:	4620      	mov	r0, r4
 800173e:	f000 fd0f 	bl	8002160 <uart1_transmit>

	temp = ((TIM1)->CCMR1);
 8001742:	69b0      	ldr	r0, [r6, #24]
	convert_to_ascii(temp);
 8001744:	f7ff fd92 	bl	800126c <convert_to_ascii>
	uart1_transmit(&num_hold);
 8001748:	4628      	mov	r0, r5
 800174a:	f000 fd09 	bl	8002160 <uart1_transmit>
	uart1_transmit(&cli_return);
 800174e:	4620      	mov	r0, r4
 8001750:	f000 fd06 	bl	8002160 <uart1_transmit>

	temp = ((TIM1)->CCMR2);
 8001754:	69f0      	ldr	r0, [r6, #28]
	convert_to_ascii(temp);
 8001756:	f7ff fd89 	bl	800126c <convert_to_ascii>
	uart1_transmit(&num_hold);
 800175a:	4628      	mov	r0, r5
 800175c:	f000 fd00 	bl	8002160 <uart1_transmit>
	uart1_transmit(&cli_return);
 8001760:	4620      	mov	r0, r4
 8001762:	f000 fcfd 	bl	8002160 <uart1_transmit>

	temp = ((TIM1)->CCER);
 8001766:	6a30      	ldr	r0, [r6, #32]
	convert_to_ascii(temp);
 8001768:	f7ff fd80 	bl	800126c <convert_to_ascii>
	uart1_transmit(&num_hold);
 800176c:	4628      	mov	r0, r5
 800176e:	f000 fcf7 	bl	8002160 <uart1_transmit>
	uart1_transmit(&cli_return);
 8001772:	4620      	mov	r0, r4
 8001774:	f000 fcf4 	bl	8002160 <uart1_transmit>

	temp = ((TIM1)->CR1);
 8001778:	6830      	ldr	r0, [r6, #0]
	convert_to_ascii(temp);
 800177a:	f7ff fd77 	bl	800126c <convert_to_ascii>
	uart1_transmit(&num_hold);
 800177e:	4628      	mov	r0, r5
 8001780:	f000 fcee 	bl	8002160 <uart1_transmit>
	uart1_transmit(&cli_return);
 8001784:	4620      	mov	r0, r4
 8001786:	f000 fceb 	bl	8002160 <uart1_transmit>

	temp = ((TIM1)->CNT);
 800178a:	6a70      	ldr	r0, [r6, #36]	; 0x24
	convert_to_ascii(temp);
 800178c:	f7ff fd6e 	bl	800126c <convert_to_ascii>
	uart1_transmit(&num_hold);
 8001790:	4628      	mov	r0, r5
 8001792:	f000 fce5 	bl	8002160 <uart1_transmit>
	uart1_transmit(&cli_return);
 8001796:	4620      	mov	r0, r4

}
 8001798:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	uart1_transmit(&cli_return);
 800179c:	f000 bce0 	b.w	8002160 <uart1_transmit>
 80017a0:	40012c00 	.word	0x40012c00
 80017a4:	200013dc 	.word	0x200013dc
 80017a8:	200000e7 	.word	0x200000e7

080017ac <voltreport>:

void voltreport(void)
{
 80017ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t temp;


	uart1_transmit(&capC);
 80017ae:	4f1f      	ldr	r7, [pc, #124]	; (800182c <voltreport+0x80>)
	temp = (cs_channel.avg- cs_offset);
 80017b0:	4e1f      	ldr	r6, [pc, #124]	; (8001830 <voltreport+0x84>)
	convert_to_ascii(temp);
	uart1_transmit(&num_hold);
 80017b2:	4d20      	ldr	r5, [pc, #128]	; (8001834 <voltreport+0x88>)
	uart1_transmit(&cli_return);
 80017b4:	4c20      	ldr	r4, [pc, #128]	; (8001838 <voltreport+0x8c>)
	uart1_transmit(&capC);
 80017b6:	4638      	mov	r0, r7
 80017b8:	f000 fcd2 	bl	8002160 <uart1_transmit>
	temp = (cs_channel.avg- cs_offset);
 80017bc:	4b1f      	ldr	r3, [pc, #124]	; (800183c <voltreport+0x90>)
 80017be:	f8d6 0320 	ldr.w	r0, [r6, #800]	; 0x320
 80017c2:	881b      	ldrh	r3, [r3, #0]
	convert_to_ascii(temp);
 80017c4:	1ac0      	subs	r0, r0, r3
 80017c6:	f7ff fd51 	bl	800126c <convert_to_ascii>
	uart1_transmit(&num_hold);
 80017ca:	4628      	mov	r0, r5
 80017cc:	f000 fcc8 	bl	8002160 <uart1_transmit>
	uart1_transmit(&cli_return);
 80017d0:	4620      	mov	r0, r4
 80017d2:	f000 fcc5 	bl	8002160 <uart1_transmit>


	uart1_transmit(&capC);
 80017d6:	4638      	mov	r0, r7
 80017d8:	f000 fcc2 	bl	8002160 <uart1_transmit>
	temp = (cs_channel.avg);
	convert_to_ascii(temp);
 80017dc:	f8d6 0320 	ldr.w	r0, [r6, #800]	; 0x320
 80017e0:	f7ff fd44 	bl	800126c <convert_to_ascii>
	uart1_transmit(&num_hold);
 80017e4:	4628      	mov	r0, r5
 80017e6:	f000 fcbb 	bl	8002160 <uart1_transmit>
	uart1_transmit(&cli_return);
 80017ea:	4620      	mov	r0, r4
 80017ec:	f000 fcb8 	bl	8002160 <uart1_transmit>



	uart1_transmit(&capO);
 80017f0:	4813      	ldr	r0, [pc, #76]	; (8001840 <voltreport+0x94>)
 80017f2:	f000 fcb5 	bl	8002160 <uart1_transmit>
	temp = ov_channel.avg;
 80017f6:	4b13      	ldr	r3, [pc, #76]	; (8001844 <voltreport+0x98>)
	convert_to_ascii(temp);
 80017f8:	f8d3 0320 	ldr.w	r0, [r3, #800]	; 0x320
 80017fc:	f7ff fd36 	bl	800126c <convert_to_ascii>
	uart1_transmit(&num_hold);
 8001800:	4628      	mov	r0, r5
 8001802:	f000 fcad 	bl	8002160 <uart1_transmit>
	uart1_transmit(&cli_return);
 8001806:	4620      	mov	r0, r4
 8001808:	f000 fcaa 	bl	8002160 <uart1_transmit>

	uart1_transmit(&capI);
 800180c:	480e      	ldr	r0, [pc, #56]	; (8001848 <voltreport+0x9c>)
 800180e:	f000 fca7 	bl	8002160 <uart1_transmit>
	temp = iv_channel.avg;
 8001812:	4b0e      	ldr	r3, [pc, #56]	; (800184c <voltreport+0xa0>)
	convert_to_ascii(temp);
 8001814:	f8d3 0320 	ldr.w	r0, [r3, #800]	; 0x320
 8001818:	f7ff fd28 	bl	800126c <convert_to_ascii>
	uart1_transmit(&num_hold);
 800181c:	4628      	mov	r0, r5
 800181e:	f000 fc9f 	bl	8002160 <uart1_transmit>
	uart1_transmit(&cli_return);
 8001822:	4620      	mov	r0, r4
}
 8001824:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	uart1_transmit(&cli_return);
 8001828:	f000 bc9a 	b.w	8002160 <uart1_transmit>
 800182c:	20000063 	.word	0x20000063
 8001830:	20000a08 	.word	0x20000a08
 8001834:	200013dc 	.word	0x200013dc
 8001838:	200000e7 	.word	0x200000e7
 800183c:	200013c8 	.word	0x200013c8
 8001840:	200000c6 	.word	0x200000c6
 8001844:	200003b4 	.word	0x200003b4
 8001848:	200000a5 	.word	0x200000a5
 800184c:	20001084 	.word	0x20001084

08001850 <timereport>:

void timereport(void)
{
 8001850:	b570      	push	{r4, r5, r6, lr}
	uint32_t temp;

	temp = (((system_time)->time_nums)[ticks]);
 8001852:	4e1b      	ldr	r6, [pc, #108]	; (80018c0 <timereport+0x70>)
	convert_to_ascii(temp);
	uart1_transmit(&num_hold);
 8001854:	4d1b      	ldr	r5, [pc, #108]	; (80018c4 <timereport+0x74>)
	temp = (((system_time)->time_nums)[ticks]);
 8001856:	6833      	ldr	r3, [r6, #0]
	uart1_transmit(&cli_return);
 8001858:	4c1b      	ldr	r4, [pc, #108]	; (80018c8 <timereport+0x78>)
	convert_to_ascii(temp);
 800185a:	6818      	ldr	r0, [r3, #0]
 800185c:	f7ff fd06 	bl	800126c <convert_to_ascii>
	uart1_transmit(&num_hold);
 8001860:	4628      	mov	r0, r5
 8001862:	f000 fc7d 	bl	8002160 <uart1_transmit>
	uart1_transmit(&cli_return);
 8001866:	4620      	mov	r0, r4
 8001868:	f000 fc7a 	bl	8002160 <uart1_transmit>

	temp = (((system_time)->time_nums)[millis]);
 800186c:	6833      	ldr	r3, [r6, #0]
	convert_to_ascii(temp);
 800186e:	6858      	ldr	r0, [r3, #4]
 8001870:	f7ff fcfc 	bl	800126c <convert_to_ascii>
	uart1_transmit(&num_hold);
 8001874:	4628      	mov	r0, r5
 8001876:	f000 fc73 	bl	8002160 <uart1_transmit>
	uart1_transmit(&cli_return);
 800187a:	4620      	mov	r0, r4
 800187c:	f000 fc70 	bl	8002160 <uart1_transmit>

	temp = (((system_time)->time_nums)[seconds]);
 8001880:	6833      	ldr	r3, [r6, #0]
	convert_to_ascii(temp);
 8001882:	6898      	ldr	r0, [r3, #8]
 8001884:	f7ff fcf2 	bl	800126c <convert_to_ascii>
	uart1_transmit(&num_hold);
 8001888:	4628      	mov	r0, r5
 800188a:	f000 fc69 	bl	8002160 <uart1_transmit>
	uart1_transmit(&cli_return);
 800188e:	4620      	mov	r0, r4
 8001890:	f000 fc66 	bl	8002160 <uart1_transmit>

	temp = (((system_time)->time_nums)[minutes]);
 8001894:	6833      	ldr	r3, [r6, #0]
	convert_to_ascii(temp);
 8001896:	68d8      	ldr	r0, [r3, #12]
 8001898:	f7ff fce8 	bl	800126c <convert_to_ascii>
	uart1_transmit(&num_hold);
 800189c:	4628      	mov	r0, r5
 800189e:	f000 fc5f 	bl	8002160 <uart1_transmit>
	uart1_transmit(&cli_return);
 80018a2:	4620      	mov	r0, r4
 80018a4:	f000 fc5c 	bl	8002160 <uart1_transmit>

	temp = (((system_time)->time_nums)[hours]);
 80018a8:	6833      	ldr	r3, [r6, #0]
	convert_to_ascii(temp);
 80018aa:	6918      	ldr	r0, [r3, #16]
 80018ac:	f7ff fcde 	bl	800126c <convert_to_ascii>
	uart1_transmit(&num_hold);
 80018b0:	4628      	mov	r0, r5
 80018b2:	f000 fc55 	bl	8002160 <uart1_transmit>
	uart1_transmit(&cli_return);
 80018b6:	4620      	mov	r0, r4
}
 80018b8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	uart1_transmit(&cli_return);
 80018bc:	f000 bc50 	b.w	8002160 <uart1_transmit>
 80018c0:	200013b4 	.word	0x200013b4
 80018c4:	200013dc 	.word	0x200013dc
 80018c8:	200000e7 	.word	0x200000e7

080018cc <bankreport>:


void bankreport(void)
{
 80018cc:	b538      	push	{r3, r4, r5, lr}
	uint32_t temp;
	uart1_transmit(&capC);
 80018ce:	4815      	ldr	r0, [pc, #84]	; (8001924 <bankreport+0x58>)
	temp = cs_sample_count;
	convert_to_ascii(temp);
	uart1_transmit(&num_hold);
 80018d0:	4d15      	ldr	r5, [pc, #84]	; (8001928 <bankreport+0x5c>)
	uart1_transmit(&cli_return);
 80018d2:	4c16      	ldr	r4, [pc, #88]	; (800192c <bankreport+0x60>)
	uart1_transmit(&capC);
 80018d4:	f000 fc44 	bl	8002160 <uart1_transmit>
	temp = cs_sample_count;
 80018d8:	4b15      	ldr	r3, [pc, #84]	; (8001930 <bankreport+0x64>)
	convert_to_ascii(temp);
 80018da:	6818      	ldr	r0, [r3, #0]
 80018dc:	f7ff fcc6 	bl	800126c <convert_to_ascii>
	uart1_transmit(&num_hold);
 80018e0:	4628      	mov	r0, r5
 80018e2:	f000 fc3d 	bl	8002160 <uart1_transmit>
	uart1_transmit(&cli_return);
 80018e6:	4620      	mov	r0, r4
 80018e8:	f000 fc3a 	bl	8002160 <uart1_transmit>

	uart1_transmit(&capO);
 80018ec:	4811      	ldr	r0, [pc, #68]	; (8001934 <bankreport+0x68>)
 80018ee:	f000 fc37 	bl	8002160 <uart1_transmit>
	temp = ov_sample_count;
 80018f2:	4b11      	ldr	r3, [pc, #68]	; (8001938 <bankreport+0x6c>)
	convert_to_ascii(temp);
 80018f4:	6818      	ldr	r0, [r3, #0]
 80018f6:	f7ff fcb9 	bl	800126c <convert_to_ascii>
	uart1_transmit(&num_hold);
 80018fa:	4628      	mov	r0, r5
 80018fc:	f000 fc30 	bl	8002160 <uart1_transmit>
	uart1_transmit(&cli_return);
 8001900:	4620      	mov	r0, r4
 8001902:	f000 fc2d 	bl	8002160 <uart1_transmit>

	uart1_transmit(&capI);
 8001906:	480d      	ldr	r0, [pc, #52]	; (800193c <bankreport+0x70>)
 8001908:	f000 fc2a 	bl	8002160 <uart1_transmit>
	temp = iv_sample_count;
 800190c:	4b0c      	ldr	r3, [pc, #48]	; (8001940 <bankreport+0x74>)
	convert_to_ascii(temp);
 800190e:	6818      	ldr	r0, [r3, #0]
 8001910:	f7ff fcac 	bl	800126c <convert_to_ascii>
	uart1_transmit(&num_hold);
 8001914:	4628      	mov	r0, r5
 8001916:	f000 fc23 	bl	8002160 <uart1_transmit>
	uart1_transmit(&cli_return);
 800191a:	4620      	mov	r0, r4

}
 800191c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	uart1_transmit(&cli_return);
 8001920:	f000 bc1e 	b.w	8002160 <uart1_transmit>
 8001924:	20000063 	.word	0x20000063
 8001928:	200013dc 	.word	0x200013dc
 800192c:	200000e7 	.word	0x200000e7
 8001930:	20001400 	.word	0x20001400
 8001934:	200000c6 	.word	0x200000c6
 8001938:	200013c0 	.word	0x200013c0
 800193c:	200000a5 	.word	0x200000a5
 8001940:	20000d38 	.word	0x20000d38

08001944 <flagreport>:


void flagreport(void)
{
 8001944:	b538      	push	{r3, r4, r5, lr}
	uint32_t temp;
	temp = system_flags;
 8001946:	4b0c      	ldr	r3, [pc, #48]	; (8001978 <flagreport+0x34>)
	convert_to_ascii(temp);
	uart1_transmit(&num_hold);
 8001948:	4d0c      	ldr	r5, [pc, #48]	; (800197c <flagreport+0x38>)
	convert_to_ascii(temp);
 800194a:	6818      	ldr	r0, [r3, #0]
	uart1_transmit(&cli_return);
 800194c:	4c0c      	ldr	r4, [pc, #48]	; (8001980 <flagreport+0x3c>)
	convert_to_ascii(temp);
 800194e:	f7ff fc8d 	bl	800126c <convert_to_ascii>
	uart1_transmit(&num_hold);
 8001952:	4628      	mov	r0, r5
 8001954:	f000 fc04 	bl	8002160 <uart1_transmit>
	uart1_transmit(&cli_return);
 8001958:	4620      	mov	r0, r4
 800195a:	f000 fc01 	bl	8002160 <uart1_transmit>

	temp = adc_conversion_channel;
 800195e:	4b09      	ldr	r3, [pc, #36]	; (8001984 <flagreport+0x40>)
	convert_to_ascii(temp);
 8001960:	6818      	ldr	r0, [r3, #0]
 8001962:	f7ff fc83 	bl	800126c <convert_to_ascii>
	uart1_transmit(&num_hold);
 8001966:	4628      	mov	r0, r5
 8001968:	f000 fbfa 	bl	8002160 <uart1_transmit>
	uart1_transmit(&cli_return);
 800196c:	4620      	mov	r0, r4


}
 800196e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	uart1_transmit(&cli_return);
 8001972:	f000 bbf5 	b.w	8002160 <uart1_transmit>
 8001976:	bf00      	nop
 8001978:	20000d40 	.word	0x20000d40
 800197c:	200013dc 	.word	0x200013dc
 8001980:	200000e7 	.word	0x200000e7
 8001984:	20000d34 	.word	0x20000d34

08001988 <convreport>:

void convreport(void)
{
 8001988:	b538      	push	{r3, r4, r5, lr}
	uint32_t temp;
	temp = conversion_count;
 800198a:	4b11      	ldr	r3, [pc, #68]	; (80019d0 <convreport+0x48>)
	convert_to_ascii(temp);
	uart1_transmit(&num_hold);
 800198c:	4d11      	ldr	r5, [pc, #68]	; (80019d4 <convreport+0x4c>)
	convert_to_ascii(temp);
 800198e:	6818      	ldr	r0, [r3, #0]
	uart1_transmit(&cli_return);
 8001990:	4c11      	ldr	r4, [pc, #68]	; (80019d8 <convreport+0x50>)
	convert_to_ascii(temp);
 8001992:	f7ff fc6b 	bl	800126c <convert_to_ascii>
	uart1_transmit(&num_hold);
 8001996:	4628      	mov	r0, r5
 8001998:	f000 fbe2 	bl	8002160 <uart1_transmit>
	uart1_transmit(&cli_return);
 800199c:	4620      	mov	r0, r4
 800199e:	f000 fbdf 	bl	8002160 <uart1_transmit>

	temp = avg_count;
 80019a2:	4b0e      	ldr	r3, [pc, #56]	; (80019dc <convreport+0x54>)
	convert_to_ascii(temp);
 80019a4:	6818      	ldr	r0, [r3, #0]
 80019a6:	f7ff fc61 	bl	800126c <convert_to_ascii>
	uart1_transmit(&num_hold);
 80019aa:	4628      	mov	r0, r5
 80019ac:	f000 fbd8 	bl	8002160 <uart1_transmit>
	uart1_transmit(&cli_return);
 80019b0:	4620      	mov	r0, r4
 80019b2:	f000 fbd5 	bl	8002160 <uart1_transmit>

	temp = ((ADC1)->SQR1);
 80019b6:	4b0a      	ldr	r3, [pc, #40]	; (80019e0 <convreport+0x58>)
 80019b8:	6b18      	ldr	r0, [r3, #48]	; 0x30
	convert_to_ascii(temp);
 80019ba:	f7ff fc57 	bl	800126c <convert_to_ascii>
	uart1_transmit(&num_hold);
 80019be:	4628      	mov	r0, r5
 80019c0:	f000 fbce 	bl	8002160 <uart1_transmit>
	uart1_transmit(&cli_return);
 80019c4:	4620      	mov	r0, r4



}
 80019c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	uart1_transmit(&cli_return);
 80019ca:	f000 bbc9 	b.w	8002160 <uart1_transmit>
 80019ce:	bf00      	nop
 80019d0:	200013b8 	.word	0x200013b8
 80019d4:	200013dc 	.word	0x200013dc
 80019d8:	200000e7 	.word	0x200000e7
 80019dc:	200013d8 	.word	0x200013d8
 80019e0:	50040000 	.word	0x50040000

080019e4 <tbankreport>:

void tbankreport(void)
{
 80019e4:	b538      	push	{r3, r4, r5, lr}

	uint32_t temp;

	uart1_transmit(&capE);
 80019e6:	480f      	ldr	r0, [pc, #60]	; (8001a24 <tbankreport+0x40>)
	temp = ex_sample_count;
	convert_to_ascii(temp);
	uart1_transmit(&num_hold);
 80019e8:	4d0f      	ldr	r5, [pc, #60]	; (8001a28 <tbankreport+0x44>)
	uart1_transmit(&cli_return);
 80019ea:	4c10      	ldr	r4, [pc, #64]	; (8001a2c <tbankreport+0x48>)
	uart1_transmit(&capE);
 80019ec:	f000 fbb8 	bl	8002160 <uart1_transmit>
	temp = ex_sample_count;
 80019f0:	4b0f      	ldr	r3, [pc, #60]	; (8001a30 <tbankreport+0x4c>)
	convert_to_ascii(temp);
 80019f2:	6818      	ldr	r0, [r3, #0]
 80019f4:	f7ff fc3a 	bl	800126c <convert_to_ascii>
	uart1_transmit(&num_hold);
 80019f8:	4628      	mov	r0, r5
 80019fa:	f000 fbb1 	bl	8002160 <uart1_transmit>
	uart1_transmit(&cli_return);
 80019fe:	4620      	mov	r0, r4
 8001a00:	f000 fbae 	bl	8002160 <uart1_transmit>

	uart1_transmit(&capI);
 8001a04:	480b      	ldr	r0, [pc, #44]	; (8001a34 <tbankreport+0x50>)
 8001a06:	f000 fbab 	bl	8002160 <uart1_transmit>
	temp = in_sample_count;
 8001a0a:	4b0b      	ldr	r3, [pc, #44]	; (8001a38 <tbankreport+0x54>)
	convert_to_ascii(temp);
 8001a0c:	6818      	ldr	r0, [r3, #0]
 8001a0e:	f7ff fc2d 	bl	800126c <convert_to_ascii>
	uart1_transmit(&num_hold);
 8001a12:	4628      	mov	r0, r5
 8001a14:	f000 fba4 	bl	8002160 <uart1_transmit>
	uart1_transmit(&cli_return);
 8001a18:	4620      	mov	r0, r4
}
 8001a1a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	uart1_transmit(&cli_return);
 8001a1e:	f000 bb9f 	b.w	8002160 <uart1_transmit>
 8001a22:	bf00      	nop
 8001a24:	20000084 	.word	0x20000084
 8001a28:	200013dc 	.word	0x200013dc
 8001a2c:	200000e7 	.word	0x200000e7
 8001a30:	2000107c 	.word	0x2000107c
 8001a34:	200000a5 	.word	0x200000a5
 8001a38:	20000d44 	.word	0x20000d44

08001a3c <dacreport>:


void dacreport(void)
{
 8001a3c:	b508      	push	{r3, lr}
	uint32_t temp;

	temp = ((DAC)->DOR2);
 8001a3e:	4b06      	ldr	r3, [pc, #24]	; (8001a58 <dacreport+0x1c>)
 8001a40:	6b18      	ldr	r0, [r3, #48]	; 0x30
	convert_to_ascii(temp);
 8001a42:	f7ff fc13 	bl	800126c <convert_to_ascii>
	uart1_transmit(&num_hold);
 8001a46:	4805      	ldr	r0, [pc, #20]	; (8001a5c <dacreport+0x20>)
 8001a48:	f000 fb8a 	bl	8002160 <uart1_transmit>
	uart1_transmit(&cli_return);
 8001a4c:	4804      	ldr	r0, [pc, #16]	; (8001a60 <dacreport+0x24>)


}
 8001a4e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	uart1_transmit(&cli_return);
 8001a52:	f000 bb85 	b.w	8002160 <uart1_transmit>
 8001a56:	bf00      	nop
 8001a58:	40007400 	.word	0x40007400
 8001a5c:	200013dc 	.word	0x200013dc
 8001a60:	200000e7 	.word	0x200000e7

08001a64 <system_ins_search>:
{
 8001a64:	b510      	push	{r4, lr}
 8001a66:	4604      	mov	r4, r0
uart1_transmit(&cli_return);
 8001a68:	4863      	ldr	r0, [pc, #396]	; (8001bf8 <system_ins_search+0x194>)
 8001a6a:	f000 fb79 	bl	8002160 <uart1_transmit>
if(string_compare(cmd,&timrpt))
 8001a6e:	4963      	ldr	r1, [pc, #396]	; (8001bfc <system_ins_search+0x198>)
 8001a70:	4620      	mov	r0, r4
 8001a72:	f7ff fc39 	bl	80012e8 <string_compare>
 8001a76:	b108      	cbz	r0, 8001a7c <system_ins_search+0x18>
{tim1report();}
 8001a78:	f7ff fe44 	bl	8001704 <tim1report>
if(string_compare(cmd,&voltrpt))
 8001a7c:	4960      	ldr	r1, [pc, #384]	; (8001c00 <system_ins_search+0x19c>)
 8001a7e:	4620      	mov	r0, r4
 8001a80:	f7ff fc32 	bl	80012e8 <string_compare>
 8001a84:	b108      	cbz	r0, 8001a8a <system_ins_search+0x26>
{voltreport();}
 8001a86:	f7ff fe91 	bl	80017ac <voltreport>
if(string_compare(cmd,&timerpt))
 8001a8a:	495e      	ldr	r1, [pc, #376]	; (8001c04 <system_ins_search+0x1a0>)
 8001a8c:	4620      	mov	r0, r4
 8001a8e:	f7ff fc2b 	bl	80012e8 <string_compare>
 8001a92:	b108      	cbz	r0, 8001a98 <system_ins_search+0x34>
{timereport();}
 8001a94:	f7ff fedc 	bl	8001850 <timereport>
if(string_compare(cmd,&bankrpt))
 8001a98:	495b      	ldr	r1, [pc, #364]	; (8001c08 <system_ins_search+0x1a4>)
 8001a9a:	4620      	mov	r0, r4
 8001a9c:	f7ff fc24 	bl	80012e8 <string_compare>
 8001aa0:	b108      	cbz	r0, 8001aa6 <system_ins_search+0x42>
{bankreport();}
 8001aa2:	f7ff ff13 	bl	80018cc <bankreport>
if(string_compare(cmd,&tbankrpt))
 8001aa6:	4959      	ldr	r1, [pc, #356]	; (8001c0c <system_ins_search+0x1a8>)
 8001aa8:	4620      	mov	r0, r4
 8001aaa:	f7ff fc1d 	bl	80012e8 <string_compare>
 8001aae:	b108      	cbz	r0, 8001ab4 <system_ins_search+0x50>
{tbankreport();}
 8001ab0:	f7ff ff98 	bl	80019e4 <tbankreport>
if(string_compare(cmd,&flagrpt))
 8001ab4:	4956      	ldr	r1, [pc, #344]	; (8001c10 <system_ins_search+0x1ac>)
 8001ab6:	4620      	mov	r0, r4
 8001ab8:	f7ff fc16 	bl	80012e8 <string_compare>
 8001abc:	b108      	cbz	r0, 8001ac2 <system_ins_search+0x5e>
{flagreport();}
 8001abe:	f7ff ff41 	bl	8001944 <flagreport>
if(string_compare(cmd,&flagclr))
 8001ac2:	4954      	ldr	r1, [pc, #336]	; (8001c14 <system_ins_search+0x1b0>)
 8001ac4:	4620      	mov	r0, r4
 8001ac6:	f7ff fc0f 	bl	80012e8 <string_compare>
 8001aca:	b108      	cbz	r0, 8001ad0 <system_ins_search+0x6c>
{flagclear();}
 8001acc:	f7ff fde0 	bl	8001690 <flagclear>
if(string_compare(cmd,&convrpt))
 8001ad0:	4951      	ldr	r1, [pc, #324]	; (8001c18 <system_ins_search+0x1b4>)
 8001ad2:	4620      	mov	r0, r4
 8001ad4:	f7ff fc08 	bl	80012e8 <string_compare>
 8001ad8:	b108      	cbz	r0, 8001ade <system_ins_search+0x7a>
{convreport();}
 8001ada:	f7ff ff55 	bl	8001988 <convreport>
if(string_compare(cmd,&temprpt))
 8001ade:	494f      	ldr	r1, [pc, #316]	; (8001c1c <system_ins_search+0x1b8>)
 8001ae0:	4620      	mov	r0, r4
 8001ae2:	f7ff fc01 	bl	80012e8 <string_compare>
 8001ae6:	b108      	cbz	r0, 8001aec <system_ins_search+0x88>
{tempreport();}
 8001ae8:	f7ff fdde 	bl	80016a8 <tempreport>
if(string_compare(cmd,&dcp))
 8001aec:	494c      	ldr	r1, [pc, #304]	; (8001c20 <system_ins_search+0x1bc>)
 8001aee:	4620      	mov	r0, r4
 8001af0:	f7ff fbfa 	bl	80012e8 <string_compare>
 8001af4:	b120      	cbz	r0, 8001b00 <system_ins_search+0x9c>
{duty_cycle_increment();uart1_transmit(&money);}
 8001af6:	f000 fa25 	bl	8001f44 <duty_cycle_increment>
 8001afa:	484a      	ldr	r0, [pc, #296]	; (8001c24 <system_ins_search+0x1c0>)
 8001afc:	f000 fb30 	bl	8002160 <uart1_transmit>
if(string_compare(cmd,&buck))
 8001b00:	4949      	ldr	r1, [pc, #292]	; (8001c28 <system_ins_search+0x1c4>)
 8001b02:	4620      	mov	r0, r4
 8001b04:	f7ff fbf0 	bl	80012e8 <string_compare>
 8001b08:	b120      	cbz	r0, 8001b14 <system_ins_search+0xb0>
{buck_mode();uart1_transmit(&money);}
 8001b0a:	f000 f8db 	bl	8001cc4 <buck_mode>
 8001b0e:	4845      	ldr	r0, [pc, #276]	; (8001c24 <system_ins_search+0x1c0>)
 8001b10:	f000 fb26 	bl	8002160 <uart1_transmit>
if(string_compare(cmd,&boost))
 8001b14:	4945      	ldr	r1, [pc, #276]	; (8001c2c <system_ins_search+0x1c8>)
 8001b16:	4620      	mov	r0, r4
 8001b18:	f7ff fbe6 	bl	80012e8 <string_compare>
 8001b1c:	b120      	cbz	r0, 8001b28 <system_ins_search+0xc4>
{boost_mode();uart1_transmit(&money);}
 8001b1e:	f000 f90f 	bl	8001d40 <boost_mode>
 8001b22:	4840      	ldr	r0, [pc, #256]	; (8001c24 <system_ins_search+0x1c0>)
 8001b24:	f000 fb1c 	bl	8002160 <uart1_transmit>
if(string_compare(cmd,&lock))
 8001b28:	4941      	ldr	r1, [pc, #260]	; (8001c30 <system_ins_search+0x1cc>)
 8001b2a:	4620      	mov	r0, r4
 8001b2c:	f7ff fbdc 	bl	80012e8 <string_compare>
 8001b30:	b120      	cbz	r0, 8001b3c <system_ins_search+0xd8>
{lockout_mode();uart1_transmit(&money);}
 8001b32:	f000 f943 	bl	8001dbc <lockout_mode>
 8001b36:	483b      	ldr	r0, [pc, #236]	; (8001c24 <system_ins_search+0x1c0>)
 8001b38:	f000 fb12 	bl	8002160 <uart1_transmit>
if(string_compare(cmd,&pass))
 8001b3c:	493d      	ldr	r1, [pc, #244]	; (8001c34 <system_ins_search+0x1d0>)
 8001b3e:	4620      	mov	r0, r4
 8001b40:	f7ff fbd2 	bl	80012e8 <string_compare>
 8001b44:	b120      	cbz	r0, 8001b50 <system_ins_search+0xec>
{passthru_mode();uart1_transmit(&money);}
 8001b46:	f000 f9d9 	bl	8001efc <passthru_mode>
 8001b4a:	4836      	ldr	r0, [pc, #216]	; (8001c24 <system_ins_search+0x1c0>)
 8001b4c:	f000 fb08 	bl	8002160 <uart1_transmit>
if(dc_search(cmd))
 8001b50:	4620      	mov	r0, r4
 8001b52:	f7ff fd11 	bl	8001578 <dc_search>
 8001b56:	b110      	cbz	r0, 8001b5e <system_ins_search+0xfa>
{uart1_transmit(&money);}
 8001b58:	4832      	ldr	r0, [pc, #200]	; (8001c24 <system_ins_search+0x1c0>)
 8001b5a:	f000 fb01 	bl	8002160 <uart1_transmit>
if(current_decode(cmd))
 8001b5e:	4620      	mov	r0, r4
 8001b60:	f7ff fd2a 	bl	80015b8 <current_decode>
 8001b64:	b110      	cbz	r0, 8001b6c <system_ins_search+0x108>
{uart1_transmit(&money);}
 8001b66:	482f      	ldr	r0, [pc, #188]	; (8001c24 <system_ins_search+0x1c0>)
 8001b68:	f000 fafa 	bl	8002160 <uart1_transmit>
if(voltage_decode(cmd))
 8001b6c:	4620      	mov	r0, r4
 8001b6e:	f7ff fd59 	bl	8001624 <voltage_decode>
 8001b72:	b110      	cbz	r0, 8001b7a <system_ins_search+0x116>
{uart1_transmit(&money);}
 8001b74:	482b      	ldr	r0, [pc, #172]	; (8001c24 <system_ins_search+0x1c0>)
 8001b76:	f000 faf3 	bl	8002160 <uart1_transmit>
if(string_compare(cmd,&dacup))
 8001b7a:	492f      	ldr	r1, [pc, #188]	; (8001c38 <system_ins_search+0x1d4>)
 8001b7c:	4620      	mov	r0, r4
 8001b7e:	f7ff fbb3 	bl	80012e8 <string_compare>
 8001b82:	b128      	cbz	r0, 8001b90 <system_ins_search+0x12c>
{dac_up(200U);uart1_transmit(&money);}
 8001b84:	20c8      	movs	r0, #200	; 0xc8
 8001b86:	f7ff f8af 	bl	8000ce8 <dac_up>
 8001b8a:	4826      	ldr	r0, [pc, #152]	; (8001c24 <system_ins_search+0x1c0>)
 8001b8c:	f000 fae8 	bl	8002160 <uart1_transmit>
if(string_compare(cmd,&dacdn))
 8001b90:	492a      	ldr	r1, [pc, #168]	; (8001c3c <system_ins_search+0x1d8>)
 8001b92:	4620      	mov	r0, r4
 8001b94:	f7ff fba8 	bl	80012e8 <string_compare>
 8001b98:	b128      	cbz	r0, 8001ba6 <system_ins_search+0x142>
{dac_down(200U);uart1_transmit(&money);}
 8001b9a:	20c8      	movs	r0, #200	; 0xc8
 8001b9c:	f7ff f8b6 	bl	8000d0c <dac_down>
 8001ba0:	4820      	ldr	r0, [pc, #128]	; (8001c24 <system_ins_search+0x1c0>)
 8001ba2:	f000 fadd 	bl	8002160 <uart1_transmit>
if(string_compare(cmd,&dacrpt))
 8001ba6:	4926      	ldr	r1, [pc, #152]	; (8001c40 <system_ins_search+0x1dc>)
 8001ba8:	4620      	mov	r0, r4
 8001baa:	f7ff fb9d 	bl	80012e8 <string_compare>
 8001bae:	b108      	cbz	r0, 8001bb4 <system_ins_search+0x150>
{dacreport();}
 8001bb0:	f7ff ff44 	bl	8001a3c <dacreport>
if(string_compare(cmd,&drven))
 8001bb4:	4923      	ldr	r1, [pc, #140]	; (8001c44 <system_ins_search+0x1e0>)
 8001bb6:	4620      	mov	r0, r4
 8001bb8:	f7ff fb96 	bl	80012e8 <string_compare>
 8001bbc:	b138      	cbz	r0, 8001bce <system_ins_search+0x16a>
{system_flags |= PMIC_ENABLE_FLAG; uart1_transmit(&money);}
 8001bbe:	4a22      	ldr	r2, [pc, #136]	; (8001c48 <system_ins_search+0x1e4>)
 8001bc0:	4818      	ldr	r0, [pc, #96]	; (8001c24 <system_ins_search+0x1c0>)
 8001bc2:	6813      	ldr	r3, [r2, #0]
 8001bc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001bc8:	6013      	str	r3, [r2, #0]
 8001bca:	f000 fac9 	bl	8002160 <uart1_transmit>
if(string_compare(cmd,&drvdis))
 8001bce:	491f      	ldr	r1, [pc, #124]	; (8001c4c <system_ins_search+0x1e8>)
 8001bd0:	4620      	mov	r0, r4
 8001bd2:	f7ff fb89 	bl	80012e8 <string_compare>
 8001bd6:	b138      	cbz	r0, 8001be8 <system_ins_search+0x184>
{system_flags &= ~(PMIC_ENABLE_FLAG); uart1_transmit(&money);}
 8001bd8:	4a1b      	ldr	r2, [pc, #108]	; (8001c48 <system_ins_search+0x1e4>)
 8001bda:	4812      	ldr	r0, [pc, #72]	; (8001c24 <system_ins_search+0x1c0>)
 8001bdc:	6813      	ldr	r3, [r2, #0]
 8001bde:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001be2:	6013      	str	r3, [r2, #0]
 8001be4:	f000 fabc 	bl	8002160 <uart1_transmit>
uart1_transmit(&cli_return);
 8001be8:	4803      	ldr	r0, [pc, #12]	; (8001bf8 <system_ins_search+0x194>)
 8001bea:	f000 fab9 	bl	8002160 <uart1_transmit>
uart1_transmit(&prompt);
 8001bee:	4818      	ldr	r0, [pc, #96]	; (8001c50 <system_ins_search+0x1ec>)
}
 8001bf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
uart1_transmit(&prompt);
 8001bf4:	f000 bab4 	b.w	8002160 <uart1_transmit>
 8001bf8:	200000e7 	.word	0x200000e7
 8001bfc:	20000325 	.word	0x20000325
 8001c00:	20000346 	.word	0x20000346
 8001c04:	20000304 	.word	0x20000304
 8001c08:	20000000 	.word	0x20000000
 8001c0c:	200002c2 	.word	0x200002c2
 8001c10:	20000210 	.word	0x20000210
 8001c14:	200001ef 	.word	0x200001ef
 8001c18:	20000108 	.word	0x20000108
 8001c1c:	200002e3 	.word	0x200002e3
 8001c20:	2000018c 	.word	0x2000018c
 8001c24:	20000252 	.word	0x20000252
 8001c28:	20000042 	.word	0x20000042
 8001c2c:	20000021 	.word	0x20000021
 8001c30:	20000231 	.word	0x20000231
 8001c34:	20000280 	.word	0x20000280
 8001c38:	2000016b 	.word	0x2000016b
 8001c3c:	20000129 	.word	0x20000129
 8001c40:	2000014a 	.word	0x2000014a
 8001c44:	200001ce 	.word	0x200001ce
 8001c48:	20000d40 	.word	0x20000d40
 8001c4c:	200001ad 	.word	0x200001ad
 8001c50:	200002a1 	.word	0x200002a1

08001c54 <system_management>:
{
 8001c54:	b508      	push	{r3, lr}
flags = uart1_get_flags();
 8001c56:	f000 fae7 	bl	8002228 <uart1_get_flags>
 8001c5a:	4b06      	ldr	r3, [pc, #24]	; (8001c74 <system_management+0x20>)
 8001c5c:	7018      	strb	r0, [r3, #0]
if(flags & CMD_EXECUTE)
 8001c5e:	0743      	lsls	r3, r0, #29
 8001c60:	d507      	bpl.n	8001c72 <system_management+0x1e>
cmd = cmd_execute();
 8001c62:	f000 fad5 	bl	8002210 <cmd_execute>
 8001c66:	4b04      	ldr	r3, [pc, #16]	; (8001c78 <system_management+0x24>)
 8001c68:	6018      	str	r0, [r3, #0]
}
 8001c6a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
system_ins_search(cmd);
 8001c6e:	f7ff bef9 	b.w	8001a64 <system_ins_search>
 8001c72:	bd08      	pop	{r3, pc}
 8001c74:	200013cc 	.word	0x200013cc
 8001c78:	20001404 	.word	0x20001404

08001c7c <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c7c:	490f      	ldr	r1, [pc, #60]	; (8001cbc <SystemInit+0x40>)
 8001c7e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001c82:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001c8a:	4b0d      	ldr	r3, [pc, #52]	; (8001cc0 <SystemInit+0x44>)
 8001c8c:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001c8e:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 8001c90:	f042 0201 	orr.w	r2, r2, #1
 8001c94:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 8001c96:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001c98:	681a      	ldr	r2, [r3, #0]
 8001c9a:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 8001c9e:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 8001ca2:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001ca4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001ca8:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001cb0:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001cb2:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001cb4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001cb8:	608b      	str	r3, [r1, #8]
 8001cba:	4770      	bx	lr
 8001cbc:	e000ed00 	.word	0xe000ed00
 8001cc0:	40021000 	.word	0x40021000

08001cc4 <buck_mode>:
/*Start the Timer*/
((TIM1)->CR1) |= TIM1_ENABLE;
}

void buck_mode(void)
{
 8001cc4:	b510      	push	{r4, lr}
mode = BUCK_MODE;
 8001cc6:	4b19      	ldr	r3, [pc, #100]	; (8001d2c <buck_mode+0x68>)
 8001cc8:	4c19      	ldr	r4, [pc, #100]	; (8001d30 <buck_mode+0x6c>)
 8001cca:	2204      	movs	r2, #4
 8001ccc:	701a      	strb	r2, [r3, #0]
if(dc < 2U)
 8001cce:	4b19      	ldr	r3, [pc, #100]	; (8001d34 <buck_mode+0x70>)
 8001cd0:	781a      	ldrb	r2, [r3, #0]
 8001cd2:	2a01      	cmp	r2, #1
 8001cd4:	4a18      	ldr	r2, [pc, #96]	; (8001d38 <buck_mode+0x74>)
 8001cd6:	d804      	bhi.n	8001ce2 <buck_mode+0x1e>
{
dc = 2U;
 8001cd8:	2102      	movs	r1, #2
 8001cda:	7019      	strb	r1, [r3, #0]
dc_val = percent*dc;
 8001cdc:	6823      	ldr	r3, [r4, #0]
 8001cde:	005b      	lsls	r3, r3, #1
 8001ce0:	6013      	str	r3, [r2, #0]
}

        ((TIM1)->CCR4) &= 0;
 8001ce2:	4b16      	ldr	r3, [pc, #88]	; (8001d3c <buck_mode+0x78>)
 8001ce4:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001ce6:	2100      	movs	r1, #0
 8001ce8:	6419      	str	r1, [r3, #64]	; 0x40
        ((TIM1)->CCR4) |= dc_val;
 8001cea:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8001cec:	6812      	ldr	r2, [r2, #0]
 8001cee:	4310      	orrs	r0, r2
 8001cf0:	6418      	str	r0, [r3, #64]	; 0x40

        ((TIM1)->CCR3) &= 0;
 8001cf2:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8001cf4:	63d9      	str	r1, [r3, #60]	; 0x3c
        ((TIM1)->CCR3) |= (dc_val -  (percent));
 8001cf6:	6824      	ldr	r4, [r4, #0]
 8001cf8:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8001cfa:	1b12      	subs	r2, r2, r4
 8001cfc:	4302      	orrs	r2, r0
 8001cfe:	63da      	str	r2, [r3, #60]	; 0x3c

	    ((TIM1)->CCMR1) &= 0U;
 8001d00:	699a      	ldr	r2, [r3, #24]
 8001d02:	6199      	str	r1, [r3, #24]
		((TIM1)->CCMR1) |= ((LOW_MODE)<<(BOOST_HI_SHIFT));
 8001d04:	699a      	ldr	r2, [r3, #24]
 8001d06:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001d0a:	619a      	str	r2, [r3, #24]
		((TIM1)->CCMR1) |= ((LOW_MODE)<<(BOOST_LO_SHIFT));
 8001d0c:	699a      	ldr	r2, [r3, #24]
 8001d0e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001d12:	619a      	str	r2, [r3, #24]

		((TIM1)->CCMR2) &= 0U;
 8001d14:	69da      	ldr	r2, [r3, #28]
 8001d16:	61d9      	str	r1, [r3, #28]
		((TIM1)->CCMR2) |= ((PWM_MODE_1)<<(BUCK_HI_SHIFT));
 8001d18:	69da      	ldr	r2, [r3, #28]
 8001d1a:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 8001d1e:	61da      	str	r2, [r3, #28]
		((TIM1)->CCMR2) |= ((INV_LOW_MODE)<<(BUCK_LO_SHIFT));
 8001d20:	69da      	ldr	r2, [r3, #28]
 8001d22:	f042 0250 	orr.w	r2, r2, #80	; 0x50
 8001d26:	61da      	str	r2, [r3, #28]
 8001d28:	bd10      	pop	{r4, pc}
 8001d2a:	bf00      	nop
 8001d2c:	20001410 	.word	0x20001410
 8001d30:	2000140c 	.word	0x2000140c
 8001d34:	20001408 	.word	0x20001408
 8001d38:	20001418 	.word	0x20001418
 8001d3c:	40012c00 	.word	0x40012c00

08001d40 <boost_mode>:
}

void boost_mode(void)
{
 8001d40:	b530      	push	{r4, r5, lr}

mode = BOOST_MODE;
 8001d42:	4b19      	ldr	r3, [pc, #100]	; (8001da8 <boost_mode+0x68>)
 8001d44:	4819      	ldr	r0, [pc, #100]	; (8001dac <boost_mode+0x6c>)
 8001d46:	4c1a      	ldr	r4, [pc, #104]	; (8001db0 <boost_mode+0x70>)
 8001d48:	2203      	movs	r2, #3
 8001d4a:	701a      	strb	r2, [r3, #0]

if(dc < 2U)
 8001d4c:	4b19      	ldr	r3, [pc, #100]	; (8001db4 <boost_mode+0x74>)
 8001d4e:	781a      	ldrb	r2, [r3, #0]
 8001d50:	2a01      	cmp	r2, #1
 8001d52:	d804      	bhi.n	8001d5e <boost_mode+0x1e>
{
dc = 2U;
 8001d54:	2202      	movs	r2, #2
 8001d56:	701a      	strb	r2, [r3, #0]
dc_val = percent*dc;
 8001d58:	6823      	ldr	r3, [r4, #0]
 8001d5a:	005b      	lsls	r3, r3, #1
 8001d5c:	6003      	str	r3, [r0, #0]
}

	        ((TIM1)->CCR1) &= 0;
 8001d5e:	4b16      	ldr	r3, [pc, #88]	; (8001db8 <boost_mode+0x78>)
 8001d60:	2100      	movs	r1, #0
 8001d62:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d64:	6359      	str	r1, [r3, #52]	; 0x34
	        ((TIM1)->CCR1) |= (dc_val - (percent));
 8001d66:	6800      	ldr	r0, [r0, #0]
 8001d68:	6822      	ldr	r2, [r4, #0]
 8001d6a:	6b5d      	ldr	r5, [r3, #52]	; 0x34
 8001d6c:	1a82      	subs	r2, r0, r2
 8001d6e:	432a      	orrs	r2, r5
 8001d70:	635a      	str	r2, [r3, #52]	; 0x34

	        ((TIM1)->CCR2) &= 0;
 8001d72:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001d74:	6399      	str	r1, [r3, #56]	; 0x38
	        ((TIM1)->CCR2) |= (dc_val);
 8001d76:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001d78:	4310      	orrs	r0, r2
 8001d7a:	6398      	str	r0, [r3, #56]	; 0x38

		    ((TIM1)->CCMR1) &= 0U;
 8001d7c:	699a      	ldr	r2, [r3, #24]
 8001d7e:	6199      	str	r1, [r3, #24]
			((TIM1)->CCMR1) |= ((PWM_MODE_1)<<(BOOST_HI_SHIFT));
 8001d80:	699a      	ldr	r2, [r3, #24]
 8001d82:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 8001d86:	619a      	str	r2, [r3, #24]
			((TIM1)->CCMR1) |= ((PWM_MODE_1)<<(BOOST_LO_SHIFT));
 8001d88:	699a      	ldr	r2, [r3, #24]
 8001d8a:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8001d8e:	619a      	str	r2, [r3, #24]

			((TIM1)->CCMR2) &= 0U;
 8001d90:	69da      	ldr	r2, [r3, #28]
 8001d92:	61d9      	str	r1, [r3, #28]
			((TIM1)->CCMR2) |= ((LOW_MODE)<<(BUCK_HI_SHIFT));
 8001d94:	69da      	ldr	r2, [r3, #28]
 8001d96:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001d9a:	61da      	str	r2, [r3, #28]
			((TIM1)->CCMR2) |= ((LOW_MODE)<<(BUCK_LO_SHIFT));
 8001d9c:	69da      	ldr	r2, [r3, #28]
 8001d9e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001da2:	61da      	str	r2, [r3, #28]
 8001da4:	bd30      	pop	{r4, r5, pc}
 8001da6:	bf00      	nop
 8001da8:	20001410 	.word	0x20001410
 8001dac:	20001418 	.word	0x20001418
 8001db0:	2000140c 	.word	0x2000140c
 8001db4:	20001408 	.word	0x20001408
 8001db8:	40012c00 	.word	0x40012c00

08001dbc <lockout_mode>:
}
void lockout_mode(void)
{
	mode = LOCKOUT_MODE;
 8001dbc:	4b0c      	ldr	r3, [pc, #48]	; (8001df0 <lockout_mode+0x34>)
 8001dbe:	2201      	movs	r2, #1
 8001dc0:	701a      	strb	r2, [r3, #0]
	((TIM1)->CCMR1) &= 0U;
 8001dc2:	4b0c      	ldr	r3, [pc, #48]	; (8001df4 <lockout_mode+0x38>)
 8001dc4:	2100      	movs	r1, #0
 8001dc6:	699a      	ldr	r2, [r3, #24]
 8001dc8:	6199      	str	r1, [r3, #24]
	((TIM1)->CCMR1) |= ((HIGH_MODE)<<(BOOST_HI_SHIFT));
 8001dca:	699a      	ldr	r2, [r3, #24]
 8001dcc:	f442 42a0 	orr.w	r2, r2, #20480	; 0x5000
 8001dd0:	619a      	str	r2, [r3, #24]
	((TIM1)->CCMR1) |= ((LOW_MODE)<<(BOOST_LO_SHIFT));
 8001dd2:	699a      	ldr	r2, [r3, #24]
 8001dd4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001dd8:	619a      	str	r2, [r3, #24]

	((TIM1)->CCMR2) &= 0U;
 8001dda:	69da      	ldr	r2, [r3, #28]
 8001ddc:	61d9      	str	r1, [r3, #28]
	((TIM1)->CCMR2) |= ((INV_HIGH_MODE)<<(BUCK_HI_SHIFT));
 8001dde:	69da      	ldr	r2, [r3, #28]
 8001de0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001de4:	61da      	str	r2, [r3, #28]
	((TIM1)->CCMR2) |= ((INV_LOW_MODE)<<(BUCK_LO_SHIFT));
 8001de6:	69da      	ldr	r2, [r3, #28]
 8001de8:	f042 0250 	orr.w	r2, r2, #80	; 0x50
 8001dec:	61da      	str	r2, [r3, #28]
 8001dee:	4770      	bx	lr
 8001df0:	20001410 	.word	0x20001410
 8001df4:	40012c00 	.word	0x40012c00

08001df8 <tim1_enable>:
clk_freq = 47000U;
 8001df8:	4a3a      	ldr	r2, [pc, #232]	; (8001ee4 <tim1_enable+0xec>)
{
 8001dfa:	b538      	push	{r3, r4, r5, lr}
clk_freq = 47000U;
 8001dfc:	f24b 7398 	movw	r3, #47000	; 0xb798
arr_val = clk_freq/(freq);
 8001e00:	4c39      	ldr	r4, [pc, #228]	; (8001ee8 <tim1_enable+0xf0>)
clk_freq = 47000U;
 8001e02:	6013      	str	r3, [r2, #0]
arr_val = clk_freq/(freq);
 8001e04:	fbb3 f0f0 	udiv	r0, r3, r0
((RCC)->APB2ENR) |= RCC_TIM1_ENABLE;
 8001e08:	4b38      	ldr	r3, [pc, #224]	; (8001eec <tim1_enable+0xf4>)
arr_val = clk_freq/(freq);
 8001e0a:	6020      	str	r0, [r4, #0]
((RCC)->APB2ENR) |= RCC_TIM1_ENABLE;
 8001e0c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
((TIM1)->CCER) &= 0U;
 8001e0e:	4838      	ldr	r0, [pc, #224]	; (8001ef0 <tim1_enable+0xf8>)
((RCC)->APB2ENR) |= RCC_TIM1_ENABLE;
 8001e10:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001e14:	661a      	str	r2, [r3, #96]	; 0x60
((RCC)->AHB2ENR) |= RCC_GPIOA_ENABLE;
 8001e16:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001e18:	f042 0201 	orr.w	r2, r2, #1
 8001e1c:	64da      	str	r2, [r3, #76]	; 0x4c
((GPIOA)->MODER) &= (~((IN_MODE)<<(GPIO_8_DSHIFT)));
 8001e1e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
((TIM1)->CCER) &= 0U;
 8001e22:	2500      	movs	r5, #0
((GPIOA)->MODER) &= (~((IN_MODE)<<(GPIO_8_DSHIFT)));
 8001e24:	681a      	ldr	r2, [r3, #0]
 8001e26:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8001e2a:	601a      	str	r2, [r3, #0]
((GPIOA)->MODER) |= (((AF_MODE)<<(GPIO_8_DSHIFT)));
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001e32:	601a      	str	r2, [r3, #0]
((GPIOA)->MODER) &= (~((IN_MODE)<<(GPIO_9_DSHIFT)));
 8001e34:	681a      	ldr	r2, [r3, #0]
 8001e36:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8001e3a:	601a      	str	r2, [r3, #0]
((GPIOA)->MODER) |= (((AF_MODE)<<(GPIO_9_DSHIFT)));
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001e42:	601a      	str	r2, [r3, #0]
((GPIOA)->MODER) &= (~((IN_MODE)<<(GPIO_10_DSHIFT)));
 8001e44:	681a      	ldr	r2, [r3, #0]
 8001e46:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8001e4a:	601a      	str	r2, [r3, #0]
((GPIOA)->MODER) |= (((AF_MODE)<<(GPIO_10_DSHIFT)));
 8001e4c:	681a      	ldr	r2, [r3, #0]
 8001e4e:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8001e52:	601a      	str	r2, [r3, #0]
((GPIOA)->MODER) &= (~((IN_MODE)<<(GPIO_11_DSHIFT)));
 8001e54:	681a      	ldr	r2, [r3, #0]
 8001e56:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8001e5a:	601a      	str	r2, [r3, #0]
((GPIOA)->MODER) |= (((AF_MODE)<<(GPIO_11_DSHIFT)));
 8001e5c:	681a      	ldr	r2, [r3, #0]
 8001e5e:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001e62:	601a      	str	r2, [r3, #0]
(((GPIOA)->AFR)[1]) |= ((AF1)<<(GPIO_8_QSHIFT));
 8001e64:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e66:	f042 0201 	orr.w	r2, r2, #1
 8001e6a:	625a      	str	r2, [r3, #36]	; 0x24
(((GPIOA)->AFR)[1]) |= ((AF1)<<(GPIO_9_QSHIFT));
 8001e6c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e6e:	f042 0210 	orr.w	r2, r2, #16
 8001e72:	625a      	str	r2, [r3, #36]	; 0x24
(((GPIOA)->AFR)[1]) |= ((AF1)<<(GPIO_10_QSHIFT));
 8001e74:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e76:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001e7a:	625a      	str	r2, [r3, #36]	; 0x24
(((GPIOA)->AFR)[1]) |= ((AF1)<<(GPIO_11_QSHIFT));
 8001e7c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e7e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001e82:	625a      	str	r2, [r3, #36]	; 0x24
((TIM1)->CCER) &= 0U;
 8001e84:	6a03      	ldr	r3, [r0, #32]
 8001e86:	6205      	str	r5, [r0, #32]
lockout_mode();
 8001e88:	f7ff ff98 	bl	8001dbc <lockout_mode>
((TIM1)->ARR) = arr_val;
 8001e8c:	6823      	ldr	r3, [r4, #0]
 8001e8e:	62c3      	str	r3, [r0, #44]	; 0x2c
percent = ((arr_val/100U)+1U);
 8001e90:	2264      	movs	r2, #100	; 0x64
 8001e92:	fbb3 f3f2 	udiv	r3, r3, r2
 8001e96:	4a17      	ldr	r2, [pc, #92]	; (8001ef4 <tim1_enable+0xfc>)
 8001e98:	3301      	adds	r3, #1
 8001e9a:	6013      	str	r3, [r2, #0]
dc = 0;
 8001e9c:	4b16      	ldr	r3, [pc, #88]	; (8001ef8 <tim1_enable+0x100>)
 8001e9e:	701d      	strb	r5, [r3, #0]
((TIM1)->CCER) |= ((1U)<<(CC1_SHIFT));
 8001ea0:	6a03      	ldr	r3, [r0, #32]
 8001ea2:	f043 0301 	orr.w	r3, r3, #1
 8001ea6:	6203      	str	r3, [r0, #32]
((TIM1)->CCER) |= ((1U)<<(CC2_SHIFT));
 8001ea8:	6a03      	ldr	r3, [r0, #32]
 8001eaa:	f043 0310 	orr.w	r3, r3, #16
 8001eae:	6203      	str	r3, [r0, #32]
((TIM1)->CCER) |= ((1U)<<(CC3_SHIFT));
 8001eb0:	6a03      	ldr	r3, [r0, #32]
 8001eb2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001eb6:	6203      	str	r3, [r0, #32]
((TIM1)->CCER) |= ((1U)<<(CC4_SHIFT));
 8001eb8:	6a03      	ldr	r3, [r0, #32]
 8001eba:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001ebe:	6203      	str	r3, [r0, #32]
((TIM1)->CCER) |= ((1U)<<(CC3_SHIFT))<<(1U);
 8001ec0:	6a03      	ldr	r3, [r0, #32]
 8001ec2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ec6:	6203      	str	r3, [r0, #32]
((TIM1)->CCER) |= ((1U)<<(CC4_SHIFT))<<(1U);
 8001ec8:	6a03      	ldr	r3, [r0, #32]
 8001eca:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001ece:	6203      	str	r3, [r0, #32]
((TIM1)->BDTR) |= MOE;
 8001ed0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001ed2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001ed6:	6443      	str	r3, [r0, #68]	; 0x44
((TIM1)->CR1) |= TIM1_ENABLE;
 8001ed8:	6803      	ldr	r3, [r0, #0]
 8001eda:	f043 0301 	orr.w	r3, r3, #1
 8001ede:	6003      	str	r3, [r0, #0]
 8001ee0:	bd38      	pop	{r3, r4, r5, pc}
 8001ee2:	bf00      	nop
 8001ee4:	2000141c 	.word	0x2000141c
 8001ee8:	20001414 	.word	0x20001414
 8001eec:	40021000 	.word	0x40021000
 8001ef0:	40012c00 	.word	0x40012c00
 8001ef4:	2000140c 	.word	0x2000140c
 8001ef8:	20001408 	.word	0x20001408

08001efc <passthru_mode>:

}
void passthru_mode(void)
{
	mode = PASSTHRU_MODE;
 8001efc:	4b0c      	ldr	r3, [pc, #48]	; (8001f30 <passthru_mode+0x34>)
 8001efe:	2202      	movs	r2, #2
 8001f00:	701a      	strb	r2, [r3, #0]
	((TIM1)->CCMR1) &= 0U;
 8001f02:	4b0c      	ldr	r3, [pc, #48]	; (8001f34 <passthru_mode+0x38>)
 8001f04:	2100      	movs	r1, #0
 8001f06:	699a      	ldr	r2, [r3, #24]
 8001f08:	6199      	str	r1, [r3, #24]
	((TIM1)->CCMR1) |= ((LOW_MODE)<<(BOOST_HI_SHIFT));
 8001f0a:	699a      	ldr	r2, [r3, #24]
 8001f0c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001f10:	619a      	str	r2, [r3, #24]
	((TIM1)->CCMR1) |= ((LOW_MODE)<<(BOOST_LO_SHIFT));
 8001f12:	699a      	ldr	r2, [r3, #24]
 8001f14:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001f18:	619a      	str	r2, [r3, #24]

	((TIM1)->CCMR2) &= 0U;
 8001f1a:	69da      	ldr	r2, [r3, #28]
 8001f1c:	61d9      	str	r1, [r3, #28]
	((TIM1)->CCMR2) |= ((INV_LOW_MODE)<<(BUCK_HI_SHIFT));
 8001f1e:	69da      	ldr	r2, [r3, #28]
 8001f20:	f442 42a0 	orr.w	r2, r2, #20480	; 0x5000
 8001f24:	61da      	str	r2, [r3, #28]
	((TIM1)->CCMR2) |= ((INV_LOW_MODE)<<(BUCK_LO_SHIFT));
 8001f26:	69da      	ldr	r2, [r3, #28]
 8001f28:	f042 0250 	orr.w	r2, r2, #80	; 0x50
 8001f2c:	61da      	str	r2, [r3, #28]
 8001f2e:	4770      	bx	lr
 8001f30:	20001410 	.word	0x20001410
 8001f34:	40012c00 	.word	0x40012c00

08001f38 <mode_check>:
}

uint8_t mode_check(void)
{return mode;}
 8001f38:	4b01      	ldr	r3, [pc, #4]	; (8001f40 <mode_check+0x8>)
 8001f3a:	7818      	ldrb	r0, [r3, #0]
 8001f3c:	4770      	bx	lr
 8001f3e:	bf00      	nop
 8001f40:	20001410 	.word	0x20001410

08001f44 <duty_cycle_increment>:

void duty_cycle_increment(void)
{
 8001f44:	b530      	push	{r4, r5, lr}
dc+=1U;
 8001f46:	4a18      	ldr	r2, [pc, #96]	; (8001fa8 <duty_cycle_increment+0x64>)
 8001f48:	7813      	ldrb	r3, [r2, #0]
 8001f4a:	3301      	adds	r3, #1
 8001f4c:	b2db      	uxtb	r3, r3
if(dc > 99U)
 8001f4e:	2b63      	cmp	r3, #99	; 0x63
{dc = 99U;}
 8001f50:	bf88      	it	hi
 8001f52:	2363      	movhi	r3, #99	; 0x63
 8001f54:	7013      	strb	r3, [r2, #0]
dc_val = percent*dc;
 8001f56:	4b15      	ldr	r3, [pc, #84]	; (8001fac <duty_cycle_increment+0x68>)
 8001f58:	7810      	ldrb	r0, [r2, #0]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a14      	ldr	r2, [pc, #80]	; (8001fb0 <duty_cycle_increment+0x6c>)
 8001f5e:	4358      	muls	r0, r3
 8001f60:	6010      	str	r0, [r2, #0]

if(mode == BOOST_MODE)
 8001f62:	4a14      	ldr	r2, [pc, #80]	; (8001fb4 <duty_cycle_increment+0x70>)
 8001f64:	7812      	ldrb	r2, [r2, #0]
 8001f66:	2a03      	cmp	r2, #3
 8001f68:	d10d      	bne.n	8001f86 <duty_cycle_increment+0x42>
{
((TIM1)->CCR1) &= 0;
 8001f6a:	4a13      	ldr	r2, [pc, #76]	; (8001fb8 <duty_cycle_increment+0x74>)
 8001f6c:	2400      	movs	r4, #0
 8001f6e:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8001f70:	6354      	str	r4, [r2, #52]	; 0x34
((TIM1)->CCR1) |= (dc_val - (percent));
 8001f72:	6b55      	ldr	r5, [r2, #52]	; 0x34
 8001f74:	1ac1      	subs	r1, r0, r3
 8001f76:	4329      	orrs	r1, r5
 8001f78:	6351      	str	r1, [r2, #52]	; 0x34

((TIM1)->CCR2) &= 0;
 8001f7a:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8001f7c:	6394      	str	r4, [r2, #56]	; 0x38
((TIM1)->CCR2) |= (dc_val);
 8001f7e:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8001f80:	4301      	orrs	r1, r0
 8001f82:	6391      	str	r1, [r2, #56]	; 0x38
 8001f84:	bd30      	pop	{r4, r5, pc}
}

if(mode == BUCK_MODE)
 8001f86:	2a04      	cmp	r2, #4
 8001f88:	d10c      	bne.n	8001fa4 <duty_cycle_increment+0x60>
{
((TIM1)->CCR3) &= 0;
 8001f8a:	4a0b      	ldr	r2, [pc, #44]	; (8001fb8 <duty_cycle_increment+0x74>)
 8001f8c:	2400      	movs	r4, #0
 8001f8e:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8001f90:	63d4      	str	r4, [r2, #60]	; 0x3c
((TIM1)->CCR3) |= (dc_val - (percent));
 8001f92:	6bd5      	ldr	r5, [r2, #60]	; 0x3c
 8001f94:	1ac1      	subs	r1, r0, r3
 8001f96:	4329      	orrs	r1, r5
 8001f98:	63d1      	str	r1, [r2, #60]	; 0x3c

((TIM1)->CCR4) &= 0;
 8001f9a:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001f9c:	6414      	str	r4, [r2, #64]	; 0x40
((TIM1)->CCR4) |= (dc_val);
 8001f9e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001fa0:	4303      	orrs	r3, r0
 8001fa2:	6413      	str	r3, [r2, #64]	; 0x40
 8001fa4:	bd30      	pop	{r4, r5, pc}
 8001fa6:	bf00      	nop
 8001fa8:	20001408 	.word	0x20001408
 8001fac:	2000140c 	.word	0x2000140c
 8001fb0:	20001418 	.word	0x20001418
 8001fb4:	20001410 	.word	0x20001410
 8001fb8:	40012c00 	.word	0x40012c00

08001fbc <duty_cycle_decrement>:

}


void duty_cycle_decrement(void)
{
 8001fbc:	b530      	push	{r4, r5, lr}
	dc-= 1U;
 8001fbe:	4a18      	ldr	r2, [pc, #96]	; (8002020 <duty_cycle_decrement+0x64>)
 8001fc0:	7813      	ldrb	r3, [r2, #0]
 8001fc2:	3b01      	subs	r3, #1
 8001fc4:	b2db      	uxtb	r3, r3
	if(dc < 2U)
 8001fc6:	2b01      	cmp	r3, #1
	{dc = 2U;}
 8001fc8:	bf98      	it	ls
 8001fca:	2302      	movls	r3, #2
 8001fcc:	7013      	strb	r3, [r2, #0]
	dc_val = percent*dc;
 8001fce:	4b15      	ldr	r3, [pc, #84]	; (8002024 <duty_cycle_decrement+0x68>)
 8001fd0:	7810      	ldrb	r0, [r2, #0]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a14      	ldr	r2, [pc, #80]	; (8002028 <duty_cycle_decrement+0x6c>)
 8001fd6:	4358      	muls	r0, r3
 8001fd8:	6010      	str	r0, [r2, #0]

	if(mode == BOOST_MODE)
 8001fda:	4a14      	ldr	r2, [pc, #80]	; (800202c <duty_cycle_decrement+0x70>)
 8001fdc:	7812      	ldrb	r2, [r2, #0]
 8001fde:	2a03      	cmp	r2, #3
 8001fe0:	d10d      	bne.n	8001ffe <duty_cycle_decrement+0x42>
	{
	((TIM1)->CCR1) &= 0;
 8001fe2:	4a13      	ldr	r2, [pc, #76]	; (8002030 <duty_cycle_decrement+0x74>)
 8001fe4:	2400      	movs	r4, #0
 8001fe6:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8001fe8:	6354      	str	r4, [r2, #52]	; 0x34
	((TIM1)->CCR1) |= (dc_val - (percent));
 8001fea:	6b55      	ldr	r5, [r2, #52]	; 0x34
 8001fec:	1ac1      	subs	r1, r0, r3
 8001fee:	4329      	orrs	r1, r5
 8001ff0:	6351      	str	r1, [r2, #52]	; 0x34

	((TIM1)->CCR2) &= 0;
 8001ff2:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8001ff4:	6394      	str	r4, [r2, #56]	; 0x38
	((TIM1)->CCR2) |= (dc_val);
 8001ff6:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8001ff8:	4301      	orrs	r1, r0
 8001ffa:	6391      	str	r1, [r2, #56]	; 0x38
 8001ffc:	bd30      	pop	{r4, r5, pc}
	}

	if(mode == BUCK_MODE)
 8001ffe:	2a04      	cmp	r2, #4
 8002000:	d10c      	bne.n	800201c <duty_cycle_decrement+0x60>
	{
	((TIM1)->CCR3) &= 0;
 8002002:	4a0b      	ldr	r2, [pc, #44]	; (8002030 <duty_cycle_decrement+0x74>)
 8002004:	2400      	movs	r4, #0
 8002006:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8002008:	63d4      	str	r4, [r2, #60]	; 0x3c
	((TIM1)->CCR3) |= (dc_val - (percent));
 800200a:	6bd5      	ldr	r5, [r2, #60]	; 0x3c
 800200c:	1ac1      	subs	r1, r0, r3
 800200e:	4329      	orrs	r1, r5
 8002010:	63d1      	str	r1, [r2, #60]	; 0x3c

	((TIM1)->CCR4) &= 0;
 8002012:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002014:	6414      	str	r4, [r2, #64]	; 0x40
	((TIM1)->CCR4) |= (dc_val);
 8002016:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002018:	4303      	orrs	r3, r0
 800201a:	6413      	str	r3, [r2, #64]	; 0x40
 800201c:	bd30      	pop	{r4, r5, pc}
 800201e:	bf00      	nop
 8002020:	20001408 	.word	0x20001408
 8002024:	2000140c 	.word	0x2000140c
 8002028:	20001418 	.word	0x20001418
 800202c:	20001410 	.word	0x20001410
 8002030:	40012c00 	.word	0x40012c00

08002034 <set_duty_cycle>:
}


void set_duty_cycle(uint8_t dcn)
{
if(dcn < 2U)
 8002034:	1e83      	subs	r3, r0, #2
 8002036:	2b61      	cmp	r3, #97	; 0x61
{
 8002038:	b510      	push	{r4, lr}
if(dcn < 2U)
 800203a:	d82e      	bhi.n	800209a <set_duty_cycle+0x66>
{return;}
if(dcn > 99U)
{return;}

if(mode == BOOST_MODE)
 800203c:	4b17      	ldr	r3, [pc, #92]	; (800209c <set_duty_cycle+0x68>)
 800203e:	781b      	ldrb	r3, [r3, #0]
 8002040:	2b03      	cmp	r3, #3
 8002042:	d114      	bne.n	800206e <set_duty_cycle+0x3a>
{
	dc = dcn;
 8002044:	4b16      	ldr	r3, [pc, #88]	; (80020a0 <set_duty_cycle+0x6c>)
 8002046:	7018      	strb	r0, [r3, #0]
	dc_val = percent*dc;
 8002048:	4b16      	ldr	r3, [pc, #88]	; (80020a4 <set_duty_cycle+0x70>)
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	4b16      	ldr	r3, [pc, #88]	; (80020a8 <set_duty_cycle+0x74>)
 800204e:	4350      	muls	r0, r2
 8002050:	6018      	str	r0, [r3, #0]
    ((TIM1)->CCR1) &= 0;
 8002052:	4b16      	ldr	r3, [pc, #88]	; (80020ac <set_duty_cycle+0x78>)
 8002054:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002056:	2100      	movs	r1, #0
 8002058:	6359      	str	r1, [r3, #52]	; 0x34
    ((TIM1)->CCR1) |= (dc_val - (percent));
 800205a:	6b5c      	ldr	r4, [r3, #52]	; 0x34
 800205c:	1a82      	subs	r2, r0, r2
 800205e:	4322      	orrs	r2, r4
 8002060:	635a      	str	r2, [r3, #52]	; 0x34

    ((TIM1)->CCR2) &= 0;
 8002062:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002064:	6399      	str	r1, [r3, #56]	; 0x38
    ((TIM1)->CCR2) |= (dc_val);
 8002066:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002068:	4310      	orrs	r0, r2
 800206a:	6398      	str	r0, [r3, #56]	; 0x38
 800206c:	bd10      	pop	{r4, pc}
}
if(mode == BUCK_MODE)
 800206e:	2b04      	cmp	r3, #4
 8002070:	d113      	bne.n	800209a <set_duty_cycle+0x66>
{
	dc = dcn;
 8002072:	4b0b      	ldr	r3, [pc, #44]	; (80020a0 <set_duty_cycle+0x6c>)
 8002074:	7018      	strb	r0, [r3, #0]
	dc_val = percent*dc;
 8002076:	4b0b      	ldr	r3, [pc, #44]	; (80020a4 <set_duty_cycle+0x70>)
 8002078:	6819      	ldr	r1, [r3, #0]
 800207a:	4b0b      	ldr	r3, [pc, #44]	; (80020a8 <set_duty_cycle+0x74>)
 800207c:	4348      	muls	r0, r1
 800207e:	6018      	str	r0, [r3, #0]
    ((TIM1)->CCR4) &= 0;
 8002080:	4b0a      	ldr	r3, [pc, #40]	; (80020ac <set_duty_cycle+0x78>)
 8002082:	2400      	movs	r4, #0
 8002084:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002086:	641c      	str	r4, [r3, #64]	; 0x40
    ((TIM1)->CCR4) |= dc_val;
 8002088:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800208a:	4302      	orrs	r2, r0
 800208c:	641a      	str	r2, [r3, #64]	; 0x40

    ((TIM1)->CCR3) &= 0;
 800208e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002090:	63dc      	str	r4, [r3, #60]	; 0x3c
    ((TIM1)->CCR3) |= (dc_val - (percent));
 8002092:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002094:	1a40      	subs	r0, r0, r1
 8002096:	4310      	orrs	r0, r2
 8002098:	63d8      	str	r0, [r3, #60]	; 0x3c
 800209a:	bd10      	pop	{r4, pc}
 800209c:	20001410 	.word	0x20001410
 80020a0:	20001408 	.word	0x20001408
 80020a4:	2000140c 	.word	0x2000140c
 80020a8:	20001418 	.word	0x20001418
 80020ac:	40012c00 	.word	0x40012c00

080020b0 <uart1_enable>:
uint8_t debug;

void uart1_enable(void)
{
/*ENABLE THE USART RCC*/
((RCC)->APB2ENR) |= RCC_USART1_ENABLE;
 80020b0:	4b24      	ldr	r3, [pc, #144]	; (8002144 <uart1_enable+0x94>)
 80020b2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80020b4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
{
 80020b8:	b510      	push	{r4, lr}
((RCC)->APB2ENR) |= RCC_USART1_ENABLE;
 80020ba:	661a      	str	r2, [r3, #96]	; 0x60

/*ENABLE GPIOA RCC*/
((RCC)->AHB2ENR) |= RCC_GPIOB_ENABLE;
 80020bc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80020be:	f042 0202 	orr.w	r2, r2, #2
 80020c2:	64da      	str	r2, [r3, #76]	; 0x4c

/*Set the PA9 PA10 to AF_MODE*/
((GPIOB)->MODER) &= (~((IN_MODE)<<(GPIO_6_DSHIFT)));
 80020c4:	4b20      	ldr	r3, [pc, #128]	; (8002148 <uart1_enable+0x98>)
 80020c6:	681a      	ldr	r2, [r3, #0]
 80020c8:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80020cc:	601a      	str	r2, [r3, #0]
((GPIOB)->MODER) |= ((AF_MODE)<<(GPIO_6_DSHIFT));
 80020ce:	681a      	ldr	r2, [r3, #0]
 80020d0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80020d4:	601a      	str	r2, [r3, #0]

((GPIOB)->MODER) &= (~((IN_MODE)<<(GPIO_7_DSHIFT)));
 80020d6:	681a      	ldr	r2, [r3, #0]
 80020d8:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80020dc:	601a      	str	r2, [r3, #0]
((GPIOB)->MODER) |= ((AF_MODE)<<(GPIO_7_DSHIFT));
 80020de:	681a      	ldr	r2, [r3, #0]
 80020e0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80020e4:	601a      	str	r2, [r3, #0]

(((GPIOB)->AFR)[0]) |= ((AF7)<<(GPIO_6_QSHIFT));
 80020e6:	6a1a      	ldr	r2, [r3, #32]
 80020e8:	f042 62e0 	orr.w	r2, r2, #117440512	; 0x7000000
 80020ec:	621a      	str	r2, [r3, #32]
(((GPIOB)->AFR)[0]) |= ((AF7)<<(GPIO_7_QSHIFT));
 80020ee:	6a1a      	ldr	r2, [r3, #32]
 80020f0:	f042 42e0 	orr.w	r2, r2, #1879048192	; 0x70000000
 80020f4:	621a      	str	r2, [r3, #32]



/*Enable Receiver Transmitter and Receiver Not Empty Interrupt*/
((USART1)->CR1) |= ((RXNE)|(RE)|TE);
 80020f6:	4b15      	ldr	r3, [pc, #84]	; (800214c <uart1_enable+0x9c>)
 80020f8:	681a      	ldr	r2, [r3, #0]
 80020fa:	f042 022c 	orr.w	r2, r2, #44	; 0x2c
 80020fe:	601a      	str	r2, [r3, #0]
/*Set Baud Rate to 115200*/
((USART1)->BRR) &= 0U;
 8002100:	2100      	movs	r1, #0
 8002102:	68da      	ldr	r2, [r3, #12]
 8002104:	60d9      	str	r1, [r3, #12]
((USART1)->BRR) |= BR_115;
 8002106:	68da      	ldr	r2, [r3, #12]
 8002108:	f442 72cf 	orr.w	r2, r2, #414	; 0x19e
 800210c:	f042 0201 	orr.w	r2, r2, #1
 8002110:	60da      	str	r2, [r3, #12]
  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002112:	4a0f      	ldr	r2, [pc, #60]	; (8002150 <uart1_enable+0xa0>)
 8002114:	2020      	movs	r0, #32
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002116:	2410      	movs	r4, #16
  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002118:	f8c2 0184 	str.w	r0, [r2, #388]	; 0x184
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800211c:	f882 4325 	strb.w	r4, [r2, #805]	; 0x325
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002120:	6050      	str	r0, [r2, #4]
NVIC_ClearPendingIRQ(USART1_IRQn);
NVIC_SetPriority(USART1_IRQn, 1U);
NVIC_EnableIRQ(USART1_IRQn);

/*Enable UART*/
((USART1)->CR1) |= UE;
 8002122:	681a      	ldr	r2, [r3, #0]
 8002124:	f042 0201 	orr.w	r2, r2, #1
 8002128:	601a      	str	r2, [r3, #0]

((USART1)->TDR) = 17U;
 800212a:	2211      	movs	r2, #17
 800212c:	851a      	strh	r2, [r3, #40]	; 0x28

outi = 0U;
 800212e:	4b09      	ldr	r3, [pc, #36]	; (8002154 <uart1_enable+0xa4>)
debug = 0U;
uart_flags |= ((UART_STARTED)|(CMD_EXECUTE));
 8002130:	4a09      	ldr	r2, [pc, #36]	; (8002158 <uart1_enable+0xa8>)
outi = 0U;
 8002132:	7019      	strb	r1, [r3, #0]
debug = 0U;
 8002134:	4b09      	ldr	r3, [pc, #36]	; (800215c <uart1_enable+0xac>)
 8002136:	7019      	strb	r1, [r3, #0]
uart_flags |= ((UART_STARTED)|(CMD_EXECUTE));
 8002138:	7813      	ldrb	r3, [r2, #0]
 800213a:	f043 0305 	orr.w	r3, r3, #5
 800213e:	7013      	strb	r3, [r2, #0]
 8002140:	bd10      	pop	{r4, pc}
 8002142:	bf00      	nop
 8002144:	40021000 	.word	0x40021000
 8002148:	48000400 	.word	0x48000400
 800214c:	40013800 	.word	0x40013800
 8002150:	e000e100 	.word	0xe000e100
 8002154:	20001428 	.word	0x20001428
 8002158:	20001420 	.word	0x20001420
 800215c:	20001429 	.word	0x20001429

08002160 <uart1_transmit>:


void uart1_transmit(STRING* in)
{

	for(outi=0U; outi<((in)->length); outi++)
 8002160:	4a0a      	ldr	r2, [pc, #40]	; (800218c <uart1_transmit+0x2c>)
 8002162:	2300      	movs	r3, #0
{
 8002164:	b530      	push	{r4, r5, lr}
	for(outi=0U; outi<((in)->length); outi++)
 8002166:	7013      	strb	r3, [r2, #0]
 8002168:	7805      	ldrb	r5, [r0, #0]
	{
	((USART1)->TDR) = (((in)->string)[outi]);
 800216a:	4c09      	ldr	r4, [pc, #36]	; (8002190 <uart1_transmit+0x30>)
	for(outi=0U; outi<((in)->length); outi++)
 800216c:	4619      	mov	r1, r3
 800216e:	429d      	cmp	r5, r3
 8002170:	d802      	bhi.n	8002178 <uart1_transmit+0x18>
 8002172:	b101      	cbz	r1, 8002176 <uart1_transmit+0x16>
 8002174:	7013      	strb	r3, [r2, #0]
 8002176:	bd30      	pop	{r4, r5, pc}
	((USART1)->TDR) = (((in)->string)[outi]);
 8002178:	f810 1f01 	ldrb.w	r1, [r0, #1]!
 800217c:	8521      	strh	r1, [r4, #40]	; 0x28
	while((((USART1)->ISR) & TXE) == 0U)
 800217e:	69e1      	ldr	r1, [r4, #28]
 8002180:	0609      	lsls	r1, r1, #24
 8002182:	d5fc      	bpl.n	800217e <uart1_transmit+0x1e>
 8002184:	3301      	adds	r3, #1
 8002186:	b2db      	uxtb	r3, r3
 8002188:	2101      	movs	r1, #1
 800218a:	e7f0      	b.n	800216e <uart1_transmit+0xe>
 800218c:	20001428 	.word	0x20001428
 8002190:	40013800 	.word	0x40013800

08002194 <uart1_buffer_char>:



void uart1_buffer_char(void)
{
uint8_t char_in = ((USART1)->RDR);
 8002194:	4819      	ldr	r0, [pc, #100]	; (80021fc <uart1_buffer_char+0x68>)
 8002196:	8c83      	ldrh	r3, [r0, #36]	; 0x24
 8002198:	b2db      	uxtb	r3, r3

if((char_in > 31U) && (char_in < 127U))
 800219a:	f1a3 0220 	sub.w	r2, r3, #32
 800219e:	2a5e      	cmp	r2, #94	; 0x5e
{
 80021a0:	b5f0      	push	{r4, r5, r6, r7, lr}
if((char_in > 31U) && (char_in < 127U))
 80021a2:	d80d      	bhi.n	80021c0 <uart1_buffer_char+0x2c>
{
((&current_input)->string)[((&current_input)->length)] = char_in;
 80021a4:	4916      	ldr	r1, [pc, #88]	; (8002200 <uart1_buffer_char+0x6c>)
 80021a6:	780a      	ldrb	r2, [r1, #0]
 80021a8:	188c      	adds	r4, r1, r2
((&current_input)->length)++;
 80021aa:	3201      	adds	r2, #1
((&current_input)->string)[((&current_input)->length)] = char_in;
 80021ac:	7063      	strb	r3, [r4, #1]
 80021ae:	b29b      	uxth	r3, r3
((&current_input)->length)++;
 80021b0:	700a      	strb	r2, [r1, #0]
((USART1)->TDR) = char_in;
 80021b2:	8503      	strh	r3, [r0, #40]	; 0x28

uart_flags |= (CMD_EXECUTE);
}


((USART1)->ICR) |= (RXNE);
 80021b4:	4a11      	ldr	r2, [pc, #68]	; (80021fc <uart1_buffer_char+0x68>)
 80021b6:	6a13      	ldr	r3, [r2, #32]
 80021b8:	f043 0320 	orr.w	r3, r3, #32
 80021bc:	6213      	str	r3, [r2, #32]
 80021be:	bdf0      	pop	{r4, r5, r6, r7, pc}
if(char_in == 13U)
 80021c0:	2b0d      	cmp	r3, #13
 80021c2:	d1f7      	bne.n	80021b4 <uart1_buffer_char+0x20>
for(ui=0U; ui<((&current_input)->length); ui++)
 80021c4:	4a0e      	ldr	r2, [pc, #56]	; (8002200 <uart1_buffer_char+0x6c>)
 80021c6:	490f      	ldr	r1, [pc, #60]	; (8002204 <uart1_buffer_char+0x70>)
 80021c8:	7815      	ldrb	r5, [r2, #0]
 80021ca:	4c0f      	ldr	r4, [pc, #60]	; (8002208 <uart1_buffer_char+0x74>)
 80021cc:	2300      	movs	r3, #0
 80021ce:	700b      	strb	r3, [r1, #0]
 80021d0:	461e      	mov	r6, r3
 80021d2:	b2df      	uxtb	r7, r3
 80021d4:	3301      	adds	r3, #1
 80021d6:	1e58      	subs	r0, r3, #1
 80021d8:	b2c0      	uxtb	r0, r0
 80021da:	4285      	cmp	r5, r0
 80021dc:	d80a      	bhi.n	80021f4 <uart1_buffer_char+0x60>
 80021de:	b106      	cbz	r6, 80021e2 <uart1_buffer_char+0x4e>
 80021e0:	700f      	strb	r7, [r1, #0]
((&current_input)->length) = 0U;
 80021e2:	2300      	movs	r3, #0
 80021e4:	7013      	strb	r3, [r2, #0]
uart_flags |= (CMD_EXECUTE);
 80021e6:	4a09      	ldr	r2, [pc, #36]	; (800220c <uart1_buffer_char+0x78>)
((&last_command)->length) = ((&current_input)->length);
 80021e8:	7025      	strb	r5, [r4, #0]
uart_flags |= (CMD_EXECUTE);
 80021ea:	7813      	ldrb	r3, [r2, #0]
 80021ec:	f043 0304 	orr.w	r3, r3, #4
 80021f0:	7013      	strb	r3, [r2, #0]
 80021f2:	e7df      	b.n	80021b4 <uart1_buffer_char+0x20>
{(((&last_command)->string)[ui]) = (((&current_input)->string)[ui]);}
 80021f4:	5cd0      	ldrb	r0, [r2, r3]
 80021f6:	54e0      	strb	r0, [r4, r3]
 80021f8:	2601      	movs	r6, #1
 80021fa:	e7ea      	b.n	80021d2 <uart1_buffer_char+0x3e>
 80021fc:	40013800 	.word	0x40013800
 8002200:	20001458 	.word	0x20001458
 8002204:	20001479 	.word	0x20001479
 8002208:	20001430 	.word	0x20001430
 800220c:	20001420 	.word	0x20001420

08002210 <cmd_execute>:
}


STRING* cmd_execute(void)
{
uart_flags &= (~(CMD_EXECUTE));
 8002210:	4a03      	ldr	r2, [pc, #12]	; (8002220 <cmd_execute+0x10>)
return (&last_command);
}
 8002212:	4804      	ldr	r0, [pc, #16]	; (8002224 <cmd_execute+0x14>)
uart_flags &= (~(CMD_EXECUTE));
 8002214:	7813      	ldrb	r3, [r2, #0]
 8002216:	f023 0304 	bic.w	r3, r3, #4
 800221a:	7013      	strb	r3, [r2, #0]
}
 800221c:	4770      	bx	lr
 800221e:	bf00      	nop
 8002220:	20001420 	.word	0x20001420
 8002224:	20001430 	.word	0x20001430

08002228 <uart1_get_flags>:


uint8_t uart1_get_flags(void)
{return uart_flags;}
 8002228:	4b01      	ldr	r3, [pc, #4]	; (8002230 <uart1_get_flags+0x8>)
 800222a:	7818      	ldrb	r0, [r3, #0]
 800222c:	4770      	bx	lr
 800222e:	bf00      	nop
 8002230:	20001420 	.word	0x20001420

08002234 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002234:	f8df d034 	ldr.w	sp, [pc, #52]	; 800226c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002238:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800223a:	e003      	b.n	8002244 <LoopCopyDataInit>

0800223c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800223c:	4b0c      	ldr	r3, [pc, #48]	; (8002270 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800223e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002240:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002242:	3104      	adds	r1, #4

08002244 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002244:	480b      	ldr	r0, [pc, #44]	; (8002274 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002246:	4b0c      	ldr	r3, [pc, #48]	; (8002278 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002248:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800224a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800224c:	d3f6      	bcc.n	800223c <CopyDataInit>
	ldr	r2, =_sbss
 800224e:	4a0b      	ldr	r2, [pc, #44]	; (800227c <LoopForever+0x12>)
	b	LoopFillZerobss
 8002250:	e002      	b.n	8002258 <LoopFillZerobss>

08002252 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002252:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002254:	f842 3b04 	str.w	r3, [r2], #4

08002258 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002258:	4b09      	ldr	r3, [pc, #36]	; (8002280 <LoopForever+0x16>)
	cmp	r2, r3
 800225a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800225c:	d3f9      	bcc.n	8002252 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800225e:	f7ff fd0d 	bl	8001c7c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002262:	f000 f811 	bl	8002288 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002266:	f7fe fdfd 	bl	8000e64 <main>

0800226a <LoopForever>:

LoopForever:
    b LoopForever
 800226a:	e7fe      	b.n	800226a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800226c:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8002270:	08002330 	.word	0x08002330
	ldr	r0, =_sdata
 8002274:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002278:	2000036c 	.word	0x2000036c
	ldr	r2, =_sbss
 800227c:	2000036c 	.word	0x2000036c
	ldr	r3, = _ebss
 8002280:	2000147c 	.word	0x2000147c

08002284 <CAN1_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002284:	e7fe      	b.n	8002284 <CAN1_RX0_IRQHandler>
	...

08002288 <__libc_init_array>:
 8002288:	b570      	push	{r4, r5, r6, lr}
 800228a:	4e0d      	ldr	r6, [pc, #52]	; (80022c0 <__libc_init_array+0x38>)
 800228c:	4c0d      	ldr	r4, [pc, #52]	; (80022c4 <__libc_init_array+0x3c>)
 800228e:	1ba4      	subs	r4, r4, r6
 8002290:	10a4      	asrs	r4, r4, #2
 8002292:	2500      	movs	r5, #0
 8002294:	42a5      	cmp	r5, r4
 8002296:	d109      	bne.n	80022ac <__libc_init_array+0x24>
 8002298:	4e0b      	ldr	r6, [pc, #44]	; (80022c8 <__libc_init_array+0x40>)
 800229a:	4c0c      	ldr	r4, [pc, #48]	; (80022cc <__libc_init_array+0x44>)
 800229c:	f000 f818 	bl	80022d0 <_init>
 80022a0:	1ba4      	subs	r4, r4, r6
 80022a2:	10a4      	asrs	r4, r4, #2
 80022a4:	2500      	movs	r5, #0
 80022a6:	42a5      	cmp	r5, r4
 80022a8:	d105      	bne.n	80022b6 <__libc_init_array+0x2e>
 80022aa:	bd70      	pop	{r4, r5, r6, pc}
 80022ac:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80022b0:	4798      	blx	r3
 80022b2:	3501      	adds	r5, #1
 80022b4:	e7ee      	b.n	8002294 <__libc_init_array+0xc>
 80022b6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80022ba:	4798      	blx	r3
 80022bc:	3501      	adds	r5, #1
 80022be:	e7f2      	b.n	80022a6 <__libc_init_array+0x1e>
 80022c0:	08002328 	.word	0x08002328
 80022c4:	08002328 	.word	0x08002328
 80022c8:	08002328 	.word	0x08002328
 80022cc:	0800232c 	.word	0x0800232c

080022d0 <_init>:
 80022d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022d2:	bf00      	nop
 80022d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80022d6:	bc08      	pop	{r3}
 80022d8:	469e      	mov	lr, r3
 80022da:	4770      	bx	lr

080022dc <_fini>:
 80022dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022de:	bf00      	nop
 80022e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80022e2:	bc08      	pop	{r3}
 80022e4:	469e      	mov	lr, r3
 80022e6:	4770      	bx	lr
