/**
*   @ file    Port_S32K3XX_Resource.m
*   @ version 3.0.0
*
*   @ brief   AUTOSAR Port - Resource for this platform
*   @ details Resource for this platform
*/
/*==================================================================================================
*   Project              : RTD AUTOSAR 4.7
*   Platform             : CORTEXM
*   Peripheral           : SIUL2
*   Dependencies         : none
*
*   Autosar Version      : 4.7.0
*   Autosar Revision     : ASR_REL_4_7_REV_0000
*   Autosar Conf.Variant :
*   SW Version           : 3.0.0
*   Build Version        : S32K3_RTD_3_0_0_D2303_ASR_REL_4_7_REV_0000_20230331
*
*   Copyright 2020 - 2023 NXP Semiconductors
==================================================================================================*/
[!IF "not(var:defined('PORT_RESOURCE_M'))"!]
[!VAR "PORT_RESOURCE_M"="'true'"!]
[!VAR "PinMap"!]
SIUL2_0_PORT0_GPIO;0:65535@65535^65535~2*65535#[!//
SIUL2_0_PORT0_LPSPI4_LPSPI4_PCS2_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT0_EMIOS_0_EMIOS_0_CH_17_Y_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT0_LCU0_LCU0_OUT4;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT0_FXIO_FXIO_D2_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT0_EMIOS_1_EMIOS_1_CH_0_X_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT0_LPSPI0_LPSPI0_PCS7_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT0_TRGMUX_TRGMUX_OUT3;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT0_ADC0_ADC0_S8;16:65535@65535^65535~65535*0#[!//
SIUL2_0_PORT0_CMP1_CMP1_IN0;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT0_SIUL_EIRQ_0;19:@16^1~65535*65535#[!//
SIUL2_0_PORT0_EMIOS_0_EMIOS_0_CH_17_Y_IN;20:@65^2~65535*65535#[!//
SIUL2_0_PORT0_EMIOS_1_EMIOS_1_CH_0_X_IN;21:@80^3~65535*65535#[!//
SIUL2_0_PORT0_FXIO_FXIO_D2_IN;22:@154^2~65535*65535#[!//
SIUL2_0_PORT0_LPSPI0_LPSPI0_PCS7_IN;23:@228^1~65535*65535#[!//
SIUL2_0_PORT0_LPSPI4_LPSPI4_PCS2_IN;24:@257^1~65535*65535#[!//
SIUL2_0_PORT0_LPUART0_LPUART0_CTS;25:@360^1~65535*65535#[!//
SIUL2_0_PORT0_LPSPI4_LPSPI4_PCS2_INOUT;34:@257^1~65535*65535#[!//
SIUL2_0_PORT0_EMIOS_0_EMIOS_0_CH_17_Y_INOUT;35:@65^2~65535*65535#[!//
SIUL2_0_PORT0_FXIO_FXIO_D2_INOUT;37:@154^2~65535*65535#[!//
SIUL2_0_PORT0_EMIOS_1_EMIOS_1_CH_0_X_INOUT;38:@80^3~65535*65535#[!//
SIUL2_0_PORT0_LPSPI0_LPSPI0_PCS7_INOUT;39:@228^1~65535*65535#[!//
SIUL2_0_PORT1_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT1_LPSPI4_LPSPI4_PCS1_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT1_EMIOS_0_EMIOS_0_CH_9_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT1_LPUART0_LPUART0_RTS;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT1_FXIO_FXIO_D3_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT1_LCU0_LCU0_OUT5;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT1_LPSPI0_LPSPI0_PCS6_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT1_TRGMUX_TRGMUX_OUT0;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT1_ADC0_ADC0_S9;16:65535@65535^65535~65535*0#[!//
SIUL2_0_PORT1_CMP1_CMP1_IN1;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT1_WKPU_WKPU_5;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT1_SIUL_EIRQ_1;19:@17^1~65535*65535#[!//
SIUL2_0_PORT1_EMIOS_0_EMIOS_0_CH_9_H_IN;20:@57^1~65535*65535#[!//
SIUL2_0_PORT1_FXIO_FXIO_D3_IN;21:@155^1~65535*65535#[!//
SIUL2_0_PORT1_LPSPI0_LPSPI0_PCS6_IN;22:@227^1~65535*65535#[!//
SIUL2_0_PORT1_LPSPI4_LPSPI4_PCS1_IN;23:@256^1~65535*65535#[!//
SIUL2_0_PORT1_LPSPI4_LPSPI4_PCS1_INOUT;34:@256^1~65535*65535#[!//
SIUL2_0_PORT1_EMIOS_0_EMIOS_0_CH_9_H_INOUT;35:@57^1~65535*65535#[!//
SIUL2_0_PORT1_FXIO_FXIO_D3_INOUT;37:@155^1~65535*65535#[!//
SIUL2_0_PORT1_LPSPI0_LPSPI0_PCS6_INOUT;39:@227^1~65535*65535#[!//
SIUL2_0_PORT2_GPIO;0:65535@65535^65535~1*65535#[!//
SIUL2_0_PORT2_FCCU_FCCU_ERR0;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT2_EMIOS_1_EMIOS_1_CH_19_Y_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT2_FXIO_FXIO_D4_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT2_LCU0_LCU0_OUT3;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT2_LPSPI5_LPSPI5_SIN_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT2_ADC1_ADC1_X_0;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT2_WKPU_WKPU_0;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT2_CMP1_CMP1_IN2;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT2_SIUL_EIRQ_2;19:@18^1~65535*65535#[!//
SIUL2_0_PORT2_EMIOS_1_EMIOS_1_CH_19_Y_IN;20:@99^4~65535*65535#[!//
SIUL2_0_PORT2_FCCU_FCCU_ERR_IN0;21:@148^1~65535*65535#[!//
SIUL2_0_PORT2_FXIO_FXIO_D4_IN;22:@156^3~65535*65535#[!//
SIUL2_0_PORT2_LPUART0_LPUART0_RX;23:@187^1~65535*65535#[!//
SIUL2_0_PORT2_LPSPI1_LPSPI1_SIN;24:@239^2~65535*65535#[!//
SIUL2_0_PORT2_LPSPI5_LPSPI5_SIN_IN;25:@267^2~65535*65535#[!//
SIUL2_0_PORT2_EMIOS_1_EMIOS_1_CH_19_Y_INOUT;35:@99^4~65535*65535#[!//
SIUL2_0_PORT2_FXIO_FXIO_D4_INOUT;38:@156^3~65535*65535#[!//
SIUL2_0_PORT2_LPSPI5_LPSPI5_SIN_INOUT;40:@267^2~65535*65535#[!//
SIUL2_0_PORT3_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT3_FCCU_FCCU_ERR1;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT3_EMIOS_1_EMIOS_1_CH_20_Y_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT3_LPSPI1_LPSPI1_SCK_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT3_LCU0_LCU0_OUT2;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT3_FXIO_FXIO_D5_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT3_LPUART0_LPUART0_TX_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT3_LPSPI5_LPSPI5_SCK_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT3_ADC1_ADC1_S17;16:65535@65535^65535~0*65535#[!//
SIUL2_0_PORT3_SIUL_EIRQ_3;19:@19^1~65535*65535#[!//
SIUL2_0_PORT3_EMIOS_1_EMIOS_1_CH_20_Y_IN;20:@100^4~65535*65535#[!//
SIUL2_0_PORT3_FCCU_FCCU_ERR_IN1;21:@149^1~65535*65535#[!//
SIUL2_0_PORT3_FXIO_FXIO_D5_IN;22:@157^3~65535*65535#[!//
SIUL2_0_PORT3_LPSPI1_LPSPI1_SCK_IN;23:@238^1~65535*65535#[!//
SIUL2_0_PORT3_LPSPI5_LPSPI5_SCK_IN;24:@266^2~65535*65535#[!//
SIUL2_0_PORT3_LPUART0_LPUART0_TX_IN;25:@363^1~65535*65535#[!//
SIUL2_0_PORT3_EMIOS_1_EMIOS_1_CH_20_Y_INOUT;35:@100^4~65535*65535#[!//
SIUL2_0_PORT3_LPSPI1_LPSPI1_SCK_INOUT;36:@238^1~65535*65535#[!//
SIUL2_0_PORT3_FXIO_FXIO_D5_INOUT;38:@157^3~65535*65535#[!//
SIUL2_0_PORT3_LPUART0_LPUART0_TX_INOUT;39:@363^1~65535*65535#[!//
SIUL2_0_PORT3_LPSPI5_LPSPI5_SCK_INOUT;40:@266^2~65535*65535#[!//
SIUL2_0_PORT4_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT4_FXIO_FXIO_D6_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT4_CMP0_CMP0_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT4_JTAG_JTAG_TMS_SWD_DIO_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT4_ADC1_ADC1_S15;16:65535@65535^65535~8*0#[!//
SIUL2_0_PORT4_SIUL_EIRQ_4;19:@20^1~65535*65535#[!//
SIUL2_0_PORT4_FXIO_FXIO_D6_IN;20:@158^8~65535*65535#[!//
SIUL2_0_PORT4_JTAG_JTAG_TMS_SWD_DIO_IN;21:@186^0~65535*65535#[!//
SIUL2_0_PORT4_FXIO_FXIO_D6_INOUT;36:@158^8~65535*65535#[!//
SIUL2_0_PORT4_JTAG_JTAG_TMS_SWD_DIO_INOUT;40:@186^0~65535*65535#[!//
SIUL2_0_PORT5_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT5_SYSTEM_RESET_B_IN;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT5_SYSTEM_RESET_B_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT5_SIUL_EIRQ_5;19:@21^1~65535*65535#[!//
SIUL2_0_PORT5_SYSTEM_RESET_B_INOUT;40:@65535^0~65535*65535#[!//
SIUL2_0_PORT6_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT6_LPSPI1_LPSPI1_PCS1_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT6_EMIOS_1_EMIOS_1_CH_13_H_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT6_FXIO_FXIO_D19_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT6_LPSPI3_LPSPI3_PCS1_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT6_WKPU_WKPU_15;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT6_ADC0_ADC0_S18;16:65535@65535^65535~19*65535#[!//
SIUL2_0_PORT6_CAN0_CAN0_RX;19:@0^2~65535*65535#[!//
SIUL2_0_PORT6_SIUL_EIRQ_6;20:@22^1~65535*65535#[!//
SIUL2_0_PORT6_EMIOS_1_EMIOS_1_CH_13_H_IN;21:@93^1~65535*65535#[!//
SIUL2_0_PORT6_FXIO_FXIO_D19_IN;22:@171^4~65535*65535#[!//
SIUL2_0_PORT6_LPUART3_LPUART3_RX;23:@190^2~65535*65535#[!//
SIUL2_0_PORT6_LPSPI1_LPSPI1_PCS1_IN;24:@233^1~65535*65535#[!//
SIUL2_0_PORT6_LPSPI3_LPSPI3_PCS1_IN;25:@249^5~65535*65535#[!//
SIUL2_0_PORT6_LPUART1_LPUART1_CTS;26:@361^2~65535*65535#[!//
SIUL2_0_PORT6_LPUART0_LPUART0_RIN_B;27:@375^1~65535*65535#[!//
SIUL2_0_PORT6_LPSPI1_LPSPI1_PCS1_INOUT;36:@233^1~65535*65535#[!//
SIUL2_0_PORT6_EMIOS_1_EMIOS_1_CH_13_H_INOUT;37:@93^1~65535*65535#[!//
SIUL2_0_PORT6_FXIO_FXIO_D19_INOUT;38:@171^4~65535*65535#[!//
SIUL2_0_PORT6_LPSPI3_LPSPI3_PCS1_INOUT;39:@249^5~65535*65535#[!//
SIUL2_0_PORT7_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT7_LPUART3_LPUART3_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT7_LPSPI0_LPSPI0_PCS1_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT7_EMIOS_1_EMIOS_1_CH_11_H_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT7_CAN0_CAN0_TX;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT7_LPUART1_LPUART1_RTS;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT7_FXIO_FXIO_D9_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT7_ADC0_ADC0_S11;16:65535@65535^65535~8*65535#[!//
SIUL2_0_PORT7_SIUL_EIRQ_7;19:@23^1~65535*65535#[!//
SIUL2_0_PORT7_EMIOS_1_EMIOS_1_CH_11_H_IN;20:@91^1~65535*65535#[!//
SIUL2_0_PORT7_FXIO_FXIO_D9_IN;21:@161^3~65535*65535#[!//
SIUL2_0_PORT7_LPSPI0_LPSPI0_PCS1_IN;22:@222^3~65535*65535#[!//
SIUL2_0_PORT7_LPUART3_LPUART3_TX_IN;23:@366^1~65535*65535#[!//
SIUL2_0_PORT7_LPUART0_LPUART0_DCD_B;24:@374^1~65535*65535#[!//
SIUL2_0_PORT7_LPUART3_LPUART3_TX_INOUT;34:@366^1~65535*65535#[!//
SIUL2_0_PORT7_LPSPI0_LPSPI0_PCS1_INOUT;35:@222^3~65535*65535#[!//
SIUL2_0_PORT7_EMIOS_1_EMIOS_1_CH_11_H_INOUT;36:@91^1~65535*65535#[!//
SIUL2_0_PORT7_FXIO_FXIO_D9_INOUT;39:@161^3~65535*65535#[!//
SIUL2_0_PORT8_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT8_EMIOS_1_EMIOS_1_CH_12_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT8_LPSPI2_LPSPI2_SOUT_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT8_FXIO_FXIO_D6_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT8_EMIOS_2_EMIOS_2_CH_7_H_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT8_PGO_EXTWAKE;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT8_WKPU_WKPU_23;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT8_ADC0_ADC0_P2;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT8_SIUL_EIRQ_16;19:@32^1~65535*65535#[!//
SIUL2_0_PORT8_EMIOS_1_EMIOS_1_CH_12_H_IN;20:@92^2~65535*65535#[!//
SIUL2_0_PORT8_EMIOS_2_EMIOS_2_CH_7_H_IN;21:@119^3~65535*65535#[!//
SIUL2_0_PORT8_FXIO_FXIO_D6_IN;22:@158^2~65535*65535#[!//
SIUL2_0_PORT8_LPUART2_LPUART2_RX;23:@189^3~65535*65535#[!//
SIUL2_0_PORT8_LPSPI2_LPSPI2_SOUT_IN;24:@247^1~65535*65535#[!//
SIUL2_0_PORT8_EMIOS_1_EMIOS_1_CH_12_H_INOUT;35:@92^2~65535*65535#[!//
SIUL2_0_PORT8_LPSPI2_LPSPI2_SOUT_INOUT;36:@247^1~65535*65535#[!//
SIUL2_0_PORT8_FXIO_FXIO_D6_INOUT;37:@158^2~65535*65535#[!//
SIUL2_0_PORT8_EMIOS_2_EMIOS_2_CH_7_H_INOUT;39:@119^3~65535*65535#[!//
SIUL2_0_PORT9_GPIO;0:65535@65535^65535~20*65535#[!//
SIUL2_0_PORT9_LPUART2_LPUART2_TX_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT9_LPSPI2_LPSPI2_PCS0_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT9_FXIO_FXIO_D7_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT9_LPSPI3_LPSPI3_PCS0_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT9_CMP2_CMP2_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT9_WKPU_WKPU_21;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT9_ADC0_ADC0_P7;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT9_SIUL_EIRQ_17;19:@33^1~65535*65535#[!//
SIUL2_0_PORT9_FXIO_FXIO_D7_IN;20:@159^2~65535*65535#[!//
SIUL2_0_PORT9_LPSPI2_LPSPI2_PCS0_IN;21:@241^1~65535*65535#[!//
SIUL2_0_PORT9_LPSPI3_LPSPI3_PCS0_IN;22:@248^3~65535*65535#[!//
SIUL2_0_PORT9_LPUART2_LPUART2_TX_IN;23:@365^1~65535*65535#[!//
SIUL2_0_PORT9_PGI_PGOOD;24:@440^1~65535*65535#[!//
SIUL2_0_PORT9_LPUART2_LPUART2_TX_INOUT;35:@365^1~65535*65535#[!//
SIUL2_0_PORT9_LPSPI2_LPSPI2_PCS0_INOUT;36:@241^1~65535*65535#[!//
SIUL2_0_PORT9_FXIO_FXIO_D7_INOUT;37:@159^2~65535*65535#[!//
SIUL2_0_PORT9_LPSPI3_LPSPI3_PCS0_INOUT;39:@248^3~65535*65535#[!//
SIUL2_0_PORT10_GPIO;0:65535@65535^65535~6*65535#[!//
SIUL2_0_PORT10_EMIOS_0_EMIOS_0_CH_12_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT10_FXIO_FXIO_D0_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT10_JTAG_TRACENOETM_JTAG_TDO_TRACENOETM_SWO;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT10_SIUL_EIRQ_18;19:@34^1~65535*65535#[!//
SIUL2_0_PORT10_EMIOS_0_EMIOS_0_CH_12_H_IN;20:@60^2~65535*65535#[!//
SIUL2_0_PORT10_FXIO_FXIO_D0_IN;21:@152^2~65535*65535#[!//
SIUL2_0_PORT10_EMIOS_0_EMIOS_0_CH_12_H_INOUT;35:@60^2~65535*65535#[!//
SIUL2_0_PORT10_FXIO_FXIO_D0_INOUT;37:@152^2~65535*65535#[!//
SIUL2_0_PORT11_GPIO;0:65535@65535^65535~5*65535#[!//
SIUL2_0_PORT11_CAN1_CAN1_TX;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT11_EMIOS_0_EMIOS_0_CH_13_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT11_EMIOS_1_EMIOS_1_CH_1_H_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT11_FXIO_FXIO_D1_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT11_CMP0_CMP0_RRT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT11_LPSPI1_LPSPI1_PCS0_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT11_LPSPI2_LPSPI2_SCK_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT11_ADC1_ADC1_S10;16:65535@65535^65535~5*65535#[!//
SIUL2_0_PORT11_SIUL_EIRQ_19;19:@35^1~65535*65535#[!//
SIUL2_0_PORT11_EMIOS_0_EMIOS_0_CH_13_H_IN;20:@61^1~65535*65535#[!//
SIUL2_0_PORT11_EMIOS_1_EMIOS_1_CH_1_H_IN;21:@81^3~65535*65535#[!//
SIUL2_0_PORT11_FXIO_FXIO_D1_IN;22:@153^2~65535*65535#[!//
SIUL2_0_PORT11_LPSPI1_LPSPI1_PCS0_IN;23:@232^2~65535*65535#[!//
SIUL2_0_PORT11_LPSPI2_LPSPI2_SCK_IN;24:@245^5~65535*65535#[!//
SIUL2_0_PORT11_EMIOS_0_EMIOS_0_CH_13_H_INOUT;35:@61^1~65535*65535#[!//
SIUL2_0_PORT11_EMIOS_1_EMIOS_1_CH_1_H_INOUT;36:@81^3~65535*65535#[!//
SIUL2_0_PORT11_FXIO_FXIO_D1_INOUT;37:@153^2~65535*65535#[!//
SIUL2_0_PORT11_LPSPI1_LPSPI1_PCS0_INOUT;39:@232^2~65535*65535#[!//
SIUL2_0_PORT11_LPSPI2_LPSPI2_SCK_INOUT;40:@245^5~65535*65535#[!//
SIUL2_0_PORT12_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT12_LPSPI1_LPSPI1_PCS5_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT12_EMIOS_0_EMIOS_0_CH_14_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT12_SYSTEM_CLKOUT_STANDBY;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT12_FXIO_FXIO_D9_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT12_EMIOS_1_EMIOS_1_CH_2_H_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT12_CMP1_CMP1_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT12_ADC1_ADC1_P0;16:65535@65535^65535~21*65535#[!//
SIUL2_0_PORT12_CAN1_CAN1_RX;19:@1^2~65535*65535#[!//
SIUL2_0_PORT12_SIUL_EIRQ_20;20:@36^1~65535*65535#[!//
SIUL2_0_PORT12_EMIOS_0_EMIOS_0_CH_14_H_IN;21:@62^1~65535*65535#[!//
SIUL2_0_PORT12_EMIOS_1_EMIOS_1_CH_2_H_IN;22:@82^4~65535*65535#[!//
SIUL2_0_PORT12_FXIO_FXIO_D9_IN;23:@161^4~65535*65535#[!//
SIUL2_0_PORT12_LPUART11_LPUART11_RX;24:@198^2~65535*65535#[!//
SIUL2_0_PORT12_LPSPI1_LPSPI1_PCS5_IN;25:@237^1~65535*65535#[!//
SIUL2_0_PORT12_LPSPI1_LPSPI1_PCS5_INOUT;34:@237^1~65535*65535#[!//
SIUL2_0_PORT12_EMIOS_0_EMIOS_0_CH_14_H_INOUT;35:@62^1~65535*65535#[!//
SIUL2_0_PORT12_FXIO_FXIO_D9_INOUT;38:@161^4~65535*65535#[!//
SIUL2_0_PORT12_EMIOS_1_EMIOS_1_CH_2_H_INOUT;39:@82^4~65535*65535#[!//
SIUL2_0_PORT13_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT13_LPSPI1_LPSPI1_PCS4_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT13_EMIOS_0_EMIOS_0_CH_15_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT13_FXIO_FXIO_D8_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT13_EMIOS_1_EMIOS_1_CH_3_H_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT13_LPUART11_LPUART11_TX_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT13_WKPU_WKPU_4;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT13_ADC1_ADC1_P1;16:65535@65535^65535~4*65535#[!//
SIUL2_0_PORT13_SIUL_EIRQ_21;19:@37^1~65535*65535#[!//
SIUL2_0_PORT13_EMIOS_0_EMIOS_0_CH_15_H_IN;20:@63^2~65535*65535#[!//
SIUL2_0_PORT13_EMIOS_1_EMIOS_1_CH_3_H_IN;21:@83^4~65535*65535#[!//
SIUL2_0_PORT13_FXIO_FXIO_D8_IN;22:@160^4~65535*65535#[!//
SIUL2_0_PORT13_LPSPI1_LPSPI1_PCS4_IN;23:@236^1~65535*65535#[!//
SIUL2_0_PORT13_LPUART11_LPUART11_TX_IN;24:@412^1~65535*65535#[!//
SIUL2_0_PORT13_LPSPI1_LPSPI1_PCS4_INOUT;34:@236^1~65535*65535#[!//
SIUL2_0_PORT13_EMIOS_0_EMIOS_0_CH_15_H_INOUT;35:@63^2~65535*65535#[!//
SIUL2_0_PORT13_FXIO_FXIO_D8_INOUT;38:@160^4~65535*65535#[!//
SIUL2_0_PORT13_EMIOS_1_EMIOS_1_CH_3_H_INOUT;39:@83^4~65535*65535#[!//
SIUL2_0_PORT13_LPUART11_LPUART11_TX_INOUT;40:@412^1~65535*65535#[!//
SIUL2_0_PORT14_GPIO;0:65535@65535^65535~17*65535#[!//
SIUL2_0_PORT14_EMIOS_1_EMIOS_1_CH_4_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT14_LPSPI1_LPSPI1_PCS3_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT14_EMIOS_2_EMIOS_2_CH_18_Y_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT14_FXIO_FXIO_D14_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT14_LPSPI5_LPSPI5_PCS1_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT14_ADC1_ADC1_P4;16:65535@65535^65535~17*65535#[!//
SIUL2_0_PORT14_SIUL_EIRQ_22;19:@38^1~65535*65535#[!//
SIUL2_0_PORT14_EMIOS_1_EMIOS_1_CH_4_H_IN;20:@84^7~65535*65535#[!//
SIUL2_0_PORT14_EMIOS_2_EMIOS_2_CH_18_Y_IN;21:@130^4~65535*65535#[!//
SIUL2_0_PORT14_FXIO_FXIO_D14_IN;22:@166^4~65535*65535#[!//
SIUL2_0_PORT14_LPSPI1_LPSPI1_PCS3_IN;23:@235^2~65535*65535#[!//
SIUL2_0_PORT14_LPSPI5_LPSPI5_PCS1_IN;24:@263^2~65535*65535#[!//
SIUL2_0_PORT14_EMIOS_1_EMIOS_1_CH_4_H_INOUT;35:@84^7~65535*65535#[!//
SIUL2_0_PORT14_LPSPI1_LPSPI1_PCS3_INOUT;36:@235^2~65535*65535#[!//
SIUL2_0_PORT14_EMIOS_2_EMIOS_2_CH_18_Y_INOUT;37:@130^4~65535*65535#[!//
SIUL2_0_PORT14_FXIO_FXIO_D14_INOUT;39:@166^4~65535*65535#[!//
SIUL2_0_PORT14_LPSPI5_LPSPI5_PCS1_INOUT;40:@263^2~65535*65535#[!//
SIUL2_0_PORT15_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT15_EMIOS_0_EMIOS_0_CH_10_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT15_LPSPI0_LPSPI0_PCS3_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT15_LPSPI2_LPSPI2_PCS3_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT15_LPUART1_LPUART1_DTR_B;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT15_LPSPI5_LPSPI5_PCS0_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT15_FXIO_FXIO_D31_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT15_ADC1_ADC1_P7;16:65535@65535^65535~14*65535#[!//
SIUL2_0_PORT15_WKPU_WKPU_20;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT15_SIUL_EIRQ_23;19:@39^1~65535*65535#[!//
SIUL2_0_PORT15_EMIOS_0_EMIOS_0_CH_10_H_IN;20:@58^2~65535*65535#[!//
SIUL2_0_PORT15_FXIO_FXIO_D31_IN;21:@183^1~65535*65535#[!//
SIUL2_0_PORT15_LPUART6_LPUART6_RX;22:@193^2~65535*65535#[!//
SIUL2_0_PORT15_LPSPI0_LPSPI0_PCS3_IN;23:@224^1~65535*65535#[!//
SIUL2_0_PORT15_LPSPI2_LPSPI2_PCS3_IN;24:@244^1~65535*65535#[!//
SIUL2_0_PORT15_LPSPI5_LPSPI5_PCS0_IN;25:@262^3~65535*65535#[!//
SIUL2_0_PORT15_EMIOS_0_EMIOS_0_CH_10_H_INOUT;35:@58^2~65535*65535#[!//
SIUL2_0_PORT15_LPSPI0_LPSPI0_PCS3_INOUT;36:@224^1~65535*65535#[!//
SIUL2_0_PORT15_LPSPI2_LPSPI2_PCS3_INOUT;37:@244^1~65535*65535#[!//
SIUL2_0_PORT15_LPSPI5_LPSPI5_PCS0_INOUT;39:@262^3~65535*65535#[!//
SIUL2_0_PORT15_FXIO_FXIO_D31_INOUT;40:@183^1~65535*65535#[!//
SIUL2_0_PORT16_GPIO;0:65535@65535^65535~13*65535#[!//
SIUL2_0_PORT16_LPSPI4_LPSPI4_PCS3_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT16_EMIOS_0_EMIOS_0_CH_11_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT16_LPSPI1_LPSPI1_PCS2_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT16_LPSPI0_LPSPI0_PCS4_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT16_LPUART6_LPUART6_TX_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT16_FXIO_FXIO_D30_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT16_ADC1_ADC1_S13;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT16_WKPU_WKPU_31;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT16_SIUL_EIRQ_4;19:@20^2~65535*65535#[!//
SIUL2_0_PORT16_EMIOS_0_EMIOS_0_CH_11_H_IN;20:@59^2~65535*65535#[!//
SIUL2_0_PORT16_FXIO_FXIO_D30_IN;21:@182^1~65535*65535#[!//
SIUL2_0_PORT16_LPSPI0_LPSPI0_PCS4_IN;22:@225^1~65535*65535#[!//
SIUL2_0_PORT16_LPSPI1_LPSPI1_PCS2_IN;23:@234^2~65535*65535#[!//
SIUL2_0_PORT16_LPSPI4_LPSPI4_PCS3_IN;24:@258^1~65535*65535#[!//
SIUL2_0_PORT16_LPUART6_LPUART6_TX_IN;25:@369^1~65535*65535#[!//
SIUL2_0_PORT16_LPUART1_LPUART1_DSR_B;26:@378^1~65535*65535#[!//
SIUL2_0_PORT16_LPSPI4_LPSPI4_PCS3_INOUT;34:@258^1~65535*65535#[!//
SIUL2_0_PORT16_EMIOS_0_EMIOS_0_CH_11_H_INOUT;35:@59^2~65535*65535#[!//
SIUL2_0_PORT16_LPSPI1_LPSPI1_PCS2_INOUT;36:@234^2~65535*65535#[!//
SIUL2_0_PORT16_LPSPI0_LPSPI0_PCS4_INOUT;37:@225^1~65535*65535#[!//
SIUL2_0_PORT16_LPUART6_LPUART6_TX_INOUT;38:@369^1~65535*65535#[!//
SIUL2_0_PORT16_FXIO_FXIO_D30_INOUT;40:@182^1~65535*65535#[!//
SIUL2_0_PORT17_GPIO;0:65535@65535^65535~10*65535#[!//
SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_6_G_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT17_LPUART4_LPUART4_TX_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT17_LPSPI3_LPSPI3_SOUT_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT17_FXIO_FXIO_D19_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT17_ADC2_ADC2_S19;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_6_G_IN;19:@54^2~65535*65535#[!//
SIUL2_0_PORT17_FXIO_FXIO_D19_IN;20:@171^1~65535*65535#[!//
SIUL2_0_PORT17_LPSPI3_LPSPI3_SOUT_IN;21:@254^2~65535*65535#[!//
SIUL2_0_PORT17_LPUART4_LPUART4_TX_IN;22:@367^1~65535*65535#[!//
SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_6_G_INOUT;35:@54^2~65535*65535#[!//
SIUL2_0_PORT17_LPUART4_LPUART4_TX_INOUT;37:@367^1~65535*65535#[!//
SIUL2_0_PORT17_LPSPI3_LPSPI3_SOUT_INOUT;39:@254^2~65535*65535#[!//
SIUL2_0_PORT17_FXIO_FXIO_D19_INOUT;40:@171^1~65535*65535#[!//
SIUL2_0_PORT18_GPIO;0:65535@65535^65535~25*65535#[!//
SIUL2_0_PORT18_EMIOS_1_EMIOS_1_CH_0_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT18_LPUART1_LPUART1_TX_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT18_LPSPI1_LPSPI1_SOUT_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT18_EMIOS_1_EMIOS_1_CH_16_X_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT18_EMIOS_2_EMIOS_2_CH_0_X_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT18_ADC2_ADC2_P0;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT18_SIUL_EIRQ_0;19:@16^2~65535*65535#[!//
SIUL2_0_PORT18_EMIOS_1_EMIOS_1_CH_0_X_IN;20:@80^1~65535*65535#[!//
SIUL2_0_PORT18_EMIOS_1_EMIOS_1_CH_16_X_IN;21:@96^1~65535*65535#[!//
SIUL2_0_PORT18_EMIOS_2_EMIOS_2_CH_0_X_IN;22:@112^2~65535*65535#[!//
SIUL2_0_PORT18_LPSPI1_LPSPI1_SOUT_IN;23:@240^4~65535*65535#[!//
SIUL2_0_PORT18_TRGMUX_TRGMUX_IN12;24:@356^1~65535*65535#[!//
SIUL2_0_PORT18_LPUART1_LPUART1_TX_IN;25:@364^4~65535*65535#[!//
SIUL2_0_PORT18_EMIOS_1_EMIOS_1_CH_0_X_INOUT;35:@80^1~65535*65535#[!//
SIUL2_0_PORT18_LPUART1_LPUART1_TX_INOUT;36:@364^4~65535*65535#[!//
SIUL2_0_PORT18_LPSPI1_LPSPI1_SOUT_INOUT;37:@240^4~65535*65535#[!//
SIUL2_0_PORT18_EMIOS_1_EMIOS_1_CH_16_X_INOUT;38:@96^1~65535*65535#[!//
SIUL2_0_PORT18_EMIOS_2_EMIOS_2_CH_0_X_INOUT;39:@112^2~65535*65535#[!//
SIUL2_0_PORT19_GPIO;0:65535@65535^65535~26*65535#[!//
SIUL2_0_PORT19_EMIOS_1_EMIOS_1_CH_1_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT19_LPSPI1_LPSPI1_SCK_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT19_EMIOS_2_EMIOS_2_CH_1_H_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT19_ADC2_ADC2_P1;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT19_SIUL_EIRQ_1;19:@17^2~65535*65535#[!//
SIUL2_0_PORT19_EMIOS_1_EMIOS_1_CH_1_H_IN;20:@81^1~65535*65535#[!//
SIUL2_0_PORT19_EMIOS_2_EMIOS_2_CH_1_H_IN;21:@113^2~65535*65535#[!//
SIUL2_0_PORT19_LPUART1_LPUART1_RX;22:@188^5~65535*65535#[!//
SIUL2_0_PORT19_LPSPI1_LPSPI1_SCK_IN;23:@238^3~65535*65535#[!//
SIUL2_0_PORT19_TRGMUX_TRGMUX_IN13;24:@357^1~65535*65535#[!//
SIUL2_0_PORT19_EMIOS_1_EMIOS_1_CH_1_H_INOUT;35:@81^1~65535*65535#[!//
SIUL2_0_PORT19_LPSPI1_LPSPI1_SCK_INOUT;37:@238^3~65535*65535#[!//
SIUL2_0_PORT19_EMIOS_2_EMIOS_2_CH_1_H_INOUT;39:@113^2~65535*65535#[!//
SIUL2_0_PORT20_GPIO;0:65535@65535^65535~27*65535#[!//
SIUL2_0_PORT20_EMIOS_1_EMIOS_1_CH_2_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT20_LPSPI1_LPSPI1_SIN_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT20_EMIOS_2_EMIOS_2_CH_2_H_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT20_ADC2_ADC2_P2;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT20_WKPU_WKPU_59;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT20_SIUL_EIRQ_2;19:@18^2~65535*65535#[!//
SIUL2_0_PORT20_EMIOS_1_EMIOS_1_CH_2_H_IN;20:@82^2~65535*65535#[!//
SIUL2_0_PORT20_EMIOS_2_EMIOS_2_CH_2_H_IN;21:@114^2~65535*65535#[!//
SIUL2_0_PORT20_LPSPI1_LPSPI1_SIN_IN;22:@239^3~65535*65535#[!//
SIUL2_0_PORT20_TRGMUX_TRGMUX_IN14;23:@358^1~65535*65535#[!//
SIUL2_0_PORT20_EMIOS_1_EMIOS_1_CH_2_H_INOUT;35:@82^2~65535*65535#[!//
SIUL2_0_PORT20_LPSPI1_LPSPI1_SIN_INOUT;37:@239^3~65535*65535#[!//
SIUL2_0_PORT20_EMIOS_2_EMIOS_2_CH_2_H_INOUT;39:@114^2~65535*65535#[!//
SIUL2_0_PORT21_GPIO;0:65535@65535^65535~28*65535#[!//
SIUL2_0_PORT21_LPSPI2_LPSPI2_PCS2_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT21_EMIOS_1_EMIOS_1_CH_3_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT21_FXIO_FXIO_D0_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT21_LPSPI1_LPSPI1_PCS0_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT21_EMIOS_2_EMIOS_2_CH_3_H_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT21_ADC2_ADC2_S12;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT21_SIUL_EIRQ_3;19:@19^2~65535*65535#[!//
SIUL2_0_PORT21_EMIOS_1_EMIOS_1_CH_3_H_IN;20:@83^1~65535*65535#[!//
SIUL2_0_PORT21_EMIOS_2_EMIOS_2_CH_3_H_IN;21:@115^2~65535*65535#[!//
SIUL2_0_PORT21_FXIO_FXIO_D0_IN;22:@152^3~65535*65535#[!//
SIUL2_0_PORT21_LPSPI1_LPSPI1_PCS0_IN;23:@232^3~65535*65535#[!//
SIUL2_0_PORT21_LPSPI2_LPSPI2_PCS2_IN;24:@243^1~65535*65535#[!//
SIUL2_0_PORT21_TRGMUX_TRGMUX_IN15;25:@359^1~65535*65535#[!//
SIUL2_0_PORT21_LPSPI2_LPSPI2_PCS2_INOUT;34:@243^1~65535*65535#[!//
SIUL2_0_PORT21_EMIOS_1_EMIOS_1_CH_3_H_INOUT;35:@83^1~65535*65535#[!//
SIUL2_0_PORT21_FXIO_FXIO_D0_INOUT;36:@152^3~65535*65535#[!//
SIUL2_0_PORT21_LPSPI1_LPSPI1_PCS0_INOUT;37:@232^3~65535*65535#[!//
SIUL2_0_PORT21_EMIOS_2_EMIOS_2_CH_3_H_INOUT;39:@115^2~65535*65535#[!//
SIUL2_0_PORT22_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT22_EMIOS_1_EMIOS_1_CH_4_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT22_FXIO_FXIO_D1_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT22_LPSPI1_LPSPI1_PCS1_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT22_CAN1_CAN1_RX;19:@1^3~65535*65535#[!//
SIUL2_0_PORT22_EMIOS_1_EMIOS_1_CH_4_H_IN;20:@84^1~65535*65535#[!//
SIUL2_0_PORT22_FXIO_FXIO_D1_IN;21:@153^3~65535*65535#[!//
SIUL2_0_PORT22_LPSPI1_LPSPI1_PCS1_IN;22:@233^3~65535*65535#[!//
SIUL2_0_PORT22_EMIOS_1_EMIOS_1_CH_4_H_INOUT;35:@84^1~65535*65535#[!//
SIUL2_0_PORT22_FXIO_FXIO_D1_INOUT;36:@153^3~65535*65535#[!//
SIUL2_0_PORT22_LPSPI1_LPSPI1_PCS1_INOUT;37:@233^3~65535*65535#[!//
SIUL2_0_PORT23_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT23_CAN1_CAN1_TX;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT23_EMIOS_1_EMIOS_1_CH_6_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT23_FXIO_FXIO_D2_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT23_ADC1_ADC1_S19;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT23_EMIOS_1_EMIOS_1_CH_6_H_IN;19:@86^2~65535*65535#[!//
SIUL2_0_PORT23_FXIO_FXIO_D2_IN;20:@154^3~65535*65535#[!//
SIUL2_0_PORT23_EMIOS_1_EMIOS_1_CH_6_H_INOUT;35:@86^2~65535*65535#[!//
SIUL2_0_PORT23_FXIO_FXIO_D2_INOUT;36:@154^3~65535*65535#[!//
SIUL2_0_PORT24_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT24_OSC32K_OSC32K_XTAL;17:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT24_EMIOS_1_EMIOS_1_CH_7_H;19:@87^2~65535*65535#[!//
SIUL2_0_PORT24_FXIO_FXIO_D3;20:@155^3~65535*65535#[!//
SIUL2_0_PORT25_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT25_OSC32K_OSC32K_EXTAL;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT25_WKPU_WKPU_34;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT25_SIUL_EIRQ_5;19:@21^2~65535*65535#[!//
SIUL2_0_PORT25_EMIOS_1_EMIOS_1_CH_8_X;20:@88^2~65535*65535#[!//
SIUL2_0_PORT25_EMIOS_2_EMIOS_2_CH_8_X;21:@120^2~65535*65535#[!//
SIUL2_0_PORT25_FXIO_FXIO_D2;22:@154^6~65535*65535#[!//
SIUL2_0_PORT26_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT26_EMIOS_1_EMIOS_1_CH_9_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT26_LPSPI1_LPSPI1_PCS0_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT26_LPSPI0_LPSPI0_PCS0_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT26_FXIO_FXIO_D1_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT26_EMIOS_2_EMIOS_2_CH_9_H_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT26_GMAC0_GMAC0_PPS0_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT26_WKPU_WKPU_35;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT26_EMIOS_1_EMIOS_1_CH_9_H_IN;19:@89^2~65535*65535#[!//
SIUL2_0_PORT26_EMIOS_2_EMIOS_2_CH_9_H_IN;20:@121^2~65535*65535#[!//
SIUL2_0_PORT26_GMAC0_GMAC0_PPS0_IN;21:@144^3~65535*65535#[!//
SIUL2_0_PORT26_FXIO_FXIO_D1_IN;22:@153^7~65535*65535#[!//
SIUL2_0_PORT26_LPSPI0_LPSPI0_PCS0_IN;23:@221^3~65535*65535#[!//
SIUL2_0_PORT26_LPSPI1_LPSPI1_PCS0_IN;24:@232^5~65535*65535#[!//
SIUL2_0_PORT26_EMIOS_1_EMIOS_1_CH_9_H_INOUT;35:@89^2~65535*65535#[!//
SIUL2_0_PORT26_LPSPI1_LPSPI1_PCS0_INOUT;36:@232^5~65535*65535#[!//
SIUL2_0_PORT26_LPSPI0_LPSPI0_PCS0_INOUT;37:@221^3~65535*65535#[!//
SIUL2_0_PORT26_FXIO_FXIO_D1_INOUT;38:@153^7~65535*65535#[!//
SIUL2_0_PORT26_EMIOS_2_EMIOS_2_CH_9_H_INOUT;39:@121^2~65535*65535#[!//
SIUL2_0_PORT26_GMAC0_GMAC0_PPS0_INOUT;40:@144^3~65535*65535#[!//
SIUL2_0_PORT27_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT27_FXIO_FXIO_D5_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT27_EMIOS_1_EMIOS_1_CH_10_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT27_GMAC0_GMAC0_PPS1_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT27_LPUART0_LPUART0_TX_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT27_CAN0_CAN0_TX;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT27_EMIOS_2_EMIOS_2_CH_10_H_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT27_EMIOS_1_EMIOS_1_CH_10_H_IN;19:@90^3~65535*65535#[!//
SIUL2_0_PORT27_EMIOS_2_EMIOS_2_CH_10_H_IN;20:@122^2~65535*65535#[!//
SIUL2_0_PORT27_GMAC0_GMAC0_PPS1_IN;21:@145^3~65535*65535#[!//
SIUL2_0_PORT27_FXIO_FXIO_D5_IN;22:@157^9~65535*65535#[!//
SIUL2_0_PORT27_LPUART0_LPUART0_TX_IN;23:@363^4~65535*65535#[!//
SIUL2_0_PORT27_FXIO_FXIO_D5_INOUT;34:@157^9~65535*65535#[!//
SIUL2_0_PORT27_EMIOS_1_EMIOS_1_CH_10_H_INOUT;35:@90^3~65535*65535#[!//
SIUL2_0_PORT27_GMAC0_GMAC0_PPS1_INOUT;36:@145^3~65535*65535#[!//
SIUL2_0_PORT27_LPUART0_LPUART0_TX_INOUT;37:@363^4~65535*65535#[!//
SIUL2_0_PORT27_EMIOS_2_EMIOS_2_CH_10_H_INOUT;39:@122^2~65535*65535#[!//
SIUL2_0_PORT28_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT28_EMIOS_1_EMIOS_1_CH_11_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT28_LPSPI1_LPSPI1_SCK_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT28_EMIOS_2_EMIOS_2_CH_11_H_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT28_GMAC1_GMAC1_MII_RMII_RGMII_MDC;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT28_CAN0_CAN0_RX;19:@0^4~65535*65535#[!//
SIUL2_0_PORT28_SIUL_EIRQ_6;20:@22^2~65535*65535#[!//
SIUL2_0_PORT28_EMIOS_1_EMIOS_1_CH_11_H_IN;21:@91^2~65535*65535#[!//
SIUL2_0_PORT28_EMIOS_2_EMIOS_2_CH_11_H_IN;22:@123^2~65535*65535#[!//
SIUL2_0_PORT28_LPUART0_LPUART0_RX;23:@187^4~65535*65535#[!//
SIUL2_0_PORT28_LPSPI1_LPSPI1_SCK_IN;24:@238^4~65535*65535#[!//
SIUL2_0_PORT28_EMIOS_1_EMIOS_1_CH_11_H_INOUT;35:@91^2~65535*65535#[!//
SIUL2_0_PORT28_LPSPI1_LPSPI1_SCK_INOUT;36:@238^4~65535*65535#[!//
SIUL2_0_PORT28_EMIOS_2_EMIOS_2_CH_11_H_INOUT;39:@123^2~65535*65535#[!//
SIUL2_0_PORT29_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT29_EMIOS_1_EMIOS_1_CH_12_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT29_GMAC0_GMAC0_PPS2_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT29_LPUART2_LPUART2_TX_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT29_LPSPI1_LPSPI1_SIN_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT29_EMIOS_2_EMIOS_2_CH_12_H_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT29_GMAC1_GMAC1_MII_RMII_RGMII_MDIO_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT29_EMIOS_1_EMIOS_1_CH_12_H_IN;19:@92^3~65535*65535#[!//
SIUL2_0_PORT29_EMIOS_2_EMIOS_2_CH_12_H_IN;20:@124^1~65535*65535#[!//
SIUL2_0_PORT29_GMAC0_GMAC0_PPS2_IN;21:@146^3~65535*65535#[!//
SIUL2_0_PORT29_LPSPI1_LPSPI1_SIN_IN;22:@239^4~65535*65535#[!//
SIUL2_0_PORT29_LPUART2_LPUART2_TX_IN;23:@365^5~65535*65535#[!//
SIUL2_0_PORT29_GMAC1_GMAC1_MII_RMII_RGMII_MDIO_IN;24:@454^1~65535*65535#[!//
SIUL2_0_PORT29_EMIOS_1_EMIOS_1_CH_12_H_INOUT;35:@92^3~65535*65535#[!//
SIUL2_0_PORT29_GMAC0_GMAC0_PPS2_INOUT;36:@146^3~65535*65535#[!//
SIUL2_0_PORT29_LPUART2_LPUART2_TX_INOUT;37:@365^5~65535*65535#[!//
SIUL2_0_PORT29_LPSPI1_LPSPI1_SIN_INOUT;38:@239^4~65535*65535#[!//
SIUL2_0_PORT29_EMIOS_2_EMIOS_2_CH_12_H_INOUT;39:@124^1~65535*65535#[!//
SIUL2_0_PORT29_GMAC1_GMAC1_MII_RMII_RGMII_MDIO_INOUT;41:@454^1~65535*65535#[!//
SIUL2_0_PORT30_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT30_EMIOS_1_EMIOS_1_CH_13_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT30_LPSPI1_LPSPI1_SOUT_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT30_LPSPI0_LPSPI0_SOUT_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT30_EMIOS_2_EMIOS_2_CH_13_H_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT30_GMAC1_GMAC1_MII_RMII_RGMII_MDC;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT30_WKPU_WKPU_37;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT30_SIUL_EIRQ_7;19:@23^2~65535*65535#[!//
SIUL2_0_PORT30_EMIOS_1_EMIOS_1_CH_13_H_IN;20:@93^2~65535*65535#[!//
SIUL2_0_PORT30_EMIOS_2_EMIOS_2_CH_13_H_IN;21:@125^2~65535*65535#[!//
SIUL2_0_PORT30_LPUART2_LPUART2_RX;22:@189^4~65535*65535#[!//
SIUL2_0_PORT30_LPSPI0_LPSPI0_SOUT_IN;23:@231^4~65535*65535#[!//
SIUL2_0_PORT30_LPSPI1_LPSPI1_SOUT_IN;24:@240^5~65535*65535#[!//
SIUL2_0_PORT30_EMIOS_1_EMIOS_1_CH_13_H_INOUT;35:@93^2~65535*65535#[!//
SIUL2_0_PORT30_LPSPI1_LPSPI1_SOUT_INOUT;36:@240^5~65535*65535#[!//
SIUL2_0_PORT30_LPSPI0_LPSPI0_SOUT_INOUT;37:@231^4~65535*65535#[!//
SIUL2_0_PORT30_EMIOS_2_EMIOS_2_CH_13_H_INOUT;39:@125^2~65535*65535#[!//
SIUL2_0_PORT31_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT31_GMAC0_GMAC0_PPS0_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT31_EMIOS_1_EMIOS_1_CH_14_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT31_FXIO_FXIO_D0_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT31_LPSPI0_LPSPI0_PCS1_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT31_TRGMUX_TRGMUX_OUT8;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT31_GMAC1_GMAC1_PPS0_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT31_EMIOS_1_EMIOS_1_CH_14_H_IN;19:@94^2~65535*65535#[!//
SIUL2_0_PORT31_GMAC0_GMAC0_PPS0_IN;20:@144^5~65535*65535#[!//
SIUL2_0_PORT31_FXIO_FXIO_D0_IN;21:@152^6~65535*65535#[!//
SIUL2_0_PORT31_LPSPI0_LPSPI0_PCS1_IN;22:@222^2~65535*65535#[!//
SIUL2_0_PORT31_SAI0_SAI0_MCLK;23:@320^3~65535*65535#[!//
SIUL2_0_PORT31_GMAC1_GMAC1_PPS0_IN;24:@457^1~65535*65535#[!//
SIUL2_0_PORT31_GMAC1_GMAC1_MII_CRS;25:@461^2~65535*65535#[!//
SIUL2_0_PORT31_GMAC0_GMAC0_PPS0_INOUT;34:@144^5~65535*65535#[!//
SIUL2_0_PORT31_EMIOS_1_EMIOS_1_CH_14_H_INOUT;35:@94^2~65535*65535#[!//
SIUL2_0_PORT31_FXIO_FXIO_D0_INOUT;36:@152^6~65535*65535#[!//
SIUL2_0_PORT31_LPSPI0_LPSPI0_PCS1_INOUT;37:@222^2~65535*65535#[!//
SIUL2_0_PORT31_GMAC1_GMAC1_PPS0_INOUT;41:@457^1~65535*65535#[!//
SIUL2_0_PORT32_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT32_LPI2C0_LPI2C0_SDAS_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT32_FXIO_FXIO_D14_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT32_LPSPI0_LPSPI0_PCS0_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT32_EMIOS_0_EMIOS_0_CH_3_G_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT32_LCU1_LCU1_OUT5;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT32_EMIOS_1_EMIOS_1_CH_6_H_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT32_HSE_HSE_TAMPER_LOOP_OUT0;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT32_ADC1_ADC1_S14;16:65535@65535^65535~65535*1#[!//
SIUL2_0_PORT32_ADC0_ADC0_S14;16:65535@65535^65535~5*65535#[!//
SIUL2_0_PORT32_WKPU_WKPU_7;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT32_CAN0_CAN0_RX;19:@0^3~65535*65535#[!//
SIUL2_0_PORT32_SIUL_EIRQ_8;20:@24^1~65535*65535#[!//
SIUL2_0_PORT32_EMIOS_0_EMIOS_0_CH_3_G_IN;21:@51^4~65535*65535#[!//
SIUL2_0_PORT32_EMIOS_1_EMIOS_1_CH_6_H_IN;22:@86^1~65535*65535#[!//
SIUL2_0_PORT32_FXIO_FXIO_D14_IN;23:@166^3~65535*65535#[!//
SIUL2_0_PORT32_LPUART0_LPUART0_RX;24:@187^2~65535*65535#[!//
SIUL2_0_PORT32_LPI2C0_LPI2C0_SDAS_IN;25:@215^1~65535*65535#[!//
SIUL2_0_PORT32_LPSPI0_LPSPI0_PCS0_IN;26:@221^1~65535*65535#[!//
SIUL2_0_PORT32_LPI2C0_LPI2C0_SDAS_INOUT;34:@215^1~65535*65535#[!//
SIUL2_0_PORT32_FXIO_FXIO_D14_INOUT;35:@166^3~65535*65535#[!//
SIUL2_0_PORT32_LPSPI0_LPSPI0_PCS0_INOUT;36:@221^1~65535*65535#[!//
SIUL2_0_PORT32_EMIOS_0_EMIOS_0_CH_3_G_INOUT;37:@51^4~65535*65535#[!//
SIUL2_0_PORT32_EMIOS_1_EMIOS_1_CH_6_H_INOUT;39:@86^1~65535*65535#[!//
SIUL2_0_PORT33_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT33_LPI2C0_LPI2C0_SCLS_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT33_LPUART0_LPUART0_TX_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT33_LPSPI0_LPSPI0_SOUT_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT33_EMIOS_0_EMIOS_0_CH_7_G_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT33_CAN0_CAN0_TX;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT33_EMIOS_1_EMIOS_1_CH_5_H_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT33_LCU1_LCU1_OUT4;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT33_ADC1_ADC1_S15;16:65535@65535^65535~65535*1#[!//
SIUL2_0_PORT33_ADC0_ADC0_S15;16:65535@65535^65535~4*65535#[!//
SIUL2_0_PORT33_SIUL_EIRQ_9;19:@25^1~65535*65535#[!//
SIUL2_0_PORT33_EMIOS_0_EMIOS_0_CH_7_G_IN;20:@55^3~65535*65535#[!//
SIUL2_0_PORT33_EMIOS_1_EMIOS_1_CH_5_H_IN;21:@85^1~65535*65535#[!//
SIUL2_0_PORT33_LPI2C0_LPI2C0_SCLS_IN;22:@213^1~65535*65535#[!//
SIUL2_0_PORT33_LPSPI0_LPSPI0_SOUT_IN;23:@231^3~65535*65535#[!//
SIUL2_0_PORT33_HSE_HSE_TAMPER_EXTIN0;24:@343^1~65535*65535#[!//
SIUL2_0_PORT33_LPUART0_LPUART0_TX_IN;25:@363^2~65535*65535#[!//
SIUL2_0_PORT33_LPI2C0_LPI2C0_SCLS_INOUT;34:@213^1~65535*65535#[!//
SIUL2_0_PORT33_LPUART0_LPUART0_TX_INOUT;35:@363^2~65535*65535#[!//
SIUL2_0_PORT33_LPSPI0_LPSPI0_SOUT_INOUT;36:@231^3~65535*65535#[!//
SIUL2_0_PORT33_EMIOS_0_EMIOS_0_CH_7_G_INOUT;37:@55^3~65535*65535#[!//
SIUL2_0_PORT33_EMIOS_1_EMIOS_1_CH_5_H_INOUT;39:@85^1~65535*65535#[!//
SIUL2_0_PORT34_GPIO;0:65535@65535^65535~3*65535#[!//
SIUL2_0_PORT34_ADC1_ADC1_MA_0;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT34_EMIOS_0_EMIOS_0_CH_8_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT34_LPSPI2_LPSPI2_SIN_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT34_LCU1_LCU1_OUT3;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT34_SAI0_SAI0_D0_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT34_FXIO_FXIO_D18_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT34_WKPU_WKPU_8;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT34_CAN4_CAN4_RX;19:@4^2~65535*65535#[!//
SIUL2_0_PORT34_SIUL_EIRQ_10;20:@26^1~65535*65535#[!//
SIUL2_0_PORT34_EMIOS_0_EMIOS_0_CH_8_X_IN;21:@56^1~65535*65535#[!//
SIUL2_0_PORT34_FXIO_FXIO_D18_IN;22:@170^1~65535*65535#[!//
SIUL2_0_PORT34_LPUART9_LPUART9_RX;23:@196^2~65535*65535#[!//
SIUL2_0_PORT34_LPSPI2_LPSPI2_SIN_IN;24:@246^2~65535*65535#[!//
SIUL2_0_PORT34_SAI0_SAI0_D0_IN;25:@316^1~65535*65535#[!//
SIUL2_0_PORT34_TRGMUX_TRGMUX_IN3;26:@347^1~65535*65535#[!//
SIUL2_0_PORT34_EMIOS_0_EMIOS_0_CH_8_X_INOUT;35:@56^1~65535*65535#[!//
SIUL2_0_PORT34_LPSPI2_LPSPI2_SIN_INOUT;36:@246^2~65535*65535#[!//
SIUL2_0_PORT34_SAI0_SAI0_D0_INOUT;39:@316^1~65535*65535#[!//
SIUL2_0_PORT34_FXIO_FXIO_D18_INOUT;40:@170^1~65535*65535#[!//
SIUL2_0_PORT35_GPIO;0:65535@65535^65535~2*65535#[!//
SIUL2_0_PORT35_LPUART9_LPUART9_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT35_EMIOS_0_EMIOS_0_CH_9_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT35_LPSPI2_LPSPI2_SOUT_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT35_ADC0_ADC0_MA_0;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT35_CAN4_CAN4_TX;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT35_LCU1_LCU1_OUT2;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT35_FXIO_FXIO_D17_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT35_GMAC0_GMAC0_MII_RGMII_TXD3;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT35_GMAC0_GMAC0_MII_RMII_RGMII_TX_CLK_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT35_SIUL_EIRQ_11;19:@27^1~65535*65535#[!//
SIUL2_0_PORT35_EMIOS_0_EMIOS_0_CH_9_H_IN;20:@57^2~65535*65535#[!//
SIUL2_0_PORT35_FXIO_FXIO_D17_IN;21:@169^1~65535*65535#[!//
SIUL2_0_PORT35_LPSPI2_LPSPI2_SOUT_IN;22:@247^2~65535*65535#[!//
SIUL2_0_PORT35_GMAC0_GMAC0_MII_RMII_RGMII_TX_CLK_IN;23:@296^5~65535*65535#[!//
SIUL2_0_PORT35_SAI0_SAI0_MCLK;24:@320^1~65535*65535#[!//
SIUL2_0_PORT35_TRGMUX_TRGMUX_IN2;25:@346^1~65535*65535#[!//
SIUL2_0_PORT35_LPUART9_LPUART9_TX_IN;26:@410^1~65535*65535#[!//
SIUL2_0_PORT35_LPUART9_LPUART9_TX_INOUT;34:@410^1~65535*65535#[!//
SIUL2_0_PORT35_EMIOS_0_EMIOS_0_CH_9_H_INOUT;35:@57^2~65535*65535#[!//
SIUL2_0_PORT35_LPSPI2_LPSPI2_SOUT_INOUT;36:@247^2~65535*65535#[!//
SIUL2_0_PORT35_FXIO_FXIO_D17_INOUT;40:@169^1~65535*65535#[!//
SIUL2_0_PORT35_GMAC0_GMAC0_MII_RMII_RGMII_TX_CLK_INOUT;42:@296^5~65535*65535#[!//
SIUL2_0_PORT36_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT36_GMAC0_GMAC0_MII_RMII_TXD_1;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT36_EMIOS_0_EMIOS_0_CH_4_G_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT36_LPSPI0_LPSPI0_SOUT_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT36_GMAC0_GMAC0_MII_RMII_RGMII_MDIO_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT36_EMIOS_1_EMIOS_1_CH_10_H_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT36_SAI0_SAI0_D1_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT36_SIUL_EIRQ_12;19:@28^1~65535*65535#[!//
SIUL2_0_PORT36_EMIOS_0_EMIOS_0_CH_4_G_IN;20:@52^1~65535*65535#[!//
SIUL2_0_PORT36_EMIOS_1_EMIOS_1_CH_10_H_IN;21:@90^6~65535*65535#[!//
SIUL2_0_PORT36_LPSPI0_LPSPI0_SOUT_IN;22:@231^2~65535*65535#[!//
SIUL2_0_PORT36_GMAC0_GMAC0_MII_RMII_RGMII_MDIO_IN;23:@291^1~65535*65535#[!//
SIUL2_0_PORT36_SAI0_SAI0_D1_IN;24:@317^2~65535*65535#[!//
SIUL2_0_PORT36_TRGMUX_TRGMUX_IN1;25:@345^1~65535*65535#[!//
SIUL2_0_PORT36_EMIOS_0_EMIOS_0_CH_4_G_INOUT;35:@52^1~65535*65535#[!//
SIUL2_0_PORT36_LPSPI0_LPSPI0_SOUT_INOUT;36:@231^2~65535*65535#[!//
SIUL2_0_PORT36_GMAC0_GMAC0_MII_RMII_RGMII_MDIO_INOUT;38:@291^1~65535*65535#[!//
SIUL2_0_PORT36_EMIOS_1_EMIOS_1_CH_10_H_INOUT;39:@90^6~65535*65535#[!//
SIUL2_0_PORT36_SAI0_SAI0_D1_INOUT;40:@317^2~65535*65535#[!//
SIUL2_0_PORT37_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT37_GMAC0_GMAC0_MII_RMII_TXD_0;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT37_EMIOS_0_EMIOS_0_CH_5_G_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS1_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS0_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT37_SYSTEM_CLKOUT_RUN;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT37_EMIOS_1_EMIOS_1_CH_11_H_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT37_GMAC0_GMAC0_MII_RMII_RGMII_MDC;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT37_SIUL_EIRQ_13;19:@29^1~65535*65535#[!//
SIUL2_0_PORT37_EMIOS_0_EMIOS_0_CH_5_G_IN;20:@53^1~65535*65535#[!//
SIUL2_0_PORT37_EMIOS_1_EMIOS_1_CH_11_H_IN;21:@91^5~65535*65535#[!//
SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS0_IN;22:@221^2~65535*65535#[!//
SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS1_IN;23:@222^1~65535*65535#[!//
SIUL2_0_PORT37_TRGMUX_TRGMUX_IN0;24:@344^1~65535*65535#[!//
SIUL2_0_PORT37_EMIOS_0_EMIOS_0_CH_5_G_INOUT;35:@53^1~65535*65535#[!//
SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS1_INOUT;36:@222^1~65535*65535#[!//
SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS0_INOUT;37:@221^2~65535*65535#[!//
SIUL2_0_PORT37_EMIOS_1_EMIOS_1_CH_11_H_INOUT;39:@91^5~65535*65535#[!//
SIUL2_0_PORT40_GPIO;0:65535@65535^65535~12*65535#[!//
SIUL2_0_PORT40_LPSPI4_LPSPI4_PCS0_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT40_EMIOS_1_EMIOS_1_CH_15_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT40_LCU0_LCU0_OUT11;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT40_LPSPI0_LPSPI0_PCS5_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT40_FXIO_FXIO_D29_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT40_CMP2_CMP2_IN3;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT40_ADC0_ADC0_X_0;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT40_WKPU_WKPU_25;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT40_SIUL_EIRQ_14;19:@30^1~65535*65535#[!//
SIUL2_0_PORT40_EMIOS_1_EMIOS_1_CH_15_H_IN;20:@95^6~65535*65535#[!//
SIUL2_0_PORT40_FXIO_FXIO_D29_IN;21:@181^1~65535*65535#[!//
SIUL2_0_PORT40_LPSPI0_LPSPI0_PCS5_IN;22:@226^1~65535*65535#[!//
SIUL2_0_PORT40_LPSPI4_LPSPI4_PCS0_IN;23:@255^2~65535*65535#[!//
SIUL2_0_PORT40_LPUART1_LPUART1_DCD_B;24:@377^1~65535*65535#[!//
SIUL2_0_PORT40_LPSPI4_LPSPI4_PCS0_INOUT;34:@255^2~65535*65535#[!//
SIUL2_0_PORT40_EMIOS_1_EMIOS_1_CH_15_H_INOUT;35:@95^6~65535*65535#[!//
SIUL2_0_PORT40_LPSPI0_LPSPI0_PCS5_INOUT;39:@226^1~65535*65535#[!//
SIUL2_0_PORT40_FXIO_FXIO_D29_INOUT;40:@181^1~65535*65535#[!//
SIUL2_0_PORT41_GPIO;0:65535@65535^65535~11*65535#[!//
SIUL2_0_PORT41_LPSPI4_LPSPI4_SOUT_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT41_EMIOS_1_EMIOS_1_CH_16_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT41_LCU0_LCU0_OUT10;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT41_FXIO_FXIO_D28_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT41_CMP2_CMP2_IN2;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT41_ADC0_ADC0_X_1;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT41_WKPU_WKPU_17;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT41_SIUL_EIRQ_15;19:@31^1~65535*65535#[!//
SIUL2_0_PORT41_EMIOS_1_EMIOS_1_CH_16_X_IN;20:@96^5~65535*65535#[!//
SIUL2_0_PORT41_FXIO_FXIO_D28_IN;21:@180^1~65535*65535#[!//
SIUL2_0_PORT41_LPUART9_LPUART9_RX;22:@196^1~65535*65535#[!//
SIUL2_0_PORT41_LPSPI4_LPSPI4_SOUT_IN;23:@261^2~65535*65535#[!//
SIUL2_0_PORT41_LPUART1_LPUART1_RIN_B;24:@376^1~65535*65535#[!//
SIUL2_0_PORT41_LPSPI4_LPSPI4_SOUT_INOUT;34:@261^2~65535*65535#[!//
SIUL2_0_PORT41_EMIOS_1_EMIOS_1_CH_16_X_INOUT;35:@96^5~65535*65535#[!//
SIUL2_0_PORT41_FXIO_FXIO_D28_INOUT;40:@180^1~65535*65535#[!//
SIUL2_0_PORT42_GPIO;0:65535@65535^65535~10*65535#[!//
SIUL2_0_PORT42_LPSPI4_LPSPI4_SCK_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT42_EMIOS_1_EMIOS_1_CH_17_Y_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT42_LPUART0_LPUART0_DTR_B;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT42_LPUART9_LPUART9_TX_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT42_LCU0_LCU0_OUT9;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT42_FXIO_FXIO_D27_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT42_CMP2_CMP2_IN1;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT42_ADC0_ADC0_X_2;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT42_SIUL_EIRQ_24;19:@40^1~65535*65535#[!//
SIUL2_0_PORT42_EMIOS_1_EMIOS_1_CH_17_Y_IN;20:@97^4~65535*65535#[!//
SIUL2_0_PORT42_FXIO_FXIO_D27_IN;21:@179^1~65535*65535#[!//
SIUL2_0_PORT42_LPSPI4_LPSPI4_SCK_IN;22:@259^2~65535*65535#[!//
SIUL2_0_PORT42_LPUART9_LPUART9_TX_IN;23:@410^2~65535*65535#[!//
SIUL2_0_PORT42_LPSPI4_LPSPI4_SCK_INOUT;34:@259^2~65535*65535#[!//
SIUL2_0_PORT42_EMIOS_1_EMIOS_1_CH_17_Y_INOUT;35:@97^4~65535*65535#[!//
SIUL2_0_PORT42_LPUART9_LPUART9_TX_INOUT;38:@410^2~65535*65535#[!//
SIUL2_0_PORT42_FXIO_FXIO_D27_INOUT;40:@179^1~65535*65535#[!//
SIUL2_0_PORT43_GPIO;0:65535@65535^65535~9*65535#[!//
SIUL2_0_PORT43_LPSPI4_LPSPI4_SIN_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT43_EMIOS_1_EMIOS_1_CH_18_Y_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT43_LCU0_LCU0_OUT8;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT43_FXIO_FXIO_D26_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT43_CMP2_CMP2_IN0;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT43_ADC0_ADC0_X_3;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT43_WKPU_WKPU_16;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT43_SIUL_EIRQ_25;19:@41^1~65535*65535#[!//
SIUL2_0_PORT43_EMIOS_1_EMIOS_1_CH_18_Y_IN;20:@98^4~65535*65535#[!//
SIUL2_0_PORT43_FXIO_FXIO_D26_IN;21:@178^1~65535*65535#[!//
SIUL2_0_PORT43_LPI2C0_LPI2C0_HREQ;22:@211^1~65535*65535#[!//
SIUL2_0_PORT43_LPSPI4_LPSPI4_SIN_IN;23:@260^2~65535*65535#[!//
SIUL2_0_PORT43_LPUART0_LPUART0_DSR_B;24:@373^2~65535*65535#[!//
SIUL2_0_PORT43_LPSPI4_LPSPI4_SIN_INOUT;34:@260^2~65535*65535#[!//
SIUL2_0_PORT43_EMIOS_1_EMIOS_1_CH_18_Y_INOUT;35:@98^4~65535*65535#[!//
SIUL2_0_PORT43_FXIO_FXIO_D26_INOUT;40:@178^1~65535*65535#[!//
SIUL2_0_PORT44_GPIO;0:65535@65535^65535~23*65535#[!//
SIUL2_0_PORT44_LPSPI3_LPSPI3_PCS3_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT44_EMIOS_0_EMIOS_0_CH_0_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT44_LCU0_LCU0_OUT2;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT44_FXIO_FXIO_D25_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT44_ADC1_ADC1_X_1;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT44_WKPU_WKPU_12;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT44_SIUL_EIRQ_26;19:@42^1~65535*65535#[!//
SIUL2_0_PORT44_EMIOS_0_EMIOS_0_CH_0_X_IN;20:@48^1~65535*65535#[!//
SIUL2_0_PORT44_FXIO_FXIO_D25_IN;21:@177^1~65535*65535#[!//
SIUL2_0_PORT44_LPUART8_LPUART8_RX;22:@195^1~65535*65535#[!//
SIUL2_0_PORT44_LPSPI3_LPSPI3_PCS3_IN;23:@251^1~65535*65535#[!//
SIUL2_0_PORT44_LPUART0_LPUART0_DCD_B;24:@374^2~65535*65535#[!//
SIUL2_0_PORT44_LPSPI3_LPSPI3_PCS3_INOUT;34:@251^1~65535*65535#[!//
SIUL2_0_PORT44_EMIOS_0_EMIOS_0_CH_0_X_INOUT;35:@48^1~65535*65535#[!//
SIUL2_0_PORT44_FXIO_FXIO_D25_INOUT;40:@177^1~65535*65535#[!//
SIUL2_0_PORT45_GPIO;0:65535@65535^65535~9*65535#[!//
SIUL2_0_PORT45_LPSPI3_LPSPI3_PCS2_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT45_EMIOS_0_EMIOS_0_CH_1_G_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT45_FXIO_FXIO_D8_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT45_LCU0_LCU0_OUT3;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT45_LPUART8_LPUART8_TX_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT45_FXIO_FXIO_D24_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT45_ADC0_ADC0_S8;16:65535@65535^65535~9*1#[!//
SIUL2_0_PORT45_ADC1_ADC1_S8;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT45_ADC2_ADC2_S8;16:65535@65535^65535~65535*1#[!//
SIUL2_0_PORT45_WKPU_WKPU_11;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT45_SIUL_EIRQ_27;19:@43^1~65535*65535#[!//
SIUL2_0_PORT45_EMIOS_0_EMIOS_0_CH_1_G_IN;20:@49^2~65535*65535#[!//
SIUL2_0_PORT45_FXIO_FXIO_D8_IN;21:@160^3~65535*65535#[!//
SIUL2_0_PORT45_FXIO_FXIO_D24_IN;22:@176^1~65535*65535#[!//
SIUL2_0_PORT45_LPSPI3_LPSPI3_PCS2_IN;23:@250^1~65535*65535#[!//
SIUL2_0_PORT45_LPUART0_LPUART0_RIN_B;24:@375^2~65535*65535#[!//
SIUL2_0_PORT45_LPUART8_LPUART8_TX_IN;25:@409^1~65535*65535#[!//
SIUL2_0_PORT45_LPSPI3_LPSPI3_PCS2_INOUT;34:@250^1~65535*65535#[!//
SIUL2_0_PORT45_EMIOS_0_EMIOS_0_CH_1_G_INOUT;35:@49^2~65535*65535#[!//
SIUL2_0_PORT45_FXIO_FXIO_D8_INOUT;36:@160^3~65535*65535#[!//
SIUL2_0_PORT45_LPUART8_LPUART8_TX_INOUT;39:@409^1~65535*65535#[!//
SIUL2_0_PORT45_FXIO_FXIO_D24_INOUT;40:@176^1~65535*65535#[!//
SIUL2_0_PORT46_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT46_EMIOS_0_EMIOS_0_CH_2_G_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT46_LPSPI1_LPSPI1_SCK_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT46_LCU0_LCU0_OUT7;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT46_FXIO_FXIO_D23_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT46_ADC0_ADC0_S9;16:65535@65535^65535~22*1#[!//
SIUL2_0_PORT46_ADC1_ADC1_S9;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT46_ADC2_ADC2_S9;16:65535@65535^65535~65535*1#[!//
SIUL2_0_PORT46_SIUL_EIRQ_28;19:@44^1~65535*65535#[!//
SIUL2_0_PORT46_EMIOS_0_EMIOS_0_CH_2_G_IN;20:@50^3~65535*65535#[!//
SIUL2_0_PORT46_FXIO_FXIO_D23_IN;21:@175^1~65535*65535#[!//
SIUL2_0_PORT46_LPUART7_LPUART7_RX;22:@194^1~65535*65535#[!//
SIUL2_0_PORT46_LPSPI1_LPSPI1_SCK_IN;23:@238^2~65535*65535#[!//
SIUL2_0_PORT46_EMIOS_0_EMIOS_0_CH_2_G_INOUT;35:@50^3~65535*65535#[!//
SIUL2_0_PORT46_LPSPI1_LPSPI1_SCK_INOUT;36:@238^2~65535*65535#[!//
SIUL2_0_PORT46_FXIO_FXIO_D23_INOUT;40:@175^1~65535*65535#[!//
SIUL2_0_PORT47_GPIO;0:65535@65535^65535~21*65535#[!//
SIUL2_0_PORT47_EMIOS_0_EMIOS_0_CH_3_G_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT47_LPSPI1_LPSPI1_SIN_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT47_LPUART7_LPUART7_TX_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT47_FXIO_FXIO_D22_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT47_PGO_EXTWAKE;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT47_ADC1_ADC1_S11;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT47_WKPU_WKPU_33;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT47_SIUL_EIRQ_29;19:@45^1~65535*65535#[!//
SIUL2_0_PORT47_EMIOS_0_EMIOS_0_CH_3_G_IN;20:@51^1~65535*65535#[!//
SIUL2_0_PORT47_FXIO_FXIO_D22_IN;21:@174^1~65535*65535#[!//
SIUL2_0_PORT47_LPSPI1_LPSPI1_SIN_IN;22:@239^1~65535*65535#[!//
SIUL2_0_PORT47_LPUART7_LPUART7_TX_IN;23:@370^1~65535*65535#[!//
SIUL2_0_PORT47_EMIOS_0_EMIOS_0_CH_3_G_INOUT;35:@51^1~65535*65535#[!//
SIUL2_0_PORT47_LPSPI1_LPSPI1_SIN_INOUT;36:@239^1~65535*65535#[!//
SIUL2_0_PORT47_LPUART7_LPUART7_TX_INOUT;39:@370^1~65535*65535#[!//
SIUL2_0_PORT47_FXIO_FXIO_D22_INOUT;40:@174^1~65535*65535#[!//
SIUL2_0_PORT48_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT48_EMIOS_0_EMIOS_0_CH_4_G_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT48_LPSPI1_LPSPI1_SOUT_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT48_LPUART4_LPUART4_TX_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT48_FXIO_FXIO_D21_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT48_WKPU_WKPU_13;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT48_ADC1_ADC1_S12;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT48_SIUL_EIRQ_30;19:@46^1~65535*65535#[!//
SIUL2_0_PORT48_EMIOS_0_EMIOS_0_CH_4_G_IN;20:@52^2~65535*65535#[!//
SIUL2_0_PORT48_FXIO_FXIO_D21_IN;21:@173^1~65535*65535#[!//
SIUL2_0_PORT48_LPSPI1_LPSPI1_SOUT_IN;22:@240^2~65535*65535#[!//
SIUL2_0_PORT48_LPUART4_LPUART4_TX_IN;23:@367^2~65535*65535#[!//
SIUL2_0_PORT48_PGI_PGOOD;24:@440^2~65535*65535#[!//
SIUL2_0_PORT48_EMIOS_0_EMIOS_0_CH_4_G_INOUT;35:@52^2~65535*65535#[!//
SIUL2_0_PORT48_LPSPI1_LPSPI1_SOUT_INOUT;36:@240^2~65535*65535#[!//
SIUL2_0_PORT48_LPUART4_LPUART4_TX_INOUT;37:@367^2~65535*65535#[!//
SIUL2_0_PORT48_FXIO_FXIO_D21_INOUT;40:@173^1~65535*65535#[!//
SIUL2_0_PORT49_GPIO;0:65535@65535^65535~20*65535#[!//
SIUL2_0_PORT49_EMIOS_0_EMIOS_0_CH_5_G_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT49_LPSPI1_LPSPI1_PCS3_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT49_EMIOS_1_EMIOS_1_CH_7_H_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT49_LPSPI3_LPSPI3_PCS0_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT49_FXIO_FXIO_D20_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT49_ADC1_ADC1_X_2;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT49_WKPU_WKPU_14;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT49_SIUL_EIRQ_31;19:@47^1~65535*65535#[!//
SIUL2_0_PORT49_EMIOS_0_EMIOS_0_CH_5_G_IN;20:@53^2~65535*65535#[!//
SIUL2_0_PORT49_EMIOS_1_EMIOS_1_CH_7_H_IN;21:@87^7~65535*65535#[!//
SIUL2_0_PORT49_FXIO_FXIO_D20_IN;22:@172^1~65535*65535#[!//
SIUL2_0_PORT49_LPUART4_LPUART4_RX;23:@191^3~65535*65535#[!//
SIUL2_0_PORT49_LPSPI1_LPSPI1_PCS3_IN;24:@235^1~65535*65535#[!//
SIUL2_0_PORT49_LPSPI3_LPSPI3_PCS0_IN;25:@248^2~65535*65535#[!//
SIUL2_0_PORT49_EMIOS_0_EMIOS_0_CH_5_G_INOUT;35:@53^2~65535*65535#[!//
SIUL2_0_PORT49_LPSPI1_LPSPI1_PCS3_INOUT;36:@235^1~65535*65535#[!//
SIUL2_0_PORT49_EMIOS_1_EMIOS_1_CH_7_H_INOUT;37:@87^7~65535*65535#[!//
SIUL2_0_PORT49_LPSPI3_LPSPI3_PCS0_INOUT;39:@248^2~65535*65535#[!//
SIUL2_0_PORT49_FXIO_FXIO_D20_INOUT;40:@172^1~65535*65535#[!//
SIUL2_0_PORT50_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT50_LPUART13_LPUART13_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT50_EMIOS_1_EMIOS_1_CH_15_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT50_FXIO_FXIO_D1_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT50_LPSPI1_LPSPI1_PCS1_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT50_EMIOS_2_EMIOS_2_CH_14_H_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT50_TRGMUX_TRGMUX_OUT9;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT50_EMIOS_1_EMIOS_1_CH_15_H_IN;19:@95^2~65535*65535#[!//
SIUL2_0_PORT50_EMIOS_2_EMIOS_2_CH_14_H_IN;20:@126^2~65535*65535#[!//
SIUL2_0_PORT50_FXIO_FXIO_D1_IN;21:@153^6~65535*65535#[!//
SIUL2_0_PORT50_LPSPI1_LPSPI1_PCS1_IN;22:@233^2~65535*65535#[!//
SIUL2_0_PORT50_GMAC0_GMAC0_MII_RMII_RX_DV_RGMII_RXCTL;23:@292^4~65535*65535#[!//
SIUL2_0_PORT50_LPUART13_LPUART13_TX_IN;24:@414^1~65535*65535#[!//
SIUL2_0_PORT50_LPUART13_LPUART13_TX_INOUT;34:@414^1~65535*65535#[!//
SIUL2_0_PORT50_EMIOS_1_EMIOS_1_CH_15_H_INOUT;35:@95^2~65535*65535#[!//
SIUL2_0_PORT50_FXIO_FXIO_D1_INOUT;36:@153^6~65535*65535#[!//
SIUL2_0_PORT50_LPSPI1_LPSPI1_PCS1_INOUT;37:@233^2~65535*65535#[!//
SIUL2_0_PORT50_EMIOS_2_EMIOS_2_CH_14_H_INOUT;38:@126^2~65535*65535#[!//
SIUL2_0_PORT51_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT51_GMAC0_GMAC0_PPS0_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT51_EMIOS_1_EMIOS_1_CH_15_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT51_FXIO_FXIO_D2_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT51_GMAC0_GMAC0_MII_RMII_TX_EN;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT51_EMIOS_2_EMIOS_2_CH_15_H_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT51_TRGMUX_TRGMUX_OUT10;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT51_GMAC1_GMAC1_MII_RMII_RGMII_MDIO_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT51_WKPU_WKPU_38;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT51_EMIOS_1_EMIOS_1_CH_15_H_IN;19:@95^3~65535*65535#[!//
SIUL2_0_PORT51_EMIOS_2_EMIOS_2_CH_15_H_IN;20:@127^3~65535*65535#[!//
SIUL2_0_PORT51_GMAC0_GMAC0_PPS0_IN;21:@144^4~65535*65535#[!//
SIUL2_0_PORT51_FXIO_FXIO_D2_IN;22:@154^5~65535*65535#[!//
SIUL2_0_PORT51_LPUART13_LPUART13_RX;23:@200^1~65535*65535#[!//
SIUL2_0_PORT51_GMAC1_GMAC1_MII_RMII_RGMII_MDIO_IN;24:@454^2~65535*65535#[!//
SIUL2_0_PORT51_GMAC0_GMAC0_PPS0_INOUT;34:@144^4~65535*65535#[!//
SIUL2_0_PORT51_EMIOS_1_EMIOS_1_CH_15_H_INOUT;35:@95^3~65535*65535#[!//
SIUL2_0_PORT51_FXIO_FXIO_D2_INOUT;36:@154^5~65535*65535#[!//
SIUL2_0_PORT51_EMIOS_2_EMIOS_2_CH_15_H_INOUT;38:@127^3~65535*65535#[!//
SIUL2_0_PORT51_GMAC1_GMAC1_MII_RMII_RGMII_MDIO_INOUT;41:@454^2~65535*65535#[!//
SIUL2_0_PORT52_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT52_LPUART14_LPUART14_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT52_EMIOS_1_EMIOS_1_CH_16_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT52_FXIO_FXIO_D3_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT52_EMIOS_2_EMIOS_2_CH_16_X_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT52_TRGMUX_TRGMUX_OUT11;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT52_GMAC1_GMAC1_PPS2_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT52_EMIOS_1_EMIOS_1_CH_16_X_IN;19:@96^3~65535*65535#[!//
SIUL2_0_PORT52_EMIOS_2_EMIOS_2_CH_16_X_IN;20:@128^2~65535*65535#[!//
SIUL2_0_PORT52_FXIO_FXIO_D3_IN;21:@155^5~65535*65535#[!//
SIUL2_0_PORT52_LPUART14_LPUART14_TX_IN;22:@415^1~65535*65535#[!//
SIUL2_0_PORT52_GMAC1_GMAC1_PPS2_IN;23:@458^1~65535*65535#[!//
SIUL2_0_PORT52_LPUART14_LPUART14_TX_INOUT;34:@415^1~65535*65535#[!//
SIUL2_0_PORT52_EMIOS_1_EMIOS_1_CH_16_X_INOUT;35:@96^3~65535*65535#[!//
SIUL2_0_PORT52_FXIO_FXIO_D3_INOUT;36:@155^5~65535*65535#[!//
SIUL2_0_PORT52_EMIOS_2_EMIOS_2_CH_16_X_INOUT;38:@128^2~65535*65535#[!//
SIUL2_0_PORT52_GMAC1_GMAC1_PPS2_INOUT;41:@458^1~65535*65535#[!//
SIUL2_0_PORT53_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT53_EMIOS_1_EMIOS_1_CH_17_Y_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT53_FXIO_FXIO_D4_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT53_EMIOS_2_EMIOS_2_CH_17_Y_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT53_TRGMUX_TRGMUX_OUT12;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT53_WKPU_WKPU_39;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT53_SIUL_EIRQ_8;19:@24^2~65535*65535#[!//
SIUL2_0_PORT53_EMIOS_1_EMIOS_1_CH_17_Y_IN;20:@97^2~65535*65535#[!//
SIUL2_0_PORT53_EMIOS_2_EMIOS_2_CH_17_Y_IN;21:@129^2~65535*65535#[!//
SIUL2_0_PORT53_FXIO_FXIO_D4_IN;22:@156^5~65535*65535#[!//
SIUL2_0_PORT53_LPUART14_LPUART14_RX;23:@201^1~65535*65535#[!//
SIUL2_0_PORT53_EMIOS_1_EMIOS_1_CH_17_Y_INOUT;35:@97^2~65535*65535#[!//
SIUL2_0_PORT53_FXIO_FXIO_D4_INOUT;36:@156^5~65535*65535#[!//
SIUL2_0_PORT53_EMIOS_2_EMIOS_2_CH_17_Y_INOUT;38:@129^2~65535*65535#[!//
SIUL2_0_PORT54_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT54_CAN1_CAN1_TX;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT54_EMIOS_1_EMIOS_1_CH_18_Y_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT54_LPSPI3_LPSPI3_PCS1_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT54_EMIOS_2_EMIOS_2_CH_18_Y_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT54_LPUART1_LPUART1_TX_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT54_FXIO_FXIO_D15_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT54_TRGMUX_TRGMUX_OUT13;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT54_SIUL_EIRQ_9;19:@25^2~65535*65535#[!//
SIUL2_0_PORT54_EMIOS_1_EMIOS_1_CH_18_Y_IN;20:@98^2~65535*65535#[!//
SIUL2_0_PORT54_EMIOS_2_EMIOS_2_CH_18_Y_IN;21:@130^2~65535*65535#[!//
SIUL2_0_PORT54_FXIO_FXIO_D15_IN;22:@167^5~65535*65535#[!//
SIUL2_0_PORT54_LPSPI3_LPSPI3_PCS1_IN;23:@249^4~65535*65535#[!//
SIUL2_0_PORT54_GMAC0_GMAC0_MII_CRS;24:@290^1~65535*65535#[!//
SIUL2_0_PORT54_GMAC0_GMAC0_MII_RMII_RX_DV_RGMII_RXCTL;25:@292^5~65535*65535#[!//
SIUL2_0_PORT54_GMAC0_GMAC0_MII_RGMII_RX_CLK;26:@300^7~65535*65535#[!//
SIUL2_0_PORT54_LPUART1_LPUART1_TX_IN;27:@364^5~65535*65535#[!//
SIUL2_0_PORT54_EMIOS_1_EMIOS_1_CH_18_Y_INOUT;35:@98^2~65535*65535#[!//
SIUL2_0_PORT54_LPSPI3_LPSPI3_PCS1_INOUT;36:@249^4~65535*65535#[!//
SIUL2_0_PORT54_EMIOS_2_EMIOS_2_CH_18_Y_INOUT;37:@130^2~65535*65535#[!//
SIUL2_0_PORT54_LPUART1_LPUART1_TX_INOUT;38:@364^5~65535*65535#[!//
SIUL2_0_PORT54_FXIO_FXIO_D15_INOUT;39:@167^5~65535*65535#[!//
SIUL2_0_PORT55_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT55_ADC1_ADC1_MA_0;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT55_EMIOS_1_EMIOS_1_CH_19_Y_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT55_FXIO_FXIO_D4_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT55_EMIOS_2_EMIOS_2_CH_19_Y_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT55_TRGMUX_TRGMUX_OUT14;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT55_WKPU_WKPU_40;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT55_CAN1_CAN1_RX;19:@1^4~65535*65535#[!//
SIUL2_0_PORT55_SIUL_EIRQ_10;20:@26^2~65535*65535#[!//
SIUL2_0_PORT55_EMIOS_1_EMIOS_1_CH_19_Y_IN;21:@99^2~65535*65535#[!//
SIUL2_0_PORT55_EMIOS_2_EMIOS_2_CH_19_Y_IN;22:@131^2~65535*65535#[!//
SIUL2_0_PORT55_FXIO_FXIO_D4_IN;23:@156^6~65535*65535#[!//
SIUL2_0_PORT55_LPUART1_LPUART1_RX;24:@188^4~65535*65535#[!//
SIUL2_0_PORT55_GMAC0_GMAC0_MII_COL;25:@289^1~65535*65535#[!//
SIUL2_0_PORT55_GMAC0_GMAC0_MII_RMII_RGMII_RXD_0;26:@294^5~65535*65535#[!//
SIUL2_0_PORT55_GMAC0_GMAC0_MII_RMII_RGMII_RXD_1;27:@295^5~65535*65535#[!//
SIUL2_0_PORT55_GMAC0_GMAC0_MII_RGMII_RXD2;28:@301^5~65535*65535#[!//
SIUL2_0_PORT55_EMIOS_1_EMIOS_1_CH_19_Y_INOUT;35:@99^2~65535*65535#[!//
SIUL2_0_PORT55_FXIO_FXIO_D4_INOUT;36:@156^6~65535*65535#[!//
SIUL2_0_PORT55_EMIOS_2_EMIOS_2_CH_19_Y_INOUT;37:@131^2~65535*65535#[!//
SIUL2_0_PORT56_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT56_ADC1_ADC1_MA_1;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT56_EMIOS_1_EMIOS_1_CH_20_Y_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT56_FXIO_FXIO_D5_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT56_EMIOS_2_EMIOS_2_CH_20_Y_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT56_SIUL_EIRQ_11;19:@27^2~65535*65535#[!//
SIUL2_0_PORT56_EMIOS_1_EMIOS_1_CH_20_Y_IN;20:@100^2~65535*65535#[!//
SIUL2_0_PORT56_EMIOS_2_EMIOS_2_CH_20_Y_IN;21:@132^2~65535*65535#[!//
SIUL2_0_PORT56_FXIO_FXIO_D5_IN;22:@157^6~65535*65535#[!//
SIUL2_0_PORT56_GMAC0_GMAC0_MII_RMII_RGMII_RXD_1;23:@295^4~65535*65535#[!//
SIUL2_0_PORT56_GMAC0_GMAC0_MII_RGMII_RXD2;24:@301^4~65535*65535#[!//
SIUL2_0_PORT56_GMAC0_GMAC0_MII_RGMII_RXD3;25:@302^3~65535*65535#[!//
SIUL2_0_PORT56_EMIOS_1_EMIOS_1_CH_20_Y_INOUT;35:@100^2~65535*65535#[!//
SIUL2_0_PORT56_FXIO_FXIO_D5_INOUT;36:@157^6~65535*65535#[!//
SIUL2_0_PORT56_EMIOS_2_EMIOS_2_CH_20_Y_INOUT;37:@132^2~65535*65535#[!//
SIUL2_0_PORT57_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT57_LPUART15_LPUART15_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT57_EMIOS_1_EMIOS_1_CH_21_Y_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT57_FXIO_FXIO_D6_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT57_EMIOS_2_EMIOS_2_CH_21_Y_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT57_LPSPI2_LPSPI2_PCS0_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT57_GMAC0_GMAC0_RGMII_TXCTL;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT57_SIUL_EIRQ_12;19:@28^2~65535*65535#[!//
SIUL2_0_PORT57_EMIOS_1_EMIOS_1_CH_21_Y_IN;20:@101^2~65535*65535#[!//
SIUL2_0_PORT57_EMIOS_2_EMIOS_2_CH_21_Y_IN;21:@133^2~65535*65535#[!//
SIUL2_0_PORT57_FXIO_FXIO_D6_IN;22:@158^5~65535*65535#[!//
SIUL2_0_PORT57_LPSPI2_LPSPI2_PCS0_IN;23:@241^4~65535*65535#[!//
SIUL2_0_PORT57_GMAC0_GMAC0_MII_COL;24:@289^3~65535*65535#[!//
SIUL2_0_PORT57_LPUART15_LPUART15_TX_IN;25:@416^1~65535*65535#[!//
SIUL2_0_PORT57_LPUART15_LPUART15_TX_INOUT;34:@416^1~65535*65535#[!//
SIUL2_0_PORT57_EMIOS_1_EMIOS_1_CH_21_Y_INOUT;35:@101^2~65535*65535#[!//
SIUL2_0_PORT57_FXIO_FXIO_D6_INOUT;36:@158^5~65535*65535#[!//
SIUL2_0_PORT57_EMIOS_2_EMIOS_2_CH_21_Y_INOUT;37:@133^2~65535*65535#[!//
SIUL2_0_PORT57_LPSPI2_LPSPI2_PCS0_INOUT;38:@241^4~65535*65535#[!//
SIUL2_0_PORT58_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT58_EMIOS_1_EMIOS_1_CH_22_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT58_FXIO_FXIO_D7_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT58_EMIOS_2_EMIOS_2_CH_22_X_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT58_WKPU_WKPU_41;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT58_SIUL_EIRQ_13;19:@29^2~65535*65535#[!//
SIUL2_0_PORT58_EMIOS_1_EMIOS_1_CH_22_X_IN;20:@102^2~65535*65535#[!//
SIUL2_0_PORT58_EMIOS_2_EMIOS_2_CH_22_X_IN;21:@134^2~65535*65535#[!//
SIUL2_0_PORT58_FXIO_FXIO_D7_IN;22:@159^6~65535*65535#[!//
SIUL2_0_PORT58_LPUART15_LPUART15_RX;23:@202^1~65535*65535#[!//
SIUL2_0_PORT58_GMAC0_GMAC0_MII_RX_CLK;24:@300^5~65535*65535#[!//
SIUL2_0_PORT58_EMIOS_1_EMIOS_1_CH_22_X_INOUT;35:@102^2~65535*65535#[!//
SIUL2_0_PORT58_FXIO_FXIO_D7_INOUT;36:@159^6~65535*65535#[!//
SIUL2_0_PORT58_EMIOS_2_EMIOS_2_CH_22_X_INOUT;37:@134^2~65535*65535#[!//
SIUL2_0_PORT59_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT59_LPUART5_LPUART5_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT59_EMIOS_1_EMIOS_1_CH_23_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT59_FXIO_FXIO_D8_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT59_EMIOS_2_EMIOS_2_CH_23_X_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT59_LPSPI2_LPSPI2_SOUT_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT59_SAI0_SAI0_D0_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT59_EMIOS_1_EMIOS_1_CH_23_X_IN;19:@103^2~65535*65535#[!//
SIUL2_0_PORT59_EMIOS_2_EMIOS_2_CH_23_X_IN;20:@135^2~65535*65535#[!//
SIUL2_0_PORT59_FXIO_FXIO_D8_IN;21:@160^2~65535*65535#[!//
SIUL2_0_PORT59_LPSPI2_LPSPI2_SOUT_IN;22:@247^3~65535*65535#[!//
SIUL2_0_PORT59_SAI0_SAI0_D0_IN;23:@316^2~65535*65535#[!//
SIUL2_0_PORT59_LPUART5_LPUART5_TX_IN;24:@368^3~65535*65535#[!//
SIUL2_0_PORT59_GMAC1_GMAC1_MII_RMII_RX_ER;25:@460^1~65535*65535#[!//
SIUL2_0_PORT59_LPUART5_LPUART5_TX_INOUT;34:@368^3~65535*65535#[!//
SIUL2_0_PORT59_EMIOS_1_EMIOS_1_CH_23_X_INOUT;35:@103^2~65535*65535#[!//
SIUL2_0_PORT59_FXIO_FXIO_D8_INOUT;36:@160^2~65535*65535#[!//
SIUL2_0_PORT59_EMIOS_2_EMIOS_2_CH_23_X_INOUT;37:@135^2~65535*65535#[!//
SIUL2_0_PORT59_LPSPI2_LPSPI2_SOUT_INOUT;38:@247^3~65535*65535#[!//
SIUL2_0_PORT59_SAI0_SAI0_D0_INOUT;39:@316^2~65535*65535#[!//
SIUL2_0_PORT60_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT60_ADC1_ADC1_MA_2;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT60_GMAC0_GMAC0_MII_RGMII_TXD2;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT60_FXIO_FXIO_D9_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT60_EMIOS_2_EMIOS_2_CH_10_H_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT60_LPSPI2_LPSPI2_SIN_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT60_LCU1_LCU1_OUT11;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT60_GMAC0_GMAC0_PPS3_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT60_GMAC0_GMAC0_MII_RGMII_TXD3;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT60_WKPU_WKPU_42;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT60_SIUL_EIRQ_14;19:@30^2~65535*65535#[!//
SIUL2_0_PORT60_EMIOS_2_EMIOS_2_CH_10_H_IN;20:@122^3~65535*65535#[!//
SIUL2_0_PORT60_GMAC0_GMAC0_PPS3_IN;21:@147^2~65535*65535#[!//
SIUL2_0_PORT60_FXIO_FXIO_D9_IN;22:@161^2~65535*65535#[!//
SIUL2_0_PORT60_LPUART5_LPUART5_RX;23:@192^4~65535*65535#[!//
SIUL2_0_PORT60_LPSPI2_LPSPI2_SIN_IN;24:@246^3~65535*65535#[!//
SIUL2_0_PORT60_FXIO_FXIO_D9_INOUT;36:@161^2~65535*65535#[!//
SIUL2_0_PORT60_EMIOS_2_EMIOS_2_CH_10_H_INOUT;37:@122^3~65535*65535#[!//
SIUL2_0_PORT60_LPSPI2_LPSPI2_SIN_INOUT;38:@246^3~65535*65535#[!//
SIUL2_0_PORT60_GMAC0_GMAC0_PPS3_INOUT;40:@147^2~65535*65535#[!//
SIUL2_0_PORT61_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT61_LPUART6_LPUART6_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT61_GMAC0_GMAC0_MII_RMII_RGMII_TXD_0;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT61_FXIO_FXIO_D10_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT61_EMIOS_2_EMIOS_2_CH_11_H_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT61_LPSPI2_LPSPI2_SCK_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT61_LCU1_LCU1_OUT10;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT61_SAI0_SAI0_D1_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT61_GMAC0_GMAC0_MII_RMII_RGMII_TXD_1;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT61_GMAC0_GMAC0_MII_RGMII_TXD2;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT61_CAN4_CAN4_RX;19:@4^6~65535*65535#[!//
SIUL2_0_PORT61_EMIOS_2_EMIOS_2_CH_11_H_IN;20:@123^3~65535*65535#[!//
SIUL2_0_PORT61_FXIO_FXIO_D10_IN;21:@162^2~65535*65535#[!//
SIUL2_0_PORT61_LPSPI2_LPSPI2_SCK_IN;22:@245^3~65535*65535#[!//
SIUL2_0_PORT61_SAI0_SAI0_D1_IN;23:@317^1~65535*65535#[!//
SIUL2_0_PORT61_LPUART6_LPUART6_TX_IN;24:@369^3~65535*65535#[!//
SIUL2_0_PORT61_LPUART6_LPUART6_TX_INOUT;34:@369^3~65535*65535#[!//
SIUL2_0_PORT61_FXIO_FXIO_D10_INOUT;36:@162^2~65535*65535#[!//
SIUL2_0_PORT61_EMIOS_2_EMIOS_2_CH_11_H_INOUT;37:@123^3~65535*65535#[!//
SIUL2_0_PORT61_LPSPI2_LPSPI2_SCK_INOUT;38:@245^3~65535*65535#[!//
SIUL2_0_PORT61_SAI0_SAI0_D1_INOUT;40:@317^1~65535*65535#[!//
SIUL2_0_PORT62_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT62_FXIO_FXIO_D11_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT62_HSE_HSE_TAMPER_LOOP_OUT0;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT62_FXIO_FXIO_D11_IN;19:@163^2~65535*65535#[!//
SIUL2_0_PORT62_FXIO_FXIO_D11_INOUT;36:@163^2~65535*65535#[!//
SIUL2_0_PORT63_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT63_EMIOS_0_EMIOS_0_CH_19_Y_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT63_SIUL_EIRQ_15;19:@31^2~65535*65535#[!//
SIUL2_0_PORT63_EMIOS_0_EMIOS_0_CH_19_Y_IN;20:@67^5~65535*65535#[!//
SIUL2_0_PORT63_HSE_HSE_TAMPER_EXTIN0;21:@343^3~65535*65535#[!//
SIUL2_0_PORT63_EMIOS_0_EMIOS_0_CH_19_Y_INOUT;34:@67^5~65535*65535#[!//
SIUL2_0_PORT64_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT64_CAN3_CAN3_TX;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_0_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_14_H_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT64_GMAC1_GMAC1_MII_RGMII_TXD2;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT64_TRACE_TRACE_ETM_D0;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT64_SIUL_EIRQ_0;19:@16^3~65535*65535#[!//
SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_0_X_IN;20:@48^3~65535*65535#[!//
SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_14_H_IN;21:@62^2~65535*65535#[!//
SIUL2_0_PORT64_GMAC0_GMAC0_MII_RMII_RXD_0;22:@294^2~65535*65535#[!//
SIUL2_0_PORT64_GMAC0_GMAC0_MII_RMII_RXD_1;23:@295^1~65535*65535#[!//
SIUL2_0_PORT64_GMAC0_GMAC0_MII_RMII_TX_CLK;24:@296^4~65535*65535#[!//
SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_0_X_INOUT;35:@48^3~65535*65535#[!//
SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_14_H_INOUT;39:@62^2~65535*65535#[!//
SIUL2_0_PORT65_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_1_G_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT65_FXIO_FXIO_D5_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_15_H_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT65_GMAC1_GMAC1_MII_RMII_RGMII_TX_CLK_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT65_TRACE_TRACE_ETM_CLKOUT;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT65_CAN3_CAN3_RX;19:@3^2~65535*65535#[!//
SIUL2_0_PORT65_SIUL_EIRQ_1;20:@17^3~65535*65535#[!//
SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_1_G_IN;21:@49^1~65535*65535#[!//
SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_15_H_IN;22:@63^1~65535*65535#[!//
SIUL2_0_PORT65_FXIO_FXIO_D5_IN;23:@157^7~65535*65535#[!//
SIUL2_0_PORT65_GMAC0_GMAC0_MII_RMII_RXD_0;24:@294^1~65535*65535#[!//
SIUL2_0_PORT65_GMAC0_GMAC0_MII_RMII_RXD_1;25:@295^2~65535*65535#[!//
SIUL2_0_PORT65_GMAC0_GMAC0_MII_RX_CLK;26:@300^3~65535*65535#[!//
SIUL2_0_PORT65_GMAC1_GMAC1_MII_RMII_RGMII_TX_CLK_IN;27:@463^1~65535*65535#[!//
SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_1_G_INOUT;35:@49^1~65535*65535#[!//
SIUL2_0_PORT65_FXIO_FXIO_D5_INOUT;37:@157^7~65535*65535#[!//
SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_15_H_INOUT;39:@63^1~65535*65535#[!//
SIUL2_0_PORT65_GMAC1_GMAC1_MII_RMII_RGMII_TX_CLK_INOUT;41:@463^1~65535*65535#[!//
SIUL2_0_PORT66_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT66_GMAC0_GMAC0_MII_RMII_TXD_1;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT66_EMIOS_0_EMIOS_0_CH_2_G_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT66_LPSPI3_LPSPI3_PCS2_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT66_LPSPI0_LPSPI0_PCS2_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT66_GMAC0_GMAC0_MII_RMII_TXD_0;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT66_TRACE_TRACE_ETM_CLKOUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT66_QUADSPI_QUADSPI_IOFA3_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT66_CMP0_CMP0_IN2;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT66_CAN0_CAN0_RX;19:@0^1~65535*65535#[!//
SIUL2_0_PORT66_SIUL_EIRQ_2;20:@18^3~65535*65535#[!//
SIUL2_0_PORT66_EMIOS_0_EMIOS_0_CH_2_G_IN;21:@50^2~65535*65535#[!//
SIUL2_0_PORT66_LPUART0_LPUART0_RX;22:@187^3~65535*65535#[!//
SIUL2_0_PORT66_LPSPI0_LPSPI0_PCS2_IN;23:@223^2~65535*65535#[!//
SIUL2_0_PORT66_LPSPI3_LPSPI3_PCS2_IN;24:@250^4~65535*65535#[!//
SIUL2_0_PORT66_QUADSPI_QUADSPI_IOFA3_IN;25:@308^1~65535*65535#[!//
SIUL2_0_PORT66_GMAC1_GMAC1_MII_RGMII_RXD3;26:@451^1~65535*65535#[!//
SIUL2_0_PORT66_EMIOS_0_EMIOS_0_CH_2_G_INOUT;35:@50^2~65535*65535#[!//
SIUL2_0_PORT66_LPSPI3_LPSPI3_PCS2_INOUT;36:@250^4~65535*65535#[!//
SIUL2_0_PORT66_LPSPI0_LPSPI0_PCS2_INOUT;37:@223^2~65535*65535#[!//
SIUL2_0_PORT66_QUADSPI_QUADSPI_IOFA3_INOUT;40:@308^1~65535*65535#[!//
SIUL2_0_PORT67_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT67_EMIOS_0_EMIOS_0_CH_3_G_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT67_CAN0_CAN0_TX;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT67_LPUART0_LPUART0_TX_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT67_QUADSPI_QUADSPI_PCSFA;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT67_GMAC1_GMAC1_MII_RMII_TX_EN;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT67_CMP0_CMP0_IN4;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT67_SIUL_EIRQ_3;19:@19^3~65535*65535#[!//
SIUL2_0_PORT67_EMIOS_0_EMIOS_0_CH_3_G_IN;20:@51^3~65535*65535#[!//
SIUL2_0_PORT67_LPUART0_LPUART0_TX_IN;21:@363^3~65535*65535#[!//
SIUL2_0_PORT67_EMIOS_0_EMIOS_0_CH_3_G_INOUT;35:@51^3~65535*65535#[!//
SIUL2_0_PORT67_LPUART0_LPUART0_TX_INOUT;37:@363^3~65535*65535#[!//
SIUL2_0_PORT68_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT68_EMIOS_0_EMIOS_0_CH_8_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT68_FXIO_FXIO_D5_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT68_CMP1_CMP1_IN3;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT68_SIUL_EIRQ_4;19:@20^3~65535*65535#[!//
SIUL2_0_PORT68_EMIOS_0_EMIOS_0_CH_8_X_IN;20:@56^2~65535*65535#[!//
SIUL2_0_PORT68_FXIO_FXIO_D5_IN;21:@157^8~65535*65535#[!//
SIUL2_0_PORT68_JTAG_JTAG_TCK_SWD_CLK;22:@184^0~65535*65535#[!//
SIUL2_0_PORT68_EMIOS_0_EMIOS_0_CH_8_X_INOUT;35:@56^2~65535*65535#[!//
SIUL2_0_PORT68_FXIO_FXIO_D5_INOUT;37:@157^8~65535*65535#[!//
SIUL2_0_PORT69_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT69_EMIOS_0_EMIOS_0_CH_16_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT69_FXIO_FXIO_D4_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT69_CMP2_CMP2_RRT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT69_ADC1_ADC1_S14;16:65535@65535^65535~7*0#[!//
SIUL2_0_PORT69_SIUL_EIRQ_5;19:@21^3~65535*65535#[!//
SIUL2_0_PORT69_EMIOS_0_EMIOS_0_CH_16_X_IN;20:@64^2~65535*65535#[!//
SIUL2_0_PORT69_FXIO_FXIO_D4_IN;21:@156^7~65535*65535#[!//
SIUL2_0_PORT69_JTAG_JTAG_TDI;22:@185^0~65535*65535#[!//
SIUL2_0_PORT69_LPI2C1_LPI2C1_HREQ;23:@216^2~65535*65535#[!//
SIUL2_0_PORT69_EMIOS_0_EMIOS_0_CH_16_X_INOUT;35:@64^2~65535*65535#[!//
SIUL2_0_PORT69_FXIO_FXIO_D4_INOUT;37:@156^7~65535*65535#[!//
SIUL2_0_PORT70_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT70_LPI2C1_LPI2C1_SDA_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT70_FXIO_FXIO_D11_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT70_LPSPI1_LPSPI1_PCS1_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT70_LCU0_LCU0_OUT7;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT70_EMIOS_1_EMIOS_1_CH_6_H_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT70_LPSPI0_LPSPI0_PCS1_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT70_ADC0_ADC0_MA_2;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT70_WKPU_WKPU_3;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT70_ADC1_ADC1_S18;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT70_CAN2_CAN2_RX;19:@2^6~65535*65535#[!//
SIUL2_0_PORT70_SIUL_EIRQ_6;20:@22^3~65535*65535#[!//
SIUL2_0_PORT70_EMIOS_1_EMIOS_1_CH_6_H_IN;21:@86^4~65535*65535#[!//
SIUL2_0_PORT70_FXIO_FXIO_D11_IN;22:@163^3~65535*65535#[!//
SIUL2_0_PORT70_LPUART1_LPUART1_RX;23:@188^1~65535*65535#[!//
SIUL2_0_PORT70_LPI2C1_LPI2C1_SDA_IN;24:@219^2~65535*65535#[!//
SIUL2_0_PORT70_LPSPI0_LPSPI0_PCS1_IN;25:@222^4~65535*65535#[!//
SIUL2_0_PORT70_LPSPI1_LPSPI1_PCS1_IN;26:@233^4~65535*65535#[!//
SIUL2_0_PORT70_LPI2C1_LPI2C1_SDA_INOUT;34:@219^2~65535*65535#[!//
SIUL2_0_PORT70_FXIO_FXIO_D11_INOUT;35:@163^3~65535*65535#[!//
SIUL2_0_PORT70_LPSPI1_LPSPI1_PCS1_INOUT;36:@233^4~65535*65535#[!//
SIUL2_0_PORT70_EMIOS_1_EMIOS_1_CH_6_H_INOUT;38:@86^4~65535*65535#[!//
SIUL2_0_PORT70_LPSPI0_LPSPI0_PCS1_INOUT;39:@222^4~65535*65535#[!//
SIUL2_0_PORT71_GPIO;0:65535@65535^65535~3*65535#[!//
SIUL2_0_PORT71_FXIO_FXIO_D10_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT71_LPUART1_LPUART1_TX_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT71_LPI2C1_LPI2C1_SCL_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT71_LCU0_LCU0_OUT6;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT71_EMIOS_1_EMIOS_1_CH_7_H_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT71_LPSPI0_LPSPI0_PCS0_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT71_CAN2_CAN2_TX;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT71_WKPU_WKPU_2;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT71_ADC1_ADC1_S16;16:65535@65535^65535~3*65535#[!//
SIUL2_0_PORT71_SIUL_EIRQ_7;19:@23^3~65535*65535#[!//
SIUL2_0_PORT71_EMIOS_1_EMIOS_1_CH_7_H_IN;20:@87^4~65535*65535#[!//
SIUL2_0_PORT71_FXIO_FXIO_D10_IN;21:@162^3~65535*65535#[!//
SIUL2_0_PORT71_LPI2C0_LPI2C0_HREQ;22:@211^2~65535*65535#[!//
SIUL2_0_PORT71_LPI2C1_LPI2C1_SCL_IN;23:@217^1~65535*65535#[!//
SIUL2_0_PORT71_LPSPI0_LPSPI0_PCS0_IN;24:@221^6~65535*65535#[!//
SIUL2_0_PORT71_LPUART1_LPUART1_TX_IN;25:@364^1~65535*65535#[!//
SIUL2_0_PORT71_FXIO_FXIO_D10_INOUT;34:@162^3~65535*65535#[!//
SIUL2_0_PORT71_LPUART1_LPUART1_TX_INOUT;35:@364^1~65535*65535#[!//
SIUL2_0_PORT71_LPI2C1_LPI2C1_SCL_INOUT;36:@217^1~65535*65535#[!//
SIUL2_0_PORT71_EMIOS_1_EMIOS_1_CH_7_H_INOUT;38:@87^4~65535*65535#[!//
SIUL2_0_PORT71_LPSPI0_LPSPI0_PCS0_INOUT;39:@221^6~65535*65535#[!//
SIUL2_0_PORT72_GPIO;0:65535@65535^65535~7*65535#[!//
SIUL2_0_PORT72_LPI2C0_LPI2C0_SCL_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT72_CAN1_CAN1_TX;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT72_EMIOS_1_EMIOS_1_CH_9_H_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT72_LCU1_LCU1_OUT7;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT72_LPSPI0_LPSPI0_SCK_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT72_FXIO_FXIO_D12_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT72_ADC0_ADC0_S12;16:65535@65535^65535~7*65535#[!//
SIUL2_0_PORT72_SIUL_EIRQ_16;19:@32^2~65535*65535#[!//
SIUL2_0_PORT72_EMIOS_1_EMIOS_1_CH_9_H_IN;20:@89^1~65535*65535#[!//
SIUL2_0_PORT72_FXIO_FXIO_D12_IN;21:@164^3~65535*65535#[!//
SIUL2_0_PORT72_LPUART1_LPUART1_RX;22:@188^2~65535*65535#[!//
SIUL2_0_PORT72_LPI2C0_LPI2C0_SCL_IN;23:@212^1~65535*65535#[!//
SIUL2_0_PORT72_LPSPI0_LPSPI0_SCK_IN;24:@229^1~65535*65535#[!//
SIUL2_0_PORT72_LPUART0_LPUART0_CTS;25:@360^2~65535*65535#[!//
SIUL2_0_PORT72_LPI2C0_LPI2C0_SCL_INOUT;34:@212^1~65535*65535#[!//
SIUL2_0_PORT72_EMIOS_1_EMIOS_1_CH_9_H_INOUT;37:@89^1~65535*65535#[!//
SIUL2_0_PORT72_LPSPI0_LPSPI0_SCK_INOUT;39:@229^1~65535*65535#[!//
SIUL2_0_PORT72_FXIO_FXIO_D12_INOUT;40:@164^3~65535*65535#[!//
SIUL2_0_PORT73_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT73_LPI2C0_LPI2C0_SDA_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT73_LPUART1_LPUART1_TX_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT73_LPUART0_LPUART0_RTS;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT73_EMIOS_1_EMIOS_1_CH_8_X_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT73_LCU1_LCU1_OUT6;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT73_LPSPI0_LPSPI0_SIN_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT73_FXIO_FXIO_D13_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT73_ADC0_ADC0_S13;16:65535@65535^65535~6*65535#[!//
SIUL2_0_PORT73_WKPU_WKPU_10;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT73_CAN1_CAN1_RX;19:@1^1~65535*65535#[!//
SIUL2_0_PORT73_SIUL_EIRQ_17;20:@33^2~65535*65535#[!//
SIUL2_0_PORT73_EMIOS_1_EMIOS_1_CH_8_X_IN;21:@88^1~65535*65535#[!//
SIUL2_0_PORT73_FXIO_FXIO_D13_IN;22:@165^3~65535*65535#[!//
SIUL2_0_PORT73_LPI2C0_LPI2C0_SDA_IN;23:@214^1~65535*65535#[!//
SIUL2_0_PORT73_LPSPI0_LPSPI0_SIN_IN;24:@230^2~65535*65535#[!//
SIUL2_0_PORT73_LPUART1_LPUART1_TX_IN;25:@364^2~65535*65535#[!//
SIUL2_0_PORT73_LPI2C0_LPI2C0_SDA_INOUT;34:@214^1~65535*65535#[!//
SIUL2_0_PORT73_LPUART1_LPUART1_TX_INOUT;35:@364^2~65535*65535#[!//
SIUL2_0_PORT73_EMIOS_1_EMIOS_1_CH_8_X_INOUT;37:@88^1~65535*65535#[!//
SIUL2_0_PORT73_LPSPI0_LPSPI0_SIN_INOUT;39:@230^2~65535*65535#[!//
SIUL2_0_PORT73_FXIO_FXIO_D13_INOUT;40:@165^3~65535*65535#[!//
SIUL2_0_PORT74_GPIO;0:65535@65535^65535~18*65535#[!//
SIUL2_0_PORT74_EMIOS_0_EMIOS_0_CH_6_G_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT74_LPUART11_LPUART11_TX_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT74_CAN5_CAN5_TX;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT74_LPSPI2_LPSPI2_PCS1_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT74_LPSPI4_LPSPI4_PCS0_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT74_LCU1_LCU1_OUT11;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT74_EMIOS_1_EMIOS_1_CH_0_X_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT74_ADC1_ADC1_X_3;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT74_SIUL_EIRQ_18;19:@34^2~65535*65535#[!//
SIUL2_0_PORT74_EMIOS_0_EMIOS_0_CH_6_G_IN;20:@54^4~65535*65535#[!//
SIUL2_0_PORT74_EMIOS_1_EMIOS_1_CH_0_X_IN;21:@80^6~65535*65535#[!//
SIUL2_0_PORT74_LPSPI2_LPSPI2_PCS1_IN;22:@242^3~65535*65535#[!//
SIUL2_0_PORT74_LPSPI4_LPSPI4_PCS0_IN;23:@255^1~65535*65535#[!//
SIUL2_0_PORT74_TRGMUX_TRGMUX_IN11;24:@355^1~65535*65535#[!//
SIUL2_0_PORT74_LPUART0_LPUART0_DSR_B;25:@373^1~65535*65535#[!//
SIUL2_0_PORT74_LPUART11_LPUART11_TX_IN;26:@412^2~65535*65535#[!//
SIUL2_0_PORT74_EMIOS_0_EMIOS_0_CH_6_G_INOUT;34:@54^4~65535*65535#[!//
SIUL2_0_PORT74_LPUART11_LPUART11_TX_INOUT;35:@412^2~65535*65535#[!//
SIUL2_0_PORT74_LPSPI2_LPSPI2_PCS1_INOUT;37:@242^3~65535*65535#[!//
SIUL2_0_PORT74_LPSPI4_LPSPI4_PCS0_INOUT;38:@255^1~65535*65535#[!//
SIUL2_0_PORT74_EMIOS_1_EMIOS_1_CH_0_X_INOUT;40:@80^6~65535*65535#[!//
SIUL2_0_PORT75_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT75_LPUART0_LPUART0_DTR_B;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT75_EMIOS_1_EMIOS_1_CH_1_H_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT75_FXIO_FXIO_D15_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT75_LPSPI4_LPSPI4_SOUT_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT75_FXIO_FXIO_D19_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT75_LCU1_LCU1_OUT10;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT75_WKPU_WKPU_18;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT75_ADC0_ADC0_S17;16:65535@65535^65535~17*65535#[!//
SIUL2_0_PORT75_CAN5_CAN5_RX;19:@5^2~65535*65535#[!//
SIUL2_0_PORT75_SIUL_EIRQ_19;20:@35^2~65535*65535#[!//
SIUL2_0_PORT75_EMIOS_1_EMIOS_1_CH_1_H_IN;21:@81^7~65535*65535#[!//
SIUL2_0_PORT75_FXIO_FXIO_D15_IN;22:@167^3~65535*65535#[!//
SIUL2_0_PORT75_FXIO_FXIO_D19_IN;23:@171^3~65535*65535#[!//
SIUL2_0_PORT75_LPUART11_LPUART11_RX;24:@198^1~65535*65535#[!//
SIUL2_0_PORT75_LPSPI4_LPSPI4_SOUT_IN;25:@261^1~65535*65535#[!//
SIUL2_0_PORT75_TRGMUX_TRGMUX_IN10;26:@354^1~65535*65535#[!//
SIUL2_0_PORT75_EMIOS_1_EMIOS_1_CH_1_H_INOUT;36:@81^7~65535*65535#[!//
SIUL2_0_PORT75_FXIO_FXIO_D15_INOUT;37:@167^3~65535*65535#[!//
SIUL2_0_PORT75_LPSPI4_LPSPI4_SOUT_INOUT;38:@261^1~65535*65535#[!//
SIUL2_0_PORT75_FXIO_FXIO_D19_INOUT;39:@171^3~65535*65535#[!//
SIUL2_0_PORT76_GPIO;0:65535@65535^65535~16*65535#[!//
SIUL2_0_PORT76_ADC1_ADC1_MA_2;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT76_EMIOS_1_EMIOS_1_CH_2_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT76_EMIOS_0_EMIOS_0_CH_22_X_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT76_LPSPI2_LPSPI2_PCS1_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT76_FXIO_FXIO_D19_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT76_LCU1_LCU1_OUT9;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT76_SAI0_SAI0_BCLK_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT76_SIUL_EIRQ_20;19:@36^2~65535*65535#[!//
SIUL2_0_PORT76_EMIOS_0_EMIOS_0_CH_22_X_IN;20:@70^2~65535*65535#[!//
SIUL2_0_PORT76_EMIOS_1_EMIOS_1_CH_2_H_IN;21:@82^1~65535*65535#[!//
SIUL2_0_PORT76_FXIO_FXIO_D19_IN;22:@171^5~65535*65535#[!//
SIUL2_0_PORT76_LPUART10_LPUART10_RX;23:@197^2~65535*65535#[!//
SIUL2_0_PORT76_LPSPI2_LPSPI2_PCS1_IN;24:@242^4~65535*65535#[!//
SIUL2_0_PORT76_SAI0_SAI0_BCLK_IN;25:@315^1~65535*65535#[!//
SIUL2_0_PORT76_EMIOS_1_EMIOS_1_CH_2_H_INOUT;35:@82^1~65535*65535#[!//
SIUL2_0_PORT76_EMIOS_0_EMIOS_0_CH_22_X_INOUT;36:@70^2~65535*65535#[!//
SIUL2_0_PORT76_LPSPI2_LPSPI2_PCS1_INOUT;37:@242^4~65535*65535#[!//
SIUL2_0_PORT76_FXIO_FXIO_D19_INOUT;38:@171^5~65535*65535#[!//
SIUL2_0_PORT76_SAI0_SAI0_BCLK_INOUT;40:@315^1~65535*65535#[!//
SIUL2_0_PORT77_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT77_LPUART10_LPUART10_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT77_EMIOS_1_EMIOS_1_CH_3_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT77_EMIOS_0_EMIOS_0_CH_23_X_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT77_ADC1_ADC1_MA_1;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT77_FXIO_FXIO_D16_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT77_LCU1_LCU1_OUT8;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT77_SAI0_SAI0_SYNC_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT77_SIUL_EIRQ_21;19:@37^2~65535*65535#[!//
SIUL2_0_PORT77_EMIOS_0_EMIOS_0_CH_23_X_IN;20:@71^1~65535*65535#[!//
SIUL2_0_PORT77_EMIOS_1_EMIOS_1_CH_3_H_IN;21:@83^7~65535*65535#[!//
SIUL2_0_PORT77_FXIO_FXIO_D16_IN;22:@168^3~65535*65535#[!//
SIUL2_0_PORT77_SAI0_SAI0_SYNC_IN;23:@321^1~65535*65535#[!//
SIUL2_0_PORT77_LPUART10_LPUART10_TX_IN;24:@411^1~65535*65535#[!//
SIUL2_0_PORT77_LPUART10_LPUART10_TX_INOUT;34:@411^1~65535*65535#[!//
SIUL2_0_PORT77_EMIOS_1_EMIOS_1_CH_3_H_INOUT;35:@83^7~65535*65535#[!//
SIUL2_0_PORT77_EMIOS_0_EMIOS_0_CH_23_X_INOUT;36:@71^1~65535*65535#[!//
SIUL2_0_PORT77_FXIO_FXIO_D16_INOUT;38:@168^3~65535*65535#[!//
SIUL2_0_PORT77_SAI0_SAI0_SYNC_INOUT;40:@321^1~65535*65535#[!//
SIUL2_0_PORT78_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT78_EMIOS_0_EMIOS_0_CH_10_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT78_LPSPI2_LPSPI2_PCS0_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT78_ADC0_ADC0_MA_1;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT78_EMIOS_1_EMIOS_1_CH_4_H_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT78_LCU1_LCU1_OUT1;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT78_FXIO_FXIO_D16_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT78_CAN2_CAN2_RX;19:@2^2~65535*65535#[!//
SIUL2_0_PORT78_SIUL_EIRQ_22;20:@38^2~65535*65535#[!//
SIUL2_0_PORT78_EMIOS_0_EMIOS_0_CH_10_H_IN;21:@58^1~65535*65535#[!//
SIUL2_0_PORT78_EMIOS_1_EMIOS_1_CH_4_H_IN;22:@84^8~65535*65535#[!//
SIUL2_0_PORT78_FXIO_FXIO_D16_IN;23:@168^1~65535*65535#[!//
SIUL2_0_PORT78_LPSPI2_LPSPI2_PCS0_IN;24:@241^2~65535*65535#[!//
SIUL2_0_PORT78_GMAC0_GMAC0_MII_COL;25:@289^2~65535*65535#[!//
SIUL2_0_PORT78_GMAC0_GMAC0_MII_RMII_RX_ER;26:@293^2~65535*65535#[!//
SIUL2_0_PORT78_GMAC0_GMAC0_MII_RMII_RGMII_RXD_0;27:@294^4~65535*65535#[!//
SIUL2_0_PORT78_GMAC0_GMAC0_MII_RGMII_RXD2;28:@301^3~65535*65535#[!//
SIUL2_0_PORT78_GMAC0_GMAC0_MII_RGMII_RXD3;29:@302^2~65535*65535#[!//
SIUL2_0_PORT78_TRGMUX_TRGMUX_IN9;30:@353^1~65535*65535#[!//
SIUL2_0_PORT78_EMIOS_0_EMIOS_0_CH_10_H_INOUT;35:@58^1~65535*65535#[!//
SIUL2_0_PORT78_LPSPI2_LPSPI2_PCS0_INOUT;36:@241^2~65535*65535#[!//
SIUL2_0_PORT78_EMIOS_1_EMIOS_1_CH_4_H_INOUT;38:@84^8~65535*65535#[!//
SIUL2_0_PORT78_FXIO_FXIO_D16_INOUT;40:@168^1~65535*65535#[!//
SIUL2_0_PORT79_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT79_CAN2_CAN2_TX;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT79_EMIOS_0_EMIOS_0_CH_11_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT79_LPSPI2_LPSPI2_SCK_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT79_ADC0_ADC0_MA_2;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT79_LPUART2_LPUART2_TX_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT79_LCU1_LCU1_OUT0;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT79_LPI2C1_LPI2C1_SCL_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT79_SIUL_EIRQ_23;19:@39^2~65535*65535#[!//
SIUL2_0_PORT79_EMIOS_0_EMIOS_0_CH_11_H_IN;20:@59^1~65535*65535#[!//
SIUL2_0_PORT79_LPI2C1_LPI2C1_SCL_IN;21:@217^6~65535*65535#[!//
SIUL2_0_PORT79_LPSPI2_LPSPI2_SCK_IN;22:@245^2~65535*65535#[!//
SIUL2_0_PORT79_GMAC0_GMAC0_MII_CRS;23:@290^2~65535*65535#[!//
SIUL2_0_PORT79_GMAC0_GMAC0_MII_RMII_RX_DV_RGMII_RXCTL;24:@292^2~65535*65535#[!//
SIUL2_0_PORT79_GMAC0_GMAC0_MII_RMII_RGMII_RXD_0;25:@294^6~65535*65535#[!//
SIUL2_0_PORT79_GMAC0_GMAC0_MII_RMII_RGMII_RXD_1;26:@295^6~65535*65535#[!//
SIUL2_0_PORT79_GMAC0_GMAC0_MII_RXD2;27:@301^2~65535*65535#[!//
SIUL2_0_PORT79_GMAC0_GMAC0_MII_RGMII_RXD3;28:@302^4~65535*65535#[!//
SIUL2_0_PORT79_TRGMUX_TRGMUX_IN8;29:@352^1~65535*65535#[!//
SIUL2_0_PORT79_LPUART2_LPUART2_TX_IN;30:@365^2~65535*65535#[!//
SIUL2_0_PORT79_EMIOS_0_EMIOS_0_CH_11_H_INOUT;35:@59^1~65535*65535#[!//
SIUL2_0_PORT79_LPSPI2_LPSPI2_SCK_INOUT;36:@245^2~65535*65535#[!//
SIUL2_0_PORT79_LPUART2_LPUART2_TX_INOUT;38:@365^2~65535*65535#[!//
SIUL2_0_PORT79_LPI2C1_LPI2C1_SCL_INOUT;40:@217^6~65535*65535#[!//
SIUL2_0_PORT80_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT80_LPSPI3_LPSPI3_SIN_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT80_EMIOS_1_EMIOS_1_CH_9_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT80_EMIOS_2_EMIOS_2_CH_9_H_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT80_LPI2C1_LPI2C1_SDAS_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT80_FXIO_FXIO_D15_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT80_LPI2C1_LPI2C1_SDA_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT80_CAN2_CAN2_RX;19:@2^1~65535*65535#[!//
SIUL2_0_PORT80_EMIOS_1_EMIOS_1_CH_9_H_IN;20:@89^5~65535*65535#[!//
SIUL2_0_PORT80_EMIOS_2_EMIOS_2_CH_9_H_IN;21:@121^4~65535*65535#[!//
SIUL2_0_PORT80_FXIO_FXIO_D15_IN;22:@167^1~65535*65535#[!//
SIUL2_0_PORT80_LPUART2_LPUART2_RX;23:@189^5~65535*65535#[!//
SIUL2_0_PORT80_LPI2C1_LPI2C1_SDA_IN;24:@219^5~65535*65535#[!//
SIUL2_0_PORT80_LPI2C1_LPI2C1_SDAS_IN;25:@220^1~65535*65535#[!//
SIUL2_0_PORT80_LPSPI3_LPSPI3_SIN_IN;26:@253^3~65535*65535#[!//
SIUL2_0_PORT80_GMAC0_GMAC0_MII_RMII_RX_DV_RGMII_RXCTL;27:@292^6~65535*65535#[!//
SIUL2_0_PORT80_GMAC0_GMAC0_MII_RMII_RX_ER;28:@293^1~65535*65535#[!//
SIUL2_0_PORT80_GMAC0_GMAC0_MII_RGMII_RX_CLK;29:@300^6~65535*65535#[!//
SIUL2_0_PORT80_LPSPI3_LPSPI3_SIN_INOUT;34:@253^3~65535*65535#[!//
SIUL2_0_PORT80_EMIOS_1_EMIOS_1_CH_9_H_INOUT;35:@89^5~65535*65535#[!//
SIUL2_0_PORT80_EMIOS_2_EMIOS_2_CH_9_H_INOUT;36:@121^4~65535*65535#[!//
SIUL2_0_PORT80_LPI2C1_LPI2C1_SDAS_INOUT;37:@220^1~65535*65535#[!//
SIUL2_0_PORT80_FXIO_FXIO_D15_INOUT;39:@167^1~65535*65535#[!//
SIUL2_0_PORT80_LPI2C1_LPI2C1_SDA_INOUT;40:@219^5~65535*65535#[!//
SIUL2_0_PORT81_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT81_LPSPI3_LPSPI3_SCK_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT81_CAN2_CAN2_TX;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT81_LPI2C1_LPI2C1_SCLS_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT81_FXIO_FXIO_D14_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT81_FXIO_FXIO_D2_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT81_GMAC1_GMAC1_MII_RMII_RGMII_TXD_1;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT81_TRACE_TRACE_ETM_D3;13:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT81_FXIO_FXIO_D2_IN;19:@154^10~65535*65535#[!//
SIUL2_0_PORT81_FXIO_FXIO_D14_IN;20:@166^1~65535*65535#[!//
SIUL2_0_PORT81_LPI2C1_LPI2C1_SCLS_IN;21:@218^2~65535*65535#[!//
SIUL2_0_PORT81_LPSPI3_LPSPI3_SCK_IN;22:@252^3~65535*65535#[!//
SIUL2_0_PORT81_GMAC0_GMAC0_MII_RMII_RX_DV_RGMII_RXCTL;23:@292^1~65535*65535#[!//
SIUL2_0_PORT81_LPSPI3_LPSPI3_SCK_INOUT;34:@252^3~65535*65535#[!//
SIUL2_0_PORT81_LPI2C1_LPI2C1_SCLS_INOUT;37:@218^2~65535*65535#[!//
SIUL2_0_PORT81_FXIO_FXIO_D14_INOUT;39:@166^1~65535*65535#[!//
SIUL2_0_PORT81_FXIO_FXIO_D2_INOUT;40:@154^10~65535*65535#[!//
SIUL2_0_PORT82_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT82_GMAC0_GMAC0_MII_RMII_RGMII_TXD_0;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT82_FXIO_FXIO_D6_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT82_FXIO_FXIO_D12_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT82_EMIOS_2_EMIOS_2_CH_12_H_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT82_GMAC0_GMAC0_MII_RMII_RGMII_TXD_1;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT82_LCU1_LCU1_OUT7;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT82_SAI0_SAI0_D2_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT82_GMAC0_GMAC0_MII_RGMII_TXD2;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT82_WKPU_WKPU_36;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT82_EMIOS_2_EMIOS_2_CH_12_H_IN;19:@124^3~65535*65535#[!//
SIUL2_0_PORT82_FXIO_FXIO_D6_IN;20:@158^9~65535*65535#[!//
SIUL2_0_PORT82_FXIO_FXIO_D12_IN;21:@164^2~65535*65535#[!//
SIUL2_0_PORT82_LPUART6_LPUART6_RX;22:@193^4~65535*65535#[!//
SIUL2_0_PORT82_SAI0_SAI0_D2_IN;23:@318^1~65535*65535#[!//
SIUL2_0_PORT82_FXIO_FXIO_D6_INOUT;35:@158^9~65535*65535#[!//
SIUL2_0_PORT82_FXIO_FXIO_D12_INOUT;36:@164^2~65535*65535#[!//
SIUL2_0_PORT82_EMIOS_2_EMIOS_2_CH_12_H_INOUT;37:@124^3~65535*65535#[!//
SIUL2_0_PORT82_SAI0_SAI0_D2_INOUT;40:@318^1~65535*65535#[!//
SIUL2_0_PORT83_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT83_LPUART7_LPUART7_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT83_FXIO_FXIO_D13_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT83_EMIOS_2_EMIOS_2_CH_13_H_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT83_LPSPI2_LPSPI2_PCS1_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT83_LCU1_LCU1_OUT6;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT83_SAI0_SAI0_D3_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT83_GMAC0_GMAC0_MII_RMII_RGMII_TX_CLK_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT83_GMAC0_GMAC0_MII_RMII_RGMII_TXD_0;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT83_EMIOS_2_EMIOS_2_CH_13_H_IN;19:@125^3~65535*65535#[!//
SIUL2_0_PORT83_FXIO_FXIO_D13_IN;20:@165^2~65535*65535#[!//
SIUL2_0_PORT83_LPSPI2_LPSPI2_PCS1_IN;21:@242^2~65535*65535#[!//
SIUL2_0_PORT83_GMAC0_GMAC0_MII_RMII_RGMII_TX_CLK_IN;22:@296^6~65535*65535#[!//
SIUL2_0_PORT83_SAI0_SAI0_D3_IN;23:@319^1~65535*65535#[!//
SIUL2_0_PORT83_LPUART7_LPUART7_TX_IN;24:@370^2~65535*65535#[!//
SIUL2_0_PORT83_LPUART7_LPUART7_TX_INOUT;34:@370^2~65535*65535#[!//
SIUL2_0_PORT83_FXIO_FXIO_D13_INOUT;36:@165^2~65535*65535#[!//
SIUL2_0_PORT83_EMIOS_2_EMIOS_2_CH_13_H_INOUT;37:@125^3~65535*65535#[!//
SIUL2_0_PORT83_LPSPI2_LPSPI2_PCS1_INOUT;38:@242^2~65535*65535#[!//
SIUL2_0_PORT83_SAI0_SAI0_D3_INOUT;40:@319^1~65535*65535#[!//
SIUL2_0_PORT83_GMAC0_GMAC0_MII_RMII_RGMII_TX_CLK_INOUT;41:@296^6~65535*65535#[!//
SIUL2_0_PORT84_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT84_FXIO_FXIO_D14_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT84_EMIOS_2_EMIOS_2_CH_14_H_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT84_ADC1_ADC1_MA_2;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT84_LCU1_LCU1_OUT5;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT84_GMAC0_GMAC0_PPS0_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT84_WKPU_WKPU_43;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT84_SIUL_EIRQ_16;19:@32^3~65535*65535#[!//
SIUL2_0_PORT84_EMIOS_2_EMIOS_2_CH_14_H_IN;20:@126^3~65535*65535#[!//
SIUL2_0_PORT84_GMAC0_GMAC0_PPS0_IN;21:@144^6~65535*65535#[!//
SIUL2_0_PORT84_FXIO_FXIO_D14_IN;22:@166^2~65535*65535#[!//
SIUL2_0_PORT84_LPUART7_LPUART7_RX;23:@194^4~65535*65535#[!//
SIUL2_0_PORT84_FXIO_FXIO_D14_INOUT;36:@166^2~65535*65535#[!//
SIUL2_0_PORT84_EMIOS_2_EMIOS_2_CH_14_H_INOUT;37:@126^3~65535*65535#[!//
SIUL2_0_PORT84_GMAC0_GMAC0_PPS0_INOUT;40:@144^6~65535*65535#[!//
SIUL2_0_PORT85_GPIO;0:65535@65535^65535~31*65535#[!//
SIUL2_0_PORT85_GMAC0_GMAC0_PPS1_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT85_FXIO_FXIO_D15_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT85_EMIOS_2_EMIOS_2_CH_15_H_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT85_ADC1_ADC1_MA_1;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT85_LCU1_LCU1_OUT4;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT85_CAN6_CAN6_TX;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT85_SIUL_EIRQ_17;19:@33^3~65535*65535#[!//
SIUL2_0_PORT85_EMIOS_2_EMIOS_2_CH_15_H_IN;20:@127^5~65535*65535#[!//
SIUL2_0_PORT85_GMAC0_GMAC0_PPS1_IN;21:@145^4~65535*65535#[!//
SIUL2_0_PORT85_FXIO_FXIO_D15_IN;22:@167^2~65535*65535#[!//
SIUL2_0_PORT85_GMAC0_GMAC0_PPS1_INOUT;34:@145^4~65535*65535#[!//
SIUL2_0_PORT85_FXIO_FXIO_D15_INOUT;36:@167^2~65535*65535#[!//
SIUL2_0_PORT85_EMIOS_2_EMIOS_2_CH_15_H_INOUT;37:@127^5~65535*65535#[!//
SIUL2_0_PORT86_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT86_EMIOS_0_EMIOS_0_CH_8_X_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT86_EMIOS_0_EMIOS_0_CH_8_X_IN;19:@56^3~65535*65535#[!//
SIUL2_0_PORT86_EMIOS_0_EMIOS_0_CH_8_X_INOUT;34:@56^3~65535*65535#[!//
SIUL2_0_PORT87_GPIO;0:65535@65535^65535~0*65535#[!//
SIUL2_0_PORT87_FXIO_FXIO_D16_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT87_LCU1_LCU1_OUT0;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT87_WKPU_WKPU_44;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT87_ADC2_ADC2_S23;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT87_SIUL_EIRQ_18;19:@34^3~65535*65535#[!//
SIUL2_0_PORT87_FXIO_FXIO_D16_IN;20:@168^2~65535*65535#[!//
SIUL2_0_PORT87_CAN6_CAN6_RX;21:@417^1~65535*65535#[!//
SIUL2_0_PORT87_FXIO_FXIO_D16_INOUT;36:@168^2~65535*65535#[!//
SIUL2_0_PORT88_GPIO;0:65535@65535^65535~1*65535#[!//
SIUL2_0_PORT88_LPUART12_LPUART12_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT88_EMIOS_1_EMIOS_1_CH_0_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT88_FXIO_FXIO_D17_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT88_EMIOS_2_EMIOS_2_CH_0_X_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT88_CAN7_CAN7_TX;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT88_LCU1_LCU1_OUT1;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT88_TRGMUX_TRGMUX_OUT15;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT88_ADC2_ADC2_S22;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT88_WKPU_WKPU_46;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT88_SIUL_EIRQ_19;19:@35^3~65535*65535#[!//
SIUL2_0_PORT88_EMIOS_1_EMIOS_1_CH_0_X_IN;20:@80^4~65535*65535#[!//
SIUL2_0_PORT88_EMIOS_2_EMIOS_2_CH_0_X_IN;21:@112^5~65535*65535#[!//
SIUL2_0_PORT88_FXIO_FXIO_D17_IN;22:@169^2~65535*65535#[!//
SIUL2_0_PORT88_LPUART12_LPUART12_TX_IN;23:@413^1~65535*65535#[!//
SIUL2_0_PORT88_LPUART12_LPUART12_TX_INOUT;34:@413^1~65535*65535#[!//
SIUL2_0_PORT88_EMIOS_1_EMIOS_1_CH_0_X_INOUT;35:@80^4~65535*65535#[!//
SIUL2_0_PORT88_FXIO_FXIO_D17_INOUT;36:@169^2~65535*65535#[!//
SIUL2_0_PORT88_EMIOS_2_EMIOS_2_CH_0_X_INOUT;37:@112^5~65535*65535#[!//
SIUL2_0_PORT89_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT89_EMIOS_1_EMIOS_1_CH_1_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT89_FXIO_FXIO_D18_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT89_EMIOS_2_EMIOS_2_CH_1_H_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT89_LPSPI4_LPSPI4_PCS1_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT89_LCU1_LCU1_OUT2;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT89_ADC0_ADC0_S20;16:65535@65535^65535~2*65535#[!//
SIUL2_0_PORT89_WKPU_WKPU_45;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT89_SIUL_EIRQ_20;19:@36^3~65535*65535#[!//
SIUL2_0_PORT89_EMIOS_1_EMIOS_1_CH_1_H_IN;20:@81^4~65535*65535#[!//
SIUL2_0_PORT89_EMIOS_2_EMIOS_2_CH_1_H_IN;21:@113^3~65535*65535#[!//
SIUL2_0_PORT89_FXIO_FXIO_D18_IN;22:@170^2~65535*65535#[!//
SIUL2_0_PORT89_LPUART12_LPUART12_RX;23:@199^2~65535*65535#[!//
SIUL2_0_PORT89_LPSPI4_LPSPI4_PCS1_IN;24:@256^4~65535*65535#[!//
SIUL2_0_PORT89_CAN7_CAN7_RX;25:@418^1~65535*65535#[!//
SIUL2_0_PORT89_EMIOS_1_EMIOS_1_CH_1_H_INOUT;35:@81^4~65535*65535#[!//
SIUL2_0_PORT89_FXIO_FXIO_D18_INOUT;36:@170^2~65535*65535#[!//
SIUL2_0_PORT89_EMIOS_2_EMIOS_2_CH_1_H_INOUT;37:@113^3~65535*65535#[!//
SIUL2_0_PORT89_LPSPI4_LPSPI4_PCS1_INOUT;38:@256^4~65535*65535#[!//
SIUL2_0_PORT90_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT90_LPUART13_LPUART13_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT90_EMIOS_1_EMIOS_1_CH_3_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT90_FXIO_FXIO_D19_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT90_EMIOS_2_EMIOS_2_CH_2_H_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT90_LCU1_LCU1_OUT9;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT90_LPSPI4_LPSPI4_SIN_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT90_ADC0_ADC0_S21;16:65535@65535^65535~3*65535#[!//
SIUL2_0_PORT90_WKPU_WKPU_48;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT90_CAN5_CAN5_RX;19:@5^5~65535*65535#[!//
SIUL2_0_PORT90_SIUL_EIRQ_21;20:@37^3~65535*65535#[!//
SIUL2_0_PORT90_EMIOS_1_EMIOS_1_CH_3_H_IN;21:@83^3~65535*65535#[!//
SIUL2_0_PORT90_EMIOS_2_EMIOS_2_CH_2_H_IN;22:@114^3~65535*65535#[!//
SIUL2_0_PORT90_FXIO_FXIO_D19_IN;23:@171^2~65535*65535#[!//
SIUL2_0_PORT90_LPUART13_LPUART13_RX;24:@200^4~65535*65535#[!//
SIUL2_0_PORT90_LPSPI4_LPSPI4_SIN_IN;25:@260^1~65535*65535#[!//
SIUL2_0_PORT90_LPUART13_LPUART13_TX_IN;26:@414^2~65535*65535#[!//
SIUL2_0_PORT90_LPUART13_LPUART13_TX_INOUT;34:@414^2~65535*65535#[!//
SIUL2_0_PORT90_EMIOS_1_EMIOS_1_CH_3_H_INOUT;35:@83^3~65535*65535#[!//
SIUL2_0_PORT90_FXIO_FXIO_D19_INOUT;36:@171^2~65535*65535#[!//
SIUL2_0_PORT90_EMIOS_2_EMIOS_2_CH_2_H_INOUT;37:@114^3~65535*65535#[!//
SIUL2_0_PORT90_LPSPI4_LPSPI4_SIN_INOUT;40:@260^1~65535*65535#[!//
SIUL2_0_PORT91_GPIO;0:65535@65535^65535~4*65535#[!//
SIUL2_0_PORT91_CAN5_CAN5_TX;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT91_EMIOS_1_EMIOS_1_CH_4_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT91_FXIO_FXIO_D20_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT91_EMIOS_2_EMIOS_2_CH_3_H_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT91_ADC1_ADC1_MA_0;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT91_LCU1_LCU1_OUT3;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT91_LPSPI4_LPSPI4_SCK_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT91_LPUART13_LPUART13_TX_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT91_SIUL_EIRQ_22;19:@38^3~65535*65535#[!//
SIUL2_0_PORT91_EMIOS_1_EMIOS_1_CH_4_H_IN;20:@84^2~65535*65535#[!//
SIUL2_0_PORT91_EMIOS_2_EMIOS_2_CH_3_H_IN;21:@115^3~65535*65535#[!//
SIUL2_0_PORT91_FXIO_FXIO_D20_IN;22:@172^2~65535*65535#[!//
SIUL2_0_PORT91_LPUART13_LPUART13_RX;23:@200^2~65535*65535#[!//
SIUL2_0_PORT91_LPSPI4_LPSPI4_SCK_IN;24:@259^1~65535*65535#[!//
SIUL2_0_PORT91_LPUART13_LPUART13_TX_IN;25:@414^4~65535*65535#[!//
SIUL2_0_PORT91_EMIOS_1_EMIOS_1_CH_4_H_INOUT;35:@84^2~65535*65535#[!//
SIUL2_0_PORT91_FXIO_FXIO_D20_INOUT;36:@172^2~65535*65535#[!//
SIUL2_0_PORT91_EMIOS_2_EMIOS_2_CH_3_H_INOUT;37:@115^3~65535*65535#[!//
SIUL2_0_PORT91_LPSPI4_LPSPI4_SCK_INOUT;40:@259^1~65535*65535#[!//
SIUL2_0_PORT91_LPUART13_LPUART13_TX_INOUT;41:@414^4~65535*65535#[!//
SIUL2_0_PORT92_GPIO;0:65535@65535^65535~5*65535#[!//
SIUL2_0_PORT92_CAN3_CAN3_TX;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT92_EMIOS_1_EMIOS_1_CH_7_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT92_FXIO_FXIO_D21_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT92_FXIO_FXIO_D2_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT92_LPI2C1_LPI2C1_SCL_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT92_LCU1_LCU1_OUT8;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT92_LPUART0_LPUART0_TX_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT92_EMIOS_1_EMIOS_1_CH_7_H_IN;19:@87^3~65535*65535#[!//
SIUL2_0_PORT92_FXIO_FXIO_D2_IN;20:@154^7~65535*65535#[!//
SIUL2_0_PORT92_FXIO_FXIO_D21_IN;21:@173^2~65535*65535#[!//
SIUL2_0_PORT92_LPI2C1_LPI2C1_SCL_IN;22:@217^4~65535*65535#[!//
SIUL2_0_PORT92_LPUART0_LPUART0_TX_IN;23:@363^6~65535*65535#[!//
SIUL2_0_PORT92_LPUART1_LPUART1_RIN_B;24:@376^2~65535*65535#[!//
SIUL2_0_PORT92_EMIOS_1_EMIOS_1_CH_7_H_INOUT;35:@87^3~65535*65535#[!//
SIUL2_0_PORT92_FXIO_FXIO_D21_INOUT;36:@173^2~65535*65535#[!//
SIUL2_0_PORT92_FXIO_FXIO_D2_INOUT;37:@154^7~65535*65535#[!//
SIUL2_0_PORT92_LPI2C1_LPI2C1_SCL_INOUT;38:@217^4~65535*65535#[!//
SIUL2_0_PORT92_LPUART0_LPUART0_TX_INOUT;41:@363^6~65535*65535#[!//
SIUL2_0_PORT93_GPIO;0:65535@65535^65535~6*65535#[!//
SIUL2_0_PORT93_EMIOS_1_EMIOS_1_CH_10_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT93_FXIO_FXIO_D22_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT93_EMIOS_2_EMIOS_2_CH_4_H_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT93_LPI2C1_LPI2C1_SDA_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT93_FXIO_FXIO_D3_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT93_WKPU_WKPU_47;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT93_CAN3_CAN3_RX;19:@3^3~65535*65535#[!//
SIUL2_0_PORT93_SIUL_EIRQ_23;20:@39^3~65535*65535#[!//
SIUL2_0_PORT93_EMIOS_1_EMIOS_1_CH_10_H_IN;21:@90^1~65535*65535#[!//
SIUL2_0_PORT93_EMIOS_2_EMIOS_2_CH_4_H_IN;22:@116^2~65535*65535#[!//
SIUL2_0_PORT93_FXIO_FXIO_D3_IN;23:@155^6~65535*65535#[!//
SIUL2_0_PORT93_FXIO_FXIO_D22_IN;24:@174^2~65535*65535#[!//
SIUL2_0_PORT93_LPUART0_LPUART0_RX;25:@187^6~65535*65535#[!//
SIUL2_0_PORT93_LPI2C1_LPI2C1_SDA_IN;26:@219^3~65535*65535#[!//
SIUL2_0_PORT93_LPUART1_LPUART1_DCD_B;27:@377^2~65535*65535#[!//
SIUL2_0_PORT93_EMIOS_1_EMIOS_1_CH_10_H_INOUT;35:@90^1~65535*65535#[!//
SIUL2_0_PORT93_FXIO_FXIO_D22_INOUT;36:@174^2~65535*65535#[!//
SIUL2_0_PORT93_EMIOS_2_EMIOS_2_CH_4_H_INOUT;37:@116^2~65535*65535#[!//
SIUL2_0_PORT93_LPI2C1_LPI2C1_SDA_INOUT;38:@219^3~65535*65535#[!//
SIUL2_0_PORT93_FXIO_FXIO_D3_INOUT;40:@155^6~65535*65535#[!//
SIUL2_0_PORT94_GPIO;0:65535@65535^65535~7*65535#[!//
SIUL2_0_PORT94_CAN4_CAN4_TX;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT94_EMIOS_1_EMIOS_1_CH_12_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT94_FXIO_FXIO_D0_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT94_EMIOS_2_EMIOS_2_CH_5_H_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT94_FXIO_FXIO_D23_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT94_EMIOS_1_EMIOS_1_CH_12_H_IN;19:@92^1~65535*65535#[!//
SIUL2_0_PORT94_EMIOS_2_EMIOS_2_CH_5_H_IN;20:@117^3~65535*65535#[!//
SIUL2_0_PORT94_FXIO_FXIO_D0_IN;21:@152^4~65535*65535#[!//
SIUL2_0_PORT94_FXIO_FXIO_D23_IN;22:@175^2~65535*65535#[!//
SIUL2_0_PORT94_LPUART1_LPUART1_DSR_B;23:@378^2~65535*65535#[!//
SIUL2_0_PORT94_EMIOS_1_EMIOS_1_CH_12_H_INOUT;35:@92^1~65535*65535#[!//
SIUL2_0_PORT94_FXIO_FXIO_D0_INOUT;36:@152^4~65535*65535#[!//
SIUL2_0_PORT94_EMIOS_2_EMIOS_2_CH_5_H_INOUT;37:@117^3~65535*65535#[!//
SIUL2_0_PORT94_FXIO_FXIO_D23_INOUT;40:@175^2~65535*65535#[!//
SIUL2_0_PORT95_GPIO;0:65535@65535^65535~8*65535#[!//
SIUL2_0_PORT95_EMIOS_1_EMIOS_1_CH_14_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT95_FXIO_FXIO_D1_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT95_EMIOS_2_EMIOS_2_CH_6_H_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT95_LPUART1_LPUART1_DTR_B;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT95_FXIO_FXIO_D24_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT95_ADC2_ADC2_S21;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT95_WKPU_WKPU_49;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT95_CAN4_CAN4_RX;19:@4^3~65535*65535#[!//
SIUL2_0_PORT95_EMIOS_1_EMIOS_1_CH_14_H_IN;20:@94^1~65535*65535#[!//
SIUL2_0_PORT95_EMIOS_2_EMIOS_2_CH_6_H_IN;21:@118^2~65535*65535#[!//
SIUL2_0_PORT95_FXIO_FXIO_D1_IN;22:@153^4~65535*65535#[!//
SIUL2_0_PORT95_FXIO_FXIO_D24_IN;23:@176^2~65535*65535#[!//
SIUL2_0_PORT95_EMIOS_1_EMIOS_1_CH_14_H_INOUT;35:@94^1~65535*65535#[!//
SIUL2_0_PORT95_FXIO_FXIO_D1_INOUT;36:@153^4~65535*65535#[!//
SIUL2_0_PORT95_EMIOS_2_EMIOS_2_CH_6_H_INOUT;38:@118^2~65535*65535#[!//
SIUL2_0_PORT95_FXIO_FXIO_D24_INOUT;40:@176^2~65535*65535#[!//
SIUL2_0_PORT96_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_2_G_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT96_LPSPI3_LPSPI3_SOUT_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_16_X_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT96_FXIO_FXIO_D0_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT96_TRGMUX_TRGMUX_OUT1;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT96_WKPU_WKPU_6;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT96_ADC0_ADC0_P1;16:65535@65535^65535~1*65535#[!//
SIUL2_0_PORT96_SIUL_EIRQ_8;19:@24^3~65535*65535#[!//
SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_2_G_IN;20:@50^1~65535*65535#[!//
SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_16_X_IN;21:@64^1~65535*65535#[!//
SIUL2_0_PORT96_FXIO_FXIO_D0_IN;22:@152^1~65535*65535#[!//
SIUL2_0_PORT96_LPUART5_LPUART5_RX;23:@192^2~65535*65535#[!//
SIUL2_0_PORT96_LPSPI3_LPSPI3_SOUT_IN;24:@254^1~65535*65535#[!//
SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_2_G_INOUT;35:@50^1~65535*65535#[!//
SIUL2_0_PORT96_LPSPI3_LPSPI3_SOUT_INOUT;36:@254^1~65535*65535#[!//
SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_16_X_INOUT;37:@64^1~65535*65535#[!//
SIUL2_0_PORT96_FXIO_FXIO_D0_INOUT;39:@152^1~65535*65535#[!//
SIUL2_0_PORT97_GPIO;0:65535@65535^65535~0*65535#[!//
SIUL2_0_PORT97_LPUART5_LPUART5_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_3_G_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT97_LPSPI3_LPSPI3_SCK_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_17_Y_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT97_FXIO_FXIO_D1_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT97_TRGMUX_TRGMUX_OUT2;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT97_ADC0_ADC0_P0;16:65535@65535^65535~0*65535#[!//
SIUL2_0_PORT97_SIUL_EIRQ_9;19:@25^3~65535*65535#[!//
SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_3_G_IN;20:@51^2~65535*65535#[!//
SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_17_Y_IN;21:@65^1~65535*65535#[!//
SIUL2_0_PORT97_FXIO_FXIO_D1_IN;22:@153^1~65535*65535#[!//
SIUL2_0_PORT97_LPSPI3_LPSPI3_SCK_IN;23:@252^1~65535*65535#[!//
SIUL2_0_PORT97_LPUART5_LPUART5_TX_IN;24:@368^1~65535*65535#[!//
SIUL2_0_PORT97_LPUART5_LPUART5_TX_INOUT;34:@368^1~65535*65535#[!//
SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_3_G_INOUT;35:@51^2~65535*65535#[!//
SIUL2_0_PORT97_LPSPI3_LPSPI3_SCK_INOUT;36:@252^1~65535*65535#[!//
SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_17_Y_INOUT;37:@65^1~65535*65535#[!//
SIUL2_0_PORT97_FXIO_FXIO_D1_INOUT;39:@153^1~65535*65535#[!//
SIUL2_0_PORT98_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT98_LCU0_LCU0_OUT1;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT98_EMIOS_1_EMIOS_1_CH_21_Y_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT98_LPSPI1_LPSPI1_SOUT_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT98_FXIO_FXIO_D4_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT98_FXIO_FXIO_D6_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT98_LPUART3_LPUART3_TX_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT98_LPSPI5_LPSPI5_SOUT_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT98_WKPU_WKPU_9;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT98_ADC0_ADC0_S16;16:65535@65535^65535~11*65535#[!//
SIUL2_0_PORT98_SIUL_EIRQ_10;19:@26^3~65535*65535#[!//
SIUL2_0_PORT98_EMIOS_1_EMIOS_1_CH_21_Y_IN;20:@101^4~65535*65535#[!//
SIUL2_0_PORT98_FXIO_FXIO_D4_IN;21:@156^1~65535*65535#[!//
SIUL2_0_PORT98_FXIO_FXIO_D6_IN;22:@158^3~65535*65535#[!//
SIUL2_0_PORT98_LPSPI1_LPSPI1_SOUT_IN;23:@240^1~65535*65535#[!//
SIUL2_0_PORT98_LPSPI5_LPSPI5_SOUT_IN;24:@268^2~65535*65535#[!//
SIUL2_0_PORT98_TRGMUX_TRGMUX_IN5;25:@349^1~65535*65535#[!//
SIUL2_0_PORT98_LPUART3_LPUART3_TX_IN;26:@366^2~65535*65535#[!//
SIUL2_0_PORT98_EMIOS_1_EMIOS_1_CH_21_Y_INOUT;35:@101^4~65535*65535#[!//
SIUL2_0_PORT98_LPSPI1_LPSPI1_SOUT_INOUT;36:@240^1~65535*65535#[!//
SIUL2_0_PORT98_FXIO_FXIO_D4_INOUT;37:@156^1~65535*65535#[!//
SIUL2_0_PORT98_FXIO_FXIO_D6_INOUT;38:@158^3~65535*65535#[!//
SIUL2_0_PORT98_LPUART3_LPUART3_TX_INOUT;39:@366^2~65535*65535#[!//
SIUL2_0_PORT98_LPSPI5_LPSPI5_SOUT_INOUT;40:@268^2~65535*65535#[!//
SIUL2_0_PORT99_GPIO;0:65535@65535^65535~10*65535#[!//
SIUL2_0_PORT99_EMIOS_1_EMIOS_1_CH_22_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT99_LPSPI1_LPSPI1_PCS0_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT99_FXIO_FXIO_D5_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT99_FXIO_FXIO_D7_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT99_LCU0_LCU0_OUT0;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT99_SYSTEM_NMI_B;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT99_WKPU_WKPU_1;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT99_ADC0_ADC0_S10;16:65535@65535^65535~10*65535#[!//
SIUL2_0_PORT99_SIUL_EIRQ_11;19:@27^3~65535*65535#[!//
SIUL2_0_PORT99_EMIOS_1_EMIOS_1_CH_22_X_IN;20:@102^4~65535*65535#[!//
SIUL2_0_PORT99_FXIO_FXIO_D5_IN;21:@157^2~65535*65535#[!//
SIUL2_0_PORT99_FXIO_FXIO_D7_IN;22:@159^3~65535*65535#[!//
SIUL2_0_PORT99_LPUART3_LPUART3_RX;23:@190^3~65535*65535#[!//
SIUL2_0_PORT99_LPSPI1_LPSPI1_PCS0_IN;24:@232^1~65535*65535#[!//
SIUL2_0_PORT99_TRGMUX_TRGMUX_IN4;25:@348^1~65535*65535#[!//
SIUL2_0_PORT99_EMIOS_1_EMIOS_1_CH_22_X_INOUT;35:@102^4~65535*65535#[!//
SIUL2_0_PORT99_LPSPI1_LPSPI1_PCS0_INOUT;36:@232^1~65535*65535#[!//
SIUL2_0_PORT99_FXIO_FXIO_D5_INOUT;37:@157^2~65535*65535#[!//
SIUL2_0_PORT99_FXIO_FXIO_D7_INOUT;38:@159^3~65535*65535#[!//
SIUL2_0_PORT100_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT100_EMIOS_1_EMIOS_1_CH_23_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT100_LPSPI1_LPSPI1_PCS1_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT100_LCU0_LCU0_OUT6;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT100_LPSPI5_LPSPI5_PCS0_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT100_ADC0_ADC0_S19;16:65535@65535^65535~24*65535#[!//
SIUL2_0_PORT100_WKPU_WKPU_22;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT100_SIUL_EIRQ_12;19:@28^3~65535*65535#[!//
SIUL2_0_PORT100_EMIOS_1_EMIOS_1_CH_23_X_IN;20:@103^4~65535*65535#[!//
SIUL2_0_PORT100_LPSPI1_LPSPI1_PCS1_IN;21:@233^6~65535*65535#[!//
SIUL2_0_PORT100_LPSPI5_LPSPI5_PCS0_IN;22:@262^2~65535*65535#[!//
SIUL2_0_PORT100_EMIOS_1_EMIOS_1_CH_23_X_INOUT;35:@103^4~65535*65535#[!//
SIUL2_0_PORT100_LPSPI1_LPSPI1_PCS1_INOUT;36:@233^6~65535*65535#[!//
SIUL2_0_PORT100_LPSPI5_LPSPI5_PCS0_INOUT;40:@262^2~65535*65535#[!//
SIUL2_0_PORT101_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT101_GMAC0_GMAC0_MII_TXD2;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_19_Y_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_2_G_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT101_GMAC0_GMAC0_MII_TXD3;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT101_FXIO_FXIO_D15_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT101_LPSPI0_LPSPI0_PCS1_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT101_SAI0_SAI0_D3_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT101_SIUL_EIRQ_13;19:@29^3~65535*65535#[!//
SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_2_G_IN;20:@50^4~65535*65535#[!//
SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_19_Y_IN;21:@67^2~65535*65535#[!//
SIUL2_0_PORT101_FXIO_FXIO_D15_IN;22:@167^4~65535*65535#[!//
SIUL2_0_PORT101_LPSPI0_LPSPI0_PCS1_IN;23:@222^5~65535*65535#[!//
SIUL2_0_PORT101_GMAC0_GMAC0_MII_RX_CLK;24:@300^2~65535*65535#[!//
SIUL2_0_PORT101_SAI0_SAI0_D3_IN;25:@319^2~65535*65535#[!//
SIUL2_0_PORT101_TRGMUX_TRGMUX_IN7;26:@351^1~65535*65535#[!//
SIUL2_0_PORT101_GMAC1_GMAC1_MII_RMII_RX_DV_RGMII_RXCTL;27:@448^1~65535*65535#[!//
SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_19_Y_INOUT;35:@67^2~65535*65535#[!//
SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_2_G_INOUT;36:@50^4~65535*65535#[!//
SIUL2_0_PORT101_FXIO_FXIO_D15_INOUT;39:@167^4~65535*65535#[!//
SIUL2_0_PORT101_LPSPI0_LPSPI0_PCS1_INOUT;40:@222^5~65535*65535#[!//
SIUL2_0_PORT101_SAI0_SAI0_D3_INOUT;44:@319^2~65535*65535#[!//
SIUL2_0_PORT102_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT102_GMAC0_GMAC0_MII_TXD3;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT102_FXIO_FXIO_D3_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT102_EMIOS_1_EMIOS_1_CH_12_H_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT102_GMAC0_GMAC0_MII_TXD2;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT102_FXIO_FXIO_D13_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT102_LPSPI0_LPSPI0_PCS0_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT102_SAI0_SAI0_D2_OUT;13:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT102_CMP0_CMP0_IN7;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT102_SIUL_EIRQ_14;19:@30^3~65535*65535#[!//
SIUL2_0_PORT102_EMIOS_1_EMIOS_1_CH_12_H_IN;20:@92^5~65535*65535#[!//
SIUL2_0_PORT102_FXIO_FXIO_D3_IN;21:@155^9~65535*65535#[!//
SIUL2_0_PORT102_FXIO_FXIO_D13_IN;22:@165^1~65535*65535#[!//
SIUL2_0_PORT102_LPUART2_LPUART2_RX;23:@189^1~65535*65535#[!//
SIUL2_0_PORT102_LPSPI0_LPSPI0_PCS0_IN;24:@221^7~65535*65535#[!//
SIUL2_0_PORT102_GMAC0_GMAC0_MII_RMII_TX_CLK;25:@296^2~65535*65535#[!//
SIUL2_0_PORT102_SAI0_SAI0_D2_IN;26:@318^2~65535*65535#[!//
SIUL2_0_PORT102_GMAC1_GMAC1_MII_RMII_RGMII_RXD_0;27:@449^1~65535*65535#[!//
SIUL2_0_PORT102_FXIO_FXIO_D3_INOUT;35:@155^9~65535*65535#[!//
SIUL2_0_PORT102_EMIOS_1_EMIOS_1_CH_12_H_INOUT;36:@92^5~65535*65535#[!//
SIUL2_0_PORT102_FXIO_FXIO_D13_INOUT;39:@165^1~65535*65535#[!//
SIUL2_0_PORT102_LPSPI0_LPSPI0_PCS0_INOUT;40:@221^7~65535*65535#[!//
SIUL2_0_PORT102_SAI0_SAI0_D2_INOUT;46:@318^2~65535*65535#[!//
SIUL2_0_PORT103_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT103_GMAC0_GMAC0_MII_RMII_TXD_0;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT103_LPUART2_LPUART2_TX_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT103_LPSPI3_LPSPI3_PCS3_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT103_LPSPI0_LPSPI0_PCS3_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT103_GMAC0_GMAC0_MII_RMII_TXD_1;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT103_TRACE_TRACE_ETM_D0;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT103_QUADSPI_QUADSPI_IOFA1_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT103_CMP0_CMP0_IN6;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT103_SIUL_EIRQ_15;19:@31^3~65535*65535#[!//
SIUL2_0_PORT103_LPSPI0_LPSPI0_PCS3_IN;20:@224^2~65535*65535#[!//
SIUL2_0_PORT103_LPSPI3_LPSPI3_PCS3_IN;21:@251^5~65535*65535#[!//
SIUL2_0_PORT103_QUADSPI_QUADSPI_IOFA1_IN;22:@306^1~65535*65535#[!//
SIUL2_0_PORT103_LPUART2_LPUART2_TX_IN;23:@365^3~65535*65535#[!//
SIUL2_0_PORT103_GMAC1_GMAC1_MII_RGMII_RXD2;24:@453^1~65535*65535#[!//
SIUL2_0_PORT103_LPUART2_LPUART2_TX_INOUT;35:@365^3~65535*65535#[!//
SIUL2_0_PORT103_LPSPI3_LPSPI3_PCS3_INOUT;36:@251^5~65535*65535#[!//
SIUL2_0_PORT103_LPSPI0_LPSPI0_PCS3_INOUT;37:@224^2~65535*65535#[!//
SIUL2_0_PORT103_QUADSPI_QUADSPI_IOFA1_INOUT;40:@306^1~65535*65535#[!//
SIUL2_0_PORT104_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT104_LPSPI3_LPSPI3_SOUT_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT104_LPI2C1_LPI2C1_SDA_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT104_FXIO_FXIO_D1_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT104_EMIOS_0_EMIOS_0_CH_12_H_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT104_FXIO_FXIO_D11_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT104_GMAC1_GMAC1_MII_RMII_RGMII_TXD_0;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT104_TRACE_TRACE_ETM_D2;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT104_SIUL_EIRQ_24;19:@40^2~65535*65535#[!//
SIUL2_0_PORT104_EMIOS_0_EMIOS_0_CH_12_H_IN;20:@60^1~65535*65535#[!//
SIUL2_0_PORT104_FXIO_FXIO_D1_IN;21:@153^5~65535*65535#[!//
SIUL2_0_PORT104_FXIO_FXIO_D11_IN;22:@163^5~65535*65535#[!//
SIUL2_0_PORT104_LPUART6_LPUART6_RX;23:@193^1~65535*65535#[!//
SIUL2_0_PORT104_LPI2C1_LPI2C1_SDA_IN;24:@219^1~65535*65535#[!//
SIUL2_0_PORT104_LPSPI3_LPSPI3_SOUT_IN;25:@254^3~65535*65535#[!//
SIUL2_0_PORT104_GMAC0_GMAC0_MII_RMII_RXD_1;26:@295^3~65535*65535#[!//
SIUL2_0_PORT104_GMAC0_GMAC0_MII_RXD3;27:@302^1~65535*65535#[!//
SIUL2_0_PORT104_LPSPI3_LPSPI3_SOUT_INOUT;34:@254^3~65535*65535#[!//
SIUL2_0_PORT104_LPI2C1_LPI2C1_SDA_INOUT;35:@219^1~65535*65535#[!//
SIUL2_0_PORT104_FXIO_FXIO_D1_INOUT;38:@153^5~65535*65535#[!//
SIUL2_0_PORT104_EMIOS_0_EMIOS_0_CH_12_H_INOUT;39:@60^1~65535*65535#[!//
SIUL2_0_PORT104_FXIO_FXIO_D11_INOUT;40:@163^5~65535*65535#[!//
SIUL2_0_PORT105_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT105_LPI2C1_LPI2C1_SCL_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT105_FXIO_FXIO_D0_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT105_LPUART6_LPUART6_TX_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT105_EMIOS_0_EMIOS_0_CH_13_H_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT105_FXIO_FXIO_D10_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT105_GMAC1_GMAC1_MII_RGMII_TXD3;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT105_TRACE_TRACE_ETM_D1;15:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT105_SIUL_EIRQ_25;19:@41^2~65535*65535#[!//
SIUL2_0_PORT105_EMIOS_0_EMIOS_0_CH_13_H_IN;20:@61^2~65535*65535#[!//
SIUL2_0_PORT105_FXIO_FXIO_D0_IN;21:@152^5~65535*65535#[!//
SIUL2_0_PORT105_FXIO_FXIO_D10_IN;22:@162^4~65535*65535#[!//
SIUL2_0_PORT105_LPI2C1_LPI2C1_SCL_IN;23:@217^2~65535*65535#[!//
SIUL2_0_PORT105_GMAC0_GMAC0_MII_RMII_RXD_0;24:@294^3~65535*65535#[!//
SIUL2_0_PORT105_GMAC0_GMAC0_MII_RXD2;25:@301^1~65535*65535#[!//
SIUL2_0_PORT105_LPUART6_LPUART6_TX_IN;26:@369^2~65535*65535#[!//
SIUL2_0_PORT105_LPI2C1_LPI2C1_SCL_INOUT;35:@217^2~65535*65535#[!//
SIUL2_0_PORT105_FXIO_FXIO_D0_INOUT;36:@152^5~65535*65535#[!//
SIUL2_0_PORT105_LPUART6_LPUART6_TX_INOUT;37:@369^2~65535*65535#[!//
SIUL2_0_PORT105_EMIOS_0_EMIOS_0_CH_13_H_INOUT;39:@61^2~65535*65535#[!//
SIUL2_0_PORT105_FXIO_FXIO_D10_INOUT;40:@162^4~65535*65535#[!//
SIUL2_0_PORT106_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT106_GMAC0_GMAC0_MII_TXD3;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT106_EMIOS_0_EMIOS_0_CH_16_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT106_EMIOS_1_EMIOS_1_CH_10_H_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT106_TRACE_TRACE_ETM_D3;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT106_LPSPI0_LPSPI0_SIN_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT106_SYSTEM_CLKOUT_RUN;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT106_QUADSPI_QUADSPI_SCKFA_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT106_SIUL_EIRQ_26;19:@42^2~65535*65535#[!//
SIUL2_0_PORT106_EMIOS_0_EMIOS_0_CH_16_X_IN;20:@64^3~65535*65535#[!//
SIUL2_0_PORT106_EMIOS_1_EMIOS_1_CH_10_H_IN;21:@90^2~65535*65535#[!//
SIUL2_0_PORT106_LPSPI0_LPSPI0_SIN_IN;22:@230^4~65535*65535#[!//
SIUL2_0_PORT106_GMAC0_GMAC0_MII_RX_CLK;23:@300^1~65535*65535#[!//
SIUL2_0_PORT106_QUADSPI_QUADSPI_SCKFA_IN;24:@309^1~65535*65535#[!//
SIUL2_0_PORT106_GMAC1_GMAC1_MII_RGMII_RX_CLK;25:@450^1~65535*65535#[!//
SIUL2_0_PORT106_EMIOS_0_EMIOS_0_CH_16_X_INOUT;35:@64^3~65535*65535#[!//
SIUL2_0_PORT106_EMIOS_1_EMIOS_1_CH_10_H_INOUT;36:@90^2~65535*65535#[!//
SIUL2_0_PORT106_LPSPI0_LPSPI0_SIN_INOUT;38:@230^4~65535*65535#[!//
SIUL2_0_PORT106_QUADSPI_QUADSPI_SCKFA_INOUT;40:@309^1~65535*65535#[!//
SIUL2_0_PORT107_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT107_GMAC0_GMAC0_MII_TXD2;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT107_EMIOS_0_EMIOS_0_CH_17_Y_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT107_GMAC0_GMAC0_MII_RMII_TX_EN;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT107_TRACE_TRACE_ETM_D2;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT107_LPSPI0_LPSPI0_SCK_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT107_QUADSPI_QUADSPI_IOFA0_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT107_GMAC1_GMAC1_RGMII_TXCTL;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT107_SIUL_EIRQ_27;19:@43^2~65535*65535#[!//
SIUL2_0_PORT107_EMIOS_0_EMIOS_0_CH_17_Y_IN;20:@65^3~65535*65535#[!//
SIUL2_0_PORT107_LPSPI0_LPSPI0_SCK_IN;21:@229^5~65535*65535#[!//
SIUL2_0_PORT107_GMAC0_GMAC0_MII_RMII_TX_CLK;22:@296^1~65535*65535#[!//
SIUL2_0_PORT107_QUADSPI_QUADSPI_IOFA0_IN;23:@305^1~65535*65535#[!//
SIUL2_0_PORT107_LPUART2_LPUART2_CTS;24:@362^1~65535*65535#[!//
SIUL2_0_PORT107_EMIOS_0_EMIOS_0_CH_17_Y_INOUT;35:@65^3~65535*65535#[!//
SIUL2_0_PORT107_LPSPI0_LPSPI0_SCK_INOUT;39:@229^5~65535*65535#[!//
SIUL2_0_PORT107_QUADSPI_QUADSPI_IOFA0_INOUT;40:@305^1~65535*65535#[!//
SIUL2_0_PORT108_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT108_EMIOS_0_EMIOS_0_CH_18_Y_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT108_LPUART2_LPUART2_RTS;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT108_TRACE_TRACE_ETM_D1;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT108_GMAC0_GMAC0_MII_RMII_TX_EN;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT108_LPSPI0_LPSPI0_SOUT_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT108_QUADSPI_QUADSPI_IOFA2_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT108_SIUL_EIRQ_28;19:@44^2~65535*65535#[!//
SIUL2_0_PORT108_EMIOS_0_EMIOS_0_CH_18_Y_IN;20:@66^1~65535*65535#[!//
SIUL2_0_PORT108_LPI2C1_LPI2C1_HREQ;21:@216^1~65535*65535#[!//
SIUL2_0_PORT108_LPSPI0_LPSPI0_SOUT_IN;22:@231^5~65535*65535#[!//
SIUL2_0_PORT108_GMAC0_GMAC0_MII_RMII_TX_CLK;23:@296^3~65535*65535#[!//
SIUL2_0_PORT108_QUADSPI_QUADSPI_IOFA2_IN;24:@307^1~65535*65535#[!//
SIUL2_0_PORT108_GMAC1_GMAC1_MII_RMII_RGMII_RXD_1;25:@452^1~65535*65535#[!//
SIUL2_0_PORT108_EMIOS_0_EMIOS_0_CH_18_Y_INOUT;35:@66^1~65535*65535#[!//
SIUL2_0_PORT108_LPSPI0_LPSPI0_SOUT_INOUT;39:@231^5~65535*65535#[!//
SIUL2_0_PORT108_QUADSPI_QUADSPI_IOFA2_INOUT;40:@307^1~65535*65535#[!//
SIUL2_0_PORT109_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT109_LPSPI5_LPSPI5_SIN_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT109_EMIOS_0_EMIOS_0_CH_20_Y_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT109_FXIO_FXIO_D7_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT109_LPI2C0_LPI2C0_SDA_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT109_GMAC0_GMAC0_PPS1_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT109_SAI1_SAI1_D0_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT109_WKPU_WKPU_24;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT109_SIUL_EIRQ_29;19:@45^2~65535*65535#[!//
SIUL2_0_PORT109_EMIOS_0_EMIOS_0_CH_20_Y_IN;20:@68^1~65535*65535#[!//
SIUL2_0_PORT109_GMAC0_GMAC0_PPS1_IN;21:@145^2~65535*65535#[!//
SIUL2_0_PORT109_FXIO_FXIO_D7_IN;22:@159^7~65535*65535#[!//
SIUL2_0_PORT109_LPUART1_LPUART1_RX;23:@188^3~65535*65535#[!//
SIUL2_0_PORT109_LPI2C0_LPI2C0_SDA_IN;24:@214^2~65535*65535#[!//
SIUL2_0_PORT109_LPSPI5_LPSPI5_SIN_IN;25:@267^1~65535*65535#[!//
SIUL2_0_PORT109_SAI1_SAI1_D0_IN;26:@323^1~65535*65535#[!//
SIUL2_0_PORT109_LPSPI5_LPSPI5_SIN_INOUT;34:@267^1~65535*65535#[!//
SIUL2_0_PORT109_EMIOS_0_EMIOS_0_CH_20_Y_INOUT;35:@68^1~65535*65535#[!//
SIUL2_0_PORT109_FXIO_FXIO_D7_INOUT;36:@159^7~65535*65535#[!//
SIUL2_0_PORT109_LPI2C0_LPI2C0_SDA_INOUT;37:@214^2~65535*65535#[!//
SIUL2_0_PORT109_GMAC0_GMAC0_PPS1_INOUT;38:@145^2~65535*65535#[!//
SIUL2_0_PORT109_SAI1_SAI1_D0_INOUT;39:@323^1~65535*65535#[!//
SIUL2_0_PORT110_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT110_LPSPI5_LPSPI5_SCK_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT110_EMIOS_0_EMIOS_0_CH_21_Y_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT110_LPUART1_LPUART1_TX_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT110_LPI2C0_LPI2C0_SCL_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT110_GMAC0_GMAC0_PPS0_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT110_CMP0_CMP0_RRT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT110_SYSTEM_CLKOUT_RUN;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT110_SIUL_EIRQ_30;19:@46^3~65535*65535#[!//
SIUL2_0_PORT110_EMIOS_0_EMIOS_0_CH_21_Y_IN;20:@69^1~65535*65535#[!//
SIUL2_0_PORT110_GMAC0_GMAC0_PPS0_IN;21:@144^2~65535*65535#[!//
SIUL2_0_PORT110_LPI2C0_LPI2C0_SCL_IN;22:@212^2~65535*65535#[!//
SIUL2_0_PORT110_LPSPI5_LPSPI5_SCK_IN;23:@266^1~65535*65535#[!//
SIUL2_0_PORT110_GMAC0_GMAC0_MII_RMII_RX_DV_RGMII_RXCTL;24:@292^3~65535*65535#[!//
SIUL2_0_PORT110_SAI0_SAI0_MCLK;25:@320^4~65535*65535#[!//
SIUL2_0_PORT110_SAI1_SAI1_MCLK;26:@324^1~65535*65535#[!//
SIUL2_0_PORT110_LPUART1_LPUART1_TX_IN;27:@364^3~65535*65535#[!//
SIUL2_0_PORT110_GMAC1_GMAC1_MII_COL;28:@462^1~65535*65535#[!//
SIUL2_0_PORT110_LPSPI5_LPSPI5_SCK_INOUT;34:@266^1~65535*65535#[!//
SIUL2_0_PORT110_EMIOS_0_EMIOS_0_CH_21_Y_INOUT;35:@69^1~65535*65535#[!//
SIUL2_0_PORT110_LPUART1_LPUART1_TX_INOUT;36:@364^3~65535*65535#[!//
SIUL2_0_PORT110_LPI2C0_LPI2C0_SCL_INOUT;37:@212^2~65535*65535#[!//
SIUL2_0_PORT110_GMAC0_GMAC0_PPS0_INOUT;38:@144^2~65535*65535#[!//
SIUL2_0_PORT111_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT111_FXIO_FXIO_D6_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT111_EMIOS_0_EMIOS_0_CH_0_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT111_EMIOS_1_EMIOS_1_CH_14_H_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT111_LPSPI0_LPSPI0_SCK_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT111_GMAC0_GMAC0_PPS2_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT111_SAI1_SAI1_SYNC_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT111_FXIO_FXIO_D10_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT111_CMP0_CMP0_IN1;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT111_CAN3_CAN3_RX;19:@3^1~65535*65535#[!//
SIUL2_0_PORT111_SIUL_EIRQ_31;20:@47^2~65535*65535#[!//
SIUL2_0_PORT111_EMIOS_0_EMIOS_0_CH_0_X_IN;21:@48^2~65535*65535#[!//
SIUL2_0_PORT111_EMIOS_1_EMIOS_1_CH_14_H_IN;22:@94^6~65535*65535#[!//
SIUL2_0_PORT111_GMAC0_GMAC0_PPS2_IN;23:@146^2~65535*65535#[!//
SIUL2_0_PORT111_FXIO_FXIO_D6_IN;24:@158^7~65535*65535#[!//
SIUL2_0_PORT111_FXIO_FXIO_D10_IN;25:@162^1~65535*65535#[!//
SIUL2_0_PORT111_LPUART8_LPUART8_RX;26:@195^2~65535*65535#[!//
SIUL2_0_PORT111_LPSPI0_LPSPI0_SCK_IN;27:@229^3~65535*65535#[!//
SIUL2_0_PORT111_SAI1_SAI1_SYNC_IN;28:@325^1~65535*65535#[!//
SIUL2_0_PORT111_LPUART2_LPUART2_CTS;29:@362^2~65535*65535#[!//
SIUL2_0_PORT111_GMAC1_GMAC1_MII_CRS;30:@461^1~65535*65535#[!//
SIUL2_0_PORT111_FXIO_FXIO_D6_INOUT;34:@158^7~65535*65535#[!//
SIUL2_0_PORT111_EMIOS_0_EMIOS_0_CH_0_X_INOUT;35:@48^2~65535*65535#[!//
SIUL2_0_PORT111_EMIOS_1_EMIOS_1_CH_14_H_INOUT;36:@94^6~65535*65535#[!//
SIUL2_0_PORT111_LPSPI0_LPSPI0_SCK_INOUT;37:@229^3~65535*65535#[!//
SIUL2_0_PORT111_GMAC0_GMAC0_PPS2_INOUT;38:@146^2~65535*65535#[!//
SIUL2_0_PORT111_SAI1_SAI1_SYNC_INOUT;39:@325^1~65535*65535#[!//
SIUL2_0_PORT111_FXIO_FXIO_D10_INOUT;40:@162^1~65535*65535#[!//
SIUL2_0_PORT112_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT112_EMIOS_0_EMIOS_0_CH_1_G_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT112_GMAC0_GMAC0_MII_RMII_RGMII_MDIO_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT112_LPSPI0_LPSPI0_SIN_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT112_EMIOS_1_EMIOS_1_CH_15_H_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT112_LPUART2_LPUART2_RTS;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT112_LPUART8_LPUART8_TX_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT112_CMP0_CMP0_IN5;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT112_EMIOS_0_EMIOS_0_CH_1_G_IN;19:@49^3~65535*65535#[!//
SIUL2_0_PORT112_EMIOS_1_EMIOS_1_CH_15_H_IN;20:@95^7~65535*65535#[!//
SIUL2_0_PORT112_LPSPI0_LPSPI0_SIN_IN;21:@230^3~65535*65535#[!//
SIUL2_0_PORT112_GMAC0_GMAC0_MII_RMII_RGMII_MDIO_IN;22:@291^2~65535*65535#[!//
SIUL2_0_PORT112_LPUART8_LPUART8_TX_IN;23:@409^2~65535*65535#[!//
SIUL2_0_PORT112_EMIOS_0_EMIOS_0_CH_1_G_INOUT;35:@49^3~65535*65535#[!//
SIUL2_0_PORT112_GMAC0_GMAC0_MII_RMII_RGMII_MDIO_INOUT;36:@291^2~65535*65535#[!//
SIUL2_0_PORT112_LPSPI0_LPSPI0_SIN_INOUT;37:@230^3~65535*65535#[!//
SIUL2_0_PORT112_EMIOS_1_EMIOS_1_CH_15_H_INOUT;38:@95^7~65535*65535#[!//
SIUL2_0_PORT112_LPUART8_LPUART8_TX_INOUT;40:@409^2~65535*65535#[!//
SIUL2_0_PORT113_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT113_LPSPI5_LPSPI5_PCS0_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT113_EMIOS_0_EMIOS_0_CH_18_Y_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT113_GMAC0_GMAC0_MII_RMII_RGMII_MDC;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT113_LPSPI3_LPSPI3_PCS0_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT113_FXIO_FXIO_D9_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT113_GMAC0_GMAC0_PPS2_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT113_CAN5_CAN5_RX;19:@5^1~65535*65535#[!//
SIUL2_0_PORT113_SIUL_EIRQ_24;20:@40^3~65535*65535#[!//
SIUL2_0_PORT113_EMIOS_0_EMIOS_0_CH_18_Y_IN;21:@66^3~65535*65535#[!//
SIUL2_0_PORT113_GMAC0_GMAC0_PPS2_IN;22:@146^1~65535*65535#[!//
SIUL2_0_PORT113_FXIO_FXIO_D9_IN;23:@161^1~65535*65535#[!//
SIUL2_0_PORT113_LPUART2_LPUART2_RX;24:@189^2~65535*65535#[!//
SIUL2_0_PORT113_LPSPI3_LPSPI3_PCS0_IN;25:@248^1~65535*65535#[!//
SIUL2_0_PORT113_LPSPI5_LPSPI5_PCS0_IN;26:@262^1~65535*65535#[!//
SIUL2_0_PORT113_LPSPI5_LPSPI5_PCS0_INOUT;34:@262^1~65535*65535#[!//
SIUL2_0_PORT113_EMIOS_0_EMIOS_0_CH_18_Y_INOUT;35:@66^3~65535*65535#[!//
SIUL2_0_PORT113_LPSPI3_LPSPI3_PCS0_INOUT;38:@248^1~65535*65535#[!//
SIUL2_0_PORT113_FXIO_FXIO_D9_INOUT;39:@161^1~65535*65535#[!//
SIUL2_0_PORT113_GMAC0_GMAC0_PPS2_INOUT;40:@146^1~65535*65535#[!//
SIUL2_0_PORT114_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT114_CAN2_CAN2_TX;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT114_EMIOS_1_EMIOS_1_CH_15_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT114_FXIO_FXIO_D2_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT114_EMIOS_1_EMIOS_1_CH_15_H_IN;19:@95^1~65535*65535#[!//
SIUL2_0_PORT114_FXIO_FXIO_D2_IN;20:@154^4~65535*65535#[!//
SIUL2_0_PORT114_EMIOS_1_EMIOS_1_CH_15_H_INOUT;35:@95^1~65535*65535#[!//
SIUL2_0_PORT114_FXIO_FXIO_D2_INOUT;36:@154^4~65535*65535#[!//
SIUL2_0_PORT115_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT115_EMIOS_1_EMIOS_1_CH_16_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT115_FXIO_FXIO_D3_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT115_CAN2_CAN2_RX;19:@2^4~65535*65535#[!//
SIUL2_0_PORT115_EMIOS_1_EMIOS_1_CH_16_X_IN;20:@96^2~65535*65535#[!//
SIUL2_0_PORT115_FXIO_FXIO_D3_IN;21:@155^4~65535*65535#[!//
SIUL2_0_PORT115_EMIOS_1_EMIOS_1_CH_16_X_INOUT;35:@96^2~65535*65535#[!//
SIUL2_0_PORT115_FXIO_FXIO_D3_INOUT;36:@155^4~65535*65535#[!//
SIUL2_0_PORT116_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT116_EMIOS_1_EMIOS_1_CH_17_Y_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT116_FXIO_FXIO_D25_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT116_EMIOS_2_EMIOS_2_CH_0_X_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT116_LPSPI1_LPSPI1_PCS2_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT116_LPSPI3_LPSPI3_SIN_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT116_ADC0_ADC0_S22;16:65535@65535^65535~11*65535#[!//
SIUL2_0_PORT116_WKPU_WKPU_54;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT116_SIUL_EIRQ_25;19:@41^3~65535*65535#[!//
SIUL2_0_PORT116_EMIOS_1_EMIOS_1_CH_17_Y_IN;20:@97^1~65535*65535#[!//
SIUL2_0_PORT116_EMIOS_2_EMIOS_2_CH_0_X_IN;21:@112^3~65535*65535#[!//
SIUL2_0_PORT116_FXIO_FXIO_D25_IN;22:@177^2~65535*65535#[!//
SIUL2_0_PORT116_LPSPI1_LPSPI1_PCS2_IN;23:@234^1~65535*65535#[!//
SIUL2_0_PORT116_LPSPI3_LPSPI3_SIN_IN;24:@253^2~65535*65535#[!//
SIUL2_0_PORT116_EMIOS_1_EMIOS_1_CH_17_Y_INOUT;35:@97^1~65535*65535#[!//
SIUL2_0_PORT116_FXIO_FXIO_D25_INOUT;36:@177^2~65535*65535#[!//
SIUL2_0_PORT116_EMIOS_2_EMIOS_2_CH_0_X_INOUT;37:@112^3~65535*65535#[!//
SIUL2_0_PORT116_LPSPI1_LPSPI1_PCS2_INOUT;38:@234^1~65535*65535#[!//
SIUL2_0_PORT116_LPSPI3_LPSPI3_SIN_INOUT;39:@253^2~65535*65535#[!//
SIUL2_0_PORT117_GPIO;0:65535@65535^65535~12*65535#[!//
SIUL2_0_PORT117_EMIOS_1_EMIOS_1_CH_18_Y_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT117_FXIO_FXIO_D26_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT117_EMIOS_2_EMIOS_2_CH_8_X_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT117_LCU0_LCU0_OUT4;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT117_ADC0_ADC0_S23;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT117_SIUL_EIRQ_26;19:@42^3~65535*65535#[!//
SIUL2_0_PORT117_EMIOS_1_EMIOS_1_CH_18_Y_IN;20:@98^1~65535*65535#[!//
SIUL2_0_PORT117_EMIOS_2_EMIOS_2_CH_8_X_IN;21:@120^3~65535*65535#[!//
SIUL2_0_PORT117_FXIO_FXIO_D26_IN;22:@178^2~65535*65535#[!//
SIUL2_0_PORT117_EMIOS_1_EMIOS_1_CH_18_Y_INOUT;35:@98^1~65535*65535#[!//
SIUL2_0_PORT117_FXIO_FXIO_D26_INOUT;36:@178^2~65535*65535#[!//
SIUL2_0_PORT117_EMIOS_2_EMIOS_2_CH_8_X_INOUT;37:@120^3~65535*65535#[!//
SIUL2_0_PORT118_GPIO;0:65535@65535^65535~13*65535#[!//
SIUL2_0_PORT118_EMIOS_1_EMIOS_1_CH_19_Y_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT118_FXIO_FXIO_D27_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT118_EMIOS_2_EMIOS_2_CH_22_X_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT118_LCU0_LCU0_OUT5;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT118_ADC2_ADC2_S18;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT118_SIUL_EIRQ_27;19:@43^3~65535*65535#[!//
SIUL2_0_PORT118_EMIOS_1_EMIOS_1_CH_19_Y_IN;20:@99^1~65535*65535#[!//
SIUL2_0_PORT118_EMIOS_2_EMIOS_2_CH_22_X_IN;21:@134^3~65535*65535#[!//
SIUL2_0_PORT118_FXIO_FXIO_D27_IN;22:@179^2~65535*65535#[!//
SIUL2_0_PORT118_EMIOS_1_EMIOS_1_CH_19_Y_INOUT;35:@99^1~65535*65535#[!//
SIUL2_0_PORT118_FXIO_FXIO_D27_INOUT;36:@179^2~65535*65535#[!//
SIUL2_0_PORT118_EMIOS_2_EMIOS_2_CH_22_X_INOUT;37:@134^3~65535*65535#[!//
SIUL2_0_PORT119_GPIO;0:65535@65535^65535~22*65535#[!//
SIUL2_0_PORT119_EMIOS_1_EMIOS_1_CH_20_Y_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT119_FXIO_FXIO_D28_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT119_EMIOS_2_EMIOS_2_CH_23_X_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT119_HSE_HSE_TAMPER_LOOP_OUT0;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT119_LCU0_LCU0_OUT10;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT119_WKPU_WKPU_50;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT119_ADC2_ADC2_S17;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT119_SIUL_EIRQ_28;19:@44^3~65535*65535#[!//
SIUL2_0_PORT119_EMIOS_1_EMIOS_1_CH_20_Y_IN;20:@100^1~65535*65535#[!//
SIUL2_0_PORT119_EMIOS_2_EMIOS_2_CH_23_X_IN;21:@135^3~65535*65535#[!//
SIUL2_0_PORT119_FXIO_FXIO_D28_IN;22:@180^2~65535*65535#[!//
SIUL2_0_PORT119_EMIOS_1_EMIOS_1_CH_20_Y_INOUT;35:@100^1~65535*65535#[!//
SIUL2_0_PORT119_FXIO_FXIO_D28_INOUT;36:@180^2~65535*65535#[!//
SIUL2_0_PORT119_EMIOS_2_EMIOS_2_CH_23_X_INOUT;37:@135^3~65535*65535#[!//
SIUL2_0_PORT120_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT120_EMIOS_1_EMIOS_1_CH_21_Y_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT120_FXIO_FXIO_D29_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT120_LCU0_LCU0_OUT11;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT120_ADC1_ADC1_S20;16:65535@65535^65535~23*65535#[!//
SIUL2_0_PORT120_SIUL_EIRQ_29;19:@45^3~65535*65535#[!//
SIUL2_0_PORT120_EMIOS_1_EMIOS_1_CH_21_Y_IN;20:@101^1~65535*65535#[!//
SIUL2_0_PORT120_FXIO_FXIO_D29_IN;21:@181^2~65535*65535#[!//
SIUL2_0_PORT120_HSE_HSE_TAMPER_EXTIN0;22:@343^2~65535*65535#[!//
SIUL2_0_PORT120_EMIOS_1_EMIOS_1_CH_21_Y_INOUT;35:@101^1~65535*65535#[!//
SIUL2_0_PORT120_FXIO_FXIO_D29_INOUT;36:@181^2~65535*65535#[!//
SIUL2_0_PORT121_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT121_EMIOS_1_EMIOS_1_CH_22_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT121_EMIOS_1_EMIOS_1_CH_22_X_IN;19:@102^1~65535*65535#[!//
SIUL2_0_PORT121_EMIOS_1_EMIOS_1_CH_22_X_INOUT;35:@102^1~65535*65535#[!//
SIUL2_0_PORT122_GPIO;0:65535@65535^65535~24*65535#[!//
SIUL2_0_PORT122_LPUART14_LPUART14_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT122_EMIOS_1_EMIOS_1_CH_23_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT122_FXIO_FXIO_D7_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT122_EMIOS_2_EMIOS_2_CH_7_H_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT122_FXIO_FXIO_D30_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT122_LPSPI5_LPSPI5_SCK_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT122_LCU0_LCU0_OUT0;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT122_ADC2_ADC2_S16;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT122_EMIOS_1_EMIOS_1_CH_23_X_IN;19:@103^1~65535*65535#[!//
SIUL2_0_PORT122_EMIOS_2_EMIOS_2_CH_7_H_IN;20:@119^1~65535*65535#[!//
SIUL2_0_PORT122_FXIO_FXIO_D7_IN;21:@159^4~65535*65535#[!//
SIUL2_0_PORT122_FXIO_FXIO_D30_IN;22:@182^2~65535*65535#[!//
SIUL2_0_PORT122_LPSPI5_LPSPI5_SCK_IN;23:@266^3~65535*65535#[!//
SIUL2_0_PORT122_LPUART14_LPUART14_TX_IN;24:@415^2~65535*65535#[!//
SIUL2_0_PORT122_LPUART14_LPUART14_TX_INOUT;34:@415^2~65535*65535#[!//
SIUL2_0_PORT122_EMIOS_1_EMIOS_1_CH_23_X_INOUT;35:@103^1~65535*65535#[!//
SIUL2_0_PORT122_FXIO_FXIO_D7_INOUT;36:@159^4~65535*65535#[!//
SIUL2_0_PORT122_EMIOS_2_EMIOS_2_CH_7_H_INOUT;37:@119^1~65535*65535#[!//
SIUL2_0_PORT122_FXIO_FXIO_D30_INOUT;38:@182^2~65535*65535#[!//
SIUL2_0_PORT122_LPSPI5_LPSPI5_SCK_INOUT;39:@266^3~65535*65535#[!//
SIUL2_0_PORT123_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT123_EMIOS_2_EMIOS_2_CH_9_H_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT123_FXIO_FXIO_D31_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT123_LPSPI5_LPSPI5_SOUT_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT123_LCU0_LCU0_OUT1;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT123_ADC1_ADC1_S21;16:65535@65535^65535~25*65535#[!//
SIUL2_0_PORT123_WKPU_WKPU_51;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT123_SIUL_EIRQ_30;19:@46^2~65535*65535#[!//
SIUL2_0_PORT123_EMIOS_2_EMIOS_2_CH_9_H_IN;20:@121^3~65535*65535#[!//
SIUL2_0_PORT123_FXIO_FXIO_D31_IN;21:@183^2~65535*65535#[!//
SIUL2_0_PORT123_LPUART14_LPUART14_RX;22:@201^2~65535*65535#[!//
SIUL2_0_PORT123_LPSPI5_LPSPI5_SOUT_IN;23:@268^3~65535*65535#[!//
SIUL2_0_PORT123_EMIOS_2_EMIOS_2_CH_9_H_INOUT;37:@121^3~65535*65535#[!//
SIUL2_0_PORT123_FXIO_FXIO_D31_INOUT;38:@183^2~65535*65535#[!//
SIUL2_0_PORT123_LPSPI5_LPSPI5_SOUT_INOUT;39:@268^3~65535*65535#[!//
SIUL2_0_PORT124_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT124_LPUART15_LPUART15_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT124_EMIOS_2_EMIOS_2_CH_0_X_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT124_LCU0_LCU0_OUT2;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT124_LPSPI5_LPSPI5_SIN_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT124_CAN6_CAN6_TX;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT124_ADC1_ADC1_S22;16:65535@65535^65535~26*0#[!//
SIUL2_0_PORT124_SIUL_EIRQ_31;19:@47^3~65535*65535#[!//
SIUL2_0_PORT124_EMIOS_2_EMIOS_2_CH_0_X_IN;20:@112^4~65535*65535#[!//
SIUL2_0_PORT124_LPSPI5_LPSPI5_SIN_IN;21:@267^3~65535*65535#[!//
SIUL2_0_PORT124_LPUART15_LPUART15_TX_IN;22:@416^2~65535*65535#[!//
SIUL2_0_PORT124_LPUART15_LPUART15_TX_INOUT;34:@416^2~65535*65535#[!//
SIUL2_0_PORT124_EMIOS_2_EMIOS_2_CH_0_X_INOUT;37:@112^4~65535*65535#[!//
SIUL2_0_PORT124_LPSPI5_LPSPI5_SIN_INOUT;39:@267^3~65535*65535#[!//
SIUL2_0_PORT125_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT125_EMIOS_2_EMIOS_2_CH_8_X_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT125_LCU0_LCU0_OUT3;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT125_LPSPI5_LPSPI5_PCS2_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT125_ADC1_ADC1_S23;16:65535@65535^65535~27*0#[!//
SIUL2_0_PORT125_WKPU_WKPU_52;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT125_EMIOS_2_EMIOS_2_CH_8_X_IN;19:@120^4~65535*65535#[!//
SIUL2_0_PORT125_LPUART15_LPUART15_RX;20:@202^2~65535*65535#[!//
SIUL2_0_PORT125_LPSPI5_LPSPI5_PCS2_IN;21:@264^1~65535*65535#[!//
SIUL2_0_PORT125_CAN6_CAN6_RX;22:@417^2~65535*65535#[!//
SIUL2_0_PORT125_EMIOS_2_EMIOS_2_CH_8_X_INOUT;37:@120^4~65535*65535#[!//
SIUL2_0_PORT125_LPSPI5_LPSPI5_PCS2_INOUT;39:@264^1~65535*65535#[!//
SIUL2_0_PORT126_GPIO;0:65535@65535^65535~28*65535#[!//
SIUL2_0_PORT126_EMIOS_2_EMIOS_2_CH_16_X_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT126_LCU0_LCU0_OUT8;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT126_LPSPI5_LPSPI5_PCS3_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT126_CAN7_CAN7_TX;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT126_ADC2_ADC2_S15;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT126_EMIOS_2_EMIOS_2_CH_16_X_IN;19:@128^3~65535*65535#[!//
SIUL2_0_PORT126_LPSPI5_LPSPI5_PCS3_IN;20:@265^1~65535*65535#[!//
SIUL2_0_PORT126_EMIOS_2_EMIOS_2_CH_16_X_INOUT;37:@128^3~65535*65535#[!//
SIUL2_0_PORT126_LPSPI5_LPSPI5_PCS3_INOUT;39:@265^1~65535*65535#[!//
SIUL2_0_PORT127_GPIO;0:65535@65535^65535~29*65535#[!//
SIUL2_0_PORT127_LPSPI5_LPSPI5_SCK_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT127_FXIO_FXIO_D6_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT127_EMIOS_2_EMIOS_2_CH_22_X_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT127_LCU0_LCU0_OUT9;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT127_WKPU_WKPU_53;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT127_ADC2_ADC2_S14;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT127_EMIOS_2_EMIOS_2_CH_22_X_IN;19:@134^4~65535*65535#[!//
SIUL2_0_PORT127_FXIO_FXIO_D6_IN;20:@158^4~65535*65535#[!//
SIUL2_0_PORT127_LPSPI5_LPSPI5_SCK_IN;21:@266^5~65535*65535#[!//
SIUL2_0_PORT127_CAN7_CAN7_RX;22:@418^2~65535*65535#[!//
SIUL2_0_PORT127_LPSPI5_LPSPI5_SCK_INOUT;35:@266^5~65535*65535#[!//
SIUL2_0_PORT127_FXIO_FXIO_D6_INOUT;36:@158^4~65535*65535#[!//
SIUL2_0_PORT127_EMIOS_2_EMIOS_2_CH_22_X_INOUT;37:@134^4~65535*65535#[!//
SIUL2_0_PORT128_GPIO;0:65535@65535^65535~19*65535#[!//
SIUL2_0_PORT128_LPSPI0_LPSPI0_SIN_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT128_FXIO_FXIO_D3_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT128_WKPU_WKPU_26;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT128_ADC1_ADC1_P2;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT128_SIUL_EIRQ_0;19:@16^4~65535*65535#[!//
SIUL2_0_PORT128_FXIO_FXIO_D3_IN;20:@155^7~65535*65535#[!//
SIUL2_0_PORT128_LPUART7_LPUART7_RX;21:@194^2~65535*65535#[!//
SIUL2_0_PORT128_LPSPI0_LPSPI0_SIN_IN;22:@230^1~65535*65535#[!//
SIUL2_0_PORT128_LPSPI0_LPSPI0_SIN_INOUT;35:@230^1~65535*65535#[!//
SIUL2_0_PORT128_FXIO_FXIO_D3_INOUT;36:@155^7~65535*65535#[!//
SIUL2_0_PORT129_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT129_LPSPI0_LPSPI0_SCK_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT129_FXIO_FXIO_D2_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT129_LPUART7_LPUART7_TX_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT129_ADC1_ADC1_P3;16:65535@65535^65535~18*65535#[!//
SIUL2_0_PORT129_SIUL_EIRQ_1;19:@17^4~65535*65535#[!//
SIUL2_0_PORT129_FXIO_FXIO_D2_IN;20:@154^8~65535*65535#[!//
SIUL2_0_PORT129_LPSPI0_LPSPI0_SCK_IN;21:@229^2~65535*65535#[!//
SIUL2_0_PORT129_LPUART7_LPUART7_TX_IN;22:@370^3~65535*65535#[!//
SIUL2_0_PORT129_LPSPI0_LPSPI0_SCK_INOUT;35:@229^2~65535*65535#[!//
SIUL2_0_PORT129_FXIO_FXIO_D2_INOUT;36:@154^8~65535*65535#[!//
SIUL2_0_PORT129_LPUART7_LPUART7_TX_INOUT;39:@370^3~65535*65535#[!//
SIUL2_0_PORT130_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT130_LPSPI0_LPSPI0_SOUT_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT130_EMIOS_0_EMIOS_0_CH_3_G_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT130_EMIOS_1_EMIOS_1_CH_8_X_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT130_FXIO_FXIO_D13_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT130_ADC0_ADC0_MA_0;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT130_WKPU_WKPU_27;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT130_ADC1_ADC1_P5;16:65535@65535^65535~16*65535#[!//
SIUL2_0_PORT130_SIUL_EIRQ_2;19:@18^4~65535*65535#[!//
SIUL2_0_PORT130_EMIOS_0_EMIOS_0_CH_3_G_IN;20:@51^5~65535*65535#[!//
SIUL2_0_PORT130_EMIOS_1_EMIOS_1_CH_8_X_IN;21:@88^4~65535*65535#[!//
SIUL2_0_PORT130_FXIO_FXIO_D13_IN;22:@165^4~65535*65535#[!//
SIUL2_0_PORT130_LPUART10_LPUART10_RX;23:@197^1~65535*65535#[!//
SIUL2_0_PORT130_LPSPI0_LPSPI0_SOUT_IN;24:@231^1~65535*65535#[!//
SIUL2_0_PORT130_LPUART1_LPUART1_CTS;25:@361^1~65535*65535#[!//
SIUL2_0_PORT130_LPSPI0_LPSPI0_SOUT_INOUT;35:@231^1~65535*65535#[!//
SIUL2_0_PORT130_EMIOS_0_EMIOS_0_CH_3_G_INOUT;36:@51^5~65535*65535#[!//
SIUL2_0_PORT130_EMIOS_1_EMIOS_1_CH_8_X_INOUT;37:@88^4~65535*65535#[!//
SIUL2_0_PORT130_FXIO_FXIO_D13_INOUT;39:@165^4~65535*65535#[!//
SIUL2_0_PORT131_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT131_CAN4_CAN4_TX;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT131_SAI1_SAI1_D0_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT131_EMIOS_0_EMIOS_0_CH_19_Y_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT131_FXIO_FXIO_D6_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT131_LPUART2_LPUART2_RTS;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT131_GMAC0_GMAC0_PPS0_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT131_CMP0_CMP0_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT131_GMAC1_GMAC1_PPS3_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT131_SIUL_EIRQ_3;19:@19^4~65535*65535#[!//
SIUL2_0_PORT131_EMIOS_0_EMIOS_0_CH_19_Y_IN;20:@67^4~65535*65535#[!//
SIUL2_0_PORT131_GMAC0_GMAC0_PPS0_IN;21:@144^1~65535*65535#[!//
SIUL2_0_PORT131_FXIO_FXIO_D6_IN;22:@158^6~65535*65535#[!//
SIUL2_0_PORT131_LPUART5_LPUART5_RX;23:@192^1~65535*65535#[!//
SIUL2_0_PORT131_SAI1_SAI1_D0_IN;24:@323^2~65535*65535#[!//
SIUL2_0_PORT131_TRGMUX_TRGMUX_IN6;25:@350^1~65535*65535#[!//
SIUL2_0_PORT131_GMAC1_GMAC1_PPS3_IN;26:@456^1~65535*65535#[!//
SIUL2_0_PORT131_GMAC1_GMAC1_MII_COL;27:@462^2~65535*65535#[!//
SIUL2_0_PORT131_SAI1_SAI1_D0_INOUT;35:@323^2~65535*65535#[!//
SIUL2_0_PORT131_EMIOS_0_EMIOS_0_CH_19_Y_INOUT;36:@67^4~65535*65535#[!//
SIUL2_0_PORT131_FXIO_FXIO_D6_INOUT;37:@158^6~65535*65535#[!//
SIUL2_0_PORT131_GMAC0_GMAC0_PPS0_INOUT;39:@144^1~65535*65535#[!//
SIUL2_0_PORT131_GMAC1_GMAC1_PPS3_INOUT;41:@456^1~65535*65535#[!//
SIUL2_0_PORT132_GPIO;0:65535@65535^65535~30*65535#[!//
SIUL2_0_PORT132_LPSPI0_LPSPI0_PCS0_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT132_LPSPI1_LPSPI1_PCS1_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT132_EMIOS_1_EMIOS_1_CH_4_H_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT132_EMIOS_0_EMIOS_0_CH_18_Y_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT132_LPUART12_LPUART12_TX_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT132_FXIO_FXIO_D6_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT132_ADC2_ADC2_S9;16:65535@65535^65535~65535*0#[!//
SIUL2_0_PORT132_SIUL_EIRQ_4;19:@20^4~65535*65535#[!//
SIUL2_0_PORT132_EMIOS_0_EMIOS_0_CH_18_Y_IN;20:@66^2~65535*65535#[!//
SIUL2_0_PORT132_EMIOS_1_EMIOS_1_CH_4_H_IN;21:@84^4~65535*65535#[!//
SIUL2_0_PORT132_FXIO_FXIO_D6_IN;22:@158^1~65535*65535#[!//
SIUL2_0_PORT132_LPSPI0_LPSPI0_PCS0_IN;23:@221^5~65535*65535#[!//
SIUL2_0_PORT132_LPSPI1_LPSPI1_PCS1_IN;24:@233^5~65535*65535#[!//
SIUL2_0_PORT132_LPUART12_LPUART12_TX_IN;25:@413^2~65535*65535#[!//
SIUL2_0_PORT132_LPSPI0_LPSPI0_PCS0_INOUT;34:@221^5~65535*65535#[!//
SIUL2_0_PORT132_LPSPI1_LPSPI1_PCS1_INOUT;35:@233^5~65535*65535#[!//
SIUL2_0_PORT132_EMIOS_1_EMIOS_1_CH_4_H_INOUT;36:@84^4~65535*65535#[!//
SIUL2_0_PORT132_EMIOS_0_EMIOS_0_CH_18_Y_INOUT;37:@66^2~65535*65535#[!//
SIUL2_0_PORT132_LPUART12_LPUART12_TX_INOUT;38:@413^2~65535*65535#[!//
SIUL2_0_PORT132_FXIO_FXIO_D6_INOUT;39:@158^1~65535*65535#[!//
SIUL2_0_PORT133_GPIO;0:65535@65535^65535~29*65535#[!//
SIUL2_0_PORT133_EMIOS_1_EMIOS_1_CH_5_H_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT133_EMIOS_0_EMIOS_0_CH_19_Y_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT133_FXIO_FXIO_D7_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT133_ADC2_ADC2_S8;16:65535@65535^65535~65535*0#[!//
SIUL2_0_PORT133_WKPU_WKPU_32;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT133_SIUL_EIRQ_5;19:@21^4~65535*65535#[!//
SIUL2_0_PORT133_EMIOS_0_EMIOS_0_CH_19_Y_IN;20:@67^1~65535*65535#[!//
SIUL2_0_PORT133_EMIOS_1_EMIOS_1_CH_5_H_IN;21:@85^4~65535*65535#[!//
SIUL2_0_PORT133_FXIO_FXIO_D7_IN;22:@159^1~65535*65535#[!//
SIUL2_0_PORT133_LPUART2_LPUART2_RX;23:@189^6~65535*65535#[!//
SIUL2_0_PORT133_LPUART12_LPUART12_RX;24:@199^1~65535*65535#[!//
SIUL2_0_PORT133_EMIOS_1_EMIOS_1_CH_5_H_INOUT;36:@85^4~65535*65535#[!//
SIUL2_0_PORT133_EMIOS_0_EMIOS_0_CH_19_Y_INOUT;37:@67^1~65535*65535#[!//
SIUL2_0_PORT133_FXIO_FXIO_D7_INOUT;39:@159^1~65535*65535#[!//
SIUL2_0_PORT134_GPIO;0:65535@65535^65535~15*65535#[!//
SIUL2_0_PORT134_LPSPI0_LPSPI0_PCS2_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT134_LPUART1_LPUART1_RTS;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT134_EMIOS_1_EMIOS_1_CH_14_H_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT134_LPUART10_LPUART10_TX_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT134_FXIO_FXIO_D12_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT134_ADC0_ADC0_MA_1;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT134_ADC1_ADC1_P6;16:65535@65535^65535~15*65535#[!//
SIUL2_0_PORT134_WKPU_WKPU_29;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT134_SIUL_EIRQ_6;19:@22^4~65535*65535#[!//
SIUL2_0_PORT134_EMIOS_1_EMIOS_1_CH_14_H_IN;20:@94^5~65535*65535#[!//
SIUL2_0_PORT134_FXIO_FXIO_D12_IN;21:@164^4~65535*65535#[!//
SIUL2_0_PORT134_LPSPI0_LPSPI0_PCS2_IN;22:@223^1~65535*65535#[!//
SIUL2_0_PORT134_LPUART10_LPUART10_TX_IN;23:@411^2~65535*65535#[!//
SIUL2_0_PORT134_LPSPI0_LPSPI0_PCS2_INOUT;35:@223^1~65535*65535#[!//
SIUL2_0_PORT134_EMIOS_1_EMIOS_1_CH_14_H_INOUT;37:@94^5~65535*65535#[!//
SIUL2_0_PORT134_LPUART10_LPUART10_TX_INOUT;38:@411^2~65535*65535#[!//
SIUL2_0_PORT134_FXIO_FXIO_D12_INOUT;39:@164^4~65535*65535#[!//
SIUL2_0_PORT135_GPIO;0:65535@65535^65535~9*65535#[!//
SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_7_G_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT135_LPSPI3_LPSPI3_SCK_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT135_FXIO_FXIO_D11_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT135_ADC2_ADC2_S20;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_7_G_IN;19:@55^2~65535*65535#[!//
SIUL2_0_PORT135_FXIO_FXIO_D11_IN;20:@163^4~65535*65535#[!//
SIUL2_0_PORT135_LPUART4_LPUART4_RX;21:@191^4~65535*65535#[!//
SIUL2_0_PORT135_LPSPI3_LPSPI3_SCK_IN;22:@252^2~65535*65535#[!//
SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_7_G_INOUT;35:@55^2~65535*65535#[!//
SIUL2_0_PORT135_LPSPI3_LPSPI3_SCK_INOUT;39:@252^2~65535*65535#[!//
SIUL2_0_PORT135_FXIO_FXIO_D11_INOUT;40:@163^4~65535*65535#[!//
SIUL2_0_PORT136_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT136_LPSPI3_LPSPI3_PCS1_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT136_EMIOS_0_EMIOS_0_CH_6_G_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT136_LPSPI5_LPSPI5_PCS1_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT136_FXIO_FXIO_D12_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT136_GMAC0_GMAC0_MII_RMII_RGMII_MDC;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT136_SAI1_SAI1_BCLK_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT136_FXIO_FXIO_D8_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT136_CMP0_CMP0_IN3;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT136_SIUL_EIRQ_7;19:@23^4~65535*65535#[!//
SIUL2_0_PORT136_EMIOS_0_EMIOS_0_CH_6_G_IN;20:@54^1~65535*65535#[!//
SIUL2_0_PORT136_FXIO_FXIO_D8_IN;21:@160^5~65535*65535#[!//
SIUL2_0_PORT136_FXIO_FXIO_D12_IN;22:@164^1~65535*65535#[!//
SIUL2_0_PORT136_LPSPI3_LPSPI3_PCS1_IN;23:@249^1~65535*65535#[!//
SIUL2_0_PORT136_LPSPI5_LPSPI5_PCS1_IN;24:@263^1~65535*65535#[!//
SIUL2_0_PORT136_SAI1_SAI1_BCLK_IN;25:@322^1~65535*65535#[!//
SIUL2_0_PORT136_LPSPI3_LPSPI3_PCS1_INOUT;34:@249^1~65535*65535#[!//
SIUL2_0_PORT136_EMIOS_0_EMIOS_0_CH_6_G_INOUT;35:@54^1~65535*65535#[!//
SIUL2_0_PORT136_LPSPI5_LPSPI5_PCS1_INOUT;36:@263^1~65535*65535#[!//
SIUL2_0_PORT136_FXIO_FXIO_D12_INOUT;37:@164^1~65535*65535#[!//
SIUL2_0_PORT136_SAI1_SAI1_BCLK_INOUT;39:@322^1~65535*65535#[!//
SIUL2_0_PORT136_FXIO_FXIO_D8_INOUT;40:@160^5~65535*65535#[!//
SIUL2_0_PORT137_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT137_LPSPI5_LPSPI5_SOUT_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT137_EMIOS_0_EMIOS_0_CH_7_G_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT137_EMIOS_1_EMIOS_1_CH_13_H_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT137_CAN3_CAN3_TX;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT137_GMAC0_GMAC0_PPS3_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT137_GMAC0_GMAC0_MII_RMII_TX_EN;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT137_FXIO_FXIO_D11_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT137_CMP0_CMP0_IN0;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT137_SIUL_EIRQ_8;19:@24^4~65535*65535#[!//
SIUL2_0_PORT137_EMIOS_0_EMIOS_0_CH_7_G_IN;20:@55^1~65535*65535#[!//
SIUL2_0_PORT137_EMIOS_1_EMIOS_1_CH_13_H_IN;21:@93^5~65535*65535#[!//
SIUL2_0_PORT137_GMAC0_GMAC0_PPS3_IN;22:@147^1~65535*65535#[!//
SIUL2_0_PORT137_FXIO_FXIO_D11_IN;23:@163^1~65535*65535#[!//
SIUL2_0_PORT137_LPSPI5_LPSPI5_SOUT_IN;24:@268^1~65535*65535#[!//
SIUL2_0_PORT137_SAI0_SAI0_MCLK;25:@320^2~65535*65535#[!//
SIUL2_0_PORT137_LPUART2_LPUART2_CTS;26:@362^3~65535*65535#[!//
SIUL2_0_PORT137_LPSPI5_LPSPI5_SOUT_INOUT;34:@268^1~65535*65535#[!//
SIUL2_0_PORT137_EMIOS_0_EMIOS_0_CH_7_G_INOUT;35:@55^1~65535*65535#[!//
SIUL2_0_PORT137_EMIOS_1_EMIOS_1_CH_13_H_INOUT;36:@93^5~65535*65535#[!//
SIUL2_0_PORT137_GMAC0_GMAC0_PPS3_INOUT;38:@147^1~65535*65535#[!//
SIUL2_0_PORT137_FXIO_FXIO_D11_INOUT;40:@163^1~65535*65535#[!//
SIUL2_0_PORT138_GPIO;0:65535@65535^65535~15*65535#[!//
SIUL2_0_PORT138_LPSPI3_LPSPI3_SIN_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT138_LPSPI2_LPSPI2_PCS1_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT138_EMIOS_0_EMIOS_0_CH_20_Y_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT138_SYSTEM_CLKOUT_STANDBY;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT138_FXIO_FXIO_D4_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT138_TRGMUX_TRGMUX_OUT4;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT138_ADC0_ADC0_P5;16:65535@65535^65535~15*65535#[!//
SIUL2_0_PORT138_SIUL_EIRQ_9;19:@25^4~65535*65535#[!//
SIUL2_0_PORT138_EMIOS_0_EMIOS_0_CH_20_Y_IN;20:@68^2~65535*65535#[!//
SIUL2_0_PORT138_FXIO_FXIO_D4_IN;21:@156^2~65535*65535#[!//
SIUL2_0_PORT138_LPUART4_LPUART4_RX;22:@191^2~65535*65535#[!//
SIUL2_0_PORT138_LPSPI2_LPSPI2_PCS1_IN;23:@242^1~65535*65535#[!//
SIUL2_0_PORT138_LPSPI3_LPSPI3_SIN_IN;24:@253^1~65535*65535#[!//
SIUL2_0_PORT138_LPSPI3_LPSPI3_SIN_INOUT;35:@253^1~65535*65535#[!//
SIUL2_0_PORT138_LPSPI2_LPSPI2_PCS1_INOUT;36:@242^1~65535*65535#[!//
SIUL2_0_PORT138_EMIOS_0_EMIOS_0_CH_20_Y_INOUT;37:@68^2~65535*65535#[!//
SIUL2_0_PORT138_FXIO_FXIO_D4_INOUT;39:@156^2~65535*65535#[!//
SIUL2_0_PORT139_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT139_LPUART4_LPUART4_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT139_LPSPI2_LPSPI2_PCS0_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_1_G_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_21_Y_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT139_FXIO_FXIO_D5_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT139_TRGMUX_TRGMUX_OUT5;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT139_WKPU_WKPU_28;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT139_ADC0_ADC0_P6;16:65535@65535^65535~14*65535#[!//
SIUL2_0_PORT139_SIUL_EIRQ_10;19:@26^4~65535*65535#[!//
SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_1_G_IN;20:@49^4~65535*65535#[!//
SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_21_Y_IN;21:@69^2~65535*65535#[!//
SIUL2_0_PORT139_FXIO_FXIO_D5_IN;22:@157^1~65535*65535#[!//
SIUL2_0_PORT139_LPSPI2_LPSPI2_PCS0_IN;23:@241^3~65535*65535#[!//
SIUL2_0_PORT139_LPUART4_LPUART4_TX_IN;24:@367^3~65535*65535#[!//
SIUL2_0_PORT139_LPUART4_LPUART4_TX_INOUT;34:@367^3~65535*65535#[!//
SIUL2_0_PORT139_LPSPI2_LPSPI2_PCS0_INOUT;35:@241^3~65535*65535#[!//
SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_1_G_INOUT;36:@49^4~65535*65535#[!//
SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_21_Y_INOUT;37:@69^2~65535*65535#[!//
SIUL2_0_PORT139_FXIO_FXIO_D5_INOUT;39:@157^1~65535*65535#[!//
SIUL2_0_PORT140_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT140_CAN5_CAN5_TX;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT140_LPUART2_LPUART2_TX_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT140_EMIOS_1_EMIOS_1_CH_5_H_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT140_GMAC0_GMAC0_PPS3_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT140_FXIO_FXIO_D8_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT140_FXIO_FXIO_D7_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT140_SIUL_EIRQ_11;19:@27^4~65535*65535#[!//
SIUL2_0_PORT140_EMIOS_1_EMIOS_1_CH_5_H_IN;20:@85^5~65535*65535#[!//
SIUL2_0_PORT140_GMAC0_GMAC0_PPS3_IN;21:@147^3~65535*65535#[!//
SIUL2_0_PORT140_FXIO_FXIO_D7_IN;22:@159^9~65535*65535#[!//
SIUL2_0_PORT140_FXIO_FXIO_D8_IN;23:@160^1~65535*65535#[!//
SIUL2_0_PORT140_SAI1_SAI1_MCLK;24:@324^2~65535*65535#[!//
SIUL2_0_PORT140_LPUART2_LPUART2_TX_IN;25:@365^4~65535*65535#[!//
SIUL2_0_PORT140_LPUART2_LPUART2_TX_INOUT;36:@365^4~65535*65535#[!//
SIUL2_0_PORT140_EMIOS_1_EMIOS_1_CH_5_H_INOUT;37:@85^5~65535*65535#[!//
SIUL2_0_PORT140_GMAC0_GMAC0_PPS3_INOUT;38:@147^3~65535*65535#[!//
SIUL2_0_PORT140_FXIO_FXIO_D8_INOUT;39:@160^1~65535*65535#[!//
SIUL2_0_PORT140_FXIO_FXIO_D7_INOUT;40:@159^9~65535*65535#[!//
SIUL2_0_PORT142_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT142_EMIOS_0_EMIOS_0_CH_19_Y_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT142_LPUART5_LPUART5_TX_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT142_FXIO_FXIO_D7_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT142_GMAC0_GMAC0_PPS1_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT142_GMAC1_GMAC1_PPS1_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT142_WKPU_WKPU_30;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT142_CAN4_CAN4_RX;19:@4^1~65535*65535#[!//
SIUL2_0_PORT142_SIUL_EIRQ_13;20:@29^4~65535*65535#[!//
SIUL2_0_PORT142_EMIOS_0_EMIOS_0_CH_19_Y_IN;21:@67^3~65535*65535#[!//
SIUL2_0_PORT142_GMAC0_GMAC0_PPS1_IN;22:@145^1~65535*65535#[!//
SIUL2_0_PORT142_FXIO_FXIO_D7_IN;23:@159^5~65535*65535#[!//
SIUL2_0_PORT142_LPUART5_LPUART5_TX_IN;24:@368^2~65535*65535#[!//
SIUL2_0_PORT142_GMAC1_GMAC1_PPS1_IN;25:@455^1~65535*65535#[!//
SIUL2_0_PORT142_EMIOS_0_EMIOS_0_CH_19_Y_INOUT;34:@67^3~65535*65535#[!//
SIUL2_0_PORT142_LPUART5_LPUART5_TX_INOUT;37:@368^2~65535*65535#[!//
SIUL2_0_PORT142_FXIO_FXIO_D7_INOUT;39:@159^5~65535*65535#[!//
SIUL2_0_PORT142_GMAC0_GMAC0_PPS1_INOUT;40:@145^1~65535*65535#[!//
SIUL2_0_PORT142_GMAC1_GMAC1_PPS1_INOUT;41:@455^1~65535*65535#[!//
SIUL2_0_PORT143_GPIO;0:65535@65535^65535~13*65535#[!//
SIUL2_0_PORT143_FCCU_FCCU_ERR0;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT143_LPSPI2_LPSPI2_SCK_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT143_EMIOS_0_EMIOS_0_CH_22_X_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT143_CMP1_CMP1_RRT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT143_FXIO_FXIO_D2_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT143_TRGMUX_TRGMUX_OUT6;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT143_ADC0_ADC0_P3;16:65535@65535^65535~13*65535#[!//
SIUL2_0_PORT143_SIUL_EIRQ_14;19:@30^4~65535*65535#[!//
SIUL2_0_PORT143_EMIOS_0_EMIOS_0_CH_22_X_IN;20:@70^1~65535*65535#[!//
SIUL2_0_PORT143_FCCU_FCCU_ERR_IN0;21:@148^2~65535*65535#[!//
SIUL2_0_PORT143_FXIO_FXIO_D2_IN;22:@154^1~65535*65535#[!//
SIUL2_0_PORT143_LPUART3_LPUART3_RX;23:@190^1~65535*65535#[!//
SIUL2_0_PORT143_LPSPI2_LPSPI2_SCK_IN;24:@245^1~65535*65535#[!//
SIUL2_0_PORT143_LPUART1_LPUART1_CTS;25:@361^3~65535*65535#[!//
SIUL2_0_PORT143_LPSPI2_LPSPI2_SCK_INOUT;36:@245^1~65535*65535#[!//
SIUL2_0_PORT143_EMIOS_0_EMIOS_0_CH_22_X_INOUT;37:@70^1~65535*65535#[!//
SIUL2_0_PORT143_FXIO_FXIO_D2_INOUT;39:@154^1~65535*65535#[!//
SIUL2_0_PORT144_GPIO;0:65535@65535^65535~12*65535#[!//
SIUL2_0_PORT144_FCCU_FCCU_ERR1;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT144_LPUART3_LPUART3_TX_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT144_LPSPI2_LPSPI2_SIN_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT144_EMIOS_0_EMIOS_0_CH_23_X_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT144_LPUART1_LPUART1_RTS;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT144_FXIO_FXIO_D3_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT144_TRGMUX_TRGMUX_OUT7;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT144_ADC0_ADC0_P4;16:65535@65535^65535~12*65535#[!//
SIUL2_0_PORT144_WKPU_WKPU_19;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT144_SIUL_EIRQ_15;19:@31^4~65535*65535#[!//
SIUL2_0_PORT144_EMIOS_0_EMIOS_0_CH_23_X_IN;20:@71^2~65535*65535#[!//
SIUL2_0_PORT144_FCCU_FCCU_ERR_IN1;21:@149^2~65535*65535#[!//
SIUL2_0_PORT144_FXIO_FXIO_D3_IN;22:@155^2~65535*65535#[!//
SIUL2_0_PORT144_LPSPI2_LPSPI2_SIN_IN;23:@246^1~65535*65535#[!//
SIUL2_0_PORT144_LPUART3_LPUART3_TX_IN;24:@366^3~65535*65535#[!//
SIUL2_0_PORT144_LPUART3_LPUART3_TX_INOUT;35:@366^3~65535*65535#[!//
SIUL2_0_PORT144_LPSPI2_LPSPI2_SIN_INOUT;36:@246^1~65535*65535#[!//
SIUL2_0_PORT144_EMIOS_0_EMIOS_0_CH_23_X_INOUT;37:@71^2~65535*65535#[!//
SIUL2_0_PORT144_FXIO_FXIO_D3_INOUT;39:@155^2~65535*65535#[!//
SIUL2_0_PORT145_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT145_FXIO_FXIO_D5_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT145_EMIOS_2_EMIOS_2_CH_23_X_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT145_ADC2_ADC2_S10;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT145_ADC1_ADC1_S22;16:65535@65535^65535~30*1#[!//
SIUL2_0_PORT145_EMIOS_2_EMIOS_2_CH_23_X_IN;19:@135^4~65535*65535#[!//
SIUL2_0_PORT145_FXIO_FXIO_D5_IN;20:@157^4~65535*65535#[!//
SIUL2_0_PORT145_FXIO_FXIO_D5_INOUT;36:@157^4~65535*65535#[!//
SIUL2_0_PORT145_EMIOS_2_EMIOS_2_CH_23_X_INOUT;37:@135^4~65535*65535#[!//
SIUL2_0_PORT146_GPIO;0:65535@65535^65535~31*65535#[!//
SIUL2_0_PORT146_FXIO_FXIO_D4_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT146_EMIOS_2_EMIOS_2_CH_17_Y_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT146_ADC2_ADC2_S11;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT146_WKPU_WKPU_55;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT146_ADC1_ADC1_S23;16:65535@65535^65535~65535*1#[!//
SIUL2_0_PORT146_EMIOS_2_EMIOS_2_CH_17_Y_IN;19:@129^4~65535*65535#[!//
SIUL2_0_PORT146_FXIO_FXIO_D4_IN;20:@156^4~65535*65535#[!//
SIUL2_0_PORT146_FXIO_FXIO_D4_INOUT;36:@156^4~65535*65535#[!//
SIUL2_0_PORT146_EMIOS_2_EMIOS_2_CH_17_Y_INOUT;37:@129^4~65535*65535#[!//
SIUL2_0_PORT147_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT147_EMIOS_0_EMIOS_0_CH_22_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT147_EMIOS_0_EMIOS_0_CH_22_X_IN;19:@70^3~65535*65535#[!//
SIUL2_0_PORT147_EMIOS_0_EMIOS_0_CH_22_X_INOUT;35:@70^3~65535*65535#[!//
SIUL2_0_PORT148_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT148_EMIOS_1_EMIOS_1_CH_0_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT148_EMIOS_1_EMIOS_1_CH_0_X_IN;19:@80^2~65535*65535#[!//
SIUL2_0_PORT148_EMIOS_1_EMIOS_1_CH_0_X_INOUT;35:@80^2~65535*65535#[!//
SIUL2_0_PORT149_GPIO;0:65535@65535^65535~0*65535#[!//
SIUL2_0_PORT149_EMIOS_1_EMIOS_1_CH_1_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT149_EMIOS_2_EMIOS_2_CH_19_Y_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT149_LPSPI4_LPSPI4_SIN_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT149_WKPU_WKPU_56;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT149_ADC2_ADC2_P3;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT149_EMIOS_1_EMIOS_1_CH_1_H_IN;19:@81^2~65535*65535#[!//
SIUL2_0_PORT149_EMIOS_2_EMIOS_2_CH_19_Y_IN;20:@131^4~65535*65535#[!//
SIUL2_0_PORT149_LPSPI4_LPSPI4_SIN_IN;21:@260^3~65535*65535#[!//
SIUL2_0_PORT149_EMIOS_1_EMIOS_1_CH_1_H_INOUT;35:@81^2~65535*65535#[!//
SIUL2_0_PORT149_EMIOS_2_EMIOS_2_CH_19_Y_INOUT;37:@131^4~65535*65535#[!//
SIUL2_0_PORT149_LPSPI4_LPSPI4_SIN_INOUT;39:@260^3~65535*65535#[!//
SIUL2_0_PORT150_GPIO;0:65535@65535^65535~1*65535#[!//
SIUL2_0_PORT150_EMIOS_1_EMIOS_1_CH_2_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT150_EMIOS_2_EMIOS_2_CH_20_Y_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT150_LPSPI4_LPSPI4_SCK_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT150_ADC2_ADC2_P4;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT150_EMIOS_1_EMIOS_1_CH_2_H_IN;19:@82^3~65535*65535#[!//
SIUL2_0_PORT150_EMIOS_2_EMIOS_2_CH_20_Y_IN;20:@132^4~65535*65535#[!//
SIUL2_0_PORT150_LPSPI4_LPSPI4_SCK_IN;21:@259^3~65535*65535#[!//
SIUL2_0_PORT150_EMIOS_1_EMIOS_1_CH_2_H_INOUT;35:@82^3~65535*65535#[!//
SIUL2_0_PORT150_EMIOS_2_EMIOS_2_CH_20_Y_INOUT;37:@132^4~65535*65535#[!//
SIUL2_0_PORT150_LPSPI4_LPSPI4_SCK_INOUT;39:@259^3~65535*65535#[!//
SIUL2_0_PORT151_GPIO;0:65535@65535^65535~2*65535#[!//
SIUL2_0_PORT151_EMIOS_1_EMIOS_1_CH_3_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT151_EMIOS_2_EMIOS_2_CH_21_Y_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT151_LPSPI4_LPSPI4_PCS0_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT151_WKPU_WKPU_57;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT151_ADC2_ADC2_P5;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT151_EMIOS_1_EMIOS_1_CH_3_H_IN;19:@83^2~65535*65535#[!//
SIUL2_0_PORT151_EMIOS_2_EMIOS_2_CH_21_Y_IN;20:@133^4~65535*65535#[!//
SIUL2_0_PORT151_LPSPI4_LPSPI4_PCS0_IN;21:@255^4~65535*65535#[!//
SIUL2_0_PORT151_EMIOS_1_EMIOS_1_CH_3_H_INOUT;35:@83^2~65535*65535#[!//
SIUL2_0_PORT151_EMIOS_2_EMIOS_2_CH_21_Y_INOUT;37:@133^4~65535*65535#[!//
SIUL2_0_PORT151_LPSPI4_LPSPI4_PCS0_INOUT;39:@255^4~65535*65535#[!//
SIUL2_0_PORT152_GPIO;0:65535@65535^65535~3*65535#[!//
SIUL2_0_PORT152_EMIOS_1_EMIOS_1_CH_4_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT152_CAN2_CAN2_TX;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT152_EMIOS_2_EMIOS_2_CH_4_H_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT152_FXIO_FXIO_D5_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT152_LPSPI4_LPSPI4_PCS1_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT152_FXIO_FXIO_D11_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT152_LPSPI2_LPSPI2_SIN_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT152_ADC2_ADC2_S13;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT152_EMIOS_1_EMIOS_1_CH_4_H_IN;19:@84^3~65535*65535#[!//
SIUL2_0_PORT152_EMIOS_2_EMIOS_2_CH_4_H_IN;20:@116^3~65535*65535#[!//
SIUL2_0_PORT152_FXIO_FXIO_D5_IN;21:@157^10~65535*65535#[!//
SIUL2_0_PORT152_FXIO_FXIO_D11_IN;22:@163^6~65535*65535#[!//
SIUL2_0_PORT152_LPSPI2_LPSPI2_SIN_IN;23:@246^5~65535*65535#[!//
SIUL2_0_PORT152_LPSPI4_LPSPI4_PCS1_IN;24:@256^3~65535*65535#[!//
SIUL2_0_PORT152_EMIOS_1_EMIOS_1_CH_4_H_INOUT;35:@84^3~65535*65535#[!//
SIUL2_0_PORT152_EMIOS_2_EMIOS_2_CH_4_H_INOUT;37:@116^3~65535*65535#[!//
SIUL2_0_PORT152_FXIO_FXIO_D5_INOUT;38:@157^10~65535*65535#[!//
SIUL2_0_PORT152_LPSPI4_LPSPI4_PCS1_INOUT;39:@256^3~65535*65535#[!//
SIUL2_0_PORT152_FXIO_FXIO_D11_INOUT;40:@163^6~65535*65535#[!//
SIUL2_0_PORT152_LPSPI2_LPSPI2_SIN_INOUT;41:@246^5~65535*65535#[!//
SIUL2_0_PORT153_GPIO;0:65535@65535^65535~4*65535#[!//
SIUL2_0_PORT153_EMIOS_1_EMIOS_1_CH_5_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT153_EMIOS_2_EMIOS_2_CH_5_H_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT153_LPSPI4_LPSPI4_SOUT_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT153_WKPU_WKPU_58;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT153_ADC2_ADC2_P7;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT153_CAN2_CAN2_RX;19:@2^3~65535*65535#[!//
SIUL2_0_PORT153_EMIOS_1_EMIOS_1_CH_5_H_IN;20:@85^2~65535*65535#[!//
SIUL2_0_PORT153_EMIOS_2_EMIOS_2_CH_5_H_IN;21:@117^2~65535*65535#[!//
SIUL2_0_PORT153_LPSPI4_LPSPI4_SOUT_IN;22:@261^3~65535*65535#[!//
SIUL2_0_PORT153_EMIOS_1_EMIOS_1_CH_5_H_INOUT;35:@85^2~65535*65535#[!//
SIUL2_0_PORT153_EMIOS_2_EMIOS_2_CH_5_H_INOUT;37:@117^2~65535*65535#[!//
SIUL2_0_PORT153_LPSPI4_LPSPI4_SOUT_INOUT;39:@261^3~65535*65535#[!//
SIUL2_0_PORT154_GPIO;0:65535@65535^65535~5*65535#[!//
SIUL2_0_PORT154_EMIOS_1_EMIOS_1_CH_6_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT154_EMIOS_2_EMIOS_2_CH_6_H_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT154_ADC2_ADC2_P6;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT154_EMIOS_1_EMIOS_1_CH_6_H_IN;19:@86^3~65535*65535#[!//
SIUL2_0_PORT154_EMIOS_2_EMIOS_2_CH_6_H_IN;20:@118^3~65535*65535#[!//
SIUL2_0_PORT154_EMIOS_1_EMIOS_1_CH_6_H_INOUT;35:@86^3~65535*65535#[!//
SIUL2_0_PORT154_EMIOS_2_EMIOS_2_CH_6_H_INOUT;37:@118^3~65535*65535#[!//
SIUL2_0_PORT155_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT155_EMIOS_1_EMIOS_1_CH_7_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT155_EMIOS_0_EMIOS_0_CH_10_H_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT155_EMIOS_0_EMIOS_0_CH_10_H_IN;19:@58^4~65535*65535#[!//
SIUL2_0_PORT155_EMIOS_1_EMIOS_1_CH_7_H_IN;20:@87^1~65535*65535#[!//
SIUL2_0_PORT155_EMIOS_1_EMIOS_1_CH_7_H_INOUT;35:@87^1~65535*65535#[!//
SIUL2_0_PORT155_EMIOS_0_EMIOS_0_CH_10_H_INOUT;41:@58^4~65535*65535#[!//
SIUL2_0_PORT156_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT156_CAN3_CAN3_TX;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT156_EMIOS_0_EMIOS_0_CH_11_H_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT156_EMIOS_0_EMIOS_0_CH_11_H_IN;19:@59^4~65535*65535#[!//
SIUL2_0_PORT156_EMIOS_0_EMIOS_0_CH_11_H_INOUT;41:@59^4~65535*65535#[!//
SIUL2_0_PORT157_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT157_EMIOS_0_EMIOS_0_CH_12_H_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT157_CAN3_CAN3_RX;19:@3^4~65535*65535#[!//
SIUL2_0_PORT157_EMIOS_0_EMIOS_0_CH_12_H_IN;20:@60^4~65535*65535#[!//
SIUL2_0_PORT157_EMIOS_0_EMIOS_0_CH_12_H_INOUT;41:@60^4~65535*65535#[!//
SIUL2_0_PORT158_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT158_CAN4_CAN4_TX;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT158_CMP1_CMP1_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT158_LPSPI0_LPSPI0_SOUT_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT158_LPSPI0_LPSPI0_SOUT_IN;19:@231^6~65535*65535#[!//
SIUL2_0_PORT158_LPSPI0_LPSPI0_SOUT_INOUT;37:@231^6~65535*65535#[!//
SIUL2_0_PORT159_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT159_CMP1_CMP1_RRT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT159_LPSPI0_LPSPI0_PCS0_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT159_CAN4_CAN4_RX;19:@4^4~65535*65535#[!//
SIUL2_0_PORT159_LPSPI0_LPSPI0_PCS0_IN;20:@221^8~65535*65535#[!//
SIUL2_0_PORT159_LPSPI0_LPSPI0_PCS0_INOUT;37:@221^8~65535*65535#[!//
SIUL2_0_PORT160_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT160_LPUART5_LPUART5_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT160_EMIOS_2_EMIOS_2_CH_0_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT160_LPSPI2_LPSPI2_SCK_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT160_SIUL_EIRQ_0;19:@16^5~65535*65535#[!//
SIUL2_0_PORT160_EMIOS_2_EMIOS_2_CH_0_X_IN;20:@112^1~65535*65535#[!//
SIUL2_0_PORT160_LPSPI2_LPSPI2_SCK_IN;21:@245^4~65535*65535#[!//
SIUL2_0_PORT160_LPUART5_LPUART5_TX_IN;22:@368^4~65535*65535#[!//
SIUL2_0_PORT160_LPUART5_LPUART5_TX_INOUT;34:@368^4~65535*65535#[!//
SIUL2_0_PORT160_EMIOS_2_EMIOS_2_CH_0_X_INOUT;35:@112^1~65535*65535#[!//
SIUL2_0_PORT160_LPSPI2_LPSPI2_SCK_INOUT;36:@245^4~65535*65535#[!//
SIUL2_0_PORT161_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT161_EMIOS_2_EMIOS_2_CH_1_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT161_LPSPI2_LPSPI2_SIN_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT161_SIUL_EIRQ_1;19:@17^5~65535*65535#[!//
SIUL2_0_PORT161_EMIOS_2_EMIOS_2_CH_1_H_IN;20:@113^1~65535*65535#[!//
SIUL2_0_PORT161_LPUART5_LPUART5_RX;21:@192^3~65535*65535#[!//
SIUL2_0_PORT161_LPSPI2_LPSPI2_SIN_IN;22:@246^4~65535*65535#[!//
SIUL2_0_PORT161_EMIOS_2_EMIOS_2_CH_1_H_INOUT;35:@113^1~65535*65535#[!//
SIUL2_0_PORT161_LPSPI2_LPSPI2_SIN_INOUT;36:@246^4~65535*65535#[!//
SIUL2_0_PORT162_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT162_LPUART6_LPUART6_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT162_EMIOS_2_EMIOS_2_CH_2_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT162_LPSPI2_LPSPI2_SOUT_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT162_SIUL_EIRQ_2;19:@18^5~65535*65535#[!//
SIUL2_0_PORT162_EMIOS_2_EMIOS_2_CH_2_H_IN;20:@114^1~65535*65535#[!//
SIUL2_0_PORT162_LPSPI2_LPSPI2_SOUT_IN;21:@247^4~65535*65535#[!//
SIUL2_0_PORT162_LPUART6_LPUART6_TX_IN;22:@369^4~65535*65535#[!//
SIUL2_0_PORT162_LPUART6_LPUART6_TX_INOUT;34:@369^4~65535*65535#[!//
SIUL2_0_PORT162_EMIOS_2_EMIOS_2_CH_2_H_INOUT;35:@114^1~65535*65535#[!//
SIUL2_0_PORT162_LPSPI2_LPSPI2_SOUT_INOUT;36:@247^4~65535*65535#[!//
SIUL2_0_PORT163_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT163_EMIOS_2_EMIOS_2_CH_3_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT163_LPSPI2_LPSPI2_PCS0_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT163_SIUL_EIRQ_3;19:@19^5~65535*65535#[!//
SIUL2_0_PORT163_EMIOS_2_EMIOS_2_CH_3_H_IN;20:@115^1~65535*65535#[!//
SIUL2_0_PORT163_LPUART6_LPUART6_RX;21:@193^3~65535*65535#[!//
SIUL2_0_PORT163_LPSPI2_LPSPI2_PCS0_IN;22:@241^6~65535*65535#[!//
SIUL2_0_PORT163_EMIOS_2_EMIOS_2_CH_3_H_INOUT;35:@115^1~65535*65535#[!//
SIUL2_0_PORT163_LPSPI2_LPSPI2_PCS0_INOUT;36:@241^6~65535*65535#[!//
SIUL2_0_PORT164_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT164_CAN5_CAN5_TX;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT164_EMIOS_2_EMIOS_2_CH_4_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT164_LPSPI2_LPSPI2_SOUT_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT164_FXIO_FXIO_D0_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT164_SIUL_EIRQ_4;19:@20^5~65535*65535#[!//
SIUL2_0_PORT164_EMIOS_2_EMIOS_2_CH_4_H_IN;20:@116^1~65535*65535#[!//
SIUL2_0_PORT164_FXIO_FXIO_D0_IN;21:@152^7~65535*65535#[!//
SIUL2_0_PORT164_LPSPI2_LPSPI2_SOUT_IN;22:@247^5~65535*65535#[!//
SIUL2_0_PORT164_EMIOS_2_EMIOS_2_CH_4_H_INOUT;35:@116^1~65535*65535#[!//
SIUL2_0_PORT164_LPSPI2_LPSPI2_SOUT_INOUT;36:@247^5~65535*65535#[!//
SIUL2_0_PORT164_FXIO_FXIO_D0_INOUT;37:@152^7~65535*65535#[!//
SIUL2_0_PORT165_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT165_EMIOS_2_EMIOS_2_CH_5_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT165_CAN5_CAN5_RX;19:@5^3~65535*65535#[!//
SIUL2_0_PORT165_SIUL_EIRQ_5;20:@21^5~65535*65535#[!//
SIUL2_0_PORT165_EMIOS_2_EMIOS_2_CH_5_H_IN;21:@117^1~65535*65535#[!//
SIUL2_0_PORT165_EMIOS_2_EMIOS_2_CH_5_H_INOUT;35:@117^1~65535*65535#[!//
SIUL2_0_PORT166_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT166_EMIOS_2_EMIOS_2_CH_6_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT166_SIUL_EIRQ_6;19:@22^5~65535*65535#[!//
SIUL2_0_PORT166_EMIOS_2_EMIOS_2_CH_6_H_IN;20:@118^1~65535*65535#[!//
SIUL2_0_PORT166_EMIOS_2_EMIOS_2_CH_6_H_INOUT;35:@118^1~65535*65535#[!//
SIUL2_0_PORT167_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT167_LPSPI2_LPSPI2_PCS0_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT167_EMIOS_2_EMIOS_2_CH_7_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT167_LPI2C1_LPI2C1_SCL_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT167_FXIO_FXIO_D1_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT167_SIUL_EIRQ_7;19:@23^5~65535*65535#[!//
SIUL2_0_PORT167_EMIOS_2_EMIOS_2_CH_7_H_IN;20:@119^2~65535*65535#[!//
SIUL2_0_PORT167_FXIO_FXIO_D1_IN;21:@153^8~65535*65535#[!//
SIUL2_0_PORT167_LPI2C1_LPI2C1_SCL_IN;22:@217^5~65535*65535#[!//
SIUL2_0_PORT167_LPSPI2_LPSPI2_PCS0_IN;23:@241^8~65535*65535#[!//
SIUL2_0_PORT167_LPSPI2_LPSPI2_PCS0_INOUT;34:@241^8~65535*65535#[!//
SIUL2_0_PORT167_EMIOS_2_EMIOS_2_CH_7_H_INOUT;35:@119^2~65535*65535#[!//
SIUL2_0_PORT167_LPI2C1_LPI2C1_SCL_INOUT;36:@217^5~65535*65535#[!//
SIUL2_0_PORT167_FXIO_FXIO_D1_INOUT;37:@153^8~65535*65535#[!//
SIUL2_0_PORT168_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT168_EMIOS_2_EMIOS_2_CH_8_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT168_LPI2C1_LPI2C1_SDA_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT168_FXIO_FXIO_D2_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT168_SIUL_EIRQ_16;19:@32^4~65535*65535#[!//
SIUL2_0_PORT168_EMIOS_2_EMIOS_2_CH_8_X_IN;20:@120^1~65535*65535#[!//
SIUL2_0_PORT168_FXIO_FXIO_D2_IN;21:@154^9~65535*65535#[!//
SIUL2_0_PORT168_LPI2C1_LPI2C1_SDA_IN;22:@219^4~65535*65535#[!//
SIUL2_0_PORT168_EMIOS_2_EMIOS_2_CH_8_X_INOUT;35:@120^1~65535*65535#[!//
SIUL2_0_PORT168_LPI2C1_LPI2C1_SDA_INOUT;36:@219^4~65535*65535#[!//
SIUL2_0_PORT168_FXIO_FXIO_D2_INOUT;37:@154^9~65535*65535#[!//
SIUL2_0_PORT169_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT169_EMIOS_2_EMIOS_2_CH_9_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT169_ADC0_ADC0_MA_0;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT169_SIUL_EIRQ_17;19:@33^4~65535*65535#[!//
SIUL2_0_PORT169_EMIOS_2_EMIOS_2_CH_9_H_IN;20:@121^1~65535*65535#[!//
SIUL2_0_PORT169_EMIOS_2_EMIOS_2_CH_9_H_INOUT;35:@121^1~65535*65535#[!//
SIUL2_0_PORT170_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT170_EMIOS_2_EMIOS_2_CH_10_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT170_ADC0_ADC0_MA_1;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT170_SIUL_EIRQ_18;19:@34^4~65535*65535#[!//
SIUL2_0_PORT170_EMIOS_2_EMIOS_2_CH_10_H_IN;20:@122^1~65535*65535#[!//
SIUL2_0_PORT170_EMIOS_2_EMIOS_2_CH_10_H_INOUT;35:@122^1~65535*65535#[!//
SIUL2_0_PORT171_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT171_EMIOS_2_EMIOS_2_CH_11_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT171_ADC0_ADC0_MA_2;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT171_SIUL_EIRQ_19;19:@35^4~65535*65535#[!//
SIUL2_0_PORT171_EMIOS_2_EMIOS_2_CH_11_H_IN;20:@123^1~65535*65535#[!//
SIUL2_0_PORT171_HSE_HSE_TAMPER_EXTIN0;21:@343^4~65535*65535#[!//
SIUL2_0_PORT171_EMIOS_2_EMIOS_2_CH_11_H_INOUT;35:@123^1~65535*65535#[!//
SIUL2_0_PORT172_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT172_LPUART10_LPUART10_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT172_EMIOS_2_EMIOS_2_CH_12_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT172_ADC0_ADC0_MA_0;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT172_LPSPI3_LPSPI3_SIN_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT172_SIUL_EIRQ_20;19:@36^4~65535*65535#[!//
SIUL2_0_PORT172_EMIOS_2_EMIOS_2_CH_12_H_IN;20:@124^2~65535*65535#[!//
SIUL2_0_PORT172_LPSPI3_LPSPI3_SIN_IN;21:@253^4~65535*65535#[!//
SIUL2_0_PORT172_LPUART10_LPUART10_TX_IN;22:@411^3~65535*65535#[!//
SIUL2_0_PORT172_LPUART10_LPUART10_TX_INOUT;34:@411^3~65535*65535#[!//
SIUL2_0_PORT172_EMIOS_2_EMIOS_2_CH_12_H_INOUT;35:@124^2~65535*65535#[!//
SIUL2_0_PORT172_LPSPI3_LPSPI3_SIN_INOUT;37:@253^4~65535*65535#[!//
SIUL2_0_PORT173_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT173_EMIOS_2_EMIOS_2_CH_13_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT173_ADC0_ADC0_MA_1;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT173_LPSPI3_LPSPI3_SCK_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT173_SIUL_EIRQ_21;19:@37^4~65535*65535#[!//
SIUL2_0_PORT173_EMIOS_2_EMIOS_2_CH_13_H_IN;20:@125^1~65535*65535#[!//
SIUL2_0_PORT173_LPUART10_LPUART10_RX;21:@197^3~65535*65535#[!//
SIUL2_0_PORT173_LPSPI3_LPSPI3_SCK_IN;22:@252^4~65535*65535#[!//
SIUL2_0_PORT173_EMIOS_2_EMIOS_2_CH_13_H_INOUT;35:@125^1~65535*65535#[!//
SIUL2_0_PORT173_LPSPI3_LPSPI3_SCK_INOUT;37:@252^4~65535*65535#[!//
SIUL2_0_PORT174_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT174_CAN1_CAN1_TX;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT174_EMIOS_2_EMIOS_2_CH_14_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT174_CMP0_CMP0_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT174_FCCU_FCCU_ERR0;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT174_FXIO_FXIO_D3_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT174_SIUL_EIRQ_22;19:@38^4~65535*65535#[!//
SIUL2_0_PORT174_EMIOS_2_EMIOS_2_CH_14_H_IN;20:@126^1~65535*65535#[!//
SIUL2_0_PORT174_FCCU_FCCU_ERR_IN0;21:@148^3~65535*65535#[!//
SIUL2_0_PORT174_FXIO_FXIO_D3_IN;22:@155^8~65535*65535#[!//
SIUL2_0_PORT174_EMIOS_2_EMIOS_2_CH_14_H_INOUT;35:@126^1~65535*65535#[!//
SIUL2_0_PORT174_FXIO_FXIO_D3_INOUT;38:@155^8~65535*65535#[!//
SIUL2_0_PORT175_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT175_EMIOS_2_EMIOS_2_CH_15_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT175_CMP0_CMP0_RRT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT175_LPSPI3_LPSPI3_SOUT_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT175_FCCU_FCCU_ERR1;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT175_CAN1_CAN1_RX;19:@1^5~65535*65535#[!//
SIUL2_0_PORT175_SIUL_EIRQ_23;20:@39^4~65535*65535#[!//
SIUL2_0_PORT175_EMIOS_2_EMIOS_2_CH_15_H_IN;21:@127^1~65535*65535#[!//
SIUL2_0_PORT175_FCCU_FCCU_ERR_IN1;22:@149^3~65535*65535#[!//
SIUL2_0_PORT175_LPSPI3_LPSPI3_SOUT_IN;23:@254^4~65535*65535#[!//
SIUL2_0_PORT175_EMIOS_2_EMIOS_2_CH_15_H_INOUT;35:@127^1~65535*65535#[!//
SIUL2_0_PORT175_LPSPI3_LPSPI3_SOUT_INOUT;37:@254^4~65535*65535#[!//
SIUL2_0_PORT176_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT176_LPUART12_LPUART12_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT176_EMIOS_2_EMIOS_2_CH_16_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT176_EMIOS_1_EMIOS_1_CH_0_X_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT176_ADC1_ADC1_MA_0;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT176_LPSPI3_LPSPI3_PCS0_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT176_EMIOS_1_EMIOS_1_CH_0_X_IN;19:@80^5~65535*65535#[!//
SIUL2_0_PORT176_EMIOS_2_EMIOS_2_CH_16_X_IN;20:@128^4~65535*65535#[!//
SIUL2_0_PORT176_LPSPI3_LPSPI3_PCS0_IN;21:@248^4~65535*65535#[!//
SIUL2_0_PORT176_LPUART12_LPUART12_TX_IN;22:@413^3~65535*65535#[!//
SIUL2_0_PORT176_LPUART12_LPUART12_TX_INOUT;34:@413^3~65535*65535#[!//
SIUL2_0_PORT176_EMIOS_2_EMIOS_2_CH_16_X_INOUT;35:@128^4~65535*65535#[!//
SIUL2_0_PORT176_EMIOS_1_EMIOS_1_CH_0_X_INOUT;36:@80^5~65535*65535#[!//
SIUL2_0_PORT176_LPSPI3_LPSPI3_PCS0_INOUT;38:@248^4~65535*65535#[!//
SIUL2_0_PORT177_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT177_EMIOS_2_EMIOS_2_CH_17_Y_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT177_EMIOS_1_EMIOS_1_CH_1_H_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT177_ADC1_ADC1_MA_1;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT177_EMIOS_1_EMIOS_1_CH_1_H_IN;19:@81^5~65535*65535#[!//
SIUL2_0_PORT177_EMIOS_2_EMIOS_2_CH_17_Y_IN;20:@129^3~65535*65535#[!//
SIUL2_0_PORT177_LPUART12_LPUART12_RX;21:@199^3~65535*65535#[!//
SIUL2_0_PORT177_EMIOS_2_EMIOS_2_CH_17_Y_INOUT;35:@129^3~65535*65535#[!//
SIUL2_0_PORT177_EMIOS_1_EMIOS_1_CH_1_H_INOUT;36:@81^5~65535*65535#[!//
SIUL2_0_PORT178_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT178_LPUART7_LPUART7_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT178_EMIOS_2_EMIOS_2_CH_18_Y_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT178_EMIOS_1_EMIOS_1_CH_2_H_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT178_ADC1_ADC1_MA_2;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT178_LPSPI3_LPSPI3_PCS1_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT178_EMIOS_1_EMIOS_1_CH_2_H_IN;19:@82^5~65535*65535#[!//
SIUL2_0_PORT178_EMIOS_2_EMIOS_2_CH_18_Y_IN;20:@130^3~65535*65535#[!//
SIUL2_0_PORT178_LPSPI3_LPSPI3_PCS1_IN;21:@249^2~65535*65535#[!//
SIUL2_0_PORT178_LPUART7_LPUART7_TX_IN;22:@370^4~65535*65535#[!//
SIUL2_0_PORT178_LPUART7_LPUART7_TX_INOUT;34:@370^4~65535*65535#[!//
SIUL2_0_PORT178_EMIOS_2_EMIOS_2_CH_18_Y_INOUT;35:@130^3~65535*65535#[!//
SIUL2_0_PORT178_EMIOS_1_EMIOS_1_CH_2_H_INOUT;36:@82^5~65535*65535#[!//
SIUL2_0_PORT178_LPSPI3_LPSPI3_PCS1_INOUT;38:@249^2~65535*65535#[!//
SIUL2_0_PORT179_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT179_EMIOS_2_EMIOS_2_CH_19_Y_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT179_EMIOS_1_EMIOS_1_CH_3_H_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT179_ADC0_ADC0_MA_2;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT179_LPSPI3_LPSPI3_PCS2_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT179_HSE_HSE_TAMPER_LOOP_OUT0;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT179_EMIOS_1_EMIOS_1_CH_3_H_IN;19:@83^5~65535*65535#[!//
SIUL2_0_PORT179_EMIOS_2_EMIOS_2_CH_19_Y_IN;20:@131^3~65535*65535#[!//
SIUL2_0_PORT179_LPUART7_LPUART7_RX;21:@194^3~65535*65535#[!//
SIUL2_0_PORT179_LPSPI3_LPSPI3_PCS2_IN;22:@250^2~65535*65535#[!//
SIUL2_0_PORT179_EMIOS_2_EMIOS_2_CH_19_Y_INOUT;35:@131^3~65535*65535#[!//
SIUL2_0_PORT179_EMIOS_1_EMIOS_1_CH_3_H_INOUT;36:@83^5~65535*65535#[!//
SIUL2_0_PORT179_LPSPI3_LPSPI3_PCS2_INOUT;38:@250^2~65535*65535#[!//
SIUL2_0_PORT180_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT180_LPUART8_LPUART8_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT180_EMIOS_2_EMIOS_2_CH_20_Y_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT180_EMIOS_1_EMIOS_1_CH_4_H_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT180_LPI2C0_LPI2C0_SCL_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT180_LPSPI3_LPSPI3_PCS3_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT180_CAN0_CAN0_TX;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT180_FXIO_FXIO_D4_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT180_EMIOS_1_EMIOS_1_CH_4_H_IN;19:@84^5~65535*65535#[!//
SIUL2_0_PORT180_EMIOS_2_EMIOS_2_CH_20_Y_IN;20:@132^3~65535*65535#[!//
SIUL2_0_PORT180_FXIO_FXIO_D4_IN;21:@156^8~65535*65535#[!//
SIUL2_0_PORT180_LPI2C0_LPI2C0_SCL_IN;22:@212^3~65535*65535#[!//
SIUL2_0_PORT180_LPSPI3_LPSPI3_PCS3_IN;23:@251^2~65535*65535#[!//
SIUL2_0_PORT180_LPUART8_LPUART8_TX_IN;24:@409^3~65535*65535#[!//
SIUL2_0_PORT180_LPUART8_LPUART8_TX_INOUT;34:@409^3~65535*65535#[!//
SIUL2_0_PORT180_EMIOS_2_EMIOS_2_CH_20_Y_INOUT;35:@132^3~65535*65535#[!//
SIUL2_0_PORT180_EMIOS_1_EMIOS_1_CH_4_H_INOUT;36:@84^5~65535*65535#[!//
SIUL2_0_PORT180_LPI2C0_LPI2C0_SCL_INOUT;37:@212^3~65535*65535#[!//
SIUL2_0_PORT180_LPSPI3_LPSPI3_PCS3_INOUT;38:@251^2~65535*65535#[!//
SIUL2_0_PORT180_FXIO_FXIO_D4_INOUT;40:@156^8~65535*65535#[!//
SIUL2_0_PORT181_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT181_EMIOS_2_EMIOS_2_CH_21_Y_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT181_EMIOS_1_EMIOS_1_CH_5_H_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT181_LPI2C0_LPI2C0_SDA_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT181_LPSPI1_LPSPI1_PCS0_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT181_FXIO_FXIO_D5_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT181_CAN0_CAN0_RX;19:@0^5~65535*65535#[!//
SIUL2_0_PORT181_EMIOS_1_EMIOS_1_CH_5_H_IN;20:@85^6~65535*65535#[!//
SIUL2_0_PORT181_EMIOS_2_EMIOS_2_CH_21_Y_IN;21:@133^3~65535*65535#[!//
SIUL2_0_PORT181_FXIO_FXIO_D5_IN;22:@157^11~65535*65535#[!//
SIUL2_0_PORT181_LPUART8_LPUART8_RX;23:@195^3~65535*65535#[!//
SIUL2_0_PORT181_LPI2C0_LPI2C0_SDA_IN;24:@214^3~65535*65535#[!//
SIUL2_0_PORT181_LPSPI1_LPSPI1_PCS0_IN;25:@232^4~65535*65535#[!//
SIUL2_0_PORT181_EMIOS_2_EMIOS_2_CH_21_Y_INOUT;35:@133^3~65535*65535#[!//
SIUL2_0_PORT181_EMIOS_1_EMIOS_1_CH_5_H_INOUT;36:@85^6~65535*65535#[!//
SIUL2_0_PORT181_LPI2C0_LPI2C0_SDA_INOUT;37:@214^3~65535*65535#[!//
SIUL2_0_PORT181_LPSPI1_LPSPI1_PCS0_INOUT;38:@232^4~65535*65535#[!//
SIUL2_0_PORT181_FXIO_FXIO_D5_INOUT;40:@157^11~65535*65535#[!//
SIUL2_0_PORT182_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT182_EMIOS_2_EMIOS_2_CH_22_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT182_EMIOS_1_EMIOS_1_CH_6_H_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT182_LPSPI4_LPSPI4_PCS2_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT182_EMIOS_1_EMIOS_1_CH_6_H_IN;19:@86^5~65535*65535#[!//
SIUL2_0_PORT182_EMIOS_2_EMIOS_2_CH_22_X_IN;20:@134^5~65535*65535#[!//
SIUL2_0_PORT182_LPSPI4_LPSPI4_PCS2_IN;21:@257^2~65535*65535#[!//
SIUL2_0_PORT182_EMIOS_2_EMIOS_2_CH_22_X_INOUT;35:@134^5~65535*65535#[!//
SIUL2_0_PORT182_EMIOS_1_EMIOS_1_CH_6_H_INOUT;36:@86^5~65535*65535#[!//
SIUL2_0_PORT182_LPSPI4_LPSPI4_PCS2_INOUT;39:@257^2~65535*65535#[!//
SIUL2_0_PORT183_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT183_LPUART9_LPUART9_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT183_EMIOS_2_EMIOS_2_CH_23_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT183_EMIOS_1_EMIOS_1_CH_7_H_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT183_LPSPI3_LPSPI3_PCS3_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT183_EMIOS_1_EMIOS_1_CH_7_H_IN;19:@87^5~65535*65535#[!//
SIUL2_0_PORT183_EMIOS_2_EMIOS_2_CH_23_X_IN;20:@135^5~65535*65535#[!//
SIUL2_0_PORT183_LPSPI3_LPSPI3_PCS3_IN;21:@251^3~65535*65535#[!//
SIUL2_0_PORT183_LPUART9_LPUART9_TX_IN;22:@410^3~65535*65535#[!//
SIUL2_0_PORT183_LPUART9_LPUART9_TX_INOUT;34:@410^3~65535*65535#[!//
SIUL2_0_PORT183_EMIOS_2_EMIOS_2_CH_23_X_INOUT;35:@135^5~65535*65535#[!//
SIUL2_0_PORT183_EMIOS_1_EMIOS_1_CH_7_H_INOUT;36:@87^5~65535*65535#[!//
SIUL2_0_PORT183_LPSPI3_LPSPI3_PCS3_INOUT;38:@251^3~65535*65535#[!//
SIUL2_0_PORT184_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT184_EMIOS_1_EMIOS_1_CH_8_X_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT184_EMIOS_1_EMIOS_1_CH_8_X_IN;19:@88^3~65535*65535#[!//
SIUL2_0_PORT184_LPUART9_LPUART9_RX;20:@196^3~65535*65535#[!//
SIUL2_0_PORT184_EMIOS_1_EMIOS_1_CH_8_X_INOUT;36:@88^3~65535*65535#[!//
SIUL2_0_PORT185_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT185_CAN2_CAN2_TX;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT185_EMIOS_1_EMIOS_1_CH_9_H_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT185_LPSPI2_LPSPI2_PCS2_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT185_LPSPI4_LPSPI4_PCS0_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT185_FXIO_FXIO_D6_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT185_EMIOS_1_EMIOS_1_CH_9_H_IN;19:@89^3~65535*65535#[!//
SIUL2_0_PORT185_FXIO_FXIO_D6_IN;20:@158^10~65535*65535#[!//
SIUL2_0_PORT185_LPSPI2_LPSPI2_PCS2_IN;21:@243^3~65535*65535#[!//
SIUL2_0_PORT185_LPSPI4_LPSPI4_PCS0_IN;22:@255^3~65535*65535#[!//
SIUL2_0_PORT185_EMIOS_1_EMIOS_1_CH_9_H_INOUT;36:@89^3~65535*65535#[!//
SIUL2_0_PORT185_LPSPI2_LPSPI2_PCS2_INOUT;38:@243^3~65535*65535#[!//
SIUL2_0_PORT185_LPSPI4_LPSPI4_PCS0_INOUT;39:@255^3~65535*65535#[!//
SIUL2_0_PORT185_FXIO_FXIO_D6_INOUT;40:@158^10~65535*65535#[!//
SIUL2_0_PORT186_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT186_EMIOS_1_EMIOS_1_CH_10_H_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT186_LPSPI2_LPSPI2_PCS3_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT186_LPSPI4_LPSPI4_PCS1_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT186_CAN2_CAN2_RX;19:@2^5~65535*65535#[!//
SIUL2_0_PORT186_EMIOS_1_EMIOS_1_CH_10_H_IN;20:@90^4~65535*65535#[!//
SIUL2_0_PORT186_LPSPI2_LPSPI2_PCS3_IN;21:@244^2~65535*65535#[!//
SIUL2_0_PORT186_LPSPI4_LPSPI4_PCS1_IN;22:@256^2~65535*65535#[!//
SIUL2_0_PORT186_EMIOS_1_EMIOS_1_CH_10_H_INOUT;36:@90^4~65535*65535#[!//
SIUL2_0_PORT186_LPSPI2_LPSPI2_PCS3_INOUT;38:@244^2~65535*65535#[!//
SIUL2_0_PORT186_LPSPI4_LPSPI4_PCS1_INOUT;39:@256^2~65535*65535#[!//
SIUL2_0_PORT187_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT187_LPUART11_LPUART11_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT187_EMIOS_1_EMIOS_1_CH_11_H_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT187_LPSPI4_LPSPI4_PCS2_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT187_EMIOS_1_EMIOS_1_CH_11_H_IN;19:@91^3~65535*65535#[!//
SIUL2_0_PORT187_LPSPI4_LPSPI4_PCS2_IN;20:@257^3~65535*65535#[!//
SIUL2_0_PORT187_LPUART11_LPUART11_TX_IN;21:@412^3~65535*65535#[!//
SIUL2_0_PORT187_LPUART11_LPUART11_TX_INOUT;34:@412^3~65535*65535#[!//
SIUL2_0_PORT187_EMIOS_1_EMIOS_1_CH_11_H_INOUT;36:@91^3~65535*65535#[!//
SIUL2_0_PORT187_LPSPI4_LPSPI4_PCS2_INOUT;39:@257^3~65535*65535#[!//
SIUL2_0_PORT188_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT188_EMIOS_1_EMIOS_1_CH_12_H_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT188_FXIO_FXIO_D7_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT188_LPSPI0_LPSPI0_PCS0_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT188_LPSPI4_LPSPI4_PCS3_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT188_TRACE_TRACE_ETM_D5;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT188_EMIOS_1_EMIOS_1_CH_12_H_IN;19:@92^4~65535*65535#[!//
SIUL2_0_PORT188_FXIO_FXIO_D7_IN;20:@159^8~65535*65535#[!//
SIUL2_0_PORT188_LPUART11_LPUART11_RX;21:@198^3~65535*65535#[!//
SIUL2_0_PORT188_LPSPI0_LPSPI0_PCS0_IN;22:@221^4~65535*65535#[!//
SIUL2_0_PORT188_LPSPI4_LPSPI4_PCS3_IN;23:@258^2~65535*65535#[!//
SIUL2_0_PORT188_EMIOS_1_EMIOS_1_CH_12_H_INOUT;36:@92^4~65535*65535#[!//
SIUL2_0_PORT188_FXIO_FXIO_D7_INOUT;37:@159^8~65535*65535#[!//
SIUL2_0_PORT188_LPSPI0_LPSPI0_PCS0_INOUT;38:@221^4~65535*65535#[!//
SIUL2_0_PORT188_LPSPI4_LPSPI4_PCS3_INOUT;39:@258^2~65535*65535#[!//
SIUL2_0_PORT189_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT189_CAN3_CAN3_TX;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT189_EMIOS_1_EMIOS_1_CH_13_H_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT189_ADC1_ADC1_MA_0;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT189_LPSPI3_LPSPI3_PCS1_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT189_FXIO_FXIO_D8_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT189_EMIOS_1_EMIOS_1_CH_13_H_IN;19:@93^3~65535*65535#[!//
SIUL2_0_PORT189_FXIO_FXIO_D8_IN;20:@160^6~65535*65535#[!//
SIUL2_0_PORT189_LPSPI3_LPSPI3_PCS1_IN;21:@249^3~65535*65535#[!//
SIUL2_0_PORT189_EMIOS_1_EMIOS_1_CH_13_H_INOUT;36:@93^3~65535*65535#[!//
SIUL2_0_PORT189_LPSPI3_LPSPI3_PCS1_INOUT;38:@249^3~65535*65535#[!//
SIUL2_0_PORT189_FXIO_FXIO_D8_INOUT;40:@160^6~65535*65535#[!//
SIUL2_0_PORT190_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT190_EMIOS_1_EMIOS_1_CH_14_H_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT190_ADC1_ADC1_MA_1;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT190_CAN3_CAN3_RX;19:@3^5~65535*65535#[!//
SIUL2_0_PORT190_EMIOS_1_EMIOS_1_CH_14_H_IN;20:@94^3~65535*65535#[!//
SIUL2_0_PORT190_EMIOS_1_EMIOS_1_CH_14_H_INOUT;36:@94^3~65535*65535#[!//
SIUL2_0_PORT191_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT191_ADC1_ADC1_MA_2;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT191_EMIOS_1_EMIOS_1_CH_15_H_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT191_FXIO_FXIO_D9_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT191_TRACE_TRACE_ETM_D3;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT191_EMIOS_1_EMIOS_1_CH_15_H_IN;19:@95^4~65535*65535#[!//
SIUL2_0_PORT191_FXIO_FXIO_D9_IN;20:@161^5~65535*65535#[!//
SIUL2_0_PORT191_EMIOS_1_EMIOS_1_CH_15_H_INOUT;36:@95^4~65535*65535#[!//
SIUL2_0_PORT191_FXIO_FXIO_D9_INOUT;39:@161^5~65535*65535#[!//
SIUL2_0_PORT192_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT192_LPUART13_LPUART13_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT192_EMIOS_1_EMIOS_1_CH_16_X_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT192_SIUL_EIRQ_8;19:@24^5~65535*65535#[!//
SIUL2_0_PORT192_EMIOS_1_EMIOS_1_CH_16_X_IN;20:@96^4~65535*65535#[!//
SIUL2_0_PORT192_LPUART13_LPUART13_TX_IN;21:@414^3~65535*65535#[!//
SIUL2_0_PORT192_LPUART13_LPUART13_TX_INOUT;34:@414^3~65535*65535#[!//
SIUL2_0_PORT192_EMIOS_1_EMIOS_1_CH_16_X_INOUT;36:@96^4~65535*65535#[!//
SIUL2_0_PORT193_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT193_EMIOS_1_EMIOS_1_CH_17_Y_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT193_SIUL_EIRQ_9;19:@25^5~65535*65535#[!//
SIUL2_0_PORT193_EMIOS_1_EMIOS_1_CH_17_Y_IN;20:@97^3~65535*65535#[!//
SIUL2_0_PORT193_LPUART13_LPUART13_RX;21:@200^3~65535*65535#[!//
SIUL2_0_PORT193_EMIOS_1_EMIOS_1_CH_17_Y_INOUT;36:@97^3~65535*65535#[!//
SIUL2_0_PORT194_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT194_LPUART14_LPUART14_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT194_EMIOS_1_EMIOS_1_CH_18_Y_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT194_SIUL_EIRQ_10;19:@26^5~65535*65535#[!//
SIUL2_0_PORT194_EMIOS_1_EMIOS_1_CH_18_Y_IN;20:@98^3~65535*65535#[!//
SIUL2_0_PORT194_LPUART14_LPUART14_TX_IN;21:@415^3~65535*65535#[!//
SIUL2_0_PORT194_LPUART14_LPUART14_TX_INOUT;34:@415^3~65535*65535#[!//
SIUL2_0_PORT194_EMIOS_1_EMIOS_1_CH_18_Y_INOUT;36:@98^3~65535*65535#[!//
SIUL2_0_PORT195_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT195_EMIOS_1_EMIOS_1_CH_19_Y_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT195_SIUL_EIRQ_11;19:@27^5~65535*65535#[!//
SIUL2_0_PORT195_EMIOS_1_EMIOS_1_CH_19_Y_IN;20:@99^3~65535*65535#[!//
SIUL2_0_PORT195_LPUART14_LPUART14_RX;21:@201^3~65535*65535#[!//
SIUL2_0_PORT195_EMIOS_1_EMIOS_1_CH_19_Y_INOUT;36:@99^3~65535*65535#[!//
SIUL2_0_PORT196_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT196_LPUART15_LPUART15_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT196_EMIOS_1_EMIOS_1_CH_20_Y_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT196_CMP2_CMP2_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT196_SIUL_EIRQ_12;19:@28^5~65535*65535#[!//
SIUL2_0_PORT196_EMIOS_1_EMIOS_1_CH_20_Y_IN;20:@100^3~65535*65535#[!//
SIUL2_0_PORT196_LPUART15_LPUART15_TX_IN;21:@416^3~65535*65535#[!//
SIUL2_0_PORT196_LPUART15_LPUART15_TX_INOUT;34:@416^3~65535*65535#[!//
SIUL2_0_PORT196_EMIOS_1_EMIOS_1_CH_20_Y_INOUT;36:@100^3~65535*65535#[!//
SIUL2_0_PORT197_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT197_EMIOS_1_EMIOS_1_CH_21_Y_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT197_CMP2_CMP2_RRT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT197_SIUL_EIRQ_13;19:@29^5~65535*65535#[!//
SIUL2_0_PORT197_EMIOS_1_EMIOS_1_CH_21_Y_IN;20:@101^3~65535*65535#[!//
SIUL2_0_PORT197_LPUART15_LPUART15_RX;21:@202^3~65535*65535#[!//
SIUL2_0_PORT197_EMIOS_1_EMIOS_1_CH_21_Y_INOUT;36:@101^3~65535*65535#[!//
SIUL2_0_PORT198_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT198_FXIO_FXIO_D10_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT198_EMIOS_1_EMIOS_1_CH_22_X_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT198_TRACE_TRACE_ETM_CLKOUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT198_SIUL_EIRQ_14;19:@30^5~65535*65535#[!//
SIUL2_0_PORT198_EMIOS_1_EMIOS_1_CH_22_X_IN;20:@102^3~65535*65535#[!//
SIUL2_0_PORT198_FXIO_FXIO_D10_IN;21:@162^5~65535*65535#[!//
SIUL2_0_PORT198_FXIO_FXIO_D10_INOUT;35:@162^5~65535*65535#[!//
SIUL2_0_PORT198_EMIOS_1_EMIOS_1_CH_22_X_INOUT;36:@102^3~65535*65535#[!//
SIUL2_0_PORT199_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT199_FXIO_FXIO_D11_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT199_EMIOS_1_EMIOS_1_CH_23_X_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT199_TRACE_TRACE_ETM_D0;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT199_SIUL_EIRQ_15;19:@31^5~65535*65535#[!//
SIUL2_0_PORT199_EMIOS_1_EMIOS_1_CH_23_X_IN;20:@103^3~65535*65535#[!//
SIUL2_0_PORT199_FXIO_FXIO_D11_IN;21:@163^7~65535*65535#[!//
SIUL2_0_PORT199_FXIO_FXIO_D11_INOUT;35:@163^7~65535*65535#[!//
SIUL2_0_PORT199_EMIOS_1_EMIOS_1_CH_23_X_INOUT;36:@103^3~65535*65535#[!//
SIUL2_0_PORT200_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT200_CAN4_CAN4_TX;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT200_FXIO_FXIO_D12_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT200_LPSPI5_LPSPI5_PCS3_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT200_EMIOS_0_EMIOS_0_CH_13_H_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT200_SIUL_EIRQ_24;19:@40^4~65535*65535#[!//
SIUL2_0_PORT200_EMIOS_0_EMIOS_0_CH_13_H_IN;20:@61^4~65535*65535#[!//
SIUL2_0_PORT200_FXIO_FXIO_D12_IN;21:@164^5~65535*65535#[!//
SIUL2_0_PORT200_LPSPI5_LPSPI5_PCS3_IN;22:@265^2~65535*65535#[!//
SIUL2_0_PORT200_FXIO_FXIO_D12_INOUT;35:@164^5~65535*65535#[!//
SIUL2_0_PORT200_LPSPI5_LPSPI5_PCS3_INOUT;36:@265^2~65535*65535#[!//
SIUL2_0_PORT200_EMIOS_0_EMIOS_0_CH_13_H_INOUT;41:@61^4~65535*65535#[!//
SIUL2_0_PORT201_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT201_EMIOS_1_EMIOS_1_CH_5_H_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT201_FXIO_FXIO_D5_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT201_LPUART2_LPUART2_TX_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT201_CAN4_CAN4_RX;19:@4^5~65535*65535#[!//
SIUL2_0_PORT201_SIUL_EIRQ_25;20:@41^4~65535*65535#[!//
SIUL2_0_PORT201_EMIOS_1_EMIOS_1_CH_5_H_IN;21:@85^8~65535*65535#[!//
SIUL2_0_PORT201_FXIO_FXIO_D5_IN;22:@157^12~65535*65535#[!//
SIUL2_0_PORT201_LPUART2_LPUART2_TX_IN;23:@365^6~65535*65535#[!//
SIUL2_0_PORT201_EMIOS_1_EMIOS_1_CH_5_H_INOUT;35:@85^8~65535*65535#[!//
SIUL2_0_PORT201_FXIO_FXIO_D5_INOUT;36:@157^12~65535*65535#[!//
SIUL2_0_PORT201_LPUART2_LPUART2_TX_INOUT;37:@365^6~65535*65535#[!//
SIUL2_0_PORT202_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT202_FXIO_FXIO_D2_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT202_EMIOS_0_EMIOS_0_CH_14_H_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT202_SIUL_EIRQ_26;19:@42^4~65535*65535#[!//
SIUL2_0_PORT202_EMIOS_0_EMIOS_0_CH_14_H_IN;20:@62^4~65535*65535#[!//
SIUL2_0_PORT202_FXIO_FXIO_D2_IN;21:@154^11~65535*65535#[!//
SIUL2_0_PORT202_FXIO_FXIO_D2_INOUT;34:@154^11~65535*65535#[!//
SIUL2_0_PORT202_EMIOS_0_EMIOS_0_CH_14_H_INOUT;41:@62^4~65535*65535#[!//
SIUL2_0_PORT203_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT203_FXIO_FXIO_D3_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT203_EMIOS_0_EMIOS_0_CH_15_H_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT203_SIUL_EIRQ_27;19:@43^4~65535*65535#[!//
SIUL2_0_PORT203_EMIOS_0_EMIOS_0_CH_15_H_IN;20:@63^4~65535*65535#[!//
SIUL2_0_PORT203_FXIO_FXIO_D3_IN;21:@155^10~65535*65535#[!//
SIUL2_0_PORT203_FXIO_FXIO_D3_INOUT;34:@155^10~65535*65535#[!//
SIUL2_0_PORT203_EMIOS_0_EMIOS_0_CH_15_H_INOUT;41:@63^4~65535*65535#[!//
SIUL2_0_PORT204_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT204_LPSPI4_LPSPI4_PCS3_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT204_EMIOS_0_EMIOS_0_CH_16_X_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT204_SIUL_EIRQ_28;19:@44^4~65535*65535#[!//
SIUL2_0_PORT204_EMIOS_0_EMIOS_0_CH_16_X_IN;20:@64^4~65535*65535#[!//
SIUL2_0_PORT204_LPSPI4_LPSPI4_PCS3_IN;21:@258^3~65535*65535#[!//
SIUL2_0_PORT204_LPSPI4_LPSPI4_PCS3_INOUT;39:@258^3~65535*65535#[!//
SIUL2_0_PORT204_EMIOS_0_EMIOS_0_CH_16_X_INOUT;41:@64^4~65535*65535#[!//
SIUL2_0_PORT205_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT205_CAN5_CAN5_TX;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT205_FXIO_FXIO_D13_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT205_LPSPI5_LPSPI5_PCS2_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT205_EMIOS_0_EMIOS_0_CH_17_Y_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT205_SIUL_EIRQ_29;19:@45^4~65535*65535#[!//
SIUL2_0_PORT205_EMIOS_0_EMIOS_0_CH_17_Y_IN;20:@65^4~65535*65535#[!//
SIUL2_0_PORT205_FXIO_FXIO_D13_IN;21:@165^5~65535*65535#[!//
SIUL2_0_PORT205_LPSPI5_LPSPI5_PCS2_IN;22:@264^2~65535*65535#[!//
SIUL2_0_PORT205_FXIO_FXIO_D13_INOUT;35:@165^5~65535*65535#[!//
SIUL2_0_PORT205_LPSPI5_LPSPI5_PCS2_INOUT;36:@264^2~65535*65535#[!//
SIUL2_0_PORT205_EMIOS_0_EMIOS_0_CH_17_Y_INOUT;41:@65^4~65535*65535#[!//
SIUL2_0_PORT206_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT206_LPSPI2_LPSPI2_PCS0_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT206_LPSPI2_LPSPI2_PCS2_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT206_EMIOS_0_EMIOS_0_CH_18_Y_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT206_CAN5_CAN5_RX;19:@5^4~65535*65535#[!//
SIUL2_0_PORT206_SIUL_EIRQ_30;20:@46^4~65535*65535#[!//
SIUL2_0_PORT206_EMIOS_0_EMIOS_0_CH_18_Y_IN;21:@66^4~65535*65535#[!//
SIUL2_0_PORT206_LPSPI2_LPSPI2_PCS0_IN;22:@241^7~65535*65535#[!//
SIUL2_0_PORT206_LPSPI2_LPSPI2_PCS2_IN;23:@243^4~65535*65535#[!//
SIUL2_0_PORT206_LPSPI2_LPSPI2_PCS0_INOUT;34:@241^7~65535*65535#[!//
SIUL2_0_PORT206_LPSPI2_LPSPI2_PCS2_INOUT;35:@243^4~65535*65535#[!//
SIUL2_0_PORT206_EMIOS_0_EMIOS_0_CH_18_Y_INOUT;41:@66^4~65535*65535#[!//
SIUL2_0_PORT207_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT207_FXIO_FXIO_D14_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT207_EMIOS_2_EMIOS_2_CH_15_H_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT207_TRACE_TRACE_ETM_D1;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT207_SIUL_EIRQ_31;19:@47^4~65535*65535#[!//
SIUL2_0_PORT207_EMIOS_2_EMIOS_2_CH_15_H_IN;20:@127^4~65535*65535#[!//
SIUL2_0_PORT207_FXIO_FXIO_D14_IN;21:@166^5~65535*65535#[!//
SIUL2_0_PORT207_FXIO_FXIO_D14_INOUT;35:@166^5~65535*65535#[!//
SIUL2_0_PORT207_EMIOS_2_EMIOS_2_CH_15_H_INOUT;38:@127^4~65535*65535#[!//
SIUL2_0_PORT208_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT208_EMIOS_2_EMIOS_2_CH_16_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT208_FXIO_FXIO_D15_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT208_TRACE_TRACE_ETM_D2;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT208_EMIOS_2_EMIOS_2_CH_16_X_IN;19:@128^1~65535*65535#[!//
SIUL2_0_PORT208_FXIO_FXIO_D15_IN;20:@167^6~65535*65535#[!//
SIUL2_0_PORT208_EMIOS_2_EMIOS_2_CH_16_X_INOUT;35:@128^1~65535*65535#[!//
SIUL2_0_PORT208_FXIO_FXIO_D15_INOUT;36:@167^6~65535*65535#[!//
SIUL2_0_PORT209_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT209_EMIOS_2_EMIOS_2_CH_17_Y_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT209_FXIO_FXIO_D16_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT209_TRACE_TRACE_ETM_D4;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT209_EMIOS_2_EMIOS_2_CH_17_Y_IN;19:@129^1~65535*65535#[!//
SIUL2_0_PORT209_FXIO_FXIO_D16_IN;20:@168^4~65535*65535#[!//
SIUL2_0_PORT209_EMIOS_2_EMIOS_2_CH_17_Y_INOUT;35:@129^1~65535*65535#[!//
SIUL2_0_PORT209_FXIO_FXIO_D16_INOUT;36:@168^4~65535*65535#[!//
SIUL2_0_PORT210_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT210_EMIOS_2_EMIOS_2_CH_18_Y_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT210_FXIO_FXIO_D17_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT210_TRACE_TRACE_ETM_D6;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT210_EMIOS_2_EMIOS_2_CH_18_Y_IN;19:@130^1~65535*65535#[!//
SIUL2_0_PORT210_FXIO_FXIO_D17_IN;20:@169^3~65535*65535#[!//
SIUL2_0_PORT210_EMIOS_2_EMIOS_2_CH_18_Y_INOUT;35:@130^1~65535*65535#[!//
SIUL2_0_PORT210_FXIO_FXIO_D17_INOUT;36:@169^3~65535*65535#[!//
SIUL2_0_PORT211_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT211_EMIOS_2_EMIOS_2_CH_19_Y_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT211_FXIO_FXIO_D18_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT211_TRACE_TRACE_ETM_D7;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT211_EMIOS_2_EMIOS_2_CH_19_Y_IN;19:@131^1~65535*65535#[!//
SIUL2_0_PORT211_FXIO_FXIO_D18_IN;20:@170^3~65535*65535#[!//
SIUL2_0_PORT211_EMIOS_2_EMIOS_2_CH_19_Y_INOUT;35:@131^1~65535*65535#[!//
SIUL2_0_PORT211_FXIO_FXIO_D18_INOUT;36:@170^3~65535*65535#[!//
SIUL2_0_PORT212_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT212_EMIOS_2_EMIOS_2_CH_20_Y_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT212_FXIO_FXIO_D19_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT212_CAN6_CAN6_TX;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT212_TRACE_TRACE_ETM_D8;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT212_EMIOS_2_EMIOS_2_CH_20_Y_IN;19:@132^1~65535*65535#[!//
SIUL2_0_PORT212_FXIO_FXIO_D19_IN;20:@171^6~65535*65535#[!//
SIUL2_0_PORT212_EMIOS_2_EMIOS_2_CH_20_Y_INOUT;35:@132^1~65535*65535#[!//
SIUL2_0_PORT212_FXIO_FXIO_D19_INOUT;36:@171^6~65535*65535#[!//
SIUL2_0_PORT213_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT213_EMIOS_2_EMIOS_2_CH_21_Y_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT213_FXIO_FXIO_D20_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT213_TRACE_TRACE_ETM_D9;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT213_EMIOS_2_EMIOS_2_CH_21_Y_IN;19:@133^1~65535*65535#[!//
SIUL2_0_PORT213_FXIO_FXIO_D20_IN;20:@172^3~65535*65535#[!//
SIUL2_0_PORT213_CAN6_CAN6_RX;21:@417^3~65535*65535#[!//
SIUL2_0_PORT213_EMIOS_2_EMIOS_2_CH_21_Y_INOUT;35:@133^1~65535*65535#[!//
SIUL2_0_PORT213_FXIO_FXIO_D20_INOUT;36:@172^3~65535*65535#[!//
SIUL2_0_PORT214_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT214_EMIOS_2_EMIOS_2_CH_22_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT214_FXIO_FXIO_D21_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT214_TRACE_TRACE_ETM_D10;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT214_EMIOS_2_EMIOS_2_CH_22_X_IN;19:@134^1~65535*65535#[!//
SIUL2_0_PORT214_FXIO_FXIO_D21_IN;20:@173^3~65535*65535#[!//
SIUL2_0_PORT214_EMIOS_2_EMIOS_2_CH_22_X_INOUT;35:@134^1~65535*65535#[!//
SIUL2_0_PORT214_FXIO_FXIO_D21_INOUT;36:@173^3~65535*65535#[!//
SIUL2_0_PORT215_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT215_EMIOS_2_EMIOS_2_CH_23_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT215_FXIO_FXIO_D22_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT215_EMIOS_0_EMIOS_0_CH_0_X_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT215_TRACE_TRACE_ETM_D11;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT215_LPSPI5_LPSPI5_PCS0_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT215_EMIOS_0_EMIOS_0_CH_0_X_IN;19:@48^4~65535*65535#[!//
SIUL2_0_PORT215_EMIOS_2_EMIOS_2_CH_23_X_IN;20:@135^1~65535*65535#[!//
SIUL2_0_PORT215_FXIO_FXIO_D22_IN;21:@174^3~65535*65535#[!//
SIUL2_0_PORT215_LPSPI5_LPSPI5_PCS0_IN;22:@262^5~65535*65535#[!//
SIUL2_0_PORT215_EMIOS_2_EMIOS_2_CH_23_X_INOUT;35:@135^1~65535*65535#[!//
SIUL2_0_PORT215_FXIO_FXIO_D22_INOUT;36:@174^3~65535*65535#[!//
SIUL2_0_PORT215_EMIOS_0_EMIOS_0_CH_0_X_INOUT;37:@48^4~65535*65535#[!//
SIUL2_0_PORT215_LPSPI5_LPSPI5_PCS0_INOUT;41:@262^5~65535*65535#[!//
SIUL2_0_PORT216_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT216_LPUART12_LPUART12_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT216_LPSPI5_LPSPI5_PCS2_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT216_FXIO_FXIO_D23_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT216_EMIOS_0_EMIOS_0_CH_1_G_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT216_TRACE_TRACE_ETM_D12;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT216_EMIOS_0_EMIOS_0_CH_1_G_IN;19:@49^6~65535*65535#[!//
SIUL2_0_PORT216_FXIO_FXIO_D23_IN;20:@175^3~65535*65535#[!//
SIUL2_0_PORT216_LPSPI5_LPSPI5_PCS2_IN;21:@264^3~65535*65535#[!//
SIUL2_0_PORT216_LPUART12_LPUART12_TX_IN;22:@413^4~65535*65535#[!//
SIUL2_0_PORT216_LPUART12_LPUART12_TX_INOUT;34:@413^4~65535*65535#[!//
SIUL2_0_PORT216_LPSPI5_LPSPI5_PCS2_INOUT;35:@264^3~65535*65535#[!//
SIUL2_0_PORT216_FXIO_FXIO_D23_INOUT;36:@175^3~65535*65535#[!//
SIUL2_0_PORT216_EMIOS_0_EMIOS_0_CH_1_G_INOUT;37:@49^6~65535*65535#[!//
SIUL2_0_PORT217_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT217_LPSPI5_LPSPI5_SOUT_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT217_FXIO_FXIO_D24_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT217_EMIOS_0_EMIOS_0_CH_2_G_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT217_TRACE_TRACE_ETM_D13;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT217_WKPU_WKPU_45;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT217_EMIOS_0_EMIOS_0_CH_2_G_IN;19:@50^6~65535*65535#[!//
SIUL2_0_PORT217_FXIO_FXIO_D24_IN;20:@176^3~65535*65535#[!//
SIUL2_0_PORT217_LPUART12_LPUART12_RX;21:@199^4~65535*65535#[!//
SIUL2_0_PORT217_LPSPI5_LPSPI5_SOUT_IN;22:@268^5~65535*65535#[!//
SIUL2_0_PORT217_LPSPI5_LPSPI5_SOUT_INOUT;35:@268^5~65535*65535#[!//
SIUL2_0_PORT217_FXIO_FXIO_D24_INOUT;36:@176^3~65535*65535#[!//
SIUL2_0_PORT217_EMIOS_0_EMIOS_0_CH_2_G_INOUT;37:@50^6~65535*65535#[!//
SIUL2_0_PORT218_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT218_FXIO_FXIO_D25_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT218_EMIOS_0_EMIOS_0_CH_3_G_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT218_CAN7_CAN7_TX;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT218_TRACE_TRACE_ETM_D14;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT218_EMIOS_0_EMIOS_0_CH_3_G_IN;19:@51^7~65535*65535#[!//
SIUL2_0_PORT218_FXIO_FXIO_D25_IN;20:@177^3~65535*65535#[!//
SIUL2_0_PORT218_FXIO_FXIO_D25_INOUT;36:@177^3~65535*65535#[!//
SIUL2_0_PORT218_EMIOS_0_EMIOS_0_CH_3_G_INOUT;37:@51^7~65535*65535#[!//
SIUL2_0_PORT219_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT219_FXIO_FXIO_D26_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT219_EMIOS_0_EMIOS_0_CH_4_G_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT219_TRACE_TRACE_ETM_D15;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT219_EMIOS_0_EMIOS_0_CH_4_G_IN;19:@52^4~65535*65535#[!//
SIUL2_0_PORT219_FXIO_FXIO_D26_IN;20:@178^3~65535*65535#[!//
SIUL2_0_PORT219_CAN7_CAN7_RX;21:@418^3~65535*65535#[!//
SIUL2_0_PORT219_FXIO_FXIO_D26_INOUT;36:@178^3~65535*65535#[!//
SIUL2_0_PORT219_EMIOS_0_EMIOS_0_CH_4_G_INOUT;37:@52^4~65535*65535#[!//
SIUL2_0_PORT220_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT220_LPSPI5_LPSPI5_PCS0_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT220_EMIOS_0_EMIOS_0_CH_5_G_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT220_TRACE_TRACE_ETM_D0;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT220_EMIOS_0_EMIOS_0_CH_5_G_IN;19:@53^4~65535*65535#[!//
SIUL2_0_PORT220_LPSPI5_LPSPI5_PCS0_IN;20:@262^4~65535*65535#[!//
SIUL2_0_PORT220_LPSPI5_LPSPI5_PCS0_INOUT;34:@262^4~65535*65535#[!//
SIUL2_0_PORT220_EMIOS_0_EMIOS_0_CH_5_G_INOUT;37:@53^4~65535*65535#[!//
SIUL2_0_PORT221_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT221_LPSPI5_LPSPI5_SIN_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT221_FXIO_FXIO_D29_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT221_EMIOS_0_EMIOS_0_CH_6_G_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT221_TRACE_TRACE_ETM_D1;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT221_SIUL_EIRQ_29;19:@45^5~65535*65535#[!//
SIUL2_0_PORT221_EMIOS_0_EMIOS_0_CH_6_G_IN;20:@54^5~65535*65535#[!//
SIUL2_0_PORT221_FXIO_FXIO_D29_IN;21:@181^3~65535*65535#[!//
SIUL2_0_PORT221_LPSPI5_LPSPI5_SIN_IN;22:@267^4~65535*65535#[!//
SIUL2_0_PORT221_LPSPI5_LPSPI5_SIN_INOUT;34:@267^4~65535*65535#[!//
SIUL2_0_PORT221_FXIO_FXIO_D29_INOUT;36:@181^3~65535*65535#[!//
SIUL2_0_PORT221_EMIOS_0_EMIOS_0_CH_6_G_INOUT;37:@54^5~65535*65535#[!//
SIUL2_0_PORT222_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT222_LPSPI5_LPSPI5_SOUT_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT222_FXIO_FXIO_D30_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT222_EMIOS_0_EMIOS_0_CH_7_G_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT222_TRACE_TRACE_ETM_D2;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT222_SIUL_EIRQ_30;19:@46^5~65535*65535#[!//
SIUL2_0_PORT222_EMIOS_0_EMIOS_0_CH_7_G_IN;20:@55^5~65535*65535#[!//
SIUL2_0_PORT222_FXIO_FXIO_D30_IN;21:@182^3~65535*65535#[!//
SIUL2_0_PORT222_LPSPI5_LPSPI5_SOUT_IN;22:@268^4~65535*65535#[!//
SIUL2_0_PORT222_LPSPI5_LPSPI5_SOUT_INOUT;34:@268^4~65535*65535#[!//
SIUL2_0_PORT222_FXIO_FXIO_D30_INOUT;36:@182^3~65535*65535#[!//
SIUL2_0_PORT222_EMIOS_0_EMIOS_0_CH_7_G_INOUT;37:@55^5~65535*65535#[!//
SIUL2_0_PORT223_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT223_LPSPI5_LPSPI5_SCK_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT223_FXIO_FXIO_D31_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT223_EMIOS_0_EMIOS_0_CH_8_X_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT223_TRACE_TRACE_ETM_D3;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT223_SIUL_EIRQ_31;19:@47^5~65535*65535#[!//
SIUL2_0_PORT223_EMIOS_0_EMIOS_0_CH_8_X_IN;20:@56^4~65535*65535#[!//
SIUL2_0_PORT223_FXIO_FXIO_D31_IN;21:@183^3~65535*65535#[!//
SIUL2_0_PORT223_LPSPI5_LPSPI5_SCK_IN;22:@266^4~65535*65535#[!//
SIUL2_0_PORT223_LPSPI5_LPSPI5_SCK_INOUT;34:@266^4~65535*65535#[!//
SIUL2_0_PORT223_FXIO_FXIO_D31_INOUT;36:@183^3~65535*65535#[!//
SIUL2_0_PORT223_EMIOS_0_EMIOS_0_CH_8_X_INOUT;37:@56^4~65535*65535#[!//
SIUL2_0_PORT224_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT224_CAN6_CAN6_TX;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT224_LPUART0_LPUART0_TX_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT224_FXIO_FXIO_D16_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT224_EMIOS_0_EMIOS_0_CH_9_H_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT224_LPSPI2_LPSPI2_PCS2_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT224_TRACE_TRACE_ETM_D4;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT224_SIUL_EIRQ_16;19:@32^5~65535*65535#[!//
SIUL2_0_PORT224_EMIOS_0_EMIOS_0_CH_9_H_IN;20:@57^4~65535*65535#[!//
SIUL2_0_PORT224_FXIO_FXIO_D16_IN;21:@168^5~65535*65535#[!//
SIUL2_0_PORT224_LPSPI2_LPSPI2_PCS2_IN;22:@243^5~65535*65535#[!//
SIUL2_0_PORT224_LPUART0_LPUART0_TX_IN;23:@363^5~65535*65535#[!//
SIUL2_0_PORT224_LPUART0_LPUART0_TX_INOUT;35:@363^5~65535*65535#[!//
SIUL2_0_PORT224_FXIO_FXIO_D16_INOUT;36:@168^5~65535*65535#[!//
SIUL2_0_PORT224_EMIOS_0_EMIOS_0_CH_9_H_INOUT;37:@57^4~65535*65535#[!//
SIUL2_0_PORT224_LPSPI2_LPSPI2_PCS2_INOUT;38:@243^5~65535*65535#[!//
SIUL2_0_PORT225_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT225_FXIO_FXIO_D17_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT225_EMIOS_0_EMIOS_0_CH_10_H_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT225_LPSPI2_LPSPI2_PCS3_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT225_TRACE_TRACE_ETM_D5;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT225_WKPU_WKPU_0;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT225_SIUL_EIRQ_17;19:@33^5~65535*65535#[!//
SIUL2_0_PORT225_EMIOS_0_EMIOS_0_CH_10_H_IN;20:@58^5~65535*65535#[!//
SIUL2_0_PORT225_FXIO_FXIO_D17_IN;21:@169^4~65535*65535#[!//
SIUL2_0_PORT225_LPUART0_LPUART0_RX;22:@187^5~65535*65535#[!//
SIUL2_0_PORT225_LPSPI2_LPSPI2_PCS3_IN;23:@244^3~65535*65535#[!//
SIUL2_0_PORT225_CAN6_CAN6_RX;24:@417^4~65535*65535#[!//
SIUL2_0_PORT225_FXIO_FXIO_D17_INOUT;36:@169^4~65535*65535#[!//
SIUL2_0_PORT225_EMIOS_0_EMIOS_0_CH_10_H_INOUT;37:@58^5~65535*65535#[!//
SIUL2_0_PORT225_LPSPI2_LPSPI2_PCS3_INOUT;38:@244^3~65535*65535#[!//
SIUL2_0_PORT226_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT226_CAN7_CAN7_TX;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT226_LPUART3_LPUART3_TX_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT226_FXIO_FXIO_D18_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT226_EMIOS_0_EMIOS_0_CH_11_H_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT226_TRACE_TRACE_ETM_D6;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT226_SIUL_EIRQ_18;19:@34^5~65535*65535#[!//
SIUL2_0_PORT226_EMIOS_0_EMIOS_0_CH_11_H_IN;20:@59^5~65535*65535#[!//
SIUL2_0_PORT226_FXIO_FXIO_D18_IN;21:@170^4~65535*65535#[!//
SIUL2_0_PORT226_LPUART3_LPUART3_TX_IN;22:@366^4~65535*65535#[!//
SIUL2_0_PORT226_LPUART3_LPUART3_TX_INOUT;35:@366^4~65535*65535#[!//
SIUL2_0_PORT226_FXIO_FXIO_D18_INOUT;36:@170^4~65535*65535#[!//
SIUL2_0_PORT226_EMIOS_0_EMIOS_0_CH_11_H_INOUT;37:@59^5~65535*65535#[!//
SIUL2_0_PORT227_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT227_FXIO_FXIO_D19_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT227_EMIOS_0_EMIOS_0_CH_12_H_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT227_TRACE_TRACE_ETM_D7;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT227_WKPU_WKPU_15;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT227_SIUL_EIRQ_19;19:@35^5~65535*65535#[!//
SIUL2_0_PORT227_EMIOS_0_EMIOS_0_CH_12_H_IN;20:@60^5~65535*65535#[!//
SIUL2_0_PORT227_FXIO_FXIO_D19_IN;21:@171^7~65535*65535#[!//
SIUL2_0_PORT227_LPUART3_LPUART3_RX;22:@190^4~65535*65535#[!//
SIUL2_0_PORT227_CAN7_CAN7_RX;23:@418^4~65535*65535#[!//
SIUL2_0_PORT227_FXIO_FXIO_D19_INOUT;36:@171^7~65535*65535#[!//
SIUL2_0_PORT227_EMIOS_0_EMIOS_0_CH_12_H_INOUT;37:@60^5~65535*65535#[!//
SIUL2_0_PORT228_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT228_LPUART4_LPUART4_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT228_FXIO_FXIO_D20_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT228_EMIOS_0_EMIOS_0_CH_13_H_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT228_TRACE_TRACE_ETM_CLKOUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT228_SIUL_EIRQ_20;19:@36^5~65535*65535#[!//
SIUL2_0_PORT228_EMIOS_0_EMIOS_0_CH_13_H_IN;20:@61^5~65535*65535#[!//
SIUL2_0_PORT228_FXIO_FXIO_D20_IN;21:@172^4~65535*65535#[!//
SIUL2_0_PORT228_LPUART4_LPUART4_TX_IN;22:@367^4~65535*65535#[!//
SIUL2_0_PORT228_LPUART4_LPUART4_TX_INOUT;34:@367^4~65535*65535#[!//
SIUL2_0_PORT228_FXIO_FXIO_D20_INOUT;36:@172^4~65535*65535#[!//
SIUL2_0_PORT228_EMIOS_0_EMIOS_0_CH_13_H_INOUT;37:@61^5~65535*65535#[!//
SIUL2_0_PORT229_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT229_FXIO_FXIO_D21_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT229_EMIOS_0_EMIOS_0_CH_14_H_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT229_TRACE_TRACE_ETM_D8;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT229_WKPU_WKPU_14;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT229_SIUL_EIRQ_21;19:@37^5~65535*65535#[!//
SIUL2_0_PORT229_EMIOS_0_EMIOS_0_CH_14_H_IN;20:@62^5~65535*65535#[!//
SIUL2_0_PORT229_FXIO_FXIO_D21_IN;21:@173^4~65535*65535#[!//
SIUL2_0_PORT229_LPUART4_LPUART4_RX;22:@191^5~65535*65535#[!//
SIUL2_0_PORT229_FXIO_FXIO_D21_INOUT;36:@173^4~65535*65535#[!//
SIUL2_0_PORT229_EMIOS_0_EMIOS_0_CH_14_H_INOUT;37:@62^5~65535*65535#[!//
SIUL2_0_PORT230_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT230_LPUART8_LPUART8_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT230_FXIO_FXIO_D22_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT230_EMIOS_0_EMIOS_0_CH_15_H_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT230_TRACE_TRACE_ETM_D9;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT230_SIUL_EIRQ_22;19:@38^5~65535*65535#[!//
SIUL2_0_PORT230_EMIOS_0_EMIOS_0_CH_15_H_IN;20:@63^5~65535*65535#[!//
SIUL2_0_PORT230_FXIO_FXIO_D22_IN;21:@174^4~65535*65535#[!//
SIUL2_0_PORT230_LPUART8_LPUART8_TX_IN;22:@409^4~65535*65535#[!//
SIUL2_0_PORT230_LPUART8_LPUART8_TX_INOUT;34:@409^4~65535*65535#[!//
SIUL2_0_PORT230_FXIO_FXIO_D22_INOUT;36:@174^4~65535*65535#[!//
SIUL2_0_PORT230_EMIOS_0_EMIOS_0_CH_15_H_INOUT;37:@63^5~65535*65535#[!//
SIUL2_0_PORT231_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT231_FXIO_FXIO_D23_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT231_EMIOS_0_EMIOS_0_CH_16_X_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT231_TRACE_TRACE_ETM_D10;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT231_WKPU_WKPU_8;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT231_SIUL_EIRQ_23;19:@39^5~65535*65535#[!//
SIUL2_0_PORT231_EMIOS_0_EMIOS_0_CH_16_X_IN;20:@64^5~65535*65535#[!//
SIUL2_0_PORT231_FXIO_FXIO_D23_IN;21:@175^4~65535*65535#[!//
SIUL2_0_PORT231_LPUART2_LPUART2_RX;22:@189^7~65535*65535#[!//
SIUL2_0_PORT231_LPUART8_LPUART8_RX;23:@195^4~65535*65535#[!//
SIUL2_0_PORT231_FXIO_FXIO_D23_INOUT;36:@175^4~65535*65535#[!//
SIUL2_0_PORT231_EMIOS_0_EMIOS_0_CH_16_X_INOUT;37:@64^5~65535*65535#[!//
SIUL2_0_PORT232_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT232_LPUART10_LPUART10_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT232_LPUART2_LPUART2_TX_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT232_FXIO_FXIO_D24_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT232_TRACE_TRACE_ETM_D11;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT232_SIUL_EIRQ_24;19:@40^5~65535*65535#[!//
SIUL2_0_PORT232_FXIO_FXIO_D24_IN;20:@176^4~65535*65535#[!//
SIUL2_0_PORT232_LPUART2_LPUART2_TX_IN;21:@365^7~65535*65535#[!//
SIUL2_0_PORT232_LPUART10_LPUART10_TX_IN;22:@411^4~65535*65535#[!//
SIUL2_0_PORT232_LPUART10_LPUART10_TX_INOUT;34:@411^4~65535*65535#[!//
SIUL2_0_PORT232_LPUART2_LPUART2_TX_INOUT;35:@365^7~65535*65535#[!//
SIUL2_0_PORT232_FXIO_FXIO_D24_INOUT;36:@176^4~65535*65535#[!//
SIUL2_0_PORT233_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT233_FXIO_FXIO_D25_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT233_TRACE_TRACE_ETM_D12;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT233_WKPU_WKPU_27;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT233_SIUL_EIRQ_25;19:@41^5~65535*65535#[!//
SIUL2_0_PORT233_FXIO_FXIO_D25_IN;20:@177^4~65535*65535#[!//
SIUL2_0_PORT233_LPUART10_LPUART10_RX;21:@197^4~65535*65535#[!//
SIUL2_0_PORT233_FXIO_FXIO_D25_INOUT;36:@177^4~65535*65535#[!//
SIUL2_0_PORT234_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT234_LPUART11_LPUART11_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT234_FXIO_FXIO_D26_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT234_TRACE_TRACE_ETM_D13;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT234_SIUL_EIRQ_26;19:@42^5~65535*65535#[!//
SIUL2_0_PORT234_FXIO_FXIO_D26_IN;20:@178^4~65535*65535#[!//
SIUL2_0_PORT234_LPUART11_LPUART11_TX_IN;21:@412^4~65535*65535#[!//
SIUL2_0_PORT234_LPUART11_LPUART11_TX_INOUT;34:@412^4~65535*65535#[!//
SIUL2_0_PORT234_FXIO_FXIO_D26_INOUT;36:@178^4~65535*65535#[!//
SIUL2_0_PORT235_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT235_FXIO_FXIO_D27_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT235_TRACE_TRACE_ETM_D14;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT235_WKPU_WKPU_18;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT235_SIUL_EIRQ_27;19:@43^5~65535*65535#[!//
SIUL2_0_PORT235_FXIO_FXIO_D27_IN;20:@179^3~65535*65535#[!//
SIUL2_0_PORT235_LPUART11_LPUART11_RX;21:@198^4~65535*65535#[!//
SIUL2_0_PORT235_FXIO_FXIO_D27_INOUT;36:@179^3~65535*65535#[!//
SIUL2_0_PORT236_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT236_FXIO_FXIO_D28_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT236_TRACE_TRACE_ETM_D15;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT236_SIUL_EIRQ_28;19:@44^5~65535*65535#[!//
SIUL2_0_PORT236_FXIO_FXIO_D28_IN;20:@180^3~65535*65535#[!//
SIUL2_0_PORT236_FXIO_FXIO_D28_INOUT;36:@180^3~65535*65535#[!//
[!ENDVAR!]

[!VAR "PinAbstractionModes_5"!][!//
#define SIUL2_0_PORT0_GPIO                                        (PORT_GPIO_MODE)
#define SIUL2_0_PORT0_LPSPI4_LPSPI4_PCS2_OUT                      (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT0_EMIOS_0_EMIOS_0_CH_17_Y_OUT                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT0_LCU0_LCU0_OUT4                              (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT0_FXIO_FXIO_D2_OUT                            (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT0_EMIOS_1_EMIOS_1_CH_0_X_OUT                  (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT0_LPSPI0_LPSPI0_PCS7_OUT                      (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT0_TRGMUX_TRGMUX_OUT3                          (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT0_ADC0_ADC0_S8                                (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT0_CMP1_CMP1_IN0                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT0_SIUL_EIRQ_0                                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT0_EMIOS_0_EMIOS_0_CH_17_Y_IN                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT0_EMIOS_1_EMIOS_1_CH_0_X_IN                   (PORT_INPUT3_MODE)
#define SIUL2_0_PORT0_FXIO_FXIO_D2_IN                             (PORT_INPUT4_MODE)
#define SIUL2_0_PORT0_LPSPI0_LPSPI0_PCS7_IN                       (PORT_INPUT5_MODE)
#define SIUL2_0_PORT0_LPSPI4_LPSPI4_PCS2_IN                       (PORT_INPUT6_MODE)
#define SIUL2_0_PORT0_LPUART0_LPUART0_CTS                         (PORT_INPUT7_MODE)
#define SIUL2_0_PORT0_LPSPI4_LPSPI4_PCS2_INOUT                    (PORT_INOUT1_MODE)
#define SIUL2_0_PORT0_EMIOS_0_EMIOS_0_CH_17_Y_INOUT               (PORT_INOUT2_MODE)
#define SIUL2_0_PORT0_FXIO_FXIO_D2_INOUT                          (PORT_INOUT4_MODE)
#define SIUL2_0_PORT0_EMIOS_1_EMIOS_1_CH_0_X_INOUT                (PORT_INOUT5_MODE)
#define SIUL2_0_PORT0_LPSPI0_LPSPI0_PCS7_INOUT                    (PORT_INOUT6_MODE)
#define SIUL2_0_PORT1_GPIO                                        (PORT_GPIO_MODE)
#define SIUL2_0_PORT1_LPSPI4_LPSPI4_PCS1_OUT                      (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT1_EMIOS_0_EMIOS_0_CH_9_H_OUT                  (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT1_LPUART0_LPUART0_RTS                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT1_FXIO_FXIO_D3_OUT                            (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT1_LCU0_LCU0_OUT5                              (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT1_LPSPI0_LPSPI0_PCS6_OUT                      (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT1_TRGMUX_TRGMUX_OUT0                          (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT1_ADC0_ADC0_S9                                (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT1_CMP1_CMP1_IN1                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT1_WKPU_WKPU_5                                 (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT1_SIUL_EIRQ_1                                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT1_EMIOS_0_EMIOS_0_CH_9_H_IN                   (PORT_INPUT2_MODE)
#define SIUL2_0_PORT1_FXIO_FXIO_D3_IN                             (PORT_INPUT3_MODE)
#define SIUL2_0_PORT1_LPSPI0_LPSPI0_PCS6_IN                       (PORT_INPUT4_MODE)
#define SIUL2_0_PORT1_LPSPI4_LPSPI4_PCS1_IN                       (PORT_INPUT5_MODE)
#define SIUL2_0_PORT1_LPSPI4_LPSPI4_PCS1_INOUT                    (PORT_INOUT1_MODE)
#define SIUL2_0_PORT1_EMIOS_0_EMIOS_0_CH_9_H_INOUT                (PORT_INOUT2_MODE)
#define SIUL2_0_PORT1_FXIO_FXIO_D3_INOUT                          (PORT_INOUT4_MODE)
#define SIUL2_0_PORT1_LPSPI0_LPSPI0_PCS6_INOUT                    (PORT_INOUT6_MODE)
#define SIUL2_0_PORT2_GPIO                                        (PORT_GPIO_MODE)
#define SIUL2_0_PORT2_FCCU_FCCU_ERR0                              (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT2_EMIOS_1_EMIOS_1_CH_19_Y_OUT                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT2_FXIO_FXIO_D4_OUT                            (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT2_LCU0_LCU0_OUT3                              (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT2_LPSPI5_LPSPI5_SIN_OUT                       (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT2_ADC1_ADC1_X_0                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT2_WKPU_WKPU_0                                 (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT2_CMP1_CMP1_IN2                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT2_SIUL_EIRQ_2                                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT2_EMIOS_1_EMIOS_1_CH_19_Y_IN                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT2_FCCU_FCCU_ERR_IN0                           (PORT_INPUT3_MODE)
#define SIUL2_0_PORT2_FXIO_FXIO_D4_IN                             (PORT_INPUT4_MODE)
#define SIUL2_0_PORT2_LPUART0_LPUART0_RX                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT2_LPSPI1_LPSPI1_SIN                           (PORT_INPUT6_MODE)
#define SIUL2_0_PORT2_LPSPI5_LPSPI5_SIN_IN                        (PORT_INPUT7_MODE)
#define SIUL2_0_PORT2_EMIOS_1_EMIOS_1_CH_19_Y_INOUT               (PORT_INOUT2_MODE)
#define SIUL2_0_PORT2_FXIO_FXIO_D4_INOUT                          (PORT_INOUT5_MODE)
#define SIUL2_0_PORT2_LPSPI5_LPSPI5_SIN_INOUT                     (PORT_INOUT7_MODE)
#define SIUL2_0_PORT3_GPIO                                        (PORT_GPIO_MODE)
#define SIUL2_0_PORT3_FCCU_FCCU_ERR1                              (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT3_EMIOS_1_EMIOS_1_CH_20_Y_OUT                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT3_LPSPI1_LPSPI1_SCK_OUT                       (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT3_LCU0_LCU0_OUT2                              (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT3_FXIO_FXIO_D5_OUT                            (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT3_LPUART0_LPUART0_TX_OUT                      (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT3_LPSPI5_LPSPI5_SCK_OUT                       (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT3_ADC1_ADC1_S17                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT3_SIUL_EIRQ_3                                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT3_EMIOS_1_EMIOS_1_CH_20_Y_IN                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT3_FCCU_FCCU_ERR_IN1                           (PORT_INPUT3_MODE)
#define SIUL2_0_PORT3_FXIO_FXIO_D5_IN                             (PORT_INPUT4_MODE)
#define SIUL2_0_PORT3_LPSPI1_LPSPI1_SCK_IN                        (PORT_INPUT5_MODE)
#define SIUL2_0_PORT3_LPSPI5_LPSPI5_SCK_IN                        (PORT_INPUT6_MODE)
#define SIUL2_0_PORT3_LPUART0_LPUART0_TX_IN                       (PORT_INPUT7_MODE)
#define SIUL2_0_PORT3_EMIOS_1_EMIOS_1_CH_20_Y_INOUT               (PORT_INOUT2_MODE)
#define SIUL2_0_PORT3_LPSPI1_LPSPI1_SCK_INOUT                     (PORT_INOUT3_MODE)
#define SIUL2_0_PORT3_FXIO_FXIO_D5_INOUT                          (PORT_INOUT5_MODE)
#define SIUL2_0_PORT3_LPUART0_LPUART0_TX_INOUT                    (PORT_INOUT6_MODE)
#define SIUL2_0_PORT3_LPSPI5_LPSPI5_SCK_INOUT                     (PORT_INOUT7_MODE)
#define SIUL2_0_PORT4_GPIO                                        (PORT_GPIO_MODE)
#define SIUL2_0_PORT4_FXIO_FXIO_D6_OUT                            (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT4_CMP0_CMP0_OUT                               (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT4_JTAG_JTAG_TMS_SWD_DIO_OUT                   (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT4_ADC1_ADC1_S15                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT4_SIUL_EIRQ_4                                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT4_FXIO_FXIO_D6_IN                             (PORT_INPUT2_MODE)
#define SIUL2_0_PORT4_JTAG_JTAG_TMS_SWD_DIO_IN                    (PORT_INPUT3_MODE)
#define SIUL2_0_PORT4_FXIO_FXIO_D6_INOUT                          (PORT_INOUT3_MODE)
#define SIUL2_0_PORT4_JTAG_JTAG_TMS_SWD_DIO_INOUT                 (PORT_INOUT7_MODE)
#define SIUL2_0_PORT5_GPIO                                        (PORT_GPIO_MODE)
#define SIUL2_0_PORT5_SYSTEM_RESET_B_IN                           (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT5_SYSTEM_RESET_B_OUT                          (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT5_SIUL_EIRQ_5                                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT5_SYSTEM_RESET_B_INOUT                        (PORT_INOUT7_MODE)
#define SIUL2_0_PORT6_GPIO                                        (PORT_GPIO_MODE)
#define SIUL2_0_PORT6_LPSPI1_LPSPI1_PCS1_OUT                      (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT6_EMIOS_1_EMIOS_1_CH_13_H_OUT                 (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT6_FXIO_FXIO_D19_OUT                           (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT6_LPSPI3_LPSPI3_PCS1_OUT                      (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT6_WKPU_WKPU_15                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT6_ADC0_ADC0_S18                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT6_CAN0_CAN0_RX                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT6_SIUL_EIRQ_6                                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT6_EMIOS_1_EMIOS_1_CH_13_H_IN                  (PORT_INPUT3_MODE)
#define SIUL2_0_PORT6_FXIO_FXIO_D19_IN                            (PORT_INPUT4_MODE)
#define SIUL2_0_PORT6_LPUART3_LPUART3_RX                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT6_LPSPI1_LPSPI1_PCS1_IN                       (PORT_INPUT6_MODE)
#define SIUL2_0_PORT6_LPSPI3_LPSPI3_PCS1_IN                       (PORT_INPUT7_MODE)
#define SIUL2_0_PORT6_LPUART1_LPUART1_CTS                         (PORT_INPUT8_MODE)
#define SIUL2_0_PORT6_LPUART0_LPUART0_RIN_B                       (PORT_INPUT9_MODE)
#define SIUL2_0_PORT6_LPSPI1_LPSPI1_PCS1_INOUT                    (PORT_INOUT3_MODE)
#define SIUL2_0_PORT6_EMIOS_1_EMIOS_1_CH_13_H_INOUT               (PORT_INOUT4_MODE)
#define SIUL2_0_PORT6_FXIO_FXIO_D19_INOUT                         (PORT_INOUT5_MODE)
#define SIUL2_0_PORT6_LPSPI3_LPSPI3_PCS1_INOUT                    (PORT_INOUT6_MODE)
#define SIUL2_0_PORT7_GPIO                                        (PORT_GPIO_MODE)
#define SIUL2_0_PORT7_LPUART3_LPUART3_TX_OUT                      (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT7_LPSPI0_LPSPI0_PCS1_OUT                      (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT7_EMIOS_1_EMIOS_1_CH_11_H_OUT                 (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT7_CAN0_CAN0_TX                                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT7_LPUART1_LPUART1_RTS                         (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT7_FXIO_FXIO_D9_OUT                            (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT7_ADC0_ADC0_S11                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT7_SIUL_EIRQ_7                                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT7_EMIOS_1_EMIOS_1_CH_11_H_IN                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT7_FXIO_FXIO_D9_IN                             (PORT_INPUT3_MODE)
#define SIUL2_0_PORT7_LPSPI0_LPSPI0_PCS1_IN                       (PORT_INPUT4_MODE)
#define SIUL2_0_PORT7_LPUART3_LPUART3_TX_IN                       (PORT_INPUT5_MODE)
#define SIUL2_0_PORT7_LPUART0_LPUART0_DCD_B                       (PORT_INPUT6_MODE)
#define SIUL2_0_PORT7_LPUART3_LPUART3_TX_INOUT                    (PORT_INOUT1_MODE)
#define SIUL2_0_PORT7_LPSPI0_LPSPI0_PCS1_INOUT                    (PORT_INOUT2_MODE)
#define SIUL2_0_PORT7_EMIOS_1_EMIOS_1_CH_11_H_INOUT               (PORT_INOUT3_MODE)
#define SIUL2_0_PORT7_FXIO_FXIO_D9_INOUT                          (PORT_INOUT6_MODE)
#define SIUL2_0_PORT8_GPIO                                        (PORT_GPIO_MODE)
#define SIUL2_0_PORT8_EMIOS_1_EMIOS_1_CH_12_H_OUT                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT8_LPSPI2_LPSPI2_SOUT_OUT                      (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT8_FXIO_FXIO_D6_OUT                            (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT8_EMIOS_2_EMIOS_2_CH_7_H_OUT                  (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT8_PGO_EXTWAKE                                 (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT8_WKPU_WKPU_23                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT8_ADC0_ADC0_P2                                (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT8_SIUL_EIRQ_16                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT8_EMIOS_1_EMIOS_1_CH_12_H_IN                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT8_EMIOS_2_EMIOS_2_CH_7_H_IN                   (PORT_INPUT3_MODE)
#define SIUL2_0_PORT8_FXIO_FXIO_D6_IN                             (PORT_INPUT4_MODE)
#define SIUL2_0_PORT8_LPUART2_LPUART2_RX                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT8_LPSPI2_LPSPI2_SOUT_IN                       (PORT_INPUT6_MODE)
#define SIUL2_0_PORT8_EMIOS_1_EMIOS_1_CH_12_H_INOUT               (PORT_INOUT2_MODE)
#define SIUL2_0_PORT8_LPSPI2_LPSPI2_SOUT_INOUT                    (PORT_INOUT3_MODE)
#define SIUL2_0_PORT8_FXIO_FXIO_D6_INOUT                          (PORT_INOUT4_MODE)
#define SIUL2_0_PORT8_EMIOS_2_EMIOS_2_CH_7_H_INOUT                (PORT_INOUT6_MODE)
#define SIUL2_0_PORT9_GPIO                                        (PORT_GPIO_MODE)
#define SIUL2_0_PORT9_LPUART2_LPUART2_TX_OUT                      (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT9_LPSPI2_LPSPI2_PCS0_OUT                      (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT9_FXIO_FXIO_D7_OUT                            (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT9_LPSPI3_LPSPI3_PCS0_OUT                      (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT9_CMP2_CMP2_OUT                               (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT9_WKPU_WKPU_21                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT9_ADC0_ADC0_P7                                (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT9_SIUL_EIRQ_17                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT9_FXIO_FXIO_D7_IN                             (PORT_INPUT2_MODE)
#define SIUL2_0_PORT9_LPSPI2_LPSPI2_PCS0_IN                       (PORT_INPUT3_MODE)
#define SIUL2_0_PORT9_LPSPI3_LPSPI3_PCS0_IN                       (PORT_INPUT4_MODE)
#define SIUL2_0_PORT9_LPUART2_LPUART2_TX_IN                       (PORT_INPUT5_MODE)
#define SIUL2_0_PORT9_PGI_PGOOD                                   (PORT_INPUT6_MODE)
#define SIUL2_0_PORT9_LPUART2_LPUART2_TX_INOUT                    (PORT_INOUT2_MODE)
#define SIUL2_0_PORT9_LPSPI2_LPSPI2_PCS0_INOUT                    (PORT_INOUT3_MODE)
#define SIUL2_0_PORT9_FXIO_FXIO_D7_INOUT                          (PORT_INOUT4_MODE)
#define SIUL2_0_PORT9_LPSPI3_LPSPI3_PCS0_INOUT                    (PORT_INOUT6_MODE)
#define SIUL2_0_PORT10_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT10_EMIOS_0_EMIOS_0_CH_12_H_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT10_FXIO_FXIO_D0_OUT                           (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT10_JTAG_TRACENOETM_JTAG_TDO_TRACENOETM_SWO    (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT10_SIUL_EIRQ_18                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT10_EMIOS_0_EMIOS_0_CH_12_H_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT10_FXIO_FXIO_D0_IN                            (PORT_INPUT3_MODE)
#define SIUL2_0_PORT10_EMIOS_0_EMIOS_0_CH_12_H_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT10_FXIO_FXIO_D0_INOUT                         (PORT_INOUT4_MODE)
#define SIUL2_0_PORT11_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT11_CAN1_CAN1_TX                               (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT11_EMIOS_0_EMIOS_0_CH_13_H_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT11_EMIOS_1_EMIOS_1_CH_1_H_OUT                 (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT11_FXIO_FXIO_D1_OUT                           (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT11_CMP0_CMP0_RRT                              (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT11_LPSPI1_LPSPI1_PCS0_OUT                     (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT11_LPSPI2_LPSPI2_SCK_OUT                      (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT11_ADC1_ADC1_S10                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT11_SIUL_EIRQ_19                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT11_EMIOS_0_EMIOS_0_CH_13_H_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT11_EMIOS_1_EMIOS_1_CH_1_H_IN                  (PORT_INPUT3_MODE)
#define SIUL2_0_PORT11_FXIO_FXIO_D1_IN                            (PORT_INPUT4_MODE)
#define SIUL2_0_PORT11_LPSPI1_LPSPI1_PCS0_IN                      (PORT_INPUT5_MODE)
#define SIUL2_0_PORT11_LPSPI2_LPSPI2_SCK_IN                       (PORT_INPUT6_MODE)
#define SIUL2_0_PORT11_EMIOS_0_EMIOS_0_CH_13_H_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT11_EMIOS_1_EMIOS_1_CH_1_H_INOUT               (PORT_INOUT3_MODE)
#define SIUL2_0_PORT11_FXIO_FXIO_D1_INOUT                         (PORT_INOUT4_MODE)
#define SIUL2_0_PORT11_LPSPI1_LPSPI1_PCS0_INOUT                   (PORT_INOUT6_MODE)
#define SIUL2_0_PORT11_LPSPI2_LPSPI2_SCK_INOUT                    (PORT_INOUT7_MODE)
#define SIUL2_0_PORT12_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT12_LPSPI1_LPSPI1_PCS5_OUT                     (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT12_EMIOS_0_EMIOS_0_CH_14_H_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT12_SYSTEM_CLKOUT_STANDBY                      (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT12_FXIO_FXIO_D9_OUT                           (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT12_EMIOS_1_EMIOS_1_CH_2_H_OUT                 (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT12_CMP1_CMP1_OUT                              (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT12_ADC1_ADC1_P0                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT12_CAN1_CAN1_RX                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT12_SIUL_EIRQ_20                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT12_EMIOS_0_EMIOS_0_CH_14_H_IN                 (PORT_INPUT3_MODE)
#define SIUL2_0_PORT12_EMIOS_1_EMIOS_1_CH_2_H_IN                  (PORT_INPUT4_MODE)
#define SIUL2_0_PORT12_FXIO_FXIO_D9_IN                            (PORT_INPUT5_MODE)
#define SIUL2_0_PORT12_LPUART11_LPUART11_RX                       (PORT_INPUT6_MODE)
#define SIUL2_0_PORT12_LPSPI1_LPSPI1_PCS5_IN                      (PORT_INPUT7_MODE)
#define SIUL2_0_PORT12_LPSPI1_LPSPI1_PCS5_INOUT                   (PORT_INOUT1_MODE)
#define SIUL2_0_PORT12_EMIOS_0_EMIOS_0_CH_14_H_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT12_FXIO_FXIO_D9_INOUT                         (PORT_INOUT5_MODE)
#define SIUL2_0_PORT12_EMIOS_1_EMIOS_1_CH_2_H_INOUT               (PORT_INOUT6_MODE)
#define SIUL2_0_PORT13_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT13_LPSPI1_LPSPI1_PCS4_OUT                     (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT13_EMIOS_0_EMIOS_0_CH_15_H_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT13_FXIO_FXIO_D8_OUT                           (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT13_EMIOS_1_EMIOS_1_CH_3_H_OUT                 (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT13_LPUART11_LPUART11_TX_OUT                   (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT13_WKPU_WKPU_4                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT13_ADC1_ADC1_P1                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT13_SIUL_EIRQ_21                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT13_EMIOS_0_EMIOS_0_CH_15_H_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT13_EMIOS_1_EMIOS_1_CH_3_H_IN                  (PORT_INPUT3_MODE)
#define SIUL2_0_PORT13_FXIO_FXIO_D8_IN                            (PORT_INPUT4_MODE)
#define SIUL2_0_PORT13_LPSPI1_LPSPI1_PCS4_IN                      (PORT_INPUT5_MODE)
#define SIUL2_0_PORT13_LPUART11_LPUART11_TX_IN                    (PORT_INPUT6_MODE)
#define SIUL2_0_PORT13_LPSPI1_LPSPI1_PCS4_INOUT                   (PORT_INOUT1_MODE)
#define SIUL2_0_PORT13_EMIOS_0_EMIOS_0_CH_15_H_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT13_FXIO_FXIO_D8_INOUT                         (PORT_INOUT5_MODE)
#define SIUL2_0_PORT13_EMIOS_1_EMIOS_1_CH_3_H_INOUT               (PORT_INOUT6_MODE)
#define SIUL2_0_PORT13_LPUART11_LPUART11_TX_INOUT                 (PORT_INOUT7_MODE)
#define SIUL2_0_PORT14_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT14_EMIOS_1_EMIOS_1_CH_4_H_OUT                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT14_LPSPI1_LPSPI1_PCS3_OUT                     (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT14_EMIOS_2_EMIOS_2_CH_18_Y_OUT                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT14_FXIO_FXIO_D14_OUT                          (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT14_LPSPI5_LPSPI5_PCS1_OUT                     (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT14_ADC1_ADC1_P4                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT14_SIUL_EIRQ_22                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT14_EMIOS_1_EMIOS_1_CH_4_H_IN                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT14_EMIOS_2_EMIOS_2_CH_18_Y_IN                 (PORT_INPUT3_MODE)
#define SIUL2_0_PORT14_FXIO_FXIO_D14_IN                           (PORT_INPUT4_MODE)
#define SIUL2_0_PORT14_LPSPI1_LPSPI1_PCS3_IN                      (PORT_INPUT5_MODE)
#define SIUL2_0_PORT14_LPSPI5_LPSPI5_PCS1_IN                      (PORT_INPUT6_MODE)
#define SIUL2_0_PORT14_EMIOS_1_EMIOS_1_CH_4_H_INOUT               (PORT_INOUT2_MODE)
#define SIUL2_0_PORT14_LPSPI1_LPSPI1_PCS3_INOUT                   (PORT_INOUT3_MODE)
#define SIUL2_0_PORT14_EMIOS_2_EMIOS_2_CH_18_Y_INOUT              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT14_FXIO_FXIO_D14_INOUT                        (PORT_INOUT6_MODE)
#define SIUL2_0_PORT14_LPSPI5_LPSPI5_PCS1_INOUT                   (PORT_INOUT7_MODE)
#define SIUL2_0_PORT15_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT15_EMIOS_0_EMIOS_0_CH_10_H_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT15_LPSPI0_LPSPI0_PCS3_OUT                     (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT15_LPSPI2_LPSPI2_PCS3_OUT                     (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT15_LPUART1_LPUART1_DTR_B                      (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT15_LPSPI5_LPSPI5_PCS0_OUT                     (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT15_FXIO_FXIO_D31_OUT                          (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT15_ADC1_ADC1_P7                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT15_WKPU_WKPU_20                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT15_SIUL_EIRQ_23                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT15_EMIOS_0_EMIOS_0_CH_10_H_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT15_FXIO_FXIO_D31_IN                           (PORT_INPUT3_MODE)
#define SIUL2_0_PORT15_LPUART6_LPUART6_RX                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT15_LPSPI0_LPSPI0_PCS3_IN                      (PORT_INPUT5_MODE)
#define SIUL2_0_PORT15_LPSPI2_LPSPI2_PCS3_IN                      (PORT_INPUT6_MODE)
#define SIUL2_0_PORT15_LPSPI5_LPSPI5_PCS0_IN                      (PORT_INPUT7_MODE)
#define SIUL2_0_PORT15_EMIOS_0_EMIOS_0_CH_10_H_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT15_LPSPI0_LPSPI0_PCS3_INOUT                   (PORT_INOUT3_MODE)
#define SIUL2_0_PORT15_LPSPI2_LPSPI2_PCS3_INOUT                   (PORT_INOUT4_MODE)
#define SIUL2_0_PORT15_LPSPI5_LPSPI5_PCS0_INOUT                   (PORT_INOUT6_MODE)
#define SIUL2_0_PORT15_FXIO_FXIO_D31_INOUT                        (PORT_INOUT7_MODE)
#define SIUL2_0_PORT16_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT16_LPSPI4_LPSPI4_PCS3_OUT                     (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT16_EMIOS_0_EMIOS_0_CH_11_H_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT16_LPSPI1_LPSPI1_PCS2_OUT                     (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT16_LPSPI0_LPSPI0_PCS4_OUT                     (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT16_LPUART6_LPUART6_TX_OUT                     (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT16_FXIO_FXIO_D30_OUT                          (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT16_ADC1_ADC1_S13                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT16_WKPU_WKPU_31                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT16_SIUL_EIRQ_4                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT16_EMIOS_0_EMIOS_0_CH_11_H_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT16_FXIO_FXIO_D30_IN                           (PORT_INPUT3_MODE)
#define SIUL2_0_PORT16_LPSPI0_LPSPI0_PCS4_IN                      (PORT_INPUT4_MODE)
#define SIUL2_0_PORT16_LPSPI1_LPSPI1_PCS2_IN                      (PORT_INPUT5_MODE)
#define SIUL2_0_PORT16_LPSPI4_LPSPI4_PCS3_IN                      (PORT_INPUT6_MODE)
#define SIUL2_0_PORT16_LPUART6_LPUART6_TX_IN                      (PORT_INPUT7_MODE)
#define SIUL2_0_PORT16_LPUART1_LPUART1_DSR_B                      (PORT_INPUT8_MODE)
#define SIUL2_0_PORT16_LPSPI4_LPSPI4_PCS3_INOUT                   (PORT_INOUT1_MODE)
#define SIUL2_0_PORT16_EMIOS_0_EMIOS_0_CH_11_H_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT16_LPSPI1_LPSPI1_PCS2_INOUT                   (PORT_INOUT3_MODE)
#define SIUL2_0_PORT16_LPSPI0_LPSPI0_PCS4_INOUT                   (PORT_INOUT4_MODE)
#define SIUL2_0_PORT16_LPUART6_LPUART6_TX_INOUT                   (PORT_INOUT5_MODE)
#define SIUL2_0_PORT16_FXIO_FXIO_D30_INOUT                        (PORT_INOUT7_MODE)
#define SIUL2_0_PORT17_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_6_G_OUT                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT17_LPUART4_LPUART4_TX_OUT                     (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT17_LPSPI3_LPSPI3_SOUT_OUT                     (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT17_FXIO_FXIO_D19_OUT                          (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT17_ADC2_ADC2_S19                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_6_G_IN                  (PORT_INPUT1_MODE)
#define SIUL2_0_PORT17_FXIO_FXIO_D19_IN                           (PORT_INPUT2_MODE)
#define SIUL2_0_PORT17_LPSPI3_LPSPI3_SOUT_IN                      (PORT_INPUT3_MODE)
#define SIUL2_0_PORT17_LPUART4_LPUART4_TX_IN                      (PORT_INPUT4_MODE)
#define SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_6_G_INOUT               (PORT_INOUT2_MODE)
#define SIUL2_0_PORT17_LPUART4_LPUART4_TX_INOUT                   (PORT_INOUT4_MODE)
#define SIUL2_0_PORT17_LPSPI3_LPSPI3_SOUT_INOUT                   (PORT_INOUT6_MODE)
#define SIUL2_0_PORT17_FXIO_FXIO_D19_INOUT                        (PORT_INOUT7_MODE)
#define SIUL2_0_PORT18_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT18_EMIOS_1_EMIOS_1_CH_0_X_OUT                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT18_LPUART1_LPUART1_TX_OUT                     (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT18_LPSPI1_LPSPI1_SOUT_OUT                     (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT18_EMIOS_1_EMIOS_1_CH_16_X_OUT                (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT18_EMIOS_2_EMIOS_2_CH_0_X_OUT                 (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT18_ADC2_ADC2_P0                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT18_SIUL_EIRQ_0                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT18_EMIOS_1_EMIOS_1_CH_0_X_IN                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT18_EMIOS_1_EMIOS_1_CH_16_X_IN                 (PORT_INPUT3_MODE)
#define SIUL2_0_PORT18_EMIOS_2_EMIOS_2_CH_0_X_IN                  (PORT_INPUT4_MODE)
#define SIUL2_0_PORT18_LPSPI1_LPSPI1_SOUT_IN                      (PORT_INPUT5_MODE)
#define SIUL2_0_PORT18_TRGMUX_TRGMUX_IN12                         (PORT_INPUT6_MODE)
#define SIUL2_0_PORT18_LPUART1_LPUART1_TX_IN                      (PORT_INPUT7_MODE)
#define SIUL2_0_PORT18_EMIOS_1_EMIOS_1_CH_0_X_INOUT               (PORT_INOUT2_MODE)
#define SIUL2_0_PORT18_LPUART1_LPUART1_TX_INOUT                   (PORT_INOUT3_MODE)
#define SIUL2_0_PORT18_LPSPI1_LPSPI1_SOUT_INOUT                   (PORT_INOUT4_MODE)
#define SIUL2_0_PORT18_EMIOS_1_EMIOS_1_CH_16_X_INOUT              (PORT_INOUT5_MODE)
#define SIUL2_0_PORT18_EMIOS_2_EMIOS_2_CH_0_X_INOUT               (PORT_INOUT6_MODE)
#define SIUL2_0_PORT19_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT19_EMIOS_1_EMIOS_1_CH_1_H_OUT                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT19_LPSPI1_LPSPI1_SCK_OUT                      (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT19_EMIOS_2_EMIOS_2_CH_1_H_OUT                 (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT19_ADC2_ADC2_P1                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT19_SIUL_EIRQ_1                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT19_EMIOS_1_EMIOS_1_CH_1_H_IN                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT19_EMIOS_2_EMIOS_2_CH_1_H_IN                  (PORT_INPUT3_MODE)
#define SIUL2_0_PORT19_LPUART1_LPUART1_RX                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT19_LPSPI1_LPSPI1_SCK_IN                       (PORT_INPUT5_MODE)
#define SIUL2_0_PORT19_TRGMUX_TRGMUX_IN13                         (PORT_INPUT6_MODE)
#define SIUL2_0_PORT19_EMIOS_1_EMIOS_1_CH_1_H_INOUT               (PORT_INOUT2_MODE)
#define SIUL2_0_PORT19_LPSPI1_LPSPI1_SCK_INOUT                    (PORT_INOUT4_MODE)
#define SIUL2_0_PORT19_EMIOS_2_EMIOS_2_CH_1_H_INOUT               (PORT_INOUT6_MODE)
#define SIUL2_0_PORT20_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT20_EMIOS_1_EMIOS_1_CH_2_H_OUT                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT20_LPSPI1_LPSPI1_SIN_OUT                      (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT20_EMIOS_2_EMIOS_2_CH_2_H_OUT                 (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT20_ADC2_ADC2_P2                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT20_WKPU_WKPU_59                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT20_SIUL_EIRQ_2                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT20_EMIOS_1_EMIOS_1_CH_2_H_IN                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT20_EMIOS_2_EMIOS_2_CH_2_H_IN                  (PORT_INPUT3_MODE)
#define SIUL2_0_PORT20_LPSPI1_LPSPI1_SIN_IN                       (PORT_INPUT4_MODE)
#define SIUL2_0_PORT20_TRGMUX_TRGMUX_IN14                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT20_EMIOS_1_EMIOS_1_CH_2_H_INOUT               (PORT_INOUT2_MODE)
#define SIUL2_0_PORT20_LPSPI1_LPSPI1_SIN_INOUT                    (PORT_INOUT4_MODE)
#define SIUL2_0_PORT20_EMIOS_2_EMIOS_2_CH_2_H_INOUT               (PORT_INOUT6_MODE)
#define SIUL2_0_PORT21_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT21_LPSPI2_LPSPI2_PCS2_OUT                     (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT21_EMIOS_1_EMIOS_1_CH_3_H_OUT                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT21_FXIO_FXIO_D0_OUT                           (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT21_LPSPI1_LPSPI1_PCS0_OUT                     (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT21_EMIOS_2_EMIOS_2_CH_3_H_OUT                 (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT21_ADC2_ADC2_S12                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT21_SIUL_EIRQ_3                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT21_EMIOS_1_EMIOS_1_CH_3_H_IN                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT21_EMIOS_2_EMIOS_2_CH_3_H_IN                  (PORT_INPUT3_MODE)
#define SIUL2_0_PORT21_FXIO_FXIO_D0_IN                            (PORT_INPUT4_MODE)
#define SIUL2_0_PORT21_LPSPI1_LPSPI1_PCS0_IN                      (PORT_INPUT5_MODE)
#define SIUL2_0_PORT21_LPSPI2_LPSPI2_PCS2_IN                      (PORT_INPUT6_MODE)
#define SIUL2_0_PORT21_TRGMUX_TRGMUX_IN15                         (PORT_INPUT7_MODE)
#define SIUL2_0_PORT21_LPSPI2_LPSPI2_PCS2_INOUT                   (PORT_INOUT1_MODE)
#define SIUL2_0_PORT21_EMIOS_1_EMIOS_1_CH_3_H_INOUT               (PORT_INOUT2_MODE)
#define SIUL2_0_PORT21_FXIO_FXIO_D0_INOUT                         (PORT_INOUT3_MODE)
#define SIUL2_0_PORT21_LPSPI1_LPSPI1_PCS0_INOUT                   (PORT_INOUT4_MODE)
#define SIUL2_0_PORT21_EMIOS_2_EMIOS_2_CH_3_H_INOUT               (PORT_INOUT6_MODE)
#define SIUL2_0_PORT22_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT22_EMIOS_1_EMIOS_1_CH_4_H_OUT                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT22_FXIO_FXIO_D1_OUT                           (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT22_LPSPI1_LPSPI1_PCS1_OUT                     (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT22_CAN1_CAN1_RX                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT22_EMIOS_1_EMIOS_1_CH_4_H_IN                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT22_FXIO_FXIO_D1_IN                            (PORT_INPUT3_MODE)
#define SIUL2_0_PORT22_LPSPI1_LPSPI1_PCS1_IN                      (PORT_INPUT4_MODE)
#define SIUL2_0_PORT22_EMIOS_1_EMIOS_1_CH_4_H_INOUT               (PORT_INOUT2_MODE)
#define SIUL2_0_PORT22_FXIO_FXIO_D1_INOUT                         (PORT_INOUT3_MODE)
#define SIUL2_0_PORT22_LPSPI1_LPSPI1_PCS1_INOUT                   (PORT_INOUT4_MODE)
#define SIUL2_0_PORT23_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT23_CAN1_CAN1_TX                               (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT23_EMIOS_1_EMIOS_1_CH_6_H_OUT                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT23_FXIO_FXIO_D2_OUT                           (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT23_ADC1_ADC1_S19                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT23_EMIOS_1_EMIOS_1_CH_6_H_IN                  (PORT_INPUT1_MODE)
#define SIUL2_0_PORT23_FXIO_FXIO_D2_IN                            (PORT_INPUT2_MODE)
#define SIUL2_0_PORT23_EMIOS_1_EMIOS_1_CH_6_H_INOUT               (PORT_INOUT2_MODE)
#define SIUL2_0_PORT23_FXIO_FXIO_D2_INOUT                         (PORT_INOUT3_MODE)
#define SIUL2_0_PORT24_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT24_OSC32K_OSC32K_XTAL                         (PORT_ONLY_OUTPUT_MODE)
#define SIUL2_0_PORT24_EMIOS_1_EMIOS_1_CH_7_H                     (PORT_INPUT1_MODE)
#define SIUL2_0_PORT24_FXIO_FXIO_D3                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT25_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT25_OSC32K_OSC32K_EXTAL                        (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT25_WKPU_WKPU_34                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT25_SIUL_EIRQ_5                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT25_EMIOS_1_EMIOS_1_CH_8_X                     (PORT_INPUT2_MODE)
#define SIUL2_0_PORT25_EMIOS_2_EMIOS_2_CH_8_X                     (PORT_INPUT3_MODE)
#define SIUL2_0_PORT25_FXIO_FXIO_D2                               (PORT_INPUT4_MODE)
#define SIUL2_0_PORT26_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT26_EMIOS_1_EMIOS_1_CH_9_H_OUT                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT26_LPSPI1_LPSPI1_PCS0_OUT                     (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT26_LPSPI0_LPSPI0_PCS0_OUT                     (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT26_FXIO_FXIO_D1_OUT                           (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT26_EMIOS_2_EMIOS_2_CH_9_H_OUT                 (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT26_GMAC0_GMAC0_PPS0_OUT                       (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT26_WKPU_WKPU_35                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT26_EMIOS_1_EMIOS_1_CH_9_H_IN                  (PORT_INPUT1_MODE)
#define SIUL2_0_PORT26_EMIOS_2_EMIOS_2_CH_9_H_IN                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT26_GMAC0_GMAC0_PPS0_IN                        (PORT_INPUT3_MODE)
#define SIUL2_0_PORT26_FXIO_FXIO_D1_IN                            (PORT_INPUT4_MODE)
#define SIUL2_0_PORT26_LPSPI0_LPSPI0_PCS0_IN                      (PORT_INPUT5_MODE)
#define SIUL2_0_PORT26_LPSPI1_LPSPI1_PCS0_IN                      (PORT_INPUT6_MODE)
#define SIUL2_0_PORT26_EMIOS_1_EMIOS_1_CH_9_H_INOUT               (PORT_INOUT2_MODE)
#define SIUL2_0_PORT26_LPSPI1_LPSPI1_PCS0_INOUT                   (PORT_INOUT3_MODE)
#define SIUL2_0_PORT26_LPSPI0_LPSPI0_PCS0_INOUT                   (PORT_INOUT4_MODE)
#define SIUL2_0_PORT26_FXIO_FXIO_D1_INOUT                         (PORT_INOUT5_MODE)
#define SIUL2_0_PORT26_EMIOS_2_EMIOS_2_CH_9_H_INOUT               (PORT_INOUT6_MODE)
#define SIUL2_0_PORT26_GMAC0_GMAC0_PPS0_INOUT                     (PORT_INOUT7_MODE)
#define SIUL2_0_PORT27_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT27_FXIO_FXIO_D5_OUT                           (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT27_EMIOS_1_EMIOS_1_CH_10_H_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT27_GMAC0_GMAC0_PPS1_OUT                       (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT27_LPUART0_LPUART0_TX_OUT                     (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT27_CAN0_CAN0_TX                               (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT27_EMIOS_2_EMIOS_2_CH_10_H_OUT                (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT27_EMIOS_1_EMIOS_1_CH_10_H_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT27_EMIOS_2_EMIOS_2_CH_10_H_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT27_GMAC0_GMAC0_PPS1_IN                        (PORT_INPUT3_MODE)
#define SIUL2_0_PORT27_FXIO_FXIO_D5_IN                            (PORT_INPUT4_MODE)
#define SIUL2_0_PORT27_LPUART0_LPUART0_TX_IN                      (PORT_INPUT5_MODE)
#define SIUL2_0_PORT27_FXIO_FXIO_D5_INOUT                         (PORT_INOUT1_MODE)
#define SIUL2_0_PORT27_EMIOS_1_EMIOS_1_CH_10_H_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT27_GMAC0_GMAC0_PPS1_INOUT                     (PORT_INOUT3_MODE)
#define SIUL2_0_PORT27_LPUART0_LPUART0_TX_INOUT                   (PORT_INOUT4_MODE)
#define SIUL2_0_PORT27_EMIOS_2_EMIOS_2_CH_10_H_INOUT              (PORT_INOUT6_MODE)
#define SIUL2_0_PORT28_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT28_EMIOS_1_EMIOS_1_CH_11_H_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT28_LPSPI1_LPSPI1_SCK_OUT                      (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT28_EMIOS_2_EMIOS_2_CH_11_H_OUT                (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT28_GMAC1_GMAC1_MII_RMII_RGMII_MDC             (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT28_CAN0_CAN0_RX                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT28_SIUL_EIRQ_6                                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT28_EMIOS_1_EMIOS_1_CH_11_H_IN                 (PORT_INPUT3_MODE)
#define SIUL2_0_PORT28_EMIOS_2_EMIOS_2_CH_11_H_IN                 (PORT_INPUT4_MODE)
#define SIUL2_0_PORT28_LPUART0_LPUART0_RX                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT28_LPSPI1_LPSPI1_SCK_IN                       (PORT_INPUT6_MODE)
#define SIUL2_0_PORT28_EMIOS_1_EMIOS_1_CH_11_H_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT28_LPSPI1_LPSPI1_SCK_INOUT                    (PORT_INOUT3_MODE)
#define SIUL2_0_PORT28_EMIOS_2_EMIOS_2_CH_11_H_INOUT              (PORT_INOUT6_MODE)
#define SIUL2_0_PORT29_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT29_EMIOS_1_EMIOS_1_CH_12_H_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT29_GMAC0_GMAC0_PPS2_OUT                       (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT29_LPUART2_LPUART2_TX_OUT                     (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT29_LPSPI1_LPSPI1_SIN_OUT                      (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT29_EMIOS_2_EMIOS_2_CH_12_H_OUT                (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT29_GMAC1_GMAC1_MII_RMII_RGMII_MDIO_OUT        (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT29_EMIOS_1_EMIOS_1_CH_12_H_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT29_EMIOS_2_EMIOS_2_CH_12_H_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT29_GMAC0_GMAC0_PPS2_IN                        (PORT_INPUT3_MODE)
#define SIUL2_0_PORT29_LPSPI1_LPSPI1_SIN_IN                       (PORT_INPUT4_MODE)
#define SIUL2_0_PORT29_LPUART2_LPUART2_TX_IN                      (PORT_INPUT5_MODE)
#define SIUL2_0_PORT29_GMAC1_GMAC1_MII_RMII_RGMII_MDIO_IN         (PORT_INPUT6_MODE)
#define SIUL2_0_PORT29_EMIOS_1_EMIOS_1_CH_12_H_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT29_GMAC0_GMAC0_PPS2_INOUT                     (PORT_INOUT3_MODE)
#define SIUL2_0_PORT29_LPUART2_LPUART2_TX_INOUT                   (PORT_INOUT4_MODE)
#define SIUL2_0_PORT29_LPSPI1_LPSPI1_SIN_INOUT                    (PORT_INOUT5_MODE)
#define SIUL2_0_PORT29_EMIOS_2_EMIOS_2_CH_12_H_INOUT              (PORT_INOUT6_MODE)
#define SIUL2_0_PORT29_GMAC1_GMAC1_MII_RMII_RGMII_MDIO_INOUT      (PORT_INOUT8_MODE)
#define SIUL2_0_PORT30_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT30_EMIOS_1_EMIOS_1_CH_13_H_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT30_LPSPI1_LPSPI1_SOUT_OUT                     (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT30_LPSPI0_LPSPI0_SOUT_OUT                     (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT30_EMIOS_2_EMIOS_2_CH_13_H_OUT                (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT30_GMAC1_GMAC1_MII_RMII_RGMII_MDC             (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT30_WKPU_WKPU_37                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT30_SIUL_EIRQ_7                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT30_EMIOS_1_EMIOS_1_CH_13_H_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT30_EMIOS_2_EMIOS_2_CH_13_H_IN                 (PORT_INPUT3_MODE)
#define SIUL2_0_PORT30_LPUART2_LPUART2_RX                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT30_LPSPI0_LPSPI0_SOUT_IN                      (PORT_INPUT5_MODE)
#define SIUL2_0_PORT30_LPSPI1_LPSPI1_SOUT_IN                      (PORT_INPUT6_MODE)
#define SIUL2_0_PORT30_EMIOS_1_EMIOS_1_CH_13_H_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT30_LPSPI1_LPSPI1_SOUT_INOUT                   (PORT_INOUT3_MODE)
#define SIUL2_0_PORT30_LPSPI0_LPSPI0_SOUT_INOUT                   (PORT_INOUT4_MODE)
#define SIUL2_0_PORT30_EMIOS_2_EMIOS_2_CH_13_H_INOUT              (PORT_INOUT6_MODE)
#define SIUL2_0_PORT31_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT31_GMAC0_GMAC0_PPS0_OUT                       (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT31_EMIOS_1_EMIOS_1_CH_14_H_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT31_FXIO_FXIO_D0_OUT                           (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT31_LPSPI0_LPSPI0_PCS1_OUT                     (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT31_TRGMUX_TRGMUX_OUT8                         (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT31_GMAC1_GMAC1_PPS0_OUT                       (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT31_EMIOS_1_EMIOS_1_CH_14_H_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT31_GMAC0_GMAC0_PPS0_IN                        (PORT_INPUT2_MODE)
#define SIUL2_0_PORT31_FXIO_FXIO_D0_IN                            (PORT_INPUT3_MODE)
#define SIUL2_0_PORT31_LPSPI0_LPSPI0_PCS1_IN                      (PORT_INPUT4_MODE)
#define SIUL2_0_PORT31_SAI0_SAI0_MCLK                             (PORT_INPUT5_MODE)
#define SIUL2_0_PORT31_GMAC1_GMAC1_PPS0_IN                        (PORT_INPUT6_MODE)
#define SIUL2_0_PORT31_GMAC1_GMAC1_MII_CRS                        (PORT_INPUT7_MODE)
#define SIUL2_0_PORT31_GMAC0_GMAC0_PPS0_INOUT                     (PORT_INOUT1_MODE)
#define SIUL2_0_PORT31_EMIOS_1_EMIOS_1_CH_14_H_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT31_FXIO_FXIO_D0_INOUT                         (PORT_INOUT3_MODE)
#define SIUL2_0_PORT31_LPSPI0_LPSPI0_PCS1_INOUT                   (PORT_INOUT4_MODE)
#define SIUL2_0_PORT31_GMAC1_GMAC1_PPS0_INOUT                     (PORT_INOUT8_MODE)
#define SIUL2_0_PORT32_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT32_LPI2C0_LPI2C0_SDAS_OUT                     (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT32_FXIO_FXIO_D14_OUT                          (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT32_LPSPI0_LPSPI0_PCS0_OUT                     (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT32_EMIOS_0_EMIOS_0_CH_3_G_OUT                 (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT32_LCU1_LCU1_OUT5                             (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT32_EMIOS_1_EMIOS_1_CH_6_H_OUT                 (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT32_HSE_HSE_TAMPER_LOOP_OUT0                   (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT32_ADC1_ADC1_S14                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT32_ADC0_ADC0_S14                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT32_WKPU_WKPU_7                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT32_CAN0_CAN0_RX                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT32_SIUL_EIRQ_8                                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT32_EMIOS_0_EMIOS_0_CH_3_G_IN                  (PORT_INPUT3_MODE)
#define SIUL2_0_PORT32_EMIOS_1_EMIOS_1_CH_6_H_IN                  (PORT_INPUT4_MODE)
#define SIUL2_0_PORT32_FXIO_FXIO_D14_IN                           (PORT_INPUT5_MODE)
#define SIUL2_0_PORT32_LPUART0_LPUART0_RX                         (PORT_INPUT6_MODE)
#define SIUL2_0_PORT32_LPI2C0_LPI2C0_SDAS_IN                      (PORT_INPUT7_MODE)
#define SIUL2_0_PORT32_LPSPI0_LPSPI0_PCS0_IN                      (PORT_INPUT8_MODE)
#define SIUL2_0_PORT32_LPI2C0_LPI2C0_SDAS_INOUT                   (PORT_INOUT1_MODE)
#define SIUL2_0_PORT32_FXIO_FXIO_D14_INOUT                        (PORT_INOUT2_MODE)
#define SIUL2_0_PORT32_LPSPI0_LPSPI0_PCS0_INOUT                   (PORT_INOUT3_MODE)
#define SIUL2_0_PORT32_EMIOS_0_EMIOS_0_CH_3_G_INOUT               (PORT_INOUT4_MODE)
#define SIUL2_0_PORT32_EMIOS_1_EMIOS_1_CH_6_H_INOUT               (PORT_INOUT6_MODE)
#define SIUL2_0_PORT33_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT33_LPI2C0_LPI2C0_SCLS_OUT                     (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT33_LPUART0_LPUART0_TX_OUT                     (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT33_LPSPI0_LPSPI0_SOUT_OUT                     (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT33_EMIOS_0_EMIOS_0_CH_7_G_OUT                 (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT33_CAN0_CAN0_TX                               (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT33_EMIOS_1_EMIOS_1_CH_5_H_OUT                 (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT33_LCU1_LCU1_OUT4                             (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT33_ADC1_ADC1_S15                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT33_ADC0_ADC0_S15                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT33_SIUL_EIRQ_9                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT33_EMIOS_0_EMIOS_0_CH_7_G_IN                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT33_EMIOS_1_EMIOS_1_CH_5_H_IN                  (PORT_INPUT3_MODE)
#define SIUL2_0_PORT33_LPI2C0_LPI2C0_SCLS_IN                      (PORT_INPUT4_MODE)
#define SIUL2_0_PORT33_LPSPI0_LPSPI0_SOUT_IN                      (PORT_INPUT5_MODE)
#define SIUL2_0_PORT33_HSE_HSE_TAMPER_EXTIN0                      (PORT_INPUT6_MODE)
#define SIUL2_0_PORT33_LPUART0_LPUART0_TX_IN                      (PORT_INPUT7_MODE)
#define SIUL2_0_PORT33_LPI2C0_LPI2C0_SCLS_INOUT                   (PORT_INOUT1_MODE)
#define SIUL2_0_PORT33_LPUART0_LPUART0_TX_INOUT                   (PORT_INOUT2_MODE)
#define SIUL2_0_PORT33_LPSPI0_LPSPI0_SOUT_INOUT                   (PORT_INOUT3_MODE)
#define SIUL2_0_PORT33_EMIOS_0_EMIOS_0_CH_7_G_INOUT               (PORT_INOUT4_MODE)
#define SIUL2_0_PORT33_EMIOS_1_EMIOS_1_CH_5_H_INOUT               (PORT_INOUT6_MODE)
#define SIUL2_0_PORT34_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT34_ADC1_ADC1_MA_0                             (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT34_EMIOS_0_EMIOS_0_CH_8_X_OUT                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT34_LPSPI2_LPSPI2_SIN_OUT                      (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT34_LCU1_LCU1_OUT3                             (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT34_SAI0_SAI0_D0_OUT                           (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT34_FXIO_FXIO_D18_OUT                          (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT34_WKPU_WKPU_8                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT34_CAN4_CAN4_RX                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT34_SIUL_EIRQ_10                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT34_EMIOS_0_EMIOS_0_CH_8_X_IN                  (PORT_INPUT3_MODE)
#define SIUL2_0_PORT34_FXIO_FXIO_D18_IN                           (PORT_INPUT4_MODE)
#define SIUL2_0_PORT34_LPUART9_LPUART9_RX                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT34_LPSPI2_LPSPI2_SIN_IN                       (PORT_INPUT6_MODE)
#define SIUL2_0_PORT34_SAI0_SAI0_D0_IN                            (PORT_INPUT7_MODE)
#define SIUL2_0_PORT34_TRGMUX_TRGMUX_IN3                          (PORT_INPUT8_MODE)
#define SIUL2_0_PORT34_EMIOS_0_EMIOS_0_CH_8_X_INOUT               (PORT_INOUT2_MODE)
#define SIUL2_0_PORT34_LPSPI2_LPSPI2_SIN_INOUT                    (PORT_INOUT3_MODE)
#define SIUL2_0_PORT34_SAI0_SAI0_D0_INOUT                         (PORT_INOUT6_MODE)
#define SIUL2_0_PORT34_FXIO_FXIO_D18_INOUT                        (PORT_INOUT7_MODE)
#define SIUL2_0_PORT35_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT35_LPUART9_LPUART9_TX_OUT                     (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT35_EMIOS_0_EMIOS_0_CH_9_H_OUT                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT35_LPSPI2_LPSPI2_SOUT_OUT                     (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT35_ADC0_ADC0_MA_0                             (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT35_CAN4_CAN4_TX                               (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT35_LCU1_LCU1_OUT2                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT35_FXIO_FXIO_D17_OUT                          (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT35_GMAC0_GMAC0_MII_RGMII_TXD3                 (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT35_GMAC0_GMAC0_MII_RMII_RGMII_TX_CLK_OUT      (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT35_SIUL_EIRQ_11                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT35_EMIOS_0_EMIOS_0_CH_9_H_IN                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT35_FXIO_FXIO_D17_IN                           (PORT_INPUT3_MODE)
#define SIUL2_0_PORT35_LPSPI2_LPSPI2_SOUT_IN                      (PORT_INPUT4_MODE)
#define SIUL2_0_PORT35_GMAC0_GMAC0_MII_RMII_RGMII_TX_CLK_IN       (PORT_INPUT5_MODE)
#define SIUL2_0_PORT35_SAI0_SAI0_MCLK                             (PORT_INPUT6_MODE)
#define SIUL2_0_PORT35_TRGMUX_TRGMUX_IN2                          (PORT_INPUT7_MODE)
#define SIUL2_0_PORT35_LPUART9_LPUART9_TX_IN                      (PORT_INPUT8_MODE)
#define SIUL2_0_PORT35_LPUART9_LPUART9_TX_INOUT                   (PORT_INOUT1_MODE)
#define SIUL2_0_PORT35_EMIOS_0_EMIOS_0_CH_9_H_INOUT               (PORT_INOUT2_MODE)
#define SIUL2_0_PORT35_LPSPI2_LPSPI2_SOUT_INOUT                   (PORT_INOUT3_MODE)
#define SIUL2_0_PORT35_FXIO_FXIO_D17_INOUT                        (PORT_INOUT7_MODE)
#define SIUL2_0_PORT35_GMAC0_GMAC0_MII_RMII_RGMII_TX_CLK_INOUT    (PORT_INOUT9_MODE)
#define SIUL2_0_PORT36_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT36_GMAC0_GMAC0_MII_RMII_TXD_1                 (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT36_EMIOS_0_EMIOS_0_CH_4_G_OUT                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT36_LPSPI0_LPSPI0_SOUT_OUT                     (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT36_GMAC0_GMAC0_MII_RMII_RGMII_MDIO_OUT        (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT36_EMIOS_1_EMIOS_1_CH_10_H_OUT                (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT36_SAI0_SAI0_D1_OUT                           (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT36_SIUL_EIRQ_12                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT36_EMIOS_0_EMIOS_0_CH_4_G_IN                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT36_EMIOS_1_EMIOS_1_CH_10_H_IN                 (PORT_INPUT3_MODE)
#define SIUL2_0_PORT36_LPSPI0_LPSPI0_SOUT_IN                      (PORT_INPUT4_MODE)
#define SIUL2_0_PORT36_GMAC0_GMAC0_MII_RMII_RGMII_MDIO_IN         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT36_SAI0_SAI0_D1_IN                            (PORT_INPUT6_MODE)
#define SIUL2_0_PORT36_TRGMUX_TRGMUX_IN1                          (PORT_INPUT7_MODE)
#define SIUL2_0_PORT36_EMIOS_0_EMIOS_0_CH_4_G_INOUT               (PORT_INOUT2_MODE)
#define SIUL2_0_PORT36_LPSPI0_LPSPI0_SOUT_INOUT                   (PORT_INOUT3_MODE)
#define SIUL2_0_PORT36_GMAC0_GMAC0_MII_RMII_RGMII_MDIO_INOUT      (PORT_INOUT5_MODE)
#define SIUL2_0_PORT36_EMIOS_1_EMIOS_1_CH_10_H_INOUT              (PORT_INOUT6_MODE)
#define SIUL2_0_PORT36_SAI0_SAI0_D1_INOUT                         (PORT_INOUT7_MODE)
#define SIUL2_0_PORT37_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT37_GMAC0_GMAC0_MII_RMII_TXD_0                 (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT37_EMIOS_0_EMIOS_0_CH_5_G_OUT                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS1_OUT                     (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS0_OUT                     (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT37_SYSTEM_CLKOUT_RUN                          (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT37_EMIOS_1_EMIOS_1_CH_11_H_OUT                (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT37_GMAC0_GMAC0_MII_RMII_RGMII_MDC             (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT37_SIUL_EIRQ_13                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT37_EMIOS_0_EMIOS_0_CH_5_G_IN                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT37_EMIOS_1_EMIOS_1_CH_11_H_IN                 (PORT_INPUT3_MODE)
#define SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS0_IN                      (PORT_INPUT4_MODE)
#define SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS1_IN                      (PORT_INPUT5_MODE)
#define SIUL2_0_PORT37_TRGMUX_TRGMUX_IN0                          (PORT_INPUT6_MODE)
#define SIUL2_0_PORT37_EMIOS_0_EMIOS_0_CH_5_G_INOUT               (PORT_INOUT2_MODE)
#define SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS1_INOUT                   (PORT_INOUT3_MODE)
#define SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS0_INOUT                   (PORT_INOUT4_MODE)
#define SIUL2_0_PORT37_EMIOS_1_EMIOS_1_CH_11_H_INOUT              (PORT_INOUT6_MODE)
#define SIUL2_0_PORT40_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT40_LPSPI4_LPSPI4_PCS0_OUT                     (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT40_EMIOS_1_EMIOS_1_CH_15_H_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT40_LCU0_LCU0_OUT11                            (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT40_LPSPI0_LPSPI0_PCS5_OUT                     (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT40_FXIO_FXIO_D29_OUT                          (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT40_CMP2_CMP2_IN3                              (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT40_ADC0_ADC0_X_0                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT40_WKPU_WKPU_25                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT40_SIUL_EIRQ_14                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT40_EMIOS_1_EMIOS_1_CH_15_H_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT40_FXIO_FXIO_D29_IN                           (PORT_INPUT3_MODE)
#define SIUL2_0_PORT40_LPSPI0_LPSPI0_PCS5_IN                      (PORT_INPUT4_MODE)
#define SIUL2_0_PORT40_LPSPI4_LPSPI4_PCS0_IN                      (PORT_INPUT5_MODE)
#define SIUL2_0_PORT40_LPUART1_LPUART1_DCD_B                      (PORT_INPUT6_MODE)
#define SIUL2_0_PORT40_LPSPI4_LPSPI4_PCS0_INOUT                   (PORT_INOUT1_MODE)
#define SIUL2_0_PORT40_EMIOS_1_EMIOS_1_CH_15_H_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT40_LPSPI0_LPSPI0_PCS5_INOUT                   (PORT_INOUT6_MODE)
#define SIUL2_0_PORT40_FXIO_FXIO_D29_INOUT                        (PORT_INOUT7_MODE)
#define SIUL2_0_PORT41_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT41_LPSPI4_LPSPI4_SOUT_OUT                     (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT41_EMIOS_1_EMIOS_1_CH_16_X_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT41_LCU0_LCU0_OUT10                            (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT41_FXIO_FXIO_D28_OUT                          (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT41_CMP2_CMP2_IN2                              (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT41_ADC0_ADC0_X_1                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT41_WKPU_WKPU_17                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT41_SIUL_EIRQ_15                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT41_EMIOS_1_EMIOS_1_CH_16_X_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT41_FXIO_FXIO_D28_IN                           (PORT_INPUT3_MODE)
#define SIUL2_0_PORT41_LPUART9_LPUART9_RX                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT41_LPSPI4_LPSPI4_SOUT_IN                      (PORT_INPUT5_MODE)
#define SIUL2_0_PORT41_LPUART1_LPUART1_RIN_B                      (PORT_INPUT6_MODE)
#define SIUL2_0_PORT41_LPSPI4_LPSPI4_SOUT_INOUT                   (PORT_INOUT1_MODE)
#define SIUL2_0_PORT41_EMIOS_1_EMIOS_1_CH_16_X_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT41_FXIO_FXIO_D28_INOUT                        (PORT_INOUT7_MODE)
#define SIUL2_0_PORT42_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT42_LPSPI4_LPSPI4_SCK_OUT                      (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT42_EMIOS_1_EMIOS_1_CH_17_Y_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT42_LPUART0_LPUART0_DTR_B                      (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT42_LPUART9_LPUART9_TX_OUT                     (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT42_LCU0_LCU0_OUT9                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT42_FXIO_FXIO_D27_OUT                          (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT42_CMP2_CMP2_IN1                              (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT42_ADC0_ADC0_X_2                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT42_SIUL_EIRQ_24                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT42_EMIOS_1_EMIOS_1_CH_17_Y_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT42_FXIO_FXIO_D27_IN                           (PORT_INPUT3_MODE)
#define SIUL2_0_PORT42_LPSPI4_LPSPI4_SCK_IN                       (PORT_INPUT4_MODE)
#define SIUL2_0_PORT42_LPUART9_LPUART9_TX_IN                      (PORT_INPUT5_MODE)
#define SIUL2_0_PORT42_LPSPI4_LPSPI4_SCK_INOUT                    (PORT_INOUT1_MODE)
#define SIUL2_0_PORT42_EMIOS_1_EMIOS_1_CH_17_Y_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT42_LPUART9_LPUART9_TX_INOUT                   (PORT_INOUT5_MODE)
#define SIUL2_0_PORT42_FXIO_FXIO_D27_INOUT                        (PORT_INOUT7_MODE)
#define SIUL2_0_PORT43_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT43_LPSPI4_LPSPI4_SIN_OUT                      (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT43_EMIOS_1_EMIOS_1_CH_18_Y_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT43_LCU0_LCU0_OUT8                             (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT43_FXIO_FXIO_D26_OUT                          (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT43_CMP2_CMP2_IN0                              (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT43_ADC0_ADC0_X_3                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT43_WKPU_WKPU_16                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT43_SIUL_EIRQ_25                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT43_EMIOS_1_EMIOS_1_CH_18_Y_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT43_FXIO_FXIO_D26_IN                           (PORT_INPUT3_MODE)
#define SIUL2_0_PORT43_LPI2C0_LPI2C0_HREQ                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT43_LPSPI4_LPSPI4_SIN_IN                       (PORT_INPUT5_MODE)
#define SIUL2_0_PORT43_LPUART0_LPUART0_DSR_B                      (PORT_INPUT6_MODE)
#define SIUL2_0_PORT43_LPSPI4_LPSPI4_SIN_INOUT                    (PORT_INOUT1_MODE)
#define SIUL2_0_PORT43_EMIOS_1_EMIOS_1_CH_18_Y_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT43_FXIO_FXIO_D26_INOUT                        (PORT_INOUT7_MODE)
#define SIUL2_0_PORT44_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT44_LPSPI3_LPSPI3_PCS3_OUT                     (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT44_EMIOS_0_EMIOS_0_CH_0_X_OUT                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT44_LCU0_LCU0_OUT2                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT44_FXIO_FXIO_D25_OUT                          (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT44_ADC1_ADC1_X_1                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT44_WKPU_WKPU_12                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT44_SIUL_EIRQ_26                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT44_EMIOS_0_EMIOS_0_CH_0_X_IN                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT44_FXIO_FXIO_D25_IN                           (PORT_INPUT3_MODE)
#define SIUL2_0_PORT44_LPUART8_LPUART8_RX                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT44_LPSPI3_LPSPI3_PCS3_IN                      (PORT_INPUT5_MODE)
#define SIUL2_0_PORT44_LPUART0_LPUART0_DCD_B                      (PORT_INPUT6_MODE)
#define SIUL2_0_PORT44_LPSPI3_LPSPI3_PCS3_INOUT                   (PORT_INOUT1_MODE)
#define SIUL2_0_PORT44_EMIOS_0_EMIOS_0_CH_0_X_INOUT               (PORT_INOUT2_MODE)
#define SIUL2_0_PORT44_FXIO_FXIO_D25_INOUT                        (PORT_INOUT7_MODE)
#define SIUL2_0_PORT45_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT45_LPSPI3_LPSPI3_PCS2_OUT                     (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT45_EMIOS_0_EMIOS_0_CH_1_G_OUT                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT45_FXIO_FXIO_D8_OUT                           (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT45_LCU0_LCU0_OUT3                             (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT45_LPUART8_LPUART8_TX_OUT                     (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT45_FXIO_FXIO_D24_OUT                          (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT45_ADC0_ADC0_S8                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT45_ADC1_ADC1_S8                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT45_ADC2_ADC2_S8                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT45_WKPU_WKPU_11                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT45_SIUL_EIRQ_27                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT45_EMIOS_0_EMIOS_0_CH_1_G_IN                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT45_FXIO_FXIO_D8_IN                            (PORT_INPUT3_MODE)
#define SIUL2_0_PORT45_FXIO_FXIO_D24_IN                           (PORT_INPUT4_MODE)
#define SIUL2_0_PORT45_LPSPI3_LPSPI3_PCS2_IN                      (PORT_INPUT5_MODE)
#define SIUL2_0_PORT45_LPUART0_LPUART0_RIN_B                      (PORT_INPUT6_MODE)
#define SIUL2_0_PORT45_LPUART8_LPUART8_TX_IN                      (PORT_INPUT7_MODE)
#define SIUL2_0_PORT45_LPSPI3_LPSPI3_PCS2_INOUT                   (PORT_INOUT1_MODE)
#define SIUL2_0_PORT45_EMIOS_0_EMIOS_0_CH_1_G_INOUT               (PORT_INOUT2_MODE)
#define SIUL2_0_PORT45_FXIO_FXIO_D8_INOUT                         (PORT_INOUT3_MODE)
#define SIUL2_0_PORT45_LPUART8_LPUART8_TX_INOUT                   (PORT_INOUT6_MODE)
#define SIUL2_0_PORT45_FXIO_FXIO_D24_INOUT                        (PORT_INOUT7_MODE)
#define SIUL2_0_PORT46_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT46_EMIOS_0_EMIOS_0_CH_2_G_OUT                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT46_LPSPI1_LPSPI1_SCK_OUT                      (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT46_LCU0_LCU0_OUT7                             (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT46_FXIO_FXIO_D23_OUT                          (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT46_ADC0_ADC0_S9                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT46_ADC1_ADC1_S9                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT46_ADC2_ADC2_S9                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT46_SIUL_EIRQ_28                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT46_EMIOS_0_EMIOS_0_CH_2_G_IN                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT46_FXIO_FXIO_D23_IN                           (PORT_INPUT3_MODE)
#define SIUL2_0_PORT46_LPUART7_LPUART7_RX                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT46_LPSPI1_LPSPI1_SCK_IN                       (PORT_INPUT5_MODE)
#define SIUL2_0_PORT46_EMIOS_0_EMIOS_0_CH_2_G_INOUT               (PORT_INOUT2_MODE)
#define SIUL2_0_PORT46_LPSPI1_LPSPI1_SCK_INOUT                    (PORT_INOUT3_MODE)
#define SIUL2_0_PORT46_FXIO_FXIO_D23_INOUT                        (PORT_INOUT7_MODE)
#define SIUL2_0_PORT47_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT47_EMIOS_0_EMIOS_0_CH_3_G_OUT                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT47_LPSPI1_LPSPI1_SIN_OUT                      (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT47_LPUART7_LPUART7_TX_OUT                     (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT47_FXIO_FXIO_D22_OUT                          (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT47_PGO_EXTWAKE                                (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT47_ADC1_ADC1_S11                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT47_WKPU_WKPU_33                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT47_SIUL_EIRQ_29                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT47_EMIOS_0_EMIOS_0_CH_3_G_IN                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT47_FXIO_FXIO_D22_IN                           (PORT_INPUT3_MODE)
#define SIUL2_0_PORT47_LPSPI1_LPSPI1_SIN_IN                       (PORT_INPUT4_MODE)
#define SIUL2_0_PORT47_LPUART7_LPUART7_TX_IN                      (PORT_INPUT5_MODE)
#define SIUL2_0_PORT47_EMIOS_0_EMIOS_0_CH_3_G_INOUT               (PORT_INOUT2_MODE)
#define SIUL2_0_PORT47_LPSPI1_LPSPI1_SIN_INOUT                    (PORT_INOUT3_MODE)
#define SIUL2_0_PORT47_LPUART7_LPUART7_TX_INOUT                   (PORT_INOUT6_MODE)
#define SIUL2_0_PORT47_FXIO_FXIO_D22_INOUT                        (PORT_INOUT7_MODE)
#define SIUL2_0_PORT48_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT48_EMIOS_0_EMIOS_0_CH_4_G_OUT                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT48_LPSPI1_LPSPI1_SOUT_OUT                     (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT48_LPUART4_LPUART4_TX_OUT                     (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT48_FXIO_FXIO_D21_OUT                          (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT48_WKPU_WKPU_13                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT48_ADC1_ADC1_S12                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT48_SIUL_EIRQ_30                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT48_EMIOS_0_EMIOS_0_CH_4_G_IN                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT48_FXIO_FXIO_D21_IN                           (PORT_INPUT3_MODE)
#define SIUL2_0_PORT48_LPSPI1_LPSPI1_SOUT_IN                      (PORT_INPUT4_MODE)
#define SIUL2_0_PORT48_LPUART4_LPUART4_TX_IN                      (PORT_INPUT5_MODE)
#define SIUL2_0_PORT48_PGI_PGOOD                                  (PORT_INPUT6_MODE)
#define SIUL2_0_PORT48_EMIOS_0_EMIOS_0_CH_4_G_INOUT               (PORT_INOUT2_MODE)
#define SIUL2_0_PORT48_LPSPI1_LPSPI1_SOUT_INOUT                   (PORT_INOUT3_MODE)
#define SIUL2_0_PORT48_LPUART4_LPUART4_TX_INOUT                   (PORT_INOUT4_MODE)
#define SIUL2_0_PORT48_FXIO_FXIO_D21_INOUT                        (PORT_INOUT7_MODE)
#define SIUL2_0_PORT49_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT49_EMIOS_0_EMIOS_0_CH_5_G_OUT                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT49_LPSPI1_LPSPI1_PCS3_OUT                     (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT49_EMIOS_1_EMIOS_1_CH_7_H_OUT                 (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT49_LPSPI3_LPSPI3_PCS0_OUT                     (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT49_FXIO_FXIO_D20_OUT                          (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT49_ADC1_ADC1_X_2                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT49_WKPU_WKPU_14                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT49_SIUL_EIRQ_31                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT49_EMIOS_0_EMIOS_0_CH_5_G_IN                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT49_EMIOS_1_EMIOS_1_CH_7_H_IN                  (PORT_INPUT3_MODE)
#define SIUL2_0_PORT49_FXIO_FXIO_D20_IN                           (PORT_INPUT4_MODE)
#define SIUL2_0_PORT49_LPUART4_LPUART4_RX                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT49_LPSPI1_LPSPI1_PCS3_IN                      (PORT_INPUT6_MODE)
#define SIUL2_0_PORT49_LPSPI3_LPSPI3_PCS0_IN                      (PORT_INPUT7_MODE)
#define SIUL2_0_PORT49_EMIOS_0_EMIOS_0_CH_5_G_INOUT               (PORT_INOUT2_MODE)
#define SIUL2_0_PORT49_LPSPI1_LPSPI1_PCS3_INOUT                   (PORT_INOUT3_MODE)
#define SIUL2_0_PORT49_EMIOS_1_EMIOS_1_CH_7_H_INOUT               (PORT_INOUT4_MODE)
#define SIUL2_0_PORT49_LPSPI3_LPSPI3_PCS0_INOUT                   (PORT_INOUT6_MODE)
#define SIUL2_0_PORT49_FXIO_FXIO_D20_INOUT                        (PORT_INOUT7_MODE)
#define SIUL2_0_PORT50_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT50_LPUART13_LPUART13_TX_OUT                   (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT50_EMIOS_1_EMIOS_1_CH_15_H_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT50_FXIO_FXIO_D1_OUT                           (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT50_LPSPI1_LPSPI1_PCS1_OUT                     (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT50_EMIOS_2_EMIOS_2_CH_14_H_OUT                (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT50_TRGMUX_TRGMUX_OUT9                         (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT50_EMIOS_1_EMIOS_1_CH_15_H_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT50_EMIOS_2_EMIOS_2_CH_14_H_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT50_FXIO_FXIO_D1_IN                            (PORT_INPUT3_MODE)
#define SIUL2_0_PORT50_LPSPI1_LPSPI1_PCS1_IN                      (PORT_INPUT4_MODE)
#define SIUL2_0_PORT50_GMAC0_GMAC0_MII_RMII_RX_DV_RGMII_RXCTL     (PORT_INPUT5_MODE)
#define SIUL2_0_PORT50_LPUART13_LPUART13_TX_IN                    (PORT_INPUT6_MODE)
#define SIUL2_0_PORT50_LPUART13_LPUART13_TX_INOUT                 (PORT_INOUT1_MODE)
#define SIUL2_0_PORT50_EMIOS_1_EMIOS_1_CH_15_H_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT50_FXIO_FXIO_D1_INOUT                         (PORT_INOUT3_MODE)
#define SIUL2_0_PORT50_LPSPI1_LPSPI1_PCS1_INOUT                   (PORT_INOUT4_MODE)
#define SIUL2_0_PORT50_EMIOS_2_EMIOS_2_CH_14_H_INOUT              (PORT_INOUT5_MODE)
#define SIUL2_0_PORT51_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT51_GMAC0_GMAC0_PPS0_OUT                       (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT51_EMIOS_1_EMIOS_1_CH_15_H_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT51_FXIO_FXIO_D2_OUT                           (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT51_GMAC0_GMAC0_MII_RMII_TX_EN                 (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT51_EMIOS_2_EMIOS_2_CH_15_H_OUT                (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT51_TRGMUX_TRGMUX_OUT10                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT51_GMAC1_GMAC1_MII_RMII_RGMII_MDIO_OUT        (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT51_WKPU_WKPU_38                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT51_EMIOS_1_EMIOS_1_CH_15_H_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT51_EMIOS_2_EMIOS_2_CH_15_H_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT51_GMAC0_GMAC0_PPS0_IN                        (PORT_INPUT3_MODE)
#define SIUL2_0_PORT51_FXIO_FXIO_D2_IN                            (PORT_INPUT4_MODE)
#define SIUL2_0_PORT51_LPUART13_LPUART13_RX                       (PORT_INPUT5_MODE)
#define SIUL2_0_PORT51_GMAC1_GMAC1_MII_RMII_RGMII_MDIO_IN         (PORT_INPUT6_MODE)
#define SIUL2_0_PORT51_GMAC0_GMAC0_PPS0_INOUT                     (PORT_INOUT1_MODE)
#define SIUL2_0_PORT51_EMIOS_1_EMIOS_1_CH_15_H_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT51_FXIO_FXIO_D2_INOUT                         (PORT_INOUT3_MODE)
#define SIUL2_0_PORT51_EMIOS_2_EMIOS_2_CH_15_H_INOUT              (PORT_INOUT5_MODE)
#define SIUL2_0_PORT51_GMAC1_GMAC1_MII_RMII_RGMII_MDIO_INOUT      (PORT_INOUT8_MODE)
#define SIUL2_0_PORT52_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT52_LPUART14_LPUART14_TX_OUT                   (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT52_EMIOS_1_EMIOS_1_CH_16_X_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT52_FXIO_FXIO_D3_OUT                           (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT52_EMIOS_2_EMIOS_2_CH_16_X_OUT                (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT52_TRGMUX_TRGMUX_OUT11                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT52_GMAC1_GMAC1_PPS2_OUT                       (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT52_EMIOS_1_EMIOS_1_CH_16_X_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT52_EMIOS_2_EMIOS_2_CH_16_X_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT52_FXIO_FXIO_D3_IN                            (PORT_INPUT3_MODE)
#define SIUL2_0_PORT52_LPUART14_LPUART14_TX_IN                    (PORT_INPUT4_MODE)
#define SIUL2_0_PORT52_GMAC1_GMAC1_PPS2_IN                        (PORT_INPUT5_MODE)
#define SIUL2_0_PORT52_LPUART14_LPUART14_TX_INOUT                 (PORT_INOUT1_MODE)
#define SIUL2_0_PORT52_EMIOS_1_EMIOS_1_CH_16_X_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT52_FXIO_FXIO_D3_INOUT                         (PORT_INOUT3_MODE)
#define SIUL2_0_PORT52_EMIOS_2_EMIOS_2_CH_16_X_INOUT              (PORT_INOUT5_MODE)
#define SIUL2_0_PORT52_GMAC1_GMAC1_PPS2_INOUT                     (PORT_INOUT8_MODE)
#define SIUL2_0_PORT53_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT53_EMIOS_1_EMIOS_1_CH_17_Y_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT53_FXIO_FXIO_D4_OUT                           (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT53_EMIOS_2_EMIOS_2_CH_17_Y_OUT                (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT53_TRGMUX_TRGMUX_OUT12                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT53_WKPU_WKPU_39                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT53_SIUL_EIRQ_8                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT53_EMIOS_1_EMIOS_1_CH_17_Y_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT53_EMIOS_2_EMIOS_2_CH_17_Y_IN                 (PORT_INPUT3_MODE)
#define SIUL2_0_PORT53_FXIO_FXIO_D4_IN                            (PORT_INPUT4_MODE)
#define SIUL2_0_PORT53_LPUART14_LPUART14_RX                       (PORT_INPUT5_MODE)
#define SIUL2_0_PORT53_EMIOS_1_EMIOS_1_CH_17_Y_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT53_FXIO_FXIO_D4_INOUT                         (PORT_INOUT3_MODE)
#define SIUL2_0_PORT53_EMIOS_2_EMIOS_2_CH_17_Y_INOUT              (PORT_INOUT5_MODE)
#define SIUL2_0_PORT54_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT54_CAN1_CAN1_TX                               (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT54_EMIOS_1_EMIOS_1_CH_18_Y_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT54_LPSPI3_LPSPI3_PCS1_OUT                     (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT54_EMIOS_2_EMIOS_2_CH_18_Y_OUT                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT54_LPUART1_LPUART1_TX_OUT                     (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT54_FXIO_FXIO_D15_OUT                          (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT54_TRGMUX_TRGMUX_OUT13                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT54_SIUL_EIRQ_9                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT54_EMIOS_1_EMIOS_1_CH_18_Y_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT54_EMIOS_2_EMIOS_2_CH_18_Y_IN                 (PORT_INPUT3_MODE)
#define SIUL2_0_PORT54_FXIO_FXIO_D15_IN                           (PORT_INPUT4_MODE)
#define SIUL2_0_PORT54_LPSPI3_LPSPI3_PCS1_IN                      (PORT_INPUT5_MODE)
#define SIUL2_0_PORT54_GMAC0_GMAC0_MII_CRS                        (PORT_INPUT6_MODE)
#define SIUL2_0_PORT54_GMAC0_GMAC0_MII_RMII_RX_DV_RGMII_RXCTL     (PORT_INPUT7_MODE)
#define SIUL2_0_PORT54_GMAC0_GMAC0_MII_RGMII_RX_CLK               (PORT_INPUT8_MODE)
#define SIUL2_0_PORT54_LPUART1_LPUART1_TX_IN                      (PORT_INPUT9_MODE)
#define SIUL2_0_PORT54_EMIOS_1_EMIOS_1_CH_18_Y_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT54_LPSPI3_LPSPI3_PCS1_INOUT                   (PORT_INOUT3_MODE)
#define SIUL2_0_PORT54_EMIOS_2_EMIOS_2_CH_18_Y_INOUT              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT54_LPUART1_LPUART1_TX_INOUT                   (PORT_INOUT5_MODE)
#define SIUL2_0_PORT54_FXIO_FXIO_D15_INOUT                        (PORT_INOUT6_MODE)
#define SIUL2_0_PORT55_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT55_ADC1_ADC1_MA_0                             (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT55_EMIOS_1_EMIOS_1_CH_19_Y_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT55_FXIO_FXIO_D4_OUT                           (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT55_EMIOS_2_EMIOS_2_CH_19_Y_OUT                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT55_TRGMUX_TRGMUX_OUT14                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT55_WKPU_WKPU_40                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT55_CAN1_CAN1_RX                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT55_SIUL_EIRQ_10                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT55_EMIOS_1_EMIOS_1_CH_19_Y_IN                 (PORT_INPUT3_MODE)
#define SIUL2_0_PORT55_EMIOS_2_EMIOS_2_CH_19_Y_IN                 (PORT_INPUT4_MODE)
#define SIUL2_0_PORT55_FXIO_FXIO_D4_IN                            (PORT_INPUT5_MODE)
#define SIUL2_0_PORT55_LPUART1_LPUART1_RX                         (PORT_INPUT6_MODE)
#define SIUL2_0_PORT55_GMAC0_GMAC0_MII_COL                        (PORT_INPUT7_MODE)
#define SIUL2_0_PORT55_GMAC0_GMAC0_MII_RMII_RGMII_RXD_0           (PORT_INPUT8_MODE)
#define SIUL2_0_PORT55_GMAC0_GMAC0_MII_RMII_RGMII_RXD_1           (PORT_INPUT9_MODE)
#define SIUL2_0_PORT55_GMAC0_GMAC0_MII_RGMII_RXD2                 (PORT_INPUT10_MODE)
#define SIUL2_0_PORT55_EMIOS_1_EMIOS_1_CH_19_Y_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT55_FXIO_FXIO_D4_INOUT                         (PORT_INOUT3_MODE)
#define SIUL2_0_PORT55_EMIOS_2_EMIOS_2_CH_19_Y_INOUT              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT56_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT56_ADC1_ADC1_MA_1                             (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT56_EMIOS_1_EMIOS_1_CH_20_Y_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT56_FXIO_FXIO_D5_OUT                           (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT56_EMIOS_2_EMIOS_2_CH_20_Y_OUT                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT56_SIUL_EIRQ_11                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT56_EMIOS_1_EMIOS_1_CH_20_Y_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT56_EMIOS_2_EMIOS_2_CH_20_Y_IN                 (PORT_INPUT3_MODE)
#define SIUL2_0_PORT56_FXIO_FXIO_D5_IN                            (PORT_INPUT4_MODE)
#define SIUL2_0_PORT56_GMAC0_GMAC0_MII_RMII_RGMII_RXD_1           (PORT_INPUT5_MODE)
#define SIUL2_0_PORT56_GMAC0_GMAC0_MII_RGMII_RXD2                 (PORT_INPUT6_MODE)
#define SIUL2_0_PORT56_GMAC0_GMAC0_MII_RGMII_RXD3                 (PORT_INPUT7_MODE)
#define SIUL2_0_PORT56_EMIOS_1_EMIOS_1_CH_20_Y_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT56_FXIO_FXIO_D5_INOUT                         (PORT_INOUT3_MODE)
#define SIUL2_0_PORT56_EMIOS_2_EMIOS_2_CH_20_Y_INOUT              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT57_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT57_LPUART15_LPUART15_TX_OUT                   (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT57_EMIOS_1_EMIOS_1_CH_21_Y_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT57_FXIO_FXIO_D6_OUT                           (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT57_EMIOS_2_EMIOS_2_CH_21_Y_OUT                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT57_LPSPI2_LPSPI2_PCS0_OUT                     (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT57_GMAC0_GMAC0_RGMII_TXCTL                    (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT57_SIUL_EIRQ_12                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT57_EMIOS_1_EMIOS_1_CH_21_Y_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT57_EMIOS_2_EMIOS_2_CH_21_Y_IN                 (PORT_INPUT3_MODE)
#define SIUL2_0_PORT57_FXIO_FXIO_D6_IN                            (PORT_INPUT4_MODE)
#define SIUL2_0_PORT57_LPSPI2_LPSPI2_PCS0_IN                      (PORT_INPUT5_MODE)
#define SIUL2_0_PORT57_GMAC0_GMAC0_MII_COL                        (PORT_INPUT6_MODE)
#define SIUL2_0_PORT57_LPUART15_LPUART15_TX_IN                    (PORT_INPUT7_MODE)
#define SIUL2_0_PORT57_LPUART15_LPUART15_TX_INOUT                 (PORT_INOUT1_MODE)
#define SIUL2_0_PORT57_EMIOS_1_EMIOS_1_CH_21_Y_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT57_FXIO_FXIO_D6_INOUT                         (PORT_INOUT3_MODE)
#define SIUL2_0_PORT57_EMIOS_2_EMIOS_2_CH_21_Y_INOUT              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT57_LPSPI2_LPSPI2_PCS0_INOUT                   (PORT_INOUT5_MODE)
#define SIUL2_0_PORT58_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT58_EMIOS_1_EMIOS_1_CH_22_X_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT58_FXIO_FXIO_D7_OUT                           (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT58_EMIOS_2_EMIOS_2_CH_22_X_OUT                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT58_WKPU_WKPU_41                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT58_SIUL_EIRQ_13                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT58_EMIOS_1_EMIOS_1_CH_22_X_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT58_EMIOS_2_EMIOS_2_CH_22_X_IN                 (PORT_INPUT3_MODE)
#define SIUL2_0_PORT58_FXIO_FXIO_D7_IN                            (PORT_INPUT4_MODE)
#define SIUL2_0_PORT58_LPUART15_LPUART15_RX                       (PORT_INPUT5_MODE)
#define SIUL2_0_PORT58_GMAC0_GMAC0_MII_RX_CLK                     (PORT_INPUT6_MODE)
#define SIUL2_0_PORT58_EMIOS_1_EMIOS_1_CH_22_X_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT58_FXIO_FXIO_D7_INOUT                         (PORT_INOUT3_MODE)
#define SIUL2_0_PORT58_EMIOS_2_EMIOS_2_CH_22_X_INOUT              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT59_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT59_LPUART5_LPUART5_TX_OUT                     (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT59_EMIOS_1_EMIOS_1_CH_23_X_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT59_FXIO_FXIO_D8_OUT                           (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT59_EMIOS_2_EMIOS_2_CH_23_X_OUT                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT59_LPSPI2_LPSPI2_SOUT_OUT                     (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT59_SAI0_SAI0_D0_OUT                           (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT59_EMIOS_1_EMIOS_1_CH_23_X_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT59_EMIOS_2_EMIOS_2_CH_23_X_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT59_FXIO_FXIO_D8_IN                            (PORT_INPUT3_MODE)
#define SIUL2_0_PORT59_LPSPI2_LPSPI2_SOUT_IN                      (PORT_INPUT4_MODE)
#define SIUL2_0_PORT59_SAI0_SAI0_D0_IN                            (PORT_INPUT5_MODE)
#define SIUL2_0_PORT59_LPUART5_LPUART5_TX_IN                      (PORT_INPUT6_MODE)
#define SIUL2_0_PORT59_GMAC1_GMAC1_MII_RMII_RX_ER                 (PORT_INPUT7_MODE)
#define SIUL2_0_PORT59_LPUART5_LPUART5_TX_INOUT                   (PORT_INOUT1_MODE)
#define SIUL2_0_PORT59_EMIOS_1_EMIOS_1_CH_23_X_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT59_FXIO_FXIO_D8_INOUT                         (PORT_INOUT3_MODE)
#define SIUL2_0_PORT59_EMIOS_2_EMIOS_2_CH_23_X_INOUT              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT59_LPSPI2_LPSPI2_SOUT_INOUT                   (PORT_INOUT5_MODE)
#define SIUL2_0_PORT59_SAI0_SAI0_D0_INOUT                         (PORT_INOUT6_MODE)
#define SIUL2_0_PORT60_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT60_ADC1_ADC1_MA_2                             (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT60_GMAC0_GMAC0_MII_RGMII_TXD2                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT60_FXIO_FXIO_D9_OUT                           (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT60_EMIOS_2_EMIOS_2_CH_10_H_OUT                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT60_LPSPI2_LPSPI2_SIN_OUT                      (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT60_LCU1_LCU1_OUT11                            (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT60_GMAC0_GMAC0_PPS3_OUT                       (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT60_GMAC0_GMAC0_MII_RGMII_TXD3                 (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT60_WKPU_WKPU_42                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT60_SIUL_EIRQ_14                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT60_EMIOS_2_EMIOS_2_CH_10_H_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT60_GMAC0_GMAC0_PPS3_IN                        (PORT_INPUT3_MODE)
#define SIUL2_0_PORT60_FXIO_FXIO_D9_IN                            (PORT_INPUT4_MODE)
#define SIUL2_0_PORT60_LPUART5_LPUART5_RX                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT60_LPSPI2_LPSPI2_SIN_IN                       (PORT_INPUT6_MODE)
#define SIUL2_0_PORT60_FXIO_FXIO_D9_INOUT                         (PORT_INOUT3_MODE)
#define SIUL2_0_PORT60_EMIOS_2_EMIOS_2_CH_10_H_INOUT              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT60_LPSPI2_LPSPI2_SIN_INOUT                    (PORT_INOUT5_MODE)
#define SIUL2_0_PORT60_GMAC0_GMAC0_PPS3_INOUT                     (PORT_INOUT7_MODE)
#define SIUL2_0_PORT61_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT61_LPUART6_LPUART6_TX_OUT                     (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT61_GMAC0_GMAC0_MII_RMII_RGMII_TXD_0           (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT61_FXIO_FXIO_D10_OUT                          (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT61_EMIOS_2_EMIOS_2_CH_11_H_OUT                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT61_LPSPI2_LPSPI2_SCK_OUT                      (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT61_LCU1_LCU1_OUT10                            (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT61_SAI0_SAI0_D1_OUT                           (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT61_GMAC0_GMAC0_MII_RMII_RGMII_TXD_1           (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT61_GMAC0_GMAC0_MII_RGMII_TXD2                 (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT61_CAN4_CAN4_RX                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT61_EMIOS_2_EMIOS_2_CH_11_H_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT61_FXIO_FXIO_D10_IN                           (PORT_INPUT3_MODE)
#define SIUL2_0_PORT61_LPSPI2_LPSPI2_SCK_IN                       (PORT_INPUT4_MODE)
#define SIUL2_0_PORT61_SAI0_SAI0_D1_IN                            (PORT_INPUT5_MODE)
#define SIUL2_0_PORT61_LPUART6_LPUART6_TX_IN                      (PORT_INPUT6_MODE)
#define SIUL2_0_PORT61_LPUART6_LPUART6_TX_INOUT                   (PORT_INOUT1_MODE)
#define SIUL2_0_PORT61_FXIO_FXIO_D10_INOUT                        (PORT_INOUT3_MODE)
#define SIUL2_0_PORT61_EMIOS_2_EMIOS_2_CH_11_H_INOUT              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT61_LPSPI2_LPSPI2_SCK_INOUT                    (PORT_INOUT5_MODE)
#define SIUL2_0_PORT61_SAI0_SAI0_D1_INOUT                         (PORT_INOUT7_MODE)
#define SIUL2_0_PORT62_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT62_FXIO_FXIO_D11_OUT                          (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT62_HSE_HSE_TAMPER_LOOP_OUT0                   (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT62_FXIO_FXIO_D11_IN                           (PORT_INPUT1_MODE)
#define SIUL2_0_PORT62_FXIO_FXIO_D11_INOUT                        (PORT_INOUT3_MODE)
#define SIUL2_0_PORT63_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT63_EMIOS_0_EMIOS_0_CH_19_Y_OUT                (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT63_SIUL_EIRQ_15                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT63_EMIOS_0_EMIOS_0_CH_19_Y_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT63_HSE_HSE_TAMPER_EXTIN0                      (PORT_INPUT3_MODE)
#define SIUL2_0_PORT63_EMIOS_0_EMIOS_0_CH_19_Y_INOUT              (PORT_INOUT1_MODE)
#define SIUL2_0_PORT64_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT64_CAN3_CAN3_TX                               (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_0_X_OUT                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_14_H_OUT                (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT64_GMAC1_GMAC1_MII_RGMII_TXD2                 (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT64_TRACE_TRACE_ETM_D0                         (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT64_SIUL_EIRQ_0                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_0_X_IN                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_14_H_IN                 (PORT_INPUT3_MODE)
#define SIUL2_0_PORT64_GMAC0_GMAC0_MII_RMII_RXD_0                 (PORT_INPUT4_MODE)
#define SIUL2_0_PORT64_GMAC0_GMAC0_MII_RMII_RXD_1                 (PORT_INPUT5_MODE)
#define SIUL2_0_PORT64_GMAC0_GMAC0_MII_RMII_TX_CLK                (PORT_INPUT6_MODE)
#define SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_0_X_INOUT               (PORT_INOUT2_MODE)
#define SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_14_H_INOUT              (PORT_INOUT6_MODE)
#define SIUL2_0_PORT65_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_1_G_OUT                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT65_FXIO_FXIO_D5_OUT                           (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_15_H_OUT                (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT65_GMAC1_GMAC1_MII_RMII_RGMII_TX_CLK_OUT      (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT65_TRACE_TRACE_ETM_CLKOUT                     (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT65_CAN3_CAN3_RX                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT65_SIUL_EIRQ_1                                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_1_G_IN                  (PORT_INPUT3_MODE)
#define SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_15_H_IN                 (PORT_INPUT4_MODE)
#define SIUL2_0_PORT65_FXIO_FXIO_D5_IN                            (PORT_INPUT5_MODE)
#define SIUL2_0_PORT65_GMAC0_GMAC0_MII_RMII_RXD_0                 (PORT_INPUT6_MODE)
#define SIUL2_0_PORT65_GMAC0_GMAC0_MII_RMII_RXD_1                 (PORT_INPUT7_MODE)
#define SIUL2_0_PORT65_GMAC0_GMAC0_MII_RX_CLK                     (PORT_INPUT8_MODE)
#define SIUL2_0_PORT65_GMAC1_GMAC1_MII_RMII_RGMII_TX_CLK_IN       (PORT_INPUT9_MODE)
#define SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_1_G_INOUT               (PORT_INOUT2_MODE)
#define SIUL2_0_PORT65_FXIO_FXIO_D5_INOUT                         (PORT_INOUT4_MODE)
#define SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_15_H_INOUT              (PORT_INOUT6_MODE)
#define SIUL2_0_PORT65_GMAC1_GMAC1_MII_RMII_RGMII_TX_CLK_INOUT    (PORT_INOUT8_MODE)
#define SIUL2_0_PORT66_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT66_GMAC0_GMAC0_MII_RMII_TXD_1                 (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT66_EMIOS_0_EMIOS_0_CH_2_G_OUT                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT66_LPSPI3_LPSPI3_PCS2_OUT                     (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT66_LPSPI0_LPSPI0_PCS2_OUT                     (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT66_GMAC0_GMAC0_MII_RMII_TXD_0                 (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT66_TRACE_TRACE_ETM_CLKOUT                     (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT66_QUADSPI_QUADSPI_IOFA3_OUT                  (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT66_CMP0_CMP0_IN2                              (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT66_CAN0_CAN0_RX                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT66_SIUL_EIRQ_2                                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT66_EMIOS_0_EMIOS_0_CH_2_G_IN                  (PORT_INPUT3_MODE)
#define SIUL2_0_PORT66_LPUART0_LPUART0_RX                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT66_LPSPI0_LPSPI0_PCS2_IN                      (PORT_INPUT5_MODE)
#define SIUL2_0_PORT66_LPSPI3_LPSPI3_PCS2_IN                      (PORT_INPUT6_MODE)
#define SIUL2_0_PORT66_QUADSPI_QUADSPI_IOFA3_IN                   (PORT_INPUT7_MODE)
#define SIUL2_0_PORT66_GMAC1_GMAC1_MII_RGMII_RXD3                 (PORT_INPUT8_MODE)
#define SIUL2_0_PORT66_EMIOS_0_EMIOS_0_CH_2_G_INOUT               (PORT_INOUT2_MODE)
#define SIUL2_0_PORT66_LPSPI3_LPSPI3_PCS2_INOUT                   (PORT_INOUT3_MODE)
#define SIUL2_0_PORT66_LPSPI0_LPSPI0_PCS2_INOUT                   (PORT_INOUT4_MODE)
#define SIUL2_0_PORT66_QUADSPI_QUADSPI_IOFA3_INOUT                (PORT_INOUT7_MODE)
#define SIUL2_0_PORT67_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT67_EMIOS_0_EMIOS_0_CH_3_G_OUT                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT67_CAN0_CAN0_TX                               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT67_LPUART0_LPUART0_TX_OUT                     (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT67_QUADSPI_QUADSPI_PCSFA                      (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT67_GMAC1_GMAC1_MII_RMII_TX_EN                 (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT67_CMP0_CMP0_IN4                              (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT67_SIUL_EIRQ_3                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT67_EMIOS_0_EMIOS_0_CH_3_G_IN                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT67_LPUART0_LPUART0_TX_IN                      (PORT_INPUT3_MODE)
#define SIUL2_0_PORT67_EMIOS_0_EMIOS_0_CH_3_G_INOUT               (PORT_INOUT2_MODE)
#define SIUL2_0_PORT67_LPUART0_LPUART0_TX_INOUT                   (PORT_INOUT4_MODE)
#define SIUL2_0_PORT68_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT68_EMIOS_0_EMIOS_0_CH_8_X_OUT                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT68_FXIO_FXIO_D5_OUT                           (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT68_CMP1_CMP1_IN3                              (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT68_SIUL_EIRQ_4                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT68_EMIOS_0_EMIOS_0_CH_8_X_IN                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT68_FXIO_FXIO_D5_IN                            (PORT_INPUT3_MODE)
#define SIUL2_0_PORT68_JTAG_JTAG_TCK_SWD_CLK                      (PORT_INPUT4_MODE)
#define SIUL2_0_PORT68_EMIOS_0_EMIOS_0_CH_8_X_INOUT               (PORT_INOUT2_MODE)
#define SIUL2_0_PORT68_FXIO_FXIO_D5_INOUT                         (PORT_INOUT4_MODE)
#define SIUL2_0_PORT69_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT69_EMIOS_0_EMIOS_0_CH_16_X_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT69_FXIO_FXIO_D4_OUT                           (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT69_CMP2_CMP2_RRT                              (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT69_ADC1_ADC1_S14                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT69_SIUL_EIRQ_5                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT69_EMIOS_0_EMIOS_0_CH_16_X_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT69_FXIO_FXIO_D4_IN                            (PORT_INPUT3_MODE)
#define SIUL2_0_PORT69_JTAG_JTAG_TDI                              (PORT_INPUT4_MODE)
#define SIUL2_0_PORT69_LPI2C1_LPI2C1_HREQ                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT69_EMIOS_0_EMIOS_0_CH_16_X_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT69_FXIO_FXIO_D4_INOUT                         (PORT_INOUT4_MODE)
#define SIUL2_0_PORT70_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT70_LPI2C1_LPI2C1_SDA_OUT                      (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT70_FXIO_FXIO_D11_OUT                          (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT70_LPSPI1_LPSPI1_PCS1_OUT                     (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT70_LCU0_LCU0_OUT7                             (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT70_EMIOS_1_EMIOS_1_CH_6_H_OUT                 (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT70_LPSPI0_LPSPI0_PCS1_OUT                     (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT70_ADC0_ADC0_MA_2                             (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT70_WKPU_WKPU_3                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT70_ADC1_ADC1_S18                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT70_CAN2_CAN2_RX                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT70_SIUL_EIRQ_6                                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT70_EMIOS_1_EMIOS_1_CH_6_H_IN                  (PORT_INPUT3_MODE)
#define SIUL2_0_PORT70_FXIO_FXIO_D11_IN                           (PORT_INPUT4_MODE)
#define SIUL2_0_PORT70_LPUART1_LPUART1_RX                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT70_LPI2C1_LPI2C1_SDA_IN                       (PORT_INPUT6_MODE)
#define SIUL2_0_PORT70_LPSPI0_LPSPI0_PCS1_IN                      (PORT_INPUT7_MODE)
#define SIUL2_0_PORT70_LPSPI1_LPSPI1_PCS1_IN                      (PORT_INPUT8_MODE)
#define SIUL2_0_PORT70_LPI2C1_LPI2C1_SDA_INOUT                    (PORT_INOUT1_MODE)
#define SIUL2_0_PORT70_FXIO_FXIO_D11_INOUT                        (PORT_INOUT2_MODE)
#define SIUL2_0_PORT70_LPSPI1_LPSPI1_PCS1_INOUT                   (PORT_INOUT3_MODE)
#define SIUL2_0_PORT70_EMIOS_1_EMIOS_1_CH_6_H_INOUT               (PORT_INOUT5_MODE)
#define SIUL2_0_PORT70_LPSPI0_LPSPI0_PCS1_INOUT                   (PORT_INOUT6_MODE)
#define SIUL2_0_PORT71_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT71_FXIO_FXIO_D10_OUT                          (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT71_LPUART1_LPUART1_TX_OUT                     (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT71_LPI2C1_LPI2C1_SCL_OUT                      (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT71_LCU0_LCU0_OUT6                             (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT71_EMIOS_1_EMIOS_1_CH_7_H_OUT                 (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT71_LPSPI0_LPSPI0_PCS0_OUT                     (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT71_CAN2_CAN2_TX                               (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT71_WKPU_WKPU_2                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT71_ADC1_ADC1_S16                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT71_SIUL_EIRQ_7                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT71_EMIOS_1_EMIOS_1_CH_7_H_IN                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT71_FXIO_FXIO_D10_IN                           (PORT_INPUT3_MODE)
#define SIUL2_0_PORT71_LPI2C0_LPI2C0_HREQ                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT71_LPI2C1_LPI2C1_SCL_IN                       (PORT_INPUT5_MODE)
#define SIUL2_0_PORT71_LPSPI0_LPSPI0_PCS0_IN                      (PORT_INPUT6_MODE)
#define SIUL2_0_PORT71_LPUART1_LPUART1_TX_IN                      (PORT_INPUT7_MODE)
#define SIUL2_0_PORT71_FXIO_FXIO_D10_INOUT                        (PORT_INOUT1_MODE)
#define SIUL2_0_PORT71_LPUART1_LPUART1_TX_INOUT                   (PORT_INOUT2_MODE)
#define SIUL2_0_PORT71_LPI2C1_LPI2C1_SCL_INOUT                    (PORT_INOUT3_MODE)
#define SIUL2_0_PORT71_EMIOS_1_EMIOS_1_CH_7_H_INOUT               (PORT_INOUT5_MODE)
#define SIUL2_0_PORT71_LPSPI0_LPSPI0_PCS0_INOUT                   (PORT_INOUT6_MODE)
#define SIUL2_0_PORT72_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT72_LPI2C0_LPI2C0_SCL_OUT                      (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT72_CAN1_CAN1_TX                               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT72_EMIOS_1_EMIOS_1_CH_9_H_OUT                 (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT72_LCU1_LCU1_OUT7                             (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT72_LPSPI0_LPSPI0_SCK_OUT                      (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT72_FXIO_FXIO_D12_OUT                          (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT72_ADC0_ADC0_S12                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT72_SIUL_EIRQ_16                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT72_EMIOS_1_EMIOS_1_CH_9_H_IN                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT72_FXIO_FXIO_D12_IN                           (PORT_INPUT3_MODE)
#define SIUL2_0_PORT72_LPUART1_LPUART1_RX                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT72_LPI2C0_LPI2C0_SCL_IN                       (PORT_INPUT5_MODE)
#define SIUL2_0_PORT72_LPSPI0_LPSPI0_SCK_IN                       (PORT_INPUT6_MODE)
#define SIUL2_0_PORT72_LPUART0_LPUART0_CTS                        (PORT_INPUT7_MODE)
#define SIUL2_0_PORT72_LPI2C0_LPI2C0_SCL_INOUT                    (PORT_INOUT1_MODE)
#define SIUL2_0_PORT72_EMIOS_1_EMIOS_1_CH_9_H_INOUT               (PORT_INOUT4_MODE)
#define SIUL2_0_PORT72_LPSPI0_LPSPI0_SCK_INOUT                    (PORT_INOUT6_MODE)
#define SIUL2_0_PORT72_FXIO_FXIO_D12_INOUT                        (PORT_INOUT7_MODE)
#define SIUL2_0_PORT73_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT73_LPI2C0_LPI2C0_SDA_OUT                      (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT73_LPUART1_LPUART1_TX_OUT                     (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT73_LPUART0_LPUART0_RTS                        (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT73_EMIOS_1_EMIOS_1_CH_8_X_OUT                 (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT73_LCU1_LCU1_OUT6                             (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT73_LPSPI0_LPSPI0_SIN_OUT                      (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT73_FXIO_FXIO_D13_OUT                          (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT73_ADC0_ADC0_S13                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT73_WKPU_WKPU_10                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT73_CAN1_CAN1_RX                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT73_SIUL_EIRQ_17                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT73_EMIOS_1_EMIOS_1_CH_8_X_IN                  (PORT_INPUT3_MODE)
#define SIUL2_0_PORT73_FXIO_FXIO_D13_IN                           (PORT_INPUT4_MODE)
#define SIUL2_0_PORT73_LPI2C0_LPI2C0_SDA_IN                       (PORT_INPUT5_MODE)
#define SIUL2_0_PORT73_LPSPI0_LPSPI0_SIN_IN                       (PORT_INPUT6_MODE)
#define SIUL2_0_PORT73_LPUART1_LPUART1_TX_IN                      (PORT_INPUT7_MODE)
#define SIUL2_0_PORT73_LPI2C0_LPI2C0_SDA_INOUT                    (PORT_INOUT1_MODE)
#define SIUL2_0_PORT73_LPUART1_LPUART1_TX_INOUT                   (PORT_INOUT2_MODE)
#define SIUL2_0_PORT73_EMIOS_1_EMIOS_1_CH_8_X_INOUT               (PORT_INOUT4_MODE)
#define SIUL2_0_PORT73_LPSPI0_LPSPI0_SIN_INOUT                    (PORT_INOUT6_MODE)
#define SIUL2_0_PORT73_FXIO_FXIO_D13_INOUT                        (PORT_INOUT7_MODE)
#define SIUL2_0_PORT74_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT74_EMIOS_0_EMIOS_0_CH_6_G_OUT                 (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT74_LPUART11_LPUART11_TX_OUT                   (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT74_CAN5_CAN5_TX                               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT74_LPSPI2_LPSPI2_PCS1_OUT                     (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT74_LPSPI4_LPSPI4_PCS0_OUT                     (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT74_LCU1_LCU1_OUT11                            (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT74_EMIOS_1_EMIOS_1_CH_0_X_OUT                 (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT74_ADC1_ADC1_X_3                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT74_SIUL_EIRQ_18                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT74_EMIOS_0_EMIOS_0_CH_6_G_IN                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT74_EMIOS_1_EMIOS_1_CH_0_X_IN                  (PORT_INPUT3_MODE)
#define SIUL2_0_PORT74_LPSPI2_LPSPI2_PCS1_IN                      (PORT_INPUT4_MODE)
#define SIUL2_0_PORT74_LPSPI4_LPSPI4_PCS0_IN                      (PORT_INPUT5_MODE)
#define SIUL2_0_PORT74_TRGMUX_TRGMUX_IN11                         (PORT_INPUT6_MODE)
#define SIUL2_0_PORT74_LPUART0_LPUART0_DSR_B                      (PORT_INPUT7_MODE)
#define SIUL2_0_PORT74_LPUART11_LPUART11_TX_IN                    (PORT_INPUT8_MODE)
#define SIUL2_0_PORT74_EMIOS_0_EMIOS_0_CH_6_G_INOUT               (PORT_INOUT1_MODE)
#define SIUL2_0_PORT74_LPUART11_LPUART11_TX_INOUT                 (PORT_INOUT2_MODE)
#define SIUL2_0_PORT74_LPSPI2_LPSPI2_PCS1_INOUT                   (PORT_INOUT4_MODE)
#define SIUL2_0_PORT74_LPSPI4_LPSPI4_PCS0_INOUT                   (PORT_INOUT5_MODE)
#define SIUL2_0_PORT74_EMIOS_1_EMIOS_1_CH_0_X_INOUT               (PORT_INOUT7_MODE)
#define SIUL2_0_PORT75_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT75_LPUART0_LPUART0_DTR_B                      (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT75_EMIOS_1_EMIOS_1_CH_1_H_OUT                 (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT75_FXIO_FXIO_D15_OUT                          (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT75_LPSPI4_LPSPI4_SOUT_OUT                     (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT75_FXIO_FXIO_D19_OUT                          (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT75_LCU1_LCU1_OUT10                            (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT75_WKPU_WKPU_18                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT75_ADC0_ADC0_S17                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT75_CAN5_CAN5_RX                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT75_SIUL_EIRQ_19                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT75_EMIOS_1_EMIOS_1_CH_1_H_IN                  (PORT_INPUT3_MODE)
#define SIUL2_0_PORT75_FXIO_FXIO_D15_IN                           (PORT_INPUT4_MODE)
#define SIUL2_0_PORT75_FXIO_FXIO_D19_IN                           (PORT_INPUT5_MODE)
#define SIUL2_0_PORT75_LPUART11_LPUART11_RX                       (PORT_INPUT6_MODE)
#define SIUL2_0_PORT75_LPSPI4_LPSPI4_SOUT_IN                      (PORT_INPUT7_MODE)
#define SIUL2_0_PORT75_TRGMUX_TRGMUX_IN10                         (PORT_INPUT8_MODE)
#define SIUL2_0_PORT75_EMIOS_1_EMIOS_1_CH_1_H_INOUT               (PORT_INOUT3_MODE)
#define SIUL2_0_PORT75_FXIO_FXIO_D15_INOUT                        (PORT_INOUT4_MODE)
#define SIUL2_0_PORT75_LPSPI4_LPSPI4_SOUT_INOUT                   (PORT_INOUT5_MODE)
#define SIUL2_0_PORT75_FXIO_FXIO_D19_INOUT                        (PORT_INOUT6_MODE)
#define SIUL2_0_PORT76_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT76_ADC1_ADC1_MA_2                             (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT76_EMIOS_1_EMIOS_1_CH_2_H_OUT                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT76_EMIOS_0_EMIOS_0_CH_22_X_OUT                (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT76_LPSPI2_LPSPI2_PCS1_OUT                     (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT76_FXIO_FXIO_D19_OUT                          (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT76_LCU1_LCU1_OUT9                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT76_SAI0_SAI0_BCLK_OUT                         (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT76_SIUL_EIRQ_20                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT76_EMIOS_0_EMIOS_0_CH_22_X_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT76_EMIOS_1_EMIOS_1_CH_2_H_IN                  (PORT_INPUT3_MODE)
#define SIUL2_0_PORT76_FXIO_FXIO_D19_IN                           (PORT_INPUT4_MODE)
#define SIUL2_0_PORT76_LPUART10_LPUART10_RX                       (PORT_INPUT5_MODE)
#define SIUL2_0_PORT76_LPSPI2_LPSPI2_PCS1_IN                      (PORT_INPUT6_MODE)
#define SIUL2_0_PORT76_SAI0_SAI0_BCLK_IN                          (PORT_INPUT7_MODE)
#define SIUL2_0_PORT76_EMIOS_1_EMIOS_1_CH_2_H_INOUT               (PORT_INOUT2_MODE)
#define SIUL2_0_PORT76_EMIOS_0_EMIOS_0_CH_22_X_INOUT              (PORT_INOUT3_MODE)
#define SIUL2_0_PORT76_LPSPI2_LPSPI2_PCS1_INOUT                   (PORT_INOUT4_MODE)
#define SIUL2_0_PORT76_FXIO_FXIO_D19_INOUT                        (PORT_INOUT5_MODE)
#define SIUL2_0_PORT76_SAI0_SAI0_BCLK_INOUT                       (PORT_INOUT7_MODE)
#define SIUL2_0_PORT77_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT77_LPUART10_LPUART10_TX_OUT                   (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT77_EMIOS_1_EMIOS_1_CH_3_H_OUT                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT77_EMIOS_0_EMIOS_0_CH_23_X_OUT                (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT77_ADC1_ADC1_MA_1                             (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT77_FXIO_FXIO_D16_OUT                          (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT77_LCU1_LCU1_OUT8                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT77_SAI0_SAI0_SYNC_OUT                         (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT77_SIUL_EIRQ_21                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT77_EMIOS_0_EMIOS_0_CH_23_X_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT77_EMIOS_1_EMIOS_1_CH_3_H_IN                  (PORT_INPUT3_MODE)
#define SIUL2_0_PORT77_FXIO_FXIO_D16_IN                           (PORT_INPUT4_MODE)
#define SIUL2_0_PORT77_SAI0_SAI0_SYNC_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT77_LPUART10_LPUART10_TX_IN                    (PORT_INPUT6_MODE)
#define SIUL2_0_PORT77_LPUART10_LPUART10_TX_INOUT                 (PORT_INOUT1_MODE)
#define SIUL2_0_PORT77_EMIOS_1_EMIOS_1_CH_3_H_INOUT               (PORT_INOUT2_MODE)
#define SIUL2_0_PORT77_EMIOS_0_EMIOS_0_CH_23_X_INOUT              (PORT_INOUT3_MODE)
#define SIUL2_0_PORT77_FXIO_FXIO_D16_INOUT                        (PORT_INOUT5_MODE)
#define SIUL2_0_PORT77_SAI0_SAI0_SYNC_INOUT                       (PORT_INOUT7_MODE)
#define SIUL2_0_PORT78_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT78_EMIOS_0_EMIOS_0_CH_10_H_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT78_LPSPI2_LPSPI2_PCS0_OUT                     (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT78_ADC0_ADC0_MA_1                             (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT78_EMIOS_1_EMIOS_1_CH_4_H_OUT                 (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT78_LCU1_LCU1_OUT1                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT78_FXIO_FXIO_D16_OUT                          (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT78_CAN2_CAN2_RX                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT78_SIUL_EIRQ_22                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT78_EMIOS_0_EMIOS_0_CH_10_H_IN                 (PORT_INPUT3_MODE)
#define SIUL2_0_PORT78_EMIOS_1_EMIOS_1_CH_4_H_IN                  (PORT_INPUT4_MODE)
#define SIUL2_0_PORT78_FXIO_FXIO_D16_IN                           (PORT_INPUT5_MODE)
#define SIUL2_0_PORT78_LPSPI2_LPSPI2_PCS0_IN                      (PORT_INPUT6_MODE)
#define SIUL2_0_PORT78_GMAC0_GMAC0_MII_COL                        (PORT_INPUT7_MODE)
#define SIUL2_0_PORT78_GMAC0_GMAC0_MII_RMII_RX_ER                 (PORT_INPUT8_MODE)
#define SIUL2_0_PORT78_GMAC0_GMAC0_MII_RMII_RGMII_RXD_0           (PORT_INPUT9_MODE)
#define SIUL2_0_PORT78_GMAC0_GMAC0_MII_RGMII_RXD2                 (PORT_INPUT10_MODE)
#define SIUL2_0_PORT78_GMAC0_GMAC0_MII_RGMII_RXD3                 (PORT_INPUT11_MODE)
#define SIUL2_0_PORT78_TRGMUX_TRGMUX_IN9                          (PORT_INPUT12_MODE)
#define SIUL2_0_PORT78_EMIOS_0_EMIOS_0_CH_10_H_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT78_LPSPI2_LPSPI2_PCS0_INOUT                   (PORT_INOUT3_MODE)
#define SIUL2_0_PORT78_EMIOS_1_EMIOS_1_CH_4_H_INOUT               (PORT_INOUT5_MODE)
#define SIUL2_0_PORT78_FXIO_FXIO_D16_INOUT                        (PORT_INOUT7_MODE)
#define SIUL2_0_PORT79_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT79_CAN2_CAN2_TX                               (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT79_EMIOS_0_EMIOS_0_CH_11_H_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT79_LPSPI2_LPSPI2_SCK_OUT                      (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT79_ADC0_ADC0_MA_2                             (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT79_LPUART2_LPUART2_TX_OUT                     (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT79_LCU1_LCU1_OUT0                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT79_LPI2C1_LPI2C1_SCL_OUT                      (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT79_SIUL_EIRQ_23                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT79_EMIOS_0_EMIOS_0_CH_11_H_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT79_LPI2C1_LPI2C1_SCL_IN                       (PORT_INPUT3_MODE)
#define SIUL2_0_PORT79_LPSPI2_LPSPI2_SCK_IN                       (PORT_INPUT4_MODE)
#define SIUL2_0_PORT79_GMAC0_GMAC0_MII_CRS                        (PORT_INPUT5_MODE)
#define SIUL2_0_PORT79_GMAC0_GMAC0_MII_RMII_RX_DV_RGMII_RXCTL     (PORT_INPUT6_MODE)
#define SIUL2_0_PORT79_GMAC0_GMAC0_MII_RMII_RGMII_RXD_0           (PORT_INPUT7_MODE)
#define SIUL2_0_PORT79_GMAC0_GMAC0_MII_RMII_RGMII_RXD_1           (PORT_INPUT8_MODE)
#define SIUL2_0_PORT79_GMAC0_GMAC0_MII_RXD2                       (PORT_INPUT9_MODE)
#define SIUL2_0_PORT79_GMAC0_GMAC0_MII_RGMII_RXD3                 (PORT_INPUT10_MODE)
#define SIUL2_0_PORT79_TRGMUX_TRGMUX_IN8                          (PORT_INPUT11_MODE)
#define SIUL2_0_PORT79_LPUART2_LPUART2_TX_IN                      (PORT_INPUT12_MODE)
#define SIUL2_0_PORT79_EMIOS_0_EMIOS_0_CH_11_H_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT79_LPSPI2_LPSPI2_SCK_INOUT                    (PORT_INOUT3_MODE)
#define SIUL2_0_PORT79_LPUART2_LPUART2_TX_INOUT                   (PORT_INOUT5_MODE)
#define SIUL2_0_PORT79_LPI2C1_LPI2C1_SCL_INOUT                    (PORT_INOUT7_MODE)
#define SIUL2_0_PORT80_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT80_LPSPI3_LPSPI3_SIN_OUT                      (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT80_EMIOS_1_EMIOS_1_CH_9_H_OUT                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT80_EMIOS_2_EMIOS_2_CH_9_H_OUT                 (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT80_LPI2C1_LPI2C1_SDAS_OUT                     (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT80_FXIO_FXIO_D15_OUT                          (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT80_LPI2C1_LPI2C1_SDA_OUT                      (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT80_CAN2_CAN2_RX                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT80_EMIOS_1_EMIOS_1_CH_9_H_IN                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT80_EMIOS_2_EMIOS_2_CH_9_H_IN                  (PORT_INPUT3_MODE)
#define SIUL2_0_PORT80_FXIO_FXIO_D15_IN                           (PORT_INPUT4_MODE)
#define SIUL2_0_PORT80_LPUART2_LPUART2_RX                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT80_LPI2C1_LPI2C1_SDA_IN                       (PORT_INPUT6_MODE)
#define SIUL2_0_PORT80_LPI2C1_LPI2C1_SDAS_IN                      (PORT_INPUT7_MODE)
#define SIUL2_0_PORT80_LPSPI3_LPSPI3_SIN_IN                       (PORT_INPUT8_MODE)
#define SIUL2_0_PORT80_GMAC0_GMAC0_MII_RMII_RX_DV_RGMII_RXCTL     (PORT_INPUT9_MODE)
#define SIUL2_0_PORT80_GMAC0_GMAC0_MII_RMII_RX_ER                 (PORT_INPUT10_MODE)
#define SIUL2_0_PORT80_GMAC0_GMAC0_MII_RGMII_RX_CLK               (PORT_INPUT11_MODE)
#define SIUL2_0_PORT80_LPSPI3_LPSPI3_SIN_INOUT                    (PORT_INOUT1_MODE)
#define SIUL2_0_PORT80_EMIOS_1_EMIOS_1_CH_9_H_INOUT               (PORT_INOUT2_MODE)
#define SIUL2_0_PORT80_EMIOS_2_EMIOS_2_CH_9_H_INOUT               (PORT_INOUT3_MODE)
#define SIUL2_0_PORT80_LPI2C1_LPI2C1_SDAS_INOUT                   (PORT_INOUT4_MODE)
#define SIUL2_0_PORT80_FXIO_FXIO_D15_INOUT                        (PORT_INOUT6_MODE)
#define SIUL2_0_PORT80_LPI2C1_LPI2C1_SDA_INOUT                    (PORT_INOUT7_MODE)
#define SIUL2_0_PORT81_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT81_LPSPI3_LPSPI3_SCK_OUT                      (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT81_CAN2_CAN2_TX                               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT81_LPI2C1_LPI2C1_SCLS_OUT                     (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT81_FXIO_FXIO_D14_OUT                          (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT81_FXIO_FXIO_D2_OUT                           (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT81_GMAC1_GMAC1_MII_RMII_RGMII_TXD_1           (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT81_TRACE_TRACE_ETM_D3                         (PORT_ALT13_FUNC_MODE)
#define SIUL2_0_PORT81_FXIO_FXIO_D2_IN                            (PORT_INPUT1_MODE)
#define SIUL2_0_PORT81_FXIO_FXIO_D14_IN                           (PORT_INPUT2_MODE)
#define SIUL2_0_PORT81_LPI2C1_LPI2C1_SCLS_IN                      (PORT_INPUT3_MODE)
#define SIUL2_0_PORT81_LPSPI3_LPSPI3_SCK_IN                       (PORT_INPUT4_MODE)
#define SIUL2_0_PORT81_GMAC0_GMAC0_MII_RMII_RX_DV_RGMII_RXCTL     (PORT_INPUT5_MODE)
#define SIUL2_0_PORT81_LPSPI3_LPSPI3_SCK_INOUT                    (PORT_INOUT1_MODE)
#define SIUL2_0_PORT81_LPI2C1_LPI2C1_SCLS_INOUT                   (PORT_INOUT4_MODE)
#define SIUL2_0_PORT81_FXIO_FXIO_D14_INOUT                        (PORT_INOUT6_MODE)
#define SIUL2_0_PORT81_FXIO_FXIO_D2_INOUT                         (PORT_INOUT7_MODE)
#define SIUL2_0_PORT82_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT82_GMAC0_GMAC0_MII_RMII_RGMII_TXD_0           (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT82_FXIO_FXIO_D6_OUT                           (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT82_FXIO_FXIO_D12_OUT                          (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT82_EMIOS_2_EMIOS_2_CH_12_H_OUT                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT82_GMAC0_GMAC0_MII_RMII_RGMII_TXD_1           (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT82_LCU1_LCU1_OUT7                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT82_SAI0_SAI0_D2_OUT                           (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT82_GMAC0_GMAC0_MII_RGMII_TXD2                 (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT82_WKPU_WKPU_36                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT82_EMIOS_2_EMIOS_2_CH_12_H_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT82_FXIO_FXIO_D6_IN                            (PORT_INPUT2_MODE)
#define SIUL2_0_PORT82_FXIO_FXIO_D12_IN                           (PORT_INPUT3_MODE)
#define SIUL2_0_PORT82_LPUART6_LPUART6_RX                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT82_SAI0_SAI0_D2_IN                            (PORT_INPUT5_MODE)
#define SIUL2_0_PORT82_FXIO_FXIO_D6_INOUT                         (PORT_INOUT2_MODE)
#define SIUL2_0_PORT82_FXIO_FXIO_D12_INOUT                        (PORT_INOUT3_MODE)
#define SIUL2_0_PORT82_EMIOS_2_EMIOS_2_CH_12_H_INOUT              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT82_SAI0_SAI0_D2_INOUT                         (PORT_INOUT7_MODE)
#define SIUL2_0_PORT83_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT83_LPUART7_LPUART7_TX_OUT                     (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT83_FXIO_FXIO_D13_OUT                          (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT83_EMIOS_2_EMIOS_2_CH_13_H_OUT                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT83_LPSPI2_LPSPI2_PCS1_OUT                     (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT83_LCU1_LCU1_OUT6                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT83_SAI0_SAI0_D3_OUT                           (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT83_GMAC0_GMAC0_MII_RMII_RGMII_TX_CLK_OUT      (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT83_GMAC0_GMAC0_MII_RMII_RGMII_TXD_0           (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT83_EMIOS_2_EMIOS_2_CH_13_H_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT83_FXIO_FXIO_D13_IN                           (PORT_INPUT2_MODE)
#define SIUL2_0_PORT83_LPSPI2_LPSPI2_PCS1_IN                      (PORT_INPUT3_MODE)
#define SIUL2_0_PORT83_GMAC0_GMAC0_MII_RMII_RGMII_TX_CLK_IN       (PORT_INPUT4_MODE)
#define SIUL2_0_PORT83_SAI0_SAI0_D3_IN                            (PORT_INPUT5_MODE)
#define SIUL2_0_PORT83_LPUART7_LPUART7_TX_IN                      (PORT_INPUT6_MODE)
#define SIUL2_0_PORT83_LPUART7_LPUART7_TX_INOUT                   (PORT_INOUT1_MODE)
#define SIUL2_0_PORT83_FXIO_FXIO_D13_INOUT                        (PORT_INOUT3_MODE)
#define SIUL2_0_PORT83_EMIOS_2_EMIOS_2_CH_13_H_INOUT              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT83_LPSPI2_LPSPI2_PCS1_INOUT                   (PORT_INOUT5_MODE)
#define SIUL2_0_PORT83_SAI0_SAI0_D3_INOUT                         (PORT_INOUT7_MODE)
#define SIUL2_0_PORT83_GMAC0_GMAC0_MII_RMII_RGMII_TX_CLK_INOUT    (PORT_INOUT8_MODE)
#define SIUL2_0_PORT84_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT84_FXIO_FXIO_D14_OUT                          (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT84_EMIOS_2_EMIOS_2_CH_14_H_OUT                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT84_ADC1_ADC1_MA_2                             (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT84_LCU1_LCU1_OUT5                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT84_GMAC0_GMAC0_PPS0_OUT                       (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT84_WKPU_WKPU_43                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT84_SIUL_EIRQ_16                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT84_EMIOS_2_EMIOS_2_CH_14_H_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT84_GMAC0_GMAC0_PPS0_IN                        (PORT_INPUT3_MODE)
#define SIUL2_0_PORT84_FXIO_FXIO_D14_IN                           (PORT_INPUT4_MODE)
#define SIUL2_0_PORT84_LPUART7_LPUART7_RX                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT84_FXIO_FXIO_D14_INOUT                        (PORT_INOUT3_MODE)
#define SIUL2_0_PORT84_EMIOS_2_EMIOS_2_CH_14_H_INOUT              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT84_GMAC0_GMAC0_PPS0_INOUT                     (PORT_INOUT7_MODE)
#define SIUL2_0_PORT85_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT85_GMAC0_GMAC0_PPS1_OUT                       (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT85_FXIO_FXIO_D15_OUT                          (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT85_EMIOS_2_EMIOS_2_CH_15_H_OUT                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT85_ADC1_ADC1_MA_1                             (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT85_LCU1_LCU1_OUT4                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT85_CAN6_CAN6_TX                               (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT85_SIUL_EIRQ_17                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT85_EMIOS_2_EMIOS_2_CH_15_H_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT85_GMAC0_GMAC0_PPS1_IN                        (PORT_INPUT3_MODE)
#define SIUL2_0_PORT85_FXIO_FXIO_D15_IN                           (PORT_INPUT4_MODE)
#define SIUL2_0_PORT85_GMAC0_GMAC0_PPS1_INOUT                     (PORT_INOUT1_MODE)
#define SIUL2_0_PORT85_FXIO_FXIO_D15_INOUT                        (PORT_INOUT3_MODE)
#define SIUL2_0_PORT85_EMIOS_2_EMIOS_2_CH_15_H_INOUT              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT86_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT86_EMIOS_0_EMIOS_0_CH_8_X_OUT                 (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT86_EMIOS_0_EMIOS_0_CH_8_X_IN                  (PORT_INPUT1_MODE)
#define SIUL2_0_PORT86_EMIOS_0_EMIOS_0_CH_8_X_INOUT               (PORT_INOUT1_MODE)
#define SIUL2_0_PORT87_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT87_FXIO_FXIO_D16_OUT                          (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT87_LCU1_LCU1_OUT0                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT87_WKPU_WKPU_44                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT87_ADC2_ADC2_S23                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT87_SIUL_EIRQ_18                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT87_FXIO_FXIO_D16_IN                           (PORT_INPUT2_MODE)
#define SIUL2_0_PORT87_CAN6_CAN6_RX                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT87_FXIO_FXIO_D16_INOUT                        (PORT_INOUT3_MODE)
#define SIUL2_0_PORT88_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT88_LPUART12_LPUART12_TX_OUT                   (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT88_EMIOS_1_EMIOS_1_CH_0_X_OUT                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT88_FXIO_FXIO_D17_OUT                          (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT88_EMIOS_2_EMIOS_2_CH_0_X_OUT                 (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT88_CAN7_CAN7_TX                               (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT88_LCU1_LCU1_OUT1                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT88_TRGMUX_TRGMUX_OUT15                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT88_ADC2_ADC2_S22                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT88_WKPU_WKPU_46                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT88_SIUL_EIRQ_19                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT88_EMIOS_1_EMIOS_1_CH_0_X_IN                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT88_EMIOS_2_EMIOS_2_CH_0_X_IN                  (PORT_INPUT3_MODE)
#define SIUL2_0_PORT88_FXIO_FXIO_D17_IN                           (PORT_INPUT4_MODE)
#define SIUL2_0_PORT88_LPUART12_LPUART12_TX_IN                    (PORT_INPUT5_MODE)
#define SIUL2_0_PORT88_LPUART12_LPUART12_TX_INOUT                 (PORT_INOUT1_MODE)
#define SIUL2_0_PORT88_EMIOS_1_EMIOS_1_CH_0_X_INOUT               (PORT_INOUT2_MODE)
#define SIUL2_0_PORT88_FXIO_FXIO_D17_INOUT                        (PORT_INOUT3_MODE)
#define SIUL2_0_PORT88_EMIOS_2_EMIOS_2_CH_0_X_INOUT               (PORT_INOUT4_MODE)
#define SIUL2_0_PORT89_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT89_EMIOS_1_EMIOS_1_CH_1_H_OUT                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT89_FXIO_FXIO_D18_OUT                          (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT89_EMIOS_2_EMIOS_2_CH_1_H_OUT                 (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT89_LPSPI4_LPSPI4_PCS1_OUT                     (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT89_LCU1_LCU1_OUT2                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT89_ADC0_ADC0_S20                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT89_WKPU_WKPU_45                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT89_SIUL_EIRQ_20                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT89_EMIOS_1_EMIOS_1_CH_1_H_IN                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT89_EMIOS_2_EMIOS_2_CH_1_H_IN                  (PORT_INPUT3_MODE)
#define SIUL2_0_PORT89_FXIO_FXIO_D18_IN                           (PORT_INPUT4_MODE)
#define SIUL2_0_PORT89_LPUART12_LPUART12_RX                       (PORT_INPUT5_MODE)
#define SIUL2_0_PORT89_LPSPI4_LPSPI4_PCS1_IN                      (PORT_INPUT6_MODE)
#define SIUL2_0_PORT89_CAN7_CAN7_RX                               (PORT_INPUT7_MODE)
#define SIUL2_0_PORT89_EMIOS_1_EMIOS_1_CH_1_H_INOUT               (PORT_INOUT2_MODE)
#define SIUL2_0_PORT89_FXIO_FXIO_D18_INOUT                        (PORT_INOUT3_MODE)
#define SIUL2_0_PORT89_EMIOS_2_EMIOS_2_CH_1_H_INOUT               (PORT_INOUT4_MODE)
#define SIUL2_0_PORT89_LPSPI4_LPSPI4_PCS1_INOUT                   (PORT_INOUT5_MODE)
#define SIUL2_0_PORT90_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT90_LPUART13_LPUART13_TX_OUT                   (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT90_EMIOS_1_EMIOS_1_CH_3_H_OUT                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT90_FXIO_FXIO_D19_OUT                          (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT90_EMIOS_2_EMIOS_2_CH_2_H_OUT                 (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT90_LCU1_LCU1_OUT9                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT90_LPSPI4_LPSPI4_SIN_OUT                      (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT90_ADC0_ADC0_S21                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT90_WKPU_WKPU_48                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT90_CAN5_CAN5_RX                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT90_SIUL_EIRQ_21                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT90_EMIOS_1_EMIOS_1_CH_3_H_IN                  (PORT_INPUT3_MODE)
#define SIUL2_0_PORT90_EMIOS_2_EMIOS_2_CH_2_H_IN                  (PORT_INPUT4_MODE)
#define SIUL2_0_PORT90_FXIO_FXIO_D19_IN                           (PORT_INPUT5_MODE)
#define SIUL2_0_PORT90_LPUART13_LPUART13_RX                       (PORT_INPUT6_MODE)
#define SIUL2_0_PORT90_LPSPI4_LPSPI4_SIN_IN                       (PORT_INPUT7_MODE)
#define SIUL2_0_PORT90_LPUART13_LPUART13_TX_IN                    (PORT_INPUT8_MODE)
#define SIUL2_0_PORT90_LPUART13_LPUART13_TX_INOUT                 (PORT_INOUT1_MODE)
#define SIUL2_0_PORT90_EMIOS_1_EMIOS_1_CH_3_H_INOUT               (PORT_INOUT2_MODE)
#define SIUL2_0_PORT90_FXIO_FXIO_D19_INOUT                        (PORT_INOUT3_MODE)
#define SIUL2_0_PORT90_EMIOS_2_EMIOS_2_CH_2_H_INOUT               (PORT_INOUT4_MODE)
#define SIUL2_0_PORT90_LPSPI4_LPSPI4_SIN_INOUT                    (PORT_INOUT7_MODE)
#define SIUL2_0_PORT91_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT91_CAN5_CAN5_TX                               (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT91_EMIOS_1_EMIOS_1_CH_4_H_OUT                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT91_FXIO_FXIO_D20_OUT                          (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT91_EMIOS_2_EMIOS_2_CH_3_H_OUT                 (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT91_ADC1_ADC1_MA_0                             (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT91_LCU1_LCU1_OUT3                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT91_LPSPI4_LPSPI4_SCK_OUT                      (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT91_LPUART13_LPUART13_TX_OUT                   (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT91_SIUL_EIRQ_22                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT91_EMIOS_1_EMIOS_1_CH_4_H_IN                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT91_EMIOS_2_EMIOS_2_CH_3_H_IN                  (PORT_INPUT3_MODE)
#define SIUL2_0_PORT91_FXIO_FXIO_D20_IN                           (PORT_INPUT4_MODE)
#define SIUL2_0_PORT91_LPUART13_LPUART13_RX                       (PORT_INPUT5_MODE)
#define SIUL2_0_PORT91_LPSPI4_LPSPI4_SCK_IN                       (PORT_INPUT6_MODE)
#define SIUL2_0_PORT91_LPUART13_LPUART13_TX_IN                    (PORT_INPUT7_MODE)
#define SIUL2_0_PORT91_EMIOS_1_EMIOS_1_CH_4_H_INOUT               (PORT_INOUT2_MODE)
#define SIUL2_0_PORT91_FXIO_FXIO_D20_INOUT                        (PORT_INOUT3_MODE)
#define SIUL2_0_PORT91_EMIOS_2_EMIOS_2_CH_3_H_INOUT               (PORT_INOUT4_MODE)
#define SIUL2_0_PORT91_LPSPI4_LPSPI4_SCK_INOUT                    (PORT_INOUT7_MODE)
#define SIUL2_0_PORT91_LPUART13_LPUART13_TX_INOUT                 (PORT_INOUT8_MODE)
#define SIUL2_0_PORT92_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT92_CAN3_CAN3_TX                               (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT92_EMIOS_1_EMIOS_1_CH_7_H_OUT                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT92_FXIO_FXIO_D21_OUT                          (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT92_FXIO_FXIO_D2_OUT                           (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT92_LPI2C1_LPI2C1_SCL_OUT                      (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT92_LCU1_LCU1_OUT8                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT92_LPUART0_LPUART0_TX_OUT                     (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT92_EMIOS_1_EMIOS_1_CH_7_H_IN                  (PORT_INPUT1_MODE)
#define SIUL2_0_PORT92_FXIO_FXIO_D2_IN                            (PORT_INPUT2_MODE)
#define SIUL2_0_PORT92_FXIO_FXIO_D21_IN                           (PORT_INPUT3_MODE)
#define SIUL2_0_PORT92_LPI2C1_LPI2C1_SCL_IN                       (PORT_INPUT4_MODE)
#define SIUL2_0_PORT92_LPUART0_LPUART0_TX_IN                      (PORT_INPUT5_MODE)
#define SIUL2_0_PORT92_LPUART1_LPUART1_RIN_B                      (PORT_INPUT6_MODE)
#define SIUL2_0_PORT92_EMIOS_1_EMIOS_1_CH_7_H_INOUT               (PORT_INOUT2_MODE)
#define SIUL2_0_PORT92_FXIO_FXIO_D21_INOUT                        (PORT_INOUT3_MODE)
#define SIUL2_0_PORT92_FXIO_FXIO_D2_INOUT                         (PORT_INOUT4_MODE)
#define SIUL2_0_PORT92_LPI2C1_LPI2C1_SCL_INOUT                    (PORT_INOUT5_MODE)
#define SIUL2_0_PORT92_LPUART0_LPUART0_TX_INOUT                   (PORT_INOUT8_MODE)
#define SIUL2_0_PORT93_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT93_EMIOS_1_EMIOS_1_CH_10_H_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT93_FXIO_FXIO_D22_OUT                          (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT93_EMIOS_2_EMIOS_2_CH_4_H_OUT                 (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT93_LPI2C1_LPI2C1_SDA_OUT                      (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT93_FXIO_FXIO_D3_OUT                           (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT93_WKPU_WKPU_47                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT93_CAN3_CAN3_RX                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT93_SIUL_EIRQ_23                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT93_EMIOS_1_EMIOS_1_CH_10_H_IN                 (PORT_INPUT3_MODE)
#define SIUL2_0_PORT93_EMIOS_2_EMIOS_2_CH_4_H_IN                  (PORT_INPUT4_MODE)
#define SIUL2_0_PORT93_FXIO_FXIO_D3_IN                            (PORT_INPUT5_MODE)
#define SIUL2_0_PORT93_FXIO_FXIO_D22_IN                           (PORT_INPUT6_MODE)
#define SIUL2_0_PORT93_LPUART0_LPUART0_RX                         (PORT_INPUT7_MODE)
#define SIUL2_0_PORT93_LPI2C1_LPI2C1_SDA_IN                       (PORT_INPUT8_MODE)
#define SIUL2_0_PORT93_LPUART1_LPUART1_DCD_B                      (PORT_INPUT9_MODE)
#define SIUL2_0_PORT93_EMIOS_1_EMIOS_1_CH_10_H_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT93_FXIO_FXIO_D22_INOUT                        (PORT_INOUT3_MODE)
#define SIUL2_0_PORT93_EMIOS_2_EMIOS_2_CH_4_H_INOUT               (PORT_INOUT4_MODE)
#define SIUL2_0_PORT93_LPI2C1_LPI2C1_SDA_INOUT                    (PORT_INOUT5_MODE)
#define SIUL2_0_PORT93_FXIO_FXIO_D3_INOUT                         (PORT_INOUT7_MODE)
#define SIUL2_0_PORT94_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT94_CAN4_CAN4_TX                               (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT94_EMIOS_1_EMIOS_1_CH_12_H_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT94_FXIO_FXIO_D0_OUT                           (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT94_EMIOS_2_EMIOS_2_CH_5_H_OUT                 (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT94_FXIO_FXIO_D23_OUT                          (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT94_EMIOS_1_EMIOS_1_CH_12_H_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT94_EMIOS_2_EMIOS_2_CH_5_H_IN                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT94_FXIO_FXIO_D0_IN                            (PORT_INPUT3_MODE)
#define SIUL2_0_PORT94_FXIO_FXIO_D23_IN                           (PORT_INPUT4_MODE)
#define SIUL2_0_PORT94_LPUART1_LPUART1_DSR_B                      (PORT_INPUT5_MODE)
#define SIUL2_0_PORT94_EMIOS_1_EMIOS_1_CH_12_H_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT94_FXIO_FXIO_D0_INOUT                         (PORT_INOUT3_MODE)
#define SIUL2_0_PORT94_EMIOS_2_EMIOS_2_CH_5_H_INOUT               (PORT_INOUT4_MODE)
#define SIUL2_0_PORT94_FXIO_FXIO_D23_INOUT                        (PORT_INOUT7_MODE)
#define SIUL2_0_PORT95_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT95_EMIOS_1_EMIOS_1_CH_14_H_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT95_FXIO_FXIO_D1_OUT                           (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT95_EMIOS_2_EMIOS_2_CH_6_H_OUT                 (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT95_LPUART1_LPUART1_DTR_B                      (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT95_FXIO_FXIO_D24_OUT                          (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT95_ADC2_ADC2_S21                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT95_WKPU_WKPU_49                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT95_CAN4_CAN4_RX                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT95_EMIOS_1_EMIOS_1_CH_14_H_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT95_EMIOS_2_EMIOS_2_CH_6_H_IN                  (PORT_INPUT3_MODE)
#define SIUL2_0_PORT95_FXIO_FXIO_D1_IN                            (PORT_INPUT4_MODE)
#define SIUL2_0_PORT95_FXIO_FXIO_D24_IN                           (PORT_INPUT5_MODE)
#define SIUL2_0_PORT95_EMIOS_1_EMIOS_1_CH_14_H_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT95_FXIO_FXIO_D1_INOUT                         (PORT_INOUT3_MODE)
#define SIUL2_0_PORT95_EMIOS_2_EMIOS_2_CH_6_H_INOUT               (PORT_INOUT5_MODE)
#define SIUL2_0_PORT95_FXIO_FXIO_D24_INOUT                        (PORT_INOUT7_MODE)
#define SIUL2_0_PORT96_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_2_G_OUT                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT96_LPSPI3_LPSPI3_SOUT_OUT                     (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_16_X_OUT                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT96_FXIO_FXIO_D0_OUT                           (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT96_TRGMUX_TRGMUX_OUT1                         (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT96_WKPU_WKPU_6                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT96_ADC0_ADC0_P1                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT96_SIUL_EIRQ_8                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_2_G_IN                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_16_X_IN                 (PORT_INPUT3_MODE)
#define SIUL2_0_PORT96_FXIO_FXIO_D0_IN                            (PORT_INPUT4_MODE)
#define SIUL2_0_PORT96_LPUART5_LPUART5_RX                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT96_LPSPI3_LPSPI3_SOUT_IN                      (PORT_INPUT6_MODE)
#define SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_2_G_INOUT               (PORT_INOUT2_MODE)
#define SIUL2_0_PORT96_LPSPI3_LPSPI3_SOUT_INOUT                   (PORT_INOUT3_MODE)
#define SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_16_X_INOUT              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT96_FXIO_FXIO_D0_INOUT                         (PORT_INOUT6_MODE)
#define SIUL2_0_PORT97_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT97_LPUART5_LPUART5_TX_OUT                     (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_3_G_OUT                 (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT97_LPSPI3_LPSPI3_SCK_OUT                      (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_17_Y_OUT                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT97_FXIO_FXIO_D1_OUT                           (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT97_TRGMUX_TRGMUX_OUT2                         (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT97_ADC0_ADC0_P0                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT97_SIUL_EIRQ_9                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_3_G_IN                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_17_Y_IN                 (PORT_INPUT3_MODE)
#define SIUL2_0_PORT97_FXIO_FXIO_D1_IN                            (PORT_INPUT4_MODE)
#define SIUL2_0_PORT97_LPSPI3_LPSPI3_SCK_IN                       (PORT_INPUT5_MODE)
#define SIUL2_0_PORT97_LPUART5_LPUART5_TX_IN                      (PORT_INPUT6_MODE)
#define SIUL2_0_PORT97_LPUART5_LPUART5_TX_INOUT                   (PORT_INOUT1_MODE)
#define SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_3_G_INOUT               (PORT_INOUT2_MODE)
#define SIUL2_0_PORT97_LPSPI3_LPSPI3_SCK_INOUT                    (PORT_INOUT3_MODE)
#define SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_17_Y_INOUT              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT97_FXIO_FXIO_D1_INOUT                         (PORT_INOUT6_MODE)
#define SIUL2_0_PORT98_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT98_LCU0_LCU0_OUT1                             (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT98_EMIOS_1_EMIOS_1_CH_21_Y_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT98_LPSPI1_LPSPI1_SOUT_OUT                     (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT98_FXIO_FXIO_D4_OUT                           (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT98_FXIO_FXIO_D6_OUT                           (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT98_LPUART3_LPUART3_TX_OUT                     (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT98_LPSPI5_LPSPI5_SOUT_OUT                     (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT98_WKPU_WKPU_9                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT98_ADC0_ADC0_S16                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT98_SIUL_EIRQ_10                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT98_EMIOS_1_EMIOS_1_CH_21_Y_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT98_FXIO_FXIO_D4_IN                            (PORT_INPUT3_MODE)
#define SIUL2_0_PORT98_FXIO_FXIO_D6_IN                            (PORT_INPUT4_MODE)
#define SIUL2_0_PORT98_LPSPI1_LPSPI1_SOUT_IN                      (PORT_INPUT5_MODE)
#define SIUL2_0_PORT98_LPSPI5_LPSPI5_SOUT_IN                      (PORT_INPUT6_MODE)
#define SIUL2_0_PORT98_TRGMUX_TRGMUX_IN5                          (PORT_INPUT7_MODE)
#define SIUL2_0_PORT98_LPUART3_LPUART3_TX_IN                      (PORT_INPUT8_MODE)
#define SIUL2_0_PORT98_EMIOS_1_EMIOS_1_CH_21_Y_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT98_LPSPI1_LPSPI1_SOUT_INOUT                   (PORT_INOUT3_MODE)
#define SIUL2_0_PORT98_FXIO_FXIO_D4_INOUT                         (PORT_INOUT4_MODE)
#define SIUL2_0_PORT98_FXIO_FXIO_D6_INOUT                         (PORT_INOUT5_MODE)
#define SIUL2_0_PORT98_LPUART3_LPUART3_TX_INOUT                   (PORT_INOUT6_MODE)
#define SIUL2_0_PORT98_LPSPI5_LPSPI5_SOUT_INOUT                   (PORT_INOUT7_MODE)
#define SIUL2_0_PORT99_GPIO                                       (PORT_GPIO_MODE)
#define SIUL2_0_PORT99_EMIOS_1_EMIOS_1_CH_22_X_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT99_LPSPI1_LPSPI1_PCS0_OUT                     (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT99_FXIO_FXIO_D5_OUT                           (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT99_FXIO_FXIO_D7_OUT                           (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT99_LCU0_LCU0_OUT0                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT99_SYSTEM_NMI_B                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT99_WKPU_WKPU_1                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT99_ADC0_ADC0_S10                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT99_SIUL_EIRQ_11                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT99_EMIOS_1_EMIOS_1_CH_22_X_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT99_FXIO_FXIO_D5_IN                            (PORT_INPUT3_MODE)
#define SIUL2_0_PORT99_FXIO_FXIO_D7_IN                            (PORT_INPUT4_MODE)
#define SIUL2_0_PORT99_LPUART3_LPUART3_RX                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT99_LPSPI1_LPSPI1_PCS0_IN                      (PORT_INPUT6_MODE)
#define SIUL2_0_PORT99_TRGMUX_TRGMUX_IN4                          (PORT_INPUT7_MODE)
#define SIUL2_0_PORT99_EMIOS_1_EMIOS_1_CH_22_X_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT99_LPSPI1_LPSPI1_PCS0_INOUT                   (PORT_INOUT3_MODE)
#define SIUL2_0_PORT99_FXIO_FXIO_D5_INOUT                         (PORT_INOUT4_MODE)
#define SIUL2_0_PORT99_FXIO_FXIO_D7_INOUT                         (PORT_INOUT5_MODE)
#define SIUL2_0_PORT100_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT100_EMIOS_1_EMIOS_1_CH_23_X_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT100_LPSPI1_LPSPI1_PCS1_OUT                    (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT100_LCU0_LCU0_OUT6                            (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT100_LPSPI5_LPSPI5_PCS0_OUT                    (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT100_ADC0_ADC0_S19                             (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT100_WKPU_WKPU_22                              (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT100_SIUL_EIRQ_12                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT100_EMIOS_1_EMIOS_1_CH_23_X_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT100_LPSPI1_LPSPI1_PCS1_IN                     (PORT_INPUT3_MODE)
#define SIUL2_0_PORT100_LPSPI5_LPSPI5_PCS0_IN                     (PORT_INPUT4_MODE)
#define SIUL2_0_PORT100_EMIOS_1_EMIOS_1_CH_23_X_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT100_LPSPI1_LPSPI1_PCS1_INOUT                  (PORT_INOUT3_MODE)
#define SIUL2_0_PORT100_LPSPI5_LPSPI5_PCS0_INOUT                  (PORT_INOUT7_MODE)
#define SIUL2_0_PORT101_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT101_GMAC0_GMAC0_MII_TXD2                      (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_19_Y_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_2_G_OUT                (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT101_GMAC0_GMAC0_MII_TXD3                      (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT101_FXIO_FXIO_D15_OUT                         (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT101_LPSPI0_LPSPI0_PCS1_OUT                    (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT101_SAI0_SAI0_D3_OUT                          (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT101_SIUL_EIRQ_13                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_2_G_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_19_Y_IN                (PORT_INPUT3_MODE)
#define SIUL2_0_PORT101_FXIO_FXIO_D15_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT101_LPSPI0_LPSPI0_PCS1_IN                     (PORT_INPUT5_MODE)
#define SIUL2_0_PORT101_GMAC0_GMAC0_MII_RX_CLK                    (PORT_INPUT6_MODE)
#define SIUL2_0_PORT101_SAI0_SAI0_D3_IN                           (PORT_INPUT7_MODE)
#define SIUL2_0_PORT101_TRGMUX_TRGMUX_IN7                         (PORT_INPUT8_MODE)
#define SIUL2_0_PORT101_GMAC1_GMAC1_MII_RMII_RX_DV_RGMII_RXCTL    (PORT_INPUT9_MODE)
#define SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_19_Y_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_2_G_INOUT              (PORT_INOUT3_MODE)
#define SIUL2_0_PORT101_FXIO_FXIO_D15_INOUT                       (PORT_INOUT6_MODE)
#define SIUL2_0_PORT101_LPSPI0_LPSPI0_PCS1_INOUT                  (PORT_INOUT7_MODE)
#define SIUL2_0_PORT101_SAI0_SAI0_D3_INOUT                        (PORT_INOUT11_MODE)
#define SIUL2_0_PORT102_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT102_GMAC0_GMAC0_MII_TXD3                      (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT102_FXIO_FXIO_D3_OUT                          (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT102_EMIOS_1_EMIOS_1_CH_12_H_OUT               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT102_GMAC0_GMAC0_MII_TXD2                      (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT102_FXIO_FXIO_D13_OUT                         (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT102_LPSPI0_LPSPI0_PCS0_OUT                    (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT102_SAI0_SAI0_D2_OUT                          (PORT_ALT13_FUNC_MODE)
#define SIUL2_0_PORT102_CMP0_CMP0_IN7                             (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT102_SIUL_EIRQ_14                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT102_EMIOS_1_EMIOS_1_CH_12_H_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT102_FXIO_FXIO_D3_IN                           (PORT_INPUT3_MODE)
#define SIUL2_0_PORT102_FXIO_FXIO_D13_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT102_LPUART2_LPUART2_RX                        (PORT_INPUT5_MODE)
#define SIUL2_0_PORT102_LPSPI0_LPSPI0_PCS0_IN                     (PORT_INPUT6_MODE)
#define SIUL2_0_PORT102_GMAC0_GMAC0_MII_RMII_TX_CLK               (PORT_INPUT7_MODE)
#define SIUL2_0_PORT102_SAI0_SAI0_D2_IN                           (PORT_INPUT8_MODE)
#define SIUL2_0_PORT102_GMAC1_GMAC1_MII_RMII_RGMII_RXD_0          (PORT_INPUT9_MODE)
#define SIUL2_0_PORT102_FXIO_FXIO_D3_INOUT                        (PORT_INOUT2_MODE)
#define SIUL2_0_PORT102_EMIOS_1_EMIOS_1_CH_12_H_INOUT             (PORT_INOUT3_MODE)
#define SIUL2_0_PORT102_FXIO_FXIO_D13_INOUT                       (PORT_INOUT6_MODE)
#define SIUL2_0_PORT102_LPSPI0_LPSPI0_PCS0_INOUT                  (PORT_INOUT7_MODE)
#define SIUL2_0_PORT102_SAI0_SAI0_D2_INOUT                        (PORT_INOUT13_MODE)
#define SIUL2_0_PORT103_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT103_GMAC0_GMAC0_MII_RMII_TXD_0                (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT103_LPUART2_LPUART2_TX_OUT                    (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT103_LPSPI3_LPSPI3_PCS3_OUT                    (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT103_LPSPI0_LPSPI0_PCS3_OUT                    (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT103_GMAC0_GMAC0_MII_RMII_TXD_1                (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT103_TRACE_TRACE_ETM_D0                        (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT103_QUADSPI_QUADSPI_IOFA1_OUT                 (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT103_CMP0_CMP0_IN6                             (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT103_SIUL_EIRQ_15                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT103_LPSPI0_LPSPI0_PCS3_IN                     (PORT_INPUT2_MODE)
#define SIUL2_0_PORT103_LPSPI3_LPSPI3_PCS3_IN                     (PORT_INPUT3_MODE)
#define SIUL2_0_PORT103_QUADSPI_QUADSPI_IOFA1_IN                  (PORT_INPUT4_MODE)
#define SIUL2_0_PORT103_LPUART2_LPUART2_TX_IN                     (PORT_INPUT5_MODE)
#define SIUL2_0_PORT103_GMAC1_GMAC1_MII_RGMII_RXD2                (PORT_INPUT6_MODE)
#define SIUL2_0_PORT103_LPUART2_LPUART2_TX_INOUT                  (PORT_INOUT2_MODE)
#define SIUL2_0_PORT103_LPSPI3_LPSPI3_PCS3_INOUT                  (PORT_INOUT3_MODE)
#define SIUL2_0_PORT103_LPSPI0_LPSPI0_PCS3_INOUT                  (PORT_INOUT4_MODE)
#define SIUL2_0_PORT103_QUADSPI_QUADSPI_IOFA1_INOUT               (PORT_INOUT7_MODE)
#define SIUL2_0_PORT104_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT104_LPSPI3_LPSPI3_SOUT_OUT                    (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT104_LPI2C1_LPI2C1_SDA_OUT                     (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT104_FXIO_FXIO_D1_OUT                          (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT104_EMIOS_0_EMIOS_0_CH_12_H_OUT               (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT104_FXIO_FXIO_D11_OUT                         (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT104_GMAC1_GMAC1_MII_RMII_RGMII_TXD_0          (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT104_TRACE_TRACE_ETM_D2                        (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT104_SIUL_EIRQ_24                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT104_EMIOS_0_EMIOS_0_CH_12_H_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT104_FXIO_FXIO_D1_IN                           (PORT_INPUT3_MODE)
#define SIUL2_0_PORT104_FXIO_FXIO_D11_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT104_LPUART6_LPUART6_RX                        (PORT_INPUT5_MODE)
#define SIUL2_0_PORT104_LPI2C1_LPI2C1_SDA_IN                      (PORT_INPUT6_MODE)
#define SIUL2_0_PORT104_LPSPI3_LPSPI3_SOUT_IN                     (PORT_INPUT7_MODE)
#define SIUL2_0_PORT104_GMAC0_GMAC0_MII_RMII_RXD_1                (PORT_INPUT8_MODE)
#define SIUL2_0_PORT104_GMAC0_GMAC0_MII_RXD3                      (PORT_INPUT9_MODE)
#define SIUL2_0_PORT104_LPSPI3_LPSPI3_SOUT_INOUT                  (PORT_INOUT1_MODE)
#define SIUL2_0_PORT104_LPI2C1_LPI2C1_SDA_INOUT                   (PORT_INOUT2_MODE)
#define SIUL2_0_PORT104_FXIO_FXIO_D1_INOUT                        (PORT_INOUT5_MODE)
#define SIUL2_0_PORT104_EMIOS_0_EMIOS_0_CH_12_H_INOUT             (PORT_INOUT6_MODE)
#define SIUL2_0_PORT104_FXIO_FXIO_D11_INOUT                       (PORT_INOUT7_MODE)
#define SIUL2_0_PORT105_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT105_LPI2C1_LPI2C1_SCL_OUT                     (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT105_FXIO_FXIO_D0_OUT                          (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT105_LPUART6_LPUART6_TX_OUT                    (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT105_EMIOS_0_EMIOS_0_CH_13_H_OUT               (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT105_FXIO_FXIO_D10_OUT                         (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT105_GMAC1_GMAC1_MII_RGMII_TXD3                (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT105_TRACE_TRACE_ETM_D1                        (PORT_ALT15_FUNC_MODE)
#define SIUL2_0_PORT105_SIUL_EIRQ_25                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT105_EMIOS_0_EMIOS_0_CH_13_H_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT105_FXIO_FXIO_D0_IN                           (PORT_INPUT3_MODE)
#define SIUL2_0_PORT105_FXIO_FXIO_D10_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT105_LPI2C1_LPI2C1_SCL_IN                      (PORT_INPUT5_MODE)
#define SIUL2_0_PORT105_GMAC0_GMAC0_MII_RMII_RXD_0                (PORT_INPUT6_MODE)
#define SIUL2_0_PORT105_GMAC0_GMAC0_MII_RXD2                      (PORT_INPUT7_MODE)
#define SIUL2_0_PORT105_LPUART6_LPUART6_TX_IN                     (PORT_INPUT8_MODE)
#define SIUL2_0_PORT105_LPI2C1_LPI2C1_SCL_INOUT                   (PORT_INOUT2_MODE)
#define SIUL2_0_PORT105_FXIO_FXIO_D0_INOUT                        (PORT_INOUT3_MODE)
#define SIUL2_0_PORT105_LPUART6_LPUART6_TX_INOUT                  (PORT_INOUT4_MODE)
#define SIUL2_0_PORT105_EMIOS_0_EMIOS_0_CH_13_H_INOUT             (PORT_INOUT6_MODE)
#define SIUL2_0_PORT105_FXIO_FXIO_D10_INOUT                       (PORT_INOUT7_MODE)
#define SIUL2_0_PORT106_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT106_GMAC0_GMAC0_MII_TXD3                      (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT106_EMIOS_0_EMIOS_0_CH_16_X_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT106_EMIOS_1_EMIOS_1_CH_10_H_OUT               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT106_TRACE_TRACE_ETM_D3                        (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT106_LPSPI0_LPSPI0_SIN_OUT                     (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT106_SYSTEM_CLKOUT_RUN                         (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT106_QUADSPI_QUADSPI_SCKFA_OUT                 (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT106_SIUL_EIRQ_26                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT106_EMIOS_0_EMIOS_0_CH_16_X_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT106_EMIOS_1_EMIOS_1_CH_10_H_IN                (PORT_INPUT3_MODE)
#define SIUL2_0_PORT106_LPSPI0_LPSPI0_SIN_IN                      (PORT_INPUT4_MODE)
#define SIUL2_0_PORT106_GMAC0_GMAC0_MII_RX_CLK                    (PORT_INPUT5_MODE)
#define SIUL2_0_PORT106_QUADSPI_QUADSPI_SCKFA_IN                  (PORT_INPUT6_MODE)
#define SIUL2_0_PORT106_GMAC1_GMAC1_MII_RGMII_RX_CLK              (PORT_INPUT7_MODE)
#define SIUL2_0_PORT106_EMIOS_0_EMIOS_0_CH_16_X_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT106_EMIOS_1_EMIOS_1_CH_10_H_INOUT             (PORT_INOUT3_MODE)
#define SIUL2_0_PORT106_LPSPI0_LPSPI0_SIN_INOUT                   (PORT_INOUT5_MODE)
#define SIUL2_0_PORT106_QUADSPI_QUADSPI_SCKFA_INOUT               (PORT_INOUT7_MODE)
#define SIUL2_0_PORT107_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT107_GMAC0_GMAC0_MII_TXD2                      (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT107_EMIOS_0_EMIOS_0_CH_17_Y_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT107_GMAC0_GMAC0_MII_RMII_TX_EN                (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT107_TRACE_TRACE_ETM_D2                        (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT107_LPSPI0_LPSPI0_SCK_OUT                     (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT107_QUADSPI_QUADSPI_IOFA0_OUT                 (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT107_GMAC1_GMAC1_RGMII_TXCTL                   (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT107_SIUL_EIRQ_27                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT107_EMIOS_0_EMIOS_0_CH_17_Y_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT107_LPSPI0_LPSPI0_SCK_IN                      (PORT_INPUT3_MODE)
#define SIUL2_0_PORT107_GMAC0_GMAC0_MII_RMII_TX_CLK               (PORT_INPUT4_MODE)
#define SIUL2_0_PORT107_QUADSPI_QUADSPI_IOFA0_IN                  (PORT_INPUT5_MODE)
#define SIUL2_0_PORT107_LPUART2_LPUART2_CTS                       (PORT_INPUT6_MODE)
#define SIUL2_0_PORT107_EMIOS_0_EMIOS_0_CH_17_Y_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT107_LPSPI0_LPSPI0_SCK_INOUT                   (PORT_INOUT6_MODE)
#define SIUL2_0_PORT107_QUADSPI_QUADSPI_IOFA0_INOUT               (PORT_INOUT7_MODE)
#define SIUL2_0_PORT108_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT108_EMIOS_0_EMIOS_0_CH_18_Y_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT108_LPUART2_LPUART2_RTS                       (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT108_TRACE_TRACE_ETM_D1                        (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT108_GMAC0_GMAC0_MII_RMII_TX_EN                (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT108_LPSPI0_LPSPI0_SOUT_OUT                    (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT108_QUADSPI_QUADSPI_IOFA2_OUT                 (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT108_SIUL_EIRQ_28                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT108_EMIOS_0_EMIOS_0_CH_18_Y_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT108_LPI2C1_LPI2C1_HREQ                        (PORT_INPUT3_MODE)
#define SIUL2_0_PORT108_LPSPI0_LPSPI0_SOUT_IN                     (PORT_INPUT4_MODE)
#define SIUL2_0_PORT108_GMAC0_GMAC0_MII_RMII_TX_CLK               (PORT_INPUT5_MODE)
#define SIUL2_0_PORT108_QUADSPI_QUADSPI_IOFA2_IN                  (PORT_INPUT6_MODE)
#define SIUL2_0_PORT108_GMAC1_GMAC1_MII_RMII_RGMII_RXD_1          (PORT_INPUT7_MODE)
#define SIUL2_0_PORT108_EMIOS_0_EMIOS_0_CH_18_Y_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT108_LPSPI0_LPSPI0_SOUT_INOUT                  (PORT_INOUT6_MODE)
#define SIUL2_0_PORT108_QUADSPI_QUADSPI_IOFA2_INOUT               (PORT_INOUT7_MODE)
#define SIUL2_0_PORT109_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT109_LPSPI5_LPSPI5_SIN_OUT                     (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT109_EMIOS_0_EMIOS_0_CH_20_Y_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT109_FXIO_FXIO_D7_OUT                          (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT109_LPI2C0_LPI2C0_SDA_OUT                     (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT109_GMAC0_GMAC0_PPS1_OUT                      (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT109_SAI1_SAI1_D0_OUT                          (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT109_WKPU_WKPU_24                              (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT109_SIUL_EIRQ_29                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT109_EMIOS_0_EMIOS_0_CH_20_Y_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT109_GMAC0_GMAC0_PPS1_IN                       (PORT_INPUT3_MODE)
#define SIUL2_0_PORT109_FXIO_FXIO_D7_IN                           (PORT_INPUT4_MODE)
#define SIUL2_0_PORT109_LPUART1_LPUART1_RX                        (PORT_INPUT5_MODE)
#define SIUL2_0_PORT109_LPI2C0_LPI2C0_SDA_IN                      (PORT_INPUT6_MODE)
#define SIUL2_0_PORT109_LPSPI5_LPSPI5_SIN_IN                      (PORT_INPUT7_MODE)
#define SIUL2_0_PORT109_SAI1_SAI1_D0_IN                           (PORT_INPUT8_MODE)
#define SIUL2_0_PORT109_LPSPI5_LPSPI5_SIN_INOUT                   (PORT_INOUT1_MODE)
#define SIUL2_0_PORT109_EMIOS_0_EMIOS_0_CH_20_Y_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT109_FXIO_FXIO_D7_INOUT                        (PORT_INOUT3_MODE)
#define SIUL2_0_PORT109_LPI2C0_LPI2C0_SDA_INOUT                   (PORT_INOUT4_MODE)
#define SIUL2_0_PORT109_GMAC0_GMAC0_PPS1_INOUT                    (PORT_INOUT5_MODE)
#define SIUL2_0_PORT109_SAI1_SAI1_D0_INOUT                        (PORT_INOUT6_MODE)
#define SIUL2_0_PORT110_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT110_LPSPI5_LPSPI5_SCK_OUT                     (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT110_EMIOS_0_EMIOS_0_CH_21_Y_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT110_LPUART1_LPUART1_TX_OUT                    (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT110_LPI2C0_LPI2C0_SCL_OUT                     (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT110_GMAC0_GMAC0_PPS0_OUT                      (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT110_CMP0_CMP0_RRT                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT110_SYSTEM_CLKOUT_RUN                         (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT110_SIUL_EIRQ_30                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT110_EMIOS_0_EMIOS_0_CH_21_Y_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT110_GMAC0_GMAC0_PPS0_IN                       (PORT_INPUT3_MODE)
#define SIUL2_0_PORT110_LPI2C0_LPI2C0_SCL_IN                      (PORT_INPUT4_MODE)
#define SIUL2_0_PORT110_LPSPI5_LPSPI5_SCK_IN                      (PORT_INPUT5_MODE)
#define SIUL2_0_PORT110_GMAC0_GMAC0_MII_RMII_RX_DV_RGMII_RXCTL    (PORT_INPUT6_MODE)
#define SIUL2_0_PORT110_SAI0_SAI0_MCLK                            (PORT_INPUT7_MODE)
#define SIUL2_0_PORT110_SAI1_SAI1_MCLK                            (PORT_INPUT8_MODE)
#define SIUL2_0_PORT110_LPUART1_LPUART1_TX_IN                     (PORT_INPUT9_MODE)
#define SIUL2_0_PORT110_GMAC1_GMAC1_MII_COL                       (PORT_INPUT10_MODE)
#define SIUL2_0_PORT110_LPSPI5_LPSPI5_SCK_INOUT                   (PORT_INOUT1_MODE)
#define SIUL2_0_PORT110_EMIOS_0_EMIOS_0_CH_21_Y_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT110_LPUART1_LPUART1_TX_INOUT                  (PORT_INOUT3_MODE)
#define SIUL2_0_PORT110_LPI2C0_LPI2C0_SCL_INOUT                   (PORT_INOUT4_MODE)
#define SIUL2_0_PORT110_GMAC0_GMAC0_PPS0_INOUT                    (PORT_INOUT5_MODE)
#define SIUL2_0_PORT111_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT111_FXIO_FXIO_D6_OUT                          (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT111_EMIOS_0_EMIOS_0_CH_0_X_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT111_EMIOS_1_EMIOS_1_CH_14_H_OUT               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT111_LPSPI0_LPSPI0_SCK_OUT                     (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT111_GMAC0_GMAC0_PPS2_OUT                      (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT111_SAI1_SAI1_SYNC_OUT                        (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT111_FXIO_FXIO_D10_OUT                         (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT111_CMP0_CMP0_IN1                             (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT111_CAN3_CAN3_RX                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT111_SIUL_EIRQ_31                              (PORT_INPUT2_MODE)
#define SIUL2_0_PORT111_EMIOS_0_EMIOS_0_CH_0_X_IN                 (PORT_INPUT3_MODE)
#define SIUL2_0_PORT111_EMIOS_1_EMIOS_1_CH_14_H_IN                (PORT_INPUT4_MODE)
#define SIUL2_0_PORT111_GMAC0_GMAC0_PPS2_IN                       (PORT_INPUT5_MODE)
#define SIUL2_0_PORT111_FXIO_FXIO_D6_IN                           (PORT_INPUT6_MODE)
#define SIUL2_0_PORT111_FXIO_FXIO_D10_IN                          (PORT_INPUT7_MODE)
#define SIUL2_0_PORT111_LPUART8_LPUART8_RX                        (PORT_INPUT8_MODE)
#define SIUL2_0_PORT111_LPSPI0_LPSPI0_SCK_IN                      (PORT_INPUT9_MODE)
#define SIUL2_0_PORT111_SAI1_SAI1_SYNC_IN                         (PORT_INPUT10_MODE)
#define SIUL2_0_PORT111_LPUART2_LPUART2_CTS                       (PORT_INPUT11_MODE)
#define SIUL2_0_PORT111_GMAC1_GMAC1_MII_CRS                       (PORT_INPUT12_MODE)
#define SIUL2_0_PORT111_FXIO_FXIO_D6_INOUT                        (PORT_INOUT1_MODE)
#define SIUL2_0_PORT111_EMIOS_0_EMIOS_0_CH_0_X_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT111_EMIOS_1_EMIOS_1_CH_14_H_INOUT             (PORT_INOUT3_MODE)
#define SIUL2_0_PORT111_LPSPI0_LPSPI0_SCK_INOUT                   (PORT_INOUT4_MODE)
#define SIUL2_0_PORT111_GMAC0_GMAC0_PPS2_INOUT                    (PORT_INOUT5_MODE)
#define SIUL2_0_PORT111_SAI1_SAI1_SYNC_INOUT                      (PORT_INOUT6_MODE)
#define SIUL2_0_PORT111_FXIO_FXIO_D10_INOUT                       (PORT_INOUT7_MODE)
#define SIUL2_0_PORT112_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT112_EMIOS_0_EMIOS_0_CH_1_G_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT112_GMAC0_GMAC0_MII_RMII_RGMII_MDIO_OUT       (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT112_LPSPI0_LPSPI0_SIN_OUT                     (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT112_EMIOS_1_EMIOS_1_CH_15_H_OUT               (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT112_LPUART2_LPUART2_RTS                       (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT112_LPUART8_LPUART8_TX_OUT                    (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT112_CMP0_CMP0_IN5                             (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT112_EMIOS_0_EMIOS_0_CH_1_G_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT112_EMIOS_1_EMIOS_1_CH_15_H_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT112_LPSPI0_LPSPI0_SIN_IN                      (PORT_INPUT3_MODE)
#define SIUL2_0_PORT112_GMAC0_GMAC0_MII_RMII_RGMII_MDIO_IN        (PORT_INPUT4_MODE)
#define SIUL2_0_PORT112_LPUART8_LPUART8_TX_IN                     (PORT_INPUT5_MODE)
#define SIUL2_0_PORT112_EMIOS_0_EMIOS_0_CH_1_G_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT112_GMAC0_GMAC0_MII_RMII_RGMII_MDIO_INOUT     (PORT_INOUT3_MODE)
#define SIUL2_0_PORT112_LPSPI0_LPSPI0_SIN_INOUT                   (PORT_INOUT4_MODE)
#define SIUL2_0_PORT112_EMIOS_1_EMIOS_1_CH_15_H_INOUT             (PORT_INOUT5_MODE)
#define SIUL2_0_PORT112_LPUART8_LPUART8_TX_INOUT                  (PORT_INOUT7_MODE)
#define SIUL2_0_PORT113_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT113_LPSPI5_LPSPI5_PCS0_OUT                    (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT113_EMIOS_0_EMIOS_0_CH_18_Y_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT113_GMAC0_GMAC0_MII_RMII_RGMII_MDC            (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT113_LPSPI3_LPSPI3_PCS0_OUT                    (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT113_FXIO_FXIO_D9_OUT                          (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT113_GMAC0_GMAC0_PPS2_OUT                      (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT113_CAN5_CAN5_RX                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT113_SIUL_EIRQ_24                              (PORT_INPUT2_MODE)
#define SIUL2_0_PORT113_EMIOS_0_EMIOS_0_CH_18_Y_IN                (PORT_INPUT3_MODE)
#define SIUL2_0_PORT113_GMAC0_GMAC0_PPS2_IN                       (PORT_INPUT4_MODE)
#define SIUL2_0_PORT113_FXIO_FXIO_D9_IN                           (PORT_INPUT5_MODE)
#define SIUL2_0_PORT113_LPUART2_LPUART2_RX                        (PORT_INPUT6_MODE)
#define SIUL2_0_PORT113_LPSPI3_LPSPI3_PCS0_IN                     (PORT_INPUT7_MODE)
#define SIUL2_0_PORT113_LPSPI5_LPSPI5_PCS0_IN                     (PORT_INPUT8_MODE)
#define SIUL2_0_PORT113_LPSPI5_LPSPI5_PCS0_INOUT                  (PORT_INOUT1_MODE)
#define SIUL2_0_PORT113_EMIOS_0_EMIOS_0_CH_18_Y_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT113_LPSPI3_LPSPI3_PCS0_INOUT                  (PORT_INOUT5_MODE)
#define SIUL2_0_PORT113_FXIO_FXIO_D9_INOUT                        (PORT_INOUT6_MODE)
#define SIUL2_0_PORT113_GMAC0_GMAC0_PPS2_INOUT                    (PORT_INOUT7_MODE)
#define SIUL2_0_PORT114_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT114_CAN2_CAN2_TX                              (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT114_EMIOS_1_EMIOS_1_CH_15_H_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT114_FXIO_FXIO_D2_OUT                          (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT114_EMIOS_1_EMIOS_1_CH_15_H_IN                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT114_FXIO_FXIO_D2_IN                           (PORT_INPUT2_MODE)
#define SIUL2_0_PORT114_EMIOS_1_EMIOS_1_CH_15_H_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT114_FXIO_FXIO_D2_INOUT                        (PORT_INOUT3_MODE)
#define SIUL2_0_PORT115_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT115_EMIOS_1_EMIOS_1_CH_16_X_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT115_FXIO_FXIO_D3_OUT                          (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT115_CAN2_CAN2_RX                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT115_EMIOS_1_EMIOS_1_CH_16_X_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT115_FXIO_FXIO_D3_IN                           (PORT_INPUT3_MODE)
#define SIUL2_0_PORT115_EMIOS_1_EMIOS_1_CH_16_X_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT115_FXIO_FXIO_D3_INOUT                        (PORT_INOUT3_MODE)
#define SIUL2_0_PORT116_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT116_EMIOS_1_EMIOS_1_CH_17_Y_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT116_FXIO_FXIO_D25_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT116_EMIOS_2_EMIOS_2_CH_0_X_OUT                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT116_LPSPI1_LPSPI1_PCS2_OUT                    (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT116_LPSPI3_LPSPI3_SIN_OUT                     (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT116_ADC0_ADC0_S22                             (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT116_WKPU_WKPU_54                              (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT116_SIUL_EIRQ_25                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT116_EMIOS_1_EMIOS_1_CH_17_Y_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT116_EMIOS_2_EMIOS_2_CH_0_X_IN                 (PORT_INPUT3_MODE)
#define SIUL2_0_PORT116_FXIO_FXIO_D25_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT116_LPSPI1_LPSPI1_PCS2_IN                     (PORT_INPUT5_MODE)
#define SIUL2_0_PORT116_LPSPI3_LPSPI3_SIN_IN                      (PORT_INPUT6_MODE)
#define SIUL2_0_PORT116_EMIOS_1_EMIOS_1_CH_17_Y_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT116_FXIO_FXIO_D25_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT116_EMIOS_2_EMIOS_2_CH_0_X_INOUT              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT116_LPSPI1_LPSPI1_PCS2_INOUT                  (PORT_INOUT5_MODE)
#define SIUL2_0_PORT116_LPSPI3_LPSPI3_SIN_INOUT                   (PORT_INOUT6_MODE)
#define SIUL2_0_PORT117_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT117_EMIOS_1_EMIOS_1_CH_18_Y_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT117_FXIO_FXIO_D26_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT117_EMIOS_2_EMIOS_2_CH_8_X_OUT                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT117_LCU0_LCU0_OUT4                            (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT117_ADC0_ADC0_S23                             (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT117_SIUL_EIRQ_26                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT117_EMIOS_1_EMIOS_1_CH_18_Y_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT117_EMIOS_2_EMIOS_2_CH_8_X_IN                 (PORT_INPUT3_MODE)
#define SIUL2_0_PORT117_FXIO_FXIO_D26_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT117_EMIOS_1_EMIOS_1_CH_18_Y_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT117_FXIO_FXIO_D26_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT117_EMIOS_2_EMIOS_2_CH_8_X_INOUT              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT118_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT118_EMIOS_1_EMIOS_1_CH_19_Y_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT118_FXIO_FXIO_D27_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT118_EMIOS_2_EMIOS_2_CH_22_X_OUT               (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT118_LCU0_LCU0_OUT5                            (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT118_ADC2_ADC2_S18                             (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT118_SIUL_EIRQ_27                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT118_EMIOS_1_EMIOS_1_CH_19_Y_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT118_EMIOS_2_EMIOS_2_CH_22_X_IN                (PORT_INPUT3_MODE)
#define SIUL2_0_PORT118_FXIO_FXIO_D27_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT118_EMIOS_1_EMIOS_1_CH_19_Y_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT118_FXIO_FXIO_D27_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT118_EMIOS_2_EMIOS_2_CH_22_X_INOUT             (PORT_INOUT4_MODE)
#define SIUL2_0_PORT119_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT119_EMIOS_1_EMIOS_1_CH_20_Y_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT119_FXIO_FXIO_D28_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT119_EMIOS_2_EMIOS_2_CH_23_X_OUT               (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT119_HSE_HSE_TAMPER_LOOP_OUT0                  (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT119_LCU0_LCU0_OUT10                           (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT119_WKPU_WKPU_50                              (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT119_ADC2_ADC2_S17                             (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT119_SIUL_EIRQ_28                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT119_EMIOS_1_EMIOS_1_CH_20_Y_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT119_EMIOS_2_EMIOS_2_CH_23_X_IN                (PORT_INPUT3_MODE)
#define SIUL2_0_PORT119_FXIO_FXIO_D28_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT119_EMIOS_1_EMIOS_1_CH_20_Y_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT119_FXIO_FXIO_D28_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT119_EMIOS_2_EMIOS_2_CH_23_X_INOUT             (PORT_INOUT4_MODE)
#define SIUL2_0_PORT120_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT120_EMIOS_1_EMIOS_1_CH_21_Y_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT120_FXIO_FXIO_D29_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT120_LCU0_LCU0_OUT11                           (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT120_ADC1_ADC1_S20                             (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT120_SIUL_EIRQ_29                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT120_EMIOS_1_EMIOS_1_CH_21_Y_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT120_FXIO_FXIO_D29_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT120_HSE_HSE_TAMPER_EXTIN0                     (PORT_INPUT4_MODE)
#define SIUL2_0_PORT120_EMIOS_1_EMIOS_1_CH_21_Y_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT120_FXIO_FXIO_D29_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT121_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT121_EMIOS_1_EMIOS_1_CH_22_X_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT121_EMIOS_1_EMIOS_1_CH_22_X_IN                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT121_EMIOS_1_EMIOS_1_CH_22_X_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT122_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT122_LPUART14_LPUART14_TX_OUT                  (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT122_EMIOS_1_EMIOS_1_CH_23_X_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT122_FXIO_FXIO_D7_OUT                          (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT122_EMIOS_2_EMIOS_2_CH_7_H_OUT                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT122_FXIO_FXIO_D30_OUT                         (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT122_LPSPI5_LPSPI5_SCK_OUT                     (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT122_LCU0_LCU0_OUT0                            (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT122_ADC2_ADC2_S16                             (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT122_EMIOS_1_EMIOS_1_CH_23_X_IN                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT122_EMIOS_2_EMIOS_2_CH_7_H_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT122_FXIO_FXIO_D7_IN                           (PORT_INPUT3_MODE)
#define SIUL2_0_PORT122_FXIO_FXIO_D30_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT122_LPSPI5_LPSPI5_SCK_IN                      (PORT_INPUT5_MODE)
#define SIUL2_0_PORT122_LPUART14_LPUART14_TX_IN                   (PORT_INPUT6_MODE)
#define SIUL2_0_PORT122_LPUART14_LPUART14_TX_INOUT                (PORT_INOUT1_MODE)
#define SIUL2_0_PORT122_EMIOS_1_EMIOS_1_CH_23_X_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT122_FXIO_FXIO_D7_INOUT                        (PORT_INOUT3_MODE)
#define SIUL2_0_PORT122_EMIOS_2_EMIOS_2_CH_7_H_INOUT              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT122_FXIO_FXIO_D30_INOUT                       (PORT_INOUT5_MODE)
#define SIUL2_0_PORT122_LPSPI5_LPSPI5_SCK_INOUT                   (PORT_INOUT6_MODE)
#define SIUL2_0_PORT123_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT123_EMIOS_2_EMIOS_2_CH_9_H_OUT                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT123_FXIO_FXIO_D31_OUT                         (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT123_LPSPI5_LPSPI5_SOUT_OUT                    (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT123_LCU0_LCU0_OUT1                            (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT123_ADC1_ADC1_S21                             (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT123_WKPU_WKPU_51                              (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT123_SIUL_EIRQ_30                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT123_EMIOS_2_EMIOS_2_CH_9_H_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT123_FXIO_FXIO_D31_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT123_LPUART14_LPUART14_RX                      (PORT_INPUT4_MODE)
#define SIUL2_0_PORT123_LPSPI5_LPSPI5_SOUT_IN                     (PORT_INPUT5_MODE)
#define SIUL2_0_PORT123_EMIOS_2_EMIOS_2_CH_9_H_INOUT              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT123_FXIO_FXIO_D31_INOUT                       (PORT_INOUT5_MODE)
#define SIUL2_0_PORT123_LPSPI5_LPSPI5_SOUT_INOUT                  (PORT_INOUT6_MODE)
#define SIUL2_0_PORT124_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT124_LPUART15_LPUART15_TX_OUT                  (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT124_EMIOS_2_EMIOS_2_CH_0_X_OUT                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT124_LCU0_LCU0_OUT2                            (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT124_LPSPI5_LPSPI5_SIN_OUT                     (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT124_CAN6_CAN6_TX                              (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT124_ADC1_ADC1_S22                             (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT124_SIUL_EIRQ_31                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT124_EMIOS_2_EMIOS_2_CH_0_X_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT124_LPSPI5_LPSPI5_SIN_IN                      (PORT_INPUT3_MODE)
#define SIUL2_0_PORT124_LPUART15_LPUART15_TX_IN                   (PORT_INPUT4_MODE)
#define SIUL2_0_PORT124_LPUART15_LPUART15_TX_INOUT                (PORT_INOUT1_MODE)
#define SIUL2_0_PORT124_EMIOS_2_EMIOS_2_CH_0_X_INOUT              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT124_LPSPI5_LPSPI5_SIN_INOUT                   (PORT_INOUT6_MODE)
#define SIUL2_0_PORT125_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT125_EMIOS_2_EMIOS_2_CH_8_X_OUT                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT125_LCU0_LCU0_OUT3                            (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT125_LPSPI5_LPSPI5_PCS2_OUT                    (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT125_ADC1_ADC1_S23                             (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT125_WKPU_WKPU_52                              (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT125_EMIOS_2_EMIOS_2_CH_8_X_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT125_LPUART15_LPUART15_RX                      (PORT_INPUT2_MODE)
#define SIUL2_0_PORT125_LPSPI5_LPSPI5_PCS2_IN                     (PORT_INPUT3_MODE)
#define SIUL2_0_PORT125_CAN6_CAN6_RX                              (PORT_INPUT4_MODE)
#define SIUL2_0_PORT125_EMIOS_2_EMIOS_2_CH_8_X_INOUT              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT125_LPSPI5_LPSPI5_PCS2_INOUT                  (PORT_INOUT6_MODE)
#define SIUL2_0_PORT126_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT126_EMIOS_2_EMIOS_2_CH_16_X_OUT               (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT126_LCU0_LCU0_OUT8                            (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT126_LPSPI5_LPSPI5_PCS3_OUT                    (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT126_CAN7_CAN7_TX                              (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT126_ADC2_ADC2_S15                             (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT126_EMIOS_2_EMIOS_2_CH_16_X_IN                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT126_LPSPI5_LPSPI5_PCS3_IN                     (PORT_INPUT2_MODE)
#define SIUL2_0_PORT126_EMIOS_2_EMIOS_2_CH_16_X_INOUT             (PORT_INOUT4_MODE)
#define SIUL2_0_PORT126_LPSPI5_LPSPI5_PCS3_INOUT                  (PORT_INOUT6_MODE)
#define SIUL2_0_PORT127_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT127_LPSPI5_LPSPI5_SCK_OUT                     (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT127_FXIO_FXIO_D6_OUT                          (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT127_EMIOS_2_EMIOS_2_CH_22_X_OUT               (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT127_LCU0_LCU0_OUT9                            (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT127_WKPU_WKPU_53                              (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT127_ADC2_ADC2_S14                             (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT127_EMIOS_2_EMIOS_2_CH_22_X_IN                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT127_FXIO_FXIO_D6_IN                           (PORT_INPUT2_MODE)
#define SIUL2_0_PORT127_LPSPI5_LPSPI5_SCK_IN                      (PORT_INPUT3_MODE)
#define SIUL2_0_PORT127_CAN7_CAN7_RX                              (PORT_INPUT4_MODE)
#define SIUL2_0_PORT127_LPSPI5_LPSPI5_SCK_INOUT                   (PORT_INOUT2_MODE)
#define SIUL2_0_PORT127_FXIO_FXIO_D6_INOUT                        (PORT_INOUT3_MODE)
#define SIUL2_0_PORT127_EMIOS_2_EMIOS_2_CH_22_X_INOUT             (PORT_INOUT4_MODE)
#define SIUL2_0_PORT128_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT128_LPSPI0_LPSPI0_SIN_OUT                     (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT128_FXIO_FXIO_D3_OUT                          (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT128_WKPU_WKPU_26                              (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT128_ADC1_ADC1_P2                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT128_SIUL_EIRQ_0                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT128_FXIO_FXIO_D3_IN                           (PORT_INPUT2_MODE)
#define SIUL2_0_PORT128_LPUART7_LPUART7_RX                        (PORT_INPUT3_MODE)
#define SIUL2_0_PORT128_LPSPI0_LPSPI0_SIN_IN                      (PORT_INPUT4_MODE)
#define SIUL2_0_PORT128_LPSPI0_LPSPI0_SIN_INOUT                   (PORT_INOUT2_MODE)
#define SIUL2_0_PORT128_FXIO_FXIO_D3_INOUT                        (PORT_INOUT3_MODE)
#define SIUL2_0_PORT129_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT129_LPSPI0_LPSPI0_SCK_OUT                     (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT129_FXIO_FXIO_D2_OUT                          (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT129_LPUART7_LPUART7_TX_OUT                    (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT129_ADC1_ADC1_P3                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT129_SIUL_EIRQ_1                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT129_FXIO_FXIO_D2_IN                           (PORT_INPUT2_MODE)
#define SIUL2_0_PORT129_LPSPI0_LPSPI0_SCK_IN                      (PORT_INPUT3_MODE)
#define SIUL2_0_PORT129_LPUART7_LPUART7_TX_IN                     (PORT_INPUT4_MODE)
#define SIUL2_0_PORT129_LPSPI0_LPSPI0_SCK_INOUT                   (PORT_INOUT2_MODE)
#define SIUL2_0_PORT129_FXIO_FXIO_D2_INOUT                        (PORT_INOUT3_MODE)
#define SIUL2_0_PORT129_LPUART7_LPUART7_TX_INOUT                  (PORT_INOUT6_MODE)
#define SIUL2_0_PORT130_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT130_LPSPI0_LPSPI0_SOUT_OUT                    (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT130_EMIOS_0_EMIOS_0_CH_3_G_OUT                (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT130_EMIOS_1_EMIOS_1_CH_8_X_OUT                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT130_FXIO_FXIO_D13_OUT                         (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT130_ADC0_ADC0_MA_0                            (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT130_WKPU_WKPU_27                              (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT130_ADC1_ADC1_P5                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT130_SIUL_EIRQ_2                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT130_EMIOS_0_EMIOS_0_CH_3_G_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT130_EMIOS_1_EMIOS_1_CH_8_X_IN                 (PORT_INPUT3_MODE)
#define SIUL2_0_PORT130_FXIO_FXIO_D13_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT130_LPUART10_LPUART10_RX                      (PORT_INPUT5_MODE)
#define SIUL2_0_PORT130_LPSPI0_LPSPI0_SOUT_IN                     (PORT_INPUT6_MODE)
#define SIUL2_0_PORT130_LPUART1_LPUART1_CTS                       (PORT_INPUT7_MODE)
#define SIUL2_0_PORT130_LPSPI0_LPSPI0_SOUT_INOUT                  (PORT_INOUT2_MODE)
#define SIUL2_0_PORT130_EMIOS_0_EMIOS_0_CH_3_G_INOUT              (PORT_INOUT3_MODE)
#define SIUL2_0_PORT130_EMIOS_1_EMIOS_1_CH_8_X_INOUT              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT130_FXIO_FXIO_D13_INOUT                       (PORT_INOUT6_MODE)
#define SIUL2_0_PORT131_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT131_CAN4_CAN4_TX                              (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT131_SAI1_SAI1_D0_OUT                          (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT131_EMIOS_0_EMIOS_0_CH_19_Y_OUT               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT131_FXIO_FXIO_D6_OUT                          (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT131_LPUART2_LPUART2_RTS                       (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT131_GMAC0_GMAC0_PPS0_OUT                      (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT131_CMP0_CMP0_OUT                             (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT131_GMAC1_GMAC1_PPS3_OUT                      (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT131_SIUL_EIRQ_3                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT131_EMIOS_0_EMIOS_0_CH_19_Y_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT131_GMAC0_GMAC0_PPS0_IN                       (PORT_INPUT3_MODE)
#define SIUL2_0_PORT131_FXIO_FXIO_D6_IN                           (PORT_INPUT4_MODE)
#define SIUL2_0_PORT131_LPUART5_LPUART5_RX                        (PORT_INPUT5_MODE)
#define SIUL2_0_PORT131_SAI1_SAI1_D0_IN                           (PORT_INPUT6_MODE)
#define SIUL2_0_PORT131_TRGMUX_TRGMUX_IN6                         (PORT_INPUT7_MODE)
#define SIUL2_0_PORT131_GMAC1_GMAC1_PPS3_IN                       (PORT_INPUT8_MODE)
#define SIUL2_0_PORT131_GMAC1_GMAC1_MII_COL                       (PORT_INPUT9_MODE)
#define SIUL2_0_PORT131_SAI1_SAI1_D0_INOUT                        (PORT_INOUT2_MODE)
#define SIUL2_0_PORT131_EMIOS_0_EMIOS_0_CH_19_Y_INOUT             (PORT_INOUT3_MODE)
#define SIUL2_0_PORT131_FXIO_FXIO_D6_INOUT                        (PORT_INOUT4_MODE)
#define SIUL2_0_PORT131_GMAC0_GMAC0_PPS0_INOUT                    (PORT_INOUT6_MODE)
#define SIUL2_0_PORT131_GMAC1_GMAC1_PPS3_INOUT                    (PORT_INOUT8_MODE)
#define SIUL2_0_PORT132_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT132_LPSPI0_LPSPI0_PCS0_OUT                    (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT132_LPSPI1_LPSPI1_PCS1_OUT                    (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT132_EMIOS_1_EMIOS_1_CH_4_H_OUT                (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT132_EMIOS_0_EMIOS_0_CH_18_Y_OUT               (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT132_LPUART12_LPUART12_TX_OUT                  (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT132_FXIO_FXIO_D6_OUT                          (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT132_ADC2_ADC2_S9                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT132_SIUL_EIRQ_4                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT132_EMIOS_0_EMIOS_0_CH_18_Y_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT132_EMIOS_1_EMIOS_1_CH_4_H_IN                 (PORT_INPUT3_MODE)
#define SIUL2_0_PORT132_FXIO_FXIO_D6_IN                           (PORT_INPUT4_MODE)
#define SIUL2_0_PORT132_LPSPI0_LPSPI0_PCS0_IN                     (PORT_INPUT5_MODE)
#define SIUL2_0_PORT132_LPSPI1_LPSPI1_PCS1_IN                     (PORT_INPUT6_MODE)
#define SIUL2_0_PORT132_LPUART12_LPUART12_TX_IN                   (PORT_INPUT7_MODE)
#define SIUL2_0_PORT132_LPSPI0_LPSPI0_PCS0_INOUT                  (PORT_INOUT1_MODE)
#define SIUL2_0_PORT132_LPSPI1_LPSPI1_PCS1_INOUT                  (PORT_INOUT2_MODE)
#define SIUL2_0_PORT132_EMIOS_1_EMIOS_1_CH_4_H_INOUT              (PORT_INOUT3_MODE)
#define SIUL2_0_PORT132_EMIOS_0_EMIOS_0_CH_18_Y_INOUT             (PORT_INOUT4_MODE)
#define SIUL2_0_PORT132_LPUART12_LPUART12_TX_INOUT                (PORT_INOUT5_MODE)
#define SIUL2_0_PORT132_FXIO_FXIO_D6_INOUT                        (PORT_INOUT6_MODE)
#define SIUL2_0_PORT133_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT133_EMIOS_1_EMIOS_1_CH_5_H_OUT                (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT133_EMIOS_0_EMIOS_0_CH_19_Y_OUT               (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT133_FXIO_FXIO_D7_OUT                          (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT133_ADC2_ADC2_S8                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT133_WKPU_WKPU_32                              (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT133_SIUL_EIRQ_5                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT133_EMIOS_0_EMIOS_0_CH_19_Y_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT133_EMIOS_1_EMIOS_1_CH_5_H_IN                 (PORT_INPUT3_MODE)
#define SIUL2_0_PORT133_FXIO_FXIO_D7_IN                           (PORT_INPUT4_MODE)
#define SIUL2_0_PORT133_LPUART2_LPUART2_RX                        (PORT_INPUT5_MODE)
#define SIUL2_0_PORT133_LPUART12_LPUART12_RX                      (PORT_INPUT6_MODE)
#define SIUL2_0_PORT133_EMIOS_1_EMIOS_1_CH_5_H_INOUT              (PORT_INOUT3_MODE)
#define SIUL2_0_PORT133_EMIOS_0_EMIOS_0_CH_19_Y_INOUT             (PORT_INOUT4_MODE)
#define SIUL2_0_PORT133_FXIO_FXIO_D7_INOUT                        (PORT_INOUT6_MODE)
#define SIUL2_0_PORT134_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT134_LPSPI0_LPSPI0_PCS2_OUT                    (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT134_LPUART1_LPUART1_RTS                       (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT134_EMIOS_1_EMIOS_1_CH_14_H_OUT               (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT134_LPUART10_LPUART10_TX_OUT                  (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT134_FXIO_FXIO_D12_OUT                         (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT134_ADC0_ADC0_MA_1                            (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT134_ADC1_ADC1_P6                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT134_WKPU_WKPU_29                              (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT134_SIUL_EIRQ_6                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT134_EMIOS_1_EMIOS_1_CH_14_H_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT134_FXIO_FXIO_D12_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT134_LPSPI0_LPSPI0_PCS2_IN                     (PORT_INPUT4_MODE)
#define SIUL2_0_PORT134_LPUART10_LPUART10_TX_IN                   (PORT_INPUT5_MODE)
#define SIUL2_0_PORT134_LPSPI0_LPSPI0_PCS2_INOUT                  (PORT_INOUT2_MODE)
#define SIUL2_0_PORT134_EMIOS_1_EMIOS_1_CH_14_H_INOUT             (PORT_INOUT4_MODE)
#define SIUL2_0_PORT134_LPUART10_LPUART10_TX_INOUT                (PORT_INOUT5_MODE)
#define SIUL2_0_PORT134_FXIO_FXIO_D12_INOUT                       (PORT_INOUT6_MODE)
#define SIUL2_0_PORT135_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_7_G_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT135_LPSPI3_LPSPI3_SCK_OUT                     (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT135_FXIO_FXIO_D11_OUT                         (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT135_ADC2_ADC2_S20                             (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_7_G_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT135_FXIO_FXIO_D11_IN                          (PORT_INPUT2_MODE)
#define SIUL2_0_PORT135_LPUART4_LPUART4_RX                        (PORT_INPUT3_MODE)
#define SIUL2_0_PORT135_LPSPI3_LPSPI3_SCK_IN                      (PORT_INPUT4_MODE)
#define SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_7_G_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT135_LPSPI3_LPSPI3_SCK_INOUT                   (PORT_INOUT6_MODE)
#define SIUL2_0_PORT135_FXIO_FXIO_D11_INOUT                       (PORT_INOUT7_MODE)
#define SIUL2_0_PORT136_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT136_LPSPI3_LPSPI3_PCS1_OUT                    (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT136_EMIOS_0_EMIOS_0_CH_6_G_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT136_LPSPI5_LPSPI5_PCS1_OUT                    (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT136_FXIO_FXIO_D12_OUT                         (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT136_GMAC0_GMAC0_MII_RMII_RGMII_MDC            (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT136_SAI1_SAI1_BCLK_OUT                        (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT136_FXIO_FXIO_D8_OUT                          (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT136_CMP0_CMP0_IN3                             (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT136_SIUL_EIRQ_7                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT136_EMIOS_0_EMIOS_0_CH_6_G_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT136_FXIO_FXIO_D8_IN                           (PORT_INPUT3_MODE)
#define SIUL2_0_PORT136_FXIO_FXIO_D12_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT136_LPSPI3_LPSPI3_PCS1_IN                     (PORT_INPUT5_MODE)
#define SIUL2_0_PORT136_LPSPI5_LPSPI5_PCS1_IN                     (PORT_INPUT6_MODE)
#define SIUL2_0_PORT136_SAI1_SAI1_BCLK_IN                         (PORT_INPUT7_MODE)
#define SIUL2_0_PORT136_LPSPI3_LPSPI3_PCS1_INOUT                  (PORT_INOUT1_MODE)
#define SIUL2_0_PORT136_EMIOS_0_EMIOS_0_CH_6_G_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT136_LPSPI5_LPSPI5_PCS1_INOUT                  (PORT_INOUT3_MODE)
#define SIUL2_0_PORT136_FXIO_FXIO_D12_INOUT                       (PORT_INOUT4_MODE)
#define SIUL2_0_PORT136_SAI1_SAI1_BCLK_INOUT                      (PORT_INOUT6_MODE)
#define SIUL2_0_PORT136_FXIO_FXIO_D8_INOUT                        (PORT_INOUT7_MODE)
#define SIUL2_0_PORT137_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT137_LPSPI5_LPSPI5_SOUT_OUT                    (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT137_EMIOS_0_EMIOS_0_CH_7_G_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT137_EMIOS_1_EMIOS_1_CH_13_H_OUT               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT137_CAN3_CAN3_TX                              (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT137_GMAC0_GMAC0_PPS3_OUT                      (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT137_GMAC0_GMAC0_MII_RMII_TX_EN                (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT137_FXIO_FXIO_D11_OUT                         (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT137_CMP0_CMP0_IN0                             (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT137_SIUL_EIRQ_8                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT137_EMIOS_0_EMIOS_0_CH_7_G_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT137_EMIOS_1_EMIOS_1_CH_13_H_IN                (PORT_INPUT3_MODE)
#define SIUL2_0_PORT137_GMAC0_GMAC0_PPS3_IN                       (PORT_INPUT4_MODE)
#define SIUL2_0_PORT137_FXIO_FXIO_D11_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT137_LPSPI5_LPSPI5_SOUT_IN                     (PORT_INPUT6_MODE)
#define SIUL2_0_PORT137_SAI0_SAI0_MCLK                            (PORT_INPUT7_MODE)
#define SIUL2_0_PORT137_LPUART2_LPUART2_CTS                       (PORT_INPUT8_MODE)
#define SIUL2_0_PORT137_LPSPI5_LPSPI5_SOUT_INOUT                  (PORT_INOUT1_MODE)
#define SIUL2_0_PORT137_EMIOS_0_EMIOS_0_CH_7_G_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT137_EMIOS_1_EMIOS_1_CH_13_H_INOUT             (PORT_INOUT3_MODE)
#define SIUL2_0_PORT137_GMAC0_GMAC0_PPS3_INOUT                    (PORT_INOUT5_MODE)
#define SIUL2_0_PORT137_FXIO_FXIO_D11_INOUT                       (PORT_INOUT7_MODE)
#define SIUL2_0_PORT138_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT138_LPSPI3_LPSPI3_SIN_OUT                     (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT138_LPSPI2_LPSPI2_PCS1_OUT                    (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT138_EMIOS_0_EMIOS_0_CH_20_Y_OUT               (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT138_SYSTEM_CLKOUT_STANDBY                     (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT138_FXIO_FXIO_D4_OUT                          (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT138_TRGMUX_TRGMUX_OUT4                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT138_ADC0_ADC0_P5                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT138_SIUL_EIRQ_9                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT138_EMIOS_0_EMIOS_0_CH_20_Y_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT138_FXIO_FXIO_D4_IN                           (PORT_INPUT3_MODE)
#define SIUL2_0_PORT138_LPUART4_LPUART4_RX                        (PORT_INPUT4_MODE)
#define SIUL2_0_PORT138_LPSPI2_LPSPI2_PCS1_IN                     (PORT_INPUT5_MODE)
#define SIUL2_0_PORT138_LPSPI3_LPSPI3_SIN_IN                      (PORT_INPUT6_MODE)
#define SIUL2_0_PORT138_LPSPI3_LPSPI3_SIN_INOUT                   (PORT_INOUT2_MODE)
#define SIUL2_0_PORT138_LPSPI2_LPSPI2_PCS1_INOUT                  (PORT_INOUT3_MODE)
#define SIUL2_0_PORT138_EMIOS_0_EMIOS_0_CH_20_Y_INOUT             (PORT_INOUT4_MODE)
#define SIUL2_0_PORT138_FXIO_FXIO_D4_INOUT                        (PORT_INOUT6_MODE)
#define SIUL2_0_PORT139_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT139_LPUART4_LPUART4_TX_OUT                    (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT139_LPSPI2_LPSPI2_PCS0_OUT                    (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_1_G_OUT                (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_21_Y_OUT               (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT139_FXIO_FXIO_D5_OUT                          (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT139_TRGMUX_TRGMUX_OUT5                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT139_WKPU_WKPU_28                              (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT139_ADC0_ADC0_P6                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT139_SIUL_EIRQ_10                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_1_G_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_21_Y_IN                (PORT_INPUT3_MODE)
#define SIUL2_0_PORT139_FXIO_FXIO_D5_IN                           (PORT_INPUT4_MODE)
#define SIUL2_0_PORT139_LPSPI2_LPSPI2_PCS0_IN                     (PORT_INPUT5_MODE)
#define SIUL2_0_PORT139_LPUART4_LPUART4_TX_IN                     (PORT_INPUT6_MODE)
#define SIUL2_0_PORT139_LPUART4_LPUART4_TX_INOUT                  (PORT_INOUT1_MODE)
#define SIUL2_0_PORT139_LPSPI2_LPSPI2_PCS0_INOUT                  (PORT_INOUT2_MODE)
#define SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_1_G_INOUT              (PORT_INOUT3_MODE)
#define SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_21_Y_INOUT             (PORT_INOUT4_MODE)
#define SIUL2_0_PORT139_FXIO_FXIO_D5_INOUT                        (PORT_INOUT6_MODE)
#define SIUL2_0_PORT140_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT140_CAN5_CAN5_TX                              (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT140_LPUART2_LPUART2_TX_OUT                    (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT140_EMIOS_1_EMIOS_1_CH_5_H_OUT                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT140_GMAC0_GMAC0_PPS3_OUT                      (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT140_FXIO_FXIO_D8_OUT                          (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT140_FXIO_FXIO_D7_OUT                          (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT140_SIUL_EIRQ_11                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT140_EMIOS_1_EMIOS_1_CH_5_H_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT140_GMAC0_GMAC0_PPS3_IN                       (PORT_INPUT3_MODE)
#define SIUL2_0_PORT140_FXIO_FXIO_D7_IN                           (PORT_INPUT4_MODE)
#define SIUL2_0_PORT140_FXIO_FXIO_D8_IN                           (PORT_INPUT5_MODE)
#define SIUL2_0_PORT140_SAI1_SAI1_MCLK                            (PORT_INPUT6_MODE)
#define SIUL2_0_PORT140_LPUART2_LPUART2_TX_IN                     (PORT_INPUT7_MODE)
#define SIUL2_0_PORT140_LPUART2_LPUART2_TX_INOUT                  (PORT_INOUT3_MODE)
#define SIUL2_0_PORT140_EMIOS_1_EMIOS_1_CH_5_H_INOUT              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT140_GMAC0_GMAC0_PPS3_INOUT                    (PORT_INOUT5_MODE)
#define SIUL2_0_PORT140_FXIO_FXIO_D8_INOUT                        (PORT_INOUT6_MODE)
#define SIUL2_0_PORT140_FXIO_FXIO_D7_INOUT                        (PORT_INOUT7_MODE)
#define SIUL2_0_PORT142_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT142_EMIOS_0_EMIOS_0_CH_19_Y_OUT               (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT142_LPUART5_LPUART5_TX_OUT                    (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT142_FXIO_FXIO_D7_OUT                          (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT142_GMAC0_GMAC0_PPS1_OUT                      (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT142_GMAC1_GMAC1_PPS1_OUT                      (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT142_WKPU_WKPU_30                              (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT142_CAN4_CAN4_RX                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT142_SIUL_EIRQ_13                              (PORT_INPUT2_MODE)
#define SIUL2_0_PORT142_EMIOS_0_EMIOS_0_CH_19_Y_IN                (PORT_INPUT3_MODE)
#define SIUL2_0_PORT142_GMAC0_GMAC0_PPS1_IN                       (PORT_INPUT4_MODE)
#define SIUL2_0_PORT142_FXIO_FXIO_D7_IN                           (PORT_INPUT5_MODE)
#define SIUL2_0_PORT142_LPUART5_LPUART5_TX_IN                     (PORT_INPUT6_MODE)
#define SIUL2_0_PORT142_GMAC1_GMAC1_PPS1_IN                       (PORT_INPUT7_MODE)
#define SIUL2_0_PORT142_EMIOS_0_EMIOS_0_CH_19_Y_INOUT             (PORT_INOUT1_MODE)
#define SIUL2_0_PORT142_LPUART5_LPUART5_TX_INOUT                  (PORT_INOUT4_MODE)
#define SIUL2_0_PORT142_FXIO_FXIO_D7_INOUT                        (PORT_INOUT6_MODE)
#define SIUL2_0_PORT142_GMAC0_GMAC0_PPS1_INOUT                    (PORT_INOUT7_MODE)
#define SIUL2_0_PORT142_GMAC1_GMAC1_PPS1_INOUT                    (PORT_INOUT8_MODE)
#define SIUL2_0_PORT143_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT143_FCCU_FCCU_ERR0                            (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT143_LPSPI2_LPSPI2_SCK_OUT                     (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT143_EMIOS_0_EMIOS_0_CH_22_X_OUT               (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT143_CMP1_CMP1_RRT                             (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT143_FXIO_FXIO_D2_OUT                          (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT143_TRGMUX_TRGMUX_OUT6                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT143_ADC0_ADC0_P3                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT143_SIUL_EIRQ_14                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT143_EMIOS_0_EMIOS_0_CH_22_X_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT143_FCCU_FCCU_ERR_IN0                         (PORT_INPUT3_MODE)
#define SIUL2_0_PORT143_FXIO_FXIO_D2_IN                           (PORT_INPUT4_MODE)
#define SIUL2_0_PORT143_LPUART3_LPUART3_RX                        (PORT_INPUT5_MODE)
#define SIUL2_0_PORT143_LPSPI2_LPSPI2_SCK_IN                      (PORT_INPUT6_MODE)
#define SIUL2_0_PORT143_LPUART1_LPUART1_CTS                       (PORT_INPUT7_MODE)
#define SIUL2_0_PORT143_LPSPI2_LPSPI2_SCK_INOUT                   (PORT_INOUT3_MODE)
#define SIUL2_0_PORT143_EMIOS_0_EMIOS_0_CH_22_X_INOUT             (PORT_INOUT4_MODE)
#define SIUL2_0_PORT143_FXIO_FXIO_D2_INOUT                        (PORT_INOUT6_MODE)
#define SIUL2_0_PORT144_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT144_FCCU_FCCU_ERR1                            (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT144_LPUART3_LPUART3_TX_OUT                    (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT144_LPSPI2_LPSPI2_SIN_OUT                     (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT144_EMIOS_0_EMIOS_0_CH_23_X_OUT               (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT144_LPUART1_LPUART1_RTS                       (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT144_FXIO_FXIO_D3_OUT                          (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT144_TRGMUX_TRGMUX_OUT7                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT144_ADC0_ADC0_P4                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT144_WKPU_WKPU_19                              (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT144_SIUL_EIRQ_15                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT144_EMIOS_0_EMIOS_0_CH_23_X_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT144_FCCU_FCCU_ERR_IN1                         (PORT_INPUT3_MODE)
#define SIUL2_0_PORT144_FXIO_FXIO_D3_IN                           (PORT_INPUT4_MODE)
#define SIUL2_0_PORT144_LPSPI2_LPSPI2_SIN_IN                      (PORT_INPUT5_MODE)
#define SIUL2_0_PORT144_LPUART3_LPUART3_TX_IN                     (PORT_INPUT6_MODE)
#define SIUL2_0_PORT144_LPUART3_LPUART3_TX_INOUT                  (PORT_INOUT2_MODE)
#define SIUL2_0_PORT144_LPSPI2_LPSPI2_SIN_INOUT                   (PORT_INOUT3_MODE)
#define SIUL2_0_PORT144_EMIOS_0_EMIOS_0_CH_23_X_INOUT             (PORT_INOUT4_MODE)
#define SIUL2_0_PORT144_FXIO_FXIO_D3_INOUT                        (PORT_INOUT6_MODE)
#define SIUL2_0_PORT145_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT145_FXIO_FXIO_D5_OUT                          (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT145_EMIOS_2_EMIOS_2_CH_23_X_OUT               (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT145_ADC2_ADC2_S10                             (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT145_ADC1_ADC1_S22                             (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT145_EMIOS_2_EMIOS_2_CH_23_X_IN                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT145_FXIO_FXIO_D5_IN                           (PORT_INPUT2_MODE)
#define SIUL2_0_PORT145_FXIO_FXIO_D5_INOUT                        (PORT_INOUT3_MODE)
#define SIUL2_0_PORT145_EMIOS_2_EMIOS_2_CH_23_X_INOUT             (PORT_INOUT4_MODE)
#define SIUL2_0_PORT146_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT146_FXIO_FXIO_D4_OUT                          (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT146_EMIOS_2_EMIOS_2_CH_17_Y_OUT               (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT146_ADC2_ADC2_S11                             (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT146_WKPU_WKPU_55                              (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT146_ADC1_ADC1_S23                             (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT146_EMIOS_2_EMIOS_2_CH_17_Y_IN                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT146_FXIO_FXIO_D4_IN                           (PORT_INPUT2_MODE)
#define SIUL2_0_PORT146_FXIO_FXIO_D4_INOUT                        (PORT_INOUT3_MODE)
#define SIUL2_0_PORT146_EMIOS_2_EMIOS_2_CH_17_Y_INOUT             (PORT_INOUT4_MODE)
#define SIUL2_0_PORT147_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT147_EMIOS_0_EMIOS_0_CH_22_X_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT147_EMIOS_0_EMIOS_0_CH_22_X_IN                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT147_EMIOS_0_EMIOS_0_CH_22_X_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT148_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT148_EMIOS_1_EMIOS_1_CH_0_X_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT148_EMIOS_1_EMIOS_1_CH_0_X_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT148_EMIOS_1_EMIOS_1_CH_0_X_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT149_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT149_EMIOS_1_EMIOS_1_CH_1_H_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT149_EMIOS_2_EMIOS_2_CH_19_Y_OUT               (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT149_LPSPI4_LPSPI4_SIN_OUT                     (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT149_WKPU_WKPU_56                              (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT149_ADC2_ADC2_P3                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT149_EMIOS_1_EMIOS_1_CH_1_H_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT149_EMIOS_2_EMIOS_2_CH_19_Y_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT149_LPSPI4_LPSPI4_SIN_IN                      (PORT_INPUT3_MODE)
#define SIUL2_0_PORT149_EMIOS_1_EMIOS_1_CH_1_H_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT149_EMIOS_2_EMIOS_2_CH_19_Y_INOUT             (PORT_INOUT4_MODE)
#define SIUL2_0_PORT149_LPSPI4_LPSPI4_SIN_INOUT                   (PORT_INOUT6_MODE)
#define SIUL2_0_PORT150_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT150_EMIOS_1_EMIOS_1_CH_2_H_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT150_EMIOS_2_EMIOS_2_CH_20_Y_OUT               (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT150_LPSPI4_LPSPI4_SCK_OUT                     (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT150_ADC2_ADC2_P4                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT150_EMIOS_1_EMIOS_1_CH_2_H_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT150_EMIOS_2_EMIOS_2_CH_20_Y_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT150_LPSPI4_LPSPI4_SCK_IN                      (PORT_INPUT3_MODE)
#define SIUL2_0_PORT150_EMIOS_1_EMIOS_1_CH_2_H_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT150_EMIOS_2_EMIOS_2_CH_20_Y_INOUT             (PORT_INOUT4_MODE)
#define SIUL2_0_PORT150_LPSPI4_LPSPI4_SCK_INOUT                   (PORT_INOUT6_MODE)
#define SIUL2_0_PORT151_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT151_EMIOS_1_EMIOS_1_CH_3_H_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT151_EMIOS_2_EMIOS_2_CH_21_Y_OUT               (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT151_LPSPI4_LPSPI4_PCS0_OUT                    (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT151_WKPU_WKPU_57                              (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT151_ADC2_ADC2_P5                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT151_EMIOS_1_EMIOS_1_CH_3_H_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT151_EMIOS_2_EMIOS_2_CH_21_Y_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT151_LPSPI4_LPSPI4_PCS0_IN                     (PORT_INPUT3_MODE)
#define SIUL2_0_PORT151_EMIOS_1_EMIOS_1_CH_3_H_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT151_EMIOS_2_EMIOS_2_CH_21_Y_INOUT             (PORT_INOUT4_MODE)
#define SIUL2_0_PORT151_LPSPI4_LPSPI4_PCS0_INOUT                  (PORT_INOUT6_MODE)
#define SIUL2_0_PORT152_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT152_EMIOS_1_EMIOS_1_CH_4_H_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT152_CAN2_CAN2_TX                              (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT152_EMIOS_2_EMIOS_2_CH_4_H_OUT                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT152_FXIO_FXIO_D5_OUT                          (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT152_LPSPI4_LPSPI4_PCS1_OUT                    (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT152_FXIO_FXIO_D11_OUT                         (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT152_LPSPI2_LPSPI2_SIN_OUT                     (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT152_ADC2_ADC2_S13                             (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT152_EMIOS_1_EMIOS_1_CH_4_H_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT152_EMIOS_2_EMIOS_2_CH_4_H_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT152_FXIO_FXIO_D5_IN                           (PORT_INPUT3_MODE)
#define SIUL2_0_PORT152_FXIO_FXIO_D11_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT152_LPSPI2_LPSPI2_SIN_IN                      (PORT_INPUT5_MODE)
#define SIUL2_0_PORT152_LPSPI4_LPSPI4_PCS1_IN                     (PORT_INPUT6_MODE)
#define SIUL2_0_PORT152_EMIOS_1_EMIOS_1_CH_4_H_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT152_EMIOS_2_EMIOS_2_CH_4_H_INOUT              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT152_FXIO_FXIO_D5_INOUT                        (PORT_INOUT5_MODE)
#define SIUL2_0_PORT152_LPSPI4_LPSPI4_PCS1_INOUT                  (PORT_INOUT6_MODE)
#define SIUL2_0_PORT152_FXIO_FXIO_D11_INOUT                       (PORT_INOUT7_MODE)
#define SIUL2_0_PORT152_LPSPI2_LPSPI2_SIN_INOUT                   (PORT_INOUT8_MODE)
#define SIUL2_0_PORT153_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT153_EMIOS_1_EMIOS_1_CH_5_H_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT153_EMIOS_2_EMIOS_2_CH_5_H_OUT                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT153_LPSPI4_LPSPI4_SOUT_OUT                    (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT153_WKPU_WKPU_58                              (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT153_ADC2_ADC2_P7                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT153_CAN2_CAN2_RX                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT153_EMIOS_1_EMIOS_1_CH_5_H_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT153_EMIOS_2_EMIOS_2_CH_5_H_IN                 (PORT_INPUT3_MODE)
#define SIUL2_0_PORT153_LPSPI4_LPSPI4_SOUT_IN                     (PORT_INPUT4_MODE)
#define SIUL2_0_PORT153_EMIOS_1_EMIOS_1_CH_5_H_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT153_EMIOS_2_EMIOS_2_CH_5_H_INOUT              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT153_LPSPI4_LPSPI4_SOUT_INOUT                  (PORT_INOUT6_MODE)
#define SIUL2_0_PORT154_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT154_EMIOS_1_EMIOS_1_CH_6_H_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT154_EMIOS_2_EMIOS_2_CH_6_H_OUT                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT154_ADC2_ADC2_P6                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT154_EMIOS_1_EMIOS_1_CH_6_H_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT154_EMIOS_2_EMIOS_2_CH_6_H_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT154_EMIOS_1_EMIOS_1_CH_6_H_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT154_EMIOS_2_EMIOS_2_CH_6_H_INOUT              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT155_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT155_EMIOS_1_EMIOS_1_CH_7_H_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT155_EMIOS_0_EMIOS_0_CH_10_H_OUT               (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT155_EMIOS_0_EMIOS_0_CH_10_H_IN                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT155_EMIOS_1_EMIOS_1_CH_7_H_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT155_EMIOS_1_EMIOS_1_CH_7_H_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT155_EMIOS_0_EMIOS_0_CH_10_H_INOUT             (PORT_INOUT8_MODE)
#define SIUL2_0_PORT156_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT156_CAN3_CAN3_TX                              (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT156_EMIOS_0_EMIOS_0_CH_11_H_OUT               (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT156_EMIOS_0_EMIOS_0_CH_11_H_IN                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT156_EMIOS_0_EMIOS_0_CH_11_H_INOUT             (PORT_INOUT8_MODE)
#define SIUL2_0_PORT157_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT157_EMIOS_0_EMIOS_0_CH_12_H_OUT               (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT157_CAN3_CAN3_RX                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT157_EMIOS_0_EMIOS_0_CH_12_H_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT157_EMIOS_0_EMIOS_0_CH_12_H_INOUT             (PORT_INOUT8_MODE)
#define SIUL2_0_PORT158_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT158_CAN4_CAN4_TX                              (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT158_CMP1_CMP1_OUT                             (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT158_LPSPI0_LPSPI0_SOUT_OUT                    (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT158_LPSPI0_LPSPI0_SOUT_IN                     (PORT_INPUT1_MODE)
#define SIUL2_0_PORT158_LPSPI0_LPSPI0_SOUT_INOUT                  (PORT_INOUT4_MODE)
#define SIUL2_0_PORT159_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT159_CMP1_CMP1_RRT                             (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT159_LPSPI0_LPSPI0_PCS0_OUT                    (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT159_CAN4_CAN4_RX                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT159_LPSPI0_LPSPI0_PCS0_IN                     (PORT_INPUT2_MODE)
#define SIUL2_0_PORT159_LPSPI0_LPSPI0_PCS0_INOUT                  (PORT_INOUT4_MODE)
#define SIUL2_0_PORT160_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT160_LPUART5_LPUART5_TX_OUT                    (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT160_EMIOS_2_EMIOS_2_CH_0_X_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT160_LPSPI2_LPSPI2_SCK_OUT                     (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT160_SIUL_EIRQ_0                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT160_EMIOS_2_EMIOS_2_CH_0_X_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT160_LPSPI2_LPSPI2_SCK_IN                      (PORT_INPUT3_MODE)
#define SIUL2_0_PORT160_LPUART5_LPUART5_TX_IN                     (PORT_INPUT4_MODE)
#define SIUL2_0_PORT160_LPUART5_LPUART5_TX_INOUT                  (PORT_INOUT1_MODE)
#define SIUL2_0_PORT160_EMIOS_2_EMIOS_2_CH_0_X_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT160_LPSPI2_LPSPI2_SCK_INOUT                   (PORT_INOUT3_MODE)
#define SIUL2_0_PORT161_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT161_EMIOS_2_EMIOS_2_CH_1_H_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT161_LPSPI2_LPSPI2_SIN_OUT                     (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT161_SIUL_EIRQ_1                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT161_EMIOS_2_EMIOS_2_CH_1_H_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT161_LPUART5_LPUART5_RX                        (PORT_INPUT3_MODE)
#define SIUL2_0_PORT161_LPSPI2_LPSPI2_SIN_IN                      (PORT_INPUT4_MODE)
#define SIUL2_0_PORT161_EMIOS_2_EMIOS_2_CH_1_H_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT161_LPSPI2_LPSPI2_SIN_INOUT                   (PORT_INOUT3_MODE)
#define SIUL2_0_PORT162_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT162_LPUART6_LPUART6_TX_OUT                    (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT162_EMIOS_2_EMIOS_2_CH_2_H_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT162_LPSPI2_LPSPI2_SOUT_OUT                    (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT162_SIUL_EIRQ_2                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT162_EMIOS_2_EMIOS_2_CH_2_H_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT162_LPSPI2_LPSPI2_SOUT_IN                     (PORT_INPUT3_MODE)
#define SIUL2_0_PORT162_LPUART6_LPUART6_TX_IN                     (PORT_INPUT4_MODE)
#define SIUL2_0_PORT162_LPUART6_LPUART6_TX_INOUT                  (PORT_INOUT1_MODE)
#define SIUL2_0_PORT162_EMIOS_2_EMIOS_2_CH_2_H_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT162_LPSPI2_LPSPI2_SOUT_INOUT                  (PORT_INOUT3_MODE)
#define SIUL2_0_PORT163_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT163_EMIOS_2_EMIOS_2_CH_3_H_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT163_LPSPI2_LPSPI2_PCS0_OUT                    (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT163_SIUL_EIRQ_3                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT163_EMIOS_2_EMIOS_2_CH_3_H_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT163_LPUART6_LPUART6_RX                        (PORT_INPUT3_MODE)
#define SIUL2_0_PORT163_LPSPI2_LPSPI2_PCS0_IN                     (PORT_INPUT4_MODE)
#define SIUL2_0_PORT163_EMIOS_2_EMIOS_2_CH_3_H_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT163_LPSPI2_LPSPI2_PCS0_INOUT                  (PORT_INOUT3_MODE)
#define SIUL2_0_PORT164_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT164_CAN5_CAN5_TX                              (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT164_EMIOS_2_EMIOS_2_CH_4_H_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT164_LPSPI2_LPSPI2_SOUT_OUT                    (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT164_FXIO_FXIO_D0_OUT                          (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT164_SIUL_EIRQ_4                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT164_EMIOS_2_EMIOS_2_CH_4_H_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT164_FXIO_FXIO_D0_IN                           (PORT_INPUT3_MODE)
#define SIUL2_0_PORT164_LPSPI2_LPSPI2_SOUT_IN                     (PORT_INPUT4_MODE)
#define SIUL2_0_PORT164_EMIOS_2_EMIOS_2_CH_4_H_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT164_LPSPI2_LPSPI2_SOUT_INOUT                  (PORT_INOUT3_MODE)
#define SIUL2_0_PORT164_FXIO_FXIO_D0_INOUT                        (PORT_INOUT4_MODE)
#define SIUL2_0_PORT165_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT165_EMIOS_2_EMIOS_2_CH_5_H_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT165_CAN5_CAN5_RX                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT165_SIUL_EIRQ_5                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT165_EMIOS_2_EMIOS_2_CH_5_H_IN                 (PORT_INPUT3_MODE)
#define SIUL2_0_PORT165_EMIOS_2_EMIOS_2_CH_5_H_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT166_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT166_EMIOS_2_EMIOS_2_CH_6_H_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT166_SIUL_EIRQ_6                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT166_EMIOS_2_EMIOS_2_CH_6_H_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT166_EMIOS_2_EMIOS_2_CH_6_H_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT167_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT167_LPSPI2_LPSPI2_PCS0_OUT                    (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT167_EMIOS_2_EMIOS_2_CH_7_H_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT167_LPI2C1_LPI2C1_SCL_OUT                     (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT167_FXIO_FXIO_D1_OUT                          (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT167_SIUL_EIRQ_7                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT167_EMIOS_2_EMIOS_2_CH_7_H_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT167_FXIO_FXIO_D1_IN                           (PORT_INPUT3_MODE)
#define SIUL2_0_PORT167_LPI2C1_LPI2C1_SCL_IN                      (PORT_INPUT4_MODE)
#define SIUL2_0_PORT167_LPSPI2_LPSPI2_PCS0_IN                     (PORT_INPUT5_MODE)
#define SIUL2_0_PORT167_LPSPI2_LPSPI2_PCS0_INOUT                  (PORT_INOUT1_MODE)
#define SIUL2_0_PORT167_EMIOS_2_EMIOS_2_CH_7_H_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT167_LPI2C1_LPI2C1_SCL_INOUT                   (PORT_INOUT3_MODE)
#define SIUL2_0_PORT167_FXIO_FXIO_D1_INOUT                        (PORT_INOUT4_MODE)
#define SIUL2_0_PORT168_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT168_EMIOS_2_EMIOS_2_CH_8_X_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT168_LPI2C1_LPI2C1_SDA_OUT                     (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT168_FXIO_FXIO_D2_OUT                          (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT168_SIUL_EIRQ_16                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT168_EMIOS_2_EMIOS_2_CH_8_X_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT168_FXIO_FXIO_D2_IN                           (PORT_INPUT3_MODE)
#define SIUL2_0_PORT168_LPI2C1_LPI2C1_SDA_IN                      (PORT_INPUT4_MODE)
#define SIUL2_0_PORT168_EMIOS_2_EMIOS_2_CH_8_X_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT168_LPI2C1_LPI2C1_SDA_INOUT                   (PORT_INOUT3_MODE)
#define SIUL2_0_PORT168_FXIO_FXIO_D2_INOUT                        (PORT_INOUT4_MODE)
#define SIUL2_0_PORT169_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT169_EMIOS_2_EMIOS_2_CH_9_H_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT169_ADC0_ADC0_MA_0                            (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT169_SIUL_EIRQ_17                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT169_EMIOS_2_EMIOS_2_CH_9_H_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT169_EMIOS_2_EMIOS_2_CH_9_H_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT170_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT170_EMIOS_2_EMIOS_2_CH_10_H_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT170_ADC0_ADC0_MA_1                            (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT170_SIUL_EIRQ_18                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT170_EMIOS_2_EMIOS_2_CH_10_H_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT170_EMIOS_2_EMIOS_2_CH_10_H_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT171_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT171_EMIOS_2_EMIOS_2_CH_11_H_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT171_ADC0_ADC0_MA_2                            (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT171_SIUL_EIRQ_19                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT171_EMIOS_2_EMIOS_2_CH_11_H_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT171_HSE_HSE_TAMPER_EXTIN0                     (PORT_INPUT3_MODE)
#define SIUL2_0_PORT171_EMIOS_2_EMIOS_2_CH_11_H_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT172_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT172_LPUART10_LPUART10_TX_OUT                  (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT172_EMIOS_2_EMIOS_2_CH_12_H_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT172_ADC0_ADC0_MA_0                            (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT172_LPSPI3_LPSPI3_SIN_OUT                     (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT172_SIUL_EIRQ_20                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT172_EMIOS_2_EMIOS_2_CH_12_H_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT172_LPSPI3_LPSPI3_SIN_IN                      (PORT_INPUT3_MODE)
#define SIUL2_0_PORT172_LPUART10_LPUART10_TX_IN                   (PORT_INPUT4_MODE)
#define SIUL2_0_PORT172_LPUART10_LPUART10_TX_INOUT                (PORT_INOUT1_MODE)
#define SIUL2_0_PORT172_EMIOS_2_EMIOS_2_CH_12_H_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT172_LPSPI3_LPSPI3_SIN_INOUT                   (PORT_INOUT4_MODE)
#define SIUL2_0_PORT173_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT173_EMIOS_2_EMIOS_2_CH_13_H_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT173_ADC0_ADC0_MA_1                            (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT173_LPSPI3_LPSPI3_SCK_OUT                     (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT173_SIUL_EIRQ_21                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT173_EMIOS_2_EMIOS_2_CH_13_H_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT173_LPUART10_LPUART10_RX                      (PORT_INPUT3_MODE)
#define SIUL2_0_PORT173_LPSPI3_LPSPI3_SCK_IN                      (PORT_INPUT4_MODE)
#define SIUL2_0_PORT173_EMIOS_2_EMIOS_2_CH_13_H_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT173_LPSPI3_LPSPI3_SCK_INOUT                   (PORT_INOUT4_MODE)
#define SIUL2_0_PORT174_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT174_CAN1_CAN1_TX                              (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT174_EMIOS_2_EMIOS_2_CH_14_H_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT174_CMP0_CMP0_OUT                             (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT174_FCCU_FCCU_ERR0                            (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT174_FXIO_FXIO_D3_OUT                          (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT174_SIUL_EIRQ_22                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT174_EMIOS_2_EMIOS_2_CH_14_H_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT174_FCCU_FCCU_ERR_IN0                         (PORT_INPUT3_MODE)
#define SIUL2_0_PORT174_FXIO_FXIO_D3_IN                           (PORT_INPUT4_MODE)
#define SIUL2_0_PORT174_EMIOS_2_EMIOS_2_CH_14_H_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT174_FXIO_FXIO_D3_INOUT                        (PORT_INOUT5_MODE)
#define SIUL2_0_PORT175_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT175_EMIOS_2_EMIOS_2_CH_15_H_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT175_CMP0_CMP0_RRT                             (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT175_LPSPI3_LPSPI3_SOUT_OUT                    (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT175_FCCU_FCCU_ERR1                            (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT175_CAN1_CAN1_RX                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT175_SIUL_EIRQ_23                              (PORT_INPUT2_MODE)
#define SIUL2_0_PORT175_EMIOS_2_EMIOS_2_CH_15_H_IN                (PORT_INPUT3_MODE)
#define SIUL2_0_PORT175_FCCU_FCCU_ERR_IN1                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT175_LPSPI3_LPSPI3_SOUT_IN                     (PORT_INPUT5_MODE)
#define SIUL2_0_PORT175_EMIOS_2_EMIOS_2_CH_15_H_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT175_LPSPI3_LPSPI3_SOUT_INOUT                  (PORT_INOUT4_MODE)
#define SIUL2_0_PORT176_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT176_LPUART12_LPUART12_TX_OUT                  (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT176_EMIOS_2_EMIOS_2_CH_16_X_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT176_EMIOS_1_EMIOS_1_CH_0_X_OUT                (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT176_ADC1_ADC1_MA_0                            (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT176_LPSPI3_LPSPI3_PCS0_OUT                    (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT176_EMIOS_1_EMIOS_1_CH_0_X_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT176_EMIOS_2_EMIOS_2_CH_16_X_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT176_LPSPI3_LPSPI3_PCS0_IN                     (PORT_INPUT3_MODE)
#define SIUL2_0_PORT176_LPUART12_LPUART12_TX_IN                   (PORT_INPUT4_MODE)
#define SIUL2_0_PORT176_LPUART12_LPUART12_TX_INOUT                (PORT_INOUT1_MODE)
#define SIUL2_0_PORT176_EMIOS_2_EMIOS_2_CH_16_X_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT176_EMIOS_1_EMIOS_1_CH_0_X_INOUT              (PORT_INOUT3_MODE)
#define SIUL2_0_PORT176_LPSPI3_LPSPI3_PCS0_INOUT                  (PORT_INOUT5_MODE)
#define SIUL2_0_PORT177_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT177_EMIOS_2_EMIOS_2_CH_17_Y_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT177_EMIOS_1_EMIOS_1_CH_1_H_OUT                (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT177_ADC1_ADC1_MA_1                            (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT177_EMIOS_1_EMIOS_1_CH_1_H_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT177_EMIOS_2_EMIOS_2_CH_17_Y_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT177_LPUART12_LPUART12_RX                      (PORT_INPUT3_MODE)
#define SIUL2_0_PORT177_EMIOS_2_EMIOS_2_CH_17_Y_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT177_EMIOS_1_EMIOS_1_CH_1_H_INOUT              (PORT_INOUT3_MODE)
#define SIUL2_0_PORT178_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT178_LPUART7_LPUART7_TX_OUT                    (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT178_EMIOS_2_EMIOS_2_CH_18_Y_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT178_EMIOS_1_EMIOS_1_CH_2_H_OUT                (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT178_ADC1_ADC1_MA_2                            (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT178_LPSPI3_LPSPI3_PCS1_OUT                    (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT178_EMIOS_1_EMIOS_1_CH_2_H_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT178_EMIOS_2_EMIOS_2_CH_18_Y_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT178_LPSPI3_LPSPI3_PCS1_IN                     (PORT_INPUT3_MODE)
#define SIUL2_0_PORT178_LPUART7_LPUART7_TX_IN                     (PORT_INPUT4_MODE)
#define SIUL2_0_PORT178_LPUART7_LPUART7_TX_INOUT                  (PORT_INOUT1_MODE)
#define SIUL2_0_PORT178_EMIOS_2_EMIOS_2_CH_18_Y_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT178_EMIOS_1_EMIOS_1_CH_2_H_INOUT              (PORT_INOUT3_MODE)
#define SIUL2_0_PORT178_LPSPI3_LPSPI3_PCS1_INOUT                  (PORT_INOUT5_MODE)
#define SIUL2_0_PORT179_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT179_EMIOS_2_EMIOS_2_CH_19_Y_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT179_EMIOS_1_EMIOS_1_CH_3_H_OUT                (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT179_ADC0_ADC0_MA_2                            (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT179_LPSPI3_LPSPI3_PCS2_OUT                    (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT179_HSE_HSE_TAMPER_LOOP_OUT0                  (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT179_EMIOS_1_EMIOS_1_CH_3_H_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT179_EMIOS_2_EMIOS_2_CH_19_Y_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT179_LPUART7_LPUART7_RX                        (PORT_INPUT3_MODE)
#define SIUL2_0_PORT179_LPSPI3_LPSPI3_PCS2_IN                     (PORT_INPUT4_MODE)
#define SIUL2_0_PORT179_EMIOS_2_EMIOS_2_CH_19_Y_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT179_EMIOS_1_EMIOS_1_CH_3_H_INOUT              (PORT_INOUT3_MODE)
#define SIUL2_0_PORT179_LPSPI3_LPSPI3_PCS2_INOUT                  (PORT_INOUT5_MODE)
#define SIUL2_0_PORT180_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT180_LPUART8_LPUART8_TX_OUT                    (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT180_EMIOS_2_EMIOS_2_CH_20_Y_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT180_EMIOS_1_EMIOS_1_CH_4_H_OUT                (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT180_LPI2C0_LPI2C0_SCL_OUT                     (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT180_LPSPI3_LPSPI3_PCS3_OUT                    (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT180_CAN0_CAN0_TX                              (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT180_FXIO_FXIO_D4_OUT                          (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT180_EMIOS_1_EMIOS_1_CH_4_H_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT180_EMIOS_2_EMIOS_2_CH_20_Y_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT180_FXIO_FXIO_D4_IN                           (PORT_INPUT3_MODE)
#define SIUL2_0_PORT180_LPI2C0_LPI2C0_SCL_IN                      (PORT_INPUT4_MODE)
#define SIUL2_0_PORT180_LPSPI3_LPSPI3_PCS3_IN                     (PORT_INPUT5_MODE)
#define SIUL2_0_PORT180_LPUART8_LPUART8_TX_IN                     (PORT_INPUT6_MODE)
#define SIUL2_0_PORT180_LPUART8_LPUART8_TX_INOUT                  (PORT_INOUT1_MODE)
#define SIUL2_0_PORT180_EMIOS_2_EMIOS_2_CH_20_Y_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT180_EMIOS_1_EMIOS_1_CH_4_H_INOUT              (PORT_INOUT3_MODE)
#define SIUL2_0_PORT180_LPI2C0_LPI2C0_SCL_INOUT                   (PORT_INOUT4_MODE)
#define SIUL2_0_PORT180_LPSPI3_LPSPI3_PCS3_INOUT                  (PORT_INOUT5_MODE)
#define SIUL2_0_PORT180_FXIO_FXIO_D4_INOUT                        (PORT_INOUT7_MODE)
#define SIUL2_0_PORT181_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT181_EMIOS_2_EMIOS_2_CH_21_Y_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT181_EMIOS_1_EMIOS_1_CH_5_H_OUT                (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT181_LPI2C0_LPI2C0_SDA_OUT                     (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT181_LPSPI1_LPSPI1_PCS0_OUT                    (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT181_FXIO_FXIO_D5_OUT                          (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT181_CAN0_CAN0_RX                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT181_EMIOS_1_EMIOS_1_CH_5_H_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT181_EMIOS_2_EMIOS_2_CH_21_Y_IN                (PORT_INPUT3_MODE)
#define SIUL2_0_PORT181_FXIO_FXIO_D5_IN                           (PORT_INPUT4_MODE)
#define SIUL2_0_PORT181_LPUART8_LPUART8_RX                        (PORT_INPUT5_MODE)
#define SIUL2_0_PORT181_LPI2C0_LPI2C0_SDA_IN                      (PORT_INPUT6_MODE)
#define SIUL2_0_PORT181_LPSPI1_LPSPI1_PCS0_IN                     (PORT_INPUT7_MODE)
#define SIUL2_0_PORT181_EMIOS_2_EMIOS_2_CH_21_Y_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT181_EMIOS_1_EMIOS_1_CH_5_H_INOUT              (PORT_INOUT3_MODE)
#define SIUL2_0_PORT181_LPI2C0_LPI2C0_SDA_INOUT                   (PORT_INOUT4_MODE)
#define SIUL2_0_PORT181_LPSPI1_LPSPI1_PCS0_INOUT                  (PORT_INOUT5_MODE)
#define SIUL2_0_PORT181_FXIO_FXIO_D5_INOUT                        (PORT_INOUT7_MODE)
#define SIUL2_0_PORT182_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT182_EMIOS_2_EMIOS_2_CH_22_X_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT182_EMIOS_1_EMIOS_1_CH_6_H_OUT                (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT182_LPSPI4_LPSPI4_PCS2_OUT                    (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT182_EMIOS_1_EMIOS_1_CH_6_H_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT182_EMIOS_2_EMIOS_2_CH_22_X_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT182_LPSPI4_LPSPI4_PCS2_IN                     (PORT_INPUT3_MODE)
#define SIUL2_0_PORT182_EMIOS_2_EMIOS_2_CH_22_X_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT182_EMIOS_1_EMIOS_1_CH_6_H_INOUT              (PORT_INOUT3_MODE)
#define SIUL2_0_PORT182_LPSPI4_LPSPI4_PCS2_INOUT                  (PORT_INOUT6_MODE)
#define SIUL2_0_PORT183_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT183_LPUART9_LPUART9_TX_OUT                    (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT183_EMIOS_2_EMIOS_2_CH_23_X_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT183_EMIOS_1_EMIOS_1_CH_7_H_OUT                (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT183_LPSPI3_LPSPI3_PCS3_OUT                    (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT183_EMIOS_1_EMIOS_1_CH_7_H_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT183_EMIOS_2_EMIOS_2_CH_23_X_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT183_LPSPI3_LPSPI3_PCS3_IN                     (PORT_INPUT3_MODE)
#define SIUL2_0_PORT183_LPUART9_LPUART9_TX_IN                     (PORT_INPUT4_MODE)
#define SIUL2_0_PORT183_LPUART9_LPUART9_TX_INOUT                  (PORT_INOUT1_MODE)
#define SIUL2_0_PORT183_EMIOS_2_EMIOS_2_CH_23_X_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT183_EMIOS_1_EMIOS_1_CH_7_H_INOUT              (PORT_INOUT3_MODE)
#define SIUL2_0_PORT183_LPSPI3_LPSPI3_PCS3_INOUT                  (PORT_INOUT5_MODE)
#define SIUL2_0_PORT184_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT184_EMIOS_1_EMIOS_1_CH_8_X_OUT                (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT184_EMIOS_1_EMIOS_1_CH_8_X_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT184_LPUART9_LPUART9_RX                        (PORT_INPUT2_MODE)
#define SIUL2_0_PORT184_EMIOS_1_EMIOS_1_CH_8_X_INOUT              (PORT_INOUT3_MODE)
#define SIUL2_0_PORT185_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT185_CAN2_CAN2_TX                              (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT185_EMIOS_1_EMIOS_1_CH_9_H_OUT                (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT185_LPSPI2_LPSPI2_PCS2_OUT                    (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT185_LPSPI4_LPSPI4_PCS0_OUT                    (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT185_FXIO_FXIO_D6_OUT                          (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT185_EMIOS_1_EMIOS_1_CH_9_H_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT185_FXIO_FXIO_D6_IN                           (PORT_INPUT2_MODE)
#define SIUL2_0_PORT185_LPSPI2_LPSPI2_PCS2_IN                     (PORT_INPUT3_MODE)
#define SIUL2_0_PORT185_LPSPI4_LPSPI4_PCS0_IN                     (PORT_INPUT4_MODE)
#define SIUL2_0_PORT185_EMIOS_1_EMIOS_1_CH_9_H_INOUT              (PORT_INOUT3_MODE)
#define SIUL2_0_PORT185_LPSPI2_LPSPI2_PCS2_INOUT                  (PORT_INOUT5_MODE)
#define SIUL2_0_PORT185_LPSPI4_LPSPI4_PCS0_INOUT                  (PORT_INOUT6_MODE)
#define SIUL2_0_PORT185_FXIO_FXIO_D6_INOUT                        (PORT_INOUT7_MODE)
#define SIUL2_0_PORT186_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT186_EMIOS_1_EMIOS_1_CH_10_H_OUT               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT186_LPSPI2_LPSPI2_PCS3_OUT                    (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT186_LPSPI4_LPSPI4_PCS1_OUT                    (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT186_CAN2_CAN2_RX                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT186_EMIOS_1_EMIOS_1_CH_10_H_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT186_LPSPI2_LPSPI2_PCS3_IN                     (PORT_INPUT3_MODE)
#define SIUL2_0_PORT186_LPSPI4_LPSPI4_PCS1_IN                     (PORT_INPUT4_MODE)
#define SIUL2_0_PORT186_EMIOS_1_EMIOS_1_CH_10_H_INOUT             (PORT_INOUT3_MODE)
#define SIUL2_0_PORT186_LPSPI2_LPSPI2_PCS3_INOUT                  (PORT_INOUT5_MODE)
#define SIUL2_0_PORT186_LPSPI4_LPSPI4_PCS1_INOUT                  (PORT_INOUT6_MODE)
#define SIUL2_0_PORT187_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT187_LPUART11_LPUART11_TX_OUT                  (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT187_EMIOS_1_EMIOS_1_CH_11_H_OUT               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT187_LPSPI4_LPSPI4_PCS2_OUT                    (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT187_EMIOS_1_EMIOS_1_CH_11_H_IN                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT187_LPSPI4_LPSPI4_PCS2_IN                     (PORT_INPUT2_MODE)
#define SIUL2_0_PORT187_LPUART11_LPUART11_TX_IN                   (PORT_INPUT3_MODE)
#define SIUL2_0_PORT187_LPUART11_LPUART11_TX_INOUT                (PORT_INOUT1_MODE)
#define SIUL2_0_PORT187_EMIOS_1_EMIOS_1_CH_11_H_INOUT             (PORT_INOUT3_MODE)
#define SIUL2_0_PORT187_LPSPI4_LPSPI4_PCS2_INOUT                  (PORT_INOUT6_MODE)
#define SIUL2_0_PORT188_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT188_EMIOS_1_EMIOS_1_CH_12_H_OUT               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT188_FXIO_FXIO_D7_OUT                          (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT188_LPSPI0_LPSPI0_PCS0_OUT                    (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT188_LPSPI4_LPSPI4_PCS3_OUT                    (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT188_TRACE_TRACE_ETM_D5                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT188_EMIOS_1_EMIOS_1_CH_12_H_IN                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT188_FXIO_FXIO_D7_IN                           (PORT_INPUT2_MODE)
#define SIUL2_0_PORT188_LPUART11_LPUART11_RX                      (PORT_INPUT3_MODE)
#define SIUL2_0_PORT188_LPSPI0_LPSPI0_PCS0_IN                     (PORT_INPUT4_MODE)
#define SIUL2_0_PORT188_LPSPI4_LPSPI4_PCS3_IN                     (PORT_INPUT5_MODE)
#define SIUL2_0_PORT188_EMIOS_1_EMIOS_1_CH_12_H_INOUT             (PORT_INOUT3_MODE)
#define SIUL2_0_PORT188_FXIO_FXIO_D7_INOUT                        (PORT_INOUT4_MODE)
#define SIUL2_0_PORT188_LPSPI0_LPSPI0_PCS0_INOUT                  (PORT_INOUT5_MODE)
#define SIUL2_0_PORT188_LPSPI4_LPSPI4_PCS3_INOUT                  (PORT_INOUT6_MODE)
#define SIUL2_0_PORT189_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT189_CAN3_CAN3_TX                              (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT189_EMIOS_1_EMIOS_1_CH_13_H_OUT               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT189_ADC1_ADC1_MA_0                            (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT189_LPSPI3_LPSPI3_PCS1_OUT                    (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT189_FXIO_FXIO_D8_OUT                          (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT189_EMIOS_1_EMIOS_1_CH_13_H_IN                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT189_FXIO_FXIO_D8_IN                           (PORT_INPUT2_MODE)
#define SIUL2_0_PORT189_LPSPI3_LPSPI3_PCS1_IN                     (PORT_INPUT3_MODE)
#define SIUL2_0_PORT189_EMIOS_1_EMIOS_1_CH_13_H_INOUT             (PORT_INOUT3_MODE)
#define SIUL2_0_PORT189_LPSPI3_LPSPI3_PCS1_INOUT                  (PORT_INOUT5_MODE)
#define SIUL2_0_PORT189_FXIO_FXIO_D8_INOUT                        (PORT_INOUT7_MODE)
#define SIUL2_0_PORT190_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT190_EMIOS_1_EMIOS_1_CH_14_H_OUT               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT190_ADC1_ADC1_MA_1                            (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT190_CAN3_CAN3_RX                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT190_EMIOS_1_EMIOS_1_CH_14_H_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT190_EMIOS_1_EMIOS_1_CH_14_H_INOUT             (PORT_INOUT3_MODE)
#define SIUL2_0_PORT191_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT191_ADC1_ADC1_MA_2                            (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT191_EMIOS_1_EMIOS_1_CH_15_H_OUT               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT191_FXIO_FXIO_D9_OUT                          (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT191_TRACE_TRACE_ETM_D3                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT191_EMIOS_1_EMIOS_1_CH_15_H_IN                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT191_FXIO_FXIO_D9_IN                           (PORT_INPUT2_MODE)
#define SIUL2_0_PORT191_EMIOS_1_EMIOS_1_CH_15_H_INOUT             (PORT_INOUT3_MODE)
#define SIUL2_0_PORT191_FXIO_FXIO_D9_INOUT                        (PORT_INOUT6_MODE)
#define SIUL2_0_PORT192_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT192_LPUART13_LPUART13_TX_OUT                  (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT192_EMIOS_1_EMIOS_1_CH_16_X_OUT               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT192_SIUL_EIRQ_8                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT192_EMIOS_1_EMIOS_1_CH_16_X_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT192_LPUART13_LPUART13_TX_IN                   (PORT_INPUT3_MODE)
#define SIUL2_0_PORT192_LPUART13_LPUART13_TX_INOUT                (PORT_INOUT1_MODE)
#define SIUL2_0_PORT192_EMIOS_1_EMIOS_1_CH_16_X_INOUT             (PORT_INOUT3_MODE)
#define SIUL2_0_PORT193_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT193_EMIOS_1_EMIOS_1_CH_17_Y_OUT               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT193_SIUL_EIRQ_9                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT193_EMIOS_1_EMIOS_1_CH_17_Y_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT193_LPUART13_LPUART13_RX                      (PORT_INPUT3_MODE)
#define SIUL2_0_PORT193_EMIOS_1_EMIOS_1_CH_17_Y_INOUT             (PORT_INOUT3_MODE)
#define SIUL2_0_PORT194_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT194_LPUART14_LPUART14_TX_OUT                  (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT194_EMIOS_1_EMIOS_1_CH_18_Y_OUT               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT194_SIUL_EIRQ_10                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT194_EMIOS_1_EMIOS_1_CH_18_Y_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT194_LPUART14_LPUART14_TX_IN                   (PORT_INPUT3_MODE)
#define SIUL2_0_PORT194_LPUART14_LPUART14_TX_INOUT                (PORT_INOUT1_MODE)
#define SIUL2_0_PORT194_EMIOS_1_EMIOS_1_CH_18_Y_INOUT             (PORT_INOUT3_MODE)
#define SIUL2_0_PORT195_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT195_EMIOS_1_EMIOS_1_CH_19_Y_OUT               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT195_SIUL_EIRQ_11                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT195_EMIOS_1_EMIOS_1_CH_19_Y_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT195_LPUART14_LPUART14_RX                      (PORT_INPUT3_MODE)
#define SIUL2_0_PORT195_EMIOS_1_EMIOS_1_CH_19_Y_INOUT             (PORT_INOUT3_MODE)
#define SIUL2_0_PORT196_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT196_LPUART15_LPUART15_TX_OUT                  (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT196_EMIOS_1_EMIOS_1_CH_20_Y_OUT               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT196_CMP2_CMP2_OUT                             (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT196_SIUL_EIRQ_12                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT196_EMIOS_1_EMIOS_1_CH_20_Y_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT196_LPUART15_LPUART15_TX_IN                   (PORT_INPUT3_MODE)
#define SIUL2_0_PORT196_LPUART15_LPUART15_TX_INOUT                (PORT_INOUT1_MODE)
#define SIUL2_0_PORT196_EMIOS_1_EMIOS_1_CH_20_Y_INOUT             (PORT_INOUT3_MODE)
#define SIUL2_0_PORT197_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT197_EMIOS_1_EMIOS_1_CH_21_Y_OUT               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT197_CMP2_CMP2_RRT                             (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT197_SIUL_EIRQ_13                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT197_EMIOS_1_EMIOS_1_CH_21_Y_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT197_LPUART15_LPUART15_RX                      (PORT_INPUT3_MODE)
#define SIUL2_0_PORT197_EMIOS_1_EMIOS_1_CH_21_Y_INOUT             (PORT_INOUT3_MODE)
#define SIUL2_0_PORT198_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT198_FXIO_FXIO_D10_OUT                         (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT198_EMIOS_1_EMIOS_1_CH_22_X_OUT               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT198_TRACE_TRACE_ETM_CLKOUT                    (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT198_SIUL_EIRQ_14                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT198_EMIOS_1_EMIOS_1_CH_22_X_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT198_FXIO_FXIO_D10_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT198_FXIO_FXIO_D10_INOUT                       (PORT_INOUT2_MODE)
#define SIUL2_0_PORT198_EMIOS_1_EMIOS_1_CH_22_X_INOUT             (PORT_INOUT3_MODE)
#define SIUL2_0_PORT199_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT199_FXIO_FXIO_D11_OUT                         (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT199_EMIOS_1_EMIOS_1_CH_23_X_OUT               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT199_TRACE_TRACE_ETM_D0                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT199_SIUL_EIRQ_15                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT199_EMIOS_1_EMIOS_1_CH_23_X_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT199_FXIO_FXIO_D11_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT199_FXIO_FXIO_D11_INOUT                       (PORT_INOUT2_MODE)
#define SIUL2_0_PORT199_EMIOS_1_EMIOS_1_CH_23_X_INOUT             (PORT_INOUT3_MODE)
#define SIUL2_0_PORT200_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT200_CAN4_CAN4_TX                              (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT200_FXIO_FXIO_D12_OUT                         (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT200_LPSPI5_LPSPI5_PCS3_OUT                    (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT200_EMIOS_0_EMIOS_0_CH_13_H_OUT               (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT200_SIUL_EIRQ_24                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT200_EMIOS_0_EMIOS_0_CH_13_H_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT200_FXIO_FXIO_D12_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT200_LPSPI5_LPSPI5_PCS3_IN                     (PORT_INPUT4_MODE)
#define SIUL2_0_PORT200_FXIO_FXIO_D12_INOUT                       (PORT_INOUT2_MODE)
#define SIUL2_0_PORT200_LPSPI5_LPSPI5_PCS3_INOUT                  (PORT_INOUT3_MODE)
#define SIUL2_0_PORT200_EMIOS_0_EMIOS_0_CH_13_H_INOUT             (PORT_INOUT8_MODE)
#define SIUL2_0_PORT201_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT201_EMIOS_1_EMIOS_1_CH_5_H_OUT                (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT201_FXIO_FXIO_D5_OUT                          (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT201_LPUART2_LPUART2_TX_OUT                    (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT201_CAN4_CAN4_RX                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT201_SIUL_EIRQ_25                              (PORT_INPUT2_MODE)
#define SIUL2_0_PORT201_EMIOS_1_EMIOS_1_CH_5_H_IN                 (PORT_INPUT3_MODE)
#define SIUL2_0_PORT201_FXIO_FXIO_D5_IN                           (PORT_INPUT4_MODE)
#define SIUL2_0_PORT201_LPUART2_LPUART2_TX_IN                     (PORT_INPUT5_MODE)
#define SIUL2_0_PORT201_EMIOS_1_EMIOS_1_CH_5_H_INOUT              (PORT_INOUT2_MODE)
#define SIUL2_0_PORT201_FXIO_FXIO_D5_INOUT                        (PORT_INOUT3_MODE)
#define SIUL2_0_PORT201_LPUART2_LPUART2_TX_INOUT                  (PORT_INOUT4_MODE)
#define SIUL2_0_PORT202_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT202_FXIO_FXIO_D2_OUT                          (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT202_EMIOS_0_EMIOS_0_CH_14_H_OUT               (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT202_SIUL_EIRQ_26                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT202_EMIOS_0_EMIOS_0_CH_14_H_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT202_FXIO_FXIO_D2_IN                           (PORT_INPUT3_MODE)
#define SIUL2_0_PORT202_FXIO_FXIO_D2_INOUT                        (PORT_INOUT1_MODE)
#define SIUL2_0_PORT202_EMIOS_0_EMIOS_0_CH_14_H_INOUT             (PORT_INOUT8_MODE)
#define SIUL2_0_PORT203_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT203_FXIO_FXIO_D3_OUT                          (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT203_EMIOS_0_EMIOS_0_CH_15_H_OUT               (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT203_SIUL_EIRQ_27                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT203_EMIOS_0_EMIOS_0_CH_15_H_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT203_FXIO_FXIO_D3_IN                           (PORT_INPUT3_MODE)
#define SIUL2_0_PORT203_FXIO_FXIO_D3_INOUT                        (PORT_INOUT1_MODE)
#define SIUL2_0_PORT203_EMIOS_0_EMIOS_0_CH_15_H_INOUT             (PORT_INOUT8_MODE)
#define SIUL2_0_PORT204_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT204_LPSPI4_LPSPI4_PCS3_OUT                    (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT204_EMIOS_0_EMIOS_0_CH_16_X_OUT               (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT204_SIUL_EIRQ_28                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT204_EMIOS_0_EMIOS_0_CH_16_X_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT204_LPSPI4_LPSPI4_PCS3_IN                     (PORT_INPUT3_MODE)
#define SIUL2_0_PORT204_LPSPI4_LPSPI4_PCS3_INOUT                  (PORT_INOUT6_MODE)
#define SIUL2_0_PORT204_EMIOS_0_EMIOS_0_CH_16_X_INOUT             (PORT_INOUT8_MODE)
#define SIUL2_0_PORT205_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT205_CAN5_CAN5_TX                              (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT205_FXIO_FXIO_D13_OUT                         (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT205_LPSPI5_LPSPI5_PCS2_OUT                    (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT205_EMIOS_0_EMIOS_0_CH_17_Y_OUT               (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT205_SIUL_EIRQ_29                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT205_EMIOS_0_EMIOS_0_CH_17_Y_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT205_FXIO_FXIO_D13_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT205_LPSPI5_LPSPI5_PCS2_IN                     (PORT_INPUT4_MODE)
#define SIUL2_0_PORT205_FXIO_FXIO_D13_INOUT                       (PORT_INOUT2_MODE)
#define SIUL2_0_PORT205_LPSPI5_LPSPI5_PCS2_INOUT                  (PORT_INOUT3_MODE)
#define SIUL2_0_PORT205_EMIOS_0_EMIOS_0_CH_17_Y_INOUT             (PORT_INOUT8_MODE)
#define SIUL2_0_PORT206_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT206_LPSPI2_LPSPI2_PCS0_OUT                    (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT206_LPSPI2_LPSPI2_PCS2_OUT                    (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT206_EMIOS_0_EMIOS_0_CH_18_Y_OUT               (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT206_CAN5_CAN5_RX                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT206_SIUL_EIRQ_30                              (PORT_INPUT2_MODE)
#define SIUL2_0_PORT206_EMIOS_0_EMIOS_0_CH_18_Y_IN                (PORT_INPUT3_MODE)
#define SIUL2_0_PORT206_LPSPI2_LPSPI2_PCS0_IN                     (PORT_INPUT4_MODE)
#define SIUL2_0_PORT206_LPSPI2_LPSPI2_PCS2_IN                     (PORT_INPUT5_MODE)
#define SIUL2_0_PORT206_LPSPI2_LPSPI2_PCS0_INOUT                  (PORT_INOUT1_MODE)
#define SIUL2_0_PORT206_LPSPI2_LPSPI2_PCS2_INOUT                  (PORT_INOUT2_MODE)
#define SIUL2_0_PORT206_EMIOS_0_EMIOS_0_CH_18_Y_INOUT             (PORT_INOUT8_MODE)
#define SIUL2_0_PORT207_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT207_FXIO_FXIO_D14_OUT                         (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT207_EMIOS_2_EMIOS_2_CH_15_H_OUT               (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT207_TRACE_TRACE_ETM_D1                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT207_SIUL_EIRQ_31                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT207_EMIOS_2_EMIOS_2_CH_15_H_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT207_FXIO_FXIO_D14_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT207_FXIO_FXIO_D14_INOUT                       (PORT_INOUT2_MODE)
#define SIUL2_0_PORT207_EMIOS_2_EMIOS_2_CH_15_H_INOUT             (PORT_INOUT5_MODE)
#define SIUL2_0_PORT208_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT208_EMIOS_2_EMIOS_2_CH_16_X_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT208_FXIO_FXIO_D15_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT208_TRACE_TRACE_ETM_D2                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT208_EMIOS_2_EMIOS_2_CH_16_X_IN                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT208_FXIO_FXIO_D15_IN                          (PORT_INPUT2_MODE)
#define SIUL2_0_PORT208_EMIOS_2_EMIOS_2_CH_16_X_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT208_FXIO_FXIO_D15_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT209_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT209_EMIOS_2_EMIOS_2_CH_17_Y_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT209_FXIO_FXIO_D16_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT209_TRACE_TRACE_ETM_D4                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT209_EMIOS_2_EMIOS_2_CH_17_Y_IN                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT209_FXIO_FXIO_D16_IN                          (PORT_INPUT2_MODE)
#define SIUL2_0_PORT209_EMIOS_2_EMIOS_2_CH_17_Y_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT209_FXIO_FXIO_D16_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT210_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT210_EMIOS_2_EMIOS_2_CH_18_Y_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT210_FXIO_FXIO_D17_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT210_TRACE_TRACE_ETM_D6                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT210_EMIOS_2_EMIOS_2_CH_18_Y_IN                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT210_FXIO_FXIO_D17_IN                          (PORT_INPUT2_MODE)
#define SIUL2_0_PORT210_EMIOS_2_EMIOS_2_CH_18_Y_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT210_FXIO_FXIO_D17_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT211_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT211_EMIOS_2_EMIOS_2_CH_19_Y_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT211_FXIO_FXIO_D18_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT211_TRACE_TRACE_ETM_D7                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT211_EMIOS_2_EMIOS_2_CH_19_Y_IN                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT211_FXIO_FXIO_D18_IN                          (PORT_INPUT2_MODE)
#define SIUL2_0_PORT211_EMIOS_2_EMIOS_2_CH_19_Y_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT211_FXIO_FXIO_D18_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT212_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT212_EMIOS_2_EMIOS_2_CH_20_Y_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT212_FXIO_FXIO_D19_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT212_CAN6_CAN6_TX                              (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT212_TRACE_TRACE_ETM_D8                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT212_EMIOS_2_EMIOS_2_CH_20_Y_IN                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT212_FXIO_FXIO_D19_IN                          (PORT_INPUT2_MODE)
#define SIUL2_0_PORT212_EMIOS_2_EMIOS_2_CH_20_Y_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT212_FXIO_FXIO_D19_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT213_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT213_EMIOS_2_EMIOS_2_CH_21_Y_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT213_FXIO_FXIO_D20_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT213_TRACE_TRACE_ETM_D9                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT213_EMIOS_2_EMIOS_2_CH_21_Y_IN                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT213_FXIO_FXIO_D20_IN                          (PORT_INPUT2_MODE)
#define SIUL2_0_PORT213_CAN6_CAN6_RX                              (PORT_INPUT3_MODE)
#define SIUL2_0_PORT213_EMIOS_2_EMIOS_2_CH_21_Y_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT213_FXIO_FXIO_D20_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT214_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT214_EMIOS_2_EMIOS_2_CH_22_X_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT214_FXIO_FXIO_D21_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT214_TRACE_TRACE_ETM_D10                       (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT214_EMIOS_2_EMIOS_2_CH_22_X_IN                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT214_FXIO_FXIO_D21_IN                          (PORT_INPUT2_MODE)
#define SIUL2_0_PORT214_EMIOS_2_EMIOS_2_CH_22_X_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT214_FXIO_FXIO_D21_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT215_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT215_EMIOS_2_EMIOS_2_CH_23_X_OUT               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT215_FXIO_FXIO_D22_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT215_EMIOS_0_EMIOS_0_CH_0_X_OUT                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT215_TRACE_TRACE_ETM_D11                       (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT215_LPSPI5_LPSPI5_PCS0_OUT                    (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT215_EMIOS_0_EMIOS_0_CH_0_X_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT215_EMIOS_2_EMIOS_2_CH_23_X_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT215_FXIO_FXIO_D22_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT215_LPSPI5_LPSPI5_PCS0_IN                     (PORT_INPUT4_MODE)
#define SIUL2_0_PORT215_EMIOS_2_EMIOS_2_CH_23_X_INOUT             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT215_FXIO_FXIO_D22_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT215_EMIOS_0_EMIOS_0_CH_0_X_INOUT              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT215_LPSPI5_LPSPI5_PCS0_INOUT                  (PORT_INOUT8_MODE)
#define SIUL2_0_PORT216_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT216_LPUART12_LPUART12_TX_OUT                  (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT216_LPSPI5_LPSPI5_PCS2_OUT                    (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT216_FXIO_FXIO_D23_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT216_EMIOS_0_EMIOS_0_CH_1_G_OUT                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT216_TRACE_TRACE_ETM_D12                       (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT216_EMIOS_0_EMIOS_0_CH_1_G_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT216_FXIO_FXIO_D23_IN                          (PORT_INPUT2_MODE)
#define SIUL2_0_PORT216_LPSPI5_LPSPI5_PCS2_IN                     (PORT_INPUT3_MODE)
#define SIUL2_0_PORT216_LPUART12_LPUART12_TX_IN                   (PORT_INPUT4_MODE)
#define SIUL2_0_PORT216_LPUART12_LPUART12_TX_INOUT                (PORT_INOUT1_MODE)
#define SIUL2_0_PORT216_LPSPI5_LPSPI5_PCS2_INOUT                  (PORT_INOUT2_MODE)
#define SIUL2_0_PORT216_FXIO_FXIO_D23_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT216_EMIOS_0_EMIOS_0_CH_1_G_INOUT              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT217_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT217_LPSPI5_LPSPI5_SOUT_OUT                    (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT217_FXIO_FXIO_D24_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT217_EMIOS_0_EMIOS_0_CH_2_G_OUT                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT217_TRACE_TRACE_ETM_D13                       (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT217_WKPU_WKPU_45                              (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT217_EMIOS_0_EMIOS_0_CH_2_G_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT217_FXIO_FXIO_D24_IN                          (PORT_INPUT2_MODE)
#define SIUL2_0_PORT217_LPUART12_LPUART12_RX                      (PORT_INPUT3_MODE)
#define SIUL2_0_PORT217_LPSPI5_LPSPI5_SOUT_IN                     (PORT_INPUT4_MODE)
#define SIUL2_0_PORT217_LPSPI5_LPSPI5_SOUT_INOUT                  (PORT_INOUT2_MODE)
#define SIUL2_0_PORT217_FXIO_FXIO_D24_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT217_EMIOS_0_EMIOS_0_CH_2_G_INOUT              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT218_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT218_FXIO_FXIO_D25_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT218_EMIOS_0_EMIOS_0_CH_3_G_OUT                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT218_CAN7_CAN7_TX                              (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT218_TRACE_TRACE_ETM_D14                       (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT218_EMIOS_0_EMIOS_0_CH_3_G_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT218_FXIO_FXIO_D25_IN                          (PORT_INPUT2_MODE)
#define SIUL2_0_PORT218_FXIO_FXIO_D25_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT218_EMIOS_0_EMIOS_0_CH_3_G_INOUT              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT219_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT219_FXIO_FXIO_D26_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT219_EMIOS_0_EMIOS_0_CH_4_G_OUT                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT219_TRACE_TRACE_ETM_D15                       (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT219_EMIOS_0_EMIOS_0_CH_4_G_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT219_FXIO_FXIO_D26_IN                          (PORT_INPUT2_MODE)
#define SIUL2_0_PORT219_CAN7_CAN7_RX                              (PORT_INPUT3_MODE)
#define SIUL2_0_PORT219_FXIO_FXIO_D26_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT219_EMIOS_0_EMIOS_0_CH_4_G_INOUT              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT220_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT220_LPSPI5_LPSPI5_PCS0_OUT                    (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT220_EMIOS_0_EMIOS_0_CH_5_G_OUT                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT220_TRACE_TRACE_ETM_D0                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT220_EMIOS_0_EMIOS_0_CH_5_G_IN                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT220_LPSPI5_LPSPI5_PCS0_IN                     (PORT_INPUT2_MODE)
#define SIUL2_0_PORT220_LPSPI5_LPSPI5_PCS0_INOUT                  (PORT_INOUT1_MODE)
#define SIUL2_0_PORT220_EMIOS_0_EMIOS_0_CH_5_G_INOUT              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT221_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT221_LPSPI5_LPSPI5_SIN_OUT                     (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT221_FXIO_FXIO_D29_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT221_EMIOS_0_EMIOS_0_CH_6_G_OUT                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT221_TRACE_TRACE_ETM_D1                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT221_SIUL_EIRQ_29                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT221_EMIOS_0_EMIOS_0_CH_6_G_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT221_FXIO_FXIO_D29_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT221_LPSPI5_LPSPI5_SIN_IN                      (PORT_INPUT4_MODE)
#define SIUL2_0_PORT221_LPSPI5_LPSPI5_SIN_INOUT                   (PORT_INOUT1_MODE)
#define SIUL2_0_PORT221_FXIO_FXIO_D29_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT221_EMIOS_0_EMIOS_0_CH_6_G_INOUT              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT222_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT222_LPSPI5_LPSPI5_SOUT_OUT                    (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT222_FXIO_FXIO_D30_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT222_EMIOS_0_EMIOS_0_CH_7_G_OUT                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT222_TRACE_TRACE_ETM_D2                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT222_SIUL_EIRQ_30                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT222_EMIOS_0_EMIOS_0_CH_7_G_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT222_FXIO_FXIO_D30_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT222_LPSPI5_LPSPI5_SOUT_IN                     (PORT_INPUT4_MODE)
#define SIUL2_0_PORT222_LPSPI5_LPSPI5_SOUT_INOUT                  (PORT_INOUT1_MODE)
#define SIUL2_0_PORT222_FXIO_FXIO_D30_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT222_EMIOS_0_EMIOS_0_CH_7_G_INOUT              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT223_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT223_LPSPI5_LPSPI5_SCK_OUT                     (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT223_FXIO_FXIO_D31_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT223_EMIOS_0_EMIOS_0_CH_8_X_OUT                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT223_TRACE_TRACE_ETM_D3                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT223_SIUL_EIRQ_31                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT223_EMIOS_0_EMIOS_0_CH_8_X_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT223_FXIO_FXIO_D31_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT223_LPSPI5_LPSPI5_SCK_IN                      (PORT_INPUT4_MODE)
#define SIUL2_0_PORT223_LPSPI5_LPSPI5_SCK_INOUT                   (PORT_INOUT1_MODE)
#define SIUL2_0_PORT223_FXIO_FXIO_D31_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT223_EMIOS_0_EMIOS_0_CH_8_X_INOUT              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT224_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT224_CAN6_CAN6_TX                              (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT224_LPUART0_LPUART0_TX_OUT                    (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT224_FXIO_FXIO_D16_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT224_EMIOS_0_EMIOS_0_CH_9_H_OUT                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT224_LPSPI2_LPSPI2_PCS2_OUT                    (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT224_TRACE_TRACE_ETM_D4                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT224_SIUL_EIRQ_16                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT224_EMIOS_0_EMIOS_0_CH_9_H_IN                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT224_FXIO_FXIO_D16_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT224_LPSPI2_LPSPI2_PCS2_IN                     (PORT_INPUT4_MODE)
#define SIUL2_0_PORT224_LPUART0_LPUART0_TX_IN                     (PORT_INPUT5_MODE)
#define SIUL2_0_PORT224_LPUART0_LPUART0_TX_INOUT                  (PORT_INOUT2_MODE)
#define SIUL2_0_PORT224_FXIO_FXIO_D16_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT224_EMIOS_0_EMIOS_0_CH_9_H_INOUT              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT224_LPSPI2_LPSPI2_PCS2_INOUT                  (PORT_INOUT5_MODE)
#define SIUL2_0_PORT225_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT225_FXIO_FXIO_D17_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT225_EMIOS_0_EMIOS_0_CH_10_H_OUT               (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT225_LPSPI2_LPSPI2_PCS3_OUT                    (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT225_TRACE_TRACE_ETM_D5                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT225_WKPU_WKPU_0                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT225_SIUL_EIRQ_17                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT225_EMIOS_0_EMIOS_0_CH_10_H_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT225_FXIO_FXIO_D17_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT225_LPUART0_LPUART0_RX                        (PORT_INPUT4_MODE)
#define SIUL2_0_PORT225_LPSPI2_LPSPI2_PCS3_IN                     (PORT_INPUT5_MODE)
#define SIUL2_0_PORT225_CAN6_CAN6_RX                              (PORT_INPUT6_MODE)
#define SIUL2_0_PORT225_FXIO_FXIO_D17_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT225_EMIOS_0_EMIOS_0_CH_10_H_INOUT             (PORT_INOUT4_MODE)
#define SIUL2_0_PORT225_LPSPI2_LPSPI2_PCS3_INOUT                  (PORT_INOUT5_MODE)
#define SIUL2_0_PORT226_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT226_CAN7_CAN7_TX                              (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT226_LPUART3_LPUART3_TX_OUT                    (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT226_FXIO_FXIO_D18_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT226_EMIOS_0_EMIOS_0_CH_11_H_OUT               (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT226_TRACE_TRACE_ETM_D6                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT226_SIUL_EIRQ_18                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT226_EMIOS_0_EMIOS_0_CH_11_H_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT226_FXIO_FXIO_D18_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT226_LPUART3_LPUART3_TX_IN                     (PORT_INPUT4_MODE)
#define SIUL2_0_PORT226_LPUART3_LPUART3_TX_INOUT                  (PORT_INOUT2_MODE)
#define SIUL2_0_PORT226_FXIO_FXIO_D18_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT226_EMIOS_0_EMIOS_0_CH_11_H_INOUT             (PORT_INOUT4_MODE)
#define SIUL2_0_PORT227_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT227_FXIO_FXIO_D19_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT227_EMIOS_0_EMIOS_0_CH_12_H_OUT               (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT227_TRACE_TRACE_ETM_D7                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT227_WKPU_WKPU_15                              (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT227_SIUL_EIRQ_19                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT227_EMIOS_0_EMIOS_0_CH_12_H_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT227_FXIO_FXIO_D19_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT227_LPUART3_LPUART3_RX                        (PORT_INPUT4_MODE)
#define SIUL2_0_PORT227_CAN7_CAN7_RX                              (PORT_INPUT5_MODE)
#define SIUL2_0_PORT227_FXIO_FXIO_D19_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT227_EMIOS_0_EMIOS_0_CH_12_H_INOUT             (PORT_INOUT4_MODE)
#define SIUL2_0_PORT228_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT228_LPUART4_LPUART4_TX_OUT                    (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT228_FXIO_FXIO_D20_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT228_EMIOS_0_EMIOS_0_CH_13_H_OUT               (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT228_TRACE_TRACE_ETM_CLKOUT                    (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT228_SIUL_EIRQ_20                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT228_EMIOS_0_EMIOS_0_CH_13_H_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT228_FXIO_FXIO_D20_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT228_LPUART4_LPUART4_TX_IN                     (PORT_INPUT4_MODE)
#define SIUL2_0_PORT228_LPUART4_LPUART4_TX_INOUT                  (PORT_INOUT1_MODE)
#define SIUL2_0_PORT228_FXIO_FXIO_D20_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT228_EMIOS_0_EMIOS_0_CH_13_H_INOUT             (PORT_INOUT4_MODE)
#define SIUL2_0_PORT229_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT229_FXIO_FXIO_D21_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT229_EMIOS_0_EMIOS_0_CH_14_H_OUT               (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT229_TRACE_TRACE_ETM_D8                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT229_WKPU_WKPU_14                              (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT229_SIUL_EIRQ_21                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT229_EMIOS_0_EMIOS_0_CH_14_H_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT229_FXIO_FXIO_D21_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT229_LPUART4_LPUART4_RX                        (PORT_INPUT4_MODE)
#define SIUL2_0_PORT229_FXIO_FXIO_D21_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT229_EMIOS_0_EMIOS_0_CH_14_H_INOUT             (PORT_INOUT4_MODE)
#define SIUL2_0_PORT230_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT230_LPUART8_LPUART8_TX_OUT                    (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT230_FXIO_FXIO_D22_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT230_EMIOS_0_EMIOS_0_CH_15_H_OUT               (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT230_TRACE_TRACE_ETM_D9                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT230_SIUL_EIRQ_22                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT230_EMIOS_0_EMIOS_0_CH_15_H_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT230_FXIO_FXIO_D22_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT230_LPUART8_LPUART8_TX_IN                     (PORT_INPUT4_MODE)
#define SIUL2_0_PORT230_LPUART8_LPUART8_TX_INOUT                  (PORT_INOUT1_MODE)
#define SIUL2_0_PORT230_FXIO_FXIO_D22_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT230_EMIOS_0_EMIOS_0_CH_15_H_INOUT             (PORT_INOUT4_MODE)
#define SIUL2_0_PORT231_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT231_FXIO_FXIO_D23_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT231_EMIOS_0_EMIOS_0_CH_16_X_OUT               (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT231_TRACE_TRACE_ETM_D10                       (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT231_WKPU_WKPU_8                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT231_SIUL_EIRQ_23                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT231_EMIOS_0_EMIOS_0_CH_16_X_IN                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT231_FXIO_FXIO_D23_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT231_LPUART2_LPUART2_RX                        (PORT_INPUT4_MODE)
#define SIUL2_0_PORT231_LPUART8_LPUART8_RX                        (PORT_INPUT5_MODE)
#define SIUL2_0_PORT231_FXIO_FXIO_D23_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT231_EMIOS_0_EMIOS_0_CH_16_X_INOUT             (PORT_INOUT4_MODE)
#define SIUL2_0_PORT232_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT232_LPUART10_LPUART10_TX_OUT                  (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT232_LPUART2_LPUART2_TX_OUT                    (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT232_FXIO_FXIO_D24_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT232_TRACE_TRACE_ETM_D11                       (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT232_SIUL_EIRQ_24                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT232_FXIO_FXIO_D24_IN                          (PORT_INPUT2_MODE)
#define SIUL2_0_PORT232_LPUART2_LPUART2_TX_IN                     (PORT_INPUT3_MODE)
#define SIUL2_0_PORT232_LPUART10_LPUART10_TX_IN                   (PORT_INPUT4_MODE)
#define SIUL2_0_PORT232_LPUART10_LPUART10_TX_INOUT                (PORT_INOUT1_MODE)
#define SIUL2_0_PORT232_LPUART2_LPUART2_TX_INOUT                  (PORT_INOUT2_MODE)
#define SIUL2_0_PORT232_FXIO_FXIO_D24_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT233_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT233_FXIO_FXIO_D25_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT233_TRACE_TRACE_ETM_D12                       (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT233_WKPU_WKPU_27                              (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT233_SIUL_EIRQ_25                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT233_FXIO_FXIO_D25_IN                          (PORT_INPUT2_MODE)
#define SIUL2_0_PORT233_LPUART10_LPUART10_RX                      (PORT_INPUT3_MODE)
#define SIUL2_0_PORT233_FXIO_FXIO_D25_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT234_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT234_LPUART11_LPUART11_TX_OUT                  (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT234_FXIO_FXIO_D26_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT234_TRACE_TRACE_ETM_D13                       (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT234_SIUL_EIRQ_26                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT234_FXIO_FXIO_D26_IN                          (PORT_INPUT2_MODE)
#define SIUL2_0_PORT234_LPUART11_LPUART11_TX_IN                   (PORT_INPUT3_MODE)
#define SIUL2_0_PORT234_LPUART11_LPUART11_TX_INOUT                (PORT_INOUT1_MODE)
#define SIUL2_0_PORT234_FXIO_FXIO_D26_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT235_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT235_FXIO_FXIO_D27_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT235_TRACE_TRACE_ETM_D14                       (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT235_WKPU_WKPU_18                              (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT235_SIUL_EIRQ_27                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT235_FXIO_FXIO_D27_IN                          (PORT_INPUT2_MODE)
#define SIUL2_0_PORT235_LPUART11_LPUART11_RX                      (PORT_INPUT3_MODE)
#define SIUL2_0_PORT235_FXIO_FXIO_D27_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT236_GPIO                                      (PORT_GPIO_MODE)
#define SIUL2_0_PORT236_FXIO_FXIO_D28_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT236_TRACE_TRACE_ETM_D15                       (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT236_SIUL_EIRQ_28                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT236_FXIO_FXIO_D28_IN                          (PORT_INPUT2_MODE)
#define SIUL2_0_PORT236_FXIO_FXIO_D28_INOUT                       (PORT_INOUT3_MODE)
[!ENDVAR!]




[!VAR "PinAbstractionModes_"!][!//
[!ENDVAR!]




[!VAR "INMUX0"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT6_CAN0_CAN0_RX;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT28_CAN0_CAN0_RX;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT32_CAN0_CAN0_RX;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT66_CAN0_CAN0_RX;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT181_CAN0_CAN0_RX;5:[!//
[!ENDVAR!]

[!VAR "INMUX1"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT12_CAN1_CAN1_RX;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT22_CAN1_CAN1_RX;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT55_CAN1_CAN1_RX;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT73_CAN1_CAN1_RX;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT175_CAN1_CAN1_RX;5:[!//
[!ENDVAR!]

[!VAR "INMUX2"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT70_CAN2_CAN2_RX;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT78_CAN2_CAN2_RX;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT80_CAN2_CAN2_RX;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT115_CAN2_CAN2_RX;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT153_CAN2_CAN2_RX;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT186_CAN2_CAN2_RX;5:[!//
[!ENDVAR!]

[!VAR "INMUX3"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT65_CAN3_CAN3_RX;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT93_CAN3_CAN3_RX;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT111_CAN3_CAN3_RX;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT157_CAN3_CAN3_RX;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT190_CAN3_CAN3_RX;5:[!//
[!ENDVAR!]

[!VAR "INMUX4"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT34_CAN4_CAN4_RX;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT61_CAN4_CAN4_RX;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT95_CAN4_CAN4_RX;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT142_CAN4_CAN4_RX;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT159_CAN4_CAN4_RX;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT201_CAN4_CAN4_RX;5:[!//
[!ENDVAR!]

[!VAR "INMUX5"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT75_CAN5_CAN5_RX;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT90_CAN5_CAN5_RX;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT113_CAN5_CAN5_RX;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT165_CAN5_CAN5_RX;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT206_CAN5_CAN5_RX;4:[!//
[!ENDVAR!]

[!VAR "INMUX6"!]
[!ENDVAR!]

[!VAR "INMUX7"!]
[!ENDVAR!]

[!VAR "INMUX8"!]
[!ENDVAR!]

[!VAR "INMUX9"!]
[!ENDVAR!]

[!VAR "INMUX10"!]
[!ENDVAR!]

[!VAR "INMUX11"!]
[!ENDVAR!]

[!VAR "INMUX12"!]
[!ENDVAR!]

[!VAR "INMUX13"!]
[!ENDVAR!]

[!VAR "INMUX14"!]
[!ENDVAR!]

[!VAR "INMUX15"!]
[!ENDVAR!]

[!VAR "INMUX16"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT0_SIUL_EIRQ_0;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT18_SIUL_EIRQ_0;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT64_SIUL_EIRQ_0;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT128_SIUL_EIRQ_0;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT160_SIUL_EIRQ_0;5:[!//
[!ENDVAR!]

[!VAR "INMUX17"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT1_SIUL_EIRQ_1;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT19_SIUL_EIRQ_1;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT65_SIUL_EIRQ_1;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT129_SIUL_EIRQ_1;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT161_SIUL_EIRQ_1;5:[!//
[!ENDVAR!]

[!VAR "INMUX18"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT2_SIUL_EIRQ_2;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT20_SIUL_EIRQ_2;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT66_SIUL_EIRQ_2;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT130_SIUL_EIRQ_2;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT162_SIUL_EIRQ_2;5:[!//
[!ENDVAR!]

[!VAR "INMUX19"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT3_SIUL_EIRQ_3;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT21_SIUL_EIRQ_3;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT67_SIUL_EIRQ_3;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT131_SIUL_EIRQ_3;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT163_SIUL_EIRQ_3;5:[!//
[!ENDVAR!]

[!VAR "INMUX20"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT4_SIUL_EIRQ_4;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT16_SIUL_EIRQ_4;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT68_SIUL_EIRQ_4;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT132_SIUL_EIRQ_4;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT164_SIUL_EIRQ_4;5:[!//
[!ENDVAR!]

[!VAR "INMUX21"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT5_SIUL_EIRQ_5;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT25_SIUL_EIRQ_5;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT69_SIUL_EIRQ_5;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT133_SIUL_EIRQ_5;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT165_SIUL_EIRQ_5;5:[!//
[!ENDVAR!]

[!VAR "INMUX22"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT6_SIUL_EIRQ_6;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT28_SIUL_EIRQ_6;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT70_SIUL_EIRQ_6;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT134_SIUL_EIRQ_6;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT166_SIUL_EIRQ_6;5:[!//
[!ENDVAR!]

[!VAR "INMUX23"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT7_SIUL_EIRQ_7;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT30_SIUL_EIRQ_7;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT71_SIUL_EIRQ_7;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT136_SIUL_EIRQ_7;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT167_SIUL_EIRQ_7;5:[!//
[!ENDVAR!]

[!VAR "INMUX24"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT32_SIUL_EIRQ_8;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT53_SIUL_EIRQ_8;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT96_SIUL_EIRQ_8;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT137_SIUL_EIRQ_8;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT192_SIUL_EIRQ_8;5:[!//
[!ENDVAR!]

[!VAR "INMUX25"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT33_SIUL_EIRQ_9;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT54_SIUL_EIRQ_9;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT97_SIUL_EIRQ_9;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT138_SIUL_EIRQ_9;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT193_SIUL_EIRQ_9;5:[!//
[!ENDVAR!]

[!VAR "INMUX26"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT34_SIUL_EIRQ_10;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT55_SIUL_EIRQ_10;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT98_SIUL_EIRQ_10;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT139_SIUL_EIRQ_10;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT194_SIUL_EIRQ_10;5:[!//
[!ENDVAR!]

[!VAR "INMUX27"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT35_SIUL_EIRQ_11;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT56_SIUL_EIRQ_11;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT99_SIUL_EIRQ_11;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT140_SIUL_EIRQ_11;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT195_SIUL_EIRQ_11;5:[!//
[!ENDVAR!]

[!VAR "INMUX28"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT36_SIUL_EIRQ_12;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT57_SIUL_EIRQ_12;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT100_SIUL_EIRQ_12;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT196_SIUL_EIRQ_12;5:[!//
[!ENDVAR!]

[!VAR "INMUX29"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT37_SIUL_EIRQ_13;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT58_SIUL_EIRQ_13;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT101_SIUL_EIRQ_13;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT142_SIUL_EIRQ_13;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT197_SIUL_EIRQ_13;5:[!//
[!ENDVAR!]

[!VAR "INMUX30"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT40_SIUL_EIRQ_14;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT60_SIUL_EIRQ_14;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT102_SIUL_EIRQ_14;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT143_SIUL_EIRQ_14;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT198_SIUL_EIRQ_14;5:[!//
[!ENDVAR!]

[!VAR "INMUX31"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT41_SIUL_EIRQ_15;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT63_SIUL_EIRQ_15;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT103_SIUL_EIRQ_15;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT144_SIUL_EIRQ_15;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT199_SIUL_EIRQ_15;5:[!//
[!ENDVAR!]

[!VAR "INMUX32"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT8_SIUL_EIRQ_16;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT72_SIUL_EIRQ_16;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT84_SIUL_EIRQ_16;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT168_SIUL_EIRQ_16;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT224_SIUL_EIRQ_16;5:[!//
[!ENDVAR!]

[!VAR "INMUX33"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT9_SIUL_EIRQ_17;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT73_SIUL_EIRQ_17;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT85_SIUL_EIRQ_17;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT169_SIUL_EIRQ_17;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT225_SIUL_EIRQ_17;5:[!//
[!ENDVAR!]

[!VAR "INMUX34"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT10_SIUL_EIRQ_18;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT74_SIUL_EIRQ_18;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT87_SIUL_EIRQ_18;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT170_SIUL_EIRQ_18;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT226_SIUL_EIRQ_18;5:[!//
[!ENDVAR!]

[!VAR "INMUX35"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT11_SIUL_EIRQ_19;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT75_SIUL_EIRQ_19;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT88_SIUL_EIRQ_19;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT171_SIUL_EIRQ_19;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT227_SIUL_EIRQ_19;5:[!//
[!ENDVAR!]

[!VAR "INMUX36"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT12_SIUL_EIRQ_20;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT76_SIUL_EIRQ_20;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT89_SIUL_EIRQ_20;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT172_SIUL_EIRQ_20;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT228_SIUL_EIRQ_20;5:[!//
[!ENDVAR!]

[!VAR "INMUX37"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT13_SIUL_EIRQ_21;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT77_SIUL_EIRQ_21;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT90_SIUL_EIRQ_21;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT173_SIUL_EIRQ_21;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT229_SIUL_EIRQ_21;5:[!//
[!ENDVAR!]

[!VAR "INMUX38"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT14_SIUL_EIRQ_22;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT78_SIUL_EIRQ_22;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT91_SIUL_EIRQ_22;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT174_SIUL_EIRQ_22;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT230_SIUL_EIRQ_22;5:[!//
[!ENDVAR!]

[!VAR "INMUX39"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT15_SIUL_EIRQ_23;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT79_SIUL_EIRQ_23;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT93_SIUL_EIRQ_23;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT175_SIUL_EIRQ_23;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT231_SIUL_EIRQ_23;5:[!//
[!ENDVAR!]

[!VAR "INMUX40"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT42_SIUL_EIRQ_24;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT104_SIUL_EIRQ_24;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT113_SIUL_EIRQ_24;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT200_SIUL_EIRQ_24;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT232_SIUL_EIRQ_24;5:[!//
[!ENDVAR!]

[!VAR "INMUX41"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT43_SIUL_EIRQ_25;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT105_SIUL_EIRQ_25;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT116_SIUL_EIRQ_25;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT201_SIUL_EIRQ_25;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT233_SIUL_EIRQ_25;5:[!//
[!ENDVAR!]

[!VAR "INMUX42"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT44_SIUL_EIRQ_26;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT106_SIUL_EIRQ_26;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT117_SIUL_EIRQ_26;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT202_SIUL_EIRQ_26;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT234_SIUL_EIRQ_26;5:[!//
[!ENDVAR!]

[!VAR "INMUX43"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT45_SIUL_EIRQ_27;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT107_SIUL_EIRQ_27;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT118_SIUL_EIRQ_27;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT203_SIUL_EIRQ_27;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT235_SIUL_EIRQ_27;5:[!//
[!ENDVAR!]

[!VAR "INMUX44"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT46_SIUL_EIRQ_28;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT108_SIUL_EIRQ_28;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT119_SIUL_EIRQ_28;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT204_SIUL_EIRQ_28;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT236_SIUL_EIRQ_28;5:[!//
[!ENDVAR!]

[!VAR "INMUX45"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT47_SIUL_EIRQ_29;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT109_SIUL_EIRQ_29;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT120_SIUL_EIRQ_29;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT205_SIUL_EIRQ_29;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT221_SIUL_EIRQ_29;5:[!//
[!ENDVAR!]

[!VAR "INMUX46"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT48_SIUL_EIRQ_30;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT110_SIUL_EIRQ_30;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT123_SIUL_EIRQ_30;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT206_SIUL_EIRQ_30;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT222_SIUL_EIRQ_30;5:[!//
[!ENDVAR!]

[!VAR "INMUX47"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT49_SIUL_EIRQ_31;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT111_SIUL_EIRQ_31;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT124_SIUL_EIRQ_31;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT207_SIUL_EIRQ_31;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT223_SIUL_EIRQ_31;5:[!//
[!ENDVAR!]

[!VAR "INMUX48"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT44_EMIOS_0_EMIOS_0_CH_0_X_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT44_EMIOS_0_EMIOS_0_CH_0_X_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_0_X_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_0_X_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT111_EMIOS_0_EMIOS_0_CH_0_X_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT111_EMIOS_0_EMIOS_0_CH_0_X_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT215_EMIOS_0_EMIOS_0_CH_0_X_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT215_EMIOS_0_EMIOS_0_CH_0_X_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX49"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT45_EMIOS_0_EMIOS_0_CH_1_G_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT45_EMIOS_0_EMIOS_0_CH_1_G_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_1_G_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_1_G_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT112_EMIOS_0_EMIOS_0_CH_1_G_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT112_EMIOS_0_EMIOS_0_CH_1_G_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_1_G_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_1_G_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT216_EMIOS_0_EMIOS_0_CH_1_G_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT216_EMIOS_0_EMIOS_0_CH_1_G_INOUT;6:[!//
[!ENDVAR!]

[!VAR "INMUX50"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT46_EMIOS_0_EMIOS_0_CH_2_G_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT46_EMIOS_0_EMIOS_0_CH_2_G_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT66_EMIOS_0_EMIOS_0_CH_2_G_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT66_EMIOS_0_EMIOS_0_CH_2_G_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_2_G_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_2_G_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_2_G_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_2_G_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT217_EMIOS_0_EMIOS_0_CH_2_G_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT217_EMIOS_0_EMIOS_0_CH_2_G_INOUT;6:[!//
[!ENDVAR!]

[!VAR "INMUX51"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT32_EMIOS_0_EMIOS_0_CH_3_G_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT32_EMIOS_0_EMIOS_0_CH_3_G_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT47_EMIOS_0_EMIOS_0_CH_3_G_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT47_EMIOS_0_EMIOS_0_CH_3_G_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT67_EMIOS_0_EMIOS_0_CH_3_G_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT67_EMIOS_0_EMIOS_0_CH_3_G_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_3_G_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_3_G_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT130_EMIOS_0_EMIOS_0_CH_3_G_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT130_EMIOS_0_EMIOS_0_CH_3_G_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT218_EMIOS_0_EMIOS_0_CH_3_G_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT218_EMIOS_0_EMIOS_0_CH_3_G_INOUT;7:[!//
[!ENDVAR!]

[!VAR "INMUX52"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT36_EMIOS_0_EMIOS_0_CH_4_G_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT36_EMIOS_0_EMIOS_0_CH_4_G_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT48_EMIOS_0_EMIOS_0_CH_4_G_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT48_EMIOS_0_EMIOS_0_CH_4_G_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT219_EMIOS_0_EMIOS_0_CH_4_G_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT219_EMIOS_0_EMIOS_0_CH_4_G_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX53"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT37_EMIOS_0_EMIOS_0_CH_5_G_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT37_EMIOS_0_EMIOS_0_CH_5_G_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT49_EMIOS_0_EMIOS_0_CH_5_G_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT49_EMIOS_0_EMIOS_0_CH_5_G_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT220_EMIOS_0_EMIOS_0_CH_5_G_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT220_EMIOS_0_EMIOS_0_CH_5_G_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX54"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_6_G_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_6_G_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT74_EMIOS_0_EMIOS_0_CH_6_G_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT74_EMIOS_0_EMIOS_0_CH_6_G_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT136_EMIOS_0_EMIOS_0_CH_6_G_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT136_EMIOS_0_EMIOS_0_CH_6_G_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT221_EMIOS_0_EMIOS_0_CH_6_G_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT221_EMIOS_0_EMIOS_0_CH_6_G_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX55"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT33_EMIOS_0_EMIOS_0_CH_7_G_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT33_EMIOS_0_EMIOS_0_CH_7_G_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_7_G_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_7_G_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT137_EMIOS_0_EMIOS_0_CH_7_G_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT137_EMIOS_0_EMIOS_0_CH_7_G_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT222_EMIOS_0_EMIOS_0_CH_7_G_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT222_EMIOS_0_EMIOS_0_CH_7_G_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX56"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT34_EMIOS_0_EMIOS_0_CH_8_X_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT34_EMIOS_0_EMIOS_0_CH_8_X_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT68_EMIOS_0_EMIOS_0_CH_8_X_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT68_EMIOS_0_EMIOS_0_CH_8_X_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT86_EMIOS_0_EMIOS_0_CH_8_X_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT86_EMIOS_0_EMIOS_0_CH_8_X_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT223_EMIOS_0_EMIOS_0_CH_8_X_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT223_EMIOS_0_EMIOS_0_CH_8_X_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX57"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT1_EMIOS_0_EMIOS_0_CH_9_H_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT1_EMIOS_0_EMIOS_0_CH_9_H_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT35_EMIOS_0_EMIOS_0_CH_9_H_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT35_EMIOS_0_EMIOS_0_CH_9_H_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT224_EMIOS_0_EMIOS_0_CH_9_H_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT224_EMIOS_0_EMIOS_0_CH_9_H_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX58"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT15_EMIOS_0_EMIOS_0_CH_10_H_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT15_EMIOS_0_EMIOS_0_CH_10_H_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT78_EMIOS_0_EMIOS_0_CH_10_H_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT78_EMIOS_0_EMIOS_0_CH_10_H_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT155_EMIOS_0_EMIOS_0_CH_10_H_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT155_EMIOS_0_EMIOS_0_CH_10_H_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT225_EMIOS_0_EMIOS_0_CH_10_H_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT225_EMIOS_0_EMIOS_0_CH_10_H_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX59"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT16_EMIOS_0_EMIOS_0_CH_11_H_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT16_EMIOS_0_EMIOS_0_CH_11_H_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT79_EMIOS_0_EMIOS_0_CH_11_H_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT79_EMIOS_0_EMIOS_0_CH_11_H_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT156_EMIOS_0_EMIOS_0_CH_11_H_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT156_EMIOS_0_EMIOS_0_CH_11_H_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT226_EMIOS_0_EMIOS_0_CH_11_H_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT226_EMIOS_0_EMIOS_0_CH_11_H_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX60"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT10_EMIOS_0_EMIOS_0_CH_12_H_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT10_EMIOS_0_EMIOS_0_CH_12_H_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT104_EMIOS_0_EMIOS_0_CH_12_H_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT104_EMIOS_0_EMIOS_0_CH_12_H_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT157_EMIOS_0_EMIOS_0_CH_12_H_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT157_EMIOS_0_EMIOS_0_CH_12_H_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT227_EMIOS_0_EMIOS_0_CH_12_H_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT227_EMIOS_0_EMIOS_0_CH_12_H_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX61"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT11_EMIOS_0_EMIOS_0_CH_13_H_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT11_EMIOS_0_EMIOS_0_CH_13_H_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT105_EMIOS_0_EMIOS_0_CH_13_H_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT105_EMIOS_0_EMIOS_0_CH_13_H_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT200_EMIOS_0_EMIOS_0_CH_13_H_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT200_EMIOS_0_EMIOS_0_CH_13_H_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT228_EMIOS_0_EMIOS_0_CH_13_H_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT228_EMIOS_0_EMIOS_0_CH_13_H_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX62"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT12_EMIOS_0_EMIOS_0_CH_14_H_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT12_EMIOS_0_EMIOS_0_CH_14_H_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_14_H_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_14_H_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT202_EMIOS_0_EMIOS_0_CH_14_H_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT202_EMIOS_0_EMIOS_0_CH_14_H_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT229_EMIOS_0_EMIOS_0_CH_14_H_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT229_EMIOS_0_EMIOS_0_CH_14_H_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX63"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT13_EMIOS_0_EMIOS_0_CH_15_H_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT13_EMIOS_0_EMIOS_0_CH_15_H_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_15_H_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_15_H_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT203_EMIOS_0_EMIOS_0_CH_15_H_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT203_EMIOS_0_EMIOS_0_CH_15_H_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT230_EMIOS_0_EMIOS_0_CH_15_H_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT230_EMIOS_0_EMIOS_0_CH_15_H_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX64"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT69_EMIOS_0_EMIOS_0_CH_16_X_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT69_EMIOS_0_EMIOS_0_CH_16_X_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_16_X_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_16_X_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT106_EMIOS_0_EMIOS_0_CH_16_X_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT106_EMIOS_0_EMIOS_0_CH_16_X_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT204_EMIOS_0_EMIOS_0_CH_16_X_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT204_EMIOS_0_EMIOS_0_CH_16_X_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT231_EMIOS_0_EMIOS_0_CH_16_X_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT231_EMIOS_0_EMIOS_0_CH_16_X_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX65"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT0_EMIOS_0_EMIOS_0_CH_17_Y_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT0_EMIOS_0_EMIOS_0_CH_17_Y_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_17_Y_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_17_Y_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT107_EMIOS_0_EMIOS_0_CH_17_Y_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT107_EMIOS_0_EMIOS_0_CH_17_Y_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT205_EMIOS_0_EMIOS_0_CH_17_Y_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT205_EMIOS_0_EMIOS_0_CH_17_Y_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX66"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT108_EMIOS_0_EMIOS_0_CH_18_Y_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT108_EMIOS_0_EMIOS_0_CH_18_Y_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT113_EMIOS_0_EMIOS_0_CH_18_Y_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT113_EMIOS_0_EMIOS_0_CH_18_Y_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT132_EMIOS_0_EMIOS_0_CH_18_Y_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT132_EMIOS_0_EMIOS_0_CH_18_Y_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT206_EMIOS_0_EMIOS_0_CH_18_Y_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT206_EMIOS_0_EMIOS_0_CH_18_Y_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX67"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT63_EMIOS_0_EMIOS_0_CH_19_Y_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT63_EMIOS_0_EMIOS_0_CH_19_Y_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_19_Y_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_19_Y_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT131_EMIOS_0_EMIOS_0_CH_19_Y_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT131_EMIOS_0_EMIOS_0_CH_19_Y_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT133_EMIOS_0_EMIOS_0_CH_19_Y_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT133_EMIOS_0_EMIOS_0_CH_19_Y_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT142_EMIOS_0_EMIOS_0_CH_19_Y_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT142_EMIOS_0_EMIOS_0_CH_19_Y_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX68"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT109_EMIOS_0_EMIOS_0_CH_20_Y_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT109_EMIOS_0_EMIOS_0_CH_20_Y_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT138_EMIOS_0_EMIOS_0_CH_20_Y_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT138_EMIOS_0_EMIOS_0_CH_20_Y_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX69"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT110_EMIOS_0_EMIOS_0_CH_21_Y_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT110_EMIOS_0_EMIOS_0_CH_21_Y_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_21_Y_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_21_Y_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX70"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT76_EMIOS_0_EMIOS_0_CH_22_X_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT76_EMIOS_0_EMIOS_0_CH_22_X_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT143_EMIOS_0_EMIOS_0_CH_22_X_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT143_EMIOS_0_EMIOS_0_CH_22_X_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT147_EMIOS_0_EMIOS_0_CH_22_X_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT147_EMIOS_0_EMIOS_0_CH_22_X_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX71"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT77_EMIOS_0_EMIOS_0_CH_23_X_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT77_EMIOS_0_EMIOS_0_CH_23_X_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT144_EMIOS_0_EMIOS_0_CH_23_X_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT144_EMIOS_0_EMIOS_0_CH_23_X_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX72"!]
[!ENDVAR!]

[!VAR "INMUX73"!]
[!ENDVAR!]

[!VAR "INMUX74"!]
[!ENDVAR!]

[!VAR "INMUX75"!]
[!ENDVAR!]

[!VAR "INMUX76"!]
[!ENDVAR!]

[!VAR "INMUX77"!]
[!ENDVAR!]

[!VAR "INMUX78"!]
[!ENDVAR!]

[!VAR "INMUX79"!]
[!ENDVAR!]

[!VAR "INMUX80"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT0_EMIOS_1_EMIOS_1_CH_0_X_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT0_EMIOS_1_EMIOS_1_CH_0_X_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT18_EMIOS_1_EMIOS_1_CH_0_X_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT18_EMIOS_1_EMIOS_1_CH_0_X_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT74_EMIOS_1_EMIOS_1_CH_0_X_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT74_EMIOS_1_EMIOS_1_CH_0_X_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT88_EMIOS_1_EMIOS_1_CH_0_X_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT88_EMIOS_1_EMIOS_1_CH_0_X_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT148_EMIOS_1_EMIOS_1_CH_0_X_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT148_EMIOS_1_EMIOS_1_CH_0_X_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT176_EMIOS_1_EMIOS_1_CH_0_X_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT176_EMIOS_1_EMIOS_1_CH_0_X_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX81"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT11_EMIOS_1_EMIOS_1_CH_1_H_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT11_EMIOS_1_EMIOS_1_CH_1_H_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT19_EMIOS_1_EMIOS_1_CH_1_H_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT19_EMIOS_1_EMIOS_1_CH_1_H_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT75_EMIOS_1_EMIOS_1_CH_1_H_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT75_EMIOS_1_EMIOS_1_CH_1_H_INOUT;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT89_EMIOS_1_EMIOS_1_CH_1_H_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT89_EMIOS_1_EMIOS_1_CH_1_H_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT149_EMIOS_1_EMIOS_1_CH_1_H_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT149_EMIOS_1_EMIOS_1_CH_1_H_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT177_EMIOS_1_EMIOS_1_CH_1_H_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT177_EMIOS_1_EMIOS_1_CH_1_H_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX82"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT12_EMIOS_1_EMIOS_1_CH_2_H_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT12_EMIOS_1_EMIOS_1_CH_2_H_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT20_EMIOS_1_EMIOS_1_CH_2_H_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT20_EMIOS_1_EMIOS_1_CH_2_H_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT76_EMIOS_1_EMIOS_1_CH_2_H_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT76_EMIOS_1_EMIOS_1_CH_2_H_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT150_EMIOS_1_EMIOS_1_CH_2_H_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT150_EMIOS_1_EMIOS_1_CH_2_H_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT178_EMIOS_1_EMIOS_1_CH_2_H_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT178_EMIOS_1_EMIOS_1_CH_2_H_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX83"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT13_EMIOS_1_EMIOS_1_CH_3_H_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT13_EMIOS_1_EMIOS_1_CH_3_H_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT21_EMIOS_1_EMIOS_1_CH_3_H_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT21_EMIOS_1_EMIOS_1_CH_3_H_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT77_EMIOS_1_EMIOS_1_CH_3_H_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT77_EMIOS_1_EMIOS_1_CH_3_H_INOUT;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT90_EMIOS_1_EMIOS_1_CH_3_H_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT90_EMIOS_1_EMIOS_1_CH_3_H_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT151_EMIOS_1_EMIOS_1_CH_3_H_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT151_EMIOS_1_EMIOS_1_CH_3_H_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT179_EMIOS_1_EMIOS_1_CH_3_H_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT179_EMIOS_1_EMIOS_1_CH_3_H_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX84"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT14_EMIOS_1_EMIOS_1_CH_4_H_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT14_EMIOS_1_EMIOS_1_CH_4_H_INOUT;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT22_EMIOS_1_EMIOS_1_CH_4_H_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT22_EMIOS_1_EMIOS_1_CH_4_H_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT78_EMIOS_1_EMIOS_1_CH_4_H_IN;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT78_EMIOS_1_EMIOS_1_CH_4_H_INOUT;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT91_EMIOS_1_EMIOS_1_CH_4_H_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT91_EMIOS_1_EMIOS_1_CH_4_H_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT132_EMIOS_1_EMIOS_1_CH_4_H_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT132_EMIOS_1_EMIOS_1_CH_4_H_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT152_EMIOS_1_EMIOS_1_CH_4_H_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT152_EMIOS_1_EMIOS_1_CH_4_H_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT180_EMIOS_1_EMIOS_1_CH_4_H_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT180_EMIOS_1_EMIOS_1_CH_4_H_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX85"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT33_EMIOS_1_EMIOS_1_CH_5_H_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT33_EMIOS_1_EMIOS_1_CH_5_H_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT133_EMIOS_1_EMIOS_1_CH_5_H_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT133_EMIOS_1_EMIOS_1_CH_5_H_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT140_EMIOS_1_EMIOS_1_CH_5_H_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT140_EMIOS_1_EMIOS_1_CH_5_H_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT153_EMIOS_1_EMIOS_1_CH_5_H_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT153_EMIOS_1_EMIOS_1_CH_5_H_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT181_EMIOS_1_EMIOS_1_CH_5_H_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT181_EMIOS_1_EMIOS_1_CH_5_H_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT201_EMIOS_1_EMIOS_1_CH_5_H_IN;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT201_EMIOS_1_EMIOS_1_CH_5_H_INOUT;8:[!//
[!ENDVAR!]

[!VAR "INMUX86"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT23_EMIOS_1_EMIOS_1_CH_6_H_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT23_EMIOS_1_EMIOS_1_CH_6_H_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT32_EMIOS_1_EMIOS_1_CH_6_H_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT32_EMIOS_1_EMIOS_1_CH_6_H_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT70_EMIOS_1_EMIOS_1_CH_6_H_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT70_EMIOS_1_EMIOS_1_CH_6_H_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT154_EMIOS_1_EMIOS_1_CH_6_H_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT154_EMIOS_1_EMIOS_1_CH_6_H_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT182_EMIOS_1_EMIOS_1_CH_6_H_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT182_EMIOS_1_EMIOS_1_CH_6_H_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX87"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT24_EMIOS_1_EMIOS_1_CH_7_H;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT49_EMIOS_1_EMIOS_1_CH_7_H_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT49_EMIOS_1_EMIOS_1_CH_7_H_INOUT;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT71_EMIOS_1_EMIOS_1_CH_7_H_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT71_EMIOS_1_EMIOS_1_CH_7_H_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT92_EMIOS_1_EMIOS_1_CH_7_H_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT92_EMIOS_1_EMIOS_1_CH_7_H_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT155_EMIOS_1_EMIOS_1_CH_7_H_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT155_EMIOS_1_EMIOS_1_CH_7_H_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT183_EMIOS_1_EMIOS_1_CH_7_H_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT183_EMIOS_1_EMIOS_1_CH_7_H_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX88"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT25_EMIOS_1_EMIOS_1_CH_8_X;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT73_EMIOS_1_EMIOS_1_CH_8_X_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT73_EMIOS_1_EMIOS_1_CH_8_X_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT130_EMIOS_1_EMIOS_1_CH_8_X_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT130_EMIOS_1_EMIOS_1_CH_8_X_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT184_EMIOS_1_EMIOS_1_CH_8_X_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT184_EMIOS_1_EMIOS_1_CH_8_X_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX89"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT26_EMIOS_1_EMIOS_1_CH_9_H_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT26_EMIOS_1_EMIOS_1_CH_9_H_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT72_EMIOS_1_EMIOS_1_CH_9_H_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT72_EMIOS_1_EMIOS_1_CH_9_H_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT80_EMIOS_1_EMIOS_1_CH_9_H_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT80_EMIOS_1_EMIOS_1_CH_9_H_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT185_EMIOS_1_EMIOS_1_CH_9_H_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT185_EMIOS_1_EMIOS_1_CH_9_H_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX90"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT27_EMIOS_1_EMIOS_1_CH_10_H_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT27_EMIOS_1_EMIOS_1_CH_10_H_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT36_EMIOS_1_EMIOS_1_CH_10_H_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT36_EMIOS_1_EMIOS_1_CH_10_H_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT93_EMIOS_1_EMIOS_1_CH_10_H_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT93_EMIOS_1_EMIOS_1_CH_10_H_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT106_EMIOS_1_EMIOS_1_CH_10_H_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT106_EMIOS_1_EMIOS_1_CH_10_H_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT186_EMIOS_1_EMIOS_1_CH_10_H_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT186_EMIOS_1_EMIOS_1_CH_10_H_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX91"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT7_EMIOS_1_EMIOS_1_CH_11_H_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT7_EMIOS_1_EMIOS_1_CH_11_H_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT28_EMIOS_1_EMIOS_1_CH_11_H_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT28_EMIOS_1_EMIOS_1_CH_11_H_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT37_EMIOS_1_EMIOS_1_CH_11_H_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT37_EMIOS_1_EMIOS_1_CH_11_H_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT187_EMIOS_1_EMIOS_1_CH_11_H_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT187_EMIOS_1_EMIOS_1_CH_11_H_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX92"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT8_EMIOS_1_EMIOS_1_CH_12_H_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT8_EMIOS_1_EMIOS_1_CH_12_H_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT29_EMIOS_1_EMIOS_1_CH_12_H_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT29_EMIOS_1_EMIOS_1_CH_12_H_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT94_EMIOS_1_EMIOS_1_CH_12_H_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT94_EMIOS_1_EMIOS_1_CH_12_H_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT102_EMIOS_1_EMIOS_1_CH_12_H_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT102_EMIOS_1_EMIOS_1_CH_12_H_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT188_EMIOS_1_EMIOS_1_CH_12_H_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT188_EMIOS_1_EMIOS_1_CH_12_H_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX93"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT6_EMIOS_1_EMIOS_1_CH_13_H_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT6_EMIOS_1_EMIOS_1_CH_13_H_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT30_EMIOS_1_EMIOS_1_CH_13_H_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT30_EMIOS_1_EMIOS_1_CH_13_H_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT137_EMIOS_1_EMIOS_1_CH_13_H_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT137_EMIOS_1_EMIOS_1_CH_13_H_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT189_EMIOS_1_EMIOS_1_CH_13_H_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT189_EMIOS_1_EMIOS_1_CH_13_H_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX94"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT31_EMIOS_1_EMIOS_1_CH_14_H_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT31_EMIOS_1_EMIOS_1_CH_14_H_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT95_EMIOS_1_EMIOS_1_CH_14_H_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT95_EMIOS_1_EMIOS_1_CH_14_H_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT111_EMIOS_1_EMIOS_1_CH_14_H_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT111_EMIOS_1_EMIOS_1_CH_14_H_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT134_EMIOS_1_EMIOS_1_CH_14_H_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT134_EMIOS_1_EMIOS_1_CH_14_H_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT190_EMIOS_1_EMIOS_1_CH_14_H_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT190_EMIOS_1_EMIOS_1_CH_14_H_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX95"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT40_EMIOS_1_EMIOS_1_CH_15_H_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT40_EMIOS_1_EMIOS_1_CH_15_H_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT50_EMIOS_1_EMIOS_1_CH_15_H_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT50_EMIOS_1_EMIOS_1_CH_15_H_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT51_EMIOS_1_EMIOS_1_CH_15_H_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT51_EMIOS_1_EMIOS_1_CH_15_H_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT112_EMIOS_1_EMIOS_1_CH_15_H_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT112_EMIOS_1_EMIOS_1_CH_15_H_INOUT;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT114_EMIOS_1_EMIOS_1_CH_15_H_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT114_EMIOS_1_EMIOS_1_CH_15_H_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT191_EMIOS_1_EMIOS_1_CH_15_H_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT191_EMIOS_1_EMIOS_1_CH_15_H_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX96"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT18_EMIOS_1_EMIOS_1_CH_16_X_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT18_EMIOS_1_EMIOS_1_CH_16_X_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT41_EMIOS_1_EMIOS_1_CH_16_X_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT41_EMIOS_1_EMIOS_1_CH_16_X_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT52_EMIOS_1_EMIOS_1_CH_16_X_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT52_EMIOS_1_EMIOS_1_CH_16_X_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT115_EMIOS_1_EMIOS_1_CH_16_X_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT115_EMIOS_1_EMIOS_1_CH_16_X_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT192_EMIOS_1_EMIOS_1_CH_16_X_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT192_EMIOS_1_EMIOS_1_CH_16_X_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX97"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT42_EMIOS_1_EMIOS_1_CH_17_Y_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT42_EMIOS_1_EMIOS_1_CH_17_Y_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT53_EMIOS_1_EMIOS_1_CH_17_Y_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT53_EMIOS_1_EMIOS_1_CH_17_Y_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT116_EMIOS_1_EMIOS_1_CH_17_Y_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT116_EMIOS_1_EMIOS_1_CH_17_Y_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT193_EMIOS_1_EMIOS_1_CH_17_Y_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT193_EMIOS_1_EMIOS_1_CH_17_Y_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX98"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT43_EMIOS_1_EMIOS_1_CH_18_Y_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT43_EMIOS_1_EMIOS_1_CH_18_Y_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT54_EMIOS_1_EMIOS_1_CH_18_Y_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT54_EMIOS_1_EMIOS_1_CH_18_Y_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT117_EMIOS_1_EMIOS_1_CH_18_Y_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT117_EMIOS_1_EMIOS_1_CH_18_Y_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT194_EMIOS_1_EMIOS_1_CH_18_Y_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT194_EMIOS_1_EMIOS_1_CH_18_Y_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX99"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT2_EMIOS_1_EMIOS_1_CH_19_Y_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT2_EMIOS_1_EMIOS_1_CH_19_Y_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT55_EMIOS_1_EMIOS_1_CH_19_Y_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT55_EMIOS_1_EMIOS_1_CH_19_Y_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT118_EMIOS_1_EMIOS_1_CH_19_Y_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT118_EMIOS_1_EMIOS_1_CH_19_Y_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT195_EMIOS_1_EMIOS_1_CH_19_Y_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT195_EMIOS_1_EMIOS_1_CH_19_Y_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX100"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT3_EMIOS_1_EMIOS_1_CH_20_Y_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT3_EMIOS_1_EMIOS_1_CH_20_Y_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT56_EMIOS_1_EMIOS_1_CH_20_Y_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT56_EMIOS_1_EMIOS_1_CH_20_Y_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT119_EMIOS_1_EMIOS_1_CH_20_Y_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT119_EMIOS_1_EMIOS_1_CH_20_Y_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT196_EMIOS_1_EMIOS_1_CH_20_Y_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT196_EMIOS_1_EMIOS_1_CH_20_Y_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX101"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT57_EMIOS_1_EMIOS_1_CH_21_Y_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT57_EMIOS_1_EMIOS_1_CH_21_Y_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT98_EMIOS_1_EMIOS_1_CH_21_Y_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT98_EMIOS_1_EMIOS_1_CH_21_Y_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT120_EMIOS_1_EMIOS_1_CH_21_Y_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT120_EMIOS_1_EMIOS_1_CH_21_Y_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT197_EMIOS_1_EMIOS_1_CH_21_Y_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT197_EMIOS_1_EMIOS_1_CH_21_Y_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX102"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT58_EMIOS_1_EMIOS_1_CH_22_X_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT58_EMIOS_1_EMIOS_1_CH_22_X_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT99_EMIOS_1_EMIOS_1_CH_22_X_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT99_EMIOS_1_EMIOS_1_CH_22_X_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT121_EMIOS_1_EMIOS_1_CH_22_X_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT121_EMIOS_1_EMIOS_1_CH_22_X_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT198_EMIOS_1_EMIOS_1_CH_22_X_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT198_EMIOS_1_EMIOS_1_CH_22_X_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX103"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT59_EMIOS_1_EMIOS_1_CH_23_X_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT59_EMIOS_1_EMIOS_1_CH_23_X_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT100_EMIOS_1_EMIOS_1_CH_23_X_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT100_EMIOS_1_EMIOS_1_CH_23_X_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT122_EMIOS_1_EMIOS_1_CH_23_X_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT122_EMIOS_1_EMIOS_1_CH_23_X_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT199_EMIOS_1_EMIOS_1_CH_23_X_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT199_EMIOS_1_EMIOS_1_CH_23_X_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX104"!]
[!ENDVAR!]

[!VAR "INMUX105"!]
[!ENDVAR!]

[!VAR "INMUX106"!]
[!ENDVAR!]

[!VAR "INMUX107"!]
[!ENDVAR!]

[!VAR "INMUX108"!]
[!ENDVAR!]

[!VAR "INMUX109"!]
[!ENDVAR!]

[!VAR "INMUX110"!]
[!ENDVAR!]

[!VAR "INMUX111"!]
[!ENDVAR!]

[!VAR "INMUX112"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT18_EMIOS_2_EMIOS_2_CH_0_X_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT18_EMIOS_2_EMIOS_2_CH_0_X_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT88_EMIOS_2_EMIOS_2_CH_0_X_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT88_EMIOS_2_EMIOS_2_CH_0_X_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT116_EMIOS_2_EMIOS_2_CH_0_X_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT116_EMIOS_2_EMIOS_2_CH_0_X_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT124_EMIOS_2_EMIOS_2_CH_0_X_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT124_EMIOS_2_EMIOS_2_CH_0_X_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT160_EMIOS_2_EMIOS_2_CH_0_X_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT160_EMIOS_2_EMIOS_2_CH_0_X_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX113"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT19_EMIOS_2_EMIOS_2_CH_1_H_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT19_EMIOS_2_EMIOS_2_CH_1_H_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT89_EMIOS_2_EMIOS_2_CH_1_H_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT89_EMIOS_2_EMIOS_2_CH_1_H_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT161_EMIOS_2_EMIOS_2_CH_1_H_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT161_EMIOS_2_EMIOS_2_CH_1_H_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX114"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT20_EMIOS_2_EMIOS_2_CH_2_H_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT20_EMIOS_2_EMIOS_2_CH_2_H_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT90_EMIOS_2_EMIOS_2_CH_2_H_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT90_EMIOS_2_EMIOS_2_CH_2_H_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT162_EMIOS_2_EMIOS_2_CH_2_H_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT162_EMIOS_2_EMIOS_2_CH_2_H_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX115"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT21_EMIOS_2_EMIOS_2_CH_3_H_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT21_EMIOS_2_EMIOS_2_CH_3_H_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT91_EMIOS_2_EMIOS_2_CH_3_H_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT91_EMIOS_2_EMIOS_2_CH_3_H_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT163_EMIOS_2_EMIOS_2_CH_3_H_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT163_EMIOS_2_EMIOS_2_CH_3_H_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX116"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT93_EMIOS_2_EMIOS_2_CH_4_H_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT93_EMIOS_2_EMIOS_2_CH_4_H_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT152_EMIOS_2_EMIOS_2_CH_4_H_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT152_EMIOS_2_EMIOS_2_CH_4_H_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT164_EMIOS_2_EMIOS_2_CH_4_H_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT164_EMIOS_2_EMIOS_2_CH_4_H_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX117"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT94_EMIOS_2_EMIOS_2_CH_5_H_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT94_EMIOS_2_EMIOS_2_CH_5_H_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT153_EMIOS_2_EMIOS_2_CH_5_H_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT153_EMIOS_2_EMIOS_2_CH_5_H_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT165_EMIOS_2_EMIOS_2_CH_5_H_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT165_EMIOS_2_EMIOS_2_CH_5_H_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX118"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT95_EMIOS_2_EMIOS_2_CH_6_H_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT95_EMIOS_2_EMIOS_2_CH_6_H_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT154_EMIOS_2_EMIOS_2_CH_6_H_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT154_EMIOS_2_EMIOS_2_CH_6_H_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT166_EMIOS_2_EMIOS_2_CH_6_H_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT166_EMIOS_2_EMIOS_2_CH_6_H_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX119"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT8_EMIOS_2_EMIOS_2_CH_7_H_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT8_EMIOS_2_EMIOS_2_CH_7_H_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT122_EMIOS_2_EMIOS_2_CH_7_H_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT122_EMIOS_2_EMIOS_2_CH_7_H_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT167_EMIOS_2_EMIOS_2_CH_7_H_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT167_EMIOS_2_EMIOS_2_CH_7_H_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX120"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT25_EMIOS_2_EMIOS_2_CH_8_X;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT117_EMIOS_2_EMIOS_2_CH_8_X_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT117_EMIOS_2_EMIOS_2_CH_8_X_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT125_EMIOS_2_EMIOS_2_CH_8_X_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT125_EMIOS_2_EMIOS_2_CH_8_X_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT168_EMIOS_2_EMIOS_2_CH_8_X_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT168_EMIOS_2_EMIOS_2_CH_8_X_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX121"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT26_EMIOS_2_EMIOS_2_CH_9_H_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT26_EMIOS_2_EMIOS_2_CH_9_H_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT80_EMIOS_2_EMIOS_2_CH_9_H_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT80_EMIOS_2_EMIOS_2_CH_9_H_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT123_EMIOS_2_EMIOS_2_CH_9_H_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT123_EMIOS_2_EMIOS_2_CH_9_H_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT169_EMIOS_2_EMIOS_2_CH_9_H_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT169_EMIOS_2_EMIOS_2_CH_9_H_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX122"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT27_EMIOS_2_EMIOS_2_CH_10_H_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT27_EMIOS_2_EMIOS_2_CH_10_H_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT60_EMIOS_2_EMIOS_2_CH_10_H_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT60_EMIOS_2_EMIOS_2_CH_10_H_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT170_EMIOS_2_EMIOS_2_CH_10_H_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT170_EMIOS_2_EMIOS_2_CH_10_H_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX123"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT28_EMIOS_2_EMIOS_2_CH_11_H_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT28_EMIOS_2_EMIOS_2_CH_11_H_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT61_EMIOS_2_EMIOS_2_CH_11_H_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT61_EMIOS_2_EMIOS_2_CH_11_H_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT171_EMIOS_2_EMIOS_2_CH_11_H_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT171_EMIOS_2_EMIOS_2_CH_11_H_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX124"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT29_EMIOS_2_EMIOS_2_CH_12_H_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT29_EMIOS_2_EMIOS_2_CH_12_H_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT82_EMIOS_2_EMIOS_2_CH_12_H_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT82_EMIOS_2_EMIOS_2_CH_12_H_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT172_EMIOS_2_EMIOS_2_CH_12_H_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT172_EMIOS_2_EMIOS_2_CH_12_H_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX125"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT30_EMIOS_2_EMIOS_2_CH_13_H_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT30_EMIOS_2_EMIOS_2_CH_13_H_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT83_EMIOS_2_EMIOS_2_CH_13_H_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT83_EMIOS_2_EMIOS_2_CH_13_H_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT173_EMIOS_2_EMIOS_2_CH_13_H_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT173_EMIOS_2_EMIOS_2_CH_13_H_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX126"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT50_EMIOS_2_EMIOS_2_CH_14_H_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT50_EMIOS_2_EMIOS_2_CH_14_H_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT84_EMIOS_2_EMIOS_2_CH_14_H_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT84_EMIOS_2_EMIOS_2_CH_14_H_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT174_EMIOS_2_EMIOS_2_CH_14_H_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT174_EMIOS_2_EMIOS_2_CH_14_H_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX127"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT51_EMIOS_2_EMIOS_2_CH_15_H_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT51_EMIOS_2_EMIOS_2_CH_15_H_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT85_EMIOS_2_EMIOS_2_CH_15_H_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT85_EMIOS_2_EMIOS_2_CH_15_H_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT175_EMIOS_2_EMIOS_2_CH_15_H_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT175_EMIOS_2_EMIOS_2_CH_15_H_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT207_EMIOS_2_EMIOS_2_CH_15_H_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT207_EMIOS_2_EMIOS_2_CH_15_H_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX128"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT52_EMIOS_2_EMIOS_2_CH_16_X_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT52_EMIOS_2_EMIOS_2_CH_16_X_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT126_EMIOS_2_EMIOS_2_CH_16_X_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT126_EMIOS_2_EMIOS_2_CH_16_X_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT176_EMIOS_2_EMIOS_2_CH_16_X_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT176_EMIOS_2_EMIOS_2_CH_16_X_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT208_EMIOS_2_EMIOS_2_CH_16_X_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT208_EMIOS_2_EMIOS_2_CH_16_X_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX129"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT53_EMIOS_2_EMIOS_2_CH_17_Y_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT53_EMIOS_2_EMIOS_2_CH_17_Y_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT146_EMIOS_2_EMIOS_2_CH_17_Y_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT146_EMIOS_2_EMIOS_2_CH_17_Y_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT177_EMIOS_2_EMIOS_2_CH_17_Y_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT177_EMIOS_2_EMIOS_2_CH_17_Y_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT209_EMIOS_2_EMIOS_2_CH_17_Y_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT209_EMIOS_2_EMIOS_2_CH_17_Y_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX130"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT14_EMIOS_2_EMIOS_2_CH_18_Y_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT14_EMIOS_2_EMIOS_2_CH_18_Y_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT54_EMIOS_2_EMIOS_2_CH_18_Y_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT54_EMIOS_2_EMIOS_2_CH_18_Y_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT178_EMIOS_2_EMIOS_2_CH_18_Y_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT178_EMIOS_2_EMIOS_2_CH_18_Y_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT210_EMIOS_2_EMIOS_2_CH_18_Y_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT210_EMIOS_2_EMIOS_2_CH_18_Y_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX131"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT55_EMIOS_2_EMIOS_2_CH_19_Y_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT55_EMIOS_2_EMIOS_2_CH_19_Y_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT149_EMIOS_2_EMIOS_2_CH_19_Y_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT149_EMIOS_2_EMIOS_2_CH_19_Y_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT179_EMIOS_2_EMIOS_2_CH_19_Y_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT179_EMIOS_2_EMIOS_2_CH_19_Y_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT211_EMIOS_2_EMIOS_2_CH_19_Y_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT211_EMIOS_2_EMIOS_2_CH_19_Y_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX132"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT56_EMIOS_2_EMIOS_2_CH_20_Y_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT56_EMIOS_2_EMIOS_2_CH_20_Y_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT150_EMIOS_2_EMIOS_2_CH_20_Y_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT150_EMIOS_2_EMIOS_2_CH_20_Y_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT180_EMIOS_2_EMIOS_2_CH_20_Y_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT180_EMIOS_2_EMIOS_2_CH_20_Y_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT212_EMIOS_2_EMIOS_2_CH_20_Y_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT212_EMIOS_2_EMIOS_2_CH_20_Y_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX133"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT57_EMIOS_2_EMIOS_2_CH_21_Y_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT57_EMIOS_2_EMIOS_2_CH_21_Y_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT151_EMIOS_2_EMIOS_2_CH_21_Y_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT151_EMIOS_2_EMIOS_2_CH_21_Y_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT181_EMIOS_2_EMIOS_2_CH_21_Y_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT181_EMIOS_2_EMIOS_2_CH_21_Y_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT213_EMIOS_2_EMIOS_2_CH_21_Y_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT213_EMIOS_2_EMIOS_2_CH_21_Y_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX134"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT58_EMIOS_2_EMIOS_2_CH_22_X_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT58_EMIOS_2_EMIOS_2_CH_22_X_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT118_EMIOS_2_EMIOS_2_CH_22_X_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT118_EMIOS_2_EMIOS_2_CH_22_X_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT127_EMIOS_2_EMIOS_2_CH_22_X_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT127_EMIOS_2_EMIOS_2_CH_22_X_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT182_EMIOS_2_EMIOS_2_CH_22_X_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT182_EMIOS_2_EMIOS_2_CH_22_X_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT214_EMIOS_2_EMIOS_2_CH_22_X_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT214_EMIOS_2_EMIOS_2_CH_22_X_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX135"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT59_EMIOS_2_EMIOS_2_CH_23_X_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT59_EMIOS_2_EMIOS_2_CH_23_X_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT119_EMIOS_2_EMIOS_2_CH_23_X_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT119_EMIOS_2_EMIOS_2_CH_23_X_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT145_EMIOS_2_EMIOS_2_CH_23_X_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT145_EMIOS_2_EMIOS_2_CH_23_X_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT183_EMIOS_2_EMIOS_2_CH_23_X_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT183_EMIOS_2_EMIOS_2_CH_23_X_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT215_EMIOS_2_EMIOS_2_CH_23_X_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT215_EMIOS_2_EMIOS_2_CH_23_X_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX136"!]
[!ENDVAR!]

[!VAR "INMUX137"!]
[!ENDVAR!]

[!VAR "INMUX138"!]
[!ENDVAR!]

[!VAR "INMUX139"!]
[!ENDVAR!]

[!VAR "INMUX140"!]
[!ENDVAR!]

[!VAR "INMUX141"!]
[!ENDVAR!]

[!VAR "INMUX142"!]
[!ENDVAR!]

[!VAR "INMUX143"!]
[!ENDVAR!]

[!VAR "INMUX144"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT26_GMAC0_GMAC0_PPS0_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT26_GMAC0_GMAC0_PPS0_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT31_GMAC0_GMAC0_PPS0_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT31_GMAC0_GMAC0_PPS0_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT51_GMAC0_GMAC0_PPS0_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT51_GMAC0_GMAC0_PPS0_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT84_GMAC0_GMAC0_PPS0_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT84_GMAC0_GMAC0_PPS0_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT110_GMAC0_GMAC0_PPS0_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT110_GMAC0_GMAC0_PPS0_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT131_GMAC0_GMAC0_PPS0_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT131_GMAC0_GMAC0_PPS0_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX145"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT27_GMAC0_GMAC0_PPS1_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT27_GMAC0_GMAC0_PPS1_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT85_GMAC0_GMAC0_PPS1_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT85_GMAC0_GMAC0_PPS1_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT109_GMAC0_GMAC0_PPS1_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT109_GMAC0_GMAC0_PPS1_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT142_GMAC0_GMAC0_PPS1_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT142_GMAC0_GMAC0_PPS1_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX146"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT29_GMAC0_GMAC0_PPS2_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT29_GMAC0_GMAC0_PPS2_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT111_GMAC0_GMAC0_PPS2_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT111_GMAC0_GMAC0_PPS2_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT113_GMAC0_GMAC0_PPS2_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT113_GMAC0_GMAC0_PPS2_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX147"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT60_GMAC0_GMAC0_PPS3_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT60_GMAC0_GMAC0_PPS3_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT137_GMAC0_GMAC0_PPS3_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT137_GMAC0_GMAC0_PPS3_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT140_GMAC0_GMAC0_PPS3_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT140_GMAC0_GMAC0_PPS3_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX148"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT2_FCCU_FCCU_ERR_IN0;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT143_FCCU_FCCU_ERR_IN0;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT174_FCCU_FCCU_ERR_IN0;3:[!//
[!ENDVAR!]

[!VAR "INMUX149"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT3_FCCU_FCCU_ERR_IN1;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT144_FCCU_FCCU_ERR_IN1;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT175_FCCU_FCCU_ERR_IN1;3:[!//
[!ENDVAR!]

[!VAR "INMUX150"!]
[!ENDVAR!]

[!VAR "INMUX151"!]
[!ENDVAR!]

[!VAR "INMUX152"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT10_FXIO_FXIO_D0_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT10_FXIO_FXIO_D0_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT21_FXIO_FXIO_D0_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT21_FXIO_FXIO_D0_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT31_FXIO_FXIO_D0_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT31_FXIO_FXIO_D0_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT94_FXIO_FXIO_D0_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT94_FXIO_FXIO_D0_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT96_FXIO_FXIO_D0_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT96_FXIO_FXIO_D0_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT105_FXIO_FXIO_D0_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT105_FXIO_FXIO_D0_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT164_FXIO_FXIO_D0_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT164_FXIO_FXIO_D0_INOUT;7:[!//
[!ENDVAR!]

[!VAR "INMUX153"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT11_FXIO_FXIO_D1_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT11_FXIO_FXIO_D1_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT22_FXIO_FXIO_D1_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT22_FXIO_FXIO_D1_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT26_FXIO_FXIO_D1_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT26_FXIO_FXIO_D1_INOUT;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT50_FXIO_FXIO_D1_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT50_FXIO_FXIO_D1_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT95_FXIO_FXIO_D1_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT95_FXIO_FXIO_D1_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT97_FXIO_FXIO_D1_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT97_FXIO_FXIO_D1_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT104_FXIO_FXIO_D1_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT104_FXIO_FXIO_D1_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT167_FXIO_FXIO_D1_IN;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT167_FXIO_FXIO_D1_INOUT;8:[!//
[!ENDVAR!]

[!VAR "INMUX154"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT0_FXIO_FXIO_D2_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT0_FXIO_FXIO_D2_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT23_FXIO_FXIO_D2_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT23_FXIO_FXIO_D2_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT25_FXIO_FXIO_D2;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT51_FXIO_FXIO_D2_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT51_FXIO_FXIO_D2_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT81_FXIO_FXIO_D2_IN;10:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT81_FXIO_FXIO_D2_INOUT;10:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT92_FXIO_FXIO_D2_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT92_FXIO_FXIO_D2_INOUT;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT114_FXIO_FXIO_D2_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT114_FXIO_FXIO_D2_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT129_FXIO_FXIO_D2_IN;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT129_FXIO_FXIO_D2_INOUT;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT143_FXIO_FXIO_D2_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT143_FXIO_FXIO_D2_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT168_FXIO_FXIO_D2_IN;9:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT168_FXIO_FXIO_D2_INOUT;9:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT202_FXIO_FXIO_D2_IN;11:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT202_FXIO_FXIO_D2_INOUT;11:[!//
[!ENDVAR!]

[!VAR "INMUX155"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT1_FXIO_FXIO_D3_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT1_FXIO_FXIO_D3_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT24_FXIO_FXIO_D3;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT52_FXIO_FXIO_D3_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT52_FXIO_FXIO_D3_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT93_FXIO_FXIO_D3_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT93_FXIO_FXIO_D3_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT102_FXIO_FXIO_D3_IN;9:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT102_FXIO_FXIO_D3_INOUT;9:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT115_FXIO_FXIO_D3_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT115_FXIO_FXIO_D3_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT128_FXIO_FXIO_D3_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT128_FXIO_FXIO_D3_INOUT;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT144_FXIO_FXIO_D3_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT144_FXIO_FXIO_D3_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT174_FXIO_FXIO_D3_IN;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT174_FXIO_FXIO_D3_INOUT;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT203_FXIO_FXIO_D3_IN;10:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT203_FXIO_FXIO_D3_INOUT;10:[!//
[!ENDVAR!]

[!VAR "INMUX156"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT2_FXIO_FXIO_D4_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT2_FXIO_FXIO_D4_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT53_FXIO_FXIO_D4_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT53_FXIO_FXIO_D4_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT55_FXIO_FXIO_D4_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT55_FXIO_FXIO_D4_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT69_FXIO_FXIO_D4_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT69_FXIO_FXIO_D4_INOUT;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT98_FXIO_FXIO_D4_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT98_FXIO_FXIO_D4_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT138_FXIO_FXIO_D4_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT138_FXIO_FXIO_D4_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT146_FXIO_FXIO_D4_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT146_FXIO_FXIO_D4_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT180_FXIO_FXIO_D4_IN;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT180_FXIO_FXIO_D4_INOUT;8:[!//
[!ENDVAR!]

[!VAR "INMUX157"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT3_FXIO_FXIO_D5_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT3_FXIO_FXIO_D5_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT27_FXIO_FXIO_D5_IN;9:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT27_FXIO_FXIO_D5_INOUT;9:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT56_FXIO_FXIO_D5_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT56_FXIO_FXIO_D5_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT65_FXIO_FXIO_D5_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT65_FXIO_FXIO_D5_INOUT;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT68_FXIO_FXIO_D5_IN;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT68_FXIO_FXIO_D5_INOUT;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT99_FXIO_FXIO_D5_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT99_FXIO_FXIO_D5_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT139_FXIO_FXIO_D5_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT139_FXIO_FXIO_D5_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT145_FXIO_FXIO_D5_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT145_FXIO_FXIO_D5_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT152_FXIO_FXIO_D5_IN;10:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT152_FXIO_FXIO_D5_INOUT;10:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT181_FXIO_FXIO_D5_IN;11:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT181_FXIO_FXIO_D5_INOUT;11:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT201_FXIO_FXIO_D5_IN;12:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT201_FXIO_FXIO_D5_INOUT;12:[!//
[!ENDVAR!]

[!VAR "INMUX158"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT4_FXIO_FXIO_D6_IN;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT4_FXIO_FXIO_D6_INOUT;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT8_FXIO_FXIO_D6_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT8_FXIO_FXIO_D6_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT57_FXIO_FXIO_D6_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT57_FXIO_FXIO_D6_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT82_FXIO_FXIO_D6_IN;9:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT82_FXIO_FXIO_D6_INOUT;9:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT98_FXIO_FXIO_D6_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT98_FXIO_FXIO_D6_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT111_FXIO_FXIO_D6_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT111_FXIO_FXIO_D6_INOUT;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT127_FXIO_FXIO_D6_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT127_FXIO_FXIO_D6_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT131_FXIO_FXIO_D6_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT131_FXIO_FXIO_D6_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT132_FXIO_FXIO_D6_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT132_FXIO_FXIO_D6_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT185_FXIO_FXIO_D6_IN;10:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT185_FXIO_FXIO_D6_INOUT;10:[!//
[!ENDVAR!]

[!VAR "INMUX159"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT9_FXIO_FXIO_D7_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT9_FXIO_FXIO_D7_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT58_FXIO_FXIO_D7_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT58_FXIO_FXIO_D7_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT99_FXIO_FXIO_D7_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT99_FXIO_FXIO_D7_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT109_FXIO_FXIO_D7_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT109_FXIO_FXIO_D7_INOUT;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT122_FXIO_FXIO_D7_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT122_FXIO_FXIO_D7_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT133_FXIO_FXIO_D7_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT133_FXIO_FXIO_D7_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT140_FXIO_FXIO_D7_IN;9:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT140_FXIO_FXIO_D7_INOUT;9:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT142_FXIO_FXIO_D7_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT142_FXIO_FXIO_D7_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT188_FXIO_FXIO_D7_IN;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT188_FXIO_FXIO_D7_INOUT;8:[!//
[!ENDVAR!]

[!VAR "INMUX160"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT13_FXIO_FXIO_D8_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT13_FXIO_FXIO_D8_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT45_FXIO_FXIO_D8_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT45_FXIO_FXIO_D8_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT59_FXIO_FXIO_D8_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT59_FXIO_FXIO_D8_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT136_FXIO_FXIO_D8_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT136_FXIO_FXIO_D8_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT140_FXIO_FXIO_D8_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT140_FXIO_FXIO_D8_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT189_FXIO_FXIO_D8_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT189_FXIO_FXIO_D8_INOUT;6:[!//
[!ENDVAR!]

[!VAR "INMUX161"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT7_FXIO_FXIO_D9_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT7_FXIO_FXIO_D9_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT12_FXIO_FXIO_D9_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT12_FXIO_FXIO_D9_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT60_FXIO_FXIO_D9_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT60_FXIO_FXIO_D9_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT113_FXIO_FXIO_D9_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT113_FXIO_FXIO_D9_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT191_FXIO_FXIO_D9_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT191_FXIO_FXIO_D9_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX162"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT61_FXIO_FXIO_D10_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT61_FXIO_FXIO_D10_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT71_FXIO_FXIO_D10_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT71_FXIO_FXIO_D10_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT105_FXIO_FXIO_D10_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT105_FXIO_FXIO_D10_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT111_FXIO_FXIO_D10_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT111_FXIO_FXIO_D10_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT198_FXIO_FXIO_D10_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT198_FXIO_FXIO_D10_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX163"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT62_FXIO_FXIO_D11_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT62_FXIO_FXIO_D11_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT70_FXIO_FXIO_D11_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT70_FXIO_FXIO_D11_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT104_FXIO_FXIO_D11_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT104_FXIO_FXIO_D11_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT135_FXIO_FXIO_D11_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT135_FXIO_FXIO_D11_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT137_FXIO_FXIO_D11_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT137_FXIO_FXIO_D11_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT152_FXIO_FXIO_D11_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT152_FXIO_FXIO_D11_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT199_FXIO_FXIO_D11_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT199_FXIO_FXIO_D11_INOUT;7:[!//
[!ENDVAR!]

[!VAR "INMUX164"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT72_FXIO_FXIO_D12_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT72_FXIO_FXIO_D12_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT82_FXIO_FXIO_D12_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT82_FXIO_FXIO_D12_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT134_FXIO_FXIO_D12_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT134_FXIO_FXIO_D12_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT136_FXIO_FXIO_D12_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT136_FXIO_FXIO_D12_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT200_FXIO_FXIO_D12_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT200_FXIO_FXIO_D12_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX165"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT73_FXIO_FXIO_D13_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT73_FXIO_FXIO_D13_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT83_FXIO_FXIO_D13_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT83_FXIO_FXIO_D13_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT102_FXIO_FXIO_D13_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT102_FXIO_FXIO_D13_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT130_FXIO_FXIO_D13_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT130_FXIO_FXIO_D13_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT205_FXIO_FXIO_D13_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT205_FXIO_FXIO_D13_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX166"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT14_FXIO_FXIO_D14_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT14_FXIO_FXIO_D14_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT32_FXIO_FXIO_D14_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT32_FXIO_FXIO_D14_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT81_FXIO_FXIO_D14_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT81_FXIO_FXIO_D14_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT84_FXIO_FXIO_D14_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT84_FXIO_FXIO_D14_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT207_FXIO_FXIO_D14_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT207_FXIO_FXIO_D14_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX167"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT54_FXIO_FXIO_D15_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT54_FXIO_FXIO_D15_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT75_FXIO_FXIO_D15_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT75_FXIO_FXIO_D15_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT80_FXIO_FXIO_D15_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT80_FXIO_FXIO_D15_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT85_FXIO_FXIO_D15_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT85_FXIO_FXIO_D15_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT101_FXIO_FXIO_D15_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT101_FXIO_FXIO_D15_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT208_FXIO_FXIO_D15_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT208_FXIO_FXIO_D15_INOUT;6:[!//
[!ENDVAR!]

[!VAR "INMUX168"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT77_FXIO_FXIO_D16_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT77_FXIO_FXIO_D16_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT78_FXIO_FXIO_D16_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT78_FXIO_FXIO_D16_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT87_FXIO_FXIO_D16_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT87_FXIO_FXIO_D16_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT209_FXIO_FXIO_D16_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT209_FXIO_FXIO_D16_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT224_FXIO_FXIO_D16_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT224_FXIO_FXIO_D16_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX169"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT35_FXIO_FXIO_D17_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT35_FXIO_FXIO_D17_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT88_FXIO_FXIO_D17_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT88_FXIO_FXIO_D17_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT210_FXIO_FXIO_D17_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT210_FXIO_FXIO_D17_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT225_FXIO_FXIO_D17_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT225_FXIO_FXIO_D17_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX170"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT34_FXIO_FXIO_D18_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT34_FXIO_FXIO_D18_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT89_FXIO_FXIO_D18_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT89_FXIO_FXIO_D18_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT211_FXIO_FXIO_D18_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT211_FXIO_FXIO_D18_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT226_FXIO_FXIO_D18_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT226_FXIO_FXIO_D18_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX171"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT6_FXIO_FXIO_D19_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT6_FXIO_FXIO_D19_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT17_FXIO_FXIO_D19_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT17_FXIO_FXIO_D19_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT75_FXIO_FXIO_D19_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT75_FXIO_FXIO_D19_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT76_FXIO_FXIO_D19_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT76_FXIO_FXIO_D19_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT90_FXIO_FXIO_D19_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT90_FXIO_FXIO_D19_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT212_FXIO_FXIO_D19_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT212_FXIO_FXIO_D19_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT227_FXIO_FXIO_D19_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT227_FXIO_FXIO_D19_INOUT;7:[!//
[!ENDVAR!]

[!VAR "INMUX172"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT49_FXIO_FXIO_D20_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT49_FXIO_FXIO_D20_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT91_FXIO_FXIO_D20_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT91_FXIO_FXIO_D20_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT213_FXIO_FXIO_D20_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT213_FXIO_FXIO_D20_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT228_FXIO_FXIO_D20_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT228_FXIO_FXIO_D20_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX173"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT48_FXIO_FXIO_D21_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT48_FXIO_FXIO_D21_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT92_FXIO_FXIO_D21_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT92_FXIO_FXIO_D21_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT214_FXIO_FXIO_D21_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT214_FXIO_FXIO_D21_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT229_FXIO_FXIO_D21_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT229_FXIO_FXIO_D21_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX174"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT47_FXIO_FXIO_D22_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT47_FXIO_FXIO_D22_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT93_FXIO_FXIO_D22_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT93_FXIO_FXIO_D22_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT215_FXIO_FXIO_D22_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT215_FXIO_FXIO_D22_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT230_FXIO_FXIO_D22_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT230_FXIO_FXIO_D22_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX175"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT46_FXIO_FXIO_D23_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT46_FXIO_FXIO_D23_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT94_FXIO_FXIO_D23_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT94_FXIO_FXIO_D23_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT216_FXIO_FXIO_D23_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT216_FXIO_FXIO_D23_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT231_FXIO_FXIO_D23_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT231_FXIO_FXIO_D23_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX176"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT45_FXIO_FXIO_D24_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT45_FXIO_FXIO_D24_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT95_FXIO_FXIO_D24_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT95_FXIO_FXIO_D24_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT217_FXIO_FXIO_D24_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT217_FXIO_FXIO_D24_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT232_FXIO_FXIO_D24_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT232_FXIO_FXIO_D24_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX177"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT44_FXIO_FXIO_D25_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT44_FXIO_FXIO_D25_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT116_FXIO_FXIO_D25_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT116_FXIO_FXIO_D25_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT218_FXIO_FXIO_D25_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT218_FXIO_FXIO_D25_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT233_FXIO_FXIO_D25_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT233_FXIO_FXIO_D25_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX178"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT43_FXIO_FXIO_D26_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT43_FXIO_FXIO_D26_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT117_FXIO_FXIO_D26_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT117_FXIO_FXIO_D26_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT219_FXIO_FXIO_D26_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT219_FXIO_FXIO_D26_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT234_FXIO_FXIO_D26_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT234_FXIO_FXIO_D26_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX179"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT42_FXIO_FXIO_D27_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT42_FXIO_FXIO_D27_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT118_FXIO_FXIO_D27_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT118_FXIO_FXIO_D27_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT235_FXIO_FXIO_D27_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT235_FXIO_FXIO_D27_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX180"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT41_FXIO_FXIO_D28_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT41_FXIO_FXIO_D28_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT119_FXIO_FXIO_D28_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT119_FXIO_FXIO_D28_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT236_FXIO_FXIO_D28_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT236_FXIO_FXIO_D28_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX181"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT40_FXIO_FXIO_D29_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT40_FXIO_FXIO_D29_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT120_FXIO_FXIO_D29_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT120_FXIO_FXIO_D29_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT221_FXIO_FXIO_D29_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT221_FXIO_FXIO_D29_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX182"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT16_FXIO_FXIO_D30_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT16_FXIO_FXIO_D30_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT122_FXIO_FXIO_D30_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT122_FXIO_FXIO_D30_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT222_FXIO_FXIO_D30_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT222_FXIO_FXIO_D30_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX183"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT15_FXIO_FXIO_D31_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT15_FXIO_FXIO_D31_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT123_FXIO_FXIO_D31_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT123_FXIO_FXIO_D31_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT223_FXIO_FXIO_D31_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT223_FXIO_FXIO_D31_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX184"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT68_JTAG_JTAG_TCK_SWD_CLK;0:[!//
[!ENDVAR!]

[!VAR "INMUX185"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT69_JTAG_JTAG_TDI;0:[!//
[!ENDVAR!]

[!VAR "INMUX186"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT4_JTAG_JTAG_TMS_SWD_DIO_IN;0:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT4_JTAG_JTAG_TMS_SWD_DIO_INOUT;0:[!//
[!ENDVAR!]

[!VAR "INMUX187"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT2_LPUART0_LPUART0_RX;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT28_LPUART0_LPUART0_RX;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT32_LPUART0_LPUART0_RX;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT66_LPUART0_LPUART0_RX;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT93_LPUART0_LPUART0_RX;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT225_LPUART0_LPUART0_RX;5:[!//
[!ENDVAR!]

[!VAR "INMUX188"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT19_LPUART1_LPUART1_RX;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT55_LPUART1_LPUART1_RX;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT70_LPUART1_LPUART1_RX;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT72_LPUART1_LPUART1_RX;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT109_LPUART1_LPUART1_RX;3:[!//
[!ENDVAR!]

[!VAR "INMUX189"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT8_LPUART2_LPUART2_RX;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT30_LPUART2_LPUART2_RX;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT80_LPUART2_LPUART2_RX;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT102_LPUART2_LPUART2_RX;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT113_LPUART2_LPUART2_RX;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT133_LPUART2_LPUART2_RX;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT231_LPUART2_LPUART2_RX;7:[!//
[!ENDVAR!]

[!VAR "INMUX190"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT6_LPUART3_LPUART3_RX;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT99_LPUART3_LPUART3_RX;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT143_LPUART3_LPUART3_RX;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT227_LPUART3_LPUART3_RX;4:[!//
[!ENDVAR!]

[!VAR "INMUX191"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT49_LPUART4_LPUART4_RX;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT135_LPUART4_LPUART4_RX;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT138_LPUART4_LPUART4_RX;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT229_LPUART4_LPUART4_RX;5:[!//
[!ENDVAR!]

[!VAR "INMUX192"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT60_LPUART5_LPUART5_RX;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT96_LPUART5_LPUART5_RX;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT131_LPUART5_LPUART5_RX;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT161_LPUART5_LPUART5_RX;3:[!//
[!ENDVAR!]

[!VAR "INMUX193"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT15_LPUART6_LPUART6_RX;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT82_LPUART6_LPUART6_RX;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT104_LPUART6_LPUART6_RX;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT163_LPUART6_LPUART6_RX;3:[!//
[!ENDVAR!]

[!VAR "INMUX194"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT46_LPUART7_LPUART7_RX;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT84_LPUART7_LPUART7_RX;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT128_LPUART7_LPUART7_RX;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT179_LPUART7_LPUART7_RX;3:[!//
[!ENDVAR!]

[!VAR "INMUX195"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT44_LPUART8_LPUART8_RX;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT111_LPUART8_LPUART8_RX;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT181_LPUART8_LPUART8_RX;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT231_LPUART8_LPUART8_RX;4:[!//
[!ENDVAR!]

[!VAR "INMUX196"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT34_LPUART9_LPUART9_RX;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT41_LPUART9_LPUART9_RX;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT184_LPUART9_LPUART9_RX;3:[!//
[!ENDVAR!]

[!VAR "INMUX197"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT76_LPUART10_LPUART10_RX;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT130_LPUART10_LPUART10_RX;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT173_LPUART10_LPUART10_RX;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT233_LPUART10_LPUART10_RX;4:[!//
[!ENDVAR!]

[!VAR "INMUX198"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT12_LPUART11_LPUART11_RX;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT75_LPUART11_LPUART11_RX;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT188_LPUART11_LPUART11_RX;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT235_LPUART11_LPUART11_RX;4:[!//
[!ENDVAR!]

[!VAR "INMUX199"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT89_LPUART12_LPUART12_RX;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT133_LPUART12_LPUART12_RX;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT177_LPUART12_LPUART12_RX;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT217_LPUART12_LPUART12_RX;4:[!//
[!ENDVAR!]

[!VAR "INMUX200"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT51_LPUART13_LPUART13_RX;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT90_LPUART13_LPUART13_RX;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT91_LPUART13_LPUART13_RX;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT193_LPUART13_LPUART13_RX;3:[!//
[!ENDVAR!]

[!VAR "INMUX201"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT53_LPUART14_LPUART14_RX;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT123_LPUART14_LPUART14_RX;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT195_LPUART14_LPUART14_RX;3:[!//
[!ENDVAR!]

[!VAR "INMUX202"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT58_LPUART15_LPUART15_RX;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT125_LPUART15_LPUART15_RX;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT197_LPUART15_LPUART15_RX;3:[!//
[!ENDVAR!]

[!VAR "INMUX203"!]
[!ENDVAR!]

[!VAR "INMUX204"!]
[!ENDVAR!]

[!VAR "INMUX205"!]
[!ENDVAR!]

[!VAR "INMUX206"!]
[!ENDVAR!]

[!VAR "INMUX207"!]
[!ENDVAR!]

[!VAR "INMUX208"!]
[!ENDVAR!]

[!VAR "INMUX209"!]
[!ENDVAR!]

[!VAR "INMUX210"!]
[!ENDVAR!]

[!VAR "INMUX211"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT43_LPI2C0_LPI2C0_HREQ;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT71_LPI2C0_LPI2C0_HREQ;2:[!//
[!ENDVAR!]

[!VAR "INMUX212"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT72_LPI2C0_LPI2C0_SCL_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT72_LPI2C0_LPI2C0_SCL_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT110_LPI2C0_LPI2C0_SCL_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT110_LPI2C0_LPI2C0_SCL_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT180_LPI2C0_LPI2C0_SCL_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT180_LPI2C0_LPI2C0_SCL_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX213"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT33_LPI2C0_LPI2C0_SCLS_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT33_LPI2C0_LPI2C0_SCLS_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX214"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT73_LPI2C0_LPI2C0_SDA_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT73_LPI2C0_LPI2C0_SDA_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT109_LPI2C0_LPI2C0_SDA_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT109_LPI2C0_LPI2C0_SDA_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT181_LPI2C0_LPI2C0_SDA_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT181_LPI2C0_LPI2C0_SDA_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX215"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT32_LPI2C0_LPI2C0_SDAS_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT32_LPI2C0_LPI2C0_SDAS_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX216"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT69_LPI2C1_LPI2C1_HREQ;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT108_LPI2C1_LPI2C1_HREQ;1:[!//
[!ENDVAR!]

[!VAR "INMUX217"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT71_LPI2C1_LPI2C1_SCL_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT71_LPI2C1_LPI2C1_SCL_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT79_LPI2C1_LPI2C1_SCL_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT79_LPI2C1_LPI2C1_SCL_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT92_LPI2C1_LPI2C1_SCL_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT92_LPI2C1_LPI2C1_SCL_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT105_LPI2C1_LPI2C1_SCL_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT105_LPI2C1_LPI2C1_SCL_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT167_LPI2C1_LPI2C1_SCL_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT167_LPI2C1_LPI2C1_SCL_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX218"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT81_LPI2C1_LPI2C1_SCLS_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT81_LPI2C1_LPI2C1_SCLS_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX219"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT70_LPI2C1_LPI2C1_SDA_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT70_LPI2C1_LPI2C1_SDA_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT80_LPI2C1_LPI2C1_SDA_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT80_LPI2C1_LPI2C1_SDA_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT93_LPI2C1_LPI2C1_SDA_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT93_LPI2C1_LPI2C1_SDA_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT104_LPI2C1_LPI2C1_SDA_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT104_LPI2C1_LPI2C1_SDA_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT168_LPI2C1_LPI2C1_SDA_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT168_LPI2C1_LPI2C1_SDA_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX220"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT80_LPI2C1_LPI2C1_SDAS_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT80_LPI2C1_LPI2C1_SDAS_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX221"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT26_LPSPI0_LPSPI0_PCS0_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT26_LPSPI0_LPSPI0_PCS0_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT32_LPSPI0_LPSPI0_PCS0_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT32_LPSPI0_LPSPI0_PCS0_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS0_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS0_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT71_LPSPI0_LPSPI0_PCS0_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT71_LPSPI0_LPSPI0_PCS0_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT102_LPSPI0_LPSPI0_PCS0_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT102_LPSPI0_LPSPI0_PCS0_INOUT;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT132_LPSPI0_LPSPI0_PCS0_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT132_LPSPI0_LPSPI0_PCS0_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT159_LPSPI0_LPSPI0_PCS0_IN;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT159_LPSPI0_LPSPI0_PCS0_INOUT;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT188_LPSPI0_LPSPI0_PCS0_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT188_LPSPI0_LPSPI0_PCS0_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX222"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT7_LPSPI0_LPSPI0_PCS1_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT7_LPSPI0_LPSPI0_PCS1_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT31_LPSPI0_LPSPI0_PCS1_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT31_LPSPI0_LPSPI0_PCS1_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS1_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS1_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT70_LPSPI0_LPSPI0_PCS1_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT70_LPSPI0_LPSPI0_PCS1_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT101_LPSPI0_LPSPI0_PCS1_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT101_LPSPI0_LPSPI0_PCS1_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX223"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT66_LPSPI0_LPSPI0_PCS2_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT66_LPSPI0_LPSPI0_PCS2_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT134_LPSPI0_LPSPI0_PCS2_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT134_LPSPI0_LPSPI0_PCS2_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX224"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT15_LPSPI0_LPSPI0_PCS3_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT15_LPSPI0_LPSPI0_PCS3_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT103_LPSPI0_LPSPI0_PCS3_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT103_LPSPI0_LPSPI0_PCS3_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX225"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT16_LPSPI0_LPSPI0_PCS4_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT16_LPSPI0_LPSPI0_PCS4_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX226"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT40_LPSPI0_LPSPI0_PCS5_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT40_LPSPI0_LPSPI0_PCS5_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX227"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT1_LPSPI0_LPSPI0_PCS6_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT1_LPSPI0_LPSPI0_PCS6_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX228"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT0_LPSPI0_LPSPI0_PCS7_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT0_LPSPI0_LPSPI0_PCS7_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX229"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT72_LPSPI0_LPSPI0_SCK_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT72_LPSPI0_LPSPI0_SCK_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT107_LPSPI0_LPSPI0_SCK_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT107_LPSPI0_LPSPI0_SCK_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT111_LPSPI0_LPSPI0_SCK_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT111_LPSPI0_LPSPI0_SCK_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT129_LPSPI0_LPSPI0_SCK_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT129_LPSPI0_LPSPI0_SCK_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX230"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT73_LPSPI0_LPSPI0_SIN_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT73_LPSPI0_LPSPI0_SIN_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT106_LPSPI0_LPSPI0_SIN_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT106_LPSPI0_LPSPI0_SIN_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT112_LPSPI0_LPSPI0_SIN_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT112_LPSPI0_LPSPI0_SIN_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT128_LPSPI0_LPSPI0_SIN_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT128_LPSPI0_LPSPI0_SIN_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX231"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT30_LPSPI0_LPSPI0_SOUT_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT30_LPSPI0_LPSPI0_SOUT_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT33_LPSPI0_LPSPI0_SOUT_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT33_LPSPI0_LPSPI0_SOUT_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT36_LPSPI0_LPSPI0_SOUT_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT36_LPSPI0_LPSPI0_SOUT_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT108_LPSPI0_LPSPI0_SOUT_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT108_LPSPI0_LPSPI0_SOUT_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT130_LPSPI0_LPSPI0_SOUT_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT130_LPSPI0_LPSPI0_SOUT_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT158_LPSPI0_LPSPI0_SOUT_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT158_LPSPI0_LPSPI0_SOUT_INOUT;6:[!//
[!ENDVAR!]

[!VAR "INMUX232"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT11_LPSPI1_LPSPI1_PCS0_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT11_LPSPI1_LPSPI1_PCS0_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT21_LPSPI1_LPSPI1_PCS0_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT21_LPSPI1_LPSPI1_PCS0_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT26_LPSPI1_LPSPI1_PCS0_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT26_LPSPI1_LPSPI1_PCS0_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT99_LPSPI1_LPSPI1_PCS0_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT99_LPSPI1_LPSPI1_PCS0_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT181_LPSPI1_LPSPI1_PCS0_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT181_LPSPI1_LPSPI1_PCS0_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX233"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT6_LPSPI1_LPSPI1_PCS1_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT6_LPSPI1_LPSPI1_PCS1_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT22_LPSPI1_LPSPI1_PCS1_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT22_LPSPI1_LPSPI1_PCS1_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT50_LPSPI1_LPSPI1_PCS1_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT50_LPSPI1_LPSPI1_PCS1_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT70_LPSPI1_LPSPI1_PCS1_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT70_LPSPI1_LPSPI1_PCS1_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT100_LPSPI1_LPSPI1_PCS1_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT100_LPSPI1_LPSPI1_PCS1_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT132_LPSPI1_LPSPI1_PCS1_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT132_LPSPI1_LPSPI1_PCS1_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX234"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT16_LPSPI1_LPSPI1_PCS2_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT16_LPSPI1_LPSPI1_PCS2_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT116_LPSPI1_LPSPI1_PCS2_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT116_LPSPI1_LPSPI1_PCS2_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX235"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT14_LPSPI1_LPSPI1_PCS3_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT14_LPSPI1_LPSPI1_PCS3_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT49_LPSPI1_LPSPI1_PCS3_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT49_LPSPI1_LPSPI1_PCS3_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX236"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT13_LPSPI1_LPSPI1_PCS4_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT13_LPSPI1_LPSPI1_PCS4_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX237"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT12_LPSPI1_LPSPI1_PCS5_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT12_LPSPI1_LPSPI1_PCS5_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX238"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT3_LPSPI1_LPSPI1_SCK_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT3_LPSPI1_LPSPI1_SCK_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT19_LPSPI1_LPSPI1_SCK_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT19_LPSPI1_LPSPI1_SCK_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT28_LPSPI1_LPSPI1_SCK_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT28_LPSPI1_LPSPI1_SCK_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT46_LPSPI1_LPSPI1_SCK_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT46_LPSPI1_LPSPI1_SCK_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX239"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT2_LPSPI1_LPSPI1_SIN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT20_LPSPI1_LPSPI1_SIN_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT20_LPSPI1_LPSPI1_SIN_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT29_LPSPI1_LPSPI1_SIN_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT29_LPSPI1_LPSPI1_SIN_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT47_LPSPI1_LPSPI1_SIN_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT47_LPSPI1_LPSPI1_SIN_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX240"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT18_LPSPI1_LPSPI1_SOUT_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT18_LPSPI1_LPSPI1_SOUT_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT30_LPSPI1_LPSPI1_SOUT_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT30_LPSPI1_LPSPI1_SOUT_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT48_LPSPI1_LPSPI1_SOUT_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT48_LPSPI1_LPSPI1_SOUT_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT98_LPSPI1_LPSPI1_SOUT_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT98_LPSPI1_LPSPI1_SOUT_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX241"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT9_LPSPI2_LPSPI2_PCS0_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT9_LPSPI2_LPSPI2_PCS0_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT57_LPSPI2_LPSPI2_PCS0_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT57_LPSPI2_LPSPI2_PCS0_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT78_LPSPI2_LPSPI2_PCS0_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT78_LPSPI2_LPSPI2_PCS0_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT139_LPSPI2_LPSPI2_PCS0_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT139_LPSPI2_LPSPI2_PCS0_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT163_LPSPI2_LPSPI2_PCS0_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT163_LPSPI2_LPSPI2_PCS0_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT167_LPSPI2_LPSPI2_PCS0_IN;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT167_LPSPI2_LPSPI2_PCS0_INOUT;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT206_LPSPI2_LPSPI2_PCS0_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT206_LPSPI2_LPSPI2_PCS0_INOUT;7:[!//
[!ENDVAR!]

[!VAR "INMUX242"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT74_LPSPI2_LPSPI2_PCS1_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT74_LPSPI2_LPSPI2_PCS1_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT76_LPSPI2_LPSPI2_PCS1_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT76_LPSPI2_LPSPI2_PCS1_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT83_LPSPI2_LPSPI2_PCS1_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT83_LPSPI2_LPSPI2_PCS1_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT138_LPSPI2_LPSPI2_PCS1_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT138_LPSPI2_LPSPI2_PCS1_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX243"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT21_LPSPI2_LPSPI2_PCS2_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT21_LPSPI2_LPSPI2_PCS2_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT185_LPSPI2_LPSPI2_PCS2_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT185_LPSPI2_LPSPI2_PCS2_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT206_LPSPI2_LPSPI2_PCS2_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT206_LPSPI2_LPSPI2_PCS2_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT224_LPSPI2_LPSPI2_PCS2_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT224_LPSPI2_LPSPI2_PCS2_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX244"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT15_LPSPI2_LPSPI2_PCS3_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT15_LPSPI2_LPSPI2_PCS3_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT186_LPSPI2_LPSPI2_PCS3_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT186_LPSPI2_LPSPI2_PCS3_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT225_LPSPI2_LPSPI2_PCS3_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT225_LPSPI2_LPSPI2_PCS3_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX245"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT11_LPSPI2_LPSPI2_SCK_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT11_LPSPI2_LPSPI2_SCK_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT61_LPSPI2_LPSPI2_SCK_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT61_LPSPI2_LPSPI2_SCK_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT79_LPSPI2_LPSPI2_SCK_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT79_LPSPI2_LPSPI2_SCK_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT143_LPSPI2_LPSPI2_SCK_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT143_LPSPI2_LPSPI2_SCK_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT160_LPSPI2_LPSPI2_SCK_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT160_LPSPI2_LPSPI2_SCK_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX246"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT34_LPSPI2_LPSPI2_SIN_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT34_LPSPI2_LPSPI2_SIN_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT60_LPSPI2_LPSPI2_SIN_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT60_LPSPI2_LPSPI2_SIN_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT144_LPSPI2_LPSPI2_SIN_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT144_LPSPI2_LPSPI2_SIN_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT152_LPSPI2_LPSPI2_SIN_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT152_LPSPI2_LPSPI2_SIN_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT161_LPSPI2_LPSPI2_SIN_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT161_LPSPI2_LPSPI2_SIN_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX247"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT8_LPSPI2_LPSPI2_SOUT_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT8_LPSPI2_LPSPI2_SOUT_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT35_LPSPI2_LPSPI2_SOUT_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT35_LPSPI2_LPSPI2_SOUT_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT59_LPSPI2_LPSPI2_SOUT_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT59_LPSPI2_LPSPI2_SOUT_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT162_LPSPI2_LPSPI2_SOUT_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT162_LPSPI2_LPSPI2_SOUT_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT164_LPSPI2_LPSPI2_SOUT_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT164_LPSPI2_LPSPI2_SOUT_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX248"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT9_LPSPI3_LPSPI3_PCS0_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT9_LPSPI3_LPSPI3_PCS0_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT49_LPSPI3_LPSPI3_PCS0_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT49_LPSPI3_LPSPI3_PCS0_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT113_LPSPI3_LPSPI3_PCS0_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT113_LPSPI3_LPSPI3_PCS0_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT176_LPSPI3_LPSPI3_PCS0_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT176_LPSPI3_LPSPI3_PCS0_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX249"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT6_LPSPI3_LPSPI3_PCS1_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT6_LPSPI3_LPSPI3_PCS1_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT54_LPSPI3_LPSPI3_PCS1_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT54_LPSPI3_LPSPI3_PCS1_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT136_LPSPI3_LPSPI3_PCS1_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT136_LPSPI3_LPSPI3_PCS1_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT178_LPSPI3_LPSPI3_PCS1_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT178_LPSPI3_LPSPI3_PCS1_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT189_LPSPI3_LPSPI3_PCS1_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT189_LPSPI3_LPSPI3_PCS1_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX250"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT45_LPSPI3_LPSPI3_PCS2_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT45_LPSPI3_LPSPI3_PCS2_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT66_LPSPI3_LPSPI3_PCS2_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT66_LPSPI3_LPSPI3_PCS2_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT179_LPSPI3_LPSPI3_PCS2_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT179_LPSPI3_LPSPI3_PCS2_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX251"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT44_LPSPI3_LPSPI3_PCS3_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT44_LPSPI3_LPSPI3_PCS3_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT103_LPSPI3_LPSPI3_PCS3_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT103_LPSPI3_LPSPI3_PCS3_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT180_LPSPI3_LPSPI3_PCS3_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT180_LPSPI3_LPSPI3_PCS3_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT183_LPSPI3_LPSPI3_PCS3_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT183_LPSPI3_LPSPI3_PCS3_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX252"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT81_LPSPI3_LPSPI3_SCK_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT81_LPSPI3_LPSPI3_SCK_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT97_LPSPI3_LPSPI3_SCK_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT97_LPSPI3_LPSPI3_SCK_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT135_LPSPI3_LPSPI3_SCK_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT135_LPSPI3_LPSPI3_SCK_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT173_LPSPI3_LPSPI3_SCK_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT173_LPSPI3_LPSPI3_SCK_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX253"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT80_LPSPI3_LPSPI3_SIN_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT80_LPSPI3_LPSPI3_SIN_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT116_LPSPI3_LPSPI3_SIN_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT116_LPSPI3_LPSPI3_SIN_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT138_LPSPI3_LPSPI3_SIN_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT138_LPSPI3_LPSPI3_SIN_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT172_LPSPI3_LPSPI3_SIN_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT172_LPSPI3_LPSPI3_SIN_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX254"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT17_LPSPI3_LPSPI3_SOUT_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT17_LPSPI3_LPSPI3_SOUT_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT96_LPSPI3_LPSPI3_SOUT_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT96_LPSPI3_LPSPI3_SOUT_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT104_LPSPI3_LPSPI3_SOUT_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT104_LPSPI3_LPSPI3_SOUT_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT175_LPSPI3_LPSPI3_SOUT_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT175_LPSPI3_LPSPI3_SOUT_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX255"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT40_LPSPI4_LPSPI4_PCS0_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT40_LPSPI4_LPSPI4_PCS0_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT74_LPSPI4_LPSPI4_PCS0_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT74_LPSPI4_LPSPI4_PCS0_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT151_LPSPI4_LPSPI4_PCS0_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT151_LPSPI4_LPSPI4_PCS0_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT185_LPSPI4_LPSPI4_PCS0_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT185_LPSPI4_LPSPI4_PCS0_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX256"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT1_LPSPI4_LPSPI4_PCS1_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT1_LPSPI4_LPSPI4_PCS1_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT89_LPSPI4_LPSPI4_PCS1_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT89_LPSPI4_LPSPI4_PCS1_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT152_LPSPI4_LPSPI4_PCS1_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT152_LPSPI4_LPSPI4_PCS1_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT186_LPSPI4_LPSPI4_PCS1_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT186_LPSPI4_LPSPI4_PCS1_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX257"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT0_LPSPI4_LPSPI4_PCS2_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT0_LPSPI4_LPSPI4_PCS2_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT182_LPSPI4_LPSPI4_PCS2_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT182_LPSPI4_LPSPI4_PCS2_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT187_LPSPI4_LPSPI4_PCS2_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT187_LPSPI4_LPSPI4_PCS2_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX258"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT16_LPSPI4_LPSPI4_PCS3_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT16_LPSPI4_LPSPI4_PCS3_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT188_LPSPI4_LPSPI4_PCS3_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT188_LPSPI4_LPSPI4_PCS3_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT204_LPSPI4_LPSPI4_PCS3_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT204_LPSPI4_LPSPI4_PCS3_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX259"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT42_LPSPI4_LPSPI4_SCK_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT42_LPSPI4_LPSPI4_SCK_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT91_LPSPI4_LPSPI4_SCK_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT91_LPSPI4_LPSPI4_SCK_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT150_LPSPI4_LPSPI4_SCK_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT150_LPSPI4_LPSPI4_SCK_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX260"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT43_LPSPI4_LPSPI4_SIN_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT43_LPSPI4_LPSPI4_SIN_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT90_LPSPI4_LPSPI4_SIN_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT90_LPSPI4_LPSPI4_SIN_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT149_LPSPI4_LPSPI4_SIN_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT149_LPSPI4_LPSPI4_SIN_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX261"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT41_LPSPI4_LPSPI4_SOUT_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT41_LPSPI4_LPSPI4_SOUT_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT75_LPSPI4_LPSPI4_SOUT_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT75_LPSPI4_LPSPI4_SOUT_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT153_LPSPI4_LPSPI4_SOUT_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT153_LPSPI4_LPSPI4_SOUT_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX262"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT15_LPSPI5_LPSPI5_PCS0_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT15_LPSPI5_LPSPI5_PCS0_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT100_LPSPI5_LPSPI5_PCS0_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT100_LPSPI5_LPSPI5_PCS0_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT113_LPSPI5_LPSPI5_PCS0_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT113_LPSPI5_LPSPI5_PCS0_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT215_LPSPI5_LPSPI5_PCS0_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT215_LPSPI5_LPSPI5_PCS0_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT220_LPSPI5_LPSPI5_PCS0_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT220_LPSPI5_LPSPI5_PCS0_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX263"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT14_LPSPI5_LPSPI5_PCS1_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT14_LPSPI5_LPSPI5_PCS1_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT136_LPSPI5_LPSPI5_PCS1_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT136_LPSPI5_LPSPI5_PCS1_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX264"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT125_LPSPI5_LPSPI5_PCS2_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT125_LPSPI5_LPSPI5_PCS2_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT205_LPSPI5_LPSPI5_PCS2_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT205_LPSPI5_LPSPI5_PCS2_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT216_LPSPI5_LPSPI5_PCS2_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT216_LPSPI5_LPSPI5_PCS2_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX265"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT126_LPSPI5_LPSPI5_PCS3_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT126_LPSPI5_LPSPI5_PCS3_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT200_LPSPI5_LPSPI5_PCS3_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT200_LPSPI5_LPSPI5_PCS3_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX266"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT3_LPSPI5_LPSPI5_SCK_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT3_LPSPI5_LPSPI5_SCK_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT110_LPSPI5_LPSPI5_SCK_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT110_LPSPI5_LPSPI5_SCK_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT122_LPSPI5_LPSPI5_SCK_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT122_LPSPI5_LPSPI5_SCK_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT127_LPSPI5_LPSPI5_SCK_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT127_LPSPI5_LPSPI5_SCK_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT223_LPSPI5_LPSPI5_SCK_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT223_LPSPI5_LPSPI5_SCK_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX267"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT2_LPSPI5_LPSPI5_SIN_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT2_LPSPI5_LPSPI5_SIN_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT109_LPSPI5_LPSPI5_SIN_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT109_LPSPI5_LPSPI5_SIN_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT124_LPSPI5_LPSPI5_SIN_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT124_LPSPI5_LPSPI5_SIN_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT221_LPSPI5_LPSPI5_SIN_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT221_LPSPI5_LPSPI5_SIN_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX268"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT98_LPSPI5_LPSPI5_SOUT_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT98_LPSPI5_LPSPI5_SOUT_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT123_LPSPI5_LPSPI5_SOUT_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT123_LPSPI5_LPSPI5_SOUT_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT137_LPSPI5_LPSPI5_SOUT_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT137_LPSPI5_LPSPI5_SOUT_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT217_LPSPI5_LPSPI5_SOUT_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT217_LPSPI5_LPSPI5_SOUT_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT222_LPSPI5_LPSPI5_SOUT_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT222_LPSPI5_LPSPI5_SOUT_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX269"!]
[!ENDVAR!]

[!VAR "INMUX270"!]
[!ENDVAR!]

[!VAR "INMUX271"!]
[!ENDVAR!]

[!VAR "INMUX272"!]
[!ENDVAR!]

[!VAR "INMUX273"!]
[!ENDVAR!]

[!VAR "INMUX274"!]
[!ENDVAR!]

[!VAR "INMUX275"!]
[!ENDVAR!]

[!VAR "INMUX276"!]
[!ENDVAR!]

[!VAR "INMUX277"!]
[!ENDVAR!]

[!VAR "INMUX278"!]
[!ENDVAR!]

[!VAR "INMUX279"!]
[!ENDVAR!]

[!VAR "INMUX280"!]
[!ENDVAR!]

[!VAR "INMUX281"!]
[!ENDVAR!]

[!VAR "INMUX282"!]
[!ENDVAR!]

[!VAR "INMUX283"!]
[!ENDVAR!]

[!VAR "INMUX284"!]
[!ENDVAR!]

[!VAR "INMUX285"!]
[!ENDVAR!]

[!VAR "INMUX286"!]
[!ENDVAR!]

[!VAR "INMUX287"!]
[!ENDVAR!]

[!VAR "INMUX288"!]
[!ENDVAR!]

[!VAR "INMUX289"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT55_GMAC0_GMAC0_MII_COL;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT57_GMAC0_GMAC0_MII_COL;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT78_GMAC0_GMAC0_MII_COL;2:[!//
[!ENDVAR!]

[!VAR "INMUX290"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT54_GMAC0_GMAC0_MII_CRS;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT79_GMAC0_GMAC0_MII_CRS;2:[!//
[!ENDVAR!]

[!VAR "INMUX291"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT36_GMAC0_GMAC0_MII_RMII_RGMII_MDIO_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT36_GMAC0_GMAC0_MII_RMII_RGMII_MDIO_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT112_GMAC0_GMAC0_MII_RMII_RGMII_MDIO_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT112_GMAC0_GMAC0_MII_RMII_RGMII_MDIO_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX292"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT50_GMAC0_GMAC0_MII_RMII_RX_DV_RGMII_RXCTL;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT54_GMAC0_GMAC0_MII_RMII_RX_DV_RGMII_RXCTL;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT79_GMAC0_GMAC0_MII_RMII_RX_DV_RGMII_RXCTL;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT80_GMAC0_GMAC0_MII_RMII_RX_DV_RGMII_RXCTL;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT81_GMAC0_GMAC0_MII_RMII_RX_DV_RGMII_RXCTL;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT110_GMAC0_GMAC0_MII_RMII_RX_DV_RGMII_RXCTL;3:[!//
[!ENDVAR!]

[!VAR "INMUX293"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT78_GMAC0_GMAC0_MII_RMII_RX_ER;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT80_GMAC0_GMAC0_MII_RMII_RX_ER;1:[!//
[!ENDVAR!]

[!VAR "INMUX294"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT55_GMAC0_GMAC0_MII_RMII_RGMII_RXD_0;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT64_GMAC0_GMAC0_MII_RMII_RXD_0;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT65_GMAC0_GMAC0_MII_RMII_RXD_0;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT78_GMAC0_GMAC0_MII_RMII_RGMII_RXD_0;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT79_GMAC0_GMAC0_MII_RMII_RGMII_RXD_0;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT105_GMAC0_GMAC0_MII_RMII_RXD_0;3:[!//
[!ENDVAR!]

[!VAR "INMUX295"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT55_GMAC0_GMAC0_MII_RMII_RGMII_RXD_1;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT56_GMAC0_GMAC0_MII_RMII_RGMII_RXD_1;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT64_GMAC0_GMAC0_MII_RMII_RXD_1;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT65_GMAC0_GMAC0_MII_RMII_RXD_1;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT79_GMAC0_GMAC0_MII_RMII_RGMII_RXD_1;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT104_GMAC0_GMAC0_MII_RMII_RXD_1;3:[!//
[!ENDVAR!]

[!VAR "INMUX296"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT35_GMAC0_GMAC0_MII_RMII_RGMII_TX_CLK_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT35_GMAC0_GMAC0_MII_RMII_RGMII_TX_CLK_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT64_GMAC0_GMAC0_MII_RMII_TX_CLK;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT83_GMAC0_GMAC0_MII_RMII_RGMII_TX_CLK_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT83_GMAC0_GMAC0_MII_RMII_RGMII_TX_CLK_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT102_GMAC0_GMAC0_MII_RMII_TX_CLK;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT107_GMAC0_GMAC0_MII_RMII_TX_CLK;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT108_GMAC0_GMAC0_MII_RMII_TX_CLK;3:[!//
[!ENDVAR!]

[!VAR "INMUX297"!]
[!ENDVAR!]

[!VAR "INMUX298"!]
[!ENDVAR!]

[!VAR "INMUX299"!]
[!ENDVAR!]

[!VAR "INMUX300"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT54_GMAC0_GMAC0_MII_RGMII_RX_CLK;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT58_GMAC0_GMAC0_MII_RX_CLK;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT65_GMAC0_GMAC0_MII_RX_CLK;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT80_GMAC0_GMAC0_MII_RGMII_RX_CLK;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT101_GMAC0_GMAC0_MII_RX_CLK;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT106_GMAC0_GMAC0_MII_RX_CLK;1:[!//
[!ENDVAR!]

[!VAR "INMUX301"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT55_GMAC0_GMAC0_MII_RGMII_RXD2;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT56_GMAC0_GMAC0_MII_RGMII_RXD2;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT78_GMAC0_GMAC0_MII_RGMII_RXD2;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT79_GMAC0_GMAC0_MII_RXD2;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT105_GMAC0_GMAC0_MII_RXD2;1:[!//
[!ENDVAR!]

[!VAR "INMUX302"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT56_GMAC0_GMAC0_MII_RGMII_RXD3;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT78_GMAC0_GMAC0_MII_RGMII_RXD3;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT79_GMAC0_GMAC0_MII_RGMII_RXD3;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT104_GMAC0_GMAC0_MII_RXD3;1:[!//
[!ENDVAR!]

[!VAR "INMUX303"!]
[!ENDVAR!]

[!VAR "INMUX304"!]
[!ENDVAR!]

[!VAR "INMUX305"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT107_QUADSPI_QUADSPI_IOFA0_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT107_QUADSPI_QUADSPI_IOFA0_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX306"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT103_QUADSPI_QUADSPI_IOFA1_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT103_QUADSPI_QUADSPI_IOFA1_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX307"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT108_QUADSPI_QUADSPI_IOFA2_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT108_QUADSPI_QUADSPI_IOFA2_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX308"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT66_QUADSPI_QUADSPI_IOFA3_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT66_QUADSPI_QUADSPI_IOFA3_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX309"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT106_QUADSPI_QUADSPI_SCKFA_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT106_QUADSPI_QUADSPI_SCKFA_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX310"!]
[!ENDVAR!]

[!VAR "INMUX311"!]
[!ENDVAR!]

[!VAR "INMUX312"!]
[!ENDVAR!]

[!VAR "INMUX313"!]
[!ENDVAR!]

[!VAR "INMUX314"!]
[!ENDVAR!]

[!VAR "INMUX315"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT76_SAI0_SAI0_BCLK_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT76_SAI0_SAI0_BCLK_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX316"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT34_SAI0_SAI0_D0_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT34_SAI0_SAI0_D0_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT59_SAI0_SAI0_D0_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT59_SAI0_SAI0_D0_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX317"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT36_SAI0_SAI0_D1_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT36_SAI0_SAI0_D1_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT61_SAI0_SAI0_D1_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT61_SAI0_SAI0_D1_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX318"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT82_SAI0_SAI0_D2_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT82_SAI0_SAI0_D2_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT102_SAI0_SAI0_D2_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT102_SAI0_SAI0_D2_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX319"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT83_SAI0_SAI0_D3_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT83_SAI0_SAI0_D3_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT101_SAI0_SAI0_D3_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT101_SAI0_SAI0_D3_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX320"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT31_SAI0_SAI0_MCLK;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT35_SAI0_SAI0_MCLK;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT110_SAI0_SAI0_MCLK;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT137_SAI0_SAI0_MCLK;2:[!//
[!ENDVAR!]

[!VAR "INMUX321"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT77_SAI0_SAI0_SYNC_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT77_SAI0_SAI0_SYNC_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX322"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT136_SAI1_SAI1_BCLK_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT136_SAI1_SAI1_BCLK_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX323"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT109_SAI1_SAI1_D0_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT109_SAI1_SAI1_D0_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT131_SAI1_SAI1_D0_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT131_SAI1_SAI1_D0_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX324"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT110_SAI1_SAI1_MCLK;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT140_SAI1_SAI1_MCLK;2:[!//
[!ENDVAR!]

[!VAR "INMUX325"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT111_SAI1_SAI1_SYNC_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT111_SAI1_SAI1_SYNC_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX326"!]
[!ENDVAR!]

[!VAR "INMUX327"!]
[!ENDVAR!]

[!VAR "INMUX328"!]
[!ENDVAR!]

[!VAR "INMUX329"!]
[!ENDVAR!]

[!VAR "INMUX330"!]
[!ENDVAR!]

[!VAR "INMUX331"!]
[!ENDVAR!]

[!VAR "INMUX332"!]
[!ENDVAR!]

[!VAR "INMUX333"!]
[!ENDVAR!]

[!VAR "INMUX334"!]
[!ENDVAR!]

[!VAR "INMUX335"!]
[!ENDVAR!]

[!VAR "INMUX336"!]
[!ENDVAR!]

[!VAR "INMUX337"!]
[!ENDVAR!]

[!VAR "INMUX338"!]
[!ENDVAR!]

[!VAR "INMUX339"!]
[!ENDVAR!]

[!VAR "INMUX340"!]
[!ENDVAR!]

[!VAR "INMUX341"!]
[!ENDVAR!]

[!VAR "INMUX342"!]
[!ENDVAR!]

[!VAR "INMUX343"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT33_HSE_HSE_TAMPER_EXTIN0;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT63_HSE_HSE_TAMPER_EXTIN0;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT120_HSE_HSE_TAMPER_EXTIN0;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT171_HSE_HSE_TAMPER_EXTIN0;4:[!//
[!ENDVAR!]

[!VAR "INMUX344"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT37_TRGMUX_TRGMUX_IN0;1:[!//
[!ENDVAR!]

[!VAR "INMUX345"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT36_TRGMUX_TRGMUX_IN1;1:[!//
[!ENDVAR!]

[!VAR "INMUX346"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT35_TRGMUX_TRGMUX_IN2;1:[!//
[!ENDVAR!]

[!VAR "INMUX347"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT34_TRGMUX_TRGMUX_IN3;1:[!//
[!ENDVAR!]

[!VAR "INMUX348"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT99_TRGMUX_TRGMUX_IN4;1:[!//
[!ENDVAR!]

[!VAR "INMUX349"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT98_TRGMUX_TRGMUX_IN5;1:[!//
[!ENDVAR!]

[!VAR "INMUX350"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT131_TRGMUX_TRGMUX_IN6;1:[!//
[!ENDVAR!]

[!VAR "INMUX351"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT101_TRGMUX_TRGMUX_IN7;1:[!//
[!ENDVAR!]

[!VAR "INMUX352"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT79_TRGMUX_TRGMUX_IN8;1:[!//
[!ENDVAR!]

[!VAR "INMUX353"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT78_TRGMUX_TRGMUX_IN9;1:[!//
[!ENDVAR!]

[!VAR "INMUX354"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT75_TRGMUX_TRGMUX_IN10;1:[!//
[!ENDVAR!]

[!VAR "INMUX355"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT74_TRGMUX_TRGMUX_IN11;1:[!//
[!ENDVAR!]

[!VAR "INMUX356"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT18_TRGMUX_TRGMUX_IN12;1:[!//
[!ENDVAR!]

[!VAR "INMUX357"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT19_TRGMUX_TRGMUX_IN13;1:[!//
[!ENDVAR!]

[!VAR "INMUX358"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT20_TRGMUX_TRGMUX_IN14;1:[!//
[!ENDVAR!]

[!VAR "INMUX359"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT21_TRGMUX_TRGMUX_IN15;1:[!//
[!ENDVAR!]

[!VAR "INMUX360"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT0_LPUART0_LPUART0_CTS;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT72_LPUART0_LPUART0_CTS;2:[!//
[!ENDVAR!]

[!VAR "INMUX361"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT6_LPUART1_LPUART1_CTS;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT130_LPUART1_LPUART1_CTS;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT143_LPUART1_LPUART1_CTS;3:[!//
[!ENDVAR!]

[!VAR "INMUX362"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT107_LPUART2_LPUART2_CTS;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT111_LPUART2_LPUART2_CTS;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT137_LPUART2_LPUART2_CTS;3:[!//
[!ENDVAR!]

[!VAR "INMUX363"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT3_LPUART0_LPUART0_TX_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT3_LPUART0_LPUART0_TX_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT27_LPUART0_LPUART0_TX_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT27_LPUART0_LPUART0_TX_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT33_LPUART0_LPUART0_TX_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT33_LPUART0_LPUART0_TX_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT67_LPUART0_LPUART0_TX_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT67_LPUART0_LPUART0_TX_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT92_LPUART0_LPUART0_TX_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT92_LPUART0_LPUART0_TX_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT224_LPUART0_LPUART0_TX_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT224_LPUART0_LPUART0_TX_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX364"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT18_LPUART1_LPUART1_TX_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT18_LPUART1_LPUART1_TX_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT54_LPUART1_LPUART1_TX_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT54_LPUART1_LPUART1_TX_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT71_LPUART1_LPUART1_TX_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT71_LPUART1_LPUART1_TX_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT73_LPUART1_LPUART1_TX_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT73_LPUART1_LPUART1_TX_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT110_LPUART1_LPUART1_TX_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT110_LPUART1_LPUART1_TX_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX365"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT9_LPUART2_LPUART2_TX_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT9_LPUART2_LPUART2_TX_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT29_LPUART2_LPUART2_TX_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT29_LPUART2_LPUART2_TX_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT79_LPUART2_LPUART2_TX_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT79_LPUART2_LPUART2_TX_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT103_LPUART2_LPUART2_TX_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT103_LPUART2_LPUART2_TX_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT140_LPUART2_LPUART2_TX_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT140_LPUART2_LPUART2_TX_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT201_LPUART2_LPUART2_TX_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT201_LPUART2_LPUART2_TX_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT232_LPUART2_LPUART2_TX_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT232_LPUART2_LPUART2_TX_INOUT;7:[!//
[!ENDVAR!]

[!VAR "INMUX366"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT7_LPUART3_LPUART3_TX_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT7_LPUART3_LPUART3_TX_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT98_LPUART3_LPUART3_TX_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT98_LPUART3_LPUART3_TX_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT144_LPUART3_LPUART3_TX_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT144_LPUART3_LPUART3_TX_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT226_LPUART3_LPUART3_TX_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT226_LPUART3_LPUART3_TX_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX367"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT17_LPUART4_LPUART4_TX_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT17_LPUART4_LPUART4_TX_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT48_LPUART4_LPUART4_TX_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT48_LPUART4_LPUART4_TX_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT139_LPUART4_LPUART4_TX_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT139_LPUART4_LPUART4_TX_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT228_LPUART4_LPUART4_TX_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT228_LPUART4_LPUART4_TX_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX368"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT59_LPUART5_LPUART5_TX_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT59_LPUART5_LPUART5_TX_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT97_LPUART5_LPUART5_TX_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT97_LPUART5_LPUART5_TX_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT142_LPUART5_LPUART5_TX_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT142_LPUART5_LPUART5_TX_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT160_LPUART5_LPUART5_TX_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT160_LPUART5_LPUART5_TX_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX369"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT16_LPUART6_LPUART6_TX_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT16_LPUART6_LPUART6_TX_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT61_LPUART6_LPUART6_TX_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT61_LPUART6_LPUART6_TX_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT105_LPUART6_LPUART6_TX_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT105_LPUART6_LPUART6_TX_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT162_LPUART6_LPUART6_TX_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT162_LPUART6_LPUART6_TX_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX370"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT47_LPUART7_LPUART7_TX_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT47_LPUART7_LPUART7_TX_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT83_LPUART7_LPUART7_TX_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT83_LPUART7_LPUART7_TX_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT129_LPUART7_LPUART7_TX_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT129_LPUART7_LPUART7_TX_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT178_LPUART7_LPUART7_TX_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT178_LPUART7_LPUART7_TX_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX371"!]
[!ENDVAR!]

[!VAR "INMUX372"!]
[!ENDVAR!]

[!VAR "INMUX373"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT43_LPUART0_LPUART0_DSR_B;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT74_LPUART0_LPUART0_DSR_B;1:[!//
[!ENDVAR!]

[!VAR "INMUX374"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT7_LPUART0_LPUART0_DCD_B;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT44_LPUART0_LPUART0_DCD_B;2:[!//
[!ENDVAR!]

[!VAR "INMUX375"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT6_LPUART0_LPUART0_RIN_B;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT45_LPUART0_LPUART0_RIN_B;2:[!//
[!ENDVAR!]

[!VAR "INMUX376"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT41_LPUART1_LPUART1_RIN_B;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT92_LPUART1_LPUART1_RIN_B;2:[!//
[!ENDVAR!]

[!VAR "INMUX377"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT40_LPUART1_LPUART1_DCD_B;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT93_LPUART1_LPUART1_DCD_B;2:[!//
[!ENDVAR!]

[!VAR "INMUX378"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT16_LPUART1_LPUART1_DSR_B;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT94_LPUART1_LPUART1_DSR_B;2:[!//
[!ENDVAR!]

[!VAR "INMUX379"!]
[!ENDVAR!]

[!VAR "INMUX380"!]
[!ENDVAR!]

[!VAR "INMUX381"!]
[!ENDVAR!]

[!VAR "INMUX382"!]
[!ENDVAR!]

[!VAR "INMUX383"!]
[!ENDVAR!]

[!VAR "INMUX384"!]
[!ENDVAR!]

[!VAR "INMUX385"!]
[!ENDVAR!]

[!VAR "INMUX386"!]
[!ENDVAR!]

[!VAR "INMUX387"!]
[!ENDVAR!]

[!VAR "INMUX388"!]
[!ENDVAR!]

[!VAR "INMUX389"!]
[!ENDVAR!]

[!VAR "INMUX390"!]
[!ENDVAR!]

[!VAR "INMUX391"!]
[!ENDVAR!]

[!VAR "INMUX392"!]
[!ENDVAR!]

[!VAR "INMUX393"!]
[!ENDVAR!]

[!VAR "INMUX394"!]
[!ENDVAR!]

[!VAR "INMUX395"!]
[!ENDVAR!]

[!VAR "INMUX396"!]
[!ENDVAR!]

[!VAR "INMUX397"!]
[!ENDVAR!]

[!VAR "INMUX398"!]
[!ENDVAR!]

[!VAR "INMUX399"!]
[!ENDVAR!]

[!VAR "INMUX400"!]
[!ENDVAR!]

[!VAR "INMUX401"!]
[!ENDVAR!]

[!VAR "INMUX402"!]
[!ENDVAR!]

[!VAR "INMUX403"!]
[!ENDVAR!]

[!VAR "INMUX404"!]
[!ENDVAR!]

[!VAR "INMUX405"!]
[!ENDVAR!]

[!VAR "INMUX406"!]
[!ENDVAR!]

[!VAR "INMUX407"!]
[!ENDVAR!]

[!VAR "INMUX408"!]
[!ENDVAR!]

[!VAR "INMUX409"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT45_LPUART8_LPUART8_TX_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT45_LPUART8_LPUART8_TX_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT112_LPUART8_LPUART8_TX_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT112_LPUART8_LPUART8_TX_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT180_LPUART8_LPUART8_TX_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT180_LPUART8_LPUART8_TX_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT230_LPUART8_LPUART8_TX_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT230_LPUART8_LPUART8_TX_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX410"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT35_LPUART9_LPUART9_TX_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT35_LPUART9_LPUART9_TX_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT42_LPUART9_LPUART9_TX_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT42_LPUART9_LPUART9_TX_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT183_LPUART9_LPUART9_TX_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT183_LPUART9_LPUART9_TX_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX411"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT77_LPUART10_LPUART10_TX_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT77_LPUART10_LPUART10_TX_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT134_LPUART10_LPUART10_TX_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT134_LPUART10_LPUART10_TX_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT172_LPUART10_LPUART10_TX_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT172_LPUART10_LPUART10_TX_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT232_LPUART10_LPUART10_TX_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT232_LPUART10_LPUART10_TX_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX412"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT13_LPUART11_LPUART11_TX_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT13_LPUART11_LPUART11_TX_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT74_LPUART11_LPUART11_TX_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT74_LPUART11_LPUART11_TX_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT187_LPUART11_LPUART11_TX_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT187_LPUART11_LPUART11_TX_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT234_LPUART11_LPUART11_TX_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT234_LPUART11_LPUART11_TX_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX413"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT88_LPUART12_LPUART12_TX_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT88_LPUART12_LPUART12_TX_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT132_LPUART12_LPUART12_TX_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT132_LPUART12_LPUART12_TX_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT176_LPUART12_LPUART12_TX_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT176_LPUART12_LPUART12_TX_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT216_LPUART12_LPUART12_TX_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT216_LPUART12_LPUART12_TX_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX414"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT50_LPUART13_LPUART13_TX_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT50_LPUART13_LPUART13_TX_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT90_LPUART13_LPUART13_TX_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT90_LPUART13_LPUART13_TX_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT91_LPUART13_LPUART13_TX_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT91_LPUART13_LPUART13_TX_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT192_LPUART13_LPUART13_TX_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT192_LPUART13_LPUART13_TX_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX415"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT52_LPUART14_LPUART14_TX_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT52_LPUART14_LPUART14_TX_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT122_LPUART14_LPUART14_TX_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT122_LPUART14_LPUART14_TX_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT194_LPUART14_LPUART14_TX_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT194_LPUART14_LPUART14_TX_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX416"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT57_LPUART15_LPUART15_TX_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT57_LPUART15_LPUART15_TX_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT124_LPUART15_LPUART15_TX_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT124_LPUART15_LPUART15_TX_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT196_LPUART15_LPUART15_TX_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT196_LPUART15_LPUART15_TX_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX417"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT87_CAN6_CAN6_RX;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT125_CAN6_CAN6_RX;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT213_CAN6_CAN6_RX;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT225_CAN6_CAN6_RX;4:[!//
[!ENDVAR!]

[!VAR "INMUX418"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT89_CAN7_CAN7_RX;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT127_CAN7_CAN7_RX;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT219_CAN7_CAN7_RX;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT227_CAN7_CAN7_RX;4:[!//
[!ENDVAR!]

[!VAR "INMUX419"!]
[!ENDVAR!]

[!VAR "INMUX420"!]
[!ENDVAR!]

[!VAR "INMUX421"!]
[!ENDVAR!]

[!VAR "INMUX422"!]
[!ENDVAR!]

[!VAR "INMUX423"!]
[!ENDVAR!]

[!VAR "INMUX424"!]
[!ENDVAR!]

[!VAR "INMUX425"!]
[!ENDVAR!]

[!VAR "INMUX426"!]
[!ENDVAR!]

[!VAR "INMUX427"!]
[!ENDVAR!]

[!VAR "INMUX428"!]
[!ENDVAR!]

[!VAR "INMUX429"!]
[!ENDVAR!]

[!VAR "INMUX430"!]
[!ENDVAR!]

[!VAR "INMUX431"!]
[!ENDVAR!]

[!VAR "INMUX432"!]
[!ENDVAR!]

[!VAR "INMUX433"!]
[!ENDVAR!]

[!VAR "INMUX434"!]
[!ENDVAR!]

[!VAR "INMUX435"!]
[!ENDVAR!]

[!VAR "INMUX436"!]
[!ENDVAR!]

[!VAR "INMUX437"!]
[!ENDVAR!]

[!VAR "INMUX438"!]
[!ENDVAR!]

[!VAR "INMUX439"!]
[!ENDVAR!]

[!VAR "INMUX440"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT9_PGI_PGOOD;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT48_PGI_PGOOD;2:[!//
[!ENDVAR!]

[!VAR "INMUX441"!]
[!ENDVAR!]

[!VAR "INMUX442"!]
[!ENDVAR!]

[!VAR "INMUX443"!]
[!ENDVAR!]

[!VAR "INMUX444"!]
[!ENDVAR!]

[!VAR "INMUX445"!]
[!ENDVAR!]

[!VAR "INMUX446"!]
[!ENDVAR!]

[!VAR "INMUX447"!]
[!ENDVAR!]

[!VAR "INMUX448"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT101_GMAC1_GMAC1_MII_RMII_RX_DV_RGMII_RXCTL;1:[!//
[!ENDVAR!]

[!VAR "INMUX449"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT102_GMAC1_GMAC1_MII_RMII_RGMII_RXD_0;1:[!//
[!ENDVAR!]

[!VAR "INMUX450"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT106_GMAC1_GMAC1_MII_RGMII_RX_CLK;1:[!//
[!ENDVAR!]

[!VAR "INMUX451"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT66_GMAC1_GMAC1_MII_RGMII_RXD3;1:[!//
[!ENDVAR!]

[!VAR "INMUX452"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT108_GMAC1_GMAC1_MII_RMII_RGMII_RXD_1;1:[!//
[!ENDVAR!]

[!VAR "INMUX453"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT103_GMAC1_GMAC1_MII_RGMII_RXD2;1:[!//
[!ENDVAR!]

[!VAR "INMUX454"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT29_GMAC1_GMAC1_MII_RMII_RGMII_MDIO_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT29_GMAC1_GMAC1_MII_RMII_RGMII_MDIO_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT51_GMAC1_GMAC1_MII_RMII_RGMII_MDIO_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT51_GMAC1_GMAC1_MII_RMII_RGMII_MDIO_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX455"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT142_GMAC1_GMAC1_PPS1_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT142_GMAC1_GMAC1_PPS1_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX456"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT131_GMAC1_GMAC1_PPS3_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT131_GMAC1_GMAC1_PPS3_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX457"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT31_GMAC1_GMAC1_PPS0_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT31_GMAC1_GMAC1_PPS0_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX458"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT52_GMAC1_GMAC1_PPS2_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT52_GMAC1_GMAC1_PPS2_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX459"!]
[!ENDVAR!]

[!VAR "INMUX460"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT59_GMAC1_GMAC1_MII_RMII_RX_ER;1:[!//
[!ENDVAR!]

[!VAR "INMUX461"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT31_GMAC1_GMAC1_MII_CRS;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT111_GMAC1_GMAC1_MII_CRS;1:[!//
[!ENDVAR!]

[!VAR "INMUX462"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT110_GMAC1_GMAC1_MII_COL;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT131_GMAC1_GMAC1_MII_COL;2:[!//
[!ENDVAR!]

[!VAR "INMUX463"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT65_GMAC1_GMAC1_MII_RMII_RGMII_TX_CLK_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT65_GMAC1_GMAC1_MII_RMII_RGMII_TX_CLK_INOUT;1:[!//
[!ENDVAR!]


[!VAR "SIUL2_0_PIN_MODE_AVAILABILITY_ON_SUBDERIV5"!]
    /*  Mode PORT_GPIO_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_GPIO |
        SIUL2_0_PORT1_GPIO |
        SIUL2_0_PORT2_GPIO |
        SIUL2_0_PORT3_GPIO |
        SIUL2_0_PORT4_GPIO |
        SIUL2_0_PORT5_GPIO |
        SIUL2_0_PORT6_GPIO |
        SIUL2_0_PORT7_GPIO |
        SIUL2_0_PORT8_GPIO |
        SIUL2_0_PORT9_GPIO |
        SIUL2_0_PORT10_GPIO |
        SIUL2_0_PORT11_GPIO |
        SIUL2_0_PORT12_GPIO |
        SIUL2_0_PORT13_GPIO |
        SIUL2_0_PORT14_GPIO |
        SIUL2_0_PORT15_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_GPIO |
        SIUL2_0_PORT17_GPIO |
        SIUL2_0_PORT18_GPIO |
        SIUL2_0_PORT19_GPIO |
        SIUL2_0_PORT20_GPIO |
        SIUL2_0_PORT21_GPIO |
        SIUL2_0_PORT22_GPIO |
        SIUL2_0_PORT23_GPIO |
        SIUL2_0_PORT24_GPIO |
        SIUL2_0_PORT25_GPIO |
        SIUL2_0_PORT26_GPIO |
        SIUL2_0_PORT27_GPIO |
        SIUL2_0_PORT28_GPIO |
        SIUL2_0_PORT29_GPIO |
        SIUL2_0_PORT30_GPIO |
        SIUL2_0_PORT31_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_GPIO |
        SIUL2_0_PORT33_GPIO |
        SIUL2_0_PORT34_GPIO |
        SIUL2_0_PORT35_GPIO |
        SIUL2_0_PORT36_GPIO |
        SIUL2_0_PORT37_GPIO |
        SIUL2_0_PORT40_GPIO |
        SIUL2_0_PORT41_GPIO |
        SIUL2_0_PORT42_GPIO |
        SIUL2_0_PORT43_GPIO |
        SIUL2_0_PORT44_GPIO |
        SIUL2_0_PORT45_GPIO |
        SIUL2_0_PORT46_GPIO |
        SIUL2_0_PORT47_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_GPIO |
        SIUL2_0_PORT49_GPIO |
        SIUL2_0_PORT50_GPIO |
        SIUL2_0_PORT51_GPIO |
        SIUL2_0_PORT52_GPIO |
        SIUL2_0_PORT53_GPIO |
        SIUL2_0_PORT54_GPIO |
        SIUL2_0_PORT55_GPIO |
        SIUL2_0_PORT56_GPIO |
        SIUL2_0_PORT57_GPIO |
        SIUL2_0_PORT58_GPIO |
        SIUL2_0_PORT59_GPIO |
        SIUL2_0_PORT60_GPIO |
        SIUL2_0_PORT61_GPIO |
        SIUL2_0_PORT62_GPIO |
        SIUL2_0_PORT63_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_GPIO |
        SIUL2_0_PORT65_GPIO |
        SIUL2_0_PORT66_GPIO |
        SIUL2_0_PORT67_GPIO |
        SIUL2_0_PORT68_GPIO |
        SIUL2_0_PORT69_GPIO |
        SIUL2_0_PORT70_GPIO |
        SIUL2_0_PORT71_GPIO |
        SIUL2_0_PORT72_GPIO |
        SIUL2_0_PORT73_GPIO |
        SIUL2_0_PORT74_GPIO |
        SIUL2_0_PORT75_GPIO |
        SIUL2_0_PORT76_GPIO |
        SIUL2_0_PORT77_GPIO |
        SIUL2_0_PORT78_GPIO |
        SIUL2_0_PORT79_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_GPIO |
        SIUL2_0_PORT81_GPIO |
        SIUL2_0_PORT82_GPIO |
        SIUL2_0_PORT83_GPIO |
        SIUL2_0_PORT84_GPIO |
        SIUL2_0_PORT85_GPIO |
        SIUL2_0_PORT86_GPIO |
        SIUL2_0_PORT87_GPIO |
        SIUL2_0_PORT88_GPIO |
        SIUL2_0_PORT89_GPIO |
        SIUL2_0_PORT90_GPIO |
        SIUL2_0_PORT91_GPIO |
        SIUL2_0_PORT92_GPIO |
        SIUL2_0_PORT93_GPIO |
        SIUL2_0_PORT94_GPIO |
        SIUL2_0_PORT95_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_GPIO |
        SIUL2_0_PORT97_GPIO |
        SIUL2_0_PORT98_GPIO |
        SIUL2_0_PORT99_GPIO |
        SIUL2_0_PORT100_GPIO |
        SIUL2_0_PORT101_GPIO |
        SIUL2_0_PORT102_GPIO |
        SIUL2_0_PORT103_GPIO |
        SIUL2_0_PORT104_GPIO |
        SIUL2_0_PORT105_GPIO |
        SIUL2_0_PORT106_GPIO |
        SIUL2_0_PORT107_GPIO |
        SIUL2_0_PORT108_GPIO |
        SIUL2_0_PORT109_GPIO |
        SIUL2_0_PORT110_GPIO |
        SIUL2_0_PORT111_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT112_GPIO |
        SIUL2_0_PORT113_GPIO |
        SIUL2_0_PORT114_GPIO |
        SIUL2_0_PORT115_GPIO |
        SIUL2_0_PORT116_GPIO |
        SIUL2_0_PORT117_GPIO |
        SIUL2_0_PORT118_GPIO |
        SIUL2_0_PORT119_GPIO |
        SIUL2_0_PORT120_GPIO |
        SIUL2_0_PORT121_GPIO |
        SIUL2_0_PORT122_GPIO |
        SIUL2_0_PORT123_GPIO |
        SIUL2_0_PORT124_GPIO |
        SIUL2_0_PORT125_GPIO |
        SIUL2_0_PORT126_GPIO |
        SIUL2_0_PORT127_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT128_GPIO |
        SIUL2_0_PORT129_GPIO |
        SIUL2_0_PORT130_GPIO |
        SIUL2_0_PORT131_GPIO |
        SIUL2_0_PORT132_GPIO |
        SIUL2_0_PORT133_GPIO |
        SIUL2_0_PORT134_GPIO |
        SIUL2_0_PORT135_GPIO |
        SIUL2_0_PORT136_GPIO |
        SIUL2_0_PORT137_GPIO |
        SIUL2_0_PORT138_GPIO |
        SIUL2_0_PORT139_GPIO |
        SIUL2_0_PORT140_GPIO |
        SIUL2_0_PORT142_GPIO |
        SIUL2_0_PORT143_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_GPIO |
        SIUL2_0_PORT145_GPIO |
        SIUL2_0_PORT146_GPIO |
        SIUL2_0_PORT147_GPIO |
        SIUL2_0_PORT148_GPIO |
        SIUL2_0_PORT149_GPIO |
        SIUL2_0_PORT150_GPIO |
        SIUL2_0_PORT151_GPIO |
        SIUL2_0_PORT152_GPIO |
        SIUL2_0_PORT153_GPIO |
        SIUL2_0_PORT154_GPIO |
        SIUL2_0_PORT155_GPIO |
        SIUL2_0_PORT156_GPIO |
        SIUL2_0_PORT157_GPIO |
        SIUL2_0_PORT158_GPIO |
        SIUL2_0_PORT159_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT160_GPIO |
        SIUL2_0_PORT161_GPIO |
        SIUL2_0_PORT162_GPIO |
        SIUL2_0_PORT163_GPIO |
        SIUL2_0_PORT164_GPIO |
        SIUL2_0_PORT165_GPIO |
        SIUL2_0_PORT166_GPIO |
        SIUL2_0_PORT167_GPIO |
        SIUL2_0_PORT168_GPIO |
        SIUL2_0_PORT169_GPIO |
        SIUL2_0_PORT170_GPIO |
        SIUL2_0_PORT171_GPIO |
        SIUL2_0_PORT172_GPIO |
        SIUL2_0_PORT173_GPIO |
        SIUL2_0_PORT174_GPIO |
        SIUL2_0_PORT175_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT176_GPIO |
        SIUL2_0_PORT177_GPIO |
        SIUL2_0_PORT178_GPIO |
        SIUL2_0_PORT179_GPIO |
        SIUL2_0_PORT180_GPIO |
        SIUL2_0_PORT181_GPIO |
        SIUL2_0_PORT182_GPIO |
        SIUL2_0_PORT183_GPIO |
        SIUL2_0_PORT184_GPIO |
        SIUL2_0_PORT185_GPIO |
        SIUL2_0_PORT186_GPIO |
        SIUL2_0_PORT187_GPIO |
        SIUL2_0_PORT188_GPIO |
        SIUL2_0_PORT189_GPIO |
        SIUL2_0_PORT190_GPIO |
        SIUL2_0_PORT191_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT192_GPIO |
        SIUL2_0_PORT193_GPIO |
        SIUL2_0_PORT194_GPIO |
        SIUL2_0_PORT195_GPIO |
        SIUL2_0_PORT196_GPIO |
        SIUL2_0_PORT197_GPIO |
        SIUL2_0_PORT198_GPIO |
        SIUL2_0_PORT199_GPIO |
        SIUL2_0_PORT200_GPIO |
        SIUL2_0_PORT201_GPIO |
        SIUL2_0_PORT202_GPIO |
        SIUL2_0_PORT203_GPIO |
        SIUL2_0_PORT204_GPIO |
        SIUL2_0_PORT205_GPIO |
        SIUL2_0_PORT206_GPIO |
        SIUL2_0_PORT207_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 208 - 223
        SIUL2_0_PORT208_GPIO |
        SIUL2_0_PORT209_GPIO |
        SIUL2_0_PORT210_GPIO |
        SIUL2_0_PORT211_GPIO |
        SIUL2_0_PORT212_GPIO |
        SIUL2_0_PORT213_GPIO |
        SIUL2_0_PORT214_GPIO |
        SIUL2_0_PORT215_GPIO |
        SIUL2_0_PORT216_GPIO |
        SIUL2_0_PORT217_GPIO |
        SIUL2_0_PORT218_GPIO |
        SIUL2_0_PORT219_GPIO |
        SIUL2_0_PORT220_GPIO |
        SIUL2_0_PORT221_GPIO |
        SIUL2_0_PORT222_GPIO |
        SIUL2_0_PORT223_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 224 - 239
        SIUL2_0_PORT224_GPIO |
        SIUL2_0_PORT225_GPIO |
        SIUL2_0_PORT226_GPIO |
        SIUL2_0_PORT227_GPIO |
        SIUL2_0_PORT228_GPIO |
        SIUL2_0_PORT229_GPIO |
        SIUL2_0_PORT230_GPIO |
        SIUL2_0_PORT231_GPIO |
        SIUL2_0_PORT232_GPIO |
        SIUL2_0_PORT233_GPIO |
        SIUL2_0_PORT234_GPIO |
        SIUL2_0_PORT235_GPIO |
        SIUL2_0_PORT236_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U)
                )
    }
    ,
    /*  Mode PORT_ALT1_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_LPSPI4_LPSPI4_PCS2_OUT |
        SIUL2_0_PORT1_LPSPI4_LPSPI4_PCS1_OUT |
        SIUL2_0_PORT2_FCCU_FCCU_ERR0 |
        SIUL2_0_PORT3_FCCU_FCCU_ERR1 |
        SIUL2_0_PORT7_LPUART3_LPUART3_TX_OUT |
        SIUL2_0_PORT11_CAN1_CAN1_TX |
        SIUL2_0_PORT12_LPSPI1_LPSPI1_PCS5_OUT |
        SIUL2_0_PORT13_LPSPI1_LPSPI1_PCS4_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_LPSPI4_LPSPI4_PCS3_OUT |
        SIUL2_0_PORT21_LPSPI2_LPSPI2_PCS2_OUT |
        SIUL2_0_PORT23_CAN1_CAN1_TX |
        SIUL2_0_PORT27_FXIO_FXIO_D5_OUT |
        SIUL2_0_PORT31_GMAC0_GMAC0_PPS0_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_LPI2C0_LPI2C0_SDAS_OUT |
        SIUL2_0_PORT33_LPI2C0_LPI2C0_SCLS_OUT |
        SIUL2_0_PORT34_ADC1_ADC1_MA_0 |
        SIUL2_0_PORT35_LPUART9_LPUART9_TX_OUT |
        SIUL2_0_PORT36_GMAC0_GMAC0_MII_RMII_TXD_1 |
        SIUL2_0_PORT37_GMAC0_GMAC0_MII_RMII_TXD_0 |
        SIUL2_0_PORT40_LPSPI4_LPSPI4_PCS0_OUT |
        SIUL2_0_PORT41_LPSPI4_LPSPI4_SOUT_OUT |
        SIUL2_0_PORT42_LPSPI4_LPSPI4_SCK_OUT |
        SIUL2_0_PORT43_LPSPI4_LPSPI4_SIN_OUT |
        SIUL2_0_PORT44_LPSPI3_LPSPI3_PCS3_OUT |
        SIUL2_0_PORT45_LPSPI3_LPSPI3_PCS2_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT50_LPUART13_LPUART13_TX_OUT |
        SIUL2_0_PORT51_GMAC0_GMAC0_PPS0_OUT |
        SIUL2_0_PORT52_LPUART14_LPUART14_TX_OUT |
        SIUL2_0_PORT54_CAN1_CAN1_TX |
        SIUL2_0_PORT55_ADC1_ADC1_MA_0 |
        SIUL2_0_PORT56_ADC1_ADC1_MA_1 |
        SIUL2_0_PORT57_LPUART15_LPUART15_TX_OUT |
        SIUL2_0_PORT59_LPUART5_LPUART5_TX_OUT |
        SIUL2_0_PORT60_ADC1_ADC1_MA_2 |
        SIUL2_0_PORT61_LPUART6_LPUART6_TX_OUT |
        SIUL2_0_PORT63_EMIOS_0_EMIOS_0_CH_19_Y_OUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_CAN3_CAN3_TX |
        SIUL2_0_PORT66_GMAC0_GMAC0_MII_RMII_TXD_1 |
        SIUL2_0_PORT70_LPI2C1_LPI2C1_SDA_OUT |
        SIUL2_0_PORT71_FXIO_FXIO_D10_OUT |
        SIUL2_0_PORT72_LPI2C0_LPI2C0_SCL_OUT |
        SIUL2_0_PORT73_LPI2C0_LPI2C0_SDA_OUT |
        SIUL2_0_PORT74_EMIOS_0_EMIOS_0_CH_6_G_OUT |
        SIUL2_0_PORT76_ADC1_ADC1_MA_2 |
        SIUL2_0_PORT77_LPUART10_LPUART10_TX_OUT |
        SIUL2_0_PORT79_CAN2_CAN2_TX */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_LPSPI3_LPSPI3_SIN_OUT |
        SIUL2_0_PORT81_LPSPI3_LPSPI3_SCK_OUT |
        SIUL2_0_PORT82_GMAC0_GMAC0_MII_RMII_RGMII_TXD_0 |
        SIUL2_0_PORT83_LPUART7_LPUART7_TX_OUT |
        SIUL2_0_PORT85_GMAC0_GMAC0_PPS1_OUT |
        SIUL2_0_PORT86_EMIOS_0_EMIOS_0_CH_8_X_OUT |
        SIUL2_0_PORT88_LPUART12_LPUART12_TX_OUT |
        SIUL2_0_PORT90_LPUART13_LPUART13_TX_OUT |
        SIUL2_0_PORT91_CAN5_CAN5_TX |
        SIUL2_0_PORT92_CAN3_CAN3_TX |
        SIUL2_0_PORT94_CAN4_CAN4_TX */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT97_LPUART5_LPUART5_TX_OUT |
        SIUL2_0_PORT98_LCU0_LCU0_OUT1 |
        SIUL2_0_PORT101_GMAC0_GMAC0_MII_TXD2 |
        SIUL2_0_PORT102_GMAC0_GMAC0_MII_TXD3 |
        SIUL2_0_PORT103_GMAC0_GMAC0_MII_RMII_TXD_0 |
        SIUL2_0_PORT104_LPSPI3_LPSPI3_SOUT_OUT |
        SIUL2_0_PORT106_GMAC0_GMAC0_MII_TXD3 |
        SIUL2_0_PORT107_GMAC0_GMAC0_MII_TXD2 |
        SIUL2_0_PORT109_LPSPI5_LPSPI5_SIN_OUT |
        SIUL2_0_PORT110_LPSPI5_LPSPI5_SCK_OUT |
        SIUL2_0_PORT111_FXIO_FXIO_D6_OUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT113_LPSPI5_LPSPI5_PCS0_OUT |
        SIUL2_0_PORT114_CAN2_CAN2_TX |
        SIUL2_0_PORT122_LPUART14_LPUART14_TX_OUT |
        SIUL2_0_PORT124_LPUART15_LPUART15_TX_OUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT131_CAN4_CAN4_TX |
        SIUL2_0_PORT132_LPSPI0_LPSPI0_PCS0_OUT |
        SIUL2_0_PORT136_LPSPI3_LPSPI3_PCS1_OUT |
        SIUL2_0_PORT137_LPSPI5_LPSPI5_SOUT_OUT |
        SIUL2_0_PORT139_LPUART4_LPUART4_TX_OUT |
        SIUL2_0_PORT142_EMIOS_0_EMIOS_0_CH_19_Y_OUT |
        SIUL2_0_PORT143_FCCU_FCCU_ERR0 */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_FCCU_FCCU_ERR1 |
        SIUL2_0_PORT156_CAN3_CAN3_TX |
        SIUL2_0_PORT158_CAN4_CAN4_TX */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT160_LPUART5_LPUART5_TX_OUT |
        SIUL2_0_PORT162_LPUART6_LPUART6_TX_OUT |
        SIUL2_0_PORT164_CAN5_CAN5_TX |
        SIUL2_0_PORT167_LPSPI2_LPSPI2_PCS0_OUT |
        SIUL2_0_PORT172_LPUART10_LPUART10_TX_OUT |
        SIUL2_0_PORT174_CAN1_CAN1_TX */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT176_LPUART12_LPUART12_TX_OUT |
        SIUL2_0_PORT178_LPUART7_LPUART7_TX_OUT |
        SIUL2_0_PORT180_LPUART8_LPUART8_TX_OUT |
        SIUL2_0_PORT183_LPUART9_LPUART9_TX_OUT |
        SIUL2_0_PORT185_CAN2_CAN2_TX |
        SIUL2_0_PORT187_LPUART11_LPUART11_TX_OUT |
        SIUL2_0_PORT189_CAN3_CAN3_TX |
        SIUL2_0_PORT191_ADC1_ADC1_MA_2 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT192_LPUART13_LPUART13_TX_OUT |
        SIUL2_0_PORT194_LPUART14_LPUART14_TX_OUT |
        SIUL2_0_PORT196_LPUART15_LPUART15_TX_OUT |
        SIUL2_0_PORT200_CAN4_CAN4_TX |
        SIUL2_0_PORT202_FXIO_FXIO_D2_OUT |
        SIUL2_0_PORT203_FXIO_FXIO_D3_OUT |
        SIUL2_0_PORT205_CAN5_CAN5_TX |
        SIUL2_0_PORT206_LPSPI2_LPSPI2_PCS0_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 208 - 223
        SIUL2_0_PORT216_LPUART12_LPUART12_TX_OUT |
        SIUL2_0_PORT220_LPSPI5_LPSPI5_PCS0_OUT |
        SIUL2_0_PORT221_LPSPI5_LPSPI5_SIN_OUT |
        SIUL2_0_PORT222_LPSPI5_LPSPI5_SOUT_OUT |
        SIUL2_0_PORT223_LPSPI5_LPSPI5_SCK_OUT */
        (uint16)( SHL_PAD_U32(8U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 224 - 239
        SIUL2_0_PORT224_CAN6_CAN6_TX |
        SIUL2_0_PORT226_CAN7_CAN7_TX |
        SIUL2_0_PORT228_LPUART4_LPUART4_TX_OUT |
        SIUL2_0_PORT230_LPUART8_LPUART8_TX_OUT |
        SIUL2_0_PORT232_LPUART10_LPUART10_TX_OUT |
        SIUL2_0_PORT234_LPUART11_LPUART11_TX_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U)
                )
    }
    ,
    /*  Mode PORT_ALT2_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_EMIOS_0_EMIOS_0_CH_17_Y_OUT |
        SIUL2_0_PORT1_EMIOS_0_EMIOS_0_CH_9_H_OUT |
        SIUL2_0_PORT2_EMIOS_1_EMIOS_1_CH_19_Y_OUT |
        SIUL2_0_PORT3_EMIOS_1_EMIOS_1_CH_20_Y_OUT |
        SIUL2_0_PORT7_LPSPI0_LPSPI0_PCS1_OUT |
        SIUL2_0_PORT8_EMIOS_1_EMIOS_1_CH_12_H_OUT |
        SIUL2_0_PORT9_LPUART2_LPUART2_TX_OUT |
        SIUL2_0_PORT10_EMIOS_0_EMIOS_0_CH_12_H_OUT |
        SIUL2_0_PORT11_EMIOS_0_EMIOS_0_CH_13_H_OUT |
        SIUL2_0_PORT12_EMIOS_0_EMIOS_0_CH_14_H_OUT |
        SIUL2_0_PORT13_EMIOS_0_EMIOS_0_CH_15_H_OUT |
        SIUL2_0_PORT14_EMIOS_1_EMIOS_1_CH_4_H_OUT |
        SIUL2_0_PORT15_EMIOS_0_EMIOS_0_CH_10_H_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_EMIOS_0_EMIOS_0_CH_11_H_OUT |
        SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_6_G_OUT |
        SIUL2_0_PORT18_EMIOS_1_EMIOS_1_CH_0_X_OUT |
        SIUL2_0_PORT19_EMIOS_1_EMIOS_1_CH_1_H_OUT |
        SIUL2_0_PORT20_EMIOS_1_EMIOS_1_CH_2_H_OUT |
        SIUL2_0_PORT21_EMIOS_1_EMIOS_1_CH_3_H_OUT |
        SIUL2_0_PORT22_EMIOS_1_EMIOS_1_CH_4_H_OUT |
        SIUL2_0_PORT23_EMIOS_1_EMIOS_1_CH_6_H_OUT |
        SIUL2_0_PORT26_EMIOS_1_EMIOS_1_CH_9_H_OUT |
        SIUL2_0_PORT27_EMIOS_1_EMIOS_1_CH_10_H_OUT |
        SIUL2_0_PORT28_EMIOS_1_EMIOS_1_CH_11_H_OUT |
        SIUL2_0_PORT29_EMIOS_1_EMIOS_1_CH_12_H_OUT |
        SIUL2_0_PORT30_EMIOS_1_EMIOS_1_CH_13_H_OUT |
        SIUL2_0_PORT31_EMIOS_1_EMIOS_1_CH_14_H_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_FXIO_FXIO_D14_OUT |
        SIUL2_0_PORT33_LPUART0_LPUART0_TX_OUT |
        SIUL2_0_PORT34_EMIOS_0_EMIOS_0_CH_8_X_OUT |
        SIUL2_0_PORT35_EMIOS_0_EMIOS_0_CH_9_H_OUT |
        SIUL2_0_PORT36_EMIOS_0_EMIOS_0_CH_4_G_OUT |
        SIUL2_0_PORT37_EMIOS_0_EMIOS_0_CH_5_G_OUT |
        SIUL2_0_PORT40_EMIOS_1_EMIOS_1_CH_15_H_OUT |
        SIUL2_0_PORT41_EMIOS_1_EMIOS_1_CH_16_X_OUT |
        SIUL2_0_PORT42_EMIOS_1_EMIOS_1_CH_17_Y_OUT |
        SIUL2_0_PORT43_EMIOS_1_EMIOS_1_CH_18_Y_OUT |
        SIUL2_0_PORT44_EMIOS_0_EMIOS_0_CH_0_X_OUT |
        SIUL2_0_PORT45_EMIOS_0_EMIOS_0_CH_1_G_OUT |
        SIUL2_0_PORT46_EMIOS_0_EMIOS_0_CH_2_G_OUT |
        SIUL2_0_PORT47_EMIOS_0_EMIOS_0_CH_3_G_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_EMIOS_0_EMIOS_0_CH_4_G_OUT |
        SIUL2_0_PORT49_EMIOS_0_EMIOS_0_CH_5_G_OUT |
        SIUL2_0_PORT50_EMIOS_1_EMIOS_1_CH_15_H_OUT |
        SIUL2_0_PORT51_EMIOS_1_EMIOS_1_CH_15_H_OUT |
        SIUL2_0_PORT52_EMIOS_1_EMIOS_1_CH_16_X_OUT |
        SIUL2_0_PORT53_EMIOS_1_EMIOS_1_CH_17_Y_OUT |
        SIUL2_0_PORT54_EMIOS_1_EMIOS_1_CH_18_Y_OUT |
        SIUL2_0_PORT55_EMIOS_1_EMIOS_1_CH_19_Y_OUT |
        SIUL2_0_PORT56_EMIOS_1_EMIOS_1_CH_20_Y_OUT |
        SIUL2_0_PORT57_EMIOS_1_EMIOS_1_CH_21_Y_OUT |
        SIUL2_0_PORT58_EMIOS_1_EMIOS_1_CH_22_X_OUT |
        SIUL2_0_PORT59_EMIOS_1_EMIOS_1_CH_23_X_OUT |
        SIUL2_0_PORT60_GMAC0_GMAC0_MII_RGMII_TXD2 |
        SIUL2_0_PORT61_GMAC0_GMAC0_MII_RMII_RGMII_TXD_0 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_0_X_OUT |
        SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_1_G_OUT |
        SIUL2_0_PORT66_EMIOS_0_EMIOS_0_CH_2_G_OUT |
        SIUL2_0_PORT67_EMIOS_0_EMIOS_0_CH_3_G_OUT |
        SIUL2_0_PORT68_EMIOS_0_EMIOS_0_CH_8_X_OUT |
        SIUL2_0_PORT69_EMIOS_0_EMIOS_0_CH_16_X_OUT |
        SIUL2_0_PORT70_FXIO_FXIO_D11_OUT |
        SIUL2_0_PORT71_LPUART1_LPUART1_TX_OUT |
        SIUL2_0_PORT73_LPUART1_LPUART1_TX_OUT |
        SIUL2_0_PORT74_LPUART11_LPUART11_TX_OUT |
        SIUL2_0_PORT75_LPUART0_LPUART0_DTR_B |
        SIUL2_0_PORT76_EMIOS_1_EMIOS_1_CH_2_H_OUT |
        SIUL2_0_PORT77_EMIOS_1_EMIOS_1_CH_3_H_OUT |
        SIUL2_0_PORT78_EMIOS_0_EMIOS_0_CH_10_H_OUT |
        SIUL2_0_PORT79_EMIOS_0_EMIOS_0_CH_11_H_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_EMIOS_1_EMIOS_1_CH_9_H_OUT |
        SIUL2_0_PORT82_FXIO_FXIO_D6_OUT |
        SIUL2_0_PORT88_EMIOS_1_EMIOS_1_CH_0_X_OUT |
        SIUL2_0_PORT89_EMIOS_1_EMIOS_1_CH_1_H_OUT |
        SIUL2_0_PORT90_EMIOS_1_EMIOS_1_CH_3_H_OUT |
        SIUL2_0_PORT91_EMIOS_1_EMIOS_1_CH_4_H_OUT |
        SIUL2_0_PORT92_EMIOS_1_EMIOS_1_CH_7_H_OUT |
        SIUL2_0_PORT93_EMIOS_1_EMIOS_1_CH_10_H_OUT |
        SIUL2_0_PORT94_EMIOS_1_EMIOS_1_CH_12_H_OUT |
        SIUL2_0_PORT95_EMIOS_1_EMIOS_1_CH_14_H_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_2_G_OUT |
        SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_3_G_OUT |
        SIUL2_0_PORT98_EMIOS_1_EMIOS_1_CH_21_Y_OUT |
        SIUL2_0_PORT99_EMIOS_1_EMIOS_1_CH_22_X_OUT |
        SIUL2_0_PORT100_EMIOS_1_EMIOS_1_CH_23_X_OUT |
        SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_19_Y_OUT |
        SIUL2_0_PORT102_FXIO_FXIO_D3_OUT |
        SIUL2_0_PORT103_LPUART2_LPUART2_TX_OUT |
        SIUL2_0_PORT104_LPI2C1_LPI2C1_SDA_OUT |
        SIUL2_0_PORT105_LPI2C1_LPI2C1_SCL_OUT |
        SIUL2_0_PORT106_EMIOS_0_EMIOS_0_CH_16_X_OUT |
        SIUL2_0_PORT107_EMIOS_0_EMIOS_0_CH_17_Y_OUT |
        SIUL2_0_PORT108_EMIOS_0_EMIOS_0_CH_18_Y_OUT |
        SIUL2_0_PORT109_EMIOS_0_EMIOS_0_CH_20_Y_OUT |
        SIUL2_0_PORT110_EMIOS_0_EMIOS_0_CH_21_Y_OUT |
        SIUL2_0_PORT111_EMIOS_0_EMIOS_0_CH_0_X_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT112_EMIOS_0_EMIOS_0_CH_1_G_OUT |
        SIUL2_0_PORT113_EMIOS_0_EMIOS_0_CH_18_Y_OUT |
        SIUL2_0_PORT114_EMIOS_1_EMIOS_1_CH_15_H_OUT |
        SIUL2_0_PORT115_EMIOS_1_EMIOS_1_CH_16_X_OUT |
        SIUL2_0_PORT116_EMIOS_1_EMIOS_1_CH_17_Y_OUT |
        SIUL2_0_PORT117_EMIOS_1_EMIOS_1_CH_18_Y_OUT |
        SIUL2_0_PORT118_EMIOS_1_EMIOS_1_CH_19_Y_OUT |
        SIUL2_0_PORT119_EMIOS_1_EMIOS_1_CH_20_Y_OUT |
        SIUL2_0_PORT120_EMIOS_1_EMIOS_1_CH_21_Y_OUT |
        SIUL2_0_PORT121_EMIOS_1_EMIOS_1_CH_22_X_OUT |
        SIUL2_0_PORT122_EMIOS_1_EMIOS_1_CH_23_X_OUT |
        SIUL2_0_PORT127_LPSPI5_LPSPI5_SCK_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT128_LPSPI0_LPSPI0_SIN_OUT |
        SIUL2_0_PORT129_LPSPI0_LPSPI0_SCK_OUT |
        SIUL2_0_PORT130_LPSPI0_LPSPI0_SOUT_OUT |
        SIUL2_0_PORT131_SAI1_SAI1_D0_OUT |
        SIUL2_0_PORT132_LPSPI1_LPSPI1_PCS1_OUT |
        SIUL2_0_PORT134_LPSPI0_LPSPI0_PCS2_OUT |
        SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_7_G_OUT |
        SIUL2_0_PORT136_EMIOS_0_EMIOS_0_CH_6_G_OUT |
        SIUL2_0_PORT137_EMIOS_0_EMIOS_0_CH_7_G_OUT |
        SIUL2_0_PORT138_LPSPI3_LPSPI3_SIN_OUT |
        SIUL2_0_PORT139_LPSPI2_LPSPI2_PCS0_OUT |
        SIUL2_0_PORT140_CAN5_CAN5_TX */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_LPUART3_LPUART3_TX_OUT |
        SIUL2_0_PORT147_EMIOS_0_EMIOS_0_CH_22_X_OUT |
        SIUL2_0_PORT148_EMIOS_1_EMIOS_1_CH_0_X_OUT |
        SIUL2_0_PORT149_EMIOS_1_EMIOS_1_CH_1_H_OUT |
        SIUL2_0_PORT150_EMIOS_1_EMIOS_1_CH_2_H_OUT |
        SIUL2_0_PORT151_EMIOS_1_EMIOS_1_CH_3_H_OUT |
        SIUL2_0_PORT152_EMIOS_1_EMIOS_1_CH_4_H_OUT |
        SIUL2_0_PORT153_EMIOS_1_EMIOS_1_CH_5_H_OUT |
        SIUL2_0_PORT154_EMIOS_1_EMIOS_1_CH_6_H_OUT |
        SIUL2_0_PORT155_EMIOS_1_EMIOS_1_CH_7_H_OUT |
        SIUL2_0_PORT158_CMP1_CMP1_OUT |
        SIUL2_0_PORT159_CMP1_CMP1_RRT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT160_EMIOS_2_EMIOS_2_CH_0_X_OUT |
        SIUL2_0_PORT161_EMIOS_2_EMIOS_2_CH_1_H_OUT |
        SIUL2_0_PORT162_EMIOS_2_EMIOS_2_CH_2_H_OUT |
        SIUL2_0_PORT163_EMIOS_2_EMIOS_2_CH_3_H_OUT |
        SIUL2_0_PORT164_EMIOS_2_EMIOS_2_CH_4_H_OUT |
        SIUL2_0_PORT165_EMIOS_2_EMIOS_2_CH_5_H_OUT |
        SIUL2_0_PORT166_EMIOS_2_EMIOS_2_CH_6_H_OUT |
        SIUL2_0_PORT167_EMIOS_2_EMIOS_2_CH_7_H_OUT |
        SIUL2_0_PORT168_EMIOS_2_EMIOS_2_CH_8_X_OUT |
        SIUL2_0_PORT169_EMIOS_2_EMIOS_2_CH_9_H_OUT |
        SIUL2_0_PORT170_EMIOS_2_EMIOS_2_CH_10_H_OUT |
        SIUL2_0_PORT171_EMIOS_2_EMIOS_2_CH_11_H_OUT |
        SIUL2_0_PORT172_EMIOS_2_EMIOS_2_CH_12_H_OUT |
        SIUL2_0_PORT173_EMIOS_2_EMIOS_2_CH_13_H_OUT |
        SIUL2_0_PORT174_EMIOS_2_EMIOS_2_CH_14_H_OUT |
        SIUL2_0_PORT175_EMIOS_2_EMIOS_2_CH_15_H_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT176_EMIOS_2_EMIOS_2_CH_16_X_OUT |
        SIUL2_0_PORT177_EMIOS_2_EMIOS_2_CH_17_Y_OUT |
        SIUL2_0_PORT178_EMIOS_2_EMIOS_2_CH_18_Y_OUT |
        SIUL2_0_PORT179_EMIOS_2_EMIOS_2_CH_19_Y_OUT |
        SIUL2_0_PORT180_EMIOS_2_EMIOS_2_CH_20_Y_OUT |
        SIUL2_0_PORT181_EMIOS_2_EMIOS_2_CH_21_Y_OUT |
        SIUL2_0_PORT182_EMIOS_2_EMIOS_2_CH_22_X_OUT |
        SIUL2_0_PORT183_EMIOS_2_EMIOS_2_CH_23_X_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT198_FXIO_FXIO_D10_OUT |
        SIUL2_0_PORT199_FXIO_FXIO_D11_OUT |
        SIUL2_0_PORT200_FXIO_FXIO_D12_OUT |
        SIUL2_0_PORT201_EMIOS_1_EMIOS_1_CH_5_H_OUT |
        SIUL2_0_PORT205_FXIO_FXIO_D13_OUT |
        SIUL2_0_PORT206_LPSPI2_LPSPI2_PCS2_OUT |
        SIUL2_0_PORT207_FXIO_FXIO_D14_OUT */
        (uint16)( SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 208 - 223
        SIUL2_0_PORT208_EMIOS_2_EMIOS_2_CH_16_X_OUT |
        SIUL2_0_PORT209_EMIOS_2_EMIOS_2_CH_17_Y_OUT |
        SIUL2_0_PORT210_EMIOS_2_EMIOS_2_CH_18_Y_OUT |
        SIUL2_0_PORT211_EMIOS_2_EMIOS_2_CH_19_Y_OUT |
        SIUL2_0_PORT212_EMIOS_2_EMIOS_2_CH_20_Y_OUT |
        SIUL2_0_PORT213_EMIOS_2_EMIOS_2_CH_21_Y_OUT |
        SIUL2_0_PORT214_EMIOS_2_EMIOS_2_CH_22_X_OUT |
        SIUL2_0_PORT215_EMIOS_2_EMIOS_2_CH_23_X_OUT |
        SIUL2_0_PORT216_LPSPI5_LPSPI5_PCS2_OUT |
        SIUL2_0_PORT217_LPSPI5_LPSPI5_SOUT_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U)
                ),
        /* Pads 224 - 239
        SIUL2_0_PORT224_LPUART0_LPUART0_TX_OUT |
        SIUL2_0_PORT226_LPUART3_LPUART3_TX_OUT |
        SIUL2_0_PORT232_LPUART2_LPUART2_TX_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(8U)
                )
    }
    ,
    /*  Mode PORT_ALT3_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_LCU0_LCU0_OUT4 |
        SIUL2_0_PORT1_LPUART0_LPUART0_RTS |
        SIUL2_0_PORT3_LPSPI1_LPSPI1_SCK_OUT |
        SIUL2_0_PORT4_FXIO_FXIO_D6_OUT |
        SIUL2_0_PORT6_LPSPI1_LPSPI1_PCS1_OUT |
        SIUL2_0_PORT7_EMIOS_1_EMIOS_1_CH_11_H_OUT |
        SIUL2_0_PORT8_LPSPI2_LPSPI2_SOUT_OUT |
        SIUL2_0_PORT9_LPSPI2_LPSPI2_PCS0_OUT |
        SIUL2_0_PORT11_EMIOS_1_EMIOS_1_CH_1_H_OUT |
        SIUL2_0_PORT12_SYSTEM_CLKOUT_STANDBY |
        SIUL2_0_PORT14_LPSPI1_LPSPI1_PCS3_OUT |
        SIUL2_0_PORT15_LPSPI0_LPSPI0_PCS3_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_LPSPI1_LPSPI1_PCS2_OUT |
        SIUL2_0_PORT18_LPUART1_LPUART1_TX_OUT |
        SIUL2_0_PORT21_FXIO_FXIO_D0_OUT |
        SIUL2_0_PORT22_FXIO_FXIO_D1_OUT |
        SIUL2_0_PORT23_FXIO_FXIO_D2_OUT |
        SIUL2_0_PORT26_LPSPI1_LPSPI1_PCS0_OUT |
        SIUL2_0_PORT27_GMAC0_GMAC0_PPS1_OUT |
        SIUL2_0_PORT28_LPSPI1_LPSPI1_SCK_OUT |
        SIUL2_0_PORT29_GMAC0_GMAC0_PPS2_OUT |
        SIUL2_0_PORT30_LPSPI1_LPSPI1_SOUT_OUT |
        SIUL2_0_PORT31_FXIO_FXIO_D0_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_LPSPI0_LPSPI0_PCS0_OUT |
        SIUL2_0_PORT33_LPSPI0_LPSPI0_SOUT_OUT |
        SIUL2_0_PORT34_LPSPI2_LPSPI2_SIN_OUT |
        SIUL2_0_PORT35_LPSPI2_LPSPI2_SOUT_OUT |
        SIUL2_0_PORT36_LPSPI0_LPSPI0_SOUT_OUT |
        SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS1_OUT |
        SIUL2_0_PORT42_LPUART0_LPUART0_DTR_B |
        SIUL2_0_PORT45_FXIO_FXIO_D8_OUT |
        SIUL2_0_PORT46_LPSPI1_LPSPI1_SCK_OUT |
        SIUL2_0_PORT47_LPSPI1_LPSPI1_SIN_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_LPSPI1_LPSPI1_SOUT_OUT |
        SIUL2_0_PORT49_LPSPI1_LPSPI1_PCS3_OUT |
        SIUL2_0_PORT50_FXIO_FXIO_D1_OUT |
        SIUL2_0_PORT51_FXIO_FXIO_D2_OUT |
        SIUL2_0_PORT52_FXIO_FXIO_D3_OUT |
        SIUL2_0_PORT53_FXIO_FXIO_D4_OUT |
        SIUL2_0_PORT54_LPSPI3_LPSPI3_PCS1_OUT |
        SIUL2_0_PORT55_FXIO_FXIO_D4_OUT |
        SIUL2_0_PORT56_FXIO_FXIO_D5_OUT |
        SIUL2_0_PORT57_FXIO_FXIO_D6_OUT |
        SIUL2_0_PORT58_FXIO_FXIO_D7_OUT |
        SIUL2_0_PORT59_FXIO_FXIO_D8_OUT |
        SIUL2_0_PORT60_FXIO_FXIO_D9_OUT |
        SIUL2_0_PORT61_FXIO_FXIO_D10_OUT |
        SIUL2_0_PORT62_FXIO_FXIO_D11_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT66_LPSPI3_LPSPI3_PCS2_OUT |
        SIUL2_0_PORT67_CAN0_CAN0_TX |
        SIUL2_0_PORT70_LPSPI1_LPSPI1_PCS1_OUT |
        SIUL2_0_PORT71_LPI2C1_LPI2C1_SCL_OUT |
        SIUL2_0_PORT72_CAN1_CAN1_TX |
        SIUL2_0_PORT73_LPUART0_LPUART0_RTS |
        SIUL2_0_PORT74_CAN5_CAN5_TX |
        SIUL2_0_PORT75_EMIOS_1_EMIOS_1_CH_1_H_OUT |
        SIUL2_0_PORT76_EMIOS_0_EMIOS_0_CH_22_X_OUT |
        SIUL2_0_PORT77_EMIOS_0_EMIOS_0_CH_23_X_OUT |
        SIUL2_0_PORT78_LPSPI2_LPSPI2_PCS0_OUT |
        SIUL2_0_PORT79_LPSPI2_LPSPI2_SCK_OUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_EMIOS_2_EMIOS_2_CH_9_H_OUT |
        SIUL2_0_PORT81_CAN2_CAN2_TX |
        SIUL2_0_PORT82_FXIO_FXIO_D12_OUT |
        SIUL2_0_PORT83_FXIO_FXIO_D13_OUT |
        SIUL2_0_PORT84_FXIO_FXIO_D14_OUT |
        SIUL2_0_PORT85_FXIO_FXIO_D15_OUT |
        SIUL2_0_PORT87_FXIO_FXIO_D16_OUT |
        SIUL2_0_PORT88_FXIO_FXIO_D17_OUT |
        SIUL2_0_PORT89_FXIO_FXIO_D18_OUT |
        SIUL2_0_PORT90_FXIO_FXIO_D19_OUT |
        SIUL2_0_PORT91_FXIO_FXIO_D20_OUT |
        SIUL2_0_PORT92_FXIO_FXIO_D21_OUT |
        SIUL2_0_PORT93_FXIO_FXIO_D22_OUT |
        SIUL2_0_PORT94_FXIO_FXIO_D0_OUT |
        SIUL2_0_PORT95_FXIO_FXIO_D1_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_LPSPI3_LPSPI3_SOUT_OUT |
        SIUL2_0_PORT97_LPSPI3_LPSPI3_SCK_OUT |
        SIUL2_0_PORT98_LPSPI1_LPSPI1_SOUT_OUT |
        SIUL2_0_PORT99_LPSPI1_LPSPI1_PCS0_OUT |
        SIUL2_0_PORT100_LPSPI1_LPSPI1_PCS1_OUT |
        SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_2_G_OUT |
        SIUL2_0_PORT102_EMIOS_1_EMIOS_1_CH_12_H_OUT |
        SIUL2_0_PORT103_LPSPI3_LPSPI3_PCS3_OUT |
        SIUL2_0_PORT105_FXIO_FXIO_D0_OUT |
        SIUL2_0_PORT106_EMIOS_1_EMIOS_1_CH_10_H_OUT |
        SIUL2_0_PORT107_GMAC0_GMAC0_MII_RMII_TX_EN |
        SIUL2_0_PORT108_LPUART2_LPUART2_RTS |
        SIUL2_0_PORT109_FXIO_FXIO_D7_OUT |
        SIUL2_0_PORT110_LPUART1_LPUART1_TX_OUT |
        SIUL2_0_PORT111_EMIOS_1_EMIOS_1_CH_14_H_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT112_GMAC0_GMAC0_MII_RMII_RGMII_MDIO_OUT |
        SIUL2_0_PORT113_GMAC0_GMAC0_MII_RMII_RGMII_MDC |
        SIUL2_0_PORT114_FXIO_FXIO_D2_OUT |
        SIUL2_0_PORT115_FXIO_FXIO_D3_OUT |
        SIUL2_0_PORT116_FXIO_FXIO_D25_OUT |
        SIUL2_0_PORT117_FXIO_FXIO_D26_OUT |
        SIUL2_0_PORT118_FXIO_FXIO_D27_OUT |
        SIUL2_0_PORT119_FXIO_FXIO_D28_OUT |
        SIUL2_0_PORT120_FXIO_FXIO_D29_OUT |
        SIUL2_0_PORT122_FXIO_FXIO_D7_OUT |
        SIUL2_0_PORT127_FXIO_FXIO_D6_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT128_FXIO_FXIO_D3_OUT |
        SIUL2_0_PORT129_FXIO_FXIO_D2_OUT |
        SIUL2_0_PORT130_EMIOS_0_EMIOS_0_CH_3_G_OUT |
        SIUL2_0_PORT131_EMIOS_0_EMIOS_0_CH_19_Y_OUT |
        SIUL2_0_PORT132_EMIOS_1_EMIOS_1_CH_4_H_OUT |
        SIUL2_0_PORT133_EMIOS_1_EMIOS_1_CH_5_H_OUT |
        SIUL2_0_PORT134_LPUART1_LPUART1_RTS |
        SIUL2_0_PORT136_LPSPI5_LPSPI5_PCS1_OUT |
        SIUL2_0_PORT137_EMIOS_1_EMIOS_1_CH_13_H_OUT |
        SIUL2_0_PORT138_LPSPI2_LPSPI2_PCS1_OUT |
        SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_1_G_OUT |
        SIUL2_0_PORT140_LPUART2_LPUART2_TX_OUT |
        SIUL2_0_PORT143_LPSPI2_LPSPI2_SCK_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_LPSPI2_LPSPI2_SIN_OUT |
        SIUL2_0_PORT145_FXIO_FXIO_D5_OUT |
        SIUL2_0_PORT146_FXIO_FXIO_D4_OUT |
        SIUL2_0_PORT152_CAN2_CAN2_TX */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(8U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT160_LPSPI2_LPSPI2_SCK_OUT |
        SIUL2_0_PORT161_LPSPI2_LPSPI2_SIN_OUT |
        SIUL2_0_PORT162_LPSPI2_LPSPI2_SOUT_OUT |
        SIUL2_0_PORT163_LPSPI2_LPSPI2_PCS0_OUT |
        SIUL2_0_PORT164_LPSPI2_LPSPI2_SOUT_OUT |
        SIUL2_0_PORT167_LPI2C1_LPI2C1_SCL_OUT |
        SIUL2_0_PORT168_LPI2C1_LPI2C1_SDA_OUT |
        SIUL2_0_PORT169_ADC0_ADC0_MA_0 |
        SIUL2_0_PORT170_ADC0_ADC0_MA_1 |
        SIUL2_0_PORT171_ADC0_ADC0_MA_2 |
        SIUL2_0_PORT172_ADC0_ADC0_MA_0 |
        SIUL2_0_PORT173_ADC0_ADC0_MA_1 |
        SIUL2_0_PORT174_CMP0_CMP0_OUT |
        SIUL2_0_PORT175_CMP0_CMP0_RRT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT176_EMIOS_1_EMIOS_1_CH_0_X_OUT |
        SIUL2_0_PORT177_EMIOS_1_EMIOS_1_CH_1_H_OUT |
        SIUL2_0_PORT178_EMIOS_1_EMIOS_1_CH_2_H_OUT |
        SIUL2_0_PORT179_EMIOS_1_EMIOS_1_CH_3_H_OUT |
        SIUL2_0_PORT180_EMIOS_1_EMIOS_1_CH_4_H_OUT |
        SIUL2_0_PORT181_EMIOS_1_EMIOS_1_CH_5_H_OUT |
        SIUL2_0_PORT182_EMIOS_1_EMIOS_1_CH_6_H_OUT |
        SIUL2_0_PORT183_EMIOS_1_EMIOS_1_CH_7_H_OUT |
        SIUL2_0_PORT184_EMIOS_1_EMIOS_1_CH_8_X_OUT |
        SIUL2_0_PORT185_EMIOS_1_EMIOS_1_CH_9_H_OUT |
        SIUL2_0_PORT186_EMIOS_1_EMIOS_1_CH_10_H_OUT |
        SIUL2_0_PORT187_EMIOS_1_EMIOS_1_CH_11_H_OUT |
        SIUL2_0_PORT188_EMIOS_1_EMIOS_1_CH_12_H_OUT |
        SIUL2_0_PORT189_EMIOS_1_EMIOS_1_CH_13_H_OUT |
        SIUL2_0_PORT190_EMIOS_1_EMIOS_1_CH_14_H_OUT |
        SIUL2_0_PORT191_EMIOS_1_EMIOS_1_CH_15_H_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT192_EMIOS_1_EMIOS_1_CH_16_X_OUT |
        SIUL2_0_PORT193_EMIOS_1_EMIOS_1_CH_17_Y_OUT |
        SIUL2_0_PORT194_EMIOS_1_EMIOS_1_CH_18_Y_OUT |
        SIUL2_0_PORT195_EMIOS_1_EMIOS_1_CH_19_Y_OUT |
        SIUL2_0_PORT196_EMIOS_1_EMIOS_1_CH_20_Y_OUT |
        SIUL2_0_PORT197_EMIOS_1_EMIOS_1_CH_21_Y_OUT |
        SIUL2_0_PORT198_EMIOS_1_EMIOS_1_CH_22_X_OUT |
        SIUL2_0_PORT199_EMIOS_1_EMIOS_1_CH_23_X_OUT |
        SIUL2_0_PORT200_LPSPI5_LPSPI5_PCS3_OUT |
        SIUL2_0_PORT201_FXIO_FXIO_D5_OUT |
        SIUL2_0_PORT205_LPSPI5_LPSPI5_PCS2_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 208 - 223
        SIUL2_0_PORT208_FXIO_FXIO_D15_OUT |
        SIUL2_0_PORT209_FXIO_FXIO_D16_OUT |
        SIUL2_0_PORT210_FXIO_FXIO_D17_OUT |
        SIUL2_0_PORT211_FXIO_FXIO_D18_OUT |
        SIUL2_0_PORT212_FXIO_FXIO_D19_OUT |
        SIUL2_0_PORT213_FXIO_FXIO_D20_OUT |
        SIUL2_0_PORT214_FXIO_FXIO_D21_OUT |
        SIUL2_0_PORT215_FXIO_FXIO_D22_OUT |
        SIUL2_0_PORT216_FXIO_FXIO_D23_OUT |
        SIUL2_0_PORT217_FXIO_FXIO_D24_OUT |
        SIUL2_0_PORT218_FXIO_FXIO_D25_OUT |
        SIUL2_0_PORT219_FXIO_FXIO_D26_OUT |
        SIUL2_0_PORT221_FXIO_FXIO_D29_OUT |
        SIUL2_0_PORT222_FXIO_FXIO_D30_OUT |
        SIUL2_0_PORT223_FXIO_FXIO_D31_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 224 - 239
        SIUL2_0_PORT224_FXIO_FXIO_D16_OUT |
        SIUL2_0_PORT225_FXIO_FXIO_D17_OUT |
        SIUL2_0_PORT226_FXIO_FXIO_D18_OUT |
        SIUL2_0_PORT227_FXIO_FXIO_D19_OUT |
        SIUL2_0_PORT228_FXIO_FXIO_D20_OUT |
        SIUL2_0_PORT229_FXIO_FXIO_D21_OUT |
        SIUL2_0_PORT230_FXIO_FXIO_D22_OUT |
        SIUL2_0_PORT231_FXIO_FXIO_D23_OUT |
        SIUL2_0_PORT232_FXIO_FXIO_D24_OUT |
        SIUL2_0_PORT233_FXIO_FXIO_D25_OUT |
        SIUL2_0_PORT234_FXIO_FXIO_D26_OUT |
        SIUL2_0_PORT235_FXIO_FXIO_D27_OUT |
        SIUL2_0_PORT236_FXIO_FXIO_D28_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U)
                )
    }
    ,
    /*  Mode PORT_ALT4_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_FXIO_FXIO_D2_OUT |
        SIUL2_0_PORT1_FXIO_FXIO_D3_OUT |
        SIUL2_0_PORT3_LCU0_LCU0_OUT2 |
        SIUL2_0_PORT4_CMP0_CMP0_OUT |
        SIUL2_0_PORT6_EMIOS_1_EMIOS_1_CH_13_H_OUT |
        SIUL2_0_PORT7_CAN0_CAN0_TX |
        SIUL2_0_PORT8_FXIO_FXIO_D6_OUT |
        SIUL2_0_PORT9_FXIO_FXIO_D7_OUT |
        SIUL2_0_PORT10_FXIO_FXIO_D0_OUT |
        SIUL2_0_PORT11_FXIO_FXIO_D1_OUT |
        SIUL2_0_PORT14_EMIOS_2_EMIOS_2_CH_18_Y_OUT |
        SIUL2_0_PORT15_LPSPI2_LPSPI2_PCS3_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_LPSPI0_LPSPI0_PCS4_OUT |
        SIUL2_0_PORT17_LPUART4_LPUART4_TX_OUT |
        SIUL2_0_PORT18_LPSPI1_LPSPI1_SOUT_OUT |
        SIUL2_0_PORT19_LPSPI1_LPSPI1_SCK_OUT |
        SIUL2_0_PORT20_LPSPI1_LPSPI1_SIN_OUT |
        SIUL2_0_PORT21_LPSPI1_LPSPI1_PCS0_OUT |
        SIUL2_0_PORT22_LPSPI1_LPSPI1_PCS1_OUT |
        SIUL2_0_PORT26_LPSPI0_LPSPI0_PCS0_OUT |
        SIUL2_0_PORT27_LPUART0_LPUART0_TX_OUT |
        SIUL2_0_PORT29_LPUART2_LPUART2_TX_OUT |
        SIUL2_0_PORT30_LPSPI0_LPSPI0_SOUT_OUT |
        SIUL2_0_PORT31_LPSPI0_LPSPI0_PCS1_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_EMIOS_0_EMIOS_0_CH_3_G_OUT |
        SIUL2_0_PORT33_EMIOS_0_EMIOS_0_CH_7_G_OUT |
        SIUL2_0_PORT35_ADC0_ADC0_MA_0 |
        SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS0_OUT |
        SIUL2_0_PORT46_LCU0_LCU0_OUT7 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_LPUART4_LPUART4_TX_OUT |
        SIUL2_0_PORT49_EMIOS_1_EMIOS_1_CH_7_H_OUT |
        SIUL2_0_PORT50_LPSPI1_LPSPI1_PCS1_OUT |
        SIUL2_0_PORT51_GMAC0_GMAC0_MII_RMII_TX_EN |
        SIUL2_0_PORT54_EMIOS_2_EMIOS_2_CH_18_Y_OUT |
        SIUL2_0_PORT55_EMIOS_2_EMIOS_2_CH_19_Y_OUT |
        SIUL2_0_PORT56_EMIOS_2_EMIOS_2_CH_20_Y_OUT |
        SIUL2_0_PORT57_EMIOS_2_EMIOS_2_CH_21_Y_OUT |
        SIUL2_0_PORT58_EMIOS_2_EMIOS_2_CH_22_X_OUT |
        SIUL2_0_PORT59_EMIOS_2_EMIOS_2_CH_23_X_OUT |
        SIUL2_0_PORT60_EMIOS_2_EMIOS_2_CH_10_H_OUT |
        SIUL2_0_PORT61_EMIOS_2_EMIOS_2_CH_11_H_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT65_FXIO_FXIO_D5_OUT |
        SIUL2_0_PORT66_LPSPI0_LPSPI0_PCS2_OUT |
        SIUL2_0_PORT67_LPUART0_LPUART0_TX_OUT |
        SIUL2_0_PORT68_FXIO_FXIO_D5_OUT |
        SIUL2_0_PORT69_FXIO_FXIO_D4_OUT |
        SIUL2_0_PORT70_LCU0_LCU0_OUT7 |
        SIUL2_0_PORT71_LCU0_LCU0_OUT6 |
        SIUL2_0_PORT72_EMIOS_1_EMIOS_1_CH_9_H_OUT |
        SIUL2_0_PORT73_EMIOS_1_EMIOS_1_CH_8_X_OUT |
        SIUL2_0_PORT74_LPSPI2_LPSPI2_PCS1_OUT |
        SIUL2_0_PORT75_FXIO_FXIO_D15_OUT |
        SIUL2_0_PORT76_LPSPI2_LPSPI2_PCS1_OUT |
        SIUL2_0_PORT77_ADC1_ADC1_MA_1 |
        SIUL2_0_PORT78_ADC0_ADC0_MA_1 |
        SIUL2_0_PORT79_ADC0_ADC0_MA_2 */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_LPI2C1_LPI2C1_SDAS_OUT |
        SIUL2_0_PORT81_LPI2C1_LPI2C1_SCLS_OUT |
        SIUL2_0_PORT82_EMIOS_2_EMIOS_2_CH_12_H_OUT |
        SIUL2_0_PORT83_EMIOS_2_EMIOS_2_CH_13_H_OUT |
        SIUL2_0_PORT84_EMIOS_2_EMIOS_2_CH_14_H_OUT |
        SIUL2_0_PORT85_EMIOS_2_EMIOS_2_CH_15_H_OUT |
        SIUL2_0_PORT88_EMIOS_2_EMIOS_2_CH_0_X_OUT |
        SIUL2_0_PORT89_EMIOS_2_EMIOS_2_CH_1_H_OUT |
        SIUL2_0_PORT90_EMIOS_2_EMIOS_2_CH_2_H_OUT |
        SIUL2_0_PORT91_EMIOS_2_EMIOS_2_CH_3_H_OUT |
        SIUL2_0_PORT92_FXIO_FXIO_D2_OUT |
        SIUL2_0_PORT93_EMIOS_2_EMIOS_2_CH_4_H_OUT |
        SIUL2_0_PORT94_EMIOS_2_EMIOS_2_CH_5_H_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_16_X_OUT |
        SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_17_Y_OUT |
        SIUL2_0_PORT98_FXIO_FXIO_D4_OUT |
        SIUL2_0_PORT99_FXIO_FXIO_D5_OUT |
        SIUL2_0_PORT103_LPSPI0_LPSPI0_PCS3_OUT |
        SIUL2_0_PORT105_LPUART6_LPUART6_TX_OUT |
        SIUL2_0_PORT106_TRACE_TRACE_ETM_D3 |
        SIUL2_0_PORT107_TRACE_TRACE_ETM_D2 |
        SIUL2_0_PORT108_TRACE_TRACE_ETM_D1 |
        SIUL2_0_PORT109_LPI2C0_LPI2C0_SDA_OUT |
        SIUL2_0_PORT110_LPI2C0_LPI2C0_SCL_OUT |
        SIUL2_0_PORT111_LPSPI0_LPSPI0_SCK_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT112_LPSPI0_LPSPI0_SIN_OUT |
        SIUL2_0_PORT116_EMIOS_2_EMIOS_2_CH_0_X_OUT |
        SIUL2_0_PORT117_EMIOS_2_EMIOS_2_CH_8_X_OUT |
        SIUL2_0_PORT118_EMIOS_2_EMIOS_2_CH_22_X_OUT |
        SIUL2_0_PORT119_EMIOS_2_EMIOS_2_CH_23_X_OUT |
        SIUL2_0_PORT122_EMIOS_2_EMIOS_2_CH_7_H_OUT |
        SIUL2_0_PORT123_EMIOS_2_EMIOS_2_CH_9_H_OUT |
        SIUL2_0_PORT124_EMIOS_2_EMIOS_2_CH_0_X_OUT |
        SIUL2_0_PORT125_EMIOS_2_EMIOS_2_CH_8_X_OUT |
        SIUL2_0_PORT126_EMIOS_2_EMIOS_2_CH_16_X_OUT |
        SIUL2_0_PORT127_EMIOS_2_EMIOS_2_CH_22_X_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT130_EMIOS_1_EMIOS_1_CH_8_X_OUT |
        SIUL2_0_PORT131_FXIO_FXIO_D6_OUT |
        SIUL2_0_PORT132_EMIOS_0_EMIOS_0_CH_18_Y_OUT |
        SIUL2_0_PORT133_EMIOS_0_EMIOS_0_CH_19_Y_OUT |
        SIUL2_0_PORT134_EMIOS_1_EMIOS_1_CH_14_H_OUT |
        SIUL2_0_PORT136_FXIO_FXIO_D12_OUT |
        SIUL2_0_PORT137_CAN3_CAN3_TX |
        SIUL2_0_PORT138_EMIOS_0_EMIOS_0_CH_20_Y_OUT |
        SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_21_Y_OUT |
        SIUL2_0_PORT140_EMIOS_1_EMIOS_1_CH_5_H_OUT |
        SIUL2_0_PORT142_LPUART5_LPUART5_TX_OUT |
        SIUL2_0_PORT143_EMIOS_0_EMIOS_0_CH_22_X_OUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_EMIOS_0_EMIOS_0_CH_23_X_OUT |
        SIUL2_0_PORT145_EMIOS_2_EMIOS_2_CH_23_X_OUT |
        SIUL2_0_PORT146_EMIOS_2_EMIOS_2_CH_17_Y_OUT |
        SIUL2_0_PORT149_EMIOS_2_EMIOS_2_CH_19_Y_OUT |
        SIUL2_0_PORT150_EMIOS_2_EMIOS_2_CH_20_Y_OUT |
        SIUL2_0_PORT151_EMIOS_2_EMIOS_2_CH_21_Y_OUT |
        SIUL2_0_PORT152_EMIOS_2_EMIOS_2_CH_4_H_OUT |
        SIUL2_0_PORT153_EMIOS_2_EMIOS_2_CH_5_H_OUT |
        SIUL2_0_PORT154_EMIOS_2_EMIOS_2_CH_6_H_OUT |
        SIUL2_0_PORT158_LPSPI0_LPSPI0_SOUT_OUT |
        SIUL2_0_PORT159_LPSPI0_LPSPI0_PCS0_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT164_FXIO_FXIO_D0_OUT |
        SIUL2_0_PORT167_FXIO_FXIO_D1_OUT |
        SIUL2_0_PORT168_FXIO_FXIO_D2_OUT |
        SIUL2_0_PORT172_LPSPI3_LPSPI3_SIN_OUT |
        SIUL2_0_PORT173_LPSPI3_LPSPI3_SCK_OUT |
        SIUL2_0_PORT174_FCCU_FCCU_ERR0 |
        SIUL2_0_PORT175_LPSPI3_LPSPI3_SOUT_OUT */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT176_ADC1_ADC1_MA_0 |
        SIUL2_0_PORT177_ADC1_ADC1_MA_1 |
        SIUL2_0_PORT178_ADC1_ADC1_MA_2 |
        SIUL2_0_PORT179_ADC0_ADC0_MA_2 |
        SIUL2_0_PORT180_LPI2C0_LPI2C0_SCL_OUT |
        SIUL2_0_PORT181_LPI2C0_LPI2C0_SDA_OUT |
        SIUL2_0_PORT188_FXIO_FXIO_D7_OUT |
        SIUL2_0_PORT189_ADC1_ADC1_MA_0 |
        SIUL2_0_PORT190_ADC1_ADC1_MA_1 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT196_CMP2_CMP2_OUT |
        SIUL2_0_PORT197_CMP2_CMP2_RRT |
        SIUL2_0_PORT201_LPUART2_LPUART2_TX_OUT */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(9U)
                ),
        /* Pads 208 - 223
        SIUL2_0_PORT215_EMIOS_0_EMIOS_0_CH_0_X_OUT |
        SIUL2_0_PORT216_EMIOS_0_EMIOS_0_CH_1_G_OUT |
        SIUL2_0_PORT217_EMIOS_0_EMIOS_0_CH_2_G_OUT |
        SIUL2_0_PORT218_EMIOS_0_EMIOS_0_CH_3_G_OUT |
        SIUL2_0_PORT219_EMIOS_0_EMIOS_0_CH_4_G_OUT |
        SIUL2_0_PORT220_EMIOS_0_EMIOS_0_CH_5_G_OUT |
        SIUL2_0_PORT221_EMIOS_0_EMIOS_0_CH_6_G_OUT |
        SIUL2_0_PORT222_EMIOS_0_EMIOS_0_CH_7_G_OUT |
        SIUL2_0_PORT223_EMIOS_0_EMIOS_0_CH_8_X_OUT */
        (uint16)( SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 224 - 239
        SIUL2_0_PORT224_EMIOS_0_EMIOS_0_CH_9_H_OUT |
        SIUL2_0_PORT225_EMIOS_0_EMIOS_0_CH_10_H_OUT |
        SIUL2_0_PORT226_EMIOS_0_EMIOS_0_CH_11_H_OUT |
        SIUL2_0_PORT227_EMIOS_0_EMIOS_0_CH_12_H_OUT |
        SIUL2_0_PORT228_EMIOS_0_EMIOS_0_CH_13_H_OUT |
        SIUL2_0_PORT229_EMIOS_0_EMIOS_0_CH_14_H_OUT |
        SIUL2_0_PORT230_EMIOS_0_EMIOS_0_CH_15_H_OUT |
        SIUL2_0_PORT231_EMIOS_0_EMIOS_0_CH_16_X_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U)
                )
    }
    ,
    /*  Mode PORT_ALT5_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_EMIOS_1_EMIOS_1_CH_0_X_OUT |
        SIUL2_0_PORT1_LCU0_LCU0_OUT5 |
        SIUL2_0_PORT2_FXIO_FXIO_D4_OUT |
        SIUL2_0_PORT3_FXIO_FXIO_D5_OUT |
        SIUL2_0_PORT6_FXIO_FXIO_D19_OUT |
        SIUL2_0_PORT7_LPUART1_LPUART1_RTS |
        SIUL2_0_PORT11_CMP0_CMP0_RRT |
        SIUL2_0_PORT12_FXIO_FXIO_D9_OUT |
        SIUL2_0_PORT13_FXIO_FXIO_D8_OUT |
        SIUL2_0_PORT15_LPUART1_LPUART1_DTR_B */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_LPUART6_LPUART6_TX_OUT |
        SIUL2_0_PORT18_EMIOS_1_EMIOS_1_CH_16_X_OUT |
        SIUL2_0_PORT26_FXIO_FXIO_D1_OUT |
        SIUL2_0_PORT27_CAN0_CAN0_TX |
        SIUL2_0_PORT29_LPSPI1_LPSPI1_SIN_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_LCU1_LCU1_OUT5 |
        SIUL2_0_PORT33_CAN0_CAN0_TX |
        SIUL2_0_PORT34_LCU1_LCU1_OUT3 |
        SIUL2_0_PORT35_CAN4_CAN4_TX |
        SIUL2_0_PORT36_GMAC0_GMAC0_MII_RMII_RGMII_MDIO_OUT |
        SIUL2_0_PORT37_SYSTEM_CLKOUT_RUN |
        SIUL2_0_PORT40_LCU0_LCU0_OUT11 |
        SIUL2_0_PORT42_LPUART9_LPUART9_TX_OUT |
        SIUL2_0_PORT43_LCU0_LCU0_OUT8 |
        SIUL2_0_PORT45_LCU0_LCU0_OUT3 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT50_EMIOS_2_EMIOS_2_CH_14_H_OUT |
        SIUL2_0_PORT51_EMIOS_2_EMIOS_2_CH_15_H_OUT |
        SIUL2_0_PORT52_EMIOS_2_EMIOS_2_CH_16_X_OUT |
        SIUL2_0_PORT53_EMIOS_2_EMIOS_2_CH_17_Y_OUT |
        SIUL2_0_PORT54_LPUART1_LPUART1_TX_OUT |
        SIUL2_0_PORT57_LPSPI2_LPSPI2_PCS0_OUT |
        SIUL2_0_PORT59_LPSPI2_LPSPI2_SOUT_OUT |
        SIUL2_0_PORT60_LPSPI2_LPSPI2_SIN_OUT |
        SIUL2_0_PORT61_LPSPI2_LPSPI2_SCK_OUT |
        SIUL2_0_PORT62_HSE_HSE_TAMPER_LOOP_OUT0 */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT66_GMAC0_GMAC0_MII_RMII_TXD_0 |
        SIUL2_0_PORT69_CMP2_CMP2_RRT |
        SIUL2_0_PORT70_EMIOS_1_EMIOS_1_CH_6_H_OUT |
        SIUL2_0_PORT71_EMIOS_1_EMIOS_1_CH_7_H_OUT |
        SIUL2_0_PORT72_LCU1_LCU1_OUT7 |
        SIUL2_0_PORT73_LCU1_LCU1_OUT6 |
        SIUL2_0_PORT74_LPSPI4_LPSPI4_PCS0_OUT |
        SIUL2_0_PORT75_LPSPI4_LPSPI4_SOUT_OUT |
        SIUL2_0_PORT76_FXIO_FXIO_D19_OUT |
        SIUL2_0_PORT77_FXIO_FXIO_D16_OUT |
        SIUL2_0_PORT78_EMIOS_1_EMIOS_1_CH_4_H_OUT |
        SIUL2_0_PORT79_LPUART2_LPUART2_TX_OUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT82_GMAC0_GMAC0_MII_RMII_RGMII_TXD_1 |
        SIUL2_0_PORT83_LPSPI2_LPSPI2_PCS1_OUT |
        SIUL2_0_PORT84_ADC1_ADC1_MA_2 |
        SIUL2_0_PORT85_ADC1_ADC1_MA_1 |
        SIUL2_0_PORT88_CAN7_CAN7_TX |
        SIUL2_0_PORT89_LPSPI4_LPSPI4_PCS1_OUT |
        SIUL2_0_PORT91_ADC1_ADC1_MA_0 |
        SIUL2_0_PORT92_LPI2C1_LPI2C1_SCL_OUT |
        SIUL2_0_PORT93_LPI2C1_LPI2C1_SDA_OUT |
        SIUL2_0_PORT95_EMIOS_2_EMIOS_2_CH_6_H_OUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT98_FXIO_FXIO_D6_OUT |
        SIUL2_0_PORT99_FXIO_FXIO_D7_OUT |
        SIUL2_0_PORT100_LCU0_LCU0_OUT6 |
        SIUL2_0_PORT101_GMAC0_GMAC0_MII_TXD3 |
        SIUL2_0_PORT102_GMAC0_GMAC0_MII_TXD2 |
        SIUL2_0_PORT103_GMAC0_GMAC0_MII_RMII_TXD_1 |
        SIUL2_0_PORT104_FXIO_FXIO_D1_OUT |
        SIUL2_0_PORT106_LPSPI0_LPSPI0_SIN_OUT |
        SIUL2_0_PORT108_GMAC0_GMAC0_MII_RMII_TX_EN |
        SIUL2_0_PORT109_GMAC0_GMAC0_PPS1_OUT |
        SIUL2_0_PORT110_GMAC0_GMAC0_PPS0_OUT |
        SIUL2_0_PORT111_GMAC0_GMAC0_PPS2_OUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT112_EMIOS_1_EMIOS_1_CH_15_H_OUT |
        SIUL2_0_PORT113_LPSPI3_LPSPI3_PCS0_OUT |
        SIUL2_0_PORT116_LPSPI1_LPSPI1_PCS2_OUT |
        SIUL2_0_PORT117_LCU0_LCU0_OUT4 |
        SIUL2_0_PORT119_HSE_HSE_TAMPER_LOOP_OUT0 |
        SIUL2_0_PORT122_FXIO_FXIO_D30_OUT |
        SIUL2_0_PORT123_FXIO_FXIO_D31_OUT |
        SIUL2_0_PORT124_LCU0_LCU0_OUT2 |
        SIUL2_0_PORT125_LCU0_LCU0_OUT3 |
        SIUL2_0_PORT126_LCU0_LCU0_OUT8 |
        SIUL2_0_PORT127_LCU0_LCU0_OUT9 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT131_LPUART2_LPUART2_RTS |
        SIUL2_0_PORT132_LPUART12_LPUART12_TX_OUT |
        SIUL2_0_PORT134_LPUART10_LPUART10_TX_OUT |
        SIUL2_0_PORT136_GMAC0_GMAC0_MII_RMII_RGMII_MDC |
        SIUL2_0_PORT137_GMAC0_GMAC0_PPS3_OUT |
        SIUL2_0_PORT138_SYSTEM_CLKOUT_STANDBY |
        SIUL2_0_PORT140_GMAC0_GMAC0_PPS3_OUT |
        SIUL2_0_PORT143_CMP1_CMP1_RRT */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_LPUART1_LPUART1_RTS |
        SIUL2_0_PORT152_FXIO_FXIO_D5_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(8U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT174_FXIO_FXIO_D3_OUT |
        SIUL2_0_PORT175_FCCU_FCCU_ERR1 */
        (uint16)( SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT176_LPSPI3_LPSPI3_PCS0_OUT |
        SIUL2_0_PORT178_LPSPI3_LPSPI3_PCS1_OUT |
        SIUL2_0_PORT179_LPSPI3_LPSPI3_PCS2_OUT |
        SIUL2_0_PORT180_LPSPI3_LPSPI3_PCS3_OUT |
        SIUL2_0_PORT181_LPSPI1_LPSPI1_PCS0_OUT |
        SIUL2_0_PORT183_LPSPI3_LPSPI3_PCS3_OUT |
        SIUL2_0_PORT185_LPSPI2_LPSPI2_PCS2_OUT |
        SIUL2_0_PORT186_LPSPI2_LPSPI2_PCS3_OUT |
        SIUL2_0_PORT188_LPSPI0_LPSPI0_PCS0_OUT |
        SIUL2_0_PORT189_LPSPI3_LPSPI3_PCS1_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT207_EMIOS_2_EMIOS_2_CH_15_H_OUT */
        (uint16)( SHL_PAD_U32(15U)
                ),
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239
        SIUL2_0_PORT224_LPSPI2_LPSPI2_PCS2_OUT |
        SIUL2_0_PORT225_LPSPI2_LPSPI2_PCS3_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U)
                )
    }
    ,
    /*  Mode PORT_ALT6_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_LPSPI0_LPSPI0_PCS7_OUT |
        SIUL2_0_PORT1_LPSPI0_LPSPI0_PCS6_OUT |
        SIUL2_0_PORT2_LCU0_LCU0_OUT3 |
        SIUL2_0_PORT3_LPUART0_LPUART0_TX_OUT |
        SIUL2_0_PORT6_LPSPI3_LPSPI3_PCS1_OUT |
        SIUL2_0_PORT7_FXIO_FXIO_D9_OUT |
        SIUL2_0_PORT8_EMIOS_2_EMIOS_2_CH_7_H_OUT |
        SIUL2_0_PORT9_LPSPI3_LPSPI3_PCS0_OUT |
        SIUL2_0_PORT11_LPSPI1_LPSPI1_PCS0_OUT |
        SIUL2_0_PORT12_EMIOS_1_EMIOS_1_CH_2_H_OUT |
        SIUL2_0_PORT13_EMIOS_1_EMIOS_1_CH_3_H_OUT |
        SIUL2_0_PORT14_FXIO_FXIO_D14_OUT |
        SIUL2_0_PORT15_LPSPI5_LPSPI5_PCS0_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT17_LPSPI3_LPSPI3_SOUT_OUT |
        SIUL2_0_PORT18_EMIOS_2_EMIOS_2_CH_0_X_OUT |
        SIUL2_0_PORT19_EMIOS_2_EMIOS_2_CH_1_H_OUT |
        SIUL2_0_PORT20_EMIOS_2_EMIOS_2_CH_2_H_OUT |
        SIUL2_0_PORT21_EMIOS_2_EMIOS_2_CH_3_H_OUT |
        SIUL2_0_PORT26_EMIOS_2_EMIOS_2_CH_9_H_OUT |
        SIUL2_0_PORT27_EMIOS_2_EMIOS_2_CH_10_H_OUT |
        SIUL2_0_PORT28_EMIOS_2_EMIOS_2_CH_11_H_OUT |
        SIUL2_0_PORT29_EMIOS_2_EMIOS_2_CH_12_H_OUT |
        SIUL2_0_PORT30_EMIOS_2_EMIOS_2_CH_13_H_OUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_EMIOS_1_EMIOS_1_CH_6_H_OUT |
        SIUL2_0_PORT33_EMIOS_1_EMIOS_1_CH_5_H_OUT |
        SIUL2_0_PORT34_SAI0_SAI0_D0_OUT |
        SIUL2_0_PORT35_LCU1_LCU1_OUT2 |
        SIUL2_0_PORT36_EMIOS_1_EMIOS_1_CH_10_H_OUT |
        SIUL2_0_PORT37_EMIOS_1_EMIOS_1_CH_11_H_OUT |
        SIUL2_0_PORT40_LPSPI0_LPSPI0_PCS5_OUT |
        SIUL2_0_PORT41_LCU0_LCU0_OUT10 |
        SIUL2_0_PORT42_LCU0_LCU0_OUT9 |
        SIUL2_0_PORT44_LCU0_LCU0_OUT2 |
        SIUL2_0_PORT45_LPUART8_LPUART8_TX_OUT |
        SIUL2_0_PORT47_LPUART7_LPUART7_TX_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT49_LPSPI3_LPSPI3_PCS0_OUT |
        SIUL2_0_PORT54_FXIO_FXIO_D15_OUT |
        SIUL2_0_PORT57_GMAC0_GMAC0_RGMII_TXCTL |
        SIUL2_0_PORT59_SAI0_SAI0_D0_OUT |
        SIUL2_0_PORT60_LCU1_LCU1_OUT11 |
        SIUL2_0_PORT61_LCU1_LCU1_OUT10 */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_14_H_OUT |
        SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_15_H_OUT |
        SIUL2_0_PORT66_TRACE_TRACE_ETM_CLKOUT |
        SIUL2_0_PORT67_QUADSPI_QUADSPI_PCSFA |
        SIUL2_0_PORT70_LPSPI0_LPSPI0_PCS1_OUT |
        SIUL2_0_PORT71_LPSPI0_LPSPI0_PCS0_OUT |
        SIUL2_0_PORT72_LPSPI0_LPSPI0_SCK_OUT |
        SIUL2_0_PORT73_LPSPI0_LPSPI0_SIN_OUT |
        SIUL2_0_PORT74_LCU1_LCU1_OUT11 |
        SIUL2_0_PORT75_FXIO_FXIO_D19_OUT |
        SIUL2_0_PORT76_LCU1_LCU1_OUT9 |
        SIUL2_0_PORT77_LCU1_LCU1_OUT8 |
        SIUL2_0_PORT78_LCU1_LCU1_OUT1 |
        SIUL2_0_PORT79_LCU1_LCU1_OUT0 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_FXIO_FXIO_D15_OUT |
        SIUL2_0_PORT81_FXIO_FXIO_D14_OUT |
        SIUL2_0_PORT82_LCU1_LCU1_OUT7 |
        SIUL2_0_PORT83_LCU1_LCU1_OUT6 |
        SIUL2_0_PORT84_LCU1_LCU1_OUT5 |
        SIUL2_0_PORT85_LCU1_LCU1_OUT4 |
        SIUL2_0_PORT87_LCU1_LCU1_OUT0 |
        SIUL2_0_PORT88_LCU1_LCU1_OUT1 |
        SIUL2_0_PORT89_LCU1_LCU1_OUT2 |
        SIUL2_0_PORT90_LCU1_LCU1_OUT9 |
        SIUL2_0_PORT91_LCU1_LCU1_OUT3 |
        SIUL2_0_PORT92_LCU1_LCU1_OUT8 |
        SIUL2_0_PORT95_LPUART1_LPUART1_DTR_B */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_FXIO_FXIO_D0_OUT |
        SIUL2_0_PORT97_FXIO_FXIO_D1_OUT |
        SIUL2_0_PORT98_LPUART3_LPUART3_TX_OUT |
        SIUL2_0_PORT99_LCU0_LCU0_OUT0 |
        SIUL2_0_PORT101_FXIO_FXIO_D15_OUT |
        SIUL2_0_PORT102_FXIO_FXIO_D13_OUT |
        SIUL2_0_PORT103_TRACE_TRACE_ETM_D0 |
        SIUL2_0_PORT104_EMIOS_0_EMIOS_0_CH_12_H_OUT |
        SIUL2_0_PORT105_EMIOS_0_EMIOS_0_CH_13_H_OUT |
        SIUL2_0_PORT106_SYSTEM_CLKOUT_RUN |
        SIUL2_0_PORT107_LPSPI0_LPSPI0_SCK_OUT |
        SIUL2_0_PORT108_LPSPI0_LPSPI0_SOUT_OUT |
        SIUL2_0_PORT109_SAI1_SAI1_D0_OUT |
        SIUL2_0_PORT110_CMP0_CMP0_RRT |
        SIUL2_0_PORT111_SAI1_SAI1_SYNC_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT112_LPUART2_LPUART2_RTS |
        SIUL2_0_PORT113_FXIO_FXIO_D9_OUT |
        SIUL2_0_PORT116_LPSPI3_LPSPI3_SIN_OUT |
        SIUL2_0_PORT118_LCU0_LCU0_OUT5 |
        SIUL2_0_PORT119_LCU0_LCU0_OUT10 |
        SIUL2_0_PORT120_LCU0_LCU0_OUT11 |
        SIUL2_0_PORT122_LPSPI5_LPSPI5_SCK_OUT |
        SIUL2_0_PORT123_LPSPI5_LPSPI5_SOUT_OUT |
        SIUL2_0_PORT124_LPSPI5_LPSPI5_SIN_OUT |
        SIUL2_0_PORT125_LPSPI5_LPSPI5_PCS2_OUT |
        SIUL2_0_PORT126_LPSPI5_LPSPI5_PCS3_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT129_LPUART7_LPUART7_TX_OUT |
        SIUL2_0_PORT130_FXIO_FXIO_D13_OUT |
        SIUL2_0_PORT131_GMAC0_GMAC0_PPS0_OUT |
        SIUL2_0_PORT132_FXIO_FXIO_D6_OUT |
        SIUL2_0_PORT133_FXIO_FXIO_D7_OUT |
        SIUL2_0_PORT134_FXIO_FXIO_D12_OUT |
        SIUL2_0_PORT135_LPSPI3_LPSPI3_SCK_OUT |
        SIUL2_0_PORT136_SAI1_SAI1_BCLK_OUT |
        SIUL2_0_PORT137_GMAC0_GMAC0_MII_RMII_TX_EN |
        SIUL2_0_PORT138_FXIO_FXIO_D4_OUT |
        SIUL2_0_PORT139_FXIO_FXIO_D5_OUT |
        SIUL2_0_PORT140_FXIO_FXIO_D8_OUT |
        SIUL2_0_PORT142_FXIO_FXIO_D7_OUT |
        SIUL2_0_PORT143_FXIO_FXIO_D2_OUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_FXIO_FXIO_D3_OUT |
        SIUL2_0_PORT149_LPSPI4_LPSPI4_SIN_OUT |
        SIUL2_0_PORT150_LPSPI4_LPSPI4_SCK_OUT |
        SIUL2_0_PORT151_LPSPI4_LPSPI4_PCS0_OUT |
        SIUL2_0_PORT152_LPSPI4_LPSPI4_PCS1_OUT |
        SIUL2_0_PORT153_LPSPI4_LPSPI4_SOUT_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U)
                ),
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191
        SIUL2_0_PORT179_HSE_HSE_TAMPER_LOOP_OUT0 |
        SIUL2_0_PORT180_CAN0_CAN0_TX |
        SIUL2_0_PORT182_LPSPI4_LPSPI4_PCS2_OUT |
        SIUL2_0_PORT185_LPSPI4_LPSPI4_PCS0_OUT |
        SIUL2_0_PORT186_LPSPI4_LPSPI4_PCS1_OUT |
        SIUL2_0_PORT187_LPSPI4_LPSPI4_PCS2_OUT |
        SIUL2_0_PORT188_LPSPI4_LPSPI4_PCS3_OUT |
        SIUL2_0_PORT191_FXIO_FXIO_D9_OUT */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT204_LPSPI4_LPSPI4_PCS3_OUT */
        (uint16)( SHL_PAD_U32(12U)
                ),
        /* Pads 208 - 223
        SIUL2_0_PORT212_CAN6_CAN6_TX |
        SIUL2_0_PORT218_CAN7_CAN7_TX */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(10U)
                ),
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_ALT7_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_TRGMUX_TRGMUX_OUT3 |
        SIUL2_0_PORT1_TRGMUX_TRGMUX_OUT0 |
        SIUL2_0_PORT2_LPSPI5_LPSPI5_SIN_OUT |
        SIUL2_0_PORT3_LPSPI5_LPSPI5_SCK_OUT |
        SIUL2_0_PORT4_JTAG_JTAG_TMS_SWD_DIO_OUT |
        SIUL2_0_PORT5_SYSTEM_RESET_B_IN |
        SIUL2_0_PORT5_SYSTEM_RESET_B_OUT |
        SIUL2_0_PORT9_CMP2_CMP2_OUT |
        SIUL2_0_PORT10_JTAG_TRACENOETM_JTAG_TDO_TRACENOETM_SWO |
        SIUL2_0_PORT11_LPSPI2_LPSPI2_SCK_OUT |
        SIUL2_0_PORT12_CMP1_CMP1_OUT |
        SIUL2_0_PORT13_LPUART11_LPUART11_TX_OUT |
        SIUL2_0_PORT14_LPSPI5_LPSPI5_PCS1_OUT |
        SIUL2_0_PORT15_FXIO_FXIO_D31_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_FXIO_FXIO_D30_OUT |
        SIUL2_0_PORT17_FXIO_FXIO_D19_OUT |
        SIUL2_0_PORT26_GMAC0_GMAC0_PPS0_OUT |
        SIUL2_0_PORT30_GMAC1_GMAC1_MII_RMII_RGMII_MDC |
        SIUL2_0_PORT31_TRGMUX_TRGMUX_OUT8 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_HSE_HSE_TAMPER_LOOP_OUT0 |
        SIUL2_0_PORT33_LCU1_LCU1_OUT4 |
        SIUL2_0_PORT34_FXIO_FXIO_D18_OUT |
        SIUL2_0_PORT35_FXIO_FXIO_D17_OUT |
        SIUL2_0_PORT36_SAI0_SAI0_D1_OUT |
        SIUL2_0_PORT37_GMAC0_GMAC0_MII_RMII_RGMII_MDC |
        SIUL2_0_PORT40_FXIO_FXIO_D29_OUT |
        SIUL2_0_PORT41_FXIO_FXIO_D28_OUT |
        SIUL2_0_PORT42_FXIO_FXIO_D27_OUT |
        SIUL2_0_PORT43_FXIO_FXIO_D26_OUT |
        SIUL2_0_PORT44_FXIO_FXIO_D25_OUT |
        SIUL2_0_PORT45_FXIO_FXIO_D24_OUT |
        SIUL2_0_PORT46_FXIO_FXIO_D23_OUT |
        SIUL2_0_PORT47_FXIO_FXIO_D22_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_FXIO_FXIO_D21_OUT |
        SIUL2_0_PORT49_FXIO_FXIO_D20_OUT |
        SIUL2_0_PORT50_TRGMUX_TRGMUX_OUT9 |
        SIUL2_0_PORT51_TRGMUX_TRGMUX_OUT10 |
        SIUL2_0_PORT52_TRGMUX_TRGMUX_OUT11 |
        SIUL2_0_PORT53_TRGMUX_TRGMUX_OUT12 |
        SIUL2_0_PORT54_TRGMUX_TRGMUX_OUT13 |
        SIUL2_0_PORT55_TRGMUX_TRGMUX_OUT14 |
        SIUL2_0_PORT60_GMAC0_GMAC0_PPS3_OUT |
        SIUL2_0_PORT61_SAI0_SAI0_D1_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT66_QUADSPI_QUADSPI_IOFA3_OUT |
        SIUL2_0_PORT67_GMAC1_GMAC1_MII_RMII_TX_EN |
        SIUL2_0_PORT70_ADC0_ADC0_MA_2 |
        SIUL2_0_PORT71_CAN2_CAN2_TX |
        SIUL2_0_PORT72_FXIO_FXIO_D12_OUT |
        SIUL2_0_PORT73_FXIO_FXIO_D13_OUT |
        SIUL2_0_PORT74_EMIOS_1_EMIOS_1_CH_0_X_OUT |
        SIUL2_0_PORT75_LCU1_LCU1_OUT10 |
        SIUL2_0_PORT76_SAI0_SAI0_BCLK_OUT |
        SIUL2_0_PORT77_SAI0_SAI0_SYNC_OUT |
        SIUL2_0_PORT78_FXIO_FXIO_D16_OUT |
        SIUL2_0_PORT79_LPI2C1_LPI2C1_SCL_OUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_LPI2C1_LPI2C1_SDA_OUT |
        SIUL2_0_PORT81_FXIO_FXIO_D2_OUT |
        SIUL2_0_PORT82_SAI0_SAI0_D2_OUT |
        SIUL2_0_PORT83_SAI0_SAI0_D3_OUT |
        SIUL2_0_PORT84_GMAC0_GMAC0_PPS0_OUT |
        SIUL2_0_PORT85_CAN6_CAN6_TX |
        SIUL2_0_PORT88_TRGMUX_TRGMUX_OUT15 |
        SIUL2_0_PORT90_LPSPI4_LPSPI4_SIN_OUT |
        SIUL2_0_PORT91_LPSPI4_LPSPI4_SCK_OUT |
        SIUL2_0_PORT93_FXIO_FXIO_D3_OUT |
        SIUL2_0_PORT94_FXIO_FXIO_D23_OUT |
        SIUL2_0_PORT95_FXIO_FXIO_D24_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_TRGMUX_TRGMUX_OUT1 |
        SIUL2_0_PORT97_TRGMUX_TRGMUX_OUT2 |
        SIUL2_0_PORT98_LPSPI5_LPSPI5_SOUT_OUT |
        SIUL2_0_PORT100_LPSPI5_LPSPI5_PCS0_OUT |
        SIUL2_0_PORT101_LPSPI0_LPSPI0_PCS1_OUT |
        SIUL2_0_PORT102_LPSPI0_LPSPI0_PCS0_OUT |
        SIUL2_0_PORT103_QUADSPI_QUADSPI_IOFA1_OUT |
        SIUL2_0_PORT104_FXIO_FXIO_D11_OUT |
        SIUL2_0_PORT105_FXIO_FXIO_D10_OUT |
        SIUL2_0_PORT106_QUADSPI_QUADSPI_SCKFA_OUT |
        SIUL2_0_PORT107_QUADSPI_QUADSPI_IOFA0_OUT |
        SIUL2_0_PORT108_QUADSPI_QUADSPI_IOFA2_OUT |
        SIUL2_0_PORT110_SYSTEM_CLKOUT_RUN |
        SIUL2_0_PORT111_FXIO_FXIO_D10_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT112_LPUART8_LPUART8_TX_OUT |
        SIUL2_0_PORT113_GMAC0_GMAC0_PPS2_OUT |
        SIUL2_0_PORT122_LCU0_LCU0_OUT0 |
        SIUL2_0_PORT123_LCU0_LCU0_OUT1 |
        SIUL2_0_PORT124_CAN6_CAN6_TX |
        SIUL2_0_PORT126_CAN7_CAN7_TX */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT130_ADC0_ADC0_MA_0 |
        SIUL2_0_PORT131_CMP0_CMP0_OUT |
        SIUL2_0_PORT134_ADC0_ADC0_MA_1 |
        SIUL2_0_PORT135_FXIO_FXIO_D11_OUT |
        SIUL2_0_PORT136_FXIO_FXIO_D8_OUT |
        SIUL2_0_PORT137_FXIO_FXIO_D11_OUT |
        SIUL2_0_PORT138_TRGMUX_TRGMUX_OUT4 |
        SIUL2_0_PORT139_TRGMUX_TRGMUX_OUT5 |
        SIUL2_0_PORT140_FXIO_FXIO_D7_OUT |
        SIUL2_0_PORT142_GMAC0_GMAC0_PPS1_OUT |
        SIUL2_0_PORT143_TRGMUX_TRGMUX_OUT6 */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_TRGMUX_TRGMUX_OUT7 |
        SIUL2_0_PORT152_FXIO_FXIO_D11_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(8U)
                ),
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191
        SIUL2_0_PORT180_FXIO_FXIO_D4_OUT |
        SIUL2_0_PORT181_FXIO_FXIO_D5_OUT |
        SIUL2_0_PORT185_FXIO_FXIO_D6_OUT |
        SIUL2_0_PORT188_TRACE_TRACE_ETM_D5 |
        SIUL2_0_PORT189_FXIO_FXIO_D8_OUT |
        SIUL2_0_PORT191_TRACE_TRACE_ETM_D3 */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT198_TRACE_TRACE_ETM_CLKOUT |
        SIUL2_0_PORT199_TRACE_TRACE_ETM_D0 |
        SIUL2_0_PORT207_TRACE_TRACE_ETM_D1 */
        (uint16)( SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 208 - 223
        SIUL2_0_PORT208_TRACE_TRACE_ETM_D2 |
        SIUL2_0_PORT209_TRACE_TRACE_ETM_D4 |
        SIUL2_0_PORT210_TRACE_TRACE_ETM_D6 |
        SIUL2_0_PORT211_TRACE_TRACE_ETM_D7 |
        SIUL2_0_PORT212_TRACE_TRACE_ETM_D8 |
        SIUL2_0_PORT213_TRACE_TRACE_ETM_D9 |
        SIUL2_0_PORT214_TRACE_TRACE_ETM_D10 |
        SIUL2_0_PORT215_TRACE_TRACE_ETM_D11 |
        SIUL2_0_PORT216_TRACE_TRACE_ETM_D12 |
        SIUL2_0_PORT217_TRACE_TRACE_ETM_D13 |
        SIUL2_0_PORT218_TRACE_TRACE_ETM_D14 |
        SIUL2_0_PORT219_TRACE_TRACE_ETM_D15 |
        SIUL2_0_PORT220_TRACE_TRACE_ETM_D0 |
        SIUL2_0_PORT221_TRACE_TRACE_ETM_D1 |
        SIUL2_0_PORT222_TRACE_TRACE_ETM_D2 |
        SIUL2_0_PORT223_TRACE_TRACE_ETM_D3 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 224 - 239
        SIUL2_0_PORT224_TRACE_TRACE_ETM_D4 |
        SIUL2_0_PORT225_TRACE_TRACE_ETM_D5 |
        SIUL2_0_PORT226_TRACE_TRACE_ETM_D6 |
        SIUL2_0_PORT227_TRACE_TRACE_ETM_D7 |
        SIUL2_0_PORT228_TRACE_TRACE_ETM_CLKOUT |
        SIUL2_0_PORT229_TRACE_TRACE_ETM_D8 |
        SIUL2_0_PORT230_TRACE_TRACE_ETM_D9 |
        SIUL2_0_PORT231_TRACE_TRACE_ETM_D10 |
        SIUL2_0_PORT232_TRACE_TRACE_ETM_D11 |
        SIUL2_0_PORT233_TRACE_TRACE_ETM_D12 |
        SIUL2_0_PORT234_TRACE_TRACE_ETM_D13 |
        SIUL2_0_PORT235_TRACE_TRACE_ETM_D14 |
        SIUL2_0_PORT236_TRACE_TRACE_ETM_D15 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U)
                )
    }
    ,
    /*  Mode PORT_ALT8_FUNC_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31
        SIUL2_0_PORT28_GMAC1_GMAC1_MII_RMII_RGMII_MDC |
        SIUL2_0_PORT29_GMAC1_GMAC1_MII_RMII_RGMII_MDIO_OUT |
        SIUL2_0_PORT31_GMAC1_GMAC1_PPS0_OUT */
        (uint16)( SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT35_GMAC0_GMAC0_MII_RGMII_TXD3 |
        SIUL2_0_PORT47_PGO_EXTWAKE */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT51_GMAC1_GMAC1_MII_RMII_RGMII_MDIO_OUT |
        SIUL2_0_PORT52_GMAC1_GMAC1_PPS2_OUT |
        SIUL2_0_PORT60_GMAC0_GMAC0_MII_RGMII_TXD3 |
        SIUL2_0_PORT61_GMAC0_GMAC0_MII_RMII_RGMII_TXD_1 */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_GMAC1_GMAC1_MII_RGMII_TXD2 |
        SIUL2_0_PORT65_GMAC1_GMAC1_MII_RMII_RGMII_TX_CLK_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT81_GMAC1_GMAC1_MII_RMII_RGMII_TXD_1 |
        SIUL2_0_PORT82_GMAC0_GMAC0_MII_RGMII_TXD2 |
        SIUL2_0_PORT83_GMAC0_GMAC0_MII_RMII_RGMII_TX_CLK_OUT |
        SIUL2_0_PORT91_LPUART13_LPUART13_TX_OUT |
        SIUL2_0_PORT92_LPUART0_LPUART0_TX_OUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT104_GMAC1_GMAC1_MII_RMII_RGMII_TXD_0 |
        SIUL2_0_PORT105_GMAC1_GMAC1_MII_RGMII_TXD3 |
        SIUL2_0_PORT107_GMAC1_GMAC1_RGMII_TXCTL */
        (uint16)( SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U)
                ),
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143
        SIUL2_0_PORT131_GMAC1_GMAC1_PPS3_OUT |
        SIUL2_0_PORT142_GMAC1_GMAC1_PPS1_OUT */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT152_LPSPI2_LPSPI2_SIN_OUT |
        SIUL2_0_PORT155_EMIOS_0_EMIOS_0_CH_10_H_OUT |
        SIUL2_0_PORT156_EMIOS_0_EMIOS_0_CH_11_H_OUT |
        SIUL2_0_PORT157_EMIOS_0_EMIOS_0_CH_12_H_OUT */
        (uint16)( SHL_PAD_U32(8U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191 */
        (uint16)0x0000,
        /* Pads 192 - 207
        SIUL2_0_PORT200_EMIOS_0_EMIOS_0_CH_13_H_OUT |
        SIUL2_0_PORT202_EMIOS_0_EMIOS_0_CH_14_H_OUT |
        SIUL2_0_PORT203_EMIOS_0_EMIOS_0_CH_15_H_OUT |
        SIUL2_0_PORT204_EMIOS_0_EMIOS_0_CH_16_X_OUT |
        SIUL2_0_PORT205_EMIOS_0_EMIOS_0_CH_17_Y_OUT |
        SIUL2_0_PORT206_EMIOS_0_EMIOS_0_CH_18_Y_OUT */
        (uint16)( SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 208 - 223
        SIUL2_0_PORT215_LPSPI5_LPSPI5_PCS0_OUT */
        (uint16)( SHL_PAD_U32(7U)
                ),
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_ALT9_FUNC_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47
        SIUL2_0_PORT35_GMAC0_GMAC0_MII_RMII_RGMII_TX_CLK_OUT */
        (uint16)( SHL_PAD_U32(3U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT61_GMAC0_GMAC0_MII_RGMII_TXD2 */
        (uint16)( SHL_PAD_U32(13U)
                ),
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95
        SIUL2_0_PORT83_GMAC0_GMAC0_MII_RMII_RGMII_TXD_0 */
        (uint16)( SHL_PAD_U32(3U)
                ),
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000,
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191 */
        (uint16)0x0000,
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_ALT10_FUNC_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000,
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191 */
        (uint16)0x0000,
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_ALT11_FUNC_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79
        SIUL2_0_PORT64_TRACE_TRACE_ETM_D0 */
        (uint16)( SHL_PAD_U32(0U)
                ),
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111
        SIUL2_0_PORT101_SAI0_SAI0_D3_OUT */
        (uint16)( SHL_PAD_U32(5U)
                ),
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000,
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191 */
        (uint16)0x0000,
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_ALT12_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT8_PGO_EXTWAKE */
        (uint16)( SHL_PAD_U32(8U)
                ),
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79
        SIUL2_0_PORT65_TRACE_TRACE_ETM_CLKOUT */
        (uint16)( SHL_PAD_U32(1U)
                ),
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111
        SIUL2_0_PORT104_TRACE_TRACE_ETM_D2 */
        (uint16)( SHL_PAD_U32(8U)
                ),
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000,
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191 */
        (uint16)0x0000,
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_ALT13_FUNC_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95
        SIUL2_0_PORT81_TRACE_TRACE_ETM_D3 */
        (uint16)( SHL_PAD_U32(1U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT102_SAI0_SAI0_D2_OUT */
        (uint16)( SHL_PAD_U32(6U)
                ),
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000,
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191 */
        (uint16)0x0000,
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_ALT14_FUNC_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000,
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191 */
        (uint16)0x0000,
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_ALT15_FUNC_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111
        SIUL2_0_PORT105_TRACE_TRACE_ETM_D1 */
        (uint16)( SHL_PAD_U32(9U)
                ),
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000,
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191 */
        (uint16)0x0000,
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_ANALOG_INPUT_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_ADC0_ADC0_S8 |
        SIUL2_0_PORT1_ADC0_ADC0_S9 |
        SIUL2_0_PORT2_ADC1_ADC1_X_0 |
        SIUL2_0_PORT3_ADC1_ADC1_S17 |
        SIUL2_0_PORT4_ADC1_ADC1_S15 |
        SIUL2_0_PORT6_ADC0_ADC0_S18 |
        SIUL2_0_PORT7_ADC0_ADC0_S11 |
        SIUL2_0_PORT8_ADC0_ADC0_P2 |
        SIUL2_0_PORT9_ADC0_ADC0_P7 |
        SIUL2_0_PORT11_ADC1_ADC1_S10 |
        SIUL2_0_PORT12_ADC1_ADC1_P0 |
        SIUL2_0_PORT13_ADC1_ADC1_P1 |
        SIUL2_0_PORT14_ADC1_ADC1_P4 |
        SIUL2_0_PORT15_ADC1_ADC1_P7 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_ADC1_ADC1_S13 |
        SIUL2_0_PORT17_ADC2_ADC2_S19 |
        SIUL2_0_PORT18_ADC2_ADC2_P0 |
        SIUL2_0_PORT19_ADC2_ADC2_P1 |
        SIUL2_0_PORT20_ADC2_ADC2_P2 |
        SIUL2_0_PORT21_ADC2_ADC2_S12 |
        SIUL2_0_PORT23_ADC1_ADC1_S19 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_ADC1_ADC1_S14 |
        SIUL2_0_PORT32_ADC0_ADC0_S14 |
        SIUL2_0_PORT33_ADC1_ADC1_S15 |
        SIUL2_0_PORT33_ADC0_ADC0_S15 |
        SIUL2_0_PORT40_ADC0_ADC0_X_0 |
        SIUL2_0_PORT41_ADC0_ADC0_X_1 |
        SIUL2_0_PORT42_ADC0_ADC0_X_2 |
        SIUL2_0_PORT43_ADC0_ADC0_X_3 |
        SIUL2_0_PORT44_ADC1_ADC1_X_1 |
        SIUL2_0_PORT45_ADC0_ADC0_S8 |
        SIUL2_0_PORT45_ADC1_ADC1_S8 |
        SIUL2_0_PORT45_ADC2_ADC2_S8 |
        SIUL2_0_PORT46_ADC0_ADC0_S9 |
        SIUL2_0_PORT46_ADC1_ADC1_S9 |
        SIUL2_0_PORT46_ADC2_ADC2_S9 |
        SIUL2_0_PORT47_ADC1_ADC1_S11 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_ADC1_ADC1_S12 |
        SIUL2_0_PORT49_ADC1_ADC1_X_2 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT69_ADC1_ADC1_S14 |
        SIUL2_0_PORT70_ADC1_ADC1_S18 |
        SIUL2_0_PORT71_ADC1_ADC1_S16 |
        SIUL2_0_PORT72_ADC0_ADC0_S12 |
        SIUL2_0_PORT73_ADC0_ADC0_S13 |
        SIUL2_0_PORT74_ADC1_ADC1_X_3 |
        SIUL2_0_PORT75_ADC0_ADC0_S17 */
        (uint16)( SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT87_ADC2_ADC2_S23 |
        SIUL2_0_PORT88_ADC2_ADC2_S22 |
        SIUL2_0_PORT89_ADC0_ADC0_S20 |
        SIUL2_0_PORT90_ADC0_ADC0_S21 |
        SIUL2_0_PORT95_ADC2_ADC2_S21 */
        (uint16)( SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_ADC0_ADC0_P1 |
        SIUL2_0_PORT97_ADC0_ADC0_P0 |
        SIUL2_0_PORT98_ADC0_ADC0_S16 |
        SIUL2_0_PORT99_ADC0_ADC0_S10 |
        SIUL2_0_PORT100_ADC0_ADC0_S19 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT116_ADC0_ADC0_S22 |
        SIUL2_0_PORT117_ADC0_ADC0_S23 |
        SIUL2_0_PORT118_ADC2_ADC2_S18 |
        SIUL2_0_PORT119_ADC2_ADC2_S17 |
        SIUL2_0_PORT120_ADC1_ADC1_S20 |
        SIUL2_0_PORT122_ADC2_ADC2_S16 |
        SIUL2_0_PORT123_ADC1_ADC1_S21 |
        SIUL2_0_PORT124_ADC1_ADC1_S22 |
        SIUL2_0_PORT125_ADC1_ADC1_S23 |
        SIUL2_0_PORT126_ADC2_ADC2_S15 |
        SIUL2_0_PORT127_ADC2_ADC2_S14 */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT128_ADC1_ADC1_P2 |
        SIUL2_0_PORT129_ADC1_ADC1_P3 |
        SIUL2_0_PORT130_ADC1_ADC1_P5 |
        SIUL2_0_PORT132_ADC2_ADC2_S9 |
        SIUL2_0_PORT133_ADC2_ADC2_S8 |
        SIUL2_0_PORT134_ADC1_ADC1_P6 |
        SIUL2_0_PORT135_ADC2_ADC2_S20 |
        SIUL2_0_PORT138_ADC0_ADC0_P5 |
        SIUL2_0_PORT139_ADC0_ADC0_P6 |
        SIUL2_0_PORT143_ADC0_ADC0_P3 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_ADC0_ADC0_P4 |
        SIUL2_0_PORT145_ADC2_ADC2_S10 |
        SIUL2_0_PORT145_ADC1_ADC1_S22 |
        SIUL2_0_PORT146_ADC2_ADC2_S11 |
        SIUL2_0_PORT146_ADC1_ADC1_S23 |
        SIUL2_0_PORT149_ADC2_ADC2_P3 |
        SIUL2_0_PORT150_ADC2_ADC2_P4 |
        SIUL2_0_PORT151_ADC2_ADC2_P5 |
        SIUL2_0_PORT152_ADC2_ADC2_S13 |
        SIUL2_0_PORT153_ADC2_ADC2_P7 |
        SIUL2_0_PORT154_ADC2_ADC2_P6 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U)
                ),
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191 */
        (uint16)0x0000,
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_ONLY_OUTPUT_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31
        SIUL2_0_PORT24_OSC32K_OSC32K_XTAL */
        (uint16)( SHL_PAD_U32(8U)
                ),
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000,
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191 */
        (uint16)0x0000,
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_ONLY_INPUT_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_CMP1_CMP1_IN0 |
        SIUL2_0_PORT1_CMP1_CMP1_IN1 |
        SIUL2_0_PORT1_WKPU_WKPU_5 |
        SIUL2_0_PORT2_WKPU_WKPU_0 |
        SIUL2_0_PORT2_CMP1_CMP1_IN2 |
        SIUL2_0_PORT6_WKPU_WKPU_15 |
        SIUL2_0_PORT8_WKPU_WKPU_23 |
        SIUL2_0_PORT9_WKPU_WKPU_21 |
        SIUL2_0_PORT13_WKPU_WKPU_4 |
        SIUL2_0_PORT15_WKPU_WKPU_20 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_WKPU_WKPU_31 |
        SIUL2_0_PORT20_WKPU_WKPU_59 |
        SIUL2_0_PORT25_OSC32K_OSC32K_EXTAL |
        SIUL2_0_PORT25_WKPU_WKPU_34 |
        SIUL2_0_PORT26_WKPU_WKPU_35 |
        SIUL2_0_PORT30_WKPU_WKPU_37 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_WKPU_WKPU_7 |
        SIUL2_0_PORT34_WKPU_WKPU_8 |
        SIUL2_0_PORT40_CMP2_CMP2_IN3 |
        SIUL2_0_PORT40_WKPU_WKPU_25 |
        SIUL2_0_PORT41_CMP2_CMP2_IN2 |
        SIUL2_0_PORT41_WKPU_WKPU_17 |
        SIUL2_0_PORT42_CMP2_CMP2_IN1 |
        SIUL2_0_PORT43_CMP2_CMP2_IN0 |
        SIUL2_0_PORT43_WKPU_WKPU_16 |
        SIUL2_0_PORT44_WKPU_WKPU_12 |
        SIUL2_0_PORT45_WKPU_WKPU_11 |
        SIUL2_0_PORT47_WKPU_WKPU_33 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_WKPU_WKPU_13 |
        SIUL2_0_PORT49_WKPU_WKPU_14 |
        SIUL2_0_PORT51_WKPU_WKPU_38 |
        SIUL2_0_PORT53_WKPU_WKPU_39 |
        SIUL2_0_PORT55_WKPU_WKPU_40 |
        SIUL2_0_PORT58_WKPU_WKPU_41 |
        SIUL2_0_PORT60_WKPU_WKPU_42 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT66_CMP0_CMP0_IN2 |
        SIUL2_0_PORT67_CMP0_CMP0_IN4 |
        SIUL2_0_PORT68_CMP1_CMP1_IN3 |
        SIUL2_0_PORT70_WKPU_WKPU_3 |
        SIUL2_0_PORT71_WKPU_WKPU_2 |
        SIUL2_0_PORT73_WKPU_WKPU_10 |
        SIUL2_0_PORT75_WKPU_WKPU_18 */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT82_WKPU_WKPU_36 |
        SIUL2_0_PORT84_WKPU_WKPU_43 |
        SIUL2_0_PORT87_WKPU_WKPU_44 |
        SIUL2_0_PORT88_WKPU_WKPU_46 |
        SIUL2_0_PORT89_WKPU_WKPU_45 |
        SIUL2_0_PORT90_WKPU_WKPU_48 |
        SIUL2_0_PORT93_WKPU_WKPU_47 |
        SIUL2_0_PORT95_WKPU_WKPU_49 */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_WKPU_WKPU_6 |
        SIUL2_0_PORT98_WKPU_WKPU_9 |
        SIUL2_0_PORT99_SYSTEM_NMI_B |
        SIUL2_0_PORT99_WKPU_WKPU_1 |
        SIUL2_0_PORT100_WKPU_WKPU_22 |
        SIUL2_0_PORT102_CMP0_CMP0_IN7 |
        SIUL2_0_PORT103_CMP0_CMP0_IN6 |
        SIUL2_0_PORT109_WKPU_WKPU_24 |
        SIUL2_0_PORT111_CMP0_CMP0_IN1 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT112_CMP0_CMP0_IN5 |
        SIUL2_0_PORT116_WKPU_WKPU_54 |
        SIUL2_0_PORT119_WKPU_WKPU_50 |
        SIUL2_0_PORT123_WKPU_WKPU_51 |
        SIUL2_0_PORT125_WKPU_WKPU_52 |
        SIUL2_0_PORT127_WKPU_WKPU_53 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT128_WKPU_WKPU_26 |
        SIUL2_0_PORT130_WKPU_WKPU_27 |
        SIUL2_0_PORT133_WKPU_WKPU_32 |
        SIUL2_0_PORT134_WKPU_WKPU_29 |
        SIUL2_0_PORT136_CMP0_CMP0_IN3 |
        SIUL2_0_PORT137_CMP0_CMP0_IN0 |
        SIUL2_0_PORT139_WKPU_WKPU_28 |
        SIUL2_0_PORT142_WKPU_WKPU_30 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_WKPU_WKPU_19 |
        SIUL2_0_PORT146_WKPU_WKPU_55 |
        SIUL2_0_PORT149_WKPU_WKPU_56 |
        SIUL2_0_PORT151_WKPU_WKPU_57 |
        SIUL2_0_PORT153_WKPU_WKPU_58 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U)
                ),
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191 */
        (uint16)0x0000,
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223
        SIUL2_0_PORT217_WKPU_WKPU_45 */
        (uint16)( SHL_PAD_U32(9U)
                ),
        /* Pads 224 - 239
        SIUL2_0_PORT225_WKPU_WKPU_0 |
        SIUL2_0_PORT227_WKPU_WKPU_15 |
        SIUL2_0_PORT229_WKPU_WKPU_14 |
        SIUL2_0_PORT231_WKPU_WKPU_8 |
        SIUL2_0_PORT233_WKPU_WKPU_27 |
        SIUL2_0_PORT235_WKPU_WKPU_18 */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U)
                )
    }
    ,
    /*  Mode PORT_INPUT1_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_SIUL_EIRQ_0 |
        SIUL2_0_PORT1_SIUL_EIRQ_1 |
        SIUL2_0_PORT2_SIUL_EIRQ_2 |
        SIUL2_0_PORT3_SIUL_EIRQ_3 |
        SIUL2_0_PORT4_SIUL_EIRQ_4 |
        SIUL2_0_PORT5_SIUL_EIRQ_5 |
        SIUL2_0_PORT6_CAN0_CAN0_RX |
        SIUL2_0_PORT7_SIUL_EIRQ_7 |
        SIUL2_0_PORT8_SIUL_EIRQ_16 |
        SIUL2_0_PORT9_SIUL_EIRQ_17 |
        SIUL2_0_PORT10_SIUL_EIRQ_18 |
        SIUL2_0_PORT11_SIUL_EIRQ_19 |
        SIUL2_0_PORT12_CAN1_CAN1_RX |
        SIUL2_0_PORT13_SIUL_EIRQ_21 |
        SIUL2_0_PORT14_SIUL_EIRQ_22 |
        SIUL2_0_PORT15_SIUL_EIRQ_23 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_SIUL_EIRQ_4 |
        SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_6_G_IN |
        SIUL2_0_PORT18_SIUL_EIRQ_0 |
        SIUL2_0_PORT19_SIUL_EIRQ_1 |
        SIUL2_0_PORT20_SIUL_EIRQ_2 |
        SIUL2_0_PORT21_SIUL_EIRQ_3 |
        SIUL2_0_PORT22_CAN1_CAN1_RX |
        SIUL2_0_PORT23_EMIOS_1_EMIOS_1_CH_6_H_IN |
        SIUL2_0_PORT24_EMIOS_1_EMIOS_1_CH_7_H |
        SIUL2_0_PORT25_SIUL_EIRQ_5 |
        SIUL2_0_PORT26_EMIOS_1_EMIOS_1_CH_9_H_IN |
        SIUL2_0_PORT27_EMIOS_1_EMIOS_1_CH_10_H_IN |
        SIUL2_0_PORT28_CAN0_CAN0_RX |
        SIUL2_0_PORT29_EMIOS_1_EMIOS_1_CH_12_H_IN |
        SIUL2_0_PORT30_SIUL_EIRQ_7 |
        SIUL2_0_PORT31_EMIOS_1_EMIOS_1_CH_14_H_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_CAN0_CAN0_RX |
        SIUL2_0_PORT33_SIUL_EIRQ_9 |
        SIUL2_0_PORT34_CAN4_CAN4_RX |
        SIUL2_0_PORT35_SIUL_EIRQ_11 |
        SIUL2_0_PORT36_SIUL_EIRQ_12 |
        SIUL2_0_PORT37_SIUL_EIRQ_13 |
        SIUL2_0_PORT40_SIUL_EIRQ_14 |
        SIUL2_0_PORT41_SIUL_EIRQ_15 |
        SIUL2_0_PORT42_SIUL_EIRQ_24 |
        SIUL2_0_PORT43_SIUL_EIRQ_25 |
        SIUL2_0_PORT44_SIUL_EIRQ_26 |
        SIUL2_0_PORT45_SIUL_EIRQ_27 |
        SIUL2_0_PORT46_SIUL_EIRQ_28 |
        SIUL2_0_PORT47_SIUL_EIRQ_29 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_SIUL_EIRQ_30 |
        SIUL2_0_PORT49_SIUL_EIRQ_31 |
        SIUL2_0_PORT50_EMIOS_1_EMIOS_1_CH_15_H_IN |
        SIUL2_0_PORT51_EMIOS_1_EMIOS_1_CH_15_H_IN |
        SIUL2_0_PORT52_EMIOS_1_EMIOS_1_CH_16_X_IN |
        SIUL2_0_PORT53_SIUL_EIRQ_8 |
        SIUL2_0_PORT54_SIUL_EIRQ_9 |
        SIUL2_0_PORT55_CAN1_CAN1_RX |
        SIUL2_0_PORT56_SIUL_EIRQ_11 |
        SIUL2_0_PORT57_SIUL_EIRQ_12 |
        SIUL2_0_PORT58_SIUL_EIRQ_13 |
        SIUL2_0_PORT59_EMIOS_1_EMIOS_1_CH_23_X_IN |
        SIUL2_0_PORT60_SIUL_EIRQ_14 |
        SIUL2_0_PORT61_CAN4_CAN4_RX |
        SIUL2_0_PORT62_FXIO_FXIO_D11_IN |
        SIUL2_0_PORT63_SIUL_EIRQ_15 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_SIUL_EIRQ_0 |
        SIUL2_0_PORT65_CAN3_CAN3_RX |
        SIUL2_0_PORT66_CAN0_CAN0_RX |
        SIUL2_0_PORT67_SIUL_EIRQ_3 |
        SIUL2_0_PORT68_SIUL_EIRQ_4 |
        SIUL2_0_PORT69_SIUL_EIRQ_5 |
        SIUL2_0_PORT70_CAN2_CAN2_RX |
        SIUL2_0_PORT71_SIUL_EIRQ_7 |
        SIUL2_0_PORT72_SIUL_EIRQ_16 |
        SIUL2_0_PORT73_CAN1_CAN1_RX |
        SIUL2_0_PORT74_SIUL_EIRQ_18 |
        SIUL2_0_PORT75_CAN5_CAN5_RX |
        SIUL2_0_PORT76_SIUL_EIRQ_20 |
        SIUL2_0_PORT77_SIUL_EIRQ_21 |
        SIUL2_0_PORT78_CAN2_CAN2_RX |
        SIUL2_0_PORT79_SIUL_EIRQ_23 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_CAN2_CAN2_RX |
        SIUL2_0_PORT81_FXIO_FXIO_D2_IN |
        SIUL2_0_PORT82_EMIOS_2_EMIOS_2_CH_12_H_IN |
        SIUL2_0_PORT83_EMIOS_2_EMIOS_2_CH_13_H_IN |
        SIUL2_0_PORT84_SIUL_EIRQ_16 |
        SIUL2_0_PORT85_SIUL_EIRQ_17 |
        SIUL2_0_PORT86_EMIOS_0_EMIOS_0_CH_8_X_IN |
        SIUL2_0_PORT87_SIUL_EIRQ_18 |
        SIUL2_0_PORT88_SIUL_EIRQ_19 |
        SIUL2_0_PORT89_SIUL_EIRQ_20 |
        SIUL2_0_PORT90_CAN5_CAN5_RX |
        SIUL2_0_PORT91_SIUL_EIRQ_22 |
        SIUL2_0_PORT92_EMIOS_1_EMIOS_1_CH_7_H_IN |
        SIUL2_0_PORT93_CAN3_CAN3_RX |
        SIUL2_0_PORT94_EMIOS_1_EMIOS_1_CH_12_H_IN |
        SIUL2_0_PORT95_CAN4_CAN4_RX */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_SIUL_EIRQ_8 |
        SIUL2_0_PORT97_SIUL_EIRQ_9 |
        SIUL2_0_PORT98_SIUL_EIRQ_10 |
        SIUL2_0_PORT99_SIUL_EIRQ_11 |
        SIUL2_0_PORT100_SIUL_EIRQ_12 |
        SIUL2_0_PORT101_SIUL_EIRQ_13 |
        SIUL2_0_PORT102_SIUL_EIRQ_14 |
        SIUL2_0_PORT103_SIUL_EIRQ_15 |
        SIUL2_0_PORT104_SIUL_EIRQ_24 |
        SIUL2_0_PORT105_SIUL_EIRQ_25 |
        SIUL2_0_PORT106_SIUL_EIRQ_26 |
        SIUL2_0_PORT107_SIUL_EIRQ_27 |
        SIUL2_0_PORT108_SIUL_EIRQ_28 |
        SIUL2_0_PORT109_SIUL_EIRQ_29 |
        SIUL2_0_PORT110_SIUL_EIRQ_30 |
        SIUL2_0_PORT111_CAN3_CAN3_RX */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT112_EMIOS_0_EMIOS_0_CH_1_G_IN |
        SIUL2_0_PORT113_CAN5_CAN5_RX |
        SIUL2_0_PORT114_EMIOS_1_EMIOS_1_CH_15_H_IN |
        SIUL2_0_PORT115_CAN2_CAN2_RX |
        SIUL2_0_PORT116_SIUL_EIRQ_25 |
        SIUL2_0_PORT117_SIUL_EIRQ_26 |
        SIUL2_0_PORT118_SIUL_EIRQ_27 |
        SIUL2_0_PORT119_SIUL_EIRQ_28 |
        SIUL2_0_PORT120_SIUL_EIRQ_29 |
        SIUL2_0_PORT121_EMIOS_1_EMIOS_1_CH_22_X_IN |
        SIUL2_0_PORT122_EMIOS_1_EMIOS_1_CH_23_X_IN |
        SIUL2_0_PORT123_SIUL_EIRQ_30 |
        SIUL2_0_PORT124_SIUL_EIRQ_31 |
        SIUL2_0_PORT125_EMIOS_2_EMIOS_2_CH_8_X_IN |
        SIUL2_0_PORT126_EMIOS_2_EMIOS_2_CH_16_X_IN |
        SIUL2_0_PORT127_EMIOS_2_EMIOS_2_CH_22_X_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT128_SIUL_EIRQ_0 |
        SIUL2_0_PORT129_SIUL_EIRQ_1 |
        SIUL2_0_PORT130_SIUL_EIRQ_2 |
        SIUL2_0_PORT131_SIUL_EIRQ_3 |
        SIUL2_0_PORT132_SIUL_EIRQ_4 |
        SIUL2_0_PORT133_SIUL_EIRQ_5 |
        SIUL2_0_PORT134_SIUL_EIRQ_6 |
        SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_7_G_IN |
        SIUL2_0_PORT136_SIUL_EIRQ_7 |
        SIUL2_0_PORT137_SIUL_EIRQ_8 |
        SIUL2_0_PORT138_SIUL_EIRQ_9 |
        SIUL2_0_PORT139_SIUL_EIRQ_10 |
        SIUL2_0_PORT140_SIUL_EIRQ_11 |
        SIUL2_0_PORT142_CAN4_CAN4_RX |
        SIUL2_0_PORT143_SIUL_EIRQ_14 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_SIUL_EIRQ_15 |
        SIUL2_0_PORT145_EMIOS_2_EMIOS_2_CH_23_X_IN |
        SIUL2_0_PORT146_EMIOS_2_EMIOS_2_CH_17_Y_IN |
        SIUL2_0_PORT147_EMIOS_0_EMIOS_0_CH_22_X_IN |
        SIUL2_0_PORT148_EMIOS_1_EMIOS_1_CH_0_X_IN |
        SIUL2_0_PORT149_EMIOS_1_EMIOS_1_CH_1_H_IN |
        SIUL2_0_PORT150_EMIOS_1_EMIOS_1_CH_2_H_IN |
        SIUL2_0_PORT151_EMIOS_1_EMIOS_1_CH_3_H_IN |
        SIUL2_0_PORT152_EMIOS_1_EMIOS_1_CH_4_H_IN |
        SIUL2_0_PORT153_CAN2_CAN2_RX |
        SIUL2_0_PORT154_EMIOS_1_EMIOS_1_CH_6_H_IN |
        SIUL2_0_PORT155_EMIOS_0_EMIOS_0_CH_10_H_IN |
        SIUL2_0_PORT156_EMIOS_0_EMIOS_0_CH_11_H_IN |
        SIUL2_0_PORT157_CAN3_CAN3_RX |
        SIUL2_0_PORT158_LPSPI0_LPSPI0_SOUT_IN |
        SIUL2_0_PORT159_CAN4_CAN4_RX */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT160_SIUL_EIRQ_0 |
        SIUL2_0_PORT161_SIUL_EIRQ_1 |
        SIUL2_0_PORT162_SIUL_EIRQ_2 |
        SIUL2_0_PORT163_SIUL_EIRQ_3 |
        SIUL2_0_PORT164_SIUL_EIRQ_4 |
        SIUL2_0_PORT165_CAN5_CAN5_RX |
        SIUL2_0_PORT166_SIUL_EIRQ_6 |
        SIUL2_0_PORT167_SIUL_EIRQ_7 |
        SIUL2_0_PORT168_SIUL_EIRQ_16 |
        SIUL2_0_PORT169_SIUL_EIRQ_17 |
        SIUL2_0_PORT170_SIUL_EIRQ_18 |
        SIUL2_0_PORT171_SIUL_EIRQ_19 |
        SIUL2_0_PORT172_SIUL_EIRQ_20 |
        SIUL2_0_PORT173_SIUL_EIRQ_21 |
        SIUL2_0_PORT174_SIUL_EIRQ_22 |
        SIUL2_0_PORT175_CAN1_CAN1_RX */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT176_EMIOS_1_EMIOS_1_CH_0_X_IN |
        SIUL2_0_PORT177_EMIOS_1_EMIOS_1_CH_1_H_IN |
        SIUL2_0_PORT178_EMIOS_1_EMIOS_1_CH_2_H_IN |
        SIUL2_0_PORT179_EMIOS_1_EMIOS_1_CH_3_H_IN |
        SIUL2_0_PORT180_EMIOS_1_EMIOS_1_CH_4_H_IN |
        SIUL2_0_PORT181_CAN0_CAN0_RX |
        SIUL2_0_PORT182_EMIOS_1_EMIOS_1_CH_6_H_IN |
        SIUL2_0_PORT183_EMIOS_1_EMIOS_1_CH_7_H_IN |
        SIUL2_0_PORT184_EMIOS_1_EMIOS_1_CH_8_X_IN |
        SIUL2_0_PORT185_EMIOS_1_EMIOS_1_CH_9_H_IN |
        SIUL2_0_PORT186_CAN2_CAN2_RX |
        SIUL2_0_PORT187_EMIOS_1_EMIOS_1_CH_11_H_IN |
        SIUL2_0_PORT188_EMIOS_1_EMIOS_1_CH_12_H_IN |
        SIUL2_0_PORT189_EMIOS_1_EMIOS_1_CH_13_H_IN |
        SIUL2_0_PORT190_CAN3_CAN3_RX |
        SIUL2_0_PORT191_EMIOS_1_EMIOS_1_CH_15_H_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT192_SIUL_EIRQ_8 |
        SIUL2_0_PORT193_SIUL_EIRQ_9 |
        SIUL2_0_PORT194_SIUL_EIRQ_10 |
        SIUL2_0_PORT195_SIUL_EIRQ_11 |
        SIUL2_0_PORT196_SIUL_EIRQ_12 |
        SIUL2_0_PORT197_SIUL_EIRQ_13 |
        SIUL2_0_PORT198_SIUL_EIRQ_14 |
        SIUL2_0_PORT199_SIUL_EIRQ_15 |
        SIUL2_0_PORT200_SIUL_EIRQ_24 |
        SIUL2_0_PORT201_CAN4_CAN4_RX |
        SIUL2_0_PORT202_SIUL_EIRQ_26 |
        SIUL2_0_PORT203_SIUL_EIRQ_27 |
        SIUL2_0_PORT204_SIUL_EIRQ_28 |
        SIUL2_0_PORT205_SIUL_EIRQ_29 |
        SIUL2_0_PORT206_CAN5_CAN5_RX |
        SIUL2_0_PORT207_SIUL_EIRQ_31 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 208 - 223
        SIUL2_0_PORT208_EMIOS_2_EMIOS_2_CH_16_X_IN |
        SIUL2_0_PORT209_EMIOS_2_EMIOS_2_CH_17_Y_IN |
        SIUL2_0_PORT210_EMIOS_2_EMIOS_2_CH_18_Y_IN |
        SIUL2_0_PORT211_EMIOS_2_EMIOS_2_CH_19_Y_IN |
        SIUL2_0_PORT212_EMIOS_2_EMIOS_2_CH_20_Y_IN |
        SIUL2_0_PORT213_EMIOS_2_EMIOS_2_CH_21_Y_IN |
        SIUL2_0_PORT214_EMIOS_2_EMIOS_2_CH_22_X_IN |
        SIUL2_0_PORT215_EMIOS_0_EMIOS_0_CH_0_X_IN |
        SIUL2_0_PORT216_EMIOS_0_EMIOS_0_CH_1_G_IN |
        SIUL2_0_PORT217_EMIOS_0_EMIOS_0_CH_2_G_IN |
        SIUL2_0_PORT218_EMIOS_0_EMIOS_0_CH_3_G_IN |
        SIUL2_0_PORT219_EMIOS_0_EMIOS_0_CH_4_G_IN |
        SIUL2_0_PORT220_EMIOS_0_EMIOS_0_CH_5_G_IN |
        SIUL2_0_PORT221_SIUL_EIRQ_29 |
        SIUL2_0_PORT222_SIUL_EIRQ_30 |
        SIUL2_0_PORT223_SIUL_EIRQ_31 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 224 - 239
        SIUL2_0_PORT224_SIUL_EIRQ_16 |
        SIUL2_0_PORT225_SIUL_EIRQ_17 |
        SIUL2_0_PORT226_SIUL_EIRQ_18 |
        SIUL2_0_PORT227_SIUL_EIRQ_19 |
        SIUL2_0_PORT228_SIUL_EIRQ_20 |
        SIUL2_0_PORT229_SIUL_EIRQ_21 |
        SIUL2_0_PORT230_SIUL_EIRQ_22 |
        SIUL2_0_PORT231_SIUL_EIRQ_23 |
        SIUL2_0_PORT232_SIUL_EIRQ_24 |
        SIUL2_0_PORT233_SIUL_EIRQ_25 |
        SIUL2_0_PORT234_SIUL_EIRQ_26 |
        SIUL2_0_PORT235_SIUL_EIRQ_27 |
        SIUL2_0_PORT236_SIUL_EIRQ_28 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U)
                )
    }
    ,
    /*  Mode PORT_INPUT2_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_EMIOS_0_EMIOS_0_CH_17_Y_IN |
        SIUL2_0_PORT1_EMIOS_0_EMIOS_0_CH_9_H_IN |
        SIUL2_0_PORT2_EMIOS_1_EMIOS_1_CH_19_Y_IN |
        SIUL2_0_PORT3_EMIOS_1_EMIOS_1_CH_20_Y_IN |
        SIUL2_0_PORT4_FXIO_FXIO_D6_IN |
        SIUL2_0_PORT6_SIUL_EIRQ_6 |
        SIUL2_0_PORT7_EMIOS_1_EMIOS_1_CH_11_H_IN |
        SIUL2_0_PORT8_EMIOS_1_EMIOS_1_CH_12_H_IN |
        SIUL2_0_PORT9_FXIO_FXIO_D7_IN |
        SIUL2_0_PORT10_EMIOS_0_EMIOS_0_CH_12_H_IN |
        SIUL2_0_PORT11_EMIOS_0_EMIOS_0_CH_13_H_IN |
        SIUL2_0_PORT12_SIUL_EIRQ_20 |
        SIUL2_0_PORT13_EMIOS_0_EMIOS_0_CH_15_H_IN |
        SIUL2_0_PORT14_EMIOS_1_EMIOS_1_CH_4_H_IN |
        SIUL2_0_PORT15_EMIOS_0_EMIOS_0_CH_10_H_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_EMIOS_0_EMIOS_0_CH_11_H_IN |
        SIUL2_0_PORT17_FXIO_FXIO_D19_IN |
        SIUL2_0_PORT18_EMIOS_1_EMIOS_1_CH_0_X_IN |
        SIUL2_0_PORT19_EMIOS_1_EMIOS_1_CH_1_H_IN |
        SIUL2_0_PORT20_EMIOS_1_EMIOS_1_CH_2_H_IN |
        SIUL2_0_PORT21_EMIOS_1_EMIOS_1_CH_3_H_IN |
        SIUL2_0_PORT22_EMIOS_1_EMIOS_1_CH_4_H_IN |
        SIUL2_0_PORT23_FXIO_FXIO_D2_IN |
        SIUL2_0_PORT24_FXIO_FXIO_D3 |
        SIUL2_0_PORT25_EMIOS_1_EMIOS_1_CH_8_X |
        SIUL2_0_PORT26_EMIOS_2_EMIOS_2_CH_9_H_IN |
        SIUL2_0_PORT27_EMIOS_2_EMIOS_2_CH_10_H_IN |
        SIUL2_0_PORT28_SIUL_EIRQ_6 |
        SIUL2_0_PORT29_EMIOS_2_EMIOS_2_CH_12_H_IN |
        SIUL2_0_PORT30_EMIOS_1_EMIOS_1_CH_13_H_IN |
        SIUL2_0_PORT31_GMAC0_GMAC0_PPS0_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_SIUL_EIRQ_8 |
        SIUL2_0_PORT33_EMIOS_0_EMIOS_0_CH_7_G_IN |
        SIUL2_0_PORT34_SIUL_EIRQ_10 |
        SIUL2_0_PORT35_EMIOS_0_EMIOS_0_CH_9_H_IN |
        SIUL2_0_PORT36_EMIOS_0_EMIOS_0_CH_4_G_IN |
        SIUL2_0_PORT37_EMIOS_0_EMIOS_0_CH_5_G_IN |
        SIUL2_0_PORT40_EMIOS_1_EMIOS_1_CH_15_H_IN |
        SIUL2_0_PORT41_EMIOS_1_EMIOS_1_CH_16_X_IN |
        SIUL2_0_PORT42_EMIOS_1_EMIOS_1_CH_17_Y_IN |
        SIUL2_0_PORT43_EMIOS_1_EMIOS_1_CH_18_Y_IN |
        SIUL2_0_PORT44_EMIOS_0_EMIOS_0_CH_0_X_IN |
        SIUL2_0_PORT45_EMIOS_0_EMIOS_0_CH_1_G_IN |
        SIUL2_0_PORT46_EMIOS_0_EMIOS_0_CH_2_G_IN |
        SIUL2_0_PORT47_EMIOS_0_EMIOS_0_CH_3_G_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_EMIOS_0_EMIOS_0_CH_4_G_IN |
        SIUL2_0_PORT49_EMIOS_0_EMIOS_0_CH_5_G_IN |
        SIUL2_0_PORT50_EMIOS_2_EMIOS_2_CH_14_H_IN |
        SIUL2_0_PORT51_EMIOS_2_EMIOS_2_CH_15_H_IN |
        SIUL2_0_PORT52_EMIOS_2_EMIOS_2_CH_16_X_IN |
        SIUL2_0_PORT53_EMIOS_1_EMIOS_1_CH_17_Y_IN |
        SIUL2_0_PORT54_EMIOS_1_EMIOS_1_CH_18_Y_IN |
        SIUL2_0_PORT55_SIUL_EIRQ_10 |
        SIUL2_0_PORT56_EMIOS_1_EMIOS_1_CH_20_Y_IN |
        SIUL2_0_PORT57_EMIOS_1_EMIOS_1_CH_21_Y_IN |
        SIUL2_0_PORT58_EMIOS_1_EMIOS_1_CH_22_X_IN |
        SIUL2_0_PORT59_EMIOS_2_EMIOS_2_CH_23_X_IN |
        SIUL2_0_PORT60_EMIOS_2_EMIOS_2_CH_10_H_IN |
        SIUL2_0_PORT61_EMIOS_2_EMIOS_2_CH_11_H_IN |
        SIUL2_0_PORT63_EMIOS_0_EMIOS_0_CH_19_Y_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_0_X_IN |
        SIUL2_0_PORT65_SIUL_EIRQ_1 |
        SIUL2_0_PORT66_SIUL_EIRQ_2 |
        SIUL2_0_PORT67_EMIOS_0_EMIOS_0_CH_3_G_IN |
        SIUL2_0_PORT68_EMIOS_0_EMIOS_0_CH_8_X_IN |
        SIUL2_0_PORT69_EMIOS_0_EMIOS_0_CH_16_X_IN |
        SIUL2_0_PORT70_SIUL_EIRQ_6 |
        SIUL2_0_PORT71_EMIOS_1_EMIOS_1_CH_7_H_IN |
        SIUL2_0_PORT72_EMIOS_1_EMIOS_1_CH_9_H_IN |
        SIUL2_0_PORT73_SIUL_EIRQ_17 |
        SIUL2_0_PORT74_EMIOS_0_EMIOS_0_CH_6_G_IN |
        SIUL2_0_PORT75_SIUL_EIRQ_19 |
        SIUL2_0_PORT76_EMIOS_0_EMIOS_0_CH_22_X_IN |
        SIUL2_0_PORT77_EMIOS_0_EMIOS_0_CH_23_X_IN |
        SIUL2_0_PORT78_SIUL_EIRQ_22 |
        SIUL2_0_PORT79_EMIOS_0_EMIOS_0_CH_11_H_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_EMIOS_1_EMIOS_1_CH_9_H_IN |
        SIUL2_0_PORT81_FXIO_FXIO_D14_IN |
        SIUL2_0_PORT82_FXIO_FXIO_D6_IN |
        SIUL2_0_PORT83_FXIO_FXIO_D13_IN |
        SIUL2_0_PORT84_EMIOS_2_EMIOS_2_CH_14_H_IN |
        SIUL2_0_PORT85_EMIOS_2_EMIOS_2_CH_15_H_IN |
        SIUL2_0_PORT87_FXIO_FXIO_D16_IN |
        SIUL2_0_PORT88_EMIOS_1_EMIOS_1_CH_0_X_IN |
        SIUL2_0_PORT89_EMIOS_1_EMIOS_1_CH_1_H_IN |
        SIUL2_0_PORT90_SIUL_EIRQ_21 |
        SIUL2_0_PORT91_EMIOS_1_EMIOS_1_CH_4_H_IN |
        SIUL2_0_PORT92_FXIO_FXIO_D2_IN |
        SIUL2_0_PORT93_SIUL_EIRQ_23 |
        SIUL2_0_PORT94_EMIOS_2_EMIOS_2_CH_5_H_IN |
        SIUL2_0_PORT95_EMIOS_1_EMIOS_1_CH_14_H_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_2_G_IN |
        SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_3_G_IN |
        SIUL2_0_PORT98_EMIOS_1_EMIOS_1_CH_21_Y_IN |
        SIUL2_0_PORT99_EMIOS_1_EMIOS_1_CH_22_X_IN |
        SIUL2_0_PORT100_EMIOS_1_EMIOS_1_CH_23_X_IN |
        SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_2_G_IN |
        SIUL2_0_PORT102_EMIOS_1_EMIOS_1_CH_12_H_IN |
        SIUL2_0_PORT103_LPSPI0_LPSPI0_PCS3_IN |
        SIUL2_0_PORT104_EMIOS_0_EMIOS_0_CH_12_H_IN |
        SIUL2_0_PORT105_EMIOS_0_EMIOS_0_CH_13_H_IN |
        SIUL2_0_PORT106_EMIOS_0_EMIOS_0_CH_16_X_IN |
        SIUL2_0_PORT107_EMIOS_0_EMIOS_0_CH_17_Y_IN |
        SIUL2_0_PORT108_EMIOS_0_EMIOS_0_CH_18_Y_IN |
        SIUL2_0_PORT109_EMIOS_0_EMIOS_0_CH_20_Y_IN |
        SIUL2_0_PORT110_EMIOS_0_EMIOS_0_CH_21_Y_IN |
        SIUL2_0_PORT111_SIUL_EIRQ_31 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT112_EMIOS_1_EMIOS_1_CH_15_H_IN |
        SIUL2_0_PORT113_SIUL_EIRQ_24 |
        SIUL2_0_PORT114_FXIO_FXIO_D2_IN |
        SIUL2_0_PORT115_EMIOS_1_EMIOS_1_CH_16_X_IN |
        SIUL2_0_PORT116_EMIOS_1_EMIOS_1_CH_17_Y_IN |
        SIUL2_0_PORT117_EMIOS_1_EMIOS_1_CH_18_Y_IN |
        SIUL2_0_PORT118_EMIOS_1_EMIOS_1_CH_19_Y_IN |
        SIUL2_0_PORT119_EMIOS_1_EMIOS_1_CH_20_Y_IN |
        SIUL2_0_PORT120_EMIOS_1_EMIOS_1_CH_21_Y_IN |
        SIUL2_0_PORT122_EMIOS_2_EMIOS_2_CH_7_H_IN |
        SIUL2_0_PORT123_EMIOS_2_EMIOS_2_CH_9_H_IN |
        SIUL2_0_PORT124_EMIOS_2_EMIOS_2_CH_0_X_IN |
        SIUL2_0_PORT125_LPUART15_LPUART15_RX |
        SIUL2_0_PORT126_LPSPI5_LPSPI5_PCS3_IN |
        SIUL2_0_PORT127_FXIO_FXIO_D6_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT128_FXIO_FXIO_D3_IN |
        SIUL2_0_PORT129_FXIO_FXIO_D2_IN |
        SIUL2_0_PORT130_EMIOS_0_EMIOS_0_CH_3_G_IN |
        SIUL2_0_PORT131_EMIOS_0_EMIOS_0_CH_19_Y_IN |
        SIUL2_0_PORT132_EMIOS_0_EMIOS_0_CH_18_Y_IN |
        SIUL2_0_PORT133_EMIOS_0_EMIOS_0_CH_19_Y_IN |
        SIUL2_0_PORT134_EMIOS_1_EMIOS_1_CH_14_H_IN |
        SIUL2_0_PORT135_FXIO_FXIO_D11_IN |
        SIUL2_0_PORT136_EMIOS_0_EMIOS_0_CH_6_G_IN |
        SIUL2_0_PORT137_EMIOS_0_EMIOS_0_CH_7_G_IN |
        SIUL2_0_PORT138_EMIOS_0_EMIOS_0_CH_20_Y_IN |
        SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_1_G_IN |
        SIUL2_0_PORT140_EMIOS_1_EMIOS_1_CH_5_H_IN |
        SIUL2_0_PORT142_SIUL_EIRQ_13 |
        SIUL2_0_PORT143_EMIOS_0_EMIOS_0_CH_22_X_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_EMIOS_0_EMIOS_0_CH_23_X_IN |
        SIUL2_0_PORT145_FXIO_FXIO_D5_IN |
        SIUL2_0_PORT146_FXIO_FXIO_D4_IN |
        SIUL2_0_PORT149_EMIOS_2_EMIOS_2_CH_19_Y_IN |
        SIUL2_0_PORT150_EMIOS_2_EMIOS_2_CH_20_Y_IN |
        SIUL2_0_PORT151_EMIOS_2_EMIOS_2_CH_21_Y_IN |
        SIUL2_0_PORT152_EMIOS_2_EMIOS_2_CH_4_H_IN |
        SIUL2_0_PORT153_EMIOS_1_EMIOS_1_CH_5_H_IN |
        SIUL2_0_PORT154_EMIOS_2_EMIOS_2_CH_6_H_IN |
        SIUL2_0_PORT155_EMIOS_1_EMIOS_1_CH_7_H_IN |
        SIUL2_0_PORT157_EMIOS_0_EMIOS_0_CH_12_H_IN |
        SIUL2_0_PORT159_LPSPI0_LPSPI0_PCS0_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT160_EMIOS_2_EMIOS_2_CH_0_X_IN |
        SIUL2_0_PORT161_EMIOS_2_EMIOS_2_CH_1_H_IN |
        SIUL2_0_PORT162_EMIOS_2_EMIOS_2_CH_2_H_IN |
        SIUL2_0_PORT163_EMIOS_2_EMIOS_2_CH_3_H_IN |
        SIUL2_0_PORT164_EMIOS_2_EMIOS_2_CH_4_H_IN |
        SIUL2_0_PORT165_SIUL_EIRQ_5 |
        SIUL2_0_PORT166_EMIOS_2_EMIOS_2_CH_6_H_IN |
        SIUL2_0_PORT167_EMIOS_2_EMIOS_2_CH_7_H_IN |
        SIUL2_0_PORT168_EMIOS_2_EMIOS_2_CH_8_X_IN |
        SIUL2_0_PORT169_EMIOS_2_EMIOS_2_CH_9_H_IN |
        SIUL2_0_PORT170_EMIOS_2_EMIOS_2_CH_10_H_IN |
        SIUL2_0_PORT171_EMIOS_2_EMIOS_2_CH_11_H_IN |
        SIUL2_0_PORT172_EMIOS_2_EMIOS_2_CH_12_H_IN |
        SIUL2_0_PORT173_EMIOS_2_EMIOS_2_CH_13_H_IN |
        SIUL2_0_PORT174_EMIOS_2_EMIOS_2_CH_14_H_IN |
        SIUL2_0_PORT175_SIUL_EIRQ_23 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT176_EMIOS_2_EMIOS_2_CH_16_X_IN |
        SIUL2_0_PORT177_EMIOS_2_EMIOS_2_CH_17_Y_IN |
        SIUL2_0_PORT178_EMIOS_2_EMIOS_2_CH_18_Y_IN |
        SIUL2_0_PORT179_EMIOS_2_EMIOS_2_CH_19_Y_IN |
        SIUL2_0_PORT180_EMIOS_2_EMIOS_2_CH_20_Y_IN |
        SIUL2_0_PORT181_EMIOS_1_EMIOS_1_CH_5_H_IN |
        SIUL2_0_PORT182_EMIOS_2_EMIOS_2_CH_22_X_IN |
        SIUL2_0_PORT183_EMIOS_2_EMIOS_2_CH_23_X_IN |
        SIUL2_0_PORT184_LPUART9_LPUART9_RX |
        SIUL2_0_PORT185_FXIO_FXIO_D6_IN |
        SIUL2_0_PORT186_EMIOS_1_EMIOS_1_CH_10_H_IN |
        SIUL2_0_PORT187_LPSPI4_LPSPI4_PCS2_IN |
        SIUL2_0_PORT188_FXIO_FXIO_D7_IN |
        SIUL2_0_PORT189_FXIO_FXIO_D8_IN |
        SIUL2_0_PORT190_EMIOS_1_EMIOS_1_CH_14_H_IN |
        SIUL2_0_PORT191_FXIO_FXIO_D9_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT192_EMIOS_1_EMIOS_1_CH_16_X_IN |
        SIUL2_0_PORT193_EMIOS_1_EMIOS_1_CH_17_Y_IN |
        SIUL2_0_PORT194_EMIOS_1_EMIOS_1_CH_18_Y_IN |
        SIUL2_0_PORT195_EMIOS_1_EMIOS_1_CH_19_Y_IN |
        SIUL2_0_PORT196_EMIOS_1_EMIOS_1_CH_20_Y_IN |
        SIUL2_0_PORT197_EMIOS_1_EMIOS_1_CH_21_Y_IN |
        SIUL2_0_PORT198_EMIOS_1_EMIOS_1_CH_22_X_IN |
        SIUL2_0_PORT199_EMIOS_1_EMIOS_1_CH_23_X_IN |
        SIUL2_0_PORT200_EMIOS_0_EMIOS_0_CH_13_H_IN |
        SIUL2_0_PORT201_SIUL_EIRQ_25 |
        SIUL2_0_PORT202_EMIOS_0_EMIOS_0_CH_14_H_IN |
        SIUL2_0_PORT203_EMIOS_0_EMIOS_0_CH_15_H_IN |
        SIUL2_0_PORT204_EMIOS_0_EMIOS_0_CH_16_X_IN |
        SIUL2_0_PORT205_EMIOS_0_EMIOS_0_CH_17_Y_IN |
        SIUL2_0_PORT206_SIUL_EIRQ_30 |
        SIUL2_0_PORT207_EMIOS_2_EMIOS_2_CH_15_H_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 208 - 223
        SIUL2_0_PORT208_FXIO_FXIO_D15_IN |
        SIUL2_0_PORT209_FXIO_FXIO_D16_IN |
        SIUL2_0_PORT210_FXIO_FXIO_D17_IN |
        SIUL2_0_PORT211_FXIO_FXIO_D18_IN |
        SIUL2_0_PORT212_FXIO_FXIO_D19_IN |
        SIUL2_0_PORT213_FXIO_FXIO_D20_IN |
        SIUL2_0_PORT214_FXIO_FXIO_D21_IN |
        SIUL2_0_PORT215_EMIOS_2_EMIOS_2_CH_23_X_IN |
        SIUL2_0_PORT216_FXIO_FXIO_D23_IN |
        SIUL2_0_PORT217_FXIO_FXIO_D24_IN |
        SIUL2_0_PORT218_FXIO_FXIO_D25_IN |
        SIUL2_0_PORT219_FXIO_FXIO_D26_IN |
        SIUL2_0_PORT220_LPSPI5_LPSPI5_PCS0_IN |
        SIUL2_0_PORT221_EMIOS_0_EMIOS_0_CH_6_G_IN |
        SIUL2_0_PORT222_EMIOS_0_EMIOS_0_CH_7_G_IN |
        SIUL2_0_PORT223_EMIOS_0_EMIOS_0_CH_8_X_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 224 - 239
        SIUL2_0_PORT224_EMIOS_0_EMIOS_0_CH_9_H_IN |
        SIUL2_0_PORT225_EMIOS_0_EMIOS_0_CH_10_H_IN |
        SIUL2_0_PORT226_EMIOS_0_EMIOS_0_CH_11_H_IN |
        SIUL2_0_PORT227_EMIOS_0_EMIOS_0_CH_12_H_IN |
        SIUL2_0_PORT228_EMIOS_0_EMIOS_0_CH_13_H_IN |
        SIUL2_0_PORT229_EMIOS_0_EMIOS_0_CH_14_H_IN |
        SIUL2_0_PORT230_EMIOS_0_EMIOS_0_CH_15_H_IN |
        SIUL2_0_PORT231_EMIOS_0_EMIOS_0_CH_16_X_IN |
        SIUL2_0_PORT232_FXIO_FXIO_D24_IN |
        SIUL2_0_PORT233_FXIO_FXIO_D25_IN |
        SIUL2_0_PORT234_FXIO_FXIO_D26_IN |
        SIUL2_0_PORT235_FXIO_FXIO_D27_IN |
        SIUL2_0_PORT236_FXIO_FXIO_D28_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U)
                )
    }
    ,
    /*  Mode PORT_INPUT3_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_EMIOS_1_EMIOS_1_CH_0_X_IN |
        SIUL2_0_PORT1_FXIO_FXIO_D3_IN |
        SIUL2_0_PORT2_FCCU_FCCU_ERR_IN0 |
        SIUL2_0_PORT3_FCCU_FCCU_ERR_IN1 |
        SIUL2_0_PORT4_JTAG_JTAG_TMS_SWD_DIO_IN |
        SIUL2_0_PORT6_EMIOS_1_EMIOS_1_CH_13_H_IN |
        SIUL2_0_PORT7_FXIO_FXIO_D9_IN |
        SIUL2_0_PORT8_EMIOS_2_EMIOS_2_CH_7_H_IN |
        SIUL2_0_PORT9_LPSPI2_LPSPI2_PCS0_IN |
        SIUL2_0_PORT10_FXIO_FXIO_D0_IN |
        SIUL2_0_PORT11_EMIOS_1_EMIOS_1_CH_1_H_IN |
        SIUL2_0_PORT12_EMIOS_0_EMIOS_0_CH_14_H_IN |
        SIUL2_0_PORT13_EMIOS_1_EMIOS_1_CH_3_H_IN |
        SIUL2_0_PORT14_EMIOS_2_EMIOS_2_CH_18_Y_IN |
        SIUL2_0_PORT15_FXIO_FXIO_D31_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_FXIO_FXIO_D30_IN |
        SIUL2_0_PORT17_LPSPI3_LPSPI3_SOUT_IN |
        SIUL2_0_PORT18_EMIOS_1_EMIOS_1_CH_16_X_IN |
        SIUL2_0_PORT19_EMIOS_2_EMIOS_2_CH_1_H_IN |
        SIUL2_0_PORT20_EMIOS_2_EMIOS_2_CH_2_H_IN |
        SIUL2_0_PORT21_EMIOS_2_EMIOS_2_CH_3_H_IN |
        SIUL2_0_PORT22_FXIO_FXIO_D1_IN |
        SIUL2_0_PORT25_EMIOS_2_EMIOS_2_CH_8_X |
        SIUL2_0_PORT26_GMAC0_GMAC0_PPS0_IN |
        SIUL2_0_PORT27_GMAC0_GMAC0_PPS1_IN |
        SIUL2_0_PORT28_EMIOS_1_EMIOS_1_CH_11_H_IN |
        SIUL2_0_PORT29_GMAC0_GMAC0_PPS2_IN |
        SIUL2_0_PORT30_EMIOS_2_EMIOS_2_CH_13_H_IN |
        SIUL2_0_PORT31_FXIO_FXIO_D0_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_EMIOS_0_EMIOS_0_CH_3_G_IN |
        SIUL2_0_PORT33_EMIOS_1_EMIOS_1_CH_5_H_IN |
        SIUL2_0_PORT34_EMIOS_0_EMIOS_0_CH_8_X_IN |
        SIUL2_0_PORT35_FXIO_FXIO_D17_IN |
        SIUL2_0_PORT36_EMIOS_1_EMIOS_1_CH_10_H_IN |
        SIUL2_0_PORT37_EMIOS_1_EMIOS_1_CH_11_H_IN |
        SIUL2_0_PORT40_FXIO_FXIO_D29_IN |
        SIUL2_0_PORT41_FXIO_FXIO_D28_IN |
        SIUL2_0_PORT42_FXIO_FXIO_D27_IN |
        SIUL2_0_PORT43_FXIO_FXIO_D26_IN |
        SIUL2_0_PORT44_FXIO_FXIO_D25_IN |
        SIUL2_0_PORT45_FXIO_FXIO_D8_IN |
        SIUL2_0_PORT46_FXIO_FXIO_D23_IN |
        SIUL2_0_PORT47_FXIO_FXIO_D22_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_FXIO_FXIO_D21_IN |
        SIUL2_0_PORT49_EMIOS_1_EMIOS_1_CH_7_H_IN |
        SIUL2_0_PORT50_FXIO_FXIO_D1_IN |
        SIUL2_0_PORT51_GMAC0_GMAC0_PPS0_IN |
        SIUL2_0_PORT52_FXIO_FXIO_D3_IN |
        SIUL2_0_PORT53_EMIOS_2_EMIOS_2_CH_17_Y_IN |
        SIUL2_0_PORT54_EMIOS_2_EMIOS_2_CH_18_Y_IN |
        SIUL2_0_PORT55_EMIOS_1_EMIOS_1_CH_19_Y_IN |
        SIUL2_0_PORT56_EMIOS_2_EMIOS_2_CH_20_Y_IN |
        SIUL2_0_PORT57_EMIOS_2_EMIOS_2_CH_21_Y_IN |
        SIUL2_0_PORT58_EMIOS_2_EMIOS_2_CH_22_X_IN |
        SIUL2_0_PORT59_FXIO_FXIO_D8_IN |
        SIUL2_0_PORT60_GMAC0_GMAC0_PPS3_IN |
        SIUL2_0_PORT61_FXIO_FXIO_D10_IN |
        SIUL2_0_PORT63_HSE_HSE_TAMPER_EXTIN0 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_14_H_IN |
        SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_1_G_IN |
        SIUL2_0_PORT66_EMIOS_0_EMIOS_0_CH_2_G_IN |
        SIUL2_0_PORT67_LPUART0_LPUART0_TX_IN |
        SIUL2_0_PORT68_FXIO_FXIO_D5_IN |
        SIUL2_0_PORT69_FXIO_FXIO_D4_IN |
        SIUL2_0_PORT70_EMIOS_1_EMIOS_1_CH_6_H_IN |
        SIUL2_0_PORT71_FXIO_FXIO_D10_IN |
        SIUL2_0_PORT72_FXIO_FXIO_D12_IN |
        SIUL2_0_PORT73_EMIOS_1_EMIOS_1_CH_8_X_IN |
        SIUL2_0_PORT74_EMIOS_1_EMIOS_1_CH_0_X_IN |
        SIUL2_0_PORT75_EMIOS_1_EMIOS_1_CH_1_H_IN |
        SIUL2_0_PORT76_EMIOS_1_EMIOS_1_CH_2_H_IN |
        SIUL2_0_PORT77_EMIOS_1_EMIOS_1_CH_3_H_IN |
        SIUL2_0_PORT78_EMIOS_0_EMIOS_0_CH_10_H_IN |
        SIUL2_0_PORT79_LPI2C1_LPI2C1_SCL_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_EMIOS_2_EMIOS_2_CH_9_H_IN |
        SIUL2_0_PORT81_LPI2C1_LPI2C1_SCLS_IN |
        SIUL2_0_PORT82_FXIO_FXIO_D12_IN |
        SIUL2_0_PORT83_LPSPI2_LPSPI2_PCS1_IN |
        SIUL2_0_PORT84_GMAC0_GMAC0_PPS0_IN |
        SIUL2_0_PORT85_GMAC0_GMAC0_PPS1_IN |
        SIUL2_0_PORT87_CAN6_CAN6_RX |
        SIUL2_0_PORT88_EMIOS_2_EMIOS_2_CH_0_X_IN |
        SIUL2_0_PORT89_EMIOS_2_EMIOS_2_CH_1_H_IN |
        SIUL2_0_PORT90_EMIOS_1_EMIOS_1_CH_3_H_IN |
        SIUL2_0_PORT91_EMIOS_2_EMIOS_2_CH_3_H_IN |
        SIUL2_0_PORT92_FXIO_FXIO_D21_IN |
        SIUL2_0_PORT93_EMIOS_1_EMIOS_1_CH_10_H_IN |
        SIUL2_0_PORT94_FXIO_FXIO_D0_IN |
        SIUL2_0_PORT95_EMIOS_2_EMIOS_2_CH_6_H_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_16_X_IN |
        SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_17_Y_IN |
        SIUL2_0_PORT98_FXIO_FXIO_D4_IN |
        SIUL2_0_PORT99_FXIO_FXIO_D5_IN |
        SIUL2_0_PORT100_LPSPI1_LPSPI1_PCS1_IN |
        SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_19_Y_IN |
        SIUL2_0_PORT102_FXIO_FXIO_D3_IN |
        SIUL2_0_PORT103_LPSPI3_LPSPI3_PCS3_IN |
        SIUL2_0_PORT104_FXIO_FXIO_D1_IN |
        SIUL2_0_PORT105_FXIO_FXIO_D0_IN |
        SIUL2_0_PORT106_EMIOS_1_EMIOS_1_CH_10_H_IN |
        SIUL2_0_PORT107_LPSPI0_LPSPI0_SCK_IN |
        SIUL2_0_PORT108_LPI2C1_LPI2C1_HREQ |
        SIUL2_0_PORT109_GMAC0_GMAC0_PPS1_IN |
        SIUL2_0_PORT110_GMAC0_GMAC0_PPS0_IN |
        SIUL2_0_PORT111_EMIOS_0_EMIOS_0_CH_0_X_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT112_LPSPI0_LPSPI0_SIN_IN |
        SIUL2_0_PORT113_EMIOS_0_EMIOS_0_CH_18_Y_IN |
        SIUL2_0_PORT115_FXIO_FXIO_D3_IN |
        SIUL2_0_PORT116_EMIOS_2_EMIOS_2_CH_0_X_IN |
        SIUL2_0_PORT117_EMIOS_2_EMIOS_2_CH_8_X_IN |
        SIUL2_0_PORT118_EMIOS_2_EMIOS_2_CH_22_X_IN |
        SIUL2_0_PORT119_EMIOS_2_EMIOS_2_CH_23_X_IN |
        SIUL2_0_PORT120_FXIO_FXIO_D29_IN |
        SIUL2_0_PORT122_FXIO_FXIO_D7_IN |
        SIUL2_0_PORT123_FXIO_FXIO_D31_IN |
        SIUL2_0_PORT124_LPSPI5_LPSPI5_SIN_IN |
        SIUL2_0_PORT125_LPSPI5_LPSPI5_PCS2_IN |
        SIUL2_0_PORT127_LPSPI5_LPSPI5_SCK_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT128_LPUART7_LPUART7_RX |
        SIUL2_0_PORT129_LPSPI0_LPSPI0_SCK_IN |
        SIUL2_0_PORT130_EMIOS_1_EMIOS_1_CH_8_X_IN |
        SIUL2_0_PORT131_GMAC0_GMAC0_PPS0_IN |
        SIUL2_0_PORT132_EMIOS_1_EMIOS_1_CH_4_H_IN |
        SIUL2_0_PORT133_EMIOS_1_EMIOS_1_CH_5_H_IN |
        SIUL2_0_PORT134_FXIO_FXIO_D12_IN |
        SIUL2_0_PORT135_LPUART4_LPUART4_RX |
        SIUL2_0_PORT136_FXIO_FXIO_D8_IN |
        SIUL2_0_PORT137_EMIOS_1_EMIOS_1_CH_13_H_IN |
        SIUL2_0_PORT138_FXIO_FXIO_D4_IN |
        SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_21_Y_IN |
        SIUL2_0_PORT140_GMAC0_GMAC0_PPS3_IN |
        SIUL2_0_PORT142_EMIOS_0_EMIOS_0_CH_19_Y_IN |
        SIUL2_0_PORT143_FCCU_FCCU_ERR_IN0 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_FCCU_FCCU_ERR_IN1 |
        SIUL2_0_PORT149_LPSPI4_LPSPI4_SIN_IN |
        SIUL2_0_PORT150_LPSPI4_LPSPI4_SCK_IN |
        SIUL2_0_PORT151_LPSPI4_LPSPI4_PCS0_IN |
        SIUL2_0_PORT152_FXIO_FXIO_D5_IN |
        SIUL2_0_PORT153_EMIOS_2_EMIOS_2_CH_5_H_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT160_LPSPI2_LPSPI2_SCK_IN |
        SIUL2_0_PORT161_LPUART5_LPUART5_RX |
        SIUL2_0_PORT162_LPSPI2_LPSPI2_SOUT_IN |
        SIUL2_0_PORT163_LPUART6_LPUART6_RX |
        SIUL2_0_PORT164_FXIO_FXIO_D0_IN |
        SIUL2_0_PORT165_EMIOS_2_EMIOS_2_CH_5_H_IN |
        SIUL2_0_PORT167_FXIO_FXIO_D1_IN |
        SIUL2_0_PORT168_FXIO_FXIO_D2_IN |
        SIUL2_0_PORT171_HSE_HSE_TAMPER_EXTIN0 |
        SIUL2_0_PORT172_LPSPI3_LPSPI3_SIN_IN |
        SIUL2_0_PORT173_LPUART10_LPUART10_RX |
        SIUL2_0_PORT174_FCCU_FCCU_ERR_IN0 |
        SIUL2_0_PORT175_EMIOS_2_EMIOS_2_CH_15_H_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT176_LPSPI3_LPSPI3_PCS0_IN |
        SIUL2_0_PORT177_LPUART12_LPUART12_RX |
        SIUL2_0_PORT178_LPSPI3_LPSPI3_PCS1_IN |
        SIUL2_0_PORT179_LPUART7_LPUART7_RX |
        SIUL2_0_PORT180_FXIO_FXIO_D4_IN |
        SIUL2_0_PORT181_EMIOS_2_EMIOS_2_CH_21_Y_IN |
        SIUL2_0_PORT182_LPSPI4_LPSPI4_PCS2_IN |
        SIUL2_0_PORT183_LPSPI3_LPSPI3_PCS3_IN |
        SIUL2_0_PORT185_LPSPI2_LPSPI2_PCS2_IN |
        SIUL2_0_PORT186_LPSPI2_LPSPI2_PCS3_IN |
        SIUL2_0_PORT187_LPUART11_LPUART11_TX_IN |
        SIUL2_0_PORT188_LPUART11_LPUART11_RX |
        SIUL2_0_PORT189_LPSPI3_LPSPI3_PCS1_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT192_LPUART13_LPUART13_TX_IN |
        SIUL2_0_PORT193_LPUART13_LPUART13_RX |
        SIUL2_0_PORT194_LPUART14_LPUART14_TX_IN |
        SIUL2_0_PORT195_LPUART14_LPUART14_RX |
        SIUL2_0_PORT196_LPUART15_LPUART15_TX_IN |
        SIUL2_0_PORT197_LPUART15_LPUART15_RX |
        SIUL2_0_PORT198_FXIO_FXIO_D10_IN |
        SIUL2_0_PORT199_FXIO_FXIO_D11_IN |
        SIUL2_0_PORT200_FXIO_FXIO_D12_IN |
        SIUL2_0_PORT201_EMIOS_1_EMIOS_1_CH_5_H_IN |
        SIUL2_0_PORT202_FXIO_FXIO_D2_IN |
        SIUL2_0_PORT203_FXIO_FXIO_D3_IN |
        SIUL2_0_PORT204_LPSPI4_LPSPI4_PCS3_IN |
        SIUL2_0_PORT205_FXIO_FXIO_D13_IN |
        SIUL2_0_PORT206_EMIOS_0_EMIOS_0_CH_18_Y_IN |
        SIUL2_0_PORT207_FXIO_FXIO_D14_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 208 - 223
        SIUL2_0_PORT213_CAN6_CAN6_RX |
        SIUL2_0_PORT215_FXIO_FXIO_D22_IN |
        SIUL2_0_PORT216_LPSPI5_LPSPI5_PCS2_IN |
        SIUL2_0_PORT217_LPUART12_LPUART12_RX |
        SIUL2_0_PORT219_CAN7_CAN7_RX |
        SIUL2_0_PORT221_FXIO_FXIO_D29_IN |
        SIUL2_0_PORT222_FXIO_FXIO_D30_IN |
        SIUL2_0_PORT223_FXIO_FXIO_D31_IN */
        (uint16)( SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 224 - 239
        SIUL2_0_PORT224_FXIO_FXIO_D16_IN |
        SIUL2_0_PORT225_FXIO_FXIO_D17_IN |
        SIUL2_0_PORT226_FXIO_FXIO_D18_IN |
        SIUL2_0_PORT227_FXIO_FXIO_D19_IN |
        SIUL2_0_PORT228_FXIO_FXIO_D20_IN |
        SIUL2_0_PORT229_FXIO_FXIO_D21_IN |
        SIUL2_0_PORT230_FXIO_FXIO_D22_IN |
        SIUL2_0_PORT231_FXIO_FXIO_D23_IN |
        SIUL2_0_PORT232_LPUART2_LPUART2_TX_IN |
        SIUL2_0_PORT233_LPUART10_LPUART10_RX |
        SIUL2_0_PORT234_LPUART11_LPUART11_TX_IN |
        SIUL2_0_PORT235_LPUART11_LPUART11_RX */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U)
                )
    }
    ,
    /*  Mode PORT_INPUT4_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_FXIO_FXIO_D2_IN |
        SIUL2_0_PORT1_LPSPI0_LPSPI0_PCS6_IN |
        SIUL2_0_PORT2_FXIO_FXIO_D4_IN |
        SIUL2_0_PORT3_FXIO_FXIO_D5_IN |
        SIUL2_0_PORT6_FXIO_FXIO_D19_IN |
        SIUL2_0_PORT7_LPSPI0_LPSPI0_PCS1_IN |
        SIUL2_0_PORT8_FXIO_FXIO_D6_IN |
        SIUL2_0_PORT9_LPSPI3_LPSPI3_PCS0_IN |
        SIUL2_0_PORT11_FXIO_FXIO_D1_IN |
        SIUL2_0_PORT12_EMIOS_1_EMIOS_1_CH_2_H_IN |
        SIUL2_0_PORT13_FXIO_FXIO_D8_IN |
        SIUL2_0_PORT14_FXIO_FXIO_D14_IN |
        SIUL2_0_PORT15_LPUART6_LPUART6_RX */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_LPSPI0_LPSPI0_PCS4_IN |
        SIUL2_0_PORT17_LPUART4_LPUART4_TX_IN |
        SIUL2_0_PORT18_EMIOS_2_EMIOS_2_CH_0_X_IN |
        SIUL2_0_PORT19_LPUART1_LPUART1_RX |
        SIUL2_0_PORT20_LPSPI1_LPSPI1_SIN_IN |
        SIUL2_0_PORT21_FXIO_FXIO_D0_IN |
        SIUL2_0_PORT22_LPSPI1_LPSPI1_PCS1_IN |
        SIUL2_0_PORT25_FXIO_FXIO_D2 |
        SIUL2_0_PORT26_FXIO_FXIO_D1_IN |
        SIUL2_0_PORT27_FXIO_FXIO_D5_IN |
        SIUL2_0_PORT28_EMIOS_2_EMIOS_2_CH_11_H_IN |
        SIUL2_0_PORT29_LPSPI1_LPSPI1_SIN_IN |
        SIUL2_0_PORT30_LPUART2_LPUART2_RX |
        SIUL2_0_PORT31_LPSPI0_LPSPI0_PCS1_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_EMIOS_1_EMIOS_1_CH_6_H_IN |
        SIUL2_0_PORT33_LPI2C0_LPI2C0_SCLS_IN |
        SIUL2_0_PORT34_FXIO_FXIO_D18_IN |
        SIUL2_0_PORT35_LPSPI2_LPSPI2_SOUT_IN |
        SIUL2_0_PORT36_LPSPI0_LPSPI0_SOUT_IN |
        SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS0_IN |
        SIUL2_0_PORT40_LPSPI0_LPSPI0_PCS5_IN |
        SIUL2_0_PORT41_LPUART9_LPUART9_RX |
        SIUL2_0_PORT42_LPSPI4_LPSPI4_SCK_IN |
        SIUL2_0_PORT43_LPI2C0_LPI2C0_HREQ |
        SIUL2_0_PORT44_LPUART8_LPUART8_RX |
        SIUL2_0_PORT45_FXIO_FXIO_D24_IN |
        SIUL2_0_PORT46_LPUART7_LPUART7_RX |
        SIUL2_0_PORT47_LPSPI1_LPSPI1_SIN_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_LPSPI1_LPSPI1_SOUT_IN |
        SIUL2_0_PORT49_FXIO_FXIO_D20_IN |
        SIUL2_0_PORT50_LPSPI1_LPSPI1_PCS1_IN |
        SIUL2_0_PORT51_FXIO_FXIO_D2_IN |
        SIUL2_0_PORT52_LPUART14_LPUART14_TX_IN |
        SIUL2_0_PORT53_FXIO_FXIO_D4_IN |
        SIUL2_0_PORT54_FXIO_FXIO_D15_IN |
        SIUL2_0_PORT55_EMIOS_2_EMIOS_2_CH_19_Y_IN |
        SIUL2_0_PORT56_FXIO_FXIO_D5_IN |
        SIUL2_0_PORT57_FXIO_FXIO_D6_IN |
        SIUL2_0_PORT58_FXIO_FXIO_D7_IN |
        SIUL2_0_PORT59_LPSPI2_LPSPI2_SOUT_IN |
        SIUL2_0_PORT60_FXIO_FXIO_D9_IN |
        SIUL2_0_PORT61_LPSPI2_LPSPI2_SCK_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_GMAC0_GMAC0_MII_RMII_RXD_0 |
        SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_15_H_IN |
        SIUL2_0_PORT66_LPUART0_LPUART0_RX |
        SIUL2_0_PORT68_JTAG_JTAG_TCK_SWD_CLK |
        SIUL2_0_PORT69_JTAG_JTAG_TDI |
        SIUL2_0_PORT70_FXIO_FXIO_D11_IN |
        SIUL2_0_PORT71_LPI2C0_LPI2C0_HREQ |
        SIUL2_0_PORT72_LPUART1_LPUART1_RX |
        SIUL2_0_PORT73_FXIO_FXIO_D13_IN |
        SIUL2_0_PORT74_LPSPI2_LPSPI2_PCS1_IN |
        SIUL2_0_PORT75_FXIO_FXIO_D15_IN |
        SIUL2_0_PORT76_FXIO_FXIO_D19_IN |
        SIUL2_0_PORT77_FXIO_FXIO_D16_IN |
        SIUL2_0_PORT78_EMIOS_1_EMIOS_1_CH_4_H_IN |
        SIUL2_0_PORT79_LPSPI2_LPSPI2_SCK_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_FXIO_FXIO_D15_IN |
        SIUL2_0_PORT81_LPSPI3_LPSPI3_SCK_IN |
        SIUL2_0_PORT82_LPUART6_LPUART6_RX |
        SIUL2_0_PORT83_GMAC0_GMAC0_MII_RMII_RGMII_TX_CLK_IN |
        SIUL2_0_PORT84_FXIO_FXIO_D14_IN |
        SIUL2_0_PORT85_FXIO_FXIO_D15_IN |
        SIUL2_0_PORT88_FXIO_FXIO_D17_IN |
        SIUL2_0_PORT89_FXIO_FXIO_D18_IN |
        SIUL2_0_PORT90_EMIOS_2_EMIOS_2_CH_2_H_IN |
        SIUL2_0_PORT91_FXIO_FXIO_D20_IN |
        SIUL2_0_PORT92_LPI2C1_LPI2C1_SCL_IN |
        SIUL2_0_PORT93_EMIOS_2_EMIOS_2_CH_4_H_IN |
        SIUL2_0_PORT94_FXIO_FXIO_D23_IN |
        SIUL2_0_PORT95_FXIO_FXIO_D1_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_FXIO_FXIO_D0_IN |
        SIUL2_0_PORT97_FXIO_FXIO_D1_IN |
        SIUL2_0_PORT98_FXIO_FXIO_D6_IN |
        SIUL2_0_PORT99_FXIO_FXIO_D7_IN |
        SIUL2_0_PORT100_LPSPI5_LPSPI5_PCS0_IN |
        SIUL2_0_PORT101_FXIO_FXIO_D15_IN |
        SIUL2_0_PORT102_FXIO_FXIO_D13_IN |
        SIUL2_0_PORT103_QUADSPI_QUADSPI_IOFA1_IN |
        SIUL2_0_PORT104_FXIO_FXIO_D11_IN |
        SIUL2_0_PORT105_FXIO_FXIO_D10_IN |
        SIUL2_0_PORT106_LPSPI0_LPSPI0_SIN_IN |
        SIUL2_0_PORT107_GMAC0_GMAC0_MII_RMII_TX_CLK |
        SIUL2_0_PORT108_LPSPI0_LPSPI0_SOUT_IN |
        SIUL2_0_PORT109_FXIO_FXIO_D7_IN |
        SIUL2_0_PORT110_LPI2C0_LPI2C0_SCL_IN |
        SIUL2_0_PORT111_EMIOS_1_EMIOS_1_CH_14_H_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT112_GMAC0_GMAC0_MII_RMII_RGMII_MDIO_IN |
        SIUL2_0_PORT113_GMAC0_GMAC0_PPS2_IN |
        SIUL2_0_PORT116_FXIO_FXIO_D25_IN |
        SIUL2_0_PORT117_FXIO_FXIO_D26_IN |
        SIUL2_0_PORT118_FXIO_FXIO_D27_IN |
        SIUL2_0_PORT119_FXIO_FXIO_D28_IN |
        SIUL2_0_PORT120_HSE_HSE_TAMPER_EXTIN0 |
        SIUL2_0_PORT122_FXIO_FXIO_D30_IN |
        SIUL2_0_PORT123_LPUART14_LPUART14_RX |
        SIUL2_0_PORT124_LPUART15_LPUART15_TX_IN |
        SIUL2_0_PORT125_CAN6_CAN6_RX |
        SIUL2_0_PORT127_CAN7_CAN7_RX */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT128_LPSPI0_LPSPI0_SIN_IN |
        SIUL2_0_PORT129_LPUART7_LPUART7_TX_IN |
        SIUL2_0_PORT130_FXIO_FXIO_D13_IN |
        SIUL2_0_PORT131_FXIO_FXIO_D6_IN |
        SIUL2_0_PORT132_FXIO_FXIO_D6_IN |
        SIUL2_0_PORT133_FXIO_FXIO_D7_IN |
        SIUL2_0_PORT134_LPSPI0_LPSPI0_PCS2_IN |
        SIUL2_0_PORT135_LPSPI3_LPSPI3_SCK_IN |
        SIUL2_0_PORT136_FXIO_FXIO_D12_IN |
        SIUL2_0_PORT137_GMAC0_GMAC0_PPS3_IN |
        SIUL2_0_PORT138_LPUART4_LPUART4_RX |
        SIUL2_0_PORT139_FXIO_FXIO_D5_IN |
        SIUL2_0_PORT140_FXIO_FXIO_D7_IN |
        SIUL2_0_PORT142_GMAC0_GMAC0_PPS1_IN |
        SIUL2_0_PORT143_FXIO_FXIO_D2_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_FXIO_FXIO_D3_IN |
        SIUL2_0_PORT152_FXIO_FXIO_D11_IN |
        SIUL2_0_PORT153_LPSPI4_LPSPI4_SOUT_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT160_LPUART5_LPUART5_TX_IN |
        SIUL2_0_PORT161_LPSPI2_LPSPI2_SIN_IN |
        SIUL2_0_PORT162_LPUART6_LPUART6_TX_IN |
        SIUL2_0_PORT163_LPSPI2_LPSPI2_PCS0_IN |
        SIUL2_0_PORT164_LPSPI2_LPSPI2_SOUT_IN |
        SIUL2_0_PORT167_LPI2C1_LPI2C1_SCL_IN |
        SIUL2_0_PORT168_LPI2C1_LPI2C1_SDA_IN |
        SIUL2_0_PORT172_LPUART10_LPUART10_TX_IN |
        SIUL2_0_PORT173_LPSPI3_LPSPI3_SCK_IN |
        SIUL2_0_PORT174_FXIO_FXIO_D3_IN |
        SIUL2_0_PORT175_FCCU_FCCU_ERR_IN1 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT176_LPUART12_LPUART12_TX_IN |
        SIUL2_0_PORT178_LPUART7_LPUART7_TX_IN |
        SIUL2_0_PORT179_LPSPI3_LPSPI3_PCS2_IN |
        SIUL2_0_PORT180_LPI2C0_LPI2C0_SCL_IN |
        SIUL2_0_PORT181_FXIO_FXIO_D5_IN |
        SIUL2_0_PORT183_LPUART9_LPUART9_TX_IN |
        SIUL2_0_PORT185_LPSPI4_LPSPI4_PCS0_IN |
        SIUL2_0_PORT186_LPSPI4_LPSPI4_PCS1_IN |
        SIUL2_0_PORT188_LPSPI0_LPSPI0_PCS0_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT200_LPSPI5_LPSPI5_PCS3_IN |
        SIUL2_0_PORT201_FXIO_FXIO_D5_IN |
        SIUL2_0_PORT205_LPSPI5_LPSPI5_PCS2_IN |
        SIUL2_0_PORT206_LPSPI2_LPSPI2_PCS0_IN */
        (uint16)( SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 208 - 223
        SIUL2_0_PORT215_LPSPI5_LPSPI5_PCS0_IN |
        SIUL2_0_PORT216_LPUART12_LPUART12_TX_IN |
        SIUL2_0_PORT217_LPSPI5_LPSPI5_SOUT_IN |
        SIUL2_0_PORT221_LPSPI5_LPSPI5_SIN_IN |
        SIUL2_0_PORT222_LPSPI5_LPSPI5_SOUT_IN |
        SIUL2_0_PORT223_LPSPI5_LPSPI5_SCK_IN */
        (uint16)( SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 224 - 239
        SIUL2_0_PORT224_LPSPI2_LPSPI2_PCS2_IN |
        SIUL2_0_PORT225_LPUART0_LPUART0_RX |
        SIUL2_0_PORT226_LPUART3_LPUART3_TX_IN |
        SIUL2_0_PORT227_LPUART3_LPUART3_RX |
        SIUL2_0_PORT228_LPUART4_LPUART4_TX_IN |
        SIUL2_0_PORT229_LPUART4_LPUART4_RX |
        SIUL2_0_PORT230_LPUART8_LPUART8_TX_IN |
        SIUL2_0_PORT231_LPUART2_LPUART2_RX |
        SIUL2_0_PORT232_LPUART10_LPUART10_TX_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U)
                )
    }
    ,
    /*  Mode PORT_INPUT5_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_LPSPI0_LPSPI0_PCS7_IN |
        SIUL2_0_PORT1_LPSPI4_LPSPI4_PCS1_IN |
        SIUL2_0_PORT2_LPUART0_LPUART0_RX |
        SIUL2_0_PORT3_LPSPI1_LPSPI1_SCK_IN |
        SIUL2_0_PORT6_LPUART3_LPUART3_RX |
        SIUL2_0_PORT7_LPUART3_LPUART3_TX_IN |
        SIUL2_0_PORT8_LPUART2_LPUART2_RX |
        SIUL2_0_PORT9_LPUART2_LPUART2_TX_IN |
        SIUL2_0_PORT11_LPSPI1_LPSPI1_PCS0_IN |
        SIUL2_0_PORT12_FXIO_FXIO_D9_IN |
        SIUL2_0_PORT13_LPSPI1_LPSPI1_PCS4_IN |
        SIUL2_0_PORT14_LPSPI1_LPSPI1_PCS3_IN |
        SIUL2_0_PORT15_LPSPI0_LPSPI0_PCS3_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_LPSPI1_LPSPI1_PCS2_IN |
        SIUL2_0_PORT18_LPSPI1_LPSPI1_SOUT_IN |
        SIUL2_0_PORT19_LPSPI1_LPSPI1_SCK_IN |
        SIUL2_0_PORT20_TRGMUX_TRGMUX_IN14 |
        SIUL2_0_PORT21_LPSPI1_LPSPI1_PCS0_IN |
        SIUL2_0_PORT26_LPSPI0_LPSPI0_PCS0_IN |
        SIUL2_0_PORT27_LPUART0_LPUART0_TX_IN |
        SIUL2_0_PORT28_LPUART0_LPUART0_RX |
        SIUL2_0_PORT29_LPUART2_LPUART2_TX_IN |
        SIUL2_0_PORT30_LPSPI0_LPSPI0_SOUT_IN |
        SIUL2_0_PORT31_SAI0_SAI0_MCLK */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_FXIO_FXIO_D14_IN |
        SIUL2_0_PORT33_LPSPI0_LPSPI0_SOUT_IN |
        SIUL2_0_PORT34_LPUART9_LPUART9_RX |
        SIUL2_0_PORT35_GMAC0_GMAC0_MII_RMII_RGMII_TX_CLK_IN |
        SIUL2_0_PORT36_GMAC0_GMAC0_MII_RMII_RGMII_MDIO_IN |
        SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS1_IN |
        SIUL2_0_PORT40_LPSPI4_LPSPI4_PCS0_IN |
        SIUL2_0_PORT41_LPSPI4_LPSPI4_SOUT_IN |
        SIUL2_0_PORT42_LPUART9_LPUART9_TX_IN |
        SIUL2_0_PORT43_LPSPI4_LPSPI4_SIN_IN |
        SIUL2_0_PORT44_LPSPI3_LPSPI3_PCS3_IN |
        SIUL2_0_PORT45_LPSPI3_LPSPI3_PCS2_IN |
        SIUL2_0_PORT46_LPSPI1_LPSPI1_SCK_IN |
        SIUL2_0_PORT47_LPUART7_LPUART7_TX_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_LPUART4_LPUART4_TX_IN |
        SIUL2_0_PORT49_LPUART4_LPUART4_RX |
        SIUL2_0_PORT50_GMAC0_GMAC0_MII_RMII_RX_DV_RGMII_RXCTL |
        SIUL2_0_PORT51_LPUART13_LPUART13_RX |
        SIUL2_0_PORT52_GMAC1_GMAC1_PPS2_IN |
        SIUL2_0_PORT53_LPUART14_LPUART14_RX |
        SIUL2_0_PORT54_LPSPI3_LPSPI3_PCS1_IN |
        SIUL2_0_PORT55_FXIO_FXIO_D4_IN |
        SIUL2_0_PORT56_GMAC0_GMAC0_MII_RMII_RGMII_RXD_1 |
        SIUL2_0_PORT57_LPSPI2_LPSPI2_PCS0_IN |
        SIUL2_0_PORT58_LPUART15_LPUART15_RX |
        SIUL2_0_PORT59_SAI0_SAI0_D0_IN |
        SIUL2_0_PORT60_LPUART5_LPUART5_RX |
        SIUL2_0_PORT61_SAI0_SAI0_D1_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_GMAC0_GMAC0_MII_RMII_RXD_1 |
        SIUL2_0_PORT65_FXIO_FXIO_D5_IN |
        SIUL2_0_PORT66_LPSPI0_LPSPI0_PCS2_IN |
        SIUL2_0_PORT69_LPI2C1_LPI2C1_HREQ |
        SIUL2_0_PORT70_LPUART1_LPUART1_RX |
        SIUL2_0_PORT71_LPI2C1_LPI2C1_SCL_IN |
        SIUL2_0_PORT72_LPI2C0_LPI2C0_SCL_IN |
        SIUL2_0_PORT73_LPI2C0_LPI2C0_SDA_IN |
        SIUL2_0_PORT74_LPSPI4_LPSPI4_PCS0_IN |
        SIUL2_0_PORT75_FXIO_FXIO_D19_IN |
        SIUL2_0_PORT76_LPUART10_LPUART10_RX |
        SIUL2_0_PORT77_SAI0_SAI0_SYNC_IN |
        SIUL2_0_PORT78_FXIO_FXIO_D16_IN |
        SIUL2_0_PORT79_GMAC0_GMAC0_MII_CRS */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_LPUART2_LPUART2_RX |
        SIUL2_0_PORT81_GMAC0_GMAC0_MII_RMII_RX_DV_RGMII_RXCTL |
        SIUL2_0_PORT82_SAI0_SAI0_D2_IN |
        SIUL2_0_PORT83_SAI0_SAI0_D3_IN |
        SIUL2_0_PORT84_LPUART7_LPUART7_RX |
        SIUL2_0_PORT88_LPUART12_LPUART12_TX_IN |
        SIUL2_0_PORT89_LPUART12_LPUART12_RX |
        SIUL2_0_PORT90_FXIO_FXIO_D19_IN |
        SIUL2_0_PORT91_LPUART13_LPUART13_RX |
        SIUL2_0_PORT92_LPUART0_LPUART0_TX_IN |
        SIUL2_0_PORT93_FXIO_FXIO_D3_IN |
        SIUL2_0_PORT94_LPUART1_LPUART1_DSR_B |
        SIUL2_0_PORT95_FXIO_FXIO_D24_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_LPUART5_LPUART5_RX |
        SIUL2_0_PORT97_LPSPI3_LPSPI3_SCK_IN |
        SIUL2_0_PORT98_LPSPI1_LPSPI1_SOUT_IN |
        SIUL2_0_PORT99_LPUART3_LPUART3_RX |
        SIUL2_0_PORT101_LPSPI0_LPSPI0_PCS1_IN |
        SIUL2_0_PORT102_LPUART2_LPUART2_RX |
        SIUL2_0_PORT103_LPUART2_LPUART2_TX_IN |
        SIUL2_0_PORT104_LPUART6_LPUART6_RX |
        SIUL2_0_PORT105_LPI2C1_LPI2C1_SCL_IN |
        SIUL2_0_PORT106_GMAC0_GMAC0_MII_RX_CLK |
        SIUL2_0_PORT107_QUADSPI_QUADSPI_IOFA0_IN |
        SIUL2_0_PORT108_GMAC0_GMAC0_MII_RMII_TX_CLK |
        SIUL2_0_PORT109_LPUART1_LPUART1_RX |
        SIUL2_0_PORT110_LPSPI5_LPSPI5_SCK_IN |
        SIUL2_0_PORT111_GMAC0_GMAC0_PPS2_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT112_LPUART8_LPUART8_TX_IN |
        SIUL2_0_PORT113_FXIO_FXIO_D9_IN |
        SIUL2_0_PORT116_LPSPI1_LPSPI1_PCS2_IN |
        SIUL2_0_PORT122_LPSPI5_LPSPI5_SCK_IN |
        SIUL2_0_PORT123_LPSPI5_LPSPI5_SOUT_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT130_LPUART10_LPUART10_RX |
        SIUL2_0_PORT131_LPUART5_LPUART5_RX |
        SIUL2_0_PORT132_LPSPI0_LPSPI0_PCS0_IN |
        SIUL2_0_PORT133_LPUART2_LPUART2_RX |
        SIUL2_0_PORT134_LPUART10_LPUART10_TX_IN |
        SIUL2_0_PORT136_LPSPI3_LPSPI3_PCS1_IN |
        SIUL2_0_PORT137_FXIO_FXIO_D11_IN |
        SIUL2_0_PORT138_LPSPI2_LPSPI2_PCS1_IN |
        SIUL2_0_PORT139_LPSPI2_LPSPI2_PCS0_IN |
        SIUL2_0_PORT140_FXIO_FXIO_D8_IN |
        SIUL2_0_PORT142_FXIO_FXIO_D7_IN |
        SIUL2_0_PORT143_LPUART3_LPUART3_RX */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_LPSPI2_LPSPI2_SIN_IN |
        SIUL2_0_PORT152_LPSPI2_LPSPI2_SIN_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(8U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT167_LPSPI2_LPSPI2_PCS0_IN |
        SIUL2_0_PORT175_LPSPI3_LPSPI3_SOUT_IN */
        (uint16)( SHL_PAD_U32(7U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT180_LPSPI3_LPSPI3_PCS3_IN |
        SIUL2_0_PORT181_LPUART8_LPUART8_RX |
        SIUL2_0_PORT188_LPSPI4_LPSPI4_PCS3_IN */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(12U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT201_LPUART2_LPUART2_TX_IN |
        SIUL2_0_PORT206_LPSPI2_LPSPI2_PCS2_IN */
        (uint16)( SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239
        SIUL2_0_PORT224_LPUART0_LPUART0_TX_IN |
        SIUL2_0_PORT225_LPSPI2_LPSPI2_PCS3_IN |
        SIUL2_0_PORT227_CAN7_CAN7_RX |
        SIUL2_0_PORT231_LPUART8_LPUART8_RX */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(7U)
                )
    }
    ,
    /*  Mode PORT_INPUT6_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_LPSPI4_LPSPI4_PCS2_IN |
        SIUL2_0_PORT2_LPSPI1_LPSPI1_SIN |
        SIUL2_0_PORT3_LPSPI5_LPSPI5_SCK_IN |
        SIUL2_0_PORT6_LPSPI1_LPSPI1_PCS1_IN |
        SIUL2_0_PORT7_LPUART0_LPUART0_DCD_B |
        SIUL2_0_PORT8_LPSPI2_LPSPI2_SOUT_IN |
        SIUL2_0_PORT9_PGI_PGOOD |
        SIUL2_0_PORT11_LPSPI2_LPSPI2_SCK_IN |
        SIUL2_0_PORT12_LPUART11_LPUART11_RX |
        SIUL2_0_PORT13_LPUART11_LPUART11_TX_IN |
        SIUL2_0_PORT14_LPSPI5_LPSPI5_PCS1_IN |
        SIUL2_0_PORT15_LPSPI2_LPSPI2_PCS3_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_LPSPI4_LPSPI4_PCS3_IN |
        SIUL2_0_PORT18_TRGMUX_TRGMUX_IN12 |
        SIUL2_0_PORT19_TRGMUX_TRGMUX_IN13 |
        SIUL2_0_PORT21_LPSPI2_LPSPI2_PCS2_IN |
        SIUL2_0_PORT26_LPSPI1_LPSPI1_PCS0_IN |
        SIUL2_0_PORT28_LPSPI1_LPSPI1_SCK_IN |
        SIUL2_0_PORT29_GMAC1_GMAC1_MII_RMII_RGMII_MDIO_IN |
        SIUL2_0_PORT30_LPSPI1_LPSPI1_SOUT_IN |
        SIUL2_0_PORT31_GMAC1_GMAC1_PPS0_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_LPUART0_LPUART0_RX |
        SIUL2_0_PORT33_HSE_HSE_TAMPER_EXTIN0 |
        SIUL2_0_PORT34_LPSPI2_LPSPI2_SIN_IN |
        SIUL2_0_PORT35_SAI0_SAI0_MCLK |
        SIUL2_0_PORT36_SAI0_SAI0_D1_IN |
        SIUL2_0_PORT37_TRGMUX_TRGMUX_IN0 |
        SIUL2_0_PORT40_LPUART1_LPUART1_DCD_B |
        SIUL2_0_PORT41_LPUART1_LPUART1_RIN_B |
        SIUL2_0_PORT43_LPUART0_LPUART0_DSR_B |
        SIUL2_0_PORT44_LPUART0_LPUART0_DCD_B |
        SIUL2_0_PORT45_LPUART0_LPUART0_RIN_B */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_PGI_PGOOD |
        SIUL2_0_PORT49_LPSPI1_LPSPI1_PCS3_IN |
        SIUL2_0_PORT50_LPUART13_LPUART13_TX_IN |
        SIUL2_0_PORT51_GMAC1_GMAC1_MII_RMII_RGMII_MDIO_IN |
        SIUL2_0_PORT54_GMAC0_GMAC0_MII_CRS |
        SIUL2_0_PORT55_LPUART1_LPUART1_RX |
        SIUL2_0_PORT56_GMAC0_GMAC0_MII_RGMII_RXD2 |
        SIUL2_0_PORT57_GMAC0_GMAC0_MII_COL |
        SIUL2_0_PORT58_GMAC0_GMAC0_MII_RX_CLK |
        SIUL2_0_PORT59_LPUART5_LPUART5_TX_IN |
        SIUL2_0_PORT60_LPSPI2_LPSPI2_SIN_IN |
        SIUL2_0_PORT61_LPUART6_LPUART6_TX_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_GMAC0_GMAC0_MII_RMII_TX_CLK |
        SIUL2_0_PORT65_GMAC0_GMAC0_MII_RMII_RXD_0 |
        SIUL2_0_PORT66_LPSPI3_LPSPI3_PCS2_IN |
        SIUL2_0_PORT70_LPI2C1_LPI2C1_SDA_IN |
        SIUL2_0_PORT71_LPSPI0_LPSPI0_PCS0_IN |
        SIUL2_0_PORT72_LPSPI0_LPSPI0_SCK_IN |
        SIUL2_0_PORT73_LPSPI0_LPSPI0_SIN_IN |
        SIUL2_0_PORT74_TRGMUX_TRGMUX_IN11 |
        SIUL2_0_PORT75_LPUART11_LPUART11_RX |
        SIUL2_0_PORT76_LPSPI2_LPSPI2_PCS1_IN |
        SIUL2_0_PORT77_LPUART10_LPUART10_TX_IN |
        SIUL2_0_PORT78_LPSPI2_LPSPI2_PCS0_IN |
        SIUL2_0_PORT79_GMAC0_GMAC0_MII_RMII_RX_DV_RGMII_RXCTL */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_LPI2C1_LPI2C1_SDA_IN |
        SIUL2_0_PORT83_LPUART7_LPUART7_TX_IN |
        SIUL2_0_PORT89_LPSPI4_LPSPI4_PCS1_IN |
        SIUL2_0_PORT90_LPUART13_LPUART13_RX |
        SIUL2_0_PORT91_LPSPI4_LPSPI4_SCK_IN |
        SIUL2_0_PORT92_LPUART1_LPUART1_RIN_B |
        SIUL2_0_PORT93_FXIO_FXIO_D22_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_LPSPI3_LPSPI3_SOUT_IN |
        SIUL2_0_PORT97_LPUART5_LPUART5_TX_IN |
        SIUL2_0_PORT98_LPSPI5_LPSPI5_SOUT_IN |
        SIUL2_0_PORT99_LPSPI1_LPSPI1_PCS0_IN |
        SIUL2_0_PORT101_GMAC0_GMAC0_MII_RX_CLK |
        SIUL2_0_PORT102_LPSPI0_LPSPI0_PCS0_IN |
        SIUL2_0_PORT103_GMAC1_GMAC1_MII_RGMII_RXD2 |
        SIUL2_0_PORT104_LPI2C1_LPI2C1_SDA_IN |
        SIUL2_0_PORT105_GMAC0_GMAC0_MII_RMII_RXD_0 |
        SIUL2_0_PORT106_QUADSPI_QUADSPI_SCKFA_IN |
        SIUL2_0_PORT107_LPUART2_LPUART2_CTS |
        SIUL2_0_PORT108_QUADSPI_QUADSPI_IOFA2_IN |
        SIUL2_0_PORT109_LPI2C0_LPI2C0_SDA_IN |
        SIUL2_0_PORT110_GMAC0_GMAC0_MII_RMII_RX_DV_RGMII_RXCTL |
        SIUL2_0_PORT111_FXIO_FXIO_D6_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT113_LPUART2_LPUART2_RX |
        SIUL2_0_PORT116_LPSPI3_LPSPI3_SIN_IN |
        SIUL2_0_PORT122_LPUART14_LPUART14_TX_IN */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(10U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT130_LPSPI0_LPSPI0_SOUT_IN |
        SIUL2_0_PORT131_SAI1_SAI1_D0_IN |
        SIUL2_0_PORT132_LPSPI1_LPSPI1_PCS1_IN |
        SIUL2_0_PORT133_LPUART12_LPUART12_RX |
        SIUL2_0_PORT136_LPSPI5_LPSPI5_PCS1_IN |
        SIUL2_0_PORT137_LPSPI5_LPSPI5_SOUT_IN |
        SIUL2_0_PORT138_LPSPI3_LPSPI3_SIN_IN |
        SIUL2_0_PORT139_LPUART4_LPUART4_TX_IN |
        SIUL2_0_PORT140_SAI1_SAI1_MCLK |
        SIUL2_0_PORT142_LPUART5_LPUART5_TX_IN |
        SIUL2_0_PORT143_LPSPI2_LPSPI2_SCK_IN */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_LPUART3_LPUART3_TX_IN |
        SIUL2_0_PORT152_LPSPI4_LPSPI4_PCS1_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(8U)
                ),
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191
        SIUL2_0_PORT180_LPUART8_LPUART8_TX_IN |
        SIUL2_0_PORT181_LPI2C0_LPI2C0_SDA_IN */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U)
                ),
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239
        SIUL2_0_PORT225_CAN6_CAN6_RX */
        (uint16)( SHL_PAD_U32(1U)
                )
    }
    ,
    /*  Mode PORT_INPUT7_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_LPUART0_LPUART0_CTS |
        SIUL2_0_PORT2_LPSPI5_LPSPI5_SIN_IN |
        SIUL2_0_PORT3_LPUART0_LPUART0_TX_IN |
        SIUL2_0_PORT6_LPSPI3_LPSPI3_PCS1_IN |
        SIUL2_0_PORT12_LPSPI1_LPSPI1_PCS5_IN |
        SIUL2_0_PORT15_LPSPI5_LPSPI5_PCS0_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_LPUART6_LPUART6_TX_IN |
        SIUL2_0_PORT18_LPUART1_LPUART1_TX_IN |
        SIUL2_0_PORT21_TRGMUX_TRGMUX_IN15 |
        SIUL2_0_PORT31_GMAC1_GMAC1_MII_CRS */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_LPI2C0_LPI2C0_SDAS_IN |
        SIUL2_0_PORT33_LPUART0_LPUART0_TX_IN |
        SIUL2_0_PORT34_SAI0_SAI0_D0_IN |
        SIUL2_0_PORT35_TRGMUX_TRGMUX_IN2 |
        SIUL2_0_PORT36_TRGMUX_TRGMUX_IN1 |
        SIUL2_0_PORT45_LPUART8_LPUART8_TX_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT49_LPSPI3_LPSPI3_PCS0_IN |
        SIUL2_0_PORT54_GMAC0_GMAC0_MII_RMII_RX_DV_RGMII_RXCTL |
        SIUL2_0_PORT55_GMAC0_GMAC0_MII_COL |
        SIUL2_0_PORT56_GMAC0_GMAC0_MII_RGMII_RXD3 |
        SIUL2_0_PORT57_LPUART15_LPUART15_TX_IN |
        SIUL2_0_PORT59_GMAC1_GMAC1_MII_RMII_RX_ER */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT65_GMAC0_GMAC0_MII_RMII_RXD_1 |
        SIUL2_0_PORT66_QUADSPI_QUADSPI_IOFA3_IN |
        SIUL2_0_PORT70_LPSPI0_LPSPI0_PCS1_IN |
        SIUL2_0_PORT71_LPUART1_LPUART1_TX_IN |
        SIUL2_0_PORT72_LPUART0_LPUART0_CTS |
        SIUL2_0_PORT73_LPUART1_LPUART1_TX_IN |
        SIUL2_0_PORT74_LPUART0_LPUART0_DSR_B |
        SIUL2_0_PORT75_LPSPI4_LPSPI4_SOUT_IN |
        SIUL2_0_PORT76_SAI0_SAI0_BCLK_IN |
        SIUL2_0_PORT78_GMAC0_GMAC0_MII_COL |
        SIUL2_0_PORT79_GMAC0_GMAC0_MII_RMII_RGMII_RXD_0 */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_LPI2C1_LPI2C1_SDAS_IN |
        SIUL2_0_PORT89_CAN7_CAN7_RX |
        SIUL2_0_PORT90_LPSPI4_LPSPI4_SIN_IN |
        SIUL2_0_PORT91_LPUART13_LPUART13_TX_IN |
        SIUL2_0_PORT93_LPUART0_LPUART0_RX */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT98_TRGMUX_TRGMUX_IN5 |
        SIUL2_0_PORT99_TRGMUX_TRGMUX_IN4 |
        SIUL2_0_PORT101_SAI0_SAI0_D3_IN |
        SIUL2_0_PORT102_GMAC0_GMAC0_MII_RMII_TX_CLK |
        SIUL2_0_PORT104_LPSPI3_LPSPI3_SOUT_IN |
        SIUL2_0_PORT105_GMAC0_GMAC0_MII_RXD2 |
        SIUL2_0_PORT106_GMAC1_GMAC1_MII_RGMII_RX_CLK |
        SIUL2_0_PORT108_GMAC1_GMAC1_MII_RMII_RGMII_RXD_1 |
        SIUL2_0_PORT109_LPSPI5_LPSPI5_SIN_IN |
        SIUL2_0_PORT110_SAI0_SAI0_MCLK |
        SIUL2_0_PORT111_FXIO_FXIO_D10_IN */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT113_LPSPI3_LPSPI3_PCS0_IN */
        (uint16)( SHL_PAD_U32(1U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT130_LPUART1_LPUART1_CTS |
        SIUL2_0_PORT131_TRGMUX_TRGMUX_IN6 |
        SIUL2_0_PORT132_LPUART12_LPUART12_TX_IN |
        SIUL2_0_PORT136_SAI1_SAI1_BCLK_IN |
        SIUL2_0_PORT137_SAI0_SAI0_MCLK |
        SIUL2_0_PORT140_LPUART2_LPUART2_TX_IN |
        SIUL2_0_PORT142_GMAC1_GMAC1_PPS1_IN |
        SIUL2_0_PORT143_LPUART1_LPUART1_CTS */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191
        SIUL2_0_PORT181_LPSPI1_LPSPI1_PCS0_IN */
        (uint16)( SHL_PAD_U32(5U)
                ),
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INPUT8_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT6_LPUART1_LPUART1_CTS */
        (uint16)( SHL_PAD_U32(6U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_LPUART1_LPUART1_DSR_B */
        (uint16)( SHL_PAD_U32(0U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_LPSPI0_LPSPI0_PCS0_IN |
        SIUL2_0_PORT34_TRGMUX_TRGMUX_IN3 |
        SIUL2_0_PORT35_LPUART9_LPUART9_TX_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT54_GMAC0_GMAC0_MII_RGMII_RX_CLK |
        SIUL2_0_PORT55_GMAC0_GMAC0_MII_RMII_RGMII_RXD_0 */
        (uint16)( SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT65_GMAC0_GMAC0_MII_RX_CLK |
        SIUL2_0_PORT66_GMAC1_GMAC1_MII_RGMII_RXD3 |
        SIUL2_0_PORT70_LPSPI1_LPSPI1_PCS1_IN |
        SIUL2_0_PORT74_LPUART11_LPUART11_TX_IN |
        SIUL2_0_PORT75_TRGMUX_TRGMUX_IN10 |
        SIUL2_0_PORT78_GMAC0_GMAC0_MII_RMII_RX_ER |
        SIUL2_0_PORT79_GMAC0_GMAC0_MII_RMII_RGMII_RXD_1 */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_LPSPI3_LPSPI3_SIN_IN |
        SIUL2_0_PORT90_LPUART13_LPUART13_TX_IN |
        SIUL2_0_PORT93_LPI2C1_LPI2C1_SDA_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT98_LPUART3_LPUART3_TX_IN |
        SIUL2_0_PORT101_TRGMUX_TRGMUX_IN7 |
        SIUL2_0_PORT102_SAI0_SAI0_D2_IN |
        SIUL2_0_PORT104_GMAC0_GMAC0_MII_RMII_RXD_1 |
        SIUL2_0_PORT105_LPUART6_LPUART6_TX_IN |
        SIUL2_0_PORT109_SAI1_SAI1_D0_IN |
        SIUL2_0_PORT110_SAI1_SAI1_MCLK |
        SIUL2_0_PORT111_LPUART8_LPUART8_RX */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT113_LPSPI5_LPSPI5_PCS0_IN */
        (uint16)( SHL_PAD_U32(1U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT131_GMAC1_GMAC1_PPS3_IN |
        SIUL2_0_PORT137_LPUART2_LPUART2_CTS */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(9U)
                ),
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191 */
        (uint16)0x0000,
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INPUT9_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT6_LPUART0_LPUART0_RIN_B */
        (uint16)( SHL_PAD_U32(6U)
                ),
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63
        SIUL2_0_PORT54_LPUART1_LPUART1_TX_IN |
        SIUL2_0_PORT55_GMAC0_GMAC0_MII_RMII_RGMII_RXD_1 */
        (uint16)( SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT65_GMAC1_GMAC1_MII_RMII_RGMII_TX_CLK_IN |
        SIUL2_0_PORT78_GMAC0_GMAC0_MII_RMII_RGMII_RXD_0 |
        SIUL2_0_PORT79_GMAC0_GMAC0_MII_RXD2 */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_GMAC0_GMAC0_MII_RMII_RX_DV_RGMII_RXCTL |
        SIUL2_0_PORT93_LPUART1_LPUART1_DCD_B */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT101_GMAC1_GMAC1_MII_RMII_RX_DV_RGMII_RXCTL |
        SIUL2_0_PORT102_GMAC1_GMAC1_MII_RMII_RGMII_RXD_0 |
        SIUL2_0_PORT104_GMAC0_GMAC0_MII_RXD3 |
        SIUL2_0_PORT110_LPUART1_LPUART1_TX_IN |
        SIUL2_0_PORT111_LPSPI0_LPSPI0_SCK_IN */
        (uint16)( SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143
        SIUL2_0_PORT131_GMAC1_GMAC1_MII_COL */
        (uint16)( SHL_PAD_U32(3U)
                ),
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191 */
        (uint16)0x0000,
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INPUT10_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63
        SIUL2_0_PORT55_GMAC0_GMAC0_MII_RGMII_RXD2 */
        (uint16)( SHL_PAD_U32(7U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT78_GMAC0_GMAC0_MII_RGMII_RXD2 |
        SIUL2_0_PORT79_GMAC0_GMAC0_MII_RGMII_RXD3 */
        (uint16)( SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_GMAC0_GMAC0_MII_RMII_RX_ER */
        (uint16)( SHL_PAD_U32(0U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT110_GMAC1_GMAC1_MII_COL |
        SIUL2_0_PORT111_SAI1_SAI1_SYNC_IN */
        (uint16)( SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000,
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191 */
        (uint16)0x0000,
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INPUT11_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79
        SIUL2_0_PORT78_GMAC0_GMAC0_MII_RGMII_RXD3 |
        SIUL2_0_PORT79_TRGMUX_TRGMUX_IN8 */
        (uint16)( SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_GMAC0_GMAC0_MII_RGMII_RX_CLK */
        (uint16)( SHL_PAD_U32(0U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT111_LPUART2_LPUART2_CTS */
        (uint16)( SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000,
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191 */
        (uint16)0x0000,
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INPUT12_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79
        SIUL2_0_PORT78_TRGMUX_TRGMUX_IN9 |
        SIUL2_0_PORT79_LPUART2_LPUART2_TX_IN */
        (uint16)( SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111
        SIUL2_0_PORT111_GMAC1_GMAC1_MII_CRS */
        (uint16)( SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000,
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191 */
        (uint16)0x0000,
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INPUT13_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000,
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191 */
        (uint16)0x0000,
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INPUT14_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000,
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191 */
        (uint16)0x0000,
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INPUT15_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000,
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191 */
        (uint16)0x0000,
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INOUT1_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_LPSPI4_LPSPI4_PCS2_INOUT |
        SIUL2_0_PORT1_LPSPI4_LPSPI4_PCS1_INOUT |
        SIUL2_0_PORT7_LPUART3_LPUART3_TX_INOUT |
        SIUL2_0_PORT12_LPSPI1_LPSPI1_PCS5_INOUT |
        SIUL2_0_PORT13_LPSPI1_LPSPI1_PCS4_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_LPSPI4_LPSPI4_PCS3_INOUT |
        SIUL2_0_PORT21_LPSPI2_LPSPI2_PCS2_INOUT |
        SIUL2_0_PORT27_FXIO_FXIO_D5_INOUT |
        SIUL2_0_PORT31_GMAC0_GMAC0_PPS0_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_LPI2C0_LPI2C0_SDAS_INOUT |
        SIUL2_0_PORT33_LPI2C0_LPI2C0_SCLS_INOUT |
        SIUL2_0_PORT35_LPUART9_LPUART9_TX_INOUT |
        SIUL2_0_PORT40_LPSPI4_LPSPI4_PCS0_INOUT |
        SIUL2_0_PORT41_LPSPI4_LPSPI4_SOUT_INOUT |
        SIUL2_0_PORT42_LPSPI4_LPSPI4_SCK_INOUT |
        SIUL2_0_PORT43_LPSPI4_LPSPI4_SIN_INOUT |
        SIUL2_0_PORT44_LPSPI3_LPSPI3_PCS3_INOUT |
        SIUL2_0_PORT45_LPSPI3_LPSPI3_PCS2_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT50_LPUART13_LPUART13_TX_INOUT |
        SIUL2_0_PORT51_GMAC0_GMAC0_PPS0_INOUT |
        SIUL2_0_PORT52_LPUART14_LPUART14_TX_INOUT |
        SIUL2_0_PORT57_LPUART15_LPUART15_TX_INOUT |
        SIUL2_0_PORT59_LPUART5_LPUART5_TX_INOUT |
        SIUL2_0_PORT61_LPUART6_LPUART6_TX_INOUT |
        SIUL2_0_PORT63_EMIOS_0_EMIOS_0_CH_19_Y_INOUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT70_LPI2C1_LPI2C1_SDA_INOUT |
        SIUL2_0_PORT71_FXIO_FXIO_D10_INOUT |
        SIUL2_0_PORT72_LPI2C0_LPI2C0_SCL_INOUT |
        SIUL2_0_PORT73_LPI2C0_LPI2C0_SDA_INOUT |
        SIUL2_0_PORT74_EMIOS_0_EMIOS_0_CH_6_G_INOUT |
        SIUL2_0_PORT77_LPUART10_LPUART10_TX_INOUT */
        (uint16)( SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_LPSPI3_LPSPI3_SIN_INOUT |
        SIUL2_0_PORT81_LPSPI3_LPSPI3_SCK_INOUT |
        SIUL2_0_PORT83_LPUART7_LPUART7_TX_INOUT |
        SIUL2_0_PORT85_GMAC0_GMAC0_PPS1_INOUT |
        SIUL2_0_PORT86_EMIOS_0_EMIOS_0_CH_8_X_INOUT |
        SIUL2_0_PORT88_LPUART12_LPUART12_TX_INOUT |
        SIUL2_0_PORT90_LPUART13_LPUART13_TX_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT97_LPUART5_LPUART5_TX_INOUT |
        SIUL2_0_PORT104_LPSPI3_LPSPI3_SOUT_INOUT |
        SIUL2_0_PORT109_LPSPI5_LPSPI5_SIN_INOUT |
        SIUL2_0_PORT110_LPSPI5_LPSPI5_SCK_INOUT |
        SIUL2_0_PORT111_FXIO_FXIO_D6_INOUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT113_LPSPI5_LPSPI5_PCS0_INOUT |
        SIUL2_0_PORT122_LPUART14_LPUART14_TX_INOUT |
        SIUL2_0_PORT124_LPUART15_LPUART15_TX_INOUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT132_LPSPI0_LPSPI0_PCS0_INOUT |
        SIUL2_0_PORT136_LPSPI3_LPSPI3_PCS1_INOUT |
        SIUL2_0_PORT137_LPSPI5_LPSPI5_SOUT_INOUT |
        SIUL2_0_PORT139_LPUART4_LPUART4_TX_INOUT |
        SIUL2_0_PORT142_EMIOS_0_EMIOS_0_CH_19_Y_INOUT */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175
        SIUL2_0_PORT160_LPUART5_LPUART5_TX_INOUT |
        SIUL2_0_PORT162_LPUART6_LPUART6_TX_INOUT |
        SIUL2_0_PORT167_LPSPI2_LPSPI2_PCS0_INOUT |
        SIUL2_0_PORT172_LPUART10_LPUART10_TX_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(12U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT176_LPUART12_LPUART12_TX_INOUT |
        SIUL2_0_PORT178_LPUART7_LPUART7_TX_INOUT |
        SIUL2_0_PORT180_LPUART8_LPUART8_TX_INOUT |
        SIUL2_0_PORT183_LPUART9_LPUART9_TX_INOUT |
        SIUL2_0_PORT187_LPUART11_LPUART11_TX_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(11U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT192_LPUART13_LPUART13_TX_INOUT |
        SIUL2_0_PORT194_LPUART14_LPUART14_TX_INOUT |
        SIUL2_0_PORT196_LPUART15_LPUART15_TX_INOUT |
        SIUL2_0_PORT202_FXIO_FXIO_D2_INOUT |
        SIUL2_0_PORT203_FXIO_FXIO_D3_INOUT |
        SIUL2_0_PORT206_LPSPI2_LPSPI2_PCS0_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 208 - 223
        SIUL2_0_PORT216_LPUART12_LPUART12_TX_INOUT |
        SIUL2_0_PORT220_LPSPI5_LPSPI5_PCS0_INOUT |
        SIUL2_0_PORT221_LPSPI5_LPSPI5_SIN_INOUT |
        SIUL2_0_PORT222_LPSPI5_LPSPI5_SOUT_INOUT |
        SIUL2_0_PORT223_LPSPI5_LPSPI5_SCK_INOUT */
        (uint16)( SHL_PAD_U32(8U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 224 - 239
        SIUL2_0_PORT228_LPUART4_LPUART4_TX_INOUT |
        SIUL2_0_PORT230_LPUART8_LPUART8_TX_INOUT |
        SIUL2_0_PORT232_LPUART10_LPUART10_TX_INOUT |
        SIUL2_0_PORT234_LPUART11_LPUART11_TX_INOUT */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U)
                )
    }
    ,
    /*  Mode PORT_INOUT2_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_EMIOS_0_EMIOS_0_CH_17_Y_INOUT |
        SIUL2_0_PORT1_EMIOS_0_EMIOS_0_CH_9_H_INOUT |
        SIUL2_0_PORT2_EMIOS_1_EMIOS_1_CH_19_Y_INOUT |
        SIUL2_0_PORT3_EMIOS_1_EMIOS_1_CH_20_Y_INOUT |
        SIUL2_0_PORT7_LPSPI0_LPSPI0_PCS1_INOUT |
        SIUL2_0_PORT8_EMIOS_1_EMIOS_1_CH_12_H_INOUT |
        SIUL2_0_PORT9_LPUART2_LPUART2_TX_INOUT |
        SIUL2_0_PORT10_EMIOS_0_EMIOS_0_CH_12_H_INOUT |
        SIUL2_0_PORT11_EMIOS_0_EMIOS_0_CH_13_H_INOUT |
        SIUL2_0_PORT12_EMIOS_0_EMIOS_0_CH_14_H_INOUT |
        SIUL2_0_PORT13_EMIOS_0_EMIOS_0_CH_15_H_INOUT |
        SIUL2_0_PORT14_EMIOS_1_EMIOS_1_CH_4_H_INOUT |
        SIUL2_0_PORT15_EMIOS_0_EMIOS_0_CH_10_H_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_EMIOS_0_EMIOS_0_CH_11_H_INOUT |
        SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_6_G_INOUT |
        SIUL2_0_PORT18_EMIOS_1_EMIOS_1_CH_0_X_INOUT |
        SIUL2_0_PORT19_EMIOS_1_EMIOS_1_CH_1_H_INOUT |
        SIUL2_0_PORT20_EMIOS_1_EMIOS_1_CH_2_H_INOUT |
        SIUL2_0_PORT21_EMIOS_1_EMIOS_1_CH_3_H_INOUT |
        SIUL2_0_PORT22_EMIOS_1_EMIOS_1_CH_4_H_INOUT |
        SIUL2_0_PORT23_EMIOS_1_EMIOS_1_CH_6_H_INOUT |
        SIUL2_0_PORT26_EMIOS_1_EMIOS_1_CH_9_H_INOUT |
        SIUL2_0_PORT27_EMIOS_1_EMIOS_1_CH_10_H_INOUT |
        SIUL2_0_PORT28_EMIOS_1_EMIOS_1_CH_11_H_INOUT |
        SIUL2_0_PORT29_EMIOS_1_EMIOS_1_CH_12_H_INOUT |
        SIUL2_0_PORT30_EMIOS_1_EMIOS_1_CH_13_H_INOUT |
        SIUL2_0_PORT31_EMIOS_1_EMIOS_1_CH_14_H_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_FXIO_FXIO_D14_INOUT |
        SIUL2_0_PORT33_LPUART0_LPUART0_TX_INOUT |
        SIUL2_0_PORT34_EMIOS_0_EMIOS_0_CH_8_X_INOUT |
        SIUL2_0_PORT35_EMIOS_0_EMIOS_0_CH_9_H_INOUT |
        SIUL2_0_PORT36_EMIOS_0_EMIOS_0_CH_4_G_INOUT |
        SIUL2_0_PORT37_EMIOS_0_EMIOS_0_CH_5_G_INOUT |
        SIUL2_0_PORT40_EMIOS_1_EMIOS_1_CH_15_H_INOUT |
        SIUL2_0_PORT41_EMIOS_1_EMIOS_1_CH_16_X_INOUT |
        SIUL2_0_PORT42_EMIOS_1_EMIOS_1_CH_17_Y_INOUT |
        SIUL2_0_PORT43_EMIOS_1_EMIOS_1_CH_18_Y_INOUT |
        SIUL2_0_PORT44_EMIOS_0_EMIOS_0_CH_0_X_INOUT |
        SIUL2_0_PORT45_EMIOS_0_EMIOS_0_CH_1_G_INOUT |
        SIUL2_0_PORT46_EMIOS_0_EMIOS_0_CH_2_G_INOUT |
        SIUL2_0_PORT47_EMIOS_0_EMIOS_0_CH_3_G_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_EMIOS_0_EMIOS_0_CH_4_G_INOUT |
        SIUL2_0_PORT49_EMIOS_0_EMIOS_0_CH_5_G_INOUT |
        SIUL2_0_PORT50_EMIOS_1_EMIOS_1_CH_15_H_INOUT |
        SIUL2_0_PORT51_EMIOS_1_EMIOS_1_CH_15_H_INOUT |
        SIUL2_0_PORT52_EMIOS_1_EMIOS_1_CH_16_X_INOUT |
        SIUL2_0_PORT53_EMIOS_1_EMIOS_1_CH_17_Y_INOUT |
        SIUL2_0_PORT54_EMIOS_1_EMIOS_1_CH_18_Y_INOUT |
        SIUL2_0_PORT55_EMIOS_1_EMIOS_1_CH_19_Y_INOUT |
        SIUL2_0_PORT56_EMIOS_1_EMIOS_1_CH_20_Y_INOUT |
        SIUL2_0_PORT57_EMIOS_1_EMIOS_1_CH_21_Y_INOUT |
        SIUL2_0_PORT58_EMIOS_1_EMIOS_1_CH_22_X_INOUT |
        SIUL2_0_PORT59_EMIOS_1_EMIOS_1_CH_23_X_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_0_X_INOUT |
        SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_1_G_INOUT |
        SIUL2_0_PORT66_EMIOS_0_EMIOS_0_CH_2_G_INOUT |
        SIUL2_0_PORT67_EMIOS_0_EMIOS_0_CH_3_G_INOUT |
        SIUL2_0_PORT68_EMIOS_0_EMIOS_0_CH_8_X_INOUT |
        SIUL2_0_PORT69_EMIOS_0_EMIOS_0_CH_16_X_INOUT |
        SIUL2_0_PORT70_FXIO_FXIO_D11_INOUT |
        SIUL2_0_PORT71_LPUART1_LPUART1_TX_INOUT |
        SIUL2_0_PORT73_LPUART1_LPUART1_TX_INOUT |
        SIUL2_0_PORT74_LPUART11_LPUART11_TX_INOUT |
        SIUL2_0_PORT76_EMIOS_1_EMIOS_1_CH_2_H_INOUT |
        SIUL2_0_PORT77_EMIOS_1_EMIOS_1_CH_3_H_INOUT |
        SIUL2_0_PORT78_EMIOS_0_EMIOS_0_CH_10_H_INOUT |
        SIUL2_0_PORT79_EMIOS_0_EMIOS_0_CH_11_H_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_EMIOS_1_EMIOS_1_CH_9_H_INOUT |
        SIUL2_0_PORT82_FXIO_FXIO_D6_INOUT |
        SIUL2_0_PORT88_EMIOS_1_EMIOS_1_CH_0_X_INOUT |
        SIUL2_0_PORT89_EMIOS_1_EMIOS_1_CH_1_H_INOUT |
        SIUL2_0_PORT90_EMIOS_1_EMIOS_1_CH_3_H_INOUT |
        SIUL2_0_PORT91_EMIOS_1_EMIOS_1_CH_4_H_INOUT |
        SIUL2_0_PORT92_EMIOS_1_EMIOS_1_CH_7_H_INOUT |
        SIUL2_0_PORT93_EMIOS_1_EMIOS_1_CH_10_H_INOUT |
        SIUL2_0_PORT94_EMIOS_1_EMIOS_1_CH_12_H_INOUT |
        SIUL2_0_PORT95_EMIOS_1_EMIOS_1_CH_14_H_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_2_G_INOUT |
        SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_3_G_INOUT |
        SIUL2_0_PORT98_EMIOS_1_EMIOS_1_CH_21_Y_INOUT |
        SIUL2_0_PORT99_EMIOS_1_EMIOS_1_CH_22_X_INOUT |
        SIUL2_0_PORT100_EMIOS_1_EMIOS_1_CH_23_X_INOUT |
        SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_19_Y_INOUT |
        SIUL2_0_PORT102_FXIO_FXIO_D3_INOUT |
        SIUL2_0_PORT103_LPUART2_LPUART2_TX_INOUT |
        SIUL2_0_PORT104_LPI2C1_LPI2C1_SDA_INOUT |
        SIUL2_0_PORT105_LPI2C1_LPI2C1_SCL_INOUT |
        SIUL2_0_PORT106_EMIOS_0_EMIOS_0_CH_16_X_INOUT |
        SIUL2_0_PORT107_EMIOS_0_EMIOS_0_CH_17_Y_INOUT |
        SIUL2_0_PORT108_EMIOS_0_EMIOS_0_CH_18_Y_INOUT |
        SIUL2_0_PORT109_EMIOS_0_EMIOS_0_CH_20_Y_INOUT |
        SIUL2_0_PORT110_EMIOS_0_EMIOS_0_CH_21_Y_INOUT |
        SIUL2_0_PORT111_EMIOS_0_EMIOS_0_CH_0_X_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT112_EMIOS_0_EMIOS_0_CH_1_G_INOUT |
        SIUL2_0_PORT113_EMIOS_0_EMIOS_0_CH_18_Y_INOUT |
        SIUL2_0_PORT114_EMIOS_1_EMIOS_1_CH_15_H_INOUT |
        SIUL2_0_PORT115_EMIOS_1_EMIOS_1_CH_16_X_INOUT |
        SIUL2_0_PORT116_EMIOS_1_EMIOS_1_CH_17_Y_INOUT |
        SIUL2_0_PORT117_EMIOS_1_EMIOS_1_CH_18_Y_INOUT |
        SIUL2_0_PORT118_EMIOS_1_EMIOS_1_CH_19_Y_INOUT |
        SIUL2_0_PORT119_EMIOS_1_EMIOS_1_CH_20_Y_INOUT |
        SIUL2_0_PORT120_EMIOS_1_EMIOS_1_CH_21_Y_INOUT |
        SIUL2_0_PORT121_EMIOS_1_EMIOS_1_CH_22_X_INOUT |
        SIUL2_0_PORT122_EMIOS_1_EMIOS_1_CH_23_X_INOUT |
        SIUL2_0_PORT127_LPSPI5_LPSPI5_SCK_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT128_LPSPI0_LPSPI0_SIN_INOUT |
        SIUL2_0_PORT129_LPSPI0_LPSPI0_SCK_INOUT |
        SIUL2_0_PORT130_LPSPI0_LPSPI0_SOUT_INOUT |
        SIUL2_0_PORT131_SAI1_SAI1_D0_INOUT |
        SIUL2_0_PORT132_LPSPI1_LPSPI1_PCS1_INOUT |
        SIUL2_0_PORT134_LPSPI0_LPSPI0_PCS2_INOUT |
        SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_7_G_INOUT |
        SIUL2_0_PORT136_EMIOS_0_EMIOS_0_CH_6_G_INOUT |
        SIUL2_0_PORT137_EMIOS_0_EMIOS_0_CH_7_G_INOUT |
        SIUL2_0_PORT138_LPSPI3_LPSPI3_SIN_INOUT |
        SIUL2_0_PORT139_LPSPI2_LPSPI2_PCS0_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_LPUART3_LPUART3_TX_INOUT |
        SIUL2_0_PORT147_EMIOS_0_EMIOS_0_CH_22_X_INOUT |
        SIUL2_0_PORT148_EMIOS_1_EMIOS_1_CH_0_X_INOUT |
        SIUL2_0_PORT149_EMIOS_1_EMIOS_1_CH_1_H_INOUT |
        SIUL2_0_PORT150_EMIOS_1_EMIOS_1_CH_2_H_INOUT |
        SIUL2_0_PORT151_EMIOS_1_EMIOS_1_CH_3_H_INOUT |
        SIUL2_0_PORT152_EMIOS_1_EMIOS_1_CH_4_H_INOUT |
        SIUL2_0_PORT153_EMIOS_1_EMIOS_1_CH_5_H_INOUT |
        SIUL2_0_PORT154_EMIOS_1_EMIOS_1_CH_6_H_INOUT |
        SIUL2_0_PORT155_EMIOS_1_EMIOS_1_CH_7_H_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT160_EMIOS_2_EMIOS_2_CH_0_X_INOUT |
        SIUL2_0_PORT161_EMIOS_2_EMIOS_2_CH_1_H_INOUT |
        SIUL2_0_PORT162_EMIOS_2_EMIOS_2_CH_2_H_INOUT |
        SIUL2_0_PORT163_EMIOS_2_EMIOS_2_CH_3_H_INOUT |
        SIUL2_0_PORT164_EMIOS_2_EMIOS_2_CH_4_H_INOUT |
        SIUL2_0_PORT165_EMIOS_2_EMIOS_2_CH_5_H_INOUT |
        SIUL2_0_PORT166_EMIOS_2_EMIOS_2_CH_6_H_INOUT |
        SIUL2_0_PORT167_EMIOS_2_EMIOS_2_CH_7_H_INOUT |
        SIUL2_0_PORT168_EMIOS_2_EMIOS_2_CH_8_X_INOUT |
        SIUL2_0_PORT169_EMIOS_2_EMIOS_2_CH_9_H_INOUT |
        SIUL2_0_PORT170_EMIOS_2_EMIOS_2_CH_10_H_INOUT |
        SIUL2_0_PORT171_EMIOS_2_EMIOS_2_CH_11_H_INOUT |
        SIUL2_0_PORT172_EMIOS_2_EMIOS_2_CH_12_H_INOUT |
        SIUL2_0_PORT173_EMIOS_2_EMIOS_2_CH_13_H_INOUT |
        SIUL2_0_PORT174_EMIOS_2_EMIOS_2_CH_14_H_INOUT |
        SIUL2_0_PORT175_EMIOS_2_EMIOS_2_CH_15_H_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT176_EMIOS_2_EMIOS_2_CH_16_X_INOUT |
        SIUL2_0_PORT177_EMIOS_2_EMIOS_2_CH_17_Y_INOUT |
        SIUL2_0_PORT178_EMIOS_2_EMIOS_2_CH_18_Y_INOUT |
        SIUL2_0_PORT179_EMIOS_2_EMIOS_2_CH_19_Y_INOUT |
        SIUL2_0_PORT180_EMIOS_2_EMIOS_2_CH_20_Y_INOUT |
        SIUL2_0_PORT181_EMIOS_2_EMIOS_2_CH_21_Y_INOUT |
        SIUL2_0_PORT182_EMIOS_2_EMIOS_2_CH_22_X_INOUT |
        SIUL2_0_PORT183_EMIOS_2_EMIOS_2_CH_23_X_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT198_FXIO_FXIO_D10_INOUT |
        SIUL2_0_PORT199_FXIO_FXIO_D11_INOUT |
        SIUL2_0_PORT200_FXIO_FXIO_D12_INOUT |
        SIUL2_0_PORT201_EMIOS_1_EMIOS_1_CH_5_H_INOUT |
        SIUL2_0_PORT205_FXIO_FXIO_D13_INOUT |
        SIUL2_0_PORT206_LPSPI2_LPSPI2_PCS2_INOUT |
        SIUL2_0_PORT207_FXIO_FXIO_D14_INOUT */
        (uint16)( SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 208 - 223
        SIUL2_0_PORT208_EMIOS_2_EMIOS_2_CH_16_X_INOUT |
        SIUL2_0_PORT209_EMIOS_2_EMIOS_2_CH_17_Y_INOUT |
        SIUL2_0_PORT210_EMIOS_2_EMIOS_2_CH_18_Y_INOUT |
        SIUL2_0_PORT211_EMIOS_2_EMIOS_2_CH_19_Y_INOUT |
        SIUL2_0_PORT212_EMIOS_2_EMIOS_2_CH_20_Y_INOUT |
        SIUL2_0_PORT213_EMIOS_2_EMIOS_2_CH_21_Y_INOUT |
        SIUL2_0_PORT214_EMIOS_2_EMIOS_2_CH_22_X_INOUT |
        SIUL2_0_PORT215_EMIOS_2_EMIOS_2_CH_23_X_INOUT |
        SIUL2_0_PORT216_LPSPI5_LPSPI5_PCS2_INOUT |
        SIUL2_0_PORT217_LPSPI5_LPSPI5_SOUT_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U)
                ),
        /* Pads 224 - 239
        SIUL2_0_PORT224_LPUART0_LPUART0_TX_INOUT |
        SIUL2_0_PORT226_LPUART3_LPUART3_TX_INOUT |
        SIUL2_0_PORT232_LPUART2_LPUART2_TX_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(8U)
                )
    }
    ,
    /*  Mode PORT_INOUT3_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT3_LPSPI1_LPSPI1_SCK_INOUT |
        SIUL2_0_PORT4_FXIO_FXIO_D6_INOUT |
        SIUL2_0_PORT6_LPSPI1_LPSPI1_PCS1_INOUT |
        SIUL2_0_PORT7_EMIOS_1_EMIOS_1_CH_11_H_INOUT |
        SIUL2_0_PORT8_LPSPI2_LPSPI2_SOUT_INOUT |
        SIUL2_0_PORT9_LPSPI2_LPSPI2_PCS0_INOUT |
        SIUL2_0_PORT11_EMIOS_1_EMIOS_1_CH_1_H_INOUT |
        SIUL2_0_PORT14_LPSPI1_LPSPI1_PCS3_INOUT |
        SIUL2_0_PORT15_LPSPI0_LPSPI0_PCS3_INOUT */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_LPSPI1_LPSPI1_PCS2_INOUT |
        SIUL2_0_PORT18_LPUART1_LPUART1_TX_INOUT |
        SIUL2_0_PORT21_FXIO_FXIO_D0_INOUT |
        SIUL2_0_PORT22_FXIO_FXIO_D1_INOUT |
        SIUL2_0_PORT23_FXIO_FXIO_D2_INOUT |
        SIUL2_0_PORT26_LPSPI1_LPSPI1_PCS0_INOUT |
        SIUL2_0_PORT27_GMAC0_GMAC0_PPS1_INOUT |
        SIUL2_0_PORT28_LPSPI1_LPSPI1_SCK_INOUT |
        SIUL2_0_PORT29_GMAC0_GMAC0_PPS2_INOUT |
        SIUL2_0_PORT30_LPSPI1_LPSPI1_SOUT_INOUT |
        SIUL2_0_PORT31_FXIO_FXIO_D0_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_LPSPI0_LPSPI0_PCS0_INOUT |
        SIUL2_0_PORT33_LPSPI0_LPSPI0_SOUT_INOUT |
        SIUL2_0_PORT34_LPSPI2_LPSPI2_SIN_INOUT |
        SIUL2_0_PORT35_LPSPI2_LPSPI2_SOUT_INOUT |
        SIUL2_0_PORT36_LPSPI0_LPSPI0_SOUT_INOUT |
        SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS1_INOUT |
        SIUL2_0_PORT45_FXIO_FXIO_D8_INOUT |
        SIUL2_0_PORT46_LPSPI1_LPSPI1_SCK_INOUT |
        SIUL2_0_PORT47_LPSPI1_LPSPI1_SIN_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_LPSPI1_LPSPI1_SOUT_INOUT |
        SIUL2_0_PORT49_LPSPI1_LPSPI1_PCS3_INOUT |
        SIUL2_0_PORT50_FXIO_FXIO_D1_INOUT |
        SIUL2_0_PORT51_FXIO_FXIO_D2_INOUT |
        SIUL2_0_PORT52_FXIO_FXIO_D3_INOUT |
        SIUL2_0_PORT53_FXIO_FXIO_D4_INOUT |
        SIUL2_0_PORT54_LPSPI3_LPSPI3_PCS1_INOUT |
        SIUL2_0_PORT55_FXIO_FXIO_D4_INOUT |
        SIUL2_0_PORT56_FXIO_FXIO_D5_INOUT |
        SIUL2_0_PORT57_FXIO_FXIO_D6_INOUT |
        SIUL2_0_PORT58_FXIO_FXIO_D7_INOUT |
        SIUL2_0_PORT59_FXIO_FXIO_D8_INOUT |
        SIUL2_0_PORT60_FXIO_FXIO_D9_INOUT |
        SIUL2_0_PORT61_FXIO_FXIO_D10_INOUT |
        SIUL2_0_PORT62_FXIO_FXIO_D11_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT66_LPSPI3_LPSPI3_PCS2_INOUT |
        SIUL2_0_PORT70_LPSPI1_LPSPI1_PCS1_INOUT |
        SIUL2_0_PORT71_LPI2C1_LPI2C1_SCL_INOUT |
        SIUL2_0_PORT75_EMIOS_1_EMIOS_1_CH_1_H_INOUT |
        SIUL2_0_PORT76_EMIOS_0_EMIOS_0_CH_22_X_INOUT |
        SIUL2_0_PORT77_EMIOS_0_EMIOS_0_CH_23_X_INOUT |
        SIUL2_0_PORT78_LPSPI2_LPSPI2_PCS0_INOUT |
        SIUL2_0_PORT79_LPSPI2_LPSPI2_SCK_INOUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_EMIOS_2_EMIOS_2_CH_9_H_INOUT |
        SIUL2_0_PORT82_FXIO_FXIO_D12_INOUT |
        SIUL2_0_PORT83_FXIO_FXIO_D13_INOUT |
        SIUL2_0_PORT84_FXIO_FXIO_D14_INOUT |
        SIUL2_0_PORT85_FXIO_FXIO_D15_INOUT |
        SIUL2_0_PORT87_FXIO_FXIO_D16_INOUT |
        SIUL2_0_PORT88_FXIO_FXIO_D17_INOUT |
        SIUL2_0_PORT89_FXIO_FXIO_D18_INOUT |
        SIUL2_0_PORT90_FXIO_FXIO_D19_INOUT |
        SIUL2_0_PORT91_FXIO_FXIO_D20_INOUT |
        SIUL2_0_PORT92_FXIO_FXIO_D21_INOUT |
        SIUL2_0_PORT93_FXIO_FXIO_D22_INOUT |
        SIUL2_0_PORT94_FXIO_FXIO_D0_INOUT |
        SIUL2_0_PORT95_FXIO_FXIO_D1_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_LPSPI3_LPSPI3_SOUT_INOUT |
        SIUL2_0_PORT97_LPSPI3_LPSPI3_SCK_INOUT |
        SIUL2_0_PORT98_LPSPI1_LPSPI1_SOUT_INOUT |
        SIUL2_0_PORT99_LPSPI1_LPSPI1_PCS0_INOUT |
        SIUL2_0_PORT100_LPSPI1_LPSPI1_PCS1_INOUT |
        SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_2_G_INOUT |
        SIUL2_0_PORT102_EMIOS_1_EMIOS_1_CH_12_H_INOUT |
        SIUL2_0_PORT103_LPSPI3_LPSPI3_PCS3_INOUT |
        SIUL2_0_PORT105_FXIO_FXIO_D0_INOUT |
        SIUL2_0_PORT106_EMIOS_1_EMIOS_1_CH_10_H_INOUT |
        SIUL2_0_PORT109_FXIO_FXIO_D7_INOUT |
        SIUL2_0_PORT110_LPUART1_LPUART1_TX_INOUT |
        SIUL2_0_PORT111_EMIOS_1_EMIOS_1_CH_14_H_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT112_GMAC0_GMAC0_MII_RMII_RGMII_MDIO_INOUT |
        SIUL2_0_PORT114_FXIO_FXIO_D2_INOUT |
        SIUL2_0_PORT115_FXIO_FXIO_D3_INOUT |
        SIUL2_0_PORT116_FXIO_FXIO_D25_INOUT |
        SIUL2_0_PORT117_FXIO_FXIO_D26_INOUT |
        SIUL2_0_PORT118_FXIO_FXIO_D27_INOUT |
        SIUL2_0_PORT119_FXIO_FXIO_D28_INOUT |
        SIUL2_0_PORT120_FXIO_FXIO_D29_INOUT |
        SIUL2_0_PORT122_FXIO_FXIO_D7_INOUT |
        SIUL2_0_PORT127_FXIO_FXIO_D6_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT128_FXIO_FXIO_D3_INOUT |
        SIUL2_0_PORT129_FXIO_FXIO_D2_INOUT |
        SIUL2_0_PORT130_EMIOS_0_EMIOS_0_CH_3_G_INOUT |
        SIUL2_0_PORT131_EMIOS_0_EMIOS_0_CH_19_Y_INOUT |
        SIUL2_0_PORT132_EMIOS_1_EMIOS_1_CH_4_H_INOUT |
        SIUL2_0_PORT133_EMIOS_1_EMIOS_1_CH_5_H_INOUT |
        SIUL2_0_PORT136_LPSPI5_LPSPI5_PCS1_INOUT |
        SIUL2_0_PORT137_EMIOS_1_EMIOS_1_CH_13_H_INOUT |
        SIUL2_0_PORT138_LPSPI2_LPSPI2_PCS1_INOUT |
        SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_1_G_INOUT |
        SIUL2_0_PORT140_LPUART2_LPUART2_TX_INOUT |
        SIUL2_0_PORT143_LPSPI2_LPSPI2_SCK_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_LPSPI2_LPSPI2_SIN_INOUT |
        SIUL2_0_PORT145_FXIO_FXIO_D5_INOUT |
        SIUL2_0_PORT146_FXIO_FXIO_D4_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT160_LPSPI2_LPSPI2_SCK_INOUT |
        SIUL2_0_PORT161_LPSPI2_LPSPI2_SIN_INOUT |
        SIUL2_0_PORT162_LPSPI2_LPSPI2_SOUT_INOUT |
        SIUL2_0_PORT163_LPSPI2_LPSPI2_PCS0_INOUT |
        SIUL2_0_PORT164_LPSPI2_LPSPI2_SOUT_INOUT |
        SIUL2_0_PORT167_LPI2C1_LPI2C1_SCL_INOUT |
        SIUL2_0_PORT168_LPI2C1_LPI2C1_SDA_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT176_EMIOS_1_EMIOS_1_CH_0_X_INOUT |
        SIUL2_0_PORT177_EMIOS_1_EMIOS_1_CH_1_H_INOUT |
        SIUL2_0_PORT178_EMIOS_1_EMIOS_1_CH_2_H_INOUT |
        SIUL2_0_PORT179_EMIOS_1_EMIOS_1_CH_3_H_INOUT |
        SIUL2_0_PORT180_EMIOS_1_EMIOS_1_CH_4_H_INOUT |
        SIUL2_0_PORT181_EMIOS_1_EMIOS_1_CH_5_H_INOUT |
        SIUL2_0_PORT182_EMIOS_1_EMIOS_1_CH_6_H_INOUT |
        SIUL2_0_PORT183_EMIOS_1_EMIOS_1_CH_7_H_INOUT |
        SIUL2_0_PORT184_EMIOS_1_EMIOS_1_CH_8_X_INOUT |
        SIUL2_0_PORT185_EMIOS_1_EMIOS_1_CH_9_H_INOUT |
        SIUL2_0_PORT186_EMIOS_1_EMIOS_1_CH_10_H_INOUT |
        SIUL2_0_PORT187_EMIOS_1_EMIOS_1_CH_11_H_INOUT |
        SIUL2_0_PORT188_EMIOS_1_EMIOS_1_CH_12_H_INOUT |
        SIUL2_0_PORT189_EMIOS_1_EMIOS_1_CH_13_H_INOUT |
        SIUL2_0_PORT190_EMIOS_1_EMIOS_1_CH_14_H_INOUT |
        SIUL2_0_PORT191_EMIOS_1_EMIOS_1_CH_15_H_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT192_EMIOS_1_EMIOS_1_CH_16_X_INOUT |
        SIUL2_0_PORT193_EMIOS_1_EMIOS_1_CH_17_Y_INOUT |
        SIUL2_0_PORT194_EMIOS_1_EMIOS_1_CH_18_Y_INOUT |
        SIUL2_0_PORT195_EMIOS_1_EMIOS_1_CH_19_Y_INOUT |
        SIUL2_0_PORT196_EMIOS_1_EMIOS_1_CH_20_Y_INOUT |
        SIUL2_0_PORT197_EMIOS_1_EMIOS_1_CH_21_Y_INOUT |
        SIUL2_0_PORT198_EMIOS_1_EMIOS_1_CH_22_X_INOUT |
        SIUL2_0_PORT199_EMIOS_1_EMIOS_1_CH_23_X_INOUT |
        SIUL2_0_PORT200_LPSPI5_LPSPI5_PCS3_INOUT |
        SIUL2_0_PORT201_FXIO_FXIO_D5_INOUT |
        SIUL2_0_PORT205_LPSPI5_LPSPI5_PCS2_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 208 - 223
        SIUL2_0_PORT208_FXIO_FXIO_D15_INOUT |
        SIUL2_0_PORT209_FXIO_FXIO_D16_INOUT |
        SIUL2_0_PORT210_FXIO_FXIO_D17_INOUT |
        SIUL2_0_PORT211_FXIO_FXIO_D18_INOUT |
        SIUL2_0_PORT212_FXIO_FXIO_D19_INOUT |
        SIUL2_0_PORT213_FXIO_FXIO_D20_INOUT |
        SIUL2_0_PORT214_FXIO_FXIO_D21_INOUT |
        SIUL2_0_PORT215_FXIO_FXIO_D22_INOUT |
        SIUL2_0_PORT216_FXIO_FXIO_D23_INOUT |
        SIUL2_0_PORT217_FXIO_FXIO_D24_INOUT |
        SIUL2_0_PORT218_FXIO_FXIO_D25_INOUT |
        SIUL2_0_PORT219_FXIO_FXIO_D26_INOUT |
        SIUL2_0_PORT221_FXIO_FXIO_D29_INOUT |
        SIUL2_0_PORT222_FXIO_FXIO_D30_INOUT |
        SIUL2_0_PORT223_FXIO_FXIO_D31_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 224 - 239
        SIUL2_0_PORT224_FXIO_FXIO_D16_INOUT |
        SIUL2_0_PORT225_FXIO_FXIO_D17_INOUT |
        SIUL2_0_PORT226_FXIO_FXIO_D18_INOUT |
        SIUL2_0_PORT227_FXIO_FXIO_D19_INOUT |
        SIUL2_0_PORT228_FXIO_FXIO_D20_INOUT |
        SIUL2_0_PORT229_FXIO_FXIO_D21_INOUT |
        SIUL2_0_PORT230_FXIO_FXIO_D22_INOUT |
        SIUL2_0_PORT231_FXIO_FXIO_D23_INOUT |
        SIUL2_0_PORT232_FXIO_FXIO_D24_INOUT |
        SIUL2_0_PORT233_FXIO_FXIO_D25_INOUT |
        SIUL2_0_PORT234_FXIO_FXIO_D26_INOUT |
        SIUL2_0_PORT235_FXIO_FXIO_D27_INOUT |
        SIUL2_0_PORT236_FXIO_FXIO_D28_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U)
                )
    }
    ,
    /*  Mode PORT_INOUT4_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_FXIO_FXIO_D2_INOUT |
        SIUL2_0_PORT1_FXIO_FXIO_D3_INOUT |
        SIUL2_0_PORT6_EMIOS_1_EMIOS_1_CH_13_H_INOUT |
        SIUL2_0_PORT8_FXIO_FXIO_D6_INOUT |
        SIUL2_0_PORT9_FXIO_FXIO_D7_INOUT |
        SIUL2_0_PORT10_FXIO_FXIO_D0_INOUT |
        SIUL2_0_PORT11_FXIO_FXIO_D1_INOUT |
        SIUL2_0_PORT14_EMIOS_2_EMIOS_2_CH_18_Y_INOUT |
        SIUL2_0_PORT15_LPSPI2_LPSPI2_PCS3_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_LPSPI0_LPSPI0_PCS4_INOUT |
        SIUL2_0_PORT17_LPUART4_LPUART4_TX_INOUT |
        SIUL2_0_PORT18_LPSPI1_LPSPI1_SOUT_INOUT |
        SIUL2_0_PORT19_LPSPI1_LPSPI1_SCK_INOUT |
        SIUL2_0_PORT20_LPSPI1_LPSPI1_SIN_INOUT |
        SIUL2_0_PORT21_LPSPI1_LPSPI1_PCS0_INOUT |
        SIUL2_0_PORT22_LPSPI1_LPSPI1_PCS1_INOUT |
        SIUL2_0_PORT26_LPSPI0_LPSPI0_PCS0_INOUT |
        SIUL2_0_PORT27_LPUART0_LPUART0_TX_INOUT |
        SIUL2_0_PORT29_LPUART2_LPUART2_TX_INOUT |
        SIUL2_0_PORT30_LPSPI0_LPSPI0_SOUT_INOUT |
        SIUL2_0_PORT31_LPSPI0_LPSPI0_PCS1_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_EMIOS_0_EMIOS_0_CH_3_G_INOUT |
        SIUL2_0_PORT33_EMIOS_0_EMIOS_0_CH_7_G_INOUT |
        SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS0_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(5U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_LPUART4_LPUART4_TX_INOUT |
        SIUL2_0_PORT49_EMIOS_1_EMIOS_1_CH_7_H_INOUT |
        SIUL2_0_PORT50_LPSPI1_LPSPI1_PCS1_INOUT |
        SIUL2_0_PORT54_EMIOS_2_EMIOS_2_CH_18_Y_INOUT |
        SIUL2_0_PORT55_EMIOS_2_EMIOS_2_CH_19_Y_INOUT |
        SIUL2_0_PORT56_EMIOS_2_EMIOS_2_CH_20_Y_INOUT |
        SIUL2_0_PORT57_EMIOS_2_EMIOS_2_CH_21_Y_INOUT |
        SIUL2_0_PORT58_EMIOS_2_EMIOS_2_CH_22_X_INOUT |
        SIUL2_0_PORT59_EMIOS_2_EMIOS_2_CH_23_X_INOUT |
        SIUL2_0_PORT60_EMIOS_2_EMIOS_2_CH_10_H_INOUT |
        SIUL2_0_PORT61_EMIOS_2_EMIOS_2_CH_11_H_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT65_FXIO_FXIO_D5_INOUT |
        SIUL2_0_PORT66_LPSPI0_LPSPI0_PCS2_INOUT |
        SIUL2_0_PORT67_LPUART0_LPUART0_TX_INOUT |
        SIUL2_0_PORT68_FXIO_FXIO_D5_INOUT |
        SIUL2_0_PORT69_FXIO_FXIO_D4_INOUT |
        SIUL2_0_PORT72_EMIOS_1_EMIOS_1_CH_9_H_INOUT |
        SIUL2_0_PORT73_EMIOS_1_EMIOS_1_CH_8_X_INOUT |
        SIUL2_0_PORT74_LPSPI2_LPSPI2_PCS1_INOUT |
        SIUL2_0_PORT75_FXIO_FXIO_D15_INOUT |
        SIUL2_0_PORT76_LPSPI2_LPSPI2_PCS1_INOUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_LPI2C1_LPI2C1_SDAS_INOUT |
        SIUL2_0_PORT81_LPI2C1_LPI2C1_SCLS_INOUT |
        SIUL2_0_PORT82_EMIOS_2_EMIOS_2_CH_12_H_INOUT |
        SIUL2_0_PORT83_EMIOS_2_EMIOS_2_CH_13_H_INOUT |
        SIUL2_0_PORT84_EMIOS_2_EMIOS_2_CH_14_H_INOUT |
        SIUL2_0_PORT85_EMIOS_2_EMIOS_2_CH_15_H_INOUT |
        SIUL2_0_PORT88_EMIOS_2_EMIOS_2_CH_0_X_INOUT |
        SIUL2_0_PORT89_EMIOS_2_EMIOS_2_CH_1_H_INOUT |
        SIUL2_0_PORT90_EMIOS_2_EMIOS_2_CH_2_H_INOUT |
        SIUL2_0_PORT91_EMIOS_2_EMIOS_2_CH_3_H_INOUT |
        SIUL2_0_PORT92_FXIO_FXIO_D2_INOUT |
        SIUL2_0_PORT93_EMIOS_2_EMIOS_2_CH_4_H_INOUT |
        SIUL2_0_PORT94_EMIOS_2_EMIOS_2_CH_5_H_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_16_X_INOUT |
        SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_17_Y_INOUT |
        SIUL2_0_PORT98_FXIO_FXIO_D4_INOUT |
        SIUL2_0_PORT99_FXIO_FXIO_D5_INOUT |
        SIUL2_0_PORT103_LPSPI0_LPSPI0_PCS3_INOUT |
        SIUL2_0_PORT105_LPUART6_LPUART6_TX_INOUT |
        SIUL2_0_PORT109_LPI2C0_LPI2C0_SDA_INOUT |
        SIUL2_0_PORT110_LPI2C0_LPI2C0_SCL_INOUT |
        SIUL2_0_PORT111_LPSPI0_LPSPI0_SCK_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT112_LPSPI0_LPSPI0_SIN_INOUT |
        SIUL2_0_PORT116_EMIOS_2_EMIOS_2_CH_0_X_INOUT |
        SIUL2_0_PORT117_EMIOS_2_EMIOS_2_CH_8_X_INOUT |
        SIUL2_0_PORT118_EMIOS_2_EMIOS_2_CH_22_X_INOUT |
        SIUL2_0_PORT119_EMIOS_2_EMIOS_2_CH_23_X_INOUT |
        SIUL2_0_PORT122_EMIOS_2_EMIOS_2_CH_7_H_INOUT |
        SIUL2_0_PORT123_EMIOS_2_EMIOS_2_CH_9_H_INOUT |
        SIUL2_0_PORT124_EMIOS_2_EMIOS_2_CH_0_X_INOUT |
        SIUL2_0_PORT125_EMIOS_2_EMIOS_2_CH_8_X_INOUT |
        SIUL2_0_PORT126_EMIOS_2_EMIOS_2_CH_16_X_INOUT |
        SIUL2_0_PORT127_EMIOS_2_EMIOS_2_CH_22_X_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT130_EMIOS_1_EMIOS_1_CH_8_X_INOUT |
        SIUL2_0_PORT131_FXIO_FXIO_D6_INOUT |
        SIUL2_0_PORT132_EMIOS_0_EMIOS_0_CH_18_Y_INOUT |
        SIUL2_0_PORT133_EMIOS_0_EMIOS_0_CH_19_Y_INOUT |
        SIUL2_0_PORT134_EMIOS_1_EMIOS_1_CH_14_H_INOUT |
        SIUL2_0_PORT136_FXIO_FXIO_D12_INOUT |
        SIUL2_0_PORT138_EMIOS_0_EMIOS_0_CH_20_Y_INOUT |
        SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_21_Y_INOUT |
        SIUL2_0_PORT140_EMIOS_1_EMIOS_1_CH_5_H_INOUT |
        SIUL2_0_PORT142_LPUART5_LPUART5_TX_INOUT |
        SIUL2_0_PORT143_EMIOS_0_EMIOS_0_CH_22_X_INOUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_EMIOS_0_EMIOS_0_CH_23_X_INOUT |
        SIUL2_0_PORT145_EMIOS_2_EMIOS_2_CH_23_X_INOUT |
        SIUL2_0_PORT146_EMIOS_2_EMIOS_2_CH_17_Y_INOUT |
        SIUL2_0_PORT149_EMIOS_2_EMIOS_2_CH_19_Y_INOUT |
        SIUL2_0_PORT150_EMIOS_2_EMIOS_2_CH_20_Y_INOUT |
        SIUL2_0_PORT151_EMIOS_2_EMIOS_2_CH_21_Y_INOUT |
        SIUL2_0_PORT152_EMIOS_2_EMIOS_2_CH_4_H_INOUT |
        SIUL2_0_PORT153_EMIOS_2_EMIOS_2_CH_5_H_INOUT |
        SIUL2_0_PORT154_EMIOS_2_EMIOS_2_CH_6_H_INOUT |
        SIUL2_0_PORT158_LPSPI0_LPSPI0_SOUT_INOUT |
        SIUL2_0_PORT159_LPSPI0_LPSPI0_PCS0_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT164_FXIO_FXIO_D0_INOUT |
        SIUL2_0_PORT167_FXIO_FXIO_D1_INOUT |
        SIUL2_0_PORT168_FXIO_FXIO_D2_INOUT |
        SIUL2_0_PORT172_LPSPI3_LPSPI3_SIN_INOUT |
        SIUL2_0_PORT173_LPSPI3_LPSPI3_SCK_INOUT |
        SIUL2_0_PORT175_LPSPI3_LPSPI3_SOUT_INOUT */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT180_LPI2C0_LPI2C0_SCL_INOUT |
        SIUL2_0_PORT181_LPI2C0_LPI2C0_SDA_INOUT |
        SIUL2_0_PORT188_FXIO_FXIO_D7_INOUT */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(12U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT201_LPUART2_LPUART2_TX_INOUT */
        (uint16)( SHL_PAD_U32(9U)
                ),
        /* Pads 208 - 223
        SIUL2_0_PORT215_EMIOS_0_EMIOS_0_CH_0_X_INOUT |
        SIUL2_0_PORT216_EMIOS_0_EMIOS_0_CH_1_G_INOUT |
        SIUL2_0_PORT217_EMIOS_0_EMIOS_0_CH_2_G_INOUT |
        SIUL2_0_PORT218_EMIOS_0_EMIOS_0_CH_3_G_INOUT |
        SIUL2_0_PORT219_EMIOS_0_EMIOS_0_CH_4_G_INOUT |
        SIUL2_0_PORT220_EMIOS_0_EMIOS_0_CH_5_G_INOUT |
        SIUL2_0_PORT221_EMIOS_0_EMIOS_0_CH_6_G_INOUT |
        SIUL2_0_PORT222_EMIOS_0_EMIOS_0_CH_7_G_INOUT |
        SIUL2_0_PORT223_EMIOS_0_EMIOS_0_CH_8_X_INOUT */
        (uint16)( SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 224 - 239
        SIUL2_0_PORT224_EMIOS_0_EMIOS_0_CH_9_H_INOUT |
        SIUL2_0_PORT225_EMIOS_0_EMIOS_0_CH_10_H_INOUT |
        SIUL2_0_PORT226_EMIOS_0_EMIOS_0_CH_11_H_INOUT |
        SIUL2_0_PORT227_EMIOS_0_EMIOS_0_CH_12_H_INOUT |
        SIUL2_0_PORT228_EMIOS_0_EMIOS_0_CH_13_H_INOUT |
        SIUL2_0_PORT229_EMIOS_0_EMIOS_0_CH_14_H_INOUT |
        SIUL2_0_PORT230_EMIOS_0_EMIOS_0_CH_15_H_INOUT |
        SIUL2_0_PORT231_EMIOS_0_EMIOS_0_CH_16_X_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U)
                )
    }
    ,
    /*  Mode PORT_INOUT5_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_EMIOS_1_EMIOS_1_CH_0_X_INOUT |
        SIUL2_0_PORT2_FXIO_FXIO_D4_INOUT |
        SIUL2_0_PORT3_FXIO_FXIO_D5_INOUT |
        SIUL2_0_PORT6_FXIO_FXIO_D19_INOUT |
        SIUL2_0_PORT12_FXIO_FXIO_D9_INOUT |
        SIUL2_0_PORT13_FXIO_FXIO_D8_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_LPUART6_LPUART6_TX_INOUT |
        SIUL2_0_PORT18_EMIOS_1_EMIOS_1_CH_16_X_INOUT |
        SIUL2_0_PORT26_FXIO_FXIO_D1_INOUT |
        SIUL2_0_PORT29_LPSPI1_LPSPI1_SIN_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT36_GMAC0_GMAC0_MII_RMII_RGMII_MDIO_INOUT |
        SIUL2_0_PORT42_LPUART9_LPUART9_TX_INOUT */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(10U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT50_EMIOS_2_EMIOS_2_CH_14_H_INOUT |
        SIUL2_0_PORT51_EMIOS_2_EMIOS_2_CH_15_H_INOUT |
        SIUL2_0_PORT52_EMIOS_2_EMIOS_2_CH_16_X_INOUT |
        SIUL2_0_PORT53_EMIOS_2_EMIOS_2_CH_17_Y_INOUT |
        SIUL2_0_PORT54_LPUART1_LPUART1_TX_INOUT |
        SIUL2_0_PORT57_LPSPI2_LPSPI2_PCS0_INOUT |
        SIUL2_0_PORT59_LPSPI2_LPSPI2_SOUT_INOUT |
        SIUL2_0_PORT60_LPSPI2_LPSPI2_SIN_INOUT |
        SIUL2_0_PORT61_LPSPI2_LPSPI2_SCK_INOUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT70_EMIOS_1_EMIOS_1_CH_6_H_INOUT |
        SIUL2_0_PORT71_EMIOS_1_EMIOS_1_CH_7_H_INOUT |
        SIUL2_0_PORT74_LPSPI4_LPSPI4_PCS0_INOUT |
        SIUL2_0_PORT75_LPSPI4_LPSPI4_SOUT_INOUT |
        SIUL2_0_PORT76_FXIO_FXIO_D19_INOUT |
        SIUL2_0_PORT77_FXIO_FXIO_D16_INOUT |
        SIUL2_0_PORT78_EMIOS_1_EMIOS_1_CH_4_H_INOUT |
        SIUL2_0_PORT79_LPUART2_LPUART2_TX_INOUT */
        (uint16)( SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT83_LPSPI2_LPSPI2_PCS1_INOUT |
        SIUL2_0_PORT89_LPSPI4_LPSPI4_PCS1_INOUT |
        SIUL2_0_PORT92_LPI2C1_LPI2C1_SCL_INOUT |
        SIUL2_0_PORT93_LPI2C1_LPI2C1_SDA_INOUT |
        SIUL2_0_PORT95_EMIOS_2_EMIOS_2_CH_6_H_INOUT */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT98_FXIO_FXIO_D6_INOUT |
        SIUL2_0_PORT99_FXIO_FXIO_D7_INOUT |
        SIUL2_0_PORT104_FXIO_FXIO_D1_INOUT |
        SIUL2_0_PORT106_LPSPI0_LPSPI0_SIN_INOUT |
        SIUL2_0_PORT109_GMAC0_GMAC0_PPS1_INOUT |
        SIUL2_0_PORT110_GMAC0_GMAC0_PPS0_INOUT |
        SIUL2_0_PORT111_GMAC0_GMAC0_PPS2_INOUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT112_EMIOS_1_EMIOS_1_CH_15_H_INOUT |
        SIUL2_0_PORT113_LPSPI3_LPSPI3_PCS0_INOUT |
        SIUL2_0_PORT116_LPSPI1_LPSPI1_PCS2_INOUT |
        SIUL2_0_PORT122_FXIO_FXIO_D30_INOUT |
        SIUL2_0_PORT123_FXIO_FXIO_D31_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT132_LPUART12_LPUART12_TX_INOUT |
        SIUL2_0_PORT134_LPUART10_LPUART10_TX_INOUT |
        SIUL2_0_PORT137_GMAC0_GMAC0_PPS3_INOUT |
        SIUL2_0_PORT140_GMAC0_GMAC0_PPS3_INOUT */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(12U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT152_FXIO_FXIO_D5_INOUT */
        (uint16)( SHL_PAD_U32(8U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT174_FXIO_FXIO_D3_INOUT */
        (uint16)( SHL_PAD_U32(14U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT176_LPSPI3_LPSPI3_PCS0_INOUT |
        SIUL2_0_PORT178_LPSPI3_LPSPI3_PCS1_INOUT |
        SIUL2_0_PORT179_LPSPI3_LPSPI3_PCS2_INOUT |
        SIUL2_0_PORT180_LPSPI3_LPSPI3_PCS3_INOUT |
        SIUL2_0_PORT181_LPSPI1_LPSPI1_PCS0_INOUT |
        SIUL2_0_PORT183_LPSPI3_LPSPI3_PCS3_INOUT |
        SIUL2_0_PORT185_LPSPI2_LPSPI2_PCS2_INOUT |
        SIUL2_0_PORT186_LPSPI2_LPSPI2_PCS3_INOUT |
        SIUL2_0_PORT188_LPSPI0_LPSPI0_PCS0_INOUT |
        SIUL2_0_PORT189_LPSPI3_LPSPI3_PCS1_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT207_EMIOS_2_EMIOS_2_CH_15_H_INOUT */
        (uint16)( SHL_PAD_U32(15U)
                ),
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239
        SIUL2_0_PORT224_LPSPI2_LPSPI2_PCS2_INOUT |
        SIUL2_0_PORT225_LPSPI2_LPSPI2_PCS3_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U)
                )
    }
    ,
    /*  Mode PORT_INOUT6_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_LPSPI0_LPSPI0_PCS7_INOUT |
        SIUL2_0_PORT1_LPSPI0_LPSPI0_PCS6_INOUT |
        SIUL2_0_PORT3_LPUART0_LPUART0_TX_INOUT |
        SIUL2_0_PORT6_LPSPI3_LPSPI3_PCS1_INOUT |
        SIUL2_0_PORT7_FXIO_FXIO_D9_INOUT |
        SIUL2_0_PORT8_EMIOS_2_EMIOS_2_CH_7_H_INOUT |
        SIUL2_0_PORT9_LPSPI3_LPSPI3_PCS0_INOUT |
        SIUL2_0_PORT11_LPSPI1_LPSPI1_PCS0_INOUT |
        SIUL2_0_PORT12_EMIOS_1_EMIOS_1_CH_2_H_INOUT |
        SIUL2_0_PORT13_EMIOS_1_EMIOS_1_CH_3_H_INOUT |
        SIUL2_0_PORT14_FXIO_FXIO_D14_INOUT |
        SIUL2_0_PORT15_LPSPI5_LPSPI5_PCS0_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT17_LPSPI3_LPSPI3_SOUT_INOUT |
        SIUL2_0_PORT18_EMIOS_2_EMIOS_2_CH_0_X_INOUT |
        SIUL2_0_PORT19_EMIOS_2_EMIOS_2_CH_1_H_INOUT |
        SIUL2_0_PORT20_EMIOS_2_EMIOS_2_CH_2_H_INOUT |
        SIUL2_0_PORT21_EMIOS_2_EMIOS_2_CH_3_H_INOUT |
        SIUL2_0_PORT26_EMIOS_2_EMIOS_2_CH_9_H_INOUT |
        SIUL2_0_PORT27_EMIOS_2_EMIOS_2_CH_10_H_INOUT |
        SIUL2_0_PORT28_EMIOS_2_EMIOS_2_CH_11_H_INOUT |
        SIUL2_0_PORT29_EMIOS_2_EMIOS_2_CH_12_H_INOUT |
        SIUL2_0_PORT30_EMIOS_2_EMIOS_2_CH_13_H_INOUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_EMIOS_1_EMIOS_1_CH_6_H_INOUT |
        SIUL2_0_PORT33_EMIOS_1_EMIOS_1_CH_5_H_INOUT |
        SIUL2_0_PORT34_SAI0_SAI0_D0_INOUT |
        SIUL2_0_PORT36_EMIOS_1_EMIOS_1_CH_10_H_INOUT |
        SIUL2_0_PORT37_EMIOS_1_EMIOS_1_CH_11_H_INOUT |
        SIUL2_0_PORT40_LPSPI0_LPSPI0_PCS5_INOUT |
        SIUL2_0_PORT45_LPUART8_LPUART8_TX_INOUT |
        SIUL2_0_PORT47_LPUART7_LPUART7_TX_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT49_LPSPI3_LPSPI3_PCS0_INOUT |
        SIUL2_0_PORT54_FXIO_FXIO_D15_INOUT |
        SIUL2_0_PORT59_SAI0_SAI0_D0_INOUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(11U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_14_H_INOUT |
        SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_15_H_INOUT |
        SIUL2_0_PORT70_LPSPI0_LPSPI0_PCS1_INOUT |
        SIUL2_0_PORT71_LPSPI0_LPSPI0_PCS0_INOUT |
        SIUL2_0_PORT72_LPSPI0_LPSPI0_SCK_INOUT |
        SIUL2_0_PORT73_LPSPI0_LPSPI0_SIN_INOUT |
        SIUL2_0_PORT75_FXIO_FXIO_D19_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_FXIO_FXIO_D15_INOUT |
        SIUL2_0_PORT81_FXIO_FXIO_D14_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_FXIO_FXIO_D0_INOUT |
        SIUL2_0_PORT97_FXIO_FXIO_D1_INOUT |
        SIUL2_0_PORT98_LPUART3_LPUART3_TX_INOUT |
        SIUL2_0_PORT101_FXIO_FXIO_D15_INOUT |
        SIUL2_0_PORT102_FXIO_FXIO_D13_INOUT |
        SIUL2_0_PORT104_EMIOS_0_EMIOS_0_CH_12_H_INOUT |
        SIUL2_0_PORT105_EMIOS_0_EMIOS_0_CH_13_H_INOUT |
        SIUL2_0_PORT107_LPSPI0_LPSPI0_SCK_INOUT |
        SIUL2_0_PORT108_LPSPI0_LPSPI0_SOUT_INOUT |
        SIUL2_0_PORT109_SAI1_SAI1_D0_INOUT |
        SIUL2_0_PORT111_SAI1_SAI1_SYNC_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT113_FXIO_FXIO_D9_INOUT |
        SIUL2_0_PORT116_LPSPI3_LPSPI3_SIN_INOUT |
        SIUL2_0_PORT122_LPSPI5_LPSPI5_SCK_INOUT |
        SIUL2_0_PORT123_LPSPI5_LPSPI5_SOUT_INOUT |
        SIUL2_0_PORT124_LPSPI5_LPSPI5_SIN_INOUT |
        SIUL2_0_PORT125_LPSPI5_LPSPI5_PCS2_INOUT |
        SIUL2_0_PORT126_LPSPI5_LPSPI5_PCS3_INOUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT129_LPUART7_LPUART7_TX_INOUT |
        SIUL2_0_PORT130_FXIO_FXIO_D13_INOUT |
        SIUL2_0_PORT131_GMAC0_GMAC0_PPS0_INOUT |
        SIUL2_0_PORT132_FXIO_FXIO_D6_INOUT |
        SIUL2_0_PORT133_FXIO_FXIO_D7_INOUT |
        SIUL2_0_PORT134_FXIO_FXIO_D12_INOUT |
        SIUL2_0_PORT135_LPSPI3_LPSPI3_SCK_INOUT |
        SIUL2_0_PORT136_SAI1_SAI1_BCLK_INOUT |
        SIUL2_0_PORT138_FXIO_FXIO_D4_INOUT |
        SIUL2_0_PORT139_FXIO_FXIO_D5_INOUT |
        SIUL2_0_PORT140_FXIO_FXIO_D8_INOUT |
        SIUL2_0_PORT142_FXIO_FXIO_D7_INOUT |
        SIUL2_0_PORT143_FXIO_FXIO_D2_INOUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_FXIO_FXIO_D3_INOUT |
        SIUL2_0_PORT149_LPSPI4_LPSPI4_SIN_INOUT |
        SIUL2_0_PORT150_LPSPI4_LPSPI4_SCK_INOUT |
        SIUL2_0_PORT151_LPSPI4_LPSPI4_PCS0_INOUT |
        SIUL2_0_PORT152_LPSPI4_LPSPI4_PCS1_INOUT |
        SIUL2_0_PORT153_LPSPI4_LPSPI4_SOUT_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U)
                ),
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191
        SIUL2_0_PORT182_LPSPI4_LPSPI4_PCS2_INOUT |
        SIUL2_0_PORT185_LPSPI4_LPSPI4_PCS0_INOUT |
        SIUL2_0_PORT186_LPSPI4_LPSPI4_PCS1_INOUT |
        SIUL2_0_PORT187_LPSPI4_LPSPI4_PCS2_INOUT |
        SIUL2_0_PORT188_LPSPI4_LPSPI4_PCS3_INOUT |
        SIUL2_0_PORT191_FXIO_FXIO_D9_INOUT */
        (uint16)( SHL_PAD_U32(6U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT204_LPSPI4_LPSPI4_PCS3_INOUT */
        (uint16)( SHL_PAD_U32(12U)
                ),
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INOUT7_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT2_LPSPI5_LPSPI5_SIN_INOUT |
        SIUL2_0_PORT3_LPSPI5_LPSPI5_SCK_INOUT |
        SIUL2_0_PORT4_JTAG_JTAG_TMS_SWD_DIO_INOUT |
        SIUL2_0_PORT5_SYSTEM_RESET_B_INOUT |
        SIUL2_0_PORT11_LPSPI2_LPSPI2_SCK_INOUT |
        SIUL2_0_PORT13_LPUART11_LPUART11_TX_INOUT |
        SIUL2_0_PORT14_LPSPI5_LPSPI5_PCS1_INOUT |
        SIUL2_0_PORT15_FXIO_FXIO_D31_INOUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_FXIO_FXIO_D30_INOUT |
        SIUL2_0_PORT17_FXIO_FXIO_D19_INOUT |
        SIUL2_0_PORT26_GMAC0_GMAC0_PPS0_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(10U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT34_FXIO_FXIO_D18_INOUT |
        SIUL2_0_PORT35_FXIO_FXIO_D17_INOUT |
        SIUL2_0_PORT36_SAI0_SAI0_D1_INOUT |
        SIUL2_0_PORT40_FXIO_FXIO_D29_INOUT |
        SIUL2_0_PORT41_FXIO_FXIO_D28_INOUT |
        SIUL2_0_PORT42_FXIO_FXIO_D27_INOUT |
        SIUL2_0_PORT43_FXIO_FXIO_D26_INOUT |
        SIUL2_0_PORT44_FXIO_FXIO_D25_INOUT |
        SIUL2_0_PORT45_FXIO_FXIO_D24_INOUT |
        SIUL2_0_PORT46_FXIO_FXIO_D23_INOUT |
        SIUL2_0_PORT47_FXIO_FXIO_D22_INOUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_FXIO_FXIO_D21_INOUT |
        SIUL2_0_PORT49_FXIO_FXIO_D20_INOUT |
        SIUL2_0_PORT60_GMAC0_GMAC0_PPS3_INOUT |
        SIUL2_0_PORT61_SAI0_SAI0_D1_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT66_QUADSPI_QUADSPI_IOFA3_INOUT |
        SIUL2_0_PORT72_FXIO_FXIO_D12_INOUT |
        SIUL2_0_PORT73_FXIO_FXIO_D13_INOUT |
        SIUL2_0_PORT74_EMIOS_1_EMIOS_1_CH_0_X_INOUT |
        SIUL2_0_PORT76_SAI0_SAI0_BCLK_INOUT |
        SIUL2_0_PORT77_SAI0_SAI0_SYNC_INOUT |
        SIUL2_0_PORT78_FXIO_FXIO_D16_INOUT |
        SIUL2_0_PORT79_LPI2C1_LPI2C1_SCL_INOUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_LPI2C1_LPI2C1_SDA_INOUT |
        SIUL2_0_PORT81_FXIO_FXIO_D2_INOUT |
        SIUL2_0_PORT82_SAI0_SAI0_D2_INOUT |
        SIUL2_0_PORT83_SAI0_SAI0_D3_INOUT |
        SIUL2_0_PORT84_GMAC0_GMAC0_PPS0_INOUT |
        SIUL2_0_PORT90_LPSPI4_LPSPI4_SIN_INOUT |
        SIUL2_0_PORT91_LPSPI4_LPSPI4_SCK_INOUT |
        SIUL2_0_PORT93_FXIO_FXIO_D3_INOUT |
        SIUL2_0_PORT94_FXIO_FXIO_D23_INOUT |
        SIUL2_0_PORT95_FXIO_FXIO_D24_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT98_LPSPI5_LPSPI5_SOUT_INOUT |
        SIUL2_0_PORT100_LPSPI5_LPSPI5_PCS0_INOUT |
        SIUL2_0_PORT101_LPSPI0_LPSPI0_PCS1_INOUT |
        SIUL2_0_PORT102_LPSPI0_LPSPI0_PCS0_INOUT |
        SIUL2_0_PORT103_QUADSPI_QUADSPI_IOFA1_INOUT |
        SIUL2_0_PORT104_FXIO_FXIO_D11_INOUT |
        SIUL2_0_PORT105_FXIO_FXIO_D10_INOUT |
        SIUL2_0_PORT106_QUADSPI_QUADSPI_SCKFA_INOUT |
        SIUL2_0_PORT107_QUADSPI_QUADSPI_IOFA0_INOUT |
        SIUL2_0_PORT108_QUADSPI_QUADSPI_IOFA2_INOUT |
        SIUL2_0_PORT111_FXIO_FXIO_D10_INOUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT112_LPUART8_LPUART8_TX_INOUT |
        SIUL2_0_PORT113_GMAC0_GMAC0_PPS2_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT135_FXIO_FXIO_D11_INOUT |
        SIUL2_0_PORT136_FXIO_FXIO_D8_INOUT |
        SIUL2_0_PORT137_FXIO_FXIO_D11_INOUT |
        SIUL2_0_PORT140_FXIO_FXIO_D7_INOUT |
        SIUL2_0_PORT142_GMAC0_GMAC0_PPS1_INOUT */
        (uint16)( SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT152_FXIO_FXIO_D11_INOUT */
        (uint16)( SHL_PAD_U32(8U)
                ),
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191
        SIUL2_0_PORT180_FXIO_FXIO_D4_INOUT |
        SIUL2_0_PORT181_FXIO_FXIO_D5_INOUT |
        SIUL2_0_PORT185_FXIO_FXIO_D6_INOUT |
        SIUL2_0_PORT189_FXIO_FXIO_D8_INOUT */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INOUT8_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31
        SIUL2_0_PORT29_GMAC1_GMAC1_MII_RMII_RGMII_MDIO_INOUT |
        SIUL2_0_PORT31_GMAC1_GMAC1_PPS0_INOUT */
        (uint16)( SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63
        SIUL2_0_PORT51_GMAC1_GMAC1_MII_RMII_RGMII_MDIO_INOUT |
        SIUL2_0_PORT52_GMAC1_GMAC1_PPS2_INOUT */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT65_GMAC1_GMAC1_MII_RMII_RGMII_TX_CLK_INOUT */
        (uint16)( SHL_PAD_U32(1U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT83_GMAC0_GMAC0_MII_RMII_RGMII_TX_CLK_INOUT |
        SIUL2_0_PORT91_LPUART13_LPUART13_TX_INOUT |
        SIUL2_0_PORT92_LPUART0_LPUART0_TX_INOUT */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U)
                ),
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143
        SIUL2_0_PORT131_GMAC1_GMAC1_PPS3_INOUT |
        SIUL2_0_PORT142_GMAC1_GMAC1_PPS1_INOUT */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT152_LPSPI2_LPSPI2_SIN_INOUT |
        SIUL2_0_PORT155_EMIOS_0_EMIOS_0_CH_10_H_INOUT |
        SIUL2_0_PORT156_EMIOS_0_EMIOS_0_CH_11_H_INOUT |
        SIUL2_0_PORT157_EMIOS_0_EMIOS_0_CH_12_H_INOUT */
        (uint16)( SHL_PAD_U32(8U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191 */
        (uint16)0x0000,
        /* Pads 192 - 207
        SIUL2_0_PORT200_EMIOS_0_EMIOS_0_CH_13_H_INOUT |
        SIUL2_0_PORT202_EMIOS_0_EMIOS_0_CH_14_H_INOUT |
        SIUL2_0_PORT203_EMIOS_0_EMIOS_0_CH_15_H_INOUT |
        SIUL2_0_PORT204_EMIOS_0_EMIOS_0_CH_16_X_INOUT |
        SIUL2_0_PORT205_EMIOS_0_EMIOS_0_CH_17_Y_INOUT |
        SIUL2_0_PORT206_EMIOS_0_EMIOS_0_CH_18_Y_INOUT */
        (uint16)( SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 208 - 223
        SIUL2_0_PORT215_LPSPI5_LPSPI5_PCS0_INOUT */
        (uint16)( SHL_PAD_U32(7U)
                ),
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INOUT9_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47
        SIUL2_0_PORT35_GMAC0_GMAC0_MII_RMII_RGMII_TX_CLK_INOUT */
        (uint16)( SHL_PAD_U32(3U)
                ),
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000,
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191 */
        (uint16)0x0000,
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INOUT10_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000,
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191 */
        (uint16)0x0000,
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INOUT11_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111
        SIUL2_0_PORT101_SAI0_SAI0_D3_INOUT */
        (uint16)( SHL_PAD_U32(5U)
                ),
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000,
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191 */
        (uint16)0x0000,
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INOUT12_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000,
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191 */
        (uint16)0x0000,
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INOUT13_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111
        SIUL2_0_PORT102_SAI0_SAI0_D2_INOUT */
        (uint16)( SHL_PAD_U32(6U)
                ),
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000,
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191 */
        (uint16)0x0000,
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
[!ENDVAR!]




[!VAR "SIUL2_0_PIN_MODE_AVAILABILITY_ON_SUBDERIV"!]
    /*  Mode PORT_GPIO_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_GPIO |
        SIUL2_0_PORT1_GPIO |
        SIUL2_0_PORT2_GPIO |
        SIUL2_0_PORT3_GPIO |
        SIUL2_0_PORT4_GPIO |
        SIUL2_0_PORT5_GPIO |
        SIUL2_0_PORT6_GPIO |
        SIUL2_0_PORT7_GPIO |
        SIUL2_0_PORT8_GPIO |
        SIUL2_0_PORT9_GPIO |
        SIUL2_0_PORT10_GPIO |
        SIUL2_0_PORT11_GPIO |
        SIUL2_0_PORT12_GPIO |
        SIUL2_0_PORT13_GPIO |
        SIUL2_0_PORT14_GPIO |
        SIUL2_0_PORT15_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                )
    }
    ,
    /*  Mode PORT_ALT1_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_LPSPI4_LPSPI4_PCS2_OUT |
        SIUL2_0_PORT1_LPSPI4_LPSPI4_PCS1_OUT |
        SIUL2_0_PORT2_FCCU_FCCU_ERR0 |
        SIUL2_0_PORT3_FCCU_FCCU_ERR1 |
        SIUL2_0_PORT7_LPUART3_LPUART3_TX_OUT |
        SIUL2_0_PORT11_CAN1_CAN1_TX |
        SIUL2_0_PORT12_LPSPI1_LPSPI1_PCS5_OUT |
        SIUL2_0_PORT13_LPSPI1_LPSPI1_PCS4_OUT |
        SIUL2_0_PORT16_GPIO |
        SIUL2_0_PORT17_GPIO |
        SIUL2_0_PORT18_GPIO |
        SIUL2_0_PORT19_GPIO |
        SIUL2_0_PORT20_GPIO |
        SIUL2_0_PORT21_GPIO |
        SIUL2_0_PORT22_GPIO |
        SIUL2_0_PORT23_GPIO |
        SIUL2_0_PORT24_GPIO |
        SIUL2_0_PORT25_GPIO |
        SIUL2_0_PORT26_GPIO |
        SIUL2_0_PORT27_GPIO |
        SIUL2_0_PORT28_GPIO |
        SIUL2_0_PORT29_GPIO |
        SIUL2_0_PORT30_GPIO |
        SIUL2_0_PORT31_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                )
    }
    ,
    /*  Mode PORT_ALT2_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_EMIOS_0_EMIOS_0_CH_17_Y_OUT |
        SIUL2_0_PORT1_EMIOS_0_EMIOS_0_CH_9_H_OUT |
        SIUL2_0_PORT2_EMIOS_1_EMIOS_1_CH_19_Y_OUT |
        SIUL2_0_PORT3_EMIOS_1_EMIOS_1_CH_20_Y_OUT |
        SIUL2_0_PORT7_LPSPI0_LPSPI0_PCS1_OUT |
        SIUL2_0_PORT8_EMIOS_1_EMIOS_1_CH_12_H_OUT |
        SIUL2_0_PORT9_LPUART2_LPUART2_TX_OUT |
        SIUL2_0_PORT10_EMIOS_0_EMIOS_0_CH_12_H_OUT |
        SIUL2_0_PORT11_EMIOS_0_EMIOS_0_CH_13_H_OUT |
        SIUL2_0_PORT12_EMIOS_0_EMIOS_0_CH_14_H_OUT |
        SIUL2_0_PORT13_EMIOS_0_EMIOS_0_CH_15_H_OUT |
        SIUL2_0_PORT14_EMIOS_1_EMIOS_1_CH_4_H_OUT |
        SIUL2_0_PORT15_EMIOS_0_EMIOS_0_CH_10_H_OUT |
        SIUL2_0_PORT16_LPSPI4_LPSPI4_PCS3_OUT |
        SIUL2_0_PORT21_LPSPI2_LPSPI2_PCS2_OUT |
        SIUL2_0_PORT23_CAN1_CAN1_TX |
        SIUL2_0_PORT27_FXIO_FXIO_D5_OUT |
        SIUL2_0_PORT31_GMAC0_GMAC0_PPS0_OUT |
        SIUL2_0_PORT32_GPIO |
        SIUL2_0_PORT33_GPIO |
        SIUL2_0_PORT34_GPIO |
        SIUL2_0_PORT35_GPIO |
        SIUL2_0_PORT36_GPIO |
        SIUL2_0_PORT37_GPIO |
        SIUL2_0_PORT40_GPIO |
        SIUL2_0_PORT41_GPIO |
        SIUL2_0_PORT42_GPIO |
        SIUL2_0_PORT43_GPIO |
        SIUL2_0_PORT44_GPIO |
        SIUL2_0_PORT45_GPIO |
        SIUL2_0_PORT46_GPIO |
        SIUL2_0_PORT47_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                )
    }
    ,
    /*  Mode PORT_ALT3_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_LCU0_LCU0_OUT4 |
        SIUL2_0_PORT1_LPUART0_LPUART0_RTS |
        SIUL2_0_PORT3_LPSPI1_LPSPI1_SCK_OUT |
        SIUL2_0_PORT4_FXIO_FXIO_D6_OUT |
        SIUL2_0_PORT6_LPSPI1_LPSPI1_PCS1_OUT |
        SIUL2_0_PORT7_EMIOS_1_EMIOS_1_CH_11_H_OUT |
        SIUL2_0_PORT8_LPSPI2_LPSPI2_SOUT_OUT |
        SIUL2_0_PORT9_LPSPI2_LPSPI2_PCS0_OUT |
        SIUL2_0_PORT11_EMIOS_1_EMIOS_1_CH_1_H_OUT |
        SIUL2_0_PORT12_SYSTEM_CLKOUT_STANDBY |
        SIUL2_0_PORT14_LPSPI1_LPSPI1_PCS3_OUT |
        SIUL2_0_PORT15_LPSPI0_LPSPI0_PCS3_OUT |
        SIUL2_0_PORT16_EMIOS_0_EMIOS_0_CH_11_H_OUT |
        SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_6_G_OUT |
        SIUL2_0_PORT18_EMIOS_1_EMIOS_1_CH_0_X_OUT |
        SIUL2_0_PORT19_EMIOS_1_EMIOS_1_CH_1_H_OUT |
        SIUL2_0_PORT20_EMIOS_1_EMIOS_1_CH_2_H_OUT |
        SIUL2_0_PORT21_EMIOS_1_EMIOS_1_CH_3_H_OUT |
        SIUL2_0_PORT22_EMIOS_1_EMIOS_1_CH_4_H_OUT |
        SIUL2_0_PORT23_EMIOS_1_EMIOS_1_CH_6_H_OUT |
        SIUL2_0_PORT26_EMIOS_1_EMIOS_1_CH_9_H_OUT |
        SIUL2_0_PORT27_EMIOS_1_EMIOS_1_CH_10_H_OUT |
        SIUL2_0_PORT28_EMIOS_1_EMIOS_1_CH_11_H_OUT |
        SIUL2_0_PORT29_EMIOS_1_EMIOS_1_CH_12_H_OUT |
        SIUL2_0_PORT30_EMIOS_1_EMIOS_1_CH_13_H_OUT |
        SIUL2_0_PORT31_EMIOS_1_EMIOS_1_CH_14_H_OUT |
        SIUL2_0_PORT32_LPI2C0_LPI2C0_SDAS_OUT |
        SIUL2_0_PORT33_LPI2C0_LPI2C0_SCLS_OUT |
        SIUL2_0_PORT34_ADC1_ADC1_MA_0 |
        SIUL2_0_PORT35_LPUART9_LPUART9_TX_OUT |
        SIUL2_0_PORT36_GMAC0_GMAC0_MII_RMII_TXD_1 |
        SIUL2_0_PORT37_GMAC0_GMAC0_MII_RMII_TXD_0 |
        SIUL2_0_PORT40_LPSPI4_LPSPI4_PCS0_OUT |
        SIUL2_0_PORT41_LPSPI4_LPSPI4_SOUT_OUT |
        SIUL2_0_PORT42_LPSPI4_LPSPI4_SCK_OUT |
        SIUL2_0_PORT43_LPSPI4_LPSPI4_SIN_OUT |
        SIUL2_0_PORT44_LPSPI3_LPSPI3_PCS3_OUT |
        SIUL2_0_PORT45_LPSPI3_LPSPI3_PCS2_OUT |
        SIUL2_0_PORT48_GPIO |
        SIUL2_0_PORT49_GPIO |
        SIUL2_0_PORT50_GPIO |
        SIUL2_0_PORT51_GPIO |
        SIUL2_0_PORT52_GPIO |
        SIUL2_0_PORT53_GPIO |
        SIUL2_0_PORT54_GPIO |
        SIUL2_0_PORT55_GPIO |
        SIUL2_0_PORT56_GPIO |
        SIUL2_0_PORT57_GPIO |
        SIUL2_0_PORT58_GPIO |
        SIUL2_0_PORT59_GPIO |
        SIUL2_0_PORT60_GPIO |
        SIUL2_0_PORT61_GPIO |
        SIUL2_0_PORT62_GPIO |
        SIUL2_0_PORT63_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                )
    }
    ,
    /*  Mode PORT_ALT4_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_FXIO_FXIO_D2_OUT |
        SIUL2_0_PORT1_FXIO_FXIO_D3_OUT |
        SIUL2_0_PORT3_LCU0_LCU0_OUT2 |
        SIUL2_0_PORT4_CMP0_CMP0_OUT |
        SIUL2_0_PORT6_EMIOS_1_EMIOS_1_CH_13_H_OUT |
        SIUL2_0_PORT7_CAN0_CAN0_TX |
        SIUL2_0_PORT8_FXIO_FXIO_D6_OUT |
        SIUL2_0_PORT9_FXIO_FXIO_D7_OUT |
        SIUL2_0_PORT10_FXIO_FXIO_D0_OUT |
        SIUL2_0_PORT11_FXIO_FXIO_D1_OUT |
        SIUL2_0_PORT14_EMIOS_2_EMIOS_2_CH_18_Y_OUT |
        SIUL2_0_PORT15_LPSPI2_LPSPI2_PCS3_OUT |
        SIUL2_0_PORT16_LPSPI1_LPSPI1_PCS2_OUT |
        SIUL2_0_PORT18_LPUART1_LPUART1_TX_OUT |
        SIUL2_0_PORT21_FXIO_FXIO_D0_OUT |
        SIUL2_0_PORT22_FXIO_FXIO_D1_OUT |
        SIUL2_0_PORT23_FXIO_FXIO_D2_OUT |
        SIUL2_0_PORT26_LPSPI1_LPSPI1_PCS0_OUT |
        SIUL2_0_PORT27_GMAC0_GMAC0_PPS1_OUT |
        SIUL2_0_PORT28_LPSPI1_LPSPI1_SCK_OUT |
        SIUL2_0_PORT29_GMAC0_GMAC0_PPS2_OUT |
        SIUL2_0_PORT30_LPSPI1_LPSPI1_SOUT_OUT |
        SIUL2_0_PORT31_FXIO_FXIO_D0_OUT |
        SIUL2_0_PORT32_FXIO_FXIO_D14_OUT |
        SIUL2_0_PORT33_LPUART0_LPUART0_TX_OUT |
        SIUL2_0_PORT34_EMIOS_0_EMIOS_0_CH_8_X_OUT |
        SIUL2_0_PORT35_EMIOS_0_EMIOS_0_CH_9_H_OUT |
        SIUL2_0_PORT36_EMIOS_0_EMIOS_0_CH_4_G_OUT |
        SIUL2_0_PORT37_EMIOS_0_EMIOS_0_CH_5_G_OUT |
        SIUL2_0_PORT40_EMIOS_1_EMIOS_1_CH_15_H_OUT |
        SIUL2_0_PORT41_EMIOS_1_EMIOS_1_CH_16_X_OUT |
        SIUL2_0_PORT42_EMIOS_1_EMIOS_1_CH_17_Y_OUT |
        SIUL2_0_PORT43_EMIOS_1_EMIOS_1_CH_18_Y_OUT |
        SIUL2_0_PORT44_EMIOS_0_EMIOS_0_CH_0_X_OUT |
        SIUL2_0_PORT45_EMIOS_0_EMIOS_0_CH_1_G_OUT |
        SIUL2_0_PORT46_EMIOS_0_EMIOS_0_CH_2_G_OUT |
        SIUL2_0_PORT47_EMIOS_0_EMIOS_0_CH_3_G_OUT |
        SIUL2_0_PORT50_LPUART13_LPUART13_TX_OUT |
        SIUL2_0_PORT51_GMAC0_GMAC0_PPS0_OUT |
        SIUL2_0_PORT52_LPUART14_LPUART14_TX_OUT |
        SIUL2_0_PORT54_CAN1_CAN1_TX |
        SIUL2_0_PORT55_ADC1_ADC1_MA_0 |
        SIUL2_0_PORT56_ADC1_ADC1_MA_1 |
        SIUL2_0_PORT57_LPUART15_LPUART15_TX_OUT |
        SIUL2_0_PORT59_LPUART5_LPUART5_TX_OUT |
        SIUL2_0_PORT60_ADC1_ADC1_MA_2 |
        SIUL2_0_PORT61_LPUART6_LPUART6_TX_OUT |
        SIUL2_0_PORT63_EMIOS_0_EMIOS_0_CH_19_Y_OUT |
        SIUL2_0_PORT64_GPIO |
        SIUL2_0_PORT65_GPIO |
        SIUL2_0_PORT66_GPIO |
        SIUL2_0_PORT67_GPIO |
        SIUL2_0_PORT68_GPIO |
        SIUL2_0_PORT69_GPIO |
        SIUL2_0_PORT70_GPIO |
        SIUL2_0_PORT71_GPIO |
        SIUL2_0_PORT72_GPIO |
        SIUL2_0_PORT73_GPIO |
        SIUL2_0_PORT74_GPIO |
        SIUL2_0_PORT75_GPIO |
        SIUL2_0_PORT76_GPIO |
        SIUL2_0_PORT77_GPIO |
        SIUL2_0_PORT78_GPIO |
        SIUL2_0_PORT79_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                )
    }
    ,
    /*  Mode PORT_ALT5_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_EMIOS_1_EMIOS_1_CH_0_X_OUT |
        SIUL2_0_PORT1_LCU0_LCU0_OUT5 |
        SIUL2_0_PORT2_FXIO_FXIO_D4_OUT |
        SIUL2_0_PORT3_FXIO_FXIO_D5_OUT |
        SIUL2_0_PORT6_FXIO_FXIO_D19_OUT |
        SIUL2_0_PORT7_LPUART1_LPUART1_RTS |
        SIUL2_0_PORT11_CMP0_CMP0_RRT |
        SIUL2_0_PORT12_FXIO_FXIO_D9_OUT |
        SIUL2_0_PORT13_FXIO_FXIO_D8_OUT |
        SIUL2_0_PORT15_LPUART1_LPUART1_DTR_B |
        SIUL2_0_PORT16_LPSPI0_LPSPI0_PCS4_OUT |
        SIUL2_0_PORT17_LPUART4_LPUART4_TX_OUT |
        SIUL2_0_PORT18_LPSPI1_LPSPI1_SOUT_OUT |
        SIUL2_0_PORT19_LPSPI1_LPSPI1_SCK_OUT |
        SIUL2_0_PORT20_LPSPI1_LPSPI1_SIN_OUT |
        SIUL2_0_PORT21_LPSPI1_LPSPI1_PCS0_OUT |
        SIUL2_0_PORT22_LPSPI1_LPSPI1_PCS1_OUT |
        SIUL2_0_PORT26_LPSPI0_LPSPI0_PCS0_OUT |
        SIUL2_0_PORT27_LPUART0_LPUART0_TX_OUT |
        SIUL2_0_PORT29_LPUART2_LPUART2_TX_OUT |
        SIUL2_0_PORT30_LPSPI0_LPSPI0_SOUT_OUT |
        SIUL2_0_PORT31_LPSPI0_LPSPI0_PCS1_OUT |
        SIUL2_0_PORT32_LPSPI0_LPSPI0_PCS0_OUT |
        SIUL2_0_PORT33_LPSPI0_LPSPI0_SOUT_OUT |
        SIUL2_0_PORT34_LPSPI2_LPSPI2_SIN_OUT |
        SIUL2_0_PORT35_LPSPI2_LPSPI2_SOUT_OUT |
        SIUL2_0_PORT36_LPSPI0_LPSPI0_SOUT_OUT |
        SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS1_OUT |
        SIUL2_0_PORT42_LPUART0_LPUART0_DTR_B |
        SIUL2_0_PORT45_FXIO_FXIO_D8_OUT |
        SIUL2_0_PORT46_LPSPI1_LPSPI1_SCK_OUT |
        SIUL2_0_PORT47_LPSPI1_LPSPI1_SIN_OUT |
        SIUL2_0_PORT48_EMIOS_0_EMIOS_0_CH_4_G_OUT |
        SIUL2_0_PORT49_EMIOS_0_EMIOS_0_CH_5_G_OUT |
        SIUL2_0_PORT50_EMIOS_1_EMIOS_1_CH_15_H_OUT |
        SIUL2_0_PORT51_EMIOS_1_EMIOS_1_CH_15_H_OUT |
        SIUL2_0_PORT52_EMIOS_1_EMIOS_1_CH_16_X_OUT |
        SIUL2_0_PORT53_EMIOS_1_EMIOS_1_CH_17_Y_OUT |
        SIUL2_0_PORT54_EMIOS_1_EMIOS_1_CH_18_Y_OUT |
        SIUL2_0_PORT55_EMIOS_1_EMIOS_1_CH_19_Y_OUT |
        SIUL2_0_PORT56_EMIOS_1_EMIOS_1_CH_20_Y_OUT |
        SIUL2_0_PORT57_EMIOS_1_EMIOS_1_CH_21_Y_OUT |
        SIUL2_0_PORT58_EMIOS_1_EMIOS_1_CH_22_X_OUT |
        SIUL2_0_PORT59_EMIOS_1_EMIOS_1_CH_23_X_OUT |
        SIUL2_0_PORT60_GMAC0_GMAC0_MII_RGMII_TXD2 |
        SIUL2_0_PORT61_GMAC0_GMAC0_MII_RMII_RGMII_TXD_0 |
        SIUL2_0_PORT64_CAN3_CAN3_TX |
        SIUL2_0_PORT66_GMAC0_GMAC0_MII_RMII_TXD_1 |
        SIUL2_0_PORT70_LPI2C1_LPI2C1_SDA_OUT |
        SIUL2_0_PORT71_FXIO_FXIO_D10_OUT |
        SIUL2_0_PORT72_LPI2C0_LPI2C0_SCL_OUT |
        SIUL2_0_PORT73_LPI2C0_LPI2C0_SDA_OUT |
        SIUL2_0_PORT74_EMIOS_0_EMIOS_0_CH_6_G_OUT |
        SIUL2_0_PORT76_ADC1_ADC1_MA_2 |
        SIUL2_0_PORT77_LPUART10_LPUART10_TX_OUT |
        SIUL2_0_PORT79_CAN2_CAN2_TX |
        SIUL2_0_PORT80_GPIO |
        SIUL2_0_PORT81_GPIO |
        SIUL2_0_PORT82_GPIO |
        SIUL2_0_PORT83_GPIO |
        SIUL2_0_PORT84_GPIO |
        SIUL2_0_PORT85_GPIO |
        SIUL2_0_PORT86_GPIO |
        SIUL2_0_PORT87_GPIO |
        SIUL2_0_PORT88_GPIO |
        SIUL2_0_PORT89_GPIO |
        SIUL2_0_PORT90_GPIO |
        SIUL2_0_PORT91_GPIO |
        SIUL2_0_PORT92_GPIO |
        SIUL2_0_PORT93_GPIO |
        SIUL2_0_PORT94_GPIO |
        SIUL2_0_PORT95_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                )
    }
    ,
    /*  Mode PORT_ALT6_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_LPSPI0_LPSPI0_PCS7_OUT |
        SIUL2_0_PORT1_LPSPI0_LPSPI0_PCS6_OUT |
        SIUL2_0_PORT2_LCU0_LCU0_OUT3 |
        SIUL2_0_PORT3_LPUART0_LPUART0_TX_OUT |
        SIUL2_0_PORT6_LPSPI3_LPSPI3_PCS1_OUT |
        SIUL2_0_PORT7_FXIO_FXIO_D9_OUT |
        SIUL2_0_PORT8_EMIOS_2_EMIOS_2_CH_7_H_OUT |
        SIUL2_0_PORT9_LPSPI3_LPSPI3_PCS0_OUT |
        SIUL2_0_PORT11_LPSPI1_LPSPI1_PCS0_OUT |
        SIUL2_0_PORT12_EMIOS_1_EMIOS_1_CH_2_H_OUT |
        SIUL2_0_PORT13_EMIOS_1_EMIOS_1_CH_3_H_OUT |
        SIUL2_0_PORT14_FXIO_FXIO_D14_OUT |
        SIUL2_0_PORT15_LPSPI5_LPSPI5_PCS0_OUT |
        SIUL2_0_PORT16_LPUART6_LPUART6_TX_OUT |
        SIUL2_0_PORT18_EMIOS_1_EMIOS_1_CH_16_X_OUT |
        SIUL2_0_PORT26_FXIO_FXIO_D1_OUT |
        SIUL2_0_PORT27_CAN0_CAN0_TX |
        SIUL2_0_PORT29_LPSPI1_LPSPI1_SIN_OUT |
        SIUL2_0_PORT32_EMIOS_0_EMIOS_0_CH_3_G_OUT |
        SIUL2_0_PORT33_EMIOS_0_EMIOS_0_CH_7_G_OUT |
        SIUL2_0_PORT35_ADC0_ADC0_MA_0 |
        SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS0_OUT |
        SIUL2_0_PORT46_LCU0_LCU0_OUT7 |
        SIUL2_0_PORT48_LPSPI1_LPSPI1_SOUT_OUT |
        SIUL2_0_PORT49_LPSPI1_LPSPI1_PCS3_OUT |
        SIUL2_0_PORT50_FXIO_FXIO_D1_OUT |
        SIUL2_0_PORT51_FXIO_FXIO_D2_OUT |
        SIUL2_0_PORT52_FXIO_FXIO_D3_OUT |
        SIUL2_0_PORT53_FXIO_FXIO_D4_OUT |
        SIUL2_0_PORT54_LPSPI3_LPSPI3_PCS1_OUT |
        SIUL2_0_PORT55_FXIO_FXIO_D4_OUT |
        SIUL2_0_PORT56_FXIO_FXIO_D5_OUT |
        SIUL2_0_PORT57_FXIO_FXIO_D6_OUT |
        SIUL2_0_PORT58_FXIO_FXIO_D7_OUT |
        SIUL2_0_PORT59_FXIO_FXIO_D8_OUT |
        SIUL2_0_PORT60_FXIO_FXIO_D9_OUT |
        SIUL2_0_PORT61_FXIO_FXIO_D10_OUT |
        SIUL2_0_PORT62_FXIO_FXIO_D11_OUT |
        SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_0_X_OUT |
        SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_1_G_OUT |
        SIUL2_0_PORT66_EMIOS_0_EMIOS_0_CH_2_G_OUT |
        SIUL2_0_PORT67_EMIOS_0_EMIOS_0_CH_3_G_OUT |
        SIUL2_0_PORT68_EMIOS_0_EMIOS_0_CH_8_X_OUT |
        SIUL2_0_PORT69_EMIOS_0_EMIOS_0_CH_16_X_OUT |
        SIUL2_0_PORT70_FXIO_FXIO_D11_OUT |
        SIUL2_0_PORT71_LPUART1_LPUART1_TX_OUT |
        SIUL2_0_PORT73_LPUART1_LPUART1_TX_OUT |
        SIUL2_0_PORT74_LPUART11_LPUART11_TX_OUT |
        SIUL2_0_PORT75_LPUART0_LPUART0_DTR_B |
        SIUL2_0_PORT76_EMIOS_1_EMIOS_1_CH_2_H_OUT |
        SIUL2_0_PORT77_EMIOS_1_EMIOS_1_CH_3_H_OUT |
        SIUL2_0_PORT78_EMIOS_0_EMIOS_0_CH_10_H_OUT |
        SIUL2_0_PORT79_EMIOS_0_EMIOS_0_CH_11_H_OUT |
        SIUL2_0_PORT80_LPSPI3_LPSPI3_SIN_OUT |
        SIUL2_0_PORT81_LPSPI3_LPSPI3_SCK_OUT |
        SIUL2_0_PORT82_GMAC0_GMAC0_MII_RMII_RGMII_TXD_0 |
        SIUL2_0_PORT83_LPUART7_LPUART7_TX_OUT |
        SIUL2_0_PORT85_GMAC0_GMAC0_PPS1_OUT |
        SIUL2_0_PORT86_EMIOS_0_EMIOS_0_CH_8_X_OUT |
        SIUL2_0_PORT88_LPUART12_LPUART12_TX_OUT |
        SIUL2_0_PORT90_LPUART13_LPUART13_TX_OUT |
        SIUL2_0_PORT91_CAN5_CAN5_TX |
        SIUL2_0_PORT92_CAN3_CAN3_TX |
        SIUL2_0_PORT94_CAN4_CAN4_TX |
        SIUL2_0_PORT96_GPIO |
        SIUL2_0_PORT97_GPIO |
        SIUL2_0_PORT98_GPIO |
        SIUL2_0_PORT99_GPIO |
        SIUL2_0_PORT100_GPIO |
        SIUL2_0_PORT101_GPIO |
        SIUL2_0_PORT102_GPIO |
        SIUL2_0_PORT103_GPIO |
        SIUL2_0_PORT104_GPIO |
        SIUL2_0_PORT105_GPIO |
        SIUL2_0_PORT106_GPIO |
        SIUL2_0_PORT107_GPIO |
        SIUL2_0_PORT108_GPIO |
        SIUL2_0_PORT109_GPIO |
        SIUL2_0_PORT110_GPIO |
        SIUL2_0_PORT111_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                )
    }
    ,
    /*  Mode PORT_ALT7_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_TRGMUX_TRGMUX_OUT3 |
        SIUL2_0_PORT1_TRGMUX_TRGMUX_OUT0 |
        SIUL2_0_PORT2_LPSPI5_LPSPI5_SIN_OUT |
        SIUL2_0_PORT3_LPSPI5_LPSPI5_SCK_OUT |
        SIUL2_0_PORT4_JTAG_JTAG_TMS_SWD_DIO_OUT |
        SIUL2_0_PORT5_SYSTEM_RESET_B_IN |
        SIUL2_0_PORT5_SYSTEM_RESET_B_OUT |
        SIUL2_0_PORT9_CMP2_CMP2_OUT |
        SIUL2_0_PORT10_JTAG_TRACENOETM_JTAG_TDO_TRACENOETM_SWO |
        SIUL2_0_PORT11_LPSPI2_LPSPI2_SCK_OUT |
        SIUL2_0_PORT12_CMP1_CMP1_OUT |
        SIUL2_0_PORT13_LPUART11_LPUART11_TX_OUT |
        SIUL2_0_PORT14_LPSPI5_LPSPI5_PCS1_OUT |
        SIUL2_0_PORT15_FXIO_FXIO_D31_OUT |
        SIUL2_0_PORT17_LPSPI3_LPSPI3_SOUT_OUT |
        SIUL2_0_PORT18_EMIOS_2_EMIOS_2_CH_0_X_OUT |
        SIUL2_0_PORT19_EMIOS_2_EMIOS_2_CH_1_H_OUT |
        SIUL2_0_PORT20_EMIOS_2_EMIOS_2_CH_2_H_OUT |
        SIUL2_0_PORT21_EMIOS_2_EMIOS_2_CH_3_H_OUT |
        SIUL2_0_PORT26_EMIOS_2_EMIOS_2_CH_9_H_OUT |
        SIUL2_0_PORT27_EMIOS_2_EMIOS_2_CH_10_H_OUT |
        SIUL2_0_PORT28_EMIOS_2_EMIOS_2_CH_11_H_OUT |
        SIUL2_0_PORT29_EMIOS_2_EMIOS_2_CH_12_H_OUT |
        SIUL2_0_PORT30_EMIOS_2_EMIOS_2_CH_13_H_OUT |
        SIUL2_0_PORT32_LCU1_LCU1_OUT5 |
        SIUL2_0_PORT33_CAN0_CAN0_TX |
        SIUL2_0_PORT34_LCU1_LCU1_OUT3 |
        SIUL2_0_PORT35_CAN4_CAN4_TX |
        SIUL2_0_PORT36_GMAC0_GMAC0_MII_RMII_RGMII_MDIO_OUT |
        SIUL2_0_PORT37_SYSTEM_CLKOUT_RUN |
        SIUL2_0_PORT40_LCU0_LCU0_OUT11 |
        SIUL2_0_PORT42_LPUART9_LPUART9_TX_OUT |
        SIUL2_0_PORT43_LCU0_LCU0_OUT8 |
        SIUL2_0_PORT45_LCU0_LCU0_OUT3 |
        SIUL2_0_PORT48_LPUART4_LPUART4_TX_OUT |
        SIUL2_0_PORT49_EMIOS_1_EMIOS_1_CH_7_H_OUT |
        SIUL2_0_PORT50_LPSPI1_LPSPI1_PCS1_OUT |
        SIUL2_0_PORT51_GMAC0_GMAC0_MII_RMII_TX_EN |
        SIUL2_0_PORT54_EMIOS_2_EMIOS_2_CH_18_Y_OUT |
        SIUL2_0_PORT55_EMIOS_2_EMIOS_2_CH_19_Y_OUT |
        SIUL2_0_PORT56_EMIOS_2_EMIOS_2_CH_20_Y_OUT |
        SIUL2_0_PORT57_EMIOS_2_EMIOS_2_CH_21_Y_OUT |
        SIUL2_0_PORT58_EMIOS_2_EMIOS_2_CH_22_X_OUT |
        SIUL2_0_PORT59_EMIOS_2_EMIOS_2_CH_23_X_OUT |
        SIUL2_0_PORT60_EMIOS_2_EMIOS_2_CH_10_H_OUT |
        SIUL2_0_PORT61_EMIOS_2_EMIOS_2_CH_11_H_OUT |
        SIUL2_0_PORT66_LPSPI3_LPSPI3_PCS2_OUT |
        SIUL2_0_PORT67_CAN0_CAN0_TX |
        SIUL2_0_PORT70_LPSPI1_LPSPI1_PCS1_OUT |
        SIUL2_0_PORT71_LPI2C1_LPI2C1_SCL_OUT |
        SIUL2_0_PORT72_CAN1_CAN1_TX |
        SIUL2_0_PORT73_LPUART0_LPUART0_RTS |
        SIUL2_0_PORT74_CAN5_CAN5_TX |
        SIUL2_0_PORT75_EMIOS_1_EMIOS_1_CH_1_H_OUT |
        SIUL2_0_PORT76_EMIOS_0_EMIOS_0_CH_22_X_OUT |
        SIUL2_0_PORT77_EMIOS_0_EMIOS_0_CH_23_X_OUT |
        SIUL2_0_PORT78_LPSPI2_LPSPI2_PCS0_OUT |
        SIUL2_0_PORT79_LPSPI2_LPSPI2_SCK_OUT |
        SIUL2_0_PORT80_EMIOS_1_EMIOS_1_CH_9_H_OUT |
        SIUL2_0_PORT82_FXIO_FXIO_D6_OUT |
        SIUL2_0_PORT88_EMIOS_1_EMIOS_1_CH_0_X_OUT |
        SIUL2_0_PORT89_EMIOS_1_EMIOS_1_CH_1_H_OUT |
        SIUL2_0_PORT90_EMIOS_1_EMIOS_1_CH_3_H_OUT |
        SIUL2_0_PORT91_EMIOS_1_EMIOS_1_CH_4_H_OUT |
        SIUL2_0_PORT92_EMIOS_1_EMIOS_1_CH_7_H_OUT |
        SIUL2_0_PORT93_EMIOS_1_EMIOS_1_CH_10_H_OUT |
        SIUL2_0_PORT94_EMIOS_1_EMIOS_1_CH_12_H_OUT |
        SIUL2_0_PORT95_EMIOS_1_EMIOS_1_CH_14_H_OUT |
        SIUL2_0_PORT97_LPUART5_LPUART5_TX_OUT |
        SIUL2_0_PORT98_LCU0_LCU0_OUT1 |
        SIUL2_0_PORT101_GMAC0_GMAC0_MII_TXD2 |
        SIUL2_0_PORT102_GMAC0_GMAC0_MII_TXD3 |
        SIUL2_0_PORT103_GMAC0_GMAC0_MII_RMII_TXD_0 |
        SIUL2_0_PORT104_LPSPI3_LPSPI3_SOUT_OUT |
        SIUL2_0_PORT106_GMAC0_GMAC0_MII_TXD3 |
        SIUL2_0_PORT107_GMAC0_GMAC0_MII_TXD2 |
        SIUL2_0_PORT109_LPSPI5_LPSPI5_SIN_OUT |
        SIUL2_0_PORT110_LPSPI5_LPSPI5_SCK_OUT |
        SIUL2_0_PORT111_FXIO_FXIO_D6_OUT |
        SIUL2_0_PORT112_GPIO |
        SIUL2_0_PORT113_GPIO |
        SIUL2_0_PORT114_GPIO |
        SIUL2_0_PORT115_GPIO |
        SIUL2_0_PORT116_GPIO |
        SIUL2_0_PORT117_GPIO |
        SIUL2_0_PORT118_GPIO |
        SIUL2_0_PORT119_GPIO |
        SIUL2_0_PORT120_GPIO |
        SIUL2_0_PORT121_GPIO |
        SIUL2_0_PORT122_GPIO |
        SIUL2_0_PORT123_GPIO |
        SIUL2_0_PORT124_GPIO |
        SIUL2_0_PORT125_GPIO |
        SIUL2_0_PORT126_GPIO |
        SIUL2_0_PORT127_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                )
    }
    ,
    /*  Mode PORT_ALT8_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT16_FXIO_FXIO_D30_OUT |
        SIUL2_0_PORT17_FXIO_FXIO_D19_OUT |
        SIUL2_0_PORT26_GMAC0_GMAC0_PPS0_OUT |
        SIUL2_0_PORT30_GMAC1_GMAC1_MII_RMII_RGMII_MDC |
        SIUL2_0_PORT31_TRGMUX_TRGMUX_OUT8 |
        SIUL2_0_PORT32_EMIOS_1_EMIOS_1_CH_6_H_OUT |
        SIUL2_0_PORT33_EMIOS_1_EMIOS_1_CH_5_H_OUT |
        SIUL2_0_PORT34_SAI0_SAI0_D0_OUT |
        SIUL2_0_PORT35_LCU1_LCU1_OUT2 |
        SIUL2_0_PORT36_EMIOS_1_EMIOS_1_CH_10_H_OUT |
        SIUL2_0_PORT37_EMIOS_1_EMIOS_1_CH_11_H_OUT |
        SIUL2_0_PORT40_LPSPI0_LPSPI0_PCS5_OUT |
        SIUL2_0_PORT41_LCU0_LCU0_OUT10 |
        SIUL2_0_PORT42_LCU0_LCU0_OUT9 |
        SIUL2_0_PORT44_LCU0_LCU0_OUT2 |
        SIUL2_0_PORT45_LPUART8_LPUART8_TX_OUT |
        SIUL2_0_PORT47_LPUART7_LPUART7_TX_OUT |
        SIUL2_0_PORT50_EMIOS_2_EMIOS_2_CH_14_H_OUT |
        SIUL2_0_PORT51_EMIOS_2_EMIOS_2_CH_15_H_OUT |
        SIUL2_0_PORT52_EMIOS_2_EMIOS_2_CH_16_X_OUT |
        SIUL2_0_PORT53_EMIOS_2_EMIOS_2_CH_17_Y_OUT |
        SIUL2_0_PORT54_LPUART1_LPUART1_TX_OUT |
        SIUL2_0_PORT57_LPSPI2_LPSPI2_PCS0_OUT |
        SIUL2_0_PORT59_LPSPI2_LPSPI2_SOUT_OUT |
        SIUL2_0_PORT60_LPSPI2_LPSPI2_SIN_OUT |
        SIUL2_0_PORT61_LPSPI2_LPSPI2_SCK_OUT |
        SIUL2_0_PORT62_HSE_HSE_TAMPER_LOOP_OUT0 |
        SIUL2_0_PORT65_FXIO_FXIO_D5_OUT |
        SIUL2_0_PORT66_LPSPI0_LPSPI0_PCS2_OUT |
        SIUL2_0_PORT67_LPUART0_LPUART0_TX_OUT |
        SIUL2_0_PORT68_FXIO_FXIO_D5_OUT |
        SIUL2_0_PORT69_FXIO_FXIO_D4_OUT |
        SIUL2_0_PORT70_LCU0_LCU0_OUT7 |
        SIUL2_0_PORT71_LCU0_LCU0_OUT6 |
        SIUL2_0_PORT72_EMIOS_1_EMIOS_1_CH_9_H_OUT |
        SIUL2_0_PORT73_EMIOS_1_EMIOS_1_CH_8_X_OUT |
        SIUL2_0_PORT74_LPSPI2_LPSPI2_PCS1_OUT |
        SIUL2_0_PORT75_FXIO_FXIO_D15_OUT |
        SIUL2_0_PORT76_LPSPI2_LPSPI2_PCS1_OUT |
        SIUL2_0_PORT77_ADC1_ADC1_MA_1 |
        SIUL2_0_PORT78_ADC0_ADC0_MA_1 |
        SIUL2_0_PORT79_ADC0_ADC0_MA_2 |
        SIUL2_0_PORT80_EMIOS_2_EMIOS_2_CH_9_H_OUT |
        SIUL2_0_PORT81_CAN2_CAN2_TX |
        SIUL2_0_PORT82_FXIO_FXIO_D12_OUT |
        SIUL2_0_PORT83_FXIO_FXIO_D13_OUT |
        SIUL2_0_PORT84_FXIO_FXIO_D14_OUT |
        SIUL2_0_PORT85_FXIO_FXIO_D15_OUT |
        SIUL2_0_PORT87_FXIO_FXIO_D16_OUT |
        SIUL2_0_PORT88_FXIO_FXIO_D17_OUT |
        SIUL2_0_PORT89_FXIO_FXIO_D18_OUT |
        SIUL2_0_PORT90_FXIO_FXIO_D19_OUT |
        SIUL2_0_PORT91_FXIO_FXIO_D20_OUT |
        SIUL2_0_PORT92_FXIO_FXIO_D21_OUT |
        SIUL2_0_PORT93_FXIO_FXIO_D22_OUT |
        SIUL2_0_PORT94_FXIO_FXIO_D0_OUT |
        SIUL2_0_PORT95_FXIO_FXIO_D1_OUT |
        SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_2_G_OUT |
        SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_3_G_OUT |
        SIUL2_0_PORT98_EMIOS_1_EMIOS_1_CH_21_Y_OUT |
        SIUL2_0_PORT99_EMIOS_1_EMIOS_1_CH_22_X_OUT |
        SIUL2_0_PORT100_EMIOS_1_EMIOS_1_CH_23_X_OUT |
        SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_19_Y_OUT |
        SIUL2_0_PORT102_FXIO_FXIO_D3_OUT |
        SIUL2_0_PORT103_LPUART2_LPUART2_TX_OUT |
        SIUL2_0_PORT104_LPI2C1_LPI2C1_SDA_OUT |
        SIUL2_0_PORT105_LPI2C1_LPI2C1_SCL_OUT |
        SIUL2_0_PORT106_EMIOS_0_EMIOS_0_CH_16_X_OUT |
        SIUL2_0_PORT107_EMIOS_0_EMIOS_0_CH_17_Y_OUT |
        SIUL2_0_PORT108_EMIOS_0_EMIOS_0_CH_18_Y_OUT |
        SIUL2_0_PORT109_EMIOS_0_EMIOS_0_CH_20_Y_OUT |
        SIUL2_0_PORT110_EMIOS_0_EMIOS_0_CH_21_Y_OUT |
        SIUL2_0_PORT111_EMIOS_0_EMIOS_0_CH_0_X_OUT |
        SIUL2_0_PORT113_LPSPI5_LPSPI5_PCS0_OUT |
        SIUL2_0_PORT114_CAN2_CAN2_TX |
        SIUL2_0_PORT122_LPUART14_LPUART14_TX_OUT |
        SIUL2_0_PORT124_LPUART15_LPUART15_TX_OUT |
        SIUL2_0_PORT128_GPIO |
        SIUL2_0_PORT129_GPIO |
        SIUL2_0_PORT130_GPIO |
        SIUL2_0_PORT131_GPIO |
        SIUL2_0_PORT132_GPIO |
        SIUL2_0_PORT133_GPIO |
        SIUL2_0_PORT134_GPIO |
        SIUL2_0_PORT135_GPIO |
        SIUL2_0_PORT136_GPIO |
        SIUL2_0_PORT137_GPIO |
        SIUL2_0_PORT138_GPIO |
        SIUL2_0_PORT139_GPIO |
        SIUL2_0_PORT140_GPIO |
        SIUL2_0_PORT142_GPIO |
        SIUL2_0_PORT143_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                )
    }
    ,
    /*  Mode PORT_ALT9_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT28_GMAC1_GMAC1_MII_RMII_RGMII_MDC |
        SIUL2_0_PORT29_GMAC1_GMAC1_MII_RMII_RGMII_MDIO_OUT |
        SIUL2_0_PORT31_GMAC1_GMAC1_PPS0_OUT |
        SIUL2_0_PORT32_HSE_HSE_TAMPER_LOOP_OUT0 |
        SIUL2_0_PORT33_LCU1_LCU1_OUT4 |
        SIUL2_0_PORT34_FXIO_FXIO_D18_OUT |
        SIUL2_0_PORT35_FXIO_FXIO_D17_OUT |
        SIUL2_0_PORT36_SAI0_SAI0_D1_OUT |
        SIUL2_0_PORT37_GMAC0_GMAC0_MII_RMII_RGMII_MDC |
        SIUL2_0_PORT40_FXIO_FXIO_D29_OUT |
        SIUL2_0_PORT41_FXIO_FXIO_D28_OUT |
        SIUL2_0_PORT42_FXIO_FXIO_D27_OUT |
        SIUL2_0_PORT43_FXIO_FXIO_D26_OUT |
        SIUL2_0_PORT44_FXIO_FXIO_D25_OUT |
        SIUL2_0_PORT45_FXIO_FXIO_D24_OUT |
        SIUL2_0_PORT46_FXIO_FXIO_D23_OUT |
        SIUL2_0_PORT47_FXIO_FXIO_D22_OUT |
        SIUL2_0_PORT49_LPSPI3_LPSPI3_PCS0_OUT |
        SIUL2_0_PORT54_FXIO_FXIO_D15_OUT |
        SIUL2_0_PORT57_GMAC0_GMAC0_RGMII_TXCTL |
        SIUL2_0_PORT59_SAI0_SAI0_D0_OUT |
        SIUL2_0_PORT60_LCU1_LCU1_OUT11 |
        SIUL2_0_PORT61_LCU1_LCU1_OUT10 |
        SIUL2_0_PORT66_GMAC0_GMAC0_MII_RMII_TXD_0 |
        SIUL2_0_PORT69_CMP2_CMP2_RRT |
        SIUL2_0_PORT70_EMIOS_1_EMIOS_1_CH_6_H_OUT |
        SIUL2_0_PORT71_EMIOS_1_EMIOS_1_CH_7_H_OUT |
        SIUL2_0_PORT72_LCU1_LCU1_OUT7 |
        SIUL2_0_PORT73_LCU1_LCU1_OUT6 |
        SIUL2_0_PORT74_LPSPI4_LPSPI4_PCS0_OUT |
        SIUL2_0_PORT75_LPSPI4_LPSPI4_SOUT_OUT |
        SIUL2_0_PORT76_FXIO_FXIO_D19_OUT |
        SIUL2_0_PORT77_FXIO_FXIO_D16_OUT |
        SIUL2_0_PORT78_EMIOS_1_EMIOS_1_CH_4_H_OUT |
        SIUL2_0_PORT79_LPUART2_LPUART2_TX_OUT |
        SIUL2_0_PORT80_LPI2C1_LPI2C1_SDAS_OUT |
        SIUL2_0_PORT81_LPI2C1_LPI2C1_SCLS_OUT |
        SIUL2_0_PORT82_EMIOS_2_EMIOS_2_CH_12_H_OUT |
        SIUL2_0_PORT83_EMIOS_2_EMIOS_2_CH_13_H_OUT |
        SIUL2_0_PORT84_EMIOS_2_EMIOS_2_CH_14_H_OUT |
        SIUL2_0_PORT85_EMIOS_2_EMIOS_2_CH_15_H_OUT |
        SIUL2_0_PORT88_EMIOS_2_EMIOS_2_CH_0_X_OUT |
        SIUL2_0_PORT89_EMIOS_2_EMIOS_2_CH_1_H_OUT |
        SIUL2_0_PORT90_EMIOS_2_EMIOS_2_CH_2_H_OUT |
        SIUL2_0_PORT91_EMIOS_2_EMIOS_2_CH_3_H_OUT |
        SIUL2_0_PORT92_FXIO_FXIO_D2_OUT |
        SIUL2_0_PORT93_EMIOS_2_EMIOS_2_CH_4_H_OUT |
        SIUL2_0_PORT94_EMIOS_2_EMIOS_2_CH_5_H_OUT |
        SIUL2_0_PORT96_LPSPI3_LPSPI3_SOUT_OUT |
        SIUL2_0_PORT97_LPSPI3_LPSPI3_SCK_OUT |
        SIUL2_0_PORT98_LPSPI1_LPSPI1_SOUT_OUT |
        SIUL2_0_PORT99_LPSPI1_LPSPI1_PCS0_OUT |
        SIUL2_0_PORT100_LPSPI1_LPSPI1_PCS1_OUT |
        SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_2_G_OUT |
        SIUL2_0_PORT102_EMIOS_1_EMIOS_1_CH_12_H_OUT |
        SIUL2_0_PORT103_LPSPI3_LPSPI3_PCS3_OUT |
        SIUL2_0_PORT105_FXIO_FXIO_D0_OUT |
        SIUL2_0_PORT106_EMIOS_1_EMIOS_1_CH_10_H_OUT |
        SIUL2_0_PORT107_GMAC0_GMAC0_MII_RMII_TX_EN |
        SIUL2_0_PORT108_LPUART2_LPUART2_RTS |
        SIUL2_0_PORT109_FXIO_FXIO_D7_OUT |
        SIUL2_0_PORT110_LPUART1_LPUART1_TX_OUT |
        SIUL2_0_PORT111_EMIOS_1_EMIOS_1_CH_14_H_OUT |
        SIUL2_0_PORT112_EMIOS_0_EMIOS_0_CH_1_G_OUT |
        SIUL2_0_PORT113_EMIOS_0_EMIOS_0_CH_18_Y_OUT |
        SIUL2_0_PORT114_EMIOS_1_EMIOS_1_CH_15_H_OUT |
        SIUL2_0_PORT115_EMIOS_1_EMIOS_1_CH_16_X_OUT |
        SIUL2_0_PORT116_EMIOS_1_EMIOS_1_CH_17_Y_OUT |
        SIUL2_0_PORT117_EMIOS_1_EMIOS_1_CH_18_Y_OUT |
        SIUL2_0_PORT118_EMIOS_1_EMIOS_1_CH_19_Y_OUT |
        SIUL2_0_PORT119_EMIOS_1_EMIOS_1_CH_20_Y_OUT |
        SIUL2_0_PORT120_EMIOS_1_EMIOS_1_CH_21_Y_OUT |
        SIUL2_0_PORT121_EMIOS_1_EMIOS_1_CH_22_X_OUT |
        SIUL2_0_PORT122_EMIOS_1_EMIOS_1_CH_23_X_OUT |
        SIUL2_0_PORT127_LPSPI5_LPSPI5_SCK_OUT |
        SIUL2_0_PORT131_CAN4_CAN4_TX |
        SIUL2_0_PORT132_LPSPI0_LPSPI0_PCS0_OUT |
        SIUL2_0_PORT136_LPSPI3_LPSPI3_PCS1_OUT |
        SIUL2_0_PORT137_LPSPI5_LPSPI5_SOUT_OUT |
        SIUL2_0_PORT139_LPUART4_LPUART4_TX_OUT |
        SIUL2_0_PORT142_EMIOS_0_EMIOS_0_CH_19_Y_OUT |
        SIUL2_0_PORT143_FCCU_FCCU_ERR0 |
        SIUL2_0_PORT144_GPIO |
        SIUL2_0_PORT145_GPIO |
        SIUL2_0_PORT146_GPIO |
        SIUL2_0_PORT147_GPIO |
        SIUL2_0_PORT148_GPIO |
        SIUL2_0_PORT149_GPIO |
        SIUL2_0_PORT150_GPIO |
        SIUL2_0_PORT151_GPIO |
        SIUL2_0_PORT152_GPIO |
        SIUL2_0_PORT153_GPIO |
        SIUL2_0_PORT154_GPIO |
        SIUL2_0_PORT155_GPIO |
        SIUL2_0_PORT156_GPIO |
        SIUL2_0_PORT157_GPIO |
        SIUL2_0_PORT158_GPIO |
        SIUL2_0_PORT159_GPIO */
        (uint16)( SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                )
    }
    ,
    /*  Mode PORT_ALT10_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT35_GMAC0_GMAC0_MII_RGMII_TXD3 |
        SIUL2_0_PORT47_PGO_EXTWAKE |
        SIUL2_0_PORT48_FXIO_FXIO_D21_OUT |
        SIUL2_0_PORT49_FXIO_FXIO_D20_OUT |
        SIUL2_0_PORT50_TRGMUX_TRGMUX_OUT9 |
        SIUL2_0_PORT51_TRGMUX_TRGMUX_OUT10 |
        SIUL2_0_PORT52_TRGMUX_TRGMUX_OUT11 |
        SIUL2_0_PORT53_TRGMUX_TRGMUX_OUT12 |
        SIUL2_0_PORT54_TRGMUX_TRGMUX_OUT13 |
        SIUL2_0_PORT55_TRGMUX_TRGMUX_OUT14 |
        SIUL2_0_PORT60_GMAC0_GMAC0_PPS3_OUT |
        SIUL2_0_PORT61_SAI0_SAI0_D1_OUT |
        SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_14_H_OUT |
        SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_15_H_OUT |
        SIUL2_0_PORT66_TRACE_TRACE_ETM_CLKOUT |
        SIUL2_0_PORT67_QUADSPI_QUADSPI_PCSFA |
        SIUL2_0_PORT70_LPSPI0_LPSPI0_PCS1_OUT |
        SIUL2_0_PORT71_LPSPI0_LPSPI0_PCS0_OUT |
        SIUL2_0_PORT72_LPSPI0_LPSPI0_SCK_OUT |
        SIUL2_0_PORT73_LPSPI0_LPSPI0_SIN_OUT |
        SIUL2_0_PORT74_LCU1_LCU1_OUT11 |
        SIUL2_0_PORT75_FXIO_FXIO_D19_OUT |
        SIUL2_0_PORT76_LCU1_LCU1_OUT9 |
        SIUL2_0_PORT77_LCU1_LCU1_OUT8 |
        SIUL2_0_PORT78_LCU1_LCU1_OUT1 |
        SIUL2_0_PORT79_LCU1_LCU1_OUT0 |
        SIUL2_0_PORT82_GMAC0_GMAC0_MII_RMII_RGMII_TXD_1 |
        SIUL2_0_PORT83_LPSPI2_LPSPI2_PCS1_OUT |
        SIUL2_0_PORT84_ADC1_ADC1_MA_2 |
        SIUL2_0_PORT85_ADC1_ADC1_MA_1 |
        SIUL2_0_PORT88_CAN7_CAN7_TX |
        SIUL2_0_PORT89_LPSPI4_LPSPI4_PCS1_OUT |
        SIUL2_0_PORT91_ADC1_ADC1_MA_0 |
        SIUL2_0_PORT92_LPI2C1_LPI2C1_SCL_OUT |
        SIUL2_0_PORT93_LPI2C1_LPI2C1_SDA_OUT |
        SIUL2_0_PORT95_EMIOS_2_EMIOS_2_CH_6_H_OUT |
        SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_16_X_OUT |
        SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_17_Y_OUT |
        SIUL2_0_PORT98_FXIO_FXIO_D4_OUT |
        SIUL2_0_PORT99_FXIO_FXIO_D5_OUT |
        SIUL2_0_PORT103_LPSPI0_LPSPI0_PCS3_OUT |
        SIUL2_0_PORT105_LPUART6_LPUART6_TX_OUT |
        SIUL2_0_PORT106_TRACE_TRACE_ETM_D3 |
        SIUL2_0_PORT107_TRACE_TRACE_ETM_D2 |
        SIUL2_0_PORT108_TRACE_TRACE_ETM_D1 |
        SIUL2_0_PORT109_LPI2C0_LPI2C0_SDA_OUT |
        SIUL2_0_PORT110_LPI2C0_LPI2C0_SCL_OUT |
        SIUL2_0_PORT111_LPSPI0_LPSPI0_SCK_OUT |
        SIUL2_0_PORT112_GMAC0_GMAC0_MII_RMII_RGMII_MDIO_OUT |
        SIUL2_0_PORT113_GMAC0_GMAC0_MII_RMII_RGMII_MDC |
        SIUL2_0_PORT114_FXIO_FXIO_D2_OUT |
        SIUL2_0_PORT115_FXIO_FXIO_D3_OUT |
        SIUL2_0_PORT116_FXIO_FXIO_D25_OUT |
        SIUL2_0_PORT117_FXIO_FXIO_D26_OUT |
        SIUL2_0_PORT118_FXIO_FXIO_D27_OUT |
        SIUL2_0_PORT119_FXIO_FXIO_D28_OUT |
        SIUL2_0_PORT120_FXIO_FXIO_D29_OUT |
        SIUL2_0_PORT122_FXIO_FXIO_D7_OUT |
        SIUL2_0_PORT127_FXIO_FXIO_D6_OUT |
        SIUL2_0_PORT128_LPSPI0_LPSPI0_SIN_OUT |
        SIUL2_0_PORT129_LPSPI0_LPSPI0_SCK_OUT |
        SIUL2_0_PORT130_LPSPI0_LPSPI0_SOUT_OUT |
        SIUL2_0_PORT131_SAI1_SAI1_D0_OUT |
        SIUL2_0_PORT132_LPSPI1_LPSPI1_PCS1_OUT |
        SIUL2_0_PORT134_LPSPI0_LPSPI0_PCS2_OUT |
        SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_7_G_OUT |
        SIUL2_0_PORT136_EMIOS_0_EMIOS_0_CH_6_G_OUT |
        SIUL2_0_PORT137_EMIOS_0_EMIOS_0_CH_7_G_OUT |
        SIUL2_0_PORT138_LPSPI3_LPSPI3_SIN_OUT |
        SIUL2_0_PORT139_LPSPI2_LPSPI2_PCS0_OUT |
        SIUL2_0_PORT140_CAN5_CAN5_TX |
        SIUL2_0_PORT144_FCCU_FCCU_ERR1 |
        SIUL2_0_PORT156_CAN3_CAN3_TX |
        SIUL2_0_PORT158_CAN4_CAN4_TX |
        SIUL2_0_PORT160_GPIO |
        SIUL2_0_PORT161_GPIO |
        SIUL2_0_PORT162_GPIO |
        SIUL2_0_PORT163_GPIO |
        SIUL2_0_PORT164_GPIO |
        SIUL2_0_PORT165_GPIO |
        SIUL2_0_PORT166_GPIO |
        SIUL2_0_PORT167_GPIO |
        SIUL2_0_PORT168_GPIO |
        SIUL2_0_PORT169_GPIO |
        SIUL2_0_PORT170_GPIO |
        SIUL2_0_PORT171_GPIO |
        SIUL2_0_PORT172_GPIO |
        SIUL2_0_PORT173_GPIO |
        SIUL2_0_PORT174_GPIO |
        SIUL2_0_PORT175_GPIO */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                )
    }
    ,
    /*  Mode PORT_ALT11_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT35_GMAC0_GMAC0_MII_RMII_RGMII_TX_CLK_OUT |
        SIUL2_0_PORT51_GMAC1_GMAC1_MII_RMII_RGMII_MDIO_OUT |
        SIUL2_0_PORT52_GMAC1_GMAC1_PPS2_OUT |
        SIUL2_0_PORT60_GMAC0_GMAC0_MII_RGMII_TXD3 |
        SIUL2_0_PORT61_GMAC0_GMAC0_MII_RMII_RGMII_TXD_1 |
        SIUL2_0_PORT66_QUADSPI_QUADSPI_IOFA3_OUT |
        SIUL2_0_PORT67_GMAC1_GMAC1_MII_RMII_TX_EN |
        SIUL2_0_PORT70_ADC0_ADC0_MA_2 |
        SIUL2_0_PORT71_CAN2_CAN2_TX |
        SIUL2_0_PORT72_FXIO_FXIO_D12_OUT |
        SIUL2_0_PORT73_FXIO_FXIO_D13_OUT |
        SIUL2_0_PORT74_EMIOS_1_EMIOS_1_CH_0_X_OUT |
        SIUL2_0_PORT75_LCU1_LCU1_OUT10 |
        SIUL2_0_PORT76_SAI0_SAI0_BCLK_OUT |
        SIUL2_0_PORT77_SAI0_SAI0_SYNC_OUT |
        SIUL2_0_PORT78_FXIO_FXIO_D16_OUT |
        SIUL2_0_PORT79_LPI2C1_LPI2C1_SCL_OUT |
        SIUL2_0_PORT80_FXIO_FXIO_D15_OUT |
        SIUL2_0_PORT81_FXIO_FXIO_D14_OUT |
        SIUL2_0_PORT82_LCU1_LCU1_OUT7 |
        SIUL2_0_PORT83_LCU1_LCU1_OUT6 |
        SIUL2_0_PORT84_LCU1_LCU1_OUT5 |
        SIUL2_0_PORT85_LCU1_LCU1_OUT4 |
        SIUL2_0_PORT87_LCU1_LCU1_OUT0 |
        SIUL2_0_PORT88_LCU1_LCU1_OUT1 |
        SIUL2_0_PORT89_LCU1_LCU1_OUT2 |
        SIUL2_0_PORT90_LCU1_LCU1_OUT9 |
        SIUL2_0_PORT91_LCU1_LCU1_OUT3 |
        SIUL2_0_PORT92_LCU1_LCU1_OUT8 |
        SIUL2_0_PORT95_LPUART1_LPUART1_DTR_B |
        SIUL2_0_PORT98_FXIO_FXIO_D6_OUT |
        SIUL2_0_PORT99_FXIO_FXIO_D7_OUT |
        SIUL2_0_PORT100_LCU0_LCU0_OUT6 |
        SIUL2_0_PORT101_GMAC0_GMAC0_MII_TXD3 |
        SIUL2_0_PORT102_GMAC0_GMAC0_MII_TXD2 |
        SIUL2_0_PORT103_GMAC0_GMAC0_MII_RMII_TXD_1 |
        SIUL2_0_PORT104_FXIO_FXIO_D1_OUT |
        SIUL2_0_PORT106_LPSPI0_LPSPI0_SIN_OUT |
        SIUL2_0_PORT108_GMAC0_GMAC0_MII_RMII_TX_EN |
        SIUL2_0_PORT109_GMAC0_GMAC0_PPS1_OUT |
        SIUL2_0_PORT110_GMAC0_GMAC0_PPS0_OUT |
        SIUL2_0_PORT111_GMAC0_GMAC0_PPS2_OUT |
        SIUL2_0_PORT112_LPSPI0_LPSPI0_SIN_OUT |
        SIUL2_0_PORT116_EMIOS_2_EMIOS_2_CH_0_X_OUT |
        SIUL2_0_PORT117_EMIOS_2_EMIOS_2_CH_8_X_OUT |
        SIUL2_0_PORT118_EMIOS_2_EMIOS_2_CH_22_X_OUT |
        SIUL2_0_PORT119_EMIOS_2_EMIOS_2_CH_23_X_OUT |
        SIUL2_0_PORT122_EMIOS_2_EMIOS_2_CH_7_H_OUT |
        SIUL2_0_PORT123_EMIOS_2_EMIOS_2_CH_9_H_OUT |
        SIUL2_0_PORT124_EMIOS_2_EMIOS_2_CH_0_X_OUT |
        SIUL2_0_PORT125_EMIOS_2_EMIOS_2_CH_8_X_OUT |
        SIUL2_0_PORT126_EMIOS_2_EMIOS_2_CH_16_X_OUT |
        SIUL2_0_PORT127_EMIOS_2_EMIOS_2_CH_22_X_OUT |
        SIUL2_0_PORT128_FXIO_FXIO_D3_OUT |
        SIUL2_0_PORT129_FXIO_FXIO_D2_OUT |
        SIUL2_0_PORT130_EMIOS_0_EMIOS_0_CH_3_G_OUT |
        SIUL2_0_PORT131_EMIOS_0_EMIOS_0_CH_19_Y_OUT |
        SIUL2_0_PORT132_EMIOS_1_EMIOS_1_CH_4_H_OUT |
        SIUL2_0_PORT133_EMIOS_1_EMIOS_1_CH_5_H_OUT |
        SIUL2_0_PORT134_LPUART1_LPUART1_RTS |
        SIUL2_0_PORT136_LPSPI5_LPSPI5_PCS1_OUT |
        SIUL2_0_PORT137_EMIOS_1_EMIOS_1_CH_13_H_OUT |
        SIUL2_0_PORT138_LPSPI2_LPSPI2_PCS1_OUT |
        SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_1_G_OUT |
        SIUL2_0_PORT140_LPUART2_LPUART2_TX_OUT |
        SIUL2_0_PORT143_LPSPI2_LPSPI2_SCK_OUT |
        SIUL2_0_PORT144_LPUART3_LPUART3_TX_OUT |
        SIUL2_0_PORT147_EMIOS_0_EMIOS_0_CH_22_X_OUT |
        SIUL2_0_PORT148_EMIOS_1_EMIOS_1_CH_0_X_OUT |
        SIUL2_0_PORT149_EMIOS_1_EMIOS_1_CH_1_H_OUT |
        SIUL2_0_PORT150_EMIOS_1_EMIOS_1_CH_2_H_OUT |
        SIUL2_0_PORT151_EMIOS_1_EMIOS_1_CH_3_H_OUT |
        SIUL2_0_PORT152_EMIOS_1_EMIOS_1_CH_4_H_OUT |
        SIUL2_0_PORT153_EMIOS_1_EMIOS_1_CH_5_H_OUT |
        SIUL2_0_PORT154_EMIOS_1_EMIOS_1_CH_6_H_OUT |
        SIUL2_0_PORT155_EMIOS_1_EMIOS_1_CH_7_H_OUT |
        SIUL2_0_PORT158_CMP1_CMP1_OUT |
        SIUL2_0_PORT159_CMP1_CMP1_RRT |
        SIUL2_0_PORT160_LPUART5_LPUART5_TX_OUT |
        SIUL2_0_PORT162_LPUART6_LPUART6_TX_OUT |
        SIUL2_0_PORT164_CAN5_CAN5_TX |
        SIUL2_0_PORT167_LPSPI2_LPSPI2_PCS0_OUT |
        SIUL2_0_PORT172_LPUART10_LPUART10_TX_OUT |
        SIUL2_0_PORT174_CAN1_CAN1_TX |
        SIUL2_0_PORT176_GPIO |
        SIUL2_0_PORT177_GPIO |
        SIUL2_0_PORT178_GPIO |
        SIUL2_0_PORT179_GPIO |
        SIUL2_0_PORT180_GPIO |
        SIUL2_0_PORT181_GPIO |
        SIUL2_0_PORT182_GPIO |
        SIUL2_0_PORT183_GPIO |
        SIUL2_0_PORT184_GPIO |
        SIUL2_0_PORT185_GPIO |
        SIUL2_0_PORT186_GPIO |
        SIUL2_0_PORT187_GPIO |
        SIUL2_0_PORT188_GPIO |
        SIUL2_0_PORT189_GPIO |
        SIUL2_0_PORT190_GPIO |
        SIUL2_0_PORT191_GPIO */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                )
    }
    ,
    /*  Mode PORT_ALT12_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT8_PGO_EXTWAKE |
        SIUL2_0_PORT61_GMAC0_GMAC0_MII_RGMII_TXD2 |
        SIUL2_0_PORT64_GMAC1_GMAC1_MII_RGMII_TXD2 |
        SIUL2_0_PORT65_GMAC1_GMAC1_MII_RMII_RGMII_TX_CLK_OUT |
        SIUL2_0_PORT80_LPI2C1_LPI2C1_SDA_OUT |
        SIUL2_0_PORT81_FXIO_FXIO_D2_OUT |
        SIUL2_0_PORT82_SAI0_SAI0_D2_OUT |
        SIUL2_0_PORT83_SAI0_SAI0_D3_OUT |
        SIUL2_0_PORT84_GMAC0_GMAC0_PPS0_OUT |
        SIUL2_0_PORT85_CAN6_CAN6_TX |
        SIUL2_0_PORT88_TRGMUX_TRGMUX_OUT15 |
        SIUL2_0_PORT90_LPSPI4_LPSPI4_SIN_OUT |
        SIUL2_0_PORT91_LPSPI4_LPSPI4_SCK_OUT |
        SIUL2_0_PORT93_FXIO_FXIO_D3_OUT |
        SIUL2_0_PORT94_FXIO_FXIO_D23_OUT |
        SIUL2_0_PORT95_FXIO_FXIO_D24_OUT |
        SIUL2_0_PORT96_FXIO_FXIO_D0_OUT |
        SIUL2_0_PORT97_FXIO_FXIO_D1_OUT |
        SIUL2_0_PORT98_LPUART3_LPUART3_TX_OUT |
        SIUL2_0_PORT99_LCU0_LCU0_OUT0 |
        SIUL2_0_PORT101_FXIO_FXIO_D15_OUT |
        SIUL2_0_PORT102_FXIO_FXIO_D13_OUT |
        SIUL2_0_PORT103_TRACE_TRACE_ETM_D0 |
        SIUL2_0_PORT104_EMIOS_0_EMIOS_0_CH_12_H_OUT |
        SIUL2_0_PORT105_EMIOS_0_EMIOS_0_CH_13_H_OUT |
        SIUL2_0_PORT106_SYSTEM_CLKOUT_RUN |
        SIUL2_0_PORT107_LPSPI0_LPSPI0_SCK_OUT |
        SIUL2_0_PORT108_LPSPI0_LPSPI0_SOUT_OUT |
        SIUL2_0_PORT109_SAI1_SAI1_D0_OUT |
        SIUL2_0_PORT110_CMP0_CMP0_RRT |
        SIUL2_0_PORT111_SAI1_SAI1_SYNC_OUT |
        SIUL2_0_PORT112_EMIOS_1_EMIOS_1_CH_15_H_OUT |
        SIUL2_0_PORT113_LPSPI3_LPSPI3_PCS0_OUT |
        SIUL2_0_PORT116_LPSPI1_LPSPI1_PCS2_OUT |
        SIUL2_0_PORT117_LCU0_LCU0_OUT4 |
        SIUL2_0_PORT119_HSE_HSE_TAMPER_LOOP_OUT0 |
        SIUL2_0_PORT122_FXIO_FXIO_D30_OUT |
        SIUL2_0_PORT123_FXIO_FXIO_D31_OUT |
        SIUL2_0_PORT124_LCU0_LCU0_OUT2 |
        SIUL2_0_PORT125_LCU0_LCU0_OUT3 |
        SIUL2_0_PORT126_LCU0_LCU0_OUT8 |
        SIUL2_0_PORT127_LCU0_LCU0_OUT9 |
        SIUL2_0_PORT130_EMIOS_1_EMIOS_1_CH_8_X_OUT |
        SIUL2_0_PORT131_FXIO_FXIO_D6_OUT |
        SIUL2_0_PORT132_EMIOS_0_EMIOS_0_CH_18_Y_OUT |
        SIUL2_0_PORT133_EMIOS_0_EMIOS_0_CH_19_Y_OUT |
        SIUL2_0_PORT134_EMIOS_1_EMIOS_1_CH_14_H_OUT |
        SIUL2_0_PORT136_FXIO_FXIO_D12_OUT |
        SIUL2_0_PORT137_CAN3_CAN3_TX |
        SIUL2_0_PORT138_EMIOS_0_EMIOS_0_CH_20_Y_OUT |
        SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_21_Y_OUT |
        SIUL2_0_PORT140_EMIOS_1_EMIOS_1_CH_5_H_OUT |
        SIUL2_0_PORT142_LPUART5_LPUART5_TX_OUT |
        SIUL2_0_PORT143_EMIOS_0_EMIOS_0_CH_22_X_OUT |
        SIUL2_0_PORT144_LPSPI2_LPSPI2_SIN_OUT |
        SIUL2_0_PORT145_FXIO_FXIO_D5_OUT |
        SIUL2_0_PORT146_FXIO_FXIO_D4_OUT |
        SIUL2_0_PORT152_CAN2_CAN2_TX |
        SIUL2_0_PORT160_EMIOS_2_EMIOS_2_CH_0_X_OUT |
        SIUL2_0_PORT161_EMIOS_2_EMIOS_2_CH_1_H_OUT |
        SIUL2_0_PORT162_EMIOS_2_EMIOS_2_CH_2_H_OUT |
        SIUL2_0_PORT163_EMIOS_2_EMIOS_2_CH_3_H_OUT |
        SIUL2_0_PORT164_EMIOS_2_EMIOS_2_CH_4_H_OUT |
        SIUL2_0_PORT165_EMIOS_2_EMIOS_2_CH_5_H_OUT |
        SIUL2_0_PORT166_EMIOS_2_EMIOS_2_CH_6_H_OUT |
        SIUL2_0_PORT167_EMIOS_2_EMIOS_2_CH_7_H_OUT |
        SIUL2_0_PORT168_EMIOS_2_EMIOS_2_CH_8_X_OUT |
        SIUL2_0_PORT169_EMIOS_2_EMIOS_2_CH_9_H_OUT |
        SIUL2_0_PORT170_EMIOS_2_EMIOS_2_CH_10_H_OUT |
        SIUL2_0_PORT171_EMIOS_2_EMIOS_2_CH_11_H_OUT |
        SIUL2_0_PORT172_EMIOS_2_EMIOS_2_CH_12_H_OUT |
        SIUL2_0_PORT173_EMIOS_2_EMIOS_2_CH_13_H_OUT |
        SIUL2_0_PORT174_EMIOS_2_EMIOS_2_CH_14_H_OUT |
        SIUL2_0_PORT175_EMIOS_2_EMIOS_2_CH_15_H_OUT |
        SIUL2_0_PORT176_LPUART12_LPUART12_TX_OUT |
        SIUL2_0_PORT178_LPUART7_LPUART7_TX_OUT |
        SIUL2_0_PORT180_LPUART8_LPUART8_TX_OUT |
        SIUL2_0_PORT183_LPUART9_LPUART9_TX_OUT |
        SIUL2_0_PORT185_CAN2_CAN2_TX |
        SIUL2_0_PORT187_LPUART11_LPUART11_TX_OUT |
        SIUL2_0_PORT189_CAN3_CAN3_TX |
        SIUL2_0_PORT191_ADC1_ADC1_MA_2 |
        SIUL2_0_PORT192_GPIO |
        SIUL2_0_PORT193_GPIO |
        SIUL2_0_PORT194_GPIO |
        SIUL2_0_PORT195_GPIO |
        SIUL2_0_PORT196_GPIO |
        SIUL2_0_PORT197_GPIO |
        SIUL2_0_PORT198_GPIO |
        SIUL2_0_PORT199_GPIO |
        SIUL2_0_PORT200_GPIO |
        SIUL2_0_PORT201_GPIO |
        SIUL2_0_PORT202_GPIO |
        SIUL2_0_PORT203_GPIO |
        SIUL2_0_PORT204_GPIO |
        SIUL2_0_PORT205_GPIO |
        SIUL2_0_PORT206_GPIO |
        SIUL2_0_PORT207_GPIO */
        (uint16)( SHL_PAD_U32(8U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                )
    }
    ,
    /*  Mode PORT_ALT13_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT81_GMAC1_GMAC1_MII_RMII_RGMII_TXD_1 |
        SIUL2_0_PORT82_GMAC0_GMAC0_MII_RGMII_TXD2 |
        SIUL2_0_PORT83_GMAC0_GMAC0_MII_RMII_RGMII_TX_CLK_OUT |
        SIUL2_0_PORT91_LPUART13_LPUART13_TX_OUT |
        SIUL2_0_PORT92_LPUART0_LPUART0_TX_OUT |
        SIUL2_0_PORT96_TRGMUX_TRGMUX_OUT1 |
        SIUL2_0_PORT97_TRGMUX_TRGMUX_OUT2 |
        SIUL2_0_PORT98_LPSPI5_LPSPI5_SOUT_OUT |
        SIUL2_0_PORT100_LPSPI5_LPSPI5_PCS0_OUT |
        SIUL2_0_PORT101_LPSPI0_LPSPI0_PCS1_OUT |
        SIUL2_0_PORT102_LPSPI0_LPSPI0_PCS0_OUT |
        SIUL2_0_PORT103_QUADSPI_QUADSPI_IOFA1_OUT |
        SIUL2_0_PORT104_FXIO_FXIO_D11_OUT |
        SIUL2_0_PORT105_FXIO_FXIO_D10_OUT |
        SIUL2_0_PORT106_QUADSPI_QUADSPI_SCKFA_OUT |
        SIUL2_0_PORT107_QUADSPI_QUADSPI_IOFA0_OUT |
        SIUL2_0_PORT108_QUADSPI_QUADSPI_IOFA2_OUT |
        SIUL2_0_PORT110_SYSTEM_CLKOUT_RUN |
        SIUL2_0_PORT111_FXIO_FXIO_D10_OUT |
        SIUL2_0_PORT112_LPUART2_LPUART2_RTS |
        SIUL2_0_PORT113_FXIO_FXIO_D9_OUT |
        SIUL2_0_PORT116_LPSPI3_LPSPI3_SIN_OUT |
        SIUL2_0_PORT118_LCU0_LCU0_OUT5 |
        SIUL2_0_PORT119_LCU0_LCU0_OUT10 |
        SIUL2_0_PORT120_LCU0_LCU0_OUT11 |
        SIUL2_0_PORT122_LPSPI5_LPSPI5_SCK_OUT |
        SIUL2_0_PORT123_LPSPI5_LPSPI5_SOUT_OUT |
        SIUL2_0_PORT124_LPSPI5_LPSPI5_SIN_OUT |
        SIUL2_0_PORT125_LPSPI5_LPSPI5_PCS2_OUT |
        SIUL2_0_PORT126_LPSPI5_LPSPI5_PCS3_OUT |
        SIUL2_0_PORT131_LPUART2_LPUART2_RTS |
        SIUL2_0_PORT132_LPUART12_LPUART12_TX_OUT |
        SIUL2_0_PORT134_LPUART10_LPUART10_TX_OUT |
        SIUL2_0_PORT136_GMAC0_GMAC0_MII_RMII_RGMII_MDC |
        SIUL2_0_PORT137_GMAC0_GMAC0_PPS3_OUT |
        SIUL2_0_PORT138_SYSTEM_CLKOUT_STANDBY |
        SIUL2_0_PORT140_GMAC0_GMAC0_PPS3_OUT |
        SIUL2_0_PORT143_CMP1_CMP1_RRT |
        SIUL2_0_PORT144_EMIOS_0_EMIOS_0_CH_23_X_OUT |
        SIUL2_0_PORT145_EMIOS_2_EMIOS_2_CH_23_X_OUT |
        SIUL2_0_PORT146_EMIOS_2_EMIOS_2_CH_17_Y_OUT |
        SIUL2_0_PORT149_EMIOS_2_EMIOS_2_CH_19_Y_OUT |
        SIUL2_0_PORT150_EMIOS_2_EMIOS_2_CH_20_Y_OUT |
        SIUL2_0_PORT151_EMIOS_2_EMIOS_2_CH_21_Y_OUT |
        SIUL2_0_PORT152_EMIOS_2_EMIOS_2_CH_4_H_OUT |
        SIUL2_0_PORT153_EMIOS_2_EMIOS_2_CH_5_H_OUT |
        SIUL2_0_PORT154_EMIOS_2_EMIOS_2_CH_6_H_OUT |
        SIUL2_0_PORT158_LPSPI0_LPSPI0_SOUT_OUT |
        SIUL2_0_PORT159_LPSPI0_LPSPI0_PCS0_OUT |
        SIUL2_0_PORT160_LPSPI2_LPSPI2_SCK_OUT |
        SIUL2_0_PORT161_LPSPI2_LPSPI2_SIN_OUT |
        SIUL2_0_PORT162_LPSPI2_LPSPI2_SOUT_OUT |
        SIUL2_0_PORT163_LPSPI2_LPSPI2_PCS0_OUT |
        SIUL2_0_PORT164_LPSPI2_LPSPI2_SOUT_OUT |
        SIUL2_0_PORT167_LPI2C1_LPI2C1_SCL_OUT |
        SIUL2_0_PORT168_LPI2C1_LPI2C1_SDA_OUT |
        SIUL2_0_PORT169_ADC0_ADC0_MA_0 |
        SIUL2_0_PORT170_ADC0_ADC0_MA_1 |
        SIUL2_0_PORT171_ADC0_ADC0_MA_2 |
        SIUL2_0_PORT172_ADC0_ADC0_MA_0 |
        SIUL2_0_PORT173_ADC0_ADC0_MA_1 |
        SIUL2_0_PORT174_CMP0_CMP0_OUT |
        SIUL2_0_PORT175_CMP0_CMP0_RRT |
        SIUL2_0_PORT176_EMIOS_2_EMIOS_2_CH_16_X_OUT |
        SIUL2_0_PORT177_EMIOS_2_EMIOS_2_CH_17_Y_OUT |
        SIUL2_0_PORT178_EMIOS_2_EMIOS_2_CH_18_Y_OUT |
        SIUL2_0_PORT179_EMIOS_2_EMIOS_2_CH_19_Y_OUT |
        SIUL2_0_PORT180_EMIOS_2_EMIOS_2_CH_20_Y_OUT |
        SIUL2_0_PORT181_EMIOS_2_EMIOS_2_CH_21_Y_OUT |
        SIUL2_0_PORT182_EMIOS_2_EMIOS_2_CH_22_X_OUT |
        SIUL2_0_PORT183_EMIOS_2_EMIOS_2_CH_23_X_OUT |
        SIUL2_0_PORT192_LPUART13_LPUART13_TX_OUT |
        SIUL2_0_PORT194_LPUART14_LPUART14_TX_OUT |
        SIUL2_0_PORT196_LPUART15_LPUART15_TX_OUT |
        SIUL2_0_PORT200_CAN4_CAN4_TX |
        SIUL2_0_PORT202_FXIO_FXIO_D2_OUT |
        SIUL2_0_PORT203_FXIO_FXIO_D3_OUT |
        SIUL2_0_PORT205_CAN5_CAN5_TX |
        SIUL2_0_PORT206_LPSPI2_LPSPI2_PCS0_OUT |
        SIUL2_0_PORT208_GPIO |
        SIUL2_0_PORT209_GPIO |
        SIUL2_0_PORT210_GPIO |
        SIUL2_0_PORT211_GPIO |
        SIUL2_0_PORT212_GPIO |
        SIUL2_0_PORT213_GPIO |
        SIUL2_0_PORT214_GPIO |
        SIUL2_0_PORT215_GPIO |
        SIUL2_0_PORT216_GPIO |
        SIUL2_0_PORT217_GPIO |
        SIUL2_0_PORT218_GPIO |
        SIUL2_0_PORT219_GPIO |
        SIUL2_0_PORT220_GPIO |
        SIUL2_0_PORT221_GPIO |
        SIUL2_0_PORT222_GPIO |
        SIUL2_0_PORT223_GPIO */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                )
    }
    ,
    /*  Mode PORT_ALT14_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT83_GMAC0_GMAC0_MII_RMII_RGMII_TXD_0 |
        SIUL2_0_PORT104_GMAC1_GMAC1_MII_RMII_RGMII_TXD_0 |
        SIUL2_0_PORT105_GMAC1_GMAC1_MII_RGMII_TXD3 |
        SIUL2_0_PORT107_GMAC1_GMAC1_RGMII_TXCTL |
        SIUL2_0_PORT112_LPUART8_LPUART8_TX_OUT |
        SIUL2_0_PORT113_GMAC0_GMAC0_PPS2_OUT |
        SIUL2_0_PORT122_LCU0_LCU0_OUT0 |
        SIUL2_0_PORT123_LCU0_LCU0_OUT1 |
        SIUL2_0_PORT124_CAN6_CAN6_TX |
        SIUL2_0_PORT126_CAN7_CAN7_TX |
        SIUL2_0_PORT129_LPUART7_LPUART7_TX_OUT |
        SIUL2_0_PORT130_FXIO_FXIO_D13_OUT |
        SIUL2_0_PORT131_GMAC0_GMAC0_PPS0_OUT |
        SIUL2_0_PORT132_FXIO_FXIO_D6_OUT |
        SIUL2_0_PORT133_FXIO_FXIO_D7_OUT |
        SIUL2_0_PORT134_FXIO_FXIO_D12_OUT |
        SIUL2_0_PORT135_LPSPI3_LPSPI3_SCK_OUT |
        SIUL2_0_PORT136_SAI1_SAI1_BCLK_OUT |
        SIUL2_0_PORT137_GMAC0_GMAC0_MII_RMII_TX_EN |
        SIUL2_0_PORT138_FXIO_FXIO_D4_OUT |
        SIUL2_0_PORT139_FXIO_FXIO_D5_OUT |
        SIUL2_0_PORT140_FXIO_FXIO_D8_OUT |
        SIUL2_0_PORT142_FXIO_FXIO_D7_OUT |
        SIUL2_0_PORT143_FXIO_FXIO_D2_OUT |
        SIUL2_0_PORT144_LPUART1_LPUART1_RTS |
        SIUL2_0_PORT152_FXIO_FXIO_D5_OUT |
        SIUL2_0_PORT164_FXIO_FXIO_D0_OUT |
        SIUL2_0_PORT167_FXIO_FXIO_D1_OUT |
        SIUL2_0_PORT168_FXIO_FXIO_D2_OUT |
        SIUL2_0_PORT172_LPSPI3_LPSPI3_SIN_OUT |
        SIUL2_0_PORT173_LPSPI3_LPSPI3_SCK_OUT |
        SIUL2_0_PORT174_FCCU_FCCU_ERR0 |
        SIUL2_0_PORT175_LPSPI3_LPSPI3_SOUT_OUT |
        SIUL2_0_PORT176_EMIOS_1_EMIOS_1_CH_0_X_OUT |
        SIUL2_0_PORT177_EMIOS_1_EMIOS_1_CH_1_H_OUT |
        SIUL2_0_PORT178_EMIOS_1_EMIOS_1_CH_2_H_OUT |
        SIUL2_0_PORT179_EMIOS_1_EMIOS_1_CH_3_H_OUT |
        SIUL2_0_PORT180_EMIOS_1_EMIOS_1_CH_4_H_OUT |
        SIUL2_0_PORT181_EMIOS_1_EMIOS_1_CH_5_H_OUT |
        SIUL2_0_PORT182_EMIOS_1_EMIOS_1_CH_6_H_OUT |
        SIUL2_0_PORT183_EMIOS_1_EMIOS_1_CH_7_H_OUT |
        SIUL2_0_PORT184_EMIOS_1_EMIOS_1_CH_8_X_OUT |
        SIUL2_0_PORT185_EMIOS_1_EMIOS_1_CH_9_H_OUT |
        SIUL2_0_PORT186_EMIOS_1_EMIOS_1_CH_10_H_OUT |
        SIUL2_0_PORT187_EMIOS_1_EMIOS_1_CH_11_H_OUT |
        SIUL2_0_PORT188_EMIOS_1_EMIOS_1_CH_12_H_OUT |
        SIUL2_0_PORT189_EMIOS_1_EMIOS_1_CH_13_H_OUT |
        SIUL2_0_PORT190_EMIOS_1_EMIOS_1_CH_14_H_OUT |
        SIUL2_0_PORT191_EMIOS_1_EMIOS_1_CH_15_H_OUT |
        SIUL2_0_PORT198_FXIO_FXIO_D10_OUT |
        SIUL2_0_PORT199_FXIO_FXIO_D11_OUT |
        SIUL2_0_PORT200_FXIO_FXIO_D12_OUT |
        SIUL2_0_PORT201_EMIOS_1_EMIOS_1_CH_5_H_OUT |
        SIUL2_0_PORT205_FXIO_FXIO_D13_OUT |
        SIUL2_0_PORT206_LPSPI2_LPSPI2_PCS2_OUT |
        SIUL2_0_PORT207_FXIO_FXIO_D14_OUT |
        SIUL2_0_PORT216_LPUART12_LPUART12_TX_OUT |
        SIUL2_0_PORT220_LPSPI5_LPSPI5_PCS0_OUT |
        SIUL2_0_PORT221_LPSPI5_LPSPI5_SIN_OUT |
        SIUL2_0_PORT222_LPSPI5_LPSPI5_SOUT_OUT |
        SIUL2_0_PORT223_LPSPI5_LPSPI5_SCK_OUT |
        SIUL2_0_PORT224_GPIO |
        SIUL2_0_PORT225_GPIO |
        SIUL2_0_PORT226_GPIO |
        SIUL2_0_PORT227_GPIO |
        SIUL2_0_PORT228_GPIO |
        SIUL2_0_PORT229_GPIO |
        SIUL2_0_PORT230_GPIO |
        SIUL2_0_PORT231_GPIO |
        SIUL2_0_PORT232_GPIO |
        SIUL2_0_PORT233_GPIO |
        SIUL2_0_PORT234_GPIO |
        SIUL2_0_PORT235_GPIO |
        SIUL2_0_PORT236_GPIO */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U)
                )
    }
    ,
    /*  Mode PORT_ALT15_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT64_TRACE_TRACE_ETM_D0 |
        SIUL2_0_PORT130_ADC0_ADC0_MA_0 |
        SIUL2_0_PORT131_CMP0_CMP0_OUT |
        SIUL2_0_PORT134_ADC0_ADC0_MA_1 |
        SIUL2_0_PORT135_FXIO_FXIO_D11_OUT |
        SIUL2_0_PORT136_FXIO_FXIO_D8_OUT |
        SIUL2_0_PORT137_FXIO_FXIO_D11_OUT |
        SIUL2_0_PORT138_TRGMUX_TRGMUX_OUT4 |
        SIUL2_0_PORT139_TRGMUX_TRGMUX_OUT5 |
        SIUL2_0_PORT140_FXIO_FXIO_D7_OUT |
        SIUL2_0_PORT142_GMAC0_GMAC0_PPS1_OUT |
        SIUL2_0_PORT143_TRGMUX_TRGMUX_OUT6 |
        SIUL2_0_PORT144_FXIO_FXIO_D3_OUT |
        SIUL2_0_PORT149_LPSPI4_LPSPI4_SIN_OUT |
        SIUL2_0_PORT150_LPSPI4_LPSPI4_SCK_OUT |
        SIUL2_0_PORT151_LPSPI4_LPSPI4_PCS0_OUT |
        SIUL2_0_PORT152_LPSPI4_LPSPI4_PCS1_OUT |
        SIUL2_0_PORT153_LPSPI4_LPSPI4_SOUT_OUT |
        SIUL2_0_PORT174_FXIO_FXIO_D3_OUT |
        SIUL2_0_PORT175_FCCU_FCCU_ERR1 |
        SIUL2_0_PORT176_ADC1_ADC1_MA_0 |
        SIUL2_0_PORT177_ADC1_ADC1_MA_1 |
        SIUL2_0_PORT178_ADC1_ADC1_MA_2 |
        SIUL2_0_PORT179_ADC0_ADC0_MA_2 |
        SIUL2_0_PORT180_LPI2C0_LPI2C0_SCL_OUT |
        SIUL2_0_PORT181_LPI2C0_LPI2C0_SDA_OUT |
        SIUL2_0_PORT188_FXIO_FXIO_D7_OUT |
        SIUL2_0_PORT189_ADC1_ADC1_MA_0 |
        SIUL2_0_PORT190_ADC1_ADC1_MA_1 |
        SIUL2_0_PORT192_EMIOS_1_EMIOS_1_CH_16_X_OUT |
        SIUL2_0_PORT193_EMIOS_1_EMIOS_1_CH_17_Y_OUT |
        SIUL2_0_PORT194_EMIOS_1_EMIOS_1_CH_18_Y_OUT |
        SIUL2_0_PORT195_EMIOS_1_EMIOS_1_CH_19_Y_OUT |
        SIUL2_0_PORT196_EMIOS_1_EMIOS_1_CH_20_Y_OUT |
        SIUL2_0_PORT197_EMIOS_1_EMIOS_1_CH_21_Y_OUT |
        SIUL2_0_PORT198_EMIOS_1_EMIOS_1_CH_22_X_OUT |
        SIUL2_0_PORT199_EMIOS_1_EMIOS_1_CH_23_X_OUT |
        SIUL2_0_PORT200_LPSPI5_LPSPI5_PCS3_OUT |
        SIUL2_0_PORT201_FXIO_FXIO_D5_OUT |
        SIUL2_0_PORT205_LPSPI5_LPSPI5_PCS2_OUT |
        SIUL2_0_PORT208_EMIOS_2_EMIOS_2_CH_16_X_OUT |
        SIUL2_0_PORT209_EMIOS_2_EMIOS_2_CH_17_Y_OUT |
        SIUL2_0_PORT210_EMIOS_2_EMIOS_2_CH_18_Y_OUT |
        SIUL2_0_PORT211_EMIOS_2_EMIOS_2_CH_19_Y_OUT |
        SIUL2_0_PORT212_EMIOS_2_EMIOS_2_CH_20_Y_OUT |
        SIUL2_0_PORT213_EMIOS_2_EMIOS_2_CH_21_Y_OUT |
        SIUL2_0_PORT214_EMIOS_2_EMIOS_2_CH_22_X_OUT |
        SIUL2_0_PORT215_EMIOS_2_EMIOS_2_CH_23_X_OUT |
        SIUL2_0_PORT216_LPSPI5_LPSPI5_PCS2_OUT |
        SIUL2_0_PORT217_LPSPI5_LPSPI5_SOUT_OUT |
        SIUL2_0_PORT224_CAN6_CAN6_TX |
        SIUL2_0_PORT226_CAN7_CAN7_TX |
        SIUL2_0_PORT228_LPUART4_LPUART4_TX_OUT |
        SIUL2_0_PORT230_LPUART8_LPUART8_TX_OUT |
        SIUL2_0_PORT232_LPUART10_LPUART10_TX_OUT |
        SIUL2_0_PORT234_LPUART11_LPUART11_TX_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U)
                )
    }
    ,
    /*  Mode PORT_ANALOG_INPUT_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_ADC0_ADC0_S8 |
        SIUL2_0_PORT1_ADC0_ADC0_S9 |
        SIUL2_0_PORT2_ADC1_ADC1_X_0 |
        SIUL2_0_PORT3_ADC1_ADC1_S17 |
        SIUL2_0_PORT4_ADC1_ADC1_S15 |
        SIUL2_0_PORT6_ADC0_ADC0_S18 |
        SIUL2_0_PORT7_ADC0_ADC0_S11 |
        SIUL2_0_PORT8_ADC0_ADC0_P2 |
        SIUL2_0_PORT9_ADC0_ADC0_P7 |
        SIUL2_0_PORT11_ADC1_ADC1_S10 |
        SIUL2_0_PORT12_ADC1_ADC1_P0 |
        SIUL2_0_PORT13_ADC1_ADC1_P1 |
        SIUL2_0_PORT14_ADC1_ADC1_P4 |
        SIUL2_0_PORT15_ADC1_ADC1_P7 |
        SIUL2_0_PORT65_TRACE_TRACE_ETM_CLKOUT |
        SIUL2_0_PORT131_GMAC1_GMAC1_PPS3_OUT |
        SIUL2_0_PORT142_GMAC1_GMAC1_PPS1_OUT |
        SIUL2_0_PORT144_TRGMUX_TRGMUX_OUT7 |
        SIUL2_0_PORT152_FXIO_FXIO_D11_OUT |
        SIUL2_0_PORT176_LPSPI3_LPSPI3_PCS0_OUT |
        SIUL2_0_PORT178_LPSPI3_LPSPI3_PCS1_OUT |
        SIUL2_0_PORT179_LPSPI3_LPSPI3_PCS2_OUT |
        SIUL2_0_PORT180_LPSPI3_LPSPI3_PCS3_OUT |
        SIUL2_0_PORT181_LPSPI1_LPSPI1_PCS0_OUT |
        SIUL2_0_PORT183_LPSPI3_LPSPI3_PCS3_OUT |
        SIUL2_0_PORT185_LPSPI2_LPSPI2_PCS2_OUT |
        SIUL2_0_PORT186_LPSPI2_LPSPI2_PCS3_OUT |
        SIUL2_0_PORT188_LPSPI0_LPSPI0_PCS0_OUT |
        SIUL2_0_PORT189_LPSPI3_LPSPI3_PCS1_OUT |
        SIUL2_0_PORT196_CMP2_CMP2_OUT |
        SIUL2_0_PORT197_CMP2_CMP2_RRT |
        SIUL2_0_PORT201_LPUART2_LPUART2_TX_OUT |
        SIUL2_0_PORT208_FXIO_FXIO_D15_OUT |
        SIUL2_0_PORT209_FXIO_FXIO_D16_OUT |
        SIUL2_0_PORT210_FXIO_FXIO_D17_OUT |
        SIUL2_0_PORT211_FXIO_FXIO_D18_OUT |
        SIUL2_0_PORT212_FXIO_FXIO_D19_OUT |
        SIUL2_0_PORT213_FXIO_FXIO_D20_OUT |
        SIUL2_0_PORT214_FXIO_FXIO_D21_OUT |
        SIUL2_0_PORT215_FXIO_FXIO_D22_OUT |
        SIUL2_0_PORT216_FXIO_FXIO_D23_OUT |
        SIUL2_0_PORT217_FXIO_FXIO_D24_OUT |
        SIUL2_0_PORT218_FXIO_FXIO_D25_OUT |
        SIUL2_0_PORT219_FXIO_FXIO_D26_OUT |
        SIUL2_0_PORT221_FXIO_FXIO_D29_OUT |
        SIUL2_0_PORT222_FXIO_FXIO_D30_OUT |
        SIUL2_0_PORT223_FXIO_FXIO_D31_OUT |
        SIUL2_0_PORT224_LPUART0_LPUART0_TX_OUT |
        SIUL2_0_PORT226_LPUART3_LPUART3_TX_OUT |
        SIUL2_0_PORT232_LPUART2_LPUART2_TX_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(8U)
                )
    }
    ,
    /*  Mode PORT_ONLY_OUTPUT_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT16_ADC1_ADC1_S13 |
        SIUL2_0_PORT17_ADC2_ADC2_S19 |
        SIUL2_0_PORT18_ADC2_ADC2_P0 |
        SIUL2_0_PORT19_ADC2_ADC2_P1 |
        SIUL2_0_PORT20_ADC2_ADC2_P2 |
        SIUL2_0_PORT21_ADC2_ADC2_S12 |
        SIUL2_0_PORT23_ADC1_ADC1_S19 |
        SIUL2_0_PORT101_SAI0_SAI0_D3_OUT |
        SIUL2_0_PORT152_LPSPI2_LPSPI2_SIN_OUT |
        SIUL2_0_PORT155_EMIOS_0_EMIOS_0_CH_10_H_OUT |
        SIUL2_0_PORT156_EMIOS_0_EMIOS_0_CH_11_H_OUT |
        SIUL2_0_PORT157_EMIOS_0_EMIOS_0_CH_12_H_OUT |
        SIUL2_0_PORT179_HSE_HSE_TAMPER_LOOP_OUT0 |
        SIUL2_0_PORT180_CAN0_CAN0_TX |
        SIUL2_0_PORT182_LPSPI4_LPSPI4_PCS2_OUT |
        SIUL2_0_PORT185_LPSPI4_LPSPI4_PCS0_OUT |
        SIUL2_0_PORT186_LPSPI4_LPSPI4_PCS1_OUT |
        SIUL2_0_PORT187_LPSPI4_LPSPI4_PCS2_OUT |
        SIUL2_0_PORT188_LPSPI4_LPSPI4_PCS3_OUT |
        SIUL2_0_PORT191_FXIO_FXIO_D9_OUT |
        SIUL2_0_PORT207_EMIOS_2_EMIOS_2_CH_15_H_OUT |
        SIUL2_0_PORT215_EMIOS_0_EMIOS_0_CH_0_X_OUT |
        SIUL2_0_PORT216_EMIOS_0_EMIOS_0_CH_1_G_OUT |
        SIUL2_0_PORT217_EMIOS_0_EMIOS_0_CH_2_G_OUT |
        SIUL2_0_PORT218_EMIOS_0_EMIOS_0_CH_3_G_OUT |
        SIUL2_0_PORT219_EMIOS_0_EMIOS_0_CH_4_G_OUT |
        SIUL2_0_PORT220_EMIOS_0_EMIOS_0_CH_5_G_OUT |
        SIUL2_0_PORT221_EMIOS_0_EMIOS_0_CH_6_G_OUT |
        SIUL2_0_PORT222_EMIOS_0_EMIOS_0_CH_7_G_OUT |
        SIUL2_0_PORT223_EMIOS_0_EMIOS_0_CH_8_X_OUT |
        SIUL2_0_PORT224_FXIO_FXIO_D16_OUT |
        SIUL2_0_PORT225_FXIO_FXIO_D17_OUT |
        SIUL2_0_PORT226_FXIO_FXIO_D18_OUT |
        SIUL2_0_PORT227_FXIO_FXIO_D19_OUT |
        SIUL2_0_PORT228_FXIO_FXIO_D20_OUT |
        SIUL2_0_PORT229_FXIO_FXIO_D21_OUT |
        SIUL2_0_PORT230_FXIO_FXIO_D22_OUT |
        SIUL2_0_PORT231_FXIO_FXIO_D23_OUT |
        SIUL2_0_PORT232_FXIO_FXIO_D24_OUT |
        SIUL2_0_PORT233_FXIO_FXIO_D25_OUT |
        SIUL2_0_PORT234_FXIO_FXIO_D26_OUT |
        SIUL2_0_PORT235_FXIO_FXIO_D27_OUT |
        SIUL2_0_PORT236_FXIO_FXIO_D28_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U)
                )
    }
    ,
    /*  Mode PORT_ONLY_INPUT_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_CMP1_CMP1_IN0 |
        SIUL2_0_PORT1_CMP1_CMP1_IN1 |
        SIUL2_0_PORT1_WKPU_WKPU_5 |
        SIUL2_0_PORT2_WKPU_WKPU_0 |
        SIUL2_0_PORT2_CMP1_CMP1_IN2 |
        SIUL2_0_PORT6_WKPU_WKPU_15 |
        SIUL2_0_PORT8_WKPU_WKPU_23 |
        SIUL2_0_PORT9_WKPU_WKPU_21 |
        SIUL2_0_PORT13_WKPU_WKPU_4 |
        SIUL2_0_PORT15_WKPU_WKPU_20 |
        SIUL2_0_PORT24_OSC32K_OSC32K_XTAL |
        SIUL2_0_PORT32_ADC1_ADC1_S14 |
        SIUL2_0_PORT32_ADC0_ADC0_S14 |
        SIUL2_0_PORT33_ADC1_ADC1_S15 |
        SIUL2_0_PORT33_ADC0_ADC0_S15 |
        SIUL2_0_PORT40_ADC0_ADC0_X_0 |
        SIUL2_0_PORT41_ADC0_ADC0_X_1 |
        SIUL2_0_PORT42_ADC0_ADC0_X_2 |
        SIUL2_0_PORT43_ADC0_ADC0_X_3 |
        SIUL2_0_PORT44_ADC1_ADC1_X_1 |
        SIUL2_0_PORT45_ADC0_ADC0_S8 |
        SIUL2_0_PORT45_ADC1_ADC1_S8 |
        SIUL2_0_PORT45_ADC2_ADC2_S8 |
        SIUL2_0_PORT46_ADC0_ADC0_S9 |
        SIUL2_0_PORT46_ADC1_ADC1_S9 |
        SIUL2_0_PORT46_ADC2_ADC2_S9 |
        SIUL2_0_PORT47_ADC1_ADC1_S11 |
        SIUL2_0_PORT81_TRACE_TRACE_ETM_D3 |
        SIUL2_0_PORT104_TRACE_TRACE_ETM_D2 |
        SIUL2_0_PORT180_FXIO_FXIO_D4_OUT |
        SIUL2_0_PORT181_FXIO_FXIO_D5_OUT |
        SIUL2_0_PORT185_FXIO_FXIO_D6_OUT |
        SIUL2_0_PORT188_TRACE_TRACE_ETM_D5 |
        SIUL2_0_PORT189_FXIO_FXIO_D8_OUT |
        SIUL2_0_PORT191_TRACE_TRACE_ETM_D3 |
        SIUL2_0_PORT204_LPSPI4_LPSPI4_PCS3_OUT |
        SIUL2_0_PORT224_EMIOS_0_EMIOS_0_CH_9_H_OUT |
        SIUL2_0_PORT225_EMIOS_0_EMIOS_0_CH_10_H_OUT |
        SIUL2_0_PORT226_EMIOS_0_EMIOS_0_CH_11_H_OUT |
        SIUL2_0_PORT227_EMIOS_0_EMIOS_0_CH_12_H_OUT |
        SIUL2_0_PORT228_EMIOS_0_EMIOS_0_CH_13_H_OUT |
        SIUL2_0_PORT229_EMIOS_0_EMIOS_0_CH_14_H_OUT |
        SIUL2_0_PORT230_EMIOS_0_EMIOS_0_CH_15_H_OUT |
        SIUL2_0_PORT231_EMIOS_0_EMIOS_0_CH_16_X_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U)
                )
    }
    ,
    /*  Mode PORT_INPUT1_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_SIUL_EIRQ_0 |
        SIUL2_0_PORT1_SIUL_EIRQ_1 |
        SIUL2_0_PORT2_SIUL_EIRQ_2 |
        SIUL2_0_PORT3_SIUL_EIRQ_3 |
        SIUL2_0_PORT4_SIUL_EIRQ_4 |
        SIUL2_0_PORT5_SIUL_EIRQ_5 |
        SIUL2_0_PORT6_CAN0_CAN0_RX |
        SIUL2_0_PORT7_SIUL_EIRQ_7 |
        SIUL2_0_PORT8_SIUL_EIRQ_16 |
        SIUL2_0_PORT9_SIUL_EIRQ_17 |
        SIUL2_0_PORT10_SIUL_EIRQ_18 |
        SIUL2_0_PORT11_SIUL_EIRQ_19 |
        SIUL2_0_PORT12_CAN1_CAN1_RX |
        SIUL2_0_PORT13_SIUL_EIRQ_21 |
        SIUL2_0_PORT14_SIUL_EIRQ_22 |
        SIUL2_0_PORT15_SIUL_EIRQ_23 |
        SIUL2_0_PORT16_WKPU_WKPU_31 |
        SIUL2_0_PORT20_WKPU_WKPU_59 |
        SIUL2_0_PORT25_OSC32K_OSC32K_EXTAL |
        SIUL2_0_PORT25_WKPU_WKPU_34 |
        SIUL2_0_PORT26_WKPU_WKPU_35 |
        SIUL2_0_PORT30_WKPU_WKPU_37 |
        SIUL2_0_PORT48_ADC1_ADC1_S12 |
        SIUL2_0_PORT49_ADC1_ADC1_X_2 |
        SIUL2_0_PORT102_SAI0_SAI0_D2_OUT |
        SIUL2_0_PORT198_TRACE_TRACE_ETM_CLKOUT |
        SIUL2_0_PORT199_TRACE_TRACE_ETM_D0 |
        SIUL2_0_PORT207_TRACE_TRACE_ETM_D1 |
        SIUL2_0_PORT212_CAN6_CAN6_TX |
        SIUL2_0_PORT218_CAN7_CAN7_TX |
        SIUL2_0_PORT224_LPSPI2_LPSPI2_PCS2_OUT |
        SIUL2_0_PORT225_LPSPI2_LPSPI2_PCS3_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U)
                )
    }
    ,
    /*  Mode PORT_INPUT2_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_EMIOS_0_EMIOS_0_CH_17_Y_IN |
        SIUL2_0_PORT1_EMIOS_0_EMIOS_0_CH_9_H_IN |
        SIUL2_0_PORT2_EMIOS_1_EMIOS_1_CH_19_Y_IN |
        SIUL2_0_PORT3_EMIOS_1_EMIOS_1_CH_20_Y_IN |
        SIUL2_0_PORT4_FXIO_FXIO_D6_IN |
        SIUL2_0_PORT6_SIUL_EIRQ_6 |
        SIUL2_0_PORT7_EMIOS_1_EMIOS_1_CH_11_H_IN |
        SIUL2_0_PORT8_EMIOS_1_EMIOS_1_CH_12_H_IN |
        SIUL2_0_PORT9_FXIO_FXIO_D7_IN |
        SIUL2_0_PORT10_EMIOS_0_EMIOS_0_CH_12_H_IN |
        SIUL2_0_PORT11_EMIOS_0_EMIOS_0_CH_13_H_IN |
        SIUL2_0_PORT12_SIUL_EIRQ_20 |
        SIUL2_0_PORT13_EMIOS_0_EMIOS_0_CH_15_H_IN |
        SIUL2_0_PORT14_EMIOS_1_EMIOS_1_CH_4_H_IN |
        SIUL2_0_PORT15_EMIOS_0_EMIOS_0_CH_10_H_IN |
        SIUL2_0_PORT16_SIUL_EIRQ_4 |
        SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_6_G_IN |
        SIUL2_0_PORT18_SIUL_EIRQ_0 |
        SIUL2_0_PORT19_SIUL_EIRQ_1 |
        SIUL2_0_PORT20_SIUL_EIRQ_2 |
        SIUL2_0_PORT21_SIUL_EIRQ_3 |
        SIUL2_0_PORT22_CAN1_CAN1_RX |
        SIUL2_0_PORT23_EMIOS_1_EMIOS_1_CH_6_H_IN |
        SIUL2_0_PORT24_EMIOS_1_EMIOS_1_CH_7_H |
        SIUL2_0_PORT25_SIUL_EIRQ_5 |
        SIUL2_0_PORT26_EMIOS_1_EMIOS_1_CH_9_H_IN |
        SIUL2_0_PORT27_EMIOS_1_EMIOS_1_CH_10_H_IN |
        SIUL2_0_PORT28_CAN0_CAN0_RX |
        SIUL2_0_PORT29_EMIOS_1_EMIOS_1_CH_12_H_IN |
        SIUL2_0_PORT30_SIUL_EIRQ_7 |
        SIUL2_0_PORT31_EMIOS_1_EMIOS_1_CH_14_H_IN |
        SIUL2_0_PORT32_WKPU_WKPU_7 |
        SIUL2_0_PORT34_WKPU_WKPU_8 |
        SIUL2_0_PORT40_CMP2_CMP2_IN3 |
        SIUL2_0_PORT40_WKPU_WKPU_25 |
        SIUL2_0_PORT41_CMP2_CMP2_IN2 |
        SIUL2_0_PORT41_WKPU_WKPU_17 |
        SIUL2_0_PORT42_CMP2_CMP2_IN1 |
        SIUL2_0_PORT43_CMP2_CMP2_IN0 |
        SIUL2_0_PORT43_WKPU_WKPU_16 |
        SIUL2_0_PORT44_WKPU_WKPU_12 |
        SIUL2_0_PORT45_WKPU_WKPU_11 |
        SIUL2_0_PORT47_WKPU_WKPU_33 |
        SIUL2_0_PORT69_ADC1_ADC1_S14 |
        SIUL2_0_PORT70_ADC1_ADC1_S18 |
        SIUL2_0_PORT71_ADC1_ADC1_S16 |
        SIUL2_0_PORT72_ADC0_ADC0_S12 |
        SIUL2_0_PORT73_ADC0_ADC0_S13 |
        SIUL2_0_PORT74_ADC1_ADC1_X_3 |
        SIUL2_0_PORT75_ADC0_ADC0_S17 |
        SIUL2_0_PORT200_EMIOS_0_EMIOS_0_CH_13_H_OUT |
        SIUL2_0_PORT202_EMIOS_0_EMIOS_0_CH_14_H_OUT |
        SIUL2_0_PORT203_EMIOS_0_EMIOS_0_CH_15_H_OUT |
        SIUL2_0_PORT204_EMIOS_0_EMIOS_0_CH_16_X_OUT |
        SIUL2_0_PORT205_EMIOS_0_EMIOS_0_CH_17_Y_OUT |
        SIUL2_0_PORT206_EMIOS_0_EMIOS_0_CH_18_Y_OUT |
        SIUL2_0_PORT208_TRACE_TRACE_ETM_D2 |
        SIUL2_0_PORT209_TRACE_TRACE_ETM_D4 |
        SIUL2_0_PORT210_TRACE_TRACE_ETM_D6 |
        SIUL2_0_PORT211_TRACE_TRACE_ETM_D7 |
        SIUL2_0_PORT212_TRACE_TRACE_ETM_D8 |
        SIUL2_0_PORT213_TRACE_TRACE_ETM_D9 |
        SIUL2_0_PORT214_TRACE_TRACE_ETM_D10 |
        SIUL2_0_PORT215_TRACE_TRACE_ETM_D11 |
        SIUL2_0_PORT216_TRACE_TRACE_ETM_D12 |
        SIUL2_0_PORT217_TRACE_TRACE_ETM_D13 |
        SIUL2_0_PORT218_TRACE_TRACE_ETM_D14 |
        SIUL2_0_PORT219_TRACE_TRACE_ETM_D15 |
        SIUL2_0_PORT220_TRACE_TRACE_ETM_D0 |
        SIUL2_0_PORT221_TRACE_TRACE_ETM_D1 |
        SIUL2_0_PORT222_TRACE_TRACE_ETM_D2 |
        SIUL2_0_PORT223_TRACE_TRACE_ETM_D3 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                )
    }
    ,
    /*  Mode PORT_INPUT3_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_EMIOS_1_EMIOS_1_CH_0_X_IN |
        SIUL2_0_PORT1_FXIO_FXIO_D3_IN |
        SIUL2_0_PORT2_FCCU_FCCU_ERR_IN0 |
        SIUL2_0_PORT3_FCCU_FCCU_ERR_IN1 |
        SIUL2_0_PORT4_JTAG_JTAG_TMS_SWD_DIO_IN |
        SIUL2_0_PORT6_EMIOS_1_EMIOS_1_CH_13_H_IN |
        SIUL2_0_PORT7_FXIO_FXIO_D9_IN |
        SIUL2_0_PORT8_EMIOS_2_EMIOS_2_CH_7_H_IN |
        SIUL2_0_PORT9_LPSPI2_LPSPI2_PCS0_IN |
        SIUL2_0_PORT10_FXIO_FXIO_D0_IN |
        SIUL2_0_PORT11_EMIOS_1_EMIOS_1_CH_1_H_IN |
        SIUL2_0_PORT12_EMIOS_0_EMIOS_0_CH_14_H_IN |
        SIUL2_0_PORT13_EMIOS_1_EMIOS_1_CH_3_H_IN |
        SIUL2_0_PORT14_EMIOS_2_EMIOS_2_CH_18_Y_IN |
        SIUL2_0_PORT15_FXIO_FXIO_D31_IN |
        SIUL2_0_PORT16_EMIOS_0_EMIOS_0_CH_11_H_IN |
        SIUL2_0_PORT17_FXIO_FXIO_D19_IN |
        SIUL2_0_PORT18_EMIOS_1_EMIOS_1_CH_0_X_IN |
        SIUL2_0_PORT19_EMIOS_1_EMIOS_1_CH_1_H_IN |
        SIUL2_0_PORT20_EMIOS_1_EMIOS_1_CH_2_H_IN |
        SIUL2_0_PORT21_EMIOS_1_EMIOS_1_CH_3_H_IN |
        SIUL2_0_PORT22_EMIOS_1_EMIOS_1_CH_4_H_IN |
        SIUL2_0_PORT23_FXIO_FXIO_D2_IN |
        SIUL2_0_PORT24_FXIO_FXIO_D3 |
        SIUL2_0_PORT25_EMIOS_1_EMIOS_1_CH_8_X |
        SIUL2_0_PORT26_EMIOS_2_EMIOS_2_CH_9_H_IN |
        SIUL2_0_PORT27_EMIOS_2_EMIOS_2_CH_10_H_IN |
        SIUL2_0_PORT28_SIUL_EIRQ_6 |
        SIUL2_0_PORT29_EMIOS_2_EMIOS_2_CH_12_H_IN |
        SIUL2_0_PORT30_EMIOS_1_EMIOS_1_CH_13_H_IN |
        SIUL2_0_PORT31_GMAC0_GMAC0_PPS0_IN |
        SIUL2_0_PORT32_CAN0_CAN0_RX |
        SIUL2_0_PORT33_SIUL_EIRQ_9 |
        SIUL2_0_PORT34_CAN4_CAN4_RX |
        SIUL2_0_PORT35_SIUL_EIRQ_11 |
        SIUL2_0_PORT36_SIUL_EIRQ_12 |
        SIUL2_0_PORT37_SIUL_EIRQ_13 |
        SIUL2_0_PORT40_SIUL_EIRQ_14 |
        SIUL2_0_PORT41_SIUL_EIRQ_15 |
        SIUL2_0_PORT42_SIUL_EIRQ_24 |
        SIUL2_0_PORT43_SIUL_EIRQ_25 |
        SIUL2_0_PORT44_SIUL_EIRQ_26 |
        SIUL2_0_PORT45_SIUL_EIRQ_27 |
        SIUL2_0_PORT46_SIUL_EIRQ_28 |
        SIUL2_0_PORT47_SIUL_EIRQ_29 |
        SIUL2_0_PORT48_WKPU_WKPU_13 |
        SIUL2_0_PORT49_WKPU_WKPU_14 |
        SIUL2_0_PORT51_WKPU_WKPU_38 |
        SIUL2_0_PORT53_WKPU_WKPU_39 |
        SIUL2_0_PORT55_WKPU_WKPU_40 |
        SIUL2_0_PORT58_WKPU_WKPU_41 |
        SIUL2_0_PORT60_WKPU_WKPU_42 |
        SIUL2_0_PORT87_ADC2_ADC2_S23 |
        SIUL2_0_PORT88_ADC2_ADC2_S22 |
        SIUL2_0_PORT89_ADC0_ADC0_S20 |
        SIUL2_0_PORT90_ADC0_ADC0_S21 |
        SIUL2_0_PORT95_ADC2_ADC2_S21 |
        SIUL2_0_PORT105_TRACE_TRACE_ETM_D1 |
        SIUL2_0_PORT215_LPSPI5_LPSPI5_PCS0_OUT |
        SIUL2_0_PORT224_TRACE_TRACE_ETM_D4 |
        SIUL2_0_PORT225_TRACE_TRACE_ETM_D5 |
        SIUL2_0_PORT226_TRACE_TRACE_ETM_D6 |
        SIUL2_0_PORT227_TRACE_TRACE_ETM_D7 |
        SIUL2_0_PORT228_TRACE_TRACE_ETM_CLKOUT |
        SIUL2_0_PORT229_TRACE_TRACE_ETM_D8 |
        SIUL2_0_PORT230_TRACE_TRACE_ETM_D9 |
        SIUL2_0_PORT231_TRACE_TRACE_ETM_D10 |
        SIUL2_0_PORT232_TRACE_TRACE_ETM_D11 |
        SIUL2_0_PORT233_TRACE_TRACE_ETM_D12 |
        SIUL2_0_PORT234_TRACE_TRACE_ETM_D13 |
        SIUL2_0_PORT235_TRACE_TRACE_ETM_D14 |
        SIUL2_0_PORT236_TRACE_TRACE_ETM_D15 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U)
                )
    }
    ,
    /*  Mode PORT_INPUT4_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_FXIO_FXIO_D2_IN |
        SIUL2_0_PORT1_LPSPI0_LPSPI0_PCS6_IN |
        SIUL2_0_PORT2_FXIO_FXIO_D4_IN |
        SIUL2_0_PORT3_FXIO_FXIO_D5_IN |
        SIUL2_0_PORT6_FXIO_FXIO_D19_IN |
        SIUL2_0_PORT7_LPSPI0_LPSPI0_PCS1_IN |
        SIUL2_0_PORT8_FXIO_FXIO_D6_IN |
        SIUL2_0_PORT9_LPSPI3_LPSPI3_PCS0_IN |
        SIUL2_0_PORT11_FXIO_FXIO_D1_IN |
        SIUL2_0_PORT12_EMIOS_1_EMIOS_1_CH_2_H_IN |
        SIUL2_0_PORT13_FXIO_FXIO_D8_IN |
        SIUL2_0_PORT14_FXIO_FXIO_D14_IN |
        SIUL2_0_PORT15_LPUART6_LPUART6_RX |
        SIUL2_0_PORT16_FXIO_FXIO_D30_IN |
        SIUL2_0_PORT17_LPSPI3_LPSPI3_SOUT_IN |
        SIUL2_0_PORT18_EMIOS_1_EMIOS_1_CH_16_X_IN |
        SIUL2_0_PORT19_EMIOS_2_EMIOS_2_CH_1_H_IN |
        SIUL2_0_PORT20_EMIOS_2_EMIOS_2_CH_2_H_IN |
        SIUL2_0_PORT21_EMIOS_2_EMIOS_2_CH_3_H_IN |
        SIUL2_0_PORT22_FXIO_FXIO_D1_IN |
        SIUL2_0_PORT25_EMIOS_2_EMIOS_2_CH_8_X |
        SIUL2_0_PORT26_GMAC0_GMAC0_PPS0_IN |
        SIUL2_0_PORT27_GMAC0_GMAC0_PPS1_IN |
        SIUL2_0_PORT28_EMIOS_1_EMIOS_1_CH_11_H_IN |
        SIUL2_0_PORT29_GMAC0_GMAC0_PPS2_IN |
        SIUL2_0_PORT30_EMIOS_2_EMIOS_2_CH_13_H_IN |
        SIUL2_0_PORT31_FXIO_FXIO_D0_IN |
        SIUL2_0_PORT32_SIUL_EIRQ_8 |
        SIUL2_0_PORT33_EMIOS_0_EMIOS_0_CH_7_G_IN |
        SIUL2_0_PORT34_SIUL_EIRQ_10 |
        SIUL2_0_PORT35_EMIOS_0_EMIOS_0_CH_9_H_IN |
        SIUL2_0_PORT36_EMIOS_0_EMIOS_0_CH_4_G_IN |
        SIUL2_0_PORT37_EMIOS_0_EMIOS_0_CH_5_G_IN |
        SIUL2_0_PORT40_EMIOS_1_EMIOS_1_CH_15_H_IN |
        SIUL2_0_PORT41_EMIOS_1_EMIOS_1_CH_16_X_IN |
        SIUL2_0_PORT42_EMIOS_1_EMIOS_1_CH_17_Y_IN |
        SIUL2_0_PORT43_EMIOS_1_EMIOS_1_CH_18_Y_IN |
        SIUL2_0_PORT44_EMIOS_0_EMIOS_0_CH_0_X_IN |
        SIUL2_0_PORT45_EMIOS_0_EMIOS_0_CH_1_G_IN |
        SIUL2_0_PORT46_EMIOS_0_EMIOS_0_CH_2_G_IN |
        SIUL2_0_PORT47_EMIOS_0_EMIOS_0_CH_3_G_IN |
        SIUL2_0_PORT48_SIUL_EIRQ_30 |
        SIUL2_0_PORT49_SIUL_EIRQ_31 |
        SIUL2_0_PORT50_EMIOS_1_EMIOS_1_CH_15_H_IN |
        SIUL2_0_PORT51_EMIOS_1_EMIOS_1_CH_15_H_IN |
        SIUL2_0_PORT52_EMIOS_1_EMIOS_1_CH_16_X_IN |
        SIUL2_0_PORT53_SIUL_EIRQ_8 |
        SIUL2_0_PORT54_SIUL_EIRQ_9 |
        SIUL2_0_PORT55_CAN1_CAN1_RX |
        SIUL2_0_PORT56_SIUL_EIRQ_11 |
        SIUL2_0_PORT57_SIUL_EIRQ_12 |
        SIUL2_0_PORT58_SIUL_EIRQ_13 |
        SIUL2_0_PORT59_EMIOS_1_EMIOS_1_CH_23_X_IN |
        SIUL2_0_PORT60_SIUL_EIRQ_14 |
        SIUL2_0_PORT61_CAN4_CAN4_RX |
        SIUL2_0_PORT62_FXIO_FXIO_D11_IN |
        SIUL2_0_PORT63_SIUL_EIRQ_15 |
        SIUL2_0_PORT66_CMP0_CMP0_IN2 |
        SIUL2_0_PORT67_CMP0_CMP0_IN4 |
        SIUL2_0_PORT68_CMP1_CMP1_IN3 |
        SIUL2_0_PORT70_WKPU_WKPU_3 |
        SIUL2_0_PORT71_WKPU_WKPU_2 |
        SIUL2_0_PORT73_WKPU_WKPU_10 |
        SIUL2_0_PORT75_WKPU_WKPU_18 |
        SIUL2_0_PORT96_ADC0_ADC0_P1 |
        SIUL2_0_PORT97_ADC0_ADC0_P0 |
        SIUL2_0_PORT98_ADC0_ADC0_S16 |
        SIUL2_0_PORT99_ADC0_ADC0_S10 |
        SIUL2_0_PORT100_ADC0_ADC0_S19 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U)
                )
    }
    ,
    /*  Mode PORT_INPUT5_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_LPSPI0_LPSPI0_PCS7_IN |
        SIUL2_0_PORT1_LPSPI4_LPSPI4_PCS1_IN |
        SIUL2_0_PORT2_LPUART0_LPUART0_RX |
        SIUL2_0_PORT3_LPSPI1_LPSPI1_SCK_IN |
        SIUL2_0_PORT6_LPUART3_LPUART3_RX |
        SIUL2_0_PORT7_LPUART3_LPUART3_TX_IN |
        SIUL2_0_PORT8_LPUART2_LPUART2_RX |
        SIUL2_0_PORT9_LPUART2_LPUART2_TX_IN |
        SIUL2_0_PORT11_LPSPI1_LPSPI1_PCS0_IN |
        SIUL2_0_PORT12_FXIO_FXIO_D9_IN |
        SIUL2_0_PORT13_LPSPI1_LPSPI1_PCS4_IN |
        SIUL2_0_PORT14_LPSPI1_LPSPI1_PCS3_IN |
        SIUL2_0_PORT15_LPSPI0_LPSPI0_PCS3_IN |
        SIUL2_0_PORT16_LPSPI0_LPSPI0_PCS4_IN |
        SIUL2_0_PORT17_LPUART4_LPUART4_TX_IN |
        SIUL2_0_PORT18_EMIOS_2_EMIOS_2_CH_0_X_IN |
        SIUL2_0_PORT19_LPUART1_LPUART1_RX |
        SIUL2_0_PORT20_LPSPI1_LPSPI1_SIN_IN |
        SIUL2_0_PORT21_FXIO_FXIO_D0_IN |
        SIUL2_0_PORT22_LPSPI1_LPSPI1_PCS1_IN |
        SIUL2_0_PORT25_FXIO_FXIO_D2 |
        SIUL2_0_PORT26_FXIO_FXIO_D1_IN |
        SIUL2_0_PORT27_FXIO_FXIO_D5_IN |
        SIUL2_0_PORT28_EMIOS_2_EMIOS_2_CH_11_H_IN |
        SIUL2_0_PORT29_LPSPI1_LPSPI1_SIN_IN |
        SIUL2_0_PORT30_LPUART2_LPUART2_RX |
        SIUL2_0_PORT31_LPSPI0_LPSPI0_PCS1_IN |
        SIUL2_0_PORT32_EMIOS_0_EMIOS_0_CH_3_G_IN |
        SIUL2_0_PORT33_EMIOS_1_EMIOS_1_CH_5_H_IN |
        SIUL2_0_PORT34_EMIOS_0_EMIOS_0_CH_8_X_IN |
        SIUL2_0_PORT35_FXIO_FXIO_D17_IN |
        SIUL2_0_PORT36_EMIOS_1_EMIOS_1_CH_10_H_IN |
        SIUL2_0_PORT37_EMIOS_1_EMIOS_1_CH_11_H_IN |
        SIUL2_0_PORT40_FXIO_FXIO_D29_IN |
        SIUL2_0_PORT41_FXIO_FXIO_D28_IN |
        SIUL2_0_PORT42_FXIO_FXIO_D27_IN |
        SIUL2_0_PORT43_FXIO_FXIO_D26_IN |
        SIUL2_0_PORT44_FXIO_FXIO_D25_IN |
        SIUL2_0_PORT45_FXIO_FXIO_D8_IN |
        SIUL2_0_PORT46_FXIO_FXIO_D23_IN |
        SIUL2_0_PORT47_FXIO_FXIO_D22_IN |
        SIUL2_0_PORT48_EMIOS_0_EMIOS_0_CH_4_G_IN |
        SIUL2_0_PORT49_EMIOS_0_EMIOS_0_CH_5_G_IN |
        SIUL2_0_PORT50_EMIOS_2_EMIOS_2_CH_14_H_IN |
        SIUL2_0_PORT51_EMIOS_2_EMIOS_2_CH_15_H_IN |
        SIUL2_0_PORT52_EMIOS_2_EMIOS_2_CH_16_X_IN |
        SIUL2_0_PORT53_EMIOS_1_EMIOS_1_CH_17_Y_IN |
        SIUL2_0_PORT54_EMIOS_1_EMIOS_1_CH_18_Y_IN |
        SIUL2_0_PORT55_SIUL_EIRQ_10 |
        SIUL2_0_PORT56_EMIOS_1_EMIOS_1_CH_20_Y_IN |
        SIUL2_0_PORT57_EMIOS_1_EMIOS_1_CH_21_Y_IN |
        SIUL2_0_PORT58_EMIOS_1_EMIOS_1_CH_22_X_IN |
        SIUL2_0_PORT59_EMIOS_2_EMIOS_2_CH_23_X_IN |
        SIUL2_0_PORT60_EMIOS_2_EMIOS_2_CH_10_H_IN |
        SIUL2_0_PORT61_EMIOS_2_EMIOS_2_CH_11_H_IN |
        SIUL2_0_PORT63_EMIOS_0_EMIOS_0_CH_19_Y_IN |
        SIUL2_0_PORT64_SIUL_EIRQ_0 |
        SIUL2_0_PORT65_CAN3_CAN3_RX |
        SIUL2_0_PORT66_CAN0_CAN0_RX |
        SIUL2_0_PORT67_SIUL_EIRQ_3 |
        SIUL2_0_PORT68_SIUL_EIRQ_4 |
        SIUL2_0_PORT69_SIUL_EIRQ_5 |
        SIUL2_0_PORT70_CAN2_CAN2_RX |
        SIUL2_0_PORT71_SIUL_EIRQ_7 |
        SIUL2_0_PORT72_SIUL_EIRQ_16 |
        SIUL2_0_PORT73_CAN1_CAN1_RX |
        SIUL2_0_PORT74_SIUL_EIRQ_18 |
        SIUL2_0_PORT75_CAN5_CAN5_RX |
        SIUL2_0_PORT76_SIUL_EIRQ_20 |
        SIUL2_0_PORT77_SIUL_EIRQ_21 |
        SIUL2_0_PORT78_CAN2_CAN2_RX |
        SIUL2_0_PORT79_SIUL_EIRQ_23 |
        SIUL2_0_PORT82_WKPU_WKPU_36 |
        SIUL2_0_PORT84_WKPU_WKPU_43 |
        SIUL2_0_PORT87_WKPU_WKPU_44 |
        SIUL2_0_PORT88_WKPU_WKPU_46 |
        SIUL2_0_PORT89_WKPU_WKPU_45 |
        SIUL2_0_PORT90_WKPU_WKPU_48 |
        SIUL2_0_PORT93_WKPU_WKPU_47 |
        SIUL2_0_PORT95_WKPU_WKPU_49 |
        SIUL2_0_PORT116_ADC0_ADC0_S22 |
        SIUL2_0_PORT117_ADC0_ADC0_S23 |
        SIUL2_0_PORT118_ADC2_ADC2_S18 |
        SIUL2_0_PORT119_ADC2_ADC2_S17 |
        SIUL2_0_PORT120_ADC1_ADC1_S20 |
        SIUL2_0_PORT122_ADC2_ADC2_S16 |
        SIUL2_0_PORT123_ADC1_ADC1_S21 |
        SIUL2_0_PORT124_ADC1_ADC1_S22 |
        SIUL2_0_PORT125_ADC1_ADC1_S23 |
        SIUL2_0_PORT126_ADC2_ADC2_S15 |
        SIUL2_0_PORT127_ADC2_ADC2_S14 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                )
    }
    ,
    /*  Mode PORT_INPUT6_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_LPSPI4_LPSPI4_PCS2_IN |
        SIUL2_0_PORT2_LPSPI1_LPSPI1_SIN |
        SIUL2_0_PORT3_LPSPI5_LPSPI5_SCK_IN |
        SIUL2_0_PORT6_LPSPI1_LPSPI1_PCS1_IN |
        SIUL2_0_PORT7_LPUART0_LPUART0_DCD_B |
        SIUL2_0_PORT8_LPSPI2_LPSPI2_SOUT_IN |
        SIUL2_0_PORT9_PGI_PGOOD |
        SIUL2_0_PORT11_LPSPI2_LPSPI2_SCK_IN |
        SIUL2_0_PORT12_LPUART11_LPUART11_RX |
        SIUL2_0_PORT13_LPUART11_LPUART11_TX_IN |
        SIUL2_0_PORT14_LPSPI5_LPSPI5_PCS1_IN |
        SIUL2_0_PORT15_LPSPI2_LPSPI2_PCS3_IN |
        SIUL2_0_PORT16_LPSPI1_LPSPI1_PCS2_IN |
        SIUL2_0_PORT18_LPSPI1_LPSPI1_SOUT_IN |
        SIUL2_0_PORT19_LPSPI1_LPSPI1_SCK_IN |
        SIUL2_0_PORT20_TRGMUX_TRGMUX_IN14 |
        SIUL2_0_PORT21_LPSPI1_LPSPI1_PCS0_IN |
        SIUL2_0_PORT26_LPSPI0_LPSPI0_PCS0_IN |
        SIUL2_0_PORT27_LPUART0_LPUART0_TX_IN |
        SIUL2_0_PORT28_LPUART0_LPUART0_RX |
        SIUL2_0_PORT29_LPUART2_LPUART2_TX_IN |
        SIUL2_0_PORT30_LPSPI0_LPSPI0_SOUT_IN |
        SIUL2_0_PORT31_SAI0_SAI0_MCLK |
        SIUL2_0_PORT32_EMIOS_1_EMIOS_1_CH_6_H_IN |
        SIUL2_0_PORT33_LPI2C0_LPI2C0_SCLS_IN |
        SIUL2_0_PORT34_FXIO_FXIO_D18_IN |
        SIUL2_0_PORT35_LPSPI2_LPSPI2_SOUT_IN |
        SIUL2_0_PORT36_LPSPI0_LPSPI0_SOUT_IN |
        SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS0_IN |
        SIUL2_0_PORT40_LPSPI0_LPSPI0_PCS5_IN |
        SIUL2_0_PORT41_LPUART9_LPUART9_RX |
        SIUL2_0_PORT42_LPSPI4_LPSPI4_SCK_IN |
        SIUL2_0_PORT43_LPI2C0_LPI2C0_HREQ |
        SIUL2_0_PORT44_LPUART8_LPUART8_RX |
        SIUL2_0_PORT45_FXIO_FXIO_D24_IN |
        SIUL2_0_PORT46_LPUART7_LPUART7_RX |
        SIUL2_0_PORT47_LPSPI1_LPSPI1_SIN_IN |
        SIUL2_0_PORT48_FXIO_FXIO_D21_IN |
        SIUL2_0_PORT49_EMIOS_1_EMIOS_1_CH_7_H_IN |
        SIUL2_0_PORT50_FXIO_FXIO_D1_IN |
        SIUL2_0_PORT51_GMAC0_GMAC0_PPS0_IN |
        SIUL2_0_PORT52_FXIO_FXIO_D3_IN |
        SIUL2_0_PORT53_EMIOS_2_EMIOS_2_CH_17_Y_IN |
        SIUL2_0_PORT54_EMIOS_2_EMIOS_2_CH_18_Y_IN |
        SIUL2_0_PORT55_EMIOS_1_EMIOS_1_CH_19_Y_IN |
        SIUL2_0_PORT56_EMIOS_2_EMIOS_2_CH_20_Y_IN |
        SIUL2_0_PORT57_EMIOS_2_EMIOS_2_CH_21_Y_IN |
        SIUL2_0_PORT58_EMIOS_2_EMIOS_2_CH_22_X_IN |
        SIUL2_0_PORT59_FXIO_FXIO_D8_IN |
        SIUL2_0_PORT60_GMAC0_GMAC0_PPS3_IN |
        SIUL2_0_PORT61_FXIO_FXIO_D10_IN |
        SIUL2_0_PORT63_HSE_HSE_TAMPER_EXTIN0 |
        SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_0_X_IN |
        SIUL2_0_PORT65_SIUL_EIRQ_1 |
        SIUL2_0_PORT66_SIUL_EIRQ_2 |
        SIUL2_0_PORT67_EMIOS_0_EMIOS_0_CH_3_G_IN |
        SIUL2_0_PORT68_EMIOS_0_EMIOS_0_CH_8_X_IN |
        SIUL2_0_PORT69_EMIOS_0_EMIOS_0_CH_16_X_IN |
        SIUL2_0_PORT70_SIUL_EIRQ_6 |
        SIUL2_0_PORT71_EMIOS_1_EMIOS_1_CH_7_H_IN |
        SIUL2_0_PORT72_EMIOS_1_EMIOS_1_CH_9_H_IN |
        SIUL2_0_PORT73_SIUL_EIRQ_17 |
        SIUL2_0_PORT74_EMIOS_0_EMIOS_0_CH_6_G_IN |
        SIUL2_0_PORT75_SIUL_EIRQ_19 |
        SIUL2_0_PORT76_EMIOS_0_EMIOS_0_CH_22_X_IN |
        SIUL2_0_PORT77_EMIOS_0_EMIOS_0_CH_23_X_IN |
        SIUL2_0_PORT78_SIUL_EIRQ_22 |
        SIUL2_0_PORT79_EMIOS_0_EMIOS_0_CH_11_H_IN |
        SIUL2_0_PORT80_CAN2_CAN2_RX |
        SIUL2_0_PORT81_FXIO_FXIO_D2_IN |
        SIUL2_0_PORT82_EMIOS_2_EMIOS_2_CH_12_H_IN |
        SIUL2_0_PORT83_EMIOS_2_EMIOS_2_CH_13_H_IN |
        SIUL2_0_PORT84_SIUL_EIRQ_16 |
        SIUL2_0_PORT85_SIUL_EIRQ_17 |
        SIUL2_0_PORT86_EMIOS_0_EMIOS_0_CH_8_X_IN |
        SIUL2_0_PORT87_SIUL_EIRQ_18 |
        SIUL2_0_PORT88_SIUL_EIRQ_19 |
        SIUL2_0_PORT89_SIUL_EIRQ_20 |
        SIUL2_0_PORT90_CAN5_CAN5_RX |
        SIUL2_0_PORT91_SIUL_EIRQ_22 |
        SIUL2_0_PORT92_EMIOS_1_EMIOS_1_CH_7_H_IN |
        SIUL2_0_PORT93_CAN3_CAN3_RX |
        SIUL2_0_PORT94_EMIOS_1_EMIOS_1_CH_12_H_IN |
        SIUL2_0_PORT95_CAN4_CAN4_RX |
        SIUL2_0_PORT96_WKPU_WKPU_6 |
        SIUL2_0_PORT98_WKPU_WKPU_9 |
        SIUL2_0_PORT99_SYSTEM_NMI_B |
        SIUL2_0_PORT99_WKPU_WKPU_1 |
        SIUL2_0_PORT100_WKPU_WKPU_22 |
        SIUL2_0_PORT102_CMP0_CMP0_IN7 |
        SIUL2_0_PORT103_CMP0_CMP0_IN6 |
        SIUL2_0_PORT109_WKPU_WKPU_24 |
        SIUL2_0_PORT111_CMP0_CMP0_IN1 |
        SIUL2_0_PORT128_ADC1_ADC1_P2 |
        SIUL2_0_PORT129_ADC1_ADC1_P3 |
        SIUL2_0_PORT130_ADC1_ADC1_P5 |
        SIUL2_0_PORT132_ADC2_ADC2_S9 |
        SIUL2_0_PORT133_ADC2_ADC2_S8 |
        SIUL2_0_PORT134_ADC1_ADC1_P6 |
        SIUL2_0_PORT135_ADC2_ADC2_S20 |
        SIUL2_0_PORT138_ADC0_ADC0_P5 |
        SIUL2_0_PORT139_ADC0_ADC0_P6 |
        SIUL2_0_PORT143_ADC0_ADC0_P3 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(15U)
                )
    }
    ,
    /*  Mode PORT_INPUT7_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_LPUART0_LPUART0_CTS |
        SIUL2_0_PORT2_LPSPI5_LPSPI5_SIN_IN |
        SIUL2_0_PORT3_LPUART0_LPUART0_TX_IN |
        SIUL2_0_PORT6_LPSPI3_LPSPI3_PCS1_IN |
        SIUL2_0_PORT12_LPSPI1_LPSPI1_PCS5_IN |
        SIUL2_0_PORT15_LPSPI5_LPSPI5_PCS0_IN |
        SIUL2_0_PORT16_LPSPI4_LPSPI4_PCS3_IN |
        SIUL2_0_PORT18_TRGMUX_TRGMUX_IN12 |
        SIUL2_0_PORT19_TRGMUX_TRGMUX_IN13 |
        SIUL2_0_PORT21_LPSPI2_LPSPI2_PCS2_IN |
        SIUL2_0_PORT26_LPSPI1_LPSPI1_PCS0_IN |
        SIUL2_0_PORT28_LPSPI1_LPSPI1_SCK_IN |
        SIUL2_0_PORT29_GMAC1_GMAC1_MII_RMII_RGMII_MDIO_IN |
        SIUL2_0_PORT30_LPSPI1_LPSPI1_SOUT_IN |
        SIUL2_0_PORT31_GMAC1_GMAC1_PPS0_IN |
        SIUL2_0_PORT32_FXIO_FXIO_D14_IN |
        SIUL2_0_PORT33_LPSPI0_LPSPI0_SOUT_IN |
        SIUL2_0_PORT34_LPUART9_LPUART9_RX |
        SIUL2_0_PORT35_GMAC0_GMAC0_MII_RMII_RGMII_TX_CLK_IN |
        SIUL2_0_PORT36_GMAC0_GMAC0_MII_RMII_RGMII_MDIO_IN |
        SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS1_IN |
        SIUL2_0_PORT40_LPSPI4_LPSPI4_PCS0_IN |
        SIUL2_0_PORT41_LPSPI4_LPSPI4_SOUT_IN |
        SIUL2_0_PORT42_LPUART9_LPUART9_TX_IN |
        SIUL2_0_PORT43_LPSPI4_LPSPI4_SIN_IN |
        SIUL2_0_PORT44_LPSPI3_LPSPI3_PCS3_IN |
        SIUL2_0_PORT45_LPSPI3_LPSPI3_PCS2_IN |
        SIUL2_0_PORT46_LPSPI1_LPSPI1_SCK_IN |
        SIUL2_0_PORT47_LPUART7_LPUART7_TX_IN |
        SIUL2_0_PORT48_LPSPI1_LPSPI1_SOUT_IN |
        SIUL2_0_PORT49_FXIO_FXIO_D20_IN |
        SIUL2_0_PORT50_LPSPI1_LPSPI1_PCS1_IN |
        SIUL2_0_PORT51_FXIO_FXIO_D2_IN |
        SIUL2_0_PORT52_LPUART14_LPUART14_TX_IN |
        SIUL2_0_PORT53_FXIO_FXIO_D4_IN |
        SIUL2_0_PORT54_FXIO_FXIO_D15_IN |
        SIUL2_0_PORT55_EMIOS_2_EMIOS_2_CH_19_Y_IN |
        SIUL2_0_PORT56_FXIO_FXIO_D5_IN |
        SIUL2_0_PORT57_FXIO_FXIO_D6_IN |
        SIUL2_0_PORT58_FXIO_FXIO_D7_IN |
        SIUL2_0_PORT59_LPSPI2_LPSPI2_SOUT_IN |
        SIUL2_0_PORT60_FXIO_FXIO_D9_IN |
        SIUL2_0_PORT61_LPSPI2_LPSPI2_SCK_IN |
        SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_14_H_IN |
        SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_1_G_IN |
        SIUL2_0_PORT66_EMIOS_0_EMIOS_0_CH_2_G_IN |
        SIUL2_0_PORT67_LPUART0_LPUART0_TX_IN |
        SIUL2_0_PORT68_FXIO_FXIO_D5_IN |
        SIUL2_0_PORT69_FXIO_FXIO_D4_IN |
        SIUL2_0_PORT70_EMIOS_1_EMIOS_1_CH_6_H_IN |
        SIUL2_0_PORT71_FXIO_FXIO_D10_IN |
        SIUL2_0_PORT72_FXIO_FXIO_D12_IN |
        SIUL2_0_PORT73_EMIOS_1_EMIOS_1_CH_8_X_IN |
        SIUL2_0_PORT74_EMIOS_1_EMIOS_1_CH_0_X_IN |
        SIUL2_0_PORT75_EMIOS_1_EMIOS_1_CH_1_H_IN |
        SIUL2_0_PORT76_EMIOS_1_EMIOS_1_CH_2_H_IN |
        SIUL2_0_PORT77_EMIOS_1_EMIOS_1_CH_3_H_IN |
        SIUL2_0_PORT78_EMIOS_0_EMIOS_0_CH_10_H_IN |
        SIUL2_0_PORT79_LPI2C1_LPI2C1_SCL_IN |
        SIUL2_0_PORT80_EMIOS_1_EMIOS_1_CH_9_H_IN |
        SIUL2_0_PORT81_FXIO_FXIO_D14_IN |
        SIUL2_0_PORT82_FXIO_FXIO_D6_IN |
        SIUL2_0_PORT83_FXIO_FXIO_D13_IN |
        SIUL2_0_PORT84_EMIOS_2_EMIOS_2_CH_14_H_IN |
        SIUL2_0_PORT85_EMIOS_2_EMIOS_2_CH_15_H_IN |
        SIUL2_0_PORT87_FXIO_FXIO_D16_IN |
        SIUL2_0_PORT88_EMIOS_1_EMIOS_1_CH_0_X_IN |
        SIUL2_0_PORT89_EMIOS_1_EMIOS_1_CH_1_H_IN |
        SIUL2_0_PORT90_SIUL_EIRQ_21 |
        SIUL2_0_PORT91_EMIOS_1_EMIOS_1_CH_4_H_IN |
        SIUL2_0_PORT92_FXIO_FXIO_D2_IN |
        SIUL2_0_PORT93_SIUL_EIRQ_23 |
        SIUL2_0_PORT94_EMIOS_2_EMIOS_2_CH_5_H_IN |
        SIUL2_0_PORT95_EMIOS_1_EMIOS_1_CH_14_H_IN |
        SIUL2_0_PORT96_SIUL_EIRQ_8 |
        SIUL2_0_PORT97_SIUL_EIRQ_9 |
        SIUL2_0_PORT98_SIUL_EIRQ_10 |
        SIUL2_0_PORT99_SIUL_EIRQ_11 |
        SIUL2_0_PORT100_SIUL_EIRQ_12 |
        SIUL2_0_PORT101_SIUL_EIRQ_13 |
        SIUL2_0_PORT102_SIUL_EIRQ_14 |
        SIUL2_0_PORT103_SIUL_EIRQ_15 |
        SIUL2_0_PORT104_SIUL_EIRQ_24 |
        SIUL2_0_PORT105_SIUL_EIRQ_25 |
        SIUL2_0_PORT106_SIUL_EIRQ_26 |
        SIUL2_0_PORT107_SIUL_EIRQ_27 |
        SIUL2_0_PORT108_SIUL_EIRQ_28 |
        SIUL2_0_PORT109_SIUL_EIRQ_29 |
        SIUL2_0_PORT110_SIUL_EIRQ_30 |
        SIUL2_0_PORT111_CAN3_CAN3_RX |
        SIUL2_0_PORT112_CMP0_CMP0_IN5 |
        SIUL2_0_PORT116_WKPU_WKPU_54 |
        SIUL2_0_PORT119_WKPU_WKPU_50 |
        SIUL2_0_PORT123_WKPU_WKPU_51 |
        SIUL2_0_PORT125_WKPU_WKPU_52 |
        SIUL2_0_PORT127_WKPU_WKPU_53 |
        SIUL2_0_PORT144_ADC0_ADC0_P4 |
        SIUL2_0_PORT145_ADC2_ADC2_S10 |
        SIUL2_0_PORT145_ADC1_ADC1_S22 |
        SIUL2_0_PORT146_ADC2_ADC2_S11 |
        SIUL2_0_PORT146_ADC1_ADC1_S23 |
        SIUL2_0_PORT149_ADC2_ADC2_P3 |
        SIUL2_0_PORT150_ADC2_ADC2_P4 |
        SIUL2_0_PORT151_ADC2_ADC2_P5 |
        SIUL2_0_PORT152_ADC2_ADC2_S13 |
        SIUL2_0_PORT153_ADC2_ADC2_P7 |
        SIUL2_0_PORT154_ADC2_ADC2_P6 */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U)
                )
    }
    ,
    /*  Mode PORT_INPUT8_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT6_LPUART1_LPUART1_CTS |
        SIUL2_0_PORT16_LPUART6_LPUART6_TX_IN |
        SIUL2_0_PORT18_LPUART1_LPUART1_TX_IN |
        SIUL2_0_PORT21_TRGMUX_TRGMUX_IN15 |
        SIUL2_0_PORT31_GMAC1_GMAC1_MII_CRS |
        SIUL2_0_PORT32_LPUART0_LPUART0_RX |
        SIUL2_0_PORT33_HSE_HSE_TAMPER_EXTIN0 |
        SIUL2_0_PORT34_LPSPI2_LPSPI2_SIN_IN |
        SIUL2_0_PORT35_SAI0_SAI0_MCLK |
        SIUL2_0_PORT36_SAI0_SAI0_D1_IN |
        SIUL2_0_PORT37_TRGMUX_TRGMUX_IN0 |
        SIUL2_0_PORT40_LPUART1_LPUART1_DCD_B |
        SIUL2_0_PORT41_LPUART1_LPUART1_RIN_B |
        SIUL2_0_PORT43_LPUART0_LPUART0_DSR_B |
        SIUL2_0_PORT44_LPUART0_LPUART0_DCD_B |
        SIUL2_0_PORT45_LPUART0_LPUART0_RIN_B |
        SIUL2_0_PORT48_LPUART4_LPUART4_TX_IN |
        SIUL2_0_PORT49_LPUART4_LPUART4_RX |
        SIUL2_0_PORT50_GMAC0_GMAC0_MII_RMII_RX_DV_RGMII_RXCTL |
        SIUL2_0_PORT51_LPUART13_LPUART13_RX |
        SIUL2_0_PORT52_GMAC1_GMAC1_PPS2_IN |
        SIUL2_0_PORT53_LPUART14_LPUART14_RX |
        SIUL2_0_PORT54_LPSPI3_LPSPI3_PCS1_IN |
        SIUL2_0_PORT55_FXIO_FXIO_D4_IN |
        SIUL2_0_PORT56_GMAC0_GMAC0_MII_RMII_RGMII_RXD_1 |
        SIUL2_0_PORT57_LPSPI2_LPSPI2_PCS0_IN |
        SIUL2_0_PORT58_LPUART15_LPUART15_RX |
        SIUL2_0_PORT59_SAI0_SAI0_D0_IN |
        SIUL2_0_PORT60_LPUART5_LPUART5_RX |
        SIUL2_0_PORT61_SAI0_SAI0_D1_IN |
        SIUL2_0_PORT64_GMAC0_GMAC0_MII_RMII_RXD_0 |
        SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_15_H_IN |
        SIUL2_0_PORT66_LPUART0_LPUART0_RX |
        SIUL2_0_PORT68_JTAG_JTAG_TCK_SWD_CLK |
        SIUL2_0_PORT69_JTAG_JTAG_TDI |
        SIUL2_0_PORT70_FXIO_FXIO_D11_IN |
        SIUL2_0_PORT71_LPI2C0_LPI2C0_HREQ |
        SIUL2_0_PORT72_LPUART1_LPUART1_RX |
        SIUL2_0_PORT73_FXIO_FXIO_D13_IN |
        SIUL2_0_PORT74_LPSPI2_LPSPI2_PCS1_IN |
        SIUL2_0_PORT75_FXIO_FXIO_D15_IN |
        SIUL2_0_PORT76_FXIO_FXIO_D19_IN |
        SIUL2_0_PORT77_FXIO_FXIO_D16_IN |
        SIUL2_0_PORT78_EMIOS_1_EMIOS_1_CH_4_H_IN |
        SIUL2_0_PORT79_LPSPI2_LPSPI2_SCK_IN |
        SIUL2_0_PORT80_EMIOS_2_EMIOS_2_CH_9_H_IN |
        SIUL2_0_PORT81_LPI2C1_LPI2C1_SCLS_IN |
        SIUL2_0_PORT82_FXIO_FXIO_D12_IN |
        SIUL2_0_PORT83_LPSPI2_LPSPI2_PCS1_IN |
        SIUL2_0_PORT84_GMAC0_GMAC0_PPS0_IN |
        SIUL2_0_PORT85_GMAC0_GMAC0_PPS1_IN |
        SIUL2_0_PORT87_CAN6_CAN6_RX |
        SIUL2_0_PORT88_EMIOS_2_EMIOS_2_CH_0_X_IN |
        SIUL2_0_PORT89_EMIOS_2_EMIOS_2_CH_1_H_IN |
        SIUL2_0_PORT90_EMIOS_1_EMIOS_1_CH_3_H_IN |
        SIUL2_0_PORT91_EMIOS_2_EMIOS_2_CH_3_H_IN |
        SIUL2_0_PORT92_FXIO_FXIO_D21_IN |
        SIUL2_0_PORT93_EMIOS_1_EMIOS_1_CH_10_H_IN |
        SIUL2_0_PORT94_FXIO_FXIO_D0_IN |
        SIUL2_0_PORT95_EMIOS_2_EMIOS_2_CH_6_H_IN |
        SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_2_G_IN |
        SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_3_G_IN |
        SIUL2_0_PORT98_EMIOS_1_EMIOS_1_CH_21_Y_IN |
        SIUL2_0_PORT99_EMIOS_1_EMIOS_1_CH_22_X_IN |
        SIUL2_0_PORT100_EMIOS_1_EMIOS_1_CH_23_X_IN |
        SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_2_G_IN |
        SIUL2_0_PORT102_EMIOS_1_EMIOS_1_CH_12_H_IN |
        SIUL2_0_PORT103_LPSPI0_LPSPI0_PCS3_IN |
        SIUL2_0_PORT104_EMIOS_0_EMIOS_0_CH_12_H_IN |
        SIUL2_0_PORT105_EMIOS_0_EMIOS_0_CH_13_H_IN |
        SIUL2_0_PORT106_EMIOS_0_EMIOS_0_CH_16_X_IN |
        SIUL2_0_PORT107_EMIOS_0_EMIOS_0_CH_17_Y_IN |
        SIUL2_0_PORT108_EMIOS_0_EMIOS_0_CH_18_Y_IN |
        SIUL2_0_PORT109_EMIOS_0_EMIOS_0_CH_20_Y_IN |
        SIUL2_0_PORT110_EMIOS_0_EMIOS_0_CH_21_Y_IN |
        SIUL2_0_PORT111_SIUL_EIRQ_31 |
        SIUL2_0_PORT112_EMIOS_0_EMIOS_0_CH_1_G_IN |
        SIUL2_0_PORT113_CAN5_CAN5_RX |
        SIUL2_0_PORT114_EMIOS_1_EMIOS_1_CH_15_H_IN |
        SIUL2_0_PORT115_CAN2_CAN2_RX |
        SIUL2_0_PORT116_SIUL_EIRQ_25 |
        SIUL2_0_PORT117_SIUL_EIRQ_26 |
        SIUL2_0_PORT118_SIUL_EIRQ_27 |
        SIUL2_0_PORT119_SIUL_EIRQ_28 |
        SIUL2_0_PORT120_SIUL_EIRQ_29 |
        SIUL2_0_PORT121_EMIOS_1_EMIOS_1_CH_22_X_IN |
        SIUL2_0_PORT122_EMIOS_1_EMIOS_1_CH_23_X_IN |
        SIUL2_0_PORT123_SIUL_EIRQ_30 |
        SIUL2_0_PORT124_SIUL_EIRQ_31 |
        SIUL2_0_PORT125_EMIOS_2_EMIOS_2_CH_8_X_IN |
        SIUL2_0_PORT126_EMIOS_2_EMIOS_2_CH_16_X_IN |
        SIUL2_0_PORT127_EMIOS_2_EMIOS_2_CH_22_X_IN |
        SIUL2_0_PORT128_WKPU_WKPU_26 |
        SIUL2_0_PORT130_WKPU_WKPU_27 |
        SIUL2_0_PORT133_WKPU_WKPU_32 |
        SIUL2_0_PORT134_WKPU_WKPU_29 |
        SIUL2_0_PORT136_CMP0_CMP0_IN3 |
        SIUL2_0_PORT137_CMP0_CMP0_IN0 |
        SIUL2_0_PORT139_WKPU_WKPU_28 |
        SIUL2_0_PORT142_WKPU_WKPU_30 */
        (uint16)( SHL_PAD_U32(6U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U)
                )
    }
    ,
    /*  Mode PORT_INPUT9_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT6_LPUART0_LPUART0_RIN_B |
        SIUL2_0_PORT16_LPUART1_LPUART1_DSR_B |
        SIUL2_0_PORT32_LPI2C0_LPI2C0_SDAS_IN |
        SIUL2_0_PORT33_LPUART0_LPUART0_TX_IN |
        SIUL2_0_PORT34_SAI0_SAI0_D0_IN |
        SIUL2_0_PORT35_TRGMUX_TRGMUX_IN2 |
        SIUL2_0_PORT36_TRGMUX_TRGMUX_IN1 |
        SIUL2_0_PORT45_LPUART8_LPUART8_TX_IN |
        SIUL2_0_PORT48_PGI_PGOOD |
        SIUL2_0_PORT49_LPSPI1_LPSPI1_PCS3_IN |
        SIUL2_0_PORT50_LPUART13_LPUART13_TX_IN |
        SIUL2_0_PORT51_GMAC1_GMAC1_MII_RMII_RGMII_MDIO_IN |
        SIUL2_0_PORT54_GMAC0_GMAC0_MII_CRS |
        SIUL2_0_PORT55_LPUART1_LPUART1_RX |
        SIUL2_0_PORT56_GMAC0_GMAC0_MII_RGMII_RXD2 |
        SIUL2_0_PORT57_GMAC0_GMAC0_MII_COL |
        SIUL2_0_PORT58_GMAC0_GMAC0_MII_RX_CLK |
        SIUL2_0_PORT59_LPUART5_LPUART5_TX_IN |
        SIUL2_0_PORT60_LPSPI2_LPSPI2_SIN_IN |
        SIUL2_0_PORT61_LPUART6_LPUART6_TX_IN |
        SIUL2_0_PORT64_GMAC0_GMAC0_MII_RMII_RXD_1 |
        SIUL2_0_PORT65_FXIO_FXIO_D5_IN |
        SIUL2_0_PORT66_LPSPI0_LPSPI0_PCS2_IN |
        SIUL2_0_PORT69_LPI2C1_LPI2C1_HREQ |
        SIUL2_0_PORT70_LPUART1_LPUART1_RX |
        SIUL2_0_PORT71_LPI2C1_LPI2C1_SCL_IN |
        SIUL2_0_PORT72_LPI2C0_LPI2C0_SCL_IN |
        SIUL2_0_PORT73_LPI2C0_LPI2C0_SDA_IN |
        SIUL2_0_PORT74_LPSPI4_LPSPI4_PCS0_IN |
        SIUL2_0_PORT75_FXIO_FXIO_D19_IN |
        SIUL2_0_PORT76_LPUART10_LPUART10_RX |
        SIUL2_0_PORT77_SAI0_SAI0_SYNC_IN |
        SIUL2_0_PORT78_FXIO_FXIO_D16_IN |
        SIUL2_0_PORT79_GMAC0_GMAC0_MII_CRS |
        SIUL2_0_PORT80_FXIO_FXIO_D15_IN |
        SIUL2_0_PORT81_LPSPI3_LPSPI3_SCK_IN |
        SIUL2_0_PORT82_LPUART6_LPUART6_RX |
        SIUL2_0_PORT83_GMAC0_GMAC0_MII_RMII_RGMII_TX_CLK_IN |
        SIUL2_0_PORT84_FXIO_FXIO_D14_IN |
        SIUL2_0_PORT85_FXIO_FXIO_D15_IN |
        SIUL2_0_PORT88_FXIO_FXIO_D17_IN |
        SIUL2_0_PORT89_FXIO_FXIO_D18_IN |
        SIUL2_0_PORT90_EMIOS_2_EMIOS_2_CH_2_H_IN |
        SIUL2_0_PORT91_FXIO_FXIO_D20_IN |
        SIUL2_0_PORT92_LPI2C1_LPI2C1_SCL_IN |
        SIUL2_0_PORT93_EMIOS_2_EMIOS_2_CH_4_H_IN |
        SIUL2_0_PORT94_FXIO_FXIO_D23_IN |
        SIUL2_0_PORT95_FXIO_FXIO_D1_IN |
        SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_16_X_IN |
        SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_17_Y_IN |
        SIUL2_0_PORT98_FXIO_FXIO_D4_IN |
        SIUL2_0_PORT99_FXIO_FXIO_D5_IN |
        SIUL2_0_PORT100_LPSPI1_LPSPI1_PCS1_IN |
        SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_19_Y_IN |
        SIUL2_0_PORT102_FXIO_FXIO_D3_IN |
        SIUL2_0_PORT103_LPSPI3_LPSPI3_PCS3_IN |
        SIUL2_0_PORT104_FXIO_FXIO_D1_IN |
        SIUL2_0_PORT105_FXIO_FXIO_D0_IN |
        SIUL2_0_PORT106_EMIOS_1_EMIOS_1_CH_10_H_IN |
        SIUL2_0_PORT107_LPSPI0_LPSPI0_SCK_IN |
        SIUL2_0_PORT108_LPI2C1_LPI2C1_HREQ |
        SIUL2_0_PORT109_GMAC0_GMAC0_PPS1_IN |
        SIUL2_0_PORT110_GMAC0_GMAC0_PPS0_IN |
        SIUL2_0_PORT111_EMIOS_0_EMIOS_0_CH_0_X_IN |
        SIUL2_0_PORT112_EMIOS_1_EMIOS_1_CH_15_H_IN |
        SIUL2_0_PORT113_SIUL_EIRQ_24 |
        SIUL2_0_PORT114_FXIO_FXIO_D2_IN |
        SIUL2_0_PORT115_EMIOS_1_EMIOS_1_CH_16_X_IN |
        SIUL2_0_PORT116_EMIOS_1_EMIOS_1_CH_17_Y_IN |
        SIUL2_0_PORT117_EMIOS_1_EMIOS_1_CH_18_Y_IN |
        SIUL2_0_PORT118_EMIOS_1_EMIOS_1_CH_19_Y_IN |
        SIUL2_0_PORT119_EMIOS_1_EMIOS_1_CH_20_Y_IN |
        SIUL2_0_PORT120_EMIOS_1_EMIOS_1_CH_21_Y_IN |
        SIUL2_0_PORT122_EMIOS_2_EMIOS_2_CH_7_H_IN |
        SIUL2_0_PORT123_EMIOS_2_EMIOS_2_CH_9_H_IN |
        SIUL2_0_PORT124_EMIOS_2_EMIOS_2_CH_0_X_IN |
        SIUL2_0_PORT125_LPUART15_LPUART15_RX |
        SIUL2_0_PORT126_LPSPI5_LPSPI5_PCS3_IN |
        SIUL2_0_PORT127_FXIO_FXIO_D6_IN |
        SIUL2_0_PORT128_SIUL_EIRQ_0 |
        SIUL2_0_PORT129_SIUL_EIRQ_1 |
        SIUL2_0_PORT130_SIUL_EIRQ_2 |
        SIUL2_0_PORT131_SIUL_EIRQ_3 |
        SIUL2_0_PORT132_SIUL_EIRQ_4 |
        SIUL2_0_PORT133_SIUL_EIRQ_5 |
        SIUL2_0_PORT134_SIUL_EIRQ_6 |
        SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_7_G_IN |
        SIUL2_0_PORT136_SIUL_EIRQ_7 |
        SIUL2_0_PORT137_SIUL_EIRQ_8 |
        SIUL2_0_PORT138_SIUL_EIRQ_9 |
        SIUL2_0_PORT139_SIUL_EIRQ_10 |
        SIUL2_0_PORT140_SIUL_EIRQ_11 |
        SIUL2_0_PORT142_CAN4_CAN4_RX |
        SIUL2_0_PORT143_SIUL_EIRQ_14 |
        SIUL2_0_PORT144_WKPU_WKPU_19 |
        SIUL2_0_PORT146_WKPU_WKPU_55 |
        SIUL2_0_PORT149_WKPU_WKPU_56 |
        SIUL2_0_PORT151_WKPU_WKPU_57 |
        SIUL2_0_PORT153_WKPU_WKPU_58 */
        (uint16)( SHL_PAD_U32(6U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U)
                )
    }
    ,
    /*  Mode PORT_INPUT10_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT32_LPSPI0_LPSPI0_PCS0_IN |
        SIUL2_0_PORT34_TRGMUX_TRGMUX_IN3 |
        SIUL2_0_PORT35_LPUART9_LPUART9_TX_IN |
        SIUL2_0_PORT49_LPSPI3_LPSPI3_PCS0_IN |
        SIUL2_0_PORT54_GMAC0_GMAC0_MII_RMII_RX_DV_RGMII_RXCTL |
        SIUL2_0_PORT55_GMAC0_GMAC0_MII_COL |
        SIUL2_0_PORT56_GMAC0_GMAC0_MII_RGMII_RXD3 |
        SIUL2_0_PORT57_LPUART15_LPUART15_TX_IN |
        SIUL2_0_PORT59_GMAC1_GMAC1_MII_RMII_RX_ER |
        SIUL2_0_PORT64_GMAC0_GMAC0_MII_RMII_TX_CLK |
        SIUL2_0_PORT65_GMAC0_GMAC0_MII_RMII_RXD_0 |
        SIUL2_0_PORT66_LPSPI3_LPSPI3_PCS2_IN |
        SIUL2_0_PORT70_LPI2C1_LPI2C1_SDA_IN |
        SIUL2_0_PORT71_LPSPI0_LPSPI0_PCS0_IN |
        SIUL2_0_PORT72_LPSPI0_LPSPI0_SCK_IN |
        SIUL2_0_PORT73_LPSPI0_LPSPI0_SIN_IN |
        SIUL2_0_PORT74_TRGMUX_TRGMUX_IN11 |
        SIUL2_0_PORT75_LPUART11_LPUART11_RX |
        SIUL2_0_PORT76_LPSPI2_LPSPI2_PCS1_IN |
        SIUL2_0_PORT77_LPUART10_LPUART10_TX_IN |
        SIUL2_0_PORT78_LPSPI2_LPSPI2_PCS0_IN |
        SIUL2_0_PORT79_GMAC0_GMAC0_MII_RMII_RX_DV_RGMII_RXCTL |
        SIUL2_0_PORT80_LPUART2_LPUART2_RX |
        SIUL2_0_PORT81_GMAC0_GMAC0_MII_RMII_RX_DV_RGMII_RXCTL |
        SIUL2_0_PORT82_SAI0_SAI0_D2_IN |
        SIUL2_0_PORT83_SAI0_SAI0_D3_IN |
        SIUL2_0_PORT84_LPUART7_LPUART7_RX |
        SIUL2_0_PORT88_LPUART12_LPUART12_TX_IN |
        SIUL2_0_PORT89_LPUART12_LPUART12_RX |
        SIUL2_0_PORT90_FXIO_FXIO_D19_IN |
        SIUL2_0_PORT91_LPUART13_LPUART13_RX |
        SIUL2_0_PORT92_LPUART0_LPUART0_TX_IN |
        SIUL2_0_PORT93_FXIO_FXIO_D3_IN |
        SIUL2_0_PORT94_LPUART1_LPUART1_DSR_B |
        SIUL2_0_PORT95_FXIO_FXIO_D24_IN |
        SIUL2_0_PORT96_FXIO_FXIO_D0_IN |
        SIUL2_0_PORT97_FXIO_FXIO_D1_IN |
        SIUL2_0_PORT98_FXIO_FXIO_D6_IN |
        SIUL2_0_PORT99_FXIO_FXIO_D7_IN |
        SIUL2_0_PORT100_LPSPI5_LPSPI5_PCS0_IN |
        SIUL2_0_PORT101_FXIO_FXIO_D15_IN |
        SIUL2_0_PORT102_FXIO_FXIO_D13_IN |
        SIUL2_0_PORT103_QUADSPI_QUADSPI_IOFA1_IN |
        SIUL2_0_PORT104_FXIO_FXIO_D11_IN |
        SIUL2_0_PORT105_FXIO_FXIO_D10_IN |
        SIUL2_0_PORT106_LPSPI0_LPSPI0_SIN_IN |
        SIUL2_0_PORT107_GMAC0_GMAC0_MII_RMII_TX_CLK |
        SIUL2_0_PORT108_LPSPI0_LPSPI0_SOUT_IN |
        SIUL2_0_PORT109_FXIO_FXIO_D7_IN |
        SIUL2_0_PORT110_LPI2C0_LPI2C0_SCL_IN |
        SIUL2_0_PORT111_EMIOS_1_EMIOS_1_CH_14_H_IN |
        SIUL2_0_PORT112_LPSPI0_LPSPI0_SIN_IN |
        SIUL2_0_PORT113_EMIOS_0_EMIOS_0_CH_18_Y_IN |
        SIUL2_0_PORT115_FXIO_FXIO_D3_IN |
        SIUL2_0_PORT116_EMIOS_2_EMIOS_2_CH_0_X_IN |
        SIUL2_0_PORT117_EMIOS_2_EMIOS_2_CH_8_X_IN |
        SIUL2_0_PORT118_EMIOS_2_EMIOS_2_CH_22_X_IN |
        SIUL2_0_PORT119_EMIOS_2_EMIOS_2_CH_23_X_IN |
        SIUL2_0_PORT120_FXIO_FXIO_D29_IN |
        SIUL2_0_PORT122_FXIO_FXIO_D7_IN |
        SIUL2_0_PORT123_FXIO_FXIO_D31_IN |
        SIUL2_0_PORT124_LPSPI5_LPSPI5_SIN_IN |
        SIUL2_0_PORT125_LPSPI5_LPSPI5_PCS2_IN |
        SIUL2_0_PORT127_LPSPI5_LPSPI5_SCK_IN |
        SIUL2_0_PORT128_FXIO_FXIO_D3_IN |
        SIUL2_0_PORT129_FXIO_FXIO_D2_IN |
        SIUL2_0_PORT130_EMIOS_0_EMIOS_0_CH_3_G_IN |
        SIUL2_0_PORT131_EMIOS_0_EMIOS_0_CH_19_Y_IN |
        SIUL2_0_PORT132_EMIOS_0_EMIOS_0_CH_18_Y_IN |
        SIUL2_0_PORT133_EMIOS_0_EMIOS_0_CH_19_Y_IN |
        SIUL2_0_PORT134_EMIOS_1_EMIOS_1_CH_14_H_IN |
        SIUL2_0_PORT135_FXIO_FXIO_D11_IN |
        SIUL2_0_PORT136_EMIOS_0_EMIOS_0_CH_6_G_IN |
        SIUL2_0_PORT137_EMIOS_0_EMIOS_0_CH_7_G_IN |
        SIUL2_0_PORT138_EMIOS_0_EMIOS_0_CH_20_Y_IN |
        SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_1_G_IN |
        SIUL2_0_PORT140_EMIOS_1_EMIOS_1_CH_5_H_IN |
        SIUL2_0_PORT142_SIUL_EIRQ_13 |
        SIUL2_0_PORT143_EMIOS_0_EMIOS_0_CH_22_X_IN |
        SIUL2_0_PORT144_SIUL_EIRQ_15 |
        SIUL2_0_PORT145_EMIOS_2_EMIOS_2_CH_23_X_IN |
        SIUL2_0_PORT146_EMIOS_2_EMIOS_2_CH_17_Y_IN |
        SIUL2_0_PORT147_EMIOS_0_EMIOS_0_CH_22_X_IN |
        SIUL2_0_PORT148_EMIOS_1_EMIOS_1_CH_0_X_IN |
        SIUL2_0_PORT149_EMIOS_1_EMIOS_1_CH_1_H_IN |
        SIUL2_0_PORT150_EMIOS_1_EMIOS_1_CH_2_H_IN |
        SIUL2_0_PORT151_EMIOS_1_EMIOS_1_CH_3_H_IN |
        SIUL2_0_PORT152_EMIOS_1_EMIOS_1_CH_4_H_IN |
        SIUL2_0_PORT153_CAN2_CAN2_RX |
        SIUL2_0_PORT154_EMIOS_1_EMIOS_1_CH_6_H_IN |
        SIUL2_0_PORT155_EMIOS_0_EMIOS_0_CH_10_H_IN |
        SIUL2_0_PORT156_EMIOS_0_EMIOS_0_CH_11_H_IN |
        SIUL2_0_PORT157_CAN3_CAN3_RX |
        SIUL2_0_PORT158_LPSPI0_LPSPI0_SOUT_IN |
        SIUL2_0_PORT159_CAN4_CAN4_RX */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                )
    }
    ,
    /*  Mode PORT_INPUT11_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT54_GMAC0_GMAC0_MII_RGMII_RX_CLK |
        SIUL2_0_PORT55_GMAC0_GMAC0_MII_RMII_RGMII_RXD_0 |
        SIUL2_0_PORT65_GMAC0_GMAC0_MII_RMII_RXD_1 |
        SIUL2_0_PORT66_QUADSPI_QUADSPI_IOFA3_IN |
        SIUL2_0_PORT70_LPSPI0_LPSPI0_PCS1_IN |
        SIUL2_0_PORT71_LPUART1_LPUART1_TX_IN |
        SIUL2_0_PORT72_LPUART0_LPUART0_CTS |
        SIUL2_0_PORT73_LPUART1_LPUART1_TX_IN |
        SIUL2_0_PORT74_LPUART0_LPUART0_DSR_B |
        SIUL2_0_PORT75_LPSPI4_LPSPI4_SOUT_IN |
        SIUL2_0_PORT76_SAI0_SAI0_BCLK_IN |
        SIUL2_0_PORT78_GMAC0_GMAC0_MII_COL |
        SIUL2_0_PORT79_GMAC0_GMAC0_MII_RMII_RGMII_RXD_0 |
        SIUL2_0_PORT80_LPI2C1_LPI2C1_SDA_IN |
        SIUL2_0_PORT83_LPUART7_LPUART7_TX_IN |
        SIUL2_0_PORT89_LPSPI4_LPSPI4_PCS1_IN |
        SIUL2_0_PORT90_LPUART13_LPUART13_RX |
        SIUL2_0_PORT91_LPSPI4_LPSPI4_SCK_IN |
        SIUL2_0_PORT92_LPUART1_LPUART1_RIN_B |
        SIUL2_0_PORT93_FXIO_FXIO_D22_IN |
        SIUL2_0_PORT96_LPUART5_LPUART5_RX |
        SIUL2_0_PORT97_LPSPI3_LPSPI3_SCK_IN |
        SIUL2_0_PORT98_LPSPI1_LPSPI1_SOUT_IN |
        SIUL2_0_PORT99_LPUART3_LPUART3_RX |
        SIUL2_0_PORT101_LPSPI0_LPSPI0_PCS1_IN |
        SIUL2_0_PORT102_LPUART2_LPUART2_RX |
        SIUL2_0_PORT103_LPUART2_LPUART2_TX_IN |
        SIUL2_0_PORT104_LPUART6_LPUART6_RX |
        SIUL2_0_PORT105_LPI2C1_LPI2C1_SCL_IN |
        SIUL2_0_PORT106_GMAC0_GMAC0_MII_RX_CLK |
        SIUL2_0_PORT107_QUADSPI_QUADSPI_IOFA0_IN |
        SIUL2_0_PORT108_GMAC0_GMAC0_MII_RMII_TX_CLK |
        SIUL2_0_PORT109_LPUART1_LPUART1_RX |
        SIUL2_0_PORT110_LPSPI5_LPSPI5_SCK_IN |
        SIUL2_0_PORT111_GMAC0_GMAC0_PPS2_IN |
        SIUL2_0_PORT112_GMAC0_GMAC0_MII_RMII_RGMII_MDIO_IN |
        SIUL2_0_PORT113_GMAC0_GMAC0_PPS2_IN |
        SIUL2_0_PORT116_FXIO_FXIO_D25_IN |
        SIUL2_0_PORT117_FXIO_FXIO_D26_IN |
        SIUL2_0_PORT118_FXIO_FXIO_D27_IN |
        SIUL2_0_PORT119_FXIO_FXIO_D28_IN |
        SIUL2_0_PORT120_HSE_HSE_TAMPER_EXTIN0 |
        SIUL2_0_PORT122_FXIO_FXIO_D30_IN |
        SIUL2_0_PORT123_LPUART14_LPUART14_RX |
        SIUL2_0_PORT124_LPUART15_LPUART15_TX_IN |
        SIUL2_0_PORT125_CAN6_CAN6_RX |
        SIUL2_0_PORT127_CAN7_CAN7_RX |
        SIUL2_0_PORT128_LPUART7_LPUART7_RX |
        SIUL2_0_PORT129_LPSPI0_LPSPI0_SCK_IN |
        SIUL2_0_PORT130_EMIOS_1_EMIOS_1_CH_8_X_IN |
        SIUL2_0_PORT131_GMAC0_GMAC0_PPS0_IN |
        SIUL2_0_PORT132_EMIOS_1_EMIOS_1_CH_4_H_IN |
        SIUL2_0_PORT133_EMIOS_1_EMIOS_1_CH_5_H_IN |
        SIUL2_0_PORT134_FXIO_FXIO_D12_IN |
        SIUL2_0_PORT135_LPUART4_LPUART4_RX |
        SIUL2_0_PORT136_FXIO_FXIO_D8_IN |
        SIUL2_0_PORT137_EMIOS_1_EMIOS_1_CH_13_H_IN |
        SIUL2_0_PORT138_FXIO_FXIO_D4_IN |
        SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_21_Y_IN |
        SIUL2_0_PORT140_GMAC0_GMAC0_PPS3_IN |
        SIUL2_0_PORT142_EMIOS_0_EMIOS_0_CH_19_Y_IN |
        SIUL2_0_PORT143_FCCU_FCCU_ERR_IN0 |
        SIUL2_0_PORT144_EMIOS_0_EMIOS_0_CH_23_X_IN |
        SIUL2_0_PORT145_FXIO_FXIO_D5_IN |
        SIUL2_0_PORT146_FXIO_FXIO_D4_IN |
        SIUL2_0_PORT149_EMIOS_2_EMIOS_2_CH_19_Y_IN |
        SIUL2_0_PORT150_EMIOS_2_EMIOS_2_CH_20_Y_IN |
        SIUL2_0_PORT151_EMIOS_2_EMIOS_2_CH_21_Y_IN |
        SIUL2_0_PORT152_EMIOS_2_EMIOS_2_CH_4_H_IN |
        SIUL2_0_PORT153_EMIOS_1_EMIOS_1_CH_5_H_IN |
        SIUL2_0_PORT154_EMIOS_2_EMIOS_2_CH_6_H_IN |
        SIUL2_0_PORT155_EMIOS_1_EMIOS_1_CH_7_H_IN |
        SIUL2_0_PORT157_EMIOS_0_EMIOS_0_CH_12_H_IN |
        SIUL2_0_PORT159_LPSPI0_LPSPI0_PCS0_IN |
        SIUL2_0_PORT160_SIUL_EIRQ_0 |
        SIUL2_0_PORT161_SIUL_EIRQ_1 |
        SIUL2_0_PORT162_SIUL_EIRQ_2 |
        SIUL2_0_PORT163_SIUL_EIRQ_3 |
        SIUL2_0_PORT164_SIUL_EIRQ_4 |
        SIUL2_0_PORT165_CAN5_CAN5_RX |
        SIUL2_0_PORT166_SIUL_EIRQ_6 |
        SIUL2_0_PORT167_SIUL_EIRQ_7 |
        SIUL2_0_PORT168_SIUL_EIRQ_16 |
        SIUL2_0_PORT169_SIUL_EIRQ_17 |
        SIUL2_0_PORT170_SIUL_EIRQ_18 |
        SIUL2_0_PORT171_SIUL_EIRQ_19 |
        SIUL2_0_PORT172_SIUL_EIRQ_20 |
        SIUL2_0_PORT173_SIUL_EIRQ_21 |
        SIUL2_0_PORT174_SIUL_EIRQ_22 |
        SIUL2_0_PORT175_CAN1_CAN1_RX */
        (uint16)( SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                )
    }
    ,
    /*  Mode PORT_INPUT12_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT54_LPUART1_LPUART1_TX_IN |
        SIUL2_0_PORT55_GMAC0_GMAC0_MII_RMII_RGMII_RXD_1 |
        SIUL2_0_PORT65_GMAC0_GMAC0_MII_RX_CLK |
        SIUL2_0_PORT66_GMAC1_GMAC1_MII_RGMII_RXD3 |
        SIUL2_0_PORT70_LPSPI1_LPSPI1_PCS1_IN |
        SIUL2_0_PORT74_LPUART11_LPUART11_TX_IN |
        SIUL2_0_PORT75_TRGMUX_TRGMUX_IN10 |
        SIUL2_0_PORT78_GMAC0_GMAC0_MII_RMII_RX_ER |
        SIUL2_0_PORT79_GMAC0_GMAC0_MII_RMII_RGMII_RXD_1 |
        SIUL2_0_PORT80_LPI2C1_LPI2C1_SDAS_IN |
        SIUL2_0_PORT89_CAN7_CAN7_RX |
        SIUL2_0_PORT90_LPSPI4_LPSPI4_SIN_IN |
        SIUL2_0_PORT91_LPUART13_LPUART13_TX_IN |
        SIUL2_0_PORT93_LPUART0_LPUART0_RX |
        SIUL2_0_PORT96_LPSPI3_LPSPI3_SOUT_IN |
        SIUL2_0_PORT97_LPUART5_LPUART5_TX_IN |
        SIUL2_0_PORT98_LPSPI5_LPSPI5_SOUT_IN |
        SIUL2_0_PORT99_LPSPI1_LPSPI1_PCS0_IN |
        SIUL2_0_PORT101_GMAC0_GMAC0_MII_RX_CLK |
        SIUL2_0_PORT102_LPSPI0_LPSPI0_PCS0_IN |
        SIUL2_0_PORT103_GMAC1_GMAC1_MII_RGMII_RXD2 |
        SIUL2_0_PORT104_LPI2C1_LPI2C1_SDA_IN |
        SIUL2_0_PORT105_GMAC0_GMAC0_MII_RMII_RXD_0 |
        SIUL2_0_PORT106_QUADSPI_QUADSPI_SCKFA_IN |
        SIUL2_0_PORT107_LPUART2_LPUART2_CTS |
        SIUL2_0_PORT108_QUADSPI_QUADSPI_IOFA2_IN |
        SIUL2_0_PORT109_LPI2C0_LPI2C0_SDA_IN |
        SIUL2_0_PORT110_GMAC0_GMAC0_MII_RMII_RX_DV_RGMII_RXCTL |
        SIUL2_0_PORT111_FXIO_FXIO_D6_IN |
        SIUL2_0_PORT112_LPUART8_LPUART8_TX_IN |
        SIUL2_0_PORT113_FXIO_FXIO_D9_IN |
        SIUL2_0_PORT116_LPSPI1_LPSPI1_PCS2_IN |
        SIUL2_0_PORT122_LPSPI5_LPSPI5_SCK_IN |
        SIUL2_0_PORT123_LPSPI5_LPSPI5_SOUT_IN |
        SIUL2_0_PORT128_LPSPI0_LPSPI0_SIN_IN |
        SIUL2_0_PORT129_LPUART7_LPUART7_TX_IN |
        SIUL2_0_PORT130_FXIO_FXIO_D13_IN |
        SIUL2_0_PORT131_FXIO_FXIO_D6_IN |
        SIUL2_0_PORT132_FXIO_FXIO_D6_IN |
        SIUL2_0_PORT133_FXIO_FXIO_D7_IN |
        SIUL2_0_PORT134_LPSPI0_LPSPI0_PCS2_IN |
        SIUL2_0_PORT135_LPSPI3_LPSPI3_SCK_IN |
        SIUL2_0_PORT136_FXIO_FXIO_D12_IN |
        SIUL2_0_PORT137_GMAC0_GMAC0_PPS3_IN |
        SIUL2_0_PORT138_LPUART4_LPUART4_RX |
        SIUL2_0_PORT139_FXIO_FXIO_D5_IN |
        SIUL2_0_PORT140_FXIO_FXIO_D7_IN |
        SIUL2_0_PORT142_GMAC0_GMAC0_PPS1_IN |
        SIUL2_0_PORT143_FXIO_FXIO_D2_IN |
        SIUL2_0_PORT144_FCCU_FCCU_ERR_IN1 |
        SIUL2_0_PORT149_LPSPI4_LPSPI4_SIN_IN |
        SIUL2_0_PORT150_LPSPI4_LPSPI4_SCK_IN |
        SIUL2_0_PORT151_LPSPI4_LPSPI4_PCS0_IN |
        SIUL2_0_PORT152_FXIO_FXIO_D5_IN |
        SIUL2_0_PORT153_EMIOS_2_EMIOS_2_CH_5_H_IN |
        SIUL2_0_PORT160_EMIOS_2_EMIOS_2_CH_0_X_IN |
        SIUL2_0_PORT161_EMIOS_2_EMIOS_2_CH_1_H_IN |
        SIUL2_0_PORT162_EMIOS_2_EMIOS_2_CH_2_H_IN |
        SIUL2_0_PORT163_EMIOS_2_EMIOS_2_CH_3_H_IN |
        SIUL2_0_PORT164_EMIOS_2_EMIOS_2_CH_4_H_IN |
        SIUL2_0_PORT165_SIUL_EIRQ_5 |
        SIUL2_0_PORT166_EMIOS_2_EMIOS_2_CH_6_H_IN |
        SIUL2_0_PORT167_EMIOS_2_EMIOS_2_CH_7_H_IN |
        SIUL2_0_PORT168_EMIOS_2_EMIOS_2_CH_8_X_IN |
        SIUL2_0_PORT169_EMIOS_2_EMIOS_2_CH_9_H_IN |
        SIUL2_0_PORT170_EMIOS_2_EMIOS_2_CH_10_H_IN |
        SIUL2_0_PORT171_EMIOS_2_EMIOS_2_CH_11_H_IN |
        SIUL2_0_PORT172_EMIOS_2_EMIOS_2_CH_12_H_IN |
        SIUL2_0_PORT173_EMIOS_2_EMIOS_2_CH_13_H_IN |
        SIUL2_0_PORT174_EMIOS_2_EMIOS_2_CH_14_H_IN |
        SIUL2_0_PORT175_SIUL_EIRQ_23 |
        SIUL2_0_PORT176_EMIOS_1_EMIOS_1_CH_0_X_IN |
        SIUL2_0_PORT177_EMIOS_1_EMIOS_1_CH_1_H_IN |
        SIUL2_0_PORT178_EMIOS_1_EMIOS_1_CH_2_H_IN |
        SIUL2_0_PORT179_EMIOS_1_EMIOS_1_CH_3_H_IN |
        SIUL2_0_PORT180_EMIOS_1_EMIOS_1_CH_4_H_IN |
        SIUL2_0_PORT181_CAN0_CAN0_RX |
        SIUL2_0_PORT182_EMIOS_1_EMIOS_1_CH_6_H_IN |
        SIUL2_0_PORT183_EMIOS_1_EMIOS_1_CH_7_H_IN |
        SIUL2_0_PORT184_EMIOS_1_EMIOS_1_CH_8_X_IN |
        SIUL2_0_PORT185_EMIOS_1_EMIOS_1_CH_9_H_IN |
        SIUL2_0_PORT186_CAN2_CAN2_RX |
        SIUL2_0_PORT187_EMIOS_1_EMIOS_1_CH_11_H_IN |
        SIUL2_0_PORT188_EMIOS_1_EMIOS_1_CH_12_H_IN |
        SIUL2_0_PORT189_EMIOS_1_EMIOS_1_CH_13_H_IN |
        SIUL2_0_PORT190_CAN3_CAN3_RX |
        SIUL2_0_PORT191_EMIOS_1_EMIOS_1_CH_15_H_IN */
        (uint16)( SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                )
    }
    ,
    /*  Mode PORT_INPUT13_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT55_GMAC0_GMAC0_MII_RGMII_RXD2 |
        SIUL2_0_PORT65_GMAC1_GMAC1_MII_RMII_RGMII_TX_CLK_IN |
        SIUL2_0_PORT78_GMAC0_GMAC0_MII_RMII_RGMII_RXD_0 |
        SIUL2_0_PORT79_GMAC0_GMAC0_MII_RXD2 |
        SIUL2_0_PORT80_LPSPI3_LPSPI3_SIN_IN |
        SIUL2_0_PORT90_LPUART13_LPUART13_TX_IN |
        SIUL2_0_PORT93_LPI2C1_LPI2C1_SDA_IN |
        SIUL2_0_PORT98_TRGMUX_TRGMUX_IN5 |
        SIUL2_0_PORT99_TRGMUX_TRGMUX_IN4 |
        SIUL2_0_PORT101_SAI0_SAI0_D3_IN |
        SIUL2_0_PORT102_GMAC0_GMAC0_MII_RMII_TX_CLK |
        SIUL2_0_PORT104_LPSPI3_LPSPI3_SOUT_IN |
        SIUL2_0_PORT105_GMAC0_GMAC0_MII_RXD2 |
        SIUL2_0_PORT106_GMAC1_GMAC1_MII_RGMII_RX_CLK |
        SIUL2_0_PORT108_GMAC1_GMAC1_MII_RMII_RGMII_RXD_1 |
        SIUL2_0_PORT109_LPSPI5_LPSPI5_SIN_IN |
        SIUL2_0_PORT110_SAI0_SAI0_MCLK |
        SIUL2_0_PORT111_FXIO_FXIO_D10_IN |
        SIUL2_0_PORT113_LPUART2_LPUART2_RX |
        SIUL2_0_PORT116_LPSPI3_LPSPI3_SIN_IN |
        SIUL2_0_PORT122_LPUART14_LPUART14_TX_IN |
        SIUL2_0_PORT130_LPUART10_LPUART10_RX |
        SIUL2_0_PORT131_LPUART5_LPUART5_RX |
        SIUL2_0_PORT132_LPSPI0_LPSPI0_PCS0_IN |
        SIUL2_0_PORT133_LPUART2_LPUART2_RX |
        SIUL2_0_PORT134_LPUART10_LPUART10_TX_IN |
        SIUL2_0_PORT136_LPSPI3_LPSPI3_PCS1_IN |
        SIUL2_0_PORT137_FXIO_FXIO_D11_IN |
        SIUL2_0_PORT138_LPSPI2_LPSPI2_PCS1_IN |
        SIUL2_0_PORT139_LPSPI2_LPSPI2_PCS0_IN |
        SIUL2_0_PORT140_FXIO_FXIO_D8_IN |
        SIUL2_0_PORT142_FXIO_FXIO_D7_IN |
        SIUL2_0_PORT143_LPUART3_LPUART3_RX |
        SIUL2_0_PORT144_FXIO_FXIO_D3_IN |
        SIUL2_0_PORT152_FXIO_FXIO_D11_IN |
        SIUL2_0_PORT153_LPSPI4_LPSPI4_SOUT_IN |
        SIUL2_0_PORT160_LPSPI2_LPSPI2_SCK_IN |
        SIUL2_0_PORT161_LPUART5_LPUART5_RX |
        SIUL2_0_PORT162_LPSPI2_LPSPI2_SOUT_IN |
        SIUL2_0_PORT163_LPUART6_LPUART6_RX |
        SIUL2_0_PORT164_FXIO_FXIO_D0_IN |
        SIUL2_0_PORT165_EMIOS_2_EMIOS_2_CH_5_H_IN |
        SIUL2_0_PORT167_FXIO_FXIO_D1_IN |
        SIUL2_0_PORT168_FXIO_FXIO_D2_IN |
        SIUL2_0_PORT171_HSE_HSE_TAMPER_EXTIN0 |
        SIUL2_0_PORT172_LPSPI3_LPSPI3_SIN_IN |
        SIUL2_0_PORT173_LPUART10_LPUART10_RX |
        SIUL2_0_PORT174_FCCU_FCCU_ERR_IN0 |
        SIUL2_0_PORT175_EMIOS_2_EMIOS_2_CH_15_H_IN |
        SIUL2_0_PORT176_EMIOS_2_EMIOS_2_CH_16_X_IN |
        SIUL2_0_PORT177_EMIOS_2_EMIOS_2_CH_17_Y_IN |
        SIUL2_0_PORT178_EMIOS_2_EMIOS_2_CH_18_Y_IN |
        SIUL2_0_PORT179_EMIOS_2_EMIOS_2_CH_19_Y_IN |
        SIUL2_0_PORT180_EMIOS_2_EMIOS_2_CH_20_Y_IN |
        SIUL2_0_PORT181_EMIOS_1_EMIOS_1_CH_5_H_IN |
        SIUL2_0_PORT182_EMIOS_2_EMIOS_2_CH_22_X_IN |
        SIUL2_0_PORT183_EMIOS_2_EMIOS_2_CH_23_X_IN |
        SIUL2_0_PORT184_LPUART9_LPUART9_RX |
        SIUL2_0_PORT185_FXIO_FXIO_D6_IN |
        SIUL2_0_PORT186_EMIOS_1_EMIOS_1_CH_10_H_IN |
        SIUL2_0_PORT187_LPSPI4_LPSPI4_PCS2_IN |
        SIUL2_0_PORT188_FXIO_FXIO_D7_IN |
        SIUL2_0_PORT189_FXIO_FXIO_D8_IN |
        SIUL2_0_PORT190_EMIOS_1_EMIOS_1_CH_14_H_IN |
        SIUL2_0_PORT191_FXIO_FXIO_D9_IN |
        SIUL2_0_PORT192_SIUL_EIRQ_8 |
        SIUL2_0_PORT193_SIUL_EIRQ_9 |
        SIUL2_0_PORT194_SIUL_EIRQ_10 |
        SIUL2_0_PORT195_SIUL_EIRQ_11 |
        SIUL2_0_PORT196_SIUL_EIRQ_12 |
        SIUL2_0_PORT197_SIUL_EIRQ_13 |
        SIUL2_0_PORT198_SIUL_EIRQ_14 |
        SIUL2_0_PORT199_SIUL_EIRQ_15 |
        SIUL2_0_PORT200_SIUL_EIRQ_24 |
        SIUL2_0_PORT201_CAN4_CAN4_RX |
        SIUL2_0_PORT202_SIUL_EIRQ_26 |
        SIUL2_0_PORT203_SIUL_EIRQ_27 |
        SIUL2_0_PORT204_SIUL_EIRQ_28 |
        SIUL2_0_PORT205_SIUL_EIRQ_29 |
        SIUL2_0_PORT206_CAN5_CAN5_RX |
        SIUL2_0_PORT207_SIUL_EIRQ_31 |
        SIUL2_0_PORT217_WKPU_WKPU_45 */
        (uint16)( SHL_PAD_U32(7U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(9U)
                )
    }
    ,
    /*  Mode PORT_INPUT14_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT78_GMAC0_GMAC0_MII_RGMII_RXD2 |
        SIUL2_0_PORT79_GMAC0_GMAC0_MII_RGMII_RXD3 |
        SIUL2_0_PORT80_GMAC0_GMAC0_MII_RMII_RX_DV_RGMII_RXCTL |
        SIUL2_0_PORT93_LPUART1_LPUART1_DCD_B |
        SIUL2_0_PORT98_LPUART3_LPUART3_TX_IN |
        SIUL2_0_PORT101_TRGMUX_TRGMUX_IN7 |
        SIUL2_0_PORT102_SAI0_SAI0_D2_IN |
        SIUL2_0_PORT104_GMAC0_GMAC0_MII_RMII_RXD_1 |
        SIUL2_0_PORT105_LPUART6_LPUART6_TX_IN |
        SIUL2_0_PORT109_SAI1_SAI1_D0_IN |
        SIUL2_0_PORT110_SAI1_SAI1_MCLK |
        SIUL2_0_PORT111_LPUART8_LPUART8_RX |
        SIUL2_0_PORT113_LPSPI3_LPSPI3_PCS0_IN |
        SIUL2_0_PORT130_LPSPI0_LPSPI0_SOUT_IN |
        SIUL2_0_PORT131_SAI1_SAI1_D0_IN |
        SIUL2_0_PORT132_LPSPI1_LPSPI1_PCS1_IN |
        SIUL2_0_PORT133_LPUART12_LPUART12_RX |
        SIUL2_0_PORT136_LPSPI5_LPSPI5_PCS1_IN |
        SIUL2_0_PORT137_LPSPI5_LPSPI5_SOUT_IN |
        SIUL2_0_PORT138_LPSPI3_LPSPI3_SIN_IN |
        SIUL2_0_PORT139_LPUART4_LPUART4_TX_IN |
        SIUL2_0_PORT140_SAI1_SAI1_MCLK |
        SIUL2_0_PORT142_LPUART5_LPUART5_TX_IN |
        SIUL2_0_PORT143_LPSPI2_LPSPI2_SCK_IN |
        SIUL2_0_PORT144_LPSPI2_LPSPI2_SIN_IN |
        SIUL2_0_PORT152_LPSPI2_LPSPI2_SIN_IN |
        SIUL2_0_PORT160_LPUART5_LPUART5_TX_IN |
        SIUL2_0_PORT161_LPSPI2_LPSPI2_SIN_IN |
        SIUL2_0_PORT162_LPUART6_LPUART6_TX_IN |
        SIUL2_0_PORT163_LPSPI2_LPSPI2_PCS0_IN |
        SIUL2_0_PORT164_LPSPI2_LPSPI2_SOUT_IN |
        SIUL2_0_PORT167_LPI2C1_LPI2C1_SCL_IN |
        SIUL2_0_PORT168_LPI2C1_LPI2C1_SDA_IN |
        SIUL2_0_PORT172_LPUART10_LPUART10_TX_IN |
        SIUL2_0_PORT173_LPSPI3_LPSPI3_SCK_IN |
        SIUL2_0_PORT174_FXIO_FXIO_D3_IN |
        SIUL2_0_PORT175_FCCU_FCCU_ERR_IN1 |
        SIUL2_0_PORT176_LPSPI3_LPSPI3_PCS0_IN |
        SIUL2_0_PORT177_LPUART12_LPUART12_RX |
        SIUL2_0_PORT178_LPSPI3_LPSPI3_PCS1_IN |
        SIUL2_0_PORT179_LPUART7_LPUART7_RX |
        SIUL2_0_PORT180_FXIO_FXIO_D4_IN |
        SIUL2_0_PORT181_EMIOS_2_EMIOS_2_CH_21_Y_IN |
        SIUL2_0_PORT182_LPSPI4_LPSPI4_PCS2_IN |
        SIUL2_0_PORT183_LPSPI3_LPSPI3_PCS3_IN |
        SIUL2_0_PORT185_LPSPI2_LPSPI2_PCS2_IN |
        SIUL2_0_PORT186_LPSPI2_LPSPI2_PCS3_IN |
        SIUL2_0_PORT187_LPUART11_LPUART11_TX_IN |
        SIUL2_0_PORT188_LPUART11_LPUART11_RX |
        SIUL2_0_PORT189_LPSPI3_LPSPI3_PCS1_IN |
        SIUL2_0_PORT192_EMIOS_1_EMIOS_1_CH_16_X_IN |
        SIUL2_0_PORT193_EMIOS_1_EMIOS_1_CH_17_Y_IN |
        SIUL2_0_PORT194_EMIOS_1_EMIOS_1_CH_18_Y_IN |
        SIUL2_0_PORT195_EMIOS_1_EMIOS_1_CH_19_Y_IN |
        SIUL2_0_PORT196_EMIOS_1_EMIOS_1_CH_20_Y_IN |
        SIUL2_0_PORT197_EMIOS_1_EMIOS_1_CH_21_Y_IN |
        SIUL2_0_PORT198_EMIOS_1_EMIOS_1_CH_22_X_IN |
        SIUL2_0_PORT199_EMIOS_1_EMIOS_1_CH_23_X_IN |
        SIUL2_0_PORT200_EMIOS_0_EMIOS_0_CH_13_H_IN |
        SIUL2_0_PORT201_SIUL_EIRQ_25 |
        SIUL2_0_PORT202_EMIOS_0_EMIOS_0_CH_14_H_IN |
        SIUL2_0_PORT203_EMIOS_0_EMIOS_0_CH_15_H_IN |
        SIUL2_0_PORT204_EMIOS_0_EMIOS_0_CH_16_X_IN |
        SIUL2_0_PORT205_EMIOS_0_EMIOS_0_CH_17_Y_IN |
        SIUL2_0_PORT206_SIUL_EIRQ_30 |
        SIUL2_0_PORT207_EMIOS_2_EMIOS_2_CH_15_H_IN |
        SIUL2_0_PORT208_EMIOS_2_EMIOS_2_CH_16_X_IN |
        SIUL2_0_PORT209_EMIOS_2_EMIOS_2_CH_17_Y_IN |
        SIUL2_0_PORT210_EMIOS_2_EMIOS_2_CH_18_Y_IN |
        SIUL2_0_PORT211_EMIOS_2_EMIOS_2_CH_19_Y_IN |
        SIUL2_0_PORT212_EMIOS_2_EMIOS_2_CH_20_Y_IN |
        SIUL2_0_PORT213_EMIOS_2_EMIOS_2_CH_21_Y_IN |
        SIUL2_0_PORT214_EMIOS_2_EMIOS_2_CH_22_X_IN |
        SIUL2_0_PORT215_EMIOS_0_EMIOS_0_CH_0_X_IN |
        SIUL2_0_PORT216_EMIOS_0_EMIOS_0_CH_1_G_IN |
        SIUL2_0_PORT217_EMIOS_0_EMIOS_0_CH_2_G_IN |
        SIUL2_0_PORT218_EMIOS_0_EMIOS_0_CH_3_G_IN |
        SIUL2_0_PORT219_EMIOS_0_EMIOS_0_CH_4_G_IN |
        SIUL2_0_PORT220_EMIOS_0_EMIOS_0_CH_5_G_IN |
        SIUL2_0_PORT221_SIUL_EIRQ_29 |
        SIUL2_0_PORT222_SIUL_EIRQ_30 |
        SIUL2_0_PORT223_SIUL_EIRQ_31 |
        SIUL2_0_PORT225_WKPU_WKPU_0 |
        SIUL2_0_PORT227_WKPU_WKPU_15 |
        SIUL2_0_PORT229_WKPU_WKPU_14 |
        SIUL2_0_PORT231_WKPU_WKPU_8 |
        SIUL2_0_PORT233_WKPU_WKPU_27 |
        SIUL2_0_PORT235_WKPU_WKPU_18 */
        (uint16)( SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U)
                )
    }
    ,
    /*  Mode PORT_INPUT15_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT78_GMAC0_GMAC0_MII_RGMII_RXD3 |
        SIUL2_0_PORT79_TRGMUX_TRGMUX_IN8 |
        SIUL2_0_PORT80_GMAC0_GMAC0_MII_RMII_RX_ER |
        SIUL2_0_PORT101_GMAC1_GMAC1_MII_RMII_RX_DV_RGMII_RXCTL |
        SIUL2_0_PORT102_GMAC1_GMAC1_MII_RMII_RGMII_RXD_0 |
        SIUL2_0_PORT104_GMAC0_GMAC0_MII_RXD3 |
        SIUL2_0_PORT110_LPUART1_LPUART1_TX_IN |
        SIUL2_0_PORT111_LPSPI0_LPSPI0_SCK_IN |
        SIUL2_0_PORT113_LPSPI5_LPSPI5_PCS0_IN |
        SIUL2_0_PORT130_LPUART1_LPUART1_CTS |
        SIUL2_0_PORT131_TRGMUX_TRGMUX_IN6 |
        SIUL2_0_PORT132_LPUART12_LPUART12_TX_IN |
        SIUL2_0_PORT136_SAI1_SAI1_BCLK_IN |
        SIUL2_0_PORT137_SAI0_SAI0_MCLK |
        SIUL2_0_PORT140_LPUART2_LPUART2_TX_IN |
        SIUL2_0_PORT142_GMAC1_GMAC1_PPS1_IN |
        SIUL2_0_PORT143_LPUART1_LPUART1_CTS |
        SIUL2_0_PORT144_LPUART3_LPUART3_TX_IN |
        SIUL2_0_PORT152_LPSPI4_LPSPI4_PCS1_IN |
        SIUL2_0_PORT167_LPSPI2_LPSPI2_PCS0_IN |
        SIUL2_0_PORT175_LPSPI3_LPSPI3_SOUT_IN |
        SIUL2_0_PORT176_LPUART12_LPUART12_TX_IN |
        SIUL2_0_PORT178_LPUART7_LPUART7_TX_IN |
        SIUL2_0_PORT179_LPSPI3_LPSPI3_PCS2_IN |
        SIUL2_0_PORT180_LPI2C0_LPI2C0_SCL_IN |
        SIUL2_0_PORT181_FXIO_FXIO_D5_IN |
        SIUL2_0_PORT183_LPUART9_LPUART9_TX_IN |
        SIUL2_0_PORT185_LPSPI4_LPSPI4_PCS0_IN |
        SIUL2_0_PORT186_LPSPI4_LPSPI4_PCS1_IN |
        SIUL2_0_PORT188_LPSPI0_LPSPI0_PCS0_IN |
        SIUL2_0_PORT192_LPUART13_LPUART13_TX_IN |
        SIUL2_0_PORT193_LPUART13_LPUART13_RX |
        SIUL2_0_PORT194_LPUART14_LPUART14_TX_IN |
        SIUL2_0_PORT195_LPUART14_LPUART14_RX |
        SIUL2_0_PORT196_LPUART15_LPUART15_TX_IN |
        SIUL2_0_PORT197_LPUART15_LPUART15_RX |
        SIUL2_0_PORT198_FXIO_FXIO_D10_IN |
        SIUL2_0_PORT199_FXIO_FXIO_D11_IN |
        SIUL2_0_PORT200_FXIO_FXIO_D12_IN |
        SIUL2_0_PORT201_EMIOS_1_EMIOS_1_CH_5_H_IN |
        SIUL2_0_PORT202_FXIO_FXIO_D2_IN |
        SIUL2_0_PORT203_FXIO_FXIO_D3_IN |
        SIUL2_0_PORT204_LPSPI4_LPSPI4_PCS3_IN |
        SIUL2_0_PORT205_FXIO_FXIO_D13_IN |
        SIUL2_0_PORT206_EMIOS_0_EMIOS_0_CH_18_Y_IN |
        SIUL2_0_PORT207_FXIO_FXIO_D14_IN |
        SIUL2_0_PORT208_FXIO_FXIO_D15_IN |
        SIUL2_0_PORT209_FXIO_FXIO_D16_IN |
        SIUL2_0_PORT210_FXIO_FXIO_D17_IN |
        SIUL2_0_PORT211_FXIO_FXIO_D18_IN |
        SIUL2_0_PORT212_FXIO_FXIO_D19_IN |
        SIUL2_0_PORT213_FXIO_FXIO_D20_IN |
        SIUL2_0_PORT214_FXIO_FXIO_D21_IN |
        SIUL2_0_PORT215_EMIOS_2_EMIOS_2_CH_23_X_IN |
        SIUL2_0_PORT216_FXIO_FXIO_D23_IN |
        SIUL2_0_PORT217_FXIO_FXIO_D24_IN |
        SIUL2_0_PORT218_FXIO_FXIO_D25_IN |
        SIUL2_0_PORT219_FXIO_FXIO_D26_IN |
        SIUL2_0_PORT220_LPSPI5_LPSPI5_PCS0_IN |
        SIUL2_0_PORT221_EMIOS_0_EMIOS_0_CH_6_G_IN |
        SIUL2_0_PORT222_EMIOS_0_EMIOS_0_CH_7_G_IN |
        SIUL2_0_PORT223_EMIOS_0_EMIOS_0_CH_8_X_IN |
        SIUL2_0_PORT224_SIUL_EIRQ_16 |
        SIUL2_0_PORT225_SIUL_EIRQ_17 |
        SIUL2_0_PORT226_SIUL_EIRQ_18 |
        SIUL2_0_PORT227_SIUL_EIRQ_19 |
        SIUL2_0_PORT228_SIUL_EIRQ_20 |
        SIUL2_0_PORT229_SIUL_EIRQ_21 |
        SIUL2_0_PORT230_SIUL_EIRQ_22 |
        SIUL2_0_PORT231_SIUL_EIRQ_23 |
        SIUL2_0_PORT232_SIUL_EIRQ_24 |
        SIUL2_0_PORT233_SIUL_EIRQ_25 |
        SIUL2_0_PORT234_SIUL_EIRQ_26 |
        SIUL2_0_PORT235_SIUL_EIRQ_27 |
        SIUL2_0_PORT236_SIUL_EIRQ_28 */
        (uint16)( SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U)
                )
    }
    ,
    /*  Mode PORT_INOUT1_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_LPSPI4_LPSPI4_PCS2_INOUT |
        SIUL2_0_PORT1_LPSPI4_LPSPI4_PCS1_INOUT |
        SIUL2_0_PORT7_LPUART3_LPUART3_TX_INOUT |
        SIUL2_0_PORT12_LPSPI1_LPSPI1_PCS5_INOUT |
        SIUL2_0_PORT13_LPSPI1_LPSPI1_PCS4_INOUT |
        SIUL2_0_PORT78_TRGMUX_TRGMUX_IN9 |
        SIUL2_0_PORT79_LPUART2_LPUART2_TX_IN |
        SIUL2_0_PORT80_GMAC0_GMAC0_MII_RGMII_RX_CLK |
        SIUL2_0_PORT110_GMAC1_GMAC1_MII_COL |
        SIUL2_0_PORT111_SAI1_SAI1_SYNC_IN |
        SIUL2_0_PORT131_GMAC1_GMAC1_PPS3_IN |
        SIUL2_0_PORT137_LPUART2_LPUART2_CTS |
        SIUL2_0_PORT180_LPSPI3_LPSPI3_PCS3_IN |
        SIUL2_0_PORT181_LPUART8_LPUART8_RX |
        SIUL2_0_PORT188_LPSPI4_LPSPI4_PCS3_IN |
        SIUL2_0_PORT200_LPSPI5_LPSPI5_PCS3_IN |
        SIUL2_0_PORT201_FXIO_FXIO_D5_IN |
        SIUL2_0_PORT205_LPSPI5_LPSPI5_PCS2_IN |
        SIUL2_0_PORT206_LPSPI2_LPSPI2_PCS0_IN |
        SIUL2_0_PORT213_CAN6_CAN6_RX |
        SIUL2_0_PORT215_FXIO_FXIO_D22_IN |
        SIUL2_0_PORT216_LPSPI5_LPSPI5_PCS2_IN |
        SIUL2_0_PORT217_LPUART12_LPUART12_RX |
        SIUL2_0_PORT219_CAN7_CAN7_RX |
        SIUL2_0_PORT221_FXIO_FXIO_D29_IN |
        SIUL2_0_PORT222_FXIO_FXIO_D30_IN |
        SIUL2_0_PORT223_FXIO_FXIO_D31_IN |
        SIUL2_0_PORT224_EMIOS_0_EMIOS_0_CH_9_H_IN |
        SIUL2_0_PORT225_EMIOS_0_EMIOS_0_CH_10_H_IN |
        SIUL2_0_PORT226_EMIOS_0_EMIOS_0_CH_11_H_IN |
        SIUL2_0_PORT227_EMIOS_0_EMIOS_0_CH_12_H_IN |
        SIUL2_0_PORT228_EMIOS_0_EMIOS_0_CH_13_H_IN |
        SIUL2_0_PORT229_EMIOS_0_EMIOS_0_CH_14_H_IN |
        SIUL2_0_PORT230_EMIOS_0_EMIOS_0_CH_15_H_IN |
        SIUL2_0_PORT231_EMIOS_0_EMIOS_0_CH_16_X_IN |
        SIUL2_0_PORT232_FXIO_FXIO_D24_IN |
        SIUL2_0_PORT233_FXIO_FXIO_D25_IN |
        SIUL2_0_PORT234_FXIO_FXIO_D26_IN |
        SIUL2_0_PORT235_FXIO_FXIO_D27_IN |
        SIUL2_0_PORT236_FXIO_FXIO_D28_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U)
                )
    }
    ,
    /*  Mode PORT_INOUT2_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_EMIOS_0_EMIOS_0_CH_17_Y_INOUT |
        SIUL2_0_PORT1_EMIOS_0_EMIOS_0_CH_9_H_INOUT |
        SIUL2_0_PORT2_EMIOS_1_EMIOS_1_CH_19_Y_INOUT |
        SIUL2_0_PORT3_EMIOS_1_EMIOS_1_CH_20_Y_INOUT |
        SIUL2_0_PORT7_LPSPI0_LPSPI0_PCS1_INOUT |
        SIUL2_0_PORT8_EMIOS_1_EMIOS_1_CH_12_H_INOUT |
        SIUL2_0_PORT9_LPUART2_LPUART2_TX_INOUT |
        SIUL2_0_PORT10_EMIOS_0_EMIOS_0_CH_12_H_INOUT |
        SIUL2_0_PORT11_EMIOS_0_EMIOS_0_CH_13_H_INOUT |
        SIUL2_0_PORT12_EMIOS_0_EMIOS_0_CH_14_H_INOUT |
        SIUL2_0_PORT13_EMIOS_0_EMIOS_0_CH_15_H_INOUT |
        SIUL2_0_PORT14_EMIOS_1_EMIOS_1_CH_4_H_INOUT |
        SIUL2_0_PORT15_EMIOS_0_EMIOS_0_CH_10_H_INOUT |
        SIUL2_0_PORT16_LPSPI4_LPSPI4_PCS3_INOUT |
        SIUL2_0_PORT21_LPSPI2_LPSPI2_PCS2_INOUT |
        SIUL2_0_PORT27_FXIO_FXIO_D5_INOUT |
        SIUL2_0_PORT31_GMAC0_GMAC0_PPS0_INOUT |
        SIUL2_0_PORT111_LPUART2_LPUART2_CTS |
        SIUL2_0_PORT131_GMAC1_GMAC1_MII_COL |
        SIUL2_0_PORT180_LPUART8_LPUART8_TX_IN |
        SIUL2_0_PORT181_LPI2C0_LPI2C0_SDA_IN |
        SIUL2_0_PORT201_LPUART2_LPUART2_TX_IN |
        SIUL2_0_PORT206_LPSPI2_LPSPI2_PCS2_IN |
        SIUL2_0_PORT215_LPSPI5_LPSPI5_PCS0_IN |
        SIUL2_0_PORT216_LPUART12_LPUART12_TX_IN |
        SIUL2_0_PORT217_LPSPI5_LPSPI5_SOUT_IN |
        SIUL2_0_PORT221_LPSPI5_LPSPI5_SIN_IN |
        SIUL2_0_PORT222_LPSPI5_LPSPI5_SOUT_IN |
        SIUL2_0_PORT223_LPSPI5_LPSPI5_SCK_IN |
        SIUL2_0_PORT224_FXIO_FXIO_D16_IN |
        SIUL2_0_PORT225_FXIO_FXIO_D17_IN |
        SIUL2_0_PORT226_FXIO_FXIO_D18_IN |
        SIUL2_0_PORT227_FXIO_FXIO_D19_IN |
        SIUL2_0_PORT228_FXIO_FXIO_D20_IN |
        SIUL2_0_PORT229_FXIO_FXIO_D21_IN |
        SIUL2_0_PORT230_FXIO_FXIO_D22_IN |
        SIUL2_0_PORT231_FXIO_FXIO_D23_IN |
        SIUL2_0_PORT232_LPUART2_LPUART2_TX_IN |
        SIUL2_0_PORT233_LPUART10_LPUART10_RX |
        SIUL2_0_PORT234_LPUART11_LPUART11_TX_IN |
        SIUL2_0_PORT235_LPUART11_LPUART11_RX */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U)
                )
    }
    ,
    /*  Mode PORT_INOUT3_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT3_LPSPI1_LPSPI1_SCK_INOUT |
        SIUL2_0_PORT4_FXIO_FXIO_D6_INOUT |
        SIUL2_0_PORT6_LPSPI1_LPSPI1_PCS1_INOUT |
        SIUL2_0_PORT7_EMIOS_1_EMIOS_1_CH_11_H_INOUT |
        SIUL2_0_PORT8_LPSPI2_LPSPI2_SOUT_INOUT |
        SIUL2_0_PORT9_LPSPI2_LPSPI2_PCS0_INOUT |
        SIUL2_0_PORT11_EMIOS_1_EMIOS_1_CH_1_H_INOUT |
        SIUL2_0_PORT14_LPSPI1_LPSPI1_PCS3_INOUT |
        SIUL2_0_PORT15_LPSPI0_LPSPI0_PCS3_INOUT |
        SIUL2_0_PORT16_EMIOS_0_EMIOS_0_CH_11_H_INOUT |
        SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_6_G_INOUT |
        SIUL2_0_PORT18_EMIOS_1_EMIOS_1_CH_0_X_INOUT |
        SIUL2_0_PORT19_EMIOS_1_EMIOS_1_CH_1_H_INOUT |
        SIUL2_0_PORT20_EMIOS_1_EMIOS_1_CH_2_H_INOUT |
        SIUL2_0_PORT21_EMIOS_1_EMIOS_1_CH_3_H_INOUT |
        SIUL2_0_PORT22_EMIOS_1_EMIOS_1_CH_4_H_INOUT |
        SIUL2_0_PORT23_EMIOS_1_EMIOS_1_CH_6_H_INOUT |
        SIUL2_0_PORT26_EMIOS_1_EMIOS_1_CH_9_H_INOUT |
        SIUL2_0_PORT27_EMIOS_1_EMIOS_1_CH_10_H_INOUT |
        SIUL2_0_PORT28_EMIOS_1_EMIOS_1_CH_11_H_INOUT |
        SIUL2_0_PORT29_EMIOS_1_EMIOS_1_CH_12_H_INOUT |
        SIUL2_0_PORT30_EMIOS_1_EMIOS_1_CH_13_H_INOUT |
        SIUL2_0_PORT31_EMIOS_1_EMIOS_1_CH_14_H_INOUT |
        SIUL2_0_PORT32_LPI2C0_LPI2C0_SDAS_INOUT |
        SIUL2_0_PORT33_LPI2C0_LPI2C0_SCLS_INOUT |
        SIUL2_0_PORT35_LPUART9_LPUART9_TX_INOUT |
        SIUL2_0_PORT40_LPSPI4_LPSPI4_PCS0_INOUT |
        SIUL2_0_PORT41_LPSPI4_LPSPI4_SOUT_INOUT |
        SIUL2_0_PORT42_LPSPI4_LPSPI4_SCK_INOUT |
        SIUL2_0_PORT43_LPSPI4_LPSPI4_SIN_INOUT |
        SIUL2_0_PORT44_LPSPI3_LPSPI3_PCS3_INOUT |
        SIUL2_0_PORT45_LPSPI3_LPSPI3_PCS2_INOUT |
        SIUL2_0_PORT111_GMAC1_GMAC1_MII_CRS |
        SIUL2_0_PORT181_LPSPI1_LPSPI1_PCS0_IN |
        SIUL2_0_PORT224_LPSPI2_LPSPI2_PCS2_IN |
        SIUL2_0_PORT225_LPUART0_LPUART0_RX |
        SIUL2_0_PORT226_LPUART3_LPUART3_TX_IN |
        SIUL2_0_PORT227_LPUART3_LPUART3_RX |
        SIUL2_0_PORT228_LPUART4_LPUART4_TX_IN |
        SIUL2_0_PORT229_LPUART4_LPUART4_RX |
        SIUL2_0_PORT230_LPUART8_LPUART8_TX_IN |
        SIUL2_0_PORT231_LPUART2_LPUART2_RX |
        SIUL2_0_PORT232_LPUART10_LPUART10_TX_IN */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U)
                )
    }
    ,
    /*  Mode PORT_INOUT4_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_FXIO_FXIO_D2_INOUT |
        SIUL2_0_PORT1_FXIO_FXIO_D3_INOUT |
        SIUL2_0_PORT6_EMIOS_1_EMIOS_1_CH_13_H_INOUT |
        SIUL2_0_PORT8_FXIO_FXIO_D6_INOUT |
        SIUL2_0_PORT9_FXIO_FXIO_D7_INOUT |
        SIUL2_0_PORT10_FXIO_FXIO_D0_INOUT |
        SIUL2_0_PORT11_FXIO_FXIO_D1_INOUT |
        SIUL2_0_PORT14_EMIOS_2_EMIOS_2_CH_18_Y_INOUT |
        SIUL2_0_PORT15_LPSPI2_LPSPI2_PCS3_INOUT |
        SIUL2_0_PORT16_LPSPI1_LPSPI1_PCS2_INOUT |
        SIUL2_0_PORT18_LPUART1_LPUART1_TX_INOUT |
        SIUL2_0_PORT21_FXIO_FXIO_D0_INOUT |
        SIUL2_0_PORT22_FXIO_FXIO_D1_INOUT |
        SIUL2_0_PORT23_FXIO_FXIO_D2_INOUT |
        SIUL2_0_PORT26_LPSPI1_LPSPI1_PCS0_INOUT |
        SIUL2_0_PORT27_GMAC0_GMAC0_PPS1_INOUT |
        SIUL2_0_PORT28_LPSPI1_LPSPI1_SCK_INOUT |
        SIUL2_0_PORT29_GMAC0_GMAC0_PPS2_INOUT |
        SIUL2_0_PORT30_LPSPI1_LPSPI1_SOUT_INOUT |
        SIUL2_0_PORT31_FXIO_FXIO_D0_INOUT |
        SIUL2_0_PORT32_FXIO_FXIO_D14_INOUT |
        SIUL2_0_PORT33_LPUART0_LPUART0_TX_INOUT |
        SIUL2_0_PORT34_EMIOS_0_EMIOS_0_CH_8_X_INOUT |
        SIUL2_0_PORT35_EMIOS_0_EMIOS_0_CH_9_H_INOUT |
        SIUL2_0_PORT36_EMIOS_0_EMIOS_0_CH_4_G_INOUT |
        SIUL2_0_PORT37_EMIOS_0_EMIOS_0_CH_5_G_INOUT |
        SIUL2_0_PORT40_EMIOS_1_EMIOS_1_CH_15_H_INOUT |
        SIUL2_0_PORT41_EMIOS_1_EMIOS_1_CH_16_X_INOUT |
        SIUL2_0_PORT42_EMIOS_1_EMIOS_1_CH_17_Y_INOUT |
        SIUL2_0_PORT43_EMIOS_1_EMIOS_1_CH_18_Y_INOUT |
        SIUL2_0_PORT44_EMIOS_0_EMIOS_0_CH_0_X_INOUT |
        SIUL2_0_PORT45_EMIOS_0_EMIOS_0_CH_1_G_INOUT |
        SIUL2_0_PORT46_EMIOS_0_EMIOS_0_CH_2_G_INOUT |
        SIUL2_0_PORT47_EMIOS_0_EMIOS_0_CH_3_G_INOUT |
        SIUL2_0_PORT50_LPUART13_LPUART13_TX_INOUT |
        SIUL2_0_PORT51_GMAC0_GMAC0_PPS0_INOUT |
        SIUL2_0_PORT52_LPUART14_LPUART14_TX_INOUT |
        SIUL2_0_PORT57_LPUART15_LPUART15_TX_INOUT |
        SIUL2_0_PORT59_LPUART5_LPUART5_TX_INOUT |
        SIUL2_0_PORT61_LPUART6_LPUART6_TX_INOUT |
        SIUL2_0_PORT63_EMIOS_0_EMIOS_0_CH_19_Y_INOUT |
        SIUL2_0_PORT224_LPUART0_LPUART0_TX_IN |
        SIUL2_0_PORT225_LPSPI2_LPSPI2_PCS3_IN |
        SIUL2_0_PORT227_CAN7_CAN7_RX |
        SIUL2_0_PORT231_LPUART8_LPUART8_RX */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(7U)
                )
    }
    ,
    /*  Mode PORT_INOUT5_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_EMIOS_1_EMIOS_1_CH_0_X_INOUT |
        SIUL2_0_PORT2_FXIO_FXIO_D4_INOUT |
        SIUL2_0_PORT3_FXIO_FXIO_D5_INOUT |
        SIUL2_0_PORT6_FXIO_FXIO_D19_INOUT |
        SIUL2_0_PORT12_FXIO_FXIO_D9_INOUT |
        SIUL2_0_PORT13_FXIO_FXIO_D8_INOUT |
        SIUL2_0_PORT16_LPSPI0_LPSPI0_PCS4_INOUT |
        SIUL2_0_PORT17_LPUART4_LPUART4_TX_INOUT |
        SIUL2_0_PORT18_LPSPI1_LPSPI1_SOUT_INOUT |
        SIUL2_0_PORT19_LPSPI1_LPSPI1_SCK_INOUT |
        SIUL2_0_PORT20_LPSPI1_LPSPI1_SIN_INOUT |
        SIUL2_0_PORT21_LPSPI1_LPSPI1_PCS0_INOUT |
        SIUL2_0_PORT22_LPSPI1_LPSPI1_PCS1_INOUT |
        SIUL2_0_PORT26_LPSPI0_LPSPI0_PCS0_INOUT |
        SIUL2_0_PORT27_LPUART0_LPUART0_TX_INOUT |
        SIUL2_0_PORT29_LPUART2_LPUART2_TX_INOUT |
        SIUL2_0_PORT30_LPSPI0_LPSPI0_SOUT_INOUT |
        SIUL2_0_PORT31_LPSPI0_LPSPI0_PCS1_INOUT |
        SIUL2_0_PORT32_LPSPI0_LPSPI0_PCS0_INOUT |
        SIUL2_0_PORT33_LPSPI0_LPSPI0_SOUT_INOUT |
        SIUL2_0_PORT34_LPSPI2_LPSPI2_SIN_INOUT |
        SIUL2_0_PORT35_LPSPI2_LPSPI2_SOUT_INOUT |
        SIUL2_0_PORT36_LPSPI0_LPSPI0_SOUT_INOUT |
        SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS1_INOUT |
        SIUL2_0_PORT45_FXIO_FXIO_D8_INOUT |
        SIUL2_0_PORT46_LPSPI1_LPSPI1_SCK_INOUT |
        SIUL2_0_PORT47_LPSPI1_LPSPI1_SIN_INOUT |
        SIUL2_0_PORT48_EMIOS_0_EMIOS_0_CH_4_G_INOUT |
        SIUL2_0_PORT49_EMIOS_0_EMIOS_0_CH_5_G_INOUT |
        SIUL2_0_PORT50_EMIOS_1_EMIOS_1_CH_15_H_INOUT |
        SIUL2_0_PORT51_EMIOS_1_EMIOS_1_CH_15_H_INOUT |
        SIUL2_0_PORT52_EMIOS_1_EMIOS_1_CH_16_X_INOUT |
        SIUL2_0_PORT53_EMIOS_1_EMIOS_1_CH_17_Y_INOUT |
        SIUL2_0_PORT54_EMIOS_1_EMIOS_1_CH_18_Y_INOUT |
        SIUL2_0_PORT55_EMIOS_1_EMIOS_1_CH_19_Y_INOUT |
        SIUL2_0_PORT56_EMIOS_1_EMIOS_1_CH_20_Y_INOUT |
        SIUL2_0_PORT57_EMIOS_1_EMIOS_1_CH_21_Y_INOUT |
        SIUL2_0_PORT58_EMIOS_1_EMIOS_1_CH_22_X_INOUT |
        SIUL2_0_PORT59_EMIOS_1_EMIOS_1_CH_23_X_INOUT |
        SIUL2_0_PORT70_LPI2C1_LPI2C1_SDA_INOUT |
        SIUL2_0_PORT71_FXIO_FXIO_D10_INOUT |
        SIUL2_0_PORT72_LPI2C0_LPI2C0_SCL_INOUT |
        SIUL2_0_PORT73_LPI2C0_LPI2C0_SDA_INOUT |
        SIUL2_0_PORT74_EMIOS_0_EMIOS_0_CH_6_G_INOUT |
        SIUL2_0_PORT77_LPUART10_LPUART10_TX_INOUT |
        SIUL2_0_PORT225_CAN6_CAN6_RX */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(1U)
                )
    }
    ,
    /*  Mode PORT_INOUT6_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_LPSPI0_LPSPI0_PCS7_INOUT |
        SIUL2_0_PORT1_LPSPI0_LPSPI0_PCS6_INOUT |
        SIUL2_0_PORT3_LPUART0_LPUART0_TX_INOUT |
        SIUL2_0_PORT6_LPSPI3_LPSPI3_PCS1_INOUT |
        SIUL2_0_PORT7_FXIO_FXIO_D9_INOUT |
        SIUL2_0_PORT8_EMIOS_2_EMIOS_2_CH_7_H_INOUT |
        SIUL2_0_PORT9_LPSPI3_LPSPI3_PCS0_INOUT |
        SIUL2_0_PORT11_LPSPI1_LPSPI1_PCS0_INOUT |
        SIUL2_0_PORT12_EMIOS_1_EMIOS_1_CH_2_H_INOUT |
        SIUL2_0_PORT13_EMIOS_1_EMIOS_1_CH_3_H_INOUT |
        SIUL2_0_PORT14_FXIO_FXIO_D14_INOUT |
        SIUL2_0_PORT15_LPSPI5_LPSPI5_PCS0_INOUT |
        SIUL2_0_PORT16_LPUART6_LPUART6_TX_INOUT |
        SIUL2_0_PORT18_EMIOS_1_EMIOS_1_CH_16_X_INOUT |
        SIUL2_0_PORT26_FXIO_FXIO_D1_INOUT |
        SIUL2_0_PORT29_LPSPI1_LPSPI1_SIN_INOUT |
        SIUL2_0_PORT32_EMIOS_0_EMIOS_0_CH_3_G_INOUT |
        SIUL2_0_PORT33_EMIOS_0_EMIOS_0_CH_7_G_INOUT |
        SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS0_INOUT |
        SIUL2_0_PORT48_LPSPI1_LPSPI1_SOUT_INOUT |
        SIUL2_0_PORT49_LPSPI1_LPSPI1_PCS3_INOUT |
        SIUL2_0_PORT50_FXIO_FXIO_D1_INOUT |
        SIUL2_0_PORT51_FXIO_FXIO_D2_INOUT |
        SIUL2_0_PORT52_FXIO_FXIO_D3_INOUT |
        SIUL2_0_PORT53_FXIO_FXIO_D4_INOUT |
        SIUL2_0_PORT54_LPSPI3_LPSPI3_PCS1_INOUT |
        SIUL2_0_PORT55_FXIO_FXIO_D4_INOUT |
        SIUL2_0_PORT56_FXIO_FXIO_D5_INOUT |
        SIUL2_0_PORT57_FXIO_FXIO_D6_INOUT |
        SIUL2_0_PORT58_FXIO_FXIO_D7_INOUT |
        SIUL2_0_PORT59_FXIO_FXIO_D8_INOUT |
        SIUL2_0_PORT60_FXIO_FXIO_D9_INOUT |
        SIUL2_0_PORT61_FXIO_FXIO_D10_INOUT |
        SIUL2_0_PORT62_FXIO_FXIO_D11_INOUT |
        SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_0_X_INOUT |
        SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_1_G_INOUT |
        SIUL2_0_PORT66_EMIOS_0_EMIOS_0_CH_2_G_INOUT |
        SIUL2_0_PORT67_EMIOS_0_EMIOS_0_CH_3_G_INOUT |
        SIUL2_0_PORT68_EMIOS_0_EMIOS_0_CH_8_X_INOUT |
        SIUL2_0_PORT69_EMIOS_0_EMIOS_0_CH_16_X_INOUT |
        SIUL2_0_PORT70_FXIO_FXIO_D11_INOUT |
        SIUL2_0_PORT71_LPUART1_LPUART1_TX_INOUT |
        SIUL2_0_PORT73_LPUART1_LPUART1_TX_INOUT |
        SIUL2_0_PORT74_LPUART11_LPUART11_TX_INOUT |
        SIUL2_0_PORT76_EMIOS_1_EMIOS_1_CH_2_H_INOUT |
        SIUL2_0_PORT77_EMIOS_1_EMIOS_1_CH_3_H_INOUT |
        SIUL2_0_PORT78_EMIOS_0_EMIOS_0_CH_10_H_INOUT |
        SIUL2_0_PORT79_EMIOS_0_EMIOS_0_CH_11_H_INOUT |
        SIUL2_0_PORT80_LPSPI3_LPSPI3_SIN_INOUT |
        SIUL2_0_PORT81_LPSPI3_LPSPI3_SCK_INOUT |
        SIUL2_0_PORT83_LPUART7_LPUART7_TX_INOUT |
        SIUL2_0_PORT85_GMAC0_GMAC0_PPS1_INOUT |
        SIUL2_0_PORT86_EMIOS_0_EMIOS_0_CH_8_X_INOUT |
        SIUL2_0_PORT88_LPUART12_LPUART12_TX_INOUT |
        SIUL2_0_PORT90_LPUART13_LPUART13_TX_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U)
                )
    }
    ,
    /*  Mode PORT_INOUT7_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT2_LPSPI5_LPSPI5_SIN_INOUT |
        SIUL2_0_PORT3_LPSPI5_LPSPI5_SCK_INOUT |
        SIUL2_0_PORT4_JTAG_JTAG_TMS_SWD_DIO_INOUT |
        SIUL2_0_PORT5_SYSTEM_RESET_B_INOUT |
        SIUL2_0_PORT11_LPSPI2_LPSPI2_SCK_INOUT |
        SIUL2_0_PORT13_LPUART11_LPUART11_TX_INOUT |
        SIUL2_0_PORT14_LPSPI5_LPSPI5_PCS1_INOUT |
        SIUL2_0_PORT15_FXIO_FXIO_D31_INOUT |
        SIUL2_0_PORT17_LPSPI3_LPSPI3_SOUT_INOUT |
        SIUL2_0_PORT18_EMIOS_2_EMIOS_2_CH_0_X_INOUT |
        SIUL2_0_PORT19_EMIOS_2_EMIOS_2_CH_1_H_INOUT |
        SIUL2_0_PORT20_EMIOS_2_EMIOS_2_CH_2_H_INOUT |
        SIUL2_0_PORT21_EMIOS_2_EMIOS_2_CH_3_H_INOUT |
        SIUL2_0_PORT26_EMIOS_2_EMIOS_2_CH_9_H_INOUT |
        SIUL2_0_PORT27_EMIOS_2_EMIOS_2_CH_10_H_INOUT |
        SIUL2_0_PORT28_EMIOS_2_EMIOS_2_CH_11_H_INOUT |
        SIUL2_0_PORT29_EMIOS_2_EMIOS_2_CH_12_H_INOUT |
        SIUL2_0_PORT30_EMIOS_2_EMIOS_2_CH_13_H_INOUT |
        SIUL2_0_PORT36_GMAC0_GMAC0_MII_RMII_RGMII_MDIO_INOUT |
        SIUL2_0_PORT42_LPUART9_LPUART9_TX_INOUT |
        SIUL2_0_PORT48_LPUART4_LPUART4_TX_INOUT |
        SIUL2_0_PORT49_EMIOS_1_EMIOS_1_CH_7_H_INOUT |
        SIUL2_0_PORT50_LPSPI1_LPSPI1_PCS1_INOUT |
        SIUL2_0_PORT54_EMIOS_2_EMIOS_2_CH_18_Y_INOUT |
        SIUL2_0_PORT55_EMIOS_2_EMIOS_2_CH_19_Y_INOUT |
        SIUL2_0_PORT56_EMIOS_2_EMIOS_2_CH_20_Y_INOUT |
        SIUL2_0_PORT57_EMIOS_2_EMIOS_2_CH_21_Y_INOUT |
        SIUL2_0_PORT58_EMIOS_2_EMIOS_2_CH_22_X_INOUT |
        SIUL2_0_PORT59_EMIOS_2_EMIOS_2_CH_23_X_INOUT |
        SIUL2_0_PORT60_EMIOS_2_EMIOS_2_CH_10_H_INOUT |
        SIUL2_0_PORT61_EMIOS_2_EMIOS_2_CH_11_H_INOUT |
        SIUL2_0_PORT66_LPSPI3_LPSPI3_PCS2_INOUT |
        SIUL2_0_PORT70_LPSPI1_LPSPI1_PCS1_INOUT |
        SIUL2_0_PORT71_LPI2C1_LPI2C1_SCL_INOUT |
        SIUL2_0_PORT75_EMIOS_1_EMIOS_1_CH_1_H_INOUT |
        SIUL2_0_PORT76_EMIOS_0_EMIOS_0_CH_22_X_INOUT |
        SIUL2_0_PORT77_EMIOS_0_EMIOS_0_CH_23_X_INOUT |
        SIUL2_0_PORT78_LPSPI2_LPSPI2_PCS0_INOUT |
        SIUL2_0_PORT79_LPSPI2_LPSPI2_SCK_INOUT |
        SIUL2_0_PORT80_EMIOS_1_EMIOS_1_CH_9_H_INOUT |
        SIUL2_0_PORT82_FXIO_FXIO_D6_INOUT |
        SIUL2_0_PORT88_EMIOS_1_EMIOS_1_CH_0_X_INOUT |
        SIUL2_0_PORT89_EMIOS_1_EMIOS_1_CH_1_H_INOUT |
        SIUL2_0_PORT90_EMIOS_1_EMIOS_1_CH_3_H_INOUT |
        SIUL2_0_PORT91_EMIOS_1_EMIOS_1_CH_4_H_INOUT |
        SIUL2_0_PORT92_EMIOS_1_EMIOS_1_CH_7_H_INOUT |
        SIUL2_0_PORT93_EMIOS_1_EMIOS_1_CH_10_H_INOUT |
        SIUL2_0_PORT94_EMIOS_1_EMIOS_1_CH_12_H_INOUT |
        SIUL2_0_PORT95_EMIOS_1_EMIOS_1_CH_14_H_INOUT |
        SIUL2_0_PORT97_LPUART5_LPUART5_TX_INOUT |
        SIUL2_0_PORT104_LPSPI3_LPSPI3_SOUT_INOUT |
        SIUL2_0_PORT109_LPSPI5_LPSPI5_SIN_INOUT |
        SIUL2_0_PORT110_LPSPI5_LPSPI5_SCK_INOUT |
        SIUL2_0_PORT111_FXIO_FXIO_D6_INOUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                )
    }
    ,
    /*  Mode PORT_INOUT8_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT16_FXIO_FXIO_D30_INOUT |
        SIUL2_0_PORT17_FXIO_FXIO_D19_INOUT |
        SIUL2_0_PORT26_GMAC0_GMAC0_PPS0_INOUT |
        SIUL2_0_PORT32_EMIOS_1_EMIOS_1_CH_6_H_INOUT |
        SIUL2_0_PORT33_EMIOS_1_EMIOS_1_CH_5_H_INOUT |
        SIUL2_0_PORT34_SAI0_SAI0_D0_INOUT |
        SIUL2_0_PORT36_EMIOS_1_EMIOS_1_CH_10_H_INOUT |
        SIUL2_0_PORT37_EMIOS_1_EMIOS_1_CH_11_H_INOUT |
        SIUL2_0_PORT40_LPSPI0_LPSPI0_PCS5_INOUT |
        SIUL2_0_PORT45_LPUART8_LPUART8_TX_INOUT |
        SIUL2_0_PORT47_LPUART7_LPUART7_TX_INOUT |
        SIUL2_0_PORT50_EMIOS_2_EMIOS_2_CH_14_H_INOUT |
        SIUL2_0_PORT51_EMIOS_2_EMIOS_2_CH_15_H_INOUT |
        SIUL2_0_PORT52_EMIOS_2_EMIOS_2_CH_16_X_INOUT |
        SIUL2_0_PORT53_EMIOS_2_EMIOS_2_CH_17_Y_INOUT |
        SIUL2_0_PORT54_LPUART1_LPUART1_TX_INOUT |
        SIUL2_0_PORT57_LPSPI2_LPSPI2_PCS0_INOUT |
        SIUL2_0_PORT59_LPSPI2_LPSPI2_SOUT_INOUT |
        SIUL2_0_PORT60_LPSPI2_LPSPI2_SIN_INOUT |
        SIUL2_0_PORT61_LPSPI2_LPSPI2_SCK_INOUT |
        SIUL2_0_PORT65_FXIO_FXIO_D5_INOUT |
        SIUL2_0_PORT66_LPSPI0_LPSPI0_PCS2_INOUT |
        SIUL2_0_PORT67_LPUART0_LPUART0_TX_INOUT |
        SIUL2_0_PORT68_FXIO_FXIO_D5_INOUT |
        SIUL2_0_PORT69_FXIO_FXIO_D4_INOUT |
        SIUL2_0_PORT72_EMIOS_1_EMIOS_1_CH_9_H_INOUT |
        SIUL2_0_PORT73_EMIOS_1_EMIOS_1_CH_8_X_INOUT |
        SIUL2_0_PORT74_LPSPI2_LPSPI2_PCS1_INOUT |
        SIUL2_0_PORT75_FXIO_FXIO_D15_INOUT |
        SIUL2_0_PORT76_LPSPI2_LPSPI2_PCS1_INOUT |
        SIUL2_0_PORT80_EMIOS_2_EMIOS_2_CH_9_H_INOUT |
        SIUL2_0_PORT82_FXIO_FXIO_D12_INOUT |
        SIUL2_0_PORT83_FXIO_FXIO_D13_INOUT |
        SIUL2_0_PORT84_FXIO_FXIO_D14_INOUT |
        SIUL2_0_PORT85_FXIO_FXIO_D15_INOUT |
        SIUL2_0_PORT87_FXIO_FXIO_D16_INOUT |
        SIUL2_0_PORT88_FXIO_FXIO_D17_INOUT |
        SIUL2_0_PORT89_FXIO_FXIO_D18_INOUT |
        SIUL2_0_PORT90_FXIO_FXIO_D19_INOUT |
        SIUL2_0_PORT91_FXIO_FXIO_D20_INOUT |
        SIUL2_0_PORT92_FXIO_FXIO_D21_INOUT |
        SIUL2_0_PORT93_FXIO_FXIO_D22_INOUT |
        SIUL2_0_PORT94_FXIO_FXIO_D0_INOUT |
        SIUL2_0_PORT95_FXIO_FXIO_D1_INOUT |
        SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_2_G_INOUT |
        SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_3_G_INOUT |
        SIUL2_0_PORT98_EMIOS_1_EMIOS_1_CH_21_Y_INOUT |
        SIUL2_0_PORT99_EMIOS_1_EMIOS_1_CH_22_X_INOUT |
        SIUL2_0_PORT100_EMIOS_1_EMIOS_1_CH_23_X_INOUT |
        SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_19_Y_INOUT |
        SIUL2_0_PORT102_FXIO_FXIO_D3_INOUT |
        SIUL2_0_PORT103_LPUART2_LPUART2_TX_INOUT |
        SIUL2_0_PORT104_LPI2C1_LPI2C1_SDA_INOUT |
        SIUL2_0_PORT105_LPI2C1_LPI2C1_SCL_INOUT |
        SIUL2_0_PORT106_EMIOS_0_EMIOS_0_CH_16_X_INOUT |
        SIUL2_0_PORT107_EMIOS_0_EMIOS_0_CH_17_Y_INOUT |
        SIUL2_0_PORT108_EMIOS_0_EMIOS_0_CH_18_Y_INOUT |
        SIUL2_0_PORT109_EMIOS_0_EMIOS_0_CH_20_Y_INOUT |
        SIUL2_0_PORT110_EMIOS_0_EMIOS_0_CH_21_Y_INOUT |
        SIUL2_0_PORT111_EMIOS_0_EMIOS_0_CH_0_X_INOUT |
        SIUL2_0_PORT113_LPSPI5_LPSPI5_PCS0_INOUT |
        SIUL2_0_PORT122_LPUART14_LPUART14_TX_INOUT |
        SIUL2_0_PORT124_LPUART15_LPUART15_TX_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U)
                )
    }
    ,
    /*  Mode PORT_INOUT9_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT29_GMAC1_GMAC1_MII_RMII_RGMII_MDIO_INOUT |
        SIUL2_0_PORT31_GMAC1_GMAC1_PPS0_INOUT |
        SIUL2_0_PORT34_FXIO_FXIO_D18_INOUT |
        SIUL2_0_PORT35_FXIO_FXIO_D17_INOUT |
        SIUL2_0_PORT36_SAI0_SAI0_D1_INOUT |
        SIUL2_0_PORT40_FXIO_FXIO_D29_INOUT |
        SIUL2_0_PORT41_FXIO_FXIO_D28_INOUT |
        SIUL2_0_PORT42_FXIO_FXIO_D27_INOUT |
        SIUL2_0_PORT43_FXIO_FXIO_D26_INOUT |
        SIUL2_0_PORT44_FXIO_FXIO_D25_INOUT |
        SIUL2_0_PORT45_FXIO_FXIO_D24_INOUT |
        SIUL2_0_PORT46_FXIO_FXIO_D23_INOUT |
        SIUL2_0_PORT47_FXIO_FXIO_D22_INOUT |
        SIUL2_0_PORT49_LPSPI3_LPSPI3_PCS0_INOUT |
        SIUL2_0_PORT54_FXIO_FXIO_D15_INOUT |
        SIUL2_0_PORT59_SAI0_SAI0_D0_INOUT |
        SIUL2_0_PORT70_EMIOS_1_EMIOS_1_CH_6_H_INOUT |
        SIUL2_0_PORT71_EMIOS_1_EMIOS_1_CH_7_H_INOUT |
        SIUL2_0_PORT74_LPSPI4_LPSPI4_PCS0_INOUT |
        SIUL2_0_PORT75_LPSPI4_LPSPI4_SOUT_INOUT |
        SIUL2_0_PORT76_FXIO_FXIO_D19_INOUT |
        SIUL2_0_PORT77_FXIO_FXIO_D16_INOUT |
        SIUL2_0_PORT78_EMIOS_1_EMIOS_1_CH_4_H_INOUT |
        SIUL2_0_PORT79_LPUART2_LPUART2_TX_INOUT |
        SIUL2_0_PORT80_LPI2C1_LPI2C1_SDAS_INOUT |
        SIUL2_0_PORT81_LPI2C1_LPI2C1_SCLS_INOUT |
        SIUL2_0_PORT82_EMIOS_2_EMIOS_2_CH_12_H_INOUT |
        SIUL2_0_PORT83_EMIOS_2_EMIOS_2_CH_13_H_INOUT |
        SIUL2_0_PORT84_EMIOS_2_EMIOS_2_CH_14_H_INOUT |
        SIUL2_0_PORT85_EMIOS_2_EMIOS_2_CH_15_H_INOUT |
        SIUL2_0_PORT88_EMIOS_2_EMIOS_2_CH_0_X_INOUT |
        SIUL2_0_PORT89_EMIOS_2_EMIOS_2_CH_1_H_INOUT |
        SIUL2_0_PORT90_EMIOS_2_EMIOS_2_CH_2_H_INOUT |
        SIUL2_0_PORT91_EMIOS_2_EMIOS_2_CH_3_H_INOUT |
        SIUL2_0_PORT92_FXIO_FXIO_D2_INOUT |
        SIUL2_0_PORT93_EMIOS_2_EMIOS_2_CH_4_H_INOUT |
        SIUL2_0_PORT94_EMIOS_2_EMIOS_2_CH_5_H_INOUT |
        SIUL2_0_PORT96_LPSPI3_LPSPI3_SOUT_INOUT |
        SIUL2_0_PORT97_LPSPI3_LPSPI3_SCK_INOUT |
        SIUL2_0_PORT98_LPSPI1_LPSPI1_SOUT_INOUT |
        SIUL2_0_PORT99_LPSPI1_LPSPI1_PCS0_INOUT |
        SIUL2_0_PORT100_LPSPI1_LPSPI1_PCS1_INOUT |
        SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_2_G_INOUT |
        SIUL2_0_PORT102_EMIOS_1_EMIOS_1_CH_12_H_INOUT |
        SIUL2_0_PORT103_LPSPI3_LPSPI3_PCS3_INOUT |
        SIUL2_0_PORT105_FXIO_FXIO_D0_INOUT |
        SIUL2_0_PORT106_EMIOS_1_EMIOS_1_CH_10_H_INOUT |
        SIUL2_0_PORT109_FXIO_FXIO_D7_INOUT |
        SIUL2_0_PORT110_LPUART1_LPUART1_TX_INOUT |
        SIUL2_0_PORT111_EMIOS_1_EMIOS_1_CH_14_H_INOUT |
        SIUL2_0_PORT112_EMIOS_0_EMIOS_0_CH_1_G_INOUT |
        SIUL2_0_PORT113_EMIOS_0_EMIOS_0_CH_18_Y_INOUT |
        SIUL2_0_PORT114_EMIOS_1_EMIOS_1_CH_15_H_INOUT |
        SIUL2_0_PORT115_EMIOS_1_EMIOS_1_CH_16_X_INOUT |
        SIUL2_0_PORT116_EMIOS_1_EMIOS_1_CH_17_Y_INOUT |
        SIUL2_0_PORT117_EMIOS_1_EMIOS_1_CH_18_Y_INOUT |
        SIUL2_0_PORT118_EMIOS_1_EMIOS_1_CH_19_Y_INOUT |
        SIUL2_0_PORT119_EMIOS_1_EMIOS_1_CH_20_Y_INOUT |
        SIUL2_0_PORT120_EMIOS_1_EMIOS_1_CH_21_Y_INOUT |
        SIUL2_0_PORT121_EMIOS_1_EMIOS_1_CH_22_X_INOUT |
        SIUL2_0_PORT122_EMIOS_1_EMIOS_1_CH_23_X_INOUT |
        SIUL2_0_PORT127_LPSPI5_LPSPI5_SCK_INOUT |
        SIUL2_0_PORT132_LPSPI0_LPSPI0_PCS0_INOUT |
        SIUL2_0_PORT136_LPSPI3_LPSPI3_PCS1_INOUT |
        SIUL2_0_PORT137_LPSPI5_LPSPI5_SOUT_INOUT |
        SIUL2_0_PORT139_LPUART4_LPUART4_TX_INOUT |
        SIUL2_0_PORT142_EMIOS_0_EMIOS_0_CH_19_Y_INOUT */
        (uint16)( SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U)
                )
    }
    ,
    /*  Mode PORT_INOUT10_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT48_FXIO_FXIO_D21_INOUT |
        SIUL2_0_PORT49_FXIO_FXIO_D20_INOUT |
        SIUL2_0_PORT60_GMAC0_GMAC0_PPS3_INOUT |
        SIUL2_0_PORT61_SAI0_SAI0_D1_INOUT |
        SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_14_H_INOUT |
        SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_15_H_INOUT |
        SIUL2_0_PORT70_LPSPI0_LPSPI0_PCS1_INOUT |
        SIUL2_0_PORT71_LPSPI0_LPSPI0_PCS0_INOUT |
        SIUL2_0_PORT72_LPSPI0_LPSPI0_SCK_INOUT |
        SIUL2_0_PORT73_LPSPI0_LPSPI0_SIN_INOUT |
        SIUL2_0_PORT75_FXIO_FXIO_D19_INOUT |
        SIUL2_0_PORT83_LPSPI2_LPSPI2_PCS1_INOUT |
        SIUL2_0_PORT89_LPSPI4_LPSPI4_PCS1_INOUT |
        SIUL2_0_PORT92_LPI2C1_LPI2C1_SCL_INOUT |
        SIUL2_0_PORT93_LPI2C1_LPI2C1_SDA_INOUT |
        SIUL2_0_PORT95_EMIOS_2_EMIOS_2_CH_6_H_INOUT |
        SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_16_X_INOUT |
        SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_17_Y_INOUT |
        SIUL2_0_PORT98_FXIO_FXIO_D4_INOUT |
        SIUL2_0_PORT99_FXIO_FXIO_D5_INOUT |
        SIUL2_0_PORT103_LPSPI0_LPSPI0_PCS3_INOUT |
        SIUL2_0_PORT105_LPUART6_LPUART6_TX_INOUT |
        SIUL2_0_PORT109_LPI2C0_LPI2C0_SDA_INOUT |
        SIUL2_0_PORT110_LPI2C0_LPI2C0_SCL_INOUT |
        SIUL2_0_PORT111_LPSPI0_LPSPI0_SCK_INOUT |
        SIUL2_0_PORT112_GMAC0_GMAC0_MII_RMII_RGMII_MDIO_INOUT |
        SIUL2_0_PORT114_FXIO_FXIO_D2_INOUT |
        SIUL2_0_PORT115_FXIO_FXIO_D3_INOUT |
        SIUL2_0_PORT116_FXIO_FXIO_D25_INOUT |
        SIUL2_0_PORT117_FXIO_FXIO_D26_INOUT |
        SIUL2_0_PORT118_FXIO_FXIO_D27_INOUT |
        SIUL2_0_PORT119_FXIO_FXIO_D28_INOUT |
        SIUL2_0_PORT120_FXIO_FXIO_D29_INOUT |
        SIUL2_0_PORT122_FXIO_FXIO_D7_INOUT |
        SIUL2_0_PORT127_FXIO_FXIO_D6_INOUT |
        SIUL2_0_PORT128_LPSPI0_LPSPI0_SIN_INOUT |
        SIUL2_0_PORT129_LPSPI0_LPSPI0_SCK_INOUT |
        SIUL2_0_PORT130_LPSPI0_LPSPI0_SOUT_INOUT |
        SIUL2_0_PORT131_SAI1_SAI1_D0_INOUT |
        SIUL2_0_PORT132_LPSPI1_LPSPI1_PCS1_INOUT |
        SIUL2_0_PORT134_LPSPI0_LPSPI0_PCS2_INOUT |
        SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_7_G_INOUT |
        SIUL2_0_PORT136_EMIOS_0_EMIOS_0_CH_6_G_INOUT |
        SIUL2_0_PORT137_EMIOS_0_EMIOS_0_CH_7_G_INOUT |
        SIUL2_0_PORT138_LPSPI3_LPSPI3_SIN_INOUT |
        SIUL2_0_PORT139_LPSPI2_LPSPI2_PCS0_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U)
                )
    }
    ,
    /*  Mode PORT_INOUT11_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT35_GMAC0_GMAC0_MII_RMII_RGMII_TX_CLK_INOUT |
        SIUL2_0_PORT51_GMAC1_GMAC1_MII_RMII_RGMII_MDIO_INOUT |
        SIUL2_0_PORT52_GMAC1_GMAC1_PPS2_INOUT |
        SIUL2_0_PORT66_QUADSPI_QUADSPI_IOFA3_INOUT |
        SIUL2_0_PORT72_FXIO_FXIO_D12_INOUT |
        SIUL2_0_PORT73_FXIO_FXIO_D13_INOUT |
        SIUL2_0_PORT74_EMIOS_1_EMIOS_1_CH_0_X_INOUT |
        SIUL2_0_PORT76_SAI0_SAI0_BCLK_INOUT |
        SIUL2_0_PORT77_SAI0_SAI0_SYNC_INOUT |
        SIUL2_0_PORT78_FXIO_FXIO_D16_INOUT |
        SIUL2_0_PORT79_LPI2C1_LPI2C1_SCL_INOUT |
        SIUL2_0_PORT80_FXIO_FXIO_D15_INOUT |
        SIUL2_0_PORT81_FXIO_FXIO_D14_INOUT |
        SIUL2_0_PORT98_FXIO_FXIO_D6_INOUT |
        SIUL2_0_PORT99_FXIO_FXIO_D7_INOUT |
        SIUL2_0_PORT104_FXIO_FXIO_D1_INOUT |
        SIUL2_0_PORT106_LPSPI0_LPSPI0_SIN_INOUT |
        SIUL2_0_PORT109_GMAC0_GMAC0_PPS1_INOUT |
        SIUL2_0_PORT110_GMAC0_GMAC0_PPS0_INOUT |
        SIUL2_0_PORT111_GMAC0_GMAC0_PPS2_INOUT |
        SIUL2_0_PORT112_LPSPI0_LPSPI0_SIN_INOUT |
        SIUL2_0_PORT116_EMIOS_2_EMIOS_2_CH_0_X_INOUT |
        SIUL2_0_PORT117_EMIOS_2_EMIOS_2_CH_8_X_INOUT |
        SIUL2_0_PORT118_EMIOS_2_EMIOS_2_CH_22_X_INOUT |
        SIUL2_0_PORT119_EMIOS_2_EMIOS_2_CH_23_X_INOUT |
        SIUL2_0_PORT122_EMIOS_2_EMIOS_2_CH_7_H_INOUT |
        SIUL2_0_PORT123_EMIOS_2_EMIOS_2_CH_9_H_INOUT |
        SIUL2_0_PORT124_EMIOS_2_EMIOS_2_CH_0_X_INOUT |
        SIUL2_0_PORT125_EMIOS_2_EMIOS_2_CH_8_X_INOUT |
        SIUL2_0_PORT126_EMIOS_2_EMIOS_2_CH_16_X_INOUT |
        SIUL2_0_PORT127_EMIOS_2_EMIOS_2_CH_22_X_INOUT |
        SIUL2_0_PORT128_FXIO_FXIO_D3_INOUT |
        SIUL2_0_PORT129_FXIO_FXIO_D2_INOUT |
        SIUL2_0_PORT130_EMIOS_0_EMIOS_0_CH_3_G_INOUT |
        SIUL2_0_PORT131_EMIOS_0_EMIOS_0_CH_19_Y_INOUT |
        SIUL2_0_PORT132_EMIOS_1_EMIOS_1_CH_4_H_INOUT |
        SIUL2_0_PORT133_EMIOS_1_EMIOS_1_CH_5_H_INOUT |
        SIUL2_0_PORT136_LPSPI5_LPSPI5_PCS1_INOUT |
        SIUL2_0_PORT137_EMIOS_1_EMIOS_1_CH_13_H_INOUT |
        SIUL2_0_PORT138_LPSPI2_LPSPI2_PCS1_INOUT |
        SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_1_G_INOUT |
        SIUL2_0_PORT140_LPUART2_LPUART2_TX_INOUT |
        SIUL2_0_PORT143_LPSPI2_LPSPI2_SCK_INOUT |
        SIUL2_0_PORT144_LPUART3_LPUART3_TX_INOUT |
        SIUL2_0_PORT147_EMIOS_0_EMIOS_0_CH_22_X_INOUT |
        SIUL2_0_PORT148_EMIOS_1_EMIOS_1_CH_0_X_INOUT |
        SIUL2_0_PORT149_EMIOS_1_EMIOS_1_CH_1_H_INOUT |
        SIUL2_0_PORT150_EMIOS_1_EMIOS_1_CH_2_H_INOUT |
        SIUL2_0_PORT151_EMIOS_1_EMIOS_1_CH_3_H_INOUT |
        SIUL2_0_PORT152_EMIOS_1_EMIOS_1_CH_4_H_INOUT |
        SIUL2_0_PORT153_EMIOS_1_EMIOS_1_CH_5_H_INOUT |
        SIUL2_0_PORT154_EMIOS_1_EMIOS_1_CH_6_H_INOUT |
        SIUL2_0_PORT155_EMIOS_1_EMIOS_1_CH_7_H_INOUT |
        SIUL2_0_PORT160_LPUART5_LPUART5_TX_INOUT |
        SIUL2_0_PORT162_LPUART6_LPUART6_TX_INOUT |
        SIUL2_0_PORT167_LPSPI2_LPSPI2_PCS0_INOUT |
        SIUL2_0_PORT172_LPUART10_LPUART10_TX_INOUT */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(12U)
                )
    }
    ,
    /*  Mode PORT_INOUT12_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT65_GMAC1_GMAC1_MII_RMII_RGMII_TX_CLK_INOUT |
        SIUL2_0_PORT80_LPI2C1_LPI2C1_SDA_INOUT |
        SIUL2_0_PORT81_FXIO_FXIO_D2_INOUT |
        SIUL2_0_PORT82_SAI0_SAI0_D2_INOUT |
        SIUL2_0_PORT83_SAI0_SAI0_D3_INOUT |
        SIUL2_0_PORT84_GMAC0_GMAC0_PPS0_INOUT |
        SIUL2_0_PORT90_LPSPI4_LPSPI4_SIN_INOUT |
        SIUL2_0_PORT91_LPSPI4_LPSPI4_SCK_INOUT |
        SIUL2_0_PORT93_FXIO_FXIO_D3_INOUT |
        SIUL2_0_PORT94_FXIO_FXIO_D23_INOUT |
        SIUL2_0_PORT95_FXIO_FXIO_D24_INOUT |
        SIUL2_0_PORT96_FXIO_FXIO_D0_INOUT |
        SIUL2_0_PORT97_FXIO_FXIO_D1_INOUT |
        SIUL2_0_PORT98_LPUART3_LPUART3_TX_INOUT |
        SIUL2_0_PORT101_FXIO_FXIO_D15_INOUT |
        SIUL2_0_PORT102_FXIO_FXIO_D13_INOUT |
        SIUL2_0_PORT104_EMIOS_0_EMIOS_0_CH_12_H_INOUT |
        SIUL2_0_PORT105_EMIOS_0_EMIOS_0_CH_13_H_INOUT |
        SIUL2_0_PORT107_LPSPI0_LPSPI0_SCK_INOUT |
        SIUL2_0_PORT108_LPSPI0_LPSPI0_SOUT_INOUT |
        SIUL2_0_PORT109_SAI1_SAI1_D0_INOUT |
        SIUL2_0_PORT111_SAI1_SAI1_SYNC_INOUT |
        SIUL2_0_PORT112_EMIOS_1_EMIOS_1_CH_15_H_INOUT |
        SIUL2_0_PORT113_LPSPI3_LPSPI3_PCS0_INOUT |
        SIUL2_0_PORT116_LPSPI1_LPSPI1_PCS2_INOUT |
        SIUL2_0_PORT122_FXIO_FXIO_D30_INOUT |
        SIUL2_0_PORT123_FXIO_FXIO_D31_INOUT |
        SIUL2_0_PORT130_EMIOS_1_EMIOS_1_CH_8_X_INOUT |
        SIUL2_0_PORT131_FXIO_FXIO_D6_INOUT |
        SIUL2_0_PORT132_EMIOS_0_EMIOS_0_CH_18_Y_INOUT |
        SIUL2_0_PORT133_EMIOS_0_EMIOS_0_CH_19_Y_INOUT |
        SIUL2_0_PORT134_EMIOS_1_EMIOS_1_CH_14_H_INOUT |
        SIUL2_0_PORT136_FXIO_FXIO_D12_INOUT |
        SIUL2_0_PORT138_EMIOS_0_EMIOS_0_CH_20_Y_INOUT |
        SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_21_Y_INOUT |
        SIUL2_0_PORT140_EMIOS_1_EMIOS_1_CH_5_H_INOUT |
        SIUL2_0_PORT142_LPUART5_LPUART5_TX_INOUT |
        SIUL2_0_PORT143_EMIOS_0_EMIOS_0_CH_22_X_INOUT |
        SIUL2_0_PORT144_LPSPI2_LPSPI2_SIN_INOUT |
        SIUL2_0_PORT145_FXIO_FXIO_D5_INOUT |
        SIUL2_0_PORT146_FXIO_FXIO_D4_INOUT |
        SIUL2_0_PORT160_EMIOS_2_EMIOS_2_CH_0_X_INOUT |
        SIUL2_0_PORT161_EMIOS_2_EMIOS_2_CH_1_H_INOUT |
        SIUL2_0_PORT162_EMIOS_2_EMIOS_2_CH_2_H_INOUT |
        SIUL2_0_PORT163_EMIOS_2_EMIOS_2_CH_3_H_INOUT |
        SIUL2_0_PORT164_EMIOS_2_EMIOS_2_CH_4_H_INOUT |
        SIUL2_0_PORT165_EMIOS_2_EMIOS_2_CH_5_H_INOUT |
        SIUL2_0_PORT166_EMIOS_2_EMIOS_2_CH_6_H_INOUT |
        SIUL2_0_PORT167_EMIOS_2_EMIOS_2_CH_7_H_INOUT |
        SIUL2_0_PORT168_EMIOS_2_EMIOS_2_CH_8_X_INOUT |
        SIUL2_0_PORT169_EMIOS_2_EMIOS_2_CH_9_H_INOUT |
        SIUL2_0_PORT170_EMIOS_2_EMIOS_2_CH_10_H_INOUT |
        SIUL2_0_PORT171_EMIOS_2_EMIOS_2_CH_11_H_INOUT |
        SIUL2_0_PORT172_EMIOS_2_EMIOS_2_CH_12_H_INOUT |
        SIUL2_0_PORT173_EMIOS_2_EMIOS_2_CH_13_H_INOUT |
        SIUL2_0_PORT174_EMIOS_2_EMIOS_2_CH_14_H_INOUT |
        SIUL2_0_PORT175_EMIOS_2_EMIOS_2_CH_15_H_INOUT |
        SIUL2_0_PORT176_LPUART12_LPUART12_TX_INOUT |
        SIUL2_0_PORT178_LPUART7_LPUART7_TX_INOUT |
        SIUL2_0_PORT180_LPUART8_LPUART8_TX_INOUT |
        SIUL2_0_PORT183_LPUART9_LPUART9_TX_INOUT |
        SIUL2_0_PORT187_LPUART11_LPUART11_TX_INOUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(11U)
                )
    }
    ,
    /*  Mode PORT_INOUT13_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT83_GMAC0_GMAC0_MII_RMII_RGMII_TX_CLK_INOUT |
        SIUL2_0_PORT91_LPUART13_LPUART13_TX_INOUT |
        SIUL2_0_PORT92_LPUART0_LPUART0_TX_INOUT |
        SIUL2_0_PORT98_LPSPI5_LPSPI5_SOUT_INOUT |
        SIUL2_0_PORT100_LPSPI5_LPSPI5_PCS0_INOUT |
        SIUL2_0_PORT101_LPSPI0_LPSPI0_PCS1_INOUT |
        SIUL2_0_PORT102_LPSPI0_LPSPI0_PCS0_INOUT |
        SIUL2_0_PORT103_QUADSPI_QUADSPI_IOFA1_INOUT |
        SIUL2_0_PORT104_FXIO_FXIO_D11_INOUT |
        SIUL2_0_PORT105_FXIO_FXIO_D10_INOUT |
        SIUL2_0_PORT106_QUADSPI_QUADSPI_SCKFA_INOUT |
        SIUL2_0_PORT107_QUADSPI_QUADSPI_IOFA0_INOUT |
        SIUL2_0_PORT108_QUADSPI_QUADSPI_IOFA2_INOUT |
        SIUL2_0_PORT111_FXIO_FXIO_D10_INOUT |
        SIUL2_0_PORT113_FXIO_FXIO_D9_INOUT |
        SIUL2_0_PORT116_LPSPI3_LPSPI3_SIN_INOUT |
        SIUL2_0_PORT122_LPSPI5_LPSPI5_SCK_INOUT |
        SIUL2_0_PORT123_LPSPI5_LPSPI5_SOUT_INOUT |
        SIUL2_0_PORT124_LPSPI5_LPSPI5_SIN_INOUT |
        SIUL2_0_PORT125_LPSPI5_LPSPI5_PCS2_INOUT |
        SIUL2_0_PORT126_LPSPI5_LPSPI5_PCS3_INOUT |
        SIUL2_0_PORT132_LPUART12_LPUART12_TX_INOUT |
        SIUL2_0_PORT134_LPUART10_LPUART10_TX_INOUT |
        SIUL2_0_PORT137_GMAC0_GMAC0_PPS3_INOUT |
        SIUL2_0_PORT140_GMAC0_GMAC0_PPS3_INOUT |
        SIUL2_0_PORT144_EMIOS_0_EMIOS_0_CH_23_X_INOUT |
        SIUL2_0_PORT145_EMIOS_2_EMIOS_2_CH_23_X_INOUT |
        SIUL2_0_PORT146_EMIOS_2_EMIOS_2_CH_17_Y_INOUT |
        SIUL2_0_PORT149_EMIOS_2_EMIOS_2_CH_19_Y_INOUT |
        SIUL2_0_PORT150_EMIOS_2_EMIOS_2_CH_20_Y_INOUT |
        SIUL2_0_PORT151_EMIOS_2_EMIOS_2_CH_21_Y_INOUT |
        SIUL2_0_PORT152_EMIOS_2_EMIOS_2_CH_4_H_INOUT |
        SIUL2_0_PORT153_EMIOS_2_EMIOS_2_CH_5_H_INOUT |
        SIUL2_0_PORT154_EMIOS_2_EMIOS_2_CH_6_H_INOUT |
        SIUL2_0_PORT158_LPSPI0_LPSPI0_SOUT_INOUT |
        SIUL2_0_PORT159_LPSPI0_LPSPI0_PCS0_INOUT |
        SIUL2_0_PORT160_LPSPI2_LPSPI2_SCK_INOUT |
        SIUL2_0_PORT161_LPSPI2_LPSPI2_SIN_INOUT |
        SIUL2_0_PORT162_LPSPI2_LPSPI2_SOUT_INOUT |
        SIUL2_0_PORT163_LPSPI2_LPSPI2_PCS0_INOUT |
        SIUL2_0_PORT164_LPSPI2_LPSPI2_SOUT_INOUT |
        SIUL2_0_PORT167_LPI2C1_LPI2C1_SCL_INOUT |
        SIUL2_0_PORT168_LPI2C1_LPI2C1_SDA_INOUT |
        SIUL2_0_PORT176_EMIOS_2_EMIOS_2_CH_16_X_INOUT |
        SIUL2_0_PORT177_EMIOS_2_EMIOS_2_CH_17_Y_INOUT |
        SIUL2_0_PORT178_EMIOS_2_EMIOS_2_CH_18_Y_INOUT |
        SIUL2_0_PORT179_EMIOS_2_EMIOS_2_CH_19_Y_INOUT |
        SIUL2_0_PORT180_EMIOS_2_EMIOS_2_CH_20_Y_INOUT |
        SIUL2_0_PORT181_EMIOS_2_EMIOS_2_CH_21_Y_INOUT |
        SIUL2_0_PORT182_EMIOS_2_EMIOS_2_CH_22_X_INOUT |
        SIUL2_0_PORT183_EMIOS_2_EMIOS_2_CH_23_X_INOUT |
        SIUL2_0_PORT192_LPUART13_LPUART13_TX_INOUT |
        SIUL2_0_PORT194_LPUART14_LPUART14_TX_INOUT |
        SIUL2_0_PORT196_LPUART15_LPUART15_TX_INOUT |
        SIUL2_0_PORT202_FXIO_FXIO_D2_INOUT |
        SIUL2_0_PORT203_FXIO_FXIO_D3_INOUT |
        SIUL2_0_PORT206_LPSPI2_LPSPI2_PCS0_INOUT */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U)
                )
    }
[!ENDVAR!]




[!VAR "SIUL2_0_INOUT_SETTINGS_ON_SUBDERIV5"!]
    /* Inout settings for pad PORT0 :   {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI4_LPSPI4_PCS2_INOUT inout functionality */
    {0U, 34U, 257U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_17_Y_INOUT inout functionality */
    {0U, 35U, 65U, 2U, 0U}, 
    /* FXIO_FXIO_D2_INOUT inout functionality */
    {0U, 37U, 154U, 2U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_0_X_INOUT inout functionality */
    {0U, 38U, 80U, 3U, 0U}, 
    /* LPSPI0_LPSPI0_PCS7_INOUT inout functionality */
    {0U, 39U, 228U, 1U, 0U}, 
    /* Inout settings for pad PORT1 :   {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI4_LPSPI4_PCS1_INOUT inout functionality */
    {1U, 34U, 256U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_9_H_INOUT inout functionality */
    {1U, 35U, 57U, 1U, 0U}, 
    /* FXIO_FXIO_D3_INOUT inout functionality */
    {1U, 37U, 155U, 1U, 0U}, 
    /* LPSPI0_LPSPI0_PCS6_INOUT inout functionality */
    {1U, 39U, 227U, 1U, 0U}, 
    /* Inout settings for pad PORT2 :   {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_19_Y_INOUT inout functionality */
    {2U, 35U, 99U, 4U, 0U}, 
    /* FXIO_FXIO_D4_INOUT inout functionality */
    {2U, 38U, 156U, 3U, 0U}, 
    /* LPSPI5_LPSPI5_SIN_INOUT inout functionality */
    {2U, 40U, 267U, 2U, 0U}, 
    /* Inout settings for pad PORT3 :   {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_20_Y_INOUT inout functionality */
    {3U, 35U, 100U, 4U, 0U}, 
    /* LPSPI1_LPSPI1_SCK_INOUT inout functionality */
    {3U, 36U, 238U, 1U, 0U}, 
    /* FXIO_FXIO_D5_INOUT inout functionality */
    {3U, 38U, 157U, 3U, 0U}, 
    /* LPUART0_LPUART0_TX_INOUT inout functionality */
    {3U, 39U, 363U, 1U, 0U}, 
    /* LPSPI5_LPSPI5_SCK_INOUT inout functionality */
    {3U, 40U, 266U, 2U, 0U}, 
    /* Inout settings for pad PORT4 :   {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D6_INOUT inout functionality */
    {4U, 36U, 158U, 8U, 0U}, 
    /* JTAG_JTAG_TMS_SWD_DIO_INOUT inout functionality */
    {4U, 40U, 186U, 0U, 0U}, 
    /* Inout settings for pad PORT5 :   {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* SYSTEM_RESET_B_INOUT inout functionality */
    {5U, 40U, 65535U, 0U, 0U}, 
    /* Inout settings for pad PORT6 :   {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI1_LPSPI1_PCS1_INOUT inout functionality */
    {6U, 36U, 233U, 1U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_13_H_INOUT inout functionality */
    {6U, 37U, 93U, 1U, 0U}, 
    /* FXIO_FXIO_D19_INOUT inout functionality */
    {6U, 38U, 171U, 4U, 0U}, 
    /* LPSPI3_LPSPI3_PCS1_INOUT inout functionality */
    {6U, 39U, 249U, 5U, 0U}, 
    /* Inout settings for pad PORT7 :   {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART3_LPUART3_TX_INOUT inout functionality */
    {7U, 34U, 366U, 1U, 0U}, 
    /* LPSPI0_LPSPI0_PCS1_INOUT inout functionality */
    {7U, 35U, 222U, 3U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_11_H_INOUT inout functionality */
    {7U, 36U, 91U, 1U, 0U}, 
    /* FXIO_FXIO_D9_INOUT inout functionality */
    {7U, 39U, 161U, 3U, 0U}, 
    /* Inout settings for pad PORT8 :   {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_12_H_INOUT inout functionality */
    {8U, 35U, 92U, 2U, 0U}, 
    /* LPSPI2_LPSPI2_SOUT_INOUT inout functionality */
    {8U, 36U, 247U, 1U, 0U}, 
    /* FXIO_FXIO_D6_INOUT inout functionality */
    {8U, 37U, 158U, 2U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_7_H_INOUT inout functionality */
    {8U, 39U, 119U, 3U, 0U}, 
    /* Inout settings for pad PORT9 :   {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART2_LPUART2_TX_INOUT inout functionality */
    {9U, 35U, 365U, 1U, 0U}, 
    /* LPSPI2_LPSPI2_PCS0_INOUT inout functionality */
    {9U, 36U, 241U, 1U, 0U}, 
    /* FXIO_FXIO_D7_INOUT inout functionality */
    {9U, 37U, 159U, 2U, 0U}, 
    /* LPSPI3_LPSPI3_PCS0_INOUT inout functionality */
    {9U, 39U, 248U, 3U, 0U}, 
    /* Inout settings for pad PORT10 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_12_H_INOUT inout functionality */
    {10U, 35U, 60U, 2U, 0U}, 
    /* FXIO_FXIO_D0_INOUT inout functionality */
    {10U, 37U, 152U, 2U, 0U}, 
    /* Inout settings for pad PORT11 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_13_H_INOUT inout functionality */
    {11U, 35U, 61U, 1U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_1_H_INOUT inout functionality */
    {11U, 36U, 81U, 3U, 0U}, 
    /* FXIO_FXIO_D1_INOUT inout functionality */
    {11U, 37U, 153U, 2U, 0U}, 
    /* LPSPI1_LPSPI1_PCS0_INOUT inout functionality */
    {11U, 39U, 232U, 2U, 0U}, 
    /* LPSPI2_LPSPI2_SCK_INOUT inout functionality */
    {11U, 40U, 245U, 5U, 0U}, 
    /* Inout settings for pad PORT12 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI1_LPSPI1_PCS5_INOUT inout functionality */
    {12U, 34U, 237U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_14_H_INOUT inout functionality */
    {12U, 35U, 62U, 1U, 0U}, 
    /* FXIO_FXIO_D9_INOUT inout functionality */
    {12U, 38U, 161U, 4U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_2_H_INOUT inout functionality */
    {12U, 39U, 82U, 4U, 0U}, 
    /* Inout settings for pad PORT13 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI1_LPSPI1_PCS4_INOUT inout functionality */
    {13U, 34U, 236U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_15_H_INOUT inout functionality */
    {13U, 35U, 63U, 2U, 0U}, 
    /* FXIO_FXIO_D8_INOUT inout functionality */
    {13U, 38U, 160U, 4U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_3_H_INOUT inout functionality */
    {13U, 39U, 83U, 4U, 0U}, 
    /* LPUART11_LPUART11_TX_INOUT inout functionality */
    {13U, 40U, 412U, 1U, 0U}, 
    /* Inout settings for pad PORT14 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_4_H_INOUT inout functionality */
    {14U, 35U, 84U, 7U, 0U}, 
    /* LPSPI1_LPSPI1_PCS3_INOUT inout functionality */
    {14U, 36U, 235U, 2U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_18_Y_INOUT inout functionality */
    {14U, 37U, 130U, 4U, 0U}, 
    /* FXIO_FXIO_D14_INOUT inout functionality */
    {14U, 39U, 166U, 4U, 0U}, 
    /* LPSPI5_LPSPI5_PCS1_INOUT inout functionality */
    {14U, 40U, 263U, 2U, 0U}, 
    /* Inout settings for pad PORT15 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_10_H_INOUT inout functionality */
    {15U, 35U, 58U, 2U, 0U}, 
    /* LPSPI0_LPSPI0_PCS3_INOUT inout functionality */
    {15U, 36U, 224U, 1U, 0U}, 
    /* LPSPI2_LPSPI2_PCS3_INOUT inout functionality */
    {15U, 37U, 244U, 1U, 0U}, 
    /* LPSPI5_LPSPI5_PCS0_INOUT inout functionality */
    {15U, 39U, 262U, 3U, 0U}, 
    /* FXIO_FXIO_D31_INOUT inout functionality */
    {15U, 40U, 183U, 1U, 0U}, 
    /* Inout settings for pad PORT16 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI4_LPSPI4_PCS3_INOUT inout functionality */
    {16U, 34U, 258U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_11_H_INOUT inout functionality */
    {16U, 35U, 59U, 2U, 0U}, 
    /* LPSPI1_LPSPI1_PCS2_INOUT inout functionality */
    {16U, 36U, 234U, 2U, 0U}, 
    /* LPSPI0_LPSPI0_PCS4_INOUT inout functionality */
    {16U, 37U, 225U, 1U, 0U}, 
    /* LPUART6_LPUART6_TX_INOUT inout functionality */
    {16U, 38U, 369U, 1U, 0U}, 
    /* FXIO_FXIO_D30_INOUT inout functionality */
    {16U, 40U, 182U, 1U, 0U}, 
    /* Inout settings for pad PORT17 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_6_G_INOUT inout functionality */
    {17U, 35U, 54U, 2U, 0U}, 
    /* LPUART4_LPUART4_TX_INOUT inout functionality */
    {17U, 37U, 367U, 1U, 0U}, 
    /* LPSPI3_LPSPI3_SOUT_INOUT inout functionality */
    {17U, 39U, 254U, 2U, 0U}, 
    /* FXIO_FXIO_D19_INOUT inout functionality */
    {17U, 40U, 171U, 1U, 0U}, 
    /* Inout settings for pad PORT18 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_0_X_INOUT inout functionality */
    {18U, 35U, 80U, 1U, 0U}, 
    /* LPUART1_LPUART1_TX_INOUT inout functionality */
    {18U, 36U, 364U, 4U, 0U}, 
    /* LPSPI1_LPSPI1_SOUT_INOUT inout functionality */
    {18U, 37U, 240U, 4U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_16_X_INOUT inout functionality */
    {18U, 38U, 96U, 1U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_0_X_INOUT inout functionality */
    {18U, 39U, 112U, 2U, 0U}, 
    /* Inout settings for pad PORT19 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_1_H_INOUT inout functionality */
    {19U, 35U, 81U, 1U, 0U}, 
    /* LPSPI1_LPSPI1_SCK_INOUT inout functionality */
    {19U, 37U, 238U, 3U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_1_H_INOUT inout functionality */
    {19U, 39U, 113U, 2U, 0U}, 
    /* Inout settings for pad PORT20 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_2_H_INOUT inout functionality */
    {20U, 35U, 82U, 2U, 0U}, 
    /* LPSPI1_LPSPI1_SIN_INOUT inout functionality */
    {20U, 37U, 239U, 3U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_2_H_INOUT inout functionality */
    {20U, 39U, 114U, 2U, 0U}, 
    /* Inout settings for pad PORT21 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI2_LPSPI2_PCS2_INOUT inout functionality */
    {21U, 34U, 243U, 1U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_3_H_INOUT inout functionality */
    {21U, 35U, 83U, 1U, 0U}, 
    /* FXIO_FXIO_D0_INOUT inout functionality */
    {21U, 36U, 152U, 3U, 0U}, 
    /* LPSPI1_LPSPI1_PCS0_INOUT inout functionality */
    {21U, 37U, 232U, 3U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_3_H_INOUT inout functionality */
    {21U, 39U, 115U, 2U, 0U}, 
    /* Inout settings for pad PORT22 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_4_H_INOUT inout functionality */
    {22U, 35U, 84U, 1U, 0U}, 
    /* FXIO_FXIO_D1_INOUT inout functionality */
    {22U, 36U, 153U, 3U, 0U}, 
    /* LPSPI1_LPSPI1_PCS1_INOUT inout functionality */
    {22U, 37U, 233U, 3U, 0U}, 
    /* Inout settings for pad PORT23 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_6_H_INOUT inout functionality */
    {23U, 35U, 86U, 2U, 0U}, 
    /* FXIO_FXIO_D2_INOUT inout functionality */
    {23U, 36U, 154U, 3U, 0U}, 
    /* Inout settings for pad PORT26 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_9_H_INOUT inout functionality */
    {26U, 35U, 89U, 2U, 0U}, 
    /* LPSPI1_LPSPI1_PCS0_INOUT inout functionality */
    {26U, 36U, 232U, 5U, 0U}, 
    /* LPSPI0_LPSPI0_PCS0_INOUT inout functionality */
    {26U, 37U, 221U, 3U, 0U}, 
    /* FXIO_FXIO_D1_INOUT inout functionality */
    {26U, 38U, 153U, 7U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_9_H_INOUT inout functionality */
    {26U, 39U, 121U, 2U, 0U}, 
    /* GMAC0_GMAC0_PPS0_INOUT inout functionality */
    {26U, 40U, 144U, 3U, 0U}, 
    /* Inout settings for pad PORT27 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D5_INOUT inout functionality */
    {27U, 34U, 157U, 9U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_10_H_INOUT inout functionality */
    {27U, 35U, 90U, 3U, 0U}, 
    /* GMAC0_GMAC0_PPS1_INOUT inout functionality */
    {27U, 36U, 145U, 3U, 0U}, 
    /* LPUART0_LPUART0_TX_INOUT inout functionality */
    {27U, 37U, 363U, 4U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_10_H_INOUT inout functionality */
    {27U, 39U, 122U, 2U, 0U}, 
    /* Inout settings for pad PORT28 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_11_H_INOUT inout functionality */
    {28U, 35U, 91U, 2U, 0U}, 
    /* LPSPI1_LPSPI1_SCK_INOUT inout functionality */
    {28U, 36U, 238U, 4U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_11_H_INOUT inout functionality */
    {28U, 39U, 123U, 2U, 0U}, 
    /* Inout settings for pad PORT29 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_12_H_INOUT inout functionality */
    {29U, 35U, 92U, 3U, 0U}, 
    /* GMAC0_GMAC0_PPS2_INOUT inout functionality */
    {29U, 36U, 146U, 3U, 0U}, 
    /* LPUART2_LPUART2_TX_INOUT inout functionality */
    {29U, 37U, 365U, 5U, 0U}, 
    /* LPSPI1_LPSPI1_SIN_INOUT inout functionality */
    {29U, 38U, 239U, 4U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_12_H_INOUT inout functionality */
    {29U, 39U, 124U, 1U, 0U}, 
    /* GMAC1_GMAC1_MII_RMII_RGMII_MDIO_INOUT inout functionality */
    {29U, 41U, 454U, 1U, 0U}, 
    /* Inout settings for pad PORT30 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_13_H_INOUT inout functionality */
    {30U, 35U, 93U, 2U, 0U}, 
    /* LPSPI1_LPSPI1_SOUT_INOUT inout functionality */
    {30U, 36U, 240U, 5U, 0U}, 
    /* LPSPI0_LPSPI0_SOUT_INOUT inout functionality */
    {30U, 37U, 231U, 4U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_13_H_INOUT inout functionality */
    {30U, 39U, 125U, 2U, 0U}, 
    /* Inout settings for pad PORT31 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* GMAC0_GMAC0_PPS0_INOUT inout functionality */
    {31U, 34U, 144U, 5U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_14_H_INOUT inout functionality */
    {31U, 35U, 94U, 2U, 0U}, 
    /* FXIO_FXIO_D0_INOUT inout functionality */
    {31U, 36U, 152U, 6U, 0U}, 
    /* LPSPI0_LPSPI0_PCS1_INOUT inout functionality */
    {31U, 37U, 222U, 2U, 0U}, 
    /* GMAC1_GMAC1_PPS0_INOUT inout functionality */
    {31U, 41U, 457U, 1U, 0U}, 
    /* Inout settings for pad PORT32 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPI2C0_LPI2C0_SDAS_INOUT inout functionality */
    {32U, 34U, 215U, 1U, 0U}, 
    /* FXIO_FXIO_D14_INOUT inout functionality */
    {32U, 35U, 166U, 3U, 0U}, 
    /* LPSPI0_LPSPI0_PCS0_INOUT inout functionality */
    {32U, 36U, 221U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_3_G_INOUT inout functionality */
    {32U, 37U, 51U, 4U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_6_H_INOUT inout functionality */
    {32U, 39U, 86U, 1U, 0U}, 
    /* Inout settings for pad PORT33 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPI2C0_LPI2C0_SCLS_INOUT inout functionality */
    {33U, 34U, 213U, 1U, 0U}, 
    /* LPUART0_LPUART0_TX_INOUT inout functionality */
    {33U, 35U, 363U, 2U, 0U}, 
    /* LPSPI0_LPSPI0_SOUT_INOUT inout functionality */
    {33U, 36U, 231U, 3U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_7_G_INOUT inout functionality */
    {33U, 37U, 55U, 3U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_5_H_INOUT inout functionality */
    {33U, 39U, 85U, 1U, 0U}, 
    /* Inout settings for pad PORT34 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_8_X_INOUT inout functionality */
    {34U, 35U, 56U, 1U, 0U}, 
    /* LPSPI2_LPSPI2_SIN_INOUT inout functionality */
    {34U, 36U, 246U, 2U, 0U}, 
    /* SAI0_SAI0_D0_INOUT inout functionality */
    {34U, 39U, 316U, 1U, 0U}, 
    /* FXIO_FXIO_D18_INOUT inout functionality */
    {34U, 40U, 170U, 1U, 0U}, 
    /* Inout settings for pad PORT35 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART9_LPUART9_TX_INOUT inout functionality */
    {35U, 34U, 410U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_9_H_INOUT inout functionality */
    {35U, 35U, 57U, 2U, 0U}, 
    /* LPSPI2_LPSPI2_SOUT_INOUT inout functionality */
    {35U, 36U, 247U, 2U, 0U}, 
    /* FXIO_FXIO_D17_INOUT inout functionality */
    {35U, 40U, 169U, 1U, 0U}, 
    /* GMAC0_GMAC0_MII_RMII_RGMII_TX_CLK_INOUT inout functionality */
    {35U, 42U, 296U, 5U, 0U}, 
    /* Inout settings for pad PORT36 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_4_G_INOUT inout functionality */
    {36U, 35U, 52U, 1U, 0U}, 
    /* LPSPI0_LPSPI0_SOUT_INOUT inout functionality */
    {36U, 36U, 231U, 2U, 0U}, 
    /* GMAC0_GMAC0_MII_RMII_RGMII_MDIO_INOUT inout functionality */
    {36U, 38U, 291U, 1U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_10_H_INOUT inout functionality */
    {36U, 39U, 90U, 6U, 0U}, 
    /* SAI0_SAI0_D1_INOUT inout functionality */
    {36U, 40U, 317U, 2U, 0U}, 
    /* Inout settings for pad PORT37 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_5_G_INOUT inout functionality */
    {37U, 35U, 53U, 1U, 0U}, 
    /* LPSPI0_LPSPI0_PCS1_INOUT inout functionality */
    {37U, 36U, 222U, 1U, 0U}, 
    /* LPSPI0_LPSPI0_PCS0_INOUT inout functionality */
    {37U, 37U, 221U, 2U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_11_H_INOUT inout functionality */
    {37U, 39U, 91U, 5U, 0U}, 
    /* Inout settings for pad PORT40 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI4_LPSPI4_PCS0_INOUT inout functionality */
    {40U, 34U, 255U, 2U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_15_H_INOUT inout functionality */
    {40U, 35U, 95U, 6U, 0U}, 
    /* LPSPI0_LPSPI0_PCS5_INOUT inout functionality */
    {40U, 39U, 226U, 1U, 0U}, 
    /* FXIO_FXIO_D29_INOUT inout functionality */
    {40U, 40U, 181U, 1U, 0U}, 
    /* Inout settings for pad PORT41 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI4_LPSPI4_SOUT_INOUT inout functionality */
    {41U, 34U, 261U, 2U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_16_X_INOUT inout functionality */
    {41U, 35U, 96U, 5U, 0U}, 
    /* FXIO_FXIO_D28_INOUT inout functionality */
    {41U, 40U, 180U, 1U, 0U}, 
    /* Inout settings for pad PORT42 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI4_LPSPI4_SCK_INOUT inout functionality */
    {42U, 34U, 259U, 2U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_17_Y_INOUT inout functionality */
    {42U, 35U, 97U, 4U, 0U}, 
    /* LPUART9_LPUART9_TX_INOUT inout functionality */
    {42U, 38U, 410U, 2U, 0U}, 
    /* FXIO_FXIO_D27_INOUT inout functionality */
    {42U, 40U, 179U, 1U, 0U}, 
    /* Inout settings for pad PORT43 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI4_LPSPI4_SIN_INOUT inout functionality */
    {43U, 34U, 260U, 2U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_18_Y_INOUT inout functionality */
    {43U, 35U, 98U, 4U, 0U}, 
    /* FXIO_FXIO_D26_INOUT inout functionality */
    {43U, 40U, 178U, 1U, 0U}, 
    /* Inout settings for pad PORT44 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI3_LPSPI3_PCS3_INOUT inout functionality */
    {44U, 34U, 251U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_0_X_INOUT inout functionality */
    {44U, 35U, 48U, 1U, 0U}, 
    /* FXIO_FXIO_D25_INOUT inout functionality */
    {44U, 40U, 177U, 1U, 0U}, 
    /* Inout settings for pad PORT45 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI3_LPSPI3_PCS2_INOUT inout functionality */
    {45U, 34U, 250U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_1_G_INOUT inout functionality */
    {45U, 35U, 49U, 2U, 0U}, 
    /* FXIO_FXIO_D8_INOUT inout functionality */
    {45U, 36U, 160U, 3U, 0U}, 
    /* LPUART8_LPUART8_TX_INOUT inout functionality */
    {45U, 39U, 409U, 1U, 0U}, 
    /* FXIO_FXIO_D24_INOUT inout functionality */
    {45U, 40U, 176U, 1U, 0U}, 
    /* Inout settings for pad PORT46 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_2_G_INOUT inout functionality */
    {46U, 35U, 50U, 3U, 0U}, 
    /* LPSPI1_LPSPI1_SCK_INOUT inout functionality */
    {46U, 36U, 238U, 2U, 0U}, 
    /* FXIO_FXIO_D23_INOUT inout functionality */
    {46U, 40U, 175U, 1U, 0U}, 
    /* Inout settings for pad PORT47 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_3_G_INOUT inout functionality */
    {47U, 35U, 51U, 1U, 0U}, 
    /* LPSPI1_LPSPI1_SIN_INOUT inout functionality */
    {47U, 36U, 239U, 1U, 0U}, 
    /* LPUART7_LPUART7_TX_INOUT inout functionality */
    {47U, 39U, 370U, 1U, 0U}, 
    /* FXIO_FXIO_D22_INOUT inout functionality */
    {47U, 40U, 174U, 1U, 0U}, 
    /* Inout settings for pad PORT48 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_4_G_INOUT inout functionality */
    {48U, 35U, 52U, 2U, 0U}, 
    /* LPSPI1_LPSPI1_SOUT_INOUT inout functionality */
    {48U, 36U, 240U, 2U, 0U}, 
    /* LPUART4_LPUART4_TX_INOUT inout functionality */
    {48U, 37U, 367U, 2U, 0U}, 
    /* FXIO_FXIO_D21_INOUT inout functionality */
    {48U, 40U, 173U, 1U, 0U}, 
    /* Inout settings for pad PORT49 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_5_G_INOUT inout functionality */
    {49U, 35U, 53U, 2U, 0U}, 
    /* LPSPI1_LPSPI1_PCS3_INOUT inout functionality */
    {49U, 36U, 235U, 1U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_7_H_INOUT inout functionality */
    {49U, 37U, 87U, 7U, 0U}, 
    /* LPSPI3_LPSPI3_PCS0_INOUT inout functionality */
    {49U, 39U, 248U, 2U, 0U}, 
    /* FXIO_FXIO_D20_INOUT inout functionality */
    {49U, 40U, 172U, 1U, 0U}, 
    /* Inout settings for pad PORT50 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART13_LPUART13_TX_INOUT inout functionality */
    {50U, 34U, 414U, 1U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_15_H_INOUT inout functionality */
    {50U, 35U, 95U, 2U, 0U}, 
    /* FXIO_FXIO_D1_INOUT inout functionality */
    {50U, 36U, 153U, 6U, 0U}, 
    /* LPSPI1_LPSPI1_PCS1_INOUT inout functionality */
    {50U, 37U, 233U, 2U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_14_H_INOUT inout functionality */
    {50U, 38U, 126U, 2U, 0U}, 
    /* Inout settings for pad PORT51 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* GMAC0_GMAC0_PPS0_INOUT inout functionality */
    {51U, 34U, 144U, 4U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_15_H_INOUT inout functionality */
    {51U, 35U, 95U, 3U, 0U}, 
    /* FXIO_FXIO_D2_INOUT inout functionality */
    {51U, 36U, 154U, 5U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_15_H_INOUT inout functionality */
    {51U, 38U, 127U, 3U, 0U}, 
    /* GMAC1_GMAC1_MII_RMII_RGMII_MDIO_INOUT inout functionality */
    {51U, 41U, 454U, 2U, 0U}, 
    /* Inout settings for pad PORT52 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART14_LPUART14_TX_INOUT inout functionality */
    {52U, 34U, 415U, 1U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_16_X_INOUT inout functionality */
    {52U, 35U, 96U, 3U, 0U}, 
    /* FXIO_FXIO_D3_INOUT inout functionality */
    {52U, 36U, 155U, 5U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_16_X_INOUT inout functionality */
    {52U, 38U, 128U, 2U, 0U}, 
    /* GMAC1_GMAC1_PPS2_INOUT inout functionality */
    {52U, 41U, 458U, 1U, 0U}, 
    /* Inout settings for pad PORT53 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_17_Y_INOUT inout functionality */
    {53U, 35U, 97U, 2U, 0U}, 
    /* FXIO_FXIO_D4_INOUT inout functionality */
    {53U, 36U, 156U, 5U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_17_Y_INOUT inout functionality */
    {53U, 38U, 129U, 2U, 0U}, 
    /* Inout settings for pad PORT54 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_18_Y_INOUT inout functionality */
    {54U, 35U, 98U, 2U, 0U}, 
    /* LPSPI3_LPSPI3_PCS1_INOUT inout functionality */
    {54U, 36U, 249U, 4U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_18_Y_INOUT inout functionality */
    {54U, 37U, 130U, 2U, 0U}, 
    /* LPUART1_LPUART1_TX_INOUT inout functionality */
    {54U, 38U, 364U, 5U, 0U}, 
    /* FXIO_FXIO_D15_INOUT inout functionality */
    {54U, 39U, 167U, 5U, 0U}, 
    /* Inout settings for pad PORT55 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_19_Y_INOUT inout functionality */
    {55U, 35U, 99U, 2U, 0U}, 
    /* FXIO_FXIO_D4_INOUT inout functionality */
    {55U, 36U, 156U, 6U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_19_Y_INOUT inout functionality */
    {55U, 37U, 131U, 2U, 0U}, 
    /* Inout settings for pad PORT56 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_20_Y_INOUT inout functionality */
    {56U, 35U, 100U, 2U, 0U}, 
    /* FXIO_FXIO_D5_INOUT inout functionality */
    {56U, 36U, 157U, 6U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_20_Y_INOUT inout functionality */
    {56U, 37U, 132U, 2U, 0U}, 
    /* Inout settings for pad PORT57 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART15_LPUART15_TX_INOUT inout functionality */
    {57U, 34U, 416U, 1U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_21_Y_INOUT inout functionality */
    {57U, 35U, 101U, 2U, 0U}, 
    /* FXIO_FXIO_D6_INOUT inout functionality */
    {57U, 36U, 158U, 5U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_21_Y_INOUT inout functionality */
    {57U, 37U, 133U, 2U, 0U}, 
    /* LPSPI2_LPSPI2_PCS0_INOUT inout functionality */
    {57U, 38U, 241U, 4U, 0U}, 
    /* Inout settings for pad PORT58 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_22_X_INOUT inout functionality */
    {58U, 35U, 102U, 2U, 0U}, 
    /* FXIO_FXIO_D7_INOUT inout functionality */
    {58U, 36U, 159U, 6U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_22_X_INOUT inout functionality */
    {58U, 37U, 134U, 2U, 0U}, 
    /* Inout settings for pad PORT59 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART5_LPUART5_TX_INOUT inout functionality */
    {59U, 34U, 368U, 3U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_23_X_INOUT inout functionality */
    {59U, 35U, 103U, 2U, 0U}, 
    /* FXIO_FXIO_D8_INOUT inout functionality */
    {59U, 36U, 160U, 2U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_23_X_INOUT inout functionality */
    {59U, 37U, 135U, 2U, 0U}, 
    /* LPSPI2_LPSPI2_SOUT_INOUT inout functionality */
    {59U, 38U, 247U, 3U, 0U}, 
    /* SAI0_SAI0_D0_INOUT inout functionality */
    {59U, 39U, 316U, 2U, 0U}, 
    /* Inout settings for pad PORT60 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D9_INOUT inout functionality */
    {60U, 36U, 161U, 2U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_10_H_INOUT inout functionality */
    {60U, 37U, 122U, 3U, 0U}, 
    /* LPSPI2_LPSPI2_SIN_INOUT inout functionality */
    {60U, 38U, 246U, 3U, 0U}, 
    /* GMAC0_GMAC0_PPS3_INOUT inout functionality */
    {60U, 40U, 147U, 2U, 0U}, 
    /* Inout settings for pad PORT61 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART6_LPUART6_TX_INOUT inout functionality */
    {61U, 34U, 369U, 3U, 0U}, 
    /* FXIO_FXIO_D10_INOUT inout functionality */
    {61U, 36U, 162U, 2U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_11_H_INOUT inout functionality */
    {61U, 37U, 123U, 3U, 0U}, 
    /* LPSPI2_LPSPI2_SCK_INOUT inout functionality */
    {61U, 38U, 245U, 3U, 0U}, 
    /* SAI0_SAI0_D1_INOUT inout functionality */
    {61U, 40U, 317U, 1U, 0U}, 
    /* Inout settings for pad PORT62 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D11_INOUT inout functionality */
    {62U, 36U, 163U, 2U, 0U}, 
    /* Inout settings for pad PORT63 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_19_Y_INOUT inout functionality */
    {63U, 34U, 67U, 5U, 0U}, 
    /* Inout settings for pad PORT64 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_0_X_INOUT inout functionality */
    {64U, 35U, 48U, 3U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_14_H_INOUT inout functionality */
    {64U, 39U, 62U, 2U, 0U}, 
    /* Inout settings for pad PORT65 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_1_G_INOUT inout functionality */
    {65U, 35U, 49U, 1U, 0U}, 
    /* FXIO_FXIO_D5_INOUT inout functionality */
    {65U, 37U, 157U, 7U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_15_H_INOUT inout functionality */
    {65U, 39U, 63U, 1U, 0U}, 
    /* GMAC1_GMAC1_MII_RMII_RGMII_TX_CLK_INOUT inout functionality */
    {65U, 41U, 463U, 1U, 0U}, 
    /* Inout settings for pad PORT66 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_2_G_INOUT inout functionality */
    {66U, 35U, 50U, 2U, 0U}, 
    /* LPSPI3_LPSPI3_PCS2_INOUT inout functionality */
    {66U, 36U, 250U, 4U, 0U}, 
    /* LPSPI0_LPSPI0_PCS2_INOUT inout functionality */
    {66U, 37U, 223U, 2U, 0U}, 
    /* QUADSPI_QUADSPI_IOFA3_INOUT inout functionality */
    {66U, 40U, 308U, 1U, 0U}, 
    /* Inout settings for pad PORT67 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_3_G_INOUT inout functionality */
    {67U, 35U, 51U, 3U, 0U}, 
    /* LPUART0_LPUART0_TX_INOUT inout functionality */
    {67U, 37U, 363U, 3U, 0U}, 
    /* Inout settings for pad PORT68 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_8_X_INOUT inout functionality */
    {68U, 35U, 56U, 2U, 0U}, 
    /* FXIO_FXIO_D5_INOUT inout functionality */
    {68U, 37U, 157U, 8U, 0U}, 
    /* Inout settings for pad PORT69 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_16_X_INOUT inout functionality */
    {69U, 35U, 64U, 2U, 0U}, 
    /* FXIO_FXIO_D4_INOUT inout functionality */
    {69U, 37U, 156U, 7U, 0U}, 
    /* Inout settings for pad PORT70 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPI2C1_LPI2C1_SDA_INOUT inout functionality */
    {70U, 34U, 219U, 2U, 0U}, 
    /* FXIO_FXIO_D11_INOUT inout functionality */
    {70U, 35U, 163U, 3U, 0U}, 
    /* LPSPI1_LPSPI1_PCS1_INOUT inout functionality */
    {70U, 36U, 233U, 4U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_6_H_INOUT inout functionality */
    {70U, 38U, 86U, 4U, 0U}, 
    /* LPSPI0_LPSPI0_PCS1_INOUT inout functionality */
    {70U, 39U, 222U, 4U, 0U}, 
    /* Inout settings for pad PORT71 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D10_INOUT inout functionality */
    {71U, 34U, 162U, 3U, 0U}, 
    /* LPUART1_LPUART1_TX_INOUT inout functionality */
    {71U, 35U, 364U, 1U, 0U}, 
    /* LPI2C1_LPI2C1_SCL_INOUT inout functionality */
    {71U, 36U, 217U, 1U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_7_H_INOUT inout functionality */
    {71U, 38U, 87U, 4U, 0U}, 
    /* LPSPI0_LPSPI0_PCS0_INOUT inout functionality */
    {71U, 39U, 221U, 6U, 0U}, 
    /* Inout settings for pad PORT72 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPI2C0_LPI2C0_SCL_INOUT inout functionality */
    {72U, 34U, 212U, 1U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_9_H_INOUT inout functionality */
    {72U, 37U, 89U, 1U, 0U}, 
    /* LPSPI0_LPSPI0_SCK_INOUT inout functionality */
    {72U, 39U, 229U, 1U, 0U}, 
    /* FXIO_FXIO_D12_INOUT inout functionality */
    {72U, 40U, 164U, 3U, 0U}, 
    /* Inout settings for pad PORT73 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPI2C0_LPI2C0_SDA_INOUT inout functionality */
    {73U, 34U, 214U, 1U, 0U}, 
    /* LPUART1_LPUART1_TX_INOUT inout functionality */
    {73U, 35U, 364U, 2U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_8_X_INOUT inout functionality */
    {73U, 37U, 88U, 1U, 0U}, 
    /* LPSPI0_LPSPI0_SIN_INOUT inout functionality */
    {73U, 39U, 230U, 2U, 0U}, 
    /* FXIO_FXIO_D13_INOUT inout functionality */
    {73U, 40U, 165U, 3U, 0U}, 
    /* Inout settings for pad PORT74 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_6_G_INOUT inout functionality */
    {74U, 34U, 54U, 4U, 0U}, 
    /* LPUART11_LPUART11_TX_INOUT inout functionality */
    {74U, 35U, 412U, 2U, 0U}, 
    /* LPSPI2_LPSPI2_PCS1_INOUT inout functionality */
    {74U, 37U, 242U, 3U, 0U}, 
    /* LPSPI4_LPSPI4_PCS0_INOUT inout functionality */
    {74U, 38U, 255U, 1U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_0_X_INOUT inout functionality */
    {74U, 40U, 80U, 6U, 0U}, 
    /* Inout settings for pad PORT75 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_1_H_INOUT inout functionality */
    {75U, 36U, 81U, 7U, 0U}, 
    /* FXIO_FXIO_D15_INOUT inout functionality */
    {75U, 37U, 167U, 3U, 0U}, 
    /* LPSPI4_LPSPI4_SOUT_INOUT inout functionality */
    {75U, 38U, 261U, 1U, 0U}, 
    /* FXIO_FXIO_D19_INOUT inout functionality */
    {75U, 39U, 171U, 3U, 0U}, 
    /* Inout settings for pad PORT76 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_2_H_INOUT inout functionality */
    {76U, 35U, 82U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_22_X_INOUT inout functionality */
    {76U, 36U, 70U, 2U, 0U}, 
    /* LPSPI2_LPSPI2_PCS1_INOUT inout functionality */
    {76U, 37U, 242U, 4U, 0U}, 
    /* FXIO_FXIO_D19_INOUT inout functionality */
    {76U, 38U, 171U, 5U, 0U}, 
    /* SAI0_SAI0_BCLK_INOUT inout functionality */
    {76U, 40U, 315U, 1U, 0U}, 
    /* Inout settings for pad PORT77 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART10_LPUART10_TX_INOUT inout functionality */
    {77U, 34U, 411U, 1U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_3_H_INOUT inout functionality */
    {77U, 35U, 83U, 7U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_23_X_INOUT inout functionality */
    {77U, 36U, 71U, 1U, 0U}, 
    /* FXIO_FXIO_D16_INOUT inout functionality */
    {77U, 38U, 168U, 3U, 0U}, 
    /* SAI0_SAI0_SYNC_INOUT inout functionality */
    {77U, 40U, 321U, 1U, 0U}, 
    /* Inout settings for pad PORT78 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_10_H_INOUT inout functionality */
    {78U, 35U, 58U, 1U, 0U}, 
    /* LPSPI2_LPSPI2_PCS0_INOUT inout functionality */
    {78U, 36U, 241U, 2U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_4_H_INOUT inout functionality */
    {78U, 38U, 84U, 8U, 0U}, 
    /* FXIO_FXIO_D16_INOUT inout functionality */
    {78U, 40U, 168U, 1U, 0U}, 
    /* Inout settings for pad PORT79 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_11_H_INOUT inout functionality */
    {79U, 35U, 59U, 1U, 0U}, 
    /* LPSPI2_LPSPI2_SCK_INOUT inout functionality */
    {79U, 36U, 245U, 2U, 0U}, 
    /* LPUART2_LPUART2_TX_INOUT inout functionality */
    {79U, 38U, 365U, 2U, 0U}, 
    /* LPI2C1_LPI2C1_SCL_INOUT inout functionality */
    {79U, 40U, 217U, 6U, 0U}, 
    /* Inout settings for pad PORT80 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI3_LPSPI3_SIN_INOUT inout functionality */
    {80U, 34U, 253U, 3U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_9_H_INOUT inout functionality */
    {80U, 35U, 89U, 5U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_9_H_INOUT inout functionality */
    {80U, 36U, 121U, 4U, 0U}, 
    /* LPI2C1_LPI2C1_SDAS_INOUT inout functionality */
    {80U, 37U, 220U, 1U, 0U}, 
    /* FXIO_FXIO_D15_INOUT inout functionality */
    {80U, 39U, 167U, 1U, 0U}, 
    /* LPI2C1_LPI2C1_SDA_INOUT inout functionality */
    {80U, 40U, 219U, 5U, 0U}, 
    /* Inout settings for pad PORT81 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI3_LPSPI3_SCK_INOUT inout functionality */
    {81U, 34U, 252U, 3U, 0U}, 
    /* LPI2C1_LPI2C1_SCLS_INOUT inout functionality */
    {81U, 37U, 218U, 2U, 0U}, 
    /* FXIO_FXIO_D14_INOUT inout functionality */
    {81U, 39U, 166U, 1U, 0U}, 
    /* FXIO_FXIO_D2_INOUT inout functionality */
    {81U, 40U, 154U, 10U, 0U}, 
    /* Inout settings for pad PORT82 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D6_INOUT inout functionality */
    {82U, 35U, 158U, 9U, 0U}, 
    /* FXIO_FXIO_D12_INOUT inout functionality */
    {82U, 36U, 164U, 2U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_12_H_INOUT inout functionality */
    {82U, 37U, 124U, 3U, 0U}, 
    /* SAI0_SAI0_D2_INOUT inout functionality */
    {82U, 40U, 318U, 1U, 0U}, 
    /* Inout settings for pad PORT83 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART7_LPUART7_TX_INOUT inout functionality */
    {83U, 34U, 370U, 2U, 0U}, 
    /* FXIO_FXIO_D13_INOUT inout functionality */
    {83U, 36U, 165U, 2U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_13_H_INOUT inout functionality */
    {83U, 37U, 125U, 3U, 0U}, 
    /* LPSPI2_LPSPI2_PCS1_INOUT inout functionality */
    {83U, 38U, 242U, 2U, 0U}, 
    /* SAI0_SAI0_D3_INOUT inout functionality */
    {83U, 40U, 319U, 1U, 0U}, 
    /* GMAC0_GMAC0_MII_RMII_RGMII_TX_CLK_INOUT inout functionality */
    {83U, 41U, 296U, 6U, 0U}, 
    /* Inout settings for pad PORT84 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D14_INOUT inout functionality */
    {84U, 36U, 166U, 2U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_14_H_INOUT inout functionality */
    {84U, 37U, 126U, 3U, 0U}, 
    /* GMAC0_GMAC0_PPS0_INOUT inout functionality */
    {84U, 40U, 144U, 6U, 0U}, 
    /* Inout settings for pad PORT85 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* GMAC0_GMAC0_PPS1_INOUT inout functionality */
    {85U, 34U, 145U, 4U, 0U}, 
    /* FXIO_FXIO_D15_INOUT inout functionality */
    {85U, 36U, 167U, 2U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_15_H_INOUT inout functionality */
    {85U, 37U, 127U, 5U, 0U}, 
    /* Inout settings for pad PORT86 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_8_X_INOUT inout functionality */
    {86U, 34U, 56U, 3U, 0U}, 
    /* Inout settings for pad PORT87 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D16_INOUT inout functionality */
    {87U, 36U, 168U, 2U, 0U}, 
    /* Inout settings for pad PORT88 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART12_LPUART12_TX_INOUT inout functionality */
    {88U, 34U, 413U, 1U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_0_X_INOUT inout functionality */
    {88U, 35U, 80U, 4U, 0U}, 
    /* FXIO_FXIO_D17_INOUT inout functionality */
    {88U, 36U, 169U, 2U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_0_X_INOUT inout functionality */
    {88U, 37U, 112U, 5U, 0U}, 
    /* Inout settings for pad PORT89 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_1_H_INOUT inout functionality */
    {89U, 35U, 81U, 4U, 0U}, 
    /* FXIO_FXIO_D18_INOUT inout functionality */
    {89U, 36U, 170U, 2U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_1_H_INOUT inout functionality */
    {89U, 37U, 113U, 3U, 0U}, 
    /* LPSPI4_LPSPI4_PCS1_INOUT inout functionality */
    {89U, 38U, 256U, 4U, 0U}, 
    /* Inout settings for pad PORT90 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART13_LPUART13_TX_INOUT inout functionality */
    {90U, 34U, 414U, 2U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_3_H_INOUT inout functionality */
    {90U, 35U, 83U, 3U, 0U}, 
    /* FXIO_FXIO_D19_INOUT inout functionality */
    {90U, 36U, 171U, 2U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_2_H_INOUT inout functionality */
    {90U, 37U, 114U, 3U, 0U}, 
    /* LPSPI4_LPSPI4_SIN_INOUT inout functionality */
    {90U, 40U, 260U, 1U, 0U}, 
    /* Inout settings for pad PORT91 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_4_H_INOUT inout functionality */
    {91U, 35U, 84U, 2U, 0U}, 
    /* FXIO_FXIO_D20_INOUT inout functionality */
    {91U, 36U, 172U, 2U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_3_H_INOUT inout functionality */
    {91U, 37U, 115U, 3U, 0U}, 
    /* LPSPI4_LPSPI4_SCK_INOUT inout functionality */
    {91U, 40U, 259U, 1U, 0U}, 
    /* LPUART13_LPUART13_TX_INOUT inout functionality */
    {91U, 41U, 414U, 4U, 0U}, 
    /* Inout settings for pad PORT92 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_7_H_INOUT inout functionality */
    {92U, 35U, 87U, 3U, 0U}, 
    /* FXIO_FXIO_D21_INOUT inout functionality */
    {92U, 36U, 173U, 2U, 0U}, 
    /* FXIO_FXIO_D2_INOUT inout functionality */
    {92U, 37U, 154U, 7U, 0U}, 
    /* LPI2C1_LPI2C1_SCL_INOUT inout functionality */
    {92U, 38U, 217U, 4U, 0U}, 
    /* LPUART0_LPUART0_TX_INOUT inout functionality */
    {92U, 41U, 363U, 6U, 0U}, 
    /* Inout settings for pad PORT93 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_10_H_INOUT inout functionality */
    {93U, 35U, 90U, 1U, 0U}, 
    /* FXIO_FXIO_D22_INOUT inout functionality */
    {93U, 36U, 174U, 2U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_4_H_INOUT inout functionality */
    {93U, 37U, 116U, 2U, 0U}, 
    /* LPI2C1_LPI2C1_SDA_INOUT inout functionality */
    {93U, 38U, 219U, 3U, 0U}, 
    /* FXIO_FXIO_D3_INOUT inout functionality */
    {93U, 40U, 155U, 6U, 0U}, 
    /* Inout settings for pad PORT94 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_12_H_INOUT inout functionality */
    {94U, 35U, 92U, 1U, 0U}, 
    /* FXIO_FXIO_D0_INOUT inout functionality */
    {94U, 36U, 152U, 4U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_5_H_INOUT inout functionality */
    {94U, 37U, 117U, 3U, 0U}, 
    /* FXIO_FXIO_D23_INOUT inout functionality */
    {94U, 40U, 175U, 2U, 0U}, 
    /* Inout settings for pad PORT95 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_14_H_INOUT inout functionality */
    {95U, 35U, 94U, 1U, 0U}, 
    /* FXIO_FXIO_D1_INOUT inout functionality */
    {95U, 36U, 153U, 4U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_6_H_INOUT inout functionality */
    {95U, 38U, 118U, 2U, 0U}, 
    /* FXIO_FXIO_D24_INOUT inout functionality */
    {95U, 40U, 176U, 2U, 0U}, 
    /* Inout settings for pad PORT96 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_2_G_INOUT inout functionality */
    {96U, 35U, 50U, 1U, 0U}, 
    /* LPSPI3_LPSPI3_SOUT_INOUT inout functionality */
    {96U, 36U, 254U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_16_X_INOUT inout functionality */
    {96U, 37U, 64U, 1U, 0U}, 
    /* FXIO_FXIO_D0_INOUT inout functionality */
    {96U, 39U, 152U, 1U, 0U}, 
    /* Inout settings for pad PORT97 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART5_LPUART5_TX_INOUT inout functionality */
    {97U, 34U, 368U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_3_G_INOUT inout functionality */
    {97U, 35U, 51U, 2U, 0U}, 
    /* LPSPI3_LPSPI3_SCK_INOUT inout functionality */
    {97U, 36U, 252U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_17_Y_INOUT inout functionality */
    {97U, 37U, 65U, 1U, 0U}, 
    /* FXIO_FXIO_D1_INOUT inout functionality */
    {97U, 39U, 153U, 1U, 0U}, 
    /* Inout settings for pad PORT98 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_21_Y_INOUT inout functionality */
    {98U, 35U, 101U, 4U, 0U}, 
    /* LPSPI1_LPSPI1_SOUT_INOUT inout functionality */
    {98U, 36U, 240U, 1U, 0U}, 
    /* FXIO_FXIO_D4_INOUT inout functionality */
    {98U, 37U, 156U, 1U, 0U}, 
    /* FXIO_FXIO_D6_INOUT inout functionality */
    {98U, 38U, 158U, 3U, 0U}, 
    /* LPUART3_LPUART3_TX_INOUT inout functionality */
    {98U, 39U, 366U, 2U, 0U}, 
    /* LPSPI5_LPSPI5_SOUT_INOUT inout functionality */
    {98U, 40U, 268U, 2U, 0U}, 
    /* Inout settings for pad PORT99 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_22_X_INOUT inout functionality */
    {99U, 35U, 102U, 4U, 0U}, 
    /* LPSPI1_LPSPI1_PCS0_INOUT inout functionality */
    {99U, 36U, 232U, 1U, 0U}, 
    /* FXIO_FXIO_D5_INOUT inout functionality */
    {99U, 37U, 157U, 2U, 0U}, 
    /* FXIO_FXIO_D7_INOUT inout functionality */
    {99U, 38U, 159U, 3U, 0U}, 
    /* Inout settings for pad PORT100 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_23_X_INOUT inout functionality */
    {100U, 35U, 103U, 4U, 0U}, 
    /* LPSPI1_LPSPI1_PCS1_INOUT inout functionality */
    {100U, 36U, 233U, 6U, 0U}, 
    /* LPSPI5_LPSPI5_PCS0_INOUT inout functionality */
    {100U, 40U, 262U, 2U, 0U}, 
    /* Inout settings for pad PORT101 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_19_Y_INOUT inout functionality */
    {101U, 35U, 67U, 2U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_2_G_INOUT inout functionality */
    {101U, 36U, 50U, 4U, 0U}, 
    /* FXIO_FXIO_D15_INOUT inout functionality */
    {101U, 39U, 167U, 4U, 0U}, 
    /* LPSPI0_LPSPI0_PCS1_INOUT inout functionality */
    {101U, 40U, 222U, 5U, 0U}, 
    /* SAI0_SAI0_D3_INOUT inout functionality */
    {101U, 44U, 319U, 2U, 0U}, 
    /* Inout settings for pad PORT102 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D3_INOUT inout functionality */
    {102U, 35U, 155U, 9U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_12_H_INOUT inout functionality */
    {102U, 36U, 92U, 5U, 0U}, 
    /* FXIO_FXIO_D13_INOUT inout functionality */
    {102U, 39U, 165U, 1U, 0U}, 
    /* LPSPI0_LPSPI0_PCS0_INOUT inout functionality */
    {102U, 40U, 221U, 7U, 0U}, 
    /* Inout settings for pad PORT103 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART2_LPUART2_TX_INOUT inout functionality */
    {103U, 35U, 365U, 3U, 0U}, 
    /* LPSPI3_LPSPI3_PCS3_INOUT inout functionality */
    {103U, 36U, 251U, 5U, 0U}, 
    /* LPSPI0_LPSPI0_PCS3_INOUT inout functionality */
    {103U, 37U, 224U, 2U, 0U}, 
    /* QUADSPI_QUADSPI_IOFA1_INOUT inout functionality */
    {103U, 40U, 306U, 1U, 0U}, 
    /* Inout settings for pad PORT104 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI3_LPSPI3_SOUT_INOUT inout functionality */
    {104U, 34U, 254U, 3U, 0U}, 
    /* LPI2C1_LPI2C1_SDA_INOUT inout functionality */
    {104U, 35U, 219U, 1U, 0U}, 
    /* FXIO_FXIO_D1_INOUT inout functionality */
    {104U, 38U, 153U, 5U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_12_H_INOUT inout functionality */
    {104U, 39U, 60U, 1U, 0U}, 
    /* FXIO_FXIO_D11_INOUT inout functionality */
    {104U, 40U, 163U, 5U, 0U}, 
    /* Inout settings for pad PORT105 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPI2C1_LPI2C1_SCL_INOUT inout functionality */
    {105U, 35U, 217U, 2U, 0U}, 
    /* FXIO_FXIO_D0_INOUT inout functionality */
    {105U, 36U, 152U, 5U, 0U}, 
    /* LPUART6_LPUART6_TX_INOUT inout functionality */
    {105U, 37U, 369U, 2U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_13_H_INOUT inout functionality */
    {105U, 39U, 61U, 2U, 0U}, 
    /* FXIO_FXIO_D10_INOUT inout functionality */
    {105U, 40U, 162U, 4U, 0U}, 
    /* Inout settings for pad PORT106 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_16_X_INOUT inout functionality */
    {106U, 35U, 64U, 3U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_10_H_INOUT inout functionality */
    {106U, 36U, 90U, 2U, 0U}, 
    /* LPSPI0_LPSPI0_SIN_INOUT inout functionality */
    {106U, 38U, 230U, 4U, 0U}, 
    /* QUADSPI_QUADSPI_SCKFA_INOUT inout functionality */
    {106U, 40U, 309U, 1U, 0U}, 
    /* Inout settings for pad PORT107 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_17_Y_INOUT inout functionality */
    {107U, 35U, 65U, 3U, 0U}, 
    /* LPSPI0_LPSPI0_SCK_INOUT inout functionality */
    {107U, 39U, 229U, 5U, 0U}, 
    /* QUADSPI_QUADSPI_IOFA0_INOUT inout functionality */
    {107U, 40U, 305U, 1U, 0U}, 
    /* Inout settings for pad PORT108 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_18_Y_INOUT inout functionality */
    {108U, 35U, 66U, 1U, 0U}, 
    /* LPSPI0_LPSPI0_SOUT_INOUT inout functionality */
    {108U, 39U, 231U, 5U, 0U}, 
    /* QUADSPI_QUADSPI_IOFA2_INOUT inout functionality */
    {108U, 40U, 307U, 1U, 0U}, 
    /* Inout settings for pad PORT109 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI5_LPSPI5_SIN_INOUT inout functionality */
    {109U, 34U, 267U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_20_Y_INOUT inout functionality */
    {109U, 35U, 68U, 1U, 0U}, 
    /* FXIO_FXIO_D7_INOUT inout functionality */
    {109U, 36U, 159U, 7U, 0U}, 
    /* LPI2C0_LPI2C0_SDA_INOUT inout functionality */
    {109U, 37U, 214U, 2U, 0U}, 
    /* GMAC0_GMAC0_PPS1_INOUT inout functionality */
    {109U, 38U, 145U, 2U, 0U}, 
    /* SAI1_SAI1_D0_INOUT inout functionality */
    {109U, 39U, 323U, 1U, 0U}, 
    /* Inout settings for pad PORT110 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI5_LPSPI5_SCK_INOUT inout functionality */
    {110U, 34U, 266U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_21_Y_INOUT inout functionality */
    {110U, 35U, 69U, 1U, 0U}, 
    /* LPUART1_LPUART1_TX_INOUT inout functionality */
    {110U, 36U, 364U, 3U, 0U}, 
    /* LPI2C0_LPI2C0_SCL_INOUT inout functionality */
    {110U, 37U, 212U, 2U, 0U}, 
    /* GMAC0_GMAC0_PPS0_INOUT inout functionality */
    {110U, 38U, 144U, 2U, 0U}, 
    /* Inout settings for pad PORT111 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D6_INOUT inout functionality */
    {111U, 34U, 158U, 7U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_0_X_INOUT inout functionality */
    {111U, 35U, 48U, 2U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_14_H_INOUT inout functionality */
    {111U, 36U, 94U, 6U, 0U}, 
    /* LPSPI0_LPSPI0_SCK_INOUT inout functionality */
    {111U, 37U, 229U, 3U, 0U}, 
    /* GMAC0_GMAC0_PPS2_INOUT inout functionality */
    {111U, 38U, 146U, 2U, 0U}, 
    /* SAI1_SAI1_SYNC_INOUT inout functionality */
    {111U, 39U, 325U, 1U, 0U}, 
    /* FXIO_FXIO_D10_INOUT inout functionality */
    {111U, 40U, 162U, 1U, 0U}, 
    /* Inout settings for pad PORT112 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_1_G_INOUT inout functionality */
    {112U, 35U, 49U, 3U, 0U}, 
    /* GMAC0_GMAC0_MII_RMII_RGMII_MDIO_INOUT inout functionality */
    {112U, 36U, 291U, 2U, 0U}, 
    /* LPSPI0_LPSPI0_SIN_INOUT inout functionality */
    {112U, 37U, 230U, 3U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_15_H_INOUT inout functionality */
    {112U, 38U, 95U, 7U, 0U}, 
    /* LPUART8_LPUART8_TX_INOUT inout functionality */
    {112U, 40U, 409U, 2U, 0U}, 
    /* Inout settings for pad PORT113 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI5_LPSPI5_PCS0_INOUT inout functionality */
    {113U, 34U, 262U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_18_Y_INOUT inout functionality */
    {113U, 35U, 66U, 3U, 0U}, 
    /* LPSPI3_LPSPI3_PCS0_INOUT inout functionality */
    {113U, 38U, 248U, 1U, 0U}, 
    /* FXIO_FXIO_D9_INOUT inout functionality */
    {113U, 39U, 161U, 1U, 0U}, 
    /* GMAC0_GMAC0_PPS2_INOUT inout functionality */
    {113U, 40U, 146U, 1U, 0U}, 
    /* Inout settings for pad PORT114 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_15_H_INOUT inout functionality */
    {114U, 35U, 95U, 1U, 0U}, 
    /* FXIO_FXIO_D2_INOUT inout functionality */
    {114U, 36U, 154U, 4U, 0U}, 
    /* Inout settings for pad PORT115 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_16_X_INOUT inout functionality */
    {115U, 35U, 96U, 2U, 0U}, 
    /* FXIO_FXIO_D3_INOUT inout functionality */
    {115U, 36U, 155U, 4U, 0U}, 
    /* Inout settings for pad PORT116 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_17_Y_INOUT inout functionality */
    {116U, 35U, 97U, 1U, 0U}, 
    /* FXIO_FXIO_D25_INOUT inout functionality */
    {116U, 36U, 177U, 2U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_0_X_INOUT inout functionality */
    {116U, 37U, 112U, 3U, 0U}, 
    /* LPSPI1_LPSPI1_PCS2_INOUT inout functionality */
    {116U, 38U, 234U, 1U, 0U}, 
    /* LPSPI3_LPSPI3_SIN_INOUT inout functionality */
    {116U, 39U, 253U, 2U, 0U}, 
    /* Inout settings for pad PORT117 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_18_Y_INOUT inout functionality */
    {117U, 35U, 98U, 1U, 0U}, 
    /* FXIO_FXIO_D26_INOUT inout functionality */
    {117U, 36U, 178U, 2U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_8_X_INOUT inout functionality */
    {117U, 37U, 120U, 3U, 0U}, 
    /* Inout settings for pad PORT118 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_19_Y_INOUT inout functionality */
    {118U, 35U, 99U, 1U, 0U}, 
    /* FXIO_FXIO_D27_INOUT inout functionality */
    {118U, 36U, 179U, 2U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_22_X_INOUT inout functionality */
    {118U, 37U, 134U, 3U, 0U}, 
    /* Inout settings for pad PORT119 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_20_Y_INOUT inout functionality */
    {119U, 35U, 100U, 1U, 0U}, 
    /* FXIO_FXIO_D28_INOUT inout functionality */
    {119U, 36U, 180U, 2U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_23_X_INOUT inout functionality */
    {119U, 37U, 135U, 3U, 0U}, 
    /* Inout settings for pad PORT120 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_21_Y_INOUT inout functionality */
    {120U, 35U, 101U, 1U, 0U}, 
    /* FXIO_FXIO_D29_INOUT inout functionality */
    {120U, 36U, 181U, 2U, 0U}, 
    /* Inout settings for pad PORT121 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_22_X_INOUT inout functionality */
    {121U, 35U, 102U, 1U, 0U}, 
    /* Inout settings for pad PORT122 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART14_LPUART14_TX_INOUT inout functionality */
    {122U, 34U, 415U, 2U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_23_X_INOUT inout functionality */
    {122U, 35U, 103U, 1U, 0U}, 
    /* FXIO_FXIO_D7_INOUT inout functionality */
    {122U, 36U, 159U, 4U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_7_H_INOUT inout functionality */
    {122U, 37U, 119U, 1U, 0U}, 
    /* FXIO_FXIO_D30_INOUT inout functionality */
    {122U, 38U, 182U, 2U, 0U}, 
    /* LPSPI5_LPSPI5_SCK_INOUT inout functionality */
    {122U, 39U, 266U, 3U, 0U}, 
    /* Inout settings for pad PORT123 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_2_EMIOS_2_CH_9_H_INOUT inout functionality */
    {123U, 37U, 121U, 3U, 0U}, 
    /* FXIO_FXIO_D31_INOUT inout functionality */
    {123U, 38U, 183U, 2U, 0U}, 
    /* LPSPI5_LPSPI5_SOUT_INOUT inout functionality */
    {123U, 39U, 268U, 3U, 0U}, 
    /* Inout settings for pad PORT124 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART15_LPUART15_TX_INOUT inout functionality */
    {124U, 34U, 416U, 2U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_0_X_INOUT inout functionality */
    {124U, 37U, 112U, 4U, 0U}, 
    /* LPSPI5_LPSPI5_SIN_INOUT inout functionality */
    {124U, 39U, 267U, 3U, 0U}, 
    /* Inout settings for pad PORT125 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_2_EMIOS_2_CH_8_X_INOUT inout functionality */
    {125U, 37U, 120U, 4U, 0U}, 
    /* LPSPI5_LPSPI5_PCS2_INOUT inout functionality */
    {125U, 39U, 264U, 1U, 0U}, 
    /* Inout settings for pad PORT126 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_2_EMIOS_2_CH_16_X_INOUT inout functionality */
    {126U, 37U, 128U, 3U, 0U}, 
    /* LPSPI5_LPSPI5_PCS3_INOUT inout functionality */
    {126U, 39U, 265U, 1U, 0U}, 
    /* Inout settings for pad PORT127 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI5_LPSPI5_SCK_INOUT inout functionality */
    {127U, 35U, 266U, 5U, 0U}, 
    /* FXIO_FXIO_D6_INOUT inout functionality */
    {127U, 36U, 158U, 4U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_22_X_INOUT inout functionality */
    {127U, 37U, 134U, 4U, 0U}, 
    /* Inout settings for pad PORT128 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI0_LPSPI0_SIN_INOUT inout functionality */
    {128U, 35U, 230U, 1U, 0U}, 
    /* FXIO_FXIO_D3_INOUT inout functionality */
    {128U, 36U, 155U, 7U, 0U}, 
    /* Inout settings for pad PORT129 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI0_LPSPI0_SCK_INOUT inout functionality */
    {129U, 35U, 229U, 2U, 0U}, 
    /* FXIO_FXIO_D2_INOUT inout functionality */
    {129U, 36U, 154U, 8U, 0U}, 
    /* LPUART7_LPUART7_TX_INOUT inout functionality */
    {129U, 39U, 370U, 3U, 0U}, 
    /* Inout settings for pad PORT130 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI0_LPSPI0_SOUT_INOUT inout functionality */
    {130U, 35U, 231U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_3_G_INOUT inout functionality */
    {130U, 36U, 51U, 5U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_8_X_INOUT inout functionality */
    {130U, 37U, 88U, 4U, 0U}, 
    /* FXIO_FXIO_D13_INOUT inout functionality */
    {130U, 39U, 165U, 4U, 0U}, 
    /* Inout settings for pad PORT131 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* SAI1_SAI1_D0_INOUT inout functionality */
    {131U, 35U, 323U, 2U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_19_Y_INOUT inout functionality */
    {131U, 36U, 67U, 4U, 0U}, 
    /* FXIO_FXIO_D6_INOUT inout functionality */
    {131U, 37U, 158U, 6U, 0U}, 
    /* GMAC0_GMAC0_PPS0_INOUT inout functionality */
    {131U, 39U, 144U, 1U, 0U}, 
    /* GMAC1_GMAC1_PPS3_INOUT inout functionality */
    {131U, 41U, 456U, 1U, 0U}, 
    /* Inout settings for pad PORT132 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI0_LPSPI0_PCS0_INOUT inout functionality */
    {132U, 34U, 221U, 5U, 0U}, 
    /* LPSPI1_LPSPI1_PCS1_INOUT inout functionality */
    {132U, 35U, 233U, 5U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_4_H_INOUT inout functionality */
    {132U, 36U, 84U, 4U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_18_Y_INOUT inout functionality */
    {132U, 37U, 66U, 2U, 0U}, 
    /* LPUART12_LPUART12_TX_INOUT inout functionality */
    {132U, 38U, 413U, 2U, 0U}, 
    /* FXIO_FXIO_D6_INOUT inout functionality */
    {132U, 39U, 158U, 1U, 0U}, 
    /* Inout settings for pad PORT133 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_5_H_INOUT inout functionality */
    {133U, 36U, 85U, 4U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_19_Y_INOUT inout functionality */
    {133U, 37U, 67U, 1U, 0U}, 
    /* FXIO_FXIO_D7_INOUT inout functionality */
    {133U, 39U, 159U, 1U, 0U}, 
    /* Inout settings for pad PORT134 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI0_LPSPI0_PCS2_INOUT inout functionality */
    {134U, 35U, 223U, 1U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_14_H_INOUT inout functionality */
    {134U, 37U, 94U, 5U, 0U}, 
    /* LPUART10_LPUART10_TX_INOUT inout functionality */
    {134U, 38U, 411U, 2U, 0U}, 
    /* FXIO_FXIO_D12_INOUT inout functionality */
    {134U, 39U, 164U, 4U, 0U}, 
    /* Inout settings for pad PORT135 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_7_G_INOUT inout functionality */
    {135U, 35U, 55U, 2U, 0U}, 
    /* LPSPI3_LPSPI3_SCK_INOUT inout functionality */
    {135U, 39U, 252U, 2U, 0U}, 
    /* FXIO_FXIO_D11_INOUT inout functionality */
    {135U, 40U, 163U, 4U, 0U}, 
    /* Inout settings for pad PORT136 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI3_LPSPI3_PCS1_INOUT inout functionality */
    {136U, 34U, 249U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_6_G_INOUT inout functionality */
    {136U, 35U, 54U, 1U, 0U}, 
    /* LPSPI5_LPSPI5_PCS1_INOUT inout functionality */
    {136U, 36U, 263U, 1U, 0U}, 
    /* FXIO_FXIO_D12_INOUT inout functionality */
    {136U, 37U, 164U, 1U, 0U}, 
    /* SAI1_SAI1_BCLK_INOUT inout functionality */
    {136U, 39U, 322U, 1U, 0U}, 
    /* FXIO_FXIO_D8_INOUT inout functionality */
    {136U, 40U, 160U, 5U, 0U}, 
    /* Inout settings for pad PORT137 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI5_LPSPI5_SOUT_INOUT inout functionality */
    {137U, 34U, 268U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_7_G_INOUT inout functionality */
    {137U, 35U, 55U, 1U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_13_H_INOUT inout functionality */
    {137U, 36U, 93U, 5U, 0U}, 
    /* GMAC0_GMAC0_PPS3_INOUT inout functionality */
    {137U, 38U, 147U, 1U, 0U}, 
    /* FXIO_FXIO_D11_INOUT inout functionality */
    {137U, 40U, 163U, 1U, 0U}, 
    /* Inout settings for pad PORT138 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI3_LPSPI3_SIN_INOUT inout functionality */
    {138U, 35U, 253U, 1U, 0U}, 
    /* LPSPI2_LPSPI2_PCS1_INOUT inout functionality */
    {138U, 36U, 242U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_20_Y_INOUT inout functionality */
    {138U, 37U, 68U, 2U, 0U}, 
    /* FXIO_FXIO_D4_INOUT inout functionality */
    {138U, 39U, 156U, 2U, 0U}, 
    /* Inout settings for pad PORT139 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART4_LPUART4_TX_INOUT inout functionality */
    {139U, 34U, 367U, 3U, 0U}, 
    /* LPSPI2_LPSPI2_PCS0_INOUT inout functionality */
    {139U, 35U, 241U, 3U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_1_G_INOUT inout functionality */
    {139U, 36U, 49U, 4U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_21_Y_INOUT inout functionality */
    {139U, 37U, 69U, 2U, 0U}, 
    /* FXIO_FXIO_D5_INOUT inout functionality */
    {139U, 39U, 157U, 1U, 0U}, 
    /* Inout settings for pad PORT140 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART2_LPUART2_TX_INOUT inout functionality */
    {140U, 36U, 365U, 4U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_5_H_INOUT inout functionality */
    {140U, 37U, 85U, 5U, 0U}, 
    /* GMAC0_GMAC0_PPS3_INOUT inout functionality */
    {140U, 38U, 147U, 3U, 0U}, 
    /* FXIO_FXIO_D8_INOUT inout functionality */
    {140U, 39U, 160U, 1U, 0U}, 
    /* FXIO_FXIO_D7_INOUT inout functionality */
    {140U, 40U, 159U, 9U, 0U}, 
    /* Inout settings for pad PORT142 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_19_Y_INOUT inout functionality */
    {142U, 34U, 67U, 3U, 0U}, 
    /* LPUART5_LPUART5_TX_INOUT inout functionality */
    {142U, 37U, 368U, 2U, 0U}, 
    /* FXIO_FXIO_D7_INOUT inout functionality */
    {142U, 39U, 159U, 5U, 0U}, 
    /* GMAC0_GMAC0_PPS1_INOUT inout functionality */
    {142U, 40U, 145U, 1U, 0U}, 
    /* GMAC1_GMAC1_PPS1_INOUT inout functionality */
    {142U, 41U, 455U, 1U, 0U}, 
    /* Inout settings for pad PORT143 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI2_LPSPI2_SCK_INOUT inout functionality */
    {143U, 36U, 245U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_22_X_INOUT inout functionality */
    {143U, 37U, 70U, 1U, 0U}, 
    /* FXIO_FXIO_D2_INOUT inout functionality */
    {143U, 39U, 154U, 1U, 0U}, 
    /* Inout settings for pad PORT144 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART3_LPUART3_TX_INOUT inout functionality */
    {144U, 35U, 366U, 3U, 0U}, 
    /* LPSPI2_LPSPI2_SIN_INOUT inout functionality */
    {144U, 36U, 246U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_23_X_INOUT inout functionality */
    {144U, 37U, 71U, 2U, 0U}, 
    /* FXIO_FXIO_D3_INOUT inout functionality */
    {144U, 39U, 155U, 2U, 0U}, 
    /* Inout settings for pad PORT145 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D5_INOUT inout functionality */
    {145U, 36U, 157U, 4U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_23_X_INOUT inout functionality */
    {145U, 37U, 135U, 4U, 0U}, 
    /* Inout settings for pad PORT146 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D4_INOUT inout functionality */
    {146U, 36U, 156U, 4U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_17_Y_INOUT inout functionality */
    {146U, 37U, 129U, 4U, 0U}, 
    /* Inout settings for pad PORT147 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_22_X_INOUT inout functionality */
    {147U, 35U, 70U, 3U, 0U}, 
    /* Inout settings for pad PORT148 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_0_X_INOUT inout functionality */
    {148U, 35U, 80U, 2U, 0U}, 
    /* Inout settings for pad PORT149 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_1_H_INOUT inout functionality */
    {149U, 35U, 81U, 2U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_19_Y_INOUT inout functionality */
    {149U, 37U, 131U, 4U, 0U}, 
    /* LPSPI4_LPSPI4_SIN_INOUT inout functionality */
    {149U, 39U, 260U, 3U, 0U}, 
    /* Inout settings for pad PORT150 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_2_H_INOUT inout functionality */
    {150U, 35U, 82U, 3U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_20_Y_INOUT inout functionality */
    {150U, 37U, 132U, 4U, 0U}, 
    /* LPSPI4_LPSPI4_SCK_INOUT inout functionality */
    {150U, 39U, 259U, 3U, 0U}, 
    /* Inout settings for pad PORT151 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_3_H_INOUT inout functionality */
    {151U, 35U, 83U, 2U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_21_Y_INOUT inout functionality */
    {151U, 37U, 133U, 4U, 0U}, 
    /* LPSPI4_LPSPI4_PCS0_INOUT inout functionality */
    {151U, 39U, 255U, 4U, 0U}, 
    /* Inout settings for pad PORT152 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_4_H_INOUT inout functionality */
    {152U, 35U, 84U, 3U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_4_H_INOUT inout functionality */
    {152U, 37U, 116U, 3U, 0U}, 
    /* FXIO_FXIO_D5_INOUT inout functionality */
    {152U, 38U, 157U, 10U, 0U}, 
    /* LPSPI4_LPSPI4_PCS1_INOUT inout functionality */
    {152U, 39U, 256U, 3U, 0U}, 
    /* FXIO_FXIO_D11_INOUT inout functionality */
    {152U, 40U, 163U, 6U, 0U}, 
    /* LPSPI2_LPSPI2_SIN_INOUT inout functionality */
    {152U, 41U, 246U, 5U, 0U}, 
    /* Inout settings for pad PORT153 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_5_H_INOUT inout functionality */
    {153U, 35U, 85U, 2U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_5_H_INOUT inout functionality */
    {153U, 37U, 117U, 2U, 0U}, 
    /* LPSPI4_LPSPI4_SOUT_INOUT inout functionality */
    {153U, 39U, 261U, 3U, 0U}, 
    /* Inout settings for pad PORT154 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_6_H_INOUT inout functionality */
    {154U, 35U, 86U, 3U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_6_H_INOUT inout functionality */
    {154U, 37U, 118U, 3U, 0U}, 
    /* Inout settings for pad PORT155 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_7_H_INOUT inout functionality */
    {155U, 35U, 87U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_10_H_INOUT inout functionality */
    {155U, 41U, 58U, 4U, 0U}, 
    /* Inout settings for pad PORT156 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_11_H_INOUT inout functionality */
    {156U, 41U, 59U, 4U, 0U}, 
    /* Inout settings for pad PORT157 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_12_H_INOUT inout functionality */
    {157U, 41U, 60U, 4U, 0U}, 
    /* Inout settings for pad PORT158 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI0_LPSPI0_SOUT_INOUT inout functionality */
    {158U, 37U, 231U, 6U, 0U}, 
    /* Inout settings for pad PORT159 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI0_LPSPI0_PCS0_INOUT inout functionality */
    {159U, 37U, 221U, 8U, 0U}, 
    /* Inout settings for pad PORT160 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART5_LPUART5_TX_INOUT inout functionality */
    {160U, 34U, 368U, 4U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_0_X_INOUT inout functionality */
    {160U, 35U, 112U, 1U, 0U}, 
    /* LPSPI2_LPSPI2_SCK_INOUT inout functionality */
    {160U, 36U, 245U, 4U, 0U}, 
    /* Inout settings for pad PORT161 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_2_EMIOS_2_CH_1_H_INOUT inout functionality */
    {161U, 35U, 113U, 1U, 0U}, 
    /* LPSPI2_LPSPI2_SIN_INOUT inout functionality */
    {161U, 36U, 246U, 4U, 0U}, 
    /* Inout settings for pad PORT162 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART6_LPUART6_TX_INOUT inout functionality */
    {162U, 34U, 369U, 4U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_2_H_INOUT inout functionality */
    {162U, 35U, 114U, 1U, 0U}, 
    /* LPSPI2_LPSPI2_SOUT_INOUT inout functionality */
    {162U, 36U, 247U, 4U, 0U}, 
    /* Inout settings for pad PORT163 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_2_EMIOS_2_CH_3_H_INOUT inout functionality */
    {163U, 35U, 115U, 1U, 0U}, 
    /* LPSPI2_LPSPI2_PCS0_INOUT inout functionality */
    {163U, 36U, 241U, 6U, 0U}, 
    /* Inout settings for pad PORT164 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_2_EMIOS_2_CH_4_H_INOUT inout functionality */
    {164U, 35U, 116U, 1U, 0U}, 
    /* LPSPI2_LPSPI2_SOUT_INOUT inout functionality */
    {164U, 36U, 247U, 5U, 0U}, 
    /* FXIO_FXIO_D0_INOUT inout functionality */
    {164U, 37U, 152U, 7U, 0U}, 
    /* Inout settings for pad PORT165 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_2_EMIOS_2_CH_5_H_INOUT inout functionality */
    {165U, 35U, 117U, 1U, 0U}, 
    /* Inout settings for pad PORT166 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_2_EMIOS_2_CH_6_H_INOUT inout functionality */
    {166U, 35U, 118U, 1U, 0U}, 
    /* Inout settings for pad PORT167 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI2_LPSPI2_PCS0_INOUT inout functionality */
    {167U, 34U, 241U, 8U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_7_H_INOUT inout functionality */
    {167U, 35U, 119U, 2U, 0U}, 
    /* LPI2C1_LPI2C1_SCL_INOUT inout functionality */
    {167U, 36U, 217U, 5U, 0U}, 
    /* FXIO_FXIO_D1_INOUT inout functionality */
    {167U, 37U, 153U, 8U, 0U}, 
    /* Inout settings for pad PORT168 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_2_EMIOS_2_CH_8_X_INOUT inout functionality */
    {168U, 35U, 120U, 1U, 0U}, 
    /* LPI2C1_LPI2C1_SDA_INOUT inout functionality */
    {168U, 36U, 219U, 4U, 0U}, 
    /* FXIO_FXIO_D2_INOUT inout functionality */
    {168U, 37U, 154U, 9U, 0U}, 
    /* Inout settings for pad PORT169 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_2_EMIOS_2_CH_9_H_INOUT inout functionality */
    {169U, 35U, 121U, 1U, 0U}, 
    /* Inout settings for pad PORT170 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_2_EMIOS_2_CH_10_H_INOUT inout functionality */
    {170U, 35U, 122U, 1U, 0U}, 
    /* Inout settings for pad PORT171 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_2_EMIOS_2_CH_11_H_INOUT inout functionality */
    {171U, 35U, 123U, 1U, 0U}, 
    /* Inout settings for pad PORT172 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART10_LPUART10_TX_INOUT inout functionality */
    {172U, 34U, 411U, 3U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_12_H_INOUT inout functionality */
    {172U, 35U, 124U, 2U, 0U}, 
    /* LPSPI3_LPSPI3_SIN_INOUT inout functionality */
    {172U, 37U, 253U, 4U, 0U}, 
    /* Inout settings for pad PORT173 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_2_EMIOS_2_CH_13_H_INOUT inout functionality */
    {173U, 35U, 125U, 1U, 0U}, 
    /* LPSPI3_LPSPI3_SCK_INOUT inout functionality */
    {173U, 37U, 252U, 4U, 0U}, 
    /* Inout settings for pad PORT174 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_2_EMIOS_2_CH_14_H_INOUT inout functionality */
    {174U, 35U, 126U, 1U, 0U}, 
    /* FXIO_FXIO_D3_INOUT inout functionality */
    {174U, 38U, 155U, 8U, 0U}, 
    /* Inout settings for pad PORT175 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_2_EMIOS_2_CH_15_H_INOUT inout functionality */
    {175U, 35U, 127U, 1U, 0U}, 
    /* LPSPI3_LPSPI3_SOUT_INOUT inout functionality */
    {175U, 37U, 254U, 4U, 0U}, 
    /* Inout settings for pad PORT176 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART12_LPUART12_TX_INOUT inout functionality */
    {176U, 34U, 413U, 3U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_16_X_INOUT inout functionality */
    {176U, 35U, 128U, 4U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_0_X_INOUT inout functionality */
    {176U, 36U, 80U, 5U, 0U}, 
    /* LPSPI3_LPSPI3_PCS0_INOUT inout functionality */
    {176U, 38U, 248U, 4U, 0U}, 
    /* Inout settings for pad PORT177 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_2_EMIOS_2_CH_17_Y_INOUT inout functionality */
    {177U, 35U, 129U, 3U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_1_H_INOUT inout functionality */
    {177U, 36U, 81U, 5U, 0U}, 
    /* Inout settings for pad PORT178 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART7_LPUART7_TX_INOUT inout functionality */
    {178U, 34U, 370U, 4U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_18_Y_INOUT inout functionality */
    {178U, 35U, 130U, 3U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_2_H_INOUT inout functionality */
    {178U, 36U, 82U, 5U, 0U}, 
    /* LPSPI3_LPSPI3_PCS1_INOUT inout functionality */
    {178U, 38U, 249U, 2U, 0U}, 
    /* Inout settings for pad PORT179 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_2_EMIOS_2_CH_19_Y_INOUT inout functionality */
    {179U, 35U, 131U, 3U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_3_H_INOUT inout functionality */
    {179U, 36U, 83U, 5U, 0U}, 
    /* LPSPI3_LPSPI3_PCS2_INOUT inout functionality */
    {179U, 38U, 250U, 2U, 0U}, 
    /* Inout settings for pad PORT180 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART8_LPUART8_TX_INOUT inout functionality */
    {180U, 34U, 409U, 3U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_20_Y_INOUT inout functionality */
    {180U, 35U, 132U, 3U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_4_H_INOUT inout functionality */
    {180U, 36U, 84U, 5U, 0U}, 
    /* LPI2C0_LPI2C0_SCL_INOUT inout functionality */
    {180U, 37U, 212U, 3U, 0U}, 
    /* LPSPI3_LPSPI3_PCS3_INOUT inout functionality */
    {180U, 38U, 251U, 2U, 0U}, 
    /* FXIO_FXIO_D4_INOUT inout functionality */
    {180U, 40U, 156U, 8U, 0U}, 
    /* Inout settings for pad PORT181 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_2_EMIOS_2_CH_21_Y_INOUT inout functionality */
    {181U, 35U, 133U, 3U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_5_H_INOUT inout functionality */
    {181U, 36U, 85U, 6U, 0U}, 
    /* LPI2C0_LPI2C0_SDA_INOUT inout functionality */
    {181U, 37U, 214U, 3U, 0U}, 
    /* LPSPI1_LPSPI1_PCS0_INOUT inout functionality */
    {181U, 38U, 232U, 4U, 0U}, 
    /* FXIO_FXIO_D5_INOUT inout functionality */
    {181U, 40U, 157U, 11U, 0U}, 
    /* Inout settings for pad PORT182 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_2_EMIOS_2_CH_22_X_INOUT inout functionality */
    {182U, 35U, 134U, 5U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_6_H_INOUT inout functionality */
    {182U, 36U, 86U, 5U, 0U}, 
    /* LPSPI4_LPSPI4_PCS2_INOUT inout functionality */
    {182U, 39U, 257U, 2U, 0U}, 
    /* Inout settings for pad PORT183 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART9_LPUART9_TX_INOUT inout functionality */
    {183U, 34U, 410U, 3U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_23_X_INOUT inout functionality */
    {183U, 35U, 135U, 5U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_7_H_INOUT inout functionality */
    {183U, 36U, 87U, 5U, 0U}, 
    /* LPSPI3_LPSPI3_PCS3_INOUT inout functionality */
    {183U, 38U, 251U, 3U, 0U}, 
    /* Inout settings for pad PORT184 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_8_X_INOUT inout functionality */
    {184U, 36U, 88U, 3U, 0U}, 
    /* Inout settings for pad PORT185 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_9_H_INOUT inout functionality */
    {185U, 36U, 89U, 3U, 0U}, 
    /* LPSPI2_LPSPI2_PCS2_INOUT inout functionality */
    {185U, 38U, 243U, 3U, 0U}, 
    /* LPSPI4_LPSPI4_PCS0_INOUT inout functionality */
    {185U, 39U, 255U, 3U, 0U}, 
    /* FXIO_FXIO_D6_INOUT inout functionality */
    {185U, 40U, 158U, 10U, 0U}, 
    /* Inout settings for pad PORT186 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_10_H_INOUT inout functionality */
    {186U, 36U, 90U, 4U, 0U}, 
    /* LPSPI2_LPSPI2_PCS3_INOUT inout functionality */
    {186U, 38U, 244U, 2U, 0U}, 
    /* LPSPI4_LPSPI4_PCS1_INOUT inout functionality */
    {186U, 39U, 256U, 2U, 0U}, 
    /* Inout settings for pad PORT187 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART11_LPUART11_TX_INOUT inout functionality */
    {187U, 34U, 412U, 3U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_11_H_INOUT inout functionality */
    {187U, 36U, 91U, 3U, 0U}, 
    /* LPSPI4_LPSPI4_PCS2_INOUT inout functionality */
    {187U, 39U, 257U, 3U, 0U}, 
    /* Inout settings for pad PORT188 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_12_H_INOUT inout functionality */
    {188U, 36U, 92U, 4U, 0U}, 
    /* FXIO_FXIO_D7_INOUT inout functionality */
    {188U, 37U, 159U, 8U, 0U}, 
    /* LPSPI0_LPSPI0_PCS0_INOUT inout functionality */
    {188U, 38U, 221U, 4U, 0U}, 
    /* LPSPI4_LPSPI4_PCS3_INOUT inout functionality */
    {188U, 39U, 258U, 2U, 0U}, 
    /* Inout settings for pad PORT189 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_13_H_INOUT inout functionality */
    {189U, 36U, 93U, 3U, 0U}, 
    /* LPSPI3_LPSPI3_PCS1_INOUT inout functionality */
    {189U, 38U, 249U, 3U, 0U}, 
    /* FXIO_FXIO_D8_INOUT inout functionality */
    {189U, 40U, 160U, 6U, 0U}, 
    /* Inout settings for pad PORT190 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_14_H_INOUT inout functionality */
    {190U, 36U, 94U, 3U, 0U}, 
    /* Inout settings for pad PORT191 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_15_H_INOUT inout functionality */
    {191U, 36U, 95U, 4U, 0U}, 
    /* FXIO_FXIO_D9_INOUT inout functionality */
    {191U, 39U, 161U, 5U, 0U}, 
    /* Inout settings for pad PORT192 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART13_LPUART13_TX_INOUT inout functionality */
    {192U, 34U, 414U, 3U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_16_X_INOUT inout functionality */
    {192U, 36U, 96U, 4U, 0U}, 
    /* Inout settings for pad PORT193 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_17_Y_INOUT inout functionality */
    {193U, 36U, 97U, 3U, 0U}, 
    /* Inout settings for pad PORT194 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART14_LPUART14_TX_INOUT inout functionality */
    {194U, 34U, 415U, 3U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_18_Y_INOUT inout functionality */
    {194U, 36U, 98U, 3U, 0U}, 
    /* Inout settings for pad PORT195 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_19_Y_INOUT inout functionality */
    {195U, 36U, 99U, 3U, 0U}, 
    /* Inout settings for pad PORT196 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART15_LPUART15_TX_INOUT inout functionality */
    {196U, 34U, 416U, 3U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_20_Y_INOUT inout functionality */
    {196U, 36U, 100U, 3U, 0U}, 
    /* Inout settings for pad PORT197 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_21_Y_INOUT inout functionality */
    {197U, 36U, 101U, 3U, 0U}, 
    /* Inout settings for pad PORT198 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D10_INOUT inout functionality */
    {198U, 35U, 162U, 5U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_22_X_INOUT inout functionality */
    {198U, 36U, 102U, 3U, 0U}, 
    /* Inout settings for pad PORT199 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D11_INOUT inout functionality */
    {199U, 35U, 163U, 7U, 0U}, 
    /* EMIOS_1_EMIOS_1_CH_23_X_INOUT inout functionality */
    {199U, 36U, 103U, 3U, 0U}, 
    /* Inout settings for pad PORT200 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D12_INOUT inout functionality */
    {200U, 35U, 164U, 5U, 0U}, 
    /* LPSPI5_LPSPI5_PCS3_INOUT inout functionality */
    {200U, 36U, 265U, 2U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_13_H_INOUT inout functionality */
    {200U, 41U, 61U, 4U, 0U}, 
    /* Inout settings for pad PORT201 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_1_EMIOS_1_CH_5_H_INOUT inout functionality */
    {201U, 35U, 85U, 8U, 0U}, 
    /* FXIO_FXIO_D5_INOUT inout functionality */
    {201U, 36U, 157U, 12U, 0U}, 
    /* LPUART2_LPUART2_TX_INOUT inout functionality */
    {201U, 37U, 365U, 6U, 0U}, 
    /* Inout settings for pad PORT202 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D2_INOUT inout functionality */
    {202U, 34U, 154U, 11U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_14_H_INOUT inout functionality */
    {202U, 41U, 62U, 4U, 0U}, 
    /* Inout settings for pad PORT203 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D3_INOUT inout functionality */
    {203U, 34U, 155U, 10U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_15_H_INOUT inout functionality */
    {203U, 41U, 63U, 4U, 0U}, 
    /* Inout settings for pad PORT204 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI4_LPSPI4_PCS3_INOUT inout functionality */
    {204U, 39U, 258U, 3U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_16_X_INOUT inout functionality */
    {204U, 41U, 64U, 4U, 0U}, 
    /* Inout settings for pad PORT205 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D13_INOUT inout functionality */
    {205U, 35U, 165U, 5U, 0U}, 
    /* LPSPI5_LPSPI5_PCS2_INOUT inout functionality */
    {205U, 36U, 264U, 2U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_17_Y_INOUT inout functionality */
    {205U, 41U, 65U, 4U, 0U}, 
    /* Inout settings for pad PORT206 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI2_LPSPI2_PCS0_INOUT inout functionality */
    {206U, 34U, 241U, 7U, 0U}, 
    /* LPSPI2_LPSPI2_PCS2_INOUT inout functionality */
    {206U, 35U, 243U, 4U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_18_Y_INOUT inout functionality */
    {206U, 41U, 66U, 4U, 0U}, 
    /* Inout settings for pad PORT207 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D14_INOUT inout functionality */
    {207U, 35U, 166U, 5U, 0U}, 
    /* EMIOS_2_EMIOS_2_CH_15_H_INOUT inout functionality */
    {207U, 38U, 127U, 4U, 0U}, 
    /* Inout settings for pad PORT208 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_2_EMIOS_2_CH_16_X_INOUT inout functionality */
    {208U, 35U, 128U, 1U, 0U}, 
    /* FXIO_FXIO_D15_INOUT inout functionality */
    {208U, 36U, 167U, 6U, 0U}, 
    /* Inout settings for pad PORT209 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_2_EMIOS_2_CH_17_Y_INOUT inout functionality */
    {209U, 35U, 129U, 1U, 0U}, 
    /* FXIO_FXIO_D16_INOUT inout functionality */
    {209U, 36U, 168U, 4U, 0U}, 
    /* Inout settings for pad PORT210 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_2_EMIOS_2_CH_18_Y_INOUT inout functionality */
    {210U, 35U, 130U, 1U, 0U}, 
    /* FXIO_FXIO_D17_INOUT inout functionality */
    {210U, 36U, 169U, 3U, 0U}, 
    /* Inout settings for pad PORT211 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_2_EMIOS_2_CH_19_Y_INOUT inout functionality */
    {211U, 35U, 131U, 1U, 0U}, 
    /* FXIO_FXIO_D18_INOUT inout functionality */
    {211U, 36U, 170U, 3U, 0U}, 
    /* Inout settings for pad PORT212 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_2_EMIOS_2_CH_20_Y_INOUT inout functionality */
    {212U, 35U, 132U, 1U, 0U}, 
    /* FXIO_FXIO_D19_INOUT inout functionality */
    {212U, 36U, 171U, 6U, 0U}, 
    /* Inout settings for pad PORT213 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_2_EMIOS_2_CH_21_Y_INOUT inout functionality */
    {213U, 35U, 133U, 1U, 0U}, 
    /* FXIO_FXIO_D20_INOUT inout functionality */
    {213U, 36U, 172U, 3U, 0U}, 
    /* Inout settings for pad PORT214 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_2_EMIOS_2_CH_22_X_INOUT inout functionality */
    {214U, 35U, 134U, 1U, 0U}, 
    /* FXIO_FXIO_D21_INOUT inout functionality */
    {214U, 36U, 173U, 3U, 0U}, 
    /* Inout settings for pad PORT215 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_2_EMIOS_2_CH_23_X_INOUT inout functionality */
    {215U, 35U, 135U, 1U, 0U}, 
    /* FXIO_FXIO_D22_INOUT inout functionality */
    {215U, 36U, 174U, 3U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_0_X_INOUT inout functionality */
    {215U, 37U, 48U, 4U, 0U}, 
    /* LPSPI5_LPSPI5_PCS0_INOUT inout functionality */
    {215U, 41U, 262U, 5U, 0U}, 
    /* Inout settings for pad PORT216 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART12_LPUART12_TX_INOUT inout functionality */
    {216U, 34U, 413U, 4U, 0U}, 
    /* LPSPI5_LPSPI5_PCS2_INOUT inout functionality */
    {216U, 35U, 264U, 3U, 0U}, 
    /* FXIO_FXIO_D23_INOUT inout functionality */
    {216U, 36U, 175U, 3U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_1_G_INOUT inout functionality */
    {216U, 37U, 49U, 6U, 0U}, 
    /* Inout settings for pad PORT217 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI5_LPSPI5_SOUT_INOUT inout functionality */
    {217U, 35U, 268U, 5U, 0U}, 
    /* FXIO_FXIO_D24_INOUT inout functionality */
    {217U, 36U, 176U, 3U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_2_G_INOUT inout functionality */
    {217U, 37U, 50U, 6U, 0U}, 
    /* Inout settings for pad PORT218 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D25_INOUT inout functionality */
    {218U, 36U, 177U, 3U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_3_G_INOUT inout functionality */
    {218U, 37U, 51U, 7U, 0U}, 
    /* Inout settings for pad PORT219 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D26_INOUT inout functionality */
    {219U, 36U, 178U, 3U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_4_G_INOUT inout functionality */
    {219U, 37U, 52U, 4U, 0U}, 
    /* Inout settings for pad PORT220 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI5_LPSPI5_PCS0_INOUT inout functionality */
    {220U, 34U, 262U, 4U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_5_G_INOUT inout functionality */
    {220U, 37U, 53U, 4U, 0U}, 
    /* Inout settings for pad PORT221 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI5_LPSPI5_SIN_INOUT inout functionality */
    {221U, 34U, 267U, 4U, 0U}, 
    /* FXIO_FXIO_D29_INOUT inout functionality */
    {221U, 36U, 181U, 3U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_6_G_INOUT inout functionality */
    {221U, 37U, 54U, 5U, 0U}, 
    /* Inout settings for pad PORT222 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI5_LPSPI5_SOUT_INOUT inout functionality */
    {222U, 34U, 268U, 4U, 0U}, 
    /* FXIO_FXIO_D30_INOUT inout functionality */
    {222U, 36U, 182U, 3U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_7_G_INOUT inout functionality */
    {222U, 37U, 55U, 5U, 0U}, 
    /* Inout settings for pad PORT223 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI5_LPSPI5_SCK_INOUT inout functionality */
    {223U, 34U, 266U, 4U, 0U}, 
    /* FXIO_FXIO_D31_INOUT inout functionality */
    {223U, 36U, 183U, 3U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_8_X_INOUT inout functionality */
    {223U, 37U, 56U, 4U, 0U}, 
    /* Inout settings for pad PORT224 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART0_LPUART0_TX_INOUT inout functionality */
    {224U, 35U, 363U, 5U, 0U}, 
    /* FXIO_FXIO_D16_INOUT inout functionality */
    {224U, 36U, 168U, 5U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_9_H_INOUT inout functionality */
    {224U, 37U, 57U, 4U, 0U}, 
    /* LPSPI2_LPSPI2_PCS2_INOUT inout functionality */
    {224U, 38U, 243U, 5U, 0U}, 
    /* Inout settings for pad PORT225 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D17_INOUT inout functionality */
    {225U, 36U, 169U, 4U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_10_H_INOUT inout functionality */
    {225U, 37U, 58U, 5U, 0U}, 
    /* LPSPI2_LPSPI2_PCS3_INOUT inout functionality */
    {225U, 38U, 244U, 3U, 0U}, 
    /* Inout settings for pad PORT226 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART3_LPUART3_TX_INOUT inout functionality */
    {226U, 35U, 366U, 4U, 0U}, 
    /* FXIO_FXIO_D18_INOUT inout functionality */
    {226U, 36U, 170U, 4U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_11_H_INOUT inout functionality */
    {226U, 37U, 59U, 5U, 0U}, 
    /* Inout settings for pad PORT227 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D19_INOUT inout functionality */
    {227U, 36U, 171U, 7U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_12_H_INOUT inout functionality */
    {227U, 37U, 60U, 5U, 0U}, 
    /* Inout settings for pad PORT228 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART4_LPUART4_TX_INOUT inout functionality */
    {228U, 34U, 367U, 4U, 0U}, 
    /* FXIO_FXIO_D20_INOUT inout functionality */
    {228U, 36U, 172U, 4U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_13_H_INOUT inout functionality */
    {228U, 37U, 61U, 5U, 0U}, 
    /* Inout settings for pad PORT229 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D21_INOUT inout functionality */
    {229U, 36U, 173U, 4U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_14_H_INOUT inout functionality */
    {229U, 37U, 62U, 5U, 0U}, 
    /* Inout settings for pad PORT230 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART8_LPUART8_TX_INOUT inout functionality */
    {230U, 34U, 409U, 4U, 0U}, 
    /* FXIO_FXIO_D22_INOUT inout functionality */
    {230U, 36U, 174U, 4U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_15_H_INOUT inout functionality */
    {230U, 37U, 63U, 5U, 0U}, 
    /* Inout settings for pad PORT231 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D23_INOUT inout functionality */
    {231U, 36U, 175U, 4U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_16_X_INOUT inout functionality */
    {231U, 37U, 64U, 5U, 0U}, 
    /* Inout settings for pad PORT232 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART10_LPUART10_TX_INOUT inout functionality */
    {232U, 34U, 411U, 4U, 0U}, 
    /* LPUART2_LPUART2_TX_INOUT inout functionality */
    {232U, 35U, 365U, 7U, 0U}, 
    /* FXIO_FXIO_D24_INOUT inout functionality */
    {232U, 36U, 176U, 4U, 0U}, 
    /* Inout settings for pad PORT233 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D25_INOUT inout functionality */
    {233U, 36U, 177U, 4U, 0U}, 
    /* Inout settings for pad PORT234 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART11_LPUART11_TX_INOUT inout functionality */
    {234U, 34U, 412U, 4U, 0U}, 
    /* FXIO_FXIO_D26_INOUT inout functionality */
    {234U, 36U, 178U, 4U, 0U}, 
    /* Inout settings for pad PORT235 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D27_INOUT inout functionality */
    {235U, 36U, 179U, 3U, 0U}, 
    /* Inout settings for pad PORT236 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D28_INOUT inout functionality */
    {236U, 36U, 180U, 3U, 0U}
[!ENDVAR!]


[!VAR "SIUL2_0_SIZE_OF_INOUT_SETTINGS_ON_SUBDERIV5"!][!//
779[!//
[!ENDVAR!]


[!VAR "SIUL2_0_INOUT_SETTINGS_ON_SUBDERIV"!]

[!ENDVAR!]


[!VAR "SIUL2_0_SIZE_OF_INOUT_SETTINGS_ON_SUBDERIV"!][!//
0[!//
[!ENDVAR!]


[!VAR "SIUL2_0_IN_SETTINGS_ON_SUBDERIV5"!]
    /* INMUX settings for pad not available: */
    { NO_INPUTMUX_U16, 0U, 0U},
    /* INMUX settings for pad PORT0:    {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_0 input func */
    {16U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_17_Y_IN input func */
    {65U, 2U, 0U},
    /* EMIOS_1_EMIOS_1_CH_0_X_IN input func */
    {80U, 3U, 0U},
    /* FXIO_FXIO_D2_IN input func */
    {154U, 2U, 0U},
    /* LPSPI0_LPSPI0_PCS7_IN input func */
    {228U, 1U, 0U},
    /* LPSPI4_LPSPI4_PCS2_IN input func */
    {257U, 1U, 0U},
    /* LPUART0_LPUART0_CTS input func */
    {360U, 1U, 0U},
    /* INMUX settings for pad PORT1:    {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_1 input func */
    {17U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_9_H_IN input func */
    {57U, 1U, 0U},
    /* FXIO_FXIO_D3_IN input func */
    {155U, 1U, 0U},
    /* LPSPI0_LPSPI0_PCS6_IN input func */
    {227U, 1U, 0U},
    /* LPSPI4_LPSPI4_PCS1_IN input func */
    {256U, 1U, 0U},
    /* INMUX settings for pad PORT2:    {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_2 input func */
    {18U, 1U, 0U},
    /* EMIOS_1_EMIOS_1_CH_19_Y_IN input func */
    {99U, 4U, 0U},
    /* FCCU_FCCU_ERR_IN0 input func */
    {148U, 1U, 0U},
    /* FXIO_FXIO_D4_IN input func */
    {156U, 3U, 0U},
    /* LPUART0_LPUART0_RX input func */
    {187U, 1U, 0U},
    /* LPSPI1_LPSPI1_SIN input func */
    {239U, 2U, 0U},
    /* LPSPI5_LPSPI5_SIN_IN input func */
    {267U, 2U, 0U},
    /* INMUX settings for pad PORT3:    {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_3 input func */
    {19U, 1U, 0U},
    /* EMIOS_1_EMIOS_1_CH_20_Y_IN input func */
    {100U, 4U, 0U},
    /* FCCU_FCCU_ERR_IN1 input func */
    {149U, 1U, 0U},
    /* FXIO_FXIO_D5_IN input func */
    {157U, 3U, 0U},
    /* LPSPI1_LPSPI1_SCK_IN input func */
    {238U, 1U, 0U},
    /* LPSPI5_LPSPI5_SCK_IN input func */
    {266U, 2U, 0U},
    /* LPUART0_LPUART0_TX_IN input func */
    {363U, 1U, 0U},
    /* INMUX settings for pad PORT4:    {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_4 input func */
    {20U, 1U, 0U},
    /* FXIO_FXIO_D6_IN input func */
    {158U, 8U, 0U},
    /* JTAG_JTAG_TMS_SWD_DIO_IN input func */
    {186U, 0U, 0U},
    /* INMUX settings for pad PORT5:    {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_5 input func */
    {21U, 1U, 0U},
    /* INMUX settings for pad PORT6:    {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN0_CAN0_RX input func */
    {0U, 2U, 0U},
    /* SIUL_EIRQ_6 input func */
    {22U, 1U, 0U},
    /* EMIOS_1_EMIOS_1_CH_13_H_IN input func */
    {93U, 1U, 0U},
    /* FXIO_FXIO_D19_IN input func */
    {171U, 4U, 0U},
    /* LPUART3_LPUART3_RX input func */
    {190U, 2U, 0U},
    /* LPSPI1_LPSPI1_PCS1_IN input func */
    {233U, 1U, 0U},
    /* LPSPI3_LPSPI3_PCS1_IN input func */
    {249U, 5U, 0U},
    /* LPUART1_LPUART1_CTS input func */
    {361U, 2U, 0U},
    /* LPUART0_LPUART0_RIN_B input func */
    {375U, 1U, 0U},
    /* INMUX settings for pad PORT7:    {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_7 input func */
    {23U, 1U, 0U},
    /* EMIOS_1_EMIOS_1_CH_11_H_IN input func */
    {91U, 1U, 0U},
    /* FXIO_FXIO_D9_IN input func */
    {161U, 3U, 0U},
    /* LPSPI0_LPSPI0_PCS1_IN input func */
    {222U, 3U, 0U},
    /* LPUART3_LPUART3_TX_IN input func */
    {366U, 1U, 0U},
    /* LPUART0_LPUART0_DCD_B input func */
    {374U, 1U, 0U},
    /* INMUX settings for pad PORT8:    {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_16 input func */
    {32U, 1U, 0U},
    /* EMIOS_1_EMIOS_1_CH_12_H_IN input func */
    {92U, 2U, 0U},
    /* EMIOS_2_EMIOS_2_CH_7_H_IN input func */
    {119U, 3U, 0U},
    /* FXIO_FXIO_D6_IN input func */
    {158U, 2U, 0U},
    /* LPUART2_LPUART2_RX input func */
    {189U, 3U, 0U},
    /* LPSPI2_LPSPI2_SOUT_IN input func */
    {247U, 1U, 0U},
    /* INMUX settings for pad PORT9:    {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_17 input func */
    {33U, 1U, 0U},
    /* FXIO_FXIO_D7_IN input func */
    {159U, 2U, 0U},
    /* LPSPI2_LPSPI2_PCS0_IN input func */
    {241U, 1U, 0U},
    /* LPSPI3_LPSPI3_PCS0_IN input func */
    {248U, 3U, 0U},
    /* LPUART2_LPUART2_TX_IN input func */
    {365U, 1U, 0U},
    /* PGI_PGOOD input func */
    {440U, 1U, 0U},
    /* INMUX settings for pad PORT10:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_18 input func */
    {34U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_12_H_IN input func */
    {60U, 2U, 0U},
    /* FXIO_FXIO_D0_IN input func */
    {152U, 2U, 0U},
    /* INMUX settings for pad PORT11:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_19 input func */
    {35U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_13_H_IN input func */
    {61U, 1U, 0U},
    /* EMIOS_1_EMIOS_1_CH_1_H_IN input func */
    {81U, 3U, 0U},
    /* FXIO_FXIO_D1_IN input func */
    {153U, 2U, 0U},
    /* LPSPI1_LPSPI1_PCS0_IN input func */
    {232U, 2U, 0U},
    /* LPSPI2_LPSPI2_SCK_IN input func */
    {245U, 5U, 0U},
    /* INMUX settings for pad PORT12:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN1_CAN1_RX input func */
    {1U, 2U, 0U},
    /* SIUL_EIRQ_20 input func */
    {36U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_14_H_IN input func */
    {62U, 1U, 0U},
    /* EMIOS_1_EMIOS_1_CH_2_H_IN input func */
    {82U, 4U, 0U},
    /* FXIO_FXIO_D9_IN input func */
    {161U, 4U, 0U},
    /* LPUART11_LPUART11_RX input func */
    {198U, 2U, 0U},
    /* LPSPI1_LPSPI1_PCS5_IN input func */
    {237U, 1U, 0U},
    /* INMUX settings for pad PORT13:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_21 input func */
    {37U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_15_H_IN input func */
    {63U, 2U, 0U},
    /* EMIOS_1_EMIOS_1_CH_3_H_IN input func */
    {83U, 4U, 0U},
    /* FXIO_FXIO_D8_IN input func */
    {160U, 4U, 0U},
    /* LPSPI1_LPSPI1_PCS4_IN input func */
    {236U, 1U, 0U},
    /* LPUART11_LPUART11_TX_IN input func */
    {412U, 1U, 0U},
    /* INMUX settings for pad PORT14:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_22 input func */
    {38U, 1U, 0U},
    /* EMIOS_1_EMIOS_1_CH_4_H_IN input func */
    {84U, 7U, 0U},
    /* EMIOS_2_EMIOS_2_CH_18_Y_IN input func */
    {130U, 4U, 0U},
    /* FXIO_FXIO_D14_IN input func */
    {166U, 4U, 0U},
    /* LPSPI1_LPSPI1_PCS3_IN input func */
    {235U, 2U, 0U},
    /* LPSPI5_LPSPI5_PCS1_IN input func */
    {263U, 2U, 0U},
    /* INMUX settings for pad PORT15:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_23 input func */
    {39U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_10_H_IN input func */
    {58U, 2U, 0U},
    /* FXIO_FXIO_D31_IN input func */
    {183U, 1U, 0U},
    /* LPUART6_LPUART6_RX input func */
    {193U, 2U, 0U},
    /* LPSPI0_LPSPI0_PCS3_IN input func */
    {224U, 1U, 0U},
    /* LPSPI2_LPSPI2_PCS3_IN input func */
    {244U, 1U, 0U},
    /* LPSPI5_LPSPI5_PCS0_IN input func */
    {262U, 3U, 0U},
    /* INMUX settings for pad PORT16:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_4 input func */
    {20U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_11_H_IN input func */
    {59U, 2U, 0U},
    /* FXIO_FXIO_D30_IN input func */
    {182U, 1U, 0U},
    /* LPSPI0_LPSPI0_PCS4_IN input func */
    {225U, 1U, 0U},
    /* LPSPI1_LPSPI1_PCS2_IN input func */
    {234U, 2U, 0U},
    /* LPSPI4_LPSPI4_PCS3_IN input func */
    {258U, 1U, 0U},
    /* LPUART6_LPUART6_TX_IN input func */
    {369U, 1U, 0U},
    /* LPUART1_LPUART1_DSR_B input func */
    {378U, 1U, 0U},
    /* INMUX settings for pad PORT17:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_0_EMIOS_0_CH_6_G_IN input func */
    {54U, 2U, 0U},
    /* FXIO_FXIO_D19_IN input func */
    {171U, 1U, 0U},
    /* LPSPI3_LPSPI3_SOUT_IN input func */
    {254U, 2U, 0U},
    /* LPUART4_LPUART4_TX_IN input func */
    {367U, 1U, 0U},
    /* INMUX settings for pad PORT18:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_0 input func */
    {16U, 2U, 0U},
    /* EMIOS_1_EMIOS_1_CH_0_X_IN input func */
    {80U, 1U, 0U},
    /* EMIOS_1_EMIOS_1_CH_16_X_IN input func */
    {96U, 1U, 0U},
    /* EMIOS_2_EMIOS_2_CH_0_X_IN input func */
    {112U, 2U, 0U},
    /* LPSPI1_LPSPI1_SOUT_IN input func */
    {240U, 4U, 0U},
    /* TRGMUX_TRGMUX_IN12 input func */
    {356U, 1U, 0U},
    /* LPUART1_LPUART1_TX_IN input func */
    {364U, 4U, 0U},
    /* INMUX settings for pad PORT19:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_1 input func */
    {17U, 2U, 0U},
    /* EMIOS_1_EMIOS_1_CH_1_H_IN input func */
    {81U, 1U, 0U},
    /* EMIOS_2_EMIOS_2_CH_1_H_IN input func */
    {113U, 2U, 0U},
    /* LPUART1_LPUART1_RX input func */
    {188U, 5U, 0U},
    /* LPSPI1_LPSPI1_SCK_IN input func */
    {238U, 3U, 0U},
    /* TRGMUX_TRGMUX_IN13 input func */
    {357U, 1U, 0U},
    /* INMUX settings for pad PORT20:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_2 input func */
    {18U, 2U, 0U},
    /* EMIOS_1_EMIOS_1_CH_2_H_IN input func */
    {82U, 2U, 0U},
    /* EMIOS_2_EMIOS_2_CH_2_H_IN input func */
    {114U, 2U, 0U},
    /* LPSPI1_LPSPI1_SIN_IN input func */
    {239U, 3U, 0U},
    /* TRGMUX_TRGMUX_IN14 input func */
    {358U, 1U, 0U},
    /* INMUX settings for pad PORT21:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_3 input func */
    {19U, 2U, 0U},
    /* EMIOS_1_EMIOS_1_CH_3_H_IN input func */
    {83U, 1U, 0U},
    /* EMIOS_2_EMIOS_2_CH_3_H_IN input func */
    {115U, 2U, 0U},
    /* FXIO_FXIO_D0_IN input func */
    {152U, 3U, 0U},
    /* LPSPI1_LPSPI1_PCS0_IN input func */
    {232U, 3U, 0U},
    /* LPSPI2_LPSPI2_PCS2_IN input func */
    {243U, 1U, 0U},
    /* TRGMUX_TRGMUX_IN15 input func */
    {359U, 1U, 0U},
    /* INMUX settings for pad PORT22:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN1_CAN1_RX input func */
    {1U, 3U, 0U},
    /* EMIOS_1_EMIOS_1_CH_4_H_IN input func */
    {84U, 1U, 0U},
    /* FXIO_FXIO_D1_IN input func */
    {153U, 3U, 0U},
    /* LPSPI1_LPSPI1_PCS1_IN input func */
    {233U, 3U, 0U},
    /* INMUX settings for pad PORT23:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_1_EMIOS_1_CH_6_H_IN input func */
    {86U, 2U, 0U},
    /* FXIO_FXIO_D2_IN input func */
    {154U, 3U, 0U},
    /* INMUX settings for pad PORT24:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_1_EMIOS_1_CH_7_H input func */
    {87U, 2U, 0U},
    /* FXIO_FXIO_D3 input func */
    {155U, 3U, 0U},
    /* INMUX settings for pad PORT25:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_5 input func */
    {21U, 2U, 0U},
    /* EMIOS_1_EMIOS_1_CH_8_X input func */
    {88U, 2U, 0U},
    /* EMIOS_2_EMIOS_2_CH_8_X input func */
    {120U, 2U, 0U},
    /* FXIO_FXIO_D2 input func */
    {154U, 6U, 0U},
    /* INMUX settings for pad PORT26:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_1_EMIOS_1_CH_9_H_IN input func */
    {89U, 2U, 0U},
    /* EMIOS_2_EMIOS_2_CH_9_H_IN input func */
    {121U, 2U, 0U},
    /* GMAC0_GMAC0_PPS0_IN input func */
    {144U, 3U, 0U},
    /* FXIO_FXIO_D1_IN input func */
    {153U, 7U, 0U},
    /* LPSPI0_LPSPI0_PCS0_IN input func */
    {221U, 3U, 0U},
    /* LPSPI1_LPSPI1_PCS0_IN input func */
    {232U, 5U, 0U},
    /* INMUX settings for pad PORT27:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_1_EMIOS_1_CH_10_H_IN input func */
    {90U, 3U, 0U},
    /* EMIOS_2_EMIOS_2_CH_10_H_IN input func */
    {122U, 2U, 0U},
    /* GMAC0_GMAC0_PPS1_IN input func */
    {145U, 3U, 0U},
    /* FXIO_FXIO_D5_IN input func */
    {157U, 9U, 0U},
    /* LPUART0_LPUART0_TX_IN input func */
    {363U, 4U, 0U},
    /* INMUX settings for pad PORT28:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN0_CAN0_RX input func */
    {0U, 4U, 0U},
    /* SIUL_EIRQ_6 input func */
    {22U, 2U, 0U},
    /* EMIOS_1_EMIOS_1_CH_11_H_IN input func */
    {91U, 2U, 0U},
    /* EMIOS_2_EMIOS_2_CH_11_H_IN input func */
    {123U, 2U, 0U},
    /* LPUART0_LPUART0_RX input func */
    {187U, 4U, 0U},
    /* LPSPI1_LPSPI1_SCK_IN input func */
    {238U, 4U, 0U},
    /* INMUX settings for pad PORT29:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_1_EMIOS_1_CH_12_H_IN input func */
    {92U, 3U, 0U},
    /* EMIOS_2_EMIOS_2_CH_12_H_IN input func */
    {124U, 1U, 0U},
    /* GMAC0_GMAC0_PPS2_IN input func */
    {146U, 3U, 0U},
    /* LPSPI1_LPSPI1_SIN_IN input func */
    {239U, 4U, 0U},
    /* LPUART2_LPUART2_TX_IN input func */
    {365U, 5U, 0U},
    /* GMAC1_GMAC1_MII_RMII_RGMII_MDIO_IN input func */
    {454U, 1U, 0U},
    /* INMUX settings for pad PORT30:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_7 input func */
    {23U, 2U, 0U},
    /* EMIOS_1_EMIOS_1_CH_13_H_IN input func */
    {93U, 2U, 0U},
    /* EMIOS_2_EMIOS_2_CH_13_H_IN input func */
    {125U, 2U, 0U},
    /* LPUART2_LPUART2_RX input func */
    {189U, 4U, 0U},
    /* LPSPI0_LPSPI0_SOUT_IN input func */
    {231U, 4U, 0U},
    /* LPSPI1_LPSPI1_SOUT_IN input func */
    {240U, 5U, 0U},
    /* INMUX settings for pad PORT31:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_1_EMIOS_1_CH_14_H_IN input func */
    {94U, 2U, 0U},
    /* GMAC0_GMAC0_PPS0_IN input func */
    {144U, 5U, 0U},
    /* FXIO_FXIO_D0_IN input func */
    {152U, 6U, 0U},
    /* LPSPI0_LPSPI0_PCS1_IN input func */
    {222U, 2U, 0U},
    /* SAI0_SAI0_MCLK input func */
    {320U, 3U, 0U},
    /* GMAC1_GMAC1_PPS0_IN input func */
    {457U, 1U, 0U},
    /* GMAC1_GMAC1_MII_CRS input func */
    {461U, 2U, 0U},
    /* INMUX settings for pad PORT32:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN0_CAN0_RX input func */
    {0U, 3U, 0U},
    /* SIUL_EIRQ_8 input func */
    {24U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_3_G_IN input func */
    {51U, 4U, 0U},
    /* EMIOS_1_EMIOS_1_CH_6_H_IN input func */
    {86U, 1U, 0U},
    /* FXIO_FXIO_D14_IN input func */
    {166U, 3U, 0U},
    /* LPUART0_LPUART0_RX input func */
    {187U, 2U, 0U},
    /* LPI2C0_LPI2C0_SDAS_IN input func */
    {215U, 1U, 0U},
    /* LPSPI0_LPSPI0_PCS0_IN input func */
    {221U, 1U, 0U},
    /* INMUX settings for pad PORT33:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_9 input func */
    {25U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_7_G_IN input func */
    {55U, 3U, 0U},
    /* EMIOS_1_EMIOS_1_CH_5_H_IN input func */
    {85U, 1U, 0U},
    /* LPI2C0_LPI2C0_SCLS_IN input func */
    {213U, 1U, 0U},
    /* LPSPI0_LPSPI0_SOUT_IN input func */
    {231U, 3U, 0U},
    /* HSE_HSE_TAMPER_EXTIN0 input func */
    {343U, 1U, 0U},
    /* LPUART0_LPUART0_TX_IN input func */
    {363U, 2U, 0U},
    /* INMUX settings for pad PORT34:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN4_CAN4_RX input func */
    {4U, 2U, 0U},
    /* SIUL_EIRQ_10 input func */
    {26U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_8_X_IN input func */
    {56U, 1U, 0U},
    /* FXIO_FXIO_D18_IN input func */
    {170U, 1U, 0U},
    /* LPUART9_LPUART9_RX input func */
    {196U, 2U, 0U},
    /* LPSPI2_LPSPI2_SIN_IN input func */
    {246U, 2U, 0U},
    /* SAI0_SAI0_D0_IN input func */
    {316U, 1U, 0U},
    /* TRGMUX_TRGMUX_IN3 input func */
    {347U, 1U, 0U},
    /* INMUX settings for pad PORT35:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_11 input func */
    {27U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_9_H_IN input func */
    {57U, 2U, 0U},
    /* FXIO_FXIO_D17_IN input func */
    {169U, 1U, 0U},
    /* LPSPI2_LPSPI2_SOUT_IN input func */
    {247U, 2U, 0U},
    /* GMAC0_GMAC0_MII_RMII_RGMII_TX_CLK_IN input func */
    {296U, 5U, 0U},
    /* SAI0_SAI0_MCLK input func */
    {320U, 1U, 0U},
    /* TRGMUX_TRGMUX_IN2 input func */
    {346U, 1U, 0U},
    /* LPUART9_LPUART9_TX_IN input func */
    {410U, 1U, 0U},
    /* INMUX settings for pad PORT36:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_12 input func */
    {28U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_4_G_IN input func */
    {52U, 1U, 0U},
    /* EMIOS_1_EMIOS_1_CH_10_H_IN input func */
    {90U, 6U, 0U},
    /* LPSPI0_LPSPI0_SOUT_IN input func */
    {231U, 2U, 0U},
    /* GMAC0_GMAC0_MII_RMII_RGMII_MDIO_IN input func */
    {291U, 1U, 0U},
    /* SAI0_SAI0_D1_IN input func */
    {317U, 2U, 0U},
    /* TRGMUX_TRGMUX_IN1 input func */
    {345U, 1U, 0U},
    /* INMUX settings for pad PORT37:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_13 input func */
    {29U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_5_G_IN input func */
    {53U, 1U, 0U},
    /* EMIOS_1_EMIOS_1_CH_11_H_IN input func */
    {91U, 5U, 0U},
    /* LPSPI0_LPSPI0_PCS0_IN input func */
    {221U, 2U, 0U},
    /* LPSPI0_LPSPI0_PCS1_IN input func */
    {222U, 1U, 0U},
    /* TRGMUX_TRGMUX_IN0 input func */
    {344U, 1U, 0U},
    /* INMUX settings for pad PORT40:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_14 input func */
    {30U, 1U, 0U},
    /* EMIOS_1_EMIOS_1_CH_15_H_IN input func */
    {95U, 6U, 0U},
    /* FXIO_FXIO_D29_IN input func */
    {181U, 1U, 0U},
    /* LPSPI0_LPSPI0_PCS5_IN input func */
    {226U, 1U, 0U},
    /* LPSPI4_LPSPI4_PCS0_IN input func */
    {255U, 2U, 0U},
    /* LPUART1_LPUART1_DCD_B input func */
    {377U, 1U, 0U},
    /* INMUX settings for pad PORT41:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_15 input func */
    {31U, 1U, 0U},
    /* EMIOS_1_EMIOS_1_CH_16_X_IN input func */
    {96U, 5U, 0U},
    /* FXIO_FXIO_D28_IN input func */
    {180U, 1U, 0U},
    /* LPUART9_LPUART9_RX input func */
    {196U, 1U, 0U},
    /* LPSPI4_LPSPI4_SOUT_IN input func */
    {261U, 2U, 0U},
    /* LPUART1_LPUART1_RIN_B input func */
    {376U, 1U, 0U},
    /* INMUX settings for pad PORT42:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_24 input func */
    {40U, 1U, 0U},
    /* EMIOS_1_EMIOS_1_CH_17_Y_IN input func */
    {97U, 4U, 0U},
    /* FXIO_FXIO_D27_IN input func */
    {179U, 1U, 0U},
    /* LPSPI4_LPSPI4_SCK_IN input func */
    {259U, 2U, 0U},
    /* LPUART9_LPUART9_TX_IN input func */
    {410U, 2U, 0U},
    /* INMUX settings for pad PORT43:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_25 input func */
    {41U, 1U, 0U},
    /* EMIOS_1_EMIOS_1_CH_18_Y_IN input func */
    {98U, 4U, 0U},
    /* FXIO_FXIO_D26_IN input func */
    {178U, 1U, 0U},
    /* LPI2C0_LPI2C0_HREQ input func */
    {211U, 1U, 0U},
    /* LPSPI4_LPSPI4_SIN_IN input func */
    {260U, 2U, 0U},
    /* LPUART0_LPUART0_DSR_B input func */
    {373U, 2U, 0U},
    /* INMUX settings for pad PORT44:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_26 input func */
    {42U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_0_X_IN input func */
    {48U, 1U, 0U},
    /* FXIO_FXIO_D25_IN input func */
    {177U, 1U, 0U},
    /* LPUART8_LPUART8_RX input func */
    {195U, 1U, 0U},
    /* LPSPI3_LPSPI3_PCS3_IN input func */
    {251U, 1U, 0U},
    /* LPUART0_LPUART0_DCD_B input func */
    {374U, 2U, 0U},
    /* INMUX settings for pad PORT45:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_27 input func */
    {43U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_1_G_IN input func */
    {49U, 2U, 0U},
    /* FXIO_FXIO_D8_IN input func */
    {160U, 3U, 0U},
    /* FXIO_FXIO_D24_IN input func */
    {176U, 1U, 0U},
    /* LPSPI3_LPSPI3_PCS2_IN input func */
    {250U, 1U, 0U},
    /* LPUART0_LPUART0_RIN_B input func */
    {375U, 2U, 0U},
    /* LPUART8_LPUART8_TX_IN input func */
    {409U, 1U, 0U},
    /* INMUX settings for pad PORT46:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_28 input func */
    {44U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_2_G_IN input func */
    {50U, 3U, 0U},
    /* FXIO_FXIO_D23_IN input func */
    {175U, 1U, 0U},
    /* LPUART7_LPUART7_RX input func */
    {194U, 1U, 0U},
    /* LPSPI1_LPSPI1_SCK_IN input func */
    {238U, 2U, 0U},
    /* INMUX settings for pad PORT47:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_29 input func */
    {45U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_3_G_IN input func */
    {51U, 1U, 0U},
    /* FXIO_FXIO_D22_IN input func */
    {174U, 1U, 0U},
    /* LPSPI1_LPSPI1_SIN_IN input func */
    {239U, 1U, 0U},
    /* LPUART7_LPUART7_TX_IN input func */
    {370U, 1U, 0U},
    /* INMUX settings for pad PORT48:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_30 input func */
    {46U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_4_G_IN input func */
    {52U, 2U, 0U},
    /* FXIO_FXIO_D21_IN input func */
    {173U, 1U, 0U},
    /* LPSPI1_LPSPI1_SOUT_IN input func */
    {240U, 2U, 0U},
    /* LPUART4_LPUART4_TX_IN input func */
    {367U, 2U, 0U},
    /* PGI_PGOOD input func */
    {440U, 2U, 0U},
    /* INMUX settings for pad PORT49:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_31 input func */
    {47U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_5_G_IN input func */
    {53U, 2U, 0U},
    /* EMIOS_1_EMIOS_1_CH_7_H_IN input func */
    {87U, 7U, 0U},
    /* FXIO_FXIO_D20_IN input func */
    {172U, 1U, 0U},
    /* LPUART4_LPUART4_RX input func */
    {191U, 3U, 0U},
    /* LPSPI1_LPSPI1_PCS3_IN input func */
    {235U, 1U, 0U},
    /* LPSPI3_LPSPI3_PCS0_IN input func */
    {248U, 2U, 0U},
    /* INMUX settings for pad PORT50:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_1_EMIOS_1_CH_15_H_IN input func */
    {95U, 2U, 0U},
    /* EMIOS_2_EMIOS_2_CH_14_H_IN input func */
    {126U, 2U, 0U},
    /* FXIO_FXIO_D1_IN input func */
    {153U, 6U, 0U},
    /* LPSPI1_LPSPI1_PCS1_IN input func */
    {233U, 2U, 0U},
    /* GMAC0_GMAC0_MII_RMII_RX_DV_RGMII_RXCTL input func */
    {292U, 4U, 0U},
    /* LPUART13_LPUART13_TX_IN input func */
    {414U, 1U, 0U},
    /* INMUX settings for pad PORT51:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_1_EMIOS_1_CH_15_H_IN input func */
    {95U, 3U, 0U},
    /* EMIOS_2_EMIOS_2_CH_15_H_IN input func */
    {127U, 3U, 0U},
    /* GMAC0_GMAC0_PPS0_IN input func */
    {144U, 4U, 0U},
    /* FXIO_FXIO_D2_IN input func */
    {154U, 5U, 0U},
    /* LPUART13_LPUART13_RX input func */
    {200U, 1U, 0U},
    /* GMAC1_GMAC1_MII_RMII_RGMII_MDIO_IN input func */
    {454U, 2U, 0U},
    /* INMUX settings for pad PORT52:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_1_EMIOS_1_CH_16_X_IN input func */
    {96U, 3U, 0U},
    /* EMIOS_2_EMIOS_2_CH_16_X_IN input func */
    {128U, 2U, 0U},
    /* FXIO_FXIO_D3_IN input func */
    {155U, 5U, 0U},
    /* LPUART14_LPUART14_TX_IN input func */
    {415U, 1U, 0U},
    /* GMAC1_GMAC1_PPS2_IN input func */
    {458U, 1U, 0U},
    /* INMUX settings for pad PORT53:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_8 input func */
    {24U, 2U, 0U},
    /* EMIOS_1_EMIOS_1_CH_17_Y_IN input func */
    {97U, 2U, 0U},
    /* EMIOS_2_EMIOS_2_CH_17_Y_IN input func */
    {129U, 2U, 0U},
    /* FXIO_FXIO_D4_IN input func */
    {156U, 5U, 0U},
    /* LPUART14_LPUART14_RX input func */
    {201U, 1U, 0U},
    /* INMUX settings for pad PORT54:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_9 input func */
    {25U, 2U, 0U},
    /* EMIOS_1_EMIOS_1_CH_18_Y_IN input func */
    {98U, 2U, 0U},
    /* EMIOS_2_EMIOS_2_CH_18_Y_IN input func */
    {130U, 2U, 0U},
    /* FXIO_FXIO_D15_IN input func */
    {167U, 5U, 0U},
    /* LPSPI3_LPSPI3_PCS1_IN input func */
    {249U, 4U, 0U},
    /* GMAC0_GMAC0_MII_CRS input func */
    {290U, 1U, 0U},
    /* GMAC0_GMAC0_MII_RMII_RX_DV_RGMII_RXCTL input func */
    {292U, 5U, 0U},
    /* GMAC0_GMAC0_MII_RGMII_RX_CLK input func */
    {300U, 7U, 0U},
    /* LPUART1_LPUART1_TX_IN input func */
    {364U, 5U, 0U},
    /* INMUX settings for pad PORT55:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN1_CAN1_RX input func */
    {1U, 4U, 0U},
    /* SIUL_EIRQ_10 input func */
    {26U, 2U, 0U},
    /* EMIOS_1_EMIOS_1_CH_19_Y_IN input func */
    {99U, 2U, 0U},
    /* EMIOS_2_EMIOS_2_CH_19_Y_IN input func */
    {131U, 2U, 0U},
    /* FXIO_FXIO_D4_IN input func */
    {156U, 6U, 0U},
    /* LPUART1_LPUART1_RX input func */
    {188U, 4U, 0U},
    /* GMAC0_GMAC0_MII_COL input func */
    {289U, 1U, 0U},
    /* GMAC0_GMAC0_MII_RMII_RGMII_RXD_0 input func */
    {294U, 5U, 0U},
    /* GMAC0_GMAC0_MII_RMII_RGMII_RXD_1 input func */
    {295U, 5U, 0U},
    /* GMAC0_GMAC0_MII_RGMII_RXD2 input func */
    {301U, 5U, 0U},
    /* INMUX settings for pad PORT56:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_11 input func */
    {27U, 2U, 0U},
    /* EMIOS_1_EMIOS_1_CH_20_Y_IN input func */
    {100U, 2U, 0U},
    /* EMIOS_2_EMIOS_2_CH_20_Y_IN input func */
    {132U, 2U, 0U},
    /* FXIO_FXIO_D5_IN input func */
    {157U, 6U, 0U},
    /* GMAC0_GMAC0_MII_RMII_RGMII_RXD_1 input func */
    {295U, 4U, 0U},
    /* GMAC0_GMAC0_MII_RGMII_RXD2 input func */
    {301U, 4U, 0U},
    /* GMAC0_GMAC0_MII_RGMII_RXD3 input func */
    {302U, 3U, 0U},
    /* INMUX settings for pad PORT57:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_12 input func */
    {28U, 2U, 0U},
    /* EMIOS_1_EMIOS_1_CH_21_Y_IN input func */
    {101U, 2U, 0U},
    /* EMIOS_2_EMIOS_2_CH_21_Y_IN input func */
    {133U, 2U, 0U},
    /* FXIO_FXIO_D6_IN input func */
    {158U, 5U, 0U},
    /* LPSPI2_LPSPI2_PCS0_IN input func */
    {241U, 4U, 0U},
    /* GMAC0_GMAC0_MII_COL input func */
    {289U, 3U, 0U},
    /* LPUART15_LPUART15_TX_IN input func */
    {416U, 1U, 0U},
    /* INMUX settings for pad PORT58:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_13 input func */
    {29U, 2U, 0U},
    /* EMIOS_1_EMIOS_1_CH_22_X_IN input func */
    {102U, 2U, 0U},
    /* EMIOS_2_EMIOS_2_CH_22_X_IN input func */
    {134U, 2U, 0U},
    /* FXIO_FXIO_D7_IN input func */
    {159U, 6U, 0U},
    /* LPUART15_LPUART15_RX input func */
    {202U, 1U, 0U},
    /* GMAC0_GMAC0_MII_RX_CLK input func */
    {300U, 5U, 0U},
    /* INMUX settings for pad PORT59:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_1_EMIOS_1_CH_23_X_IN input func */
    {103U, 2U, 0U},
    /* EMIOS_2_EMIOS_2_CH_23_X_IN input func */
    {135U, 2U, 0U},
    /* FXIO_FXIO_D8_IN input func */
    {160U, 2U, 0U},
    /* LPSPI2_LPSPI2_SOUT_IN input func */
    {247U, 3U, 0U},
    /* SAI0_SAI0_D0_IN input func */
    {316U, 2U, 0U},
    /* LPUART5_LPUART5_TX_IN input func */
    {368U, 3U, 0U},
    /* GMAC1_GMAC1_MII_RMII_RX_ER input func */
    {460U, 1U, 0U},
    /* INMUX settings for pad PORT60:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_14 input func */
    {30U, 2U, 0U},
    /* EMIOS_2_EMIOS_2_CH_10_H_IN input func */
    {122U, 3U, 0U},
    /* GMAC0_GMAC0_PPS3_IN input func */
    {147U, 2U, 0U},
    /* FXIO_FXIO_D9_IN input func */
    {161U, 2U, 0U},
    /* LPUART5_LPUART5_RX input func */
    {192U, 4U, 0U},
    /* LPSPI2_LPSPI2_SIN_IN input func */
    {246U, 3U, 0U},
    /* INMUX settings for pad PORT61:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN4_CAN4_RX input func */
    {4U, 6U, 0U},
    /* EMIOS_2_EMIOS_2_CH_11_H_IN input func */
    {123U, 3U, 0U},
    /* FXIO_FXIO_D10_IN input func */
    {162U, 2U, 0U},
    /* LPSPI2_LPSPI2_SCK_IN input func */
    {245U, 3U, 0U},
    /* SAI0_SAI0_D1_IN input func */
    {317U, 1U, 0U},
    /* LPUART6_LPUART6_TX_IN input func */
    {369U, 3U, 0U},
    /* INMUX settings for pad PORT62:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FXIO_FXIO_D11_IN input func */
    {163U, 2U, 0U},
    /* INMUX settings for pad PORT63:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_15 input func */
    {31U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_19_Y_IN input func */
    {67U, 5U, 0U},
    /* HSE_HSE_TAMPER_EXTIN0 input func */
    {343U, 3U, 0U},
    /* INMUX settings for pad PORT64:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_0 input func */
    {16U, 3U, 0U},
    /* EMIOS_0_EMIOS_0_CH_0_X_IN input func */
    {48U, 3U, 0U},
    /* EMIOS_0_EMIOS_0_CH_14_H_IN input func */
    {62U, 2U, 0U},
    /* GMAC0_GMAC0_MII_RMII_RXD_0 input func */
    {294U, 2U, 0U},
    /* GMAC0_GMAC0_MII_RMII_RXD_1 input func */
    {295U, 1U, 0U},
    /* GMAC0_GMAC0_MII_RMII_TX_CLK input func */
    {296U, 4U, 0U},
    /* INMUX settings for pad PORT65:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN3_CAN3_RX input func */
    {3U, 2U, 0U},
    /* SIUL_EIRQ_1 input func */
    {17U, 3U, 0U},
    /* EMIOS_0_EMIOS_0_CH_1_G_IN input func */
    {49U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_15_H_IN input func */
    {63U, 1U, 0U},
    /* FXIO_FXIO_D5_IN input func */
    {157U, 7U, 0U},
    /* GMAC0_GMAC0_MII_RMII_RXD_0 input func */
    {294U, 1U, 0U},
    /* GMAC0_GMAC0_MII_RMII_RXD_1 input func */
    {295U, 2U, 0U},
    /* GMAC0_GMAC0_MII_RX_CLK input func */
    {300U, 3U, 0U},
    /* GMAC1_GMAC1_MII_RMII_RGMII_TX_CLK_IN input func */
    {463U, 1U, 0U},
    /* INMUX settings for pad PORT66:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN0_CAN0_RX input func */
    {0U, 1U, 0U},
    /* SIUL_EIRQ_2 input func */
    {18U, 3U, 0U},
    /* EMIOS_0_EMIOS_0_CH_2_G_IN input func */
    {50U, 2U, 0U},
    /* LPUART0_LPUART0_RX input func */
    {187U, 3U, 0U},
    /* LPSPI0_LPSPI0_PCS2_IN input func */
    {223U, 2U, 0U},
    /* LPSPI3_LPSPI3_PCS2_IN input func */
    {250U, 4U, 0U},
    /* QUADSPI_QUADSPI_IOFA3_IN input func */
    {308U, 1U, 0U},
    /* GMAC1_GMAC1_MII_RGMII_RXD3 input func */
    {451U, 1U, 0U},
    /* INMUX settings for pad PORT67:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_3 input func */
    {19U, 3U, 0U},
    /* EMIOS_0_EMIOS_0_CH_3_G_IN input func */
    {51U, 3U, 0U},
    /* LPUART0_LPUART0_TX_IN input func */
    {363U, 3U, 0U},
    /* INMUX settings for pad PORT68:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_4 input func */
    {20U, 3U, 0U},
    /* EMIOS_0_EMIOS_0_CH_8_X_IN input func */
    {56U, 2U, 0U},
    /* FXIO_FXIO_D5_IN input func */
    {157U, 8U, 0U},
    /* JTAG_JTAG_TCK_SWD_CLK input func */
    {184U, 0U, 0U},
    /* INMUX settings for pad PORT69:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_5 input func */
    {21U, 3U, 0U},
    /* EMIOS_0_EMIOS_0_CH_16_X_IN input func */
    {64U, 2U, 0U},
    /* FXIO_FXIO_D4_IN input func */
    {156U, 7U, 0U},
    /* JTAG_JTAG_TDI input func */
    {185U, 0U, 0U},
    /* LPI2C1_LPI2C1_HREQ input func */
    {216U, 2U, 0U},
    /* INMUX settings for pad PORT70:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN2_CAN2_RX input func */
    {2U, 6U, 0U},
    /* SIUL_EIRQ_6 input func */
    {22U, 3U, 0U},
    /* EMIOS_1_EMIOS_1_CH_6_H_IN input func */
    {86U, 4U, 0U},
    /* FXIO_FXIO_D11_IN input func */
    {163U, 3U, 0U},
    /* LPUART1_LPUART1_RX input func */
    {188U, 1U, 0U},
    /* LPI2C1_LPI2C1_SDA_IN input func */
    {219U, 2U, 0U},
    /* LPSPI0_LPSPI0_PCS1_IN input func */
    {222U, 4U, 0U},
    /* LPSPI1_LPSPI1_PCS1_IN input func */
    {233U, 4U, 0U},
    /* INMUX settings for pad PORT71:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_7 input func */
    {23U, 3U, 0U},
    /* EMIOS_1_EMIOS_1_CH_7_H_IN input func */
    {87U, 4U, 0U},
    /* FXIO_FXIO_D10_IN input func */
    {162U, 3U, 0U},
    /* LPI2C0_LPI2C0_HREQ input func */
    {211U, 2U, 0U},
    /* LPI2C1_LPI2C1_SCL_IN input func */
    {217U, 1U, 0U},
    /* LPSPI0_LPSPI0_PCS0_IN input func */
    {221U, 6U, 0U},
    /* LPUART1_LPUART1_TX_IN input func */
    {364U, 1U, 0U},
    /* INMUX settings for pad PORT72:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_16 input func */
    {32U, 2U, 0U},
    /* EMIOS_1_EMIOS_1_CH_9_H_IN input func */
    {89U, 1U, 0U},
    /* FXIO_FXIO_D12_IN input func */
    {164U, 3U, 0U},
    /* LPUART1_LPUART1_RX input func */
    {188U, 2U, 0U},
    /* LPI2C0_LPI2C0_SCL_IN input func */
    {212U, 1U, 0U},
    /* LPSPI0_LPSPI0_SCK_IN input func */
    {229U, 1U, 0U},
    /* LPUART0_LPUART0_CTS input func */
    {360U, 2U, 0U},
    /* INMUX settings for pad PORT73:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN1_CAN1_RX input func */
    {1U, 1U, 0U},
    /* SIUL_EIRQ_17 input func */
    {33U, 2U, 0U},
    /* EMIOS_1_EMIOS_1_CH_8_X_IN input func */
    {88U, 1U, 0U},
    /* FXIO_FXIO_D13_IN input func */
    {165U, 3U, 0U},
    /* LPI2C0_LPI2C0_SDA_IN input func */
    {214U, 1U, 0U},
    /* LPSPI0_LPSPI0_SIN_IN input func */
    {230U, 2U, 0U},
    /* LPUART1_LPUART1_TX_IN input func */
    {364U, 2U, 0U},
    /* INMUX settings for pad PORT74:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_18 input func */
    {34U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_6_G_IN input func */
    {54U, 4U, 0U},
    /* EMIOS_1_EMIOS_1_CH_0_X_IN input func */
    {80U, 6U, 0U},
    /* LPSPI2_LPSPI2_PCS1_IN input func */
    {242U, 3U, 0U},
    /* LPSPI4_LPSPI4_PCS0_IN input func */
    {255U, 1U, 0U},
    /* TRGMUX_TRGMUX_IN11 input func */
    {355U, 1U, 0U},
    /* LPUART0_LPUART0_DSR_B input func */
    {373U, 1U, 0U},
    /* LPUART11_LPUART11_TX_IN input func */
    {412U, 2U, 0U},
    /* INMUX settings for pad PORT75:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN5_CAN5_RX input func */
    {5U, 2U, 0U},
    /* SIUL_EIRQ_19 input func */
    {35U, 2U, 0U},
    /* EMIOS_1_EMIOS_1_CH_1_H_IN input func */
    {81U, 7U, 0U},
    /* FXIO_FXIO_D15_IN input func */
    {167U, 3U, 0U},
    /* FXIO_FXIO_D19_IN input func */
    {171U, 3U, 0U},
    /* LPUART11_LPUART11_RX input func */
    {198U, 1U, 0U},
    /* LPSPI4_LPSPI4_SOUT_IN input func */
    {261U, 1U, 0U},
    /* TRGMUX_TRGMUX_IN10 input func */
    {354U, 1U, 0U},
    /* INMUX settings for pad PORT76:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_20 input func */
    {36U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_22_X_IN input func */
    {70U, 2U, 0U},
    /* EMIOS_1_EMIOS_1_CH_2_H_IN input func */
    {82U, 1U, 0U},
    /* FXIO_FXIO_D19_IN input func */
    {171U, 5U, 0U},
    /* LPUART10_LPUART10_RX input func */
    {197U, 2U, 0U},
    /* LPSPI2_LPSPI2_PCS1_IN input func */
    {242U, 4U, 0U},
    /* SAI0_SAI0_BCLK_IN input func */
    {315U, 1U, 0U},
    /* INMUX settings for pad PORT77:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_21 input func */
    {37U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_23_X_IN input func */
    {71U, 1U, 0U},
    /* EMIOS_1_EMIOS_1_CH_3_H_IN input func */
    {83U, 7U, 0U},
    /* FXIO_FXIO_D16_IN input func */
    {168U, 3U, 0U},
    /* SAI0_SAI0_SYNC_IN input func */
    {321U, 1U, 0U},
    /* LPUART10_LPUART10_TX_IN input func */
    {411U, 1U, 0U},
    /* INMUX settings for pad PORT78:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN2_CAN2_RX input func */
    {2U, 2U, 0U},
    /* SIUL_EIRQ_22 input func */
    {38U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_10_H_IN input func */
    {58U, 1U, 0U},
    /* EMIOS_1_EMIOS_1_CH_4_H_IN input func */
    {84U, 8U, 0U},
    /* FXIO_FXIO_D16_IN input func */
    {168U, 1U, 0U},
    /* LPSPI2_LPSPI2_PCS0_IN input func */
    {241U, 2U, 0U},
    /* GMAC0_GMAC0_MII_COL input func */
    {289U, 2U, 0U},
    /* GMAC0_GMAC0_MII_RMII_RX_ER input func */
    {293U, 2U, 0U},
    /* GMAC0_GMAC0_MII_RMII_RGMII_RXD_0 input func */
    {294U, 4U, 0U},
    /* GMAC0_GMAC0_MII_RGMII_RXD2 input func */
    {301U, 3U, 0U},
    /* GMAC0_GMAC0_MII_RGMII_RXD3 input func */
    {302U, 2U, 0U},
    /* TRGMUX_TRGMUX_IN9 input func */
    {353U, 1U, 0U},
    /* INMUX settings for pad PORT79:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_23 input func */
    {39U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_11_H_IN input func */
    {59U, 1U, 0U},
    /* LPI2C1_LPI2C1_SCL_IN input func */
    {217U, 6U, 0U},
    /* LPSPI2_LPSPI2_SCK_IN input func */
    {245U, 2U, 0U},
    /* GMAC0_GMAC0_MII_CRS input func */
    {290U, 2U, 0U},
    /* GMAC0_GMAC0_MII_RMII_RX_DV_RGMII_RXCTL input func */
    {292U, 2U, 0U},
    /* GMAC0_GMAC0_MII_RMII_RGMII_RXD_0 input func */
    {294U, 6U, 0U},
    /* GMAC0_GMAC0_MII_RMII_RGMII_RXD_1 input func */
    {295U, 6U, 0U},
    /* GMAC0_GMAC0_MII_RXD2 input func */
    {301U, 2U, 0U},
    /* GMAC0_GMAC0_MII_RGMII_RXD3 input func */
    {302U, 4U, 0U},
    /* TRGMUX_TRGMUX_IN8 input func */
    {352U, 1U, 0U},
    /* LPUART2_LPUART2_TX_IN input func */
    {365U, 2U, 0U},
    /* INMUX settings for pad PORT80:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN2_CAN2_RX input func */
    {2U, 1U, 0U},
    /* EMIOS_1_EMIOS_1_CH_9_H_IN input func */
    {89U, 5U, 0U},
    /* EMIOS_2_EMIOS_2_CH_9_H_IN input func */
    {121U, 4U, 0U},
    /* FXIO_FXIO_D15_IN input func */
    {167U, 1U, 0U},
    /* LPUART2_LPUART2_RX input func */
    {189U, 5U, 0U},
    /* LPI2C1_LPI2C1_SDA_IN input func */
    {219U, 5U, 0U},
    /* LPI2C1_LPI2C1_SDAS_IN input func */
    {220U, 1U, 0U},
    /* LPSPI3_LPSPI3_SIN_IN input func */
    {253U, 3U, 0U},
    /* GMAC0_GMAC0_MII_RMII_RX_DV_RGMII_RXCTL input func */
    {292U, 6U, 0U},
    /* GMAC0_GMAC0_MII_RMII_RX_ER input func */
    {293U, 1U, 0U},
    /* GMAC0_GMAC0_MII_RGMII_RX_CLK input func */
    {300U, 6U, 0U},
    /* INMUX settings for pad PORT81:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FXIO_FXIO_D2_IN input func */
    {154U, 10U, 0U},
    /* FXIO_FXIO_D14_IN input func */
    {166U, 1U, 0U},
    /* LPI2C1_LPI2C1_SCLS_IN input func */
    {218U, 2U, 0U},
    /* LPSPI3_LPSPI3_SCK_IN input func */
    {252U, 3U, 0U},
    /* GMAC0_GMAC0_MII_RMII_RX_DV_RGMII_RXCTL input func */
    {292U, 1U, 0U},
    /* INMUX settings for pad PORT82:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_2_EMIOS_2_CH_12_H_IN input func */
    {124U, 3U, 0U},
    /* FXIO_FXIO_D6_IN input func */
    {158U, 9U, 0U},
    /* FXIO_FXIO_D12_IN input func */
    {164U, 2U, 0U},
    /* LPUART6_LPUART6_RX input func */
    {193U, 4U, 0U},
    /* SAI0_SAI0_D2_IN input func */
    {318U, 1U, 0U},
    /* INMUX settings for pad PORT83:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_2_EMIOS_2_CH_13_H_IN input func */
    {125U, 3U, 0U},
    /* FXIO_FXIO_D13_IN input func */
    {165U, 2U, 0U},
    /* LPSPI2_LPSPI2_PCS1_IN input func */
    {242U, 2U, 0U},
    /* GMAC0_GMAC0_MII_RMII_RGMII_TX_CLK_IN input func */
    {296U, 6U, 0U},
    /* SAI0_SAI0_D3_IN input func */
    {319U, 1U, 0U},
    /* LPUART7_LPUART7_TX_IN input func */
    {370U, 2U, 0U},
    /* INMUX settings for pad PORT84:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_16 input func */
    {32U, 3U, 0U},
    /* EMIOS_2_EMIOS_2_CH_14_H_IN input func */
    {126U, 3U, 0U},
    /* GMAC0_GMAC0_PPS0_IN input func */
    {144U, 6U, 0U},
    /* FXIO_FXIO_D14_IN input func */
    {166U, 2U, 0U},
    /* LPUART7_LPUART7_RX input func */
    {194U, 4U, 0U},
    /* INMUX settings for pad PORT85:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_17 input func */
    {33U, 3U, 0U},
    /* EMIOS_2_EMIOS_2_CH_15_H_IN input func */
    {127U, 5U, 0U},
    /* GMAC0_GMAC0_PPS1_IN input func */
    {145U, 4U, 0U},
    /* FXIO_FXIO_D15_IN input func */
    {167U, 2U, 0U},
    /* INMUX settings for pad PORT86:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_0_EMIOS_0_CH_8_X_IN input func */
    {56U, 3U, 0U},
    /* INMUX settings for pad PORT87:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_18 input func */
    {34U, 3U, 0U},
    /* FXIO_FXIO_D16_IN input func */
    {168U, 2U, 0U},
    /* CAN6_CAN6_RX input func */
    {417U, 1U, 0U},
    /* INMUX settings for pad PORT88:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_19 input func */
    {35U, 3U, 0U},
    /* EMIOS_1_EMIOS_1_CH_0_X_IN input func */
    {80U, 4U, 0U},
    /* EMIOS_2_EMIOS_2_CH_0_X_IN input func */
    {112U, 5U, 0U},
    /* FXIO_FXIO_D17_IN input func */
    {169U, 2U, 0U},
    /* LPUART12_LPUART12_TX_IN input func */
    {413U, 1U, 0U},
    /* INMUX settings for pad PORT89:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_20 input func */
    {36U, 3U, 0U},
    /* EMIOS_1_EMIOS_1_CH_1_H_IN input func */
    {81U, 4U, 0U},
    /* EMIOS_2_EMIOS_2_CH_1_H_IN input func */
    {113U, 3U, 0U},
    /* FXIO_FXIO_D18_IN input func */
    {170U, 2U, 0U},
    /* LPUART12_LPUART12_RX input func */
    {199U, 2U, 0U},
    /* LPSPI4_LPSPI4_PCS1_IN input func */
    {256U, 4U, 0U},
    /* CAN7_CAN7_RX input func */
    {418U, 1U, 0U},
    /* INMUX settings for pad PORT90:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN5_CAN5_RX input func */
    {5U, 5U, 0U},
    /* SIUL_EIRQ_21 input func */
    {37U, 3U, 0U},
    /* EMIOS_1_EMIOS_1_CH_3_H_IN input func */
    {83U, 3U, 0U},
    /* EMIOS_2_EMIOS_2_CH_2_H_IN input func */
    {114U, 3U, 0U},
    /* FXIO_FXIO_D19_IN input func */
    {171U, 2U, 0U},
    /* LPUART13_LPUART13_RX input func */
    {200U, 4U, 0U},
    /* LPSPI4_LPSPI4_SIN_IN input func */
    {260U, 1U, 0U},
    /* LPUART13_LPUART13_TX_IN input func */
    {414U, 2U, 0U},
    /* INMUX settings for pad PORT91:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_22 input func */
    {38U, 3U, 0U},
    /* EMIOS_1_EMIOS_1_CH_4_H_IN input func */
    {84U, 2U, 0U},
    /* EMIOS_2_EMIOS_2_CH_3_H_IN input func */
    {115U, 3U, 0U},
    /* FXIO_FXIO_D20_IN input func */
    {172U, 2U, 0U},
    /* LPUART13_LPUART13_RX input func */
    {200U, 2U, 0U},
    /* LPSPI4_LPSPI4_SCK_IN input func */
    {259U, 1U, 0U},
    /* LPUART13_LPUART13_TX_IN input func */
    {414U, 4U, 0U},
    /* INMUX settings for pad PORT92:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_1_EMIOS_1_CH_7_H_IN input func */
    {87U, 3U, 0U},
    /* FXIO_FXIO_D2_IN input func */
    {154U, 7U, 0U},
    /* FXIO_FXIO_D21_IN input func */
    {173U, 2U, 0U},
    /* LPI2C1_LPI2C1_SCL_IN input func */
    {217U, 4U, 0U},
    /* LPUART0_LPUART0_TX_IN input func */
    {363U, 6U, 0U},
    /* LPUART1_LPUART1_RIN_B input func */
    {376U, 2U, 0U},
    /* INMUX settings for pad PORT93:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN3_CAN3_RX input func */
    {3U, 3U, 0U},
    /* SIUL_EIRQ_23 input func */
    {39U, 3U, 0U},
    /* EMIOS_1_EMIOS_1_CH_10_H_IN input func */
    {90U, 1U, 0U},
    /* EMIOS_2_EMIOS_2_CH_4_H_IN input func */
    {116U, 2U, 0U},
    /* FXIO_FXIO_D3_IN input func */
    {155U, 6U, 0U},
    /* FXIO_FXIO_D22_IN input func */
    {174U, 2U, 0U},
    /* LPUART0_LPUART0_RX input func */
    {187U, 6U, 0U},
    /* LPI2C1_LPI2C1_SDA_IN input func */
    {219U, 3U, 0U},
    /* LPUART1_LPUART1_DCD_B input func */
    {377U, 2U, 0U},
    /* INMUX settings for pad PORT94:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_1_EMIOS_1_CH_12_H_IN input func */
    {92U, 1U, 0U},
    /* EMIOS_2_EMIOS_2_CH_5_H_IN input func */
    {117U, 3U, 0U},
    /* FXIO_FXIO_D0_IN input func */
    {152U, 4U, 0U},
    /* FXIO_FXIO_D23_IN input func */
    {175U, 2U, 0U},
    /* LPUART1_LPUART1_DSR_B input func */
    {378U, 2U, 0U},
    /* INMUX settings for pad PORT95:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN4_CAN4_RX input func */
    {4U, 3U, 0U},
    /* EMIOS_1_EMIOS_1_CH_14_H_IN input func */
    {94U, 1U, 0U},
    /* EMIOS_2_EMIOS_2_CH_6_H_IN input func */
    {118U, 2U, 0U},
    /* FXIO_FXIO_D1_IN input func */
    {153U, 4U, 0U},
    /* FXIO_FXIO_D24_IN input func */
    {176U, 2U, 0U},
    /* INMUX settings for pad PORT96:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_8 input func */
    {24U, 3U, 0U},
    /* EMIOS_0_EMIOS_0_CH_2_G_IN input func */
    {50U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_16_X_IN input func */
    {64U, 1U, 0U},
    /* FXIO_FXIO_D0_IN input func */
    {152U, 1U, 0U},
    /* LPUART5_LPUART5_RX input func */
    {192U, 2U, 0U},
    /* LPSPI3_LPSPI3_SOUT_IN input func */
    {254U, 1U, 0U},
    /* INMUX settings for pad PORT97:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_9 input func */
    {25U, 3U, 0U},
    /* EMIOS_0_EMIOS_0_CH_3_G_IN input func */
    {51U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_17_Y_IN input func */
    {65U, 1U, 0U},
    /* FXIO_FXIO_D1_IN input func */
    {153U, 1U, 0U},
    /* LPSPI3_LPSPI3_SCK_IN input func */
    {252U, 1U, 0U},
    /* LPUART5_LPUART5_TX_IN input func */
    {368U, 1U, 0U},
    /* INMUX settings for pad PORT98:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_10 input func */
    {26U, 3U, 0U},
    /* EMIOS_1_EMIOS_1_CH_21_Y_IN input func */
    {101U, 4U, 0U},
    /* FXIO_FXIO_D4_IN input func */
    {156U, 1U, 0U},
    /* FXIO_FXIO_D6_IN input func */
    {158U, 3U, 0U},
    /* LPSPI1_LPSPI1_SOUT_IN input func */
    {240U, 1U, 0U},
    /* LPSPI5_LPSPI5_SOUT_IN input func */
    {268U, 2U, 0U},
    /* TRGMUX_TRGMUX_IN5 input func */
    {349U, 1U, 0U},
    /* LPUART3_LPUART3_TX_IN input func */
    {366U, 2U, 0U},
    /* INMUX settings for pad PORT99:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_11 input func */
    {27U, 3U, 0U},
    /* EMIOS_1_EMIOS_1_CH_22_X_IN input func */
    {102U, 4U, 0U},
    /* FXIO_FXIO_D5_IN input func */
    {157U, 2U, 0U},
    /* FXIO_FXIO_D7_IN input func */
    {159U, 3U, 0U},
    /* LPUART3_LPUART3_RX input func */
    {190U, 3U, 0U},
    /* LPSPI1_LPSPI1_PCS0_IN input func */
    {232U, 1U, 0U},
    /* TRGMUX_TRGMUX_IN4 input func */
    {348U, 1U, 0U},
    /* INMUX settings for pad PORT100:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_12 input func */
    {28U, 3U, 0U},
    /* EMIOS_1_EMIOS_1_CH_23_X_IN input func */
    {103U, 4U, 0U},
    /* LPSPI1_LPSPI1_PCS1_IN input func */
    {233U, 6U, 0U},
    /* LPSPI5_LPSPI5_PCS0_IN input func */
    {262U, 2U, 0U},
    /* INMUX settings for pad PORT101:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_13 input func */
    {29U, 3U, 0U},
    /* EMIOS_0_EMIOS_0_CH_2_G_IN input func */
    {50U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_19_Y_IN input func */
    {67U, 2U, 0U},
    /* FXIO_FXIO_D15_IN input func */
    {167U, 4U, 0U},
    /* LPSPI0_LPSPI0_PCS1_IN input func */
    {222U, 5U, 0U},
    /* GMAC0_GMAC0_MII_RX_CLK input func */
    {300U, 2U, 0U},
    /* SAI0_SAI0_D3_IN input func */
    {319U, 2U, 0U},
    /* TRGMUX_TRGMUX_IN7 input func */
    {351U, 1U, 0U},
    /* GMAC1_GMAC1_MII_RMII_RX_DV_RGMII_RXCTL input func */
    {448U, 1U, 0U},
    /* INMUX settings for pad PORT102:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_14 input func */
    {30U, 3U, 0U},
    /* EMIOS_1_EMIOS_1_CH_12_H_IN input func */
    {92U, 5U, 0U},
    /* FXIO_FXIO_D3_IN input func */
    {155U, 9U, 0U},
    /* FXIO_FXIO_D13_IN input func */
    {165U, 1U, 0U},
    /* LPUART2_LPUART2_RX input func */
    {189U, 1U, 0U},
    /* LPSPI0_LPSPI0_PCS0_IN input func */
    {221U, 7U, 0U},
    /* GMAC0_GMAC0_MII_RMII_TX_CLK input func */
    {296U, 2U, 0U},
    /* SAI0_SAI0_D2_IN input func */
    {318U, 2U, 0U},
    /* GMAC1_GMAC1_MII_RMII_RGMII_RXD_0 input func */
    {449U, 1U, 0U},
    /* INMUX settings for pad PORT103:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_15 input func */
    {31U, 3U, 0U},
    /* LPSPI0_LPSPI0_PCS3_IN input func */
    {224U, 2U, 0U},
    /* LPSPI3_LPSPI3_PCS3_IN input func */
    {251U, 5U, 0U},
    /* QUADSPI_QUADSPI_IOFA1_IN input func */
    {306U, 1U, 0U},
    /* LPUART2_LPUART2_TX_IN input func */
    {365U, 3U, 0U},
    /* GMAC1_GMAC1_MII_RGMII_RXD2 input func */
    {453U, 1U, 0U},
    /* INMUX settings for pad PORT104:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_24 input func */
    {40U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_12_H_IN input func */
    {60U, 1U, 0U},
    /* FXIO_FXIO_D1_IN input func */
    {153U, 5U, 0U},
    /* FXIO_FXIO_D11_IN input func */
    {163U, 5U, 0U},
    /* LPUART6_LPUART6_RX input func */
    {193U, 1U, 0U},
    /* LPI2C1_LPI2C1_SDA_IN input func */
    {219U, 1U, 0U},
    /* LPSPI3_LPSPI3_SOUT_IN input func */
    {254U, 3U, 0U},
    /* GMAC0_GMAC0_MII_RMII_RXD_1 input func */
    {295U, 3U, 0U},
    /* GMAC0_GMAC0_MII_RXD3 input func */
    {302U, 1U, 0U},
    /* INMUX settings for pad PORT105:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_25 input func */
    {41U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_13_H_IN input func */
    {61U, 2U, 0U},
    /* FXIO_FXIO_D0_IN input func */
    {152U, 5U, 0U},
    /* FXIO_FXIO_D10_IN input func */
    {162U, 4U, 0U},
    /* LPI2C1_LPI2C1_SCL_IN input func */
    {217U, 2U, 0U},
    /* GMAC0_GMAC0_MII_RMII_RXD_0 input func */
    {294U, 3U, 0U},
    /* GMAC0_GMAC0_MII_RXD2 input func */
    {301U, 1U, 0U},
    /* LPUART6_LPUART6_TX_IN input func */
    {369U, 2U, 0U},
    /* INMUX settings for pad PORT106:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_26 input func */
    {42U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_16_X_IN input func */
    {64U, 3U, 0U},
    /* EMIOS_1_EMIOS_1_CH_10_H_IN input func */
    {90U, 2U, 0U},
    /* LPSPI0_LPSPI0_SIN_IN input func */
    {230U, 4U, 0U},
    /* GMAC0_GMAC0_MII_RX_CLK input func */
    {300U, 1U, 0U},
    /* QUADSPI_QUADSPI_SCKFA_IN input func */
    {309U, 1U, 0U},
    /* GMAC1_GMAC1_MII_RGMII_RX_CLK input func */
    {450U, 1U, 0U},
    /* INMUX settings for pad PORT107:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_27 input func */
    {43U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_17_Y_IN input func */
    {65U, 3U, 0U},
    /* LPSPI0_LPSPI0_SCK_IN input func */
    {229U, 5U, 0U},
    /* GMAC0_GMAC0_MII_RMII_TX_CLK input func */
    {296U, 1U, 0U},
    /* QUADSPI_QUADSPI_IOFA0_IN input func */
    {305U, 1U, 0U},
    /* LPUART2_LPUART2_CTS input func */
    {362U, 1U, 0U},
    /* INMUX settings for pad PORT108:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_28 input func */
    {44U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_18_Y_IN input func */
    {66U, 1U, 0U},
    /* LPI2C1_LPI2C1_HREQ input func */
    {216U, 1U, 0U},
    /* LPSPI0_LPSPI0_SOUT_IN input func */
    {231U, 5U, 0U},
    /* GMAC0_GMAC0_MII_RMII_TX_CLK input func */
    {296U, 3U, 0U},
    /* QUADSPI_QUADSPI_IOFA2_IN input func */
    {307U, 1U, 0U},
    /* GMAC1_GMAC1_MII_RMII_RGMII_RXD_1 input func */
    {452U, 1U, 0U},
    /* INMUX settings for pad PORT109:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_29 input func */
    {45U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_20_Y_IN input func */
    {68U, 1U, 0U},
    /* GMAC0_GMAC0_PPS1_IN input func */
    {145U, 2U, 0U},
    /* FXIO_FXIO_D7_IN input func */
    {159U, 7U, 0U},
    /* LPUART1_LPUART1_RX input func */
    {188U, 3U, 0U},
    /* LPI2C0_LPI2C0_SDA_IN input func */
    {214U, 2U, 0U},
    /* LPSPI5_LPSPI5_SIN_IN input func */
    {267U, 1U, 0U},
    /* SAI1_SAI1_D0_IN input func */
    {323U, 1U, 0U},
    /* INMUX settings for pad PORT110:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_30 input func */
    {46U, 3U, 0U},
    /* EMIOS_0_EMIOS_0_CH_21_Y_IN input func */
    {69U, 1U, 0U},
    /* GMAC0_GMAC0_PPS0_IN input func */
    {144U, 2U, 0U},
    /* LPI2C0_LPI2C0_SCL_IN input func */
    {212U, 2U, 0U},
    /* LPSPI5_LPSPI5_SCK_IN input func */
    {266U, 1U, 0U},
    /* GMAC0_GMAC0_MII_RMII_RX_DV_RGMII_RXCTL input func */
    {292U, 3U, 0U},
    /* SAI0_SAI0_MCLK input func */
    {320U, 4U, 0U},
    /* SAI1_SAI1_MCLK input func */
    {324U, 1U, 0U},
    /* LPUART1_LPUART1_TX_IN input func */
    {364U, 3U, 0U},
    /* GMAC1_GMAC1_MII_COL input func */
    {462U, 1U, 0U},
    /* INMUX settings for pad PORT111:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN3_CAN3_RX input func */
    {3U, 1U, 0U},
    /* SIUL_EIRQ_31 input func */
    {47U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_0_X_IN input func */
    {48U, 2U, 0U},
    /* EMIOS_1_EMIOS_1_CH_14_H_IN input func */
    {94U, 6U, 0U},
    /* GMAC0_GMAC0_PPS2_IN input func */
    {146U, 2U, 0U},
    /* FXIO_FXIO_D6_IN input func */
    {158U, 7U, 0U},
    /* FXIO_FXIO_D10_IN input func */
    {162U, 1U, 0U},
    /* LPUART8_LPUART8_RX input func */
    {195U, 2U, 0U},
    /* LPSPI0_LPSPI0_SCK_IN input func */
    {229U, 3U, 0U},
    /* SAI1_SAI1_SYNC_IN input func */
    {325U, 1U, 0U},
    /* LPUART2_LPUART2_CTS input func */
    {362U, 2U, 0U},
    /* GMAC1_GMAC1_MII_CRS input func */
    {461U, 1U, 0U},
    /* INMUX settings for pad PORT112:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_0_EMIOS_0_CH_1_G_IN input func */
    {49U, 3U, 0U},
    /* EMIOS_1_EMIOS_1_CH_15_H_IN input func */
    {95U, 7U, 0U},
    /* LPSPI0_LPSPI0_SIN_IN input func */
    {230U, 3U, 0U},
    /* GMAC0_GMAC0_MII_RMII_RGMII_MDIO_IN input func */
    {291U, 2U, 0U},
    /* LPUART8_LPUART8_TX_IN input func */
    {409U, 2U, 0U},
    /* INMUX settings for pad PORT113:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN5_CAN5_RX input func */
    {5U, 1U, 0U},
    /* SIUL_EIRQ_24 input func */
    {40U, 3U, 0U},
    /* EMIOS_0_EMIOS_0_CH_18_Y_IN input func */
    {66U, 3U, 0U},
    /* GMAC0_GMAC0_PPS2_IN input func */
    {146U, 1U, 0U},
    /* FXIO_FXIO_D9_IN input func */
    {161U, 1U, 0U},
    /* LPUART2_LPUART2_RX input func */
    {189U, 2U, 0U},
    /* LPSPI3_LPSPI3_PCS0_IN input func */
    {248U, 1U, 0U},
    /* LPSPI5_LPSPI5_PCS0_IN input func */
    {262U, 1U, 0U},
    /* INMUX settings for pad PORT114:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_1_EMIOS_1_CH_15_H_IN input func */
    {95U, 1U, 0U},
    /* FXIO_FXIO_D2_IN input func */
    {154U, 4U, 0U},
    /* INMUX settings for pad PORT115:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN2_CAN2_RX input func */
    {2U, 4U, 0U},
    /* EMIOS_1_EMIOS_1_CH_16_X_IN input func */
    {96U, 2U, 0U},
    /* FXIO_FXIO_D3_IN input func */
    {155U, 4U, 0U},
    /* INMUX settings for pad PORT116:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_25 input func */
    {41U, 3U, 0U},
    /* EMIOS_1_EMIOS_1_CH_17_Y_IN input func */
    {97U, 1U, 0U},
    /* EMIOS_2_EMIOS_2_CH_0_X_IN input func */
    {112U, 3U, 0U},
    /* FXIO_FXIO_D25_IN input func */
    {177U, 2U, 0U},
    /* LPSPI1_LPSPI1_PCS2_IN input func */
    {234U, 1U, 0U},
    /* LPSPI3_LPSPI3_SIN_IN input func */
    {253U, 2U, 0U},
    /* INMUX settings for pad PORT117:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_26 input func */
    {42U, 3U, 0U},
    /* EMIOS_1_EMIOS_1_CH_18_Y_IN input func */
    {98U, 1U, 0U},
    /* EMIOS_2_EMIOS_2_CH_8_X_IN input func */
    {120U, 3U, 0U},
    /* FXIO_FXIO_D26_IN input func */
    {178U, 2U, 0U},
    /* INMUX settings for pad PORT118:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_27 input func */
    {43U, 3U, 0U},
    /* EMIOS_1_EMIOS_1_CH_19_Y_IN input func */
    {99U, 1U, 0U},
    /* EMIOS_2_EMIOS_2_CH_22_X_IN input func */
    {134U, 3U, 0U},
    /* FXIO_FXIO_D27_IN input func */
    {179U, 2U, 0U},
    /* INMUX settings for pad PORT119:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_28 input func */
    {44U, 3U, 0U},
    /* EMIOS_1_EMIOS_1_CH_20_Y_IN input func */
    {100U, 1U, 0U},
    /* EMIOS_2_EMIOS_2_CH_23_X_IN input func */
    {135U, 3U, 0U},
    /* FXIO_FXIO_D28_IN input func */
    {180U, 2U, 0U},
    /* INMUX settings for pad PORT120:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_29 input func */
    {45U, 3U, 0U},
    /* EMIOS_1_EMIOS_1_CH_21_Y_IN input func */
    {101U, 1U, 0U},
    /* FXIO_FXIO_D29_IN input func */
    {181U, 2U, 0U},
    /* HSE_HSE_TAMPER_EXTIN0 input func */
    {343U, 2U, 0U},
    /* INMUX settings for pad PORT121:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_1_EMIOS_1_CH_22_X_IN input func */
    {102U, 1U, 0U},
    /* INMUX settings for pad PORT122:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_1_EMIOS_1_CH_23_X_IN input func */
    {103U, 1U, 0U},
    /* EMIOS_2_EMIOS_2_CH_7_H_IN input func */
    {119U, 1U, 0U},
    /* FXIO_FXIO_D7_IN input func */
    {159U, 4U, 0U},
    /* FXIO_FXIO_D30_IN input func */
    {182U, 2U, 0U},
    /* LPSPI5_LPSPI5_SCK_IN input func */
    {266U, 3U, 0U},
    /* LPUART14_LPUART14_TX_IN input func */
    {415U, 2U, 0U},
    /* INMUX settings for pad PORT123:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_30 input func */
    {46U, 2U, 0U},
    /* EMIOS_2_EMIOS_2_CH_9_H_IN input func */
    {121U, 3U, 0U},
    /* FXIO_FXIO_D31_IN input func */
    {183U, 2U, 0U},
    /* LPUART14_LPUART14_RX input func */
    {201U, 2U, 0U},
    /* LPSPI5_LPSPI5_SOUT_IN input func */
    {268U, 3U, 0U},
    /* INMUX settings for pad PORT124:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_31 input func */
    {47U, 3U, 0U},
    /* EMIOS_2_EMIOS_2_CH_0_X_IN input func */
    {112U, 4U, 0U},
    /* LPSPI5_LPSPI5_SIN_IN input func */
    {267U, 3U, 0U},
    /* LPUART15_LPUART15_TX_IN input func */
    {416U, 2U, 0U},
    /* INMUX settings for pad PORT125:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_2_EMIOS_2_CH_8_X_IN input func */
    {120U, 4U, 0U},
    /* LPUART15_LPUART15_RX input func */
    {202U, 2U, 0U},
    /* LPSPI5_LPSPI5_PCS2_IN input func */
    {264U, 1U, 0U},
    /* CAN6_CAN6_RX input func */
    {417U, 2U, 0U},
    /* INMUX settings for pad PORT126:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_2_EMIOS_2_CH_16_X_IN input func */
    {128U, 3U, 0U},
    /* LPSPI5_LPSPI5_PCS3_IN input func */
    {265U, 1U, 0U},
    /* INMUX settings for pad PORT127:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_2_EMIOS_2_CH_22_X_IN input func */
    {134U, 4U, 0U},
    /* FXIO_FXIO_D6_IN input func */
    {158U, 4U, 0U},
    /* LPSPI5_LPSPI5_SCK_IN input func */
    {266U, 5U, 0U},
    /* CAN7_CAN7_RX input func */
    {418U, 2U, 0U},
    /* INMUX settings for pad PORT128:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_0 input func */
    {16U, 4U, 0U},
    /* FXIO_FXIO_D3_IN input func */
    {155U, 7U, 0U},
    /* LPUART7_LPUART7_RX input func */
    {194U, 2U, 0U},
    /* LPSPI0_LPSPI0_SIN_IN input func */
    {230U, 1U, 0U},
    /* INMUX settings for pad PORT129:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_1 input func */
    {17U, 4U, 0U},
    /* FXIO_FXIO_D2_IN input func */
    {154U, 8U, 0U},
    /* LPSPI0_LPSPI0_SCK_IN input func */
    {229U, 2U, 0U},
    /* LPUART7_LPUART7_TX_IN input func */
    {370U, 3U, 0U},
    /* INMUX settings for pad PORT130:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_2 input func */
    {18U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_3_G_IN input func */
    {51U, 5U, 0U},
    /* EMIOS_1_EMIOS_1_CH_8_X_IN input func */
    {88U, 4U, 0U},
    /* FXIO_FXIO_D13_IN input func */
    {165U, 4U, 0U},
    /* LPUART10_LPUART10_RX input func */
    {197U, 1U, 0U},
    /* LPSPI0_LPSPI0_SOUT_IN input func */
    {231U, 1U, 0U},
    /* LPUART1_LPUART1_CTS input func */
    {361U, 1U, 0U},
    /* INMUX settings for pad PORT131:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_3 input func */
    {19U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_19_Y_IN input func */
    {67U, 4U, 0U},
    /* GMAC0_GMAC0_PPS0_IN input func */
    {144U, 1U, 0U},
    /* FXIO_FXIO_D6_IN input func */
    {158U, 6U, 0U},
    /* LPUART5_LPUART5_RX input func */
    {192U, 1U, 0U},
    /* SAI1_SAI1_D0_IN input func */
    {323U, 2U, 0U},
    /* TRGMUX_TRGMUX_IN6 input func */
    {350U, 1U, 0U},
    /* GMAC1_GMAC1_PPS3_IN input func */
    {456U, 1U, 0U},
    /* GMAC1_GMAC1_MII_COL input func */
    {462U, 2U, 0U},
    /* INMUX settings for pad PORT132:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_4 input func */
    {20U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_18_Y_IN input func */
    {66U, 2U, 0U},
    /* EMIOS_1_EMIOS_1_CH_4_H_IN input func */
    {84U, 4U, 0U},
    /* FXIO_FXIO_D6_IN input func */
    {158U, 1U, 0U},
    /* LPSPI0_LPSPI0_PCS0_IN input func */
    {221U, 5U, 0U},
    /* LPSPI1_LPSPI1_PCS1_IN input func */
    {233U, 5U, 0U},
    /* LPUART12_LPUART12_TX_IN input func */
    {413U, 2U, 0U},
    /* INMUX settings for pad PORT133:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_5 input func */
    {21U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_19_Y_IN input func */
    {67U, 1U, 0U},
    /* EMIOS_1_EMIOS_1_CH_5_H_IN input func */
    {85U, 4U, 0U},
    /* FXIO_FXIO_D7_IN input func */
    {159U, 1U, 0U},
    /* LPUART2_LPUART2_RX input func */
    {189U, 6U, 0U},
    /* LPUART12_LPUART12_RX input func */
    {199U, 1U, 0U},
    /* INMUX settings for pad PORT134:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_6 input func */
    {22U, 4U, 0U},
    /* EMIOS_1_EMIOS_1_CH_14_H_IN input func */
    {94U, 5U, 0U},
    /* FXIO_FXIO_D12_IN input func */
    {164U, 4U, 0U},
    /* LPSPI0_LPSPI0_PCS2_IN input func */
    {223U, 1U, 0U},
    /* LPUART10_LPUART10_TX_IN input func */
    {411U, 2U, 0U},
    /* INMUX settings for pad PORT135:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_0_EMIOS_0_CH_7_G_IN input func */
    {55U, 2U, 0U},
    /* FXIO_FXIO_D11_IN input func */
    {163U, 4U, 0U},
    /* LPUART4_LPUART4_RX input func */
    {191U, 4U, 0U},
    /* LPSPI3_LPSPI3_SCK_IN input func */
    {252U, 2U, 0U},
    /* INMUX settings for pad PORT136:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_7 input func */
    {23U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_6_G_IN input func */
    {54U, 1U, 0U},
    /* FXIO_FXIO_D8_IN input func */
    {160U, 5U, 0U},
    /* FXIO_FXIO_D12_IN input func */
    {164U, 1U, 0U},
    /* LPSPI3_LPSPI3_PCS1_IN input func */
    {249U, 1U, 0U},
    /* LPSPI5_LPSPI5_PCS1_IN input func */
    {263U, 1U, 0U},
    /* SAI1_SAI1_BCLK_IN input func */
    {322U, 1U, 0U},
    /* INMUX settings for pad PORT137:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_8 input func */
    {24U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_7_G_IN input func */
    {55U, 1U, 0U},
    /* EMIOS_1_EMIOS_1_CH_13_H_IN input func */
    {93U, 5U, 0U},
    /* GMAC0_GMAC0_PPS3_IN input func */
    {147U, 1U, 0U},
    /* FXIO_FXIO_D11_IN input func */
    {163U, 1U, 0U},
    /* LPSPI5_LPSPI5_SOUT_IN input func */
    {268U, 1U, 0U},
    /* SAI0_SAI0_MCLK input func */
    {320U, 2U, 0U},
    /* LPUART2_LPUART2_CTS input func */
    {362U, 3U, 0U},
    /* INMUX settings for pad PORT138:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_9 input func */
    {25U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_20_Y_IN input func */
    {68U, 2U, 0U},
    /* FXIO_FXIO_D4_IN input func */
    {156U, 2U, 0U},
    /* LPUART4_LPUART4_RX input func */
    {191U, 2U, 0U},
    /* LPSPI2_LPSPI2_PCS1_IN input func */
    {242U, 1U, 0U},
    /* LPSPI3_LPSPI3_SIN_IN input func */
    {253U, 1U, 0U},
    /* INMUX settings for pad PORT139:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_10 input func */
    {26U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_1_G_IN input func */
    {49U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_21_Y_IN input func */
    {69U, 2U, 0U},
    /* FXIO_FXIO_D5_IN input func */
    {157U, 1U, 0U},
    /* LPSPI2_LPSPI2_PCS0_IN input func */
    {241U, 3U, 0U},
    /* LPUART4_LPUART4_TX_IN input func */
    {367U, 3U, 0U},
    /* INMUX settings for pad PORT140:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_11 input func */
    {27U, 4U, 0U},
    /* EMIOS_1_EMIOS_1_CH_5_H_IN input func */
    {85U, 5U, 0U},
    /* GMAC0_GMAC0_PPS3_IN input func */
    {147U, 3U, 0U},
    /* FXIO_FXIO_D7_IN input func */
    {159U, 9U, 0U},
    /* FXIO_FXIO_D8_IN input func */
    {160U, 1U, 0U},
    /* SAI1_SAI1_MCLK input func */
    {324U, 2U, 0U},
    /* LPUART2_LPUART2_TX_IN input func */
    {365U, 4U, 0U},
    /* INMUX settings for pad PORT142:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN4_CAN4_RX input func */
    {4U, 1U, 0U},
    /* SIUL_EIRQ_13 input func */
    {29U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_19_Y_IN input func */
    {67U, 3U, 0U},
    /* GMAC0_GMAC0_PPS1_IN input func */
    {145U, 1U, 0U},
    /* FXIO_FXIO_D7_IN input func */
    {159U, 5U, 0U},
    /* LPUART5_LPUART5_TX_IN input func */
    {368U, 2U, 0U},
    /* GMAC1_GMAC1_PPS1_IN input func */
    {455U, 1U, 0U},
    /* INMUX settings for pad PORT143:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_14 input func */
    {30U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_22_X_IN input func */
    {70U, 1U, 0U},
    /* FCCU_FCCU_ERR_IN0 input func */
    {148U, 2U, 0U},
    /* FXIO_FXIO_D2_IN input func */
    {154U, 1U, 0U},
    /* LPUART3_LPUART3_RX input func */
    {190U, 1U, 0U},
    /* LPSPI2_LPSPI2_SCK_IN input func */
    {245U, 1U, 0U},
    /* LPUART1_LPUART1_CTS input func */
    {361U, 3U, 0U},
    /* INMUX settings for pad PORT144:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_15 input func */
    {31U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_23_X_IN input func */
    {71U, 2U, 0U},
    /* FCCU_FCCU_ERR_IN1 input func */
    {149U, 2U, 0U},
    /* FXIO_FXIO_D3_IN input func */
    {155U, 2U, 0U},
    /* LPSPI2_LPSPI2_SIN_IN input func */
    {246U, 1U, 0U},
    /* LPUART3_LPUART3_TX_IN input func */
    {366U, 3U, 0U},
    /* INMUX settings for pad PORT145:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_2_EMIOS_2_CH_23_X_IN input func */
    {135U, 4U, 0U},
    /* FXIO_FXIO_D5_IN input func */
    {157U, 4U, 0U},
    /* INMUX settings for pad PORT146:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_2_EMIOS_2_CH_17_Y_IN input func */
    {129U, 4U, 0U},
    /* FXIO_FXIO_D4_IN input func */
    {156U, 4U, 0U},
    /* INMUX settings for pad PORT147:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_0_EMIOS_0_CH_22_X_IN input func */
    {70U, 3U, 0U},
    /* INMUX settings for pad PORT148:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_1_EMIOS_1_CH_0_X_IN input func */
    {80U, 2U, 0U},
    /* INMUX settings for pad PORT149:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_1_EMIOS_1_CH_1_H_IN input func */
    {81U, 2U, 0U},
    /* EMIOS_2_EMIOS_2_CH_19_Y_IN input func */
    {131U, 4U, 0U},
    /* LPSPI4_LPSPI4_SIN_IN input func */
    {260U, 3U, 0U},
    /* INMUX settings for pad PORT150:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_1_EMIOS_1_CH_2_H_IN input func */
    {82U, 3U, 0U},
    /* EMIOS_2_EMIOS_2_CH_20_Y_IN input func */
    {132U, 4U, 0U},
    /* LPSPI4_LPSPI4_SCK_IN input func */
    {259U, 3U, 0U},
    /* INMUX settings for pad PORT151:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_1_EMIOS_1_CH_3_H_IN input func */
    {83U, 2U, 0U},
    /* EMIOS_2_EMIOS_2_CH_21_Y_IN input func */
    {133U, 4U, 0U},
    /* LPSPI4_LPSPI4_PCS0_IN input func */
    {255U, 4U, 0U},
    /* INMUX settings for pad PORT152:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_1_EMIOS_1_CH_4_H_IN input func */
    {84U, 3U, 0U},
    /* EMIOS_2_EMIOS_2_CH_4_H_IN input func */
    {116U, 3U, 0U},
    /* FXIO_FXIO_D5_IN input func */
    {157U, 10U, 0U},
    /* FXIO_FXIO_D11_IN input func */
    {163U, 6U, 0U},
    /* LPSPI2_LPSPI2_SIN_IN input func */
    {246U, 5U, 0U},
    /* LPSPI4_LPSPI4_PCS1_IN input func */
    {256U, 3U, 0U},
    /* INMUX settings for pad PORT153:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN2_CAN2_RX input func */
    {2U, 3U, 0U},
    /* EMIOS_1_EMIOS_1_CH_5_H_IN input func */
    {85U, 2U, 0U},
    /* EMIOS_2_EMIOS_2_CH_5_H_IN input func */
    {117U, 2U, 0U},
    /* LPSPI4_LPSPI4_SOUT_IN input func */
    {261U, 3U, 0U},
    /* INMUX settings for pad PORT154:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_1_EMIOS_1_CH_6_H_IN input func */
    {86U, 3U, 0U},
    /* EMIOS_2_EMIOS_2_CH_6_H_IN input func */
    {118U, 3U, 0U},
    /* INMUX settings for pad PORT155:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_0_EMIOS_0_CH_10_H_IN input func */
    {58U, 4U, 0U},
    /* EMIOS_1_EMIOS_1_CH_7_H_IN input func */
    {87U, 1U, 0U},
    /* INMUX settings for pad PORT156:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_0_EMIOS_0_CH_11_H_IN input func */
    {59U, 4U, 0U},
    /* INMUX settings for pad PORT157:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN3_CAN3_RX input func */
    {3U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_12_H_IN input func */
    {60U, 4U, 0U},
    /* INMUX settings for pad PORT158:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* LPSPI0_LPSPI0_SOUT_IN input func */
    {231U, 6U, 0U},
    /* INMUX settings for pad PORT159:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN4_CAN4_RX input func */
    {4U, 4U, 0U},
    /* LPSPI0_LPSPI0_PCS0_IN input func */
    {221U, 8U, 0U},
    /* INMUX settings for pad PORT160:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_0 input func */
    {16U, 5U, 0U},
    /* EMIOS_2_EMIOS_2_CH_0_X_IN input func */
    {112U, 1U, 0U},
    /* LPSPI2_LPSPI2_SCK_IN input func */
    {245U, 4U, 0U},
    /* LPUART5_LPUART5_TX_IN input func */
    {368U, 4U, 0U},
    /* INMUX settings for pad PORT161:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_1 input func */
    {17U, 5U, 0U},
    /* EMIOS_2_EMIOS_2_CH_1_H_IN input func */
    {113U, 1U, 0U},
    /* LPUART5_LPUART5_RX input func */
    {192U, 3U, 0U},
    /* LPSPI2_LPSPI2_SIN_IN input func */
    {246U, 4U, 0U},
    /* INMUX settings for pad PORT162:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_2 input func */
    {18U, 5U, 0U},
    /* EMIOS_2_EMIOS_2_CH_2_H_IN input func */
    {114U, 1U, 0U},
    /* LPSPI2_LPSPI2_SOUT_IN input func */
    {247U, 4U, 0U},
    /* LPUART6_LPUART6_TX_IN input func */
    {369U, 4U, 0U},
    /* INMUX settings for pad PORT163:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_3 input func */
    {19U, 5U, 0U},
    /* EMIOS_2_EMIOS_2_CH_3_H_IN input func */
    {115U, 1U, 0U},
    /* LPUART6_LPUART6_RX input func */
    {193U, 3U, 0U},
    /* LPSPI2_LPSPI2_PCS0_IN input func */
    {241U, 6U, 0U},
    /* INMUX settings for pad PORT164:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_4 input func */
    {20U, 5U, 0U},
    /* EMIOS_2_EMIOS_2_CH_4_H_IN input func */
    {116U, 1U, 0U},
    /* FXIO_FXIO_D0_IN input func */
    {152U, 7U, 0U},
    /* LPSPI2_LPSPI2_SOUT_IN input func */
    {247U, 5U, 0U},
    /* INMUX settings for pad PORT165:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN5_CAN5_RX input func */
    {5U, 3U, 0U},
    /* SIUL_EIRQ_5 input func */
    {21U, 5U, 0U},
    /* EMIOS_2_EMIOS_2_CH_5_H_IN input func */
    {117U, 1U, 0U},
    /* INMUX settings for pad PORT166:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_6 input func */
    {22U, 5U, 0U},
    /* EMIOS_2_EMIOS_2_CH_6_H_IN input func */
    {118U, 1U, 0U},
    /* INMUX settings for pad PORT167:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_7 input func */
    {23U, 5U, 0U},
    /* EMIOS_2_EMIOS_2_CH_7_H_IN input func */
    {119U, 2U, 0U},
    /* FXIO_FXIO_D1_IN input func */
    {153U, 8U, 0U},
    /* LPI2C1_LPI2C1_SCL_IN input func */
    {217U, 5U, 0U},
    /* LPSPI2_LPSPI2_PCS0_IN input func */
    {241U, 8U, 0U},
    /* INMUX settings for pad PORT168:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_16 input func */
    {32U, 4U, 0U},
    /* EMIOS_2_EMIOS_2_CH_8_X_IN input func */
    {120U, 1U, 0U},
    /* FXIO_FXIO_D2_IN input func */
    {154U, 9U, 0U},
    /* LPI2C1_LPI2C1_SDA_IN input func */
    {219U, 4U, 0U},
    /* INMUX settings for pad PORT169:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_17 input func */
    {33U, 4U, 0U},
    /* EMIOS_2_EMIOS_2_CH_9_H_IN input func */
    {121U, 1U, 0U},
    /* INMUX settings for pad PORT170:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_18 input func */
    {34U, 4U, 0U},
    /* EMIOS_2_EMIOS_2_CH_10_H_IN input func */
    {122U, 1U, 0U},
    /* INMUX settings for pad PORT171:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_19 input func */
    {35U, 4U, 0U},
    /* EMIOS_2_EMIOS_2_CH_11_H_IN input func */
    {123U, 1U, 0U},
    /* HSE_HSE_TAMPER_EXTIN0 input func */
    {343U, 4U, 0U},
    /* INMUX settings for pad PORT172:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_20 input func */
    {36U, 4U, 0U},
    /* EMIOS_2_EMIOS_2_CH_12_H_IN input func */
    {124U, 2U, 0U},
    /* LPSPI3_LPSPI3_SIN_IN input func */
    {253U, 4U, 0U},
    /* LPUART10_LPUART10_TX_IN input func */
    {411U, 3U, 0U},
    /* INMUX settings for pad PORT173:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_21 input func */
    {37U, 4U, 0U},
    /* EMIOS_2_EMIOS_2_CH_13_H_IN input func */
    {125U, 1U, 0U},
    /* LPUART10_LPUART10_RX input func */
    {197U, 3U, 0U},
    /* LPSPI3_LPSPI3_SCK_IN input func */
    {252U, 4U, 0U},
    /* INMUX settings for pad PORT174:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_22 input func */
    {38U, 4U, 0U},
    /* EMIOS_2_EMIOS_2_CH_14_H_IN input func */
    {126U, 1U, 0U},
    /* FCCU_FCCU_ERR_IN0 input func */
    {148U, 3U, 0U},
    /* FXIO_FXIO_D3_IN input func */
    {155U, 8U, 0U},
    /* INMUX settings for pad PORT175:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN1_CAN1_RX input func */
    {1U, 5U, 0U},
    /* SIUL_EIRQ_23 input func */
    {39U, 4U, 0U},
    /* EMIOS_2_EMIOS_2_CH_15_H_IN input func */
    {127U, 1U, 0U},
    /* FCCU_FCCU_ERR_IN1 input func */
    {149U, 3U, 0U},
    /* LPSPI3_LPSPI3_SOUT_IN input func */
    {254U, 4U, 0U},
    /* INMUX settings for pad PORT176:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_1_EMIOS_1_CH_0_X_IN input func */
    {80U, 5U, 0U},
    /* EMIOS_2_EMIOS_2_CH_16_X_IN input func */
    {128U, 4U, 0U},
    /* LPSPI3_LPSPI3_PCS0_IN input func */
    {248U, 4U, 0U},
    /* LPUART12_LPUART12_TX_IN input func */
    {413U, 3U, 0U},
    /* INMUX settings for pad PORT177:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_1_EMIOS_1_CH_1_H_IN input func */
    {81U, 5U, 0U},
    /* EMIOS_2_EMIOS_2_CH_17_Y_IN input func */
    {129U, 3U, 0U},
    /* LPUART12_LPUART12_RX input func */
    {199U, 3U, 0U},
    /* INMUX settings for pad PORT178:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_1_EMIOS_1_CH_2_H_IN input func */
    {82U, 5U, 0U},
    /* EMIOS_2_EMIOS_2_CH_18_Y_IN input func */
    {130U, 3U, 0U},
    /* LPSPI3_LPSPI3_PCS1_IN input func */
    {249U, 2U, 0U},
    /* LPUART7_LPUART7_TX_IN input func */
    {370U, 4U, 0U},
    /* INMUX settings for pad PORT179:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_1_EMIOS_1_CH_3_H_IN input func */
    {83U, 5U, 0U},
    /* EMIOS_2_EMIOS_2_CH_19_Y_IN input func */
    {131U, 3U, 0U},
    /* LPUART7_LPUART7_RX input func */
    {194U, 3U, 0U},
    /* LPSPI3_LPSPI3_PCS2_IN input func */
    {250U, 2U, 0U},
    /* INMUX settings for pad PORT180:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_1_EMIOS_1_CH_4_H_IN input func */
    {84U, 5U, 0U},
    /* EMIOS_2_EMIOS_2_CH_20_Y_IN input func */
    {132U, 3U, 0U},
    /* FXIO_FXIO_D4_IN input func */
    {156U, 8U, 0U},
    /* LPI2C0_LPI2C0_SCL_IN input func */
    {212U, 3U, 0U},
    /* LPSPI3_LPSPI3_PCS3_IN input func */
    {251U, 2U, 0U},
    /* LPUART8_LPUART8_TX_IN input func */
    {409U, 3U, 0U},
    /* INMUX settings for pad PORT181:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN0_CAN0_RX input func */
    {0U, 5U, 0U},
    /* EMIOS_1_EMIOS_1_CH_5_H_IN input func */
    {85U, 6U, 0U},
    /* EMIOS_2_EMIOS_2_CH_21_Y_IN input func */
    {133U, 3U, 0U},
    /* FXIO_FXIO_D5_IN input func */
    {157U, 11U, 0U},
    /* LPUART8_LPUART8_RX input func */
    {195U, 3U, 0U},
    /* LPI2C0_LPI2C0_SDA_IN input func */
    {214U, 3U, 0U},
    /* LPSPI1_LPSPI1_PCS0_IN input func */
    {232U, 4U, 0U},
    /* INMUX settings for pad PORT182:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_1_EMIOS_1_CH_6_H_IN input func */
    {86U, 5U, 0U},
    /* EMIOS_2_EMIOS_2_CH_22_X_IN input func */
    {134U, 5U, 0U},
    /* LPSPI4_LPSPI4_PCS2_IN input func */
    {257U, 2U, 0U},
    /* INMUX settings for pad PORT183:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_1_EMIOS_1_CH_7_H_IN input func */
    {87U, 5U, 0U},
    /* EMIOS_2_EMIOS_2_CH_23_X_IN input func */
    {135U, 5U, 0U},
    /* LPSPI3_LPSPI3_PCS3_IN input func */
    {251U, 3U, 0U},
    /* LPUART9_LPUART9_TX_IN input func */
    {410U, 3U, 0U},
    /* INMUX settings for pad PORT184:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_1_EMIOS_1_CH_8_X_IN input func */
    {88U, 3U, 0U},
    /* LPUART9_LPUART9_RX input func */
    {196U, 3U, 0U},
    /* INMUX settings for pad PORT185:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_1_EMIOS_1_CH_9_H_IN input func */
    {89U, 3U, 0U},
    /* FXIO_FXIO_D6_IN input func */
    {158U, 10U, 0U},
    /* LPSPI2_LPSPI2_PCS2_IN input func */
    {243U, 3U, 0U},
    /* LPSPI4_LPSPI4_PCS0_IN input func */
    {255U, 3U, 0U},
    /* INMUX settings for pad PORT186:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN2_CAN2_RX input func */
    {2U, 5U, 0U},
    /* EMIOS_1_EMIOS_1_CH_10_H_IN input func */
    {90U, 4U, 0U},
    /* LPSPI2_LPSPI2_PCS3_IN input func */
    {244U, 2U, 0U},
    /* LPSPI4_LPSPI4_PCS1_IN input func */
    {256U, 2U, 0U},
    /* INMUX settings for pad PORT187:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_1_EMIOS_1_CH_11_H_IN input func */
    {91U, 3U, 0U},
    /* LPSPI4_LPSPI4_PCS2_IN input func */
    {257U, 3U, 0U},
    /* LPUART11_LPUART11_TX_IN input func */
    {412U, 3U, 0U},
    /* INMUX settings for pad PORT188:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_1_EMIOS_1_CH_12_H_IN input func */
    {92U, 4U, 0U},
    /* FXIO_FXIO_D7_IN input func */
    {159U, 8U, 0U},
    /* LPUART11_LPUART11_RX input func */
    {198U, 3U, 0U},
    /* LPSPI0_LPSPI0_PCS0_IN input func */
    {221U, 4U, 0U},
    /* LPSPI4_LPSPI4_PCS3_IN input func */
    {258U, 2U, 0U},
    /* INMUX settings for pad PORT189:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_1_EMIOS_1_CH_13_H_IN input func */
    {93U, 3U, 0U},
    /* FXIO_FXIO_D8_IN input func */
    {160U, 6U, 0U},
    /* LPSPI3_LPSPI3_PCS1_IN input func */
    {249U, 3U, 0U},
    /* INMUX settings for pad PORT190:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN3_CAN3_RX input func */
    {3U, 5U, 0U},
    /* EMIOS_1_EMIOS_1_CH_14_H_IN input func */
    {94U, 3U, 0U},
    /* INMUX settings for pad PORT191:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_1_EMIOS_1_CH_15_H_IN input func */
    {95U, 4U, 0U},
    /* FXIO_FXIO_D9_IN input func */
    {161U, 5U, 0U},
    /* INMUX settings for pad PORT192:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_8 input func */
    {24U, 5U, 0U},
    /* EMIOS_1_EMIOS_1_CH_16_X_IN input func */
    {96U, 4U, 0U},
    /* LPUART13_LPUART13_TX_IN input func */
    {414U, 3U, 0U},
    /* INMUX settings for pad PORT193:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_9 input func */
    {25U, 5U, 0U},
    /* EMIOS_1_EMIOS_1_CH_17_Y_IN input func */
    {97U, 3U, 0U},
    /* LPUART13_LPUART13_RX input func */
    {200U, 3U, 0U},
    /* INMUX settings for pad PORT194:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_10 input func */
    {26U, 5U, 0U},
    /* EMIOS_1_EMIOS_1_CH_18_Y_IN input func */
    {98U, 3U, 0U},
    /* LPUART14_LPUART14_TX_IN input func */
    {415U, 3U, 0U},
    /* INMUX settings for pad PORT195:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_11 input func */
    {27U, 5U, 0U},
    /* EMIOS_1_EMIOS_1_CH_19_Y_IN input func */
    {99U, 3U, 0U},
    /* LPUART14_LPUART14_RX input func */
    {201U, 3U, 0U},
    /* INMUX settings for pad PORT196:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_12 input func */
    {28U, 5U, 0U},
    /* EMIOS_1_EMIOS_1_CH_20_Y_IN input func */
    {100U, 3U, 0U},
    /* LPUART15_LPUART15_TX_IN input func */
    {416U, 3U, 0U},
    /* INMUX settings for pad PORT197:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_13 input func */
    {29U, 5U, 0U},
    /* EMIOS_1_EMIOS_1_CH_21_Y_IN input func */
    {101U, 3U, 0U},
    /* LPUART15_LPUART15_RX input func */
    {202U, 3U, 0U},
    /* INMUX settings for pad PORT198:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_14 input func */
    {30U, 5U, 0U},
    /* EMIOS_1_EMIOS_1_CH_22_X_IN input func */
    {102U, 3U, 0U},
    /* FXIO_FXIO_D10_IN input func */
    {162U, 5U, 0U},
    /* INMUX settings for pad PORT199:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_15 input func */
    {31U, 5U, 0U},
    /* EMIOS_1_EMIOS_1_CH_23_X_IN input func */
    {103U, 3U, 0U},
    /* FXIO_FXIO_D11_IN input func */
    {163U, 7U, 0U},
    /* INMUX settings for pad PORT200:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_24 input func */
    {40U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_13_H_IN input func */
    {61U, 4U, 0U},
    /* FXIO_FXIO_D12_IN input func */
    {164U, 5U, 0U},
    /* LPSPI5_LPSPI5_PCS3_IN input func */
    {265U, 2U, 0U},
    /* INMUX settings for pad PORT201:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN4_CAN4_RX input func */
    {4U, 5U, 0U},
    /* SIUL_EIRQ_25 input func */
    {41U, 4U, 0U},
    /* EMIOS_1_EMIOS_1_CH_5_H_IN input func */
    {85U, 8U, 0U},
    /* FXIO_FXIO_D5_IN input func */
    {157U, 12U, 0U},
    /* LPUART2_LPUART2_TX_IN input func */
    {365U, 6U, 0U},
    /* INMUX settings for pad PORT202:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_26 input func */
    {42U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_14_H_IN input func */
    {62U, 4U, 0U},
    /* FXIO_FXIO_D2_IN input func */
    {154U, 11U, 0U},
    /* INMUX settings for pad PORT203:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_27 input func */
    {43U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_15_H_IN input func */
    {63U, 4U, 0U},
    /* FXIO_FXIO_D3_IN input func */
    {155U, 10U, 0U},
    /* INMUX settings for pad PORT204:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_28 input func */
    {44U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_16_X_IN input func */
    {64U, 4U, 0U},
    /* LPSPI4_LPSPI4_PCS3_IN input func */
    {258U, 3U, 0U},
    /* INMUX settings for pad PORT205:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_29 input func */
    {45U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_17_Y_IN input func */
    {65U, 4U, 0U},
    /* FXIO_FXIO_D13_IN input func */
    {165U, 5U, 0U},
    /* LPSPI5_LPSPI5_PCS2_IN input func */
    {264U, 2U, 0U},
    /* INMUX settings for pad PORT206:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN5_CAN5_RX input func */
    {5U, 4U, 0U},
    /* SIUL_EIRQ_30 input func */
    {46U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_18_Y_IN input func */
    {66U, 4U, 0U},
    /* LPSPI2_LPSPI2_PCS0_IN input func */
    {241U, 7U, 0U},
    /* LPSPI2_LPSPI2_PCS2_IN input func */
    {243U, 4U, 0U},
    /* INMUX settings for pad PORT207:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_31 input func */
    {47U, 4U, 0U},
    /* EMIOS_2_EMIOS_2_CH_15_H_IN input func */
    {127U, 4U, 0U},
    /* FXIO_FXIO_D14_IN input func */
    {166U, 5U, 0U},
    /* INMUX settings for pad PORT208:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_2_EMIOS_2_CH_16_X_IN input func */
    {128U, 1U, 0U},
    /* FXIO_FXIO_D15_IN input func */
    {167U, 6U, 0U},
    /* INMUX settings for pad PORT209:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_2_EMIOS_2_CH_17_Y_IN input func */
    {129U, 1U, 0U},
    /* FXIO_FXIO_D16_IN input func */
    {168U, 4U, 0U},
    /* INMUX settings for pad PORT210:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_2_EMIOS_2_CH_18_Y_IN input func */
    {130U, 1U, 0U},
    /* FXIO_FXIO_D17_IN input func */
    {169U, 3U, 0U},
    /* INMUX settings for pad PORT211:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_2_EMIOS_2_CH_19_Y_IN input func */
    {131U, 1U, 0U},
    /* FXIO_FXIO_D18_IN input func */
    {170U, 3U, 0U},
    /* INMUX settings for pad PORT212:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_2_EMIOS_2_CH_20_Y_IN input func */
    {132U, 1U, 0U},
    /* FXIO_FXIO_D19_IN input func */
    {171U, 6U, 0U},
    /* INMUX settings for pad PORT213:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_2_EMIOS_2_CH_21_Y_IN input func */
    {133U, 1U, 0U},
    /* FXIO_FXIO_D20_IN input func */
    {172U, 3U, 0U},
    /* CAN6_CAN6_RX input func */
    {417U, 3U, 0U},
    /* INMUX settings for pad PORT214:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_2_EMIOS_2_CH_22_X_IN input func */
    {134U, 1U, 0U},
    /* FXIO_FXIO_D21_IN input func */
    {173U, 3U, 0U},
    /* INMUX settings for pad PORT215:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_0_EMIOS_0_CH_0_X_IN input func */
    {48U, 4U, 0U},
    /* EMIOS_2_EMIOS_2_CH_23_X_IN input func */
    {135U, 1U, 0U},
    /* FXIO_FXIO_D22_IN input func */
    {174U, 3U, 0U},
    /* LPSPI5_LPSPI5_PCS0_IN input func */
    {262U, 5U, 0U},
    /* INMUX settings for pad PORT216:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_0_EMIOS_0_CH_1_G_IN input func */
    {49U, 6U, 0U},
    /* FXIO_FXIO_D23_IN input func */
    {175U, 3U, 0U},
    /* LPSPI5_LPSPI5_PCS2_IN input func */
    {264U, 3U, 0U},
    /* LPUART12_LPUART12_TX_IN input func */
    {413U, 4U, 0U},
    /* INMUX settings for pad PORT217:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_0_EMIOS_0_CH_2_G_IN input func */
    {50U, 6U, 0U},
    /* FXIO_FXIO_D24_IN input func */
    {176U, 3U, 0U},
    /* LPUART12_LPUART12_RX input func */
    {199U, 4U, 0U},
    /* LPSPI5_LPSPI5_SOUT_IN input func */
    {268U, 5U, 0U},
    /* INMUX settings for pad PORT218:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_0_EMIOS_0_CH_3_G_IN input func */
    {51U, 7U, 0U},
    /* FXIO_FXIO_D25_IN input func */
    {177U, 3U, 0U},
    /* INMUX settings for pad PORT219:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_0_EMIOS_0_CH_4_G_IN input func */
    {52U, 4U, 0U},
    /* FXIO_FXIO_D26_IN input func */
    {178U, 3U, 0U},
    /* CAN7_CAN7_RX input func */
    {418U, 3U, 0U},
    /* INMUX settings for pad PORT220:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_0_EMIOS_0_CH_5_G_IN input func */
    {53U, 4U, 0U},
    /* LPSPI5_LPSPI5_PCS0_IN input func */
    {262U, 4U, 0U},
    /* INMUX settings for pad PORT221:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_29 input func */
    {45U, 5U, 0U},
    /* EMIOS_0_EMIOS_0_CH_6_G_IN input func */
    {54U, 5U, 0U},
    /* FXIO_FXIO_D29_IN input func */
    {181U, 3U, 0U},
    /* LPSPI5_LPSPI5_SIN_IN input func */
    {267U, 4U, 0U},
    /* INMUX settings for pad PORT222:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_30 input func */
    {46U, 5U, 0U},
    /* EMIOS_0_EMIOS_0_CH_7_G_IN input func */
    {55U, 5U, 0U},
    /* FXIO_FXIO_D30_IN input func */
    {182U, 3U, 0U},
    /* LPSPI5_LPSPI5_SOUT_IN input func */
    {268U, 4U, 0U},
    /* INMUX settings for pad PORT223:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_31 input func */
    {47U, 5U, 0U},
    /* EMIOS_0_EMIOS_0_CH_8_X_IN input func */
    {56U, 4U, 0U},
    /* FXIO_FXIO_D31_IN input func */
    {183U, 3U, 0U},
    /* LPSPI5_LPSPI5_SCK_IN input func */
    {266U, 4U, 0U},
    /* INMUX settings for pad PORT224:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_16 input func */
    {32U, 5U, 0U},
    /* EMIOS_0_EMIOS_0_CH_9_H_IN input func */
    {57U, 4U, 0U},
    /* FXIO_FXIO_D16_IN input func */
    {168U, 5U, 0U},
    /* LPSPI2_LPSPI2_PCS2_IN input func */
    {243U, 5U, 0U},
    /* LPUART0_LPUART0_TX_IN input func */
    {363U, 5U, 0U},
    /* INMUX settings for pad PORT225:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_17 input func */
    {33U, 5U, 0U},
    /* EMIOS_0_EMIOS_0_CH_10_H_IN input func */
    {58U, 5U, 0U},
    /* FXIO_FXIO_D17_IN input func */
    {169U, 4U, 0U},
    /* LPUART0_LPUART0_RX input func */
    {187U, 5U, 0U},
    /* LPSPI2_LPSPI2_PCS3_IN input func */
    {244U, 3U, 0U},
    /* CAN6_CAN6_RX input func */
    {417U, 4U, 0U},
    /* INMUX settings for pad PORT226:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_18 input func */
    {34U, 5U, 0U},
    /* EMIOS_0_EMIOS_0_CH_11_H_IN input func */
    {59U, 5U, 0U},
    /* FXIO_FXIO_D18_IN input func */
    {170U, 4U, 0U},
    /* LPUART3_LPUART3_TX_IN input func */
    {366U, 4U, 0U},
    /* INMUX settings for pad PORT227:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_19 input func */
    {35U, 5U, 0U},
    /* EMIOS_0_EMIOS_0_CH_12_H_IN input func */
    {60U, 5U, 0U},
    /* FXIO_FXIO_D19_IN input func */
    {171U, 7U, 0U},
    /* LPUART3_LPUART3_RX input func */
    {190U, 4U, 0U},
    /* CAN7_CAN7_RX input func */
    {418U, 4U, 0U},
    /* INMUX settings for pad PORT228:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_20 input func */
    {36U, 5U, 0U},
    /* EMIOS_0_EMIOS_0_CH_13_H_IN input func */
    {61U, 5U, 0U},
    /* FXIO_FXIO_D20_IN input func */
    {172U, 4U, 0U},
    /* LPUART4_LPUART4_TX_IN input func */
    {367U, 4U, 0U},
    /* INMUX settings for pad PORT229:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_21 input func */
    {37U, 5U, 0U},
    /* EMIOS_0_EMIOS_0_CH_14_H_IN input func */
    {62U, 5U, 0U},
    /* FXIO_FXIO_D21_IN input func */
    {173U, 4U, 0U},
    /* LPUART4_LPUART4_RX input func */
    {191U, 5U, 0U},
    /* INMUX settings for pad PORT230:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_22 input func */
    {38U, 5U, 0U},
    /* EMIOS_0_EMIOS_0_CH_15_H_IN input func */
    {63U, 5U, 0U},
    /* FXIO_FXIO_D22_IN input func */
    {174U, 4U, 0U},
    /* LPUART8_LPUART8_TX_IN input func */
    {409U, 4U, 0U},
    /* INMUX settings for pad PORT231:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_23 input func */
    {39U, 5U, 0U},
    /* EMIOS_0_EMIOS_0_CH_16_X_IN input func */
    {64U, 5U, 0U},
    /* FXIO_FXIO_D23_IN input func */
    {175U, 4U, 0U},
    /* LPUART2_LPUART2_RX input func */
    {189U, 7U, 0U},
    /* LPUART8_LPUART8_RX input func */
    {195U, 4U, 0U},
    /* INMUX settings for pad PORT232:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_24 input func */
    {40U, 5U, 0U},
    /* FXIO_FXIO_D24_IN input func */
    {176U, 4U, 0U},
    /* LPUART2_LPUART2_TX_IN input func */
    {365U, 7U, 0U},
    /* LPUART10_LPUART10_TX_IN input func */
    {411U, 4U, 0U},
    /* INMUX settings for pad PORT233:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_25 input func */
    {41U, 5U, 0U},
    /* FXIO_FXIO_D25_IN input func */
    {177U, 4U, 0U},
    /* LPUART10_LPUART10_RX input func */
    {197U, 4U, 0U},
    /* INMUX settings for pad PORT234:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_26 input func */
    {42U, 5U, 0U},
    /* FXIO_FXIO_D26_IN input func */
    {178U, 4U, 0U},
    /* LPUART11_LPUART11_TX_IN input func */
    {412U, 4U, 0U},
    /* INMUX settings for pad PORT235:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_27 input func */
    {43U, 5U, 0U},
    /* FXIO_FXIO_D27_IN input func */
    {179U, 3U, 0U},
    /* LPUART11_LPUART11_RX input func */
    {198U, 4U, 0U},
    /* INMUX settings for pad PORT236:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_28 input func */
    {44U, 5U, 0U},
    /* FXIO_FXIO_D28_IN input func */
    {180U, 3U, 0U}
[!ENDVAR!]


[!VAR "SIUL2_0_IN_SETTINGS_ON_SUBDERIV"!]
    /* INMUX settings for pad not available: */
    { NO_INPUTMUX_U16, 0U, 0U},

[!ENDVAR!]


[!VAR "SIUL2_0_IN_SETTINGS_INDEX_ON_SUBDERIV5"!]
    /* Index to address the input settings for pad 0*/
    (uint16)1, 
    /* Index to address the input settings for pad 1*/
    (uint16)8, 
    /* Index to address the input settings for pad 2*/
    (uint16)13, 
    /* Index to address the input settings for pad 3*/
    (uint16)20, 
    /* Index to address the input settings for pad 4*/
    (uint16)27, 
    /* Index to address the input settings for pad 5*/
    (uint16)30, 
    /* Index to address the input settings for pad 6*/
    (uint16)31, 
    /* Index to address the input settings for pad 7*/
    (uint16)40, 
    /* Index to address the input settings for pad 8*/
    (uint16)46, 
    /* Index to address the input settings for pad 9*/
    (uint16)52, 
    /* Index to address the input settings for pad 10*/
    (uint16)58, 
    /* Index to address the input settings for pad 11*/
    (uint16)61, 
    /* Index to address the input settings for pad 12*/
    (uint16)67, 
    /* Index to address the input settings for pad 13*/
    (uint16)74, 
    /* Index to address the input settings for pad 14*/
    (uint16)80, 
    /* Index to address the input settings for pad 15*/
    (uint16)86, 
    /* Index to address the input settings for pad 16*/
    (uint16)93, 
    /* Index to address the input settings for pad 17*/
    (uint16)101, 
    /* Index to address the input settings for pad 18*/
    (uint16)105, 
    /* Index to address the input settings for pad 19*/
    (uint16)112, 
    /* Index to address the input settings for pad 20*/
    (uint16)118, 
    /* Index to address the input settings for pad 21*/
    (uint16)123, 
    /* Index to address the input settings for pad 22*/
    (uint16)130, 
    /* Index to address the input settings for pad 23*/
    (uint16)134, 
    /* Index to address the input settings for pad 24*/
    (uint16)136, 
    /* Index to address the input settings for pad 25*/
    (uint16)138, 
    /* Index to address the input settings for pad 26*/
    (uint16)142, 
    /* Index to address the input settings for pad 27*/
    (uint16)148, 
    /* Index to address the input settings for pad 28*/
    (uint16)153, 
    /* Index to address the input settings for pad 29*/
    (uint16)159, 
    /* Index to address the input settings for pad 30*/
    (uint16)165, 
    /* Index to address the input settings for pad 31*/
    (uint16)171, 
    /* Index to address the input settings for pad 32*/
    (uint16)178, 
    /* Index to address the input settings for pad 33*/
    (uint16)186, 
    /* Index to address the input settings for pad 34*/
    (uint16)193, 
    /* Index to address the input settings for pad 35*/
    (uint16)201, 
    /* Index to address the input settings for pad 36*/
    (uint16)209, 
    /* Index to address the input settings for pad 37*/
    (uint16)216, 
    /* Index to address the input settings for pad 38*/
    (uint16)0, 
    /* Index to address the input settings for pad 39*/
    (uint16)0, 
    /* Index to address the input settings for pad 40*/
    (uint16)222, 
    /* Index to address the input settings for pad 41*/
    (uint16)228, 
    /* Index to address the input settings for pad 42*/
    (uint16)234, 
    /* Index to address the input settings for pad 43*/
    (uint16)239, 
    /* Index to address the input settings for pad 44*/
    (uint16)245, 
    /* Index to address the input settings for pad 45*/
    (uint16)251, 
    /* Index to address the input settings for pad 46*/
    (uint16)258, 
    /* Index to address the input settings for pad 47*/
    (uint16)263, 
    /* Index to address the input settings for pad 48*/
    (uint16)268, 
    /* Index to address the input settings for pad 49*/
    (uint16)274, 
    /* Index to address the input settings for pad 50*/
    (uint16)281, 
    /* Index to address the input settings for pad 51*/
    (uint16)287, 
    /* Index to address the input settings for pad 52*/
    (uint16)293, 
    /* Index to address the input settings for pad 53*/
    (uint16)298, 
    /* Index to address the input settings for pad 54*/
    (uint16)303, 
    /* Index to address the input settings for pad 55*/
    (uint16)312, 
    /* Index to address the input settings for pad 56*/
    (uint16)322, 
    /* Index to address the input settings for pad 57*/
    (uint16)329, 
    /* Index to address the input settings for pad 58*/
    (uint16)336, 
    /* Index to address the input settings for pad 59*/
    (uint16)342, 
    /* Index to address the input settings for pad 60*/
    (uint16)349, 
    /* Index to address the input settings for pad 61*/
    (uint16)355, 
    /* Index to address the input settings for pad 62*/
    (uint16)361, 
    /* Index to address the input settings for pad 63*/
    (uint16)362, 
    /* Index to address the input settings for pad 64*/
    (uint16)365, 
    /* Index to address the input settings for pad 65*/
    (uint16)371, 
    /* Index to address the input settings for pad 66*/
    (uint16)380, 
    /* Index to address the input settings for pad 67*/
    (uint16)388, 
    /* Index to address the input settings for pad 68*/
    (uint16)391, 
    /* Index to address the input settings for pad 69*/
    (uint16)395, 
    /* Index to address the input settings for pad 70*/
    (uint16)400, 
    /* Index to address the input settings for pad 71*/
    (uint16)408, 
    /* Index to address the input settings for pad 72*/
    (uint16)415, 
    /* Index to address the input settings for pad 73*/
    (uint16)422, 
    /* Index to address the input settings for pad 74*/
    (uint16)429, 
    /* Index to address the input settings for pad 75*/
    (uint16)437, 
    /* Index to address the input settings for pad 76*/
    (uint16)445, 
    /* Index to address the input settings for pad 77*/
    (uint16)452, 
    /* Index to address the input settings for pad 78*/
    (uint16)458, 
    /* Index to address the input settings for pad 79*/
    (uint16)470, 
    /* Index to address the input settings for pad 80*/
    (uint16)482, 
    /* Index to address the input settings for pad 81*/
    (uint16)493, 
    /* Index to address the input settings for pad 82*/
    (uint16)498, 
    /* Index to address the input settings for pad 83*/
    (uint16)503, 
    /* Index to address the input settings for pad 84*/
    (uint16)509, 
    /* Index to address the input settings for pad 85*/
    (uint16)514, 
    /* Index to address the input settings for pad 86*/
    (uint16)518, 
    /* Index to address the input settings for pad 87*/
    (uint16)519, 
    /* Index to address the input settings for pad 88*/
    (uint16)522, 
    /* Index to address the input settings for pad 89*/
    (uint16)527, 
    /* Index to address the input settings for pad 90*/
    (uint16)534, 
    /* Index to address the input settings for pad 91*/
    (uint16)542, 
    /* Index to address the input settings for pad 92*/
    (uint16)549, 
    /* Index to address the input settings for pad 93*/
    (uint16)555, 
    /* Index to address the input settings for pad 94*/
    (uint16)564, 
    /* Index to address the input settings for pad 95*/
    (uint16)569, 
    /* Index to address the input settings for pad 96*/
    (uint16)574, 
    /* Index to address the input settings for pad 97*/
    (uint16)580, 
    /* Index to address the input settings for pad 98*/
    (uint16)586, 
    /* Index to address the input settings for pad 99*/
    (uint16)594, 
    /* Index to address the input settings for pad 100*/
    (uint16)601, 
    /* Index to address the input settings for pad 101*/
    (uint16)605, 
    /* Index to address the input settings for pad 102*/
    (uint16)614, 
    /* Index to address the input settings for pad 103*/
    (uint16)623, 
    /* Index to address the input settings for pad 104*/
    (uint16)629, 
    /* Index to address the input settings for pad 105*/
    (uint16)638, 
    /* Index to address the input settings for pad 106*/
    (uint16)646, 
    /* Index to address the input settings for pad 107*/
    (uint16)653, 
    /* Index to address the input settings for pad 108*/
    (uint16)659, 
    /* Index to address the input settings for pad 109*/
    (uint16)666, 
    /* Index to address the input settings for pad 110*/
    (uint16)674, 
    /* Index to address the input settings for pad 111*/
    (uint16)684, 
    /* Index to address the input settings for pad 112*/
    (uint16)696, 
    /* Index to address the input settings for pad 113*/
    (uint16)701, 
    /* Index to address the input settings for pad 114*/
    (uint16)709, 
    /* Index to address the input settings for pad 115*/
    (uint16)711, 
    /* Index to address the input settings for pad 116*/
    (uint16)714, 
    /* Index to address the input settings for pad 117*/
    (uint16)720, 
    /* Index to address the input settings for pad 118*/
    (uint16)724, 
    /* Index to address the input settings for pad 119*/
    (uint16)728, 
    /* Index to address the input settings for pad 120*/
    (uint16)732, 
    /* Index to address the input settings for pad 121*/
    (uint16)736, 
    /* Index to address the input settings for pad 122*/
    (uint16)737, 
    /* Index to address the input settings for pad 123*/
    (uint16)743, 
    /* Index to address the input settings for pad 124*/
    (uint16)748, 
    /* Index to address the input settings for pad 125*/
    (uint16)752, 
    /* Index to address the input settings for pad 126*/
    (uint16)756, 
    /* Index to address the input settings for pad 127*/
    (uint16)758, 
    /* Index to address the input settings for pad 128*/
    (uint16)762, 
    /* Index to address the input settings for pad 129*/
    (uint16)766, 
    /* Index to address the input settings for pad 130*/
    (uint16)770, 
    /* Index to address the input settings for pad 131*/
    (uint16)777, 
    /* Index to address the input settings for pad 132*/
    (uint16)786, 
    /* Index to address the input settings for pad 133*/
    (uint16)793, 
    /* Index to address the input settings for pad 134*/
    (uint16)799, 
    /* Index to address the input settings for pad 135*/
    (uint16)804, 
    /* Index to address the input settings for pad 136*/
    (uint16)808, 
    /* Index to address the input settings for pad 137*/
    (uint16)815, 
    /* Index to address the input settings for pad 138*/
    (uint16)823, 
    /* Index to address the input settings for pad 139*/
    (uint16)829, 
    /* Index to address the input settings for pad 140*/
    (uint16)835, 
    /* Index to address the input settings for pad 141*/
    (uint16)0, 
    /* Index to address the input settings for pad 142*/
    (uint16)842, 
    /* Index to address the input settings for pad 143*/
    (uint16)849, 
    /* Index to address the input settings for pad 144*/
    (uint16)856, 
    /* Index to address the input settings for pad 145*/
    (uint16)862, 
    /* Index to address the input settings for pad 146*/
    (uint16)864, 
    /* Index to address the input settings for pad 147*/
    (uint16)866, 
    /* Index to address the input settings for pad 148*/
    (uint16)867, 
    /* Index to address the input settings for pad 149*/
    (uint16)868, 
    /* Index to address the input settings for pad 150*/
    (uint16)871, 
    /* Index to address the input settings for pad 151*/
    (uint16)874, 
    /* Index to address the input settings for pad 152*/
    (uint16)877, 
    /* Index to address the input settings for pad 153*/
    (uint16)883, 
    /* Index to address the input settings for pad 154*/
    (uint16)887, 
    /* Index to address the input settings for pad 155*/
    (uint16)889, 
    /* Index to address the input settings for pad 156*/
    (uint16)891, 
    /* Index to address the input settings for pad 157*/
    (uint16)892, 
    /* Index to address the input settings for pad 158*/
    (uint16)894, 
    /* Index to address the input settings for pad 159*/
    (uint16)895, 
    /* Index to address the input settings for pad 160*/
    (uint16)897, 
    /* Index to address the input settings for pad 161*/
    (uint16)901, 
    /* Index to address the input settings for pad 162*/
    (uint16)905, 
    /* Index to address the input settings for pad 163*/
    (uint16)909, 
    /* Index to address the input settings for pad 164*/
    (uint16)913, 
    /* Index to address the input settings for pad 165*/
    (uint16)917, 
    /* Index to address the input settings for pad 166*/
    (uint16)920, 
    /* Index to address the input settings for pad 167*/
    (uint16)922, 
    /* Index to address the input settings for pad 168*/
    (uint16)927, 
    /* Index to address the input settings for pad 169*/
    (uint16)931, 
    /* Index to address the input settings for pad 170*/
    (uint16)933, 
    /* Index to address the input settings for pad 171*/
    (uint16)935, 
    /* Index to address the input settings for pad 172*/
    (uint16)938, 
    /* Index to address the input settings for pad 173*/
    (uint16)942, 
    /* Index to address the input settings for pad 174*/
    (uint16)946, 
    /* Index to address the input settings for pad 175*/
    (uint16)950, 
    /* Index to address the input settings for pad 176*/
    (uint16)955, 
    /* Index to address the input settings for pad 177*/
    (uint16)959, 
    /* Index to address the input settings for pad 178*/
    (uint16)962, 
    /* Index to address the input settings for pad 179*/
    (uint16)966, 
    /* Index to address the input settings for pad 180*/
    (uint16)970, 
    /* Index to address the input settings for pad 181*/
    (uint16)976, 
    /* Index to address the input settings for pad 182*/
    (uint16)983, 
    /* Index to address the input settings for pad 183*/
    (uint16)986, 
    /* Index to address the input settings for pad 184*/
    (uint16)990, 
    /* Index to address the input settings for pad 185*/
    (uint16)992, 
    /* Index to address the input settings for pad 186*/
    (uint16)996, 
    /* Index to address the input settings for pad 187*/
    (uint16)1000, 
    /* Index to address the input settings for pad 188*/
    (uint16)1003, 
    /* Index to address the input settings for pad 189*/
    (uint16)1008, 
    /* Index to address the input settings for pad 190*/
    (uint16)1011, 
    /* Index to address the input settings for pad 191*/
    (uint16)1013, 
    /* Index to address the input settings for pad 192*/
    (uint16)1015, 
    /* Index to address the input settings for pad 193*/
    (uint16)1018, 
    /* Index to address the input settings for pad 194*/
    (uint16)1021, 
    /* Index to address the input settings for pad 195*/
    (uint16)1024, 
    /* Index to address the input settings for pad 196*/
    (uint16)1027, 
    /* Index to address the input settings for pad 197*/
    (uint16)1030, 
    /* Index to address the input settings for pad 198*/
    (uint16)1033, 
    /* Index to address the input settings for pad 199*/
    (uint16)1036, 
    /* Index to address the input settings for pad 200*/
    (uint16)1039, 
    /* Index to address the input settings for pad 201*/
    (uint16)1043, 
    /* Index to address the input settings for pad 202*/
    (uint16)1048, 
    /* Index to address the input settings for pad 203*/
    (uint16)1051, 
    /* Index to address the input settings for pad 204*/
    (uint16)1054, 
    /* Index to address the input settings for pad 205*/
    (uint16)1057, 
    /* Index to address the input settings for pad 206*/
    (uint16)1061, 
    /* Index to address the input settings for pad 207*/
    (uint16)1066, 
    /* Index to address the input settings for pad 208*/
    (uint16)1069, 
    /* Index to address the input settings for pad 209*/
    (uint16)1071, 
    /* Index to address the input settings for pad 210*/
    (uint16)1073, 
    /* Index to address the input settings for pad 211*/
    (uint16)1075, 
    /* Index to address the input settings for pad 212*/
    (uint16)1077, 
    /* Index to address the input settings for pad 213*/
    (uint16)1079, 
    /* Index to address the input settings for pad 214*/
    (uint16)1082, 
    /* Index to address the input settings for pad 215*/
    (uint16)1084, 
    /* Index to address the input settings for pad 216*/
    (uint16)1088, 
    /* Index to address the input settings for pad 217*/
    (uint16)1092, 
    /* Index to address the input settings for pad 218*/
    (uint16)1096, 
    /* Index to address the input settings for pad 219*/
    (uint16)1098, 
    /* Index to address the input settings for pad 220*/
    (uint16)1101, 
    /* Index to address the input settings for pad 221*/
    (uint16)1103, 
    /* Index to address the input settings for pad 222*/
    (uint16)1107, 
    /* Index to address the input settings for pad 223*/
    (uint16)1111, 
    /* Index to address the input settings for pad 224*/
    (uint16)1115, 
    /* Index to address the input settings for pad 225*/
    (uint16)1120, 
    /* Index to address the input settings for pad 226*/
    (uint16)1126, 
    /* Index to address the input settings for pad 227*/
    (uint16)1130, 
    /* Index to address the input settings for pad 228*/
    (uint16)1135, 
    /* Index to address the input settings for pad 229*/
    (uint16)1139, 
    /* Index to address the input settings for pad 230*/
    (uint16)1143, 
    /* Index to address the input settings for pad 231*/
    (uint16)1147, 
    /* Index to address the input settings for pad 232*/
    (uint16)1152, 
    /* Index to address the input settings for pad 233*/
    (uint16)1156, 
    /* Index to address the input settings for pad 234*/
    (uint16)1159, 
    /* Index to address the input settings for pad 235*/
    (uint16)1162, 
    /* Index to address the input settings for pad 236*/
    (uint16)1165
[!ENDVAR!]


[!VAR "SIUL2_0_SIZE_OF_IN_SETTINGS_ON_SUBDERIV5"!][!//
1167[!//
[!ENDVAR!]


[!VAR "SIUL2_0_IN_SETTINGS_INDEX_ON_SUBDERIV"!]

[!ENDVAR!]


[!VAR "SIUL2_0_SIZE_OF_IN_SETTINGS_ON_SUBDERIV"!][!//
1[!//
[!ENDVAR!]


[!VAR "SIUL2_0_SIZE_OF_IN_INDEX_TABLE_ON_SUBDERIV5"!][!//
237[!//
[!ENDVAR!]


[!VAR "SIUL2_0_SIZE_OF_IN_INDEX_TABLE_ON_SUBDERIV"!][!//
237[!//
[!ENDVAR!]

[!ENDIF!][!//avoid multiple inclusion
