
*** Running vivado
    with args -log CoreSight_Decode_CoreSight_L0_Decoder_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CoreSight_Decode_CoreSight_L0_Decoder_0_1.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source CoreSight_Decode_CoreSight_L0_Decoder_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2749.496 ; gain = 2.016 ; free physical = 3202 ; free virtual = 6002
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/marvin/VivadoPrj/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/marvin/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top CoreSight_Decode_CoreSight_L0_Decoder_0_1 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27368
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L0_Decoder.v:48]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3026.266 ; gain = 149.762 ; free physical = 176 ; free virtual = 1638
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CoreSight_Decode_CoreSight_L0_Decoder_0_1' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.gen/sources_1/bd/CoreSight_Decode/ip/CoreSight_Decode_CoreSight_L0_Decoder_0_1/synth/CoreSight_Decode_CoreSight_L0_Decoder_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'CoreSight_L0_Decoder' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L0_Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CoreSight_L0_Decoder' (1#1) [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L0_Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CoreSight_Decode_CoreSight_L0_Decoder_0_1' (2#1) [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.gen/sources_1/bd/CoreSight_Decode/ip/CoreSight_Decode_CoreSight_L0_Decoder_0_1/synth/CoreSight_Decode_CoreSight_L0_Decoder_0_1.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3077.203 ; gain = 200.699 ; free physical = 629 ; free virtual = 1762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 3095.016 ; gain = 218.512 ; free physical = 605 ; free virtual = 1739
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 3095.016 ; gain = 218.512 ; free physical = 605 ; free virtual = 1739
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3095.016 ; gain = 0.000 ; free physical = 566 ; free virtual = 1703
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3231.859 ; gain = 0.000 ; free physical = 155 ; free virtual = 1338
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:02 . Memory (MB): peak = 3255.672 ; gain = 23.812 ; free physical = 154 ; free virtual = 1158

*** Running vivado
    with args -log CoreSight_Decode_CoreSight_L0_Decoder_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CoreSight_Decode_CoreSight_L0_Decoder_0_1.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source CoreSight_Decode_CoreSight_L0_Decoder_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/marvin/VivadoPrj/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/marvin/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top CoreSight_Decode_CoreSight_L0_Decoder_0_1 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12903
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L0_Decoder.v:48]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 3024.980 ; gain = 149.793 ; free physical = 3111 ; free virtual = 4773
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CoreSight_Decode_CoreSight_L0_Decoder_0_1' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.gen/sources_1/bd/CoreSight_Decode/ip/CoreSight_Decode_CoreSight_L0_Decoder_0_1/synth/CoreSight_Decode_CoreSight_L0_Decoder_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'CoreSight_L0_Decoder' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L0_Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CoreSight_L0_Decoder' (1#1) [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L0_Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CoreSight_Decode_CoreSight_L0_Decoder_0_1' (2#1) [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.gen/sources_1/bd/CoreSight_Decode/ip/CoreSight_Decode_CoreSight_L0_Decoder_0_1/synth/CoreSight_Decode_CoreSight_L0_Decoder_0_1.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 3075.918 ; gain = 200.730 ; free physical = 3165 ; free virtual = 4839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 3094.730 ; gain = 219.543 ; free physical = 3261 ; free virtual = 4935
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 3094.730 ; gain = 219.543 ; free physical = 3261 ; free virtual = 4935
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3094.730 ; gain = 0.000 ; free physical = 3227 ; free virtual = 4903
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3232.574 ; gain = 0.000 ; free physical = 2900 ; free virtual = 4593
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3256.387 ; gain = 23.812 ; free physical = 2893 ; free virtual = 4587
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 3256.387 ; gain = 381.199 ; free physical = 2999 ; free virtual = 4697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 3256.387 ; gain = 381.199 ; free physical = 3000 ; free virtual = 4696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 3256.387 ; gain = 381.199 ; free physical = 3000 ; free virtual = 4696
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CoreSight_L0_Decoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    STOP |                               00 |                               00
                    IDLE |                               01 |                               10
                 PROCESS |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'CoreSight_L0_Decoder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 3256.387 ; gain = 381.199 ; free physical = 2980 ; free virtual = 4684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input  128 Bit        Muxes := 7     
	   8 Input  128 Bit        Muxes := 2     
	   9 Input  128 Bit        Muxes := 1     
	   3 Input  128 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 30    
	   8 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 15    
	   5 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 3256.387 ; gain = 381.199 ; free physical = 3089 ; free virtual = 4805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 3626.910 ; gain = 751.723 ; free physical = 809 ; free virtual = 2584
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 3626.910 ; gain = 751.723 ; free physical = 805 ; free virtual = 2579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 3655.957 ; gain = 780.770 ; free physical = 761 ; free virtual = 2537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 3655.957 ; gain = 780.770 ; free physical = 165 ; free virtual = 1419
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 3655.957 ; gain = 780.770 ; free physical = 165 ; free virtual = 1419
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 3655.957 ; gain = 780.770 ; free physical = 165 ; free virtual = 1419
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 3655.957 ; gain = 780.770 ; free physical = 165 ; free virtual = 1419
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 3655.957 ; gain = 780.770 ; free physical = 165 ; free virtual = 1419
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 3655.957 ; gain = 780.770 ; free physical = 165 ; free virtual = 1419
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |    15|
|3     |LUT3 |    26|
|4     |LUT4 |    29|
|5     |LUT5 |    58|
|6     |LUT6 |    67|
|7     |FDRE |   155|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 3655.957 ; gain = 780.770 ; free physical = 163 ; free virtual = 1419
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 3655.957 ; gain = 619.113 ; free physical = 244 ; free virtual = 1500
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 3655.965 ; gain = 780.770 ; free physical = 244 ; free virtual = 1501
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3666.926 ; gain = 0.000 ; free physical = 239 ; free virtual = 1504
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3727.691 ; gain = 0.000 ; free physical = 162 ; free virtual = 1235
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 14e0c38a
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:55 . Memory (MB): peak = 3727.691 ; gain = 943.512 ; free physical = 2019 ; free virtual = 3098
report_design_analysis: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:07 . Memory (MB): peak = 3759.707 ; gain = 0.000 ; free physical = 1918 ; free virtual = 3085
INFO: [Common 17-1381] The checkpoint '/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.runs/CoreSight_Decode_CoreSight_L0_Decoder_0_1_synth_1/CoreSight_Decode_CoreSight_L0_Decoder_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:08 . Memory (MB): peak = 3759.707 ; gain = 32.016 ; free physical = 1918 ; free virtual = 3086
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP CoreSight_Decode_CoreSight_L0_Decoder_0_1, cache-ID = ba20e86b6b5e390d
INFO: [Common 17-1381] The checkpoint '/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.runs/CoreSight_Decode_CoreSight_L0_Decoder_0_1_synth_1/CoreSight_Decode_CoreSight_L0_Decoder_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CoreSight_Decode_CoreSight_L0_Decoder_0_1_utilization_synth.rpt -pb CoreSight_Decode_CoreSight_L0_Decoder_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun  8 10:50:43 2022...
