
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.089780                       # Number of seconds simulated
sim_ticks                                 89779940000                       # Number of ticks simulated
final_tick                                89779940000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  48316                       # Simulator instruction rate (inst/s)
host_op_rate                                    84873                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              239147466                       # Simulator tick rate (ticks/s)
host_mem_usage                                 668292                       # Number of bytes of host memory used
host_seconds                                   375.42                       # Real time elapsed on the host
sim_insts                                    18138798                       # Number of instructions simulated
sim_ops                                      31862902                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  89779940000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           72000                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data        46816256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            46888256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        72000                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          72000                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks     45717376                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total         45717376                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1125                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data           731504                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total               732629                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks        714334                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total              714334                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             801961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          521455639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              522257600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        801961                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            801961                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks       509215934                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total             509215934                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks       509215934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            801961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         521455639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1031473534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples    714334.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1125.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    731459.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000762056500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds         44440                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds         44440                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState              2153480                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState              671710                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                       732629                       # Number of read requests accepted
system.mem_ctrl.writeReqs                      714334                       # Number of write requests accepted
system.mem_ctrl.readBursts                     732629                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                    714334                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                46885376                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     2880                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                 45715328                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                 46888256                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys              45717376                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                      45                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0              42536                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1              42047                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2              42184                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3              42024                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4              41890                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5              41988                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              47845                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7              48237                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8              47993                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9              47841                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10             48115                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11             48085                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12             47760                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13             47877                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14             48099                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15             48063                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0              41443                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1              40927                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2              41054                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3              41008                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4              40895                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5              40980                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6              46563                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7              47037                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8              46794                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9              46657                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10             46964                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11             46875                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12             46609                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13             46702                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14             46929                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15             46865                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    89779828000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                 732629                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                714334                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                   731279                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      954                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      310                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       39                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                    1467                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                    1789                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                   44435                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                   44441                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                   44440                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                   44443                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                   44444                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                   44443                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                   44442                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                   44441                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                   44442                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                   44441                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                   44442                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                   44441                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                   44441                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                   44441                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                   44442                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                   44440                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples       244692                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     378.426561                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    217.510234                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    372.614750                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127         78455     32.06%     32.06% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255        57578     23.53%     55.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383        19766      8.08%     63.67% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511        12968      5.30%     68.97% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639         9906      4.05%     73.02% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767         8215      3.36%     76.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895         6344      2.59%     78.97% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023         5764      2.36%     81.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151        45696     18.67%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total        244692                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples        44440                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       16.291224                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      16.105726                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      20.206659                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255          44434     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total          44440                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples        44440                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.073402                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.069510                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.366605                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16             42650     95.97%     95.97% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17               321      0.72%     96.69% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18              1466      3.30%     99.99% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total          44440                       # Writes before turning the bus around for reads
system.mem_ctrl.masterReadBytes::.cpu.inst        72000                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data     46813376                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks     45715328                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 801960.883466841187                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 521423560.764241993427                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 509193122.650783658028                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1125                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data       731504                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks       714334                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     35908750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data  25669656000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 2138341959750                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     31918.89                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     35091.61                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks   2993476.38                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                   11969614750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat              25705564750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                  3662920000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      16338.90                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 35088.90                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        522.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                        509.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     522.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                     509.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          8.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      4.08                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     3.98                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       25.87                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                    662339                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                   539845                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  90.41                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 75.57                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                       62047.08                       # Average gap between requests
system.mem_ctrl.pageHitRate                     83.09                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                 833166600                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                 442808190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy               2490082140                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy              1774314540                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          5880875520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy           15953931780                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy             311698080                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy      13715984100                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy       3357694560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        3887682480                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             48652095660                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             541.903856                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           53973014750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE     379554750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF     2487680000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   15150062750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN   8743779000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT    32939626250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN  30079237250                       # Time in different power states
system.mem_ctrl_1.actEnergy                 914005680                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                 485797950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy               2740567620                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy              1954341900                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          6043755120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy           15910533120                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy             323831040                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy      15016650000                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy       3075124320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        3381180180                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy             49848882630                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             555.234083                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           54038229250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE     382485750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF     2556580000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   13098848500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN   8007633750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT    32802230750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN  32932161250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  89779940000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3292536                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3292536                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8142                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3272879                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1996                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                425                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         3272879                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            3230801                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            42078                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         4436                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  89779940000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1068635                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2212807                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2304                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         41071                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  89779940000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  89779940000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2050420                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           161                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     89779940000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         89779941                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            2083792                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       18415303                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     3292536                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3232797                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      87637873                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   16440                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        106                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   44                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           524                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           15                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           62                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   2050357                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2573                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           89730636                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.360888                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.566248                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 84938460     94.66%     94.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     8458      0.01%     94.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    48142      0.05%     94.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     8090      0.01%     94.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   860794      0.96%     95.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     7298      0.01%     95.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1046984      1.17%     96.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     7132      0.01%     96.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2805278      3.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             89730636                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.036673                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.205116                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1667392                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              83993796                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    556137                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3505091                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8220                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               32299013                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8220                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2159711                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                32040062                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2902                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3552133                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              51967608                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               32261393                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1731                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1602256                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    427                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               49914137                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            43833360                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              84489937                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         48177858                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             16236                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              43334752                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   498608                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                100                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             73                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  11178616                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1080448                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2217483                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1151                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              646                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   32194777                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 147                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  32093742                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2501                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          332021                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       465711                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            103                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      89730636                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.357668                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.154220                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            80233665     89.42%     89.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1505649      1.68%     91.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1340541      1.49%     92.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1898989      2.12%     94.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2575325      2.87%     97.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1220769      1.36%     98.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              891301      0.99%     99.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               58083      0.06%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                6314      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        89730636                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   29063     94.66%     94.66% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     94.66% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     94.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     94.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     94.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     94.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     94.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     94.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     94.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     94.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     94.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.01%     94.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     94.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     16      0.05%     94.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     94.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     23      0.07%     94.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     3      0.01%     94.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     94.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     94.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     94.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     94.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     94.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     94.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     94.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     94.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     94.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     94.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     94.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     94.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     94.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     94.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     94.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     94.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     94.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     94.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     94.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     94.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     94.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     94.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1034      3.37%     98.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   492      1.60%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                34      0.11%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               36      0.12%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              3586      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              28797047     89.73%     89.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1580      0.00%     89.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1201      0.00%     89.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 305      0.00%     89.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     89.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     89.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     89.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     89.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     89.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     89.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     89.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  470      0.00%     89.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     89.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1053      0.00%     89.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     89.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1199      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 678      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                387      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1070428      3.34%     93.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2213262      6.90%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2080      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            460      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               32093742                       # Type of FU issued
system.cpu.iq.rate                           0.357471                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       30703                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000957                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          153937632                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          32512459                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     32056249                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               13692                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              14534                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         6009                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               32113997                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    6862                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2560                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        44082                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8901                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           358                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8220                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  782396                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              31004918                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            32194924                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               303                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1080448                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2217483                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 87                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    979                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents              30988586                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             51                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2271                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         8143                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10414                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              32076021                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1068567                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             17721                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      3281369                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  3244393                       # Number of branches executed
system.cpu.iew.exec_stores                    2212802                       # Number of stores executed
system.cpu.iew.exec_rate                     0.357274                       # Inst execution rate
system.cpu.iew.wb_sent                       32067912                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      32062258                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  24259389                       # num instructions producing a value
system.cpu.iew.wb_consumers                  40483772                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.357121                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.599237                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          332629                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8180                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     89681020                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.355291                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.244368                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     80390860     89.64%     89.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2081616      2.32%     91.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       858979      0.96%     92.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2987067      3.33%     96.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       991471      1.11%     97.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1275236      1.42%     98.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2550      0.00%     98.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1165      0.00%     98.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1092076      1.22%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     89681020                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             18138798                       # Number of instructions committed
system.cpu.commit.committedOps               31862902                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3244948                       # Number of memory references committed
system.cpu.commit.loads                       1036366                       # Number of loads committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.branches                    3230013                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3582                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  31859476                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  665                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1324      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         28612150     89.80%     89.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1015      0.00%     89.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1142      0.00%     89.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             29      0.00%     89.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     89.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     89.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     89.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     89.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     89.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     89.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     89.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             326      0.00%     89.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     89.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             487      0.00%     89.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     89.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             756      0.00%     89.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            542      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           177      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1035556      3.25%     93.07% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2208198      6.93%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          810      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          384      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          31862902                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1092076                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    120784475                       # The number of ROB reads
system.cpu.rob.rob_writes                    64441233                       # The number of ROB writes
system.cpu.timesIdled                             779                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           49305                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    18138798                       # Number of Instructions Simulated
system.cpu.committedOps                      31862902                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.949608                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.949608                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.202036                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.202036                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 47844421                       # number of integer regfile reads
system.cpu.int_regfile_writes                26604156                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      9250                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     5144                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  26239974                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 16966322                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 9791682                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  89779940000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.932655                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3121534                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            784295                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.980051                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            232000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.932655                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999737                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999737                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          202                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7329327                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7329327                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  89779940000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       894422                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          894422                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1442817                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1442817                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      2337239                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2337239                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2337239                       # number of overall hits
system.cpu.dcache.overall_hits::total         2337239                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       169512                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        169512                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       765765                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       765765                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       935277                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         935277                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       935277                       # number of overall misses
system.cpu.dcache.overall_misses::total        935277                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  14408729000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  14408729000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  81490205000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  81490205000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  95898934000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  95898934000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  95898934000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  95898934000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1063934                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1063934                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2208582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2208582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      3272516                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3272516                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3272516                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3272516                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.159326                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.159326                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.346722                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.346722                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.285798                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.285798                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.285798                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.285798                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 85001.232951                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 85001.232951                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 106416.727064                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 106416.727064                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 102535.328037                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 102535.328037                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 102535.328037                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 102535.328037                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         8115                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          203                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               213                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              10                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.098592                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    20.300000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       766590                       # number of writebacks
system.cpu.dcache.writebacks::total            766590                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       150975                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       150975                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       150982                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       150982                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       150982                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       150982                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18537                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18537                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       765758                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       765758                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       784295                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       784295                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       784295                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       784295                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1861732000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1861732000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  79958117000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  79958117000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  81819849000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  81819849000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  81819849000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  81819849000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.017423                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017423                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.346719                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.346719                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.239661                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.239661                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.239661                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.239661                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 100433.295571                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 100433.295571                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 104416.952875                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 104416.952875                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 104322.798182                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 104322.798182                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 104322.798182                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 104322.798182                       # average overall mshr miss latency
system.cpu.dcache.replacements                 784039                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  89779940000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.952054                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2049966                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1403                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1461.130435                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.952054                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999813                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999813                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           72                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4102117                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4102117                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  89779940000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      2048563                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2048563                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      2048563                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2048563                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2048563                       # number of overall hits
system.cpu.icache.overall_hits::total         2048563                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1794                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1794                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1794                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1794                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1794                       # number of overall misses
system.cpu.icache.overall_misses::total          1794                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    156881996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    156881996                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    156881996                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    156881996                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    156881996                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    156881996                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2050357                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2050357                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      2050357                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2050357                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2050357                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2050357                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000875                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000875                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000875                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000875                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000875                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000875                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 87448.158305                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 87448.158305                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 87448.158305                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 87448.158305                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 87448.158305                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 87448.158305                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          398                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.533333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          391                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          391                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          391                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          391                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          391                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          391                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1403                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1403                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1403                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1403                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1403                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1403                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    126231997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    126231997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    126231997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    126231997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    126231997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    126231997                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000684                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000684                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000684                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000684                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000684                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000684                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 89972.913043                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89972.913043                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 89972.913043                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89972.913043                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 89972.913043                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89972.913043                       # average overall mshr miss latency
system.cpu.icache.replacements                   1147                       # number of replacements
system.l2bus.snoop_filter.tot_requests        1570884                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests       785186                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              258                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          258                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  89779940000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               19939                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty       1480924                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             32795                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq             765759                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp            765759                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          19939                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         3953                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2352629                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 2356582                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        89792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side     99256640                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 99346432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                            728533                       # Total snoops (count)
system.l2bus.snoopTraffic                    45717376                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples            1514231                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000179                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.013377                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                  1513960     99.98%     99.98% # Request fanout histogram
system.l2bus.snoop_fanout::1                      271      0.02%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total              1514231                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy           3104064000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                3.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4209000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy          2352886998                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.6                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  89779940000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4086.901422                       # Cycle average of tags in use
system.l2cache.tags.total_refs                1570686                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               732629                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.143904                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                86000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst     5.440632                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  4081.460790                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.001328                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.996450                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.997779                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          496                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2704                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          747                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses             13299597                       # Number of tag accesses
system.l2cache.tags.data_accesses            13299597                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  89779940000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks       766590                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total       766590                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data        51462                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            51462                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          278                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         1329                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1607                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             278                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           52791                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               53069                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            278                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          52791                       # number of overall hits
system.l2cache.overall_hits::total              53069                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data       714297                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total         714297                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1125                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        17207                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        18332                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1125                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data        731504                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            732629                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1125                       # number of overall misses
system.l2cache.overall_misses::.cpu.data       731504                       # number of overall misses
system.l2cache.overall_misses::total           732629                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data  76025842000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total  76025842000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    116144000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   1777925000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   1894069000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    116144000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  77803767000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  77919911000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    116144000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  77803767000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  77919911000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks       766590                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total       766590                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data       765759                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total       765759                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1403                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        18536                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        19939                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         1403                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       784295                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          785698                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1403                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       784295                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         785698                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.932796                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.932796                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.801853                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.928302                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.919404                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.801853                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.932690                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.932456                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.801853                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.932690                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.932456                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 106434.497135                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 106434.497135                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 103239.111111                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 103325.681409                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 103320.368754                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 103239.111111                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 106361.369179                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 106356.574747                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 103239.111111                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 106361.369179                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 106356.574747                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks         714334                       # number of writebacks
system.l2cache.writebacks::total               714334                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::.writebacks          185                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          185                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::.cpu.data       714297                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total       714297                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1125                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        17207                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        18332                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1125                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data       731504                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       732629                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1125                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data       731504                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       732629                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data  61739902000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total  61739902000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     93644000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   1433785000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   1527429000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     93644000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  63173687000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  63267331000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     93644000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  63173687000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  63267331000                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.932796                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.932796                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.801853                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.928302                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.919404                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.801853                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.932690                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.932456                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.801853                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.932690                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.932456                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 86434.497135                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 86434.497135                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 83239.111111                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83325.681409                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 83320.368754                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 83239.111111                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 86361.369179                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 86356.574747                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 83239.111111                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 86361.369179                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 86356.574747                       # average overall mshr miss latency
system.l2cache.replacements                    728533                       # number of replacements
system.membus.snoop_filter.tot_requests       1461089                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       728461                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  89779940000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              18332                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       714334                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14126                       # Transaction distribution
system.membus.trans_dist::ReadExReq            714297                       # Transaction distribution
system.membus.trans_dist::ReadExResp           714297                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18332                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port      2193718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total      2193718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2193718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port     92605632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total     92605632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                92605632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            732629                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  732629    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              732629                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4318425000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy         3861139000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              4.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
